##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for DS18x8_clock_delay
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.2::Critical Path Report for (DS18x8_clock_delay:R vs. DS18x8_clock_delay:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 11
Clock: ADC_Flow_theACLK                  | N/A                   | Target: 1.20 MHz   | 
Clock: ADC_Flow_theACLK(fixed-function)  | N/A                   | Target: 1.20 MHz   | 
Clock: ADC_PH_theACLK                    | N/A                   | Target: 1.60 MHz   | 
Clock: ADC_PH_theACLK(fixed-function)    | N/A                   | Target: 1.60 MHz   | 
Clock: Clock_1                           | Frequency: 89.10 MHz  | Target: 0.01 MHz   | 
Clock: CyBUS_CLK                         | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                             | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                             | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                      | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                         | N/A                   | Target: 24.00 MHz  | 
Clock: DS18x8_clock_delay                | Frequency: 49.04 MHz  | Target: 0.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock        Capture Clock       Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------  ------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1             Clock_1             7.8125e+007      78113777    N/A              N/A         N/A              N/A         N/A              N/A         
DS18x8_clock_delay  DS18x8_clock_delay  1e+009           999979609   N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name                  Clock to Out  Clock Name:Phase  
-------------------------  ------------  ----------------  
Pin_00(0)_PAD:out          23957         CyBUS_CLK:R       
Pin_PERIPUMP_OUT_1(0)_PAD  24355         Clock_1:R         
Pin_PERIPUMP_OUT_2(0)_PAD  24090         Clock_1:R         
Pin_PERIPUMP_OUT_3(0)_PAD  22687         Clock_1:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 89.10 MHz | Target: 0.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 78113777p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 78124500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10723
-------------------------------------   ----- 
End-of-path arrival time (ps)           10723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  78113777  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:status_2\/main_1          macrocell1      2765   5055  78113777  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:status_2\/q               macrocell1      3350   8405  78113777  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2318  10723  78113777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/clock           statusicell1        0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for DS18x8_clock_delay
************************************************
Clock: DS18x8_clock_delay
Frequency: 49.04 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999979609p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -4230
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16161
-------------------------------------   ----- 
End-of-path arrival time (ps)           16161
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT      slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4    1210   1210  999979609  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_reg\/main_0                     macrocell4      3669   4879  999979609  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_reg\/q                          macrocell4      3350   8229  999979609  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell3   2802  11031  999979609  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/co_msb              datapathcell3   5130  16161  999979609  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/ci                  datapathcell4      0  16161  999979609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock         datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 78113777p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 78124500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10723
-------------------------------------   ----- 
End-of-path arrival time (ps)           10723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  78113777  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:status_2\/main_1          macrocell1      2765   5055  78113777  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:status_2\/q               macrocell1      3350   8405  78113777  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2318  10723  78113777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/clock           statusicell1        0      0  RISE       1


5.2::Critical Path Report for (DS18x8_clock_delay:R vs. DS18x8_clock_delay:R)
*****************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999979609p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -4230
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16161
-------------------------------------   ----- 
End-of-path arrival time (ps)           16161
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT      slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4    1210   1210  999979609  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_reg\/main_0                     macrocell4      3669   4879  999979609  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_reg\/q                          macrocell4      3350   8229  999979609  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell3   2802  11031  999979609  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/co_msb              datapathcell3   5130  16161  999979609  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/ci                  datapathcell4      0  16161  999979609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock         datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 78113777p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 78124500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10723
-------------------------------------   ----- 
End-of-path arrival time (ps)           10723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  78113777  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:status_2\/main_1          macrocell1      2765   5055  78113777  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:status_2\/q               macrocell1      3350   8405  78113777  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2318  10723  78113777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/clock           statusicell1        0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 78113869p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 78118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5071
-------------------------------------   ---- 
End-of-path arrival time (ps)           5071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  78113777  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2781   5071  78113869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_PERISTALTISK_2:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_PERISTALTISK_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 78113947p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 78124500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10553
-------------------------------------   ----- 
End-of-path arrival time (ps)           10553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell2   2290   2290  78113947  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:status_2\/main_1          macrocell2      2598   4888  78113947  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:status_2\/q               macrocell2      3350   8238  78113947  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:genblk8:stsreg\/status_2  statusicell2    2315  10553  78113947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:genblk8:stsreg\/clock           statusicell2        0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 78114071p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 78118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4869
-------------------------------------   ---- 
End-of-path arrival time (ps)           4869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell2   2290   2290  78113947  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell2   2579   4869  78114071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell2       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 78114794p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 78118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4146
-------------------------------------   ---- 
End-of-path arrival time (ps)           4146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:runmode_enable\/clock_0         macrocell6          0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_1:PWMUDB:runmode_enable\/q        macrocell6      1250   1250  78114691  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   2896   4146  78114794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_2:PWMUDB:runmode_enable\/q
Path End       : \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 78114885p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 78118940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4055
-------------------------------------   ---- 
End-of-path arrival time (ps)           4055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:runmode_enable\/clock_0         macrocell13         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_2:PWMUDB:runmode_enable\/q        macrocell13     1250   1250  78114808  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell2   2805   4055  78114885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell2       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_PERISTALTISK_2:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_PERISTALTISK_2:PWMUDB:prevCompare1\/clock_0
Path slack     : 78116373p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5117
-------------------------------------   ---- 
End-of-path arrival time (ps)           5117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  78116373  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:prevCompare1\/main_0    macrocell14     2607   5117  78116373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:prevCompare1\/clock_0           macrocell14         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_158/main_1
Capture Clock  : Net_158/clock_0
Path slack     : 78116373p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5117
-------------------------------------   ---- 
End-of-path arrival time (ps)           5117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  78116373  RISE       1
Net_158/main_1                                     macrocell16     2607   5117  78116373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_158/clock_0                                            macrocell16         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_PERISTALTISK_2:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_PERISTALTISK_2:PWMUDB:status_0\/clock_0
Path slack     : 78116387p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5103
-------------------------------------   ---- 
End-of-path arrival time (ps)           5103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  78116373  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:status_0\/main_1        macrocell15     2593   5103  78116387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:status_0\/clock_0               macrocell15         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_PERISTALTISK_1:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_PERISTALTISK_1:PWMUDB:prevCompare1\/clock_0
Path slack     : 78116678p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4812
-------------------------------------   ---- 
End-of-path arrival time (ps)           4812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  78116678  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:prevCompare1\/main_0    macrocell7      2302   4812  78116678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:prevCompare1\/clock_0           macrocell7          0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_PERISTALTISK_1:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_PERISTALTISK_1:PWMUDB:status_0\/clock_0
Path slack     : 78116678p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4812
-------------------------------------   ---- 
End-of-path arrival time (ps)           4812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  78116678  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:status_0\/main_1        macrocell9      2302   4812  78116678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:status_0\/clock_0               macrocell9          0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_51/main_1
Capture Clock  : Net_51/clock_0
Path slack     : 78116678p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4812
-------------------------------------   ---- 
End-of-path arrival time (ps)           4812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  78116678  RISE       1
Net_51/main_1                                      macrocell11     2302   4812  78116678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_51/clock_0                                             macrocell11         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_1:PWMUDB:runmode_enable\/q
Path End       : Net_66/main_0
Capture Clock  : Net_66/clock_0
Path slack     : 78117349p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4141
-------------------------------------   ---- 
End-of-path arrival time (ps)           4141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:runmode_enable\/clock_0         macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_1:PWMUDB:runmode_enable\/q  macrocell6    1250   1250  78114691  RISE       1
Net_66/main_0                                 macrocell12   2891   4141  78117349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_66/clock_0                                             macrocell12         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_1:PWMUDB:runmode_enable\/q
Path End       : Net_51/main_0
Capture Clock  : Net_51/clock_0
Path slack     : 78117363p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4127
-------------------------------------   ---- 
End-of-path arrival time (ps)           4127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:runmode_enable\/clock_0         macrocell6          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_1:PWMUDB:runmode_enable\/q  macrocell6    1250   1250  78114691  RISE       1
Net_51/main_0                                 macrocell11   2877   4127  78117363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_51/clock_0                                             macrocell11         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_2:PWMUDB:runmode_enable\/q
Path End       : Net_158/main_0
Capture Clock  : Net_158/clock_0
Path slack     : 78117463p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:runmode_enable\/clock_0         macrocell13         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_2:PWMUDB:runmode_enable\/q  macrocell13   1250   1250  78114808  RISE       1
Net_158/main_0                                macrocell16   2777   4027  78117463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_158/clock_0                                            macrocell16         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_1:PWMUDB:prevCompare1\/q
Path End       : \PWM_PERISTALTISK_1:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_PERISTALTISK_1:PWMUDB:status_0\/clock_0
Path slack     : 78117936p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:prevCompare1\/clock_0           macrocell7          0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_1:PWMUDB:prevCompare1\/q   macrocell7    1250   1250  78117936  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:status_0\/main_0  macrocell9    2304   3554  78117936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:status_0\/clock_0               macrocell9          0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_PERISTALTISK_1:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_PERISTALTISK_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 78117940p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:genblk1:ctrlreg\/clock          controlcell1        0      0  RISE       1

Data path
pin name                                               model name    delay     AT     slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  78117940  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:runmode_enable\/main_0      macrocell6     2340   3550  78117940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:runmode_enable\/clock_0         macrocell6          0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_1:PWMUDB:prevCompare2\/q
Path End       : \PWM_PERISTALTISK_1:PWMUDB:status_1\/main_0
Capture Clock  : \PWM_PERISTALTISK_1:PWMUDB:status_1\/clock_0
Path slack     : 78117945p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:prevCompare2\/clock_0           macrocell8          0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_1:PWMUDB:prevCompare2\/q   macrocell8    1250   1250  78117945  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:status_1\/main_0  macrocell10   2295   3545  78117945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:status_1\/clock_0               macrocell10         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_2:PWMUDB:prevCompare1\/q
Path End       : \PWM_PERISTALTISK_2:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_PERISTALTISK_2:PWMUDB:status_0\/clock_0
Path slack     : 78117951p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:prevCompare1\/clock_0           macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_2:PWMUDB:prevCompare1\/q   macrocell14   1250   1250  78117951  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:status_0\/main_0  macrocell15   2289   3539  78117951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:status_0\/clock_0               macrocell15         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_2:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_PERISTALTISK_2:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_PERISTALTISK_2:PWMUDB:runmode_enable\/clock_0
Path slack     : 78117966p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:genblk1:ctrlreg\/clock          controlcell2        0      0  RISE       1

Data path
pin name                                               model name    delay     AT     slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_2:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  78117966  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:runmode_enable\/main_0      macrocell13    2314   3524  78117966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:runmode_enable\/clock_0         macrocell13         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_2:PWMUDB:status_0\/q
Path End       : \PWM_PERISTALTISK_2:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_PERISTALTISK_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 78120926p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 78124500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3574
-------------------------------------   ---- 
End-of-path arrival time (ps)           3574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:status_0\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_2:PWMUDB:status_0\/q               macrocell15    1250   1250  78120926  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:genblk8:stsreg\/status_0  statusicell2   2324   3574  78120926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_2:PWMUDB:genblk8:stsreg\/clock           statusicell2        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_1:PWMUDB:status_1\/q
Path End       : \PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 78120929p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 78124500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:status_1\/clock_0               macrocell10         0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_1:PWMUDB:status_1\/q               macrocell10    1250   1250  78120929  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/status_1  statusicell1   2321   3571  78120929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/clock           statusicell1        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_PERISTALTISK_1:PWMUDB:status_0\/q
Path End       : \PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 78120936p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78125000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 78124500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:status_0\/clock_0               macrocell9          0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_PERISTALTISK_1:PWMUDB:status_0\/q               macrocell9     1250   1250  78120936  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2314   3564  78120936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_PERISTALTISK_1:PWMUDB:genblk8:stsreg\/clock           statusicell1        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999979609p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -4230
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16161
-------------------------------------   ----- 
End-of-path arrival time (ps)           16161
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT      slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4    1210   1210  999979609  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_reg\/main_0                     macrocell4      3669   4879  999979609  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_reg\/q                          macrocell4      3350   8229  999979609  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell3   2802  11031  999979609  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/co_msb              datapathcell3   5130  16161  999979609  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/ci                  datapathcell4      0  16161  999979609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock         datapathcell4       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999982909p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -6060
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11031
-------------------------------------   ----- 
End-of-path arrival time (ps)           11031
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT      slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4    1210   1210  999979609  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_reg\/main_0                     macrocell4      3669   4879  999979609  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_reg\/q                          macrocell4      3350   8229  999979609  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell3   2802  11031  999982909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock         datapathcell3       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999982939p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -6060
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11001
-------------------------------------   ----- 
End-of-path arrival time (ps)           11001
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT      slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4    1210   1210  999979609  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_reg\/main_0                     macrocell4      3669   4879  999979609  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_reg\/q                          macrocell4      3350   8229  999979609  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell4   2773  11001  999982939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock         datapathcell4       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \DS18x8:TimerDelay:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999984537p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                               -500
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14963
-------------------------------------   ----- 
End-of-path arrival time (ps)           14963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock         datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT      slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0       datapathcell3    760    760  999982724  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell4      0    760  999982724  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell4   2740   3500  999982724  RISE       1
\DS18x8:TimerDelay:TimerUDB:status_tc\/main_2         macrocell3      5789   9289  999984537  RISE       1
\DS18x8:TimerDelay:TimerUDB:status_tc\/q              macrocell3      3350  12639  999984537  RISE       1
\DS18x8:TimerDelay:TimerUDB:rstSts:stsreg\/status_0   statusicell3    2323  14963  999984537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:rstSts:stsreg\/clock           statusicell3        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999985202p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -6060
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8738
-------------------------------------   ---- 
End-of-path arrival time (ps)           8738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock         datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT      slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0         datapathcell3    760    760  999982724  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell4      0    760  999982724  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell4   2740   3500  999982724  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell4   5238   8738  999985202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock         datapathcell4       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_218/q
Path End       : \DS18x8:TimerDelay:TimerUDB:timer_enable\/main_0
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0
Path slack     : 999985570p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10920
-------------------------------------   ----- 
End-of-path arrival time (ps)           10920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_218/clock_0                                            macrocell18         0      0  RISE       1

Data path
pin name                                          model name   delay     AT      slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ---------  ----  ------
Net_218/q                                         macrocell18   1250   1250  999984830  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/main_0  macrocell19   9670  10920  999985570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0          macrocell19         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_218/q
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_disable\/main_0
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0
Path slack     : 999985570p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10920
-------------------------------------   ----- 
End-of-path arrival time (ps)           10920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_218/clock_0                                            macrocell18         0      0  RISE       1

Data path
pin name                                          model name   delay     AT      slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ---------  ----  ------
Net_218/q                                         macrocell18   1250   1250  999984830  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/main_0  macrocell20   9670  10920  999985570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0          macrocell20         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_218/q
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/main_0
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 999985570p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10920
-------------------------------------   ----- 
End-of-path arrival time (ps)           10920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_218/clock_0                                            macrocell18         0      0  RISE       1

Data path
pin name                                                model name   delay     AT      slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
Net_218/q                                               macrocell18   1250   1250  999984830  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/main_0  macrocell22   9670  10920  999985570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0    macrocell22         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999986024p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -6060
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7916
-------------------------------------   ---- 
End-of-path arrival time (ps)           7916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock         datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT      slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0         datapathcell3    760    760  999982724  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell4      0    760  999982724  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell4   2740   3500  999982724  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell3   4416   7916  999986024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock         datapathcell3       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_218/q
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/main_0
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 999986121p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10369
-------------------------------------   ----- 
End-of-path arrival time (ps)           10369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_218/clock_0                                            macrocell18         0      0  RISE       1

Data path
pin name                                                model name   delay     AT      slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
Net_218/q                                               macrocell18   1250   1250  999984830  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/main_0  macrocell23   9119  10369  999986121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/clock_0    macrocell23         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_218/q
Path End       : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999986660p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -6060
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7280
-------------------------------------   ---- 
End-of-path arrival time (ps)           7280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_218/clock_0                                            macrocell18         0      0  RISE       1

Data path
pin name                                                model name     delay     AT      slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
Net_218/q                                               macrocell18     1250   1250  999984830  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell4   6030   7280  999986660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/clock         datapathcell4       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \DS18x8:TimerDelay:TimerUDB:timer_enable\/main_5
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0
Path slack     : 999987179p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9311
-------------------------------------   ---- 
End-of-path arrival time (ps)           9311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock         datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT      slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0       datapathcell3    760    760  999982724  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell4      0    760  999982724  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell4   2740   3500  999982724  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/main_5      macrocell19     5811   9311  999987179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0          macrocell19         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_disable\/main_4
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0
Path slack     : 999987179p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9311
-------------------------------------   ---- 
End-of-path arrival time (ps)           9311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock         datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT      slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0       datapathcell3    760    760  999982724  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell4      0    760  999982724  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell4   2740   3500  999982724  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/main_4      macrocell20     5811   9311  999987179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0          macrocell20         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0
Path End       : Net_218/main_2
Capture Clock  : Net_218/clock_0
Path slack     : 999987201p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9289
-------------------------------------   ---- 
End-of-path arrival time (ps)           9289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock         datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT      slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/z0       datapathcell3    760    760  999982724  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell4      0    760  999982724  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell4   2740   3500  999982724  RISE       1
Net_218/main_2                                        macrocell18     5789   9289  999987201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_218/clock_0                                            macrocell18         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_218/q
Path End       : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999988130p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -6060
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5810
-------------------------------------   ---- 
End-of-path arrival time (ps)           5810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_218/clock_0                                            macrocell18         0      0  RISE       1

Data path
pin name                                                model name     delay     AT      slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
Net_218/q                                               macrocell18     1250   1250  999984830  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell3   4560   5810  999988130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sT16:timerdp:u0\/clock         datapathcell3       0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_218/q
Path End       : \DS18x8:TimerDelay:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999990037p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Recovery time                                                               0
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                       1000000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9963
-------------------------------------   ---- 
End-of-path arrival time (ps)           9963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_218/clock_0                                            macrocell18         0      0  RISE       1

Data path
pin name                                          model name    delay     AT      slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ---------  ----  ------
Net_218/q                                         macrocell18    1250   1250  999984830  RISE       1
\DS18x8:TimerDelay:TimerUDB:rstSts:stsreg\/reset  statusicell3   8713   9963  999990037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:rstSts:stsreg\/clock           statusicell3        0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:trig_last\/q
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/main_3
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 999990850p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5640
-------------------------------------   ---- 
End-of-path arrival time (ps)           5640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_last\/clock_0             macrocell21         0      0  RISE       1

Data path
pin name                                                model name   delay     AT      slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:trig_last\/q                macrocell21   1250   1250  999990850  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/main_3  macrocell22   4390   5640  999990850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0    macrocell22         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : Net_218/main_0
Capture Clock  : Net_218/clock_0
Path slack     : 999991041p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5449
-------------------------------------   ---- 
End-of-path arrival time (ps)           5449
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT      slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4   1210   1210  999979609  RISE       1
Net_218/main_0                                                   macrocell18    4239   5449  999991041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_218/clock_0                                            macrocell18         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/main_2
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 999991041p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5449
-------------------------------------   ---- 
End-of-path arrival time (ps)           5449
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT      slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4   1210   1210  999979609  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/main_2           macrocell23    4239   5449  999991041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/clock_0    macrocell23         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \DS18x8:TimerDelay:TimerUDB:run_mode\/main_0
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:run_mode\/clock_0
Path slack     : 999991046p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5444
-------------------------------------   ---- 
End-of-path arrival time (ps)           5444
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT      slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   1210   1210  999991046  RISE       1
\DS18x8:TimerDelay:TimerUDB:run_mode\/main_0                     macrocell17    4234   5444  999991046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:run_mode\/clock_0              macrocell17         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/main_1
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 999991046p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5444
-------------------------------------   ---- 
End-of-path arrival time (ps)           5444
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT      slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   1210   1210  999991046  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/main_1           macrocell23    4234   5444  999991046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/clock_0    macrocell23         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:trig_last\/q
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/main_3
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 999991412p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5078
-------------------------------------   ---- 
End-of-path arrival time (ps)           5078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_last\/clock_0             macrocell21         0      0  RISE       1

Data path
pin name                                                model name   delay     AT      slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:trig_last\/q                macrocell21   1250   1250  999990850  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/main_3  macrocell23   3828   5078  999991412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/clock_0    macrocell23         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \DS18x8:TimerDelay:TimerUDB:timer_enable\/main_2
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0
Path slack     : 999991611p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4879
-------------------------------------   ---- 
End-of-path arrival time (ps)           4879
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT      slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4   1210   1210  999979609  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/main_2                 macrocell19    3669   4879  999991611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0          macrocell19         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_disable\/main_1
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0
Path slack     : 999991611p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4879
-------------------------------------   ---- 
End-of-path arrival time (ps)           4879
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT      slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4   1210   1210  999979609  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/main_1                 macrocell20    3669   4879  999991611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0          macrocell20         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/main_2
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 999991611p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4879
-------------------------------------   ---- 
End-of-path arrival time (ps)           4879
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT      slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4   1210   1210  999979609  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/main_2           macrocell22    3669   4879  999991611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0    macrocell22         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \DS18x8:TimerDelay:TimerUDB:timer_enable\/main_1
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0
Path slack     : 999991622p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT      slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   1210   1210  999991046  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/main_1                 macrocell19    3658   4868  999991622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0          macrocell19         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/main_1
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 999991622p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT      slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   1210   1210  999991046  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/main_1           macrocell22    3658   4868  999991622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0    macrocell22         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:Trigger:Sync:ctrl_reg\/control_0
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/main_4
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 999991915p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4575
-------------------------------------   ---- 
End-of-path arrival time (ps)           4575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:Trigger:Sync:ctrl_reg\/clock                       controlcell6        0      0  RISE       1

Data path
pin name                                                model name    delay     AT      slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\DS18x8:Trigger:Sync:ctrl_reg\/control_0                controlcell6   1210   1210  999991915  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/main_4  macrocell23    3365   4575  999991915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/clock_0    macrocell23         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:Trigger:Sync:ctrl_reg\/control_0
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/main_4
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 999991936p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:Trigger:Sync:ctrl_reg\/clock                       controlcell6        0      0  RISE       1

Data path
pin name                                                model name    delay     AT      slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\DS18x8:Trigger:Sync:ctrl_reg\/control_0                controlcell6   1210   1210  999991915  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/main_4  macrocell22    3344   4554  999991936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0    macrocell22         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:run_mode\/q
Path End       : Net_218/main_1
Capture Clock  : Net_218/clock_0
Path slack     : 999992634p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:run_mode\/clock_0              macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT      slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:run_mode\/q  macrocell17   1250   1250  999989970  RISE       1
Net_218/main_1                           macrocell18   2606   3856  999992634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_218/clock_0                                            macrocell18         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:run_mode\/q
Path End       : \DS18x8:TimerDelay:TimerUDB:timer_enable\/main_4
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0
Path slack     : 999992634p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:run_mode\/clock_0              macrocell17         0      0  RISE       1

Data path
pin name                                          model name   delay     AT      slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:run_mode\/q           macrocell17   1250   1250  999989970  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/main_4  macrocell19   2606   3856  999992634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0          macrocell19         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:run_mode\/q
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_disable\/main_3
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0
Path slack     : 999992634p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:run_mode\/clock_0              macrocell17         0      0  RISE       1

Data path
pin name                                          model name   delay     AT      slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:run_mode\/q           macrocell17   1250   1250  999989970  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/main_3  macrocell20   2606   3856  999992634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0          macrocell20         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/q
Path End       : Net_218/main_3
Capture Clock  : Net_218/clock_0
Path slack     : 999992648p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0    macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT      slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/q  macrocell22   1250   1250  999980649  RISE       1
Net_218/main_3                                     macrocell18   2592   3842  999992648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_218/clock_0                                            macrocell18         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/q
Path End       : \DS18x8:TimerDelay:TimerUDB:timer_enable\/main_7
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0
Path slack     : 999992651p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3839
-------------------------------------   ---- 
End-of-path arrival time (ps)           3839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0    macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT      slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/q  macrocell22   1250   1250  999980649  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/main_7   macrocell19   2589   3839  999992651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0          macrocell19         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/q
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_disable\/main_6
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0
Path slack     : 999992651p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3839
-------------------------------------   ---- 
End-of-path arrival time (ps)           3839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0    macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT      slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/q  macrocell22   1250   1250  999980649  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/main_6   macrocell20   2589   3839  999992651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0          macrocell20         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/q
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/main_5
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 999992651p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3839
-------------------------------------   ---- 
End-of-path arrival time (ps)           3839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0    macrocell22         0      0  RISE       1

Data path
pin name                                                model name   delay     AT      slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/q       macrocell22   1250   1250  999980649  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/main_5  macrocell22   2589   3839  999992651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_rise_detected\/clock_0    macrocell22         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:trig_disable\/q
Path End       : \DS18x8:TimerDelay:TimerUDB:timer_enable\/main_6
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0
Path slack     : 999992926p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0          macrocell20         0      0  RISE       1

Data path
pin name                                          model name   delay     AT      slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:trig_disable\/q       macrocell20   1250   1250  999992926  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/main_6  macrocell19   2314   3564  999992926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0          macrocell19         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:trig_disable\/q
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_disable\/main_5
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0
Path slack     : 999992926p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0          macrocell20         0      0  RISE       1

Data path
pin name                                          model name   delay     AT      slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:trig_disable\/q       macrocell20   1250   1250  999992926  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/main_5  macrocell20   2314   3564  999992926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0          macrocell20         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:timer_enable\/q
Path End       : \DS18x8:TimerDelay:TimerUDB:timer_enable\/main_3
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0
Path slack     : 999992940p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0          macrocell19         0      0  RISE       1

Data path
pin name                                          model name   delay     AT      slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:timer_enable\/q       macrocell19   1250   1250  999980938  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/main_3  macrocell19   2300   3550  999992940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0          macrocell19         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:timer_enable\/q
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_disable\/main_2
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0
Path slack     : 999992940p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:timer_enable\/clock_0          macrocell19         0      0  RISE       1

Data path
pin name                                          model name   delay     AT      slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:timer_enable\/q       macrocell19   1250   1250  999980938  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/main_2  macrocell20   2300   3550  999992940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_disable\/clock_0          macrocell20         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/q
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/main_5
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 999992943p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/clock_0    macrocell23         0      0  RISE       1

Data path
pin name                                                model name   delay     AT      slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ---------  ----  ------
\DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/q       macrocell23   1250   1250  999992943  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/main_5  macrocell23   2297   3547  999992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_fall_detected\/clock_0    macrocell23         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DS18x8:Trigger:Sync:ctrl_reg\/control_0
Path End       : \DS18x8:TimerDelay:TimerUDB:trig_last\/main_0
Capture Clock  : \DS18x8:TimerDelay:TimerUDB:trig_last\/clock_0
Path slack     : 999992959p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (DS18x8_clock_delay:R#1 vs. DS18x8_clock_delay:R#2)   1000000000
- Setup time                                                              -3510
------------------------------------------------------------------   ---------- 
End-of-path required time (ps)                                        999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3531
-------------------------------------   ---- 
End-of-path arrival time (ps)           3531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:Trigger:Sync:ctrl_reg\/clock                       controlcell6        0      0  RISE       1

Data path
pin name                                       model name    delay     AT      slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ---------  ----  ------
\DS18x8:Trigger:Sync:ctrl_reg\/control_0       controlcell6   1210   1210  999991915  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_last\/main_0  macrocell21    2321   3531  999992959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\DS18x8:TimerDelay:TimerUDB:trig_last\/clock_0             macrocell21         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

