var areaJSON={"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[67.6888, 34.9453, 34.7862, 107.585, 66.9444], "total":[596204, 1298388, 12610, 3856, 2798], "name":"Kernel System", "max_resources":[1866240, 3732480, 11721, 5760, 93312], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[469340, 938680, 2768, 1047, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[28084, 38336, 104, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 20 global loads and 12 global stores. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 20 global loads and 12 global stores."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/hnj1476724450050.html"}]}]}, {"name":"System description ROM", "type":"resource", "data":[2, 71, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"Pipe and channel resources", "type":"group", "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:34 (ch_top_in)", "type":"resource", "data":[15, 776, 0, 0, 0], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":34}]], "details":[{"type":"text", "text":"Channel is implemented 256 bits wide by 1 deep."}, {"type":"brief", "text":"256b wide by 1 deep."}, {"type":"text", "text":"<b>Warning: </b>This OpenCL system is using both I/O channels and stallable global/local memory. Memory stalls may propagate to this I/O channel\'s accesses causing dropped data."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}, {"name":"hpl_torus_IEC_replicated_intel.cl:35 (ch_bottom_in)", "type":"resource", "data":[15, 776, 0, 0, 0], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":35}]], "details":[{"type":"text", "text":"Channel is implemented 256 bits wide by 1 deep."}, {"type":"brief", "text":"256b wide by 1 deep."}, {"type":"text", "text":"<b>Warning: </b>This OpenCL system is using both I/O channels and stallable global/local memory. Memory stalls may propagate to this I/O channel\'s accesses causing dropped data."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}, {"name":"hpl_torus_IEC_replicated_intel.cl:36 (ch_left_in)", "type":"resource", "data":[15, 776, 0, 0, 0], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":36}]], "details":[{"type":"text", "text":"Channel is implemented 256 bits wide by 1 deep."}, {"type":"brief", "text":"256b wide by 1 deep."}, {"type":"text", "text":"<b>Warning: </b>This OpenCL system is using both I/O channels and stallable global/local memory. Memory stalls may propagate to this I/O channel\'s accesses causing dropped data."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}, {"name":"hpl_torus_IEC_replicated_intel.cl:37 (ch_right_in)", "type":"resource", "data":[15, 776, 0, 0, 0], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":37}]], "details":[{"type":"text", "text":"Channel is implemented 256 bits wide by 1 deep."}, {"type":"brief", "text":"256b wide by 1 deep."}, {"type":"text", "text":"<b>Warning: </b>This OpenCL system is using both I/O channels and stallable global/local memory. Memory stalls may propagate to this I/O channel\'s accesses causing dropped data."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}, {"name":"hpl_torus_IEC_replicated_intel.cl:41 (ch_top_out)", "type":"resource", "data":[15, 776, 0, 0, 0], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":41}]], "details":[{"type":"text", "text":"Channel is implemented 256 bits wide by 1 deep."}, {"type":"brief", "text":"256b wide by 1 deep."}, {"type":"text", "text":"<b>Warning: </b>This OpenCL system is using both I/O channels and stallable global/local memory. Memory stalls may propagate to this I/O channel\'s accesses causing dropped data."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}, {"name":"hpl_torus_IEC_replicated_intel.cl:42 (ch_bottom_out)", "type":"resource", "data":[15, 776, 0, 0, 0], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":42}]], "details":[{"type":"text", "text":"Channel is implemented 256 bits wide by 1 deep."}, {"type":"brief", "text":"256b wide by 1 deep."}, {"type":"text", "text":"<b>Warning: </b>This OpenCL system is using both I/O channels and stallable global/local memory. Memory stalls may propagate to this I/O channel\'s accesses causing dropped data."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}, {"name":"hpl_torus_IEC_replicated_intel.cl:43 (ch_left_out)", "type":"resource", "data":[15, 776, 0, 0, 0], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":43}]], "details":[{"type":"text", "text":"Channel is implemented 256 bits wide by 1 deep."}, {"type":"brief", "text":"256b wide by 1 deep."}, {"type":"text", "text":"<b>Warning: </b>This OpenCL system is using both I/O channels and stallable global/local memory. Memory stalls may propagate to this I/O channel\'s accesses causing dropped data."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}, {"name":"hpl_torus_IEC_replicated_intel.cl:44 (ch_right_out)", "type":"resource", "data":[15, 776, 0, 0, 0], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":44}]], "details":[{"type":"text", "text":"Channel is implemented 256 bits wide by 1 deep."}, {"type":"brief", "text":"256b wide by 1 deep."}, {"type":"text", "text":"<b>Warning: </b>This OpenCL system is using both I/O channels and stallable global/local memory. Memory stalls may propagate to this I/O channel\'s accesses causing dropped data."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}, {"name":"hpl_torus_IEC_replicated_intel.cl:48 (ch_lu_col_out)", "type":"resource", "data":[11, 518, 0, 0, 0], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":48}]], "details":[{"type":"text", "text":"Channel is implemented 256 bits wide by 1 deep."}, {"type":"brief", "text":"256b wide by 1 deep."}, {"type":"text", "text":"Requested depth was 0."}, {"type":"text", "text":"Channel depth was changed for the following reason:", "details":[{"type":"text", "text":"instruction scheduling requirements"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}, {"name":"hpl_torus_IEC_replicated_intel.cl:49 (ch_lu_row_out)", "type":"resource", "data":[11, 518, 0, 0, 0], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":49}]], "details":[{"type":"text", "text":"Channel is implemented 256 bits wide by 1 deep."}, {"type":"brief", "text":"256b wide by 1 deep."}, {"type":"text", "text":"Requested depth was 0."}, {"type":"text", "text":"Channel depth was changed for the following reason:", "details":[{"type":"text", "text":"instruction scheduling requirements"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}, {"name":"hpl_torus_IEC_replicated_intel.cl:50 (ch_top_col_in)", "type":"resource", "data":[15, 776, 0, 0, 0], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":50}]], "details":[{"type":"text", "text":"Channel is implemented 256 bits wide by 1 deep."}, {"type":"brief", "text":"256b wide by 1 deep."}, {"type":"text", "text":"Requested depth was 0."}, {"type":"text", "text":"Channel depth was changed for the following reason:", "details":[{"type":"text", "text":"instruction scheduling requirements"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}, {"name":"hpl_torus_IEC_replicated_intel.cl:51 (ch_top_row_out)", "type":"resource", "data":[11, 518, 0, 0, 0], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":51}]], "details":[{"type":"text", "text":"Channel is implemented 256 bits wide by 1 deep."}, {"type":"brief", "text":"256b wide by 1 deep."}, {"type":"text", "text":"Requested depth was 0."}, {"type":"text", "text":"Channel depth was changed for the following reason:", "details":[{"type":"text", "text":"instruction scheduling requirements"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}, {"name":"hpl_torus_IEC_replicated_intel.cl:52 (ch_left_row_in)", "type":"resource", "data":[15, 776, 0, 0, 0], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":52}]], "details":[{"type":"text", "text":"Channel is implemented 256 bits wide by 1 deep."}, {"type":"brief", "text":"256b wide by 1 deep."}, {"type":"text", "text":"Requested depth was 0."}, {"type":"text", "text":"Channel depth was changed for the following reason:", "details":[{"type":"text", "text":"instruction scheduling requirements"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}, {"name":"hpl_torus_IEC_replicated_intel.cl:53 (ch_left_col_out)", "type":"resource", "data":[11, 518, 0, 0, 0], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":53}]], "details":[{"type":"text", "text":"Channel is implemented 256 bits wide by 1 deep."}, {"type":"brief", "text":"256b wide by 1 deep."}, {"type":"text", "text":"Requested depth was 0."}, {"type":"text", "text":"Channel depth was changed for the following reason:", "details":[{"type":"text", "text":"instruction scheduling requirements"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"name":"inner_update_mm0", "compute_units":1, "type":"function", "total_percent":[2.04684, 0.892275, 1.17777, 13.7104, 8.94097], "total_kernel_resources":[9792, 43960, 1607, 515, 343], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"brief", "text":"1 compute unit."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'c\' (hpl_torus_IEC_replicated_intel.cl:883)", "type":"resource", "data":[16, 102, 0, 0, 0], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":883}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 19 bits"}, {"type":"text", "text":"1 register of width 32 bits"}, {"type":"brief", "text":"Register,\\n1 reg, 19 width,\\n1 reg, 32 width"}]}, {"name":"hpl_torus_IEC_replicated_intel.cl:856 (a_buffer)", "type":"resource", "data":[0, 0, 512, 0, 0], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":856}]], "details":[{"type":"table", "Local memory":"Stall-free", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Memory Usage":"512 RAMs", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Number of replicates":"1", "Number of private copies":"1", "Additional information":[{"type":"text", "text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 2 reads and 2 writes. "}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}, {"type":"brief", "text":"Stall-free,\\n1048576B requested,\\n1048576B implemented."}]}, {"name":"hpl_torus_IEC_replicated_intel.cl:857 (top_buffer)", "type":"resource", "data":[0, 0, 512, 0, 0], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":857}]], "details":[{"type":"table", "Local memory":"Stall-free", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Memory Usage":"512 RAMs", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Number of replicates":"1", "Number of private copies":"1", "Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. ", "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}, {"type":"brief", "text":"Stall-free,\\n1048576B requested,\\n1048576B implemented."}]}, {"name":"hpl_torus_IEC_replicated_intel.cl:858 (left_buffer)", "type":"resource", "data":[0, 0, 512, 0, 0], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":858}]], "details":[{"type":"table", "Local memory":"Stall-free", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Memory Usage":"512 RAMs", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Number of replicates":"1", "Number of private copies":"1", "Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. ", "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}, {"type":"brief", "text":"Stall-free,\\n1048576B requested,\\n1048576B implemented."}]}, {"name":"inner_update_mm0.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 32, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 32, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[]}]}, {"name":"inner_update_mm0.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[122, 2263, 4, 0, 6], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[122, 2240, 4, 0, 6]}, {"name":"hpl_torus_IEC_replicated_intel.cl:867", "type":"resource", "data":[0, 23, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":867}]]}]}, {"name":"Feedback", "type":"resource", "data":[122, 237, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:862", "type":"resource", "data":[52, 87, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":862}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:863", "type":"resource", "data":[34, 72, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":863}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:864", "type":"resource", "data":[36, 78, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":864}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[168, 306, 0, 0, 16], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}]}, {"name":"hpl_torus_IEC_replicated_intel.cl:862", "type":"resource", "data":[36, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":862}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:863", "type":"resource", "data":[50, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":863}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":2, "data":[6, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:864", "type":"resource", "data":[22, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":864}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:867", "type":"resource", "data":[739, 2288, 15, 1.5, 13], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":867}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[90, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[560, 2218, 15, 0, 13], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"856"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:871", "type":"resource", "data":[655, 2242, 15, 0, 13], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":871}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[61, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[560, 2218, 15, 0, 13], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"857"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:875", "type":"resource", "data":[594, 2242, 15, 0, 13], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":875}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[560, 2218, 15, 0, 13], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"858"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}]}]}, {"name":"inner_update_mm0.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[32, 393, 0, 0, 2], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[32, 393, 0, 0, 2]}]}, {"name":"Feedback", "type":"resource", "data":[122, 237, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:931", "type":"resource", "data":[52, 87, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":931}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:932", "type":"resource", "data":[34, 72, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":932}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:933", "type":"resource", "data":[36, 78, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":933}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[174, 330, 0, 0, 17], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}]}, {"name":"hpl_torus_IEC_replicated_intel.cl:931", "type":"resource", "data":[37, 1, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":931}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":2, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:932", "type":"resource", "data":[50, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":932}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":2, "data":[6, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:933", "type":"resource", "data":[22, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":933}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:936", "type":"resource", "data":[635, 2747, 17, 1.5, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":936}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[93, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[138, 265, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"856"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[349, 2436, 17, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}, {"name":"inner_update_mm0.B5", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:941", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":941}]]}]}]}, {"name":"inner_update_mm0.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1418, 22835, 2, 0, 256], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1418, 22835, 2, 0, 256]}]}, {"name":"Feedback", "type":"resource", "data":[68, 11, 2, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:883", "type":"resource", "data":[42, 9, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":883}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:924", "type":"resource", "data":[26, 2, 2, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":924}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[18, 14, 1, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:883", "type":"resource", "data":[7, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":883}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"19-bit Integer Compare", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:896", "type":"resource", "data":[1034, 2057, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":896}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[1034, 2057, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"857"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:904", "type":"resource", "data":[1034, 2057, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":904}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[1034, 2057, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"858"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:915", "type":"resource", "data":[1034, 2057, 0, 512, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":915}]], "children":[{"name":"32-bit Floating-point Multiply-Add", "type":"resource", "count":1024, "data":[0, 0, 0, 512, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[1034, 2057, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"856"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:924", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":924}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"856"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}]}]}]}, {"name":"inner_update_mm1", "compute_units":1, "type":"function", "total_percent":[2.04684, 0.892275, 1.17777, 13.7104, 8.94097], "total_kernel_resources":[9792, 43960, 1607, 515, 343], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"brief", "text":"1 compute unit."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'c\' (hpl_torus_IEC_replicated_intel.cl:985)", "type":"resource", "data":[16, 102, 0, 0, 0], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":985}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 19 bits"}, {"type":"text", "text":"1 register of width 32 bits"}, {"type":"brief", "text":"Register,\\n1 reg, 19 width,\\n1 reg, 32 width"}]}, {"name":"hpl_torus_IEC_replicated_intel.cl:958 (a_buffer)", "type":"resource", "data":[0, 0, 512, 0, 0], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":958}]], "details":[{"type":"table", "Local memory":"Stall-free", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Memory Usage":"512 RAMs", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Number of replicates":"1", "Number of private copies":"1", "Additional information":[{"type":"text", "text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 2 reads and 2 writes. "}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}, {"type":"brief", "text":"Stall-free,\\n1048576B requested,\\n1048576B implemented."}]}, {"name":"hpl_torus_IEC_replicated_intel.cl:959 (top_buffer)", "type":"resource", "data":[0, 0, 512, 0, 0], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":959}]], "details":[{"type":"table", "Local memory":"Stall-free", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Memory Usage":"512 RAMs", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Number of replicates":"1", "Number of private copies":"1", "Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. ", "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}, {"type":"brief", "text":"Stall-free,\\n1048576B requested,\\n1048576B implemented."}]}, {"name":"hpl_torus_IEC_replicated_intel.cl:960 (left_buffer)", "type":"resource", "data":[0, 0, 512, 0, 0], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":960}]], "details":[{"type":"table", "Local memory":"Stall-free", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Memory Usage":"512 RAMs", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Number of replicates":"1", "Number of private copies":"1", "Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. ", "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}, {"type":"brief", "text":"Stall-free,\\n1048576B requested,\\n1048576B implemented."}]}, {"name":"inner_update_mm1.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 32, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 32, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[]}]}, {"name":"inner_update_mm1.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[122, 2263, 4, 0, 6], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[122, 2240, 4, 0, 6]}, {"name":"hpl_torus_IEC_replicated_intel.cl:969", "type":"resource", "data":[0, 23, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":969}]]}]}, {"name":"Feedback", "type":"resource", "data":[122, 237, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:964", "type":"resource", "data":[52, 87, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":964}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:965", "type":"resource", "data":[34, 72, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":965}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:966", "type":"resource", "data":[36, 78, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":966}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[168, 306, 0, 0, 16], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}]}, {"name":"hpl_torus_IEC_replicated_intel.cl:964", "type":"resource", "data":[36, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":964}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:965", "type":"resource", "data":[50, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":965}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":2, "data":[6, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:966", "type":"resource", "data":[22, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":966}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:969", "type":"resource", "data":[739, 2288, 15, 1.5, 13], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":969}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[90, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[560, 2218, 15, 0, 13], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"958"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:973", "type":"resource", "data":[655, 2242, 15, 0, 13], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":973}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[61, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[560, 2218, 15, 0, 13], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"959"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:977", "type":"resource", "data":[594, 2242, 15, 0, 13], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":977}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[560, 2218, 15, 0, 13], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"960"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}]}]}, {"name":"inner_update_mm1.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[32, 393, 0, 0, 2], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[32, 393, 0, 0, 2]}]}, {"name":"Feedback", "type":"resource", "data":[122, 237, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:1033", "type":"resource", "data":[52, 87, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1033}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:1034", "type":"resource", "data":[34, 72, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1034}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:1035", "type":"resource", "data":[36, 78, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1035}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[174, 330, 0, 0, 17], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}]}, {"name":"hpl_torus_IEC_replicated_intel.cl:1033", "type":"resource", "data":[37, 1, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1033}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":2, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:1034", "type":"resource", "data":[50, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1034}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":2, "data":[6, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:1035", "type":"resource", "data":[22, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1035}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:1038", "type":"resource", "data":[635, 2747, 17, 1.5, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1038}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[93, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[138, 265, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"958"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[349, 2436, 17, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}, {"name":"inner_update_mm1.B5", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:1043", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1043}]]}]}]}, {"name":"inner_update_mm1.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1418, 22835, 2, 0, 256], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1418, 22835, 2, 0, 256]}]}, {"name":"Feedback", "type":"resource", "data":[68, 11, 2, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:1026", "type":"resource", "data":[26, 2, 2, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1026}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:985", "type":"resource", "data":[42, 9, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":985}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[18, 14, 1, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:985", "type":"resource", "data":[7, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":985}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"19-bit Integer Compare", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:998", "type":"resource", "data":[1034, 2057, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":998}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[1034, 2057, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"959"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:1006", "type":"resource", "data":[1034, 2057, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1006}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[1034, 2057, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"960"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:1017", "type":"resource", "data":[1034, 2057, 0, 512, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1017}]], "children":[{"name":"32-bit Floating-point Multiply-Add", "type":"resource", "count":1024, "data":[0, 0, 0, 512, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[1034, 2057, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"958"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:1026", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1026}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"958"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}]}]}]}, {"name":"inner_update_mm2", "compute_units":1, "type":"function", "total_percent":[2.04684, 0.892275, 1.17777, 13.7104, 8.94097], "total_kernel_resources":[9792, 43960, 1607, 515, 343], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"brief", "text":"1 compute unit."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'c\' (hpl_torus_IEC_replicated_intel.cl:1087)", "type":"resource", "data":[16, 102, 0, 0, 0], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1087}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 19 bits"}, {"type":"text", "text":"1 register of width 32 bits"}, {"type":"brief", "text":"Register,\\n1 reg, 19 width,\\n1 reg, 32 width"}]}, {"name":"hpl_torus_IEC_replicated_intel.cl:1060 (a_buffer)", "type":"resource", "data":[0, 0, 512, 0, 0], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1060}]], "details":[{"type":"table", "Local memory":"Stall-free", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Memory Usage":"512 RAMs", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Number of replicates":"1", "Number of private copies":"1", "Additional information":[{"type":"text", "text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 2 reads and 2 writes. "}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}, {"type":"brief", "text":"Stall-free,\\n1048576B requested,\\n1048576B implemented."}]}, {"name":"hpl_torus_IEC_replicated_intel.cl:1061 (top_buffer)", "type":"resource", "data":[0, 0, 512, 0, 0], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1061}]], "details":[{"type":"table", "Local memory":"Stall-free", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Memory Usage":"512 RAMs", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Number of replicates":"1", "Number of private copies":"1", "Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. ", "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}, {"type":"brief", "text":"Stall-free,\\n1048576B requested,\\n1048576B implemented."}]}, {"name":"hpl_torus_IEC_replicated_intel.cl:1062 (left_buffer)", "type":"resource", "data":[0, 0, 512, 0, 0], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1062}]], "details":[{"type":"table", "Local memory":"Stall-free", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Memory Usage":"512 RAMs", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Number of replicates":"1", "Number of private copies":"1", "Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. ", "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}, {"type":"brief", "text":"Stall-free,\\n1048576B requested,\\n1048576B implemented."}]}, {"name":"inner_update_mm2.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 32, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 32, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[]}]}, {"name":"inner_update_mm2.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[122, 2263, 4, 0, 6], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[122, 2240, 4, 0, 6]}, {"name":"hpl_torus_IEC_replicated_intel.cl:1071", "type":"resource", "data":[0, 23, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1071}]]}]}, {"name":"Feedback", "type":"resource", "data":[122, 237, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:1066", "type":"resource", "data":[52, 87, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1066}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:1067", "type":"resource", "data":[34, 72, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1067}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:1068", "type":"resource", "data":[36, 78, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1068}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[168, 306, 0, 0, 16], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}]}, {"name":"hpl_torus_IEC_replicated_intel.cl:1066", "type":"resource", "data":[36, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1066}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:1067", "type":"resource", "data":[50, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1067}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":2, "data":[6, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:1068", "type":"resource", "data":[22, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1068}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:1071", "type":"resource", "data":[739, 2288, 15, 1.5, 13], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1071}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[90, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[560, 2218, 15, 0, 13], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"1060"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:1075", "type":"resource", "data":[655, 2242, 15, 0, 13], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1075}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[61, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[560, 2218, 15, 0, 13], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"1061"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:1079", "type":"resource", "data":[594, 2242, 15, 0, 13], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1079}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[560, 2218, 15, 0, 13], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"1062"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}]}]}, {"name":"inner_update_mm2.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[32, 393, 0, 0, 2], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[32, 393, 0, 0, 2]}]}, {"name":"Feedback", "type":"resource", "data":[122, 237, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:1135", "type":"resource", "data":[52, 87, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1135}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:1136", "type":"resource", "data":[34, 72, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1136}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:1137", "type":"resource", "data":[36, 78, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1137}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[174, 330, 0, 0, 17], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}]}, {"name":"hpl_torus_IEC_replicated_intel.cl:1135", "type":"resource", "data":[37, 1, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1135}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":2, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:1136", "type":"resource", "data":[50, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1136}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":2, "data":[6, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:1137", "type":"resource", "data":[22, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1137}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:1140", "type":"resource", "data":[635, 2747, 17, 1.5, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1140}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[93, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[138, 265, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"1060"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[349, 2436, 17, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}, {"name":"inner_update_mm2.B5", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:1145", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1145}]]}]}]}, {"name":"inner_update_mm2.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1418, 22835, 2, 0, 256], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1418, 22835, 2, 0, 256]}]}, {"name":"Feedback", "type":"resource", "data":[68, 11, 2, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:1087", "type":"resource", "data":[42, 9, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1087}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:1128", "type":"resource", "data":[26, 2, 2, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1128}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[18, 14, 1, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:1087", "type":"resource", "data":[7, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1087}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"19-bit Integer Compare", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:1100", "type":"resource", "data":[1034, 2057, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1100}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[1034, 2057, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"1061"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:1108", "type":"resource", "data":[1034, 2057, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1108}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[1034, 2057, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"1062"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:1119", "type":"resource", "data":[1034, 2057, 0, 512, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1119}]], "children":[{"name":"32-bit Floating-point Multiply-Add", "type":"resource", "count":1024, "data":[0, 0, 0, 512, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[1034, 2057, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"1060"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:1128", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1128}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"1060"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}]}]}]}, {"name":"inner_update_mm3", "compute_units":1, "type":"function", "total_percent":[2.04684, 0.892275, 1.17777, 13.7104, 8.94097], "total_kernel_resources":[9792, 43960, 1607, 515, 343], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"brief", "text":"1 compute unit."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'c\' (hpl_torus_IEC_replicated_intel.cl:1189)", "type":"resource", "data":[16, 102, 0, 0, 0], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1189}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 19 bits"}, {"type":"text", "text":"1 register of width 32 bits"}, {"type":"brief", "text":"Register,\\n1 reg, 19 width,\\n1 reg, 32 width"}]}, {"name":"hpl_torus_IEC_replicated_intel.cl:1162 (a_buffer)", "type":"resource", "data":[0, 0, 512, 0, 0], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1162}]], "details":[{"type":"table", "Local memory":"Stall-free", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Memory Usage":"512 RAMs", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Number of replicates":"1", "Number of private copies":"1", "Additional information":[{"type":"text", "text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 2 reads and 2 writes. "}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}, {"type":"brief", "text":"Stall-free,\\n1048576B requested,\\n1048576B implemented."}]}, {"name":"hpl_torus_IEC_replicated_intel.cl:1163 (top_buffer)", "type":"resource", "data":[0, 0, 512, 0, 0], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1163}]], "details":[{"type":"table", "Local memory":"Stall-free", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Memory Usage":"512 RAMs", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Number of replicates":"1", "Number of private copies":"1", "Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. ", "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}, {"type":"brief", "text":"Stall-free,\\n1048576B requested,\\n1048576B implemented."}]}, {"name":"hpl_torus_IEC_replicated_intel.cl:1164 (left_buffer)", "type":"resource", "data":[0, 0, 512, 0, 0], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1164}]], "details":[{"type":"table", "Local memory":"Stall-free", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Memory Usage":"512 RAMs", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Number of replicates":"1", "Number of private copies":"1", "Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. ", "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}, {"type":"brief", "text":"Stall-free,\\n1048576B requested,\\n1048576B implemented."}]}, {"name":"inner_update_mm3.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 32, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 32, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[]}]}, {"name":"inner_update_mm3.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[122, 2263, 4, 0, 6], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[122, 2240, 4, 0, 6]}, {"name":"hpl_torus_IEC_replicated_intel.cl:1173", "type":"resource", "data":[0, 23, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1173}]]}]}, {"name":"Feedback", "type":"resource", "data":[122, 237, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:1168", "type":"resource", "data":[52, 87, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1168}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:1169", "type":"resource", "data":[34, 72, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1169}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:1170", "type":"resource", "data":[36, 78, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1170}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[168, 306, 0, 0, 16], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}]}, {"name":"hpl_torus_IEC_replicated_intel.cl:1168", "type":"resource", "data":[36, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1168}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:1169", "type":"resource", "data":[50, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1169}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":2, "data":[6, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:1170", "type":"resource", "data":[22, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1170}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:1173", "type":"resource", "data":[739, 2288, 15, 1.5, 13], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1173}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[90, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[560, 2218, 15, 0, 13], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"1162"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:1177", "type":"resource", "data":[655, 2242, 15, 0, 13], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1177}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[61, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[560, 2218, 15, 0, 13], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"1163"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:1181", "type":"resource", "data":[594, 2242, 15, 0, 13], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1181}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[560, 2218, 15, 0, 13], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"1164"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}]}]}, {"name":"inner_update_mm3.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[32, 393, 0, 0, 2], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[32, 393, 0, 0, 2]}]}, {"name":"Feedback", "type":"resource", "data":[122, 237, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:1237", "type":"resource", "data":[52, 87, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1237}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:1238", "type":"resource", "data":[34, 72, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1238}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:1239", "type":"resource", "data":[36, 78, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1239}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[174, 330, 0, 0, 17], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}]}, {"name":"hpl_torus_IEC_replicated_intel.cl:1237", "type":"resource", "data":[37, 1, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1237}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":2, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:1238", "type":"resource", "data":[50, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1238}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":2, "data":[6, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:1239", "type":"resource", "data":[22, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1239}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:1242", "type":"resource", "data":[635, 2747, 17, 1.5, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1242}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[93, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[138, 265, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"1162"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[349, 2436, 17, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}, {"name":"inner_update_mm3.B5", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:1247", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1247}]]}]}]}, {"name":"inner_update_mm3.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1418, 22835, 2, 0, 256], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1418, 22835, 2, 0, 256]}]}, {"name":"Feedback", "type":"resource", "data":[68, 11, 2, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:1189", "type":"resource", "data":[42, 9, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1189}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:1230", "type":"resource", "data":[26, 2, 2, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1230}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[18, 14, 1, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:1189", "type":"resource", "data":[7, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1189}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"19-bit Integer Compare", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:1202", "type":"resource", "data":[1034, 2057, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1202}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[1034, 2057, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"1163"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:1210", "type":"resource", "data":[1034, 2057, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1210}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[1034, 2057, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"1164"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:1221", "type":"resource", "data":[1034, 2057, 0, 512, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1221}]], "children":[{"name":"32-bit Floating-point Multiply-Add", "type":"resource", "count":1024, "data":[0, 0, 0, 512, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[1034, 2057, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"1162"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:1230", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1230}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"1162"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}]}]}]}, {"name":"inner_update_mm4", "compute_units":1, "type":"function", "total_percent":[2.04684, 0.892275, 1.17777, 13.7104, 8.94097], "total_kernel_resources":[9792, 43960, 1607, 515, 343], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"brief", "text":"1 compute unit."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'c\' (hpl_torus_IEC_replicated_intel.cl:1291)", "type":"resource", "data":[16, 102, 0, 0, 0], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1291}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 19 bits"}, {"type":"text", "text":"1 register of width 32 bits"}, {"type":"brief", "text":"Register,\\n1 reg, 19 width,\\n1 reg, 32 width"}]}, {"name":"hpl_torus_IEC_replicated_intel.cl:1264 (a_buffer)", "type":"resource", "data":[0, 0, 512, 0, 0], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1264}]], "details":[{"type":"table", "Local memory":"Stall-free", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Memory Usage":"512 RAMs", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Number of replicates":"1", "Number of private copies":"1", "Additional information":[{"type":"text", "text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 2 reads and 2 writes. "}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}, {"type":"brief", "text":"Stall-free,\\n1048576B requested,\\n1048576B implemented."}]}, {"name":"hpl_torus_IEC_replicated_intel.cl:1265 (top_buffer)", "type":"resource", "data":[0, 0, 512, 0, 0], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1265}]], "details":[{"type":"table", "Local memory":"Stall-free", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Memory Usage":"512 RAMs", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Number of replicates":"1", "Number of private copies":"1", "Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. ", "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}, {"type":"brief", "text":"Stall-free,\\n1048576B requested,\\n1048576B implemented."}]}, {"name":"hpl_torus_IEC_replicated_intel.cl:1266 (left_buffer)", "type":"resource", "data":[0, 0, 512, 0, 0], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1266}]], "details":[{"type":"table", "Local memory":"Stall-free", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Memory Usage":"512 RAMs", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Number of replicates":"1", "Number of private copies":"1", "Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. ", "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}, {"type":"brief", "text":"Stall-free,\\n1048576B requested,\\n1048576B implemented."}]}, {"name":"inner_update_mm4.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 32, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 32, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[]}]}, {"name":"inner_update_mm4.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[122, 2263, 4, 0, 6], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[122, 2240, 4, 0, 6]}, {"name":"hpl_torus_IEC_replicated_intel.cl:1275", "type":"resource", "data":[0, 23, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1275}]]}]}, {"name":"Feedback", "type":"resource", "data":[122, 237, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:1270", "type":"resource", "data":[52, 87, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1270}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:1271", "type":"resource", "data":[34, 72, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1271}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:1272", "type":"resource", "data":[36, 78, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1272}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[168, 306, 0, 0, 16], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}]}, {"name":"hpl_torus_IEC_replicated_intel.cl:1270", "type":"resource", "data":[36, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1270}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:1271", "type":"resource", "data":[50, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1271}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":2, "data":[6, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:1272", "type":"resource", "data":[22, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1272}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:1275", "type":"resource", "data":[739, 2288, 15, 1.5, 13], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1275}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[90, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[560, 2218, 15, 0, 13], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"1264"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:1279", "type":"resource", "data":[655, 2242, 15, 0, 13], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1279}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[61, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[560, 2218, 15, 0, 13], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"1265"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:1283", "type":"resource", "data":[594, 2242, 15, 0, 13], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1283}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[560, 2218, 15, 0, 13], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"1266"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}]}]}, {"name":"inner_update_mm4.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[32, 393, 0, 0, 2], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[32, 393, 0, 0, 2]}]}, {"name":"Feedback", "type":"resource", "data":[122, 237, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:1339", "type":"resource", "data":[52, 87, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1339}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:1340", "type":"resource", "data":[34, 72, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1340}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:1341", "type":"resource", "data":[36, 78, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1341}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[174, 330, 0, 0, 17], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}]}, {"name":"hpl_torus_IEC_replicated_intel.cl:1339", "type":"resource", "data":[37, 1, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1339}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":2, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:1340", "type":"resource", "data":[50, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1340}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":2, "data":[6, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:1341", "type":"resource", "data":[22, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1341}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:1344", "type":"resource", "data":[635, 2747, 17, 1.5, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1344}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[93, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[138, 265, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"1264"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[349, 2436, 17, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}, {"name":"inner_update_mm4.B5", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:1349", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1349}]]}]}]}, {"name":"inner_update_mm4.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1418, 22835, 2, 0, 256], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1418, 22835, 2, 0, 256]}]}, {"name":"Feedback", "type":"resource", "data":[68, 11, 2, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:1291", "type":"resource", "data":[42, 9, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1291}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:1332", "type":"resource", "data":[26, 2, 2, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1332}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[18, 14, 1, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:1291", "type":"resource", "data":[7, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1291}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"19-bit Integer Compare", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:1304", "type":"resource", "data":[1034, 2057, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1304}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[1034, 2057, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"1265"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:1312", "type":"resource", "data":[1034, 2057, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1312}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[1034, 2057, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"1266"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:1323", "type":"resource", "data":[1034, 2057, 0, 512, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1323}]], "children":[{"name":"32-bit Floating-point Multiply-Add", "type":"resource", "count":1024, "data":[0, 0, 0, 512, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[1034, 2057, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"1264"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:1332", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1332}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"1264"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}]}]}]}, {"name":"left_update", "compute_units":1, "type":"function", "total_percent":[1.07919, 0.586152, 0.532407, 5.09342, 1.16319], "total_kernel_resources":[8099, 19872, 597, 67, 142], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"brief", "text":"1 compute unit."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'col\' (hpl_torus_IEC_replicated_intel.cl:761)", "type":"resource", "data":[16, 78, 0, 0, 0], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":761}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 7 bits"}, {"type":"text", "text":"1 register of width 32 bits"}, {"type":"brief", "text":"Register,\\n1 reg, 7 width,\\n1 reg, 32 width"}]}, {"name":"hpl_torus_IEC_replicated_intel.cl:735 (a_buffer)", "type":"resource", "data":[0, 0, 512, 0, 0], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":735}]], "details":[{"type":"table", "Local memory":"Stall-free", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Memory Usage":"512 RAMs", "Number of banks":"4 (banked on bits 6, 7)", "Bank width":"512 bits", "Bank depth":"4096 words", "Number of replicates":"1", "Number of private copies":"1", "Additional information":[{"type":"text", "text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 13 reads and 5 writes. "}, {"type":"text", "text":"Banked on bits 6, 7 into 4 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}, {"type":"brief", "text":"Stall-free,\\n1048576B requested,\\n1048576B implemented."}]}, {"name":"hpl_torus_IEC_replicated_intel.cl:758 (current_lu_row)", "type":"resource", "data":[0, 0, 7, 0, 0], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":758}]], "details":[{"type":"table", "Private memory":"Stall-free", "Requested size":"2048 bytes", "Implemented size":"2048 bytes", "Memory Usage":"7 RAMs", "Number of banks":"1", "Bank width":"256 bits", "Bank depth":"64 words", "Number of replicates":"1", "Number of private copies":"1", "Additional information":[{"type":"text", "text":"Requested size 2048 bytes, implemented size 2048 bytes, stall-free, 1 read and 1 write. "}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}, {"type":"brief", "text":"Stall-free,\\n2048B requested,\\n2048B implemented."}]}, {"name":"hpl_torus_IEC_replicated_intel.cl:759 (current_col)", "type":"resource", "data":[0, 0, 7, 0, 0], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":759}]], "details":[{"type":"table", "Private memory":"Stall-free", "Requested size":"2048 bytes", "Implemented size":"2048 bytes", "Memory Usage":"7 RAMs", "Number of banks":"1", "Bank width":"256 bits", "Bank depth":"64 words", "Number of replicates":"1", "Number of private copies":"1", "Additional information":[{"type":"text", "text":"Requested size 2048 bytes, implemented size 2048 bytes, stall-free, 1 read and 1 write. "}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}, {"type":"brief", "text":"Stall-free,\\n2048B requested,\\n2048B implemented."}]}, {"name":"left_update.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 32, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 32, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[]}]}, {"name":"left_update.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 1, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:782", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":782}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:782", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":782}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"left_update.B10", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:839", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":839}]]}]}]}, {"name":"left_update.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[111, 743, 3, 0, 2], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[111, 720, 3, 0, 2]}, {"name":"hpl_torus_IEC_replicated_intel.cl:744", "type":"resource", "data":[0, 23, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":744}]]}]}, {"name":"Feedback", "type":"resource", "data":[122, 237, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:739", "type":"resource", "data":[52, 87, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":739}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:740", "type":"resource", "data":[34, 72, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":740}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:741", "type":"resource", "data":[36, 78, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":741}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[88, 146, 0, 0, 8], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}]}, {"name":"hpl_torus_IEC_replicated_intel.cl:739", "type":"resource", "data":[36, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":739}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:740", "type":"resource", "data":[50, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":740}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":2, "data":[6, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:741", "type":"resource", "data":[22, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":741}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:744", "type":"resource", "data":[739, 2288, 15, 1.5, 13], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":744}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[90, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[560, 2218, 15, 0, 13], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"735"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}]}]}, {"name":"left_update.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 158, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 64, 0, 0, 0]}, {"name":"hpl_torus_IEC_replicated_intel.cl:753", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":753}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:755", "type":"resource", "data":[0, 62, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":755}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:753", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":753}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:755", "type":"resource", "data":[30, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":755}]], "children":[{"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[30, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"left_update.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[168, 1498, 4, 0, 22], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[168, 1498, 4, 0, 22]}]}, {"name":"Feedback", "type":"resource", "data":[36, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:761", "type":"resource", "data":[36, 9, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":761}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[396, 758, 0, 0, 38], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"hpl_torus_IEC_replicated_intel.cl:761", "type":"resource", "data":[4, 1, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":761}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":2, "data":[1, 1, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:766", "type":"resource", "data":[208, 328, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":766}]], "children":[{"name":"Load", "type":"resource", "count":8, "data":[208, 328, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"735"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:774", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":774}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"759"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:776", "type":"resource", "data":[4, 3, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":776}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 3, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:781", "type":"resource", "data":[67, 1, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":781}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:782", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":782}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:783", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":783}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:787", "type":"resource", "data":[348, 2436, 17, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":787}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[348, 2436, 17, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:794", "type":"resource", "data":[839, 2442, 15, 0, 13], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":794}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[29, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":8, "data":[250, 224, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[560, 2218, 15, 0, 13], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:799", "type":"resource", "data":[292, 31, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":799}]], "children":[{"name":"1-bit Or", "type":"resource", "count":7, "data":[7, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[43, 7, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":8, "data":[208, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"758"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}]}]}, {"name":"left_update.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[52, 437, 0, 0, 16], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[52, 437, 0, 0, 16]}]}, {"name":"Feedback", "type":"resource", "data":[101, 217, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:807", "type":"resource", "data":[52, 87, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":807}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:810", "type":"resource", "data":[49, 130, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":810}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[14, 10, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:807", "type":"resource", "data":[36, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":807}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:810", "type":"resource", "data":[81, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":810}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[54, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:814", "type":"resource", "data":[138, 265, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":814}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[138, 265, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"759"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:820", "type":"resource", "data":[1350, 2445, 0, 64, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":820}]], "children":[{"name":"32-bit Floating-point Multiply-Add", "type":"resource", "count":128, "data":[0, 0, 0, 64, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[12, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":5, "data":[1202, 2349, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"735"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}, {"name":"Store", "type":"resource", "count":4, "data":[136, 96, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"735"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}]}]}, {"name":"left_update.B8", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 65, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 33, 0, 0, 0]}, {"name":"hpl_torus_IEC_replicated_intel.cl:753", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":753}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[11, 9, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:753", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":753}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"left_update.B9", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[32, 393, 0, 0, 2], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[32, 393, 0, 0, 2]}]}, {"name":"Feedback", "type":"resource", "data":[122, 237, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:829", "type":"resource", "data":[52, 87, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":829}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:830", "type":"resource", "data":[34, 72, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":830}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:831", "type":"resource", "data":[36, 78, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":831}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[174, 330, 0, 0, 17], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}]}, {"name":"hpl_torus_IEC_replicated_intel.cl:829", "type":"resource", "data":[37, 1, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":829}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":2, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:830", "type":"resource", "data":[50, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":830}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":2, "data":[6, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:831", "type":"resource", "data":[22, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":831}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:834", "type":"resource", "data":[635, 2747, 17, 1.5, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":834}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[93, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[138, 265, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"735"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[349, 2436, 17, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}]}, {"name":"lu", "compute_units":1, "type":"function", "total_percent":[2.89132, 2.10739, 1.01536, 4.03549, 1.59722], "total_kernel_resources":[25429, 37898, 473, 91.5, 695], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"brief", "text":"1 compute unit."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'i\' (hpl_torus_IEC_replicated_intel.cl:554)", "type":"resource", "data":[16, 130, 0, 0, 0], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":554}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 bits"}, {"type":"text", "text":"1 register of width 33 bits"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width,\\n1 reg, 33 width"}]}, {"name":"Private Variable: \\n - \'j\' (hpl_torus_IEC_replicated_intel.cl:252)", "type":"resource", "data":[16, 72, 0, 0, 0], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":252}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 4 bits"}, {"type":"text", "text":"1 register of width 32 bits"}, {"type":"brief", "text":"Register,\\n1 reg, 4 width,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'ttj\' (hpl_torus_IEC_replicated_intel.cl:460)", "type":"resource", "data":[16, 130, 0, 0, 0], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":460}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 bits"}, {"type":"text", "text":"1 register of width 33 bits"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width,\\n1 reg, 33 width"}]}, {"name":"hpl_torus_IEC_replicated_intel.cl:394 (a_buffer)", "type":"resource", "data":[0, 0, 416, 0, 0], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":394}]], "details":[{"type":"table", "Local memory":"Stall-free", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Memory Usage":"416 RAMs", "Number of banks":"8 (banked on bits 5, 6, 7)", "Bank width":"256 bits", "Bank depth":"4096 words", "Number of replicates":"1", "Number of private copies":"1", "Additional information":[{"type":"text", "text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 26 reads and 17 writes. "}, {"type":"text", "text":"Banked on bits 5, 6, 7 into 8 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}, {"type":"brief", "text":"Stall-free,\\n1048576B requested,\\n1048576B implemented."}]}, {"name":"hpl_torus_IEC_replicated_intel.cl:399 (top_buffer)", "type":"resource", "data":[0, 0, 7, 0, 0], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":399}]], "details":[{"type":"table", "Local memory":"Stall-free", "Requested size":"2048 bytes", "Implemented size":"2048 bytes", "Memory Usage":"7 RAMs", "Number of banks":"1", "Bank width":"256 bits", "Bank depth":"64 words", "Number of replicates":"1", "Number of private copies":"1", "Additional information":"Requested size 2048 bytes, implemented size 2048 bytes, stall-free, 1 read and 1 write. ", "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}, {"type":"brief", "text":"Stall-free,\\n2048B requested,\\n2048B implemented."}]}, {"name":"hpl_torus_IEC_replicated_intel.cl:400 (left_buffer)", "type":"resource", "data":[0, 0, 0, 0, 13], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":400}]], "details":[{"type":"table", "Local memory":"Stall-free", "Requested size":"64 bytes", "Implemented size":"64 bytes", "Memory Usage":"13 MLABs", "Number of banks":"1", "Bank width":"256 bits", "Bank depth":"2 words", "Number of replicates":"1", "Number of private copies":"1", "Additional information":"Requested size 64 bytes, implemented size 64 bytes, stall-free, 1 read and 1 write. ", "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}, {"type":"brief", "text":"Stall-free,\\n64B requested,\\n64B implemented."}]}, {"name":"hpl_torus_IEC_replicated_intel.cl:424 (lu_a_buffer_in)", "type":"resource", "data":[0, 0, 0, 0, 206], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":424}]], "details":[{"type":"table", "Private memory":"Stall-free", "Requested size":"256 bytes", "Implemented size":"512 bytes", "Memory Usage":"206 MLABs", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"1 word", "Number of replicates":"2", "Number of private copies":"1", "Additional information":[{"type":"text", "text":"Requested size 256 bytes, implemented size 512 bytes, stall-free, 3 reads and 1 write. "}, {"type":"text", "text":"For each bank, 2 replicates were created to efficiently support multiple accesses. To reduce this factor, reduce number of read and write accesses."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}, {"type":"brief", "text":"Stall-free,\\n256B requested,\\n512B implemented."}]}, {"name":"hpl_torus_IEC_replicated_intel.cl:433 (lu_a_buffer_out)", "type":"resource", "data":[0, 0, 0, 0, 221], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":433}]], "details":[{"type":"table", "Private memory":"Stall-free", "Requested size":"256 bytes", "Implemented size":"4352 bytes", "Memory Usage":"221 MLABs", "Number of banks":"1", "Bank width":"256 bits", "Bank depth":"8 words", "Number of replicates":"17", "Number of private copies":"1", "Additional information":[{"type":"text", "text":"Requested size 256 bytes, implemented size 4352 bytes, stall-free, 17 reads and 1 write. "}, {"type":"text", "text":"For each bank, 17 replicates were created to efficiently support multiple accesses. To reduce this factor, reduce number of read and write accesses."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}, {"type":"brief", "text":"Stall-free,\\n256B requested,\\n4352B implemented."}]}, {"name":"lu.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 32, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 32, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[]}]}, {"name":"lu.B10", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[18, 351, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[18, 351, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[49, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:554", "type":"resource", "data":[49, 9, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":554}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[270, 522, 0, 0, 26], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:554", "type":"resource", "data":[39, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":554}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:559", "type":"resource", "data":[150, 265, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":559}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[12, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[138, 265, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"394"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:560", "type":"resource", "data":[208, 328, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":560}]], "children":[{"name":"Load", "type":"resource", "count":8, "data":[208, 328, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"394"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:562", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":562}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:563", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":563}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"lu.B11", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[32, 393, 0, 0, 2], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[32, 393, 0, 0, 2]}]}, {"name":"Feedback", "type":"resource", "data":[122, 237, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:569", "type":"resource", "data":[52, 87, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":569}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:570", "type":"resource", "data":[34, 72, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":570}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:571", "type":"resource", "data":[36, 78, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":571}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[174, 330, 0, 0, 17], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}]}, {"name":"hpl_torus_IEC_replicated_intel.cl:569", "type":"resource", "data":[37, 1, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":569}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":2, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:570", "type":"resource", "data":[50, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":570}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":2, "data":[6, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:571", "type":"resource", "data":[22, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":571}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:574", "type":"resource", "data":[635, 2747, 17, 1.5, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":574}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[93, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[138, 265, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"394"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[349, 2436, 17, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}, {"name":"lu.B12", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:579", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":579}]]}]}]}, {"name":"lu.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[111, 743, 3, 0, 2], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[111, 720, 3, 0, 2]}, {"name":"hpl_torus_IEC_replicated_intel.cl:409", "type":"resource", "data":[0, 23, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":409}]]}]}, {"name":"Feedback", "type":"resource", "data":[122, 237, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:404", "type":"resource", "data":[52, 87, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":404}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:405", "type":"resource", "data":[34, 72, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":405}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:406", "type":"resource", "data":[36, 78, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":406}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[88, 146, 0, 0, 8], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}]}, {"name":"hpl_torus_IEC_replicated_intel.cl:404", "type":"resource", "data":[36, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":404}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:405", "type":"resource", "data":[50, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":405}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":2, "data":[6, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:406", "type":"resource", "data":[22, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":406}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:409", "type":"resource", "data":[739, 2288, 15, 1.5, 13], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":409}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[90, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[560, 2218, 15, 0, 13], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"394"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}]}]}, {"name":"lu.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[356, 2560, 0, 0, 16], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[356, 1671, 0, 0, 16]}, {"name":"hpl_torus_IEC_replicated_intel.cl:418", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":418}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:420", "type":"resource", "data":[0, 62, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":420}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:421", "type":"resource", "data":[0, 3.5, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":421}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:429", "type":"resource", "data":[0, 494, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":429}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:437 > hpl_torus_IEC_replicated_intel.cl:237", "type":"resource", "data":[0, 67, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":437}, {"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":237}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:437 > hpl_torus_IEC_replicated_intel.cl:242", "type":"resource", "data":[0, 230.5, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":437}, {"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":242}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[14, 12, 1, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:418", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":418}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:420", "type":"resource", "data":[30, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":420}]], "children":[{"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[30, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:421", "type":"resource", "data":[0.5, 0.5, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":421}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[0.5, 0.5, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:429", "type":"resource", "data":[1138, 2144, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":429}]], "children":[{"name":"Load", "type":"resource", "count":8, "data":[1104, 2120, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"394"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"424"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:437 > hpl_torus_IEC_replicated_intel.cl:233", "type":"resource", "data":[138, 265, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":437}, {"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":233}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[138, 265, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"424"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:437 > hpl_torus_IEC_replicated_intel.cl:237", "type":"resource", "data":[684, 772, 3, 2.5, 4], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":437}, {"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":237}]], "children":[{"name":"32-bit Floating-point Divide", "type":"resource", "count":1, "data":[530, 740, 3, 2.5, 4]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"llvm.fpga.case", "type":"resource", "count":1, "data":[128, 32, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:437 > hpl_torus_IEC_replicated_intel.cl:242", "type":"resource", "data":[213.5, 5.5, 0, 3, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":437}, {"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":242}]], "children":[{"name":"32-bit Floating-point Multiply", "type":"resource", "count":3, "data":[0, 0, 0, 3, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":7, "data":[31.5, 5.5, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":7, "data":[182, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:437 > hpl_torus_IEC_replicated_intel.cl:243", "type":"resource", "data":[0, 0, 0, 4, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":437}, {"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":243}]], "children":[{"name":"32-bit Floating-point Multiply", "type":"resource", "count":4, "data":[0, 0, 0, 4, 0]}], "replace_name":"true"}]}]}, {"name":"lu.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[271, 1577, 0, 0, 1], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[271, 1571, 0, 0, 1]}, {"name":"hpl_torus_IEC_replicated_intel.cl:421", "type":"resource", "data":[0, 3, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":421}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:437 > hpl_torus_IEC_replicated_intel.cl:237", "type":"resource", "data":[0, 3, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":437}, {"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":237}]]}]}, {"name":"Feedback", "type":"resource", "data":[34, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:437 > hpl_torus_IEC_replicated_intel.cl:252", "type":"resource", "data":[34, 9, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":437}, {"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":252}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[14, 10, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:421", "type":"resource", "data":[33, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":421}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":6, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:437 > hpl_torus_IEC_replicated_intel.cl:237", "type":"resource", "data":[226, 1, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":437}, {"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":237}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":7, "data":[44, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":7, "data":[182, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:437 > hpl_torus_IEC_replicated_intel.cl:252", "type":"resource", "data":[3, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":437}, {"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":252}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:437 > hpl_torus_IEC_replicated_intel.cl:253", "type":"resource", "data":[26, 41, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":437}, {"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":253}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[26, 41, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"424"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:437 > hpl_torus_IEC_replicated_intel.cl:256", "type":"resource", "data":[11, 1, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":437}, {"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":256}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:437 > hpl_torus_IEC_replicated_intel.cl:259", "type":"resource", "data":[610, 322, 0, 7, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":437}, {"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":259}]], "children":[{"name":"1-bit And", "type":"resource", "count":7, "data":[7, 0, 0, 0, 0]}, {"name":"32-bit Floating-point Multiply-Add", "type":"resource", "count":7, "data":[0, 0, 0, 7, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":15, "data":[396, 32, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[138, 265, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"424"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"433"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}]}]}, {"name":"lu.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 146, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 112, 0, 0, 0]}, {"name":"hpl_torus_IEC_replicated_intel.cl:456", "type":"resource", "data":[0, 33, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":456}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:460", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":460}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:442", "type":"resource", "data":[1376, 2312, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":442}]], "children":[{"name":"Load", "type":"resource", "count":8, "data":[1104, 2120, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"433"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}, {"name":"Store", "type":"resource", "count":8, "data":[272, 192, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"394"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:456", "type":"resource", "data":[77, 2, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":456}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[64, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[13, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:460", "type":"resource", "data":[50, 1, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":460}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[26, 1, 0, 0, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[23, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"lu.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1826, 11145, 0, 0, 156], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1826, 11145, 0, 0, 156]}]}, {"name":"Feedback", "type":"resource", "data":[309, 20, 10, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:460", "type":"resource", "data":[49, 9, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":460}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:533", "type":"resource", "data":[26, 2, 1, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":533}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:539", "type":"resource", "data":[26, 1, 1, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":539}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:546", "type":"resource", "data":[208, 8, 8, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":546}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[18, 14, 1, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 1, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"hpl_torus_IEC_replicated_intel.cl:420", "type":"resource", "data":[3.91667, 0.333333, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":420}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.25, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[3.66667, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:421", "type":"resource", "data":[79.3334, 4, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":421}]], "children":[{"name":"1-bit And", "type":"resource", "count":7, "data":[1.83333, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":6, "data":[2, 2, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":5, "data":[75.5, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:437 > hpl_torus_IEC_replicated_intel.cl:237", "type":"resource", "data":[3.83333, 2, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":437}, {"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":237}]], "children":[{"name":"1-bit And", "type":"resource", "count":7, "data":[1.83333, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":6, "data":[2, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:437 > hpl_torus_IEC_replicated_intel.cl:242", "type":"resource", "data":[0.583333, 0.333333, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":437}, {"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":242}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.25, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:447", "type":"resource", "data":[138, 265, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":447}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[138, 265, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"433"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:451", "type":"resource", "data":[208, 328, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":451}]], "children":[{"name":"Load", "type":"resource", "count":8, "data":[208, 328, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"433"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:460", "type":"resource", "data":[55, 3.5, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":460}]], "children":[{"name":"1-bit And", "type":"resource", "count":13, "data":[12, 3.5, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":10, "data":[5, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:462", "type":"resource", "data":[3.91667, 0.333333, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":462}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.25, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[3.66667, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:463", "type":"resource", "data":[26, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":463}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:467", "type":"resource", "data":[70, 2, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":467}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:475", "type":"resource", "data":[25.9167, 0.333333, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":475}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.25, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[3.66667, 0.333333, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[22, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:479", "type":"resource", "data":[31, 1, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":479}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[30, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:490", "type":"resource", "data":[154.667, 85.3333, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":490}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[154.667, 85.3333, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:493", "type":"resource", "data":[12.25, 1, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":493}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.25, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:497", "type":"resource", "data":[154.667, 85.3333, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":497}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[154.667, 85.3333, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:504", "type":"resource", "data":[292.667, 350.333, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":504}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[154.667, 85.3333, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[138, 265, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"400"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:512", "type":"resource", "data":[1104, 2120, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":512}]], "children":[{"name":"Load", "type":"resource", "count":8, "data":[1104, 2120, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"394"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:516", "type":"resource", "data":[36, 1.5, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":516}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[1, 0.5, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:519", "type":"resource", "data":[138, 265, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":519}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[138, 265, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"399"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:523 > hpl_torus_IEC_replicated_intel.cl:295", "type":"resource", "data":[1, 1, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":523}, {"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":295}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:523 > hpl_torus_IEC_replicated_intel.cl:309", "type":"resource", "data":[2563.33, 405.333, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":523}, {"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":309}]], "children":[{"name":"32-bit Select", "type":"resource", "count":175, "data":[2563.33, 405.333, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:523 > hpl_torus_IEC_replicated_intel.cl:316", "type":"resource", "data":[3.83333, 2, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":523}, {"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":316}]], "children":[{"name":"1-bit And", "type":"resource", "count":7, "data":[1.83333, 0, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:523 > hpl_torus_IEC_replicated_intel.cl:325", "type":"resource", "data":[2482.67, 917.334, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":523}, {"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":325}]], "children":[{"name":"32-bit Select", "type":"resource", "count":136, "data":[1458.67, 661.333, 0, 0, 0]}, {"name":"llvm.fpga.case", "type":"resource", "count":8, "data":[1024, 256, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:523 > hpl_torus_IEC_replicated_intel.cl:331", "type":"resource", "data":[128, 0, 0, 8, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":523}, {"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":331}]], "children":[{"name":"32-bit Floating-point Multiply", "type":"resource", "count":8, "data":[0, 0, 0, 8, 0]}, {"name":"llvm.fpga.case", "type":"resource", "count":1, "data":[128, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:523 > hpl_torus_IEC_replicated_intel.cl:342", "type":"resource", "data":[433.333, 0, 0, 64, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":523}, {"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":342}]], "children":[{"name":"32-bit Floating-point Multiply-Add", "type":"resource", "count":128, "data":[0, 0, 0, 64, 0]}, {"name":"32-bit Select", "type":"resource", "count":64, "data":[433.333, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:523 > hpl_torus_IEC_replicated_intel.cl:350", "type":"resource", "data":[141.417, 75, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":523}, {"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":350}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.25, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[5.5, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":16, "data":[135.333, 74.6667, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:523 > hpl_torus_IEC_replicated_intel.cl:356", "type":"resource", "data":[931.667, 334, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":523}, {"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":356}]], "children":[{"name":"1-bit And", "type":"resource", "count":4, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":4, "data":[1.33333, 1.33333, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":4, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":104, "data":[859.334, 330.667, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:523 > hpl_torus_IEC_replicated_intel.cl:380", "type":"resource", "data":[1638, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":523}, {"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":380}]], "children":[{"name":"32-bit Select", "type":"resource", "count":63, "data":[1638, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:528", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":528}]], "children":[{"name":"32-bit Select", "type":"resource", "count":2, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:529", "type":"resource", "data":[34, 1, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":529}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[8, 1, 0, 0, 0]}, {"name":"32-bit Or", "type":"resource", "count":1, "data":[25, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:533", "type":"resource", "data":[1058, 280, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":533}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"399"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}, {"name":"llvm.fpga.case", "type":"resource", "count":8, "data":[1024, 256, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:536", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":536}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:539", "type":"resource", "data":[1058, 280, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":539}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"400"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}, {"name":"llvm.fpga.case", "type":"resource", "count":8, "data":[1024, 256, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:546", "type":"resource", "data":[272, 192, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":546}]], "children":[{"name":"Store", "type":"resource", "count":8, "data":[272, 192, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"394"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}]}]}, {"name":"lu.B9", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 65, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 33, 0, 0, 0]}, {"name":"hpl_torus_IEC_replicated_intel.cl:418", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":418}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[11, 9, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:418", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":418}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"network_layer_bottomright", "compute_units":1, "type":"function", "total_percent":[0.208736, 0.167717, 0.0613801, 0, 0], "total_kernel_resources":[2450, 2291, 0, 0, 34], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"brief", "text":"1 compute unit."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"network_layer_bottomright.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:107", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":107}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:110", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":110}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:115", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":115}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:118", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":118}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:87", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":87}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:93", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":93}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:99", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":99}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:93", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":93}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:99", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":99}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"network_layer_bottomright.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[15, 78, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[15, 78, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[89, 171, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:79", "type":"resource", "data":[53, 93, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":79}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:81", "type":"resource", "data":[36, 78, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":81}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[291, 541, 0, 0, 27], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:79", "type":"resource", "data":[39, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":79}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"10-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"10-bit Select", "type":"resource", "count":2, "data":[8, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[26, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:81", "type":"resource", "data":[22, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":81}]], "children":[{"name":"32-bit Select", "type":"resource", "count":2, "data":[16, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":2, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:87", "type":"resource", "data":[66, 1, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":87}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[30, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:88", "type":"resource", "data":[105, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":88}]], "children":[{"name":"32-bit Select", "type":"resource", "count":8, "data":[104, 0, 0, 0, 0]}, {"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:89", "type":"resource", "data":[105, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":89}]], "children":[{"name":"32-bit Select", "type":"resource", "count":8, "data":[104, 0, 0, 0, 0]}, {"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:93", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":93}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:94", "type":"resource", "data":[105, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":94}]], "children":[{"name":"32-bit Select", "type":"resource", "count":8, "data":[104, 0, 0, 0, 0]}, {"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:99", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":99}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:100", "type":"resource", "data":[105, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":100}]], "children":[{"name":"32-bit Select", "type":"resource", "count":8, "data":[104, 0, 0, 0, 0]}, {"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:107", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":107}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:108", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":108}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:110", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":110}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:111", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":111}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:115", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":115}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:116", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":116}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:118", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":118}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:119", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":119}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"network_layer_bottomright.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:123", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":123}]]}]}]}]}, {"name":"network_layer_left", "compute_units":1, "type":"function", "total_percent":[0.33341, 0.188347, 0.158929, 0.145039, 0], "total_kernel_resources":[2755, 5932, 17, 0, 38], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"brief", "text":"1 compute unit."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"network_layer_left.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 4, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:189", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":189}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:194", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":194}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:200", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":200}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:207", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":207}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:194", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":194}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"network_layer_left.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[160, 975, 0, 0, 1], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[160, 975, 0, 0, 1]}]}, {"name":"Feedback", "type":"resource", "data":[89, 171, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:182", "type":"resource", "data":[53, 93, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":182}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:184", "type":"resource", "data":[36, 78, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":184}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[319, 601, 0, 0, 30], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"hpl_torus_IEC_replicated_intel.cl:182", "type":"resource", "data":[39, 1, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":182}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"10-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"10-bit Select", "type":"resource", "count":2, "data":[8, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[26, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:184", "type":"resource", "data":[22, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":184}]], "children":[{"name":"32-bit Select", "type":"resource", "count":2, "data":[16, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":2, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:190", "type":"resource", "data":[129, 128, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":190}]], "children":[{"name":"32-bit Select", "type":"resource", "count":8, "data":[128, 128, 0, 0, 0]}, {"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:195", "type":"resource", "data":[129, 128, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":195}]], "children":[{"name":"32-bit Select", "type":"resource", "count":8, "data":[128, 128, 0, 0, 0]}, {"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:203", "type":"resource", "data":[377, 2436, 17, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":203}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[29, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[348, 2436, 17, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:208", "type":"resource", "data":[4, 3, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":208}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 3, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"network_layer_left.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:212", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":212}]]}]}]}]}, {"name":"network_layer_top", "compute_units":1, "type":"function", "total_percent":[0.33341, 0.188347, 0.158929, 0.145039, 0], "total_kernel_resources":[2755, 5932, 17, 0, 38], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"brief", "text":"1 compute unit."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"network_layer_top.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 4, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:145", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":145}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:149", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":149}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:155", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":155}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:162", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":162}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:149", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":149}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"network_layer_top.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[160, 975, 0, 0, 1], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[160, 975, 0, 0, 1]}]}, {"name":"Feedback", "type":"resource", "data":[89, 171, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:138", "type":"resource", "data":[53, 93, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":138}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:140", "type":"resource", "data":[36, 78, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":140}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[319, 601, 0, 0, 30], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"hpl_torus_IEC_replicated_intel.cl:138", "type":"resource", "data":[39, 1, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":138}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"10-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"10-bit Select", "type":"resource", "count":2, "data":[8, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[26, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:140", "type":"resource", "data":[22, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":140}]], "children":[{"name":"32-bit Select", "type":"resource", "count":2, "data":[16, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":2, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:146", "type":"resource", "data":[129, 128, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":146}]], "children":[{"name":"32-bit Select", "type":"resource", "count":8, "data":[128, 128, 0, 0, 0]}, {"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:150", "type":"resource", "data":[129, 128, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":150}]], "children":[{"name":"32-bit Select", "type":"resource", "count":8, "data":[128, 128, 0, 0, 0]}, {"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:158", "type":"resource", "data":[377, 2436, 17, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":158}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[29, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[348, 2436, 17, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:163", "type":"resource", "data":[4, 3, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":163}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 3, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"network_layer_top.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:167", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":167}]]}]}]}]}, {"name":"top_update", "compute_units":1, "type":"function", "total_percent":[1.07167, 0.581704, 0.528978, 5.09342, 1.30208], "total_kernel_resources":[8136, 19744, 597, 75, 136], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"brief", "text":"1 compute unit."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Private Variable: \\n - \'col\' (hpl_torus_IEC_replicated_intel.cl:623)", "type":"resource", "data":[16, 78, 0, 0, 0], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":623}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 7 bits"}, {"type":"text", "text":"1 register of width 32 bits"}, {"type":"brief", "text":"Register,\\n1 reg, 7 width,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'current_scale\' (hpl_torus_IEC_replicated_intel.cl:621)", "type":"resource", "data":[8, 64, 0, 0, 0], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":621}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 bits"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"hpl_torus_IEC_replicated_intel.cl:595 (a_buffer)", "type":"resource", "data":[0, 0, 512, 0, 0], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":595}]], "details":[{"type":"table", "Local memory":"Stall-free", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Memory Usage":"512 RAMs", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Number of replicates":"1", "Number of private copies":"1", "Additional information":[{"type":"text", "text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 3 reads and 3 writes. "}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}, {"type":"brief", "text":"Stall-free,\\n1048576B requested,\\n1048576B implemented."}]}, {"name":"hpl_torus_IEC_replicated_intel.cl:619 (current_lu_col)", "type":"resource", "data":[0, 0, 7, 0, 0], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":619}]], "details":[{"type":"table", "Private memory":"Stall-free", "Requested size":"2048 bytes", "Implemented size":"2048 bytes", "Memory Usage":"7 RAMs", "Number of banks":"1", "Bank width":"256 bits", "Bank depth":"64 words", "Number of replicates":"1", "Number of private copies":"1", "Additional information":[{"type":"text", "text":"Requested size 2048 bytes, implemented size 2048 bytes, stall-free, 1 read and 1 write. "}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}, {"type":"brief", "text":"Stall-free,\\n2048B requested,\\n2048B implemented."}]}, {"name":"hpl_torus_IEC_replicated_intel.cl:620 (current_row)", "type":"resource", "data":[0, 0, 7, 0, 0], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":620}]], "details":[{"type":"table", "Private memory":"Stall-free", "Requested size":"2048 bytes", "Implemented size":"2048 bytes", "Memory Usage":"7 RAMs", "Number of banks":"1", "Bank width":"256 bits", "Bank depth":"64 words", "Number of replicates":"1", "Number of private copies":"1", "Additional information":[{"type":"text", "text":"Requested size 2048 bytes, implemented size 2048 bytes, stall-free, 1 read and 1 write. "}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}, {"type":"brief", "text":"Stall-free,\\n2048B requested,\\n2048B implemented."}]}, {"name":"top_update.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 32, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 32, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[]}]}, {"name":"top_update.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 1, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:636", "type":"resource", "data":[0, 1, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":636}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:636", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":636}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"top_update.B10", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:719", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":719}]]}]}]}, {"name":"top_update.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[111, 743, 3, 0, 2], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[111, 720, 3, 0, 2]}, {"name":"hpl_torus_IEC_replicated_intel.cl:605", "type":"resource", "data":[0, 23, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":605}]]}]}, {"name":"Feedback", "type":"resource", "data":[122, 237, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:600", "type":"resource", "data":[52, 87, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":600}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:601", "type":"resource", "data":[34, 72, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":601}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:602", "type":"resource", "data":[36, 78, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":602}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[88, 146, 0, 0, 8], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}]}, {"name":"hpl_torus_IEC_replicated_intel.cl:600", "type":"resource", "data":[36, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":600}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:601", "type":"resource", "data":[50, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":601}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":2, "data":[6, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:602", "type":"resource", "data":[22, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":602}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:605", "type":"resource", "data":[739, 2288, 15, 1.5, 13], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":605}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[90, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[560, 2218, 15, 0, 13], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"595"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}]}]}, {"name":"top_update.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 158, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 64, 0, 0, 0]}, {"name":"hpl_torus_IEC_replicated_intel.cl:614", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":614}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:616", "type":"resource", "data":[0, 62, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":616}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:614", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":614}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:616", "type":"resource", "data":[30, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":616}]], "children":[{"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[30, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"top_update.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[197, 1633, 4, 0, 28], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[197, 1633, 4, 0, 28]}]}, {"name":"Feedback", "type":"resource", "data":[62, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:621", "type":"resource", "data":[26, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":621}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:623", "type":"resource", "data":[36, 9, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":623}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[398, 760, 0, 0, 38], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"hpl_torus_IEC_replicated_intel.cl:623", "type":"resource", "data":[4, 1, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":623}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":2, "data":[1, 1, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:631", "type":"resource", "data":[138, 265, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":631}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[138, 265, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"595"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:635", "type":"resource", "data":[67, 1, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":635}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:636", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":636}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:637", "type":"resource", "data":[257, 256, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":637}]], "children":[{"name":"32-bit Select", "type":"resource", "count":8, "data":[256, 256, 0, 0, 0]}, {"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:641", "type":"resource", "data":[348, 2436, 17, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":641}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[348, 2436, 17, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:648", "type":"resource", "data":[589, 2218, 15, 0, 13], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":648}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[29, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[560, 2218, 15, 0, 13], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:651", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":651}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:652", "type":"resource", "data":[155, 32, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":652}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"llvm.fpga.case", "type":"resource", "count":1, "data":[128, 32, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:656", "type":"resource", "data":[292, 31, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":656}]], "children":[{"name":"1-bit Or", "type":"resource", "count":7, "data":[7, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[43, 7, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":8, "data":[208, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"619"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:663", "type":"resource", "data":[0, 0, 0, 8, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":663}]], "children":[{"name":"32-bit Floating-point Multiply", "type":"resource", "count":8, "data":[0, 0, 0, 8, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:672", "type":"resource", "data":[4, 3, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":672}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 3, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:676", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":676}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"620"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:682", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":682}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"595"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}]}]}, {"name":"top_update.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[28, 182, 0, 0, 4], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[28, 182, 0, 0, 4]}]}, {"name":"Feedback", "type":"resource", "data":[101, 217, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:688", "type":"resource", "data":[65, 139, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":688}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:690", "type":"resource", "data":[36, 78, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":690}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[14, 10, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:688", "type":"resource", "data":[93, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":688}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[54, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:690", "type":"resource", "data":[22, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":690}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:694", "type":"resource", "data":[138, 265, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":694}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[138, 265, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"619"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:700", "type":"resource", "data":[1212, 2346, 0, 64, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":700}]], "children":[{"name":"32-bit Floating-point Multiply-Add", "type":"resource", "count":128, "data":[0, 0, 0, 64, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[1172, 2322, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"595"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"595"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}]}]}, {"name":"top_update.B8", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 65, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 33, 0, 0, 0]}, {"name":"hpl_torus_IEC_replicated_intel.cl:614", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":614}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[11, 9, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:614", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":614}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"top_update.B9", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[32, 393, 0, 0, 2], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[32, 393, 0, 0, 2]}]}, {"name":"Feedback", "type":"resource", "data":[122, 237, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"hpl_torus_IEC_replicated_intel.cl:709", "type":"resource", "data":[52, 87, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":709}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:710", "type":"resource", "data":[34, 72, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":710}]]}, {"name":"hpl_torus_IEC_replicated_intel.cl:711", "type":"resource", "data":[36, 78, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":711}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[174, 330, 0, 0, 17], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}]}, {"name":"hpl_torus_IEC_replicated_intel.cl:709", "type":"resource", "data":[37, 1, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":709}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":2, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":1, "data":[6, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:710", "type":"resource", "data":[50, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":710}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":2, "data":[6, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:711", "type":"resource", "data":[22, 0, 0, 0, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":711}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"hpl_torus_IEC_replicated_intel.cl:714", "type":"resource", "data":[635, 2747, 17, 1.5, 0], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":714}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[93, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[138, 265, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":"595"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}, {"name":"Store", "type":"resource", "count":1, "data":[349, 2436, 17, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}]}]};
var area_srcJSON={"children":[{"children":[{"data":[469340,938680,2768,1047,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[28084,38336,104,0,0],"details":[{"text":"Global interconnect for 20 global loads and 12 global stores. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 20 global loads and 12 global stores.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/hnj1476724450050.html"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[2,71,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[15,776,0,0,0],"debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl","line":34}]],"details":[{"text":"Channel is implemented 256 bits wide by 1 deep.","type":"text"},{"text":"256b wide by 1 deep.","type":"brief"},{"text":"<b>Warning: </b>This OpenCL system is using both I/O channels and stallable global/local memory. Memory stalls may propagate to this I/O channel\'s accesses causing dropped data.","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"hpl_torus_IEC_replicated_intel.cl:34 (ch_top_in)","type":"resource"},{"data":[15,776,0,0,0],"debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl","line":35}]],"details":[{"text":"Channel is implemented 256 bits wide by 1 deep.","type":"text"},{"text":"256b wide by 1 deep.","type":"brief"},{"text":"<b>Warning: </b>This OpenCL system is using both I/O channels and stallable global/local memory. Memory stalls may propagate to this I/O channel\'s accesses causing dropped data.","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"hpl_torus_IEC_replicated_intel.cl:35 (ch_bottom_in)","type":"resource"},{"data":[15,776,0,0,0],"debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl","line":36}]],"details":[{"text":"Channel is implemented 256 bits wide by 1 deep.","type":"text"},{"text":"256b wide by 1 deep.","type":"brief"},{"text":"<b>Warning: </b>This OpenCL system is using both I/O channels and stallable global/local memory. Memory stalls may propagate to this I/O channel\'s accesses causing dropped data.","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"hpl_torus_IEC_replicated_intel.cl:36 (ch_left_in)","type":"resource"},{"data":[15,776,0,0,0],"debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl","line":37}]],"details":[{"text":"Channel is implemented 256 bits wide by 1 deep.","type":"text"},{"text":"256b wide by 1 deep.","type":"brief"},{"text":"<b>Warning: </b>This OpenCL system is using both I/O channels and stallable global/local memory. Memory stalls may propagate to this I/O channel\'s accesses causing dropped data.","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"hpl_torus_IEC_replicated_intel.cl:37 (ch_right_in)","type":"resource"},{"data":[15,776,0,0,0],"debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl","line":41}]],"details":[{"text":"Channel is implemented 256 bits wide by 1 deep.","type":"text"},{"text":"256b wide by 1 deep.","type":"brief"},{"text":"<b>Warning: </b>This OpenCL system is using both I/O channels and stallable global/local memory. Memory stalls may propagate to this I/O channel\'s accesses causing dropped data.","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"hpl_torus_IEC_replicated_intel.cl:41 (ch_top_out)","type":"resource"},{"data":[15,776,0,0,0],"debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl","line":42}]],"details":[{"text":"Channel is implemented 256 bits wide by 1 deep.","type":"text"},{"text":"256b wide by 1 deep.","type":"brief"},{"text":"<b>Warning: </b>This OpenCL system is using both I/O channels and stallable global/local memory. Memory stalls may propagate to this I/O channel\'s accesses causing dropped data.","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"hpl_torus_IEC_replicated_intel.cl:42 (ch_bottom_out)","type":"resource"},{"data":[15,776,0,0,0],"debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl","line":43}]],"details":[{"text":"Channel is implemented 256 bits wide by 1 deep.","type":"text"},{"text":"256b wide by 1 deep.","type":"brief"},{"text":"<b>Warning: </b>This OpenCL system is using both I/O channels and stallable global/local memory. Memory stalls may propagate to this I/O channel\'s accesses causing dropped data.","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"hpl_torus_IEC_replicated_intel.cl:43 (ch_left_out)","type":"resource"},{"data":[15,776,0,0,0],"debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl","line":44}]],"details":[{"text":"Channel is implemented 256 bits wide by 1 deep.","type":"text"},{"text":"256b wide by 1 deep.","type":"brief"},{"text":"<b>Warning: </b>This OpenCL system is using both I/O channels and stallable global/local memory. Memory stalls may propagate to this I/O channel\'s accesses causing dropped data.","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"hpl_torus_IEC_replicated_intel.cl:44 (ch_right_out)","type":"resource"},{"data":[11,518,0,0,0],"debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl","line":48}]],"details":[{"text":"Channel is implemented 256 bits wide by 1 deep.","type":"text"},{"text":"256b wide by 1 deep.","type":"brief"},{"text":"Requested depth was 0.","type":"text"},{"details":[{"text":"instruction scheduling requirements","type":"text"}],"text":"Channel depth was changed for the following reason:","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"hpl_torus_IEC_replicated_intel.cl:48 (ch_lu_col_out)","type":"resource"},{"data":[11,518,0,0,0],"debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl","line":49}]],"details":[{"text":"Channel is implemented 256 bits wide by 1 deep.","type":"text"},{"text":"256b wide by 1 deep.","type":"brief"},{"text":"Requested depth was 0.","type":"text"},{"details":[{"text":"instruction scheduling requirements","type":"text"}],"text":"Channel depth was changed for the following reason:","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"hpl_torus_IEC_replicated_intel.cl:49 (ch_lu_row_out)","type":"resource"},{"data":[15,776,0,0,0],"debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl","line":50}]],"details":[{"text":"Channel is implemented 256 bits wide by 1 deep.","type":"text"},{"text":"256b wide by 1 deep.","type":"brief"},{"text":"Requested depth was 0.","type":"text"},{"details":[{"text":"instruction scheduling requirements","type":"text"}],"text":"Channel depth was changed for the following reason:","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"hpl_torus_IEC_replicated_intel.cl:50 (ch_top_col_in)","type":"resource"},{"data":[11,518,0,0,0],"debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl","line":51}]],"details":[{"text":"Channel is implemented 256 bits wide by 1 deep.","type":"text"},{"text":"256b wide by 1 deep.","type":"brief"},{"text":"Requested depth was 0.","type":"text"},{"details":[{"text":"instruction scheduling requirements","type":"text"}],"text":"Channel depth was changed for the following reason:","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"hpl_torus_IEC_replicated_intel.cl:51 (ch_top_row_out)","type":"resource"},{"data":[15,776,0,0,0],"debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl","line":52}]],"details":[{"text":"Channel is implemented 256 bits wide by 1 deep.","type":"text"},{"text":"256b wide by 1 deep.","type":"brief"},{"text":"Requested depth was 0.","type":"text"},{"details":[{"text":"instruction scheduling requirements","type":"text"}],"text":"Channel depth was changed for the following reason:","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"hpl_torus_IEC_replicated_intel.cl:52 (ch_left_row_in)","type":"resource"},{"data":[11,518,0,0,0],"debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl","line":53}]],"details":[{"text":"Channel is implemented 256 bits wide by 1 deep.","type":"text"},{"text":"256b wide by 1 deep.","type":"brief"},{"text":"Requested depth was 0.","type":"text"},{"details":[{"text":"instruction scheduling requirements","type":"text"}],"text":"Channel depth was changed for the following reason:","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}],"text":"See %L for more information","type":"text"}],"name":"hpl_torus_IEC_replicated_intel.cl:53 (ch_left_col_out)","type":"resource"}],"data":[194,9832,0,0,0],"name":"Pipe and channel resources","type":"group"},{"children":[{"data":[694,1153,3,0,34],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[16,102,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 19 bits","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\\n1 reg, 19 width,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'c\' (hpl_torus_IEC_replicated_intel.cl:883)","type":"resource"},{"data":[0,0,512,0,0],"details":[{"Additional information":[{"text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"}],"Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-free","Memory Usage":"512 RAMs","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","type":"table"},{"text":"Stall-free,\\n1048576B requested,\\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_IEC_replicated_intel.cl:856 (a_buffer)","type":"resource"},{"data":[0,0,512,0,0],"details":[{"Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. ","Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-free","Memory Usage":"512 RAMs","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","type":"table"},{"text":"Stall-free,\\n1048576B requested,\\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_IEC_replicated_intel.cl:857 (top_buffer)","type":"resource"},{"data":[0,0,512,0,0],"details":[{"Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. ","Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-free","Memory Usage":"512 RAMs","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","type":"table"},{"text":"Stall-free,\\n1048576B requested,\\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_IEC_replicated_intel.cl:858 (left_buffer)","type":"resource"},{"children":[{"count":4,"data":[1572,25500,6,0,264],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"}],"data":[1636,25500,6,0,264],"name":"No Source Line","type":"resource"},{"children":[{"count":"1","data":[0,23,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"867"}]],"name":"State","type":"resource"},{"count":3,"data":[90,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"867"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"867"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"867"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"867"}]],"name":"Store","type":"resource"}],"data":[739,2311,15,1.5,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":867}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:867","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"862"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"862"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"862"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"862"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"862"}]],"name":"7-bit Select","type":"resource"}],"data":[36,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":862}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:862","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"863"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"863"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"863"}]],"name":"4-bit Integer Compare","type":"resource"},{"count":2,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"863"}]],"name":"4-bit Select","type":"resource"}],"data":[50,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":863}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:863","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"864"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"864"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"864"}]],"name":"7-bit Select","type":"resource"}],"data":[22,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":864}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:864","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[61,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"871"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"871"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"871"}]],"name":"Store","type":"resource"}],"data":[655,2242,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":871}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:871","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"875"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"875"}]],"name":"Store","type":"resource"}],"data":[594,2242,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":875}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:875","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"931"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"931"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[1,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"931"}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"931"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"931"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"931"}]],"name":"7-bit Select","type":"resource"}],"data":[37,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":931}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:931","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"932"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"932"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"932"}]],"name":"4-bit Integer Compare","type":"resource"},{"count":2,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"932"}]],"name":"4-bit Select","type":"resource"}],"data":[50,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":932}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:932","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"933"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"933"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"933"}]],"name":"7-bit Select","type":"resource"}],"data":[22,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":933}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:933","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[93,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"936"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"936"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[138,265,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"936"}]],"name":"Load","type":"resource"},{"count":1,"data":[349,2436,17,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"936"}]],"name":"Store","type":"resource"}],"data":[635,2747,17,1.5,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":936}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:936","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"883"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"883"}]],"name":"19-bit Integer Compare","type":"resource"}],"data":[7,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":883}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:883","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"896"}]],"name":"Load","type":"resource"}],"data":[1034,2057,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":896}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:896","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"904"}]],"name":"Load","type":"resource"}],"data":[1034,2057,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":904}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:904","replace_name":"true","type":"resource"},{"children":[{"count":1024,"data":[0,0,0,512,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"915"}]],"name":"32-bit Floating-point Multiply-Add","type":"resource"},{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"915"}]],"name":"Load","type":"resource"}],"data":[1034,2057,0,512,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":915}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:915","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"924"}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":924}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:924","replace_name":"true","type":"resource"}],"compute_units":1,"data":[9792,43960,1607,515,343],"debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl","line":856}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"inner_update_mm0","total_kernel_resources":[9792,43960,1607,515,343],"total_percent":[2.04684,0.892275,1.17777,13.7104,8.94097],"type":"function"},{"children":[{"data":[694,1153,3,0,34],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[16,102,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 19 bits","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\\n1 reg, 19 width,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'c\' (hpl_torus_IEC_replicated_intel.cl:985)","type":"resource"},{"data":[0,0,512,0,0],"details":[{"Additional information":[{"text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"}],"Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-free","Memory Usage":"512 RAMs","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","type":"table"},{"text":"Stall-free,\\n1048576B requested,\\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_IEC_replicated_intel.cl:958 (a_buffer)","type":"resource"},{"data":[0,0,512,0,0],"details":[{"Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. ","Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-free","Memory Usage":"512 RAMs","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","type":"table"},{"text":"Stall-free,\\n1048576B requested,\\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_IEC_replicated_intel.cl:959 (top_buffer)","type":"resource"},{"data":[0,0,512,0,0],"details":[{"Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. ","Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-free","Memory Usage":"512 RAMs","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","type":"table"},{"text":"Stall-free,\\n1048576B requested,\\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_IEC_replicated_intel.cl:960 (left_buffer)","type":"resource"},{"children":[{"count":4,"data":[1572,25500,6,0,264],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"}],"data":[1636,25500,6,0,264],"name":"No Source Line","type":"resource"},{"children":[{"count":"1","data":[0,23,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"969"}]],"name":"State","type":"resource"},{"count":3,"data":[90,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"969"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"969"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"969"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"969"}]],"name":"Store","type":"resource"}],"data":[739,2311,15,1.5,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":969}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:969","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"964"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"964"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"964"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"964"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"964"}]],"name":"7-bit Select","type":"resource"}],"data":[36,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":964}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:964","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"965"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"965"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"965"}]],"name":"4-bit Integer Compare","type":"resource"},{"count":2,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"965"}]],"name":"4-bit Select","type":"resource"}],"data":[50,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":965}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:965","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"966"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"966"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"966"}]],"name":"7-bit Select","type":"resource"}],"data":[22,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":966}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:966","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[61,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"973"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"973"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"973"}]],"name":"Store","type":"resource"}],"data":[655,2242,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":973}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:973","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"977"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"977"}]],"name":"Store","type":"resource"}],"data":[594,2242,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":977}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:977","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1033"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1033"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[1,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1033"}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1033"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1033"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1033"}]],"name":"7-bit Select","type":"resource"}],"data":[37,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1033}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1033","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1034"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1034"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1034"}]],"name":"4-bit Integer Compare","type":"resource"},{"count":2,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1034"}]],"name":"4-bit Select","type":"resource"}],"data":[50,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1034}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1034","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1035"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1035"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1035"}]],"name":"7-bit Select","type":"resource"}],"data":[22,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1035}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1035","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[93,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1038"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1038"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[138,265,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1038"}]],"name":"Load","type":"resource"},{"count":1,"data":[349,2436,17,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1038"}]],"name":"Store","type":"resource"}],"data":[635,2747,17,1.5,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1038}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1038","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"985"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"985"}]],"name":"19-bit Integer Compare","type":"resource"}],"data":[7,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":985}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:985","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"998"}]],"name":"Load","type":"resource"}],"data":[1034,2057,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":998}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:998","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1006"}]],"name":"Load","type":"resource"}],"data":[1034,2057,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1006}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1006","replace_name":"true","type":"resource"},{"children":[{"count":1024,"data":[0,0,0,512,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1017"}]],"name":"32-bit Floating-point Multiply-Add","type":"resource"},{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1017"}]],"name":"Load","type":"resource"}],"data":[1034,2057,0,512,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1017}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1017","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1026"}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1026}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1026","replace_name":"true","type":"resource"}],"compute_units":1,"data":[9792,43960,1607,515,343],"debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl","line":958}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"inner_update_mm1","total_kernel_resources":[9792,43960,1607,515,343],"total_percent":[2.04684,0.892275,1.17777,13.7104,8.94097],"type":"function"},{"children":[{"data":[694,1153,3,0,34],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[16,102,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 19 bits","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\\n1 reg, 19 width,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'c\' (hpl_torus_IEC_replicated_intel.cl:1087)","type":"resource"},{"data":[0,0,512,0,0],"details":[{"Additional information":[{"text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"}],"Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-free","Memory Usage":"512 RAMs","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","type":"table"},{"text":"Stall-free,\\n1048576B requested,\\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_IEC_replicated_intel.cl:1060 (a_buffer)","type":"resource"},{"data":[0,0,512,0,0],"details":[{"Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. ","Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-free","Memory Usage":"512 RAMs","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","type":"table"},{"text":"Stall-free,\\n1048576B requested,\\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_IEC_replicated_intel.cl:1061 (top_buffer)","type":"resource"},{"data":[0,0,512,0,0],"details":[{"Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. ","Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-free","Memory Usage":"512 RAMs","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","type":"table"},{"text":"Stall-free,\\n1048576B requested,\\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_IEC_replicated_intel.cl:1062 (left_buffer)","type":"resource"},{"children":[{"count":4,"data":[1572,25500,6,0,264],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"}],"data":[1636,25500,6,0,264],"name":"No Source Line","type":"resource"},{"children":[{"count":"1","data":[0,23,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1071"}]],"name":"State","type":"resource"},{"count":3,"data":[90,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1071"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1071"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1071"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1071"}]],"name":"Store","type":"resource"}],"data":[739,2311,15,1.5,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1071}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1071","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1066"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1066"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1066"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1066"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1066"}]],"name":"7-bit Select","type":"resource"}],"data":[36,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1066}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1066","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1067"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1067"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1067"}]],"name":"4-bit Integer Compare","type":"resource"},{"count":2,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1067"}]],"name":"4-bit Select","type":"resource"}],"data":[50,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1067}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1067","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1068"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1068"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1068"}]],"name":"7-bit Select","type":"resource"}],"data":[22,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1068}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1068","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[61,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1075"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1075"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1075"}]],"name":"Store","type":"resource"}],"data":[655,2242,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1075}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1075","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1079"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1079"}]],"name":"Store","type":"resource"}],"data":[594,2242,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1079}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1079","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1135"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1135"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[1,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1135"}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1135"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1135"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1135"}]],"name":"7-bit Select","type":"resource"}],"data":[37,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1135}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1135","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1136"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1136"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1136"}]],"name":"4-bit Integer Compare","type":"resource"},{"count":2,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1136"}]],"name":"4-bit Select","type":"resource"}],"data":[50,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1136}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1136","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1137"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1137"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1137"}]],"name":"7-bit Select","type":"resource"}],"data":[22,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1137}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1137","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[93,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1140"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1140"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[138,265,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1140"}]],"name":"Load","type":"resource"},{"count":1,"data":[349,2436,17,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1140"}]],"name":"Store","type":"resource"}],"data":[635,2747,17,1.5,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1140}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1140","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1087"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1087"}]],"name":"19-bit Integer Compare","type":"resource"}],"data":[7,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1087}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1087","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1100"}]],"name":"Load","type":"resource"}],"data":[1034,2057,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1100}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1100","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1108"}]],"name":"Load","type":"resource"}],"data":[1034,2057,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1108}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1108","replace_name":"true","type":"resource"},{"children":[{"count":1024,"data":[0,0,0,512,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1119"}]],"name":"32-bit Floating-point Multiply-Add","type":"resource"},{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1119"}]],"name":"Load","type":"resource"}],"data":[1034,2057,0,512,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1119}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1119","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1128"}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1128}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1128","replace_name":"true","type":"resource"}],"compute_units":1,"data":[9792,43960,1607,515,343],"debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl","line":1060}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"inner_update_mm2","total_kernel_resources":[9792,43960,1607,515,343],"total_percent":[2.04684,0.892275,1.17777,13.7104,8.94097],"type":"function"},{"children":[{"data":[694,1153,3,0,34],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[16,102,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 19 bits","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\\n1 reg, 19 width,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'c\' (hpl_torus_IEC_replicated_intel.cl:1189)","type":"resource"},{"data":[0,0,512,0,0],"details":[{"Additional information":[{"text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"}],"Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-free","Memory Usage":"512 RAMs","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","type":"table"},{"text":"Stall-free,\\n1048576B requested,\\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_IEC_replicated_intel.cl:1162 (a_buffer)","type":"resource"},{"data":[0,0,512,0,0],"details":[{"Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. ","Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-free","Memory Usage":"512 RAMs","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","type":"table"},{"text":"Stall-free,\\n1048576B requested,\\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_IEC_replicated_intel.cl:1163 (top_buffer)","type":"resource"},{"data":[0,0,512,0,0],"details":[{"Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. ","Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-free","Memory Usage":"512 RAMs","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","type":"table"},{"text":"Stall-free,\\n1048576B requested,\\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_IEC_replicated_intel.cl:1164 (left_buffer)","type":"resource"},{"children":[{"count":4,"data":[1572,25500,6,0,264],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"}],"data":[1636,25500,6,0,264],"name":"No Source Line","type":"resource"},{"children":[{"count":"1","data":[0,23,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1173"}]],"name":"State","type":"resource"},{"count":3,"data":[90,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1173"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1173"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1173"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1173"}]],"name":"Store","type":"resource"}],"data":[739,2311,15,1.5,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1173}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1173","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1168"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1168"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1168"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1168"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1168"}]],"name":"7-bit Select","type":"resource"}],"data":[36,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1168}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1168","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1169"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1169"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1169"}]],"name":"4-bit Integer Compare","type":"resource"},{"count":2,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1169"}]],"name":"4-bit Select","type":"resource"}],"data":[50,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1169}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1169","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1170"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1170"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1170"}]],"name":"7-bit Select","type":"resource"}],"data":[22,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1170}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1170","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[61,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1177"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1177"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1177"}]],"name":"Store","type":"resource"}],"data":[655,2242,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1177}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1177","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1181"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1181"}]],"name":"Store","type":"resource"}],"data":[594,2242,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1181}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1181","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1237"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1237"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[1,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1237"}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1237"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1237"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1237"}]],"name":"7-bit Select","type":"resource"}],"data":[37,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1237}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1237","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1238"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1238"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1238"}]],"name":"4-bit Integer Compare","type":"resource"},{"count":2,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1238"}]],"name":"4-bit Select","type":"resource"}],"data":[50,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1238}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1238","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1239"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1239"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1239"}]],"name":"7-bit Select","type":"resource"}],"data":[22,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1239}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1239","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[93,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1242"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1242"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[138,265,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1242"}]],"name":"Load","type":"resource"},{"count":1,"data":[349,2436,17,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1242"}]],"name":"Store","type":"resource"}],"data":[635,2747,17,1.5,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1242}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1242","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1189"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1189"}]],"name":"19-bit Integer Compare","type":"resource"}],"data":[7,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1189}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1189","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1202"}]],"name":"Load","type":"resource"}],"data":[1034,2057,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1202}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1202","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1210"}]],"name":"Load","type":"resource"}],"data":[1034,2057,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1210}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1210","replace_name":"true","type":"resource"},{"children":[{"count":1024,"data":[0,0,0,512,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1221"}]],"name":"32-bit Floating-point Multiply-Add","type":"resource"},{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1221"}]],"name":"Load","type":"resource"}],"data":[1034,2057,0,512,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1221}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1221","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1230"}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1230}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1230","replace_name":"true","type":"resource"}],"compute_units":1,"data":[9792,43960,1607,515,343],"debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl","line":1162}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"inner_update_mm3","total_kernel_resources":[9792,43960,1607,515,343],"total_percent":[2.04684,0.892275,1.17777,13.7104,8.94097],"type":"function"},{"children":[{"data":[694,1153,3,0,34],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[16,102,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 19 bits","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\\n1 reg, 19 width,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'c\' (hpl_torus_IEC_replicated_intel.cl:1291)","type":"resource"},{"data":[0,0,512,0,0],"details":[{"Additional information":[{"text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 2 reads and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"}],"Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-free","Memory Usage":"512 RAMs","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","type":"table"},{"text":"Stall-free,\\n1048576B requested,\\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_IEC_replicated_intel.cl:1264 (a_buffer)","type":"resource"},{"data":[0,0,512,0,0],"details":[{"Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. ","Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-free","Memory Usage":"512 RAMs","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","type":"table"},{"text":"Stall-free,\\n1048576B requested,\\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_IEC_replicated_intel.cl:1265 (top_buffer)","type":"resource"},{"data":[0,0,512,0,0],"details":[{"Additional information":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 1 read and 1 write. ","Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-free","Memory Usage":"512 RAMs","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","type":"table"},{"text":"Stall-free,\\n1048576B requested,\\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_IEC_replicated_intel.cl:1266 (left_buffer)","type":"resource"},{"children":[{"count":4,"data":[1572,25500,6,0,264],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"}],"data":[1636,25500,6,0,264],"name":"No Source Line","type":"resource"},{"children":[{"count":"1","data":[0,23,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1275"}]],"name":"State","type":"resource"},{"count":3,"data":[90,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1275"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1275"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1275"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1275"}]],"name":"Store","type":"resource"}],"data":[739,2311,15,1.5,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1275}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1275","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1270"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1270"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1270"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1270"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1270"}]],"name":"7-bit Select","type":"resource"}],"data":[36,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1270}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1270","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1271"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1271"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1271"}]],"name":"4-bit Integer Compare","type":"resource"},{"count":2,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1271"}]],"name":"4-bit Select","type":"resource"}],"data":[50,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1271}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1271","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1272"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1272"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1272"}]],"name":"7-bit Select","type":"resource"}],"data":[22,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1272}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1272","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[61,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1279"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1279"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1279"}]],"name":"Store","type":"resource"}],"data":[655,2242,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1279}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1279","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1283"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1283"}]],"name":"Store","type":"resource"}],"data":[594,2242,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1283}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1283","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1339"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1339"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[1,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1339"}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1339"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1339"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1339"}]],"name":"7-bit Select","type":"resource"}],"data":[37,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1339}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1339","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1340"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1340"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1340"}]],"name":"4-bit Integer Compare","type":"resource"},{"count":2,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1340"}]],"name":"4-bit Select","type":"resource"}],"data":[50,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1340}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1340","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1341"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1341"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1341"}]],"name":"7-bit Select","type":"resource"}],"data":[22,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1341}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1341","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[93,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1344"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1344"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[138,265,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1344"}]],"name":"Load","type":"resource"},{"count":1,"data":[349,2436,17,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1344"}]],"name":"Store","type":"resource"}],"data":[635,2747,17,1.5,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1344}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1344","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1291"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1291"}]],"name":"19-bit Integer Compare","type":"resource"}],"data":[7,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1291}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1291","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1304"}]],"name":"Load","type":"resource"}],"data":[1034,2057,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1304}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1304","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1312"}]],"name":"Load","type":"resource"}],"data":[1034,2057,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1312}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1312","replace_name":"true","type":"resource"},{"children":[{"count":1024,"data":[0,0,0,512,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1323"}]],"name":"32-bit Floating-point Multiply-Add","type":"resource"},{"count":1,"data":[1034,2057,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1323"}]],"name":"Load","type":"resource"}],"data":[1034,2057,0,512,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1323}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1323","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"1332"}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":1332}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:1332","replace_name":"true","type":"resource"}],"compute_units":1,"data":[9792,43960,1607,515,343],"debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl","line":1264}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"inner_update_mm4","total_kernel_resources":[9792,43960,1607,515,343],"total_percent":[2.04684,0.892275,1.17777,13.7104,8.94097],"type":"function"},{"children":[{"data":[1106,1987,0,0,68],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[16,78,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 7 bits","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\\n1 reg, 7 width,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'col\' (hpl_torus_IEC_replicated_intel.cl:761)","type":"resource"},{"data":[0,0,512,0,0],"details":[{"Additional information":[{"text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 13 reads and 5 writes. ","type":"text"},{"text":"Banked on bits 6, 7 into 4 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"}],"Bank depth":"4096 words","Bank width":"512 bits","Implemented size":"1048576 bytes","Local memory":"Stall-free","Memory Usage":"512 RAMs","Number of banks":"4 (banked on bits 6, 7)","Number of private copies":"1","Number of replicates":"1","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","type":"table"},{"text":"Stall-free,\\n1048576B requested,\\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_IEC_replicated_intel.cl:735 (a_buffer)","type":"resource"},{"data":[0,0,7,0,0],"details":[{"Additional information":[{"text":"Requested size 2048 bytes, implemented size 2048 bytes, stall-free, 1 read and 1 write. ","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"64 words","Bank width":"256 bits","Implemented size":"2048 bytes","Memory Usage":"7 RAMs","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Private memory":"Stall-free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"2048 bytes","type":"table"},{"text":"Stall-free,\\n2048B requested,\\n2048B implemented.","type":"brief"}],"name":"hpl_torus_IEC_replicated_intel.cl:758 (current_lu_row)","type":"resource"},{"data":[0,0,7,0,0],"details":[{"Additional information":[{"text":"Requested size 2048 bytes, implemented size 2048 bytes, stall-free, 1 read and 1 write. ","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"64 words","Bank width":"256 bits","Implemented size":"2048 bytes","Memory Usage":"7 RAMs","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Private memory":"Stall-free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"2048 bytes","type":"table"},{"text":"Stall-free,\\n2048B requested,\\n2048B implemented.","type":"brief"}],"name":"hpl_torus_IEC_replicated_intel.cl:759 (current_col)","type":"resource"},{"children":[{"count":7,"data":[363,3177,7,0,42],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[428,3177,7,0,42],"name":"No Source Line","type":"resource"},{"children":[{"count":"1","data":[0,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"782"}]],"name":"State","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"782"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"782"}]],"name":"1-bit And","type":"resource"}],"data":[12,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":782}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:782","type":"resource"},{"children":[{"count":"1","data":[0,23,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"744"}]],"name":"State","type":"resource"},{"count":3,"data":[90,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"744"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"744"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"744"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"744"}]],"name":"Store","type":"resource"}],"data":[739,2311,15,1.5,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":744}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:744","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"739"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"739"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"739"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"739"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"739"}]],"name":"7-bit Select","type":"resource"}],"data":[36,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":739}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:739","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"740"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"740"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"740"}]],"name":"4-bit Integer Compare","type":"resource"},{"count":2,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"740"}]],"name":"4-bit Select","type":"resource"}],"data":[50,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":740}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:740","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"741"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"741"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"741"}]],"name":"7-bit Select","type":"resource"}],"data":[22,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":741}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:741","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[0,64,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"753"}]],"name":"State","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"753"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"753"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[51,65,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":753}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:753","type":"resource"},{"children":[{"count":"1","data":[0,62,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"755"}]],"name":"State","type":"resource"},{"count":1,"data":[30,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"755"}]],"name":"32-bit Integer Subtract","type":"resource"}],"data":[30,62,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":755}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:755","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"761"}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[1,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"761"}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"761"}]],"name":"7-bit Integer Compare","type":"resource"}],"data":[4,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":761}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:761","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[208,328,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"766"}]],"name":"Load","type":"resource"}],"data":[208,328,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":766}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:766","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"774"}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":774}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:774","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,3,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"776"}]],"name":"Channel Write","type":"resource"}],"data":[4,3,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":776}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:776","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"781"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"781"}]],"name":"32-bit Integer Subtract","type":"resource"}],"data":[67,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":781}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:781","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"783"}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":783}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:783","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[348,2436,17,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"787"}]],"name":"Store","type":"resource"}],"data":[348,2436,17,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":787}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:787","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[29,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"794"}]],"name":"32-bit Integer Add","type":"resource"},{"count":8,"data":[250,224,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"794"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"794"}]],"name":"Load","type":"resource"}],"data":[839,2442,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":794}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:794","replace_name":"true","type":"resource"},{"children":[{"count":7,"data":[7,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"799"}]],"name":"1-bit Or","type":"resource"},{"count":8,"data":[43,7,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"799"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":8,"data":[208,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"799"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"799"}]],"name":"Store","type":"resource"}],"data":[292,31,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":799}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:799","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"807"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"807"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"807"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"807"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"807"}]],"name":"7-bit Select","type":"resource"}],"data":[36,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":807}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:807","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"810"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"810"}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[54,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"810"}]],"name":"33-bit Select","type":"resource"}],"data":[81,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":810}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:810","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[138,265,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"814"}]],"name":"Load","type":"resource"}],"data":[138,265,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":814}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:814","replace_name":"true","type":"resource"},{"children":[{"count":128,"data":[0,0,0,64,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"820"}]],"name":"32-bit Floating-point Multiply-Add","type":"resource"},{"count":1,"data":[12,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"820"}]],"name":"32-bit Integer Add","type":"resource"},{"count":5,"data":[1202,2349,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"820"}]],"name":"Load","type":"resource"},{"count":4,"data":[136,96,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"820"}]],"name":"Store","type":"resource"}],"data":[1350,2445,0,64,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":820}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:820","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"829"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"829"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[1,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"829"}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"829"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"829"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"829"}]],"name":"7-bit Select","type":"resource"}],"data":[37,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":829}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:829","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"830"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"830"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"830"}]],"name":"4-bit Integer Compare","type":"resource"},{"count":2,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"830"}]],"name":"4-bit Select","type":"resource"}],"data":[50,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":830}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:830","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"831"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"831"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"831"}]],"name":"7-bit Select","type":"resource"}],"data":[22,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":831}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:831","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[93,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"834"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"834"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[138,265,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"834"}]],"name":"Load","type":"resource"},{"count":1,"data":[349,2436,17,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"834"}]],"name":"Store","type":"resource"}],"data":[635,2747,17,1.5,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":834}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:834","replace_name":"true","type":"resource"}],"compute_units":1,"data":[8099,19872,597,67,142],"debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl","line":735}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"left_update","total_kernel_resources":[8099,19872,597,67,142],"total_percent":[1.07919,0.586152,0.532407,5.09342,1.16319],"type":"function"},{"children":[{"data":[1257,1581,12,0,55],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[16,130,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"1 register of width 33 bits","type":"text"},{"text":"Register,\\n1 reg, 32 width,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'i\' (hpl_torus_IEC_replicated_intel.cl:554)","type":"resource"},{"data":[16,72,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 4 bits","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\\n1 reg, 4 width,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'j\' (hpl_torus_IEC_replicated_intel.cl:252)","type":"resource"},{"data":[16,130,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"1 register of width 33 bits","type":"text"},{"text":"Register,\\n1 reg, 32 width,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'ttj\' (hpl_torus_IEC_replicated_intel.cl:460)","type":"resource"},{"data":[0,0,416,0,0],"details":[{"Additional information":[{"text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 26 reads and 17 writes. ","type":"text"},{"text":"Banked on bits 5, 6, 7 into 8 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"}],"Bank depth":"4096 words","Bank width":"256 bits","Implemented size":"1048576 bytes","Local memory":"Stall-free","Memory Usage":"416 RAMs","Number of banks":"8 (banked on bits 5, 6, 7)","Number of private copies":"1","Number of replicates":"1","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","type":"table"},{"text":"Stall-free,\\n1048576B requested,\\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_IEC_replicated_intel.cl:394 (a_buffer)","type":"resource"},{"data":[0,0,7,0,0],"details":[{"Additional information":"Requested size 2048 bytes, implemented size 2048 bytes, stall-free, 1 read and 1 write. ","Bank depth":"64 words","Bank width":"256 bits","Implemented size":"2048 bytes","Local memory":"Stall-free","Memory Usage":"7 RAMs","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"2048 bytes","type":"table"},{"text":"Stall-free,\\n2048B requested,\\n2048B implemented.","type":"brief"}],"name":"hpl_torus_IEC_replicated_intel.cl:399 (top_buffer)","type":"resource"},{"data":[0,0,0,0,13],"details":[{"Additional information":"Requested size 64 bytes, implemented size 64 bytes, stall-free, 1 read and 1 write. ","Bank depth":"2 words","Bank width":"256 bits","Implemented size":"64 bytes","Local memory":"Stall-free","Memory Usage":"13 MLABs","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"64 bytes","type":"table"},{"text":"Stall-free,\\n64B requested,\\n64B implemented.","type":"brief"}],"name":"hpl_torus_IEC_replicated_intel.cl:400 (left_buffer)","type":"resource"},{"data":[0,0,0,0,206],"details":[{"Additional information":[{"text":"Requested size 256 bytes, implemented size 512 bytes, stall-free, 3 reads and 1 write. ","type":"text"},{"text":"For each bank, 2 replicates were created to efficiently support multiple accesses. To reduce this factor, reduce number of read and write accesses.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"1 word","Bank width":"2048 bits","Implemented size":"512 bytes","Memory Usage":"206 MLABs","Number of banks":"1","Number of private copies":"1","Number of replicates":"2","Private memory":"Stall-free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"256 bytes","type":"table"},{"text":"Stall-free,\\n256B requested,\\n512B implemented.","type":"brief"}],"name":"hpl_torus_IEC_replicated_intel.cl:424 (lu_a_buffer_in)","type":"resource"},{"data":[0,0,0,0,221],"details":[{"Additional information":[{"text":"Requested size 256 bytes, implemented size 4352 bytes, stall-free, 17 reads and 1 write. ","type":"text"},{"text":"For each bank, 17 replicates were created to efficiently support multiple accesses. To reduce this factor, reduce number of read and write accesses.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"8 words","Bank width":"256 bits","Implemented size":"4352 bytes","Memory Usage":"221 MLABs","Number of banks":"1","Number of private copies":"1","Number of replicates":"17","Private memory":"Stall-free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"256 bytes","type":"table"},{"text":"Stall-free,\\n256B requested,\\n4352B implemented.","type":"brief"}],"name":"hpl_torus_IEC_replicated_intel.cl:433 (lu_a_buffer_out)","type":"resource"},{"children":[{"count":9,"data":[2614,16028,3,0,177],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[2680,16029,3,0,177],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"554"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"554"}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"554"}]],"name":"33-bit Select","type":"resource"}],"data":[39,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":554}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:554","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[12,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"559"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[138,265,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"559"}]],"name":"Load","type":"resource"}],"data":[150,265,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":559}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:559","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[208,328,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"560"}]],"name":"Load","type":"resource"}],"data":[208,328,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":560}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:560","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"562"}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":562}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:562","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"563"}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":563}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:563","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"569"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"569"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[1,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"569"}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"569"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"569"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"569"}]],"name":"7-bit Select","type":"resource"}],"data":[37,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":569}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:569","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"570"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"570"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"570"}]],"name":"4-bit Integer Compare","type":"resource"},{"count":2,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"570"}]],"name":"4-bit Select","type":"resource"}],"data":[50,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":570}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:570","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"571"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"571"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"571"}]],"name":"7-bit Select","type":"resource"}],"data":[22,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":571}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:571","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[93,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"574"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"574"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[138,265,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"574"}]],"name":"Load","type":"resource"},{"count":1,"data":[349,2436,17,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"574"}]],"name":"Store","type":"resource"}],"data":[635,2747,17,1.5,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":574}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:574","replace_name":"true","type":"resource"},{"children":[{"count":"1","data":[0,23,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"409"}]],"name":"State","type":"resource"},{"count":3,"data":[90,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"409"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"409"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"409"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"409"}]],"name":"Store","type":"resource"}],"data":[739,2311,15,1.5,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":409}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:409","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"404"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"404"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"404"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"404"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"404"}]],"name":"7-bit Select","type":"resource"}],"data":[36,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":404}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:404","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"405"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"405"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"405"}]],"name":"4-bit Integer Compare","type":"resource"},{"count":2,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"405"}]],"name":"4-bit Select","type":"resource"}],"data":[50,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":405}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:405","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"406"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"406"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"406"}]],"name":"7-bit Select","type":"resource"}],"data":[22,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":406}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:406","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[0,64,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"418"}]],"name":"State","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"418"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"418"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[51,65,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":418}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:418","type":"resource"},{"children":[{"count":"1","data":[0,62,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"420"}]],"name":"State","type":"resource"},{"count":1,"data":[30,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"420"}]],"name":"32-bit Integer Subtract","type":"resource"},{"count":1,"data":[0.25,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"420"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[3.66667,0.333333,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"420"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[33.91667,62.333333,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":420}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:420","type":"resource"},{"children":[{"count":2,"data":[0,6.5,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"421"}]],"name":"State","type":"resource"},{"count":12,"data":[109,2.5,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"421"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":7,"data":[1.83333,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"421"}]],"name":"1-bit And","type":"resource"},{"count":6,"data":[2,2,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"421"}]],"name":"1-bit Or","type":"resource"}],"data":[112.83333,11,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":421}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:421","type":"resource"},{"children":[{"count":"1","data":[0,494,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"429"}]],"name":"State","type":"resource"},{"count":8,"data":[1104,2120,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"429"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"429"}]],"name":"Store","type":"resource"}],"data":[1138,2638,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":429}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:429","type":"resource"},{"children":[{"children":[{"count":2,"data":[0,70,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"437"}]],"name":"State","type":"resource"},{"count":1,"data":[530,740,3,2.5,4],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"437"}]],"name":"32-bit Floating-point Divide","type":"resource"},{"count":8,"data":[208,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"437"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[128,32,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"437"}]],"name":"llvm.fpga.case","type":"resource"},{"count":7,"data":[44,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"437"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":7,"data":[1.83333,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"437"}]],"name":"1-bit And","type":"resource"},{"count":6,"data":[2,2,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"437"}]],"name":"1-bit Or","type":"resource"}],"data":[913.83333,845,3,2.5,4],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":437},{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":237}]],"name":"hpl_torus_IEC_replicated_intel.cl:437 > hpl_torus_IEC_replicated_intel.cl:237","replace_name":true,"type":"resource"},{"children":[{"count":"1","data":[0,230.5,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"437"}]],"name":"State","type":"resource"},{"count":3,"data":[0,0,0,3,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"437"}]],"name":"32-bit Floating-point Multiply","type":"resource"},{"count":7,"data":[31.5,5.5,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"437"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":7,"data":[182,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"437"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[0.25,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"437"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.333333,0.333333,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"437"}]],"name":"1-bit Or","type":"resource"}],"data":[214.083333,236.333333,0,3,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":437},{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":242}]],"name":"hpl_torus_IEC_replicated_intel.cl:437 > hpl_torus_IEC_replicated_intel.cl:242","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[138,265,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"437"}]],"name":"Load","type":"resource"}],"data":[138,265,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":437},{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":233}]],"name":"hpl_torus_IEC_replicated_intel.cl:437 > hpl_torus_IEC_replicated_intel.cl:233","replace_name":true,"type":"resource"},{"children":[{"count":4,"data":[0,0,0,4,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"437"}]],"name":"32-bit Floating-point Multiply","type":"resource"}],"data":[0,0,0,4,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":437},{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":243}]],"name":"hpl_torus_IEC_replicated_intel.cl:437 > hpl_torus_IEC_replicated_intel.cl:243","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"437"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"437"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"437"}]],"name":"4-bit Integer Compare","type":"resource"}],"data":[3,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":437},{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":252}]],"name":"hpl_torus_IEC_replicated_intel.cl:437 > hpl_torus_IEC_replicated_intel.cl:252","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[26,41,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"437"}]],"name":"Load","type":"resource"}],"data":[26,41,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":437},{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":253}]],"name":"hpl_torus_IEC_replicated_intel.cl:437 > hpl_torus_IEC_replicated_intel.cl:253","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"437"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":437},{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":256}]],"name":"hpl_torus_IEC_replicated_intel.cl:437 > hpl_torus_IEC_replicated_intel.cl:256","replace_name":true,"type":"resource"},{"children":[{"count":7,"data":[7,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"437"}]],"name":"1-bit And","type":"resource"},{"count":7,"data":[0,0,0,7,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"437"}]],"name":"32-bit Floating-point Multiply-Add","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"437"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":15,"data":[396,32,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"437"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[138,265,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"437"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"437"}]],"name":"Store","type":"resource"}],"data":[610,322,0,7,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":437},{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":259}]],"name":"hpl_torus_IEC_replicated_intel.cl:437 > hpl_torus_IEC_replicated_intel.cl:259","replace_name":true,"type":"resource"}],"data":[1915.916663,1710.333333,3,16.5,4],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":437}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:437","type":"resource"},{"children":[{"count":"1","data":[0,33,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"456"}]],"name":"State","type":"resource"},{"count":2,"data":[64,2,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"456"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[13,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"456"}]],"name":"32-bit Select","type":"resource"}],"data":[77,35,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":456}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:456","type":"resource"},{"children":[{"count":"1","data":[0,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"460"}]],"name":"State","type":"resource"},{"count":14,"data":[13,3.5,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"460"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[26,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"460"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[23,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"460"}]],"name":"32-bit Integer Subtract","type":"resource"},{"count":10,"data":[5,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"460"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"460"}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"460"}]],"name":"33-bit Select","type":"resource"}],"data":[105,5.5,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":460}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:460","type":"resource"},{"children":[{"count":8,"data":[1104,2120,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"442"}]],"name":"Load","type":"resource"},{"count":8,"data":[272,192,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"442"}]],"name":"Store","type":"resource"}],"data":[1376,2312,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":442}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:442","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[138,265,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"447"}]],"name":"Load","type":"resource"}],"data":[138,265,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":447}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:447","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[208,328,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"451"}]],"name":"Load","type":"resource"}],"data":[208,328,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":451}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:451","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.25,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"462"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[3.66667,0.333333,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"462"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[3.91667,0.333333,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":462}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:462","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"463"}]],"name":"32-bit Integer Add","type":"resource"}],"data":[26,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":463}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:463","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"467"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[70,2,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":467}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:467","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.25,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"475"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[3.66667,0.333333,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"475"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[22,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"475"}]],"name":"32-bit Select","type":"resource"}],"data":[25.9167,0.333333,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":475}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:475","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"479"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[30,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"479"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[31,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":479}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:479","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[154.667,85.3333,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"490"}]],"name":"32-bit Select","type":"resource"}],"data":[154.667,85.3333,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":490}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:490","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"493"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.25,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"493"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"493"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[12.25,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":493}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:493","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[154.667,85.3333,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"497"}]],"name":"32-bit Select","type":"resource"}],"data":[154.667,85.3333,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":497}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:497","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[154.667,85.3333,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"504"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[138,265,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"504"}]],"name":"Load","type":"resource"}],"data":[292.667,350.333,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":504}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:504","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[1104,2120,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"512"}]],"name":"Load","type":"resource"}],"data":[1104,2120,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":512}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:512","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[1,0.5,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"516"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"516"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[36,1.5,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":516}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:516","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[138,265,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"519"}]],"name":"Load","type":"resource"}],"data":[138,265,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":519}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:519","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"523"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[1,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":523},{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":295}]],"name":"hpl_torus_IEC_replicated_intel.cl:523 > hpl_torus_IEC_replicated_intel.cl:295","replace_name":true,"type":"resource"},{"children":[{"count":175,"data":[2563.33,405.333,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"523"}]],"name":"32-bit Select","type":"resource"}],"data":[2563.33,405.333,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":523},{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":309}]],"name":"hpl_torus_IEC_replicated_intel.cl:523 > hpl_torus_IEC_replicated_intel.cl:309","replace_name":true,"type":"resource"},{"children":[{"count":7,"data":[1.83333,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"523"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"523"}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"523"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[3.83333,2,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":523},{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":316}]],"name":"hpl_torus_IEC_replicated_intel.cl:523 > hpl_torus_IEC_replicated_intel.cl:316","replace_name":true,"type":"resource"},{"children":[{"count":136,"data":[1458.67,661.333,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"523"}]],"name":"32-bit Select","type":"resource"},{"count":8,"data":[1024,256,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"523"}]],"name":"llvm.fpga.case","type":"resource"}],"data":[2482.67,917.334,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":523},{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":325}]],"name":"hpl_torus_IEC_replicated_intel.cl:523 > hpl_torus_IEC_replicated_intel.cl:325","replace_name":true,"type":"resource"},{"children":[{"count":8,"data":[0,0,0,8,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"523"}]],"name":"32-bit Floating-point Multiply","type":"resource"},{"count":1,"data":[128,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"523"}]],"name":"llvm.fpga.case","type":"resource"}],"data":[128,0,0,8,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":523},{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":331}]],"name":"hpl_torus_IEC_replicated_intel.cl:523 > hpl_torus_IEC_replicated_intel.cl:331","replace_name":true,"type":"resource"},{"children":[{"count":128,"data":[0,0,0,64,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"523"}]],"name":"32-bit Floating-point Multiply-Add","type":"resource"},{"count":64,"data":[433.333,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"523"}]],"name":"32-bit Select","type":"resource"}],"data":[433.333,0,0,64,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":523},{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":342}]],"name":"hpl_torus_IEC_replicated_intel.cl:523 > hpl_torus_IEC_replicated_intel.cl:342","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[0.25,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"523"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.333333,0.333333,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"523"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[5.5,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"523"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":16,"data":[135.333,74.6667,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"523"}]],"name":"32-bit Select","type":"resource"}],"data":[141.417,75,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":523},{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":350}]],"name":"hpl_torus_IEC_replicated_intel.cl:523 > hpl_torus_IEC_replicated_intel.cl:350","replace_name":true,"type":"resource"},{"children":[{"count":4,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"523"}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[1.33333,1.33333,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"523"}]],"name":"1-bit Or","type":"resource"},{"count":4,"data":[70,2,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"523"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":104,"data":[859.334,330.667,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"523"}]],"name":"32-bit Select","type":"resource"}],"data":[931.667,334,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":523},{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":356}]],"name":"hpl_torus_IEC_replicated_intel.cl:523 > hpl_torus_IEC_replicated_intel.cl:356","replace_name":true,"type":"resource"},{"children":[{"count":63,"data":[1638,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"523"}]],"name":"32-bit Select","type":"resource"}],"data":[1638,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":523},{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":380}]],"name":"hpl_torus_IEC_replicated_intel.cl:523 > hpl_torus_IEC_replicated_intel.cl:380","replace_name":true,"type":"resource"}],"data":[8323.25033,1734.667,0,72,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":523}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:523","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"528"}]],"name":"32-bit Select","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":528}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:528","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"529"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[8,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"529"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[25,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"529"}]],"name":"32-bit Or","type":"resource"}],"data":[34,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":529}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:529","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"533"}]],"name":"Store","type":"resource"},{"count":8,"data":[1024,256,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"533"}]],"name":"llvm.fpga.case","type":"resource"}],"data":[1058,280,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":533}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:533","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"536"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":536}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:536","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"539"}]],"name":"Store","type":"resource"},{"count":8,"data":[1024,256,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"539"}]],"name":"llvm.fpga.case","type":"resource"}],"data":[1058,280,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":539}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:539","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[272,192,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"546"}]],"name":"Store","type":"resource"}],"data":[272,192,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":546}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:546","replace_name":"true","type":"resource"}],"compute_units":1,"data":[25429.001363,37897.999932,473,91.5,695],"debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl","line":252}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"lu","total_kernel_resources":[25429,37898,473,91.5,695],"total_percent":[2.89132,2.10739,1.01536,4.03549,1.59722],"type":"function"},{"children":[{"data":[402,730,0,0,28],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"children":[{"count":"1","data":[0,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"107"}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"107"}]],"name":"1-bit And","type":"resource"}],"data":[1,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":107}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:107","type":"resource"},{"children":[{"count":"1","data":[0,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"110"}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"110"}]],"name":"1-bit And","type":"resource"}],"data":[1,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":110}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:110","type":"resource"},{"children":[{"count":"1","data":[0,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"115"}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"115"}]],"name":"1-bit And","type":"resource"}],"data":[1,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":115}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:115","type":"resource"},{"children":[{"count":"1","data":[0,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"118"}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"118"}]],"name":"1-bit And","type":"resource"}],"data":[1,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":118}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:118","type":"resource"},{"children":[{"count":"1","data":[0,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"87"}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"87"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"87"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[30,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"87"}]],"name":"32-bit Integer Subtract","type":"resource"}],"data":[66,2,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":87}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:87","type":"resource"},{"children":[{"count":"1","data":[0,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"93"}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"93"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"93"}]],"name":"1-bit And","type":"resource"}],"data":[3,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":93}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:93","type":"resource"},{"children":[{"count":"1","data":[0,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"99"}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"99"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"99"}]],"name":"1-bit And","type":"resource"}],"data":[3,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":99}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:99","type":"resource"},{"children":[{"count":"1","data":[15,78,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[15,78,0,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"79"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"79"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"79"}]],"name":"10-bit Integer Compare","type":"resource"},{"count":2,"data":[8,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"79"}]],"name":"10-bit Select","type":"resource"},{"count":2,"data":[26,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"79"}]],"name":"32-bit Select","type":"resource"}],"data":[39,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":79}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:79","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[16,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"81"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"81"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":2,"data":[4,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"81"}]],"name":"7-bit Select","type":"resource"}],"data":[22,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":81}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:81","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[104,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"88"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"88"}]],"name":"Channel Read","type":"resource"}],"data":[105,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":88}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:88","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[104,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"89"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"89"}]],"name":"Channel Read","type":"resource"}],"data":[105,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":89}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:89","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[104,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"94"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"94"}]],"name":"Channel Read","type":"resource"}],"data":[105,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":94}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:94","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[104,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"100"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"100"}]],"name":"Channel Read","type":"resource"}],"data":[105,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":100}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:100","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"108"}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":108}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:108","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"111"}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":111}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:111","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"116"}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":116}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:116","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"119"}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":119}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:119","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2450,2291,0,0,34],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"network_layer_bottomright","total_kernel_resources":[2450,2291,0,0,34],"total_percent":[0.208736,0.167717,0.0613801,0,0],"type":"function"},{"children":[{"data":[430,790,0,0,31],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"children":[{"count":"1","data":[0,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"189"}]],"name":"State","type":"resource"}],"data":[0,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":189}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:189","type":"resource"},{"children":[{"count":"1","data":[0,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"194"}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"194"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[1,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":194}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:194","type":"resource"},{"children":[{"count":"1","data":[0,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"200"}]],"name":"State","type":"resource"}],"data":[0,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":200}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:200","type":"resource"},{"children":[{"count":"1","data":[0,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"207"}]],"name":"State","type":"resource"}],"data":[0,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":207}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:207","type":"resource"},{"children":[{"count":"1","data":[160,975,0,0,1],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"}],"data":[161,975,0,0,1],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"182"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"182"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"182"}]],"name":"10-bit Integer Compare","type":"resource"},{"count":2,"data":[8,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"182"}]],"name":"10-bit Select","type":"resource"},{"count":2,"data":[26,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"182"}]],"name":"32-bit Select","type":"resource"}],"data":[39,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":182}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:182","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[16,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"184"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"184"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":2,"data":[4,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"184"}]],"name":"7-bit Select","type":"resource"}],"data":[22,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":184}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:184","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[128,128,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"190"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"190"}]],"name":"Channel Read","type":"resource"}],"data":[129,128,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":190}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:190","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[128,128,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"195"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"195"}]],"name":"Channel Read","type":"resource"}],"data":[129,128,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":195}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:195","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[29,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"203"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[348,2436,17,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"203"}]],"name":"Store","type":"resource"}],"data":[377,2436,17,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":203}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:203","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,3,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"208"}]],"name":"Channel Write","type":"resource"}],"data":[4,3,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":208}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:208","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2755,5932,17,0,38],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"network_layer_left","total_kernel_resources":[2755,5932,17,0,38],"total_percent":[0.33341,0.188347,0.158929,0.145039,0],"type":"function"},{"children":[{"data":[430,790,0,0,31],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"children":[{"count":"1","data":[0,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"145"}]],"name":"State","type":"resource"}],"data":[0,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":145}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:145","type":"resource"},{"children":[{"count":"1","data":[0,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"149"}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"149"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[1,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":149}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:149","type":"resource"},{"children":[{"count":"1","data":[0,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"155"}]],"name":"State","type":"resource"}],"data":[0,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":155}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:155","type":"resource"},{"children":[{"count":"1","data":[0,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"162"}]],"name":"State","type":"resource"}],"data":[0,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":162}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:162","type":"resource"},{"children":[{"count":"1","data":[160,975,0,0,1],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"}],"data":[161,975,0,0,1],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"138"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"138"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"138"}]],"name":"10-bit Integer Compare","type":"resource"},{"count":2,"data":[8,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"138"}]],"name":"10-bit Select","type":"resource"},{"count":2,"data":[26,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"138"}]],"name":"32-bit Select","type":"resource"}],"data":[39,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":138}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:138","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[16,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"140"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"140"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":2,"data":[4,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"140"}]],"name":"7-bit Select","type":"resource"}],"data":[22,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":140}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:140","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[128,128,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"146"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"146"}]],"name":"Channel Read","type":"resource"}],"data":[129,128,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":146}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:146","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[128,128,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"150"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"150"}]],"name":"Channel Read","type":"resource"}],"data":[129,128,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":150}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:150","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[29,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"158"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[348,2436,17,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"158"}]],"name":"Store","type":"resource"}],"data":[377,2436,17,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":158}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:158","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,3,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"163"}]],"name":"Channel Write","type":"resource"}],"data":[4,3,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":163}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:163","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2755,5932,17,0,38],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"network_layer_top","total_kernel_resources":[2755,5932,17,0,38],"total_percent":[0.33341,0.188347,0.158929,0.145039,0],"type":"function"},{"children":[{"data":[1134,1989,0,0,68],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[16,78,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 7 bits","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\\n1 reg, 7 width,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'col\' (hpl_torus_IEC_replicated_intel.cl:623)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'current_scale\' (hpl_torus_IEC_replicated_intel.cl:621)","type":"resource"},{"data":[0,0,512,0,0],"details":[{"Additional information":[{"text":"Requested size 1048576 bytes, implemented size 1048576 bytes, stall-free, 3 reads and 3 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"}],"Bank depth":"4096 words","Bank width":"2048 bits","Implemented size":"1048576 bytes","Local memory":"Stall-free","Memory Usage":"512 RAMs","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"1048576 bytes","type":"table"},{"text":"Stall-free,\\n1048576B requested,\\n1048576B implemented.","type":"brief"}],"name":"hpl_torus_IEC_replicated_intel.cl:595 (a_buffer)","type":"resource"},{"data":[0,0,7,0,0],"details":[{"Additional information":[{"text":"Requested size 2048 bytes, implemented size 2048 bytes, stall-free, 1 read and 1 write. ","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"64 words","Bank width":"256 bits","Implemented size":"2048 bytes","Memory Usage":"7 RAMs","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Private memory":"Stall-free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"2048 bytes","type":"table"},{"text":"Stall-free,\\n2048B requested,\\n2048B implemented.","type":"brief"}],"name":"hpl_torus_IEC_replicated_intel.cl:619 (current_lu_col)","type":"resource"},{"data":[0,0,7,0,0],"details":[{"Additional information":[{"text":"Requested size 2048 bytes, implemented size 2048 bytes, stall-free, 1 read and 1 write. ","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"64 words","Bank width":"256 bits","Implemented size":"2048 bytes","Memory Usage":"7 RAMs","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Private memory":"Stall-free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"2048 bytes","type":"table"},{"text":"Stall-free,\\n2048B requested,\\n2048B implemented.","type":"brief"}],"name":"hpl_torus_IEC_replicated_intel.cl:620 (current_row)","type":"resource"},{"children":[{"count":7,"data":[368,3057,7,0,36],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[433,3057,7,0,36],"name":"No Source Line","type":"resource"},{"children":[{"count":"1","data":[0,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"636"}]],"name":"State","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"636"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"636"}]],"name":"1-bit And","type":"resource"}],"data":[12,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":636}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:636","type":"resource"},{"children":[{"count":"1","data":[0,23,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"605"}]],"name":"State","type":"resource"},{"count":3,"data":[90,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"605"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"605"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"605"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"605"}]],"name":"Store","type":"resource"}],"data":[739,2311,15,1.5,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":605}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:605","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"600"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"600"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"600"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"600"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"600"}]],"name":"7-bit Select","type":"resource"}],"data":[36,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":600}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:600","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"601"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"601"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"601"}]],"name":"4-bit Integer Compare","type":"resource"},{"count":2,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"601"}]],"name":"4-bit Select","type":"resource"}],"data":[50,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":601}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:601","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"602"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"602"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"602"}]],"name":"7-bit Select","type":"resource"}],"data":[22,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":602}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:602","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[0,64,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"614"}]],"name":"State","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"614"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"614"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[51,65,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":614}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:614","type":"resource"},{"children":[{"count":"1","data":[0,62,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"616"}]],"name":"State","type":"resource"},{"count":1,"data":[30,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"616"}]],"name":"32-bit Integer Subtract","type":"resource"}],"data":[30,62,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":616}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:616","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"623"}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[1,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"623"}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"623"}]],"name":"7-bit Integer Compare","type":"resource"}],"data":[4,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":623}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:623","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[138,265,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"631"}]],"name":"Load","type":"resource"}],"data":[138,265,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":631}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:631","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"635"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"635"}]],"name":"32-bit Integer Subtract","type":"resource"}],"data":[67,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":635}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:635","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[256,256,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"637"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"637"}]],"name":"Channel Read","type":"resource"}],"data":[257,256,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":637}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:637","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[348,2436,17,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"641"}]],"name":"Store","type":"resource"}],"data":[348,2436,17,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":641}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:641","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[29,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"648"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[560,2218,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"648"}]],"name":"Load","type":"resource"}],"data":[589,2218,15,0,13],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":648}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:648","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"651"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":651}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:651","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"652"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"652"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[128,32,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"652"}]],"name":"llvm.fpga.case","type":"resource"}],"data":[155,32,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":652}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:652","replace_name":"true","type":"resource"},{"children":[{"count":7,"data":[7,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"656"}]],"name":"1-bit Or","type":"resource"},{"count":8,"data":[43,7,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"656"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":8,"data":[208,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"656"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"656"}]],"name":"Store","type":"resource"}],"data":[292,31,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":656}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:656","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[0,0,0,8,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"663"}]],"name":"32-bit Floating-point Multiply","type":"resource"}],"data":[0,0,0,8,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":663}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:663","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,3,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"672"}]],"name":"Channel Write","type":"resource"}],"data":[4,3,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":672}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:672","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"676"}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":676}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:676","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"682"}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":682}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:682","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"688"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"688"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"688"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"688"}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[54,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"688"}]],"name":"33-bit Select","type":"resource"}],"data":[93,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":688}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:688","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"690"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"690"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"690"}]],"name":"7-bit Select","type":"resource"}],"data":[22,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":690}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:690","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[138,265,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"694"}]],"name":"Load","type":"resource"}],"data":[138,265,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":694}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:694","replace_name":"true","type":"resource"},{"children":[{"count":128,"data":[0,0,0,64,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"700"}]],"name":"32-bit Floating-point Multiply-Add","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"700"}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[1172,2322,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"700"}]],"name":"Load","type":"resource"},{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"700"}]],"name":"Store","type":"resource"}],"data":[1212,2346,0,64,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":700}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:700","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"709"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"709"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[1,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"709"}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"709"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"709"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"709"}]],"name":"7-bit Select","type":"resource"}],"data":[37,1,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":709}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:709","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"710"}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[42,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"710"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"710"}]],"name":"4-bit Integer Compare","type":"resource"},{"count":2,"data":[6,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"710"}]],"name":"4-bit Select","type":"resource"}],"data":[50,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":710}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:710","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"711"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"711"}]],"name":"7-bit Integer Compare","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"711"}]],"name":"7-bit Select","type":"resource"}],"data":[22,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":711}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:711","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[93,0,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"714"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[55,46,0,1.5,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"714"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[138,265,0,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"714"}]],"name":"Load","type":"resource"},{"count":1,"data":[349,2436,17,0,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":"714"}]],"name":"Store","type":"resource"}],"data":[635,2747,17,1.5,0],"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl","line":714}]],"name":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl:714","replace_name":"true","type":"resource"}],"compute_units":1,"data":[8136,19744,597,75,136],"debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl","line":595}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"top_update","total_kernel_resources":[8136,19744,597,75,136],"total_percent":[1.07167,0.581704,0.528978,5.09342,1.30208],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[126864.001363,359707.999932,9842,2808.5,2798],"debug_enabled":"true","max_resources":[1866240,3732480,11721,5760,93312],"name":"Kernel System","total":[596204,1298388,12610,3856,2798],"total_percent":[67.6888,34.9453,34.7862,107.585,66.9444],"type":"module"};
var mavJSON={"nodes":[{"type":"kernel", "id":2, "name":"network_layer_bottomright", "children":[{"type":"bb", "id":3, "name":"network_layer_bottomright.B0", "details":[{"type":"table", "Latency":"6"}]}, {"type":"bb", "id":4, "name":"network_layer_bottomright.B1", "children":[{"type":"inst", "id":6, "name":"Channel Read", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":88}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"11", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":8, "name":"Channel Read", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":89}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"11", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":10, "name":"Channel Read", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":94}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"11", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":12, "name":"Channel Read", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":100}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"11", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":14, "name":"Channel Write", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":119}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"15", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":16, "name":"Channel Write", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":108}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"15", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":18, "name":"Channel Write", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":116}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"15", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":20, "name":"Channel Write", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":111}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"15", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":22, "name":"Loop Input", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":79}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"23"}]}, {"type":"inst", "id":23, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"15", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"15", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":5, "name":"network_layer_bottomright.B2", "details":[{"type":"table", "Latency":"0"}]}]}, {"type":"kernel", "id":24, "name":"network_layer_top", "children":[{"type":"bb", "id":25, "name":"network_layer_top.B0", "details":[{"type":"table", "Latency":"6"}]}, {"type":"bb", "id":26, "name":"network_layer_top.B1", "children":[{"type":"inst", "id":28, "name":"Channel Read", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":150}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"8", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":30, "name":"Channel Read", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":146}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"8", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":32, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":158}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"17", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":33, "name":"Channel Write", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":163}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"17", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":35, "name":"Loop Input", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":138}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"36"}]}, {"type":"inst", "id":36, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"19", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"19", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":27, "name":"network_layer_top.B2", "details":[{"type":"table", "Latency":"0"}]}]}, {"type":"kernel", "id":38, "name":"network_layer_left", "children":[{"type":"bb", "id":39, "name":"network_layer_left.B0", "details":[{"type":"table", "Latency":"6"}]}, {"type":"bb", "id":40, "name":"network_layer_left.B1", "children":[{"type":"inst", "id":42, "name":"Channel Read", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":195}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"8", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":44, "name":"Channel Read", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":190}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"8", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":46, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":203}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"17", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":47, "name":"Channel Write", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":208}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"17", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":49, "name":"Loop Input", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":182}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"50"}]}, {"type":"inst", "id":50, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"19", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"19", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":41, "name":"network_layer_left.B2", "details":[{"type":"table", "Latency":"0"}]}]}, {"type":"kernel", "id":51, "name":"lu", "children":[{"type":"bb", "id":52, "name":"lu.B0", "details":[{"type":"table", "Latency":"6"}]}, {"type":"bb", "id":53, "name":"lu.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":54, "name":"lu.B2", "children":[{"type":"inst", "id":65, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":409}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"20", "Latency":"187", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":66, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":409}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_buffer", "Start Cycle":"209", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":138, "name":"Loop Input", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":404}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"139"}]}, {"type":"inst", "id":139, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"214", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"214", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":55, "name":"lu.B3", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":56, "name":"lu.B4", "children":[{"type":"inst", "id":67, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":429}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":68, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":429}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":69, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":429}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":70, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":429}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":71, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":429}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":72, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":429}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":73, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":429}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":74, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":429}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":75, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":429}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"lu_a_buffer_in", "Start Cycle":"11", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":76, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":233}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"lu_a_buffer_in", "Start Cycle":"12", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":140, "name":"Loop Input", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":418}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"61"}]}, {"type":"inst", "id":141, "name":"End", "details":[{"type":"table", "Start Cycle":"53", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"53", "II":"n/a", "Subloops":"Yes", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. "}]}, {"type":"bb", "id":57, "name":"lu.B5", "children":[{"type":"inst", "id":77, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":253}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"lu_a_buffer_in", "Start Cycle":"7", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":78, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":259}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"lu_a_buffer_in", "Start Cycle":"7", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":79, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":259}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"lu_a_buffer_out", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":142, "name":"Loop Input", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":252}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"143"}]}, {"type":"inst", "id":143, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"21", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"21", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":58, "name":"lu.B6", "children":[{"type":"inst", "id":80, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":442}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"lu_a_buffer_out", "Start Cycle":"1", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":81, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":442}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_buffer", "Start Cycle":"6", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":82, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":442}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"lu_a_buffer_out", "Start Cycle":"1", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":83, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":442}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_buffer", "Start Cycle":"6", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":84, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":442}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"lu_a_buffer_out", "Start Cycle":"1", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":85, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":442}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_buffer", "Start Cycle":"6", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":86, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":442}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"lu_a_buffer_out", "Start Cycle":"1", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":87, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":442}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_buffer", "Start Cycle":"6", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":88, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":442}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"lu_a_buffer_out", "Start Cycle":"1", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":89, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":442}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_buffer", "Start Cycle":"6", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":90, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":442}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"lu_a_buffer_out", "Start Cycle":"1", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":91, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":442}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_buffer", "Start Cycle":"6", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":92, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":442}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"lu_a_buffer_out", "Start Cycle":"1", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":93, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":442}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_buffer", "Start Cycle":"6", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":94, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":442}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"lu_a_buffer_out", "Start Cycle":"1", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":95, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":442}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_buffer", "Start Cycle":"6", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":144, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":145, "name":"End", "details":[{"type":"table", "Start Cycle":"11", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"11"}]}, {"type":"bb", "id":59, "name":"lu.B7", "children":[{"type":"inst", "id":96, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":451}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"lu_a_buffer_out", "Start Cycle":"12", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":97, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":451}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"lu_a_buffer_out", "Start Cycle":"12", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":98, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":451}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"lu_a_buffer_out", "Start Cycle":"12", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":99, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":451}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"lu_a_buffer_out", "Start Cycle":"12", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":100, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":451}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"lu_a_buffer_out", "Start Cycle":"12", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":101, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":451}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"lu_a_buffer_out", "Start Cycle":"12", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":102, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":451}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"lu_a_buffer_out", "Start Cycle":"12", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":103, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":451}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"lu_a_buffer_out", "Start Cycle":"12", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":104, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":447}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"lu_a_buffer_out", "Start Cycle":"12", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":105, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":504}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"left_buffer", "Start Cycle":"12", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":106, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":512}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":107, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":512}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":108, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":512}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":109, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":512}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":110, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":512}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":111, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":512}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":112, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":512}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":113, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":512}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":114, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":519}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"top_buffer", "Start Cycle":"13", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":115, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":533}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"top_buffer", "Start Cycle":"30", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":116, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":539}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"left_buffer", "Start Cycle":"30", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":117, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":546}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_buffer", "Start Cycle":"29", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":118, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":546}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_buffer", "Start Cycle":"29", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":119, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":546}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_buffer", "Start Cycle":"29", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":120, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":546}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_buffer", "Start Cycle":"29", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":121, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":546}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_buffer", "Start Cycle":"29", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":122, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":546}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_buffer", "Start Cycle":"29", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":123, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":546}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_buffer", "Start Cycle":"29", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":124, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":546}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_buffer", "Start Cycle":"29", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":146, "name":"Loop Input", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":460}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"147"}]}, {"type":"inst", "id":147, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"35", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"35", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":60, "name":"lu.B8", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":61, "name":"lu.B9", "details":[{"type":"table", "Latency":"6", "II":"n/a", "Subloops":"Yes", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":62, "name":"lu.B10", "children":[{"type":"inst", "id":125, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":559}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"8", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":126, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":560}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"8", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":127, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":560}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"8", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":128, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":560}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"8", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":129, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":560}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"8", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":130, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":560}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"8", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":131, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":560}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"8", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":132, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":560}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"8", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":133, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":560}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"8", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":134, "name":"Channel Write", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":562}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"19", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":135, "name":"Channel Write", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":563}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"19", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":148, "name":"Loop Input", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":554}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"149"}]}, {"type":"inst", "id":149, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"19", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"19", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":63, "name":"lu.B11", "children":[{"type":"inst", "id":136, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":574}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":137, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":574}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"20", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":150, "name":"Loop Input", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":569}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"151"}]}, {"type":"inst", "id":151, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"22", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"22", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":64, "name":"lu.B12", "details":[{"type":"table", "Latency":"0"}]}, {"type":"memtype", "id":152, "name":"Local Memory", "children":[{"type":"memsys", "id":153, "name":"a_buffer", "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":394}]], "details":[{"type":"table", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"8", "Bank width":"256 bits", "Bank depth":"4096 words", "Number of replicates":"1", "Number of private copies":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}, {"type":"memsys", "id":194, "name":"left_buffer", "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":400}]], "details":[{"type":"table", "Requested size":"64 bytes", "Implemented size":"64 bytes", "Number of banks":"1", "Bank width":"256 bits", "Bank depth":"2 words", "Number of replicates":"1", "Number of private copies":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}, {"type":"memsys", "id":198, "name":"top_buffer", "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":399}]], "details":[{"type":"table", "Requested size":"2048 bytes", "Implemented size":"2048 bytes", "Number of banks":"1", "Bank width":"256 bits", "Bank depth":"64 words", "Number of replicates":"1", "Number of private copies":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}, {"type":"memsys", "id":202, "name":"lu_a_buffer_in", "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":424}]], "details":[{"type":"table", "Requested size":"256 bytes", "Implemented size":"512 bytes", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"1 word", "Number of replicates":"2", "Number of private copies":"1", "Additional Information":"For each bank, 2 replicates were created to efficiently support multiple accesses", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}, {"type":"memsys", "id":208, "name":"lu_a_buffer_out", "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":433}]], "details":[{"type":"table", "Requested size":"256 bytes", "Implemented size":"4352 bytes", "Number of banks":"1", "Bank width":"256 bits", "Bank depth":"8 words", "Number of replicates":"17", "Number of private copies":"1", "Additional Information":"For each bank, 17 replicates were created to efficiently support multiple accesses", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}]}]}, {"type":"kernel", "id":228, "name":"top_update", "children":[{"type":"bb", "id":229, "name":"top_update.B0", "details":[{"type":"table", "Latency":"6"}]}, {"type":"bb", "id":230, "name":"top_update.B1", "details":[{"type":"table", "Latency":"5"}]}, {"type":"bb", "id":231, "name":"top_update.B2", "children":[{"type":"inst", "id":240, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":605}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"20", "Latency":"203", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":241, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":605}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_buffer", "Start Cycle":"225", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":256, "name":"Loop Input", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":600}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"257"}]}, {"type":"inst", "id":257, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"230", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"230", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":232, "name":"top_update.B3", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":233, "name":"top_update.B4", "details":[{"type":"table", "Latency":"8", "II":"n/a", "Subloops":"Yes", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"237"}]}, {"type":"bb", "id":234, "name":"top_update.B5", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":235, "name":"top_update.B6", "children":[{"type":"inst", "id":242, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":648}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"9", "Latency":"203", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":243, "name":"Channel Read", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":637}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"213", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":244, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":631}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"216", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":245, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":656}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"current_lu_col", "Start Cycle":"215", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":246, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":676}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"current_row", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":247, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":682}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_buffer", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":248, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":641}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"231", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":249, "name":"Channel Write", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":672}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"231", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":258, "name":"Loop Input", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":623}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"259"}]}, {"type":"inst", "id":259, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"233", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"233", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":236, "name":"top_update.B7", "children":[{"type":"inst", "id":250, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":694}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"current_lu_col", "Start Cycle":"8", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":251, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":700}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"current_row", "Start Cycle":"8", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":252, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":700}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"6", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":253, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":700}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_buffer", "Start Cycle":"17", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":260, "name":"Loop Input", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":688}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"261"}]}, {"type":"inst", "id":261, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"22", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"22", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":237, "name":"top_update.B8", "details":[{"type":"table", "Latency":"6", "II":"n/a", "Subloops":"Yes", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":238, "name":"top_update.B9", "children":[{"type":"inst", "id":254, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":714}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":255, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":714}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"20", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":262, "name":"Loop Input", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":709}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"263"}]}, {"type":"inst", "id":263, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"22", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"22", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":239, "name":"top_update.B10", "details":[{"type":"table", "Latency":"0"}]}, {"type":"memtype", "id":264, "name":"Local Memory", "children":[{"type":"memsys", "id":265, "name":"a_buffer", "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":595}]], "details":[{"type":"table", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Number of replicates":"1", "Number of private copies":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}, {"type":"memsys", "id":271, "name":"current_lu_col", "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":619}]], "details":[{"type":"table", "Requested size":"2048 bytes", "Implemented size":"2048 bytes", "Number of banks":"1", "Bank width":"256 bits", "Bank depth":"64 words", "Number of replicates":"1", "Number of private copies":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}, {"type":"memsys", "id":275, "name":"current_row", "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":620}]], "details":[{"type":"table", "Requested size":"2048 bytes", "Implemented size":"2048 bytes", "Number of banks":"1", "Bank width":"256 bits", "Bank depth":"64 words", "Number of replicates":"1", "Number of private copies":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}]}]}, {"type":"kernel", "id":279, "name":"left_update", "children":[{"type":"bb", "id":280, "name":"left_update.B0", "details":[{"type":"table", "Latency":"6"}]}, {"type":"bb", "id":281, "name":"left_update.B1", "details":[{"type":"table", "Latency":"5"}]}, {"type":"bb", "id":282, "name":"left_update.B2", "children":[{"type":"inst", "id":291, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":744}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"20", "Latency":"203", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":292, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":744}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_buffer", "Start Cycle":"225", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":319, "name":"Loop Input", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":739}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"320"}]}, {"type":"inst", "id":320, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"230", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"230", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":283, "name":"left_update.B3", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":284, "name":"left_update.B4", "details":[{"type":"table", "Latency":"8", "II":"n/a", "Subloops":"Yes", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"288"}]}, {"type":"bb", "id":285, "name":"left_update.B5", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":286, "name":"left_update.B6", "children":[{"type":"inst", "id":293, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":794}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"9", "Latency":"203", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":294, "name":"Channel Read", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":783}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"213", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":295, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":766}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"216", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":296, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":766}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"216", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":297, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":766}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"216", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":298, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":766}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"216", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":299, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":766}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"216", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":300, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":766}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"216", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":301, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":766}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"216", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":302, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":766}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"216", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":303, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":774}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"current_col", "Start Cycle":"223", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":304, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":799}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"current_lu_row", "Start Cycle":"215", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":305, "name":"Channel Write", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":776}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"228", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/qah1476410829821.html"}]}]}]}, {"type":"inst", "id":306, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":787}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"228", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":321, "name":"Loop Input", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":761}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"322"}]}, {"type":"inst", "id":322, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"230", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"230", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":287, "name":"left_update.B7", "children":[{"type":"inst", "id":307, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":814}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"current_col", "Start Cycle":"8", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":308, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":820}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"current_lu_row", "Start Cycle":"8", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":309, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":820}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"6", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":310, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":820}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_buffer", "Start Cycle":"17", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":311, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":820}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"6", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":312, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":820}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_buffer", "Start Cycle":"17", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":313, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":820}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"6", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":314, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":820}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_buffer", "Start Cycle":"17", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":315, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":820}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"6", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":316, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":820}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_buffer", "Start Cycle":"17", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":323, "name":"Loop Input", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":807}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"324"}]}, {"type":"inst", "id":324, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"22", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"22", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":288, "name":"left_update.B8", "details":[{"type":"table", "Latency":"6", "II":"n/a", "Subloops":"Yes", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":289, "name":"left_update.B9", "children":[{"type":"inst", "id":317, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":834}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":318, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":834}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"20", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":325, "name":"Loop Input", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":829}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"326"}]}, {"type":"inst", "id":326, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"22", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"22", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":290, "name":"left_update.B10", "details":[{"type":"table", "Latency":"0"}]}, {"type":"memtype", "id":327, "name":"Local Memory", "children":[{"type":"memsys", "id":328, "name":"a_buffer", "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":735}]], "details":[{"type":"table", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"4", "Bank width":"512 bits", "Bank depth":"4096 words", "Number of replicates":"1", "Number of private copies":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}, {"type":"memsys", "id":349, "name":"current_lu_row", "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":758}]], "details":[{"type":"table", "Requested size":"2048 bytes", "Implemented size":"2048 bytes", "Number of banks":"1", "Bank width":"256 bits", "Bank depth":"64 words", "Number of replicates":"1", "Number of private copies":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}, {"type":"memsys", "id":353, "name":"current_col", "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":759}]], "details":[{"type":"table", "Requested size":"2048 bytes", "Implemented size":"2048 bytes", "Number of banks":"1", "Bank width":"256 bits", "Bank depth":"64 words", "Number of replicates":"1", "Number of private copies":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}]}]}, {"type":"kernel", "id":357, "name":"inner_update_mm0", "children":[{"type":"bb", "id":358, "name":"inner_update_mm0.B0", "details":[{"type":"table", "Latency":"6"}]}, {"type":"bb", "id":359, "name":"inner_update_mm0.B1", "children":[{"type":"inst", "id":365, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":867}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"20", "Latency":"203", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":366, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":871}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"20", "Latency":"203", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":367, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":875}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"20", "Latency":"203", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":368, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":867}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_buffer", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":369, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":871}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"top_buffer", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":370, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":875}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"left_buffer", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":377, "name":"Loop Input", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":862}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"378"}]}, {"type":"inst", "id":378, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"231", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"231", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":360, "name":"inner_update_mm0.B2", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":361, "name":"inner_update_mm0.B3", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":362, "name":"inner_update_mm0.B4", "children":[{"type":"inst", "id":371, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":936}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":372, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":936}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"20", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":379, "name":"Loop Input", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":931}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"380"}]}, {"type":"inst", "id":380, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"22", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"22", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":363, "name":"inner_update_mm0.B5", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":364, "name":"inner_update_mm0.B6", "children":[{"type":"inst", "id":373, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":896}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"top_buffer", "Start Cycle":"6", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":374, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":904}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"left_buffer", "Start Cycle":"6", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":375, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":915}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"5", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":376, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":924}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_buffer", "Start Cycle":"60", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":381, "name":"Loop Input", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":883}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"382"}]}, {"type":"inst", "id":382, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"65", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"65", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":383, "name":"Local Memory", "children":[{"type":"memsys", "id":384, "name":"a_buffer", "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":856}]], "details":[{"type":"table", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Number of replicates":"1", "Number of private copies":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}, {"type":"memsys", "id":390, "name":"top_buffer", "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":857}]], "details":[{"type":"table", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Number of replicates":"1", "Number of private copies":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}, {"type":"memsys", "id":394, "name":"left_buffer", "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":858}]], "details":[{"type":"table", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Number of replicates":"1", "Number of private copies":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}]}]}, {"type":"kernel", "id":398, "name":"inner_update_mm1", "children":[{"type":"bb", "id":399, "name":"inner_update_mm1.B0", "details":[{"type":"table", "Latency":"6"}]}, {"type":"bb", "id":400, "name":"inner_update_mm1.B1", "children":[{"type":"inst", "id":406, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":969}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"20", "Latency":"203", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":407, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":973}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"20", "Latency":"203", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":408, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":977}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"20", "Latency":"203", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":409, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":969}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_buffer", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":410, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":973}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"top_buffer", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":411, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":977}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"left_buffer", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":418, "name":"Loop Input", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":964}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"419"}]}, {"type":"inst", "id":419, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"231", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"231", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":401, "name":"inner_update_mm1.B2", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":402, "name":"inner_update_mm1.B3", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":403, "name":"inner_update_mm1.B4", "children":[{"type":"inst", "id":412, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1038}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":413, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1038}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"20", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":420, "name":"Loop Input", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1033}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"421"}]}, {"type":"inst", "id":421, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"22", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"22", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":404, "name":"inner_update_mm1.B5", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":405, "name":"inner_update_mm1.B6", "children":[{"type":"inst", "id":414, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":998}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"top_buffer", "Start Cycle":"6", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":415, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1006}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"left_buffer", "Start Cycle":"6", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":416, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1017}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"5", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":417, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1026}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_buffer", "Start Cycle":"60", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":422, "name":"Loop Input", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":985}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"423"}]}, {"type":"inst", "id":423, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"65", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"65", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":424, "name":"Local Memory", "children":[{"type":"memsys", "id":425, "name":"a_buffer", "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":958}]], "details":[{"type":"table", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Number of replicates":"1", "Number of private copies":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}, {"type":"memsys", "id":431, "name":"top_buffer", "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":959}]], "details":[{"type":"table", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Number of replicates":"1", "Number of private copies":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}, {"type":"memsys", "id":435, "name":"left_buffer", "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":960}]], "details":[{"type":"table", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Number of replicates":"1", "Number of private copies":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}]}]}, {"type":"kernel", "id":439, "name":"inner_update_mm2", "children":[{"type":"bb", "id":440, "name":"inner_update_mm2.B0", "details":[{"type":"table", "Latency":"6"}]}, {"type":"bb", "id":441, "name":"inner_update_mm2.B1", "children":[{"type":"inst", "id":447, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1071}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"20", "Latency":"203", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":448, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1075}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"20", "Latency":"203", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":449, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1079}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"20", "Latency":"203", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":450, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1071}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_buffer", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":451, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1075}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"top_buffer", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":452, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1079}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"left_buffer", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":459, "name":"Loop Input", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1066}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"460"}]}, {"type":"inst", "id":460, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"231", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"231", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":442, "name":"inner_update_mm2.B2", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":443, "name":"inner_update_mm2.B3", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":444, "name":"inner_update_mm2.B4", "children":[{"type":"inst", "id":453, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1140}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":454, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1140}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"20", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":461, "name":"Loop Input", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1135}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"462"}]}, {"type":"inst", "id":462, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"22", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"22", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":445, "name":"inner_update_mm2.B5", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":446, "name":"inner_update_mm2.B6", "children":[{"type":"inst", "id":455, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1100}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"top_buffer", "Start Cycle":"6", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":456, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1108}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"left_buffer", "Start Cycle":"6", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":457, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1119}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"5", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":458, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1128}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_buffer", "Start Cycle":"60", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":463, "name":"Loop Input", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1087}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"464"}]}, {"type":"inst", "id":464, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"65", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"65", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":465, "name":"Local Memory", "children":[{"type":"memsys", "id":466, "name":"a_buffer", "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1060}]], "details":[{"type":"table", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Number of replicates":"1", "Number of private copies":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}, {"type":"memsys", "id":472, "name":"top_buffer", "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1061}]], "details":[{"type":"table", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Number of replicates":"1", "Number of private copies":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}, {"type":"memsys", "id":476, "name":"left_buffer", "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1062}]], "details":[{"type":"table", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Number of replicates":"1", "Number of private copies":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}]}]}, {"type":"kernel", "id":480, "name":"inner_update_mm3", "children":[{"type":"bb", "id":481, "name":"inner_update_mm3.B0", "details":[{"type":"table", "Latency":"6"}]}, {"type":"bb", "id":482, "name":"inner_update_mm3.B1", "children":[{"type":"inst", "id":488, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1173}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"20", "Latency":"203", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":489, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1177}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"20", "Latency":"203", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":490, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1181}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"20", "Latency":"203", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":491, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1173}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_buffer", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":492, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1177}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"top_buffer", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":493, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1181}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"left_buffer", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":500, "name":"Loop Input", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1168}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"501"}]}, {"type":"inst", "id":501, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"231", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"231", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":483, "name":"inner_update_mm3.B2", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":484, "name":"inner_update_mm3.B3", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":485, "name":"inner_update_mm3.B4", "children":[{"type":"inst", "id":494, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1242}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":495, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1242}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"20", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":502, "name":"Loop Input", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1237}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"503"}]}, {"type":"inst", "id":503, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"22", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"22", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":486, "name":"inner_update_mm3.B5", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":487, "name":"inner_update_mm3.B6", "children":[{"type":"inst", "id":496, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1202}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"top_buffer", "Start Cycle":"6", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":497, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1210}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"left_buffer", "Start Cycle":"6", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":498, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1221}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"5", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":499, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1230}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_buffer", "Start Cycle":"60", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":504, "name":"Loop Input", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1189}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"505"}]}, {"type":"inst", "id":505, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"65", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"65", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":506, "name":"Local Memory", "children":[{"type":"memsys", "id":507, "name":"a_buffer", "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1162}]], "details":[{"type":"table", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Number of replicates":"1", "Number of private copies":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}, {"type":"memsys", "id":513, "name":"top_buffer", "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1163}]], "details":[{"type":"table", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Number of replicates":"1", "Number of private copies":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}, {"type":"memsys", "id":517, "name":"left_buffer", "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1164}]], "details":[{"type":"table", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Number of replicates":"1", "Number of private copies":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}]}]}, {"type":"kernel", "id":521, "name":"inner_update_mm4", "children":[{"type":"bb", "id":522, "name":"inner_update_mm4.B0", "details":[{"type":"table", "Latency":"6"}]}, {"type":"bb", "id":523, "name":"inner_update_mm4.B1", "children":[{"type":"inst", "id":529, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1275}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"20", "Latency":"203", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":530, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1279}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"20", "Latency":"203", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":531, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1283}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"20", "Latency":"203", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":532, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1275}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_buffer", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":533, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1279}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"top_buffer", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":534, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1283}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"left_buffer", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":541, "name":"Loop Input", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1270}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"542"}]}, {"type":"inst", "id":542, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"231", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"231", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":524, "name":"inner_update_mm4.B2", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":525, "name":"inner_update_mm4.B3", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":526, "name":"inner_update_mm4.B4", "children":[{"type":"inst", "id":535, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1344}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"9", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":536, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1344}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"20", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":543, "name":"Loop Input", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1339}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"544"}]}, {"type":"inst", "id":544, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"22", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"22", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":527, "name":"inner_update_mm4.B5", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":528, "name":"inner_update_mm4.B6", "children":[{"type":"inst", "id":537, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1304}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"top_buffer", "Start Cycle":"6", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":538, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1312}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"left_buffer", "Start Cycle":"6", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":539, "name":"Load", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1323}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"a_buffer", "Start Cycle":"5", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":540, "name":"Store", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1332}]], "details":[{"type":"table", "Width":"2048 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"a_buffer", "Start Cycle":"60", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":545, "name":"Loop Input", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1291}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"546"}]}, {"type":"inst", "id":546, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"65", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"65", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":547, "name":"Local Memory", "children":[{"type":"memsys", "id":548, "name":"a_buffer", "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1264}]], "details":[{"type":"table", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Number of replicates":"1", "Number of private copies":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}, {"type":"memsys", "id":554, "name":"top_buffer", "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1265}]], "details":[{"type":"table", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Number of replicates":"1", "Number of private copies":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}, {"type":"memsys", "id":558, "name":"left_buffer", "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1266}]], "details":[{"type":"table", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"1", "Bank width":"2048 bits", "Bank depth":"4096 words", "Number of replicates":"1", "Number of private copies":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":37, "name":"DDR", "details":[{"type":"table", "Number of banks":"4"}]}]}, {"type":"channel", "id":29, "name":"ch_bottom_in", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":131}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"1"}]}, {"type":"channel", "id":15, "name":"ch_bottom_out", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":74}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"1"}]}, {"type":"channel", "id":45, "name":"ch_left_col_out", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":175}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"1"}]}, {"type":"channel", "id":13, "name":"ch_left_in", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":74}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"1"}]}, {"type":"channel", "id":48, "name":"ch_left_out", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":175}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"1"}]}, {"type":"channel", "id":17, "name":"ch_left_row_in", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":74}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"1"}]}, {"type":"channel", "id":7, "name":"ch_lu_col_out", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":74}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"1"}]}, {"type":"channel", "id":9, "name":"ch_lu_row_out", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":74}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"1"}]}, {"type":"channel", "id":43, "name":"ch_right_in", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":175}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"1"}]}, {"type":"channel", "id":19, "name":"ch_right_out", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":74}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"1"}]}, {"type":"channel", "id":21, "name":"ch_top_col_in", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":74}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"1"}]}, {"type":"channel", "id":11, "name":"ch_top_in", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":74}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"1"}]}, {"type":"channel", "id":34, "name":"ch_top_out", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":131}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"1"}]}, {"type":"channel", "id":31, "name":"ch_top_row_out", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":131}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"1"}]}], "links":[{"from":7, "to":6}, {"from":9, "to":8}, {"from":11, "to":10}, {"from":13, "to":12}, {"from":14, "to":15}, {"from":16, "to":17}, {"from":18, "to":19}, {"from":20, "to":21}, {"from":23, "to":22}, {"from":3, "to":22}, {"from":6, "to":23}, {"from":8, "to":23}, {"from":10, "to":23}, {"from":12, "to":23}, {"from":14, "to":23}, {"from":16, "to":23}, {"from":18, "to":23}, {"from":20, "to":23}, {"from":23, "to":5}, {"from":22, "to":6}, {"from":22, "to":8}, {"from":22, "to":10}, {"from":22, "to":12}, {"from":6, "to":14}, {"from":8, "to":14}, {"from":10, "to":14}, {"from":12, "to":14}, {"from":6, "to":16}, {"from":8, "to":16}, {"from":10, "to":16}, {"from":12, "to":16}, {"from":6, "to":18}, {"from":8, "to":18}, {"from":10, "to":18}, {"from":12, "to":18}, {"from":6, "to":20}, {"from":8, "to":20}, {"from":10, "to":20}, {"from":12, "to":20}, {"from":29, "to":28}, {"from":31, "to":30}, {"from":33, "to":34}, {"from":36, "to":35}, {"from":25, "to":35}, {"from":28, "to":36}, {"from":30, "to":36}, {"from":32, "to":36}, {"from":33, "to":36}, {"from":36, "to":27}, {"from":35, "to":28}, {"from":35, "to":30}, {"from":28, "to":32}, {"from":30, "to":32}, {"from":28, "to":33}, {"from":30, "to":33}, {"from":32, "to":37}, {"from":43, "to":42}, {"from":45, "to":44}, {"from":47, "to":48}, {"from":50, "to":49}, {"from":39, "to":49}, {"from":42, "to":50}, {"from":44, "to":50}, {"from":46, "to":50}, {"from":47, "to":50}, {"from":50, "to":41}, {"from":49, "to":42}, {"from":49, "to":44}, {"from":42, "to":46}, {"from":44, "to":46}, {"from":42, "to":47}, {"from":44, "to":47}, {"from":46, "to":37}, {"from":134, "to":7}, {"from":135, "to":9}, {"from":153, "to":67}, {"from":153, "to":106}, {"from":153, "to":126}, {"from":153, "to":136}, {"from":153, "to":68}, {"from":153, "to":107}, {"from":153, "to":127}, {"from":153, "to":69}, {"from":153, "to":108}, {"from":153, "to":128}, {"from":153, "to":70}, {"from":153, "to":109}, {"from":153, "to":129}, {"from":153, "to":71}, {"from":153, "to":110}, {"from":153, "to":130}, {"from":153, "to":72}, {"from":153, "to":111}, {"from":153, "to":131}, {"from":153, "to":73}, {"from":153, "to":112}, {"from":153, "to":132}, {"from":153, "to":74}, {"from":153, "to":113}, {"from":153, "to":133}, {"from":66, "to":153}, {"from":81, "to":153}, {"from":117, "to":153}, {"from":153, "to":125}, {"from":83, "to":153}, {"from":118, "to":153}, {"from":85, "to":153}, {"from":119, "to":153}, {"from":87, "to":153}, {"from":120, "to":153}, {"from":89, "to":153}, {"from":121, "to":153}, {"from":91, "to":153}, {"from":122, "to":153}, {"from":93, "to":153}, {"from":123, "to":153}, {"from":95, "to":153}, {"from":124, "to":153}, {"from":194, "to":105}, {"from":116, "to":194}, {"from":198, "to":114}, {"from":115, "to":198}, {"from":202, "to":76}, {"from":202, "to":78}, {"from":202, "to":77}, {"from":75, "to":202}, {"from":208, "to":80}, {"from":208, "to":82}, {"from":208, "to":84}, {"from":208, "to":86}, {"from":208, "to":88}, {"from":208, "to":90}, {"from":208, "to":92}, {"from":208, "to":94}, {"from":208, "to":96}, {"from":208, "to":97}, {"from":208, "to":98}, {"from":208, "to":99}, {"from":208, "to":100}, {"from":208, "to":101}, {"from":208, "to":102}, {"from":208, "to":103}, {"from":208, "to":104}, {"from":79, "to":208}, {"from":139, "to":53}, {"from":139, "to":138}, {"from":52, "to":138}, {"from":65, "to":139}, {"from":66, "to":139}, {"from":61, "to":55}, {"from":61, "to":140}, {"from":53, "to":140}, {"from":75, "to":141}, {"from":76, "to":141}, {"from":143, "to":142}, {"from":141, "to":142}, {"from":79, "to":143}, {"from":143, "to":144}, {"from":81, "to":145}, {"from":83, "to":145}, {"from":85, "to":145}, {"from":87, "to":145}, {"from":89, "to":145}, {"from":91, "to":145}, {"from":93, "to":145}, {"from":95, "to":145}, {"from":147, "to":146}, {"from":145, "to":146}, {"from":115, "to":147}, {"from":116, "to":147}, {"from":117, "to":147}, {"from":118, "to":147}, {"from":119, "to":147}, {"from":120, "to":147}, {"from":121, "to":147}, {"from":122, "to":147}, {"from":123, "to":147}, {"from":124, "to":147}, {"from":147, "to":60}, {"from":149, "to":61}, {"from":149, "to":148}, {"from":60, "to":148}, {"from":125, "to":149}, {"from":126, "to":149}, {"from":127, "to":149}, {"from":128, "to":149}, {"from":129, "to":149}, {"from":130, "to":149}, {"from":131, "to":149}, {"from":132, "to":149}, {"from":133, "to":149}, {"from":134, "to":149}, {"from":135, "to":149}, {"from":151, "to":150}, {"from":55, "to":150}, {"from":136, "to":151}, {"from":137, "to":151}, {"from":151, "to":64}, {"from":138, "to":65}, {"from":65, "to":66}, {"from":140, "to":67}, {"from":140, "to":68}, {"from":140, "to":69}, {"from":140, "to":70}, {"from":140, "to":71}, {"from":140, "to":72}, {"from":140, "to":73}, {"from":140, "to":74}, {"from":67, "to":75}, {"from":68, "to":75}, {"from":69, "to":75}, {"from":70, "to":75}, {"from":71, "to":75}, {"from":72, "to":75}, {"from":73, "to":75}, {"from":74, "to":75}, {"from":140, "to":76}, {"from":142, "to":77}, {"from":142, "to":78}, {"from":78, "to":79}, {"from":77, "to":79}, {"from":144, "to":80}, {"from":80, "to":81}, {"from":144, "to":82}, {"from":82, "to":83}, {"from":144, "to":84}, {"from":84, "to":85}, {"from":144, "to":86}, {"from":86, "to":87}, {"from":144, "to":88}, {"from":88, "to":89}, {"from":144, "to":90}, {"from":90, "to":91}, {"from":144, "to":92}, {"from":92, "to":93}, {"from":144, "to":94}, {"from":94, "to":95}, {"from":146, "to":96}, {"from":146, "to":97}, {"from":146, "to":98}, {"from":146, "to":99}, {"from":146, "to":100}, {"from":146, "to":101}, {"from":146, "to":102}, {"from":146, "to":103}, {"from":146, "to":104}, {"from":146, "to":105}, {"from":146, "to":106}, {"from":146, "to":107}, {"from":146, "to":108}, {"from":146, "to":109}, {"from":146, "to":110}, {"from":146, "to":111}, {"from":146, "to":112}, {"from":146, "to":113}, {"from":146, "to":114}, {"from":105, "to":115}, {"from":104, "to":115}, {"from":103, "to":115}, {"from":106, "to":115}, {"from":114, "to":115}, {"from":113, "to":115}, {"from":112, "to":115}, {"from":111, "to":115}, {"from":110, "to":115}, {"from":109, "to":115}, {"from":108, "to":115}, {"from":107, "to":115}, {"from":96, "to":115}, {"from":97, "to":115}, {"from":98, "to":115}, {"from":99, "to":115}, {"from":100, "to":115}, {"from":101, "to":115}, {"from":102, "to":115}, {"from":105, "to":116}, {"from":104, "to":116}, {"from":103, "to":116}, {"from":106, "to":116}, {"from":114, "to":116}, {"from":113, "to":116}, {"from":112, "to":116}, {"from":111, "to":116}, {"from":110, "to":116}, {"from":109, "to":116}, {"from":108, "to":116}, {"from":107, "to":116}, {"from":96, "to":116}, {"from":97, "to":116}, {"from":98, "to":116}, {"from":99, "to":116}, {"from":100, "to":116}, {"from":101, "to":116}, {"from":102, "to":116}, {"from":105, "to":117}, {"from":104, "to":117}, {"from":103, "to":117}, {"from":106, "to":117}, {"from":114, "to":117}, {"from":113, "to":117}, {"from":112, "to":117}, {"from":111, "to":117}, {"from":110, "to":117}, {"from":109, "to":117}, {"from":108, "to":117}, {"from":107, "to":117}, {"from":96, "to":117}, {"from":97, "to":117}, {"from":98, "to":117}, {"from":99, "to":117}, {"from":100, "to":117}, {"from":101, "to":117}, {"from":102, "to":117}, {"from":105, "to":118}, {"from":104, "to":118}, {"from":103, "to":118}, {"from":107, "to":118}, {"from":106, "to":118}, {"from":114, "to":118}, {"from":113, "to":118}, {"from":112, "to":118}, {"from":111, "to":118}, {"from":110, "to":118}, {"from":109, "to":118}, {"from":108, "to":118}, {"from":96, "to":118}, {"from":97, "to":118}, {"from":98, "to":118}, {"from":99, "to":118}, {"from":100, "to":118}, {"from":101, "to":118}, {"from":102, "to":118}, {"from":105, "to":119}, {"from":104, "to":119}, {"from":103, "to":119}, {"from":108, "to":119}, {"from":106, "to":119}, {"from":114, "to":119}, {"from":113, "to":119}, {"from":112, "to":119}, {"from":111, "to":119}, {"from":110, "to":119}, {"from":109, "to":119}, {"from":107, "to":119}, {"from":96, "to":119}, {"from":97, "to":119}, {"from":98, "to":119}, {"from":99, "to":119}, {"from":100, "to":119}, {"from":101, "to":119}, {"from":102, "to":119}, {"from":105, "to":120}, {"from":104, "to":120}, {"from":103, "to":120}, {"from":109, "to":120}, {"from":106, "to":120}, {"from":114, "to":120}, {"from":113, "to":120}, {"from":112, "to":120}, {"from":111, "to":120}, {"from":110, "to":120}, {"from":108, "to":120}, {"from":107, "to":120}, {"from":96, "to":120}, {"from":97, "to":120}, {"from":98, "to":120}, {"from":99, "to":120}, {"from":100, "to":120}, {"from":101, "to":120}, {"from":102, "to":120}, {"from":105, "to":121}, {"from":104, "to":121}, {"from":103, "to":121}, {"from":110, "to":121}, {"from":106, "to":121}, {"from":114, "to":121}, {"from":113, "to":121}, {"from":112, "to":121}, {"from":111, "to":121}, {"from":109, "to":121}, {"from":108, "to":121}, {"from":107, "to":121}, {"from":96, "to":121}, {"from":97, "to":121}, {"from":98, "to":121}, {"from":99, "to":121}, {"from":100, "to":121}, {"from":101, "to":121}, {"from":102, "to":121}, {"from":105, "to":122}, {"from":104, "to":122}, {"from":103, "to":122}, {"from":111, "to":122}, {"from":106, "to":122}, {"from":114, "to":122}, {"from":113, "to":122}, {"from":112, "to":122}, {"from":110, "to":122}, {"from":109, "to":122}, {"from":108, "to":122}, {"from":107, "to":122}, {"from":96, "to":122}, {"from":97, "to":122}, {"from":98, "to":122}, {"from":99, "to":122}, {"from":100, "to":122}, {"from":101, "to":122}, {"from":102, "to":122}, {"from":105, "to":123}, {"from":104, "to":123}, {"from":103, "to":123}, {"from":112, "to":123}, {"from":106, "to":123}, {"from":114, "to":123}, {"from":113, "to":123}, {"from":111, "to":123}, {"from":110, "to":123}, {"from":109, "to":123}, {"from":108, "to":123}, {"from":107, "to":123}, {"from":96, "to":123}, {"from":97, "to":123}, {"from":98, "to":123}, {"from":99, "to":123}, {"from":100, "to":123}, {"from":101, "to":123}, {"from":102, "to":123}, {"from":105, "to":124}, {"from":104, "to":124}, {"from":103, "to":124}, {"from":113, "to":124}, {"from":106, "to":124}, {"from":114, "to":124}, {"from":112, "to":124}, {"from":111, "to":124}, {"from":110, "to":124}, {"from":109, "to":124}, {"from":108, "to":124}, {"from":107, "to":124}, {"from":96, "to":124}, {"from":97, "to":124}, {"from":98, "to":124}, {"from":99, "to":124}, {"from":100, "to":124}, {"from":101, "to":124}, {"from":102, "to":124}, {"from":148, "to":125}, {"from":148, "to":126}, {"from":148, "to":127}, {"from":148, "to":128}, {"from":148, "to":129}, {"from":148, "to":130}, {"from":148, "to":131}, {"from":148, "to":132}, {"from":148, "to":133}, {"from":125, "to":134}, {"from":126, "to":134}, {"from":127, "to":134}, {"from":128, "to":134}, {"from":129, "to":134}, {"from":130, "to":134}, {"from":131, "to":134}, {"from":132, "to":134}, {"from":133, "to":134}, {"from":125, "to":135}, {"from":126, "to":135}, {"from":127, "to":135}, {"from":128, "to":135}, {"from":129, "to":135}, {"from":130, "to":135}, {"from":131, "to":135}, {"from":132, "to":135}, {"from":133, "to":135}, {"from":150, "to":136}, {"from":136, "to":137}, {"from":37, "to":65}, {"from":137, "to":37}, {"from":21, "to":243}, {"from":249, "to":31}, {"from":265, "to":244}, {"from":265, "to":252}, {"from":265, "to":254}, {"from":241, "to":265}, {"from":247, "to":265}, {"from":253, "to":265}, {"from":271, "to":250}, {"from":245, "to":271}, {"from":275, "to":251}, {"from":246, "to":275}, {"from":257, "to":230}, {"from":257, "to":256}, {"from":229, "to":256}, {"from":240, "to":257}, {"from":241, "to":257}, {"from":237, "to":232}, {"from":237, "to":233}, {"from":230, "to":233}, {"from":259, "to":234}, {"from":259, "to":258}, {"from":233, "to":258}, {"from":242, "to":259}, {"from":243, "to":259}, {"from":245, "to":259}, {"from":246, "to":259}, {"from":247, "to":259}, {"from":248, "to":259}, {"from":249, "to":259}, {"from":261, "to":260}, {"from":234, "to":260}, {"from":253, "to":261}, {"from":261, "to":237}, {"from":263, "to":262}, {"from":232, "to":262}, {"from":254, "to":263}, {"from":255, "to":263}, {"from":263, "to":239}, {"from":256, "to":240}, {"from":240, "to":241}, {"from":258, "to":242}, {"from":258, "to":243}, {"from":242, "to":244}, {"from":243, "to":244}, {"from":242, "to":245}, {"from":243, "to":245}, {"from":244, "to":246}, {"from":244, "to":247}, {"from":245, "to":248}, {"from":246, "to":248}, {"from":247, "to":248}, {"from":245, "to":249}, {"from":246, "to":249}, {"from":247, "to":249}, {"from":260, "to":250}, {"from":260, "to":251}, {"from":260, "to":252}, {"from":250, "to":253}, {"from":251, "to":253}, {"from":252, "to":253}, {"from":262, "to":254}, {"from":254, "to":255}, {"from":255, "to":37}, {"from":248, "to":37}, {"from":37, "to":240}, {"from":37, "to":242}, {"from":17, "to":294}, {"from":305, "to":45}, {"from":292, "to":328}, {"from":328, "to":295}, {"from":310, "to":328}, {"from":328, "to":296}, {"from":328, "to":309}, {"from":328, "to":317}, {"from":328, "to":297}, {"from":312, "to":328}, {"from":328, "to":298}, {"from":328, "to":311}, {"from":328, "to":299}, {"from":314, "to":328}, {"from":328, "to":300}, {"from":328, "to":313}, {"from":328, "to":301}, {"from":316, "to":328}, {"from":328, "to":302}, {"from":328, "to":315}, {"from":349, "to":308}, {"from":304, "to":349}, {"from":353, "to":307}, {"from":303, "to":353}, {"from":320, "to":281}, {"from":320, "to":319}, {"from":280, "to":319}, {"from":291, "to":320}, {"from":292, "to":320}, {"from":288, "to":283}, {"from":288, "to":284}, {"from":281, "to":284}, {"from":322, "to":285}, {"from":322, "to":321}, {"from":284, "to":321}, {"from":293, "to":322}, {"from":294, "to":322}, {"from":303, "to":322}, {"from":304, "to":322}, {"from":305, "to":322}, {"from":306, "to":322}, {"from":324, "to":323}, {"from":285, "to":323}, {"from":310, "to":324}, {"from":312, "to":324}, {"from":314, "to":324}, {"from":316, "to":324}, {"from":324, "to":288}, {"from":326, "to":325}, {"from":283, "to":325}, {"from":317, "to":326}, {"from":318, "to":326}, {"from":326, "to":290}, {"from":319, "to":291}, {"from":291, "to":292}, {"from":321, "to":293}, {"from":321, "to":294}, {"from":293, "to":295}, {"from":294, "to":295}, {"from":293, "to":296}, {"from":294, "to":296}, {"from":293, "to":297}, {"from":294, "to":297}, {"from":293, "to":298}, {"from":294, "to":298}, {"from":293, "to":299}, {"from":294, "to":299}, {"from":293, "to":300}, {"from":294, "to":300}, {"from":293, "to":301}, {"from":294, "to":301}, {"from":293, "to":302}, {"from":294, "to":302}, {"from":295, "to":303}, {"from":296, "to":303}, {"from":297, "to":303}, {"from":298, "to":303}, {"from":299, "to":303}, {"from":300, "to":303}, {"from":301, "to":303}, {"from":302, "to":303}, {"from":293, "to":304}, {"from":294, "to":304}, {"from":303, "to":305}, {"from":304, "to":305}, {"from":303, "to":306}, {"from":304, "to":306}, {"from":323, "to":307}, {"from":323, "to":308}, {"from":323, "to":309}, {"from":307, "to":310}, {"from":308, "to":310}, {"from":309, "to":310}, {"from":323, "to":311}, {"from":307, "to":312}, {"from":308, "to":312}, {"from":311, "to":312}, {"from":323, "to":313}, {"from":307, "to":314}, {"from":308, "to":314}, {"from":313, "to":314}, {"from":323, "to":315}, {"from":307, "to":316}, {"from":308, "to":316}, {"from":315, "to":316}, {"from":325, "to":317}, {"from":317, "to":318}, {"from":306, "to":37}, {"from":318, "to":37}, {"from":37, "to":291}, {"from":37, "to":293}, {"from":384, "to":371}, {"from":384, "to":375}, {"from":368, "to":384}, {"from":376, "to":384}, {"from":390, "to":373}, {"from":369, "to":390}, {"from":394, "to":374}, {"from":370, "to":394}, {"from":378, "to":377}, {"from":358, "to":377}, {"from":365, "to":378}, {"from":366, "to":378}, {"from":367, "to":378}, {"from":368, "to":378}, {"from":369, "to":378}, {"from":370, "to":378}, {"from":378, "to":360}, {"from":382, "to":361}, {"from":380, "to":379}, {"from":361, "to":379}, {"from":371, "to":380}, {"from":372, "to":380}, {"from":380, "to":363}, {"from":382, "to":381}, {"from":360, "to":381}, {"from":376, "to":382}, {"from":377, "to":365}, {"from":377, "to":366}, {"from":377, "to":367}, {"from":365, "to":368}, {"from":366, "to":368}, {"from":367, "to":368}, {"from":365, "to":369}, {"from":366, "to":369}, {"from":367, "to":369}, {"from":365, "to":370}, {"from":366, "to":370}, {"from":367, "to":370}, {"from":379, "to":371}, {"from":371, "to":372}, {"from":381, "to":373}, {"from":381, "to":374}, {"from":381, "to":375}, {"from":373, "to":376}, {"from":374, "to":376}, {"from":375, "to":376}, {"from":37, "to":365}, {"from":37, "to":367}, {"from":372, "to":37}, {"from":37, "to":366}, {"from":425, "to":412}, {"from":425, "to":416}, {"from":409, "to":425}, {"from":417, "to":425}, {"from":431, "to":414}, {"from":410, "to":431}, {"from":435, "to":415}, {"from":411, "to":435}, {"from":419, "to":418}, {"from":399, "to":418}, {"from":406, "to":419}, {"from":407, "to":419}, {"from":408, "to":419}, {"from":409, "to":419}, {"from":410, "to":419}, {"from":411, "to":419}, {"from":419, "to":401}, {"from":423, "to":402}, {"from":421, "to":420}, {"from":402, "to":420}, {"from":412, "to":421}, {"from":413, "to":421}, {"from":421, "to":404}, {"from":423, "to":422}, {"from":401, "to":422}, {"from":417, "to":423}, {"from":418, "to":406}, {"from":418, "to":407}, {"from":418, "to":408}, {"from":406, "to":409}, {"from":407, "to":409}, {"from":408, "to":409}, {"from":406, "to":410}, {"from":407, "to":410}, {"from":408, "to":410}, {"from":406, "to":411}, {"from":407, "to":411}, {"from":408, "to":411}, {"from":420, "to":412}, {"from":412, "to":413}, {"from":422, "to":414}, {"from":422, "to":415}, {"from":422, "to":416}, {"from":414, "to":417}, {"from":415, "to":417}, {"from":416, "to":417}, {"from":37, "to":407}, {"from":413, "to":37}, {"from":37, "to":406}, {"from":37, "to":408}, {"from":466, "to":457}, {"from":466, "to":453}, {"from":450, "to":466}, {"from":458, "to":466}, {"from":472, "to":455}, {"from":451, "to":472}, {"from":476, "to":456}, {"from":452, "to":476}, {"from":460, "to":459}, {"from":440, "to":459}, {"from":447, "to":460}, {"from":448, "to":460}, {"from":449, "to":460}, {"from":450, "to":460}, {"from":451, "to":460}, {"from":452, "to":460}, {"from":460, "to":442}, {"from":464, "to":443}, {"from":462, "to":461}, {"from":443, "to":461}, {"from":453, "to":462}, {"from":454, "to":462}, {"from":462, "to":445}, {"from":464, "to":463}, {"from":442, "to":463}, {"from":458, "to":464}, {"from":459, "to":447}, {"from":459, "to":448}, {"from":459, "to":449}, {"from":447, "to":450}, {"from":448, "to":450}, {"from":449, "to":450}, {"from":447, "to":451}, {"from":448, "to":451}, {"from":449, "to":451}, {"from":447, "to":452}, {"from":448, "to":452}, {"from":449, "to":452}, {"from":461, "to":453}, {"from":453, "to":454}, {"from":463, "to":455}, {"from":463, "to":456}, {"from":463, "to":457}, {"from":455, "to":458}, {"from":456, "to":458}, {"from":457, "to":458}, {"from":37, "to":447}, {"from":37, "to":449}, {"from":454, "to":37}, {"from":37, "to":448}, {"from":507, "to":494}, {"from":507, "to":498}, {"from":491, "to":507}, {"from":499, "to":507}, {"from":513, "to":496}, {"from":492, "to":513}, {"from":517, "to":497}, {"from":493, "to":517}, {"from":501, "to":500}, {"from":481, "to":500}, {"from":488, "to":501}, {"from":489, "to":501}, {"from":490, "to":501}, {"from":491, "to":501}, {"from":492, "to":501}, {"from":493, "to":501}, {"from":501, "to":483}, {"from":505, "to":484}, {"from":503, "to":502}, {"from":484, "to":502}, {"from":494, "to":503}, {"from":495, "to":503}, {"from":503, "to":486}, {"from":505, "to":504}, {"from":483, "to":504}, {"from":499, "to":505}, {"from":500, "to":488}, {"from":500, "to":489}, {"from":500, "to":490}, {"from":488, "to":491}, {"from":489, "to":491}, {"from":490, "to":491}, {"from":488, "to":492}, {"from":489, "to":492}, {"from":490, "to":492}, {"from":488, "to":493}, {"from":489, "to":493}, {"from":490, "to":493}, {"from":502, "to":494}, {"from":494, "to":495}, {"from":504, "to":496}, {"from":504, "to":497}, {"from":504, "to":498}, {"from":496, "to":499}, {"from":497, "to":499}, {"from":498, "to":499}, {"from":37, "to":488}, {"from":37, "to":489}, {"from":495, "to":37}, {"from":37, "to":490}, {"from":548, "to":539}, {"from":548, "to":535}, {"from":532, "to":548}, {"from":540, "to":548}, {"from":554, "to":537}, {"from":533, "to":554}, {"from":558, "to":538}, {"from":534, "to":558}, {"from":542, "to":541}, {"from":522, "to":541}, {"from":529, "to":542}, {"from":530, "to":542}, {"from":531, "to":542}, {"from":532, "to":542}, {"from":533, "to":542}, {"from":534, "to":542}, {"from":542, "to":524}, {"from":546, "to":525}, {"from":544, "to":543}, {"from":525, "to":543}, {"from":535, "to":544}, {"from":536, "to":544}, {"from":544, "to":527}, {"from":546, "to":545}, {"from":524, "to":545}, {"from":540, "to":546}, {"from":541, "to":529}, {"from":541, "to":530}, {"from":541, "to":531}, {"from":529, "to":532}, {"from":530, "to":532}, {"from":531, "to":532}, {"from":529, "to":533}, {"from":530, "to":533}, {"from":531, "to":533}, {"from":529, "to":534}, {"from":530, "to":534}, {"from":531, "to":534}, {"from":543, "to":535}, {"from":535, "to":536}, {"from":545, "to":537}, {"from":545, "to":538}, {"from":545, "to":539}, {"from":537, "to":540}, {"from":538, "to":540}, {"from":539, "to":540}, {"from":37, "to":530}, {"from":536, "to":37}, {"from":37, "to":529}, {"from":37, "to":531}]};
var loopsJSON={"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: network_layer_bottomright", "data":["", "", ""], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":74}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"network_layer_bottomright.B1", "data":["Yes", "~1", "4"], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":79}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"88"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"89"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"94"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"100"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"119"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"108"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"116"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"111"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":81}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[]}]}]}, {"name":"Kernel: network_layer_top", "data":["", "", ""], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":131}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"network_layer_top.B1", "data":["Yes", "~1", "4"], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":138}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"150"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"146"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"158"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"163"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":140}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":157}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}, {"name":"Kernel: network_layer_left", "data":["", "", ""], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":175}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"network_layer_left.B1", "data":["Yes", "~1", "4"], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":182}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"195"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"190"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"203"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"208"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":184}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":202}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}, {"name":"Kernel: lu", "data":["", "", ""], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":389}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"lu.B2", "data":["Yes", "~1", "4"], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":404}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"409"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":405}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":406}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":408}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}, {"name":"lu.B4", "data":["No", "n/a", "n/a"], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":418}]], "details":[{"type":"brief", "text":"Pipelining disabled"}, {"type":"text", "text":"Loop not pipelined due to:", "details":[{"type":"text", "text":"Loop annotated with #pragma disable_loop_pipelining."}]}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: 1 due to not being pipelined"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":232}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":241}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":426}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":428}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":439}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":441}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":446}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":450}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"lu.B7", "data":["Yes", "1", "4"], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":460}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Additional dependency due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"504"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"539"}]}]}, {"type":"text", "text":"Additional dependency due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"512"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"546"}]}]}, {"type":"text", "text":"Additional dependency due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"512"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"546"}]}]}, {"type":"text", "text":"Additional dependency due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"512"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"546"}]}]}, {"type":"text", "text":"Additional dependency due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"512"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"546"}]}]}, {"type":"text", "text":"Additional dependency due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"512"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"546"}]}]}, {"type":"text", "text":"Additional dependency due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"512"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"546"}]}]}, {"type":"text", "text":"Additional dependency due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"512"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"546"}]}]}, {"type":"text", "text":"Additional dependency due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"512"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"546"}]}]}, {"type":"text", "text":"Additional dependency due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"519"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"533"}]}]}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":297}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":299}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":306}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":308}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":318}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":324}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":330}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":338}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":340}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":349}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":352}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":358}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":368}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":370}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":377}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":379}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":489}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":496}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":503}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":509}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":511}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":518}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":532}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":538}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":543}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":545}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"lu.B10", "data":["Yes", "~1", "4"], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":554}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"562"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"563"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":558}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"lu.B5", "data":["Yes", "1", "4"], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":252}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":258}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":264}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"lu.B11", "data":["Yes", "~1", "4"], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":569}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"574"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":570}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":571}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":573}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}, {"name":"Kernel: top_update", "data":["", "", ""], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":587}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"top_update.B2", "data":["Yes", "~1", "4"], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":600}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"605"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":601}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":602}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":604}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}, {"name":"top_update.B4", "data":["No", "n/a", "n/a"], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":614}]], "details":[{"type":"brief", "text":"Pipelining disabled"}, {"type":"text", "text":"Loop not pipelined due to:", "details":[{"type":"text", "text":"Loop annotated with #pragma disable_loop_pipelining."}]}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: 1 due to not being pipelined"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"top_update.B6", "data":["Yes", "~1", "4"], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":623}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"648"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"637"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"641"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"672"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":630}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":640}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":647}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":655}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":662}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":669}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":675}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":681}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"top_update.B7", "data":["Yes", "1", "4"], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":688}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":690}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":693}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":697}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":699}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}, {"name":"top_update.B9", "data":["Yes", "~1", "4"], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":709}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"714"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":710}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":711}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":713}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}, {"name":"Kernel: left_update", "data":["", "", ""], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":727}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"left_update.B2", "data":["Yes", "~1", "4"], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":739}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"744"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":740}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":741}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":743}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}, {"name":"left_update.B4", "data":["No", "n/a", "n/a"], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":753}]], "details":[{"type":"brief", "text":"Pipelining disabled"}, {"type":"text", "text":"Loop not pipelined due to:", "details":[{"type":"text", "text":"Loop annotated with #pragma disable_loop_pipelining."}]}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: 1 due to not being pipelined"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"left_update.B6", "data":["Yes", "~1", "4"], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":761}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"794"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"783"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"776"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"787"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":765}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":772}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":786}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":793}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":798}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"left_update.B7", "data":["Yes", "1", "4"], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":807}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":810}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":813}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":817}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":819}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}, {"name":"left_update.B9", "data":["Yes", "~1", "4"], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":829}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"834"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":830}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":831}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":833}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}, {"name":"Kernel: inner_update_mm0", "data":["", "", ""], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":848}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"inner_update_mm0.B1", "data":["Yes", "~1", "4"], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":862}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"867"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"871"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"875"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":863}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":864}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":866}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":870}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":874}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}, {"name":"inner_update_mm0.B6", "data":["Yes", "1", "4"], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":883}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Additional dependency due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"915"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"924"}]}]}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":893}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":895}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":901}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":903}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":910}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":912}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":914}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":921}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":923}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"inner_update_mm0.B4", "data":["Yes", "~1", "4"], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":931}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"936"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":932}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":933}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":935}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}, {"name":"Kernel: inner_update_mm1", "data":["", "", ""], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":950}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"inner_update_mm1.B1", "data":["Yes", "~1", "4"], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":964}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"969"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"973"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"977"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":965}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":966}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":968}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":972}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":976}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}, {"name":"inner_update_mm1.B6", "data":["Yes", "1", "4"], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":985}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Additional dependency due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"1017"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"1026"}]}]}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":995}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":997}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1003}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1005}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1012}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1014}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1016}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1023}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1025}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"inner_update_mm1.B4", "data":["Yes", "~1", "4"], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1033}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"1038"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1034}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1035}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1037}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}, {"name":"Kernel: inner_update_mm2", "data":["", "", ""], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1052}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"inner_update_mm2.B1", "data":["Yes", "~1", "4"], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1066}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"1071"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"1075"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"1079"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1067}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1068}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1070}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1074}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1078}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}, {"name":"inner_update_mm2.B6", "data":["Yes", "1", "4"], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1087}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Additional dependency due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"1119"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"1128"}]}]}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1097}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1099}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1105}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1107}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1114}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1116}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1118}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1125}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1127}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"inner_update_mm2.B4", "data":["Yes", "~1", "4"], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1135}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"1140"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1136}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1137}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1139}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}, {"name":"Kernel: inner_update_mm3", "data":["", "", ""], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1154}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"inner_update_mm3.B1", "data":["Yes", "~1", "4"], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1168}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"1173"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"1177"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"1181"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1169}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1170}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1172}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1176}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1180}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}, {"name":"inner_update_mm3.B6", "data":["Yes", "1", "4"], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1189}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Additional dependency due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"1221"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"1230"}]}]}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1199}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1201}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1207}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1209}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1216}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1218}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1220}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1227}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1229}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"inner_update_mm3.B4", "data":["Yes", "~1", "4"], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1237}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"1242"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1238}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1239}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1241}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}, {"name":"Kernel: inner_update_mm4", "data":["", "", ""], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1256}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"inner_update_mm4.B1", "data":["Yes", "~1", "4"], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1270}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"1275"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"1279"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"1283"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1271}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1272}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1274}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1278}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1282}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}, {"name":"inner_update_mm4.B6", "data":["Yes", "1", "4"], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1291}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Additional dependency due to memory dependency:", "details":[{"type":"text", "text":"From: Load Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"1323"}]}, {"type":"text", "text":"To: Store Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"1332"}]}]}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1301}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1303}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1309}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1311}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1318}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1320}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1322}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1329}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1331}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"inner_update_mm4.B4", "data":["Yes", "~1", "4"], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1339}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instruction:", "details":[{"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":"1344"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1340}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1341}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"hpl_torus_IEC_replicated_intel.cl", "line":1343}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}]};
var loop_attrJSON={"name":"loop_attributes", "id":4294967295, "nodes":[{"name":"network_layer_bottomright", "id":1435835328, "clk":"No", "fmax":"480.00", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":75}]], "type":"kernel", "children":[{"name":"network_layer_bottomright.B0", "id":1435879760, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"6.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"network_layer_bottomright.B1", "id":1435885696, "af":"480.00", "br":"1", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"1", "lt":"15.000000", "mi":"1", "pl":"Yes", "tc":"512", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":79}]], "type":"loop"}, {"name":"network_layer_bottomright.B2", "id":1435892016, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}, {"name":"network_layer_top", "id":1466527216, "clk":"No", "fmax":"480.00", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":133}]], "type":"kernel", "children":[{"name":"network_layer_top.B0", "id":1435892096, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"6.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"network_layer_top.B1", "id":1435714464, "af":"480.00", "br":"1", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"1", "lt":"19.000000", "mi":"1", "pl":"Yes", "tc":"512", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":138}]], "type":"loop"}, {"name":"network_layer_top.B2", "id":1435714816, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}, {"name":"network_layer_left", "id":1472806656, "clk":"No", "fmax":"480.00", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":177}]], "type":"kernel", "children":[{"name":"network_layer_left.B0", "id":1435714896, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"6.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"network_layer_left.B1", "id":1436325328, "af":"480.00", "br":"1", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"1", "lt":"19.000000", "mi":"1", "pl":"Yes", "tc":"512", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":182}]], "type":"loop"}, {"name":"network_layer_left.B2", "id":1436326048, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}, {"name":"lu", "id":1484228928, "clk":"No", "fmax":"480.00", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":392}]], "type":"kernel", "children":[{"name":"lu.B0", "id":1436326128, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"6.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"lu.B2", "id":1436232576, "af":"480.00", "br":"1", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"1", "lt":"214.000000", "mi":"1", "pl":"Yes", "tc":"64", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":404}]], "type":"loop"}, {"name":"lu.B1", "id":1436232224, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"lu.B4", "id":1436232736, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"n/a", "ll":"1", "lt":"53.000000", "mi":"n/a", "pl":"No", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: disabled.", "details":[{"type":"text", "text":"Hyper-Optimized loop structure is disabled due to loop not pipelined"}]}], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":418}]], "type":"loop", "children":[{"name":"lu.B5", "id":1436232816, "af":"480.00", "br":"1", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"2", "lt":"21.000000", "mi":"1", "pl":"Yes", "tc":"8", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":252}]], "type":"loop"}, {"name":"lu.B6", "id":1436232896, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"2", "lt":"11.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"lu.B7", "id":1436232976, "af":"480.00", "br":"1", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"2", "lt":"35.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":460}]], "type":"loop"}, {"name":"lu.B8", "id":1436233056, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"2", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"lu.B10", "id":1436233216, "af":"480.00", "br":"1", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"2", "lt":"19.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":554}]], "type":"loop"}]}, {"name":"lu.B9", "id":1436233136, "af":"480.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"6.000000", "mi":"n/a", "pl":"Yes", "tc":"512", "tn":"1", "type":"bb"}, {"name":"lu.B3", "id":1436232656, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"lu.B11", "id":1436233296, "af":"480.00", "br":"1", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"1", "lt":"22.000000", "mi":"1", "pl":"Yes", "tc":"64", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":569}]], "type":"loop"}, {"name":"lu.B12", "id":1436233376, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}, {"name":"top_update", "id":1525056032, "clk":"No", "fmax":"480.00", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":592}]], "type":"kernel", "children":[{"name":"top_update.B0", "id":1436233456, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"6.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"top_update.B2", "id":1436391120, "af":"480.00", "br":"1", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"1", "lt":"230.000000", "mi":"1", "pl":"Yes", "tc":"64", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":600}]], "type":"loop"}, {"name":"top_update.B1", "id":1436944272, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"5.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"top_update.B4", "id":1436414256, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"n/a", "ll":"1", "lt":"8.000000", "mi":"n/a", "pl":"No", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: disabled.", "details":[{"type":"text", "text":"Hyper-Optimized loop structure is disabled due to loop not pipelined"}]}], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":614}]], "type":"loop", "children":[{"name":"top_update.B6", "id":1436414416, "af":"480.00", "br":"1", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"2", "lt":"233.000000", "mi":"1", "pl":"Yes", "tc":"64", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":623}]], "type":"loop"}, {"name":"top_update.B5", "id":1436414336, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"2", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"top_update.B7", "id":1436414496, "af":"480.00", "br":"1", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"2", "lt":"22.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":688}]], "type":"loop"}]}, {"name":"top_update.B8", "id":1436414576, "af":"480.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"6.000000", "mi":"n/a", "pl":"Yes", "tc":"512", "tn":"1", "type":"bb"}, {"name":"top_update.B3", "id":1436414176, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"top_update.B9", "id":1436414656, "af":"480.00", "br":"1", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"1", "lt":"22.000000", "mi":"1", "pl":"Yes", "tc":"64", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":709}]], "type":"loop"}, {"name":"top_update.B10", "id":1436414736, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}, {"name":"left_update", "id":1530132144, "clk":"No", "fmax":"480.00", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":732}]], "type":"kernel", "children":[{"name":"left_update.B0", "id":1436414816, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"6.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"left_update.B2", "id":1436399728, "af":"480.00", "br":"1", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"1", "lt":"230.000000", "mi":"1", "pl":"Yes", "tc":"64", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":739}]], "type":"loop"}, {"name":"left_update.B1", "id":1437968816, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"5.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"left_update.B4", "id":1436399888, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"n/a", "ll":"1", "lt":"8.000000", "mi":"n/a", "pl":"No", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: disabled.", "details":[{"type":"text", "text":"Hyper-Optimized loop structure is disabled due to loop not pipelined"}]}], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":753}]], "type":"loop", "children":[{"name":"left_update.B6", "id":1436400048, "af":"480.00", "br":"1", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"2", "lt":"230.000000", "mi":"1", "pl":"Yes", "tc":"64", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":761}]], "type":"loop"}, {"name":"left_update.B5", "id":1436399968, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"2", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"left_update.B7", "id":1436400128, "af":"480.00", "br":"1", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"2", "lt":"22.000000", "mi":"1", "pl":"Yes", "tc":"64", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":807}]], "type":"loop"}]}, {"name":"left_update.B8", "id":1436400208, "af":"480.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"6.000000", "mi":"n/a", "pl":"Yes", "tc":"512", "tn":"1", "type":"bb"}, {"name":"left_update.B3", "id":1436399808, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"left_update.B9", "id":1436400288, "af":"480.00", "br":"1", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"1", "lt":"22.000000", "mi":"1", "pl":"Yes", "tc":"64", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":829}]], "type":"loop"}, {"name":"left_update.B10", "id":1436400368, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}, {"name":"inner_update_mm0", "id":1523990416, "clk":"No", "fmax":"480.00", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":853}]], "type":"kernel", "children":[{"name":"inner_update_mm0.B0", "id":1436400448, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"6.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"inner_update_mm0.B1", "id":1437633232, "af":"480.00", "br":"1", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"1", "lt":"231.000000", "mi":"1", "pl":"Yes", "tc":"64", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":862}]], "type":"loop"}, {"name":"inner_update_mm0.B2", "id":1437634864, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"inner_update_mm0.B6", "id":1437635184, "af":"480.00", "br":"1", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"1", "lt":"65.000000", "mi":"1", "pl":"Yes", "tc":"262144", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":883}]], "type":"loop"}, {"name":"inner_update_mm0.B3", "id":1437634944, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"inner_update_mm0.B4", "id":1437635024, "af":"480.00", "br":"1", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"1", "lt":"22.000000", "mi":"1", "pl":"Yes", "tc":"64", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":931}]], "type":"loop"}, {"name":"inner_update_mm0.B5", "id":1437635104, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}, {"name":"inner_update_mm1", "id":1531103488, "clk":"No", "fmax":"480.00", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":955}]], "type":"kernel", "children":[{"name":"inner_update_mm1.B0", "id":1437635264, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"6.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"inner_update_mm1.B1", "id":1438972016, "af":"480.00", "br":"1", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"1", "lt":"231.000000", "mi":"1", "pl":"Yes", "tc":"64", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":964}]], "type":"loop"}, {"name":"inner_update_mm1.B2", "id":1438973296, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"inner_update_mm1.B6", "id":1438973616, "af":"480.00", "br":"1", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"1", "lt":"65.000000", "mi":"1", "pl":"Yes", "tc":"262144", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":985}]], "type":"loop"}, {"name":"inner_update_mm1.B3", "id":1438973376, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"inner_update_mm1.B4", "id":1438973456, "af":"480.00", "br":"1", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"1", "lt":"22.000000", "mi":"1", "pl":"Yes", "tc":"64", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1033}]], "type":"loop"}, {"name":"inner_update_mm1.B5", "id":1438973536, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}, {"name":"inner_update_mm2", "id":1523578160, "clk":"No", "fmax":"480.00", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1057}]], "type":"kernel", "children":[{"name":"inner_update_mm2.B0", "id":1438973696, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"6.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"inner_update_mm2.B1", "id":1436135104, "af":"480.00", "br":"1", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"1", "lt":"231.000000", "mi":"1", "pl":"Yes", "tc":"64", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1066}]], "type":"loop"}, {"name":"inner_update_mm2.B2", "id":1436136384, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"inner_update_mm2.B6", "id":1436136704, "af":"480.00", "br":"1", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"1", "lt":"65.000000", "mi":"1", "pl":"Yes", "tc":"262144", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1087}]], "type":"loop"}, {"name":"inner_update_mm2.B3", "id":1436136464, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"inner_update_mm2.B4", "id":1436136544, "af":"480.00", "br":"1", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"1", "lt":"22.000000", "mi":"1", "pl":"Yes", "tc":"64", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1135}]], "type":"loop"}, {"name":"inner_update_mm2.B5", "id":1436136624, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}, {"name":"inner_update_mm3", "id":1756179776, "clk":"No", "fmax":"480.00", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1159}]], "type":"kernel", "children":[{"name":"inner_update_mm3.B0", "id":1436136784, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"6.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"inner_update_mm3.B1", "id":1440372672, "af":"480.00", "br":"1", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"1", "lt":"231.000000", "mi":"1", "pl":"Yes", "tc":"64", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1168}]], "type":"loop"}, {"name":"inner_update_mm3.B2", "id":1440374480, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"inner_update_mm3.B6", "id":1440374800, "af":"480.00", "br":"1", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"1", "lt":"65.000000", "mi":"1", "pl":"Yes", "tc":"262144", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1189}]], "type":"loop"}, {"name":"inner_update_mm3.B3", "id":1440374560, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"inner_update_mm3.B4", "id":1440374640, "af":"480.00", "br":"1", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"1", "lt":"22.000000", "mi":"1", "pl":"Yes", "tc":"64", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1237}]], "type":"loop"}, {"name":"inner_update_mm3.B5", "id":1440374720, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}, {"name":"inner_update_mm4", "id":1790618528, "clk":"No", "fmax":"480.00", "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1261}]], "type":"kernel", "children":[{"name":"inner_update_mm4.B0", "id":1440374880, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"6.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"inner_update_mm4.B1", "id":1441119344, "af":"480.00", "br":"1", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"1", "lt":"231.000000", "mi":"1", "pl":"Yes", "tc":"64", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1270}]], "type":"loop"}, {"name":"inner_update_mm4.B2", "id":1441121152, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"inner_update_mm4.B6", "id":1441121472, "af":"480.00", "br":"1", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"1", "lt":"65.000000", "mi":"1", "pl":"Yes", "tc":"262144", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1291}]], "type":"loop"}, {"name":"inner_update_mm4.B3", "id":1441121232, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"inner_update_mm4.B4", "id":1441121312, "af":"480.00", "br":"1", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"1", "lt":"22.000000", "mi":"1", "pl":"Yes", "tc":"64", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1339}]], "type":"loop"}, {"name":"inner_update_mm4.B5", "id":1441121392, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}]};
var summaryJSON={"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units", "Hyper-Optimized Handshaking"], "children":[{"name":"inner_update_mm0", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel network_layer_bottomright"}], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":848}]]}, {"name":"inner_update_mm1", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel network_layer_bottomright"}], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":950}]]}, {"name":"inner_update_mm2", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel network_layer_bottomright"}], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1052}]]}, {"name":"inner_update_mm3", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel network_layer_bottomright"}], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1154}]]}, {"name":"inner_update_mm4", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel network_layer_bottomright"}], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1256}]]}, {"name":"left_update", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel network_layer_bottomright"}], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":727}]]}, {"name":"lu", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel network_layer_bottomright"}], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":389}]]}, {"name":"network_layer_bottomright", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction Channel Read Operation which does not support it."}], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":74}]]}, {"name":"network_layer_left", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel network_layer_bottomright"}], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":175}]]}, {"name":"network_layer_top", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel network_layer_bottomright"}], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":131}]]}, {"name":"top_update", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel network_layer_bottomright"}], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":587}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"inner_update_mm0", "data":[9792, 43960, 1607, 515, 343], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":848}]]}, {"name":"inner_update_mm1", "data":[9792, 43960, 1607, 515, 343], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":950}]]}, {"name":"inner_update_mm2", "data":[9792, 43960, 1607, 515, 343], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1052}]]}, {"name":"inner_update_mm3", "data":[9792, 43960, 1607, 515, 343], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1154}]]}, {"name":"inner_update_mm4", "data":[9792, 43960, 1607, 515, 343], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":1256}]]}, {"name":"left_update", "data":[8099, 19872, 597, 67, 142], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":727}]]}, {"name":"lu", "data":[25429, 37898, 473, 91.5, 695], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":389}]]}, {"name":"network_layer_bottomright", "data":[2450, 2291, 0, 0, 34], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":74}]]}, {"name":"network_layer_left", "data":[2755, 5932, 17, 0, 38], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":175}]]}, {"name":"network_layer_top", "data":[2755, 5932, 17, 0, 38], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":131}]]}, {"name":"top_update", "data":[8136, 19744, 597, 75, 136], "debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "line":587}]]}, {"name":"Kernel Subtotal", "classes":["summary-highlight", "nohover"], "data":[98584, 311469, 9736, 2808, 2798]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[28084, 38336, 104, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[469340, 938680, 2768, 1047, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[2, 71, 2, 0, 0]}, {"name":"Pipe and channel resources", "classes":["summary-highlight", "nohover"], "data":[194, 9832, 0, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[596204, 1298388, 12610, 3855, 2798], "data_percent":[31.9468, 34.7862, 107.585, 66.9444]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[1866240, 3732480, 11721, 5760, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[]}};
var warningsJSON={"nodes":[]};
var fileJSON=[{"path":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "name":"hpl_torus_IEC_replicated_intel.cl", "has_active_debug_locs":false, "absName":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/device/hpl_torus_IEC_replicated_intel.cl", "content":"/*\012Copyright (c) 2019 Marius Meyer\012\012Permission is hereby granted, free of charge, to any person obtaining a copy of\012this software and associated documentation files (the \"Software\"), to deal in\012the Software without restriction, including without limitation the rights to\012use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies\012of the Software, and to permit persons to whom the Software is furnished to do\012so, subject to the following conditions:\012\012The above copyright notice and this permission notice shall be included in all\012copies or substantial portions of the Software.\012\012THE SOFTWARE IS PROVIDED \"AS IS\", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR\012IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,\012FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE\012AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER\012LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,\012OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE\012SOFTWARE.\012*/\012#include \"parameters.h\"\012\012#define BLOCK_SIZE (1 << LOCAL_MEM_BLOCK_LOG)\012#define GEMM_BLOCK (1 << REGISTER_BLOCK_LOG)\012\012#pragma OPENCL EXTENSION cl_intel_channels : enable\012\012typedef struct tmp_channel_chunk { DEVICE_DATA_TYPE data[GEMM_BLOCK];} ch_chunk_t;\012\012// external channels from other devices\012// depth is set to a single block row so calculation kernels do not need to stall\012// until the network kernel has received everything\012channel ch_chunk_t ch_top_in __attribute((io(\"kernel_input_ch0\"), depth(1)));\012channel ch_chunk_t ch_bottom_in __attribute((io(\"kernel_input_ch1\"), depth(1)));\012channel ch_chunk_t ch_left_in __attribute((io(\"kernel_input_ch2\"), depth(1)));\012channel ch_chunk_t ch_right_in __attribute((io(\"kernel_input_ch3\"), depth(1)));\012\012// external channels to other devices\012// depth is set only to 1 because the receiver will buffer everything\012channel ch_chunk_t ch_top_out __attribute((io(\"kernel_output_ch0\"), depth(1)));\012channel ch_chunk_t ch_bottom_out __attribute((io(\"kernel_output_ch1\"), depth(1)));\012channel ch_chunk_t ch_left_out __attribute((io(\"kernel_output_ch2\"), depth(1)));\012channel ch_chunk_t ch_right_out __attribute((io(\"kernel_output_ch3\"), depth(1)));\012\012\012// channels to and from the local kernels\012channel ch_chunk_t ch_lu_col_out;\012channel ch_chunk_t ch_lu_row_out;\012channel ch_chunk_t ch_top_col_in;\012channel ch_chunk_t ch_top_row_out;\012channel ch_chunk_t ch_left_row_in;\012channel ch_chunk_t ch_left_col_out;\012\012/**\012Takes care of the external channels in top -> bottom and left -> right direction.\012Will receive or forward data from the LU kernel to the top and left kernel and other FPGAs\012\012It is necessary to split the network kernel into two directions to prevent stalls.\012They could happen if data needs to be received from left and right because the data may need to travel \012paths of different length through the torus.\012\012Another advantage of two network kernels is, that the compute and network kernels can now form a single pipeline\012where the data can stream from LU to the Inner kernel like this:\012\012LU or Channel ---> NW 1 ---> Left or Channel ---> NW 2 ---> Inner or Channel\012				\\------> Top or Channel ---->/\012\012So the internal channels do not form a cycle because of the network kernel.\012\012 */\012 __attribute__((uses_global_work_offset(0)))\012__kernel\012void network_layer_bottomright( const uint operation_type,\012				   				const uint forward_type) {\012\012	// For every row or column of the block, something needs to be sent\012	#pragma loop_coalesce\012	for (uint row = 0; row < BLOCK_SIZE; row++) {\012		// Number of chunks that has to be processed\012		for (uint chunk = 0; chunk < BLOCK_SIZE/GEMM_BLOCK; chunk++) {\012\012			// Registers to store incoming and outgoing data chunks\012			ch_chunk_t to_right;\012			ch_chunk_t to_bottom;\012\012			if ((operation_type & (LU_BLOCK_OUT)) && chunk < BLOCK_SIZE/GEMM_BLOCK - (row >> REGISTER_BLOCK_LOG)) {\012				to_right = read_channel_intel(ch_lu_col_out);\012				to_bottom = read_channel_intel(ch_lu_row_out);\012			}\012			// If LU block is not calculated on this FPGA\012			// If left block, read from top and forward to bottom\012			if (!(operation_type & (LU_BLOCK_OUT)) && ((forward_type & NETWORK_FWD_BOTTOM) || (operation_type & (LEFT_BLOCK))) && (chunk < BLOCK_SIZE/GEMM_BLOCK - (row >> REGISTER_BLOCK_LOG))) {\012				ch_chunk_t from_top = read_channel_intel(ch_top_in);\012				// Forward chunk to the next top block\012				to_bottom = from_top;\012			}\012			// If top block, read from left and forward to right\012			if (!(operation_type & (LU_BLOCK_OUT)) && ((forward_type & NETWORK_FWD_RIGHT) || (operation_type & (TOP_BLOCK))) && (chunk < BLOCK_SIZE/GEMM_BLOCK - (row >> REGISTER_BLOCK_LOG))) {\012				ch_chunk_t from_left = read_channel_intel(ch_left_in);\012				// Forward chunk to the next top block\012				to_right = from_left;\012			}\012\012			//END LU block is not calculated on this FPGA\012\012			if ((operation_type & (LEFT_BLOCK)) && chunk < BLOCK_SIZE/GEMM_BLOCK - (row >> REGISTER_BLOCK_LOG)) {\012				write_channel_intel(ch_left_row_in, to_bottom);\012			}\012			if ((operation_type & (TOP_BLOCK)) && chunk < BLOCK_SIZE/GEMM_BLOCK - (row >> REGISTER_BLOCK_LOG)) {\012				write_channel_intel(ch_top_col_in, to_right);\012			}\012\012\012			if ((forward_type & NETWORK_FWD_RIGHT) && chunk < BLOCK_SIZE/GEMM_BLOCK - (row >> REGISTER_BLOCK_LOG)) {\012				write_channel_intel(ch_right_out, to_right);\012			}\012			if ((forward_type & NETWORK_FWD_BOTTOM) && chunk < BLOCK_SIZE/GEMM_BLOCK - (row >> REGISTER_BLOCK_LOG)) {\012				write_channel_intel(ch_bottom_out, to_bottom);\012			}\012		}\012	}\012}\012\012/**\012Takes care of the external channels in bottom -> top and right -> left direction.\012Will receive or forward data from the Left and Top kernel to the Inner kernel and other FPGAs.\012 */\012 __attribute__((uses_global_work_offset(0)))\012__kernel\012void network_layer_top(__global DEVICE_DATA_TYPE* restrict top_buffer,\012							const uint operation_type,\012				   			const uint forward_type) {\012\012\012	// For every row or column of the block, something needs to be sent\012	#pragma loop_coalesce\012	for (uint row = 0; row < BLOCK_SIZE; row++) {\012		// Number of chunks that has to be processed\012		for (uint chunk = 0; chunk < BLOCK_SIZE/GEMM_BLOCK; chunk++) {\012\012			// Registers to store incoming and outgoing data chunks\012			ch_chunk_t to_top;\012\012			if (operation_type & (TOP_BLOCK_OUT)) {\012				to_top = read_channel_intel(ch_top_row_out);\012			}\012			// If inner block, receive from right and bottom and forward to left and top\012			if (!(operation_type & (TOP_BLOCK_OUT)) && ((operation_type & (STORE_TOP_INNER))|| (forward_type & NETWORK_FWD_TOP))) {\012				ch_chunk_t from_bottom = read_channel_intel(ch_bottom_in);\012				// Forward chunk to the next top block\012				to_top = from_bottom;\012			}\012\012			if (operation_type & (STORE_TOP_INNER)) {\012				#pragma unroll\012				for (int i = 0; i < GEMM_BLOCK; i++) {\012					top_buffer[row * BLOCK_SIZE + chunk * GEMM_BLOCK + i] = to_top.data[i];\012				}\012			}\012\012			if ((forward_type & NETWORK_FWD_TOP)) {\012				write_channel_intel(ch_top_out, to_top);\012			}\012		}\012	}\012}\012\012/**\012Takes care of the external channels in bottom -> top and right -> left direction.\012Will receive or forward data from the Left and Top kernel to the Inner kernel and other FPGAs.\012 */\012 __attribute__((uses_global_work_offset(0)))\012__kernel\012void network_layer_left(__global DEVICE_DATA_TYPE* restrict left_buffer,\012							const uint operation_type,\012				   			const uint forward_type) {\012\012\012	// For every row or column of the block, something needs to be sent\012	#pragma loop_coalesce\012	for (uint row = 0; row < BLOCK_SIZE; row++) {\012		// Number of chunks that has to be processed\012		for (uint chunk = 0; chunk < BLOCK_SIZE/GEMM_BLOCK; chunk++) {\012\012			// Registers to store incoming and outgoing data chunks\012			ch_chunk_t to_left;\012\012			if (operation_type & (LEFT_BLOCK_OUT)) {\012				to_left = read_channel_intel(ch_left_col_out);\012			}\012	\012			// If inner block, receive from right and bottom and forward to left and top\012			if (!(operation_type & (LEFT_BLOCK_OUT)) && ((operation_type & (STORE_LEFT_INNER)) || (forward_type & NETWORK_FWD_LEFT))) {\012				ch_chunk_t from_right = read_channel_intel(ch_right_in);\012				// Forward chunk to the next top block\012				to_left = from_right;\012			}\012\012			if (operation_type & (STORE_LEFT_INNER)) {\012				#pragma unroll\012				for (int i = 0; i < GEMM_BLOCK; i++) {\012					left_buffer[row * BLOCK_SIZE + chunk * GEMM_BLOCK + i] = to_left.data[i];\012				}\012			}\012\012			if ((forward_type & NETWORK_FWD_LEFT)) {\012				write_channel_intel(ch_left_out, to_left);\012			}\012		}\012	}\012}\012\012\012/**\012Executes a single step of the LU factorization.\012\012This method takes a partially solved 8x8 matrix and calculates the next step of the LU factorization\012The method needs 7 (GEMM_BLOCK-1) calls to perform a single LU factorization. This is done to reduce resource usage,\012since all upcomng calls are anyway depending on the results of the previous call and there is no way\012to pipeline multiple executions.\012\012A is the input block that might be partially computed\012step is the current step and must be a value between 0 to GEMM_BLOCK-2. After step GEMM_BLOCK-2, the block is factorized\012 */\012void\012lu_block(const DEVICE_DATA_TYPE A[GEMM_BLOCK][GEMM_BLOCK], const int step, DEVICE_DATA_TYPE A_out[GEMM_BLOCK][GEMM_BLOCK]) {\012\012	// Read current line from input\012	DEVICE_DATA_TYPE line[GEMM_BLOCK];\012	__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012	for (int i=0; i < GEMM_BLOCK; i++) {\012		line[i] = A[step][i];\012	}\012\012	// calculate the inverse of the diagonal element for the scaling\012	DEVICE_DATA_TYPE inv_scale_a = -1.0 / line[step];\012\012	// Scale the current row\012	__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012	for (int i=0; i < GEMM_BLOCK; i++) {\012		if (i > step) {\012			line[i] = line[i] * inv_scale_a;\012		}\012	}\012	line[step] = inv_scale_a;\012\012	// Update all rows fully unrolled\012	// The multiply adds are fully independent\012	//__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012	// Unrolling disabled for this loop to save resources\012	for (int j = 0; j < GEMM_BLOCK; j++) {\012		DEVICE_DATA_TYPE curr_scale = A[j][step];\012		// Update a single row. If it is already updated, just write back the value, if it is the current row\012		// write back the value in \"line\", else update the value\012		if (j != step) {\012			__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012			for (int i = 0; i < GEMM_BLOCK; i++) {\012				A_out[j][i] = (i > step && j > step) ? A[j][i] + line[i] * curr_scale : A[j][i];\012			}\012		}\012		else {\012			__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012			for (int i = 0; i < GEMM_BLOCK; i++) {\012				A_out[j][i] = line[i];\012			}		\012		}\012	}\012}\012\012/**\012This function can be used to update blocks using with three different operations.\012It will execute the update for a single row in the block. The update is completed after GEMM_BLOCK calls of this\012update function\012\012operation_type: 0 for top = the top row of blocks will need a triangular MM\012				1 for left = the left column of blocks will need a triangular MM, matrices have to be transposed\012				2 for inner block == all inner blocks will be updated with a MM\012 */\012void\012update_block(const DEVICE_DATA_TYPE a[GEMM_BLOCK][GEMM_BLOCK], \012			 const DEVICE_DATA_TYPE top[GEMM_BLOCK],\012			 const DEVICE_DATA_TYPE left_or_lu[GEMM_BLOCK],\012			 DEVICE_DATA_TYPE out[GEMM_BLOCK][GEMM_BLOCK],\012			 const int current_row,\012			 const int operation_type) {\012	\012	// Define different operation types of function\012	const int op_top = 0;\012	const int op_left = 1;\012	const int op_inner = 2;\012\012	// Transpose the input matrices if the target is a left block\012	DEVICE_DATA_TYPE current_block[GEMM_BLOCK][GEMM_BLOCK]  __attribute__((register));\012	if (operation_type == op_left) {\012		__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012		for (int ii =0; ii < GEMM_BLOCK; ii++) {\012			__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012			for (int jj =0; jj < GEMM_BLOCK; jj++) {\012				current_block[ii][jj] = __fpga_reg(a[jj][ii]);\012			}\012		}\012	}\012	else {\012		__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012		for (int ii =0; ii < GEMM_BLOCK; ii++) {\012			__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012			for (int jj =0; jj < GEMM_BLOCK; jj++) {\012				current_block[ii][jj] = __fpga_reg(a[ii][jj]);\012			}\012		}\012	}\012\012	// Generate the first scalling array depending on the operation type\012	DEVICE_DATA_TYPE scale_row[GEMM_BLOCK]  __attribute__((register));\012	if (operation_type == op_inner) {\012		__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012		for (int jj =0; jj < GEMM_BLOCK; jj++) {\012			scale_row[jj] = top[jj];\012		}\012	}\012	else {\012		__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012		for (int jj =0; jj < GEMM_BLOCK; jj++) {\012			scale_row[jj] = current_block[current_row][jj];\012		}\012	}\012	if (operation_type == op_top) {\012		__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012		for (int jj =0; jj < GEMM_BLOCK; jj++) {\012			scale_row[jj] *= left_or_lu[current_row];\012		}\012	}\012\012	DEVICE_DATA_TYPE tmp[GEMM_BLOCK][GEMM_BLOCK]  __attribute__((register));\012	// scale all values with the pre calculated scaling array and the second input\012	__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012	for (int ii =0; ii < GEMM_BLOCK; ii++) {\012		__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012		for (int jj =0; jj < GEMM_BLOCK; jj++) {\012			// left_or_lu_block are stored transposed to simplify the data access here\012			tmp[ii][jj] = current_block[ii][jj] + scale_row[jj] * left_or_lu[ii];\012		}\012	}\012\012	// overwrite results that were calculated altough they are not needed for the triangular operations left and top\012	if (operation_type != op_inner) {\012		__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012		for (int ii =0; ii < GEMM_BLOCK; ii++) {\012			if (ii == current_row) {\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012				for (int jj =0; jj < GEMM_BLOCK; jj++) {\012					tmp[ii][jj] = scale_row[jj];\012				}\012			}\012			else if (ii < current_row) {\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012				for (int jj =0; jj < GEMM_BLOCK; jj++) {\012					tmp[ii][jj] = current_block[ii][jj];\012				}				\012			}\012		}\012	}\012\012	// write result back and transpose if necessary\012	if (operation_type == op_left) {\012		__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012		for (int ii =0; ii < GEMM_BLOCK; ii++) {\012			__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012			for (int jj =0; jj < GEMM_BLOCK; jj++) {\012				out[ii][jj] = __fpga_reg(tmp[jj][ii]);\012			}\012		}\012	}\012	else {\012		__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012		for (int ii =0; ii < GEMM_BLOCK; ii++) {\012			__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012			for (int jj =0; jj < GEMM_BLOCK; jj++) {\012				out[ii][jj] = __fpga_reg(tmp[ii][jj]);\012			}\012		}		\012	}\012}\012\012__attribute__((uses_global_work_offset(0)))\012__kernel\012void\012lu(__global DEVICE_DATA_TYPE* restrict a, \012				const uint block_col,\012				const uint block_row,\012				const uint blocks_per_row) {\012\012	local DEVICE_DATA_TYPE a_buffer[BLOCK_SIZE/GEMM_BLOCK][BLOCK_SIZE/GEMM_BLOCK][GEMM_BLOCK][GEMM_BLOCK];\012	\012	// Store current row and column in separate buffers for \012	// easier access in the deep pipeline\012	// need to be declared as local to prevent the compiler from \012	local DEVICE_DATA_TYPE top_buffer[BLOCK_SIZE/GEMM_BLOCK][GEMM_BLOCK];\012	local DEVICE_DATA_TYPE left_buffer[2][GEMM_BLOCK];\012\012	// Load block to local memory\012	#pragma loop_coalesce\012	for (int i =0; i < BLOCK_SIZE/GEMM_BLOCK; i++) {\012		for (int ii =0; ii < GEMM_BLOCK; ii++) {\012			for (int j =0; j < BLOCK_SIZE/GEMM_BLOCK; j++) {\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012				for (int jj =0; jj < GEMM_BLOCK; jj++) {\012					a_buffer[i][j][ii][jj] = a[block_col * BLOCK_SIZE  + (block_row * BLOCK_SIZE + i * GEMM_BLOCK + ii) * BLOCK_SIZE * blocks_per_row + j * GEMM_BLOCK + jj];\012				}\012			}\012		}\012	}\012	\012	// For each row in the matrix update whole matrix.\012	// The iterations depend on each other, so loop pipelining is disabled here\012	#pragma disable_loop_pipelining\012	for (int gk = 0; gk < BLOCK_SIZE; gk++) {\012\012		int k = gk / GEMM_BLOCK;\012		int kk = gk & (GEMM_BLOCK - 1);\012\012		// Read in current LU block\012		DEVICE_DATA_TYPE lu_a_buffer_in[GEMM_BLOCK][GEMM_BLOCK];\012		__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012		for (int ii =0; ii < GEMM_BLOCK; ii++) {\012			__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012			for (int jj =0; jj < GEMM_BLOCK; jj++) {\012				lu_a_buffer_in[ii][jj] = a_buffer[k][k][ii][jj];\012			}\012		}\012\012		DEVICE_DATA_TYPE lu_a_buffer_out[GEMM_BLOCK][GEMM_BLOCK];\012		DEVICE_DATA_TYPE lu_a_buffer_out_row[GEMM_BLOCK];\012		DEVICE_DATA_TYPE lu_a_buffer_out_col[GEMM_BLOCK];\012		// Calculate next row and column of LU factorization and store in local memory buffer\012		lu_block(lu_a_buffer_in, kk, lu_a_buffer_out);\012		__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012		for (int ii =0; ii < GEMM_BLOCK; ii++) {\012			__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012			for (int jj =0; jj < GEMM_BLOCK; jj++) {\012				a_buffer[k][k][ii][jj] = lu_a_buffer_out[ii][jj];\012			}\012		}\012		__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012		for (int jj =0; jj < GEMM_BLOCK; jj++) {\012			lu_a_buffer_out_row[jj] = lu_a_buffer_out[kk][jj];\012		}\012		__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012		for (int jj =0; jj < GEMM_BLOCK; jj++) {\012			lu_a_buffer_out_col[jj] = lu_a_buffer_out[jj][kk];\012		}\012\012		// The update pipeline does not need to be executed for the last\012		// row of blocks\012		if (gk < BLOCK_SIZE - GEMM_BLOCK) {\012\012			// Update all other blocks with the new calculated row and column\012			#pragma ivdep safelen(BLOCK_SIZE/GEMM_BLOCK)\012			for (int ttj = 0; ttj < (BLOCK_SIZE/GEMM_BLOCK - k) * BLOCK_SIZE/GEMM_BLOCK; ttj++) {\012\012				int j = (ttj) & (BLOCK_SIZE/GEMM_BLOCK - 1);\012				int ti = (ttj + (k * BLOCK_SIZE/GEMM_BLOCK)) / (BLOCK_SIZE/GEMM_BLOCK);\012				// always execute the pipeline for whole rows of matrix blocks.\012				// Only execute update for blocks that are required.\012				// This helps to keep constant latencies between data dependencies of the pipeline stages\012				if (ti >= k && j >= k) {\012					/*\012					Update order of block is:\012					First the block below the LU block\012					Then the row of blocks right of LU block\012					This way the left block of the next column will always be calculated in advance \012					because it will be needed as input for the subsequent blocks.\012					*/\012					int i = (j == k) ? ti + 1 : ti;\012\012					// The last left block will be out of bounds because of the update strategy described above\012					// Skip it\012					if (i < BLOCK_SIZE/GEMM_BLOCK) {\012\012						// TODO Split this up into three different styles to reduce logic usage?\012						\012						// copy the correct block in the second input buffer\012						// this depends on the operations that has to be executed\012						DEVICE_DATA_TYPE second_input[GEMM_BLOCK];\012						if (j == k) {\012							// left matrix block will be calculated\012							__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012							for (int jj =0; jj < GEMM_BLOCK; jj++) {\012								second_input[jj] = __fpga_reg(lu_a_buffer_out_row[jj]);\012							}\012						}\012						else if (i == k) {\012							// top matrix block will be calculated\012							__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012							for (int jj =0; jj < GEMM_BLOCK; jj++) {\012								second_input[jj] = __fpga_reg(lu_a_buffer_out_col[jj]);\012							}\012						}\012						else {\012							// inner block will be calculated\012							__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012							for (int jj =0; jj < GEMM_BLOCK; jj++) {\012								second_input[jj] = __fpga_reg(left_buffer[ti & 1][jj]);\012							}\012						}\012						DEVICE_DATA_TYPE a_input[GEMM_BLOCK][GEMM_BLOCK];\012						__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012						for (int ii =0; ii < GEMM_BLOCK; ii++) {\012							__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012							for (int jj = 0; jj < GEMM_BLOCK; jj++) {\012								a_input[ii][jj] = __fpga_reg(a_buffer[i][j][ii][jj]);\012							}\012						}\012						DEVICE_DATA_TYPE top_input[GEMM_BLOCK];\012						if (ttj >= BLOCK_SIZE/GEMM_BLOCK) {\012							__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012							for (int jj =0; jj < GEMM_BLOCK; jj++) {\012								top_input[jj] = __fpga_reg(top_buffer[j][jj]);\012							}\012						}\012						DEVICE_DATA_TYPE out[GEMM_BLOCK][GEMM_BLOCK] __attribute__((register));\012						update_block(a_input, \012										top_input, \012										second_input, \012										out,\012										kk,\012										(i == k) ? 0 : ((j == k) ? 1 : 2));\012						if (ttj < BLOCK_SIZE/GEMM_BLOCK) {\012							// only update in the first row\012							__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012							for (int jj =0; jj < GEMM_BLOCK; jj++) {\012								top_buffer[ttj][jj] = __fpga_reg(out[kk][jj]);\012							}\012						}\012						if (i > k && j == k) {\012							__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012							for (int ii =0; ii < GEMM_BLOCK; ii++) {\012								left_buffer[(ti + 1) & 1][ii] = __fpga_reg(out[ii][kk]);\012							}\012						}\012						__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012						for (int ii =0; ii < GEMM_BLOCK; ii++) {\012							__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012							for (int jj = 0; jj < GEMM_BLOCK; jj++) {\012								a_buffer[i][j][ii][jj] = __fpga_reg(out[ii][jj]);\012							}\012						}\012					}\012				}\012			}\012		}\012		// Send current updated column to right neighbor\012		for (int i = 0; i < (BLOCK_SIZE/GEMM_BLOCK - k); i++) {\012			ch_chunk_t col_data;\012			ch_chunk_t row_data;\012			#pragma unroll GEMM_BLOCK\012			for (int j = 0; j < GEMM_BLOCK; j++) {\012				row_data.data[j] = a_buffer[k][i + k][kk][j];\012				col_data.data[j] = a_buffer[i + k][k][j][kk];\012			}\012			write_channel_intel(ch_lu_col_out, col_data);\012			write_channel_intel(ch_lu_row_out, row_data);\012		}\012 	}\012\012	// Store block to global memory\012	#pragma loop_coalesce\012	for (int i =0; i < BLOCK_SIZE/GEMM_BLOCK; i++) {\012		for (int ii =0; ii < GEMM_BLOCK; ii++) {\012			for (int j =0; j < BLOCK_SIZE/GEMM_BLOCK; j++) {\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012				for (int jj =0; jj < GEMM_BLOCK; jj++) {\012					a[block_col * BLOCK_SIZE  + (block_row * BLOCK_SIZE + i * GEMM_BLOCK + ii) * BLOCK_SIZE * blocks_per_row + j * GEMM_BLOCK + jj] = a_buffer[i][j][ii][jj];\012				}\012			}\012		}\012	}\012}\012\012/**\012Update the blocks to the right of the current LU block\012\012 */\012 __attribute__((uses_global_work_offset(0)))\012__kernel\012void top_update(__global DEVICE_DATA_TYPE* restrict a, \012				__global DEVICE_DATA_TYPE* restrict lu_global_buffer,\012				const uint is_first_block,\012				const uint block_col,\012				const uint block_row,\012				const uint blocks_per_row) {\012\012	// Store current block in local memory\012	local DEVICE_DATA_TYPE a_buffer[BLOCK_SIZE/GEMM_BLOCK][BLOCK_SIZE/GEMM_BLOCK][GEMM_BLOCK][GEMM_BLOCK];\012	\012\012	// Load block to local memory\012	#pragma loop_coalesce\012	for (int i =0; i < BLOCK_SIZE/GEMM_BLOCK; i++) {\012		for (int ii =0; ii < GEMM_BLOCK; ii++) {\012			for (int j =0; j < BLOCK_SIZE/GEMM_BLOCK; j++) {\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012				for (int jj =0; jj < GEMM_BLOCK; jj++) {\012					a_buffer[i][j][ii][jj] = a[block_col * BLOCK_SIZE  + (block_row * BLOCK_SIZE + i * GEMM_BLOCK + ii) * BLOCK_SIZE * blocks_per_row + j * GEMM_BLOCK + jj];\012				}\012			}\012		}\012	}\012	\012	// For each row in the matrix update whole matrix.\012	// The iterations depend on each other, so loop pipelining is disabled here\012	#pragma disable_loop_pipelining\012	for (int gk = 0; gk < BLOCK_SIZE; gk++) {\012\012		int k = gk / GEMM_BLOCK;\012		int kk = gk & (GEMM_BLOCK - 1);\012\012		DEVICE_DATA_TYPE current_lu_col[BLOCK_SIZE/GEMM_BLOCK][GEMM_BLOCK];\012		DEVICE_DATA_TYPE current_row[BLOCK_SIZE/GEMM_BLOCK][GEMM_BLOCK];\012		DEVICE_DATA_TYPE current_scale;\012\012		for (int col = 0; col < BLOCK_SIZE / GEMM_BLOCK; col++) {\012			ch_chunk_t col_in;\012\012			DEVICE_DATA_TYPE scale_chunk[GEMM_BLOCK];\012\012			// get current row chunk\012			#pragma unroll\012			for (int i =0; i < GEMM_BLOCK; i++) {\012				scale_chunk[i] = a_buffer[k][col][kk][i];\012			}\012			\012			// if current column data is still available read it in and store it in buffer\012			if (col < BLOCK_SIZE / GEMM_BLOCK - k) {\012				if (is_first_block) {\012					col_in = read_channel_intel(ch_top_col_in);\012					// Store received LU block transposed in global memory buffer to sustain between function calls\012					#pragma unroll\012					for (int i=0; i < GEMM_BLOCK; i++) {\012						lu_global_buffer[gk * BLOCK_SIZE + col * GEMM_BLOCK + i] = col_in.data[i];\012					}\012				}\012				else {\012					// Load LU data from global memory instead of receiving it from the channel\012					#pragma unroll\012					for (int i=0; i < GEMM_BLOCK; i++) {\012						col_in.data[i] = lu_global_buffer[gk * BLOCK_SIZE + col * GEMM_BLOCK + i];\012					}\012				}\012				if (col == 0) {\012					current_scale = col_in.data[kk];\012				}\012				#pragma unroll\012				for (int i =0; i < GEMM_BLOCK; i++) {\012					current_lu_col[col][i] = (col > 0 || i > kk) ? col_in.data[i] : 0.f;\012				}\012			}\012\012			// scale current row chunk with the rows scale factor received over the external channel\012			#pragma unroll\012			for (int i =0; i < GEMM_BLOCK; i++) {\012				scale_chunk[i] = scale_chunk[i] * current_scale;\012			}\012\012			// Forward scaled chunk to network kernel\012			ch_chunk_t row_out;\012			#pragma unroll\012			for (int i =0; i < GEMM_BLOCK; i++) {\012				row_out.data[i] = scale_chunk[i];\012			}\012			write_channel_intel(ch_top_row_out, row_out);\012\012			#pragma unroll\012			for (int i =0; i < GEMM_BLOCK; i++) {\012				current_row[col][i] = scale_chunk[i];\012			}\012\012			// Update local memory buffer with chunk\012			#pragma unroll\012			for (int i =0; i < GEMM_BLOCK; i++) {\012				a_buffer[k][col][kk][i] = scale_chunk[i];\012			}\012		}\012\012		// Update all remaining rows\012		#pragma loop_coalesce\012		for (int row = 0; row < BLOCK_SIZE/GEMM_BLOCK - k; row++) {\012			// Update whole rows!\012			for (int curr_col = 0; curr_col < BLOCK_SIZE/GEMM_BLOCK; curr_col++) {\012				DEVICE_DATA_TYPE colbuf[GEMM_BLOCK];\012				#pragma unroll\012				for (int j=0; j < GEMM_BLOCK; j++) {\012					colbuf[j] = current_lu_col[row][j];\012				}	\012				#pragma unroll\012				for (int i = 0; i < GEMM_BLOCK; i++) {\012					#pragma unroll\012					for (int j=0; j < GEMM_BLOCK; j++) {\012						a_buffer[row + k][curr_col][i][j] += colbuf[i] * current_row[curr_col][j];\012					}\012				}\012			}\012		}\012 	}\012\012	// Store block to global memory\012	#pragma loop_coalesce\012	for (int i =0; i < BLOCK_SIZE/GEMM_BLOCK; i++) {\012		for (int ii =0; ii < GEMM_BLOCK; ii++) {\012			for (int j =0; j < BLOCK_SIZE/GEMM_BLOCK; j++) {\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012				for (int jj =0; jj < GEMM_BLOCK; jj++) {\012					a[block_col * BLOCK_SIZE  + (block_row * BLOCK_SIZE + i * GEMM_BLOCK + ii) * BLOCK_SIZE * blocks_per_row + j * GEMM_BLOCK + jj] = a_buffer[i][j][ii][jj];\012				}\012			}\012		}\012	}\012}\012\012/**\012Update the blocks below the current LU block\012\012 */\012 __attribute__((uses_global_work_offset(0)))\012__kernel\012void left_update(__global DEVICE_DATA_TYPE* restrict a, \012				__global DEVICE_DATA_TYPE* restrict lu_global_buffer,\012				const uint is_first_block,\012				const uint block_col,\012				const uint block_row,\012				const uint blocks_per_row) {\012\012	// Store current block in local memory\012	local DEVICE_DATA_TYPE a_buffer[BLOCK_SIZE/GEMM_BLOCK][BLOCK_SIZE/GEMM_BLOCK][GEMM_BLOCK][GEMM_BLOCK];\012\012	// Load block to local memory\012	#pragma loop_coalesce\012	for (int i =0; i < BLOCK_SIZE/GEMM_BLOCK; i++) {\012		for (int ii =0; ii < GEMM_BLOCK; ii++) {\012			for (int j =0; j < BLOCK_SIZE/GEMM_BLOCK; j++) {\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012				for (int jj =0; jj < GEMM_BLOCK; jj++) {\012					a_buffer[i][j][ii][jj] = a[block_col * BLOCK_SIZE  + (block_row * BLOCK_SIZE + i * GEMM_BLOCK + ii) * BLOCK_SIZE * blocks_per_row + j * GEMM_BLOCK + jj];\012				}\012			}\012		}\012	}\012	\012	// For each row in the matrix update whole matrix.\012	// The iterations depend on each other, so loop pipelining is disabled here\012	#pragma disable_loop_pipelining\012	for (int gk = 0; gk < BLOCK_SIZE; gk++) {\012\012		int k = gk / GEMM_BLOCK;\012		int kk = gk & (GEMM_BLOCK - 1);\012\012		DEVICE_DATA_TYPE current_lu_row[BLOCK_SIZE/GEMM_BLOCK][GEMM_BLOCK];\012		DEVICE_DATA_TYPE current_col[BLOCK_SIZE/GEMM_BLOCK][GEMM_BLOCK];\012\012		for (int col = 0; col < BLOCK_SIZE / GEMM_BLOCK; col++) {\012			DEVICE_DATA_TYPE chunk[GEMM_BLOCK];\012			// get current row chunk\012			#pragma unroll\012			for (int i =0; i < GEMM_BLOCK; i++) {\012				chunk[i] = a_buffer[col][k][i][kk];\012			}\012\012			// Store chunk for later update and forward it over external channel\012			ch_chunk_t col_out;\012			#pragma unroll\012			for (int i =0; i < GEMM_BLOCK; i++) {\012				col_out.data[i] = chunk[i];\012				current_col[col][i] = chunk[i];\012			}\012			write_channel_intel(ch_left_col_out, col_out);\012\012			ch_chunk_t row_in;\012			\012			// if current column data is still available read it in and store it in buffer\012			if (col < BLOCK_SIZE / GEMM_BLOCK - k) {\012				if (is_first_block) {\012					row_in = read_channel_intel(ch_left_row_in);\012					// Store received LU chunk in global memory buffer to sustain between function calls\012					#pragma unroll\012					for (int i=0; i < GEMM_BLOCK; i++) {\012						lu_global_buffer[gk * BLOCK_SIZE + col * GEMM_BLOCK + i] = row_in.data[i];\012					}\012				}\012				else {\012					// Load LU data from global memory instead of receiving it from the channel\012					#pragma unroll\012					for (int i=0; i < GEMM_BLOCK; i++) {\012						row_in.data[i] = lu_global_buffer[gk * BLOCK_SIZE + col * GEMM_BLOCK + i];\012					}\012				}\012				#pragma unroll\012				for (int i =0; i < GEMM_BLOCK; i++) {\012					current_lu_row[col][i] = (col > 0 || i > kk) ? row_in.data[i] : 0.f;\012				}\012			}\012		}\012\012		// Update all rows\012		#pragma loop_coalesce\012		#pragma ivdep\012		for (int row = 0; row < BLOCK_SIZE/GEMM_BLOCK; row++) {\012			// Update only remaining row chunks\012			#pragma ivdep\012			for (int curr_col = 0; curr_col < BLOCK_SIZE/GEMM_BLOCK - k; curr_col++) {\012				DEVICE_DATA_TYPE colbuf[GEMM_BLOCK];\012				#pragma unroll\012				for (int j=0; j < GEMM_BLOCK; j++) {\012					colbuf[j] = current_col[row][j];\012				}	\012				#pragma unroll\012				for (int i = 0; i < GEMM_BLOCK; i++) {\012					#pragma unroll\012					for (int j=0; j < GEMM_BLOCK; j++) {\012						a_buffer[row][curr_col + k][i][j] += current_lu_row[curr_col][j] * colbuf[i];\012					}\012				}\012			}\012		}\012 	}\012\012	// Store block to global memory\012	#pragma loop_coalesce\012	for (int i =0; i < BLOCK_SIZE/GEMM_BLOCK; i++) {\012		for (int ii =0; ii < GEMM_BLOCK; ii++) {\012			for (int j =0; j < BLOCK_SIZE/GEMM_BLOCK; j++) {\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012				for (int jj =0; jj < GEMM_BLOCK; jj++) {\012					a[block_col * BLOCK_SIZE  + (block_row * BLOCK_SIZE + i * GEMM_BLOCK + ii) * BLOCK_SIZE * blocks_per_row + j * GEMM_BLOCK + jj] = a_buffer[i][j][ii][jj];\012				}\012			}\012		}\012	}\012}\012\012\012/**\012Update the inner blocks using the left and right column and rows\012\012 */\012 __attribute__((uses_global_work_offset(0)))\012__kernel\012void inner_update_mm0(__global DEVICE_DATA_TYPE* restrict a, \012				__global DEVICE_DATA_TYPE* restrict left_global_buffer,\012				__global DEVICE_DATA_TYPE* restrict top_global_buffer,\012				const uint block_col,\012				const uint block_row,\012				const uint blocks_per_row) {\012\012	// Store current block in local memory\012	local DEVICE_DATA_TYPE a_buffer[BLOCK_SIZE/GEMM_BLOCK][BLOCK_SIZE/GEMM_BLOCK][GEMM_BLOCK][GEMM_BLOCK];\012	local DEVICE_DATA_TYPE top_buffer[BLOCK_SIZE/GEMM_BLOCK][BLOCK_SIZE/GEMM_BLOCK][GEMM_BLOCK][GEMM_BLOCK];\012	local DEVICE_DATA_TYPE left_buffer[BLOCK_SIZE/GEMM_BLOCK][BLOCK_SIZE/GEMM_BLOCK][GEMM_BLOCK][GEMM_BLOCK];\012\012	// Load blocks to local memory\012	#pragma loop_coalesce\012	for (int i =0; i < BLOCK_SIZE/GEMM_BLOCK; i++) {\012		for (int ii =0; ii < GEMM_BLOCK; ii++) {\012			for (int j =0; j < BLOCK_SIZE/GEMM_BLOCK; j++) {\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012				for (int jj =0; jj < GEMM_BLOCK; jj++) {\012					a_buffer[i][j][ii][jj] = a[block_col * BLOCK_SIZE  + (block_row * BLOCK_SIZE + i * GEMM_BLOCK + ii) * BLOCK_SIZE * blocks_per_row + j * GEMM_BLOCK + jj];\012				}\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012				for (int jj =0; jj < GEMM_BLOCK; jj++) {\012					top_buffer[i][j][ii][jj] = top_global_buffer[(i * GEMM_BLOCK + ii) * BLOCK_SIZE + j * GEMM_BLOCK + jj];\012				}\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012				for (int jj =0; jj < GEMM_BLOCK; jj++) {\012					left_buffer[i][j][ii][jj] = left_global_buffer[(i * GEMM_BLOCK + ii) * BLOCK_SIZE + j * GEMM_BLOCK + jj];\012				}\012			}\012		}\012	}\012\012	// Update whole block\012	#pragma ivdep array(a_buffer) safelen((BLOCK_SIZE/GEMM_BLOCK)*(BLOCK_SIZE/GEMM_BLOCK))\012	for (int c = 0; c < (BLOCK_SIZE/GEMM_BLOCK) * (BLOCK_SIZE/GEMM_BLOCK) * (BLOCK_SIZE/GEMM_BLOCK); c++) {\012\012		int mcol = c / ((BLOCK_SIZE/GEMM_BLOCK)*(BLOCK_SIZE/GEMM_BLOCK));\012		int row = (c / (BLOCK_SIZE/GEMM_BLOCK)) & ((BLOCK_SIZE/GEMM_BLOCK) - 1);\012		int curr_col = c & ((BLOCK_SIZE/GEMM_BLOCK) - 1);\012\012		DEVICE_DATA_TYPE top_sub[GEMM_BLOCK][GEMM_BLOCK];\012		DEVICE_DATA_TYPE left_sub[GEMM_BLOCK][GEMM_BLOCK];\012\012		#pragma unroll\012		for (int i = 0; i < GEMM_BLOCK; i++) {\012			#pragma unroll\012			for (int j=0; j < GEMM_BLOCK; j++) {\012				top_sub[i][j] = top_buffer[mcol][curr_col][i][j];\012			}\012		}\012\012		#pragma unroll\012		for (int i = 0; i < GEMM_BLOCK; i++) {\012			#pragma unroll\012			for (int j=0; j < GEMM_BLOCK; j++) {\012				left_sub[i][j] = left_buffer[mcol][row][i][j];\012			}\012		}\012\012		DEVICE_DATA_TYPE result_sub[GEMM_BLOCK][GEMM_BLOCK];\012		#pragma unroll\012		for (int k=0; k < GEMM_BLOCK; k++) {\012			#pragma unroll\012			for (int i = 0; i < GEMM_BLOCK; i++) {\012				#pragma unroll\012				for (int j = 0; j < GEMM_BLOCK; j++) {\012					result_sub[i][j] = ((k > 0) ? __fpga_reg(result_sub[i][j]) : __fpga_reg(a_buffer[row][curr_col][i][j])) + left_sub[k][i] * top_sub[k][j];\012				}\012			}\012		}\012\012		#pragma unroll\012		for (int i = 0; i < GEMM_BLOCK; i++) {\012			#pragma unroll\012			for (int j=0; j < GEMM_BLOCK; j++) {\012				a_buffer[row][curr_col][i][j] = __fpga_reg(result_sub[i][j]);\012			}\012		}\012	}\012\012	// Store block to global memory\012	#pragma loop_coalesce\012	for (int i =0; i < BLOCK_SIZE/GEMM_BLOCK; i++) {\012		for (int ii =0; ii < GEMM_BLOCK; ii++) {\012			for (int j =0; j < BLOCK_SIZE/GEMM_BLOCK; j++) {\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012				for (int jj =0; jj < GEMM_BLOCK; jj++) {\012					a[block_col * BLOCK_SIZE  + (block_row * BLOCK_SIZE + i * GEMM_BLOCK + ii) * BLOCK_SIZE * blocks_per_row + j * GEMM_BLOCK + jj] = a_buffer[i][j][ii][jj];\012				}\012			}\012		}\012	}\012}\012\012\012/**\012Update the inner blocks using the left and right column and rows\012\012 */\012 __attribute__((uses_global_work_offset(0)))\012__kernel\012void inner_update_mm1(__global DEVICE_DATA_TYPE* restrict a, \012				__global DEVICE_DATA_TYPE* restrict left_global_buffer,\012				__global DEVICE_DATA_TYPE* restrict top_global_buffer,\012				const uint block_col,\012				const uint block_row,\012				const uint blocks_per_row) {\012\012	// Store current block in local memory\012	local DEVICE_DATA_TYPE a_buffer[BLOCK_SIZE/GEMM_BLOCK][BLOCK_SIZE/GEMM_BLOCK][GEMM_BLOCK][GEMM_BLOCK];\012	local DEVICE_DATA_TYPE top_buffer[BLOCK_SIZE/GEMM_BLOCK][BLOCK_SIZE/GEMM_BLOCK][GEMM_BLOCK][GEMM_BLOCK];\012	local DEVICE_DATA_TYPE left_buffer[BLOCK_SIZE/GEMM_BLOCK][BLOCK_SIZE/GEMM_BLOCK][GEMM_BLOCK][GEMM_BLOCK];\012\012	// Load blocks to local memory\012	#pragma loop_coalesce\012	for (int i =0; i < BLOCK_SIZE/GEMM_BLOCK; i++) {\012		for (int ii =0; ii < GEMM_BLOCK; ii++) {\012			for (int j =0; j < BLOCK_SIZE/GEMM_BLOCK; j++) {\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012				for (int jj =0; jj < GEMM_BLOCK; jj++) {\012					a_buffer[i][j][ii][jj] = a[block_col * BLOCK_SIZE  + (block_row * BLOCK_SIZE + i * GEMM_BLOCK + ii) * BLOCK_SIZE * blocks_per_row + j * GEMM_BLOCK + jj];\012				}\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012				for (int jj =0; jj < GEMM_BLOCK; jj++) {\012					top_buffer[i][j][ii][jj] = top_global_buffer[(i * GEMM_BLOCK + ii) * BLOCK_SIZE + j * GEMM_BLOCK + jj];\012				}\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012				for (int jj =0; jj < GEMM_BLOCK; jj++) {\012					left_buffer[i][j][ii][jj] = left_global_buffer[(i * GEMM_BLOCK + ii) * BLOCK_SIZE + j * GEMM_BLOCK + jj];\012				}\012			}\012		}\012	}\012\012	// Update whole block\012	#pragma ivdep array(a_buffer) safelen((BLOCK_SIZE/GEMM_BLOCK)*(BLOCK_SIZE/GEMM_BLOCK))\012	for (int c = 0; c < (BLOCK_SIZE/GEMM_BLOCK) * (BLOCK_SIZE/GEMM_BLOCK) * (BLOCK_SIZE/GEMM_BLOCK); c++) {\012\012		int mcol = c / ((BLOCK_SIZE/GEMM_BLOCK)*(BLOCK_SIZE/GEMM_BLOCK));\012		int row = (c / (BLOCK_SIZE/GEMM_BLOCK)) & ((BLOCK_SIZE/GEMM_BLOCK) - 1);\012		int curr_col = c & ((BLOCK_SIZE/GEMM_BLOCK) - 1);\012\012		DEVICE_DATA_TYPE top_sub[GEMM_BLOCK][GEMM_BLOCK];\012		DEVICE_DATA_TYPE left_sub[GEMM_BLOCK][GEMM_BLOCK];\012\012		#pragma unroll\012		for (int i = 0; i < GEMM_BLOCK; i++) {\012			#pragma unroll\012			for (int j=0; j < GEMM_BLOCK; j++) {\012				top_sub[i][j] = top_buffer[mcol][curr_col][i][j];\012			}\012		}\012\012		#pragma unroll\012		for (int i = 0; i < GEMM_BLOCK; i++) {\012			#pragma unroll\012			for (int j=0; j < GEMM_BLOCK; j++) {\012				left_sub[i][j] = left_buffer[mcol][row][i][j];\012			}\012		}\012\012		DEVICE_DATA_TYPE result_sub[GEMM_BLOCK][GEMM_BLOCK];\012		#pragma unroll\012		for (int k=0; k < GEMM_BLOCK; k++) {\012			#pragma unroll\012			for (int i = 0; i < GEMM_BLOCK; i++) {\012				#pragma unroll\012				for (int j = 0; j < GEMM_BLOCK; j++) {\012					result_sub[i][j] = ((k > 0) ? __fpga_reg(result_sub[i][j]) : __fpga_reg(a_buffer[row][curr_col][i][j])) + left_sub[k][i] * top_sub[k][j];\012				}\012			}\012		}\012\012		#pragma unroll\012		for (int i = 0; i < GEMM_BLOCK; i++) {\012			#pragma unroll\012			for (int j=0; j < GEMM_BLOCK; j++) {\012				a_buffer[row][curr_col][i][j] = __fpga_reg(result_sub[i][j]);\012			}\012		}\012	}\012\012	// Store block to global memory\012	#pragma loop_coalesce\012	for (int i =0; i < BLOCK_SIZE/GEMM_BLOCK; i++) {\012		for (int ii =0; ii < GEMM_BLOCK; ii++) {\012			for (int j =0; j < BLOCK_SIZE/GEMM_BLOCK; j++) {\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012				for (int jj =0; jj < GEMM_BLOCK; jj++) {\012					a[block_col * BLOCK_SIZE  + (block_row * BLOCK_SIZE + i * GEMM_BLOCK + ii) * BLOCK_SIZE * blocks_per_row + j * GEMM_BLOCK + jj] = a_buffer[i][j][ii][jj];\012				}\012			}\012		}\012	}\012}\012\012\012/**\012Update the inner blocks using the left and right column and rows\012\012 */\012 __attribute__((uses_global_work_offset(0)))\012__kernel\012void inner_update_mm2(__global DEVICE_DATA_TYPE* restrict a, \012				__global DEVICE_DATA_TYPE* restrict left_global_buffer,\012				__global DEVICE_DATA_TYPE* restrict top_global_buffer,\012				const uint block_col,\012				const uint block_row,\012				const uint blocks_per_row) {\012\012	// Store current block in local memory\012	local DEVICE_DATA_TYPE a_buffer[BLOCK_SIZE/GEMM_BLOCK][BLOCK_SIZE/GEMM_BLOCK][GEMM_BLOCK][GEMM_BLOCK];\012	local DEVICE_DATA_TYPE top_buffer[BLOCK_SIZE/GEMM_BLOCK][BLOCK_SIZE/GEMM_BLOCK][GEMM_BLOCK][GEMM_BLOCK];\012	local DEVICE_DATA_TYPE left_buffer[BLOCK_SIZE/GEMM_BLOCK][BLOCK_SIZE/GEMM_BLOCK][GEMM_BLOCK][GEMM_BLOCK];\012\012	// Load blocks to local memory\012	#pragma loop_coalesce\012	for (int i =0; i < BLOCK_SIZE/GEMM_BLOCK; i++) {\012		for (int ii =0; ii < GEMM_BLOCK; ii++) {\012			for (int j =0; j < BLOCK_SIZE/GEMM_BLOCK; j++) {\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012				for (int jj =0; jj < GEMM_BLOCK; jj++) {\012					a_buffer[i][j][ii][jj] = a[block_col * BLOCK_SIZE  + (block_row * BLOCK_SIZE + i * GEMM_BLOCK + ii) * BLOCK_SIZE * blocks_per_row + j * GEMM_BLOCK + jj];\012				}\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012				for (int jj =0; jj < GEMM_BLOCK; jj++) {\012					top_buffer[i][j][ii][jj] = top_global_buffer[(i * GEMM_BLOCK + ii) * BLOCK_SIZE + j * GEMM_BLOCK + jj];\012				}\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012				for (int jj =0; jj < GEMM_BLOCK; jj++) {\012					left_buffer[i][j][ii][jj] = left_global_buffer[(i * GEMM_BLOCK + ii) * BLOCK_SIZE + j * GEMM_BLOCK + jj];\012				}\012			}\012		}\012	}\012\012	// Update whole block\012	#pragma ivdep array(a_buffer) safelen((BLOCK_SIZE/GEMM_BLOCK)*(BLOCK_SIZE/GEMM_BLOCK))\012	for (int c = 0; c < (BLOCK_SIZE/GEMM_BLOCK) * (BLOCK_SIZE/GEMM_BLOCK) * (BLOCK_SIZE/GEMM_BLOCK); c++) {\012\012		int mcol = c / ((BLOCK_SIZE/GEMM_BLOCK)*(BLOCK_SIZE/GEMM_BLOCK));\012		int row = (c / (BLOCK_SIZE/GEMM_BLOCK)) & ((BLOCK_SIZE/GEMM_BLOCK) - 1);\012		int curr_col = c & ((BLOCK_SIZE/GEMM_BLOCK) - 1);\012\012		DEVICE_DATA_TYPE top_sub[GEMM_BLOCK][GEMM_BLOCK];\012		DEVICE_DATA_TYPE left_sub[GEMM_BLOCK][GEMM_BLOCK];\012\012		#pragma unroll\012		for (int i = 0; i < GEMM_BLOCK; i++) {\012			#pragma unroll\012			for (int j=0; j < GEMM_BLOCK; j++) {\012				top_sub[i][j] = top_buffer[mcol][curr_col][i][j];\012			}\012		}\012\012		#pragma unroll\012		for (int i = 0; i < GEMM_BLOCK; i++) {\012			#pragma unroll\012			for (int j=0; j < GEMM_BLOCK; j++) {\012				left_sub[i][j] = left_buffer[mcol][row][i][j];\012			}\012		}\012\012		DEVICE_DATA_TYPE result_sub[GEMM_BLOCK][GEMM_BLOCK];\012		#pragma unroll\012		for (int k=0; k < GEMM_BLOCK; k++) {\012			#pragma unroll\012			for (int i = 0; i < GEMM_BLOCK; i++) {\012				#pragma unroll\012				for (int j = 0; j < GEMM_BLOCK; j++) {\012					result_sub[i][j] = ((k > 0) ? __fpga_reg(result_sub[i][j]) : __fpga_reg(a_buffer[row][curr_col][i][j])) + left_sub[k][i] * top_sub[k][j];\012				}\012			}\012		}\012\012		#pragma unroll\012		for (int i = 0; i < GEMM_BLOCK; i++) {\012			#pragma unroll\012			for (int j=0; j < GEMM_BLOCK; j++) {\012				a_buffer[row][curr_col][i][j] = __fpga_reg(result_sub[i][j]);\012			}\012		}\012	}\012\012	// Store block to global memory\012	#pragma loop_coalesce\012	for (int i =0; i < BLOCK_SIZE/GEMM_BLOCK; i++) {\012		for (int ii =0; ii < GEMM_BLOCK; ii++) {\012			for (int j =0; j < BLOCK_SIZE/GEMM_BLOCK; j++) {\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012				for (int jj =0; jj < GEMM_BLOCK; jj++) {\012					a[block_col * BLOCK_SIZE  + (block_row * BLOCK_SIZE + i * GEMM_BLOCK + ii) * BLOCK_SIZE * blocks_per_row + j * GEMM_BLOCK + jj] = a_buffer[i][j][ii][jj];\012				}\012			}\012		}\012	}\012}\012\012\012/**\012Update the inner blocks using the left and right column and rows\012\012 */\012 __attribute__((uses_global_work_offset(0)))\012__kernel\012void inner_update_mm3(__global DEVICE_DATA_TYPE* restrict a, \012				__global DEVICE_DATA_TYPE* restrict left_global_buffer,\012				__global DEVICE_DATA_TYPE* restrict top_global_buffer,\012				const uint block_col,\012				const uint block_row,\012				const uint blocks_per_row) {\012\012	// Store current block in local memory\012	local DEVICE_DATA_TYPE a_buffer[BLOCK_SIZE/GEMM_BLOCK][BLOCK_SIZE/GEMM_BLOCK][GEMM_BLOCK][GEMM_BLOCK];\012	local DEVICE_DATA_TYPE top_buffer[BLOCK_SIZE/GEMM_BLOCK][BLOCK_SIZE/GEMM_BLOCK][GEMM_BLOCK][GEMM_BLOCK];\012	local DEVICE_DATA_TYPE left_buffer[BLOCK_SIZE/GEMM_BLOCK][BLOCK_SIZE/GEMM_BLOCK][GEMM_BLOCK][GEMM_BLOCK];\012\012	// Load blocks to local memory\012	#pragma loop_coalesce\012	for (int i =0; i < BLOCK_SIZE/GEMM_BLOCK; i++) {\012		for (int ii =0; ii < GEMM_BLOCK; ii++) {\012			for (int j =0; j < BLOCK_SIZE/GEMM_BLOCK; j++) {\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012				for (int jj =0; jj < GEMM_BLOCK; jj++) {\012					a_buffer[i][j][ii][jj] = a[block_col * BLOCK_SIZE  + (block_row * BLOCK_SIZE + i * GEMM_BLOCK + ii) * BLOCK_SIZE * blocks_per_row + j * GEMM_BLOCK + jj];\012				}\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012				for (int jj =0; jj < GEMM_BLOCK; jj++) {\012					top_buffer[i][j][ii][jj] = top_global_buffer[(i * GEMM_BLOCK + ii) * BLOCK_SIZE + j * GEMM_BLOCK + jj];\012				}\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012				for (int jj =0; jj < GEMM_BLOCK; jj++) {\012					left_buffer[i][j][ii][jj] = left_global_buffer[(i * GEMM_BLOCK + ii) * BLOCK_SIZE + j * GEMM_BLOCK + jj];\012				}\012			}\012		}\012	}\012\012	// Update whole block\012	#pragma ivdep array(a_buffer) safelen((BLOCK_SIZE/GEMM_BLOCK)*(BLOCK_SIZE/GEMM_BLOCK))\012	for (int c = 0; c < (BLOCK_SIZE/GEMM_BLOCK) * (BLOCK_SIZE/GEMM_BLOCK) * (BLOCK_SIZE/GEMM_BLOCK); c++) {\012\012		int mcol = c / ((BLOCK_SIZE/GEMM_BLOCK)*(BLOCK_SIZE/GEMM_BLOCK));\012		int row = (c / (BLOCK_SIZE/GEMM_BLOCK)) & ((BLOCK_SIZE/GEMM_BLOCK) - 1);\012		int curr_col = c & ((BLOCK_SIZE/GEMM_BLOCK) - 1);\012\012		DEVICE_DATA_TYPE top_sub[GEMM_BLOCK][GEMM_BLOCK];\012		DEVICE_DATA_TYPE left_sub[GEMM_BLOCK][GEMM_BLOCK];\012\012		#pragma unroll\012		for (int i = 0; i < GEMM_BLOCK; i++) {\012			#pragma unroll\012			for (int j=0; j < GEMM_BLOCK; j++) {\012				top_sub[i][j] = top_buffer[mcol][curr_col][i][j];\012			}\012		}\012\012		#pragma unroll\012		for (int i = 0; i < GEMM_BLOCK; i++) {\012			#pragma unroll\012			for (int j=0; j < GEMM_BLOCK; j++) {\012				left_sub[i][j] = left_buffer[mcol][row][i][j];\012			}\012		}\012\012		DEVICE_DATA_TYPE result_sub[GEMM_BLOCK][GEMM_BLOCK];\012		#pragma unroll\012		for (int k=0; k < GEMM_BLOCK; k++) {\012			#pragma unroll\012			for (int i = 0; i < GEMM_BLOCK; i++) {\012				#pragma unroll\012				for (int j = 0; j < GEMM_BLOCK; j++) {\012					result_sub[i][j] = ((k > 0) ? __fpga_reg(result_sub[i][j]) : __fpga_reg(a_buffer[row][curr_col][i][j])) + left_sub[k][i] * top_sub[k][j];\012				}\012			}\012		}\012\012		#pragma unroll\012		for (int i = 0; i < GEMM_BLOCK; i++) {\012			#pragma unroll\012			for (int j=0; j < GEMM_BLOCK; j++) {\012				a_buffer[row][curr_col][i][j] = __fpga_reg(result_sub[i][j]);\012			}\012		}\012	}\012\012	// Store block to global memory\012	#pragma loop_coalesce\012	for (int i =0; i < BLOCK_SIZE/GEMM_BLOCK; i++) {\012		for (int ii =0; ii < GEMM_BLOCK; ii++) {\012			for (int j =0; j < BLOCK_SIZE/GEMM_BLOCK; j++) {\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012				for (int jj =0; jj < GEMM_BLOCK; jj++) {\012					a[block_col * BLOCK_SIZE  + (block_row * BLOCK_SIZE + i * GEMM_BLOCK + ii) * BLOCK_SIZE * blocks_per_row + j * GEMM_BLOCK + jj] = a_buffer[i][j][ii][jj];\012				}\012			}\012		}\012	}\012}\012\012\012/**\012Update the inner blocks using the left and right column and rows\012\012 */\012 __attribute__((uses_global_work_offset(0)))\012__kernel\012void inner_update_mm4(__global DEVICE_DATA_TYPE* restrict a, \012				__global DEVICE_DATA_TYPE* restrict left_global_buffer,\012				__global DEVICE_DATA_TYPE* restrict top_global_buffer,\012				const uint block_col,\012				const uint block_row,\012				const uint blocks_per_row) {\012\012	// Store current block in local memory\012	local DEVICE_DATA_TYPE a_buffer[BLOCK_SIZE/GEMM_BLOCK][BLOCK_SIZE/GEMM_BLOCK][GEMM_BLOCK][GEMM_BLOCK];\012	local DEVICE_DATA_TYPE top_buffer[BLOCK_SIZE/GEMM_BLOCK][BLOCK_SIZE/GEMM_BLOCK][GEMM_BLOCK][GEMM_BLOCK];\012	local DEVICE_DATA_TYPE left_buffer[BLOCK_SIZE/GEMM_BLOCK][BLOCK_SIZE/GEMM_BLOCK][GEMM_BLOCK][GEMM_BLOCK];\012\012	// Load blocks to local memory\012	#pragma loop_coalesce\012	for (int i =0; i < BLOCK_SIZE/GEMM_BLOCK; i++) {\012		for (int ii =0; ii < GEMM_BLOCK; ii++) {\012			for (int j =0; j < BLOCK_SIZE/GEMM_BLOCK; j++) {\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012				for (int jj =0; jj < GEMM_BLOCK; jj++) {\012					a_buffer[i][j][ii][jj] = a[block_col * BLOCK_SIZE  + (block_row * BLOCK_SIZE + i * GEMM_BLOCK + ii) * BLOCK_SIZE * blocks_per_row + j * GEMM_BLOCK + jj];\012				}\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012				for (int jj =0; jj < GEMM_BLOCK; jj++) {\012					top_buffer[i][j][ii][jj] = top_global_buffer[(i * GEMM_BLOCK + ii) * BLOCK_SIZE + j * GEMM_BLOCK + jj];\012				}\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012				for (int jj =0; jj < GEMM_BLOCK; jj++) {\012					left_buffer[i][j][ii][jj] = left_global_buffer[(i * GEMM_BLOCK + ii) * BLOCK_SIZE + j * GEMM_BLOCK + jj];\012				}\012			}\012		}\012	}\012\012	// Update whole block\012	#pragma ivdep array(a_buffer) safelen((BLOCK_SIZE/GEMM_BLOCK)*(BLOCK_SIZE/GEMM_BLOCK))\012	for (int c = 0; c < (BLOCK_SIZE/GEMM_BLOCK) * (BLOCK_SIZE/GEMM_BLOCK) * (BLOCK_SIZE/GEMM_BLOCK); c++) {\012\012		int mcol = c / ((BLOCK_SIZE/GEMM_BLOCK)*(BLOCK_SIZE/GEMM_BLOCK));\012		int row = (c / (BLOCK_SIZE/GEMM_BLOCK)) & ((BLOCK_SIZE/GEMM_BLOCK) - 1);\012		int curr_col = c & ((BLOCK_SIZE/GEMM_BLOCK) - 1);\012\012		DEVICE_DATA_TYPE top_sub[GEMM_BLOCK][GEMM_BLOCK];\012		DEVICE_DATA_TYPE left_sub[GEMM_BLOCK][GEMM_BLOCK];\012\012		#pragma unroll\012		for (int i = 0; i < GEMM_BLOCK; i++) {\012			#pragma unroll\012			for (int j=0; j < GEMM_BLOCK; j++) {\012				top_sub[i][j] = top_buffer[mcol][curr_col][i][j];\012			}\012		}\012\012		#pragma unroll\012		for (int i = 0; i < GEMM_BLOCK; i++) {\012			#pragma unroll\012			for (int j=0; j < GEMM_BLOCK; j++) {\012				left_sub[i][j] = left_buffer[mcol][row][i][j];\012			}\012		}\012\012		DEVICE_DATA_TYPE result_sub[GEMM_BLOCK][GEMM_BLOCK];\012		#pragma unroll\012		for (int k=0; k < GEMM_BLOCK; k++) {\012			#pragma unroll\012			for (int i = 0; i < GEMM_BLOCK; i++) {\012				#pragma unroll\012				for (int j = 0; j < GEMM_BLOCK; j++) {\012					result_sub[i][j] = ((k > 0) ? __fpga_reg(result_sub[i][j]) : __fpga_reg(a_buffer[row][curr_col][i][j])) + left_sub[k][i] * top_sub[k][j];\012				}\012			}\012		}\012\012		#pragma unroll\012		for (int i = 0; i < GEMM_BLOCK; i++) {\012			#pragma unroll\012			for (int j=0; j < GEMM_BLOCK; j++) {\012				a_buffer[row][curr_col][i][j] = __fpga_reg(result_sub[i][j]);\012			}\012		}\012	}\012\012	// Store block to global memory\012	#pragma loop_coalesce\012	for (int i =0; i < BLOCK_SIZE/GEMM_BLOCK; i++) {\012		for (int ii =0; ii < GEMM_BLOCK; ii++) {\012			for (int j =0; j < BLOCK_SIZE/GEMM_BLOCK; j++) {\012				__attribute__((opencl_unroll_hint(GEMM_BLOCK)))\012				for (int jj =0; jj < GEMM_BLOCK; jj++) {\012					a[block_col * BLOCK_SIZE  + (block_row * BLOCK_SIZE + i * GEMM_BLOCK + ii) * BLOCK_SIZE * blocks_per_row + j * GEMM_BLOCK + jj] = a_buffer[i][j][ii][jj];\012				}\012			}\012		}\012	}\012}\012\012"}, {"path":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/common/parameters.h", "name":"parameters.h", "has_active_debug_locs":false, "absName":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/LINPACK_SP/tmp/build/21.2.0-20.4.0-Nallatech_520N_IEC_B9_SB3_R5_s1/src/common/parameters.h", "content":"#ifndef SRC_COMMON_PARAMETERS_H_\012#define SRC_COMMON_PARAMETERS_H_\012\012/**\012 * Host specific parameters\012 */\012#define VERSION \"2.4\"\012#define DEFAULT_REPETITIONS 10\012#define DEFAULT_PLATFORM -1\012#define DEFAULT_DEVICE -1\012#define HOST_DATA_TYPE cl_float\012#define DEFAULT_MATRIX_SIZE 1024\012/* #undef _DP */\012\012#ifdef _DP\012#define MPI_DATA_TYPE MPI_DOUBLE\012#else\012#define MPI_DATA_TYPE MPI_FLOAT\012#endif\012\012/**\012 * Device specific parameters\012 */\012#define DEVICE_DATA_TYPE float\012#define LOCAL_MEM_BLOCK_LOG 9\012#define REGISTER_BLOCK_LOG 3\012#define NUM_REPLICATIONS 5\012\012/* #undef USE_SVM */\012#define DISTRIBUTED_VALIDATION\012\012/*\012Short description of the program\012*/\012#define PROGRAM_DESCRIPTION \"Implementation of the LINPACK benchmark\\\012                            \" proposed in the HPCC benchmark suite for FPGA.\\n\\\012                            \"Version: \" VERSION \"\\n\"\012\012/**\012Output separator\012*/\012#define HLINE \"-------------------------------------------------------------\\n\"\012\012#define LEFT_BLOCK (1 << 1)\012#define TOP_BLOCK (1 << 2)\012#define LU_BLOCK_OUT (1 << 3)\012#define LEFT_BLOCK_OUT (1 << 4)\012#define TOP_BLOCK_OUT (1 << 5)\012#define STORE_LEFT_INNER (1 << 6)\012#define STORE_TOP_INNER (1 << 7)\012\012#define NETWORK_FWD_TOP (1 << 0)\012#define NETWORK_FWD_RIGHT (1 << 1)\012#define NETWORK_FWD_BOTTOM (1 << 2)\012#define NETWORK_FWD_LEFT (1 << 3)\012\012\012#endif // SRC_COMMON_PARAMETERS_H_\012"}];
var alpha_viewer=false;