$date
  Mon Nov 17 12:08:02 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module env $end
$upscope $end
$scope module ifx_regfile_tb $end
$var reg 1 ! clk_i $end
$var reg 1 " rst_i $end
$var reg 1 # en_i $end
$var reg 1 $ wr_en_i $end
$var reg 6 % wr_addr_i[5:0] $end
$var reg 8 & wr_data_i[7:0] $end
$var reg 6 ' rd_addr_i[5:0] $end
$var reg 8 ( rd_data_o[7:0] $end
$scope module dut $end
$var reg 1 ) clk_i $end
$var reg 1 * rst_i $end
$var reg 1 + en_i $end
$var reg 1 , wr_en_i $end
$var reg 6 - wr_addr_i[5:0] $end
$var reg 8 . wr_data_i[7:0] $end
$var reg 6 / rd_addr_i[5:0] $end
$var reg 8 0 rd_data_o[7:0] $end
$comment storage_r is not handled $end
$var reg 8 1 read_r[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
0#
0$
b000000 %
b00000000 &
b000000 '
b00000000 (
0)
1*
0+
0,
b000000 -
b00000000 .
b000000 /
b00000000 0
b00000000 1
#5000000
1!
1)
#6000000
#10000000
0!
0)
#15000000
1!
1)
#16000000
0"
1#
b000101 '
0*
1+
b000101 /
#20000000
0!
0)
#25000000
1!
1)
#26000000
1$
b000101 %
b10100101 &
1,
b000101 -
b10100101 .
#30000000
0!
0)
#35000000
1!
b10100101 (
1)
b10100101 0
b10100101 1
#36000000
0$
0,
#40000000
0!
0)
#45000000
1!
1)
#46000000
1$
b001000 %
b00111100 &
b001000 '
1,
b001000 -
b00111100 .
b001000 /
#50000000
0!
0)
#55000000
1!
b00111100 (
1)
b00111100 0
b00111100 1
#56000000
0$
b000101 '
0,
b000101 /
#60000000
0!
0)
#65000000
1!
b10100101 (
1)
b10100101 0
b10100101 1
#66000000
0#
b001001 '
0+
b001001 /
#70000000
0!
0)
#75000000
1!
1)
#76000000
1#
1$
b001001 %
b01010101 &
1+
1,
b001001 -
b01010101 .
#80000000
0!
0)
#85000000
1!
b01010101 (
1)
b01010101 0
b01010101 1
