#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon May 30 13:24:50 2022
# Process ID: 993700
# Current directory: /home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.runs/synth_1
# Command line: vivado -log wave_gen.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source wave_gen.tcl
# Log file: /home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.runs/synth_1/wave_gen.vds
# Journal file: /home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.runs/synth_1/vivado.jou
# Running On: xilinx, OS: Linux, CPU Frequency: 2808.000 MHz, CPU Physical cores: 6, Host memory: 16780 MB
#-----------------------------------------------------------
source wave_gen.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.srcs/utils_1/imports/synth_1/wave_gen.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.srcs/utils_1/imports/synth_1/wave_gen.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top wave_gen -part xcku040-ffva1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 993794
WARNING: [Synth 8-9887] parameter declaration becomes local in 'cmd_parse' with formal parameter declaration list [/home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/cmd_parse.v:95]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2884.332 ; gain = 0.000 ; free physical = 4828 ; free virtual = 9858
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'wave_gen' [/home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/wave_gen.v:32]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55203]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55203]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:71220]
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:71220]
INFO: [Synth 8-6157] synthesizing module 'clk_gen' [/home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/clk_gen.v:33]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [/home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/clk_div.v:30]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (0#1) [/home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/clk_div.v:30]
INFO: [Synth 8-6157] synthesizing module 'clk_core' [/home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.runs/synth_1/.Xil/Vivado-993700-xilinx/realtime/clk_core_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_core' (0#1) [/home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.runs/synth_1/.Xil/Vivado-993700-xilinx/realtime/clk_core_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'BUFGCE' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1092]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'BUFGCE' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1092]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen' (0#1) [/home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/clk_gen.v:33]
INFO: [Synth 8-6157] synthesizing module 'rst_gen' [/home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/rst_gen.v:26]
INFO: [Synth 8-6157] synthesizing module 'reset_bridge' [/home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/reset_bridge.v:35]
INFO: [Synth 8-6155] done synthesizing module 'reset_bridge' (0#1) [/home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/reset_bridge.v:35]
INFO: [Synth 8-6155] done synthesizing module 'rst_gen' (0#1) [/home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/rst_gen.v:26]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [/home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/uart_rx.v:37]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 200000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'meta_harden' [/home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/meta_harden.v:27]
INFO: [Synth 8-6155] done synthesizing module 'meta_harden' (0#1) [/home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/meta_harden.v:27]
INFO: [Synth 8-6157] synthesizing module 'uart_baud_gen' [/home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/uart_baud_gen.v:35]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 200000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_baud_gen' (0#1) [/home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/uart_baud_gen.v:35]
INFO: [Synth 8-6157] synthesizing module 'uart_rx_ctl' [/home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/uart_rx_ctl.v:52]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx_ctl' (0#1) [/home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/uart_rx_ctl.v:52]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [/home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/uart_rx.v:37]
INFO: [Synth 8-6157] synthesizing module 'cmd_parse' [/home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/cmd_parse.v:37]
	Parameter NSAMP_WID bound to: 10 - type: integer 
	Parameter PW bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/cmd_parse.v:365]
INFO: [Synth 8-6155] done synthesizing module 'cmd_parse' (0#1) [/home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/cmd_parse.v:37]
INFO: [Synth 8-6157] synthesizing module 'samp_ram' [/home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/samp_ram.v:25]
INFO: [Synth 8-6155] done synthesizing module 'samp_ram' (0#1) [/home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/samp_ram.v:25]
INFO: [Synth 8-6157] synthesizing module 'resp_gen' [/home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/resp_gen.v:41]
INFO: [Synth 8-6157] synthesizing module 'to_bcd' [/home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/to_bcd.v:33]
INFO: [Synth 8-6155] done synthesizing module 'to_bcd' (0#1) [/home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/to_bcd.v:33]
INFO: [Synth 8-6155] done synthesizing module 'resp_gen' (0#1) [/home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/resp_gen.v:41]
INFO: [Synth 8-6157] synthesizing module 'char_fifo' [/home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.runs/synth_1/.Xil/Vivado-993700-xilinx/realtime/char_fifo_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'char_fifo' (0#1) [/home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.runs/synth_1/.Xil/Vivado-993700-xilinx/realtime/char_fifo_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [/home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/uart_tx.v:35]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 193750000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_baud_gen__parameterized0' [/home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/uart_baud_gen.v:35]
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter CLOCK_RATE bound to: 193750000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_baud_gen__parameterized0' (0#1) [/home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/uart_baud_gen.v:35]
INFO: [Synth 8-6157] synthesizing module 'uart_tx_ctl' [/home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/uart_tx_ctl.v:60]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx_ctl' (0#1) [/home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/uart_tx_ctl.v:60]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [/home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/uart_tx.v:35]
INFO: [Synth 8-6157] synthesizing module 'lb_ctl' [/home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/lb_ctl.v:32]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [/home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/debouncer.v:26]
	Parameter FILTER bound to: 200000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (0#1) [/home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/debouncer.v:26]
INFO: [Synth 8-6155] done synthesizing module 'lb_ctl' (0#1) [/home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/lb_ctl.v:32]
INFO: [Synth 8-6157] synthesizing module 'clkx_bus' [/home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/clkx_bus.v:34]
	Parameter PW bound to: 3 - type: integer 
	Parameter WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clkx_bus' (0#1) [/home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/clkx_bus.v:34]
INFO: [Synth 8-6157] synthesizing module 'clkx_bus__parameterized0' [/home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/clkx_bus.v:34]
	Parameter PW bound to: 3 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clkx_bus__parameterized0' (0#1) [/home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/clkx_bus.v:34]
INFO: [Synth 8-6157] synthesizing module 'samp_gen' [/home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/samp_gen.v:43]
	Parameter NSAMP_WID bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'samp_gen' (0#1) [/home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/samp_gen.v:43]
INFO: [Synth 8-6157] synthesizing module 'dac_spi' [/home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/dac_spi.v:32]
INFO: [Synth 8-6157] synthesizing module 'out_ddr_flop' [/home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/out_ddr_flop.v:28]
INFO: [Synth 8-6157] synthesizing module 'ODDRE1' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:74799]
	Parameter SRVAL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'ODDRE1' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:74799]
INFO: [Synth 8-6155] done synthesizing module 'out_ddr_flop' (0#1) [/home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/out_ddr_flop.v:28]
INFO: [Synth 8-6155] done synthesizing module 'dac_spi' (0#1) [/home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/dac_spi.v:32]
INFO: [Synth 8-6155] done synthesizing module 'wave_gen' (0#1) [/home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.srcs/sources_1/imports/wave_gen.v:32]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2941.332 ; gain = 57.000 ; free physical = 5523 ; free virtual = 10554
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2959.145 ; gain = 74.812 ; free physical = 5526 ; free virtual = 10557
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2959.145 ; gain = 74.812 ; free physical = 5526 ; free virtual = 10557
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2965.082 ; gain = 0.000 ; free physical = 5521 ; free virtual = 10552
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.gen/sources_1/ip/clk_core/clk_core/clk_core_in_context.xdc] for cell 'clk_gen_i0/clk_core_i0'
Finished Parsing XDC File [/home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.gen/sources_1/ip/clk_core/clk_core/clk_core_in_context.xdc] for cell 'clk_gen_i0/clk_core_i0'
Parsing XDC File [/home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.gen/sources_1/ip/char_fifo/char_fifo/char_fifo_in_context.xdc] for cell 'char_fifo_i0'
Finished Parsing XDC File [/home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.gen/sources_1/ip/char_fifo/char_fifo/char_fifo_in_context.xdc] for cell 'char_fifo_i0'
Parsing XDC File [/home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.srcs/constrs_1/imports/wave_gen_timing_Constr_Wizard.xdc]
Finished Parsing XDC File [/home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.srcs/constrs_1/imports/wave_gen_timing_Constr_Wizard.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3109.855 ; gain = 0.000 ; free physical = 5473 ; free virtual = 10504
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  ODDRE1 => OSERDESE3: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3109.855 ; gain = 0.000 ; free physical = 5473 ; free virtual = 10504
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'char_fifo_i0' at clock pin 'rd_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3109.855 ; gain = 225.523 ; free physical = 5514 ; free virtual = 10545
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3109.855 ; gain = 225.523 ; free physical = 5514 ; free virtual = 10545
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_pin_n. (constraint file  /home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.gen/sources_1/ip/clk_core/clk_core/clk_core_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_pin_n. (constraint file  /home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.gen/sources_1/ip/clk_core/clk_core/clk_core_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for clk_pin_p. (constraint file  /home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.gen/sources_1/ip/clk_core/clk_core/clk_core_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_pin_p. (constraint file  /home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.gen/sources_1/ip/clk_core/clk_core/clk_core_in_context.xdc, line 7).
Applied set_property KEEP_HIERARCHY = SOFT for clk_gen_i0/clk_core_i0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for char_fifo_i0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3109.855 ; gain = 225.523 ; free physical = 5514 ; free virtual = 10545
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx_ctl'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cmd_parse'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx_ctl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx_ctl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                CMD_WAIT |                              001 |                              001
                 GET_ARG |                              010 |                              010
                READ_RAM |                              011 |                              011
               READ_RAM2 |                              100 |                              100
               SEND_RESP |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'cmd_parse'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "samp_ram:/mem_array_reg"
INFO: [Synth 8-3971] The signal "samp_ram:/mem_array_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                 iSTATE2 |                               01 |                               01
                  iSTATE |                               10 |                               10
                 iSTATE0 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx_ctl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3109.855 ; gain = 225.523 ; free physical = 5506 ; free virtual = 10538
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 6     
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 10    
	   2 Input    8 Bit       Adders := 8     
	   2 Input    7 Bit       Adders := 11    
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 12    
	   2 Input    3 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 4     
+---Registers : 
	               28 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 13    
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 64    
+---RAMs : 
	              16K Bit	(1024 X 16 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   19 Bit        Muxes := 2     
	   2 Input   18 Bit        Muxes := 1     
	   6 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 3     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 12    
	   7 Input    8 Bit        Muxes := 1     
	  14 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 3     
	   3 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 5     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   7 Input    3 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 4     
	   3 Input    3 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 13    
	   5 Input    2 Bit        Muxes := 1     
	   7 Input    2 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 58    
	   4 Input    1 Bit        Muxes := 3     
	   6 Input    1 Bit        Muxes := 29    
	   7 Input    1 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-6014] Unused sequential element samp_ram_i0/mem_array_reg was removed. 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "wave_gen/samp_ram_i0/mem_array_reg"
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:14 . Memory (MB): peak = 3109.855 ; gain = 225.523 ; free physical = 5475 ; free virtual = 10512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|wave_gen    | samp_ram_i0/mem_array_reg | 1 K x 16(WRITE_FIRST)  | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
+------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:19 ; elapsed = 00:01:21 . Memory (MB): peak = 3109.855 ; gain = 225.523 ; free physical = 5257 ; free virtual = 10294
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:26 ; elapsed = 00:01:28 . Memory (MB): peak = 3190.871 ; gain = 306.539 ; free physical = 5216 ; free virtual = 10253
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|wave_gen    | samp_ram_i0/mem_array_reg | 1 K x 16(WRITE_FIRST)  | W | R | 1 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
+------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance samp_ram_i0/mem_array_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:27 ; elapsed = 00:01:29 . Memory (MB): peak = 3198.879 ; gain = 314.547 ; free physical = 5214 ; free virtual = 10252
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:31 ; elapsed = 00:01:33 . Memory (MB): peak = 3198.879 ; gain = 314.547 ; free physical = 5216 ; free virtual = 10253
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:31 ; elapsed = 00:01:33 . Memory (MB): peak = 3198.879 ; gain = 314.547 ; free physical = 5216 ; free virtual = 10253
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:31 ; elapsed = 00:01:33 . Memory (MB): peak = 3198.879 ; gain = 314.547 ; free physical = 5216 ; free virtual = 10253
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:31 ; elapsed = 00:01:33 . Memory (MB): peak = 3198.879 ; gain = 314.547 ; free physical = 5216 ; free virtual = 10253
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:31 ; elapsed = 00:01:33 . Memory (MB): peak = 3198.879 ; gain = 314.547 ; free physical = 5216 ; free virtual = 10253
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:31 ; elapsed = 00:01:33 . Memory (MB): peak = 3198.879 ; gain = 314.547 ; free physical = 5216 ; free virtual = 10253
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |char_fifo     |         1|
|2     |clk_core      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |char_fifo |     1|
|2     |clk_core  |     1|
|3     |BUFGCE    |     1|
|4     |CARRY8    |     7|
|5     |LUT1      |    21|
|6     |LUT2      |    84|
|7     |LUT3      |   174|
|8     |LUT4      |   106|
|9     |LUT5      |   127|
|10    |LUT6      |   318|
|11    |MUXF7     |     1|
|12    |ODDRE1    |     1|
|13    |RAMB18E2  |     1|
|14    |FDPE      |     6|
|15    |FDRE      |   415|
|16    |FDSE      |    25|
|17    |IBUF      |     3|
|18    |OBUF      |    13|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:31 ; elapsed = 00:01:33 . Memory (MB): peak = 3198.879 ; gain = 314.547 ; free physical = 5216 ; free virtual = 10253
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:30 ; elapsed = 00:01:32 . Memory (MB): peak = 3198.879 ; gain = 163.836 ; free physical = 5237 ; free virtual = 10274
Synthesis Optimization Complete : Time (s): cpu = 00:01:31 ; elapsed = 00:01:33 . Memory (MB): peak = 3198.887 ; gain = 314.547 ; free physical = 5237 ; free virtual = 10274
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3198.887 ; gain = 0.000 ; free physical = 5232 ; free virtual = 10270
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3220.824 ; gain = 0.000 ; free physical = 5281 ; free virtual = 10318
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  ODDRE1 => OSERDESE3: 1 instance 

Synth Design complete, checksum: 19e54629
INFO: [Common 17-83] Releasing license: Synthesis
92 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:40 ; elapsed = 00:01:38 . Memory (MB): peak = 3220.824 ; gain = 344.496 ; free physical = 5512 ; free virtual = 10549
INFO: [Common 17-1381] The checkpoint '/home/xilinx/training/Constr_Wizard/lab/KCU105/verilog/wave_gen.runs/synth_1/wave_gen.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file wave_gen_utilization_synth.rpt -pb wave_gen_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 30 13:26:38 2022...
