Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Oct 28 15:35:43 2023
| Host         : 603-07 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file RV32i_MCU_control_sets_placed.rpt
| Design       : RV32i_MCU
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    13 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              51 |           36 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              33 |           13 |
| Yes          | No                    | Yes                    |             286 |           88 |
| Yes          | Yes                   | No                     |              26 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+---------------------------------------+-----------------------------------------------------+------------------+----------------+--------------+
|            Clock Signal            |             Enable Signal             |                   Set/Reset Signal                  | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------+---------------------------------------+-----------------------------------------------------+------------------+----------------+--------------+
|  U_FCM/U_fndCon/U_ClockDevider/CLK |                                       | reset_IBUF                                          |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG                     | U_RV32I/U_DP/U_PC/o_data_reg[8]_9[0]  | reset_IBUF                                          |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG                     | U_GPI/E[0]                            | U_FCM/U_fndCon/U_ClockDevider/r_counter[26]_i_1_n_0 |                7 |             26 |         3.71 |
|  clk_IBUF_BUFG                     | U_RV32I/U_DP/U_PC/o_data_reg[8]_10[0] | reset_IBUF                                          |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG                     | U_RV32I/U_DP/U_PC/o_data_reg[8]_13[0] | reset_IBUF                                          |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                     | U_RV32I/U_DP/U_PC/o_data_reg[8]_14[0] | reset_IBUF                                          |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                     | U_RV32I/U_DP/U_PC/o_data_reg[8]_16[0] | reset_IBUF                                          |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                     | U_GPI/E[0]                            |                                                     |               13 |             33 |         2.54 |
|  clk_IBUF_BUFG                     | U_RV32I/U_DP/U_PC/E[0]                | reset_IBUF                                          |               10 |             36 |         3.60 |
|  clk_IBUF_BUFG                     | U_RV32I/U_DP/U_PC/o_data_reg[8]_11[0] | reset_IBUF                                          |               15 |             36 |         2.40 |
|  clk_IBUF_BUFG                     | U_RV32I/U_DP/U_PC/o_data_reg[8]_15[0] | reset_IBUF                                          |               11 |             36 |         3.27 |
|  clk_IBUF_BUFG                     | U_RV32I/U_DP/U_PC/o_data_reg[8]_12[0] | reset_IBUF                                          |               12 |             36 |         3.00 |
|  clk_IBUF_BUFG                     |                                       | reset_IBUF                                          |               34 |             49 |         1.44 |
|  clk_IBUF_BUFG                     | U_RV32I/U_DP/U_PC/p_0_in_0            |                                                     |               12 |             96 |         8.00 |
|  clk_IBUF_BUFG                     | U_RV32I/U_DP/U_PC/p_0_in              |                                                     |               32 |            128 |         4.00 |
+------------------------------------+---------------------------------------+-----------------------------------------------------+------------------+----------------+--------------+


