C:/Aldec/Active-HDL-Student-Edition/bin/vlib C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\test\test.cache\compile_simlib\activehdl/secureip
C:/Aldec/Active-HDL-Student-Edition/bin/vlog -v2k5 -work secureip -f C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\test\test.cache\compile_simlib\activehdl/secureip/.cxl.verilog.secureip.secureip.nt64.cmf
C:/Aldec/Active-HDL-Student-Edition/bin/vlog -v2k5 -sv2k12 -work secureip -f C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\test\test.cache\compile_simlib\activehdl/secureip/.cxl.systemverilog.secureip.secureip.nt64.cmf
C:/Aldec/Active-HDL-Student-Edition/bin/vlib C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\test\test.cache\compile_simlib\activehdl/unisim
C:/Aldec/Active-HDL-Student-Edition/bin/vcom -93 -nowarn ELAB1_0026 -work unisim -f C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\test\test.cache\compile_simlib\activehdl/unisim/.cxl.vhdl.unisim.unisim.nt64.cmf -f C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\test\test.cache\compile_simlib\activehdl/unisim/.cxl.vhdl.secureip_vhdl_unisim.unisim.nt64.cmf
