{
  "module_name": "dc.h",
  "hash_id": "3eeeacaba101ec8e0bc1fd7c173c3e88e244d200c8d845eb657acfd0807eeb81",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dc.h",
  "human_readable_source": " \n\n#ifndef DC_INTERFACE_H_\n#define DC_INTERFACE_H_\n\n#include \"dc_types.h\"\n#include \"grph_object_defs.h\"\n#include \"logger_types.h\"\n#include \"hdcp_msg_types.h\"\n#include \"gpio_types.h\"\n#include \"link_service_types.h\"\n#include \"grph_object_ctrl_defs.h\"\n#include <inc/hw/opp.h>\n\n#include \"inc/hw_sequencer.h\"\n#include \"inc/compressor.h\"\n#include \"inc/hw/dmcu.h\"\n#include \"dml/display_mode_lib.h\"\n\nstruct abm_save_restore;\n\n \nstruct aux_payload;\nstruct set_config_cmd_payload;\nstruct dmub_notification;\n\n#define DC_VER \"3.2.247\"\n\n#define MAX_SURFACES 3\n#define MAX_PLANES 6\n#define MAX_STREAMS 6\n#define MIN_VIEWPORT_SIZE 12\n#define MAX_NUM_EDP 2\n\n \nstruct dc_versions {\n\tconst char *dc_ver;\n\tstruct dmcu_version dmcu_version;\n};\n\nenum dp_protocol_version {\n\tDP_VERSION_1_4 = 0,\n\tDP_VERSION_2_1,\n\tDP_VERSION_UNKNOWN,\n};\n\nenum dc_plane_type {\n\tDC_PLANE_TYPE_INVALID,\n\tDC_PLANE_TYPE_DCE_RGB,\n\tDC_PLANE_TYPE_DCE_UNDERLAY,\n\tDC_PLANE_TYPE_DCN_UNIVERSAL,\n};\n\n\nenum det_size {\n\tDET_SIZE_DEFAULT = 0,\n\tDET_SIZE_192KB = 3,\n\tDET_SIZE_256KB = 4,\n\tDET_SIZE_320KB = 5,\n\tDET_SIZE_384KB = 6\n};\n\n\nstruct dc_plane_cap {\n\tenum dc_plane_type type;\n\tuint32_t per_pixel_alpha : 1;\n\tstruct {\n\t\tuint32_t argb8888 : 1;\n\t\tuint32_t nv12 : 1;\n\t\tuint32_t fp16 : 1;\n\t\tuint32_t p010 : 1;\n\t\tuint32_t ayuv : 1;\n\t} pixel_format_support;\n\t\n\t\n\t\n\tstruct {\n\t\tuint32_t argb8888;\n\t\tuint32_t nv12;\n\t\tuint32_t fp16;\n\t} max_upscale_factor;\n\t\n\t\n\t\n\tstruct {\n\t\tuint32_t argb8888;\n\t\tuint32_t nv12;\n\t\tuint32_t fp16;\n\t} max_downscale_factor;\n\t\n\tuint32_t min_width;\n\tuint32_t min_height;\n};\n\n \n\n \nstruct rom_curve_caps {\n\tuint16_t srgb : 1;\n\tuint16_t bt2020 : 1;\n\tuint16_t gamma2_2 : 1;\n\tuint16_t pq : 1;\n\tuint16_t hlg : 1;\n};\n\n \nstruct dpp_color_caps {\n\tuint16_t dcn_arch : 1;\n\tuint16_t input_lut_shared : 1;\n\tuint16_t icsc : 1;\n\tuint16_t dgam_ram : 1;\n\tuint16_t post_csc : 1;\n\tuint16_t gamma_corr : 1;\n\tuint16_t hw_3d_lut : 1;\n\tuint16_t ogam_ram : 1;\n\tuint16_t ocsc : 1;\n\tuint16_t dgam_rom_for_yuv : 1;\n\tstruct rom_curve_caps dgam_rom_caps;\n\tstruct rom_curve_caps ogam_rom_caps;\n};\n\n \nstruct mpc_color_caps {\n\tuint16_t gamut_remap : 1;\n\tuint16_t ogam_ram : 1;\n\tuint16_t ocsc : 1;\n\tuint16_t num_3dluts : 3;\n\tuint16_t shared_3d_lut:1;\n\tstruct rom_curve_caps ogam_rom_caps;\n};\n\n \nstruct dc_color_caps {\n\tstruct dpp_color_caps dpp;\n\tstruct mpc_color_caps mpc;\n};\n\nstruct dc_dmub_caps {\n\tbool psr;\n\tbool mclk_sw;\n\tbool subvp_psr;\n\tbool gecc_enable;\n};\n\nstruct dc_caps {\n\tuint32_t max_streams;\n\tuint32_t max_links;\n\tuint32_t max_audios;\n\tuint32_t max_slave_planes;\n\tuint32_t max_slave_yuv_planes;\n\tuint32_t max_slave_rgb_planes;\n\tuint32_t max_planes;\n\tuint32_t max_downscale_ratio;\n\tuint32_t i2c_speed_in_khz;\n\tuint32_t i2c_speed_in_khz_hdcp;\n\tuint32_t dmdata_alloc_size;\n\tunsigned int max_cursor_size;\n\tunsigned int max_video_width;\n\t \n\tunsigned int max_optimizable_video_width;\n\tunsigned int min_horizontal_blanking_period;\n\tint linear_pitch_alignment;\n\tbool dcc_const_color;\n\tbool dynamic_audio;\n\tbool is_apu;\n\tbool dual_link_dvi;\n\tbool post_blend_color_processing;\n\tbool force_dp_tps4_for_cp2520;\n\tbool disable_dp_clk_share;\n\tbool psp_setup_panel_mode;\n\tbool extended_aux_timeout_support;\n\tbool dmcub_support;\n\tbool zstate_support;\n\tuint32_t num_of_internal_disp;\n\tenum dp_protocol_version max_dp_protocol_version;\n\tunsigned int mall_size_per_mem_channel;\n\tunsigned int mall_size_total;\n\tunsigned int cursor_cache_size;\n\tstruct dc_plane_cap planes[MAX_PLANES];\n\tstruct dc_color_caps color;\n\tstruct dc_dmub_caps dmub_caps;\n\tbool dp_hpo;\n\tbool dp_hdmi21_pcon_support;\n\tbool edp_dsc_support;\n\tbool vbios_lttpr_aware;\n\tbool vbios_lttpr_enable;\n\tuint32_t max_otg_num;\n\tuint32_t max_cab_allocation_bytes;\n\tuint32_t cache_line_size;\n\tuint32_t cache_num_ways;\n\tuint16_t subvp_fw_processing_delay_us;\n\tuint8_t subvp_drr_max_vblank_margin_us;\n\tuint16_t subvp_prefetch_end_to_mall_start_us;\n\tuint8_t subvp_swath_height_margin_lines; \n\tuint16_t subvp_pstate_allow_width_us;\n\tuint16_t subvp_vertical_int_margin_us;\n\tbool seamless_odm;\n\tuint32_t max_v_total;\n\tuint8_t subvp_drr_vblank_start_margin_us;\n};\n\nstruct dc_bug_wa {\n\tbool no_connect_phy_config;\n\tbool dedcn20_305_wa;\n\tbool skip_clock_update;\n\tbool lt_early_cr_pattern;\n\tstruct {\n\t\tuint8_t uclk : 1;\n\t\tuint8_t fclk : 1;\n\t\tuint8_t dcfclk : 1;\n\t\tuint8_t dcfclk_ds: 1;\n\t} clock_update_disable_mask;\n};\nstruct dc_dcc_surface_param {\n\tstruct dc_size surface_size;\n\tenum surface_pixel_format format;\n\tenum swizzle_mode_values swizzle_mode;\n\tenum dc_scan_direction scan;\n};\n\nstruct dc_dcc_setting {\n\tunsigned int max_compressed_blk_size;\n\tunsigned int max_uncompressed_blk_size;\n\tbool independent_64b_blks;\n\t\n\tstruct {\n\t\tuint32_t dcc_256_64_64 : 1;\n\t\tuint32_t dcc_128_128_uncontrained : 1;  \n\t\tuint32_t dcc_256_128_128 : 1;\t\t\n\t\tuint32_t dcc_256_256_unconstrained : 1;  \n\t} dcc_controls;\n};\n\nstruct dc_surface_dcc_cap {\n\tunion {\n\t\tstruct {\n\t\t\tstruct dc_dcc_setting rgb;\n\t\t} grph;\n\n\t\tstruct {\n\t\t\tstruct dc_dcc_setting luma;\n\t\t\tstruct dc_dcc_setting chroma;\n\t\t} video;\n\t};\n\n\tbool capable;\n\tbool const_color_support;\n};\n\nstruct dc_static_screen_params {\n\tstruct {\n\t\tbool force_trigger;\n\t\tbool cursor_update;\n\t\tbool surface_update;\n\t\tbool overlay_update;\n\t} triggers;\n\tunsigned int num_frames;\n};\n\n\n \n\nenum surface_update_type {\n\tUPDATE_TYPE_FAST,  \n\tUPDATE_TYPE_MED,   \n\tUPDATE_TYPE_FULL,  \n};\n\n \nstruct dc;\nstruct dc_plane_state;\nstruct dc_state;\n\n\nstruct dc_cap_funcs {\n\tbool (*get_dcc_compression_cap)(const struct dc *dc,\n\t\t\tconst struct dc_dcc_surface_param *input,\n\t\t\tstruct dc_surface_dcc_cap *output);\n};\n\nstruct link_training_settings;\n\nunion allow_lttpr_non_transparent_mode {\n\tstruct {\n\t\tbool DP1_4A : 1;\n\t\tbool DP2_0 : 1;\n\t} bits;\n\tunsigned char raw;\n};\n\n \nstruct dc_config {\n\tbool gpu_vm_support;\n\tbool disable_disp_pll_sharing;\n\tbool fbc_support;\n\tbool disable_fractional_pwm;\n\tbool allow_seamless_boot_optimization;\n\tbool seamless_boot_edp_requested;\n\tbool edp_not_connected;\n\tbool edp_no_power_sequencing;\n\tbool force_enum_edp;\n\tbool forced_clocks;\n\tunion allow_lttpr_non_transparent_mode allow_lttpr_non_transparent_mode;\n\tbool multi_mon_pp_mclk_switch;\n\tbool disable_dmcu;\n\tbool enable_4to1MPC;\n\tbool enable_windowed_mpo_odm;\n\tbool forceHBR2CP2520; \n\tuint32_t allow_edp_hotplug_detection;\n\tbool clamp_min_dcfclk;\n\tuint64_t vblank_alignment_dto_params;\n\tuint8_t  vblank_alignment_max_frame_time_diff;\n\tbool is_asymmetric_memory;\n\tbool is_single_rank_dimm;\n\tbool is_vmin_only_asic;\n\tbool use_pipe_ctx_sync_logic;\n\tbool ignore_dpref_ss;\n\tbool enable_mipi_converter_optimization;\n\tbool use_default_clock_table;\n\tbool force_bios_enable_lttpr;\n\tuint8_t force_bios_fixed_vs;\n\tint sdpif_request_limit_words_per_umc;\n\tbool use_old_fixed_vs_sequence;\n\tbool dc_mode_clk_limit_support;\n};\n\nenum visual_confirm {\n\tVISUAL_CONFIRM_DISABLE = 0,\n\tVISUAL_CONFIRM_SURFACE = 1,\n\tVISUAL_CONFIRM_HDR = 2,\n\tVISUAL_CONFIRM_MPCTREE = 4,\n\tVISUAL_CONFIRM_PSR = 5,\n\tVISUAL_CONFIRM_SWAPCHAIN = 6,\n\tVISUAL_CONFIRM_FAMS = 7,\n\tVISUAL_CONFIRM_SWIZZLE = 9,\n\tVISUAL_CONFIRM_REPLAY = 12,\n\tVISUAL_CONFIRM_SUBVP = 14,\n\tVISUAL_CONFIRM_MCLK_SWITCH = 16,\n};\n\nenum dc_psr_power_opts {\n\tpsr_power_opt_invalid = 0x0,\n\tpsr_power_opt_smu_opt_static_screen = 0x1,\n\tpsr_power_opt_z10_static_screen = 0x10,\n\tpsr_power_opt_ds_disable_allow = 0x100,\n};\n\nenum dml_hostvm_override_opts {\n\tDML_HOSTVM_NO_OVERRIDE = 0x0,\n\tDML_HOSTVM_OVERRIDE_FALSE = 0x1,\n\tDML_HOSTVM_OVERRIDE_TRUE = 0x2,\n};\n\nenum dcc_option {\n\tDCC_ENABLE = 0,\n\tDCC_DISABLE = 1,\n\tDCC_HALF_REQ_DISALBE = 2,\n};\n\n \nenum pipe_split_policy {\n\t \n\tMPC_SPLIT_DYNAMIC = 0,\n\n\t \n\tMPC_SPLIT_AVOID = 1,\n\n\t \n\tMPC_SPLIT_AVOID_MULT_DISP = 2,\n};\n\nenum wm_report_mode {\n\tWM_REPORT_DEFAULT = 0,\n\tWM_REPORT_OVERRIDE = 1,\n};\nenum dtm_pstate{\n\tdtm_level_p0 = 0, \n\tdtm_level_p1,\n\tdtm_level_p2,\n\tdtm_level_p3,\n\tdtm_level_p4, \n};\n\nenum dcn_pwr_state {\n\tDCN_PWR_STATE_UNKNOWN = -1,\n\tDCN_PWR_STATE_MISSION_MODE = 0,\n\tDCN_PWR_STATE_LOW_POWER = 3,\n};\n\nenum dcn_zstate_support_state {\n\tDCN_ZSTATE_SUPPORT_UNKNOWN,\n\tDCN_ZSTATE_SUPPORT_ALLOW,\n\tDCN_ZSTATE_SUPPORT_ALLOW_Z8_ONLY,\n\tDCN_ZSTATE_SUPPORT_ALLOW_Z8_Z10_ONLY,\n\tDCN_ZSTATE_SUPPORT_ALLOW_Z10_ONLY,\n\tDCN_ZSTATE_SUPPORT_DISALLOW,\n};\n\n \nstruct dc_clocks {\n\tint dispclk_khz;\n\tint actual_dispclk_khz;\n\tint dppclk_khz;\n\tint actual_dppclk_khz;\n\tint disp_dpp_voltage_level_khz;\n\tint dcfclk_khz;\n\tint socclk_khz;\n\tint dcfclk_deep_sleep_khz;\n\tint fclk_khz;\n\tint phyclk_khz;\n\tint dramclk_khz;\n\tbool p_state_change_support;\n\tenum dcn_zstate_support_state zstate_support;\n\tbool dtbclk_en;\n\tint ref_dtbclk_khz;\n\tbool fclk_p_state_change_support;\n\tenum dcn_pwr_state pwr_state;\n\t \n\tbool prev_p_state_change_support;\n\tbool fclk_prev_p_state_change_support;\n\tint num_ways;\n\n\t \n\tbool fw_based_mclk_switching;\n\tbool fw_based_mclk_switching_shut_down;\n\tint prev_num_ways;\n\tenum dtm_pstate dtm_level;\n\tint max_supported_dppclk_khz;\n\tint max_supported_dispclk_khz;\n\tint bw_dppclk_khz;  \n\tint bw_dispclk_khz;\n};\n\nstruct dc_bw_validation_profile {\n\tbool enable;\n\n\tunsigned long long total_ticks;\n\tunsigned long long voltage_level_ticks;\n\tunsigned long long watermark_ticks;\n\tunsigned long long rq_dlg_ticks;\n\n\tunsigned long long total_count;\n\tunsigned long long skip_fast_count;\n\tunsigned long long skip_pass_count;\n\tunsigned long long skip_fail_count;\n};\n\n#define BW_VAL_TRACE_SETUP() \\\n\t\tunsigned long long end_tick = 0; \\\n\t\tunsigned long long voltage_level_tick = 0; \\\n\t\tunsigned long long watermark_tick = 0; \\\n\t\tunsigned long long start_tick = dc->debug.bw_val_profile.enable ? \\\n\t\t\t\tdm_get_timestamp(dc->ctx) : 0\n\n#define BW_VAL_TRACE_COUNT() \\\n\t\tif (dc->debug.bw_val_profile.enable) \\\n\t\t\tdc->debug.bw_val_profile.total_count++\n\n#define BW_VAL_TRACE_SKIP(status) \\\n\t\tif (dc->debug.bw_val_profile.enable) { \\\n\t\t\tif (!voltage_level_tick) \\\n\t\t\t\tvoltage_level_tick = dm_get_timestamp(dc->ctx); \\\n\t\t\tdc->debug.bw_val_profile.skip_ ## status ## _count++; \\\n\t\t}\n\n#define BW_VAL_TRACE_END_VOLTAGE_LEVEL() \\\n\t\tif (dc->debug.bw_val_profile.enable) \\\n\t\t\tvoltage_level_tick = dm_get_timestamp(dc->ctx)\n\n#define BW_VAL_TRACE_END_WATERMARKS() \\\n\t\tif (dc->debug.bw_val_profile.enable) \\\n\t\t\twatermark_tick = dm_get_timestamp(dc->ctx)\n\n#define BW_VAL_TRACE_FINISH() \\\n\t\tif (dc->debug.bw_val_profile.enable) { \\\n\t\t\tend_tick = dm_get_timestamp(dc->ctx); \\\n\t\t\tdc->debug.bw_val_profile.total_ticks += end_tick - start_tick; \\\n\t\t\tdc->debug.bw_val_profile.voltage_level_ticks += voltage_level_tick - start_tick; \\\n\t\t\tif (watermark_tick) { \\\n\t\t\t\tdc->debug.bw_val_profile.watermark_ticks += watermark_tick - voltage_level_tick; \\\n\t\t\t\tdc->debug.bw_val_profile.rq_dlg_ticks += end_tick - watermark_tick; \\\n\t\t\t} \\\n\t\t}\n\nunion mem_low_power_enable_options {\n\tstruct {\n\t\tbool vga: 1;\n\t\tbool i2c: 1;\n\t\tbool dmcu: 1;\n\t\tbool dscl: 1;\n\t\tbool cm: 1;\n\t\tbool mpc: 1;\n\t\tbool optc: 1;\n\t\tbool vpg: 1;\n\t\tbool afmt: 1;\n\t} bits;\n\tuint32_t u32All;\n};\n\nunion root_clock_optimization_options {\n\tstruct {\n\t\tbool dpp: 1;\n\t\tbool dsc: 1;\n\t\tbool hdmistream: 1;\n\t\tbool hdmichar: 1;\n\t\tbool dpstream: 1;\n\t\tbool symclk32_se: 1;\n\t\tbool symclk32_le: 1;\n\t\tbool symclk_fe: 1;\n\t\tbool physymclk: 1;\n\t\tbool dpiasymclk: 1;\n\t\tuint32_t reserved: 22;\n\t} bits;\n\tuint32_t u32All;\n};\n\nunion dpia_debug_options {\n\tstruct {\n\t\tuint32_t disable_dpia:1;  \n\t\tuint32_t force_non_lttpr:1;  \n\t\tuint32_t extend_aux_rd_interval:1;  \n\t\tuint32_t disable_mst_dsc_work_around:1;  \n\t\tuint32_t enable_force_tbt3_work_around:1;  \n\t\tuint32_t reserved:27;\n\t} bits;\n\tuint32_t raw;\n};\n\n \nunion aux_wake_wa_options {\n\tstruct {\n\t\tuint32_t enable_wa : 1;\n\t\tuint32_t use_default_timeout : 1;\n\t\tuint32_t rsvd: 14;\n\t\tuint32_t timeout_ms : 16;\n\t} bits;\n\tuint32_t raw;\n};\n\nstruct dc_debug_data {\n\tuint32_t ltFailCount;\n\tuint32_t i2cErrorCount;\n\tuint32_t auxErrorCount;\n};\n\nstruct dc_phy_addr_space_config {\n\tstruct {\n\t\tuint64_t start_addr;\n\t\tuint64_t end_addr;\n\t\tuint64_t fb_top;\n\t\tuint64_t fb_offset;\n\t\tuint64_t fb_base;\n\t\tuint64_t agp_top;\n\t\tuint64_t agp_bot;\n\t\tuint64_t agp_base;\n\t} system_aperture;\n\n\tstruct {\n\t\tuint64_t page_table_start_addr;\n\t\tuint64_t page_table_end_addr;\n\t\tuint64_t page_table_base_addr;\n\t\tbool base_addr_is_mc_addr;\n\t} gart_config;\n\n\tbool valid;\n\tbool is_hvm_enabled;\n\tuint64_t page_table_default_page_addr;\n};\n\nstruct dc_virtual_addr_space_config {\n\tuint64_t\tpage_table_base_addr;\n\tuint64_t\tpage_table_start_addr;\n\tuint64_t\tpage_table_end_addr;\n\tuint32_t\tpage_table_block_size_in_bytes;\n\tuint8_t\t\tpage_table_depth; \n};\n\nstruct dc_bounding_box_overrides {\n\tint sr_exit_time_ns;\n\tint sr_enter_plus_exit_time_ns;\n\tint sr_exit_z8_time_ns;\n\tint sr_enter_plus_exit_z8_time_ns;\n\tint urgent_latency_ns;\n\tint percent_of_ideal_drambw;\n\tint dram_clock_change_latency_ns;\n\tint dummy_clock_change_latency_ns;\n\tint fclk_clock_change_latency_ns;\n\t \n\tint min_dcfclk_mhz;\n};\n\nstruct dc_state;\nstruct resource_pool;\nstruct dce_hwseq;\nstruct link_service;\n\n \nstruct dc_debug_options {\n\tbool native422_support;\n\tbool disable_dsc;\n\tenum visual_confirm visual_confirm;\n\tint visual_confirm_rect_height;\n\n\tbool sanity_checks;\n\tbool max_disp_clk;\n\tbool surface_trace;\n\tbool timing_trace;\n\tbool clock_trace;\n\tbool validation_trace;\n\tbool bandwidth_calcs_trace;\n\tint max_downscale_src_width;\n\n\t \n\tbool disable_stutter;\n\tbool use_max_lb;\n\tenum dcc_option disable_dcc;\n\n\t \n\tenum pipe_split_policy pipe_split_policy;\n\tbool force_single_disp_pipe_split;\n\tbool voltage_align_fclk;\n\tbool disable_min_fclk;\n\n\tbool disable_dfs_bypass;\n\tbool disable_dpp_power_gate;\n\tbool disable_hubp_power_gate;\n\tbool disable_dsc_power_gate;\n\tint dsc_min_slice_height_override;\n\tint dsc_bpp_increment_div;\n\tbool disable_pplib_wm_range;\n\tenum wm_report_mode pplib_wm_report_mode;\n\tunsigned int min_disp_clk_khz;\n\tunsigned int min_dpp_clk_khz;\n\tunsigned int min_dram_clk_khz;\n\tint sr_exit_time_dpm0_ns;\n\tint sr_enter_plus_exit_time_dpm0_ns;\n\tint sr_exit_time_ns;\n\tint sr_enter_plus_exit_time_ns;\n\tint sr_exit_z8_time_ns;\n\tint sr_enter_plus_exit_z8_time_ns;\n\tint urgent_latency_ns;\n\tuint32_t underflow_assert_delay_us;\n\tint percent_of_ideal_drambw;\n\tint dram_clock_change_latency_ns;\n\tbool optimized_watermark;\n\tint always_scale;\n\tbool disable_pplib_clock_request;\n\tbool disable_clock_gate;\n\tbool disable_mem_low_power;\n\tbool pstate_enabled;\n\tbool disable_dmcu;\n\tbool force_abm_enable;\n\tbool disable_stereo_support;\n\tbool vsr_support;\n\tbool performance_trace;\n\tbool az_endpoint_mute_only;\n\tbool always_use_regamma;\n\tbool recovery_enabled;\n\tbool avoid_vbios_exec_table;\n\tbool scl_reset_length10;\n\tbool hdmi20_disable;\n\tbool skip_detection_link_training;\n\tuint32_t edid_read_retry_times;\n\tunsigned int force_odm_combine; \n\tunsigned int seamless_boot_odm_combine;\n\tunsigned int force_odm_combine_4to1; \n\tint minimum_z8_residency_time;\n\tbool disable_z9_mpc;\n\tunsigned int force_fclk_khz;\n\tbool enable_tri_buf;\n\tbool dmub_offload_enabled;\n\tbool dmcub_emulation;\n\tbool disable_idle_power_optimizations;\n\tunsigned int mall_size_override;\n\tunsigned int mall_additional_timer_percent;\n\tbool mall_error_as_fatal;\n\tbool dmub_command_table;  \n\tstruct dc_bw_validation_profile bw_val_profile;\n\tbool disable_fec;\n\tbool disable_48mhz_pwrdwn;\n\t \n\tunsigned int force_min_dcfclk_mhz;\n\tint dwb_fi_phase;\n\tbool disable_timing_sync;\n\tbool cm_in_bypass;\n\tint force_clock_mode; \n\n\tbool disable_dram_clock_change_vactive_support;\n\tbool validate_dml_output;\n\tbool enable_dmcub_surface_flip;\n\tbool usbc_combo_phy_reset_wa;\n\tbool enable_dram_clock_change_one_display_vactive;\n\t \n\tbool legacy_dp2_lt;\n\tbool set_mst_en_for_sst;\n\tbool disable_uhbr;\n\tbool force_dp2_lt_fallback_method;\n\tbool ignore_cable_id;\n\tunion mem_low_power_enable_options enable_mem_low_power;\n\tunion root_clock_optimization_options root_clock_optimization;\n\tbool hpo_optimization;\n\tbool force_vblank_alignment;\n\n\t \n\tbool enable_dmub_aux_for_legacy_ddc;\n\tbool disable_fams;\n\tbool disable_fams_gaming;\n\t \n\tuint8_t fec_enable_delay_in100us;\n\tbool enable_driver_sequence_debug;\n\tenum det_size crb_alloc_policy;\n\tint crb_alloc_policy_min_disp_count;\n\tbool disable_z10;\n\tbool enable_z9_disable_interface;\n\tbool psr_skip_crtc_disable;\n\tunion dpia_debug_options dpia_debug;\n\tbool disable_fixed_vs_aux_timeout_wa;\n\tuint32_t fixed_vs_aux_delay_config_wa;\n\tbool force_disable_subvp;\n\tbool force_subvp_mclk_switch;\n\tbool allow_sw_cursor_fallback;\n\tunsigned int force_subvp_num_ways;\n\tunsigned int force_mall_ss_num_ways;\n\tbool alloc_extra_way_for_cursor;\n\tuint32_t subvp_extra_lines;\n\tbool force_usr_allow;\n\t \n\tbool disable_dtb_ref_clk_switch;\n\tbool extended_blank_optimization;\n\tunion aux_wake_wa_options aux_wake_wa;\n\tuint32_t mst_start_top_delay;\n\tuint8_t psr_power_use_phy_fsm;\n\tenum dml_hostvm_override_opts dml_hostvm_override;\n\tbool dml_disallow_alternate_prefetch_modes;\n\tbool use_legacy_soc_bb_mechanism;\n\tbool exit_idle_opt_for_cursor_updates;\n\tbool enable_single_display_2to1_odm_policy;\n\tbool enable_double_buffered_dsc_pg_support;\n\tbool enable_dp_dig_pixel_rate_div_policy;\n\tenum lttpr_mode lttpr_mode_override;\n\tunsigned int dsc_delay_factor_wa_x1000;\n\tunsigned int min_prefetch_in_strobe_ns;\n\tbool disable_unbounded_requesting;\n\tbool dig_fifo_off_in_blank;\n\tbool temp_mst_deallocation_sequence;\n\tbool override_dispclk_programming;\n\tbool disable_fpo_optimizations;\n\tbool support_eDP1_5;\n\tuint32_t fpo_vactive_margin_us;\n\tbool disable_fpo_vactive;\n\tbool disable_boot_optimizations;\n\tbool override_odm_optimization;\n\tbool minimize_dispclk_using_odm;\n\tbool disable_subvp_high_refresh;\n\tbool disable_dp_plus_plus_wa;\n\tuint32_t fpo_vactive_min_active_margin_us;\n\tuint32_t fpo_vactive_max_blank_us;\n\tbool enable_legacy_fast_update;\n\tbool disable_dc_mode_overwrite;\n\tbool replay_skip_crtc_disabled;\n};\n\nstruct gpu_info_soc_bounding_box_v1_0;\n\n \nstruct dc_current_properties {\n\tunsigned int cursor_size_limit;\n};\n\nstruct dc {\n\tstruct dc_debug_options debug;\n\tstruct dc_versions versions;\n\tstruct dc_caps caps;\n\tstruct dc_cap_funcs cap_funcs;\n\tstruct dc_config config;\n\tstruct dc_bounding_box_overrides bb_overrides;\n\tstruct dc_bug_wa work_arounds;\n\tstruct dc_context *ctx;\n\tstruct dc_phy_addr_space_config vm_pa_config;\n\n\tuint8_t link_count;\n\tstruct dc_link *links[MAX_PIPES * 2];\n\tstruct link_service *link_srv;\n\n\tstruct dc_state *current_state;\n\tstruct resource_pool *res_pool;\n\n\tstruct clk_mgr *clk_mgr;\n\n\t \n\tstruct dm_pp_clock_levels sclk_lvls;\n\n\t \n\tstruct bw_calcs_dceip *bw_dceip;\n\tstruct bw_calcs_vbios *bw_vbios;\n\tstruct dcn_soc_bounding_box *dcn_soc;\n\tstruct dcn_ip_params *dcn_ip;\n\tstruct display_mode_lib dml;\n\n\t \n\tstruct hw_sequencer_funcs hwss;\n\tstruct dce_hwseq *hwseq;\n\n\t \n\tbool optimized_required;\n\tbool wm_optimized_required;\n\tbool idle_optimizations_allowed;\n\tbool enable_c20_dtm_b0;\n\n\t \n\n\t \n\tstruct compressor *fbc_compressor;\n\n\tstruct dc_debug_data debug_data;\n\tstruct dpcd_vendor_signature vendor_signature;\n\n\tconst char *build_id;\n\tstruct vm_helper *vm_helper;\n\n\tuint32_t *dcn_reg_offsets;\n\tuint32_t *nbio_reg_offsets;\n\n\t \n\tstruct {\n\t\tstruct {\n\t\t\t \n\t\t\tstruct _vcs_dpi_voltage_scaling_st clock_limits[DC__VOLTAGE_STATES];\n\t\t} update_bw_bounding_box;\n\t} scratch;\n};\n\nenum frame_buffer_mode {\n\tFRAME_BUFFER_MODE_LOCAL_ONLY = 0,\n\tFRAME_BUFFER_MODE_ZFB_ONLY,\n\tFRAME_BUFFER_MODE_MIXED_ZFB_AND_LOCAL,\n} ;\n\nstruct dchub_init_data {\n\tint64_t zfb_phys_addr_base;\n\tint64_t zfb_mc_base_addr;\n\tuint64_t zfb_size_in_byte;\n\tenum frame_buffer_mode fb_mode;\n\tbool dchub_initialzied;\n\tbool dchub_info_valid;\n};\n\nstruct dc_init_data {\n\tstruct hw_asic_id asic_id;\n\tvoid *driver;  \n\tstruct cgs_device *cgs_device;\n\tstruct dc_bounding_box_overrides bb_overrides;\n\n\tint num_virtual_links;\n\t \n\tstruct dc_bios *vbios_override;\n\tenum dce_environment dce_environment;\n\n\tstruct dmub_offload_funcs *dmub_if;\n\tstruct dc_reg_helper_state *dmub_offload;\n\n\tstruct dc_config flags;\n\tuint64_t log_mask;\n\n\tstruct dpcd_vendor_signature vendor_signature;\n\tbool force_smu_not_present;\n\t \n\tuint32_t *dcn_reg_offsets;\n\tuint32_t *nbio_reg_offsets;\n};\n\nstruct dc_callback_init {\n\tstruct cp_psp cp_psp;\n};\n\nstruct dc *dc_create(const struct dc_init_data *init_params);\nvoid dc_hardware_init(struct dc *dc);\n\nint dc_get_vmid_use_vector(struct dc *dc);\nvoid dc_setup_vm_context(struct dc *dc, struct dc_virtual_addr_space_config *va_config, int vmid);\n \nint dc_setup_system_context(struct dc *dc, struct dc_phy_addr_space_config *pa_config);\nvoid dc_init_callbacks(struct dc *dc,\n\t\tconst struct dc_callback_init *init_params);\nvoid dc_deinit_callbacks(struct dc *dc);\nvoid dc_destroy(struct dc **dc);\n\n \n\nenum {\n\tTRANSFER_FUNC_POINTS = 1025\n};\n\nstruct dc_hdr_static_metadata {\n\t \n\tunsigned int chromaticity_green_x;\n\tunsigned int chromaticity_green_y;\n\tunsigned int chromaticity_blue_x;\n\tunsigned int chromaticity_blue_y;\n\tunsigned int chromaticity_red_x;\n\tunsigned int chromaticity_red_y;\n\tunsigned int chromaticity_white_point_x;\n\tunsigned int chromaticity_white_point_y;\n\n\tuint32_t min_luminance;\n\tuint32_t max_luminance;\n\tuint32_t maximum_content_light_level;\n\tuint32_t maximum_frame_average_light_level;\n};\n\nenum dc_transfer_func_type {\n\tTF_TYPE_PREDEFINED,\n\tTF_TYPE_DISTRIBUTED_POINTS,\n\tTF_TYPE_BYPASS,\n\tTF_TYPE_HWPWL\n};\n\nstruct dc_transfer_func_distributed_points {\n\tstruct fixed31_32 red[TRANSFER_FUNC_POINTS];\n\tstruct fixed31_32 green[TRANSFER_FUNC_POINTS];\n\tstruct fixed31_32 blue[TRANSFER_FUNC_POINTS];\n\n\tuint16_t end_exponent;\n\tuint16_t x_point_at_y1_red;\n\tuint16_t x_point_at_y1_green;\n\tuint16_t x_point_at_y1_blue;\n};\n\nenum dc_transfer_func_predefined {\n\tTRANSFER_FUNCTION_SRGB,\n\tTRANSFER_FUNCTION_BT709,\n\tTRANSFER_FUNCTION_PQ,\n\tTRANSFER_FUNCTION_LINEAR,\n\tTRANSFER_FUNCTION_UNITY,\n\tTRANSFER_FUNCTION_HLG,\n\tTRANSFER_FUNCTION_HLG12,\n\tTRANSFER_FUNCTION_GAMMA22,\n\tTRANSFER_FUNCTION_GAMMA24,\n\tTRANSFER_FUNCTION_GAMMA26\n};\n\n\nstruct dc_transfer_func {\n\tstruct kref refcount;\n\tenum dc_transfer_func_type type;\n\tenum dc_transfer_func_predefined tf;\n\t \n\tuint32_t sdr_ref_white_level;\n\tunion {\n\t\tstruct pwl_params pwl;\n\t\tstruct dc_transfer_func_distributed_points tf_pts;\n\t};\n};\n\n\nunion dc_3dlut_state {\n\tstruct {\n\t\tuint32_t initialized:1;\t\t \n\t\tuint32_t rmu_idx_valid:1;\t \n\t\tuint32_t rmu_mux_num:3;\t\t \n\t\tuint32_t mpc_rmu0_mux:4;\t \n\t\tuint32_t mpc_rmu1_mux:4;\n\t\tuint32_t mpc_rmu2_mux:4;\n\t\tuint32_t reserved:15;\n\t} bits;\n\tuint32_t raw;\n};\n\n\nstruct dc_3dlut {\n\tstruct kref refcount;\n\tstruct tetrahedral_params lut_3d;\n\tstruct fixed31_32 hdr_multiplier;\n\tunion dc_3dlut_state state;\n};\n \nstruct dc_plane_status {\n\tstruct dc_plane_address requested_address;\n\tstruct dc_plane_address current_address;\n\tbool is_flip_pending;\n\tbool is_right_eye;\n};\n\nunion surface_update_flags {\n\n\tstruct {\n\t\tuint32_t addr_update:1;\n\t\t \n\t\tuint32_t dcc_change:1;\n\t\tuint32_t color_space_change:1;\n\t\tuint32_t horizontal_mirror_change:1;\n\t\tuint32_t per_pixel_alpha_change:1;\n\t\tuint32_t global_alpha_change:1;\n\t\tuint32_t hdr_mult:1;\n\t\tuint32_t rotation_change:1;\n\t\tuint32_t swizzle_change:1;\n\t\tuint32_t scaling_change:1;\n\t\tuint32_t position_change:1;\n\t\tuint32_t in_transfer_func_change:1;\n\t\tuint32_t input_csc_change:1;\n\t\tuint32_t coeff_reduction_change:1;\n\t\tuint32_t output_tf_change:1;\n\t\tuint32_t pixel_format_change:1;\n\t\tuint32_t plane_size_change:1;\n\t\tuint32_t gamut_remap_change:1;\n\n\t\t \n\t\tuint32_t new_plane:1;\n\t\tuint32_t bpp_change:1;\n\t\tuint32_t gamma_change:1;\n\t\tuint32_t bandwidth_change:1;\n\t\tuint32_t clock_change:1;\n\t\tuint32_t stereo_format_change:1;\n\t\tuint32_t lut_3d:1;\n\t\tuint32_t tmz_changed:1;\n\t\tuint32_t full_update:1;\n\t} bits;\n\n\tuint32_t raw;\n};\n\nstruct dc_plane_state {\n\tstruct dc_plane_address address;\n\tstruct dc_plane_flip_time time;\n\tbool triplebuffer_flips;\n\tstruct scaling_taps scaling_quality;\n\tstruct rect src_rect;\n\tstruct rect dst_rect;\n\tstruct rect clip_rect;\n\n\tstruct plane_size plane_size;\n\tunion dc_tiling_info tiling_info;\n\n\tstruct dc_plane_dcc_param dcc;\n\n\tstruct dc_gamma *gamma_correction;\n\tstruct dc_transfer_func *in_transfer_func;\n\tstruct dc_bias_and_scale *bias_and_scale;\n\tstruct dc_csc_transform input_csc_color_matrix;\n\tstruct fixed31_32 coeff_reduction_factor;\n\tstruct fixed31_32 hdr_mult;\n\tstruct colorspace_transform gamut_remap_matrix;\n\n\t\n\tstruct dc_hdr_static_metadata hdr_static_ctx;\n\n\tenum dc_color_space color_space;\n\n\tstruct dc_3dlut *lut3d_func;\n\tstruct dc_transfer_func *in_shaper_func;\n\tstruct dc_transfer_func *blend_tf;\n\n\tstruct dc_transfer_func *gamcor_tf;\n\tenum surface_pixel_format format;\n\tenum dc_rotation_angle rotation;\n\tenum plane_stereo_format stereo_format;\n\n\tbool is_tiling_rotated;\n\tbool per_pixel_alpha;\n\tbool pre_multiplied_alpha;\n\tbool global_alpha;\n\tint  global_alpha_value;\n\tbool visible;\n\tbool flip_immediate;\n\tbool horizontal_mirror;\n\tint layer_index;\n\n\tunion surface_update_flags update_flags;\n\tbool flip_int_enabled;\n\tbool skip_manual_trigger;\n\n\t \n\tstruct dc_plane_status status;\n\tstruct dc_context *ctx;\n\n\t \n\tbool force_full_update;\n\n\tbool is_phantom; \n\n\t \n\tenum dc_irq_source irq_source;\n\tstruct kref refcount;\n\tstruct tg_color visual_confirm_color;\n\n\tbool is_statically_allocated;\n};\n\nstruct dc_plane_info {\n\tstruct plane_size plane_size;\n\tunion dc_tiling_info tiling_info;\n\tstruct dc_plane_dcc_param dcc;\n\tenum surface_pixel_format format;\n\tenum dc_rotation_angle rotation;\n\tenum plane_stereo_format stereo_format;\n\tenum dc_color_space color_space;\n\tbool horizontal_mirror;\n\tbool visible;\n\tbool per_pixel_alpha;\n\tbool pre_multiplied_alpha;\n\tbool global_alpha;\n\tint  global_alpha_value;\n\tbool input_csc_enabled;\n\tint layer_index;\n};\n\nstruct dc_scaling_info {\n\tstruct rect src_rect;\n\tstruct rect dst_rect;\n\tstruct rect clip_rect;\n\tstruct scaling_taps scaling_quality;\n};\n\nstruct dc_fast_update {\n\tconst struct dc_flip_addrs *flip_addr;\n\tconst struct dc_gamma *gamma;\n\tconst struct colorspace_transform *gamut_remap_matrix;\n\tconst struct dc_csc_transform *input_csc_color_matrix;\n\tconst struct fixed31_32 *coeff_reduction_factor;\n\tstruct dc_transfer_func *out_transfer_func;\n\tstruct dc_csc_transform *output_csc_transform;\n};\n\nstruct dc_surface_update {\n\tstruct dc_plane_state *surface;\n\n\t \n\tconst struct dc_flip_addrs *flip_addr;\n\tconst struct dc_plane_info *plane_info;\n\tconst struct dc_scaling_info *scaling_info;\n\tstruct fixed31_32 hdr_mult;\n\t \n\tconst struct dc_gamma *gamma;\n\tconst struct dc_transfer_func *in_transfer_func;\n\n\tconst struct dc_csc_transform *input_csc_color_matrix;\n\tconst struct fixed31_32 *coeff_reduction_factor;\n\tconst struct dc_transfer_func *func_shaper;\n\tconst struct dc_3dlut *lut3d_func;\n\tconst struct dc_transfer_func *blend_tf;\n\tconst struct colorspace_transform *gamut_remap_matrix;\n};\n\n \nstruct dc_plane_state *dc_create_plane_state(struct dc *dc);\nconst struct dc_plane_status *dc_plane_get_status(\n\t\tconst struct dc_plane_state *plane_state);\n\nvoid dc_plane_state_retain(struct dc_plane_state *plane_state);\nvoid dc_plane_state_release(struct dc_plane_state *plane_state);\n\nvoid dc_gamma_retain(struct dc_gamma *dc_gamma);\nvoid dc_gamma_release(struct dc_gamma **dc_gamma);\nstruct dc_gamma *dc_create_gamma(void);\n\nvoid dc_transfer_func_retain(struct dc_transfer_func *dc_tf);\nvoid dc_transfer_func_release(struct dc_transfer_func *dc_tf);\nstruct dc_transfer_func *dc_create_transfer_func(void);\n\nstruct dc_3dlut *dc_create_3dlut_func(void);\nvoid dc_3dlut_func_release(struct dc_3dlut *lut);\nvoid dc_3dlut_func_retain(struct dc_3dlut *lut);\n\nvoid dc_post_update_surfaces_to_stream(\n\t\tstruct dc *dc);\n\n#include \"dc_stream.h\"\n\n \nstruct dc_validation_set {\n\t \n\tstruct dc_stream_state *stream;\n\n\t \n\tstruct dc_plane_state *plane_states[MAX_SURFACES];\n\n\t \n\tuint8_t plane_count;\n};\n\nbool dc_validate_boot_timing(const struct dc *dc,\n\t\t\t\tconst struct dc_sink *sink,\n\t\t\t\tstruct dc_crtc_timing *crtc_timing);\n\nenum dc_status dc_validate_plane(struct dc *dc, const struct dc_plane_state *plane_state);\n\nvoid get_clock_requirements_for_state(struct dc_state *state, struct AsicStateEx *info);\n\nenum dc_status dc_validate_with_context(struct dc *dc,\n\t\t\t\t\tconst struct dc_validation_set set[],\n\t\t\t\t\tint set_count,\n\t\t\t\t\tstruct dc_state *context,\n\t\t\t\t\tbool fast_validate);\n\nbool dc_set_generic_gpio_for_stereo(bool enable,\n\t\tstruct gpio_service *gpio_service);\n\n \nenum dc_status dc_validate_global_state(\n\t\tstruct dc *dc,\n\t\tstruct dc_state *new_ctx,\n\t\tbool fast_validate);\n\n\nvoid dc_resource_state_construct(\n\t\tconst struct dc *dc,\n\t\tstruct dc_state *dst_ctx);\n\nbool dc_acquire_release_mpc_3dlut(\n\t\tstruct dc *dc, bool acquire,\n\t\tstruct dc_stream_state *stream,\n\t\tstruct dc_3dlut **lut,\n\t\tstruct dc_transfer_func **shaper);\n\nvoid dc_resource_state_copy_construct(\n\t\tconst struct dc_state *src_ctx,\n\t\tstruct dc_state *dst_ctx);\n\nvoid dc_resource_state_copy_construct_current(\n\t\tconst struct dc *dc,\n\t\tstruct dc_state *dst_ctx);\n\nvoid dc_resource_state_destruct(struct dc_state *context);\n\nbool dc_resource_is_dsc_encoding_supported(const struct dc *dc);\n\nenum dc_status dc_commit_streams(struct dc *dc,\n\t\t\t\t struct dc_stream_state *streams[],\n\t\t\t\t uint8_t stream_count);\n\nstruct dc_state *dc_create_state(struct dc *dc);\nstruct dc_state *dc_copy_state(struct dc_state *src_ctx);\nvoid dc_retain_state(struct dc_state *context);\nvoid dc_release_state(struct dc_state *context);\n\nstruct dc_plane_state *dc_get_surface_for_mpcc(struct dc *dc,\n\t\tstruct dc_stream_state *stream,\n\t\tint mpcc_inst);\n\n\nuint32_t dc_get_opp_for_plane(struct dc *dc, struct dc_plane_state *plane);\n\nvoid dc_set_disable_128b_132b_stream_overhead(bool disable);\n\n \nuint32_t dc_bandwidth_in_kbps_from_timing(\n\t\tconst struct dc_crtc_timing *timing,\n\t\tconst enum dc_link_encoding_format link_encoding);\n\n \n \nstruct dc_link {\n\tstruct dc_sink *remote_sinks[MAX_SINKS_PER_LINK];\n\tunsigned int sink_count;\n\tstruct dc_sink *local_sink;\n\tunsigned int link_index;\n\tenum dc_connection_type type;\n\tenum signal_type connector_signal;\n\tenum dc_irq_source irq_source_hpd;\n\tenum dc_irq_source irq_source_hpd_rx; \n\n\tbool is_hpd_filter_disabled;\n\tbool dp_ss_off;\n\n\t \n\tbool link_state_valid;\n\tbool aux_access_disabled;\n\tbool sync_lt_in_progress;\n\tbool skip_stream_reenable;\n\tbool is_internal_display;\n\t \n\tbool is_dig_mapping_flexible;\n\tbool hpd_status;  \n\tbool is_hpd_pending;  \n\tbool is_automated;  \n\n\tbool edp_sink_present;\n\n\tstruct dp_trace dp_trace;\n\n\t \n\tstruct dc_link_settings reported_link_cap;\n\tstruct dc_link_settings verified_link_cap;\n\tstruct dc_link_settings cur_link_settings;\n\tstruct dc_lane_settings cur_lane_setting[LANE_COUNT_DP_MAX];\n\tstruct dc_link_settings preferred_link_setting;\n\t \n\tstruct dc_link_training_overrides preferred_training_settings;\n\tstruct dp_audio_test_data audio_test_data;\n\n\tuint8_t ddc_hw_inst;\n\n\tuint8_t hpd_src;\n\n\tuint8_t link_enc_hw_inst;\n\t \n\tenum engine_id eng_id;\n\tenum engine_id dpia_preferred_eng_id;\n\n\tbool test_pattern_enabled;\n\tenum dp_test_pattern current_test_pattern;\n\tunion compliance_test_state compliance_test_state;\n\n\tvoid *priv;\n\n\tstruct ddc_service *ddc;\n\n\tenum dp_panel_mode panel_mode;\n\tbool aux_mode;\n\n\t \n\n\tconst struct dc *dc;\n\n\tstruct dc_context *ctx;\n\n\tstruct panel_cntl *panel_cntl;\n\tstruct link_encoder *link_enc;\n\tstruct graphics_object_id link_id;\n\t \n\tenum display_endpoint_type ep_type;\n\tunion ddi_channel_mapping ddi_channel_mapping;\n\tstruct connector_device_tag_info device_tag;\n\tstruct dpcd_caps dpcd_caps;\n\tuint32_t dongle_max_pix_clk;\n\tunsigned short chip_caps;\n\tunsigned int dpcd_sink_count;\n\tstruct hdcp_caps hdcp_caps;\n\tenum edp_revision edp_revision;\n\tunion dpcd_sink_ext_caps dpcd_sink_ext_caps;\n\n\tstruct psr_settings psr_settings;\n\n\tstruct replay_settings replay_settings;\n\n\t \n\tstruct dc_lane_settings bios_forced_drive_settings;\n\n\t \n\tuint8_t vendor_specific_lttpr_link_rate_wa;\n\tbool apply_vendor_specific_lttpr_link_rate_wa;\n\n\t \n\tstruct link_flags {\n\t\tbool dp_keep_receiver_powered;\n\t\tbool dp_skip_DID2;\n\t\tbool dp_skip_reset_segment;\n\t\tbool dp_skip_fs_144hz;\n\t\tbool dp_mot_reset_segment;\n\t\t \n\t\tbool dpia_mst_dsc_always_on;\n\t\t \n\t\tbool dpia_forced_tbt3_mode;\n\t\tbool dongle_mode_timing_override;\n\t\tbool blank_stream_on_ocs_change;\n\t\tbool read_dpcd204h_on_irq_hpd;\n\t} wa_flags;\n\tstruct link_mst_stream_allocation_table mst_stream_alloc_table;\n\n\tstruct dc_link_status link_status;\n\tstruct dprx_states dprx_states;\n\n\tstruct gpio *hpd_gpio;\n\tenum dc_link_fec_state fec_state;\n\tbool link_powered_externally;\t\n\n\tstruct dc_panel_config panel_config;\n\tstruct phy_state phy_state;\n\t\n\tstruct dc_dpia_bw_alloc dpia_bw_alloc_config;\n\tbool skip_implict_edp_power_control;\n};\n\n \nstruct dc_link *dc_get_link_at_index(struct dc *dc, uint32_t link_index);\n\n \nbool dc_get_edp_link_panel_inst(const struct dc *dc,\n\t\tconst struct dc_link *link,\n\t\tunsigned int *inst_out);\n\n \nvoid dc_get_edp_links(const struct dc *dc,\n\t\tstruct dc_link **edp_links,\n\t\tint *edp_num);\n\nvoid dc_set_edp_power(const struct dc *dc, struct dc_link *edp_link,\n\t\t\t\t bool powerOn);\n\n \nbool dc_link_detect(struct dc_link *link, enum dc_detect_reason reason);\n\nstruct dc_sink_init_data;\n\n \nstruct dc_sink *dc_link_add_remote_sink(\n\t\tstruct dc_link *dc_link,\n\t\tconst uint8_t *edid,\n\t\tint len,\n\t\tstruct dc_sink_init_data *init_data);\n\n \nvoid dc_link_remove_remote_sink(\n\tstruct dc_link *link,\n\tstruct dc_sink *sink);\n\n \nvoid dc_link_enable_hpd(const struct dc_link *link);\n\n \nvoid dc_link_disable_hpd(const struct dc_link *link);\n\n \nbool dc_link_detect_connection_type(struct dc_link *link,\n\t\tenum dc_connection_type *type);\n\n \nbool dc_link_get_hpd_state(struct dc_link *link);\n\n \nconst struct dc_link_status *dc_link_get_status(const struct dc_link *link);\n\n \nvoid dc_link_enable_hpd_filter(struct dc_link *link, bool enable);\n\n \nbool dc_submit_i2c(\n\t\tstruct dc *dc,\n\t\tuint32_t link_index,\n\t\tstruct i2c_command *cmd);\n\n \nbool dc_submit_i2c_oem(\n\t\tstruct dc *dc,\n\t\tstruct i2c_command *cmd);\n\nenum aux_return_code_type;\n \nint dc_link_aux_transfer_raw(struct ddc_service *ddc,\n\t\tstruct aux_payload *payload,\n\t\tenum aux_return_code_type *operation_result);\n\nbool dc_is_oem_i2c_device_present(\n\tstruct dc *dc,\n\tsize_t slave_address\n);\n\n \nbool dc_link_is_hdcp14(struct dc_link *link, enum signal_type signal);\nbool dc_link_is_hdcp22(struct dc_link *link, enum signal_type signal);\n\n \nbool dc_link_handle_hpd_rx_irq(struct dc_link *dc_link,\n\t\tunion hpd_irq_data *hpd_irq_dpcd_data, bool *out_link_loss,\n\t\tbool defer_handling, bool *has_left_work);\n \nvoid dc_link_dp_handle_automated_test(struct dc_link *link);\n\n \nvoid dc_link_dp_handle_link_loss(struct dc_link *link);\n\n \nbool dc_link_dp_allow_hpd_rx_irq(const struct dc_link *link);\n\n \nbool dc_link_check_link_loss_status(struct dc_link *link,\n\t\tunion hpd_irq_data *hpd_irq_dpcd_data);\n\n \nenum dc_status dc_link_dp_read_hpd_rx_irq_data(\n\tstruct dc_link *link,\n\tunion hpd_irq_data *irq_data);\n\n \nvoid dc_link_clear_dprx_states(struct dc_link *link);\n\n \nbool dc_link_reset_cur_dp_mst_topology(struct dc_link *link);\n\n \nuint32_t dc_link_bandwidth_kbps(\n\tconst struct dc_link *link,\n\tconst struct dc_link_settings *link_setting);\n\n \nvoid dc_get_cur_link_res_map(const struct dc *dc, uint32_t *map);\n\n \nvoid dc_restore_link_res_map(const struct dc *dc, uint32_t *map);\n\n \nbool dc_link_update_dsc_config(struct pipe_ctx *pipe_ctx);\n\n \nuint32_t dc_link_bw_kbps_from_raw_frl_link_rate_data(const struct dc *dc, uint8_t bw);\n\n \nbool dc_link_decide_edp_link_settings(struct dc_link *link,\n\t\tstruct dc_link_settings *link_settings,\n\t\tuint32_t req_bw);\n\n \nbool dc_link_dp_get_max_link_enc_cap(const struct dc_link *link,\n\t\tstruct dc_link_settings *max_link_enc_cap);\n\n \nenum dp_link_encoding dc_link_dp_mst_decide_link_encoding_format(\n\t\tconst struct dc_link *link);\n\n \nconst struct dc_link_settings *dc_link_get_link_cap(const struct dc_link *link);\n\n \nenum dc_link_encoding_format dc_link_get_highest_encoding_format(const struct dc_link *link);\n\n \nbool dc_link_is_dp_sink_present(struct dc_link *link);\n\n \nvoid dc_link_set_drive_settings(struct dc *dc,\n\t\t\t\tstruct link_training_settings *lt_settings,\n\t\t\t\tstruct dc_link *link);\n\n \nbool dc_link_dp_set_test_pattern(\n\tstruct dc_link *link,\n\tenum dp_test_pattern test_pattern,\n\tenum dp_test_pattern_color_space test_pattern_color_space,\n\tconst struct link_training_settings *p_link_settings,\n\tconst unsigned char *p_custom_pattern,\n\tunsigned int cust_pattern_size);\n\n \nvoid dc_link_set_preferred_link_settings(struct dc *dc,\n\t\tstruct dc_link_settings *link_setting,\n\t\tstruct dc_link *link);\n\n \nvoid dc_link_set_preferred_training_settings(struct dc *dc,\n\t\tstruct dc_link_settings *link_setting,\n\t\tstruct dc_link_training_overrides *lt_overrides,\n\t\tstruct dc_link *link,\n\t\tbool skip_immediate_retrain);\n\n \nbool dc_link_is_fec_supported(const struct dc_link *link);\n\n \nbool dc_link_should_enable_fec(const struct dc_link *link);\n\n \nenum lttpr_mode dc_link_decide_lttpr_mode(struct dc_link *link,\n\t\tstruct dc_link_settings *link_setting);\n\n \nvoid dc_link_dp_receiver_power_ctrl(struct dc_link *link, bool on);\n\n \nvoid dc_link_overwrite_extended_receiver_cap(\n\t\tstruct dc_link *link);\n\nvoid dc_link_edp_panel_backlight_power_on(struct dc_link *link,\n\t\tbool wait_for_hpd);\n\n \nbool dc_link_set_backlight_level(const struct dc_link *dc_link,\n\t\tuint32_t backlight_pwm_u16_16,\n\t\tuint32_t frame_ramp);\n\n \nbool dc_link_set_backlight_level_nits(struct dc_link *link,\n\t\tbool isHDR,\n\t\tuint32_t backlight_millinits,\n\t\tuint32_t transition_time_in_ms);\n\nbool dc_link_get_backlight_level_nits(struct dc_link *link,\n\t\tuint32_t *backlight_millinits,\n\t\tuint32_t *backlight_millinits_peak);\n\nint dc_link_get_backlight_level(const struct dc_link *dc_link);\n\nint dc_link_get_target_backlight_pwm(const struct dc_link *link);\n\nbool dc_link_set_psr_allow_active(struct dc_link *dc_link, const bool *enable,\n\t\tbool wait, bool force_static, const unsigned int *power_opts);\n\nbool dc_link_get_psr_state(const struct dc_link *dc_link, enum dc_psr_state *state);\n\nbool dc_link_setup_psr(struct dc_link *dc_link,\n\t\tconst struct dc_stream_state *stream, struct psr_config *psr_config,\n\t\tstruct psr_context *psr_context);\n\nbool dc_link_get_replay_state(const struct dc_link *dc_link, uint64_t *state);\n\n \nbool dc_link_wait_for_t12(struct dc_link *link);\n\n \nbool dc_dp_trace_is_initialized(struct dc_link *link);\n\n \nbool dc_dp_trace_is_logged(struct dc_link *link,\n\t\tbool in_detection);\n\n \nvoid dc_dp_trace_set_is_logged_flag(struct dc_link *link,\n\t\tbool in_detection,\n\t\tbool is_logged);\n\n \nunsigned long long dc_dp_trace_get_lt_end_timestamp(struct dc_link *link,\n\t\tbool in_detection);\n\n \nconst struct dp_trace_lt_counts *dc_dp_trace_get_lt_counts(struct dc_link *link,\n\t\tbool in_detection);\n\n \nunsigned int dc_dp_trace_get_link_loss_count(struct dc_link *link);\n\n \n \nvoid dc_link_set_usb4_req_bw_req(struct dc_link *link, int req_bw);\n\n \nvoid dc_link_handle_usb4_bw_alloc_response(struct dc_link *link,\n\t\tuint8_t bw, uint8_t result);\n\n \nint dc_link_dp_dpia_handle_usb4_bandwidth_allocation_for_link(\n\t\tstruct dc_link *link, int peak_bw);\n\n \nbool dc_link_validate(struct dc *dc, const struct dc_stream_state *streams,\n\t\tconst unsigned int count);\n\n \n\nstruct dc_container_id {\n\t \n\tunsigned char  guid[16];\n\t \n\tunsigned int   portId[2];\n\t \n\tunsigned short manufacturerName;\n\t \n\tunsigned short productCode;\n};\n\n\nstruct dc_sink_dsc_caps {\n\t \n\t\n\tbool is_virtual_dpcd_dsc;\n#if defined(CONFIG_DRM_AMD_DC_FP)\n\t\n\t\n\tbool is_dsc_passthrough_supported;\n#endif\n\tstruct dsc_dec_dpcd_caps dsc_dec_caps;\n};\n\nstruct dc_sink_fec_caps {\n\tbool is_rx_fec_supported;\n\tbool is_topology_fec_supported;\n};\n\nstruct scdc_caps {\n\tunion hdmi_scdc_manufacturer_OUI_data manufacturer_OUI;\n\tunion hdmi_scdc_device_id_data device_id;\n};\n\n \nstruct dc_sink {\n\tenum signal_type sink_signal;\n\tstruct dc_edid dc_edid;  \n\tstruct dc_edid_caps edid_caps;  \n\tstruct dc_container_id *dc_container_id;\n\tuint32_t dongle_max_pix_clk;\n\tvoid *priv;\n\tstruct stereo_3d_features features_3d[TIMING_3D_FORMAT_MAX];\n\tbool converter_disable_audio;\n\n\tstruct scdc_caps scdc_caps;\n\tstruct dc_sink_dsc_caps dsc_caps;\n\tstruct dc_sink_fec_caps fec_caps;\n\n\tbool is_vsc_sdp_colorimetry_supported;\n\n\t \n\tstruct dc_link *link;\n\tstruct dc_context *ctx;\n\n\tuint32_t sink_id;\n\n\t \n\t\n\t\n\t\n\tstruct kref refcount;\n};\n\nvoid dc_sink_retain(struct dc_sink *sink);\nvoid dc_sink_release(struct dc_sink *sink);\n\nstruct dc_sink_init_data {\n\tenum signal_type sink_signal;\n\tstruct dc_link *link;\n\tuint32_t dongle_max_pix_clk;\n\tbool converter_disable_audio;\n};\n\nstruct dc_sink *dc_sink_create(const struct dc_sink_init_data *init_params);\n\n \nstruct dc_cursor {\n\tstruct dc_plane_address address;\n\tstruct dc_cursor_attributes attributes;\n};\n\n\n \nenum dc_irq_source dc_interrupt_to_irq_source(\n\t\tstruct dc *dc,\n\t\tuint32_t src_id,\n\t\tuint32_t ext_id);\nbool dc_interrupt_set(struct dc *dc, enum dc_irq_source src, bool enable);\nvoid dc_interrupt_ack(struct dc *dc, enum dc_irq_source src);\nenum dc_irq_source dc_get_hpd_irq_source_at_index(\n\t\tstruct dc *dc, uint32_t link_index);\n\nvoid dc_notify_vsync_int_state(struct dc *dc, struct dc_stream_state *stream, bool enable);\n\n \n\nvoid dc_set_power_state(\n\t\tstruct dc *dc,\n\t\tenum dc_acpi_cm_power_state power_state);\nvoid dc_resume(struct dc *dc);\n\nvoid dc_power_down_on_boot(struct dc *dc);\n\n \nenum hdcp_message_status dc_process_hdcp_msg(\n\t\tenum signal_type signal,\n\t\tstruct dc_link *link,\n\t\tstruct hdcp_protection_message *message_info);\nbool dc_is_dmcu_initialized(struct dc *dc);\n\nenum dc_status dc_set_clock(struct dc *dc, enum dc_clock_type clock_type, uint32_t clk_khz, uint32_t stepping);\nvoid dc_get_clock(struct dc *dc, enum dc_clock_type clock_type, struct dc_clock_config *clock_cfg);\n\nbool dc_is_plane_eligible_for_idle_optimizations(struct dc *dc, struct dc_plane_state *plane,\n\t\t\t\tstruct dc_cursor_attributes *cursor_attr);\n\nvoid dc_allow_idle_optimizations(struct dc *dc, bool allow);\n\n \nvoid dc_unlock_memory_clock_frequency(struct dc *dc);\n\n \nvoid dc_lock_memory_clock_frequency(struct dc *dc);\n\n \nvoid dc_enable_dcmode_clk_limit(struct dc *dc, bool enable);\n\n \nvoid dc_hardware_release(struct dc *dc);\n\n \nvoid dc_mclk_switch_using_fw_based_vblank_stretch_shut_down(struct dc *dc);\n\nbool dc_set_psr_allow_active(struct dc *dc, bool enable);\nvoid dc_z10_restore(const struct dc *dc);\nvoid dc_z10_save_init(struct dc *dc);\n\nbool dc_is_dmub_outbox_supported(struct dc *dc);\nbool dc_enable_dmub_notifications(struct dc *dc);\n\nbool dc_abm_save_restore(\n\t\tstruct dc *dc,\n\t\tstruct dc_stream_state *stream,\n\t\tstruct abm_save_restore *pData);\n\nvoid dc_enable_dmub_outbox(struct dc *dc);\n\nbool dc_process_dmub_aux_transfer_async(struct dc *dc,\n\t\t\t\tuint32_t link_index,\n\t\t\t\tstruct aux_payload *payload);\n\n \nuint8_t get_link_index_from_dpia_port_index(const struct dc *dc,\n\t\t\t\tuint8_t dpia_port_index);\n\nbool dc_process_dmub_set_config_async(struct dc *dc,\n\t\t\t\tuint32_t link_index,\n\t\t\t\tstruct set_config_cmd_payload *payload,\n\t\t\t\tstruct dmub_notification *notify);\n\nenum dc_status dc_process_dmub_set_mst_slots(const struct dc *dc,\n\t\t\t\tuint32_t link_index,\n\t\t\t\tuint8_t mst_alloc_slots,\n\t\t\t\tuint8_t *mst_slots_in_use);\n\nvoid dc_process_dmub_dpia_hpd_int_enable(const struct dc *dc,\n\t\t\t\tuint32_t hpd_int_enable);\n\nvoid dc_print_dmub_diagnostic_data(const struct dc *dc);\n\nvoid dc_query_current_properties(struct dc *dc, struct dc_current_properties *properties);\n\n \n#include \"dc_dsc.h\"\n\n \nvoid dc_disable_accelerated_mode(struct dc *dc);\n\nbool dc_is_timing_changed(struct dc_stream_state *cur_stream,\n\t\t       struct dc_stream_state *new_stream);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}