###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro04)
#  Generated on:      Thu Apr  7 22:21:59 2022
#  Design:            NextZ80
#  Command:           eval_legacy {timeDesign -postCTS}
###############################################################
Path 1: MET (9.100 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.157 (P)          0.000 (I)
          Arrival:=         10.157              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.157
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.856
            Slack:=          9.100
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      13  0.160   0.005    0.205  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3510/Q                              -      A->Q  F     INX1            7  0.160   0.171    0.376  
  CPU_REGS_n_8835                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3479/Q                              -      C->Q  R     NA3X1           7  0.229   0.416    0.792  
  CPU_REGS_n_8730                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3432/Q                              -      B->Q  F     NO2I1X1         1  0.633   0.094    0.886  
  CPU_REGS_regs_hi_n_12                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/g7/Q       -      A->Q  F     OR2X1           1  0.154   0.171    1.056  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/D  -      D     F     DLLQX1          1  0.062   0.000    1.056  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.160   0.001   10.001  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20          75  0.160   0.156   10.157  
  CLK__L1_N0                                     -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/GN  -      GN    F     DLLQX1         75  0.125   0.019   10.157  
#------------------------------------------------------------------------------------------------------------
Path 2: MET (9.110 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.155 (P)          0.000 (I)
          Arrival:=         10.155              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.155
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.844
            Slack:=          9.110
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      13  0.160   0.005    0.205  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3510/Q                              -      A->Q  F     INX1            7  0.160   0.171    0.376  
  CPU_REGS_n_8835                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3479/Q                              -      C->Q  R     NA3X1           7  0.229   0.416    0.792  
  CPU_REGS_n_8730                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3445/Q                              -      B->Q  F     NO2I1X1         1  0.633   0.088    0.880  
  CPU_REGS_regs_hi_n_24                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/g7/Q       -      A->Q  F     OR2X1           1  0.149   0.164    1.044  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/D  -      D     F     DLLQX1          1  0.057   0.000    1.044  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.160   0.001   10.001  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20          75  0.160   0.153   10.155  
  CLK__L1_N0                                     -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/GN  -      GN    F     DLLQX1         75  0.124   0.017   10.155  
#------------------------------------------------------------------------------------------------------------
Path 3: MET (9.111 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.157 (P)          0.000 (I)
          Arrival:=         10.157              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.157
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.845
            Slack:=          9.111
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      13  0.160   0.005    0.205  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3510/Q                              -      A->Q  F     INX1            7  0.160   0.171    0.376  
  CPU_REGS_n_8835                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3479/Q                              -      C->Q  R     NA3X1           7  0.229   0.416    0.792  
  CPU_REGS_n_8730                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3424/Q                              -      B->Q  F     NO2X1           1  0.633   0.083    0.875  
  CPU_REGS_regs_hi_n_32                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/g7/Q       -      A->Q  F     OR2X1           1  0.142   0.170    1.045  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/D  -      D     F     DLLQX1          1  0.065   0.000    1.045  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.160   0.001   10.001  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20          75  0.160   0.156   10.157  
  CLK__L1_N0                                     -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/GN  -      GN    F     DLLQX1         75  0.125   0.019   10.157  
#------------------------------------------------------------------------------------------------------------
Path 4: MET (9.118 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.156 (P)          0.000 (I)
          Arrival:=         10.156              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.156
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.838
            Slack:=          9.118
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      13  0.160   0.005    0.205  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3510/Q                              -      A->Q  F     INX1            7  0.160   0.171    0.376  
  CPU_REGS_n_8835                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3479/Q                              -      C->Q  R     NA3X1           7  0.229   0.415    0.791  
  CPU_REGS_n_8730                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3426/Q                              -      B->Q  F     NO2X1           1  0.633   0.084    0.875  
  CPU_REGS_regs_hi_n_16                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/g7/Q       -      A->Q  F     OR2X1           1  0.144   0.163    1.038  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/D  -      D     F     DLLQX1          1  0.058   0.000    1.038  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.160   0.001   10.001  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20          75  0.160   0.155   10.156  
  CLK__L1_N0                                     -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/GN  -      GN    F     DLLQX1         75  0.125   0.018   10.156  
#------------------------------------------------------------------------------------------------------------
Path 5: MET (9.127 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.162 (P)          0.000 (I)
          Arrival:=         10.162              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.162
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.835
            Slack:=          9.127
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      13  0.160   0.005    0.205  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3510/Q                              -      A->Q  F     INX1            7  0.160   0.171    0.376  
  CPU_REGS_n_8835                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3479/Q                              -      C->Q  R     NA3X1           7  0.229   0.416    0.792  
  CPU_REGS_n_8730                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3434/Q                              -      B->Q  F     NO2X1           1  0.633   0.073    0.866  
  CPU_REGS_regs_hi_n_28                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/g7/Q       -      A->Q  F     OR2X1           1  0.133   0.169    1.035  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/D  -      D     F     DLLQX1          1  0.067   0.000    1.035  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.160   0.001   10.001  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20          75  0.160   0.161   10.162  
  CLK__L1_N0                                     -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/GN  -      GN    F     DLLQX1         75  0.125   0.024   10.162  
#------------------------------------------------------------------------------------------------------------
Path 6: MET (9.133 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.162 (P)          0.000 (I)
          Arrival:=         10.162              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.162
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.828
            Slack:=          9.133
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      13  0.160   0.005    0.205  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3510/Q                              -      A->Q  F     INX1            7  0.160   0.171    0.376  
  CPU_REGS_n_8835                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3479/Q                              -      C->Q  R     NA3X1           7  0.229   0.416    0.792  
  CPU_REGS_n_8730                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3446/Q                              -      B->Q  F     NO2I1X1         1  0.633   0.072    0.864  
  CPU_REGS_regs_hi_n_36                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/g7/Q       -      A->Q  F     OR2X1           1  0.133   0.164    1.028  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/D  -      D     F     DLLQX1          1  0.061   0.000    1.028  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.160   0.001   10.001  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20          75  0.160   0.161   10.162  
  CLK__L1_N0                                     -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/GN  -      GN    F     DLLQX1         75  0.125   0.024   10.162  
#------------------------------------------------------------------------------------------------------------
Path 7: MET (9.137 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.162 (P)          0.000 (I)
          Arrival:=         10.162              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.162
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.825
            Slack:=          9.137
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      13  0.160   0.005    0.205  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3510/Q                              -      A->Q  F     INX1            7  0.160   0.171    0.376  
  CPU_REGS_n_8835                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3479/Q                              -      C->Q  R     NA3X1           7  0.229   0.414    0.790  
  CPU_REGS_n_8730                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3441/Q                              -      B->Q  F     NO2X1           1  0.633   0.075    0.865  
  CPU_REGS_regs_hi_n_20                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/g7/Q       -      A->Q  F     OR2X1           1  0.134   0.161    1.025  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/D  -      D     F     DLLQX1          1  0.057   0.000    1.025  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.160   0.001   10.001  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20          75  0.160   0.161   10.162  
  CLK__L1_N0                                     -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/GN  -      GN    F     DLLQX1         75  0.125   0.024   10.162  
#------------------------------------------------------------------------------------------------------------
Path 8: MET (9.216 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.158 (P)          0.000 (I)
          Arrival:=         10.158              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.158
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.742
            Slack:=          9.216
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      13  0.160   0.005    0.205  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3510/Q                              -      A->Q  F     INX1            7  0.160   0.171    0.376  
  CPU_REGS_n_8835                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3476/Q                              -      C->Q  R     NA3X1           7  0.229   0.333    0.709  
  CPU_REGS_n_8721                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3425/Q                              -      B->Q  F     NO2X1           1  0.476   0.077    0.786  
  CPU_REGS_regs_lo_n_32                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/g7/Q       -      A->Q  F     OR2X1           1  0.117   0.155    0.942  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/D  -      D     F     DLLQX1          1  0.056   0.000    0.942  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.160   0.001   10.001  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20          75  0.160   0.157   10.158  
  CLK__L1_N0                                     -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/GN  -      GN    F     DLLQX1         75  0.125   0.020   10.158  
#------------------------------------------------------------------------------------------------------------
Path 9: MET (9.218 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.157 (P)          0.000 (I)
          Arrival:=         10.157              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.157
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.739
            Slack:=          9.218
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      13  0.160   0.005    0.205  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3510/Q                              -      A->Q  F     INX1            7  0.160   0.171    0.376  
  CPU_REGS_n_8835                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3476/Q                              -      C->Q  R     NA3X1           7  0.229   0.333    0.709  
  CPU_REGS_n_8721                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3447/Q                              -      B->Q  F     NO2I1X1         1  0.476   0.074    0.783  
  CPU_REGS_regs_lo_n_36                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/g7/Q       -      A->Q  F     OR2X1           1  0.115   0.156    0.939  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/D  -      D     F     DLLQX1          1  0.057   0.000    0.939  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.160   0.001   10.001  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20          75  0.160   0.156   10.157  
  CLK__L1_N0                                     -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/GN  -      GN    F     DLLQX1         75  0.125   0.020   10.157  
#------------------------------------------------------------------------------------------------------------
Path 10: MET (9.220 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.158 (P)          0.000 (I)
          Arrival:=         10.158              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.158
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.737
            Slack:=          9.220
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      13  0.160   0.005    0.205  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3510/Q                              -      A->Q  F     INX1            7  0.160   0.171    0.376  
  CPU_REGS_n_8835                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3476/Q                              -      C->Q  R     NA3X1           7  0.229   0.333    0.709  
  CPU_REGS_n_8721                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3428/Q                              -      B->Q  F     NO2X1           1  0.476   0.074    0.783  
  CPU_REGS_regs_lo_n_16                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/g7/Q       -      A->Q  F     OR2X1           1  0.114   0.154    0.937  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/D  -      D     F     DLLQX1          1  0.055   0.000    0.937  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.160   0.001   10.001  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20          75  0.160   0.156   10.158  
  CLK__L1_N0                                     -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/GN  -      GN    F     DLLQX1         75  0.125   0.020   10.158  
#------------------------------------------------------------------------------------------------------------
Path 11: MET (9.224 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.160 (P)          0.000 (I)
          Arrival:=         10.160              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.160
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.736
            Slack:=          9.224
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      13  0.160   0.005    0.205  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3510/Q                              -      A->Q  F     INX1            7  0.160   0.171    0.376  
  CPU_REGS_n_8835                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3476/Q                              -      C->Q  R     NA3X1           7  0.229   0.333    0.709  
  CPU_REGS_n_8721                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3444/Q                              -      B->Q  F     NO2I1X1         1  0.476   0.073    0.782  
  CPU_REGS_regs_lo_n_24                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/g7/Q       -      A->Q  F     OR2X1           1  0.115   0.154    0.936  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/D  -      D     F     DLLQX1          1  0.055   0.000    0.936  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.160   0.001   10.001  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20          75  0.160   0.159   10.160  
  CLK__L1_N0                                     -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/GN  -      GN    F     DLLQX1         75  0.125   0.023   10.160  
#------------------------------------------------------------------------------------------------------------
Path 12: MET (9.224 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.161 (P)          0.000 (I)
          Arrival:=         10.161              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.161
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.737
            Slack:=          9.224
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      13  0.160   0.005    0.205  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3510/Q                              -      A->Q  F     INX1            7  0.160   0.171    0.376  
  CPU_REGS_n_8835                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3476/Q                              -      C->Q  R     NA3X1           7  0.229   0.333    0.709  
  CPU_REGS_n_8721                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3436/Q                              -      B->Q  F     NO2X1           1  0.476   0.072    0.781  
  CPU_REGS_regs_lo_n_28                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/g7/Q       -      A->Q  F     OR2X1           1  0.112   0.156    0.937  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/D  -      D     F     DLLQX1          1  0.058   0.000    0.937  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.160   0.001   10.001  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20          75  0.160   0.160   10.161  
  CLK__L1_N0                                     -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/GN  -      GN    F     DLLQX1         75  0.125   0.023   10.161  
#------------------------------------------------------------------------------------------------------------
Path 13: MET (9.226 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.162 (P)          0.000 (I)
          Arrival:=         10.162              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.162
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.736
            Slack:=          9.226
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      13  0.160   0.005    0.205  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3510/Q                              -      A->Q  F     INX1            7  0.160   0.171    0.376  
  CPU_REGS_n_8835                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3476/Q                              -      C->Q  R     NA3X1           7  0.229   0.332    0.708  
  CPU_REGS_n_8721                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3442/Q                              -      B->Q  F     NO2X1           1  0.476   0.074    0.782  
  CPU_REGS_regs_lo_n_20                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/g7/Q       -      A->Q  F     OR2X1           1  0.114   0.154    0.936  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/D  -      D     F     DLLQX1          1  0.055   0.000    0.936  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.160   0.001   10.001  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20          75  0.160   0.161   10.162  
  CLK__L1_N0                                     -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/GN  -      GN    F     DLLQX1         75  0.125   0.024   10.162  
#------------------------------------------------------------------------------------------------------------
Path 14: MET (9.227 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.160 (P)          0.000 (I)
          Arrival:=         10.160              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.160
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.733
            Slack:=          9.227
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      13  0.160   0.005    0.205  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3510/Q                              -      A->Q  F     INX1            7  0.160   0.171    0.376  
  CPU_REGS_n_8835                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3476/Q                              -      C->Q  R     NA3X1           7  0.229   0.333    0.709  
  CPU_REGS_n_8721                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3433/Q                              -      B->Q  F     NO2I1X1         1  0.476   0.070    0.778  
  CPU_REGS_regs_lo_n_12                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/g7/Q       -      A->Q  F     OR2X1           1  0.111   0.155    0.933  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/D  -      D     F     DLLQX1          1  0.057   0.000    0.933  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.160   0.001   10.001  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20          75  0.160   0.159   10.160  
  CLK__L1_N0                                     -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/GN  -      GN    F     DLLQX1         75  0.125   0.022   10.160  
#------------------------------------------------------------------------------------------------------------
Path 15: MET (9.228 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.156 (P)          0.000 (I)
          Arrival:=         10.156              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.156
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.727
            Slack:=          9.228
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT   F     (arrival)      13  0.160   0.004    0.204  
  WAIT                                          -      -      -     (net)          13      -       -        -  
  CPU_REGS_g3477/Q                              -      C->Q   R     NO3I1X1         6  0.160   0.467    0.671  
  CPU_REGS_n_8724                               -      -      -     (net)           6      -       -        -  
  CPU_REGS_g3430/Q                              -      AN->Q  R     NO2I1X1         1  0.755   0.145    0.816  
  CPU_REGS_regs_hi_n_34                         -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/g7/Q       -      A->Q   R     OR2X1           1  0.109   0.112    0.927  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/n_0        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/D  -      D      R     DLLQX1          1  0.067   0.000    0.927  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.160   0.001   10.001  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20          75  0.160   0.155   10.156  
  CLK__L1_N0                                     -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/GN  -      GN    F     DLLQX1         75  0.124   0.018   10.156  
#------------------------------------------------------------------------------------------------------------
Path 16: MET (9.234 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.162 (P)          0.000 (I)
          Arrival:=         10.162              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.162
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.727
            Slack:=          9.234
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT   F     (arrival)      13  0.160   0.004    0.204  
  WAIT                                          -      -      -     (net)          13      -       -        -  
  CPU_REGS_g3477/Q                              -      C->Q   R     NO3I1X1         6  0.160   0.467    0.671  
  CPU_REGS_n_8724                               -      -      -     (net)           6      -       -        -  
  CPU_REGS_g3435/Q                              -      AN->Q  R     NO2I1X1         1  0.755   0.145    0.816  
  CPU_REGS_regs_hi_n_30                         -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/g7/Q       -      A->Q   R     OR2X1           1  0.112   0.111    0.927  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/n_0        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/D  -      D      R     DLLQX1          1  0.065   0.000    0.927  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.160   0.001   10.001  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20          75  0.160   0.161   10.162  
  CLK__L1_N0                                     -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/GN  -      GN    F     DLLQX1         75  0.125   0.024   10.162  
#------------------------------------------------------------------------------------------------------------
Path 17: MET (9.254 ns) Latch Borrowed Time Check with Pin CPU_REGS_RC_CG_HIER_INST10/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST10/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.154 (P)          0.000 (I)
          Arrival:=         10.154              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.154
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.700
            Slack:=          9.254
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  WAIT                                  -      WAIT  R     (arrival)      13  0.160   0.005    0.205  
  WAIT                                  -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3510/Q                      -      A->Q  F     INX1            7  0.160   0.172    0.377  
  CPU_REGS_n_8835                       -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3396/Q                      -      B->Q  F     AND2X1          2  0.229   0.209    0.586  
  CPU_REGS_n_138                        -      -     -     (net)           2      -       -        -  
  CPU_REGS_g3387/Q                      -      C->Q  F     AO21X1          1  0.096   0.168    0.754  
  CPU_REGS_n_131                        -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST10/g7/Q       -      A->Q  F     OR2X1           1  0.065   0.146    0.900  
  CPU_REGS_RC_CG_HIER_INST10/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST10/enl_reg/D  -      D     F     DLLQX1          1  0.058   0.000    0.900  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  CLK                                    -      CLK   F     (arrival)       1  0.160   0.001   10.001  
  CLK                                    -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                           -      A->Q  F     BUX20          75  0.160   0.153   10.154  
  CLK__L1_N0                             -      -     -     (net)          75      -       -        -  
  CPU_REGS_RC_CG_HIER_INST10/enl_reg/GN  -      GN    F     DLLQX1         75  0.122   0.016   10.154  
#----------------------------------------------------------------------------------------------------
Path 18: MET (9.264 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.155 (P)          0.000 (I)
          Arrival:=         10.155              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.155
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.691
            Slack:=          9.264
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  F     (arrival)      13  0.160   0.004    0.204  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3477/Q                              -      C->Q  R     NO3I1X1         6  0.160   0.467    0.671  
  CPU_REGS_n_8724                               -      -     -     (net)           6      -       -        -  
  CPU_REGS_g3448/Q                              -      B->Q  R     AND2X1          1  0.755   0.114    0.785  
  CPU_REGS_regs_hi_n_26                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/g7/Q       -      A->Q  R     OR2X1           1  0.083   0.106    0.891  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/D  -      D     R     DLLQX1          1  0.064   0.000    0.891  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.160   0.001   10.001  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20          75  0.160   0.153   10.155  
  CLK__L1_N0                                     -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/GN  -      GN    F     DLLQX1         75  0.124   0.017   10.155  
#------------------------------------------------------------------------------------------------------------
Path 19: MET (9.276 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.162 (P)          0.000 (I)
          Arrival:=         10.162              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.162
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.686
            Slack:=          9.276
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  F     (arrival)      13  0.160   0.004    0.204  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3477/Q                              -      C->Q  R     NO3I1X1         6  0.160   0.467    0.671  
  CPU_REGS_n_8724                               -      -     -     (net)           6      -       -        -  
  CPU_REGS_g3439/Q                              -      B->Q  R     AND2X1          1  0.755   0.107    0.778  
  CPU_REGS_regs_hi_n_14                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/g7/Q       -      A->Q  R     OR2X1           1  0.072   0.109    0.886  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/D  -      D     R     DLLQX1          1  0.072   0.000    0.886  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.160   0.001   10.001  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20          75  0.160   0.161   10.162  
  CLK__L1_N0                                     -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/GN  -      GN    F     DLLQX1         75  0.125   0.024   10.162  
#------------------------------------------------------------------------------------------------------------
Path 20: MET (9.283 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.157 (P)          0.000 (I)
          Arrival:=         10.157              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.157
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.674
            Slack:=          9.283
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  F     (arrival)      13  0.160   0.004    0.204  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3477/Q                              -      C->Q  R     NO3I1X1         6  0.160   0.466    0.670  
  CPU_REGS_n_8724                               -      -     -     (net)           6      -       -        -  
  CPU_REGS_g3427/Q                              -      B->Q  R     AND2X1          1  0.755   0.104    0.774  
  CPU_REGS_regs_hi_n_18                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/g7/Q       -      A->Q  R     OR2X1           1  0.069   0.100    0.874  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/D  -      D     R     DLLQX1          1  0.059   0.000    0.874  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.160   0.001   10.001  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20          75  0.160   0.156   10.157  
  CLK__L1_N0                                     -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/GN  -      GN    F     DLLQX1         75  0.125   0.019   10.157  
#------------------------------------------------------------------------------------------------------------
Path 21: MET (9.286 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.162 (P)          0.000 (I)
          Arrival:=         10.162              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.162
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.676
            Slack:=          9.286
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  F     (arrival)      13  0.160   0.004    0.204  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3477/Q                              -      C->Q  R     NO3I1X1         6  0.160   0.465    0.669  
  CPU_REGS_n_8724                               -      -     -     (net)           6      -       -        -  
  CPU_REGS_g3440/Q                              -      B->Q  R     AND2X1          1  0.755   0.105    0.774  
  CPU_REGS_regs_hi_n_22                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/g7/Q       -      A->Q  R     OR2X1           1  0.070   0.102    0.876  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/D  -      D     R     DLLQX1          1  0.061   0.000    0.876  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.160   0.001   10.001  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20          75  0.160   0.161   10.162  
  CLK__L1_N0                                     -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/GN  -      GN    F     DLLQX1         75  0.125   0.024   10.162  
#------------------------------------------------------------------------------------------------------------
Path 22: MET (9.347 ns) Latch Borrowed Time Check with Pin RC_CG_HIER_INST4/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) RC_CG_HIER_INST4/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.161 (P)          0.000 (I)
          Arrival:=         10.161              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.161
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.614
            Slack:=          9.347
     Timing Path:

#-----------------------------------------------------------------------------------------
# Timing Point                Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  WAIT                        -      WAIT  R     (arrival)      13  0.160   0.003    0.203  
  WAIT                        -      -     -     (net)          13      -       -        -  
  g43415/Q                    -      A->Q  F     INX1            3  0.160   0.062    0.265  
  n_1003                      -      -     -     (net)           3      -       -        -  
  g43212/Q                    -      B->Q  F     AND2X1          2  0.071   0.154    0.419  
  n_941                       -      -     -     (net)           2      -       -        -  
  g13066/Q                    -      A->Q  R     INX1            1  0.080   0.042    0.461  
  n_74                        -      -     -     (net)           1      -       -        -  
  g13052/Q                    -      C->Q  F     ON21X1          2  0.047   0.063    0.524  
  n_964                       -      -     -     (net)           2      -       -        -  
  g13051/Q                    -      A->Q  F     OR2X1           1  0.090   0.150    0.674  
  n_962                       -      -     -     (net)           1      -       -        -  
  RC_CG_HIER_INST4/g7/Q       -      A->Q  F     OR2X1           1  0.057   0.140    0.814  
  RC_CG_HIER_INST4/n_0        -      -     -     (net)           1      -       -        -  
  RC_CG_HIER_INST4/enl_reg/D  -      D     F     DLLQX1          1  0.054   0.000    0.814  
#-----------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  CLK                          -      CLK   F     (arrival)       1  0.160   0.001   10.001  
  CLK                          -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                 -      A->Q  F     BUX20          75  0.160   0.160   10.161  
  CLK__L1_N0                   -      -     -     (net)          75      -       -        -  
  RC_CG_HIER_INST4/enl_reg/GN  -      GN    F     DLLQX1         75  0.125   0.024   10.161  
#------------------------------------------------------------------------------------------
Path 23: MET (9.387 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.159 (P)          0.000 (I)
          Arrival:=         10.159              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.159
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.572
            Slack:=          9.387
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT   F     (arrival)      13  0.160   0.004    0.204  
  WAIT                                          -      -      -     (net)          13      -       -        -  
  CPU_REGS_g3478/Q                              -      C->Q   R     NO3I1X1         6  0.160   0.319    0.524  
  CPU_REGS_n_8727                               -      -      -     (net)           6      -       -        -  
  CPU_REGS_g3431/Q                              -      AN->Q  R     NO2I1X1         1  0.499   0.139    0.663  
  CPU_REGS_regs_lo_n_34                         -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/g7/Q       -      A->Q   R     OR2X1           1  0.103   0.109    0.772  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/n_0        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/D  -      D      R     DLLQX1          1  0.064   0.000    0.772  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.160   0.001   10.001  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20          75  0.160   0.158   10.159  
  CLK__L1_N0                                     -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/GN  -      GN    F     DLLQX1         75  0.125   0.022   10.159  
#------------------------------------------------------------------------------------------------------------
Path 24: MET (9.390 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.162 (P)          0.000 (I)
          Arrival:=         10.162              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.162
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.572
            Slack:=          9.390
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT   F     (arrival)      13  0.160   0.004    0.204  
  WAIT                                          -      -      -     (net)          13      -       -        -  
  CPU_REGS_g3478/Q                              -      C->Q   R     NO3I1X1         6  0.160   0.319    0.523  
  CPU_REGS_n_8727                               -      -      -     (net)           6      -       -        -  
  CPU_REGS_g3437/Q                              -      AN->Q  R     NO2I1X1         1  0.499   0.141    0.664  
  CPU_REGS_regs_lo_n_30                         -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/g7/Q       -      A->Q   R     OR2X1           1  0.108   0.108    0.772  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/n_0        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/D  -      D      R     DLLQX1          1  0.060   0.000    0.772  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.160   0.001   10.001  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20          75  0.160   0.161   10.162  
  CLK__L1_N0                                     -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/GN  -      GN    F     DLLQX1         75  0.125   0.024   10.162  
#------------------------------------------------------------------------------------------------------------
Path 25: MET (9.412 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.158 (P)          0.000 (I)
          Arrival:=         10.158              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.158
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.545
            Slack:=          9.412
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  F     (arrival)      13  0.160   0.004    0.204  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3478/Q                              -      C->Q  R     NO3I1X1         6  0.160   0.319    0.523  
  CPU_REGS_n_8727                               -      -     -     (net)           6      -       -        -  
  CPU_REGS_g3443/Q                              -      B->Q  R     AND2X1          1  0.499   0.113    0.636  
  CPU_REGS_regs_lo_n_22                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/g7/Q       -      A->Q  R     OR2X1           1  0.070   0.109    0.745  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/D  -      D     R     DLLQX1          1  0.073   0.000    0.745  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.160   0.001   10.001  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20          75  0.160   0.156   10.158  
  CLK__L1_N0                                     -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/GN  -      GN    F     DLLQX1         75  0.125   0.020   10.158  
#------------------------------------------------------------------------------------------------------------
Path 26: MET (9.419 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.158 (P)          0.000 (I)
          Arrival:=         10.158              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.158
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.538
            Slack:=          9.419
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  F     (arrival)      13  0.160   0.004    0.204  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3478/Q                              -      C->Q  R     NO3I1X1         6  0.160   0.319    0.524  
  CPU_REGS_n_8727                               -      -     -     (net)           6      -       -        -  
  CPU_REGS_g3449/Q                              -      B->Q  R     AND2X1          1  0.499   0.112    0.635  
  CPU_REGS_regs_lo_n_26                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/g7/Q       -      A->Q  R     OR2X1           1  0.069   0.103    0.738  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/D  -      D     R     DLLQX1          1  0.064   0.000    0.738  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.160   0.001   10.001  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20          75  0.160   0.156   10.158  
  CLK__L1_N0                                     -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/GN  -      GN    F     DLLQX1         75  0.125   0.020   10.158  
#------------------------------------------------------------------------------------------------------------
Path 27: MET (9.420 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.158 (P)          0.000 (I)
          Arrival:=         10.158              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.158
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.538
            Slack:=          9.420
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  F     (arrival)      13  0.160   0.004    0.204  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3478/Q                              -      C->Q  R     NO3I1X1         6  0.160   0.319    0.524  
  CPU_REGS_n_8727                               -      -     -     (net)           6      -       -        -  
  CPU_REGS_g3429/Q                              -      B->Q  R     AND2X1          1  0.499   0.109    0.633  
  CPU_REGS_regs_lo_n_18                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/g7/Q       -      A->Q  R     OR2X1           1  0.064   0.105    0.738  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/D  -      D     R     DLLQX1          1  0.069   0.000    0.738  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.160   0.001   10.001  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20          75  0.160   0.157   10.158  
  CLK__L1_N0                                     -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/GN  -      GN    F     DLLQX1         75  0.125   0.021   10.158  
#------------------------------------------------------------------------------------------------------------
Path 28: MET (9.427 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.162 (P)          0.000 (I)
          Arrival:=         10.162              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.162
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.534
            Slack:=          9.427
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  F     (arrival)      13  0.160   0.004    0.204  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3478/Q                              -      C->Q  R     NO3I1X1         6  0.160   0.319    0.523  
  CPU_REGS_n_8727                               -      -     -     (net)           6      -       -        -  
  CPU_REGS_g3438/Q                              -      B->Q  R     AND2X1          1  0.499   0.110    0.633  
  CPU_REGS_regs_lo_n_14                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/g7/Q       -      A->Q  R     OR2X1           1  0.065   0.101    0.734  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/D  -      D     R     DLLQX1          1  0.062   0.000    0.734  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK   F     (arrival)       1  0.160   0.001   10.001  
  CLK                                            -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                   -      A->Q  F     BUX20          75  0.160   0.161   10.162  
  CLK__L1_N0                                     -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/GN  -      GN    F     DLLQX1         75  0.125   0.024   10.162  
#------------------------------------------------------------------------------------------------------------
Path 29: MET (9.429 ns) Latch Borrowed Time Check with Pin CPU_REGS_RC_CG_HIER_INST9/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST9/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.155 (P)          0.000 (I)
          Arrival:=         10.155              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.155
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.527
            Slack:=          9.429
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT  R     (arrival)      13  0.160   0.005    0.205  
  WAIT                                 -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3510/Q                     -      A->Q  F     INX1            7  0.160   0.173    0.377  
  CPU_REGS_n_8835                      -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3471/Q                     -      C->Q  F     AND3X1          1  0.229   0.202    0.580  
  CPU_REGS_n_151                       -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST9/g7/Q       -      A->Q  F     OR2X1           1  0.064   0.147    0.727  
  CPU_REGS_RC_CG_HIER_INST9/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST9/enl_reg/D  -      D     F     DLLQX1          1  0.060   0.000    0.727  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  CLK                                   -      CLK   F     (arrival)       1  0.160   0.001   10.001  
  CLK                                   -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                          -      A->Q  F     BUX20          75  0.160   0.154   10.155  
  CLK__L1_N0                            -      -     -     (net)          75      -       -        -  
  CPU_REGS_RC_CG_HIER_INST9/enl_reg/GN  -      GN    F     DLLQX1         75  0.122   0.018   10.155  
#---------------------------------------------------------------------------------------------------
Path 30: MET (9.467 ns) Latch Borrowed Time Check with Pin CPU_REGS_RC_CG_HIER_INST6/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST6/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.154 (P)          0.000 (I)
          Arrival:=         10.154              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.154
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.487
            Slack:=          9.467
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT  R     (arrival)      13  0.160   0.005    0.205  
  WAIT                                 -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3510/Q                     -      A->Q  F     INX1            7  0.160   0.172    0.377  
  CPU_REGS_n_8835                      -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3491/Q                     -      B->Q  F     AND2X1          1  0.229   0.170    0.547  
  CPU_REGS_n_126                       -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST6/g7/Q       -      A->Q  F     OR2X1           1  0.049   0.140    0.687  
  CPU_REGS_RC_CG_HIER_INST6/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST6/enl_reg/D  -      D     F     DLLQX1          1  0.056   0.000    0.687  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  CLK                                   -      CLK   F     (arrival)       1  0.160   0.001   10.001  
  CLK                                   -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                          -      A->Q  F     BUX20          75  0.160   0.153   10.154  
  CLK__L1_N0                            -      -     -     (net)          75      -       -        -  
  CPU_REGS_RC_CG_HIER_INST6/enl_reg/GN  -      GN    F     DLLQX1         75  0.122   0.017   10.154  
#---------------------------------------------------------------------------------------------------
Path 31: MET (9.469 ns) Latch Borrowed Time Check with Pin CPU_REGS_RC_CG_HIER_INST5/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST5/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.155 (P)          0.000 (I)
          Arrival:=         10.155              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.155
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.486
            Slack:=          9.469
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT  R     (arrival)      13  0.160   0.005    0.205  
  WAIT                                 -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3510/Q                     -      A->Q  F     INX1            7  0.160   0.172    0.377  
  CPU_REGS_n_8835                      -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3492/Q                     -      B->Q  F     AND2X1          1  0.229   0.167    0.544  
  CPU_REGS_n_125                       -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST5/g7/Q       -      A->Q  F     OR2X1           1  0.046   0.141    0.686  
  CPU_REGS_RC_CG_HIER_INST5/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST5/enl_reg/D  -      D     F     DLLQX1          1  0.058   0.000    0.686  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  CLK                                   -      CLK   F     (arrival)       1  0.160   0.001   10.001  
  CLK                                   -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                          -      A->Q  F     BUX20          75  0.160   0.154   10.155  
  CLK__L1_N0                            -      -     -     (net)          75      -       -        -  
  CPU_REGS_RC_CG_HIER_INST5/enl_reg/GN  -      GN    F     DLLQX1         75  0.122   0.017   10.155  
#---------------------------------------------------------------------------------------------------
Path 32: MET (9.488 ns) Latch Borrowed Time Check with Pin RC_CG_HIER_INST3/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) RC_CG_HIER_INST3/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.161 (P)          0.000 (I)
          Arrival:=         10.161              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.161
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.473
            Slack:=          9.488
     Timing Path:

#-----------------------------------------------------------------------------------------
# Timing Point                Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  WAIT                        -      WAIT  R     (arrival)      13  0.160   0.003    0.203  
  WAIT                        -      -     -     (net)          13      -       -        -  
  g43415/Q                    -      A->Q  F     INX1            3  0.160   0.062    0.265  
  n_1003                      -      -     -     (net)           3      -       -        -  
  g43212/Q                    -      B->Q  F     AND2X1          2  0.071   0.154    0.419  
  n_941                       -      -     -     (net)           2      -       -        -  
  g13066/Q                    -      A->Q  R     INX1            1  0.080   0.042    0.461  
  n_74                        -      -     -     (net)           1      -       -        -  
  g13052/Q                    -      C->Q  F     ON21X1          2  0.047   0.063    0.524  
  n_964                       -      -     -     (net)           2      -       -        -  
  RC_CG_HIER_INST3/g7/Q       -      A->Q  F     OR2X1           1  0.090   0.149    0.673  
  RC_CG_HIER_INST3/n_0        -      -     -     (net)           1      -       -        -  
  RC_CG_HIER_INST3/enl_reg/D  -      D     F     DLLQX1          1  0.056   0.000    0.673  
#-----------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  CLK                          -      CLK   F     (arrival)       1  0.160   0.001   10.001  
  CLK                          -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                 -      A->Q  F     BUX20          75  0.160   0.160   10.161  
  CLK__L1_N0                   -      -     -     (net)          75      -       -        -  
  RC_CG_HIER_INST3/enl_reg/GN  -      GN    F     DLLQX1         75  0.125   0.024   10.161  
#------------------------------------------------------------------------------------------
Path 33: MET (9.646 ns) Latch Borrowed Time Check with Pin RC_CG_HIER_INST2/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) RC_CG_HIER_INST2/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.162 (P)          0.000 (I)
          Arrival:=         10.162              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.162
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.316
            Slack:=          9.646
     Timing Path:

#-----------------------------------------------------------------------------------------
# Timing Point                Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  WAIT                        -      WAIT  R     (arrival)      13  0.160   0.003    0.203  
  WAIT                        -      -     -     (net)          13      -       -        -  
  g43415/Q                    -      A->Q  F     INX1            3  0.160   0.062    0.265  
  n_1003                      -      -     -     (net)           3      -       -        -  
  g42551/Q                    -      C->Q  F     OA21X1          1  0.071   0.105    0.370  
  n_963                       -      -     -     (net)           1      -       -        -  
  RC_CG_HIER_INST2/g7/Q       -      A->Q  F     OR2X1           1  0.062   0.146    0.516  
  RC_CG_HIER_INST2/n_0        -      -     -     (net)           1      -       -        -  
  RC_CG_HIER_INST2/enl_reg/D  -      D     F     DLLQX1          1  0.059   0.000    0.516  
#-----------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  CLK                          -      CLK   F     (arrival)       1  0.160   0.001   10.001  
  CLK                          -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                 -      A->Q  F     BUX20          75  0.160   0.161   10.162  
  CLK__L1_N0                   -      -     -     (net)          75      -       -        -  
  RC_CG_HIER_INST2/enl_reg/GN  -      GN    F     DLLQX1         75  0.125   0.024   10.162  
#------------------------------------------------------------------------------------------
Path 34: MET (9.691 ns) Latch Borrowed Time Check with Pin CPU_REGS_RC_CG_HIER_INST7/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_RC_CG_HIER_INST7/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.155 (P)          0.000 (I)
          Arrival:=         10.155              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.155
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.264
            Slack:=          9.691
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT  F     (arrival)      13  0.160   0.006    0.206  
  WAIT                                 -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3470/Q                     -      C->Q  R     NO3I1X1         1  0.160   0.136    0.342  
  CPU_REGS_n_143                       -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST7/g7/Q       -      A->Q  R     OR2X1           1  0.195   0.122    0.464  
  CPU_REGS_RC_CG_HIER_INST7/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST7/enl_reg/D  -      D     R     DLLQX1          1  0.067   0.000    0.464  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  CLK                                   -      CLK   F     (arrival)       1  0.160   0.001   10.001  
  CLK                                   -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                          -      A->Q  F     BUX20          75  0.160   0.154   10.155  
  CLK__L1_N0                            -      -     -     (net)          75      -       -        -  
  CPU_REGS_RC_CG_HIER_INST7/enl_reg/GN  -      GN    F     DLLQX1         75  0.122   0.017   10.155  
#---------------------------------------------------------------------------------------------------
Path 35: MET (9.748 ns) Latch Borrowed Time Check with Pin CPU_REGS_RC_CG_HIER_INST8/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST8/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.154 (P)          0.000 (I)
          Arrival:=         10.154              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.154
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.206
            Slack:=          9.748
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT  R     (arrival)      13  0.160   0.006    0.206  
  WAIT                                 -      -     -     (net)          13      -       -        -  
  CPU_REGS_g1003/Q                     -      B->Q  F     NO2I1X1         1  0.160   0.056    0.262  
  CPU_REGS_n_152                       -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST8/g7/Q       -      A->Q  F     OR2X1           1  0.061   0.144    0.406  
  CPU_REGS_RC_CG_HIER_INST8/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST8/enl_reg/D  -      D     F     DLLQX1          1  0.057   0.000    0.406  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  CLK                                   -      CLK   F     (arrival)       1  0.160   0.001   10.001  
  CLK                                   -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                          -      A->Q  F     BUX20          75  0.160   0.153   10.154  
  CLK__L1_N0                            -      -     -     (net)          75      -       -        -  
  CPU_REGS_RC_CG_HIER_INST8/enl_reg/GN  -      GN    F     DLLQX1         75  0.122   0.017   10.154  
#---------------------------------------------------------------------------------------------------
Path 36: MET (9.750 ns) Latch Borrowed Time Check with Pin RC_CG_HIER_INST1/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) RC_CG_HIER_INST1/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.162 (P)          0.000 (I)
          Arrival:=         10.162              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.162
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.213
            Slack:=          9.750
     Timing Path:

#-----------------------------------------------------------------------------------------
# Timing Point                Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  WAIT                        -      WAIT  R     (arrival)      13  0.160   0.003    0.203  
  WAIT                        -      -     -     (net)          13      -       -        -  
  g43415/Q                    -      A->Q  F     INX1            3  0.160   0.062    0.265  
  n_1003                      -      -     -     (net)           3      -       -        -  
  RC_CG_HIER_INST1/g7/Q       -      A->Q  F     OR2X1           1  0.071   0.147    0.413  
  RC_CG_HIER_INST1/n_0        -      -     -     (net)           1      -       -        -  
  RC_CG_HIER_INST1/enl_reg/D  -      D     F     DLLQX1          1  0.058   0.000    0.413  
#-----------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  CLK                          -      CLK   F     (arrival)       1  0.160   0.001   10.001  
  CLK                          -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                 -      A->Q  F     BUX20          75  0.160   0.161   10.162  
  CLK__L1_N0                   -      -     -     (net)          75      -       -        -  
  RC_CG_HIER_INST1/enl_reg/GN  -      GN    F     DLLQX1         75  0.125   0.024   10.162  
#------------------------------------------------------------------------------------------
Path 37: MET (19.073 ns) Setup Check with Pin CPU_REGS_r_reg[7]/C->SE 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_r_reg[7]/SE
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.135 (P)          0.000 (I)
          Arrival:=         20.135              0.000
 
            Setup:-          0.500
    Required Time:=         19.635
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.363
            Slack:=         19.073
     Timing Path:

#-----------------------------------------------------------------------------------
# Timing Point          Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  WAIT                  -      WAIT  F     (arrival)      13  0.160   0.005    0.205  
  WAIT                  -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3510/Q      -      A->Q  R     INX1            7  0.160   0.190    0.394  
  CPU_REGS_n_8835       -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3396/Q      -      B->Q  R     AND2X1          2  0.269   0.169    0.563  
  CPU_REGS_n_138        -      -     -     (net)           2      -       -        -  
  CPU_REGS_r_reg[7]/SE  -      SE    R     SDFRQX1         2  0.165   0.001    0.563  
#-----------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------
# Timing Point         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                             (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------
  CLK                  -      CLK   R     (arrival)       1  0.160   0.001   20.001  
  CLK                  -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q         -      A->Q  R     BUX20          75  0.160   0.134   20.135  
  CLK__L1_N0           -      -     -     (net)          75      -       -        -  
  CPU_REGS_r_reg[7]/C  -      C     R     SDFRQX1        75  0.131   0.016   20.135  
#----------------------------------------------------------------------------------
Path 38: MET (19.397 ns) Setup Check with Pin FNMI_reg/C->SE 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(R) FNMI_reg/SE
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.475 (P)          0.000 (I)
          Arrival:=         20.475              0.000
 
            Setup:-          0.411
    Required Time:=         20.064
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.466
            Slack:=         19.397
     Timing Path:

#---------------------------------------------------------------------------
# Timing Point  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------
  WAIT          -      WAIT  R     (arrival)      13  0.160   0.003    0.203  
  WAIT          -      -     -     (net)          13      -       -        -  
  g43415/Q      -      A->Q  F     INX1            3  0.160   0.062    0.265  
  n_1003        -      -     -     (net)           3      -       -        -  
  g43212/Q      -      B->Q  F     AND2X1          2  0.071   0.154    0.419  
  n_941         -      -     -     (net)           2      -       -        -  
  g13850/Q      -      B->Q  R     NO2X1           1  0.080   0.080    0.500  
  n_22          -      -     -     (net)           1      -       -        -  
  g13839/Q      -      A->Q  F     NO2X1           1  0.096   0.045    0.545  
  n_30          -      -     -     (net)           1      -       -        -  
  g13814/Q      -      D->Q  R     AN31X1          1  0.062   0.121    0.666  
  n_46          -      -     -     (net)           1      -       -        -  
  FNMI_reg/SE   -      SE    R     SDFRQX0         1  0.181   0.000    0.666  
#---------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  CLK                     -      CLK   R     (arrival)       1  0.160   0.001   20.001  
  CLK                     -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q            -      A->Q  R     BUX20          75  0.160   0.142   20.144  
  CLK__L1_N0              -      -     -     (net)          75      -       -        -  
  RC_CG_HIER_INST1/g12/Q  -      A->Q  R     AND2X1          1  0.134   0.141   20.285  
  rc_gclk                 -      -     -     (net)           1      -       -        -  
  rc_gclk__L1_I0/Q        -      A->Q  F     INX2            2  0.127   0.095   20.380  
  rc_gclk__L1_N0          -      -     -     (net)           2      -       -        -  
  rc_gclk__L2_I0/Q        -      A->Q  R     INX3           11  0.113   0.095   20.475  
  rc_gclk__L2_N0          -      -     -     (net)          11      -       -        -  
  FNMI_reg/C              -      C     R     SDFRQX0        11  0.119   0.001   20.475  
#-------------------------------------------------------------------------------------
Path 39: MET (19.447 ns) Setup Check with Pin CPU_REGS_regs_lo_data_reg[8][2]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[2]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_lo_data_reg[8][2]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.402 (P)          0.000 (I)
          Arrival:=         20.402              0.000
 
            Setup:-          0.141
    Required Time:=         20.261
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.614
            Slack:=         19.447
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[2]                              -      DI[2]  R     (arrival)       3  0.160   0.001    0.201  
  DI[2]                              -      -      -     (net)           3      -       -        -  
  CPU_REGS_g1779/Q                   -      B->Q   R     AND2X1          2  0.160   0.147    0.348  
  CPU_REGS_n_5277                    -      -      -     (net)           2      -       -        -  
  CPU_REGS_g1750/Q                   -      C->Q   R     AO21X1         13  0.137   0.466    0.814  
  CPU_REGS_n_5226                    -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_lo_data_reg[8][2]/D  -      D      R     DFRQX1         13  0.721   0.007    0.814  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.160   0.001   20.001  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.160   0.118   20.119  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/g13/Q  -      A->Q  R     AND2X1          1  0.125   0.137   20.256  
  CPU_REGS_regs_lo_rc_gclk_2151             -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_rc_gclk_2151__L1_I0/Q    -      A->Q  F     INX2            2  0.123   0.086   20.342  
  CPU_REGS_regs_lo_rc_gclk_2151__L1_N0      -      -     -     (net)           2      -       -        -  
  CPU_REGS_regs_lo_rc_gclk_2151__L2_I1/Q    -      A->Q  R     INX3            4  0.100   0.060   20.402  
  CPU_REGS_regs_lo_rc_gclk_2151__L2_N1      -      -     -     (net)           4      -       -        -  
  CPU_REGS_regs_lo_data_reg[8][2]/C         -      C     R     DFRQX1          4  0.069   0.001   20.402  
#-------------------------------------------------------------------------------------------------------
Path 40: MET (19.452 ns) Setup Check with Pin CPU_REGS_regs_lo_data_reg[6][2]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[2]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_lo_data_reg[6][2]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.407 (P)          0.000 (I)
          Arrival:=         20.407              0.000
 
            Setup:-          0.141
    Required Time:=         20.266
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.614
            Slack:=         19.452
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[2]                              -      DI[2]  R     (arrival)       3  0.160   0.001    0.201  
  DI[2]                              -      -      -     (net)           3      -       -        -  
  CPU_REGS_g1779/Q                   -      B->Q   R     AND2X1          2  0.160   0.147    0.348  
  CPU_REGS_n_5277                    -      -      -     (net)           2      -       -        -  
  CPU_REGS_g1750/Q                   -      C->Q   R     AO21X1         13  0.137   0.466    0.814  
  CPU_REGS_n_5226                    -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_lo_data_reg[6][2]/D  -      D      R     DFRQX1         13  0.721   0.007    0.814  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.160   0.001   20.001  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.160   0.121   20.122  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/g13/Q  -      A->Q  R     AND2X1          1  0.127   0.142   20.264  
  CPU_REGS_regs_lo_rc_gclk_2143             -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_rc_gclk_2143__L1_I0/Q    -      A->Q  F     INX2            2  0.131   0.074   20.338  
  CPU_REGS_regs_lo_rc_gclk_2143__L1_N0      -      -     -     (net)           2      -       -        -  
  CPU_REGS_regs_lo_rc_gclk_2143__L2_I1/Q    -      A->Q  R     INX2            4  0.083   0.069   20.407  
  CPU_REGS_regs_lo_rc_gclk_2143__L2_N1      -      -     -     (net)           4      -       -        -  
  CPU_REGS_regs_lo_data_reg[6][2]/C         -      C     R     DFRQX1          4  0.085   0.001   20.407  
#-------------------------------------------------------------------------------------------------------
Path 41: MET (19.453 ns) Setup Check with Pin CPU_REGS_regs_lo_data_reg[5][2]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[2]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_lo_data_reg[5][2]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.408 (P)          0.000 (I)
          Arrival:=         20.408              0.000
 
            Setup:-          0.141
    Required Time:=         20.267
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.614
            Slack:=         19.453
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[2]                              -      DI[2]  R     (arrival)       3  0.160   0.001    0.201  
  DI[2]                              -      -      -     (net)           3      -       -        -  
  CPU_REGS_g1779/Q                   -      B->Q   R     AND2X1          2  0.160   0.147    0.348  
  CPU_REGS_n_5277                    -      -      -     (net)           2      -       -        -  
  CPU_REGS_g1750/Q                   -      C->Q   R     AO21X1         13  0.137   0.465    0.814  
  CPU_REGS_n_5226                    -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_lo_data_reg[5][2]/D  -      D      R     DFRQX1         13  0.721   0.007    0.814  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.160   0.001   20.001  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.160   0.125   20.126  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/g13/Q  -      A->Q  R     AND2X1          1  0.129   0.151   20.277  
  CPU_REGS_regs_lo_rc_gclk_2141             -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_rc_gclk_2141__L1_I0/Q    -      A->Q  F     INX2            1  0.144   0.062   20.339  
  CPU_REGS_regs_lo_rc_gclk_2141__L1_N0      -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_rc_gclk_2141__L2_I0/Q    -      A->Q  R     INX4            8  0.070   0.069   20.408  
  CPU_REGS_regs_lo_rc_gclk_2141__L2_N0      -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_lo_data_reg[5][2]/C         -      C     R     DFRQX1          8  0.092   0.001   20.408  
#-------------------------------------------------------------------------------------------------------
Path 42: MET (19.455 ns) Setup Check with Pin CPU_REGS_regs_lo_data_reg[4][2]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[2]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_lo_data_reg[4][2]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.410 (P)          0.000 (I)
          Arrival:=         20.410              0.000
 
            Setup:-          0.141
    Required Time:=         20.269
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.614
            Slack:=         19.455
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[2]                              -      DI[2]  R     (arrival)       3  0.160   0.001    0.201  
  DI[2]                              -      -      -     (net)           3      -       -        -  
  CPU_REGS_g1779/Q                   -      B->Q   R     AND2X1          2  0.160   0.147    0.348  
  CPU_REGS_n_5277                    -      -      -     (net)           2      -       -        -  
  CPU_REGS_g1750/Q                   -      C->Q   R     AO21X1         13  0.137   0.465    0.814  
  CPU_REGS_n_5226                    -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_lo_data_reg[4][2]/D  -      D      R     DFRQX1         13  0.721   0.007    0.814  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.160   0.001   20.001  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.160   0.130   20.131  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/g13/Q  -      A->Q  R     AND2X1          1  0.130   0.151   20.282  
  CPU_REGS_regs_lo_rc_gclk_2139             -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_rc_gclk_2139__L1_I0/Q    -      A->Q  F     INX2            1  0.145   0.063   20.345  
  CPU_REGS_regs_lo_rc_gclk_2139__L1_N0      -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_rc_gclk_2139__L2_I0/Q    -      A->Q  R     INX4            8  0.071   0.065   20.410  
  CPU_REGS_regs_lo_rc_gclk_2139__L2_N0      -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_lo_data_reg[4][2]/C         -      C     R     DFRQX1          8  0.082   0.001   20.410  
#-------------------------------------------------------------------------------------------------------
Path 43: MET (19.456 ns) Setup Check with Pin CPU_REGS_regs_lo_data_reg[0][2]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[2]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_lo_data_reg[0][2]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.410 (P)          0.000 (I)
          Arrival:=         20.410              0.000
 
            Setup:-          0.141
    Required Time:=         20.270
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.613
            Slack:=         19.456
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[2]                              -      DI[2]  R     (arrival)       3  0.160   0.001    0.201  
  DI[2]                              -      -      -     (net)           3      -       -        -  
  CPU_REGS_g1779/Q                   -      B->Q   R     AND2X1          2  0.160   0.147    0.348  
  CPU_REGS_n_5277                    -      -      -     (net)           2      -       -        -  
  CPU_REGS_g1750/Q                   -      C->Q   R     AO21X1         13  0.137   0.465    0.813  
  CPU_REGS_n_5226                    -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_lo_data_reg[0][2]/D  -      D      R     DFRQX1         13  0.721   0.007    0.813  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.160   0.001   20.001  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.160   0.118   20.119  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/g13/Q  -      A->Q  R     AND2X1          1  0.125   0.141   20.260  
  CPU_REGS_regs_lo_rc_gclk                  -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_rc_gclk__L1_I0/Q         -      A->Q  F     INX2            2  0.129   0.086   20.346  
  CPU_REGS_regs_lo_rc_gclk__L1_N0           -      -     -     (net)           2      -       -        -  
  CPU_REGS_regs_lo_rc_gclk__L2_I0/Q         -      A->Q  R     INX3            4  0.100   0.065   20.410  
  CPU_REGS_regs_lo_rc_gclk__L2_N0           -      -     -     (net)           4      -       -        -  
  CPU_REGS_regs_lo_data_reg[0][2]/C         -      C     R     DFRQX1          4  0.074   0.001   20.410  
#-------------------------------------------------------------------------------------------------------
Path 44: MET (19.458 ns) Setup Check with Pin CPU_REGS_regs_lo_data_reg[7][2]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[2]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_lo_data_reg[7][2]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.413 (P)          0.000 (I)
          Arrival:=         20.413              0.000
 
            Setup:-          0.141
    Required Time:=         20.272
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.614
            Slack:=         19.458
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[2]                              -      DI[2]  R     (arrival)       3  0.160   0.001    0.201  
  DI[2]                              -      -      -     (net)           3      -       -        -  
  CPU_REGS_g1779/Q                   -      B->Q   R     AND2X1          2  0.160   0.147    0.348  
  CPU_REGS_n_5277                    -      -      -     (net)           2      -       -        -  
  CPU_REGS_g1750/Q                   -      C->Q   R     AO21X1         13  0.137   0.466    0.814  
  CPU_REGS_n_5226                    -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_lo_data_reg[7][2]/D  -      D      R     DFRQX1         13  0.721   0.007    0.814  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.160   0.001   20.001  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.160   0.125   20.127  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/g13/Q  -      A->Q  R     AND2X1          1  0.129   0.146   20.273  
  CPU_REGS_regs_lo_rc_gclk_2149             -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_rc_gclk_2149__L1_I0/Q    -      A->Q  F     INX2            2  0.137   0.074   20.347  
  CPU_REGS_regs_lo_rc_gclk_2149__L1_N0      -      -     -     (net)           2      -       -        -  
  CPU_REGS_regs_lo_rc_gclk_2149__L2_I1/Q    -      A->Q  R     INX3            4  0.084   0.065   20.413  
  CPU_REGS_regs_lo_rc_gclk_2149__L2_N1      -      -     -     (net)           4      -       -        -  
  CPU_REGS_regs_lo_data_reg[7][2]/C         -      C     R     DFRQX1          4  0.080   0.001   20.413  
#-------------------------------------------------------------------------------------------------------
Path 45: MET (19.458 ns) Setup Check with Pin CPU_REGS_regs_lo_data_reg[8][1]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) DI[1]
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_data_reg[8][1]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.402 (P)          0.000 (I)
          Arrival:=         20.402              0.000
 
            Setup:-          0.178
    Required Time:=         20.224
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.566
            Slack:=         19.458
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[1]                              -      DI[1]  F     (arrival)       3  0.160   0.001    0.201  
  DI[1]                              -      -      -     (net)           3      -       -        -  
  CPU_REGS_g1780/Q                   -      B->Q   F     AND2X1          2  0.160   0.176    0.377  
  CPU_REGS_n_5278                    -      -      -     (net)           2      -       -        -  
  CPU_REGS_g1747/Q                   -      C->Q   F     AO21X1         13  0.077   0.389    0.766  
  CPU_REGS_n_5205                    -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_lo_data_reg[8][1]/D  -      D      F     DFRQX1         13  0.373   0.007    0.766  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.160   0.001   20.001  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.160   0.118   20.119  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/g13/Q  -      A->Q  R     AND2X1          1  0.125   0.137   20.256  
  CPU_REGS_regs_lo_rc_gclk_2151             -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_rc_gclk_2151__L1_I0/Q    -      A->Q  F     INX2            2  0.123   0.086   20.342  
  CPU_REGS_regs_lo_rc_gclk_2151__L1_N0      -      -     -     (net)           2      -       -        -  
  CPU_REGS_regs_lo_rc_gclk_2151__L2_I1/Q    -      A->Q  R     INX3            4  0.100   0.060   20.402  
  CPU_REGS_regs_lo_rc_gclk_2151__L2_N1      -      -     -     (net)           4      -       -        -  
  CPU_REGS_regs_lo_data_reg[8][1]/C         -      C     R     DFRQX1          4  0.069   0.001   20.402  
#-------------------------------------------------------------------------------------------------------
Path 46: MET (19.460 ns) Setup Check with Pin CPU_REGS_regs_hi_data_reg[10][0]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[0]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_hi_data_reg[10][0]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.408 (P)          0.000 (I)
          Arrival:=         20.408              0.000
 
            Setup:-          0.140
    Required Time:=         20.267
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.607
            Slack:=         19.460
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  DI[0]                               -      DI[0]  R     (arrival)       3  0.160   0.001    0.201  
  DI[0]                               -      -      -     (net)           3      -       -        -  
  CPU_REGS_g1781/Q                    -      B->Q   R     AND2X1          2  0.160   0.153    0.354  
  CPU_REGS_n_5279                     -      -      -     (net)           2      -       -        -  
  CPU_REGS_g1748/Q                    -      C->Q   R     AO21X1         14  0.146   0.453    0.807  
  CPU_REGS_n_5212                     -      -      -     (net)          14      -       -        -  
  CPU_REGS_regs_hi_data_reg[10][0]/D  -      D      R     DFRQX1         14  0.693   0.007    0.807  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.160   0.001   20.001  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.160   0.140   20.141  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/g13/Q  -      A->Q  R     AND2X1          1  0.134   0.139   20.280  
  CPU_REGS_regs_hi_rc_gclk_2129             -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_rc_gclk_2129__L1_I0/Q    -      A->Q  F     INX2            2  0.123   0.059   20.340  
  CPU_REGS_regs_hi_rc_gclk_2129__L1_N0      -      -     -     (net)           2      -       -        -  
  CPU_REGS_regs_hi_rc_gclk_2129__L2_I0/Q    -      A->Q  R     INX2            4  0.067   0.068   20.408  
  CPU_REGS_regs_hi_rc_gclk_2129__L2_N0      -      -     -     (net)           4      -       -        -  
  CPU_REGS_regs_hi_data_reg[10][0]/C        -      C     R     DFRQX1          4  0.090   0.001   20.408  
#-------------------------------------------------------------------------------------------------------
Path 47: MET (19.461 ns) Setup Check with Pin CPU_REGS_regs_lo_data_reg[1][2]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) DI[2]
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_lo_data_reg[1][2]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.416 (P)          0.000 (I)
          Arrival:=         20.416              0.000
 
            Setup:-          0.141
    Required Time:=         20.275
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.614
            Slack:=         19.461
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[2]                              -      DI[2]  R     (arrival)       3  0.160   0.001    0.201  
  DI[2]                              -      -      -     (net)           3      -       -        -  
  CPU_REGS_g1779/Q                   -      B->Q   R     AND2X1          2  0.160   0.147    0.348  
  CPU_REGS_n_5277                    -      -      -     (net)           2      -       -        -  
  CPU_REGS_g1750/Q                   -      C->Q   R     AO21X1         13  0.137   0.465    0.814  
  CPU_REGS_n_5226                    -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_lo_data_reg[1][2]/D  -      D      R     DFRQX1         13  0.721   0.007    0.814  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.160   0.001   20.001  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.160   0.130   20.131  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/g13/Q  -      A->Q  R     AND2X1          1  0.130   0.148   20.278  
  CPU_REGS_regs_lo_rc_gclk_2157             -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_rc_gclk_2157__L1_I0/Q    -      A->Q  F     INX2            2  0.139   0.064   20.342  
  CPU_REGS_regs_lo_rc_gclk_2157__L1_N0      -      -     -     (net)           2      -       -        -  
  CPU_REGS_regs_lo_rc_gclk_2157__L2_I0/Q    -      A->Q  R     INX2            4  0.072   0.074   20.416  
  CPU_REGS_regs_lo_rc_gclk_2157__L2_N0      -      -     -     (net)           4      -       -        -  
  CPU_REGS_regs_lo_data_reg[1][2]/C         -      C     R     DFRQX1          4  0.097   0.001   20.416  
#-------------------------------------------------------------------------------------------------------
Path 48: MET (19.463 ns) Setup Check with Pin CPU_REGS_regs_hi_data_reg[11][0]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) DI[0]
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_data_reg[11][0]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.411 (P)          0.000 (I)
          Arrival:=         20.411              0.000
 
            Setup:-          0.176
    Required Time:=         20.235
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.572
            Slack:=         19.463
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  DI[0]                               -      DI[0]  F     (arrival)       3  0.160   0.001    0.201  
  DI[0]                               -      -      -     (net)           3      -       -        -  
  CPU_REGS_g1781/Q                    -      B->Q   F     AND2X1          2  0.160   0.184    0.385  
  CPU_REGS_n_5279                     -      -      -     (net)           2      -       -        -  
  CPU_REGS_g1748/Q                    -      C->Q   F     AO21X1         14  0.087   0.387    0.772  
  CPU_REGS_n_5212                     -      -      -     (net)          14      -       -        -  
  CPU_REGS_regs_hi_data_reg[11][0]/D  -      D      F     DFRQX1         14  0.367   0.007    0.772  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.160   0.001   20.001  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.160   0.140   20.141  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/g13/Q  -      A->Q  R     AND2X1          1  0.134   0.141   20.282  
  CPU_REGS_regs_hi_rc_gclk_2145             -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_rc_gclk_2145__L1_I0/Q    -      A->Q  F     INX2            2  0.127   0.062   20.344  
  CPU_REGS_regs_hi_rc_gclk_2145__L1_N0      -      -     -     (net)           2      -       -        -  
  CPU_REGS_regs_hi_rc_gclk_2145__L2_I0/Q    -      A->Q  R     INX2            4  0.069   0.066   20.411  
  CPU_REGS_regs_hi_rc_gclk_2145__L2_N0      -      -     -     (net)           4      -       -        -  
  CPU_REGS_regs_hi_data_reg[11][0]/C        -      C     R     DFRQX1          4  0.086   0.001   20.411  
#-------------------------------------------------------------------------------------------------------
Path 49: MET (19.464 ns) Setup Check with Pin CPU_REGS_regs_lo_data_reg[6][1]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) DI[1]
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_data_reg[6][1]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.407 (P)          0.000 (I)
          Arrival:=         20.407              0.000
 
            Setup:-          0.177
    Required Time:=         20.230
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.566
            Slack:=         19.464
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[1]                              -      DI[1]  F     (arrival)       3  0.160   0.001    0.201  
  DI[1]                              -      -      -     (net)           3      -       -        -  
  CPU_REGS_g1780/Q                   -      B->Q   F     AND2X1          2  0.160   0.176    0.377  
  CPU_REGS_n_5278                    -      -      -     (net)           2      -       -        -  
  CPU_REGS_g1747/Q                   -      C->Q   F     AO21X1         13  0.077   0.389    0.766  
  CPU_REGS_n_5205                    -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_lo_data_reg[6][1]/D  -      D      F     DFRQX1         13  0.373   0.007    0.766  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.160   0.001   20.001  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.160   0.121   20.122  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/g13/Q  -      A->Q  R     AND2X1          1  0.127   0.142   20.264  
  CPU_REGS_regs_lo_rc_gclk_2143             -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_rc_gclk_2143__L1_I0/Q    -      A->Q  F     INX2            2  0.131   0.074   20.338  
  CPU_REGS_regs_lo_rc_gclk_2143__L1_N0      -      -     -     (net)           2      -       -        -  
  CPU_REGS_regs_lo_rc_gclk_2143__L2_I1/Q    -      A->Q  R     INX2            4  0.083   0.069   20.407  
  CPU_REGS_regs_lo_rc_gclk_2143__L2_N1      -      -     -     (net)           4      -       -        -  
  CPU_REGS_regs_lo_data_reg[6][1]/C         -      C     R     DFRQX1          4  0.085   0.001   20.407  
#-------------------------------------------------------------------------------------------------------
Path 50: MET (19.466 ns) Setup Check with Pin CPU_REGS_regs_lo_data_reg[5][1]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) DI[1]
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_data_reg[5][1]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.409 (P)          0.000 (I)
          Arrival:=         20.409              0.000
 
            Setup:-          0.176
    Required Time:=         20.232
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.566
            Slack:=         19.466
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[1]                              -      DI[1]  F     (arrival)       3  0.160   0.001    0.201  
  DI[1]                              -      -      -     (net)           3      -       -        -  
  CPU_REGS_g1780/Q                   -      B->Q   F     AND2X1          2  0.160   0.176    0.377  
  CPU_REGS_n_5278                    -      -      -     (net)           2      -       -        -  
  CPU_REGS_g1747/Q                   -      C->Q   F     AO21X1         13  0.077   0.389    0.766  
  CPU_REGS_n_5205                    -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_lo_data_reg[5][1]/D  -      D      F     DFRQX1         13  0.373   0.007    0.766  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.160   0.001   20.001  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.160   0.125   20.126  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/g13/Q  -      A->Q  R     AND2X1          1  0.129   0.151   20.277  
  CPU_REGS_regs_lo_rc_gclk_2141             -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_rc_gclk_2141__L1_I0/Q    -      A->Q  F     INX2            1  0.144   0.062   20.339  
  CPU_REGS_regs_lo_rc_gclk_2141__L1_N0      -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_rc_gclk_2141__L2_I0/Q    -      A->Q  R     INX4            8  0.070   0.070   20.409  
  CPU_REGS_regs_lo_rc_gclk_2141__L2_N0      -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_lo_data_reg[5][1]/C         -      C     R     DFRQX1          8  0.092   0.002   20.409  
#-------------------------------------------------------------------------------------------------------

