<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file pop_timer_pop_timers_ax2.ncd.
Design name: TinyFPGA_A2
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     QFN32
Performance: 4
Loading device for application trce from file 'xo2c1200.nph' in environment: C:/Program Files/Lattice/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454</big></U></B>
Sat Feb 26 21:05:29 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o POP_timer_POP_timers_AX2.twr -gui -msgset C:/Users/ShifT/GitHub/POP_timing_FPGA/promote.xml POP_timer_POP_timers_AX2.ncd POP_timer_POP_timers_AX2.prf 
Design file:     pop_timer_pop_timers_ax2.ncd
Preference file: pop_timer_pop_timers_ax2.prf
Device,speed:    LCMXO2-1200HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "clk_2M5" 2.533333 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   43.729MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_1' Target='right'>FREQUENCY NET "clk_debug_keep_keep_2" 38.000000 MHz (0 errors)</A></LI>            958 items scored, 0 timing errors detected.
Report:  101.574MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "clk_2M5" 2.533333 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 371.869ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i0_i2  (from POPtimers/piecounter/trigger +)
   Destination:    FF         Data in        probe_output_57  (to clk_2M5 +)

   Delay:              16.973ns  (45.5% logic, 54.5% route), 13 logic levels.

 Constraint Details:

     16.973ns physical path delay POPtimers/piecounter/SLICE_178 to SLICE_500 meets
    394.737ns delay constraint less
      5.729ns skew and
      0.166ns DIN_SET requirement (totaling 388.842ns) by 371.869ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_178 to SLICE_500:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C11C.CLK to     R10C11C.Q0 POPtimers/piecounter/SLICE_178 (from POPtimers/piecounter/trigger)
ROUTE         8     3.307     R10C11C.Q0 to      R3C17B.A0 reveal_ist_27_N
C0TOFCO_DE  ---     1.023      R3C17B.A0 to     R3C17B.FCO POPtimers/SLICE_37
ROUTE         1     0.000     R3C17B.FCO to     R3C17C.FCI POPtimers/n9208
FCITOFCO_D  ---     0.162     R3C17C.FCI to     R3C17C.FCO POPtimers/SLICE_36
ROUTE         1     0.000     R3C17C.FCO to     R3C17D.FCI POPtimers/n9209
FCITOF0_DE  ---     0.585     R3C17D.FCI to      R3C17D.F0 POPtimers/SLICE_35
ROUTE         1     1.932      R3C17D.F0 to      R4C16D.B1 POPtimers/n3364
C1TOFCO_DE  ---     0.889      R4C16D.B1 to     R4C16D.FCO POPtimers/SLICE_43
ROUTE         1     0.000     R4C16D.FCO to     R4C17A.FCI POPtimers/n9202
FCITOF0_DE  ---     0.585     R4C17A.FCI to      R4C17A.F0 POPtimers/SLICE_42
ROUTE         1     1.420      R4C17A.F0 to      R4C15A.B0 POPtimers/n3327
C0TOFCO_DE  ---     1.023      R4C15A.B0 to     R4C15A.FCO POPtimers/SLICE_133
ROUTE         1     0.000     R4C15A.FCO to     R4C15B.FCI POPtimers/n9128
FCITOF0_DE  ---     0.585     R4C15B.FCI to      R4C15B.F0 POPtimers/SLICE_130
ROUTE         2     1.390      R4C15B.F0 to      R3C15B.A0 POPtimers/Endofprobepulse[10]
C0TOFCO_DE  ---     1.023      R3C15B.A0 to     R3C15B.FCO POPtimers/probe2/SLICE_157
ROUTE         1     0.000     R3C15B.FCO to     R3C15C.FCI POPtimers/probe2/n9098
FCITOFCO_D  ---     0.162     R3C15C.FCI to     R3C15C.FCO POPtimers/probe2/SLICE_156
ROUTE         1     0.000     R3C15C.FCO to     R3C15D.FCI POPtimers/probe2/n9099
FCITOFCO_D  ---     0.162     R3C15D.FCI to     R3C15D.FCO POPtimers/probe2/SLICE_155
ROUTE         1     0.000     R3C15D.FCO to     R3C16A.FCI POPtimers/probe2/n9100
FCITOF0_DE  ---     0.585     R3C16A.FCI to      R3C16A.F0 POPtimers/probe2/SLICE_154
ROUTE         1     1.193      R3C16A.F0 to      R5C14D.C0 n1259
CTOF_DEL    ---     0.495      R5C14D.C0 to      R5C14D.F0 SLICE_500
ROUTE         1     0.000      R5C14D.F0 to     R5C14D.DI0 probe_output_N_12 (to clk_2M5)
                  --------
                   16.973   (45.5% logic, 54.5% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/piecounter/SLICE_178:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to     R9C20A.CLK clk_2M5
REG_DEL     ---     0.452     R9C20A.CLK to      R9C20A.Q0 POPtimers/SLICE_167
ROUTE         1     1.705      R9C20A.Q0 to      R7C12C.C1 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C12C.C1 to      R7C12C.F1 SLICE_530
ROUTE         8     3.077      R7C12C.F1 to    R10C11C.CLK POPtimers/piecounter/trigger
                  --------
                    8.473   (24.1% logic, 75.9% route), 3 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_500:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to     R5C14D.CLK clk_2M5
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.


Passed: The following path meets requirements by 371.943ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i0_i2  (from POPtimers/piecounter/trigger +)
   Destination:    FF         Data in        probe_output_57  (to clk_2M5 +)

   Delay:              16.899ns  (45.3% logic, 54.7% route), 13 logic levels.

 Constraint Details:

     16.899ns physical path delay POPtimers/piecounter/SLICE_178 to SLICE_500 meets
    394.737ns delay constraint less
      5.729ns skew and
      0.166ns DIN_SET requirement (totaling 388.842ns) by 371.943ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_178 to SLICE_500:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C11C.CLK to     R10C11C.Q0 POPtimers/piecounter/SLICE_178 (from POPtimers/piecounter/trigger)
ROUTE         8     3.307     R10C11C.Q0 to      R3C17B.A0 reveal_ist_27_N
C0TOFCO_DE  ---     1.023      R3C17B.A0 to     R3C17B.FCO POPtimers/SLICE_37
ROUTE         1     0.000     R3C17B.FCO to     R3C17C.FCI POPtimers/n9208
FCITOFCO_D  ---     0.162     R3C17C.FCI to     R3C17C.FCO POPtimers/SLICE_36
ROUTE         1     0.000     R3C17C.FCO to     R3C17D.FCI POPtimers/n9209
FCITOF0_DE  ---     0.585     R3C17D.FCI to      R3C17D.F0 POPtimers/SLICE_35
ROUTE         1     1.932      R3C17D.F0 to      R4C16D.B1 POPtimers/n3364
C1TOFCO_DE  ---     0.889      R4C16D.B1 to     R4C16D.FCO POPtimers/SLICE_43
ROUTE         1     0.000     R4C16D.FCO to     R4C17A.FCI POPtimers/n9202
FCITOF0_DE  ---     0.585     R4C17A.FCI to      R4C17A.F0 POPtimers/SLICE_42
ROUTE         1     1.420      R4C17A.F0 to      R4C15A.B0 POPtimers/n3327
C0TOFCO_DE  ---     1.023      R4C15A.B0 to     R4C15A.FCO POPtimers/SLICE_133
ROUTE         1     0.000     R4C15A.FCO to     R4C15B.FCI POPtimers/n9128
FCITOFCO_D  ---     0.162     R4C15B.FCI to     R4C15B.FCO POPtimers/SLICE_130
ROUTE         1     0.000     R4C15B.FCO to     R4C15C.FCI POPtimers/n9129
FCITOFCO_D  ---     0.162     R4C15C.FCI to     R4C15C.FCO POPtimers/SLICE_126
ROUTE         1     0.000     R4C15C.FCO to     R4C15D.FCI POPtimers/n9130
FCITOF1_DE  ---     0.643     R4C15D.FCI to      R4C15D.F1 POPtimers/SLICE_120
ROUTE         2     1.392      R4C15D.F1 to      R3C15D.A1 POPtimers/Endofprobepulse[15]
C1TOFCO_DE  ---     0.889      R3C15D.A1 to     R3C15D.FCO POPtimers/probe2/SLICE_155
ROUTE         1     0.000     R3C15D.FCO to     R3C16A.FCI POPtimers/probe2/n9100
FCITOF0_DE  ---     0.585     R3C16A.FCI to      R3C16A.F0 POPtimers/probe2/SLICE_154
ROUTE         1     1.193      R3C16A.F0 to      R5C14D.C0 n1259
CTOF_DEL    ---     0.495      R5C14D.C0 to      R5C14D.F0 SLICE_500
ROUTE         1     0.000      R5C14D.F0 to     R5C14D.DI0 probe_output_N_12 (to clk_2M5)
                  --------
                   16.899   (45.3% logic, 54.7% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/piecounter/SLICE_178:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to     R9C20A.CLK clk_2M5
REG_DEL     ---     0.452     R9C20A.CLK to      R9C20A.Q0 POPtimers/SLICE_167
ROUTE         1     1.705      R9C20A.Q0 to      R7C12C.C1 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C12C.C1 to      R7C12C.F1 SLICE_530
ROUTE         8     3.077      R7C12C.F1 to    R10C11C.CLK POPtimers/piecounter/trigger
                  --------
                    8.473   (24.1% logic, 75.9% route), 3 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_500:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to     R5C14D.CLK clk_2M5
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.


Passed: The following path meets requirements by 371.945ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i0_i2  (from POPtimers/piecounter/trigger +)
   Destination:    FF         Data in        probe_output_57  (to clk_2M5 +)

   Delay:              16.897ns  (45.3% logic, 54.7% route), 13 logic levels.

 Constraint Details:

     16.897ns physical path delay POPtimers/piecounter/SLICE_178 to SLICE_500 meets
    394.737ns delay constraint less
      5.729ns skew and
      0.166ns DIN_SET requirement (totaling 388.842ns) by 371.945ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_178 to SLICE_500:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C11C.CLK to     R10C11C.Q0 POPtimers/piecounter/SLICE_178 (from POPtimers/piecounter/trigger)
ROUTE         8     3.307     R10C11C.Q0 to      R3C17B.A0 reveal_ist_27_N
C0TOFCO_DE  ---     1.023      R3C17B.A0 to     R3C17B.FCO POPtimers/SLICE_37
ROUTE         1     0.000     R3C17B.FCO to     R3C17C.FCI POPtimers/n9208
FCITOFCO_D  ---     0.162     R3C17C.FCI to     R3C17C.FCO POPtimers/SLICE_36
ROUTE         1     0.000     R3C17C.FCO to     R3C17D.FCI POPtimers/n9209
FCITOF0_DE  ---     0.585     R3C17D.FCI to      R3C17D.F0 POPtimers/SLICE_35
ROUTE         1     1.932      R3C17D.F0 to      R4C16D.B1 POPtimers/n3364
C1TOFCO_DE  ---     0.889      R4C16D.B1 to     R4C16D.FCO POPtimers/SLICE_43
ROUTE         1     0.000     R4C16D.FCO to     R4C17A.FCI POPtimers/n9202
FCITOF0_DE  ---     0.585     R4C17A.FCI to      R4C17A.F0 POPtimers/SLICE_42
ROUTE         1     1.420      R4C17A.F0 to      R4C15A.B0 POPtimers/n3327
C0TOFCO_DE  ---     1.023      R4C15A.B0 to     R4C15A.FCO POPtimers/SLICE_133
ROUTE         1     0.000     R4C15A.FCO to     R4C15B.FCI POPtimers/n9128
FCITOFCO_D  ---     0.162     R4C15B.FCI to     R4C15B.FCO POPtimers/SLICE_130
ROUTE         1     0.000     R4C15B.FCO to     R4C15C.FCI POPtimers/n9129
FCITOF1_DE  ---     0.643     R4C15C.FCI to      R4C15C.F1 POPtimers/SLICE_126
ROUTE         2     1.390      R4C15C.F1 to      R3C15C.A1 POPtimers/Endofprobepulse[13]
C1TOFCO_DE  ---     0.889      R3C15C.A1 to     R3C15C.FCO POPtimers/probe2/SLICE_156
ROUTE         1     0.000     R3C15C.FCO to     R3C15D.FCI POPtimers/probe2/n9099
FCITOFCO_D  ---     0.162     R3C15D.FCI to     R3C15D.FCO POPtimers/probe2/SLICE_155
ROUTE         1     0.000     R3C15D.FCO to     R3C16A.FCI POPtimers/probe2/n9100
FCITOF0_DE  ---     0.585     R3C16A.FCI to      R3C16A.F0 POPtimers/probe2/SLICE_154
ROUTE         1     1.193      R3C16A.F0 to      R5C14D.C0 n1259
CTOF_DEL    ---     0.495      R5C14D.C0 to      R5C14D.F0 SLICE_500
ROUTE         1     0.000      R5C14D.F0 to     R5C14D.DI0 probe_output_N_12 (to clk_2M5)
                  --------
                   16.897   (45.3% logic, 54.7% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/piecounter/SLICE_178:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to     R9C20A.CLK clk_2M5
REG_DEL     ---     0.452     R9C20A.CLK to      R9C20A.Q0 POPtimers/SLICE_167
ROUTE         1     1.705      R9C20A.Q0 to      R7C12C.C1 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C12C.C1 to      R7C12C.F1 SLICE_530
ROUTE         8     3.077      R7C12C.F1 to    R10C11C.CLK POPtimers/piecounter/trigger
                  --------
                    8.473   (24.1% logic, 75.9% route), 3 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_500:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to     R5C14D.CLK clk_2M5
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.


Passed: The following path meets requirements by 371.945ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i0_i2  (from POPtimers/piecounter/trigger +)
   Destination:    FF         Data in        probe_output_57  (to clk_2M5 +)

   Delay:              16.897ns  (45.3% logic, 54.7% route), 13 logic levels.

 Constraint Details:

     16.897ns physical path delay POPtimers/piecounter/SLICE_178 to SLICE_500 meets
    394.737ns delay constraint less
      5.729ns skew and
      0.166ns DIN_SET requirement (totaling 388.842ns) by 371.945ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_178 to SLICE_500:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C11C.CLK to     R10C11C.Q0 POPtimers/piecounter/SLICE_178 (from POPtimers/piecounter/trigger)
ROUTE         8     3.307     R10C11C.Q0 to      R3C17B.A0 reveal_ist_27_N
C0TOFCO_DE  ---     1.023      R3C17B.A0 to     R3C17B.FCO POPtimers/SLICE_37
ROUTE         1     0.000     R3C17B.FCO to     R3C17C.FCI POPtimers/n9208
FCITOFCO_D  ---     0.162     R3C17C.FCI to     R3C17C.FCO POPtimers/SLICE_36
ROUTE         1     0.000     R3C17C.FCO to     R3C17D.FCI POPtimers/n9209
FCITOF0_DE  ---     0.585     R3C17D.FCI to      R3C17D.F0 POPtimers/SLICE_35
ROUTE         1     1.932      R3C17D.F0 to      R4C16D.B1 POPtimers/n3364
C1TOFCO_DE  ---     0.889      R4C16D.B1 to     R4C16D.FCO POPtimers/SLICE_43
ROUTE         1     0.000     R4C16D.FCO to     R4C17A.FCI POPtimers/n9202
FCITOF0_DE  ---     0.585     R4C17A.FCI to      R4C17A.F0 POPtimers/SLICE_42
ROUTE         1     1.420      R4C17A.F0 to      R4C15A.B0 POPtimers/n3327
C0TOFCO_DE  ---     1.023      R4C15A.B0 to     R4C15A.FCO POPtimers/SLICE_133
ROUTE         1     0.000     R4C15A.FCO to     R4C15B.FCI POPtimers/n9128
FCITOF1_DE  ---     0.643     R4C15B.FCI to      R4C15B.F1 POPtimers/SLICE_130
ROUTE         2     1.390      R4C15B.F1 to      R3C15B.A1 POPtimers/Endofprobepulse[11]
C1TOFCO_DE  ---     0.889      R3C15B.A1 to     R3C15B.FCO POPtimers/probe2/SLICE_157
ROUTE         1     0.000     R3C15B.FCO to     R3C15C.FCI POPtimers/probe2/n9098
FCITOFCO_D  ---     0.162     R3C15C.FCI to     R3C15C.FCO POPtimers/probe2/SLICE_156
ROUTE         1     0.000     R3C15C.FCO to     R3C15D.FCI POPtimers/probe2/n9099
FCITOFCO_D  ---     0.162     R3C15D.FCI to     R3C15D.FCO POPtimers/probe2/SLICE_155
ROUTE         1     0.000     R3C15D.FCO to     R3C16A.FCI POPtimers/probe2/n9100
FCITOF0_DE  ---     0.585     R3C16A.FCI to      R3C16A.F0 POPtimers/probe2/SLICE_154
ROUTE         1     1.193      R3C16A.F0 to      R5C14D.C0 n1259
CTOF_DEL    ---     0.495      R5C14D.C0 to      R5C14D.F0 SLICE_500
ROUTE         1     0.000      R5C14D.F0 to     R5C14D.DI0 probe_output_N_12 (to clk_2M5)
                  --------
                   16.897   (45.3% logic, 54.7% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/piecounter/SLICE_178:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to     R9C20A.CLK clk_2M5
REG_DEL     ---     0.452     R9C20A.CLK to      R9C20A.Q0 POPtimers/SLICE_167
ROUTE         1     1.705      R9C20A.Q0 to      R7C12C.C1 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C12C.C1 to      R7C12C.F1 SLICE_530
ROUTE         8     3.077      R7C12C.F1 to    R10C11C.CLK POPtimers/piecounter/trigger
                  --------
                    8.473   (24.1% logic, 75.9% route), 3 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_500:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to     R5C14D.CLK clk_2M5
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.


Passed: The following path meets requirements by 371.982ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i0_i2  (from POPtimers/piecounter/trigger +)
   Destination:    FF         Data in        probe_output_57  (to clk_2M5 +)

   Delay:              16.860ns  (45.4% logic, 54.6% route), 13 logic levels.

 Constraint Details:

     16.860ns physical path delay POPtimers/piecounter/SLICE_178 to SLICE_500 meets
    394.737ns delay constraint less
      5.729ns skew and
      0.166ns DIN_SET requirement (totaling 388.842ns) by 371.982ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_178 to SLICE_500:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C11C.CLK to     R10C11C.Q0 POPtimers/piecounter/SLICE_178 (from POPtimers/piecounter/trigger)
ROUTE         8     3.307     R10C11C.Q0 to      R3C17B.A0 reveal_ist_27_N
C0TOFCO_DE  ---     1.023      R3C17B.A0 to     R3C17B.FCO POPtimers/SLICE_37
ROUTE         1     0.000     R3C17B.FCO to     R3C17C.FCI POPtimers/n9208
FCITOFCO_D  ---     0.162     R3C17C.FCI to     R3C17C.FCO POPtimers/SLICE_36
ROUTE         1     0.000     R3C17C.FCO to     R3C17D.FCI POPtimers/n9209
FCITOF0_DE  ---     0.585     R3C17D.FCI to      R3C17D.F0 POPtimers/SLICE_35
ROUTE         1     1.932      R3C17D.F0 to      R4C16D.B1 POPtimers/n3364
C1TOFCO_DE  ---     0.889      R4C16D.B1 to     R4C16D.FCO POPtimers/SLICE_43
ROUTE         1     0.000     R4C16D.FCO to     R4C17A.FCI POPtimers/n9202
FCITOF1_DE  ---     0.643     R4C17A.FCI to      R4C17A.F1 POPtimers/SLICE_42
ROUTE         1     1.383      R4C17A.F1 to      R4C15A.A1 POPtimers/n3326
C1TOFCO_DE  ---     0.889      R4C15A.A1 to     R4C15A.FCO POPtimers/SLICE_133
ROUTE         1     0.000     R4C15A.FCO to     R4C15B.FCI POPtimers/n9128
FCITOF0_DE  ---     0.585     R4C15B.FCI to      R4C15B.F0 POPtimers/SLICE_130
ROUTE         2     1.390      R4C15B.F0 to      R3C15B.A0 POPtimers/Endofprobepulse[10]
C0TOFCO_DE  ---     1.023      R3C15B.A0 to     R3C15B.FCO POPtimers/probe2/SLICE_157
ROUTE         1     0.000     R3C15B.FCO to     R3C15C.FCI POPtimers/probe2/n9098
FCITOFCO_D  ---     0.162     R3C15C.FCI to     R3C15C.FCO POPtimers/probe2/SLICE_156
ROUTE         1     0.000     R3C15C.FCO to     R3C15D.FCI POPtimers/probe2/n9099
FCITOFCO_D  ---     0.162     R3C15D.FCI to     R3C15D.FCO POPtimers/probe2/SLICE_155
ROUTE         1     0.000     R3C15D.FCO to     R3C16A.FCI POPtimers/probe2/n9100
FCITOF0_DE  ---     0.585     R3C16A.FCI to      R3C16A.F0 POPtimers/probe2/SLICE_154
ROUTE         1     1.193      R3C16A.F0 to      R5C14D.C0 n1259
CTOF_DEL    ---     0.495      R5C14D.C0 to      R5C14D.F0 SLICE_500
ROUTE         1     0.000      R5C14D.F0 to     R5C14D.DI0 probe_output_N_12 (to clk_2M5)
                  --------
                   16.860   (45.4% logic, 54.6% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/piecounter/SLICE_178:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to     R9C20A.CLK clk_2M5
REG_DEL     ---     0.452     R9C20A.CLK to      R9C20A.Q0 POPtimers/SLICE_167
ROUTE         1     1.705      R9C20A.Q0 to      R7C12C.C1 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C12C.C1 to      R7C12C.F1 SLICE_530
ROUTE         8     3.077      R7C12C.F1 to    R10C11C.CLK POPtimers/piecounter/trigger
                  --------
                    8.473   (24.1% logic, 75.9% route), 3 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_500:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to     R5C14D.CLK clk_2M5
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.


Passed: The following path meets requirements by 371.989ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i0_i2  (from POPtimers/piecounter/trigger +)
   Destination:    FF         Data in        probe_output_57  (to clk_2M5 +)

   Delay:              16.853ns  (45.9% logic, 54.1% route), 13 logic levels.

 Constraint Details:

     16.853ns physical path delay POPtimers/piecounter/SLICE_178 to SLICE_500 meets
    394.737ns delay constraint less
      5.729ns skew and
      0.166ns DIN_SET requirement (totaling 388.842ns) by 371.989ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_178 to SLICE_500:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C11C.CLK to     R10C11C.Q0 POPtimers/piecounter/SLICE_178 (from POPtimers/piecounter/trigger)
ROUTE         8     3.307     R10C11C.Q0 to      R3C17B.A0 reveal_ist_27_N
C0TOFCO_DE  ---     1.023      R3C17B.A0 to     R3C17B.FCO POPtimers/SLICE_37
ROUTE         1     0.000     R3C17B.FCO to     R3C17C.FCI POPtimers/n9208
FCITOF0_DE  ---     0.585     R3C17C.FCI to      R3C17C.F0 POPtimers/SLICE_36
ROUTE         1     1.810      R3C17C.F0 to      R4C16C.A1 POPtimers/n3366
C1TOFCO_DE  ---     0.889      R4C16C.A1 to     R4C16C.FCO POPtimers/SLICE_44
ROUTE         1     0.000     R4C16C.FCO to     R4C16D.FCI POPtimers/n9201
FCITOF0_DE  ---     0.585     R4C16D.FCI to      R4C16D.F0 POPtimers/SLICE_43
ROUTE         1     1.420      R4C16D.F0 to      R4C14D.B0 POPtimers/n3329
C0TOFCO_DE  ---     1.023      R4C14D.B0 to     R4C14D.FCO POPtimers/SLICE_134
ROUTE         1     0.000     R4C14D.FCO to     R4C15A.FCI POPtimers/n9127
FCITOF0_DE  ---     0.585     R4C15A.FCI to      R4C15A.F0 POPtimers/SLICE_133
ROUTE         2     1.392      R4C15A.F0 to      R3C15A.A0 POPtimers/Endofprobepulse[8]
C0TOFCO_DE  ---     1.023      R3C15A.A0 to     R3C15A.FCO POPtimers/probe2/SLICE_158
ROUTE         1     0.000     R3C15A.FCO to     R3C15B.FCI POPtimers/probe2/n9097
FCITOFCO_D  ---     0.162     R3C15B.FCI to     R3C15B.FCO POPtimers/probe2/SLICE_157
ROUTE         1     0.000     R3C15B.FCO to     R3C15C.FCI POPtimers/probe2/n9098
FCITOFCO_D  ---     0.162     R3C15C.FCI to     R3C15C.FCO POPtimers/probe2/SLICE_156
ROUTE         1     0.000     R3C15C.FCO to     R3C15D.FCI POPtimers/probe2/n9099
FCITOFCO_D  ---     0.162     R3C15D.FCI to     R3C15D.FCO POPtimers/probe2/SLICE_155
ROUTE         1     0.000     R3C15D.FCO to     R3C16A.FCI POPtimers/probe2/n9100
FCITOF0_DE  ---     0.585     R3C16A.FCI to      R3C16A.F0 POPtimers/probe2/SLICE_154
ROUTE         1     1.193      R3C16A.F0 to      R5C14D.C0 n1259
CTOF_DEL    ---     0.495      R5C14D.C0 to      R5C14D.F0 SLICE_500
ROUTE         1     0.000      R5C14D.F0 to     R5C14D.DI0 probe_output_N_12 (to clk_2M5)
                  --------
                   16.853   (45.9% logic, 54.1% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/piecounter/SLICE_178:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to     R9C20A.CLK clk_2M5
REG_DEL     ---     0.452     R9C20A.CLK to      R9C20A.Q0 POPtimers/SLICE_167
ROUTE         1     1.705      R9C20A.Q0 to      R7C12C.C1 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C12C.C1 to      R7C12C.F1 SLICE_530
ROUTE         8     3.077      R7C12C.F1 to    R10C11C.CLK POPtimers/piecounter/trigger
                  --------
                    8.473   (24.1% logic, 75.9% route), 3 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_500:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to     R5C14D.CLK clk_2M5
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.


Passed: The following path meets requirements by 371.991ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i0_i2  (from POPtimers/piecounter/trigger +)
   Destination:    FF         Data in        probe_output_57  (to clk_2M5 +)

   Delay:              16.851ns  (45.9% logic, 54.1% route), 13 logic levels.

 Constraint Details:

     16.851ns physical path delay POPtimers/piecounter/SLICE_178 to SLICE_500 meets
    394.737ns delay constraint less
      5.729ns skew and
      0.166ns DIN_SET requirement (totaling 388.842ns) by 371.991ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_178 to SLICE_500:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C11C.CLK to     R10C11C.Q0 POPtimers/piecounter/SLICE_178 (from POPtimers/piecounter/trigger)
ROUTE         8     3.307     R10C11C.Q0 to      R3C17B.A0 reveal_ist_27_N
C0TOFCO_DE  ---     1.023      R3C17B.A0 to     R3C17B.FCO POPtimers/SLICE_37
ROUTE         1     0.000     R3C17B.FCO to     R3C17C.FCI POPtimers/n9208
FCITOF0_DE  ---     0.585     R3C17C.FCI to      R3C17C.F0 POPtimers/SLICE_36
ROUTE         1     1.810      R3C17C.F0 to      R4C16C.A1 POPtimers/n3366
C1TOFCO_DE  ---     0.889      R4C16C.A1 to     R4C16C.FCO POPtimers/SLICE_44
ROUTE         1     0.000     R4C16C.FCO to     R4C16D.FCI POPtimers/n9201
FCITOFCO_D  ---     0.162     R4C16D.FCI to     R4C16D.FCO POPtimers/SLICE_43
ROUTE         1     0.000     R4C16D.FCO to     R4C17A.FCI POPtimers/n9202
FCITOF0_DE  ---     0.585     R4C17A.FCI to      R4C17A.F0 POPtimers/SLICE_42
ROUTE         1     1.420      R4C17A.F0 to      R4C15A.B0 POPtimers/n3327
C0TOFCO_DE  ---     1.023      R4C15A.B0 to     R4C15A.FCO POPtimers/SLICE_133
ROUTE         1     0.000     R4C15A.FCO to     R4C15B.FCI POPtimers/n9128
FCITOF0_DE  ---     0.585     R4C15B.FCI to      R4C15B.F0 POPtimers/SLICE_130
ROUTE         2     1.390      R4C15B.F0 to      R3C15B.A0 POPtimers/Endofprobepulse[10]
C0TOFCO_DE  ---     1.023      R3C15B.A0 to     R3C15B.FCO POPtimers/probe2/SLICE_157
ROUTE         1     0.000     R3C15B.FCO to     R3C15C.FCI POPtimers/probe2/n9098
FCITOFCO_D  ---     0.162     R3C15C.FCI to     R3C15C.FCO POPtimers/probe2/SLICE_156
ROUTE         1     0.000     R3C15C.FCO to     R3C15D.FCI POPtimers/probe2/n9099
FCITOFCO_D  ---     0.162     R3C15D.FCI to     R3C15D.FCO POPtimers/probe2/SLICE_155
ROUTE         1     0.000     R3C15D.FCO to     R3C16A.FCI POPtimers/probe2/n9100
FCITOF0_DE  ---     0.585     R3C16A.FCI to      R3C16A.F0 POPtimers/probe2/SLICE_154
ROUTE         1     1.193      R3C16A.F0 to      R5C14D.C0 n1259
CTOF_DEL    ---     0.495      R5C14D.C0 to      R5C14D.F0 SLICE_500
ROUTE         1     0.000      R5C14D.F0 to     R5C14D.DI0 probe_output_N_12 (to clk_2M5)
                  --------
                   16.851   (45.9% logic, 54.1% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/piecounter/SLICE_178:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to     R9C20A.CLK clk_2M5
REG_DEL     ---     0.452     R9C20A.CLK to      R9C20A.Q0 POPtimers/SLICE_167
ROUTE         1     1.705      R9C20A.Q0 to      R7C12C.C1 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C12C.C1 to      R7C12C.F1 SLICE_530
ROUTE         8     3.077      R7C12C.F1 to    R10C11C.CLK POPtimers/piecounter/trigger
                  --------
                    8.473   (24.1% logic, 75.9% route), 3 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_500:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to     R5C14D.CLK clk_2M5
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.


Passed: The following path meets requirements by 371.991ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i0_i2  (from POPtimers/piecounter/trigger +)
   Destination:    FF         Data in        probe_output_57  (to clk_2M5 +)

   Delay:              16.851ns  (45.9% logic, 54.1% route), 13 logic levels.

 Constraint Details:

     16.851ns physical path delay POPtimers/piecounter/SLICE_178 to SLICE_500 meets
    394.737ns delay constraint less
      5.729ns skew and
      0.166ns DIN_SET requirement (totaling 388.842ns) by 371.991ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_178 to SLICE_500:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C11C.CLK to     R10C11C.Q0 POPtimers/piecounter/SLICE_178 (from POPtimers/piecounter/trigger)
ROUTE         8     3.307     R10C11C.Q0 to      R3C17B.A0 reveal_ist_27_N
C0TOFCO_DE  ---     1.023      R3C17B.A0 to     R3C17B.FCO POPtimers/SLICE_37
ROUTE         1     0.000     R3C17B.FCO to     R3C17C.FCI POPtimers/n9208
FCITOF0_DE  ---     0.585     R3C17C.FCI to      R3C17C.F0 POPtimers/SLICE_36
ROUTE         1     1.810      R3C17C.F0 to      R4C16C.A1 POPtimers/n3366
C1TOFCO_DE  ---     0.889      R4C16C.A1 to     R4C16C.FCO POPtimers/SLICE_44
ROUTE         1     0.000     R4C16C.FCO to     R4C16D.FCI POPtimers/n9201
FCITOF0_DE  ---     0.585     R4C16D.FCI to      R4C16D.F0 POPtimers/SLICE_43
ROUTE         1     1.420      R4C16D.F0 to      R4C14D.B0 POPtimers/n3329
C0TOFCO_DE  ---     1.023      R4C14D.B0 to     R4C14D.FCO POPtimers/SLICE_134
ROUTE         1     0.000     R4C14D.FCO to     R4C15A.FCI POPtimers/n9127
FCITOFCO_D  ---     0.162     R4C15A.FCI to     R4C15A.FCO POPtimers/SLICE_133
ROUTE         1     0.000     R4C15A.FCO to     R4C15B.FCI POPtimers/n9128
FCITOF0_DE  ---     0.585     R4C15B.FCI to      R4C15B.F0 POPtimers/SLICE_130
ROUTE         2     1.390      R4C15B.F0 to      R3C15B.A0 POPtimers/Endofprobepulse[10]
C0TOFCO_DE  ---     1.023      R3C15B.A0 to     R3C15B.FCO POPtimers/probe2/SLICE_157
ROUTE         1     0.000     R3C15B.FCO to     R3C15C.FCI POPtimers/probe2/n9098
FCITOFCO_D  ---     0.162     R3C15C.FCI to     R3C15C.FCO POPtimers/probe2/SLICE_156
ROUTE         1     0.000     R3C15C.FCO to     R3C15D.FCI POPtimers/probe2/n9099
FCITOFCO_D  ---     0.162     R3C15D.FCI to     R3C15D.FCO POPtimers/probe2/SLICE_155
ROUTE         1     0.000     R3C15D.FCO to     R3C16A.FCI POPtimers/probe2/n9100
FCITOF0_DE  ---     0.585     R3C16A.FCI to      R3C16A.F0 POPtimers/probe2/SLICE_154
ROUTE         1     1.193      R3C16A.F0 to      R5C14D.C0 n1259
CTOF_DEL    ---     0.495      R5C14D.C0 to      R5C14D.F0 SLICE_500
ROUTE         1     0.000      R5C14D.F0 to     R5C14D.DI0 probe_output_N_12 (to clk_2M5)
                  --------
                   16.851   (45.9% logic, 54.1% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/piecounter/SLICE_178:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to     R9C20A.CLK clk_2M5
REG_DEL     ---     0.452     R9C20A.CLK to      R9C20A.Q0 POPtimers/SLICE_167
ROUTE         1     1.705      R9C20A.Q0 to      R7C12C.C1 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C12C.C1 to      R7C12C.F1 SLICE_530
ROUTE         8     3.077      R7C12C.F1 to    R10C11C.CLK POPtimers/piecounter/trigger
                  --------
                    8.473   (24.1% logic, 75.9% route), 3 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_500:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to     R5C14D.CLK clk_2M5
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.


Passed: The following path meets requirements by 372.025ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i0_i4  (from POPtimers/piecounter/trigger +)
   Destination:    FF         Data in        probe_output_57  (to clk_2M5 +)

   Delay:              16.817ns  (45.0% logic, 55.0% route), 12 logic levels.

 Constraint Details:

     16.817ns physical path delay POPtimers/piecounter/SLICE_177 to SLICE_500 meets
    394.737ns delay constraint less
      5.729ns skew and
      0.166ns DIN_SET requirement (totaling 388.842ns) by 372.025ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_177 to SLICE_500:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C11D.CLK to     R10C11D.Q0 POPtimers/piecounter/SLICE_177 (from POPtimers/piecounter/trigger)
ROUTE         8     3.313     R10C11D.Q0 to      R3C17C.A0 reveal_ist_23_N
C0TOFCO_DE  ---     1.023      R3C17C.A0 to     R3C17C.FCO POPtimers/SLICE_36
ROUTE         1     0.000     R3C17C.FCO to     R3C17D.FCI POPtimers/n9209
FCITOF0_DE  ---     0.585     R3C17D.FCI to      R3C17D.F0 POPtimers/SLICE_35
ROUTE         1     1.932      R3C17D.F0 to      R4C16D.B1 POPtimers/n3364
C1TOFCO_DE  ---     0.889      R4C16D.B1 to     R4C16D.FCO POPtimers/SLICE_43
ROUTE         1     0.000     R4C16D.FCO to     R4C17A.FCI POPtimers/n9202
FCITOF0_DE  ---     0.585     R4C17A.FCI to      R4C17A.F0 POPtimers/SLICE_42
ROUTE         1     1.420      R4C17A.F0 to      R4C15A.B0 POPtimers/n3327
C0TOFCO_DE  ---     1.023      R4C15A.B0 to     R4C15A.FCO POPtimers/SLICE_133
ROUTE         1     0.000     R4C15A.FCO to     R4C15B.FCI POPtimers/n9128
FCITOF0_DE  ---     0.585     R4C15B.FCI to      R4C15B.F0 POPtimers/SLICE_130
ROUTE         2     1.390      R4C15B.F0 to      R3C15B.A0 POPtimers/Endofprobepulse[10]
C0TOFCO_DE  ---     1.023      R3C15B.A0 to     R3C15B.FCO POPtimers/probe2/SLICE_157
ROUTE         1     0.000     R3C15B.FCO to     R3C15C.FCI POPtimers/probe2/n9098
FCITOFCO_D  ---     0.162     R3C15C.FCI to     R3C15C.FCO POPtimers/probe2/SLICE_156
ROUTE         1     0.000     R3C15C.FCO to     R3C15D.FCI POPtimers/probe2/n9099
FCITOFCO_D  ---     0.162     R3C15D.FCI to     R3C15D.FCO POPtimers/probe2/SLICE_155
ROUTE         1     0.000     R3C15D.FCO to     R3C16A.FCI POPtimers/probe2/n9100
FCITOF0_DE  ---     0.585     R3C16A.FCI to      R3C16A.F0 POPtimers/probe2/SLICE_154
ROUTE         1     1.193      R3C16A.F0 to      R5C14D.C0 n1259
CTOF_DEL    ---     0.495      R5C14D.C0 to      R5C14D.F0 SLICE_500
ROUTE         1     0.000      R5C14D.F0 to     R5C14D.DI0 probe_output_N_12 (to clk_2M5)
                  --------
                   16.817   (45.0% logic, 55.0% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/piecounter/SLICE_177:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to     R9C20A.CLK clk_2M5
REG_DEL     ---     0.452     R9C20A.CLK to      R9C20A.Q0 POPtimers/SLICE_167
ROUTE         1     1.705      R9C20A.Q0 to      R7C12C.C1 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C12C.C1 to      R7C12C.F1 SLICE_530
ROUTE         8     3.077      R7C12C.F1 to    R10C11D.CLK POPtimers/piecounter/trigger
                  --------
                    8.473   (24.1% logic, 75.9% route), 3 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_500:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to     R5C14D.CLK clk_2M5
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.


Passed: The following path meets requirements by 372.027ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i0_i2  (from POPtimers/piecounter/trigger +)
   Destination:    FF         Data in        MW_output_58  (to clk_2M5 +)

   Delay:              16.815ns  (40.3% logic, 59.7% route), 13 logic levels.

 Constraint Details:

     16.815ns physical path delay POPtimers/piecounter/SLICE_178 to SLICE_262 meets
    394.737ns delay constraint less
      5.729ns skew and
      0.166ns DIN_SET requirement (totaling 388.842ns) by 372.027ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_178 to SLICE_262:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C11C.CLK to     R10C11C.Q0 POPtimers/piecounter/SLICE_178 (from POPtimers/piecounter/trigger)
ROUTE         8     4.558     R10C11C.Q0 to      R4C20B.A0 reveal_ist_27_N
C0TOFCO_DE  ---     1.023      R4C20B.A0 to     R4C20B.FCO POPtimers/SLICE_92
ROUTE         1     0.000     R4C20B.FCO to     R4C20C.FCI POPtimers/n9156
FCITOFCO_D  ---     0.162     R4C20C.FCI to     R4C20C.FCO POPtimers/SLICE_91
ROUTE         1     0.000     R4C20C.FCO to     R4C20D.FCI POPtimers/n9157
FCITOFCO_D  ---     0.162     R4C20D.FCI to     R4C20D.FCO POPtimers/SLICE_88
ROUTE         1     0.000     R4C20D.FCO to     R4C21A.FCI POPtimers/n9158
FCITOF0_DE  ---     0.585     R4C21A.FCI to      R4C21A.F0 POPtimers/SLICE_87
ROUTE         1     1.420      R4C21A.F0 to      R4C19A.B0 POPtimers/n9_adj_1242
C0TOFCO_DE  ---     1.023      R4C19A.B0 to     R4C19A.FCO POPtimers/SLICE_107
ROUTE         1     0.000     R4C19A.FCO to     R4C19B.FCI POPtimers/n9241
FCITOFCO_D  ---     0.162     R4C19B.FCI to     R4C19B.FCO POPtimers/SLICE_104
ROUTE         1     0.000     R4C19B.FCO to     R4C19C.FCI POPtimers/n9242
FCITOF0_DE  ---     0.585     R4C19C.FCI to      R4C19C.F0 POPtimers/SLICE_102
ROUTE         1     1.696      R4C19C.F0 to      R3C20C.A1 POPtimers/Endof2ndMWpulse[13]
C1TOFCO_DE  ---     0.889      R3C20C.A1 to     R3C20C.FCO POPtimers/MW4/SLICE_207
ROUTE         1     0.000     R3C20C.FCO to     R3C20D.FCI POPtimers/MW4/n9153
FCITOFCO_D  ---     0.162     R3C20D.FCI to     R3C20D.FCO POPtimers/MW4/SLICE_206
ROUTE         1     0.000     R3C20D.FCO to     R3C21A.FCI POPtimers/MW4/n9154
FCITOF0_DE  ---     0.585     R3C21A.FCI to      R3C21A.F0 POPtimers/MW4/SLICE_205
ROUTE         1     1.925      R3C21A.F0 to      R5C13C.A1 POPtimers/n1221
CTOF_DEL    ---     0.495      R5C13C.A1 to      R5C13C.F1 SLICE_262
ROUTE         1     0.436      R5C13C.F1 to      R5C13C.C0 POPtimers/MW_N_38
CTOF_DEL    ---     0.495      R5C13C.C0 to      R5C13C.F0 SLICE_262
ROUTE         1     0.000      R5C13C.F0 to     R5C13C.DI0 MW (to clk_2M5)
                  --------
                   16.815   (40.3% logic, 59.7% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/piecounter/SLICE_178:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to     R9C20A.CLK clk_2M5
REG_DEL     ---     0.452     R9C20A.CLK to      R9C20A.Q0 POPtimers/SLICE_167
ROUTE         1     1.705      R9C20A.Q0 to      R7C12C.C1 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C12C.C1 to      R7C12C.F1 SLICE_530
ROUTE         8     3.077      R7C12C.F1 to    R10C11C.CLK POPtimers/piecounter/trigger
                  --------
                    8.473   (24.1% logic, 75.9% route), 3 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_262:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to     R5C13C.CLK clk_2M5
                  --------
                    2.744   (39.8% logic, 60.2% route), 1 logic levels.

Report:   43.729MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "clk_debug_keep_keep_2" 38.000000 MHz ;
            958 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 16.471ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i3  (from clk_debug_keep_keep_2 +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_1/mask_reg[0][0]_64  (to clk_debug_keep_keep_2 +)

   Delay:               9.563ns  (30.6% logic, 69.4% route), 6 logic levels.

 Constraint Details:

      9.563ns physical path delay TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_658 to SLICE_627 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 26.034ns) by 16.471ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_658 to SLICE_627:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R10C8B.CLK to      R10C8B.Q1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_658 (from clk_debug_keep_keep_2)
ROUTE         3     0.985      R10C8B.Q1 to       R8C8C.D1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk[3]
CTOF_DEL    ---     0.495       R8C8C.D1 to       R8C8C.F1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_604
ROUTE         5     0.445       R8C8C.F1 to       R8C8C.C0 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n5380
CTOF_DEL    ---     0.495       R8C8C.C0 to       R8C8C.F0 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_604
ROUTE         1     1.173       R8C8C.F0 to       R4C8C.D1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n5
CTOF_DEL    ---     0.495       R4C8C.D1 to       R4C8C.F1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_566
ROUTE         9     0.780       R4C8C.F1 to       R4C8A.C0 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/n108
CTOF_DEL    ---     0.495       R4C8A.C0 to       R4C8A.F0 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_616
ROUTE         4     1.633       R4C8A.F0 to       R7C8D.C1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n10468
CTOF_DEL    ---     0.495       R7C8D.C1 to       R7C8D.F1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_652
ROUTE         1     1.620       R7C8D.F1 to      R5C12D.CE TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/clk[0]_N_keep_enable_36 (to clk_debug_keep_keep_2)
                  --------
                    9.563   (30.6% logic, 69.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_658:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     3.541        OSC.OSC to     R10C8B.CLK clk_debug_keep_keep_2
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_627:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     3.541        OSC.OSC to     R5C12D.CLK clk_debug_keep_keep_2
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 16.583ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i0_i14  (from POPtimers/piecounter/trigger +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/trace_din_d_i18  (to clk_debug_keep_keep_2 +)

   Delay:               4.453ns  (10.2% logic, 89.8% route), 1 logic levels.

 Constraint Details:

      4.453ns physical path delay POPtimers/piecounter/SLICE_172 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_568 meets
     26.316ns delay constraint less
      4.932ns skew and
      0.348ns M_SET requirement (totaling 21.036ns) by 16.583ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_172 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_568:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C13A.CLK to     R10C13A.Q0 POPtimers/piecounter/SLICE_172 (from POPtimers/piecounter/trigger)
ROUTE         8     4.001     R10C13A.Q0 to       R4C5A.M0 reveal_ist_3_N (to clk_debug_keep_keep_2)
                  --------
                    4.453   (10.2% logic, 89.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/piecounter/SLICE_172:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to     R9C20A.CLK clk_2M5
REG_DEL     ---     0.452     R9C20A.CLK to      R9C20A.Q0 POPtimers/SLICE_167
ROUTE         1     1.705      R9C20A.Q0 to      R7C12C.C1 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C12C.C1 to      R7C12C.F1 SLICE_530
ROUTE         8     3.077      R7C12C.F1 to    R10C13A.CLK POPtimers/piecounter/trigger
                  --------
                    8.473   (24.1% logic, 75.9% route), 3 logic levels.

      Destination Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_568:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     3.541        OSC.OSC to      R4C5A.CLK clk_debug_keep_keep_2
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 16.708ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i0_i0  (from POPtimers/piecounter/trigger +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/trace_din_d_i4  (to clk_debug_keep_keep_2 +)

   Delay:               4.328ns  (10.4% logic, 89.6% route), 1 logic levels.

 Constraint Details:

      4.328ns physical path delay POPtimers/piecounter/SLICE_179 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_582 meets
     26.316ns delay constraint less
      4.932ns skew and
      0.348ns M_SET requirement (totaling 21.036ns) by 16.708ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_179 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_582:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C11B.CLK to     R10C11B.Q0 POPtimers/piecounter/SLICE_179 (from POPtimers/piecounter/trigger)
ROUTE         8     3.876     R10C11B.Q0 to       R4C6C.M0 reveal_ist_31_N (to clk_debug_keep_keep_2)
                  --------
                    4.328   (10.4% logic, 89.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/piecounter/SLICE_179:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to     R9C20A.CLK clk_2M5
REG_DEL     ---     0.452     R9C20A.CLK to      R9C20A.Q0 POPtimers/SLICE_167
ROUTE         1     1.705      R9C20A.Q0 to      R7C12C.C1 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C12C.C1 to      R7C12C.F1 SLICE_530
ROUTE         8     3.077      R7C12C.F1 to    R10C11B.CLK POPtimers/piecounter/trigger
                  --------
                    8.473   (24.1% logic, 75.9% route), 3 logic levels.

      Destination Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_582:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     3.541        OSC.OSC to      R4C6C.CLK clk_debug_keep_keep_2
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 16.757ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/reg0_i0  (from clk_debug_keep_keep_2 +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/trig_cnt_942__i2  (to clk_debug_keep_keep_2 +)

   Delay:               9.393ns  (36.4% logic, 63.6% route), 7 logic levels.

 Constraint Details:

      9.393ns physical path delay TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/SLICE_572 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_434 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 26.150ns) by 16.757ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/SLICE_572 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_434:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R7C5C.CLK to       R7C5C.Q0 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/SLICE_572 (from clk_debug_keep_keep_2)
ROUTE         2     1.847       R7C5C.Q0 to       R9C6D.A1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/reg0[0]
CTOF_DEL    ---     0.495       R9C6D.A1 to       R9C6D.F1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_588
ROUTE         3     0.764       R9C6D.F1 to       R9C6A.C1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_det
CTOF_DEL    ---     0.495       R9C6A.C1 to       R9C6A.F1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_477
ROUTE         2     0.324       R9C6A.F1 to       R9C6B.D1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/trigger_reg_N_932
CTOF_DEL    ---     0.495       R9C6B.D1 to       R9C6B.F1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_434
ROUTE         4     0.340       R9C6B.F1 to       R9C6D.D0 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/n518
CTOF_DEL    ---     0.495       R9C6D.D0 to       R9C6D.F0 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_588
ROUTE         2     1.523       R9C6D.F0 to       R3C4D.A1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/n9259
CTOF_DEL    ---     0.495       R3C4D.A1 to       R3C4D.F1 SLICE_551
ROUTE         1     1.173       R3C4D.F1 to       R9C6B.D0 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/n9891
CTOF_DEL    ---     0.495       R9C6B.D0 to       R9C6B.F0 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_434
ROUTE         1     0.000       R9C6B.F0 to      R9C6B.DI0 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/n9480 (to clk_debug_keep_keep_2)
                  --------
                    9.393   (36.4% logic, 63.6% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/SLICE_572:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     3.541        OSC.OSC to      R7C5C.CLK clk_debug_keep_keep_2
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_434:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     3.541        OSC.OSC to      R9C6B.CLK clk_debug_keep_keep_2
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 17.000ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/piecounter/count_i0_i13  (from POPtimers/piecounter/trigger +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/trace_din_d_i17  (to clk_debug_keep_keep_2 +)

   Delay:               4.021ns  (11.2% logic, 88.8% route), 1 logic levels.

 Constraint Details:

      4.021ns physical path delay POPtimers/piecounter/SLICE_173 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_570 meets
     26.316ns delay constraint less
      4.947ns skew and
      0.348ns M_SET requirement (totaling 21.021ns) by 17.000ns

 Physical Path Details:

      Data path POPtimers/piecounter/SLICE_173 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_570:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R10C12D.CLK to     R10C12D.Q1 POPtimers/piecounter/SLICE_173 (from POPtimers/piecounter/trigger)
ROUTE         8     3.569     R10C12D.Q1 to       R7C8B.M1 reveal_ist_5_N (to clk_debug_keep_keep_2)
                  --------
                    4.021   (11.2% logic, 88.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to POPtimers/piecounter/SLICE_173:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     0.000        OSC.OSC to      LPLL.CLKI clk_debug_keep_keep_2
CLKI2OP_DE  ---     1.092      LPLL.CLKI to     LPLL.CLKOP clocks/PLL/PLLInst_0
ROUTE        38     1.652     LPLL.CLKOP to     R9C20A.CLK clk_2M5
REG_DEL     ---     0.452     R9C20A.CLK to      R9C20A.Q0 POPtimers/SLICE_167
ROUTE         1     1.705      R9C20A.Q0 to      R7C12C.C1 POPtimers/piecounter/clean_trigger/Q1
CTOF_DEL    ---     0.495      R7C12C.C1 to      R7C12C.F1 SLICE_530
ROUTE         8     3.092      R7C12C.F1 to    R10C12D.CLK POPtimers/piecounter/trigger
                  --------
                    8.488   (24.0% logic, 76.0% route), 3 logic levels.

      Destination Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_570:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     3.541        OSC.OSC to      R7C8B.CLK clk_debug_keep_keep_2
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 17.062ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/reg2[0]_56  (from clk_debug_keep_keep_2 +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/trig_cnt_942__i2  (to clk_debug_keep_keep_2 +)

   Delay:               9.088ns  (37.7% logic, 62.3% route), 7 logic levels.

 Constraint Details:

      9.088ns physical path delay TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_580 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_434 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 26.150ns) by 17.062ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_580 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_434:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R7C6D.CLK to       R7C6D.Q0 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_580 (from clk_debug_keep_keep_2)
ROUTE         2     1.542       R7C6D.Q0 to       R9C6D.B1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/reg2[0]
CTOF_DEL    ---     0.495       R9C6D.B1 to       R9C6D.F1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_588
ROUTE         3     0.764       R9C6D.F1 to       R9C6A.C1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_det
CTOF_DEL    ---     0.495       R9C6A.C1 to       R9C6A.F1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_477
ROUTE         2     0.324       R9C6A.F1 to       R9C6B.D1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/trigger_reg_N_932
CTOF_DEL    ---     0.495       R9C6B.D1 to       R9C6B.F1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_434
ROUTE         4     0.340       R9C6B.F1 to       R9C6D.D0 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/n518
CTOF_DEL    ---     0.495       R9C6D.D0 to       R9C6D.F0 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_588
ROUTE         2     1.523       R9C6D.F0 to       R3C4D.A1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/n9259
CTOF_DEL    ---     0.495       R3C4D.A1 to       R3C4D.F1 SLICE_551
ROUTE         1     1.173       R3C4D.F1 to       R9C6B.D0 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/n9891
CTOF_DEL    ---     0.495       R9C6B.D0 to       R9C6B.F0 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_434
ROUTE         1     0.000       R9C6B.F0 to      R9C6B.DI0 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/n9480 (to clk_debug_keep_keep_2)
                  --------
                    9.088   (37.7% logic, 62.3% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_580:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     3.541        OSC.OSC to      R7C6D.CLK clk_debug_keep_keep_2
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_434:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     3.541        OSC.OSC to      R9C6B.CLK clk_debug_keep_keep_2
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 17.062ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/post_trig_cntr_i0_i1  (from clk_debug_keep_keep_2 +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/post_trig_cntr_i0_i1  (to clk_debug_keep_keep_2 +)

   Delay:               9.088ns  (32.2% logic, 67.8% route), 6 logic levels.

 Constraint Details:

      9.088ns physical path delay TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/SLICE_371 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/SLICE_371 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 26.150ns) by 17.062ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/SLICE_371 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R9C3C.CLK to       R9C3C.Q1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/SLICE_371 (from clk_debug_keep_keep_2)
ROUTE         5     1.550       R9C3C.Q1 to      R10C4D.B1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/post_trig_cntr[1]
CTOF_DEL    ---     0.495      R10C4D.B1 to      R10C4D.F1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/SLICE_362
ROUTE         1     1.001      R10C4D.F1 to       R9C4B.B0 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/n6
CTOF_DEL    ---     0.495       R9C4B.B0 to       R9C4B.F0 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/SLICE_602
ROUTE        12     1.850       R9C4B.F0 to       R9C3A.B0 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/n9
CTOF_DEL    ---     0.495       R9C3A.B0 to       R9C3A.F0 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/SLICE_559
ROUTE         2     0.756       R9C3A.F0 to       R9C3D.C1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/n10473
CTOF_DEL    ---     0.495       R9C3D.C1 to       R9C3D.F1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/SLICE_600
ROUTE         1     1.004       R9C3D.F1 to       R9C3C.B1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/n10439
CTOF_DEL    ---     0.495       R9C3C.B1 to       R9C3C.F1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/SLICE_371
ROUTE         1     0.000       R9C3C.F1 to      R9C3C.DI1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/post_trig_cntr_4__N_1138[1] (to clk_debug_keep_keep_2)
                  --------
                    9.088   (32.2% logic, 67.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     3.541        OSC.OSC to      R9C3C.CLK clk_debug_keep_keep_2
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     3.541        OSC.OSC to      R9C3C.CLK clk_debug_keep_keep_2
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 17.092ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i3  (from clk_debug_keep_keep_2 +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/te_0/next_then_reg[0]_183  (to clk_debug_keep_keep_2 +)

   Delay:               8.942ns  (27.2% logic, 72.8% route), 5 logic levels.

 Constraint Details:

      8.942ns physical path delay TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_658 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/te_0/SLICE_8 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 26.034ns) by 17.092ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_658 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/te_0/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R10C8B.CLK to      R10C8B.Q1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_658 (from clk_debug_keep_keep_2)
ROUTE         3     0.985      R10C8B.Q1 to       R8C8C.D1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk[3]
CTOF_DEL    ---     0.495       R8C8C.D1 to       R8C8C.F1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_604
ROUTE         5     2.380       R8C8C.F1 to       R5C5B.D1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n5380
CTOF_DEL    ---     0.495       R5C5B.D1 to       R5C5B.F1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_578
ROUTE         4     1.112       R5C5B.F1 to       R7C5C.B1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/n4524
CTOF_DEL    ---     0.495       R7C5C.B1 to       R7C5C.F1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/SLICE_572
ROUTE         1     0.436       R7C5C.F1 to       R7C5C.C0 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/te_0/n10455
CTOF_DEL    ---     0.495       R7C5C.C0 to       R7C5C.F0 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/SLICE_572
ROUTE         1     1.597       R7C5C.F0 to       R2C5A.CE TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/te_0/next_then_reg_wen (to clk_debug_keep_keep_2)
                  --------
                    8.942   (27.2% logic, 72.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_658:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     3.541        OSC.OSC to     R10C8B.CLK clk_debug_keep_keep_2
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/te_0/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     3.541        OSC.OSC to      R2C5A.CLK clk_debug_keep_keep_2
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 17.107ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/post_trig_cntr_i0_i4  (from clk_debug_keep_keep_2 +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/post_trig_cntr_i0_i1  (to clk_debug_keep_keep_2 +)

   Delay:               9.043ns  (32.4% logic, 67.6% route), 6 logic levels.

 Constraint Details:

      9.043ns physical path delay TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/SLICE_373 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/SLICE_371 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 26.150ns) by 17.107ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/SLICE_373 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452      R9C4A.CLK to       R9C4A.Q0 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/SLICE_373 (from clk_debug_keep_keep_2)
ROUTE         2     1.505       R9C4A.Q0 to      R10C4D.A1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/post_trig_cntr[4]
CTOF_DEL    ---     0.495      R10C4D.A1 to      R10C4D.F1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/SLICE_362
ROUTE         1     1.001      R10C4D.F1 to       R9C4B.B0 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/n6
CTOF_DEL    ---     0.495       R9C4B.B0 to       R9C4B.F0 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/SLICE_602
ROUTE        12     1.850       R9C4B.F0 to       R9C3A.B0 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/n9
CTOF_DEL    ---     0.495       R9C3A.B0 to       R9C3A.F0 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/SLICE_559
ROUTE         2     0.756       R9C3A.F0 to       R9C3D.C1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/n10473
CTOF_DEL    ---     0.495       R9C3D.C1 to       R9C3D.F1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/SLICE_600
ROUTE         1     1.004       R9C3D.F1 to       R9C3C.B1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/n10439
CTOF_DEL    ---     0.495       R9C3C.B1 to       R9C3C.F1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/SLICE_371
ROUTE         1     0.000       R9C3C.F1 to      R9C3C.DI1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/post_trig_cntr_4__N_1138[1] (to clk_debug_keep_keep_2)
                  --------
                    9.043   (32.4% logic, 67.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/SLICE_373:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     3.541        OSC.OSC to      R9C4A.CLK clk_debug_keep_keep_2
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/SLICE_371:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     3.541        OSC.OSC to      R9C3C.CLK clk_debug_keep_keep_2
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 17.123ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i3  (from clk_debug_keep_keep_2 +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/trig_enbl_i0_i0  (to clk_debug_keep_keep_2 +)

   Delay:               8.911ns  (27.3% logic, 72.7% route), 5 logic levels.

 Constraint Details:

      8.911ns physical path delay TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_658 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_576 meets
     26.316ns delay constraint less
      0.000ns skew and
      0.282ns CE_SET requirement (totaling 26.034ns) by 17.123ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_658 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_576:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452     R10C8B.CLK to      R10C8B.Q1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_658 (from clk_debug_keep_keep_2)
ROUTE         3     0.985      R10C8B.Q1 to       R8C8C.D1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk[3]
CTOF_DEL    ---     0.495       R8C8C.D1 to       R8C8C.F1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_604
ROUTE         5     2.331       R8C8C.F1 to       R5C6A.B1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n5380
CTOF_DEL    ---     0.495       R5C6A.B1 to       R5C6A.F1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_571
ROUTE         5     1.322       R5C6A.F1 to       R5C4D.A0 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/n10491
CTOF_DEL    ---     0.495       R5C4D.A0 to       R5C4D.F0 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_590
ROUTE         2     0.445       R5C4D.F0 to       R5C4D.C1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/n10462
CTOF_DEL    ---     0.495       R5C4D.C1 to       R5C4D.F1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_590
ROUTE         2     1.396       R5C4D.F1 to       R4C6D.CE TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/clk[0]_N_keep_enable_73 (to clk_debug_keep_keep_2)
                  --------
                    8.911   (27.3% logic, 72.7% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_658:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     3.541        OSC.OSC to     R10C8B.CLK clk_debug_keep_keep_2
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_576:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     3.541        OSC.OSC to      R4C6D.CLK clk_debug_keep_keep_2
                  --------
                    3.541   (0.0% logic, 100.0% route), 0 logic levels.

Report:  101.574MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_2M5" 2.533333 MHz ;  |    2.533 MHz|   43.729 MHz|  13  
                                        |             |             |
FREQUENCY NET "clk_debug_keep_keep_2"   |             |             |
38.000000 MHz ;                         |   38.000 MHz|  101.574 MHz|   6  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 8 clocks:

Clock Domain: sampled_modebutton   Source: SLICE_506.Q0   Loads: 1
   No transfer within this clock domain is found

Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK   Loads: 137
   No transfer within this clock domain is found

Clock Domain: debounce_pulse   Source: slowclocks/SLICE_239.Q0   Loads: 7
   No transfer within this clock domain is found

Clock Domain: clocks/PLL/CLKFB_t   Source: clocks/PLL/PLLInst_0.CLKINTFB   Loads: 1
   No transfer within this clock domain is found

Clock Domain: clk_debug_keep_keep_2   Source: clocks/OSCinst0.OSC   Loads: 109
   Covered under: FREQUENCY NET "clk_debug_keep_keep_2" 38.000000 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK

   Clock Domain: debounce_pulse   Source: slowclocks/SLICE_239.Q0
      Covered under: FREQUENCY NET "clk_debug_keep_keep_2" 38.000000 MHz ;   Transfers: 4

   Clock Domain: POPtimers/piecounter/trigger   Source: SLICE_530.F1
      Covered under: FREQUENCY NET "clk_debug_keep_keep_2" 38.000000 MHz ;   Transfers: 16

Clock Domain: clk_2M5   Source: clocks/PLL/PLLInst_0.CLKOP   Loads: 38
   Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;

   Data transfers from:
   Clock Domain: sampled_modebutton   Source: SLICE_506.Q0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 2

   Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK

   Clock Domain: debounce_pulse   Source: slowclocks/SLICE_239.Q0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 5

   Clock Domain: POPtimers/piecounter/trigger   Source: SLICE_530.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 16

   Clock Domain: POPtimers/freepcounter/trigger   Source: SLICE_529.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 13

Clock Domain: POPtimers/piecounter/trigger   Source: SLICE_530.F1   Loads: 8
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/trigger   Source: SLICE_529.F0   Loads: 8
   No transfer within this clock domain is found


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 9205 paths, 3 nets, and 3977 connections (95.46% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454</big></U></B>
Sat Feb 26 21:05:30 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o POP_timer_POP_timers_AX2.twr -gui -msgset C:/Users/ShifT/GitHub/POP_timing_FPGA/promote.xml POP_timer_POP_timers_AX2.ncd POP_timer_POP_timers_AX2.prf 
Design file:     pop_timer_pop_timers_ax2.ncd
Preference file: pop_timer_pop_timers_ax2.prf
Device,speed:    LCMXO2-1200HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "clk_2M5" 2.533333 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>FREQUENCY NET "clk_debug_keep_keep_2" 38.000000 MHz (0 errors)</A></LI>            958 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "clk_2M5" 2.533333 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              POPtimers/freepcounter/clean_trigger/stage0_ff/Q_5  (from clk_2M5 +)
   Destination:    FF         Data in        POPtimers/freepcounter/clean_trigger/stage1_ff/Q_5  (to clk_2M5 +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay POPtimers/SLICE_263 to POPtimers/SLICE_181 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path POPtimers/SLICE_263 to POPtimers/SLICE_181:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C18B.CLK to      R2C18B.Q0 POPtimers/SLICE_263 (from clk_2M5)
ROUTE         2     0.154      R2C18B.Q0 to      R2C18A.M0 POPtimers/freepcounter/clean_trigger/Q0 (to clk_2M5)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to POPtimers/SLICE_263:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     0.595     LPLL.CLKOP to     R2C18B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to POPtimers/SLICE_181:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     0.595     LPLL.CLKOP to     R2C18A.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_934__i21  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_934__i21  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_232 to slowclocks/SLICE_232 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_232 to slowclocks/SLICE_232:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C15D.CLK to      R8C15D.Q0 slowclocks/SLICE_232 (from clk_2M5)
ROUTE         1     0.130      R8C15D.Q0 to      R8C15D.A0 slowclocks/n2
CTOF_DEL    ---     0.101      R8C15D.A0 to      R8C15D.F0 slowclocks/SLICE_232
ROUTE         1     0.000      R8C15D.F0 to     R8C15D.DI0 slowclocks/n99 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_232:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     0.595     LPLL.CLKOP to     R8C15D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_232:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     0.595     LPLL.CLKOP to     R8C15D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_934__i18  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_934__i18  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_234 to slowclocks/SLICE_234 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_234 to slowclocks/SLICE_234:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C15B.CLK to      R8C15B.Q1 slowclocks/SLICE_234 (from clk_2M5)
ROUTE         1     0.130      R8C15B.Q1 to      R8C15B.A1 slowclocks/n5
CTOF_DEL    ---     0.101      R8C15B.A1 to      R8C15B.F1 slowclocks/SLICE_234
ROUTE         1     0.000      R8C15B.F1 to     R8C15B.DI1 slowclocks/n102 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_234:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     0.595     LPLL.CLKOP to     R8C15B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_234:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     0.595     LPLL.CLKOP to     R8C15B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_934__i17  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_934__i17  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_234 to slowclocks/SLICE_234 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_234 to slowclocks/SLICE_234:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C15B.CLK to      R8C15B.Q0 slowclocks/SLICE_234 (from clk_2M5)
ROUTE         1     0.130      R8C15B.Q0 to      R8C15B.A0 slowclocks/n6
CTOF_DEL    ---     0.101      R8C15B.A0 to      R8C15B.F0 slowclocks/SLICE_234
ROUTE         1     0.000      R8C15B.F0 to     R8C15B.DI0 slowclocks/n103 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_234:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     0.595     LPLL.CLKOP to     R8C15B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_234:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     0.595     LPLL.CLKOP to     R8C15B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_934__i3  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_934__i3  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_241 to slowclocks/SLICE_241 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_241 to slowclocks/SLICE_241:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C13C.CLK to      R8C13C.Q0 slowclocks/SLICE_241 (from clk_2M5)
ROUTE         1     0.130      R8C13C.Q0 to      R8C13C.A0 slowclocks/n20
CTOF_DEL    ---     0.101      R8C13C.A0 to      R8C13C.F0 slowclocks/SLICE_241
ROUTE         1     0.000      R8C13C.F0 to     R8C13C.DI0 slowclocks/n117 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_241:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     0.595     LPLL.CLKOP to     R8C13C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_241:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     0.595     LPLL.CLKOP to     R8C13C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_934__i9  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_934__i9  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_238 to slowclocks/SLICE_238 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_238 to slowclocks/SLICE_238:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C14B.CLK to      R8C14B.Q0 slowclocks/SLICE_238 (from clk_2M5)
ROUTE         1     0.130      R8C14B.Q0 to      R8C14B.A0 slowclocks/n14
CTOF_DEL    ---     0.101      R8C14B.A0 to      R8C14B.F0 slowclocks/SLICE_238
ROUTE         1     0.000      R8C14B.F0 to     R8C14B.DI0 slowclocks/n111 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_238:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     0.595     LPLL.CLKOP to     R8C14B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_238:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     0.595     LPLL.CLKOP to     R8C14B.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_934__i13  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_934__i13  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_236 to slowclocks/SLICE_236 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_236 to slowclocks/SLICE_236:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C14D.CLK to      R8C14D.Q0 slowclocks/SLICE_236 (from clk_2M5)
ROUTE         1     0.130      R8C14D.Q0 to      R8C14D.A0 slowclocks/n10
CTOF_DEL    ---     0.101      R8C14D.A0 to      R8C14D.F0 slowclocks/SLICE_236
ROUTE         1     0.000      R8C14D.F0 to     R8C14D.DI0 slowclocks/n107 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_236:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     0.595     LPLL.CLKOP to     R8C14D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_236:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     0.595     LPLL.CLKOP to     R8C14D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_934__i5  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_934__i5  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_240 to slowclocks/SLICE_240 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_240 to slowclocks/SLICE_240:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C13D.CLK to      R8C13D.Q0 slowclocks/SLICE_240 (from clk_2M5)
ROUTE         1     0.130      R8C13D.Q0 to      R8C13D.A0 slowclocks/n18
CTOF_DEL    ---     0.101      R8C13D.A0 to      R8C13D.F0 slowclocks/SLICE_240
ROUTE         1     0.000      R8C13D.F0 to     R8C13D.DI0 slowclocks/n115 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_240:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     0.595     LPLL.CLKOP to     R8C13D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_240:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     0.595     LPLL.CLKOP to     R8C13D.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_934__i15  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_934__i15  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_235 to slowclocks/SLICE_235 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_235 to slowclocks/SLICE_235:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C15A.CLK to      R8C15A.Q0 slowclocks/SLICE_235 (from clk_2M5)
ROUTE         1     0.130      R8C15A.Q0 to      R8C15A.A0 slowclocks/n8
CTOF_DEL    ---     0.101      R8C15A.A0 to      R8C15A.F0 slowclocks/SLICE_235
ROUTE         1     0.000      R8C15A.F0 to     R8C15A.DI0 slowclocks/n105 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_235:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     0.595     LPLL.CLKOP to     R8C15A.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_235:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     0.595     LPLL.CLKOP to     R8C15A.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              slowclocks/count_934__i11  (from clk_2M5 +)
   Destination:    FF         Data in        slowclocks/count_934__i11  (to clk_2M5 +)

   Delay:               0.364ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.364ns physical path delay slowclocks/SLICE_237 to slowclocks/SLICE_237 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.377ns

 Physical Path Details:

      Data path slowclocks/SLICE_237 to slowclocks/SLICE_237:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R8C14C.CLK to      R8C14C.Q0 slowclocks/SLICE_237 (from clk_2M5)
ROUTE         1     0.130      R8C14C.Q0 to      R8C14C.A0 slowclocks/n12
CTOF_DEL    ---     0.101      R8C14C.A0 to      R8C14C.F0 slowclocks/SLICE_237
ROUTE         1     0.000      R8C14C.F0 to     R8C14C.DI0 slowclocks/n109 (to clk_2M5)
                  --------
                    0.364   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_237:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     0.595     LPLL.CLKOP to     R8C14C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/PLL/PLLInst_0 to slowclocks/SLICE_237:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        38     0.595     LPLL.CLKOP to     R8C14C.CLK clk_2M5
                  --------
                    0.595   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "clk_debug_keep_keep_2" 38.000000 MHz ;
            958 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.200ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/trace_din_d_i4  (from clk_debug_keep_keep_2 +)
   Destination:    PDPW8KC    Port           TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg2053220532/pmi_ram_dpXbnonesadr205322053211882ef7_0_0_1(ASIC)  (to clk_debug_keep_keep_2 +)

   Delay:               0.305ns  (43.6% logic, 56.4% route), 1 logic levels.

 Constraint Details:

      0.305ns physical path delay TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_582 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg2053220532/pmi_ram_dpXbnonesadr205322053211882ef7_0_0_1 meets
      0.051ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.105ns) by 0.200ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_582 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg2053220532/pmi_ram_dpXbnonesadr205322053211882ef7_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R4C6C.CLK to       R4C6C.Q0 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_582 (from clk_debug_keep_keep_2)
ROUTE         1     0.172       R4C6C.Q0 to   EBR_R6C4.DI4 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/trace_din_d[4] (to clk_debug_keep_keep_2)
                  --------
                    0.305   (43.6% logic, 56.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_582:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.216        OSC.OSC to      R4C6C.CLK clk_debug_keep_keep_2
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg2053220532/pmi_ram_dpXbnonesadr205322053211882ef7_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.270        OSC.OSC to  EBR_R6C4.CLKW clk_debug_keep_keep_2
                  --------
                    1.270   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.224ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/tm_wr_addr_cntr_939__i0  (from clk_debug_keep_keep_2 +)
   Destination:    PDPW8KC    Port           TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg2053220532/pmi_ram_dpXbnonesadr205322053211882ef7_0_1_0(ASIC)  (to clk_debug_keep_keep_2 +)

   Delay:               0.329ns  (40.4% logic, 59.6% route), 1 logic levels.

 Constraint Details:

      0.329ns physical path delay TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/SLICE_385 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg2053220532/pmi_ram_dpXbnonesadr205322053211882ef7_0_1_0 meets
      0.052ns ADDR_HLD and
      0.000ns delay constraint less
     -0.053ns skew requirement (totaling 0.105ns) by 0.224ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/SLICE_385 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg2053220532/pmi_ram_dpXbnonesadr205322053211882ef7_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R7C3B.CLK to       R7C3B.Q0 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/SLICE_385 (from clk_debug_keep_keep_2)
ROUTE         8     0.196       R7C3B.Q0 to  EBR_R6C1.ADW0 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/tm_wr_addr_cntr[0] (to clk_debug_keep_keep_2)
                  --------
                    0.329   (40.4% logic, 59.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/SLICE_385:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.216        OSC.OSC to      R7C3B.CLK clk_debug_keep_keep_2
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg2053220532/pmi_ram_dpXbnonesadr205322053211882ef7_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.269        OSC.OSC to  EBR_R6C1.CLKW clk_debug_keep_keep_2
                  --------
                    1.269   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.224ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/tm_wr_addr_cntr_939__i1  (from clk_debug_keep_keep_2 +)
   Destination:    PDPW8KC    Port           TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg2053220532/pmi_ram_dpXbnonesadr205322053211882ef7_0_1_0(ASIC)  (to clk_debug_keep_keep_2 +)

   Delay:               0.329ns  (40.4% logic, 59.6% route), 1 logic levels.

 Constraint Details:

      0.329ns physical path delay TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/SLICE_385 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg2053220532/pmi_ram_dpXbnonesadr205322053211882ef7_0_1_0 meets
      0.052ns ADDR_HLD and
      0.000ns delay constraint less
     -0.053ns skew requirement (totaling 0.105ns) by 0.224ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/SLICE_385 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg2053220532/pmi_ram_dpXbnonesadr205322053211882ef7_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R7C3B.CLK to       R7C3B.Q1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/SLICE_385 (from clk_debug_keep_keep_2)
ROUTE         7     0.196       R7C3B.Q1 to  EBR_R6C1.ADW1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/tm_wr_addr_cntr[1] (to clk_debug_keep_keep_2)
                  --------
                    0.329   (40.4% logic, 59.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/SLICE_385:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.216        OSC.OSC to      R7C3B.CLK clk_debug_keep_keep_2
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg2053220532/pmi_ram_dpXbnonesadr205322053211882ef7_0_1_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.269        OSC.OSC to  EBR_R6C1.CLKW clk_debug_keep_keep_2
                  --------
                    1.269   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.275ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/trace_din_d_i12  (from clk_debug_keep_keep_2 +)
   Destination:    PDPW8KC    Port           TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg2053220532/pmi_ram_dpXbnonesadr205322053211882ef7_0_0_1(ASIC)  (to clk_debug_keep_keep_2 +)

   Delay:               0.340ns  (39.1% logic, 60.9% route), 1 logic levels.

 Constraint Details:

      0.340ns physical path delay TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_571 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg2053220532/pmi_ram_dpXbnonesadr205322053211882ef7_0_0_1 meets
      0.011ns DATA_HLD and
      0.000ns delay constraint less
     -0.054ns skew requirement (totaling 0.065ns) by 0.275ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_571 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg2053220532/pmi_ram_dpXbnonesadr205322053211882ef7_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R5C6A.CLK to       R5C6A.Q0 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_571 (from clk_debug_keep_keep_2)
ROUTE         1     0.207       R5C6A.Q0 to  EBR_R6C4.DI12 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/trace_din_d[12] (to clk_debug_keep_keep_2)
                  --------
                    0.340   (39.1% logic, 60.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/SLICE_571:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.216        OSC.OSC to      R5C6A.CLK clk_debug_keep_keep_2
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg2053220532/pmi_ram_dpXbnonesadr205322053211882ef7_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.270        OSC.OSC to  EBR_R6C4.CLKW clk_debug_keep_keep_2
                  --------
                    1.270   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i0  (from clk_debug_keep_keep_2 +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i1  (to clk_debug_keep_keep_2 +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_305 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_305 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_305 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_305:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R10C9A.CLK to      R10C9A.Q0 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_305 (from clk_debug_keep_keep_2)
ROUTE         1     0.152      R10C9A.Q0 to      R10C9A.M1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk[0] (to clk_debug_keep_keep_2)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_305:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.216        OSC.OSC to     R10C9A.CLK clk_debug_keep_keep_2
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_305:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.216        OSC.OSC to     R10C9A.CLK clk_debug_keep_keep_2
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/capture_reclk_i0  (from clk_debug_keep_keep_2 +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/capture_reclk_i1  (to clk_debug_keep_keep_2 +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_296 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_296 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_296 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_296:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133      R8C9D.CLK to       R8C9D.Q0 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_296 (from clk_debug_keep_keep_2)
ROUTE         1     0.152       R8C9D.Q0 to       R8C9D.M1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/capture_reclk[0] (to clk_debug_keep_keep_2)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_296:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.216        OSC.OSC to      R8C9D.CLK clk_debug_keep_keep_2
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/OSCinst0 to TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/SLICE_296:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.216        OSC.OSC to      R8C9D.CLK clk_debug_keep_keep_2
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_0/input_a_d1[0]_59  (from clk_debug_keep_keep_2 +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_0/input_a_d2[0]_60  (to clk_debug_keep_keep_2 +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_223 to SLICE_223 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_223 to SLICE_223:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C13A.CLK to      R2C13A.Q0 SLICE_223 (from clk_debug_keep_keep_2)
ROUTE         5     0.154      R2C13A.Q0 to      R2C13A.M1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_0/input_a_d1[0] (to clk_debug_keep_keep_2)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to SLICE_223:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.216        OSC.OSC to     R2C13A.CLK clk_debug_keep_keep_2
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_223:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.216        OSC.OSC to     R2C13A.CLK clk_debug_keep_keep_2
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_3/input_a_d1[0]_59  (from clk_debug_keep_keep_2 +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_3/input_a_d2[0]_60  (to clk_debug_keep_keep_2 +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_228 to SLICE_228 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_228 to SLICE_228:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C11D.CLK to      R2C11D.Q0 SLICE_228 (from clk_debug_keep_keep_2)
ROUTE         5     0.154      R2C11D.Q0 to      R2C11D.M1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_3/input_a_d1[0] (to clk_debug_keep_keep_2)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to SLICE_228:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.216        OSC.OSC to     R2C11D.CLK clk_debug_keep_keep_2
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_228:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.216        OSC.OSC to     R2C11D.CLK clk_debug_keep_keep_2
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_2/input_a_d1[0]_59  (from clk_debug_keep_keep_2 +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_2/input_a_d2[0]_60  (to clk_debug_keep_keep_2 +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_229 to SLICE_229 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_229 to SLICE_229:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C11C.CLK to      R2C11C.Q0 SLICE_229 (from clk_debug_keep_keep_2)
ROUTE         5     0.154      R2C11C.Q0 to      R2C11C.M1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_2/input_a_d1[0] (to clk_debug_keep_keep_2)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to SLICE_229:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.216        OSC.OSC to     R2C11C.CLK clk_debug_keep_keep_2
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_229:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.216        OSC.OSC to     R2C11C.CLK clk_debug_keep_keep_2
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_1/input_a_d1[0]_59  (from clk_debug_keep_keep_2 +)
   Destination:    FF         Data in        TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_1/input_a_d2[0]_60  (to clk_debug_keep_keep_2 +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_230 to SLICE_230 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_230 to SLICE_230:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C11B.CLK to      R2C11B.Q0 SLICE_230 (from clk_debug_keep_keep_2)
ROUTE         5     0.154      R2C11B.Q0 to      R2C11B.M1 TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tu_1/input_a_d1[0] (to clk_debug_keep_keep_2)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clocks/OSCinst0 to SLICE_230:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.216        OSC.OSC to     R2C11B.CLK clk_debug_keep_keep_2
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clocks/OSCinst0 to SLICE_230:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       109     1.216        OSC.OSC to     R2C11B.CLK clk_debug_keep_keep_2
                  --------
                    1.216   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_2M5" 2.533333 MHz ;  |     0.000 ns|     0.306 ns|   1  
                                        |             |             |
FREQUENCY NET "clk_debug_keep_keep_2"   |             |             |
38.000000 MHz ;                         |     0.000 ns|     0.200 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 8 clocks:

Clock Domain: sampled_modebutton   Source: SLICE_506.Q0   Loads: 1
   No transfer within this clock domain is found

Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK   Loads: 137
   No transfer within this clock domain is found

Clock Domain: debounce_pulse   Source: slowclocks/SLICE_239.Q0   Loads: 7
   No transfer within this clock domain is found

Clock Domain: clocks/PLL/CLKFB_t   Source: clocks/PLL/PLLInst_0.CLKINTFB   Loads: 1
   No transfer within this clock domain is found

Clock Domain: clk_debug_keep_keep_2   Source: clocks/OSCinst0.OSC   Loads: 109
   Covered under: FREQUENCY NET "clk_debug_keep_keep_2" 38.000000 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK

   Clock Domain: debounce_pulse   Source: slowclocks/SLICE_239.Q0
      Covered under: FREQUENCY NET "clk_debug_keep_keep_2" 38.000000 MHz ;   Transfers: 4

   Clock Domain: POPtimers/piecounter/trigger   Source: SLICE_530.F1
      Covered under: FREQUENCY NET "clk_debug_keep_keep_2" 38.000000 MHz ;   Transfers: 16

Clock Domain: clk_2M5   Source: clocks/PLL/PLLInst_0.CLKOP   Loads: 38
   Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;

   Data transfers from:
   Clock Domain: sampled_modebutton   Source: SLICE_506.Q0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 2

   Clock Domain: jtaghub16_jtck   Source: xo2chub/genblk7.jtagf_u.JTCK

   Clock Domain: debounce_pulse   Source: slowclocks/SLICE_239.Q0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 5

   Clock Domain: POPtimers/piecounter/trigger   Source: SLICE_530.F1
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 16

   Clock Domain: POPtimers/freepcounter/trigger   Source: SLICE_529.F0
      Covered under: FREQUENCY NET "clk_2M5" 2.533333 MHz ;   Transfers: 13

Clock Domain: POPtimers/piecounter/trigger   Source: SLICE_530.F1   Loads: 8
   No transfer within this clock domain is found

Clock Domain: POPtimers/freepcounter/trigger   Source: SLICE_529.F0   Loads: 8
   No transfer within this clock domain is found


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 9096 paths, 3 nets, and 3977 connections (95.46% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
