{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1649784249423 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1649784249426 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 12 20:24:09 2022 " "Processing started: Tue Apr 12 20:24:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1649784249426 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1649784249426 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AUEB_PROCESSOR -c AUEB_PROCESSOR " "Command: quartus_map --read_settings_files=on --write_settings_files=off AUEB_PROCESSOR -c AUEB_PROCESSOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1649784249427 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1649784249714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/SUB_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/SUB_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUB_16bit-Sub16BitLogic " "Found design unit 1: SUB_16bit-Sub16BitLogic" {  } { { "ALU/SUB_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/SUB_16bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649784250238 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUB_16bit " "Found entity 1: SUB_16bit" {  } { { "ALU/SUB_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/SUB_16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649784250238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649784250238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/SUB_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/SUB_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUB_1bit-Sub1BitLogic " "Found design unit 1: SUB_1bit-Sub1BitLogic" {  } { { "ALU/SUB_1bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/SUB_1bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649784250239 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUB_1bit " "Found entity 1: SUB_1bit" {  } { { "ALU/SUB_1bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/SUB_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649784250239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649784250239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/OR_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/OR_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_gate-OrGateLogic " "Found design unit 1: OR_gate-OrGateLogic" {  } { { "ALU/OR_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/OR_gate.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649784250244 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_gate " "Found entity 1: OR_gate" {  } { { "ALU/OR_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/OR_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649784250244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649784250244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/NOT_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/NOT_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOT_gate-NotGateLogic " "Found design unit 1: NOT_gate-NotGateLogic" {  } { { "ALU/NOT_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/NOT_gate.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649784250245 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOT_gate " "Found entity 1: NOT_gate" {  } { { "ALU/NOT_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/NOT_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649784250245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649784250245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/FULL_ADDER_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/FULL_ADDER_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FULL_ADDER_16bit-FullAdder16BitLogic " "Found design unit 1: FULL_ADDER_16bit-FullAdder16BitLogic" {  } { { "ALU/FULL_ADDER_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/FULL_ADDER_16bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649784250247 ""} { "Info" "ISGN_ENTITY_NAME" "1 FULL_ADDER_16bit " "Found entity 1: FULL_ADDER_16bit" {  } { { "ALU/FULL_ADDER_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/FULL_ADDER_16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649784250247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649784250247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/FULL_ADDER_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/FULL_ADDER_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FULL_ADDER_1bit-FullAdder1BitLogic " "Found design unit 1: FULL_ADDER_1bit-FullAdder1BitLogic" {  } { { "ALU/FULL_ADDER_1bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/FULL_ADDER_1bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649784250248 ""} { "Info" "ISGN_ENTITY_NAME" "1 FULL_ADDER_1bit " "Found entity 1: FULL_ADDER_1bit" {  } { { "ALU/FULL_ADDER_1bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/FULL_ADDER_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649784250248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649784250248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/AND_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/AND_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_gate-AndGateLogic " "Found design unit 1: AND_gate-AndGateLogic" {  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649784250248 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_gate " "Found entity 1: AND_gate" {  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649784250248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649784250248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/ALU_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/ALU_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_16bit-ALULogic " "Found design unit 1: ALU_16bit-ALULogic" {  } { { "ALU/ALU_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/ALU_16bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649784250250 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_16bit " "Found entity 1: ALU_16bit" {  } { { "ALU/ALU_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/ALU_16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649784250250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649784250250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/XOR_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/XOR_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR_gate-XorGateLogic " "Found design unit 1: XOR_gate-XorGateLogic" {  } { { "ALU/XOR_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/XOR_gate.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649784250251 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR_gate " "Found entity 1: XOR_gate" {  } { { "ALU/XOR_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/XOR_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649784250251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649784250251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AUEB_PROCESSOR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file AUEB_PROCESSOR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AUEB_PROCESSOR-ProcessorLogic " "Found design unit 1: AUEB_PROCESSOR-ProcessorLogic" {  } { { "AUEB_PROCESSOR.vhd" "" { Text "/home/niemand/altera/aueb_processor/AUEB_PROCESSOR.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649784250252 ""} { "Info" "ISGN_ENTITY_NAME" "1 AUEB_PROCESSOR " "Found entity 1: AUEB_PROCESSOR" {  } { { "AUEB_PROCESSOR.vhd" "" { Text "/home/niemand/altera/aueb_processor/AUEB_PROCESSOR.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649784250252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649784250252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/GEQ_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/GEQ_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GEQ_16bit-Geq16BitLogic " "Found design unit 1: GEQ_16bit-Geq16BitLogic" {  } { { "ALU/GEQ_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/GEQ_16bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649784250253 ""} { "Info" "ISGN_ENTITY_NAME" "1 GEQ_16bit " "Found entity 1: GEQ_16bit" {  } { { "ALU/GEQ_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/GEQ_16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649784250253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649784250253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/GEQZ_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/GEQZ_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GEQZ_16bit-GeqZ16BitLogic " "Found design unit 1: GEQZ_16bit-GeqZ16BitLogic" {  } { { "ALU/GEQZ_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/GEQZ_16bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649784250254 ""} { "Info" "ISGN_ENTITY_NAME" "1 GEQZ_16bit " "Found entity 1: GEQZ_16bit" {  } { { "ALU/GEQZ_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/GEQZ_16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649784250254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649784250254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/OR_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/OR_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_16bit-Or16BitLogic " "Found design unit 1: OR_16bit-Or16BitLogic" {  } { { "ALU/OR_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/OR_16bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649784250255 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_16bit " "Found entity 1: OR_16bit" {  } { { "ALU/OR_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/OR_16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649784250255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649784250255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/AND_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/AND_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_16bit-And16BitLogic " "Found design unit 1: AND_16bit-And16BitLogic" {  } { { "ALU/AND_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_16bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649784250256 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_16bit " "Found entity 1: AND_16bit" {  } { { "ALU/AND_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649784250256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649784250256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/COMPLEMENT_GETTER_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/COMPLEMENT_GETTER_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMPLEMENT_GETTER_16bit-ComplementGetter16BitLogic " "Found design unit 1: COMPLEMENT_GETTER_16bit-ComplementGetter16BitLogic" {  } { { "ALU/COMPLEMENT_GETTER_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/COMPLEMENT_GETTER_16bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649784250257 ""} { "Info" "ISGN_ENTITY_NAME" "1 COMPLEMENT_GETTER_16bit " "Found entity 1: COMPLEMENT_GETTER_16bit" {  } { { "ALU/COMPLEMENT_GETTER_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/COMPLEMENT_GETTER_16bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649784250257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649784250257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/MULT_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/MULT_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MULT_1bit-Mult1BitLogic " "Found design unit 1: MULT_1bit-Mult1BitLogic" {  } { { "ALU/MULT_1bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/MULT_1bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649784250258 ""} { "Info" "ISGN_ENTITY_NAME" "1 MULT_1bit " "Found entity 1: MULT_1bit" {  } { { "ALU/MULT_1bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/MULT_1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649784250258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649784250258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/NOT_FULL_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/NOT_FULL_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOT_FULL_16bit-NotFull16BitLogic " "Found design unit 1: NOT_FULL_16bit-NotFull16BitLogic" {  } { { "ALU/NOT_FULL_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/NOT_FULL_16bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649784250258 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOT_FULL_16bit " "Found entity 1: NOT_FULL_16bit" {  } { { "ALU/NOT_FULL_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/NOT_FULL_16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649784250258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649784250258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/MULT_3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/MULT_3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MULT_3bit-Mult3BitLogic " "Found design unit 1: MULT_3bit-Mult3BitLogic" {  } { { "ALU/MULT_3bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/MULT_3bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649784250259 ""} { "Info" "ISGN_ENTITY_NAME" "1 MULT_3bit " "Found entity 1: MULT_3bit" {  } { { "ALU/MULT_3bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/MULT_3bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649784250259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649784250259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/NOT_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/NOT_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOT_16bit-Not16BitLogic " "Found design unit 1: NOT_16bit-Not16BitLogic" {  } { { "ALU/NOT_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/NOT_16bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649784250260 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOT_16bit " "Found entity 1: NOT_16bit" {  } { { "ALU/NOT_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/NOT_16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649784250260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649784250260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/REGISTER/SR_LATCH.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/REGISTER/SR_LATCH.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SR_LATCH-SRLatchLogic " "Found design unit 1: SR_LATCH-SRLatchLogic" {  } { { "ALU/REGISTER/SR_LATCH.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/SR_LATCH.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649784250261 ""} { "Info" "ISGN_ENTITY_NAME" "1 SR_LATCH " "Found entity 1: SR_LATCH" {  } { { "ALU/REGISTER/SR_LATCH.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/SR_LATCH.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649784250261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649784250261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/REGISTER/FLIP_FLOP_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/REGISTER/FLIP_FLOP_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FLIP_FLOP_1bit-FlipFlop1BitLogic " "Found design unit 1: FLIP_FLOP_1bit-FlipFlop1BitLogic" {  } { { "ALU/REGISTER/FLIP_FLOP_1bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_1bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649784250262 ""} { "Info" "ISGN_ENTITY_NAME" "1 FLIP_FLOP_1bit " "Found entity 1: FLIP_FLOP_1bit" {  } { { "ALU/REGISTER/FLIP_FLOP_1bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649784250262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649784250262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/REGISTER/REG.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/REGISTER/REG.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-RegLogic " "Found design unit 1: reg-RegLogic" {  } { { "ALU/REGISTER/REG.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/REG.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649784250263 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "ALU/REGISTER/REG.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/REG.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649784250263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649784250263 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "REG " "Elaborating entity \"REG\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1649784250337 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flip_flop_not REG.vhd(17) " "Verilog HDL or VHDL warning at REG.vhd(17): object \"flip_flop_not\" assigned a value but never read" {  } { { "ALU/REGISTER/REG.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/REG.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1649784250341 "|REG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FLIP_FLOP_1bit FLIP_FLOP_1bit:\\flip_flops_loop:15:REG0 " "Elaborating entity \"FLIP_FLOP_1bit\" for hierarchy \"FLIP_FLOP_1bit:\\flip_flops_loop:15:REG0\"" {  } { { "ALU/REGISTER/REG.vhd" "\\flip_flops_loop:15:REG0" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/REG.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649784250347 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "first_latch FLIP_FLOP_1bit.vhd(20) " "Verilog HDL or VHDL warning at FLIP_FLOP_1bit.vhd(20): object \"first_latch\" assigned a value but never read" {  } { { "ALU/REGISTER/FLIP_FLOP_1bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_1bit.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1649784250348 "|FLIP_FLOP_1bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_gate FLIP_FLOP_1bit:\\flip_flops_loop:15:REG0\|AND_gate:FF10 " "Elaborating entity \"AND_gate\" for hierarchy \"FLIP_FLOP_1bit:\\flip_flops_loop:15:REG0\|AND_gate:FF10\"" {  } { { "ALU/REGISTER/FLIP_FLOP_1bit.vhd" "FF10" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_1bit.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649784250349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SR_LATCH FLIP_FLOP_1bit:\\flip_flops_loop:15:REG0\|SR_LATCH:FF11 " "Elaborating entity \"SR_LATCH\" for hierarchy \"FLIP_FLOP_1bit:\\flip_flops_loop:15:REG0\|SR_LATCH:FF11\"" {  } { { "ALU/REGISTER/FLIP_FLOP_1bit.vhd" "FF11" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_1bit.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649784250351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOT_gate FLIP_FLOP_1bit:\\flip_flops_loop:15:REG0\|SR_LATCH:FF11\|NOT_gate:SR1 " "Elaborating entity \"NOT_gate\" for hierarchy \"FLIP_FLOP_1bit:\\flip_flops_loop:15:REG0\|SR_LATCH:FF11\|NOT_gate:SR1\"" {  } { { "ALU/REGISTER/SR_LATCH.vhd" "SR1" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/SR_LATCH.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1649784250355 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1649784251423 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784251423 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "83 " "Implemented 83 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1649784251519 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1649784251519 ""} { "Info" "ICUT_CUT_TM_LCELLS" "49 " "Implemented 49 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1649784251519 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1649784251519 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "645 " "Peak virtual memory: 645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1649784251535 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 12 20:24:11 2022 " "Processing ended: Tue Apr 12 20:24:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1649784251535 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1649784251535 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1649784251535 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1649784251535 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1649784254020 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1649784254021 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 12 20:24:13 2022 " "Processing started: Tue Apr 12 20:24:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1649784254021 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1649784254021 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off AUEB_PROCESSOR -c AUEB_PROCESSOR " "Command: quartus_fit --read_settings_files=off --write_settings_files=off AUEB_PROCESSOR -c AUEB_PROCESSOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1649784254022 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1649784254052 ""}
{ "Info" "0" "" "Project  = AUEB_PROCESSOR" {  } {  } 0 0 "Project  = AUEB_PROCESSOR" 0 0 "Fitter" 0 0 1649784254053 ""}
{ "Info" "0" "" "Revision = AUEB_PROCESSOR" {  } {  } 0 0 "Revision = AUEB_PROCESSOR" 0 0 "Fitter" 0 0 1649784254053 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1649784254174 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "AUEB_PROCESSOR EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"AUEB_PROCESSOR\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1649784254185 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1649784254249 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1649784254249 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1649784254579 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1649784254598 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1649784255174 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1649784255174 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1649784255174 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 444 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1649784255187 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 445 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1649784255187 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 446 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1649784255187 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1649784255187 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "34 34 " "No exact pin location assignment(s) for 34 pins of 34 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[0\] " "Pin out1\[0\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { out1[0] } } } { "ALU/REGISTER/REG.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/REG.vhd" 7 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { out1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 309 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649784255266 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[1\] " "Pin out1\[1\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { out1[1] } } } { "ALU/REGISTER/REG.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/REG.vhd" 7 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { out1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 310 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649784255266 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[2\] " "Pin out1\[2\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { out1[2] } } } { "ALU/REGISTER/REG.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/REG.vhd" 7 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { out1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 311 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649784255266 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[3\] " "Pin out1\[3\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { out1[3] } } } { "ALU/REGISTER/REG.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/REG.vhd" 7 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { out1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 312 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649784255266 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[4\] " "Pin out1\[4\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { out1[4] } } } { "ALU/REGISTER/REG.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/REG.vhd" 7 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { out1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 313 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649784255266 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[5\] " "Pin out1\[5\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { out1[5] } } } { "ALU/REGISTER/REG.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/REG.vhd" 7 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { out1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 314 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649784255266 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[6\] " "Pin out1\[6\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { out1[6] } } } { "ALU/REGISTER/REG.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/REG.vhd" 7 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { out1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 315 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649784255266 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[7\] " "Pin out1\[7\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { out1[7] } } } { "ALU/REGISTER/REG.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/REG.vhd" 7 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { out1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 316 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649784255266 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[8\] " "Pin out1\[8\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { out1[8] } } } { "ALU/REGISTER/REG.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/REG.vhd" 7 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { out1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 317 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649784255266 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[9\] " "Pin out1\[9\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { out1[9] } } } { "ALU/REGISTER/REG.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/REG.vhd" 7 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { out1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 318 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649784255266 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[10\] " "Pin out1\[10\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { out1[10] } } } { "ALU/REGISTER/REG.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/REG.vhd" 7 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { out1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 319 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649784255266 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[11\] " "Pin out1\[11\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { out1[11] } } } { "ALU/REGISTER/REG.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/REG.vhd" 7 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { out1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 320 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649784255266 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[12\] " "Pin out1\[12\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { out1[12] } } } { "ALU/REGISTER/REG.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/REG.vhd" 7 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { out1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 321 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649784255266 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[13\] " "Pin out1\[13\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { out1[13] } } } { "ALU/REGISTER/REG.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/REG.vhd" 7 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { out1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 322 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649784255266 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[14\] " "Pin out1\[14\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { out1[14] } } } { "ALU/REGISTER/REG.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/REG.vhd" 7 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { out1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 323 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649784255266 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[15\] " "Pin out1\[15\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { out1[15] } } } { "ALU/REGISTER/REG.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/REG.vhd" 7 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { out1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 324 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649784255266 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { clock } } } { "ALU/REGISTER/REG.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/REG.vhd" 6 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 325 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649784255266 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enable " "Pin enable not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { enable } } } { "ALU/REGISTER/REG.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/REG.vhd" 6 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 326 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649784255266 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[0\] " "Pin d\[0\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { d[0] } } } { "ALU/REGISTER/REG.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/REG.vhd" 5 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { d[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 293 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649784255266 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[1\] " "Pin d\[1\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { d[1] } } } { "ALU/REGISTER/REG.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/REG.vhd" 5 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { d[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 294 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649784255266 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[2\] " "Pin d\[2\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { d[2] } } } { "ALU/REGISTER/REG.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/REG.vhd" 5 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { d[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 295 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649784255266 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[3\] " "Pin d\[3\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { d[3] } } } { "ALU/REGISTER/REG.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/REG.vhd" 5 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { d[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 296 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649784255266 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[4\] " "Pin d\[4\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { d[4] } } } { "ALU/REGISTER/REG.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/REG.vhd" 5 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { d[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 297 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649784255266 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[5\] " "Pin d\[5\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { d[5] } } } { "ALU/REGISTER/REG.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/REG.vhd" 5 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { d[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 298 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649784255266 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[6\] " "Pin d\[6\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { d[6] } } } { "ALU/REGISTER/REG.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/REG.vhd" 5 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { d[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 299 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649784255266 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[7\] " "Pin d\[7\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { d[7] } } } { "ALU/REGISTER/REG.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/REG.vhd" 5 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { d[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 300 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649784255266 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[8\] " "Pin d\[8\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { d[8] } } } { "ALU/REGISTER/REG.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/REG.vhd" 5 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { d[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 301 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649784255266 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[9\] " "Pin d\[9\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { d[9] } } } { "ALU/REGISTER/REG.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/REG.vhd" 5 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { d[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 302 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649784255266 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[10\] " "Pin d\[10\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { d[10] } } } { "ALU/REGISTER/REG.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/REG.vhd" 5 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { d[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 303 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649784255266 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[11\] " "Pin d\[11\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { d[11] } } } { "ALU/REGISTER/REG.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/REG.vhd" 5 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { d[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 304 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649784255266 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[12\] " "Pin d\[12\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { d[12] } } } { "ALU/REGISTER/REG.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/REG.vhd" 5 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { d[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 305 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649784255266 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[13\] " "Pin d\[13\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { d[13] } } } { "ALU/REGISTER/REG.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/REG.vhd" 5 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { d[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 306 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649784255266 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[14\] " "Pin d\[14\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { d[14] } } } { "ALU/REGISTER/REG.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/REG.vhd" 5 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { d[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 307 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649784255266 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[15\] " "Pin d\[15\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { d[15] } } } { "ALU/REGISTER/REG.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/REG.vhd" 5 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { d[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 308 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649784255266 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1649784255266 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1649784255394 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "AUEB_PROCESSOR.sdc " "Synopsys Design Constraints File file not found: 'AUEB_PROCESSOR.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1649784255398 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1649784255399 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:15:REG0\|FF14\|SR0\|out1~1\|dataa " "Node \"\\flip_flops_loop:15:REG0\|FF14\|SR0\|out1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255402 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:15:REG0\|FF14\|SR0\|out1~1\|combout " "Node \"\\flip_flops_loop:15:REG0\|FF14\|SR0\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255402 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649784255402 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:14:REG0\|FF14\|SR0\|out1~1\|dataa " "Node \"\\flip_flops_loop:14:REG0\|FF14\|SR0\|out1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255403 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:14:REG0\|FF14\|SR0\|out1~1\|combout " "Node \"\\flip_flops_loop:14:REG0\|FF14\|SR0\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255403 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649784255403 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:13:REG0\|FF14\|SR0\|out1~1\|dataa " "Node \"\\flip_flops_loop:13:REG0\|FF14\|SR0\|out1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255403 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:13:REG0\|FF14\|SR0\|out1~1\|combout " "Node \"\\flip_flops_loop:13:REG0\|FF14\|SR0\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255403 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649784255403 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:12:REG0\|FF14\|SR0\|out1~1\|dataa " "Node \"\\flip_flops_loop:12:REG0\|FF14\|SR0\|out1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255403 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:12:REG0\|FF14\|SR0\|out1~1\|combout " "Node \"\\flip_flops_loop:12:REG0\|FF14\|SR0\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255403 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649784255403 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:11:REG0\|FF14\|SR0\|out1~1\|dataa " "Node \"\\flip_flops_loop:11:REG0\|FF14\|SR0\|out1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255403 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:11:REG0\|FF14\|SR0\|out1~1\|combout " "Node \"\\flip_flops_loop:11:REG0\|FF14\|SR0\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255403 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649784255403 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:10:REG0\|FF14\|SR0\|out1~1\|dataa " "Node \"\\flip_flops_loop:10:REG0\|FF14\|SR0\|out1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255403 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:10:REG0\|FF14\|SR0\|out1~1\|combout " "Node \"\\flip_flops_loop:10:REG0\|FF14\|SR0\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255403 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649784255403 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:9:REG0\|FF14\|SR0\|out1~1\|dataa " "Node \"\\flip_flops_loop:9:REG0\|FF14\|SR0\|out1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255403 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:9:REG0\|FF14\|SR0\|out1~1\|combout " "Node \"\\flip_flops_loop:9:REG0\|FF14\|SR0\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255403 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649784255403 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:8:REG0\|FF14\|SR0\|out1~1\|dataa " "Node \"\\flip_flops_loop:8:REG0\|FF14\|SR0\|out1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255403 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:8:REG0\|FF14\|SR0\|out1~1\|combout " "Node \"\\flip_flops_loop:8:REG0\|FF14\|SR0\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255403 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649784255403 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:15:REG0\|FF11\|SR2\|out1~1\|combout " "Node \"\\flip_flops_loop:15:REG0\|FF11\|SR2\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255404 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:15:REG0\|FF11\|SR2\|out1~1\|datac " "Node \"\\flip_flops_loop:15:REG0\|FF11\|SR2\|out1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255404 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649784255404 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:7:REG0\|FF14\|SR0\|out1~1\|dataa " "Node \"\\flip_flops_loop:7:REG0\|FF14\|SR0\|out1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255404 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:7:REG0\|FF14\|SR0\|out1~1\|combout " "Node \"\\flip_flops_loop:7:REG0\|FF14\|SR0\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255404 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649784255404 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:14:REG0\|FF11\|SR2\|out1~1\|combout " "Node \"\\flip_flops_loop:14:REG0\|FF11\|SR2\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255404 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:14:REG0\|FF11\|SR2\|out1~1\|datac " "Node \"\\flip_flops_loop:14:REG0\|FF11\|SR2\|out1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255404 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649784255404 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:13:REG0\|FF11\|SR2\|out1~1\|combout " "Node \"\\flip_flops_loop:13:REG0\|FF11\|SR2\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255404 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:13:REG0\|FF11\|SR2\|out1~1\|datac " "Node \"\\flip_flops_loop:13:REG0\|FF11\|SR2\|out1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255404 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649784255404 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:6:REG0\|FF14\|SR0\|out1~1\|dataa " "Node \"\\flip_flops_loop:6:REG0\|FF14\|SR0\|out1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255404 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:6:REG0\|FF14\|SR0\|out1~1\|combout " "Node \"\\flip_flops_loop:6:REG0\|FF14\|SR0\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255404 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649784255404 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:12:REG0\|FF11\|SR2\|out1~1\|combout " "Node \"\\flip_flops_loop:12:REG0\|FF11\|SR2\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255404 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:12:REG0\|FF11\|SR2\|out1~1\|datac " "Node \"\\flip_flops_loop:12:REG0\|FF11\|SR2\|out1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255404 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649784255404 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:11:REG0\|FF11\|SR2\|out1~1\|combout " "Node \"\\flip_flops_loop:11:REG0\|FF11\|SR2\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255404 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:11:REG0\|FF11\|SR2\|out1~1\|datac " "Node \"\\flip_flops_loop:11:REG0\|FF11\|SR2\|out1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255404 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649784255404 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:5:REG0\|FF14\|SR0\|out1~1\|dataa " "Node \"\\flip_flops_loop:5:REG0\|FF14\|SR0\|out1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255405 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:5:REG0\|FF14\|SR0\|out1~1\|combout " "Node \"\\flip_flops_loop:5:REG0\|FF14\|SR0\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255405 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649784255405 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:10:REG0\|FF11\|SR2\|out1~1\|combout " "Node \"\\flip_flops_loop:10:REG0\|FF11\|SR2\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255405 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:10:REG0\|FF11\|SR2\|out1~1\|datac " "Node \"\\flip_flops_loop:10:REG0\|FF11\|SR2\|out1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255405 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649784255405 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:9:REG0\|FF11\|SR2\|out1~1\|combout " "Node \"\\flip_flops_loop:9:REG0\|FF11\|SR2\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255405 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:9:REG0\|FF11\|SR2\|out1~1\|datac " "Node \"\\flip_flops_loop:9:REG0\|FF11\|SR2\|out1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255405 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649784255405 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:4:REG0\|FF14\|SR0\|out1~1\|dataa " "Node \"\\flip_flops_loop:4:REG0\|FF14\|SR0\|out1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255405 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:4:REG0\|FF14\|SR0\|out1~1\|combout " "Node \"\\flip_flops_loop:4:REG0\|FF14\|SR0\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255405 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649784255405 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:8:REG0\|FF11\|SR2\|out1~1\|combout " "Node \"\\flip_flops_loop:8:REG0\|FF11\|SR2\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255405 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:8:REG0\|FF11\|SR2\|out1~1\|datac " "Node \"\\flip_flops_loop:8:REG0\|FF11\|SR2\|out1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255405 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649784255405 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:7:REG0\|FF11\|SR2\|out1~1\|combout " "Node \"\\flip_flops_loop:7:REG0\|FF11\|SR2\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255405 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:7:REG0\|FF11\|SR2\|out1~1\|datac " "Node \"\\flip_flops_loop:7:REG0\|FF11\|SR2\|out1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255405 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649784255405 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:3:REG0\|FF14\|SR0\|out1~1\|dataa " "Node \"\\flip_flops_loop:3:REG0\|FF14\|SR0\|out1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255406 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:3:REG0\|FF14\|SR0\|out1~1\|combout " "Node \"\\flip_flops_loop:3:REG0\|FF14\|SR0\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255406 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649784255406 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:6:REG0\|FF11\|SR2\|out1~1\|combout " "Node \"\\flip_flops_loop:6:REG0\|FF11\|SR2\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255406 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:6:REG0\|FF11\|SR2\|out1~1\|datac " "Node \"\\flip_flops_loop:6:REG0\|FF11\|SR2\|out1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255406 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649784255406 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:5:REG0\|FF11\|SR2\|out1~1\|combout " "Node \"\\flip_flops_loop:5:REG0\|FF11\|SR2\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255406 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:5:REG0\|FF11\|SR2\|out1~1\|datac " "Node \"\\flip_flops_loop:5:REG0\|FF11\|SR2\|out1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255406 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649784255406 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:2:REG0\|FF14\|SR0\|out1~1\|dataa " "Node \"\\flip_flops_loop:2:REG0\|FF14\|SR0\|out1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255406 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:2:REG0\|FF14\|SR0\|out1~1\|combout " "Node \"\\flip_flops_loop:2:REG0\|FF14\|SR0\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255406 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649784255406 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:4:REG0\|FF11\|SR2\|out1~1\|combout " "Node \"\\flip_flops_loop:4:REG0\|FF11\|SR2\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255406 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:4:REG0\|FF11\|SR2\|out1~1\|datac " "Node \"\\flip_flops_loop:4:REG0\|FF11\|SR2\|out1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255406 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649784255406 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:3:REG0\|FF11\|SR2\|out1~1\|combout " "Node \"\\flip_flops_loop:3:REG0\|FF11\|SR2\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255406 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:3:REG0\|FF11\|SR2\|out1~1\|datac " "Node \"\\flip_flops_loop:3:REG0\|FF11\|SR2\|out1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255406 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649784255406 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:1:REG0\|FF14\|SR0\|out1~1\|dataa " "Node \"\\flip_flops_loop:1:REG0\|FF14\|SR0\|out1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255406 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:1:REG0\|FF14\|SR0\|out1~1\|combout " "Node \"\\flip_flops_loop:1:REG0\|FF14\|SR0\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255407 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649784255406 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:2:REG0\|FF11\|SR2\|out1~1\|combout " "Node \"\\flip_flops_loop:2:REG0\|FF11\|SR2\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255407 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:2:REG0\|FF11\|SR2\|out1~1\|datac " "Node \"\\flip_flops_loop:2:REG0\|FF11\|SR2\|out1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255407 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649784255407 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:1:REG0\|FF11\|SR2\|out1~1\|combout " "Node \"\\flip_flops_loop:1:REG0\|FF11\|SR2\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255407 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:1:REG0\|FF11\|SR2\|out1~1\|datac " "Node \"\\flip_flops_loop:1:REG0\|FF11\|SR2\|out1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255407 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649784255407 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:0:REG0\|FF14\|SR0\|out1~1\|dataa " "Node \"\\flip_flops_loop:0:REG0\|FF14\|SR0\|out1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255407 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:0:REG0\|FF14\|SR0\|out1~1\|combout " "Node \"\\flip_flops_loop:0:REG0\|FF14\|SR0\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255407 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649784255407 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:0:REG0\|FF11\|SR2\|out1~1\|combout " "Node \"\\flip_flops_loop:0:REG0\|FF11\|SR2\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255407 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:0:REG0\|FF11\|SR2\|out1~1\|datac " "Node \"\\flip_flops_loop:0:REG0\|FF11\|SR2\|out1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784255407 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1649784255407 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1649784255410 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FLIP_FLOP_1bit:\\flip_flops_loop:0:REG0\|AND_gate:FF10\|out1  " "Automatically promoted node FLIP_FLOP_1bit:\\flip_flops_loop:0:REG0\|AND_gate:FF10\|out1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1649784255430 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FLIP_FLOP_1bit:\\flip_flops_loop:0:REG0\|SR_LATCH:FF14\|AND_gate:SR0\|out1~1 " "Destination node FLIP_FLOP_1bit:\\flip_flops_loop:0:REG0\|SR_LATCH:FF14\|AND_gate:SR0\|out1~1" {  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FLIP_FLOP_1bit:\flip_flops_loop:0:REG0|SR_LATCH:FF14|AND_gate:SR0|out1~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 376 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1649784255430 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FLIP_FLOP_1bit:\\flip_flops_loop:1:REG0\|SR_LATCH:FF14\|AND_gate:SR0\|out1~1 " "Destination node FLIP_FLOP_1bit:\\flip_flops_loop:1:REG0\|SR_LATCH:FF14\|AND_gate:SR0\|out1~1" {  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FLIP_FLOP_1bit:\flip_flops_loop:1:REG0|SR_LATCH:FF14|AND_gate:SR0|out1~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 377 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1649784255430 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FLIP_FLOP_1bit:\\flip_flops_loop:2:REG0\|SR_LATCH:FF14\|AND_gate:SR0\|out1~1 " "Destination node FLIP_FLOP_1bit:\\flip_flops_loop:2:REG0\|SR_LATCH:FF14\|AND_gate:SR0\|out1~1" {  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FLIP_FLOP_1bit:\flip_flops_loop:2:REG0|SR_LATCH:FF14|AND_gate:SR0|out1~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 378 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1649784255430 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FLIP_FLOP_1bit:\\flip_flops_loop:3:REG0\|SR_LATCH:FF14\|AND_gate:SR0\|out1~1 " "Destination node FLIP_FLOP_1bit:\\flip_flops_loop:3:REG0\|SR_LATCH:FF14\|AND_gate:SR0\|out1~1" {  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FLIP_FLOP_1bit:\flip_flops_loop:3:REG0|SR_LATCH:FF14|AND_gate:SR0|out1~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 379 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1649784255430 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FLIP_FLOP_1bit:\\flip_flops_loop:4:REG0\|SR_LATCH:FF14\|AND_gate:SR0\|out1~1 " "Destination node FLIP_FLOP_1bit:\\flip_flops_loop:4:REG0\|SR_LATCH:FF14\|AND_gate:SR0\|out1~1" {  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FLIP_FLOP_1bit:\flip_flops_loop:4:REG0|SR_LATCH:FF14|AND_gate:SR0|out1~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 380 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1649784255430 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FLIP_FLOP_1bit:\\flip_flops_loop:5:REG0\|SR_LATCH:FF14\|AND_gate:SR0\|out1~1 " "Destination node FLIP_FLOP_1bit:\\flip_flops_loop:5:REG0\|SR_LATCH:FF14\|AND_gate:SR0\|out1~1" {  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FLIP_FLOP_1bit:\flip_flops_loop:5:REG0|SR_LATCH:FF14|AND_gate:SR0|out1~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 381 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1649784255430 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FLIP_FLOP_1bit:\\flip_flops_loop:6:REG0\|SR_LATCH:FF14\|AND_gate:SR0\|out1~1 " "Destination node FLIP_FLOP_1bit:\\flip_flops_loop:6:REG0\|SR_LATCH:FF14\|AND_gate:SR0\|out1~1" {  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FLIP_FLOP_1bit:\flip_flops_loop:6:REG0|SR_LATCH:FF14|AND_gate:SR0|out1~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 382 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1649784255430 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FLIP_FLOP_1bit:\\flip_flops_loop:7:REG0\|SR_LATCH:FF14\|AND_gate:SR0\|out1~1 " "Destination node FLIP_FLOP_1bit:\\flip_flops_loop:7:REG0\|SR_LATCH:FF14\|AND_gate:SR0\|out1~1" {  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FLIP_FLOP_1bit:\flip_flops_loop:7:REG0|SR_LATCH:FF14|AND_gate:SR0|out1~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 383 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1649784255430 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FLIP_FLOP_1bit:\\flip_flops_loop:8:REG0\|SR_LATCH:FF14\|AND_gate:SR0\|out1~1 " "Destination node FLIP_FLOP_1bit:\\flip_flops_loop:8:REG0\|SR_LATCH:FF14\|AND_gate:SR0\|out1~1" {  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FLIP_FLOP_1bit:\flip_flops_loop:8:REG0|SR_LATCH:FF14|AND_gate:SR0|out1~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 384 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1649784255430 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FLIP_FLOP_1bit:\\flip_flops_loop:9:REG0\|SR_LATCH:FF14\|AND_gate:SR0\|out1~1 " "Destination node FLIP_FLOP_1bit:\\flip_flops_loop:9:REG0\|SR_LATCH:FF14\|AND_gate:SR0\|out1~1" {  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FLIP_FLOP_1bit:\flip_flops_loop:9:REG0|SR_LATCH:FF14|AND_gate:SR0|out1~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 385 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1649784255430 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1649784255430 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1649784255430 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FLIP_FLOP_1bit:\flip_flops_loop:0:REG0|AND_gate:FF10|out1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 330 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1649784255430 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1649784255499 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1649784255500 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1649784255500 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1649784255502 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1649784255503 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1649784255503 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1649784255503 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1649784255503 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1649784255503 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1649784255504 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1649784255504 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "34 unused 3.3V 18 16 0 " "Number of I/O pins in group: 34 (unused VREF, 3.3V VCCIO, 18 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1649784255507 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1649784255507 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1649784255507 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1649784255509 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1649784255509 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1649784255509 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1649784255509 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1649784255509 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1649784255509 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1649784255509 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1649784255509 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1649784255509 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1649784255509 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649784255525 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1649784257171 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649784257332 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1649784257345 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1649784257860 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649784257860 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1649784257931 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y24 X32_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36" {  } { { "loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36"} 22 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1649784259614 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1649784259614 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649784259935 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1649784259938 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1649784259938 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.74 " "Total time spent on timing analysis during the Fitter is 0.74 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1649784259950 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1649784259956 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out1\[0\] 0 " "Pin \"out1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1649784259961 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out1\[1\] 0 " "Pin \"out1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1649784259961 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out1\[2\] 0 " "Pin \"out1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1649784259961 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out1\[3\] 0 " "Pin \"out1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1649784259961 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out1\[4\] 0 " "Pin \"out1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1649784259961 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out1\[5\] 0 " "Pin \"out1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1649784259961 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out1\[6\] 0 " "Pin \"out1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1649784259961 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out1\[7\] 0 " "Pin \"out1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1649784259961 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out1\[8\] 0 " "Pin \"out1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1649784259961 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out1\[9\] 0 " "Pin \"out1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1649784259961 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out1\[10\] 0 " "Pin \"out1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1649784259961 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out1\[11\] 0 " "Pin \"out1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1649784259961 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out1\[12\] 0 " "Pin \"out1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1649784259961 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out1\[13\] 0 " "Pin \"out1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1649784259961 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out1\[14\] 0 " "Pin \"out1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1649784259961 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out1\[15\] 0 " "Pin \"out1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1649784259961 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1649784259961 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1649784260106 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1649784260120 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1649784260247 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649784260638 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1649784260674 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/niemand/altera/aueb_processor/output_files/AUEB_PROCESSOR.fit.smsg " "Generated suppressed messages file /home/niemand/altera/aueb_processor/output_files/AUEB_PROCESSOR.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1649784260783 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 103 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 103 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "720 " "Peak virtual memory: 720 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1649784260914 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 12 20:24:20 2022 " "Processing ended: Tue Apr 12 20:24:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1649784260914 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1649784260914 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1649784260914 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1649784260914 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1649784263285 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1649784263286 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 12 20:24:23 2022 " "Processing started: Tue Apr 12 20:24:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1649784263286 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1649784263286 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off AUEB_PROCESSOR -c AUEB_PROCESSOR " "Command: quartus_asm --read_settings_files=off --write_settings_files=off AUEB_PROCESSOR -c AUEB_PROCESSOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1649784263287 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1649784264692 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1649784264756 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "556 " "Peak virtual memory: 556 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1649784265100 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 12 20:24:25 2022 " "Processing ended: Tue Apr 12 20:24:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1649784265100 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1649784265100 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1649784265100 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1649784265100 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1649784265199 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1649784267164 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1649784267165 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 12 20:24:26 2022 " "Processing started: Tue Apr 12 20:24:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1649784267165 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1649784267165 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta AUEB_PROCESSOR -c AUEB_PROCESSOR " "Command: quartus_sta AUEB_PROCESSOR -c AUEB_PROCESSOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1649784267166 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1649784267199 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1649784267372 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1649784267418 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1649784267418 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1649784267518 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "AUEB_PROCESSOR.sdc " "Synopsys Design Constraints File file not found: 'AUEB_PROCESSOR.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1649784267529 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1649784267529 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1649784267531 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1649784267531 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:15:REG0\|FF14\|SR0\|out1~1\|dataa " "Node \"\\flip_flops_loop:15:REG0\|FF14\|SR0\|out1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267532 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:15:REG0\|FF14\|SR0\|out1~1\|combout " "Node \"\\flip_flops_loop:15:REG0\|FF14\|SR0\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267532 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1649784267532 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:14:REG0\|FF14\|SR0\|out1~1\|datad " "Node \"\\flip_flops_loop:14:REG0\|FF14\|SR0\|out1~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267532 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:14:REG0\|FF14\|SR0\|out1~1\|combout " "Node \"\\flip_flops_loop:14:REG0\|FF14\|SR0\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267532 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1649784267532 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:13:REG0\|FF14\|SR0\|out1~1\|datac " "Node \"\\flip_flops_loop:13:REG0\|FF14\|SR0\|out1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267533 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:13:REG0\|FF14\|SR0\|out1~1\|combout " "Node \"\\flip_flops_loop:13:REG0\|FF14\|SR0\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267533 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1649784267533 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:12:REG0\|FF14\|SR0\|out1~1\|dataa " "Node \"\\flip_flops_loop:12:REG0\|FF14\|SR0\|out1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267533 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:12:REG0\|FF14\|SR0\|out1~1\|combout " "Node \"\\flip_flops_loop:12:REG0\|FF14\|SR0\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267533 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1649784267533 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:11:REG0\|FF14\|SR0\|out1~1\|dataa " "Node \"\\flip_flops_loop:11:REG0\|FF14\|SR0\|out1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267533 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:11:REG0\|FF14\|SR0\|out1~1\|combout " "Node \"\\flip_flops_loop:11:REG0\|FF14\|SR0\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267533 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1649784267533 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:10:REG0\|FF14\|SR0\|out1~1\|datad " "Node \"\\flip_flops_loop:10:REG0\|FF14\|SR0\|out1~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267533 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:10:REG0\|FF14\|SR0\|out1~1\|combout " "Node \"\\flip_flops_loop:10:REG0\|FF14\|SR0\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267533 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1649784267533 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:9:REG0\|FF14\|SR0\|out1~1\|datab " "Node \"\\flip_flops_loop:9:REG0\|FF14\|SR0\|out1~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267533 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:9:REG0\|FF14\|SR0\|out1~1\|combout " "Node \"\\flip_flops_loop:9:REG0\|FF14\|SR0\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267533 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1649784267533 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:8:REG0\|FF14\|SR0\|out1~1\|datac " "Node \"\\flip_flops_loop:8:REG0\|FF14\|SR0\|out1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267533 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:8:REG0\|FF14\|SR0\|out1~1\|combout " "Node \"\\flip_flops_loop:8:REG0\|FF14\|SR0\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267533 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1649784267533 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:15:REG0\|FF11\|SR2\|out1~1\|combout " "Node \"\\flip_flops_loop:15:REG0\|FF11\|SR2\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267533 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:15:REG0\|FF11\|SR2\|out1~1\|datac " "Node \"\\flip_flops_loop:15:REG0\|FF11\|SR2\|out1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267533 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1649784267533 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:7:REG0\|FF14\|SR0\|out1~1\|datad " "Node \"\\flip_flops_loop:7:REG0\|FF14\|SR0\|out1~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267534 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:7:REG0\|FF14\|SR0\|out1~1\|combout " "Node \"\\flip_flops_loop:7:REG0\|FF14\|SR0\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267534 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1649784267534 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:14:REG0\|FF11\|SR2\|out1~1\|combout " "Node \"\\flip_flops_loop:14:REG0\|FF11\|SR2\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267534 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:14:REG0\|FF11\|SR2\|out1~1\|datab " "Node \"\\flip_flops_loop:14:REG0\|FF11\|SR2\|out1~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267534 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1649784267534 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:13:REG0\|FF11\|SR2\|out1~1\|combout " "Node \"\\flip_flops_loop:13:REG0\|FF11\|SR2\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267534 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:13:REG0\|FF11\|SR2\|out1~1\|datad " "Node \"\\flip_flops_loop:13:REG0\|FF11\|SR2\|out1~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267534 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1649784267534 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:6:REG0\|FF14\|SR0\|out1~1\|datac " "Node \"\\flip_flops_loop:6:REG0\|FF14\|SR0\|out1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267534 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:6:REG0\|FF14\|SR0\|out1~1\|combout " "Node \"\\flip_flops_loop:6:REG0\|FF14\|SR0\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267534 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1649784267534 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:12:REG0\|FF11\|SR2\|out1~1\|combout " "Node \"\\flip_flops_loop:12:REG0\|FF11\|SR2\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267534 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:12:REG0\|FF11\|SR2\|out1~1\|datac " "Node \"\\flip_flops_loop:12:REG0\|FF11\|SR2\|out1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267534 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1649784267534 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:11:REG0\|FF11\|SR2\|out1~1\|combout " "Node \"\\flip_flops_loop:11:REG0\|FF11\|SR2\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267534 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:11:REG0\|FF11\|SR2\|out1~1\|datab " "Node \"\\flip_flops_loop:11:REG0\|FF11\|SR2\|out1~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267534 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1649784267534 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:5:REG0\|FF14\|SR0\|out1~1\|dataa " "Node \"\\flip_flops_loop:5:REG0\|FF14\|SR0\|out1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267534 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:5:REG0\|FF14\|SR0\|out1~1\|combout " "Node \"\\flip_flops_loop:5:REG0\|FF14\|SR0\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267534 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1649784267534 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:10:REG0\|FF11\|SR2\|out1~1\|combout " "Node \"\\flip_flops_loop:10:REG0\|FF11\|SR2\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267534 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:10:REG0\|FF11\|SR2\|out1~1\|datab " "Node \"\\flip_flops_loop:10:REG0\|FF11\|SR2\|out1~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267534 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1649784267534 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:9:REG0\|FF11\|SR2\|out1~1\|combout " "Node \"\\flip_flops_loop:9:REG0\|FF11\|SR2\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267535 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:9:REG0\|FF11\|SR2\|out1~1\|dataa " "Node \"\\flip_flops_loop:9:REG0\|FF11\|SR2\|out1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267535 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1649784267535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:4:REG0\|FF14\|SR0\|out1~1\|datab " "Node \"\\flip_flops_loop:4:REG0\|FF14\|SR0\|out1~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267535 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:4:REG0\|FF14\|SR0\|out1~1\|combout " "Node \"\\flip_flops_loop:4:REG0\|FF14\|SR0\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267535 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1649784267535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:8:REG0\|FF11\|SR2\|out1~1\|combout " "Node \"\\flip_flops_loop:8:REG0\|FF11\|SR2\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267535 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:8:REG0\|FF11\|SR2\|out1~1\|datab " "Node \"\\flip_flops_loop:8:REG0\|FF11\|SR2\|out1~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267535 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1649784267535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:7:REG0\|FF11\|SR2\|out1~1\|combout " "Node \"\\flip_flops_loop:7:REG0\|FF11\|SR2\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267535 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:7:REG0\|FF11\|SR2\|out1~1\|datab " "Node \"\\flip_flops_loop:7:REG0\|FF11\|SR2\|out1~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267535 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1649784267535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:3:REG0\|FF14\|SR0\|out1~1\|datad " "Node \"\\flip_flops_loop:3:REG0\|FF14\|SR0\|out1~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267535 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:3:REG0\|FF14\|SR0\|out1~1\|combout " "Node \"\\flip_flops_loop:3:REG0\|FF14\|SR0\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267535 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1649784267535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:6:REG0\|FF11\|SR2\|out1~1\|combout " "Node \"\\flip_flops_loop:6:REG0\|FF11\|SR2\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267535 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:6:REG0\|FF11\|SR2\|out1~1\|datac " "Node \"\\flip_flops_loop:6:REG0\|FF11\|SR2\|out1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267535 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1649784267535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:5:REG0\|FF11\|SR2\|out1~1\|combout " "Node \"\\flip_flops_loop:5:REG0\|FF11\|SR2\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267535 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:5:REG0\|FF11\|SR2\|out1~1\|datab " "Node \"\\flip_flops_loop:5:REG0\|FF11\|SR2\|out1~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267535 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1649784267535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:2:REG0\|FF14\|SR0\|out1~1\|datad " "Node \"\\flip_flops_loop:2:REG0\|FF14\|SR0\|out1~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267535 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:2:REG0\|FF14\|SR0\|out1~1\|combout " "Node \"\\flip_flops_loop:2:REG0\|FF14\|SR0\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267535 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1649784267535 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:4:REG0\|FF11\|SR2\|out1~1\|combout " "Node \"\\flip_flops_loop:4:REG0\|FF11\|SR2\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267536 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:4:REG0\|FF11\|SR2\|out1~1\|datac " "Node \"\\flip_flops_loop:4:REG0\|FF11\|SR2\|out1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267536 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1649784267536 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:3:REG0\|FF11\|SR2\|out1~1\|combout " "Node \"\\flip_flops_loop:3:REG0\|FF11\|SR2\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267536 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:3:REG0\|FF11\|SR2\|out1~1\|dataa " "Node \"\\flip_flops_loop:3:REG0\|FF11\|SR2\|out1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267536 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1649784267536 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:1:REG0\|FF14\|SR0\|out1~1\|dataa " "Node \"\\flip_flops_loop:1:REG0\|FF14\|SR0\|out1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267536 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:1:REG0\|FF14\|SR0\|out1~1\|combout " "Node \"\\flip_flops_loop:1:REG0\|FF14\|SR0\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267536 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1649784267536 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:2:REG0\|FF11\|SR2\|out1~1\|combout " "Node \"\\flip_flops_loop:2:REG0\|FF11\|SR2\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267536 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:2:REG0\|FF11\|SR2\|out1~1\|datab " "Node \"\\flip_flops_loop:2:REG0\|FF11\|SR2\|out1~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267536 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1649784267536 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:1:REG0\|FF11\|SR2\|out1~1\|combout " "Node \"\\flip_flops_loop:1:REG0\|FF11\|SR2\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267536 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:1:REG0\|FF11\|SR2\|out1~1\|datac " "Node \"\\flip_flops_loop:1:REG0\|FF11\|SR2\|out1~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267536 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1649784267536 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:0:REG0\|FF14\|SR0\|out1~1\|dataa " "Node \"\\flip_flops_loop:0:REG0\|FF14\|SR0\|out1~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267536 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:0:REG0\|FF14\|SR0\|out1~1\|combout " "Node \"\\flip_flops_loop:0:REG0\|FF14\|SR0\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267536 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1649784267536 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:0:REG0\|FF11\|SR2\|out1~1\|combout " "Node \"\\flip_flops_loop:0:REG0\|FF11\|SR2\|out1~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267536 ""} { "Warning" "WSTA_SCC_NODE" "\\flip_flops_loop:0:REG0\|FF11\|SR2\|out1~1\|datab " "Node \"\\flip_flops_loop:0:REG0\|FF11\|SR2\|out1~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649784267536 ""}  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 6 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1649784267536 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1649784267539 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1649784267548 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1649784267549 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1649784267551 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1649784267552 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1649784267553 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.968 " "Worst-case recovery slack is -2.968" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649784267554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649784267554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.968       -35.142 clock  " "   -2.968       -35.142 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649784267554 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1649784267554 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.842 " "Worst-case removal slack is -1.842" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649784267555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649784267555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.842        -8.965 clock  " "   -1.842        -8.965 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649784267555 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1649784267555 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649784267556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649784267556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -1.380 clock  " "   -1.380        -1.380 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649784267556 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1649784267556 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1649784267576 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1649784267577 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1649784267590 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1649784267591 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1649784267592 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.300 " "Worst-case recovery slack is -1.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649784267593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649784267593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.300       -13.096 clock  " "   -1.300       -13.096 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649784267593 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1649784267593 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.106 " "Worst-case removal slack is -1.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649784267594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649784267594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.106        -5.425 clock  " "   -1.106        -5.425 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649784267594 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1649784267594 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649784267595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649784267595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -1.380 clock  " "   -1.380        -1.380 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1649784267595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1649784267595 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1649784267612 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1649784267628 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1649784267628 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 101 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 101 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "500 " "Peak virtual memory: 500 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1649784267667 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 12 20:24:27 2022 " "Processing ended: Tue Apr 12 20:24:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1649784267667 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1649784267667 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1649784267667 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1649784267667 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1649784270879 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1649784270881 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 12 20:24:30 2022 " "Processing started: Tue Apr 12 20:24:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1649784270881 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1649784270881 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off AUEB_PROCESSOR -c AUEB_PROCESSOR " "Command: quartus_eda --read_settings_files=off --write_settings_files=off AUEB_PROCESSOR -c AUEB_PROCESSOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1649784270883 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "AUEB_PROCESSOR.vo /home/niemand/altera/aueb_processor/simulation/modelsim/ simulation " "Generated file AUEB_PROCESSOR.vo in folder \"/home/niemand/altera/aueb_processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1649784271224 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "802 " "Peak virtual memory: 802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1649784271278 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 12 20:24:31 2022 " "Processing ended: Tue Apr 12 20:24:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1649784271278 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1649784271278 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1649784271278 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1649784271278 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 207 s " "Quartus II Full Compilation was successful. 0 errors, 207 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1649784271398 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1649784280409 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1649784280410 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 12 20:24:40 2022 " "Processing started: Tue Apr 12 20:24:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1649784280410 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1649784280410 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp AUEB_PROCESSOR -c AUEB_PROCESSOR --netlist_type=sgate " "Command: quartus_rpp AUEB_PROCESSOR -c AUEB_PROCESSOR --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1649784280411 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "632 " "Peak virtual memory: 632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1649784280495 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 12 20:24:40 2022 " "Processing ended: Tue Apr 12 20:24:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1649784280495 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1649784280495 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1649784280495 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1649784280495 ""}
