# SPI_ID_FPGA
SPI implementation using Verilog on Vivado, based on ARTY-7 35T FPGA.
The waveform below shows the simulation result of transmit data and receive data will increase 1 after every communication:
![Screenshot (6)](https://user-images.githubusercontent.com/96307958/233910843-6ae0a520-cd49-4e27-a643-4866cae9fa96.png)
Chipscope result of reading Flash's device ID:
![Screenshot (9)](https://user-images.githubusercontent.com/96307958/235352759-fa46225f-0365-48d6-9d3c-4fc0681043b8.png)
Sendback the device ID through UART:
![image](https://user-images.githubusercontent.com/96307958/235352808-b5470bfd-3e13-4c29-836e-c5ffe54c8287.png)
