
SBSFU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002a0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text.SE_CORE_Bin 00004978  08000400  08000400  00001400  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .SE_IF_Code   0000075c  08008000  08008000  00006000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .text         00006f70  08008a00  08008a00  00007a00  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       00000ba0  0800f970  0800f970  0000e970  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .ARM.extab    00000000  08010510  08010510  00010188  2**0
                  CONTENTS, READONLY
  6 .ARM          00000008  08010510  08010510  0000f510  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .preinit_array 00000000  08010518  08010518  00010188  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  8 .init_array   00000008  08010518  08010518  0000f518  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  9 .fini_array   00000008  08010520  08010520  0000f520  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 10 .data         00000088  20001100  08010528  00010100  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .RamFunc      000000b8  20001000  08008900  00007000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 12 .bss          00000d78  20001188  080105b0  00010188  2**3
                  ALLOC
 13 ._user_heap_stack 00002000  20001f00  080105b0  00010f00  2**0
                  ALLOC
 14 .ARM.attributes 0000002e  00000000  00000000  00010188  2**0
                  CONTENTS, READONLY
 15 .debug_info   00027374  00000000  00000000  000101b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 0000655a  00000000  00000000  0003752a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_loclists 0000beb7  00000000  00000000  0003da84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_aranges 00001490  00000000  00000000  00049940  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_rnglists 000014bf  00000000  00000000  0004add0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_macro  00040ea0  00000000  00000000  0004c28f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line   0002c5a3  00000000  00000000  0008d12f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_str    0018a813  00000000  00000000  000b96d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .comment      00000043  00000000  00000000  00243ee5  2**0
                  CONTENTS, READONLY
 24 .debug_frame  00003ba0  00000000  00000000  00243f28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 25 .debug_line_str 000000dc  00000000  00000000  00247ac8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .SE_IF_Code:

08008000 <SE_APP_GetActiveFwInfo>:
  * @param pFwInfo Active Firmware Info structure that will be filled.
  * @retval SE_ErrorStatus SE_SUCCESS if successful, SE_ERROR otherwise.
  */
__root SE_ErrorStatus SE_APP_GetActiveFwInfo(SE_StatusTypeDef *peSE_Status, uint32_t SlotNumber,
                                             SE_APP_ActiveFwInfo_t *pFwInfo)
{
 8008000:	b570      	push	{r4, r5, r6, lr}
 8008002:	b086      	sub	sp, #24
 8008004:	4604      	mov	r4, r0
 8008006:	460d      	mov	r5, r1
 8008008:	4616      	mov	r6, r2
  SE_ErrorStatus e_ret_status;
  uint32_t primask_bit; /*!< interruption mask saved when disabling ITs then restore when re-enabling ITs */

#ifdef SFU_ISOLATE_SE_WITH_MPU
  if (0U != SE_IsUnprivileged())
 800800a:	f000 fb28 	bl	800865e <SE_IsUnprivileged>
 800800e:	b150      	cbz	r0, 8008026 <SE_APP_GetActiveFwInfo+0x26>
  {
    uint32_t params[2] = {SlotNumber, (uint32_t)pFwInfo};
    SE_SysCall(&e_ret_status, SE_APP_GET_ACTIVE_FW_INFO, peSE_Status, &params);
 8008010:	ab04      	add	r3, sp, #16
 8008012:	4622      	mov	r2, r4
 8008014:	2120      	movs	r1, #32
 8008016:	a803      	add	r0, sp, #12
    uint32_t params[2] = {SlotNumber, (uint32_t)pFwInfo};
 8008018:	e9cd 5604 	strd	r5, r6, [sp, #16]
    SE_SysCall(&e_ret_status, SE_APP_GET_ACTIVE_FW_INFO, peSE_Status, &params);
 800801c:	f000 fb29 	bl	8008672 <SE_SysCall>

#ifdef SFU_ISOLATE_SE_WITH_MPU
  }
#endif /* SFU_ISOLATE_SE_WITH_MPU */
  return e_ret_status;
}
 8008020:	9803      	ldr	r0, [sp, #12]
 8008022:	b006      	add	sp, #24
 8008024:	bd70      	pop	{r4, r5, r6, pc}
    SE_EnterSecureMode(&primask_bit);
 8008026:	a804      	add	r0, sp, #16
 8008028:	f000 fb10 	bl	800864c <SE_EnterSecureMode>
    e_ret_status = (*SE_CallGatePtr)(SE_APP_GET_ACTIVE_FW_INFO, peSE_Status, primask_bit, SlotNumber, pFwInfo);
 800802c:	4621      	mov	r1, r4
 800802e:	462b      	mov	r3, r5
 8008030:	9a04      	ldr	r2, [sp, #16]
 8008032:	4c04      	ldr	r4, [pc, #16]	@ (8008044 <SE_APP_GetActiveFwInfo+0x44>)
 8008034:	2020      	movs	r0, #32
 8008036:	9600      	str	r6, [sp, #0]
 8008038:	47a0      	blx	r4
 800803a:	9003      	str	r0, [sp, #12]
    SE_ExitSecureMode(primask_bit);
 800803c:	9804      	ldr	r0, [sp, #16]
 800803e:	f000 fb0a 	bl	8008656 <SE_ExitSecureMode>
 8008042:	e7ed      	b.n	8008020 <SE_APP_GetActiveFwInfo+0x20>
 8008044:	08000405 	.word	0x08000405

08008048 <SE_APP_SVC_Handler>:


#ifdef SFU_ISOLATE_SE_WITH_MPU
__root void SE_APP_SVC_Handler(uint32_t *args)
{
  SE_SVC_Handler(args);
 8008048:	f000 bb16 	b.w	8008678 <SE_SVC_Handler>

0800804c <SE_Init>:
  *        This parameter can be a value of @ref SE_Status_Structure_definition.
  * @param uSystemCoreClock System clock value.
  * @retval SE_ErrorStatus SE_SUCCESS if successful, SE_ERROR otherwise.
  */
SE_ErrorStatus SE_Init(SE_StatusTypeDef *peSE_Status, uint32_t uSystemCoreClock)
{
 800804c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800804e:	4604      	mov	r4, r0
 8008050:	460d      	mov	r5, r1
}
#elif defined(__GNUC__)
static inline uint32_t get_LR(void)
{
  register uint32_t result;
  __asm volatile("MOV %0, LR\n" : "=r"(result));
 8008052:	4672      	mov	r2, lr
  SE_ErrorStatus e_ret_status;
  uint32_t primask_bit; /*!< interruption mask saved when disabling ITs then restore when re-enabling ITs */

  /* Check if the call is coming from SFU code */
  __IS_SFU_RESERVED();
 8008054:	4b0c      	ldr	r3, [pc, #48]	@ (8008088 <SE_Init+0x3c>)
 8008056:	429a      	cmp	r2, r3
 8008058:	d314      	bcc.n	8008084 <SE_Init+0x38>
 800805a:	4672      	mov	r2, lr
 800805c:	4b0b      	ldr	r3, [pc, #44]	@ (800808c <SE_Init+0x40>)
 800805e:	429a      	cmp	r2, r3
 8008060:	d810      	bhi.n	8008084 <SE_Init+0x38>

  /* Check the pointers allocation */
  if (peSE_Status == NULL)
 8008062:	b178      	cbz	r0, 8008084 <SE_Init+0x38>

  /* Set the CallGate function pointer */
  SET_CALLGATE();

  /* Enter Secure Mode */
  SE_EnterSecureMode(&primask_bit);
 8008064:	a801      	add	r0, sp, #4
 8008066:	f000 faf1 	bl	800864c <SE_EnterSecureMode>

  /* Secure Engine Call */
  e_ret_status = (*SE_CallGatePtr)(SE_INIT_ID, peSE_Status, primask_bit, uSystemCoreClock);
 800806a:	4621      	mov	r1, r4
 800806c:	462b      	mov	r3, r5
 800806e:	4c08      	ldr	r4, [pc, #32]	@ (8008090 <SE_Init+0x44>)
 8008070:	9a01      	ldr	r2, [sp, #4]
 8008072:	2000      	movs	r0, #0
 8008074:	47a0      	blx	r4
 8008076:	4604      	mov	r4, r0

  /* Exit Secure Mode */
  SE_ExitSecureMode(primask_bit);
 8008078:	9801      	ldr	r0, [sp, #4]
 800807a:	f000 faec 	bl	8008656 <SE_ExitSecureMode>


  return e_ret_status;
}
 800807e:	4620      	mov	r0, r4
 8008080:	b003      	add	sp, #12
 8008082:	bd30      	pop	{r4, r5, pc}
  __IS_SFU_RESERVED();
 8008084:	4c03      	ldr	r4, [pc, #12]	@ (8008094 <SE_Init+0x48>)
 8008086:	e7fa      	b.n	800807e <SE_Init+0x32>
 8008088:	08008a00 	.word	0x08008a00
 800808c:	0801ffff 	.word	0x0801ffff
 8008090:	08000405 	.word	0x08000405
 8008094:	00018799 	.word	0x00018799

08008098 <SE_Startup>:
  *        This function must be called only one time so an internal check is executed.
  * @param None.
  * @retval SE_ErrorStatus SE_SUCCESS if successful, SE_ERROR otherwise.
  */
SE_ErrorStatus SE_Startup(void)
{
 8008098:	b538      	push	{r3, r4, r5, lr}
 800809a:	4672      	mov	r2, lr
  SE_ErrorStatus e_ret_status;
  static uint8_t b_startup_already_done = 0U;
  static SE_ErrorStatus(*SE_StartupPtr)(void);            /*!< Secure Engine STARTUP  pointer function*/

  /* Check if the call is coming from SFU code */
  __IS_SFU_RESERVED();
 800809c:	4b0a      	ldr	r3, [pc, #40]	@ (80080c8 <SE_Startup+0x30>)
 800809e:	429a      	cmp	r2, r3
 80080a0:	d30e      	bcc.n	80080c0 <SE_Startup+0x28>
 80080a2:	4672      	mov	r2, lr
 80080a4:	4b09      	ldr	r3, [pc, #36]	@ (80080cc <SE_Startup+0x34>)
 80080a6:	429a      	cmp	r2, r3
 80080a8:	d80a      	bhi.n	80080c0 <SE_Startup+0x28>

  /* Need to be sure to execute this initialization only one time! */
  if (b_startup_already_done == 0U)
 80080aa:	4d09      	ldr	r5, [pc, #36]	@ (80080d0 <SE_Startup+0x38>)
 80080ac:	4c09      	ldr	r4, [pc, #36]	@ (80080d4 <SE_Startup+0x3c>)
 80080ae:	782b      	ldrb	r3, [r5, #0]
 80080b0:	b943      	cbnz	r3, 80080c4 <SE_Startup+0x2c>
  {
    /* Secure Core Initialization */
    SE_StartupPtr = (SE_ErrorStatus(*)(void))((uint32_t) SE_STARTUP_REGION_ROM_START + 1U);
 80080b2:	4b09      	ldr	r3, [pc, #36]	@ (80080d8 <SE_Startup+0x40>)
    e_ret_status = (*SE_StartupPtr)();
 80080b4:	4798      	blx	r3
    if (e_ret_status == SE_SUCCESS)
 80080b6:	42a0      	cmp	r0, r4
 80080b8:	d101      	bne.n	80080be <SE_Startup+0x26>
    {
      b_startup_already_done = 1U;
 80080ba:	2301      	movs	r3, #1
 80080bc:	702b      	strb	r3, [r5, #0]
    /* This function has been already successfully called */
    e_ret_status = SE_SUCCESS;
  }

  return e_ret_status;
}
 80080be:	bd38      	pop	{r3, r4, r5, pc}
  __IS_SFU_RESERVED();
 80080c0:	4806      	ldr	r0, [pc, #24]	@ (80080dc <SE_Startup+0x44>)
 80080c2:	e7fc      	b.n	80080be <SE_Startup+0x26>
    e_ret_status = SE_SUCCESS;
 80080c4:	4620      	mov	r0, r4
 80080c6:	e7fa      	b.n	80080be <SE_Startup+0x26>
 80080c8:	08008a00 	.word	0x08008a00
 80080cc:	0801ffff 	.word	0x0801ffff
 80080d0:	20001db0 	.word	0x20001db0
 80080d4:	0012310f 	.word	0x0012310f
 80080d8:	08000901 	.word	0x08000901
 80080dc:	00018799 	.word	0x00018799

080080e0 <SE_LockRestrictServices>:
  * @brief call by SFU to lock part of Secure Engine services
  * @param  pSE_Status Secure Engine Status.
  * @retval SE_ErrorStatus SE_SUCCESS if successful, SE_ERROR otherwise.
  */
SE_ErrorStatus SE_LockRestrictServices(SE_StatusTypeDef *pSE_Status)
{
 80080e0:	b513      	push	{r0, r1, r4, lr}
 80080e2:	4604      	mov	r4, r0
 80080e4:	4672      	mov	r2, lr
  SE_ErrorStatus e_ret_status;
  uint32_t primask_bit; /*!< interruption mask saved when disabling ITs then restore when re-enabling ITs */

  /* Check if the call is coming from SFU code */
  __IS_SFU_RESERVED();
 80080e6:	4b12      	ldr	r3, [pc, #72]	@ (8008130 <SE_LockRestrictServices+0x50>)
 80080e8:	429a      	cmp	r2, r3
 80080ea:	d31e      	bcc.n	800812a <SE_LockRestrictServices+0x4a>
 80080ec:	4672      	mov	r2, lr
 80080ee:	4b11      	ldr	r3, [pc, #68]	@ (8008134 <SE_LockRestrictServices+0x54>)
 80080f0:	429a      	cmp	r2, r3
 80080f2:	d81a      	bhi.n	800812a <SE_LockRestrictServices+0x4a>
#ifdef SFU_ISOLATE_SE_WITH_MPU
  if (0U != SE_IsUnprivileged())
 80080f4:	f000 fab3 	bl	800865e <SE_IsUnprivileged>
 80080f8:	b148      	cbz	r0, 800810e <SE_LockRestrictServices+0x2e>
  {
    SE_SysCall(&e_ret_status, SE_LOCK_RESTRICT_SERVICES, pSE_Status, NULL);
 80080fa:	2300      	movs	r3, #0
 80080fc:	4622      	mov	r2, r4
 80080fe:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8008102:	4668      	mov	r0, sp
 8008104:	f000 fab5 	bl	8008672 <SE_SysCall>
    e_ret_status = (*SE_CallGatePtr)(SE_LOCK_RESTRICT_SERVICES, pSE_Status, primask_bit);
    SE_ExitSecureMode(primask_bit);
#ifdef SFU_ISOLATE_SE_WITH_MPU
  }
#endif /* SFU_ISOLATE_SE_WITH_MPU */
  return e_ret_status;
 8008108:	9800      	ldr	r0, [sp, #0]
}
 800810a:	b002      	add	sp, #8
 800810c:	bd10      	pop	{r4, pc}
    SE_EnterSecureMode(&primask_bit);
 800810e:	a801      	add	r0, sp, #4
 8008110:	f000 fa9c 	bl	800864c <SE_EnterSecureMode>
    e_ret_status = (*SE_CallGatePtr)(SE_LOCK_RESTRICT_SERVICES, pSE_Status, primask_bit);
 8008114:	9a01      	ldr	r2, [sp, #4]
 8008116:	4621      	mov	r1, r4
 8008118:	4b07      	ldr	r3, [pc, #28]	@ (8008138 <SE_LockRestrictServices+0x58>)
 800811a:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800811e:	4798      	blx	r3
 8008120:	9000      	str	r0, [sp, #0]
    SE_ExitSecureMode(primask_bit);
 8008122:	9801      	ldr	r0, [sp, #4]
 8008124:	f000 fa97 	bl	8008656 <SE_ExitSecureMode>
 8008128:	e7ee      	b.n	8008108 <SE_LockRestrictServices+0x28>
  __IS_SFU_RESERVED();
 800812a:	4804      	ldr	r0, [pc, #16]	@ (800813c <SE_LockRestrictServices+0x5c>)
 800812c:	e7ed      	b.n	800810a <SE_LockRestrictServices+0x2a>
 800812e:	bf00      	nop
 8008130:	08008a00 	.word	0x08008a00
 8008134:	0801ffff 	.word	0x0801ffff
 8008138:	08000405 	.word	0x08000405
 800813c:	00018799 	.word	0x00018799

08008140 <SE_CM0_Update>:
  * @brief call by SFU to trigg FUS or wireless stack update process managed by CM0
  * @param  pSE_Status Secure Engine Status.
  * @retval SE_ErrorStatus SE_SUCCESS if successful, SE_ERROR otherwise.
  */
SE_ErrorStatus SE_CM0_Update(SE_StatusTypeDef *pSE_Status)
{
 8008140:	b513      	push	{r0, r1, r4, lr}
 8008142:	4604      	mov	r4, r0
 8008144:	4672      	mov	r2, lr
  SE_ErrorStatus e_ret_status;
  uint32_t primask_bit; /*!< interruption mask saved when disabling ITs then restore when re-enabling ITs */

  /* Check if the call is coming from SFU code */
  __IS_SFU_RESERVED();
 8008146:	4b12      	ldr	r3, [pc, #72]	@ (8008190 <SE_CM0_Update+0x50>)
 8008148:	429a      	cmp	r2, r3
 800814a:	d31e      	bcc.n	800818a <SE_CM0_Update+0x4a>
 800814c:	4672      	mov	r2, lr
 800814e:	4b11      	ldr	r3, [pc, #68]	@ (8008194 <SE_CM0_Update+0x54>)
 8008150:	429a      	cmp	r2, r3
 8008152:	d81a      	bhi.n	800818a <SE_CM0_Update+0x4a>
#ifdef SFU_ISOLATE_SE_WITH_MPU
  if (0U != SE_IsUnprivileged())
 8008154:	f000 fa83 	bl	800865e <SE_IsUnprivileged>
 8008158:	b148      	cbz	r0, 800816e <SE_CM0_Update+0x2e>
  {
    SE_SysCall(&e_ret_status, SE_CM0_UPDATE, pSE_Status, NULL);
 800815a:	2300      	movs	r3, #0
 800815c:	4622      	mov	r2, r4
 800815e:	f44f 7190 	mov.w	r1, #288	@ 0x120
 8008162:	4668      	mov	r0, sp
 8008164:	f000 fa85 	bl	8008672 <SE_SysCall>
    e_ret_status = (*SE_CallGatePtr)(SE_CM0_UPDATE, pSE_Status, primask_bit);
    SE_ExitSecureMode(primask_bit);
#ifdef SFU_ISOLATE_SE_WITH_MPU
  }
#endif /* SFU_ISOLATE_SE_WITH_MPU */
  return e_ret_status;
 8008168:	9800      	ldr	r0, [sp, #0]
}
 800816a:	b002      	add	sp, #8
 800816c:	bd10      	pop	{r4, pc}
    SE_EnterSecureMode(&primask_bit);
 800816e:	a801      	add	r0, sp, #4
 8008170:	f000 fa6c 	bl	800864c <SE_EnterSecureMode>
    e_ret_status = (*SE_CallGatePtr)(SE_CM0_UPDATE, pSE_Status, primask_bit);
 8008174:	9a01      	ldr	r2, [sp, #4]
 8008176:	4621      	mov	r1, r4
 8008178:	4b07      	ldr	r3, [pc, #28]	@ (8008198 <SE_CM0_Update+0x58>)
 800817a:	f44f 7090 	mov.w	r0, #288	@ 0x120
 800817e:	4798      	blx	r3
 8008180:	9000      	str	r0, [sp, #0]
    SE_ExitSecureMode(primask_bit);
 8008182:	9801      	ldr	r0, [sp, #4]
 8008184:	f000 fa67 	bl	8008656 <SE_ExitSecureMode>
 8008188:	e7ee      	b.n	8008168 <SE_CM0_Update+0x28>
  __IS_SFU_RESERVED();
 800818a:	4804      	ldr	r0, [pc, #16]	@ (800819c <SE_CM0_Update+0x5c>)
 800818c:	e7ed      	b.n	800816a <SE_CM0_Update+0x2a>
 800818e:	bf00      	nop
 8008190:	08008a00 	.word	0x08008a00
 8008194:	0801ffff 	.word	0x0801ffff
 8008198:	08000405 	.word	0x08000405
 800819c:	00018799 	.word	0x00018799

080081a0 <SE_ExtFlash_Decrypt_Init>:
  *        This parameter can be a value of @ref SE_Status_Structure_definition.
  * @param pxSE_Metadata Metadata that will be used to fill the Crypto Init structure.
  * @retval SE_ErrorStatus SE_SUCCESS if successful, SE_ERROR otherwise.
  */
SE_ErrorStatus SE_ExtFlash_Decrypt_Init(SE_StatusTypeDef *pSE_Status, SE_FwRawHeaderTypeDef *pxSE_Metadata)
{
 80081a0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80081a2:	4604      	mov	r4, r0
 80081a4:	460d      	mov	r5, r1
 80081a6:	4672      	mov	r2, lr
  SE_ErrorStatus e_ret_status;
  uint32_t primask_bit; /*!< interruption mask saved when disabling ITs then restore when re-enabling ITs */

  /* Check if the call is coming from SFU code */
  __IS_SFU_RESERVED();
 80081a8:	4b12      	ldr	r3, [pc, #72]	@ (80081f4 <SE_ExtFlash_Decrypt_Init+0x54>)
 80081aa:	429a      	cmp	r2, r3
 80081ac:	d320      	bcc.n	80081f0 <SE_ExtFlash_Decrypt_Init+0x50>
 80081ae:	4672      	mov	r2, lr
 80081b0:	4b11      	ldr	r3, [pc, #68]	@ (80081f8 <SE_ExtFlash_Decrypt_Init+0x58>)
 80081b2:	429a      	cmp	r2, r3
 80081b4:	d81c      	bhi.n	80081f0 <SE_ExtFlash_Decrypt_Init+0x50>
#ifdef SFU_ISOLATE_SE_WITH_MPU
  if (0U != SE_IsUnprivileged())
 80081b6:	f000 fa52 	bl	800865e <SE_IsUnprivileged>
 80081ba:	b150      	cbz	r0, 80081d2 <SE_ExtFlash_Decrypt_Init+0x32>
  {
    uint32_t params[1] = {(uint32_t)pxSE_Metadata};
    SE_SysCall(&e_ret_status, SE_EXTFLASH_DECRYPT_INIT, pSE_Status, &params);
 80081bc:	ab01      	add	r3, sp, #4
 80081be:	4622      	mov	r2, r4
 80081c0:	f44f 7188 	mov.w	r1, #272	@ 0x110
 80081c4:	4668      	mov	r0, sp
    uint32_t params[1] = {(uint32_t)pxSE_Metadata};
 80081c6:	9501      	str	r5, [sp, #4]
    SE_SysCall(&e_ret_status, SE_EXTFLASH_DECRYPT_INIT, pSE_Status, &params);
 80081c8:	f000 fa53 	bl	8008672 <SE_SysCall>
    e_ret_status = (*SE_CallGatePtr)(SE_EXTFLASH_DECRYPT_INIT, pSE_Status, primask_bit, pxSE_Metadata);
    SE_ExitSecureMode(primask_bit);
#ifdef SFU_ISOLATE_SE_WITH_MPU
  }
#endif /* SFU_ISOLATE_SE_WITH_MPU */
  return e_ret_status;
 80081cc:	9800      	ldr	r0, [sp, #0]
}
 80081ce:	b003      	add	sp, #12
 80081d0:	bd30      	pop	{r4, r5, pc}
    SE_EnterSecureMode(&primask_bit);
 80081d2:	a801      	add	r0, sp, #4
 80081d4:	f000 fa3a 	bl	800864c <SE_EnterSecureMode>
    e_ret_status = (*SE_CallGatePtr)(SE_EXTFLASH_DECRYPT_INIT, pSE_Status, primask_bit, pxSE_Metadata);
 80081d8:	4621      	mov	r1, r4
 80081da:	462b      	mov	r3, r5
 80081dc:	9a01      	ldr	r2, [sp, #4]
 80081de:	4c07      	ldr	r4, [pc, #28]	@ (80081fc <SE_ExtFlash_Decrypt_Init+0x5c>)
 80081e0:	f44f 7088 	mov.w	r0, #272	@ 0x110
 80081e4:	47a0      	blx	r4
 80081e6:	9000      	str	r0, [sp, #0]
    SE_ExitSecureMode(primask_bit);
 80081e8:	9801      	ldr	r0, [sp, #4]
 80081ea:	f000 fa34 	bl	8008656 <SE_ExitSecureMode>
 80081ee:	e7ed      	b.n	80081cc <SE_ExtFlash_Decrypt_Init+0x2c>
  __IS_SFU_RESERVED();
 80081f0:	4803      	ldr	r0, [pc, #12]	@ (8008200 <SE_ExtFlash_Decrypt_Init+0x60>)
 80081f2:	e7ec      	b.n	80081ce <SE_ExtFlash_Decrypt_Init+0x2e>
 80081f4:	08008a00 	.word	0x08008a00
 80081f8:	0801ffff 	.word	0x0801ffff
 80081fc:	08000405 	.word	0x08000405
 8008200:	00018799 	.word	0x00018799

08008204 <SE_SFU_IMG_Read>:
  * @param  Length: number of bytes to read from flash
  * @retval SE_ErrorStatus SE_SUCCESS if successful, SE_ERROR otherwise.
  */
SE_ErrorStatus SE_SFU_IMG_Read(SE_StatusTypeDef *pSE_Status, uint8_t *pDestination, const uint8_t *pSource,
                               uint32_t Length)
{
 8008204:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008206:	4604      	mov	r4, r0
 8008208:	b087      	sub	sp, #28
 800820a:	460d      	mov	r5, r1
 800820c:	4616      	mov	r6, r2
 800820e:	461f      	mov	r7, r3
 8008210:	4672      	mov	r2, lr
  SE_ErrorStatus e_ret_status;
  uint32_t primask_bit; /*!< interruption mask saved when disabling ITs then restore when re-enabling ITs */

  /* Check if the call is coming from SFU code */
  __IS_SFU_RESERVED();
 8008212:	4b14      	ldr	r3, [pc, #80]	@ (8008264 <SE_SFU_IMG_Read+0x60>)
 8008214:	429a      	cmp	r2, r3
 8008216:	d322      	bcc.n	800825e <SE_SFU_IMG_Read+0x5a>
 8008218:	4672      	mov	r2, lr
 800821a:	4b13      	ldr	r3, [pc, #76]	@ (8008268 <SE_SFU_IMG_Read+0x64>)
 800821c:	429a      	cmp	r2, r3
 800821e:	d81e      	bhi.n	800825e <SE_SFU_IMG_Read+0x5a>
#ifdef SFU_ISOLATE_SE_WITH_MPU
  if (0U != SE_IsUnprivileged())
 8008220:	f000 fa1d 	bl	800865e <SE_IsUnprivileged>
 8008224:	b158      	cbz	r0, 800823e <SE_SFU_IMG_Read+0x3a>
  {

    uint32_t params[3] = {(uint32_t)pDestination, (uint32_t)pSource, (uint32_t)Length};
    SE_SysCall(&e_ret_status, SE_IMG_READ, pSE_Status, &params);
 8008226:	ab03      	add	r3, sp, #12
 8008228:	4622      	mov	r2, r4
 800822a:	2192      	movs	r1, #146	@ 0x92
 800822c:	a802      	add	r0, sp, #8
    uint32_t params[3] = {(uint32_t)pDestination, (uint32_t)pSource, (uint32_t)Length};
 800822e:	9705      	str	r7, [sp, #20]
 8008230:	e9cd 5603 	strd	r5, r6, [sp, #12]
    SE_SysCall(&e_ret_status, SE_IMG_READ, pSE_Status, &params);
 8008234:	f000 fa1d 	bl	8008672 <SE_SysCall>
    /* Exit Secure Mode */
    SE_ExitSecureMode(primask_bit);
#ifdef SFU_ISOLATE_SE_WITH_MPU
  }
#endif /* SFU_ISOLATE_SE_WITH_MPU */
  return e_ret_status;
 8008238:	9802      	ldr	r0, [sp, #8]
}
 800823a:	b007      	add	sp, #28
 800823c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    SE_EnterSecureMode(&primask_bit);
 800823e:	a803      	add	r0, sp, #12
 8008240:	f000 fa04 	bl	800864c <SE_EnterSecureMode>
    e_ret_status = (*SE_CallGatePtr)(SE_IMG_READ, pSE_Status, primask_bit, pDestination, pSource, Length);;
 8008244:	4621      	mov	r1, r4
 8008246:	462b      	mov	r3, r5
 8008248:	9a03      	ldr	r2, [sp, #12]
 800824a:	4c08      	ldr	r4, [pc, #32]	@ (800826c <SE_SFU_IMG_Read+0x68>)
 800824c:	2092      	movs	r0, #146	@ 0x92
 800824e:	e9cd 6700 	strd	r6, r7, [sp]
 8008252:	47a0      	blx	r4
 8008254:	9002      	str	r0, [sp, #8]
    SE_ExitSecureMode(primask_bit);
 8008256:	9803      	ldr	r0, [sp, #12]
 8008258:	f000 f9fd 	bl	8008656 <SE_ExitSecureMode>
 800825c:	e7ec      	b.n	8008238 <SE_SFU_IMG_Read+0x34>
  __IS_SFU_RESERVED();
 800825e:	4804      	ldr	r0, [pc, #16]	@ (8008270 <SE_SFU_IMG_Read+0x6c>)
 8008260:	e7eb      	b.n	800823a <SE_SFU_IMG_Read+0x36>
 8008262:	bf00      	nop
 8008264:	08008a00 	.word	0x08008a00
 8008268:	0801ffff 	.word	0x0801ffff
 800826c:	08000405 	.word	0x08000405
 8008270:	00018799 	.word	0x00018799

08008274 <SE_SFU_IMG_Write>:
  * @param  Length: number of bytes to write to flash
  * @retval SE_ErrorStatus SE_SUCCESS if successful, SE_ERROR otherwise.
  */
SE_ErrorStatus SE_SFU_IMG_Write(SE_StatusTypeDef *pSE_Status, uint8_t *pDestination, const uint8_t *pSource,
                                uint32_t Length)
{
 8008274:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008276:	4604      	mov	r4, r0
 8008278:	b087      	sub	sp, #28
 800827a:	460d      	mov	r5, r1
 800827c:	4616      	mov	r6, r2
 800827e:	461f      	mov	r7, r3
 8008280:	4672      	mov	r2, lr
  SE_ErrorStatus e_ret_status;
  uint32_t primask_bit; /*!< interruption mask saved when disabling ITs then restore when re-enabling ITs */

  /* Check if the call is coming from SFU code */
  __IS_SFU_RESERVED();
 8008282:	4b14      	ldr	r3, [pc, #80]	@ (80082d4 <SE_SFU_IMG_Write+0x60>)
 8008284:	429a      	cmp	r2, r3
 8008286:	d322      	bcc.n	80082ce <SE_SFU_IMG_Write+0x5a>
 8008288:	4672      	mov	r2, lr
 800828a:	4b13      	ldr	r3, [pc, #76]	@ (80082d8 <SE_SFU_IMG_Write+0x64>)
 800828c:	429a      	cmp	r2, r3
 800828e:	d81e      	bhi.n	80082ce <SE_SFU_IMG_Write+0x5a>

#ifdef SFU_ISOLATE_SE_WITH_MPU
  if (0U != SE_IsUnprivileged())
 8008290:	f000 f9e5 	bl	800865e <SE_IsUnprivileged>
 8008294:	b158      	cbz	r0, 80082ae <SE_SFU_IMG_Write+0x3a>
  {
    uint32_t params[3] = {(uint32_t)pDestination, (uint32_t)pSource, (uint32_t)Length};
    SE_SysCall(&e_ret_status, SE_IMG_WRITE, pSE_Status, &params);
 8008296:	ab03      	add	r3, sp, #12
 8008298:	4622      	mov	r2, r4
 800829a:	2193      	movs	r1, #147	@ 0x93
 800829c:	a802      	add	r0, sp, #8
    uint32_t params[3] = {(uint32_t)pDestination, (uint32_t)pSource, (uint32_t)Length};
 800829e:	9705      	str	r7, [sp, #20]
 80082a0:	e9cd 5603 	strd	r5, r6, [sp, #12]
    SE_SysCall(&e_ret_status, SE_IMG_WRITE, pSE_Status, &params);
 80082a4:	f000 f9e5 	bl	8008672 <SE_SysCall>
    e_ret_status = (*SE_CallGatePtr)(SE_IMG_WRITE, pSE_Status, primask_bit, pDestination, pSource, Length);
    SE_ExitSecureMode(primask_bit);
#ifdef SFU_ISOLATE_SE_WITH_MPU
  }
#endif /* SFU_ISOLATE_SE_WITH_MPU */
  return e_ret_status;
 80082a8:	9802      	ldr	r0, [sp, #8]
}
 80082aa:	b007      	add	sp, #28
 80082ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
    SE_EnterSecureMode(&primask_bit);
 80082ae:	a803      	add	r0, sp, #12
 80082b0:	f000 f9cc 	bl	800864c <SE_EnterSecureMode>
    e_ret_status = (*SE_CallGatePtr)(SE_IMG_WRITE, pSE_Status, primask_bit, pDestination, pSource, Length);
 80082b4:	4621      	mov	r1, r4
 80082b6:	462b      	mov	r3, r5
 80082b8:	9a03      	ldr	r2, [sp, #12]
 80082ba:	4c08      	ldr	r4, [pc, #32]	@ (80082dc <SE_SFU_IMG_Write+0x68>)
 80082bc:	2093      	movs	r0, #147	@ 0x93
 80082be:	e9cd 6700 	strd	r6, r7, [sp]
 80082c2:	47a0      	blx	r4
 80082c4:	9002      	str	r0, [sp, #8]
    SE_ExitSecureMode(primask_bit);
 80082c6:	9803      	ldr	r0, [sp, #12]
 80082c8:	f000 f9c5 	bl	8008656 <SE_ExitSecureMode>
 80082cc:	e7ec      	b.n	80082a8 <SE_SFU_IMG_Write+0x34>
  __IS_SFU_RESERVED();
 80082ce:	4804      	ldr	r0, [pc, #16]	@ (80082e0 <SE_SFU_IMG_Write+0x6c>)
 80082d0:	e7eb      	b.n	80082aa <SE_SFU_IMG_Write+0x36>
 80082d2:	bf00      	nop
 80082d4:	08008a00 	.word	0x08008a00
 80082d8:	0801ffff 	.word	0x0801ffff
 80082dc:	08000405 	.word	0x08000405
 80082e0:	00018799 	.word	0x00018799

080082e4 <SE_SFU_IMG_Erase>:
  * @param  pDestination: pointer to flash area to erase.
  * @param  Length: number of bytes to erase in flash
  * @retval SE_ErrorStatus SE_SUCCESS if successful, SE_ERROR otherwise.
  */
SE_ErrorStatus SE_SFU_IMG_Erase(SE_StatusTypeDef *pSE_Status, uint8_t *pDestination, uint32_t Length)
{
 80082e4:	b570      	push	{r4, r5, r6, lr}
 80082e6:	4604      	mov	r4, r0
 80082e8:	b086      	sub	sp, #24
 80082ea:	460d      	mov	r5, r1
 80082ec:	4616      	mov	r6, r2
 80082ee:	4672      	mov	r2, lr
  SE_ErrorStatus e_ret_status;
  uint32_t primask_bit; /*!< interruption mask saved when disabling ITs then restore when re-enabling ITs */

  /* Check if the call is coming from SFU code */
  __IS_SFU_RESERVED();
 80082f0:	4b12      	ldr	r3, [pc, #72]	@ (800833c <SE_SFU_IMG_Erase+0x58>)
 80082f2:	429a      	cmp	r2, r3
 80082f4:	d320      	bcc.n	8008338 <SE_SFU_IMG_Erase+0x54>
 80082f6:	4672      	mov	r2, lr
 80082f8:	4b11      	ldr	r3, [pc, #68]	@ (8008340 <SE_SFU_IMG_Erase+0x5c>)
 80082fa:	429a      	cmp	r2, r3
 80082fc:	d81c      	bhi.n	8008338 <SE_SFU_IMG_Erase+0x54>

#ifdef SFU_ISOLATE_SE_WITH_MPU
  if (0U != SE_IsUnprivileged())
 80082fe:	f000 f9ae 	bl	800865e <SE_IsUnprivileged>
 8008302:	b150      	cbz	r0, 800831a <SE_SFU_IMG_Erase+0x36>
  {
    uint32_t params[2] = {(uint32_t)pDestination, (uint32_t)Length};
    SE_SysCall(&e_ret_status, SE_IMG_ERASE, pSE_Status, &params);
 8008304:	ab04      	add	r3, sp, #16
 8008306:	4622      	mov	r2, r4
 8008308:	2194      	movs	r1, #148	@ 0x94
 800830a:	a803      	add	r0, sp, #12
    uint32_t params[2] = {(uint32_t)pDestination, (uint32_t)Length};
 800830c:	e9cd 5604 	strd	r5, r6, [sp, #16]
    SE_SysCall(&e_ret_status, SE_IMG_ERASE, pSE_Status, &params);
 8008310:	f000 f9af 	bl	8008672 <SE_SysCall>
    e_ret_status = (*SE_CallGatePtr)(SE_IMG_ERASE, pSE_Status, primask_bit, pDestination, Length);
    SE_ExitSecureMode(primask_bit);
#ifdef SFU_ISOLATE_SE_WITH_MPU
  }
#endif /* SFU_ISOLATE_SE_WITH_MPU */
  return e_ret_status;
 8008314:	9803      	ldr	r0, [sp, #12]
}
 8008316:	b006      	add	sp, #24
 8008318:	bd70      	pop	{r4, r5, r6, pc}
    SE_EnterSecureMode(&primask_bit);
 800831a:	a804      	add	r0, sp, #16
 800831c:	f000 f996 	bl	800864c <SE_EnterSecureMode>
    e_ret_status = (*SE_CallGatePtr)(SE_IMG_ERASE, pSE_Status, primask_bit, pDestination, Length);
 8008320:	4621      	mov	r1, r4
 8008322:	462b      	mov	r3, r5
 8008324:	9a04      	ldr	r2, [sp, #16]
 8008326:	4c07      	ldr	r4, [pc, #28]	@ (8008344 <SE_SFU_IMG_Erase+0x60>)
 8008328:	2094      	movs	r0, #148	@ 0x94
 800832a:	9600      	str	r6, [sp, #0]
 800832c:	47a0      	blx	r4
 800832e:	9003      	str	r0, [sp, #12]
    SE_ExitSecureMode(primask_bit);
 8008330:	9804      	ldr	r0, [sp, #16]
 8008332:	f000 f990 	bl	8008656 <SE_ExitSecureMode>
 8008336:	e7ed      	b.n	8008314 <SE_SFU_IMG_Erase+0x30>
  __IS_SFU_RESERVED();
 8008338:	4803      	ldr	r0, [pc, #12]	@ (8008348 <SE_SFU_IMG_Erase+0x64>)
 800833a:	e7ec      	b.n	8008316 <SE_SFU_IMG_Erase+0x32>
 800833c:	08008a00 	.word	0x08008a00
 8008340:	0801ffff 	.word	0x0801ffff
 8008344:	08000405 	.word	0x08000405
 8008348:	00018799 	.word	0x00018799

0800834c <SE_Decrypt_Init>:
  * @param SE_FwType Type of Fw Image.
  *        This parameter can be SE_FW_IMAGE_COMPLETE or SE_FW_IMAGE_PARTIAL.
  * @retval SE_ErrorStatus SE_SUCCESS if successful, SE_ERROR otherwise.
  */
SE_ErrorStatus SE_Decrypt_Init(SE_StatusTypeDef *peSE_Status, SE_FwRawHeaderTypeDef *pxSE_Metadata, uint32_t SE_FwType)
{
 800834c:	b570      	push	{r4, r5, r6, lr}
 800834e:	4605      	mov	r5, r0
 8008350:	b086      	sub	sp, #24
 8008352:	460e      	mov	r6, r1
 8008354:	4614      	mov	r4, r2
 8008356:	4672      	mov	r2, lr
  SE_ErrorStatus e_ret_status;
  uint32_t primask_bit; /*!< interruption mask saved when disabling ITs then restore when re-enabling ITs */

  /* Check if the call is coming from SFU code */
  __IS_SFU_RESERVED();
 8008358:	4b13      	ldr	r3, [pc, #76]	@ (80083a8 <SE_Decrypt_Init+0x5c>)
 800835a:	429a      	cmp	r2, r3
 800835c:	d322      	bcc.n	80083a4 <SE_Decrypt_Init+0x58>
 800835e:	4672      	mov	r2, lr
 8008360:	4b12      	ldr	r3, [pc, #72]	@ (80083ac <SE_Decrypt_Init+0x60>)
 8008362:	429a      	cmp	r2, r3
 8008364:	d81e      	bhi.n	80083a4 <SE_Decrypt_Init+0x58>

  /* Check the parameter */
  if ((SE_FwType != SE_FW_IMAGE_COMPLETE) && (SE_FwType != SE_FW_IMAGE_PARTIAL))
 8008366:	2c01      	cmp	r4, #1
 8008368:	d81c      	bhi.n	80083a4 <SE_Decrypt_Init+0x58>
  {
    return SE_ERROR;
  }

#ifdef SFU_ISOLATE_SE_WITH_MPU
  if (0U != SE_IsUnprivileged())
 800836a:	f000 f978 	bl	800865e <SE_IsUnprivileged>
 800836e:	b150      	cbz	r0, 8008386 <SE_Decrypt_Init+0x3a>
  {
    uint32_t params[2] = {(uint32_t)pxSE_Metadata, (uint32_t)SE_FwType};
    SE_SysCall(&e_ret_status, SE_CRYPTO_LL_DECRYPT_INIT_ID, peSE_Status, &params);
 8008370:	ab04      	add	r3, sp, #16
 8008372:	462a      	mov	r2, r5
 8008374:	2104      	movs	r1, #4
 8008376:	a803      	add	r0, sp, #12
    uint32_t params[2] = {(uint32_t)pxSE_Metadata, (uint32_t)SE_FwType};
 8008378:	e9cd 6404 	strd	r6, r4, [sp, #16]
    SE_SysCall(&e_ret_status, SE_CRYPTO_LL_DECRYPT_INIT_ID, peSE_Status, &params);
 800837c:	f000 f979 	bl	8008672 <SE_SysCall>
    /* Exit Secure Mode */
    SE_ExitSecureMode(primask_bit);
#ifdef SFU_ISOLATE_SE_WITH_MPU
  }
#endif /* SFU_ISOLATE_SE_WITH_MPU */
  return e_ret_status;
 8008380:	9803      	ldr	r0, [sp, #12]
}
 8008382:	b006      	add	sp, #24
 8008384:	bd70      	pop	{r4, r5, r6, pc}
    SE_EnterSecureMode(&primask_bit);
 8008386:	a804      	add	r0, sp, #16
 8008388:	f000 f960 	bl	800864c <SE_EnterSecureMode>
    e_ret_status = (*SE_CallGatePtr)(SE_CRYPTO_LL_DECRYPT_INIT_ID, peSE_Status, primask_bit, pxSE_Metadata, SE_FwType);
 800838c:	9400      	str	r4, [sp, #0]
 800838e:	4633      	mov	r3, r6
 8008390:	9a04      	ldr	r2, [sp, #16]
 8008392:	4629      	mov	r1, r5
 8008394:	4c06      	ldr	r4, [pc, #24]	@ (80083b0 <SE_Decrypt_Init+0x64>)
 8008396:	2004      	movs	r0, #4
 8008398:	47a0      	blx	r4
 800839a:	9003      	str	r0, [sp, #12]
    SE_ExitSecureMode(primask_bit);
 800839c:	9804      	ldr	r0, [sp, #16]
 800839e:	f000 f95a 	bl	8008656 <SE_ExitSecureMode>
 80083a2:	e7ed      	b.n	8008380 <SE_Decrypt_Init+0x34>
  __IS_SFU_RESERVED();
 80083a4:	4803      	ldr	r0, [pc, #12]	@ (80083b4 <SE_Decrypt_Init+0x68>)
 80083a6:	e7ec      	b.n	8008382 <SE_Decrypt_Init+0x36>
 80083a8:	08008a00 	.word	0x08008a00
 80083ac:	0801ffff 	.word	0x0801ffff
 80083b0:	08000405 	.word	0x08000405
 80083b4:	00018799 	.word	0x00018799

080083b8 <SE_Decrypt_Append>:
  * @param pOutputSize pointer to Output Size (bytes).
  * @retval SE_ErrorStatus SE_SUCCESS if successful, SE_ERROR otherwise.
  */
SE_ErrorStatus SE_Decrypt_Append(SE_StatusTypeDef *peSE_Status, const uint8_t *pInputBuffer, int32_t InputSize,
                                 uint8_t *pOutputBuffer, int32_t *pOutputSize)
{
 80083b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80083bc:	b08a      	sub	sp, #40	@ 0x28
 80083be:	4604      	mov	r4, r0
 80083c0:	460d      	mov	r5, r1
 80083c2:	4616      	mov	r6, r2
 80083c4:	461f      	mov	r7, r3
 80083c6:	f8dd 8040 	ldr.w	r8, [sp, #64]	@ 0x40
 80083ca:	4672      	mov	r2, lr
  SE_ErrorStatus e_ret_status;
  uint32_t primask_bit; /*!< interruption mask saved when disabling ITs then restore when re-enabling ITs */

  /* Check if the call is coming from SFU code */
  __IS_SFU_RESERVED();
 80083cc:	4b15      	ldr	r3, [pc, #84]	@ (8008424 <SE_Decrypt_Append+0x6c>)
 80083ce:	429a      	cmp	r2, r3
 80083d0:	d325      	bcc.n	800841e <SE_Decrypt_Append+0x66>
 80083d2:	4672      	mov	r2, lr
 80083d4:	4b14      	ldr	r3, [pc, #80]	@ (8008428 <SE_Decrypt_Append+0x70>)
 80083d6:	429a      	cmp	r2, r3
 80083d8:	d821      	bhi.n	800841e <SE_Decrypt_Append+0x66>

#ifdef SFU_ISOLATE_SE_WITH_MPU
  if (0U != SE_IsUnprivileged())
 80083da:	f000 f940 	bl	800865e <SE_IsUnprivileged>
 80083de:	b168      	cbz	r0, 80083fc <SE_Decrypt_Append+0x44>
  {
    uint32_t params[4] = {(uint32_t)pInputBuffer, (uint32_t)InputSize, (uint32_t)pOutputBuffer, (uint32_t)pOutputSize};
    SE_SysCall(&e_ret_status, SE_CRYPTO_LL_DECRYPT_APPEND_ID, peSE_Status, &params);
 80083e0:	ab06      	add	r3, sp, #24
 80083e2:	4622      	mov	r2, r4
 80083e4:	2105      	movs	r1, #5
 80083e6:	a805      	add	r0, sp, #20
    uint32_t params[4] = {(uint32_t)pInputBuffer, (uint32_t)InputSize, (uint32_t)pOutputBuffer, (uint32_t)pOutputSize};
 80083e8:	e9cd 5606 	strd	r5, r6, [sp, #24]
 80083ec:	e9cd 7808 	strd	r7, r8, [sp, #32]
    SE_SysCall(&e_ret_status, SE_CRYPTO_LL_DECRYPT_APPEND_ID, peSE_Status, &params);
 80083f0:	f000 f93f 	bl	8008672 <SE_SysCall>
    /* Exit Secure Mode */
    SE_ExitSecureMode(primask_bit);
#ifdef SFU_ISOLATE_SE_WITH_MPU
  }
#endif /* SFU_ISOLATE_SE_WITH_MPU */
  return e_ret_status;
 80083f4:	9805      	ldr	r0, [sp, #20]
}
 80083f6:	b00a      	add	sp, #40	@ 0x28
 80083f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    SE_EnterSecureMode(&primask_bit);
 80083fc:	a806      	add	r0, sp, #24
 80083fe:	f000 f925 	bl	800864c <SE_EnterSecureMode>
    e_ret_status = (*SE_CallGatePtr)(SE_CRYPTO_LL_DECRYPT_APPEND_ID, peSE_Status, primask_bit, pInputBuffer, InputSize,
 8008402:	4621      	mov	r1, r4
 8008404:	462b      	mov	r3, r5
 8008406:	9a06      	ldr	r2, [sp, #24]
 8008408:	4c08      	ldr	r4, [pc, #32]	@ (800842c <SE_Decrypt_Append+0x74>)
 800840a:	2005      	movs	r0, #5
 800840c:	9600      	str	r6, [sp, #0]
 800840e:	e9cd 7801 	strd	r7, r8, [sp, #4]
 8008412:	47a0      	blx	r4
 8008414:	9005      	str	r0, [sp, #20]
    SE_ExitSecureMode(primask_bit);
 8008416:	9806      	ldr	r0, [sp, #24]
 8008418:	f000 f91d 	bl	8008656 <SE_ExitSecureMode>
 800841c:	e7ea      	b.n	80083f4 <SE_Decrypt_Append+0x3c>
  __IS_SFU_RESERVED();
 800841e:	4804      	ldr	r0, [pc, #16]	@ (8008430 <SE_Decrypt_Append+0x78>)
 8008420:	e7e9      	b.n	80083f6 <SE_Decrypt_Append+0x3e>
 8008422:	bf00      	nop
 8008424:	08008a00 	.word	0x08008a00
 8008428:	0801ffff 	.word	0x0801ffff
 800842c:	08000405 	.word	0x08000405
 8008430:	00018799 	.word	0x00018799

08008434 <SE_Decrypt_Finish>:
  * @param pOutputBuffer pointer to Output Buffer.
  * @param pOutputSize pointer to Output Size (bytes).
  * @retval SE_ErrorStatus SE_SUCCESS if successful, SE_ERROR otherwise.
  */
SE_ErrorStatus SE_Decrypt_Finish(SE_StatusTypeDef *peSE_Status, uint8_t *pOutputBuffer, int32_t *pOutputSize)
{
 8008434:	b570      	push	{r4, r5, r6, lr}
 8008436:	4604      	mov	r4, r0
 8008438:	b086      	sub	sp, #24
 800843a:	460d      	mov	r5, r1
 800843c:	4616      	mov	r6, r2
 800843e:	4672      	mov	r2, lr
  SE_ErrorStatus e_ret_status;
  uint32_t primask_bit; /*!< interruption mask saved when disabling ITs then restore when re-enabling ITs */

  /* Check if the call is coming from SFU code */
  __IS_SFU_RESERVED();
 8008440:	4b12      	ldr	r3, [pc, #72]	@ (800848c <SE_Decrypt_Finish+0x58>)
 8008442:	429a      	cmp	r2, r3
 8008444:	d320      	bcc.n	8008488 <SE_Decrypt_Finish+0x54>
 8008446:	4672      	mov	r2, lr
 8008448:	4b11      	ldr	r3, [pc, #68]	@ (8008490 <SE_Decrypt_Finish+0x5c>)
 800844a:	429a      	cmp	r2, r3
 800844c:	d81c      	bhi.n	8008488 <SE_Decrypt_Finish+0x54>

#ifdef SFU_ISOLATE_SE_WITH_MPU
  if (0U != SE_IsUnprivileged())
 800844e:	f000 f906 	bl	800865e <SE_IsUnprivileged>
 8008452:	b150      	cbz	r0, 800846a <SE_Decrypt_Finish+0x36>
  {
    uint32_t params[2] = {(uint32_t)pOutputBuffer, (uint32_t)pOutputSize};
    SE_SysCall(&e_ret_status, SE_CRYPTO_LL_DECRYPT_FINISH_ID, peSE_Status, &params);
 8008454:	ab04      	add	r3, sp, #16
 8008456:	4622      	mov	r2, r4
 8008458:	2106      	movs	r1, #6
 800845a:	a803      	add	r0, sp, #12
    uint32_t params[2] = {(uint32_t)pOutputBuffer, (uint32_t)pOutputSize};
 800845c:	e9cd 5604 	strd	r5, r6, [sp, #16]
    SE_SysCall(&e_ret_status, SE_CRYPTO_LL_DECRYPT_FINISH_ID, peSE_Status, &params);
 8008460:	f000 f907 	bl	8008672 <SE_SysCall>
    /* Exit Secure Mode */
    SE_ExitSecureMode(primask_bit);
#ifdef SFU_ISOLATE_SE_WITH_MPU
  }
#endif /* SFU_ISOLATE_SE_WITH_MPU */
  return e_ret_status;
 8008464:	9803      	ldr	r0, [sp, #12]
}
 8008466:	b006      	add	sp, #24
 8008468:	bd70      	pop	{r4, r5, r6, pc}
    SE_EnterSecureMode(&primask_bit);
 800846a:	a804      	add	r0, sp, #16
 800846c:	f000 f8ee 	bl	800864c <SE_EnterSecureMode>
    e_ret_status = (*SE_CallGatePtr)(SE_CRYPTO_LL_DECRYPT_FINISH_ID, peSE_Status, primask_bit, pOutputBuffer,
 8008470:	4621      	mov	r1, r4
 8008472:	462b      	mov	r3, r5
 8008474:	9a04      	ldr	r2, [sp, #16]
 8008476:	4c07      	ldr	r4, [pc, #28]	@ (8008494 <SE_Decrypt_Finish+0x60>)
 8008478:	2006      	movs	r0, #6
 800847a:	9600      	str	r6, [sp, #0]
 800847c:	47a0      	blx	r4
 800847e:	9003      	str	r0, [sp, #12]
    SE_ExitSecureMode(primask_bit);
 8008480:	9804      	ldr	r0, [sp, #16]
 8008482:	f000 f8e8 	bl	8008656 <SE_ExitSecureMode>
 8008486:	e7ed      	b.n	8008464 <SE_Decrypt_Finish+0x30>
  __IS_SFU_RESERVED();
 8008488:	4803      	ldr	r0, [pc, #12]	@ (8008498 <SE_Decrypt_Finish+0x64>)
 800848a:	e7ec      	b.n	8008466 <SE_Decrypt_Finish+0x32>
 800848c:	08008a00 	.word	0x08008a00
 8008490:	0801ffff 	.word	0x0801ffff
 8008494:	08000405 	.word	0x08000405
 8008498:	00018799 	.word	0x00018799

0800849c <SE_AuthenticateFW_Init>:
  *        This parameter can be SE_FW_IMAGE_COMPLETE or SE_FW_IMAGE_PARTIAL.
  * @retval SE_ErrorStatus SE_SUCCESS if successful, SE_ERROR otherwise.
  */
SE_ErrorStatus SE_AuthenticateFW_Init(SE_StatusTypeDef *peSE_Status, SE_FwRawHeaderTypeDef *pxSE_Metadata,
                                      uint32_t SE_FwType)
{
 800849c:	b570      	push	{r4, r5, r6, lr}
 800849e:	4605      	mov	r5, r0
 80084a0:	b086      	sub	sp, #24
 80084a2:	460e      	mov	r6, r1
 80084a4:	4614      	mov	r4, r2
 80084a6:	4672      	mov	r2, lr
  SE_ErrorStatus e_ret_status;
  uint32_t primask_bit; /*!< interruption mask saved when disabling ITs then restore when re-enabling ITs */

  /* Check if the call is coming from SFU code */
  __IS_SFU_RESERVED();
 80084a8:	4b13      	ldr	r3, [pc, #76]	@ (80084f8 <SE_AuthenticateFW_Init+0x5c>)
 80084aa:	429a      	cmp	r2, r3
 80084ac:	d322      	bcc.n	80084f4 <SE_AuthenticateFW_Init+0x58>
 80084ae:	4672      	mov	r2, lr
 80084b0:	4b12      	ldr	r3, [pc, #72]	@ (80084fc <SE_AuthenticateFW_Init+0x60>)
 80084b2:	429a      	cmp	r2, r3
 80084b4:	d81e      	bhi.n	80084f4 <SE_AuthenticateFW_Init+0x58>

  /* Check the parameter */
  if ((SE_FwType != SE_FW_IMAGE_COMPLETE) && (SE_FwType != SE_FW_IMAGE_PARTIAL))
 80084b6:	2c01      	cmp	r4, #1
 80084b8:	d81c      	bhi.n	80084f4 <SE_AuthenticateFW_Init+0x58>
  {
    return SE_ERROR;
  }

#ifdef SFU_ISOLATE_SE_WITH_MPU
  if (0U != SE_IsUnprivileged())
 80084ba:	f000 f8d0 	bl	800865e <SE_IsUnprivileged>
 80084be:	b150      	cbz	r0, 80084d6 <SE_AuthenticateFW_Init+0x3a>
  {
    uint32_t params[2] = {(uint32_t)pxSE_Metadata, (uint32_t)SE_FwType};
    SE_SysCall(&e_ret_status, SE_CRYPTO_LL_AUTHENTICATE_FW_INIT_ID, peSE_Status, &params);
 80084c0:	ab04      	add	r3, sp, #16
 80084c2:	462a      	mov	r2, r5
 80084c4:	2107      	movs	r1, #7
 80084c6:	a803      	add	r0, sp, #12
    uint32_t params[2] = {(uint32_t)pxSE_Metadata, (uint32_t)SE_FwType};
 80084c8:	e9cd 6404 	strd	r6, r4, [sp, #16]
    SE_SysCall(&e_ret_status, SE_CRYPTO_LL_AUTHENTICATE_FW_INIT_ID, peSE_Status, &params);
 80084cc:	f000 f8d1 	bl	8008672 <SE_SysCall>
    SE_ExitSecureMode(primask_bit);
#ifdef SFU_ISOLATE_SE_WITH_MPU
  }
#endif /* SFU_ISOLATE_SE_WITH_MPU */

  return e_ret_status;
 80084d0:	9803      	ldr	r0, [sp, #12]
}
 80084d2:	b006      	add	sp, #24
 80084d4:	bd70      	pop	{r4, r5, r6, pc}
    SE_EnterSecureMode(&primask_bit);
 80084d6:	a804      	add	r0, sp, #16
 80084d8:	f000 f8b8 	bl	800864c <SE_EnterSecureMode>
    e_ret_status = (*SE_CallGatePtr)(SE_CRYPTO_LL_AUTHENTICATE_FW_INIT_ID, peSE_Status, primask_bit, pxSE_Metadata,
 80084dc:	9400      	str	r4, [sp, #0]
 80084de:	4633      	mov	r3, r6
 80084e0:	9a04      	ldr	r2, [sp, #16]
 80084e2:	4629      	mov	r1, r5
 80084e4:	4c06      	ldr	r4, [pc, #24]	@ (8008500 <SE_AuthenticateFW_Init+0x64>)
 80084e6:	2007      	movs	r0, #7
 80084e8:	47a0      	blx	r4
 80084ea:	9003      	str	r0, [sp, #12]
    SE_ExitSecureMode(primask_bit);
 80084ec:	9804      	ldr	r0, [sp, #16]
 80084ee:	f000 f8b2 	bl	8008656 <SE_ExitSecureMode>
 80084f2:	e7ed      	b.n	80084d0 <SE_AuthenticateFW_Init+0x34>
  __IS_SFU_RESERVED();
 80084f4:	4803      	ldr	r0, [pc, #12]	@ (8008504 <SE_AuthenticateFW_Init+0x68>)
 80084f6:	e7ec      	b.n	80084d2 <SE_AuthenticateFW_Init+0x36>
 80084f8:	08008a00 	.word	0x08008a00
 80084fc:	0801ffff 	.word	0x0801ffff
 8008500:	08000405 	.word	0x08000405
 8008504:	00018799 	.word	0x00018799

08008508 <SE_AuthenticateFW_Append>:
  * @param pOutputSize pointer to Output Size (bytes).
  * @retval SE_ErrorStatus SE_SUCCESS if successful, SE_ERROR otherwise.
  */
SE_ErrorStatus SE_AuthenticateFW_Append(SE_StatusTypeDef *peSE_Status, const uint8_t *pInputBuffer, int32_t InputSize,
                                        uint8_t *pOutputBuffer, int32_t *pOutputSize)
{
 8008508:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800850c:	b08a      	sub	sp, #40	@ 0x28
 800850e:	4604      	mov	r4, r0
 8008510:	460d      	mov	r5, r1
 8008512:	4616      	mov	r6, r2
 8008514:	461f      	mov	r7, r3
 8008516:	f8dd 8040 	ldr.w	r8, [sp, #64]	@ 0x40
 800851a:	4672      	mov	r2, lr
  SE_ErrorStatus e_ret_status;
  uint32_t primask_bit; /*!< interruption mask saved when disabling ITs then restore when re-enabling ITs */

  /* Check if the call is coming from SFU code */
  __IS_SFU_RESERVED();
 800851c:	4b15      	ldr	r3, [pc, #84]	@ (8008574 <SE_AuthenticateFW_Append+0x6c>)
 800851e:	429a      	cmp	r2, r3
 8008520:	d325      	bcc.n	800856e <SE_AuthenticateFW_Append+0x66>
 8008522:	4672      	mov	r2, lr
 8008524:	4b14      	ldr	r3, [pc, #80]	@ (8008578 <SE_AuthenticateFW_Append+0x70>)
 8008526:	429a      	cmp	r2, r3
 8008528:	d821      	bhi.n	800856e <SE_AuthenticateFW_Append+0x66>

#ifdef SFU_ISOLATE_SE_WITH_MPU
  if (0U != SE_IsUnprivileged())
 800852a:	f000 f898 	bl	800865e <SE_IsUnprivileged>
 800852e:	b168      	cbz	r0, 800854c <SE_AuthenticateFW_Append+0x44>
  {
    uint32_t params[4] = {(uint32_t)pInputBuffer, (uint32_t)InputSize, (uint32_t)pOutputBuffer, (uint32_t)pOutputSize};
    SE_SysCall(&e_ret_status, SE_CRYPTO_LL_AUTHENTICATE_FW_APPEND_ID, peSE_Status, &params);
 8008530:	ab06      	add	r3, sp, #24
 8008532:	4622      	mov	r2, r4
 8008534:	2108      	movs	r1, #8
 8008536:	a805      	add	r0, sp, #20
    uint32_t params[4] = {(uint32_t)pInputBuffer, (uint32_t)InputSize, (uint32_t)pOutputBuffer, (uint32_t)pOutputSize};
 8008538:	e9cd 5606 	strd	r5, r6, [sp, #24]
 800853c:	e9cd 7808 	strd	r7, r8, [sp, #32]
    SE_SysCall(&e_ret_status, SE_CRYPTO_LL_AUTHENTICATE_FW_APPEND_ID, peSE_Status, &params);
 8008540:	f000 f897 	bl	8008672 <SE_SysCall>
    SE_ExitSecureMode(primask_bit);
#ifdef SFU_ISOLATE_SE_WITH_MPU
  }
#endif /* SFU_ISOLATE_SE_WITH_MPU */

  return e_ret_status;
 8008544:	9805      	ldr	r0, [sp, #20]
}
 8008546:	b00a      	add	sp, #40	@ 0x28
 8008548:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    SE_EnterSecureMode(&primask_bit);
 800854c:	a806      	add	r0, sp, #24
 800854e:	f000 f87d 	bl	800864c <SE_EnterSecureMode>
    e_ret_status = (*SE_CallGatePtr)(SE_CRYPTO_LL_AUTHENTICATE_FW_APPEND_ID, peSE_Status, primask_bit, pInputBuffer,
 8008552:	4621      	mov	r1, r4
 8008554:	462b      	mov	r3, r5
 8008556:	9a06      	ldr	r2, [sp, #24]
 8008558:	4c08      	ldr	r4, [pc, #32]	@ (800857c <SE_AuthenticateFW_Append+0x74>)
 800855a:	2008      	movs	r0, #8
 800855c:	9600      	str	r6, [sp, #0]
 800855e:	e9cd 7801 	strd	r7, r8, [sp, #4]
 8008562:	47a0      	blx	r4
 8008564:	9005      	str	r0, [sp, #20]
    SE_ExitSecureMode(primask_bit);
 8008566:	9806      	ldr	r0, [sp, #24]
 8008568:	f000 f875 	bl	8008656 <SE_ExitSecureMode>
 800856c:	e7ea      	b.n	8008544 <SE_AuthenticateFW_Append+0x3c>
  __IS_SFU_RESERVED();
 800856e:	4804      	ldr	r0, [pc, #16]	@ (8008580 <SE_AuthenticateFW_Append+0x78>)
 8008570:	e7e9      	b.n	8008546 <SE_AuthenticateFW_Append+0x3e>
 8008572:	bf00      	nop
 8008574:	08008a00 	.word	0x08008a00
 8008578:	0801ffff 	.word	0x0801ffff
 800857c:	08000405 	.word	0x08000405
 8008580:	00018799 	.word	0x00018799

08008584 <SE_AuthenticateFW_Finish>:
  * @param pOutputBuffer pointer to Output Buffer.
  * @param pOutputSize pointer to Output Size (bytes).
  * @retval SE_ErrorStatus SE_SUCCESS if successful, SE_ERROR otherwise.
  */
SE_ErrorStatus SE_AuthenticateFW_Finish(SE_StatusTypeDef *peSE_Status, uint8_t *pOutputBuffer, int32_t *pOutputSize)
{
 8008584:	b570      	push	{r4, r5, r6, lr}
 8008586:	4604      	mov	r4, r0
 8008588:	b086      	sub	sp, #24
 800858a:	460d      	mov	r5, r1
 800858c:	4616      	mov	r6, r2
 800858e:	4672      	mov	r2, lr
  SE_ErrorStatus e_ret_status;
  uint32_t primask_bit; /*!< interruption mask saved when disabling ITs then restore when re-enabling ITs */

  /* Check if the call is coming from SFU code */
  __IS_SFU_RESERVED();
 8008590:	4b12      	ldr	r3, [pc, #72]	@ (80085dc <SE_AuthenticateFW_Finish+0x58>)
 8008592:	429a      	cmp	r2, r3
 8008594:	d320      	bcc.n	80085d8 <SE_AuthenticateFW_Finish+0x54>
 8008596:	4672      	mov	r2, lr
 8008598:	4b11      	ldr	r3, [pc, #68]	@ (80085e0 <SE_AuthenticateFW_Finish+0x5c>)
 800859a:	429a      	cmp	r2, r3
 800859c:	d81c      	bhi.n	80085d8 <SE_AuthenticateFW_Finish+0x54>

#ifdef SFU_ISOLATE_SE_WITH_MPU
  if (0U != SE_IsUnprivileged())
 800859e:	f000 f85e 	bl	800865e <SE_IsUnprivileged>
 80085a2:	b150      	cbz	r0, 80085ba <SE_AuthenticateFW_Finish+0x36>
  {
    uint32_t params[2] = {(uint32_t)pOutputBuffer, (uint32_t)pOutputSize};
    SE_SysCall(&e_ret_status, SE_CRYPTO_LL_AUTHENTICATE_FW_FINISH_ID, peSE_Status, &params);
 80085a4:	ab04      	add	r3, sp, #16
 80085a6:	4622      	mov	r2, r4
 80085a8:	2109      	movs	r1, #9
 80085aa:	a803      	add	r0, sp, #12
    uint32_t params[2] = {(uint32_t)pOutputBuffer, (uint32_t)pOutputSize};
 80085ac:	e9cd 5604 	strd	r5, r6, [sp, #16]
    SE_SysCall(&e_ret_status, SE_CRYPTO_LL_AUTHENTICATE_FW_FINISH_ID, peSE_Status, &params);
 80085b0:	f000 f85f 	bl	8008672 <SE_SysCall>
    SE_ExitSecureMode(primask_bit);
#ifdef SFU_ISOLATE_SE_WITH_MPU
  }
#endif /* SFU_ISOLATE_SE_WITH_MPU */

  return e_ret_status;
 80085b4:	9803      	ldr	r0, [sp, #12]
}
 80085b6:	b006      	add	sp, #24
 80085b8:	bd70      	pop	{r4, r5, r6, pc}
    SE_EnterSecureMode(&primask_bit);
 80085ba:	a804      	add	r0, sp, #16
 80085bc:	f000 f846 	bl	800864c <SE_EnterSecureMode>
    e_ret_status = (*SE_CallGatePtr)(SE_CRYPTO_LL_AUTHENTICATE_FW_FINISH_ID, peSE_Status, primask_bit, pOutputBuffer,
 80085c0:	4621      	mov	r1, r4
 80085c2:	462b      	mov	r3, r5
 80085c4:	9a04      	ldr	r2, [sp, #16]
 80085c6:	4c07      	ldr	r4, [pc, #28]	@ (80085e4 <SE_AuthenticateFW_Finish+0x60>)
 80085c8:	2009      	movs	r0, #9
 80085ca:	9600      	str	r6, [sp, #0]
 80085cc:	47a0      	blx	r4
 80085ce:	9003      	str	r0, [sp, #12]
    SE_ExitSecureMode(primask_bit);
 80085d0:	9804      	ldr	r0, [sp, #16]
 80085d2:	f000 f840 	bl	8008656 <SE_ExitSecureMode>
 80085d6:	e7ed      	b.n	80085b4 <SE_AuthenticateFW_Finish+0x30>
  __IS_SFU_RESERVED();
 80085d8:	4803      	ldr	r0, [pc, #12]	@ (80085e8 <SE_AuthenticateFW_Finish+0x64>)
 80085da:	e7ec      	b.n	80085b6 <SE_AuthenticateFW_Finish+0x32>
 80085dc:	08008a00 	.word	0x08008a00
 80085e0:	0801ffff 	.word	0x0801ffff
 80085e4:	08000405 	.word	0x08000405
 80085e8:	00018799 	.word	0x00018799

080085ec <SE_VerifyHeaderSignature>:
  *        This parameter can be a value of @ref SE_Status_Structure_definition.
  * @param pxFwRawHeader pointer to RawHeader Buffer.
  * @retval SE_ErrorStatus SE_SUCCESS if successful, SE_ERROR otherwise.
  */
SE_ErrorStatus SE_VerifyHeaderSignature(SE_StatusTypeDef *peSE_Status, SE_FwRawHeaderTypeDef *pxFwRawHeader)
{
 80085ec:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80085ee:	4604      	mov	r4, r0
 80085f0:	460d      	mov	r5, r1
 80085f2:	4672      	mov	r2, lr
  SE_ErrorStatus e_ret_status;
  uint32_t primask_bit; /*!< interruption mask saved when disabling ITs then restore when re-enabling ITs */

  /* Check if the call is coming from SFU code */
  __IS_SFU_RESERVED();
 80085f4:	4b11      	ldr	r3, [pc, #68]	@ (800863c <SE_VerifyHeaderSignature+0x50>)
 80085f6:	429a      	cmp	r2, r3
 80085f8:	d31e      	bcc.n	8008638 <SE_VerifyHeaderSignature+0x4c>
 80085fa:	4672      	mov	r2, lr
 80085fc:	4b10      	ldr	r3, [pc, #64]	@ (8008640 <SE_VerifyHeaderSignature+0x54>)
 80085fe:	429a      	cmp	r2, r3
 8008600:	d81a      	bhi.n	8008638 <SE_VerifyHeaderSignature+0x4c>

#ifdef SFU_ISOLATE_SE_WITH_MPU
  if (0U != SE_IsUnprivileged())
 8008602:	f000 f82c 	bl	800865e <SE_IsUnprivileged>
 8008606:	b148      	cbz	r0, 800861c <SE_VerifyHeaderSignature+0x30>
  {
    uint32_t params[1] = {(uint32_t)pxFwRawHeader};
    SE_SysCall(&e_ret_status, SE_CRYPTO_HL_AUTHENTICATE_METADATA, peSE_Status, &params);
 8008608:	ab01      	add	r3, sp, #4
 800860a:	4622      	mov	r2, r4
 800860c:	2110      	movs	r1, #16
 800860e:	4668      	mov	r0, sp
    uint32_t params[1] = {(uint32_t)pxFwRawHeader};
 8008610:	9501      	str	r5, [sp, #4]
    SE_SysCall(&e_ret_status, SE_CRYPTO_HL_AUTHENTICATE_METADATA, peSE_Status, &params);
 8008612:	f000 f82e 	bl	8008672 <SE_SysCall>
    SE_ExitSecureMode(primask_bit);
#ifdef SFU_ISOLATE_SE_WITH_MPU
  }
#endif /* SFU_ISOLATE_SE_WITH_MPU */

  return e_ret_status;
 8008616:	9800      	ldr	r0, [sp, #0]

}
 8008618:	b003      	add	sp, #12
 800861a:	bd30      	pop	{r4, r5, pc}
    SE_EnterSecureMode(&primask_bit);
 800861c:	a801      	add	r0, sp, #4
 800861e:	f000 f815 	bl	800864c <SE_EnterSecureMode>
    e_ret_status = (*SE_CallGatePtr)(SE_CRYPTO_HL_AUTHENTICATE_METADATA, peSE_Status, primask_bit, pxFwRawHeader);
 8008622:	4621      	mov	r1, r4
 8008624:	462b      	mov	r3, r5
 8008626:	9a01      	ldr	r2, [sp, #4]
 8008628:	4c06      	ldr	r4, [pc, #24]	@ (8008644 <SE_VerifyHeaderSignature+0x58>)
 800862a:	2010      	movs	r0, #16
 800862c:	47a0      	blx	r4
 800862e:	9000      	str	r0, [sp, #0]
    SE_ExitSecureMode(primask_bit);
 8008630:	9801      	ldr	r0, [sp, #4]
 8008632:	f000 f810 	bl	8008656 <SE_ExitSecureMode>
 8008636:	e7ee      	b.n	8008616 <SE_VerifyHeaderSignature+0x2a>
  __IS_SFU_RESERVED();
 8008638:	4803      	ldr	r0, [pc, #12]	@ (8008648 <SE_VerifyHeaderSignature+0x5c>)
 800863a:	e7ed      	b.n	8008618 <SE_VerifyHeaderSignature+0x2c>
 800863c:	08008a00 	.word	0x08008a00
 8008640:	0801ffff 	.word	0x0801ffff
 8008644:	08000405 	.word	0x08000405
 8008648:	00018799 	.word	0x00018799

0800864c <SE_EnterSecureMode>:
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800864c:	f3ef 8310 	mrs	r3, PRIMASK
  */
void SE_EnterSecureMode(uint32_t *pPrimaskBit)
{
#if !defined(CKS_ENABLED)
  /* Disable interrupts */
  *pPrimaskBit = __get_PRIMASK();
 8008650:	6003      	str	r3, [r0, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8008652:	b672      	cpsid	i
  __disable_irq();
#endif /* !CKS_ENABLED */
}
 8008654:	4770      	bx	lr

08008656 <SE_ExitSecureMode>:
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008656:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("cpsie i" : : : "memory");
 800865a:	b662      	cpsie	i
#if !defined(CKS_ENABLED)
  /* Re-enable the interrupts */
  __set_PRIMASK(PrimaskBit);
  __enable_irq();
#endif /* !CKS_ENABLED */
}
 800865c:	4770      	bx	lr

0800865e <SE_IsUnprivileged>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800865e:	f3ef 8305 	mrs	r3, IPSR
  * @param void
  * @retval 0 if we are in privileged mode, 1 if we are in non-privileged mode
  */
uint32_t SE_IsUnprivileged(void)
{
  return ((__get_IPSR() == 0U) && ((__get_CONTROL() & 1U) == 1U));
 8008662:	b923      	cbnz	r3, 800866e <SE_IsUnprivileged+0x10>
  __ASM volatile ("MRS %0, control" : "=r" (result) );
 8008664:	f3ef 8014 	mrs	r0, CONTROL
 8008668:	f000 0001 	and.w	r0, r0, #1
 800866c:	4770      	bx	lr
 800866e:	2000      	movs	r0, #0
}
 8008670:	4770      	bx	lr

08008672 <SE_SysCall>:
  /*
    * You cannot directly change to privileged mode from unprivileged mode without going through an exception,
    * for example an SVC.
    * Handled by @ref MPU_SVC_Handler()  and finally @ref SE_SVC_Handler()
    */
  __ASM __IO("SVC #0");    /* 0 is the hard-coded value to indicate a Secure Engine syscall */
 8008672:	df00      	svc	0
}
 8008674:	4770      	bx	lr
	...

08008678 <SE_SVC_Handler>:
  * @note When this function is entered, privileged mode has already been entered.
  *       When leaving this function, the unprivileged mode is automatically enabled.
  * @note This function is exported to the MPU SVC handler (see @ref MPU_SVC_Handler).
  */
void SE_SVC_Handler(uint32_t *args)
{
 8008678:	b530      	push	{r4, r5, lr}
 800867a:	b087      	sub	sp, #28
 800867c:	4601      	mov	r1, r0
  SE_ErrorStatus ret;
  SE_ErrorStatus *pRet = (SE_ErrorStatus *)(args[0]);
 800867e:	6805      	ldr	r5, [r0, #0]

  /* Set the CallGate function pointer */
  SET_CALLGATE();

  /*Enter Secure Mode*/
  SE_EnterSecureMode(&primask_bit);
 8008680:	a805      	add	r0, sp, #20
  SET_CALLGATE();
 8008682:	4c32      	ldr	r4, [pc, #200]	@ (800874c <SE_SVC_Handler+0xd4>)
  SE_EnterSecureMode(&primask_bit);
 8008684:	f7ff ffe2 	bl	800864c <SE_EnterSecureMode>

  switch (args[1]) /* main case for short operations that can be done under interrupts */
 8008688:	6848      	ldr	r0, [r1, #4]
 800868a:	2893      	cmp	r0, #147	@ 0x93
 800868c:	d81e      	bhi.n	80086cc <SE_SVC_Handler+0x54>
 800868e:	2891      	cmp	r0, #145	@ 0x91
 8008690:	d845      	bhi.n	800871e <SE_SVC_Handler+0xa6>
 8008692:	2820      	cmp	r0, #32
 8008694:	d80e      	bhi.n	80086b4 <SE_SVC_Handler+0x3c>
 8008696:	2803      	cmp	r0, #3
 8008698:	d90a      	bls.n	80086b0 <SE_SVC_Handler+0x38>
 800869a:	1f02      	subs	r2, r0, #4
 800869c:	2301      	movs	r3, #1
 800869e:	4093      	lsls	r3, r2
 80086a0:	4a2b      	ldr	r2, [pc, #172]	@ (8008750 <SE_SVC_Handler+0xd8>)
 80086a2:	4213      	tst	r3, r2
 80086a4:	d10a      	bne.n	80086bc <SE_SVC_Handler+0x44>
 80086a6:	f013 0f12 	tst.w	r3, #18
 80086aa:	d142      	bne.n	8008732 <SE_SVC_Handler+0xba>
 80086ac:	2810      	cmp	r0, #16
 80086ae:	d030      	beq.n	8008712 <SE_SVC_Handler+0x9a>
 80086b0:	4c28      	ldr	r4, [pc, #160]	@ (8008754 <SE_SVC_Handler+0xdc>)
 80086b2:	e018      	b.n	80086e6 <SE_SVC_Handler+0x6e>
 80086b4:	f1a0 0360 	sub.w	r3, r0, #96	@ 0x60
 80086b8:	2b01      	cmp	r3, #1
 80086ba:	d8f9      	bhi.n	80086b0 <SE_SVC_Handler+0x38>
    case SE_SYS_SAVE_DISABLE_IRQ:
    case SE_SYS_RESTORE_ENABLE_IRQ:
      ret = (*SE_CallGatePtr)((SE_FunctionIDTypeDef)args[1],
                              (SE_StatusTypeDef *)args[2],
                              primask_bit,
                              (void *)(((uint32_t *)args[3])[0]),
 80086bc:	68cb      	ldr	r3, [r1, #12]
      ret = (*SE_CallGatePtr)((SE_FunctionIDTypeDef)args[1],
 80086be:	685a      	ldr	r2, [r3, #4]
 80086c0:	9200      	str	r2, [sp, #0]
 80086c2:	9a05      	ldr	r2, [sp, #20]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	6889      	ldr	r1, [r1, #8]
 80086c8:	47a0      	blx	r4
 80086ca:	e00b      	b.n	80086e4 <SE_SVC_Handler+0x6c>
  switch (args[1]) /* main case for short operations that can be done under interrupts */
 80086cc:	f5b0 7f80 	cmp.w	r0, #256	@ 0x100
 80086d0:	d005      	beq.n	80086de <SE_SVC_Handler+0x66>
 80086d2:	f5b0 7f88 	cmp.w	r0, #272	@ 0x110
 80086d6:	d01c      	beq.n	8008712 <SE_SVC_Handler+0x9a>
 80086d8:	2894      	cmp	r0, #148	@ 0x94
 80086da:	d1e9      	bne.n	80086b0 <SE_SVC_Handler+0x38>
 80086dc:	e7ee      	b.n	80086bc <SE_SVC_Handler+0x44>
      ret = (*SE_CallGatePtr)((SE_FunctionIDTypeDef)args[1],
 80086de:	9a05      	ldr	r2, [sp, #20]
 80086e0:	6889      	ldr	r1, [r1, #8]
 80086e2:	47a0      	blx	r4
      ret = (*SE_CallGatePtr)((SE_FunctionIDTypeDef)args[1],
 80086e4:	4604      	mov	r4, r0
      ret = SE_ERROR;
#endif /* KMS_ENABLED */
      break;
  }
  /*  Check return value address  */
  if ((SFU_LL_Buffer_in_ram((void *)pRet, sizeof(*pRet)) == SFU_SUCCESS)
 80086e6:	2104      	movs	r1, #4
 80086e8:	4628      	mov	r0, r5
 80086ea:	f002 f999 	bl	800aa20 <SFU_LL_Buffer_in_ram>
 80086ee:	4b1a      	ldr	r3, [pc, #104]	@ (8008758 <SE_SVC_Handler+0xe0>)
 80086f0:	4298      	cmp	r0, r3
 80086f2:	d108      	bne.n	8008706 <SE_SVC_Handler+0x8e>
      && (SFU_LL_BufferCheck_in_se_ram((void *)pRet, sizeof(*pRet)) == SFU_ERROR))
 80086f4:	2104      	movs	r1, #4
 80086f6:	4628      	mov	r0, r5
 80086f8:	f002 f978 	bl	800a9ec <SFU_LL_BufferCheck_in_se_ram>
 80086fc:	f641 73e1 	movw	r3, #8161	@ 0x1fe1
 8008700:	4298      	cmp	r0, r3
  {
    *pRet = ret;
 8008702:	bf08      	it	eq
 8008704:	602c      	streq	r4, [r5, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008706:	9b05      	ldr	r3, [sp, #20]
 8008708:	f383 8810 	msr	PRIMASK, r3
  __ASM volatile ("cpsie i" : : : "memory");
 800870c:	b662      	cpsie	i
  SE_ExitSecureMode(primask_bit);

  /*
    * End of the privileged operation execution: switching to unprivileged mode automatically.
    */
}
 800870e:	b007      	add	sp, #28
 8008710:	bd30      	pop	{r4, r5, pc}
      ret = (*SE_CallGatePtr)((SE_FunctionIDTypeDef)args[1],
 8008712:	68cb      	ldr	r3, [r1, #12]
 8008714:	9a05      	ldr	r2, [sp, #20]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	6889      	ldr	r1, [r1, #8]
 800871a:	47a0      	blx	r4
 800871c:	e7e2      	b.n	80086e4 <SE_SVC_Handler+0x6c>
                              (void *)(((uint32_t *)args[3])[0]),
 800871e:	68cb      	ldr	r3, [r1, #12]
      ret = (*SE_CallGatePtr)((SE_FunctionIDTypeDef)args[1],
 8008720:	689a      	ldr	r2, [r3, #8]
 8008722:	9201      	str	r2, [sp, #4]
 8008724:	685a      	ldr	r2, [r3, #4]
 8008726:	9200      	str	r2, [sp, #0]
 8008728:	9a05      	ldr	r2, [sp, #20]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	6889      	ldr	r1, [r1, #8]
 800872e:	47a0      	blx	r4
 8008730:	e7d8      	b.n	80086e4 <SE_SVC_Handler+0x6c>
                              (void *)(((uint32_t *)args[3])[0]),
 8008732:	68cb      	ldr	r3, [r1, #12]
      ret = (*SE_CallGatePtr)((SE_FunctionIDTypeDef)args[1],
 8008734:	68da      	ldr	r2, [r3, #12]
 8008736:	9202      	str	r2, [sp, #8]
 8008738:	689a      	ldr	r2, [r3, #8]
 800873a:	9201      	str	r2, [sp, #4]
 800873c:	685a      	ldr	r2, [r3, #4]
 800873e:	9200      	str	r2, [sp, #0]
 8008740:	9a05      	ldr	r2, [sp, #20]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	6889      	ldr	r1, [r1, #8]
 8008746:	47a0      	blx	r4
 8008748:	e7cc      	b.n	80086e4 <SE_SVC_Handler+0x6c>
 800874a:	bf00      	nop
 800874c:	08000405 	.word	0x08000405
 8008750:	1000002d 	.word	0x1000002d
 8008754:	00018799 	.word	0x00018799
 8008758:	00122f11 	.word	0x00122f11

Disassembly of section .text:

08008a00 <__do_global_dtors_aux>:
 8008a00:	b510      	push	{r4, lr}
 8008a02:	4c05      	ldr	r4, [pc, #20]	@ (8008a18 <__do_global_dtors_aux+0x18>)
 8008a04:	7823      	ldrb	r3, [r4, #0]
 8008a06:	b933      	cbnz	r3, 8008a16 <__do_global_dtors_aux+0x16>
 8008a08:	4b04      	ldr	r3, [pc, #16]	@ (8008a1c <__do_global_dtors_aux+0x1c>)
 8008a0a:	b113      	cbz	r3, 8008a12 <__do_global_dtors_aux+0x12>
 8008a0c:	4804      	ldr	r0, [pc, #16]	@ (8008a20 <__do_global_dtors_aux+0x20>)
 8008a0e:	f3af 8000 	nop.w
 8008a12:	2301      	movs	r3, #1
 8008a14:	7023      	strb	r3, [r4, #0]
 8008a16:	bd10      	pop	{r4, pc}
 8008a18:	20001188 	.word	0x20001188
 8008a1c:	00000000 	.word	0x00000000
 8008a20:	0800f950 	.word	0x0800f950

08008a24 <frame_dummy>:
 8008a24:	b508      	push	{r3, lr}
 8008a26:	4b03      	ldr	r3, [pc, #12]	@ (8008a34 <frame_dummy+0x10>)
 8008a28:	b11b      	cbz	r3, 8008a32 <frame_dummy+0xe>
 8008a2a:	4903      	ldr	r1, [pc, #12]	@ (8008a38 <frame_dummy+0x14>)
 8008a2c:	4803      	ldr	r0, [pc, #12]	@ (8008a3c <frame_dummy+0x18>)
 8008a2e:	f3af 8000 	nop.w
 8008a32:	bd08      	pop	{r3, pc}
 8008a34:	00000000 	.word	0x00000000
 8008a38:	2000118c 	.word	0x2000118c
 8008a3c:	0800f950 	.word	0x0800f950

08008a40 <SVC_Handler>:
        .syntax unified
        .weak  MPU_SVC_Handler
        .global SVC_Handler
        .type  SVC_Handler, %function
SVC_Handler:
        MRS r0, PSP
 8008a40:	f3ef 8009 	mrs	r0, PSP
        B MPU_SVC_Handler
 8008a44:	f001 be68 	b.w	800a718 <MPU_SVC_Handler>
	...

08008a50 <memchr>:
 8008a50:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8008a54:	2a10      	cmp	r2, #16
 8008a56:	db2b      	blt.n	8008ab0 <memchr+0x60>
 8008a58:	f010 0f07 	tst.w	r0, #7
 8008a5c:	d008      	beq.n	8008a70 <memchr+0x20>
 8008a5e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008a62:	3a01      	subs	r2, #1
 8008a64:	428b      	cmp	r3, r1
 8008a66:	d02d      	beq.n	8008ac4 <memchr+0x74>
 8008a68:	f010 0f07 	tst.w	r0, #7
 8008a6c:	b342      	cbz	r2, 8008ac0 <memchr+0x70>
 8008a6e:	d1f6      	bne.n	8008a5e <memchr+0xe>
 8008a70:	b4f0      	push	{r4, r5, r6, r7}
 8008a72:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8008a76:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 8008a7a:	f022 0407 	bic.w	r4, r2, #7
 8008a7e:	f07f 0700 	mvns.w	r7, #0
 8008a82:	2300      	movs	r3, #0
 8008a84:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8008a88:	3c08      	subs	r4, #8
 8008a8a:	ea85 0501 	eor.w	r5, r5, r1
 8008a8e:	ea86 0601 	eor.w	r6, r6, r1
 8008a92:	fa85 f547 	uadd8	r5, r5, r7
 8008a96:	faa3 f587 	sel	r5, r3, r7
 8008a9a:	fa86 f647 	uadd8	r6, r6, r7
 8008a9e:	faa5 f687 	sel	r6, r5, r7
 8008aa2:	b98e      	cbnz	r6, 8008ac8 <memchr+0x78>
 8008aa4:	d1ee      	bne.n	8008a84 <memchr+0x34>
 8008aa6:	bcf0      	pop	{r4, r5, r6, r7}
 8008aa8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8008aac:	f002 0207 	and.w	r2, r2, #7
 8008ab0:	b132      	cbz	r2, 8008ac0 <memchr+0x70>
 8008ab2:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008ab6:	3a01      	subs	r2, #1
 8008ab8:	ea83 0301 	eor.w	r3, r3, r1
 8008abc:	b113      	cbz	r3, 8008ac4 <memchr+0x74>
 8008abe:	d1f8      	bne.n	8008ab2 <memchr+0x62>
 8008ac0:	2000      	movs	r0, #0
 8008ac2:	4770      	bx	lr
 8008ac4:	3801      	subs	r0, #1
 8008ac6:	4770      	bx	lr
 8008ac8:	2d00      	cmp	r5, #0
 8008aca:	bf06      	itte	eq
 8008acc:	4635      	moveq	r5, r6
 8008ace:	3803      	subeq	r0, #3
 8008ad0:	3807      	subne	r0, #7
 8008ad2:	f015 0f01 	tst.w	r5, #1
 8008ad6:	d107      	bne.n	8008ae8 <memchr+0x98>
 8008ad8:	3001      	adds	r0, #1
 8008ada:	f415 7f80 	tst.w	r5, #256	@ 0x100
 8008ade:	bf02      	ittt	eq
 8008ae0:	3001      	addeq	r0, #1
 8008ae2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8008ae6:	3001      	addeq	r0, #1
 8008ae8:	bcf0      	pop	{r4, r5, r6, r7}
 8008aea:	3801      	subs	r0, #1
 8008aec:	4770      	bx	lr
 8008aee:	bf00      	nop

08008af0 <__aeabi_uldivmod>:
 8008af0:	b953      	cbnz	r3, 8008b08 <__aeabi_uldivmod+0x18>
 8008af2:	b94a      	cbnz	r2, 8008b08 <__aeabi_uldivmod+0x18>
 8008af4:	2900      	cmp	r1, #0
 8008af6:	bf08      	it	eq
 8008af8:	2800      	cmpeq	r0, #0
 8008afa:	bf1c      	itt	ne
 8008afc:	f04f 31ff 	movne.w	r1, #4294967295
 8008b00:	f04f 30ff 	movne.w	r0, #4294967295
 8008b04:	f000 b988 	b.w	8008e18 <__aeabi_idiv0>
 8008b08:	f1ad 0c08 	sub.w	ip, sp, #8
 8008b0c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8008b10:	f000 f806 	bl	8008b20 <__udivmoddi4>
 8008b14:	f8dd e004 	ldr.w	lr, [sp, #4]
 8008b18:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008b1c:	b004      	add	sp, #16
 8008b1e:	4770      	bx	lr

08008b20 <__udivmoddi4>:
 8008b20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b24:	9d08      	ldr	r5, [sp, #32]
 8008b26:	468e      	mov	lr, r1
 8008b28:	4604      	mov	r4, r0
 8008b2a:	4688      	mov	r8, r1
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d14a      	bne.n	8008bc6 <__udivmoddi4+0xa6>
 8008b30:	428a      	cmp	r2, r1
 8008b32:	4617      	mov	r7, r2
 8008b34:	d962      	bls.n	8008bfc <__udivmoddi4+0xdc>
 8008b36:	fab2 f682 	clz	r6, r2
 8008b3a:	b14e      	cbz	r6, 8008b50 <__udivmoddi4+0x30>
 8008b3c:	f1c6 0320 	rsb	r3, r6, #32
 8008b40:	fa01 f806 	lsl.w	r8, r1, r6
 8008b44:	fa20 f303 	lsr.w	r3, r0, r3
 8008b48:	40b7      	lsls	r7, r6
 8008b4a:	ea43 0808 	orr.w	r8, r3, r8
 8008b4e:	40b4      	lsls	r4, r6
 8008b50:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8008b54:	fa1f fc87 	uxth.w	ip, r7
 8008b58:	fbb8 f1fe 	udiv	r1, r8, lr
 8008b5c:	0c23      	lsrs	r3, r4, #16
 8008b5e:	fb0e 8811 	mls	r8, lr, r1, r8
 8008b62:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8008b66:	fb01 f20c 	mul.w	r2, r1, ip
 8008b6a:	429a      	cmp	r2, r3
 8008b6c:	d909      	bls.n	8008b82 <__udivmoddi4+0x62>
 8008b6e:	18fb      	adds	r3, r7, r3
 8008b70:	f101 30ff 	add.w	r0, r1, #4294967295
 8008b74:	f080 80ea 	bcs.w	8008d4c <__udivmoddi4+0x22c>
 8008b78:	429a      	cmp	r2, r3
 8008b7a:	f240 80e7 	bls.w	8008d4c <__udivmoddi4+0x22c>
 8008b7e:	3902      	subs	r1, #2
 8008b80:	443b      	add	r3, r7
 8008b82:	1a9a      	subs	r2, r3, r2
 8008b84:	b2a3      	uxth	r3, r4
 8008b86:	fbb2 f0fe 	udiv	r0, r2, lr
 8008b8a:	fb0e 2210 	mls	r2, lr, r0, r2
 8008b8e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008b92:	fb00 fc0c 	mul.w	ip, r0, ip
 8008b96:	459c      	cmp	ip, r3
 8008b98:	d909      	bls.n	8008bae <__udivmoddi4+0x8e>
 8008b9a:	18fb      	adds	r3, r7, r3
 8008b9c:	f100 32ff 	add.w	r2, r0, #4294967295
 8008ba0:	f080 80d6 	bcs.w	8008d50 <__udivmoddi4+0x230>
 8008ba4:	459c      	cmp	ip, r3
 8008ba6:	f240 80d3 	bls.w	8008d50 <__udivmoddi4+0x230>
 8008baa:	443b      	add	r3, r7
 8008bac:	3802      	subs	r0, #2
 8008bae:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8008bb2:	eba3 030c 	sub.w	r3, r3, ip
 8008bb6:	2100      	movs	r1, #0
 8008bb8:	b11d      	cbz	r5, 8008bc2 <__udivmoddi4+0xa2>
 8008bba:	40f3      	lsrs	r3, r6
 8008bbc:	2200      	movs	r2, #0
 8008bbe:	e9c5 3200 	strd	r3, r2, [r5]
 8008bc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008bc6:	428b      	cmp	r3, r1
 8008bc8:	d905      	bls.n	8008bd6 <__udivmoddi4+0xb6>
 8008bca:	b10d      	cbz	r5, 8008bd0 <__udivmoddi4+0xb0>
 8008bcc:	e9c5 0100 	strd	r0, r1, [r5]
 8008bd0:	2100      	movs	r1, #0
 8008bd2:	4608      	mov	r0, r1
 8008bd4:	e7f5      	b.n	8008bc2 <__udivmoddi4+0xa2>
 8008bd6:	fab3 f183 	clz	r1, r3
 8008bda:	2900      	cmp	r1, #0
 8008bdc:	d146      	bne.n	8008c6c <__udivmoddi4+0x14c>
 8008bde:	4573      	cmp	r3, lr
 8008be0:	d302      	bcc.n	8008be8 <__udivmoddi4+0xc8>
 8008be2:	4282      	cmp	r2, r0
 8008be4:	f200 8105 	bhi.w	8008df2 <__udivmoddi4+0x2d2>
 8008be8:	1a84      	subs	r4, r0, r2
 8008bea:	eb6e 0203 	sbc.w	r2, lr, r3
 8008bee:	2001      	movs	r0, #1
 8008bf0:	4690      	mov	r8, r2
 8008bf2:	2d00      	cmp	r5, #0
 8008bf4:	d0e5      	beq.n	8008bc2 <__udivmoddi4+0xa2>
 8008bf6:	e9c5 4800 	strd	r4, r8, [r5]
 8008bfa:	e7e2      	b.n	8008bc2 <__udivmoddi4+0xa2>
 8008bfc:	2a00      	cmp	r2, #0
 8008bfe:	f000 8090 	beq.w	8008d22 <__udivmoddi4+0x202>
 8008c02:	fab2 f682 	clz	r6, r2
 8008c06:	2e00      	cmp	r6, #0
 8008c08:	f040 80a4 	bne.w	8008d54 <__udivmoddi4+0x234>
 8008c0c:	1a8a      	subs	r2, r1, r2
 8008c0e:	0c03      	lsrs	r3, r0, #16
 8008c10:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8008c14:	b280      	uxth	r0, r0
 8008c16:	b2bc      	uxth	r4, r7
 8008c18:	2101      	movs	r1, #1
 8008c1a:	fbb2 fcfe 	udiv	ip, r2, lr
 8008c1e:	fb0e 221c 	mls	r2, lr, ip, r2
 8008c22:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008c26:	fb04 f20c 	mul.w	r2, r4, ip
 8008c2a:	429a      	cmp	r2, r3
 8008c2c:	d907      	bls.n	8008c3e <__udivmoddi4+0x11e>
 8008c2e:	18fb      	adds	r3, r7, r3
 8008c30:	f10c 38ff 	add.w	r8, ip, #4294967295
 8008c34:	d202      	bcs.n	8008c3c <__udivmoddi4+0x11c>
 8008c36:	429a      	cmp	r2, r3
 8008c38:	f200 80e0 	bhi.w	8008dfc <__udivmoddi4+0x2dc>
 8008c3c:	46c4      	mov	ip, r8
 8008c3e:	1a9b      	subs	r3, r3, r2
 8008c40:	fbb3 f2fe 	udiv	r2, r3, lr
 8008c44:	fb0e 3312 	mls	r3, lr, r2, r3
 8008c48:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8008c4c:	fb02 f404 	mul.w	r4, r2, r4
 8008c50:	429c      	cmp	r4, r3
 8008c52:	d907      	bls.n	8008c64 <__udivmoddi4+0x144>
 8008c54:	18fb      	adds	r3, r7, r3
 8008c56:	f102 30ff 	add.w	r0, r2, #4294967295
 8008c5a:	d202      	bcs.n	8008c62 <__udivmoddi4+0x142>
 8008c5c:	429c      	cmp	r4, r3
 8008c5e:	f200 80ca 	bhi.w	8008df6 <__udivmoddi4+0x2d6>
 8008c62:	4602      	mov	r2, r0
 8008c64:	1b1b      	subs	r3, r3, r4
 8008c66:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8008c6a:	e7a5      	b.n	8008bb8 <__udivmoddi4+0x98>
 8008c6c:	f1c1 0620 	rsb	r6, r1, #32
 8008c70:	408b      	lsls	r3, r1
 8008c72:	fa22 f706 	lsr.w	r7, r2, r6
 8008c76:	431f      	orrs	r7, r3
 8008c78:	fa0e f401 	lsl.w	r4, lr, r1
 8008c7c:	fa20 f306 	lsr.w	r3, r0, r6
 8008c80:	fa2e fe06 	lsr.w	lr, lr, r6
 8008c84:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8008c88:	4323      	orrs	r3, r4
 8008c8a:	fa00 f801 	lsl.w	r8, r0, r1
 8008c8e:	fa1f fc87 	uxth.w	ip, r7
 8008c92:	fbbe f0f9 	udiv	r0, lr, r9
 8008c96:	0c1c      	lsrs	r4, r3, #16
 8008c98:	fb09 ee10 	mls	lr, r9, r0, lr
 8008c9c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8008ca0:	fb00 fe0c 	mul.w	lr, r0, ip
 8008ca4:	45a6      	cmp	lr, r4
 8008ca6:	fa02 f201 	lsl.w	r2, r2, r1
 8008caa:	d909      	bls.n	8008cc0 <__udivmoddi4+0x1a0>
 8008cac:	193c      	adds	r4, r7, r4
 8008cae:	f100 3aff 	add.w	sl, r0, #4294967295
 8008cb2:	f080 809c 	bcs.w	8008dee <__udivmoddi4+0x2ce>
 8008cb6:	45a6      	cmp	lr, r4
 8008cb8:	f240 8099 	bls.w	8008dee <__udivmoddi4+0x2ce>
 8008cbc:	3802      	subs	r0, #2
 8008cbe:	443c      	add	r4, r7
 8008cc0:	eba4 040e 	sub.w	r4, r4, lr
 8008cc4:	fa1f fe83 	uxth.w	lr, r3
 8008cc8:	fbb4 f3f9 	udiv	r3, r4, r9
 8008ccc:	fb09 4413 	mls	r4, r9, r3, r4
 8008cd0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8008cd4:	fb03 fc0c 	mul.w	ip, r3, ip
 8008cd8:	45a4      	cmp	ip, r4
 8008cda:	d908      	bls.n	8008cee <__udivmoddi4+0x1ce>
 8008cdc:	193c      	adds	r4, r7, r4
 8008cde:	f103 3eff 	add.w	lr, r3, #4294967295
 8008ce2:	f080 8082 	bcs.w	8008dea <__udivmoddi4+0x2ca>
 8008ce6:	45a4      	cmp	ip, r4
 8008ce8:	d97f      	bls.n	8008dea <__udivmoddi4+0x2ca>
 8008cea:	3b02      	subs	r3, #2
 8008cec:	443c      	add	r4, r7
 8008cee:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8008cf2:	eba4 040c 	sub.w	r4, r4, ip
 8008cf6:	fba0 ec02 	umull	lr, ip, r0, r2
 8008cfa:	4564      	cmp	r4, ip
 8008cfc:	4673      	mov	r3, lr
 8008cfe:	46e1      	mov	r9, ip
 8008d00:	d362      	bcc.n	8008dc8 <__udivmoddi4+0x2a8>
 8008d02:	d05f      	beq.n	8008dc4 <__udivmoddi4+0x2a4>
 8008d04:	b15d      	cbz	r5, 8008d1e <__udivmoddi4+0x1fe>
 8008d06:	ebb8 0203 	subs.w	r2, r8, r3
 8008d0a:	eb64 0409 	sbc.w	r4, r4, r9
 8008d0e:	fa04 f606 	lsl.w	r6, r4, r6
 8008d12:	fa22 f301 	lsr.w	r3, r2, r1
 8008d16:	431e      	orrs	r6, r3
 8008d18:	40cc      	lsrs	r4, r1
 8008d1a:	e9c5 6400 	strd	r6, r4, [r5]
 8008d1e:	2100      	movs	r1, #0
 8008d20:	e74f      	b.n	8008bc2 <__udivmoddi4+0xa2>
 8008d22:	fbb1 fcf2 	udiv	ip, r1, r2
 8008d26:	0c01      	lsrs	r1, r0, #16
 8008d28:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8008d2c:	b280      	uxth	r0, r0
 8008d2e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8008d32:	463b      	mov	r3, r7
 8008d34:	4638      	mov	r0, r7
 8008d36:	463c      	mov	r4, r7
 8008d38:	46b8      	mov	r8, r7
 8008d3a:	46be      	mov	lr, r7
 8008d3c:	2620      	movs	r6, #32
 8008d3e:	fbb1 f1f7 	udiv	r1, r1, r7
 8008d42:	eba2 0208 	sub.w	r2, r2, r8
 8008d46:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8008d4a:	e766      	b.n	8008c1a <__udivmoddi4+0xfa>
 8008d4c:	4601      	mov	r1, r0
 8008d4e:	e718      	b.n	8008b82 <__udivmoddi4+0x62>
 8008d50:	4610      	mov	r0, r2
 8008d52:	e72c      	b.n	8008bae <__udivmoddi4+0x8e>
 8008d54:	f1c6 0220 	rsb	r2, r6, #32
 8008d58:	fa2e f302 	lsr.w	r3, lr, r2
 8008d5c:	40b7      	lsls	r7, r6
 8008d5e:	40b1      	lsls	r1, r6
 8008d60:	fa20 f202 	lsr.w	r2, r0, r2
 8008d64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8008d68:	430a      	orrs	r2, r1
 8008d6a:	fbb3 f8fe 	udiv	r8, r3, lr
 8008d6e:	b2bc      	uxth	r4, r7
 8008d70:	fb0e 3318 	mls	r3, lr, r8, r3
 8008d74:	0c11      	lsrs	r1, r2, #16
 8008d76:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008d7a:	fb08 f904 	mul.w	r9, r8, r4
 8008d7e:	40b0      	lsls	r0, r6
 8008d80:	4589      	cmp	r9, r1
 8008d82:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8008d86:	b280      	uxth	r0, r0
 8008d88:	d93e      	bls.n	8008e08 <__udivmoddi4+0x2e8>
 8008d8a:	1879      	adds	r1, r7, r1
 8008d8c:	f108 3cff 	add.w	ip, r8, #4294967295
 8008d90:	d201      	bcs.n	8008d96 <__udivmoddi4+0x276>
 8008d92:	4589      	cmp	r9, r1
 8008d94:	d81f      	bhi.n	8008dd6 <__udivmoddi4+0x2b6>
 8008d96:	eba1 0109 	sub.w	r1, r1, r9
 8008d9a:	fbb1 f9fe 	udiv	r9, r1, lr
 8008d9e:	fb09 f804 	mul.w	r8, r9, r4
 8008da2:	fb0e 1119 	mls	r1, lr, r9, r1
 8008da6:	b292      	uxth	r2, r2
 8008da8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8008dac:	4542      	cmp	r2, r8
 8008dae:	d229      	bcs.n	8008e04 <__udivmoddi4+0x2e4>
 8008db0:	18ba      	adds	r2, r7, r2
 8008db2:	f109 31ff 	add.w	r1, r9, #4294967295
 8008db6:	d2c4      	bcs.n	8008d42 <__udivmoddi4+0x222>
 8008db8:	4542      	cmp	r2, r8
 8008dba:	d2c2      	bcs.n	8008d42 <__udivmoddi4+0x222>
 8008dbc:	f1a9 0102 	sub.w	r1, r9, #2
 8008dc0:	443a      	add	r2, r7
 8008dc2:	e7be      	b.n	8008d42 <__udivmoddi4+0x222>
 8008dc4:	45f0      	cmp	r8, lr
 8008dc6:	d29d      	bcs.n	8008d04 <__udivmoddi4+0x1e4>
 8008dc8:	ebbe 0302 	subs.w	r3, lr, r2
 8008dcc:	eb6c 0c07 	sbc.w	ip, ip, r7
 8008dd0:	3801      	subs	r0, #1
 8008dd2:	46e1      	mov	r9, ip
 8008dd4:	e796      	b.n	8008d04 <__udivmoddi4+0x1e4>
 8008dd6:	eba7 0909 	sub.w	r9, r7, r9
 8008dda:	4449      	add	r1, r9
 8008ddc:	f1a8 0c02 	sub.w	ip, r8, #2
 8008de0:	fbb1 f9fe 	udiv	r9, r1, lr
 8008de4:	fb09 f804 	mul.w	r8, r9, r4
 8008de8:	e7db      	b.n	8008da2 <__udivmoddi4+0x282>
 8008dea:	4673      	mov	r3, lr
 8008dec:	e77f      	b.n	8008cee <__udivmoddi4+0x1ce>
 8008dee:	4650      	mov	r0, sl
 8008df0:	e766      	b.n	8008cc0 <__udivmoddi4+0x1a0>
 8008df2:	4608      	mov	r0, r1
 8008df4:	e6fd      	b.n	8008bf2 <__udivmoddi4+0xd2>
 8008df6:	443b      	add	r3, r7
 8008df8:	3a02      	subs	r2, #2
 8008dfa:	e733      	b.n	8008c64 <__udivmoddi4+0x144>
 8008dfc:	f1ac 0c02 	sub.w	ip, ip, #2
 8008e00:	443b      	add	r3, r7
 8008e02:	e71c      	b.n	8008c3e <__udivmoddi4+0x11e>
 8008e04:	4649      	mov	r1, r9
 8008e06:	e79c      	b.n	8008d42 <__udivmoddi4+0x222>
 8008e08:	eba1 0109 	sub.w	r1, r1, r9
 8008e0c:	46c4      	mov	ip, r8
 8008e0e:	fbb1 f9fe 	udiv	r9, r1, lr
 8008e12:	fb09 f804 	mul.w	r8, r9, r4
 8008e16:	e7c4      	b.n	8008da2 <__udivmoddi4+0x282>

08008e18 <__aeabi_idiv0>:
 8008e18:	4770      	bx	lr
 8008e1a:	bf00      	nop

08008e1c <main>:
  * @brief  main function
  * @param  None
  * @retval int
  */
int main(void)
{
 8008e1c:	b570      	push	{r4, r5, r6, lr}
 8008e1e:	b09c      	sub	sp, #112	@ 0x70
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8008e20:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8008e24:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8008e28:	4a43      	ldr	r2, [pc, #268]	@ (8008f38 <main+0x11c>)
 8008e2a:	2100      	movs	r1, #0
 8008e2c:	f8c2 1250 	str.w	r1, [r2, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8008e30:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8008e34:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8008e38:	6953      	ldr	r3, [r2, #20]
 8008e3a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008e3e:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8008e40:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8008e44:	f3bf 8f6f 	isb	sy
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8008e48:	f8c2 1084 	str.w	r1, [r2, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8008e4c:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 8008e50:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8008e54:	f643 74e0 	movw	r4, #16352	@ 0x3fe0
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8008e58:	f3c3 00c9 	ubfx	r0, r3, #3, #10
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8008e5c:	f3c3 334e 	ubfx	r3, r3, #13, #15
 8008e60:	015b      	lsls	r3, r3, #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8008e62:	ea03 0604 	and.w	r6, r3, r4
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8008e66:	4601      	mov	r1, r0
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8008e68:	ea46 7581 	orr.w	r5, r6, r1, lsl #30
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8008e6c:	3901      	subs	r1, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8008e6e:	f8c2 5260 	str.w	r5, [r2, #608]	@ 0x260
      } while (ways-- != 0U);
 8008e72:	d2f9      	bcs.n	8008e68 <main+0x4c>
    } while(sets-- != 0U);
 8008e74:	3b20      	subs	r3, #32
 8008e76:	f113 0f20 	cmn.w	r3, #32
 8008e7a:	d1f2      	bne.n	8008e62 <main+0x46>
 8008e7c:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8008e80:	6953      	ldr	r3, [r2, #20]
 8008e82:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008e86:	6153      	str	r3, [r2, #20]
 8008e88:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8008e8c:	f3bf 8f6f 	isb	sy
#endif /* SFU_MPU_PROTECT_ENABLE */

  /* MCU Configuration--------------------------------------------------------*/
  /* This part is NOT secure (security mechanisms NOT enabled yet)            */
  /* Reset of all peripherals, Initializes the Flash interface and the Systick*/
  (void) HAL_Init();
 8008e90:	f002 fcb0 	bl	800b7f4 <HAL_Init>
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;
  HAL_StatusTypeDef ret = HAL_OK;
  
  /*!< Supply configuration update enable */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8008e94:	2002      	movs	r0, #2
 8008e96:	f003 fbdf 	bl	800c658 <HAL_PWREx_ConfigSupply>

  /* The voltage scaling allows optimizing the power consumption when the device is
     clocked below the maximum system frequency, to update the voltage scaling value
     regarding system frequency refer to product datasheet.  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8008e9a:	2300      	movs	r3, #0
 8008e9c:	9300      	str	r3, [sp, #0]
 8008e9e:	4b27      	ldr	r3, [pc, #156]	@ (8008f3c <main+0x120>)
 8008ea0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ea2:	f022 0201 	bic.w	r2, r2, #1
 8008ea6:	62da      	str	r2, [r3, #44]	@ 0x2c
 8008ea8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008eaa:	f003 0301 	and.w	r3, r3, #1
 8008eae:	9300      	str	r3, [sp, #0]
 8008eb0:	4b23      	ldr	r3, [pc, #140]	@ (8008f40 <main+0x124>)
 8008eb2:	699a      	ldr	r2, [r3, #24]
 8008eb4:	f442 4240 	orr.w	r2, r2, #49152	@ 0xc000
 8008eb8:	619a      	str	r2, [r3, #24]
 8008eba:	699a      	ldr	r2, [r3, #24]
 8008ebc:	f402 4240 	and.w	r2, r2, #49152	@ 0xc000
 8008ec0:	9200      	str	r2, [sp, #0]
 8008ec2:	9a00      	ldr	r2, [sp, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8008ec4:	699a      	ldr	r2, [r3, #24]
 8008ec6:	0490      	lsls	r0, r2, #18
 8008ec8:	d5fc      	bpl.n	8008ec4 <main+0xa8>
  
  /* Enable HSE Oscillator and activate PLL with HSE as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8008eca:	2101      	movs	r1, #1
 8008ecc:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
  RCC_OscInitStruct.HSIState = RCC_HSI_OFF;
  RCC_OscInitStruct.CSIState = RCC_CSI_OFF;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8008ed0:	2202      	movs	r2, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;

  RCC_OscInitStruct.PLL.PLLM = 4;
  RCC_OscInitStruct.PLL.PLLN = 400;
 8008ed2:	2404      	movs	r4, #4
  RCC_OscInitStruct.PLL.PLLP = 2;
  RCC_OscInitStruct.PLL.PLLR = 2;
  RCC_OscInitStruct.PLL.PLLQ = 4;

  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8008ed4:	2508      	movs	r5, #8
  ret = HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8008ed6:	a809      	add	r0, sp, #36	@ 0x24
  RCC_OscInitStruct.PLL.PLLP = 2;
 8008ed8:	9216      	str	r2, [sp, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8008eda:	9519      	str	r5, [sp, #100]	@ 0x64
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8008edc:	e9cd 1309 	strd	r1, r3, [sp, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_OFF;
 8008ee0:	2300      	movs	r3, #0
  RCC_OscInitStruct.PLL.PLLN = 400;
 8008ee2:	f44f 71c8 	mov.w	r1, #400	@ 0x190
  RCC_OscInitStruct.HSIState = RCC_HSI_OFF;
 8008ee6:	930c      	str	r3, [sp, #48]	@ 0x30
  RCC_OscInitStruct.CSIState = RCC_CSI_OFF;
 8008ee8:	9310      	str	r3, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8008eea:	931b      	str	r3, [sp, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8008eec:	931a      	str	r3, [sp, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8008eee:	e9cd 2212 	strd	r2, r2, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLN = 400;
 8008ef2:	e9cd 4114 	strd	r4, r1, [sp, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8008ef6:	e9cd 4217 	strd	r4, r2, [sp, #92]	@ 0x5c
  ret = HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8008efa:	f003 fbd1 	bl	800c6a0 <HAL_RCC_OscConfig>
  if(ret != HAL_OK)
 8008efe:	b100      	cbz	r0, 8008f02 <main+0xe6>
 8008f00:	e7fe      	b.n	8008f00 <main+0xe4>
  
/* Select PLL as system clock source and configure  bus clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 | \
                                 RCC_CLOCKTYPE_PCLK2  | RCC_CLOCKTYPE_D3PCLK1);

  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8008f02:	223f      	movs	r2, #63	@ 0x3f
 8008f04:	2303      	movs	r3, #3
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;  
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2; 
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2; 
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2; 
  ret = HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4);
 8008f06:	4621      	mov	r1, r4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8008f08:	e9cd 2301 	strd	r2, r3, [sp, #4]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;  
 8008f0c:	2340      	movs	r3, #64	@ 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2; 
 8008f0e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8008f12:	e9cd 0503 	strd	r0, r5, [sp, #12]
  ret = HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4);
 8008f16:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2; 
 8008f18:	e9cd 3305 	strd	r3, r3, [sp, #20]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2; 
 8008f1c:	e9cd 2307 	strd	r2, r3, [sp, #28]
  ret = HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4);
 8008f20:	f003 ff08 	bl	800cd34 <HAL_RCC_ClockConfig>
  if(ret != HAL_OK)
 8008f24:	4604      	mov	r4, r0
 8008f26:	b100      	cbz	r0, 8008f2a <main+0x10e>
 8008f28:	e7fe      	b.n	8008f28 <main+0x10c>
  (void)SFU_BOOT_RunSecureBootService(); /* no need to take care of the returned value as we reboot in all cases */
 8008f2a:	f000 fafb 	bl	8009524 <SFU_BOOT_RunSecureBootService>
  SFU_BOOT_ForceReboot();
 8008f2e:	f000 fa49 	bl	80093c4 <SFU_BOOT_ForceReboot>
}
 8008f32:	4620      	mov	r0, r4
 8008f34:	b01c      	add	sp, #112	@ 0x70
 8008f36:	bd70      	pop	{r4, r5, r6, pc}
 8008f38:	e000ed00 	.word	0xe000ed00
 8008f3c:	58000400 	.word	0x58000400
 8008f40:	58024800 	.word	0x58024800

08008f44 <HAL_MspInit>:
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008f44:	4b18      	ldr	r3, [pc, #96]	@ (8008fa8 <HAL_MspInit+0x64>)
{
 8008f46:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008f48:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8008f4c:	2003      	movs	r0, #3
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008f4e:	f042 0202 	orr.w	r2, r2, #2
 8008f52:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
 8008f56:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008f5a:	f003 0302 	and.w	r3, r3, #2
 8008f5e:	9301      	str	r3, [sp, #4]
 8008f60:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8008f62:	f002 fca7 	bl	800b8b4 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0U, 0U);
 8008f66:	2200      	movs	r2, #0
 8008f68:	f06f 000b 	mvn.w	r0, #11
 8008f6c:	4611      	mov	r1, r2
 8008f6e:	f002 fcb3 	bl	800b8d8 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0U, 0U);
 8008f72:	2200      	movs	r2, #0
 8008f74:	f06f 000a 	mvn.w	r0, #10
 8008f78:	4611      	mov	r1, r2
 8008f7a:	f002 fcad 	bl	800b8d8 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0U, 0U);
 8008f7e:	2200      	movs	r2, #0
 8008f80:	f06f 0009 	mvn.w	r0, #9
 8008f84:	4611      	mov	r1, r2
 8008f86:	f002 fca7 	bl	800b8d8 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0U, 0U);
 8008f8a:	2200      	movs	r2, #0
 8008f8c:	f06f 0003 	mvn.w	r0, #3
 8008f90:	4611      	mov	r1, r2
 8008f92:	f002 fca1 	bl	800b8d8 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0U, 0U);
 8008f96:	2200      	movs	r2, #0
 8008f98:	f04f 30ff 	mov.w	r0, #4294967295
 8008f9c:	4611      	mov	r1, r2

}
 8008f9e:	b003      	add	sp, #12
 8008fa0:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_NVIC_SetPriority(SysTick_IRQn, 0U, 0U);
 8008fa4:	f002 bc98 	b.w	800b8d8 <HAL_NVIC_SetPriority>
 8008fa8:	58024400 	.word	0x58024400

08008fac <HAL_RTC_MspInit>:
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef *hrtc)
{
  SFU_LL_RTC_MspInit(hrtc);
 8008fac:	f001 bca0 	b.w	800a8f0 <SFU_LL_RTC_MspInit>

08008fb0 <HAL_UART_MspInit>:
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
  SFU_LL_UART_MspInit(huart);
 8008fb0:	f001 bcce 	b.w	800a950 <SFU_LL_UART_MspInit>

08008fb4 <UsageFault_Handler>:
  * @retval None
  */
void UsageFault_Handler(void)
{
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8008fb4:	e7fe      	b.n	8008fb4 <UsageFault_Handler>

08008fb6 <DebugMon_Handler>:
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
}
 8008fb6:	4770      	bx	lr

08008fb8 <PendSV_Handler>:
/**
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
 8008fb8:	4770      	bx	lr

08008fba <SysTick_Handler>:
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
  HAL_IncTick();
 8008fba:	f002 bc49 	b.w	800b850 <HAL_IncTick>
	...

08008fc0 <TAMP_STAMP_IRQHandler>:
  * @param  None
  * @retval None
  */
void TAMP_STAMP_IRQHandler(void)
{
  HAL_RTCEx_TamperTimeStampIRQHandler(&RtcHandle);
 8008fc0:	4801      	ldr	r0, [pc, #4]	@ (8008fc8 <TAMP_STAMP_IRQHandler+0x8>)
 8008fc2:	f005 b875 	b.w	800e0b0 <HAL_RTCEx_TamperTimeStampIRQHandler>
 8008fc6:	bf00      	nop
 8008fc8:	200011a4 	.word	0x200011a4

08008fcc <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

int _read (int file, char *ptr, int len)
{
 8008fcc:	b570      	push	{r4, r5, r6, lr}
 8008fce:	460d      	mov	r5, r1
 8008fd0:	4614      	mov	r4, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008fd2:	460e      	mov	r6, r1
 8008fd4:	1b73      	subs	r3, r6, r5
 8008fd6:	429c      	cmp	r4, r3
 8008fd8:	dc01      	bgt.n	8008fde <_read+0x12>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 8008fda:	4620      	mov	r0, r4
 8008fdc:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 8008fde:	f3af 8000 	nop.w
 8008fe2:	f806 0b01 	strb.w	r0, [r6], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008fe6:	e7f5      	b.n	8008fd4 <_read+0x8>

08008fe8 <_write>:

int _write(int file, char *ptr, int len)
{
 8008fe8:	b570      	push	{r4, r5, r6, lr}
 8008fea:	460d      	mov	r5, r1
 8008fec:	4614      	mov	r4, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008fee:	460e      	mov	r6, r1
 8008ff0:	1b73      	subs	r3, r6, r5
 8008ff2:	429c      	cmp	r4, r3
 8008ff4:	dc01      	bgt.n	8008ffa <_write+0x12>
	{
		__io_putchar(*ptr++);
	}
	return len;
}
 8008ff6:	4620      	mov	r0, r4
 8008ff8:	bd70      	pop	{r4, r5, r6, pc}
		__io_putchar(*ptr++);
 8008ffa:	f816 0b01 	ldrb.w	r0, [r6], #1
 8008ffe:	f000 fcfa 	bl	80099f6 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8009002:	e7f5      	b.n	8008ff0 <_write+0x8>

08009004 <_sbrk>:
{
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8009004:	4a0a      	ldr	r2, [pc, #40]	@ (8009030 <_sbrk+0x2c>)
 8009006:	6811      	ldr	r1, [r2, #0]
{
 8009008:	b508      	push	{r3, lr}
 800900a:	4603      	mov	r3, r0
	if (heap_end == 0)
 800900c:	b909      	cbnz	r1, 8009012 <_sbrk+0xe>
		heap_end = &end;
 800900e:	4909      	ldr	r1, [pc, #36]	@ (8009034 <_sbrk+0x30>)
 8009010:	6011      	str	r1, [r2, #0]

	prev_heap_end = heap_end;
 8009012:	6810      	ldr	r0, [r2, #0]
	if (heap_end + incr > stack_ptr)
 8009014:	4669      	mov	r1, sp
 8009016:	4403      	add	r3, r0
 8009018:	428b      	cmp	r3, r1
 800901a:	d906      	bls.n	800902a <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 800901c:	f005 ff4e 	bl	800eebc <__errno>
 8009020:	230c      	movs	r3, #12
 8009022:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8009024:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap_end += incr;

	return (caddr_t) prev_heap_end;
}
 8009028:	bd08      	pop	{r3, pc}
	heap_end += incr;
 800902a:	6013      	str	r3, [r2, #0]
	return (caddr_t) prev_heap_end;
 800902c:	e7fc      	b.n	8009028 <_sbrk+0x24>
 800902e:	bf00      	nop
 8009030:	200011c8 	.word	0x200011c8
 8009034:	20001f00 	.word	0x20001f00

08009038 <_close>:

int _close(int file)
{
	return -1;
}
 8009038:	f04f 30ff 	mov.w	r0, #4294967295
 800903c:	4770      	bx	lr

0800903e <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 800903e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
	return 0;
}
 8009042:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
 8009044:	604b      	str	r3, [r1, #4]
}
 8009046:	4770      	bx	lr

08009048 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8009048:	2001      	movs	r0, #1
 800904a:	4770      	bx	lr

0800904c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 800904c:	2000      	movs	r0, #0
 800904e:	4770      	bx	lr

08009050 <SFU_BOOT_SM_HandleCriticalFailure>:
  * @param  None
  * @note   After a Critical Failure a Reboot will be called.
  * @retval None
  */
static void SFU_BOOT_SM_HandleCriticalFailure(void)
{
 8009050:	b508      	push	{r3, lr}
  TRACE("\r\n= [SBOOT] STATE: HANDLE CRITICAL FAILURE");
 8009052:	4805      	ldr	r0, [pc, #20]	@ (8009068 <SFU_BOOT_SM_HandleCriticalFailure+0x18>)
 8009054:	f005 fcd8 	bl	800ea08 <iprintf>

  /* It's not possible to continue without compromising the stability or the security of the solution.
     The State Machine needs to be aborted and a Reset must be triggered */
  SFU_SET_SM_IF_CURR_STATE(SFU_ERROR, SFU_STATE_REBOOT_STATE_MACHINE, SFU_STATE_REBOOT_STATE_MACHINE);
 8009058:	4b04      	ldr	r3, [pc, #16]	@ (800906c <SFU_BOOT_SM_HandleCriticalFailure+0x1c>)
 800905a:	785a      	ldrb	r2, [r3, #1]
 800905c:	b2d2      	uxtb	r2, r2
 800905e:	701a      	strb	r2, [r3, #0]
 8009060:	2207      	movs	r2, #7
 8009062:	705a      	strb	r2, [r3, #1]
}
 8009064:	bd08      	pop	{r3, pc}
 8009066:	bf00      	nop
 8009068:	0800fb6e 	.word	0x0800fb6e
 800906c:	200011d0 	.word	0x200011d0

08009070 <SFU_BOOT_SM_VerifyUserFwSignature>:
{
 8009070:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  FLOW_CONTROL_CHECK(uFlowProtectValue, FLOW_CTRL_RUNTIME_PROTECT);
 8009072:	4f34      	ldr	r7, [pc, #208]	@ (8009144 <SFU_BOOT_SM_VerifyUserFwSignature+0xd4>)
  TRACE("\r\n= [SBOOT] STATE: VERIFY USER FW SIGNATURE");
 8009074:	4834      	ldr	r0, [pc, #208]	@ (8009148 <SFU_BOOT_SM_VerifyUserFwSignature+0xd8>)
 8009076:	f005 fcc7 	bl	800ea08 <iprintf>
  FLOW_CONTROL_CHECK(uFlowProtectValue, FLOW_CTRL_RUNTIME_PROTECT);
 800907a:	683a      	ldr	r2, [r7, #0]
 800907c:	4b33      	ldr	r3, [pc, #204]	@ (800914c <SFU_BOOT_SM_VerifyUserFwSignature+0xdc>)
 800907e:	429a      	cmp	r2, r3
 8009080:	d001      	beq.n	8009086 <SFU_BOOT_SM_VerifyUserFwSignature+0x16>
 8009082:	f000 fcf7 	bl	8009a74 <SFU_EXCPT_Security_Error>
  FLOW_CONTROL_INIT(uFlowProtectValue, FLOW_CTRL_INIT_VALUE);
 8009086:	f245 7376 	movw	r3, #22390	@ 0x5776
 800908a:	603b      	str	r3, [r7, #0]
  e_ret_status = SFU_LL_SECU_CheckApplyStaticProtections();
 800908c:	f001 ff10 	bl	800aeb0 <SFU_LL_SECU_CheckApplyStaticProtections>
  FLOW_CONTROL_CHECK(uFlowProtectValue, FLOW_CTRL_STATIC_PROTECT);
 8009090:	683a      	ldr	r2, [r7, #0]
 8009092:	f64c 5333 	movw	r3, #52531	@ 0xcd33
  e_ret_status = SFU_LL_SECU_CheckApplyStaticProtections();
 8009096:	4604      	mov	r4, r0
  FLOW_CONTROL_CHECK(uFlowProtectValue, FLOW_CTRL_STATIC_PROTECT);
 8009098:	429a      	cmp	r2, r3
 800909a:	d001      	beq.n	80090a0 <SFU_BOOT_SM_VerifyUserFwSignature+0x30>
 800909c:	f000 fcea 	bl	8009a74 <SFU_EXCPT_Security_Error>
  if (e_ret_status == SFU_SUCCESS)
 80090a0:	4b2b      	ldr	r3, [pc, #172]	@ (8009150 <SFU_BOOT_SM_VerifyUserFwSignature+0xe0>)
 80090a2:	429c      	cmp	r4, r3
 80090a4:	d103      	bne.n	80090ae <SFU_BOOT_SM_VerifyUserFwSignature+0x3e>
    e_ret_status = SFU_LL_SECU_CheckApplyRuntimeProtections(SFU_THIRD_CONFIGURATION);
 80090a6:	2002      	movs	r0, #2
 80090a8:	f002 f9e6 	bl	800b478 <SFU_LL_SECU_CheckApplyRuntimeProtections>
 80090ac:	4604      	mov	r4, r0
  FLOW_CONTROL_CHECK(uFlowProtectValue, FLOW_CTRL_RUNTIME_PROTECT);
 80090ae:	683a      	ldr	r2, [r7, #0]
 80090b0:	4b26      	ldr	r3, [pc, #152]	@ (800914c <SFU_BOOT_SM_VerifyUserFwSignature+0xdc>)
 80090b2:	429a      	cmp	r2, r3
 80090b4:	d001      	beq.n	80090ba <SFU_BOOT_SM_VerifyUserFwSignature+0x4a>
 80090b6:	f000 fcdd 	bl	8009a74 <SFU_EXCPT_Security_Error>
  if (e_ret_status != SFU_SUCCESS)
 80090ba:	4b25      	ldr	r3, [pc, #148]	@ (8009150 <SFU_BOOT_SM_VerifyUserFwSignature+0xe0>)
 80090bc:	4e25      	ldr	r6, [pc, #148]	@ (8009154 <SFU_BOOT_SM_VerifyUserFwSignature+0xe4>)
 80090be:	429c      	cmp	r4, r3
 80090c0:	d015      	beq.n	80090ee <SFU_BOOT_SM_VerifyUserFwSignature+0x7e>
    SFU_SET_SM_CURR_STATE(SFU_STATE_HANDLE_CRITICAL_FAILURE);
 80090c2:	7873      	ldrb	r3, [r6, #1]
 80090c4:	b2db      	uxtb	r3, r3
 80090c6:	7033      	strb	r3, [r6, #0]
  SFU_SET_SM_IF_CURR_STATE(e_ret_status, SFU_STATE_EXECUTE_USER_FW, SFU_STATE_HANDLE_CRITICAL_FAILURE);
 80090c8:	2306      	movs	r3, #6
 80090ca:	e038      	b.n	800913e <SFU_BOOT_SM_VerifyUserFwSignature+0xce>
          FLOW_CONTROL_CHECK(uFlowCryptoValue, FLOW_CTRL_INTEGRITY);
 80090cc:	687a      	ldr	r2, [r7, #4]
 80090ce:	f248 435a 	movw	r3, #33882	@ 0x845a
 80090d2:	429a      	cmp	r2, r3
 80090d4:	d02c      	beq.n	8009130 <SFU_BOOT_SM_VerifyUserFwSignature+0xc0>
 80090d6:	f000 fccd 	bl	8009a74 <SFU_EXCPT_Security_Error>
 80090da:	e029      	b.n	8009130 <SFU_BOOT_SM_VerifyUserFwSignature+0xc0>
        if (SFU_IMG_VerifyEmptyActiveSlot(SLOT_ACTIVE_1 + i) != SFU_SUCCESS)
 80090dc:	2001      	movs	r0, #1
 80090de:	f000 ff17 	bl	8009f10 <SFU_IMG_VerifyEmptyActiveSlot>
 80090e2:	42a0      	cmp	r0, r4
 80090e4:	d024      	beq.n	8009130 <SFU_BOOT_SM_VerifyUserFwSignature+0xc0>
          (void)SFU_IMG_InvalidateCurrentFirmware(SLOT_ACTIVE_1 + i); /* If this fails we continue anyhow */
 80090e6:	2001      	movs	r0, #1
 80090e8:	f000 fedc 	bl	8009ea4 <SFU_IMG_InvalidateCurrentFirmware>
 80090ec:	e020      	b.n	8009130 <SFU_BOOT_SM_VerifyUserFwSignature+0xc0>
    if (SlotStartAdd[SLOT_ACTIVE_1 + i] != 0U)
 80090ee:	4b1a      	ldr	r3, [pc, #104]	@ (8009158 <SFU_BOOT_SM_VerifyUserFwSignature+0xe8>)
 80090f0:	685b      	ldr	r3, [r3, #4]
 80090f2:	b1eb      	cbz	r3, 8009130 <SFU_BOOT_SM_VerifyUserFwSignature+0xc0>
      if (SFU_SUCCESS == SFU_IMG_DetectFW(SLOT_ACTIVE_1 + i))
 80090f4:	2001      	movs	r0, #1
 80090f6:	f000 ffbf 	bl	800a078 <SFU_IMG_DetectFW>
 80090fa:	42a0      	cmp	r0, r4
 80090fc:	d1ee      	bne.n	80090dc <SFU_BOOT_SM_VerifyUserFwSignature+0x6c>
        FLOW_CONTROL_INIT(uFlowCryptoValue, FLOW_CTRL_INIT_VALUE);
 80090fe:	f245 7376 	movw	r3, #22390	@ 0x5776
        e_ret_status = SFU_IMG_VerifyActiveImgMetadata(SLOT_ACTIVE_1 + i);
 8009102:	2001      	movs	r0, #1
        FLOW_CONTROL_INIT(uFlowCryptoValue, FLOW_CTRL_INIT_VALUE);
 8009104:	607b      	str	r3, [r7, #4]
        e_ret_status = SFU_IMG_VerifyActiveImgMetadata(SLOT_ACTIVE_1 + i);
 8009106:	f000 ffa1 	bl	800a04c <SFU_IMG_VerifyActiveImgMetadata>
        if (SFU_SUCCESS == e_ret_status)
 800910a:	42a0      	cmp	r0, r4
        e_ret_status = SFU_IMG_VerifyActiveImgMetadata(SLOT_ACTIVE_1 + i);
 800910c:	4605      	mov	r5, r0
        if (SFU_SUCCESS == e_ret_status)
 800910e:	d10b      	bne.n	8009128 <SFU_BOOT_SM_VerifyUserFwSignature+0xb8>
          e_ret_status = SFU_IMG_VerifyActiveImg(SLOT_ACTIVE_1 + i);
 8009110:	2001      	movs	r0, #1
 8009112:	f000 fedb 	bl	8009ecc <SFU_IMG_VerifyActiveImg>
          if (SFU_SUCCESS == e_ret_status)
 8009116:	42a0      	cmp	r0, r4
          e_ret_status = SFU_IMG_VerifyActiveImg(SLOT_ACTIVE_1 + i);
 8009118:	4605      	mov	r5, r0
          if (SFU_SUCCESS == e_ret_status)
 800911a:	d105      	bne.n	8009128 <SFU_BOOT_SM_VerifyUserFwSignature+0xb8>
            e_ret_status = SFU_IMG_VerifyActiveSlot(SLOT_ACTIVE_1 + i);
 800911c:	2001      	movs	r0, #1
 800911e:	f000 fee5 	bl	8009eec <SFU_IMG_VerifyActiveSlot>
        if (SFU_SUCCESS != e_ret_status)
 8009122:	42a0      	cmp	r0, r4
            e_ret_status = SFU_IMG_VerifyActiveSlot(SLOT_ACTIVE_1 + i);
 8009124:	4605      	mov	r5, r0
        if (SFU_SUCCESS != e_ret_status)
 8009126:	d0d1      	beq.n	80090cc <SFU_BOOT_SM_VerifyUserFwSignature+0x5c>
          (void)SFU_IMG_InvalidateCurrentFirmware(SLOT_ACTIVE_1 + i); /* If this fails we continue anyhow */
 8009128:	462c      	mov	r4, r5
 800912a:	2001      	movs	r0, #1
 800912c:	f000 feba 	bl	8009ea4 <SFU_IMG_InvalidateCurrentFirmware>
  SFU_SET_SM_IF_CURR_STATE(e_ret_status, SFU_STATE_EXECUTE_USER_FW, SFU_STATE_HANDLE_CRITICAL_FAILURE);
 8009130:	7873      	ldrb	r3, [r6, #1]
 8009132:	b2db      	uxtb	r3, r3
 8009134:	7033      	strb	r3, [r6, #0]
 8009136:	4b06      	ldr	r3, [pc, #24]	@ (8009150 <SFU_BOOT_SM_VerifyUserFwSignature+0xe0>)
 8009138:	429c      	cmp	r4, r3
 800913a:	d1c5      	bne.n	80090c8 <SFU_BOOT_SM_VerifyUserFwSignature+0x58>
 800913c:	2305      	movs	r3, #5
 800913e:	7073      	strb	r3, [r6, #1]
}
 8009140:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009142:	bf00      	nop
 8009144:	20001100 	.word	0x20001100
 8009148:	0800fb99 	.word	0x0800fb99
 800914c:	00019986 	.word	0x00019986
 8009150:	00122f11 	.word	0x00122f11
 8009154:	200011d0 	.word	0x200011d0
 8009158:	0800f9d4 	.word	0x0800f9d4

0800915c <SFU_BOOT_SM_CheckUserFwStatus>:
{
 800915c:	b538      	push	{r3, r4, r5, lr}
  if (initialDeviceStatusCheck == 1U)
 800915e:	4c28      	ldr	r4, [pc, #160]	@ (8009200 <SFU_BOOT_SM_CheckUserFwStatus+0xa4>)
 8009160:	6863      	ldr	r3, [r4, #4]
 8009162:	2b01      	cmp	r3, #1
 8009164:	d102      	bne.n	800916c <SFU_BOOT_SM_CheckUserFwStatus+0x10>
    TRACE("\r\n= [SBOOT] STATE: CHECK USER FW STATUS");
 8009166:	4827      	ldr	r0, [pc, #156]	@ (8009204 <SFU_BOOT_SM_CheckUserFwStatus+0xa8>)
 8009168:	f005 fc4e 	bl	800ea08 <iprintf>
  m_ActiveSlotToExecute = 0U;
 800916c:	2300      	movs	r3, #0
    if (SFU_SUCCESS == SFU_IMG_DetectFW(MASTER_SLOT))
 800916e:	2001      	movs	r0, #1
  m_ActiveSlotToExecute = 0U;
 8009170:	60a3      	str	r3, [r4, #8]
    if (SFU_SUCCESS == SFU_IMG_DetectFW(MASTER_SLOT))
 8009172:	f000 ff81 	bl	800a078 <SFU_IMG_DetectFW>
 8009176:	4b24      	ldr	r3, [pc, #144]	@ (8009208 <SFU_BOOT_SM_CheckUserFwStatus+0xac>)
 8009178:	4298      	cmp	r0, r3
 800917a:	d109      	bne.n	8009190 <SFU_BOOT_SM_CheckUserFwStatus+0x34>
      m_ActiveSlotToExecute = MASTER_SLOT;
 800917c:	2101      	movs	r1, #1
      TRACE("\r\n\t  A FW is detected in the slot SLOT_ACTIVE_%d", m_ActiveSlotToExecute);
 800917e:	4823      	ldr	r0, [pc, #140]	@ (800920c <SFU_BOOT_SM_CheckUserFwStatus+0xb0>)
      m_ActiveSlotToExecute = MASTER_SLOT;
 8009180:	60a1      	str	r1, [r4, #8]
      TRACE("\r\n\t  A FW is detected in the slot SLOT_ACTIVE_%d", m_ActiveSlotToExecute);
 8009182:	f005 fc41 	bl	800ea08 <iprintf>
      SFU_SET_SM_CURR_STATE(SFU_STATE_VERIFY_USER_FW_SIGNATURE);
 8009186:	7863      	ldrb	r3, [r4, #1]
 8009188:	b2db      	uxtb	r3, r3
 800918a:	7023      	strb	r3, [r4, #0]
 800918c:	2304      	movs	r3, #4
 800918e:	7063      	strb	r3, [r4, #1]
  if (m_ActiveSlotToExecute == 0U)
 8009190:	68a3      	ldr	r3, [r4, #8]
 8009192:	2b00      	cmp	r3, #0
 8009194:	d132      	bne.n	80091fc <SFU_BOOT_SM_CheckUserFwStatus+0xa0>
      if (SlotStartAdd[SLOT_ACTIVE_1 + i] != 0U)         /* Slot configured ? */
 8009196:	4b1e      	ldr	r3, [pc, #120]	@ (8009210 <SFU_BOOT_SM_CheckUserFwStatus+0xb4>)
 8009198:	685d      	ldr	r5, [r3, #4]
 800919a:	b17d      	cbz	r5, 80091bc <SFU_BOOT_SM_CheckUserFwStatus+0x60>
        if (SFU_SUCCESS == SFU_IMG_DetectFW(SLOT_ACTIVE_1 + i))
 800919c:	2001      	movs	r0, #1
 800919e:	f000 ff6b 	bl	800a078 <SFU_IMG_DetectFW>
 80091a2:	4b19      	ldr	r3, [pc, #100]	@ (8009208 <SFU_BOOT_SM_CheckUserFwStatus+0xac>)
 80091a4:	4298      	cmp	r0, r3
 80091a6:	d109      	bne.n	80091bc <SFU_BOOT_SM_CheckUserFwStatus+0x60>
          m_ActiveSlotToExecute = SLOT_ACTIVE_1 + i;
 80091a8:	2101      	movs	r1, #1
          TRACE("\r\n\t  A FW is detected in the slot SLOT_ACTIVE_%d", m_ActiveSlotToExecute);
 80091aa:	4818      	ldr	r0, [pc, #96]	@ (800920c <SFU_BOOT_SM_CheckUserFwStatus+0xb0>)
          m_ActiveSlotToExecute = SLOT_ACTIVE_1 + i;
 80091ac:	60a1      	str	r1, [r4, #8]
          TRACE("\r\n\t  A FW is detected in the slot SLOT_ACTIVE_%d", m_ActiveSlotToExecute);
 80091ae:	f005 fc2b 	bl	800ea08 <iprintf>
          SFU_SET_SM_CURR_STATE(SFU_STATE_VERIFY_USER_FW_SIGNATURE);
 80091b2:	7863      	ldrb	r3, [r4, #1]
 80091b4:	b2db      	uxtb	r3, r3
 80091b6:	7023      	strb	r3, [r4, #0]
 80091b8:	2304      	movs	r3, #4
 80091ba:	7063      	strb	r3, [r4, #1]
  if (m_ActiveSlotToExecute == 0U)
 80091bc:	68a3      	ldr	r3, [r4, #8]
 80091be:	b9eb      	cbnz	r3, 80091fc <SFU_BOOT_SM_CheckUserFwStatus+0xa0>
      if (SlotStartAdd[SLOT_ACTIVE_1 + i] != 0U)       /* Slot configured ? */
 80091c0:	b165      	cbz	r5, 80091dc <SFU_BOOT_SM_CheckUserFwStatus+0x80>
        if (SFU_IMG_VerifyEmptyActiveSlot(SLOT_ACTIVE_1 + i) != SFU_SUCCESS)
 80091c2:	2001      	movs	r0, #1
 80091c4:	f000 fea4 	bl	8009f10 <SFU_IMG_VerifyEmptyActiveSlot>
 80091c8:	4b0f      	ldr	r3, [pc, #60]	@ (8009208 <SFU_BOOT_SM_CheckUserFwStatus+0xac>)
 80091ca:	4298      	cmp	r0, r3
 80091cc:	d006      	beq.n	80091dc <SFU_BOOT_SM_CheckUserFwStatus+0x80>
          TRACE("\r\n\t  Slot SLOT_ACTIVE_%d not empty : erasing ...", SLOT_ACTIVE_1 + i);
 80091ce:	2101      	movs	r1, #1
 80091d0:	4810      	ldr	r0, [pc, #64]	@ (8009214 <SFU_BOOT_SM_CheckUserFwStatus+0xb8>)
 80091d2:	f005 fc19 	bl	800ea08 <iprintf>
          (void)SFU_IMG_InvalidateCurrentFirmware(SLOT_ACTIVE_1 + i); /* If this fails we continue anyhow */
 80091d6:	2001      	movs	r0, #1
 80091d8:	f000 fe64 	bl	8009ea4 <SFU_IMG_InvalidateCurrentFirmware>
    if (initialDeviceStatusCheck == 1U)
 80091dc:	6863      	ldr	r3, [r4, #4]
 80091de:	2b01      	cmp	r3, #1
 80091e0:	d107      	bne.n	80091f2 <SFU_BOOT_SM_CheckUserFwStatus+0x96>
      TRACE("\r\n\t  No valid FW found in the active slots nor new FW to be installed");
 80091e2:	480d      	ldr	r0, [pc, #52]	@ (8009218 <SFU_BOOT_SM_CheckUserFwStatus+0xbc>)
 80091e4:	f005 fc10 	bl	800ea08 <iprintf>
      TRACE("\r\n\t  Waiting for the local download to start... ");
 80091e8:	480c      	ldr	r0, [pc, #48]	@ (800921c <SFU_BOOT_SM_CheckUserFwStatus+0xc0>)
 80091ea:	f005 fc0d 	bl	800ea08 <iprintf>
      initialDeviceStatusCheck = 0U;
 80091ee:	2300      	movs	r3, #0
 80091f0:	6063      	str	r3, [r4, #4]
    SFU_SET_SM_CURR_STATE(SFU_STATE_CHECK_NEW_FW_TO_DOWNLOAD);
 80091f2:	7863      	ldrb	r3, [r4, #1]
 80091f4:	b2db      	uxtb	r3, r3
 80091f6:	7023      	strb	r3, [r4, #0]
 80091f8:	2301      	movs	r3, #1
 80091fa:	7063      	strb	r3, [r4, #1]
}
 80091fc:	bd38      	pop	{r3, r4, r5, pc}
 80091fe:	bf00      	nop
 8009200:	200011d0 	.word	0x200011d0
 8009204:	0800fbc5 	.word	0x0800fbc5
 8009208:	00122f11 	.word	0x00122f11
 800920c:	0800fbed 	.word	0x0800fbed
 8009210:	0800f9d4 	.word	0x0800f9d4
 8009214:	0800fc1e 	.word	0x0800fc1e
 8009218:	0800fc4f 	.word	0x0800fc4f
 800921c:	0800fc95 	.word	0x0800fc95

08009220 <SFU_BOOT_SM_DownloadNewUserFw>:
{
 8009220:	b530      	push	{r4, r5, lr}
  SFU_LOADER_StatusTypeDef  e_ret_status_app = SFU_LOADER_ERR_COM;
 8009222:	2301      	movs	r3, #1
{
 8009224:	b085      	sub	sp, #20
  TRACE("\r\n= [SBOOT] STATE: DOWNLOAD NEW USER FIRMWARE");
 8009226:	4826      	ldr	r0, [pc, #152]	@ (80092c0 <SFU_BOOT_SM_DownloadNewUserFw+0xa0>)
  SFU_LOADER_StatusTypeDef  e_ret_status_app = SFU_LOADER_ERR_COM;
 8009228:	f88d 3007 	strb.w	r3, [sp, #7]
  uint32_t                  u_size = 0;
 800922c:	2300      	movs	r3, #0
  if (e_ret_status == SFU_SUCCESS)
 800922e:	4d25      	ldr	r5, [pc, #148]	@ (80092c4 <SFU_BOOT_SM_DownloadNewUserFw+0xa4>)
  uint32_t                  u_size = 0;
 8009230:	9303      	str	r3, [sp, #12]
  TRACE("\r\n= [SBOOT] STATE: DOWNLOAD NEW USER FIRMWARE");
 8009232:	f005 fbe9 	bl	800ea08 <iprintf>
  e_ret_status = SFU_LOADER_DownloadNewUserFw(&e_ret_status_app, &dwl_slot, &u_size);
 8009236:	aa03      	add	r2, sp, #12
 8009238:	a902      	add	r1, sp, #8
 800923a:	f10d 0007 	add.w	r0, sp, #7
 800923e:	f001 f817 	bl	800a270 <SFU_LOADER_DownloadNewUserFw>
  if (e_ret_status == SFU_SUCCESS)
 8009242:	42a8      	cmp	r0, r5
  e_ret_status = SFU_LOADER_DownloadNewUserFw(&e_ret_status_app, &dwl_slot, &u_size);
 8009244:	4604      	mov	r4, r0
  if (e_ret_status == SFU_SUCCESS)
 8009246:	d120      	bne.n	800928a <SFU_BOOT_SM_DownloadNewUserFw+0x6a>
    e_ret_status = SFU_LL_FLASH_Read((uint8_t *) &fw_image_header_validated, (uint8_t *) SlotStartAdd[dwl_slot],
 8009248:	4b1f      	ldr	r3, [pc, #124]	@ (80092c8 <SFU_BOOT_SM_DownloadNewUserFw+0xa8>)
 800924a:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800924e:	9902      	ldr	r1, [sp, #8]
 8009250:	481e      	ldr	r0, [pc, #120]	@ (80092cc <SFU_BOOT_SM_DownloadNewUserFw+0xac>)
 8009252:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8009256:	f001 fc19 	bl	800aa8c <SFU_LL_FLASH_Read>
  if (e_ret_status == SFU_SUCCESS)
 800925a:	42a8      	cmp	r0, r5
    e_ret_status = SFU_LL_FLASH_Read((uint8_t *) &fw_image_header_validated, (uint8_t *) SlotStartAdd[dwl_slot],
 800925c:	4604      	mov	r4, r0
  if (e_ret_status == SFU_SUCCESS)
 800925e:	d114      	bne.n	800928a <SFU_BOOT_SM_DownloadNewUserFw+0x6a>
    if (SFU_IMG_Validation(dwl_slot, &fw_image_header_validated) != SFU_SUCCESS)
 8009260:	491a      	ldr	r1, [pc, #104]	@ (80092cc <SFU_BOOT_SM_DownloadNewUserFw+0xac>)
 8009262:	9802      	ldr	r0, [sp, #8]
 8009264:	f000 fe9e 	bl	8009fa4 <SFU_IMG_Validation>
 8009268:	42a0      	cmp	r0, r4
 800926a:	d002      	beq.n	8009272 <SFU_BOOT_SM_DownloadNewUserFw+0x52>
      (void) SFU_IMG_InvalidateCurrentFirmware(dwl_slot);
 800926c:	9802      	ldr	r0, [sp, #8]
 800926e:	f000 fe19 	bl	8009ea4 <SFU_IMG_InvalidateCurrentFirmware>
  SFU_SET_SM_IF_CURR_STATE(e_ret_status, SFU_STATE_REBOOT_STATE_MACHINE, SFU_STATE_HANDLE_CRITICAL_FAILURE);
 8009272:	4b17      	ldr	r3, [pc, #92]	@ (80092d0 <SFU_BOOT_SM_DownloadNewUserFw+0xb0>)
 8009274:	785a      	ldrb	r2, [r3, #1]
 8009276:	b2d2      	uxtb	r2, r2
 8009278:	701a      	strb	r2, [r3, #0]
 800927a:	4a12      	ldr	r2, [pc, #72]	@ (80092c4 <SFU_BOOT_SM_DownloadNewUserFw+0xa4>)
 800927c:	4294      	cmp	r4, r2
 800927e:	bf0c      	ite	eq
 8009280:	2207      	moveq	r2, #7
 8009282:	2206      	movne	r2, #6
 8009284:	705a      	strb	r2, [r3, #1]
}
 8009286:	b005      	add	sp, #20
 8009288:	bd30      	pop	{r4, r5, pc}
    (void) SFU_IMG_InvalidateCurrentFirmware(dwl_slot);
 800928a:	9802      	ldr	r0, [sp, #8]
 800928c:	f000 fe0a 	bl	8009ea4 <SFU_IMG_InvalidateCurrentFirmware>
    switch (e_ret_status_app)
 8009290:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8009294:	3b01      	subs	r3, #1
 8009296:	2b05      	cmp	r3, #5
 8009298:	d8eb      	bhi.n	8009272 <SFU_BOOT_SM_DownloadNewUserFw+0x52>
 800929a:	e8df f003 	tbb	[pc, r3]
 800929e:	0b03      	.short	0x0b03
 80092a0:	0f0d0709 	.word	0x0f0d0709
        SFU_EXCPT_SetError(SFU_EXCPT_COM_ERR);
 80092a4:	2006      	movs	r0, #6
        SFU_EXCPT_SetError(SFU_EXCPT_DECRYPT_ERR);
 80092a6:	f000 fbb3 	bl	8009a10 <SFU_EXCPT_SetError>
        break;
 80092aa:	e7e2      	b.n	8009272 <SFU_BOOT_SM_DownloadNewUserFw+0x52>
        SFU_EXCPT_SetError(SFU_EXCPT_VERSION_ERR);
 80092ac:	200f      	movs	r0, #15
 80092ae:	e7fa      	b.n	80092a6 <SFU_BOOT_SM_DownloadNewUserFw+0x86>
        SFU_EXCPT_SetError(SFU_EXCPT_FW_TOO_BIG);
 80092b0:	2005      	movs	r0, #5
 80092b2:	e7f8      	b.n	80092a6 <SFU_BOOT_SM_DownloadNewUserFw+0x86>
        SFU_EXCPT_SetError(SFU_EXCPT_HEADER_AUTH_ERR);
 80092b4:	2007      	movs	r0, #7
 80092b6:	e7f6      	b.n	80092a6 <SFU_BOOT_SM_DownloadNewUserFw+0x86>
        SFU_EXCPT_SetError(SFU_EXCPT_FLASH_ERR);
 80092b8:	200a      	movs	r0, #10
 80092ba:	e7f4      	b.n	80092a6 <SFU_BOOT_SM_DownloadNewUserFw+0x86>
        SFU_EXCPT_SetError(SFU_EXCPT_DECRYPT_ERR);
 80092bc:	2008      	movs	r0, #8
 80092be:	e7f2      	b.n	80092a6 <SFU_BOOT_SM_DownloadNewUserFw+0x86>
 80092c0:	0800fcc6 	.word	0x0800fcc6
 80092c4:	00122f11 	.word	0x00122f11
 80092c8:	0800f9d4 	.word	0x0800f9d4
 80092cc:	20001608 	.word	0x20001608
 80092d0:	200011d0 	.word	0x200011d0

080092d4 <SFU_BOOT_SM_CheckNewFwToDownload>:
{
 80092d4:	b510      	push	{r4, lr}
  if (initialDeviceStatusCheck == 1U)
 80092d6:	4c0d      	ldr	r4, [pc, #52]	@ (800930c <SFU_BOOT_SM_CheckNewFwToDownload+0x38>)
 80092d8:	6863      	ldr	r3, [r4, #4]
 80092da:	2b01      	cmp	r3, #1
 80092dc:	d00a      	beq.n	80092f4 <SFU_BOOT_SM_CheckNewFwToDownload+0x20>
    e_ret_status = SFU_SUCCESS;
 80092de:	4a0c      	ldr	r2, [pc, #48]	@ (8009310 <SFU_BOOT_SM_CheckNewFwToDownload+0x3c>)
  SFU_SET_SM_IF_CURR_STATE(e_ret_status, SFU_STATE_DOWNLOAD_NEW_USER_FW, SFU_STATE_VERIFY_USER_FW_STATUS);
 80092e0:	7863      	ldrb	r3, [r4, #1]
 80092e2:	b2db      	uxtb	r3, r3
 80092e4:	7023      	strb	r3, [r4, #0]
 80092e6:	4b0a      	ldr	r3, [pc, #40]	@ (8009310 <SFU_BOOT_SM_CheckNewFwToDownload+0x3c>)
 80092e8:	429a      	cmp	r2, r3
 80092ea:	bf0c      	ite	eq
 80092ec:	2302      	moveq	r3, #2
 80092ee:	2303      	movne	r3, #3
 80092f0:	7063      	strb	r3, [r4, #1]
}
 80092f2:	bd10      	pop	{r4, pc}
    TRACE("\r\n= [SBOOT] STATE: CHECK NEW FIRMWARE TO DOWNLOAD");
 80092f4:	4807      	ldr	r0, [pc, #28]	@ (8009314 <SFU_BOOT_SM_CheckNewFwToDownload+0x40>)
 80092f6:	f005 fb87 	bl	800ea08 <iprintf>
    if (0U != BUTTON_PUSHED())
 80092fa:	2000      	movs	r0, #0
 80092fc:	f002 f9d8 	bl	800b6b0 <BSP_PB_GetState>
 8009300:	2801      	cmp	r0, #1
 8009302:	d0ec      	beq.n	80092de <SFU_BOOT_SM_CheckNewFwToDownload+0xa>
      e_ret_status = SFU_ERROR;
 8009304:	f641 72e1 	movw	r2, #8161	@ 0x1fe1
 8009308:	e7ea      	b.n	80092e0 <SFU_BOOT_SM_CheckNewFwToDownload+0xc>
 800930a:	bf00      	nop
 800930c:	200011d0 	.word	0x200011d0
 8009310:	00122f11 	.word	0x00122f11
 8009314:	0800fcf4 	.word	0x0800fcf4

08009318 <SFU_BOOT_SM_CheckStatusOnReset>:
{
 8009318:	b507      	push	{r0, r1, r2, lr}
  TRACE("\r\n= [SBOOT] STATE: CHECK STATUS ON RESET");
 800931a:	4818      	ldr	r0, [pc, #96]	@ (800937c <SFU_BOOT_SM_CheckStatusOnReset+0x64>)
 800931c:	f005 fb74 	bl	800ea08 <iprintf>
  * @param  None
  * @retval None
  */
static void SFU_BOOT_ManageResetSources(void)
{
  SFU_RESET_IdTypeDef e_wakeup_source_id = SFU_RESET_UNKNOWN;
 8009320:	2300      	movs	r3, #0

  /* Check the wakeup sources */
  SFU_LL_SECU_GetResetSources(&e_wakeup_source_id);
 8009322:	f10d 0007 	add.w	r0, sp, #7
  SFU_RESET_IdTypeDef e_wakeup_source_id = SFU_RESET_UNKNOWN;
 8009326:	f88d 3007 	strb.w	r3, [sp, #7]
  SFU_LL_SECU_GetResetSources(&e_wakeup_source_id);
 800932a:	f001 fedf 	bl	800b0ec <SFU_LL_SECU_GetResetSources>
  switch (e_wakeup_source_id)
 800932e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8009332:	3b01      	subs	r3, #1
 8009334:	2b05      	cmp	r3, #5
 8009336:	d81e      	bhi.n	8009376 <SFU_BOOT_SM_CheckStatusOnReset+0x5e>
 8009338:	e8df f003 	tbb	[pc, r3]
 800933c:	17151303 	.word	0x17151303
 8009340:	1b19      	.short	0x1b19
       * Please note that the example of reset causes handling below is only a basic example to illustrate the way the
       * RCC_CSR flags can be used to do so.
       */

    case SFU_RESET_WDG_RESET:
      TRACE("\r\n\t  WARNING: A Reboot has been triggered by a Watchdog reset!");
 8009342:	480f      	ldr	r0, [pc, #60]	@ (8009380 <SFU_BOOT_SM_CheckStatusOnReset+0x68>)
         ...
      */
      break;

    default:
      TRACE("\r\n\t  WARNING: A Reboot has been triggered by an Unknown reset source!");
 8009344:	f005 fb60 	bl	800ea08 <iprintf>
      */
      break;
  }

  /* Once the reset sources has been managed and a possible error has been set, clear the reset sources */
  SFU_LL_SECU_ClearResetSources();
 8009348:	f001 fef2 	bl	800b130 <SFU_LL_SECU_ClearResetSources>
  SFU_MPU_EnterUnprivilegedMode();
 800934c:	f001 f9fe 	bl	800a74c <SFU_MPU_EnterUnprivilegedMode>
  SFU_SET_SM_CURR_STATE(SFU_STATE_CHECK_NEW_FW_TO_DOWNLOAD);
 8009350:	4b0c      	ldr	r3, [pc, #48]	@ (8009384 <SFU_BOOT_SM_CheckStatusOnReset+0x6c>)
 8009352:	785a      	ldrb	r2, [r3, #1]
 8009354:	b2d2      	uxtb	r2, r2
 8009356:	701a      	strb	r2, [r3, #0]
 8009358:	2201      	movs	r2, #1
 800935a:	705a      	strb	r2, [r3, #1]
}
 800935c:	b003      	add	sp, #12
 800935e:	f85d fb04 	ldr.w	pc, [sp], #4
      TRACE("\r\n\t  INFO: A Reboot has been triggered by a LowPower reset!");
 8009362:	4809      	ldr	r0, [pc, #36]	@ (8009388 <SFU_BOOT_SM_CheckStatusOnReset+0x70>)
 8009364:	e7ee      	b.n	8009344 <SFU_BOOT_SM_CheckStatusOnReset+0x2c>
      TRACE("\r\n\t  INFO: A Reboot has been triggered by a Hardware reset!");
 8009366:	4809      	ldr	r0, [pc, #36]	@ (800938c <SFU_BOOT_SM_CheckStatusOnReset+0x74>)
 8009368:	e7ec      	b.n	8009344 <SFU_BOOT_SM_CheckStatusOnReset+0x2c>
      TRACE("\r\n\t  INFO: A Reboot has been triggered by a BOR reset!");
 800936a:	4809      	ldr	r0, [pc, #36]	@ (8009390 <SFU_BOOT_SM_CheckStatusOnReset+0x78>)
 800936c:	e7ea      	b.n	8009344 <SFU_BOOT_SM_CheckStatusOnReset+0x2c>
      TRACE("\r\n\t  INFO: A Reboot has been triggered by a Software reset!");
 800936e:	4809      	ldr	r0, [pc, #36]	@ (8009394 <SFU_BOOT_SM_CheckStatusOnReset+0x7c>)
 8009370:	e7e8      	b.n	8009344 <SFU_BOOT_SM_CheckStatusOnReset+0x2c>
      TRACE("\r\n\t  WARNING: A Reboot has been triggered by an Option Bytes reload!");
 8009372:	4809      	ldr	r0, [pc, #36]	@ (8009398 <SFU_BOOT_SM_CheckStatusOnReset+0x80>)
 8009374:	e7e6      	b.n	8009344 <SFU_BOOT_SM_CheckStatusOnReset+0x2c>
      TRACE("\r\n\t  WARNING: A Reboot has been triggered by an Unknown reset source!");
 8009376:	4809      	ldr	r0, [pc, #36]	@ (800939c <SFU_BOOT_SM_CheckStatusOnReset+0x84>)
 8009378:	e7e4      	b.n	8009344 <SFU_BOOT_SM_CheckStatusOnReset+0x2c>
 800937a:	bf00      	nop
 800937c:	0800fd26 	.word	0x0800fd26
 8009380:	0800fd4f 	.word	0x0800fd4f
 8009384:	200011d0 	.word	0x200011d0
 8009388:	0800fd8e 	.word	0x0800fd8e
 800938c:	0800fdca 	.word	0x0800fdca
 8009390:	0800fe06 	.word	0x0800fe06
 8009394:	0800fe3d 	.word	0x0800fe3d
 8009398:	0800fe79 	.word	0x0800fe79
 800939c:	0800febe 	.word	0x0800febe

080093a0 <SFU_BOOT_DeInit.isra.0>:
static SFU_ErrorStatus SFU_BOOT_DeInit(void)
 80093a0:	b510      	push	{r4, lr}
  if (SFU_EXCPT_DeInit() != SFU_SUCCESS)
 80093a2:	f000 fb8f 	bl	8009ac4 <SFU_EXCPT_DeInit>
 80093a6:	4b06      	ldr	r3, [pc, #24]	@ (80093c0 <SFU_BOOT_DeInit.isra.0+0x20>)
 80093a8:	4604      	mov	r4, r0
 80093aa:	4298      	cmp	r0, r3
 80093ac:	d107      	bne.n	80093be <SFU_BOOT_DeInit.isra.0+0x1e>
  if (SFU_LOADER_DeInit() != SFU_SUCCESS)
 80093ae:	f000 ff5b 	bl	800a268 <SFU_LOADER_DeInit>
 80093b2:	42a0      	cmp	r0, r4
 80093b4:	d103      	bne.n	80093be <SFU_BOOT_DeInit.isra.0+0x1e>
}
 80093b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  if (SFU_LL_DeInit() != SFU_SUCCESS)
 80093ba:	f001 b9f1 	b.w	800a7a0 <SFU_LL_DeInit>
}
 80093be:	bd10      	pop	{r4, pc}
 80093c0:	00122f11 	.word	0x00122f11

080093c4 <SFU_BOOT_ForceReboot>:
{
 80093c4:	b508      	push	{r3, lr}
  TRACE("\r\n========= End of Execution ==========");
 80093c6:	480d      	ldr	r0, [pc, #52]	@ (80093fc <SFU_BOOT_ForceReboot+0x38>)
 80093c8:	f005 fb1e 	bl	800ea08 <iprintf>
  TRACE("\r\n\r\n\r\n");
 80093cc:	480c      	ldr	r0, [pc, #48]	@ (8009400 <SFU_BOOT_ForceReboot+0x3c>)
 80093ce:	f005 fb83 	bl	800ead8 <puts>
  if (0U != SFU_MPU_IsUnprivileged())
 80093d2:	f001 f9b1 	bl	800a738 <SFU_MPU_IsUnprivileged>
 80093d6:	b120      	cbz	r0, 80093e2 <SFU_BOOT_ForceReboot+0x1e>
    SFU_MPU_SysCall((uint32_t)SB_SYSCALL_RESET);
 80093d8:	2002      	movs	r0, #2
}
 80093da:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    SFU_MPU_SysCall((uint32_t)SB_SYSCALL_RESET);
 80093de:	f001 b9a7 	b.w	800a730 <SFU_MPU_SysCall>
  __ASM volatile ("dsb 0xF":::"memory");
 80093e2:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80093e6:	4907      	ldr	r1, [pc, #28]	@ (8009404 <SFU_BOOT_ForceReboot+0x40>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80093e8:	4b07      	ldr	r3, [pc, #28]	@ (8009408 <SFU_BOOT_ForceReboot+0x44>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80093ea:	68ca      	ldr	r2, [r1, #12]
 80093ec:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80093f0:	4313      	orrs	r3, r2
 80093f2:	60cb      	str	r3, [r1, #12]
 80093f4:	f3bf 8f4f 	dsb	sy
    __NOP();
 80093f8:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 80093fa:	e7fd      	b.n	80093f8 <SFU_BOOT_ForceReboot+0x34>
 80093fc:	0800ff04 	.word	0x0800ff04
 8009400:	0800ff2c 	.word	0x0800ff2c
 8009404:	e000ed00 	.word	0xe000ed00
 8009408:	05fa0004 	.word	0x05fa0004

0800940c <SFU_BOOT_SM_RebootStateMachine>:
{
 800940c:	b508      	push	{r3, lr}
  TRACE("\r\n= [SBOOT] STATE: REBOOT STATE MACHINE");
 800940e:	4804      	ldr	r0, [pc, #16]	@ (8009420 <SFU_BOOT_SM_RebootStateMachine+0x14>)
 8009410:	f005 fafa 	bl	800ea08 <iprintf>
  (void)SFU_BOOT_DeInit();
 8009414:	f7ff ffc4 	bl	80093a0 <SFU_BOOT_DeInit.isra.0>
}
 8009418:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  SFU_BOOT_ForceReboot();
 800941c:	f7ff bfd2 	b.w	80093c4 <SFU_BOOT_ForceReboot>
 8009420:	0800ff32 	.word	0x0800ff32

08009424 <SFU_BOOT_SM_ExecuteUserFw>:
{
 8009424:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  SE_StatusTypeDef e_se_status = SE_KO;
 8009426:	4b38      	ldr	r3, [pc, #224]	@ (8009508 <SFU_BOOT_SM_ExecuteUserFw+0xe4>)
  FLOW_CONTROL_CHECK(uFlowCryptoValue, FLOW_CTRL_INTEGRITY);
 8009428:	4d38      	ldr	r5, [pc, #224]	@ (800950c <SFU_BOOT_SM_ExecuteUserFw+0xe8>)
  TRACE("\r\n= [SBOOT] STATE: EXECUTE USER FIRMWARE");
 800942a:	4839      	ldr	r0, [pc, #228]	@ (8009510 <SFU_BOOT_SM_ExecuteUserFw+0xec>)
  SE_StatusTypeDef e_se_status = SE_KO;
 800942c:	9301      	str	r3, [sp, #4]
  TRACE("\r\n= [SBOOT] STATE: EXECUTE USER FIRMWARE");
 800942e:	f005 faeb 	bl	800ea08 <iprintf>
  (void) SFU_LL_SECU_IWDG_Refresh();
 8009432:	f001 fe87 	bl	800b144 <SFU_LL_SECU_IWDG_Refresh>
  FLOW_CONTROL_CHECK(uFlowCryptoValue, FLOW_CTRL_INTEGRITY);
 8009436:	686a      	ldr	r2, [r5, #4]
 8009438:	f248 435a 	movw	r3, #33882	@ 0x845a
 800943c:	429a      	cmp	r2, r3
 800943e:	d001      	beq.n	8009444 <SFU_BOOT_SM_ExecuteUserFw+0x20>
 8009440:	f000 fb18 	bl	8009a74 <SFU_EXCPT_Security_Error>
    if (SlotStartAdd[SLOT_ACTIVE_1 + i] != 0U)
 8009444:	4b33      	ldr	r3, [pc, #204]	@ (8009514 <SFU_BOOT_SM_ExecuteUserFw+0xf0>)
{
 8009446:	2400      	movs	r4, #0
      if (SFU_SUCCESS == SFU_IMG_DetectFW(SLOT_ACTIVE_1 + i))
 8009448:	4e33      	ldr	r6, [pc, #204]	@ (8009518 <SFU_BOOT_SM_ExecuteUserFw+0xf4>)
    if (SlotStartAdd[SLOT_ACTIVE_1 + i] != 0U)
 800944a:	685f      	ldr	r7, [r3, #4]
  for (i = 0U; i < SFU_NB_MAX_ACTIVE_IMAGE; i++)
 800944c:	b324      	cbz	r4, 8009498 <SFU_BOOT_SM_ExecuteUserFw+0x74>
  e_ret_status = SFU_LL_FLASH_Config_Exe(m_ActiveSlotToExecute);
 800944e:	4c33      	ldr	r4, [pc, #204]	@ (800951c <SFU_BOOT_SM_ExecuteUserFw+0xf8>)
 8009450:	68a0      	ldr	r0, [r4, #8]
 8009452:	f001 fb29 	bl	800aaa8 <SFU_LL_FLASH_Config_Exe>
  if (e_ret_status != SFU_SUCCESS)
 8009456:	4b30      	ldr	r3, [pc, #192]	@ (8009518 <SFU_BOOT_SM_ExecuteUserFw+0xf4>)
 8009458:	4298      	cmp	r0, r3
 800945a:	d146      	bne.n	80094ea <SFU_BOOT_SM_ExecuteUserFw+0xc6>
    if (SE_LockRestrictServices(&e_se_status) == SE_SUCCESS)
 800945c:	a801      	add	r0, sp, #4
 800945e:	f7fe fe3f 	bl	80080e0 <SE_LockRestrictServices>
 8009462:	4b2f      	ldr	r3, [pc, #188]	@ (8009520 <SFU_BOOT_SM_ExecuteUserFw+0xfc>)
 8009464:	4607      	mov	r7, r0
 8009466:	4298      	cmp	r0, r3
 8009468:	d14b      	bne.n	8009502 <SFU_BOOT_SM_ExecuteUserFw+0xde>
      if (SE_LockRestrictServices(&e_se_status) == SE_SUCCESS)
 800946a:	a801      	add	r0, sp, #4
 800946c:	f7fe fe38 	bl	80080e0 <SE_LockRestrictServices>
 8009470:	42b8      	cmp	r0, r7
 8009472:	d146      	bne.n	8009502 <SFU_BOOT_SM_ExecuteUserFw+0xde>
        (void)SFU_BOOT_DeInit(); /* the return value is not checked, we will always try launching the UserApp */
 8009474:	f7ff ff94 	bl	80093a0 <SFU_BOOT_DeInit.isra.0>
        FLOW_CONTROL_STEP(uFlowCryptoValue, FLOW_STEP_LOCK_SERVICE, FLOW_CTRL_LOCK_SERVICE);
 8009478:	686a      	ldr	r2, [r5, #4]
 800947a:	f482 4334 	eor.w	r3, r2, #46080	@ 0xb400
 800947e:	f083 03ab 	eor.w	r3, r3, #171	@ 0xab
 8009482:	606b      	str	r3, [r5, #4]
 8009484:	f248 435a 	movw	r3, #33882	@ 0x845a
 8009488:	429a      	cmp	r2, r3
 800948a:	d001      	beq.n	8009490 <SFU_BOOT_SM_ExecuteUserFw+0x6c>
 800948c:	f000 faf2 	bl	8009a74 <SFU_EXCPT_Security_Error>
        e_ret_status = SFU_IMG_LaunchActiveImg(m_ActiveSlotToExecute);
 8009490:	68a0      	ldr	r0, [r4, #8]
 8009492:	f000 fd69 	bl	8009f68 <SFU_IMG_LaunchActiveImg>
        while (1 == 1)
 8009496:	e7fe      	b.n	8009496 <SFU_BOOT_SM_ExecuteUserFw+0x72>
    if (SlotStartAdd[SLOT_ACTIVE_1 + i] != 0U)
 8009498:	2f00      	cmp	r7, #0
 800949a:	d0d8      	beq.n	800944e <SFU_BOOT_SM_ExecuteUserFw+0x2a>
      if (SFU_SUCCESS == SFU_IMG_DetectFW(SLOT_ACTIVE_1 + i))
 800949c:	2001      	movs	r0, #1
 800949e:	f000 fdeb 	bl	800a078 <SFU_IMG_DetectFW>
 80094a2:	42b0      	cmp	r0, r6
 80094a4:	d1d3      	bne.n	800944e <SFU_BOOT_SM_ExecuteUserFw+0x2a>
        FLOW_CONTROL_INIT(uFlowCryptoValue, FLOW_CTRL_INIT_VALUE);
 80094a6:	f245 7376 	movw	r3, #22390	@ 0x5776
        if (SFU_IMG_VerifyActiveImgMetadata(SLOT_ACTIVE_1 + i) != SFU_SUCCESS)
 80094aa:	2001      	movs	r0, #1
        FLOW_CONTROL_INIT(uFlowCryptoValue, FLOW_CTRL_INIT_VALUE);
 80094ac:	606b      	str	r3, [r5, #4]
        if (SFU_IMG_VerifyActiveImgMetadata(SLOT_ACTIVE_1 + i) != SFU_SUCCESS)
 80094ae:	f000 fdcd 	bl	800a04c <SFU_IMG_VerifyActiveImgMetadata>
 80094b2:	42b0      	cmp	r0, r6
 80094b4:	d001      	beq.n	80094ba <SFU_BOOT_SM_ExecuteUserFw+0x96>
          SFU_EXCPT_Security_Error();
 80094b6:	f000 fadd 	bl	8009a74 <SFU_EXCPT_Security_Error>
        if (SFU_IMG_ControlActiveImgTag(SLOT_ACTIVE_1 + i) != SFU_SUCCESS)
 80094ba:	4c17      	ldr	r4, [pc, #92]	@ (8009518 <SFU_BOOT_SM_ExecuteUserFw+0xf4>)
 80094bc:	2001      	movs	r0, #1
 80094be:	f000 fd35 	bl	8009f2c <SFU_IMG_ControlActiveImgTag>
 80094c2:	42a0      	cmp	r0, r4
 80094c4:	d001      	beq.n	80094ca <SFU_BOOT_SM_ExecuteUserFw+0xa6>
          SFU_EXCPT_Security_Error();
 80094c6:	f000 fad5 	bl	8009a74 <SFU_EXCPT_Security_Error>
        if (SFU_IMG_VerifyActiveSlot(SLOT_ACTIVE_1 + i) != SFU_SUCCESS)
 80094ca:	2001      	movs	r0, #1
 80094cc:	f000 fd0e 	bl	8009eec <SFU_IMG_VerifyActiveSlot>
 80094d0:	42a0      	cmp	r0, r4
 80094d2:	d001      	beq.n	80094d8 <SFU_BOOT_SM_ExecuteUserFw+0xb4>
          SFU_EXCPT_Security_Error();
 80094d4:	f000 face 	bl	8009a74 <SFU_EXCPT_Security_Error>
        FLOW_CONTROL_CHECK(uFlowCryptoValue, FLOW_CTRL_INTEGRITY);
 80094d8:	686a      	ldr	r2, [r5, #4]
 80094da:	f248 435a 	movw	r3, #33882	@ 0x845a
  for (i = 0U; i < SFU_NB_MAX_ACTIVE_IMAGE; i++)
 80094de:	2401      	movs	r4, #1
        FLOW_CONTROL_CHECK(uFlowCryptoValue, FLOW_CTRL_INTEGRITY);
 80094e0:	429a      	cmp	r2, r3
 80094e2:	d0b4      	beq.n	800944e <SFU_BOOT_SM_ExecuteUserFw+0x2a>
 80094e4:	f000 fac6 	bl	8009a74 <SFU_EXCPT_Security_Error>
 80094e8:	e7b0      	b.n	800944c <SFU_BOOT_SM_ExecuteUserFw+0x28>
    SFU_EXCPT_SetError(SFU_EXCPT_FLASH_CFG_ERR);
 80094ea:	200b      	movs	r0, #11
        SFU_EXCPT_SetError(SFU_EXCPT_LOCK_SE_SERVICES_ERR);
 80094ec:	f000 fa90 	bl	8009a10 <SFU_EXCPT_SetError>
        SFU_BOOT_ForceReboot();
 80094f0:	f7ff ff68 	bl	80093c4 <SFU_BOOT_ForceReboot>
  SFU_SET_SM_IF_CURR_STATE(e_ret_status, SFU_STATE_HANDLE_CRITICAL_FAILURE, SFU_STATE_HANDLE_CRITICAL_FAILURE);
 80094f4:	7863      	ldrb	r3, [r4, #1]
 80094f6:	b2db      	uxtb	r3, r3
 80094f8:	7023      	strb	r3, [r4, #0]
 80094fa:	2306      	movs	r3, #6
 80094fc:	7063      	strb	r3, [r4, #1]
}
 80094fe:	b003      	add	sp, #12
 8009500:	bdf0      	pop	{r4, r5, r6, r7, pc}
        SFU_EXCPT_SetError(SFU_EXCPT_LOCK_SE_SERVICES_ERR);
 8009502:	2004      	movs	r0, #4
 8009504:	e7f2      	b.n	80094ec <SFU_BOOT_SM_ExecuteUserFw+0xc8>
 8009506:	bf00      	nop
 8009508:	0013023d 	.word	0x0013023d
 800950c:	20001100 	.word	0x20001100
 8009510:	0800ff5a 	.word	0x0800ff5a
 8009514:	0800f9d4 	.word	0x0800f9d4
 8009518:	00122f11 	.word	0x00122f11
 800951c:	200011d0 	.word	0x200011d0
 8009520:	0012310f 	.word	0x0012310f

08009524 <SFU_BOOT_RunSecureBootService>:
{
 8009524:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if (SE_Startup() == SE_SUCCESS)
 8009526:	f7fe fdb7 	bl	8008098 <SE_Startup>
 800952a:	4b3c      	ldr	r3, [pc, #240]	@ (800961c <SFU_BOOT_RunSecureBootService+0xf8>)
 800952c:	4604      	mov	r4, r0
 800952e:	4298      	cmp	r0, r3
 8009530:	d171      	bne.n	8009616 <SFU_BOOT_RunSecureBootService+0xf2>
  (void) SFU_COM_Init();
 8009532:	f000 fa41 	bl	80099b8 <SFU_COM_Init>
  if (SFU_LL_SECU_CheckApplyStaticProtections() == SFU_SUCCESS)
 8009536:	f001 fcbb 	bl	800aeb0 <SFU_LL_SECU_CheckApplyStaticProtections>
 800953a:	4b39      	ldr	r3, [pc, #228]	@ (8009620 <SFU_BOOT_RunSecureBootService+0xfc>)
 800953c:	4606      	mov	r6, r0
 800953e:	4298      	cmp	r0, r3
 8009540:	d005      	beq.n	800954e <SFU_BOOT_RunSecureBootService+0x2a>
    TRACE("\r\n= [SBOOT] System Security Check failed! Rebooting...");
 8009542:	4838      	ldr	r0, [pc, #224]	@ (8009624 <SFU_BOOT_RunSecureBootService+0x100>)
 8009544:	f005 fa60 	bl	800ea08 <iprintf>
      e_ret_code = SFU_BOOT_SECIPS_CFG_FAIL;
 8009548:	2001      	movs	r0, #1
}
 800954a:	b003      	add	sp, #12
 800954c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    e_ret_status = SFU_LL_SECU_CheckApplyRuntimeProtections(SFU_INITIAL_CONFIGURATION);
 800954e:	2000      	movs	r0, #0
 8009550:	f001 ff92 	bl	800b478 <SFU_LL_SECU_CheckApplyRuntimeProtections>
  if (SFU_BOOT_CheckApplySecurityProtections() != SFU_SUCCESS)
 8009554:	42b0      	cmp	r0, r6
    e_ret_status = SFU_LL_SECU_CheckApplyRuntimeProtections(SFU_INITIAL_CONFIGURATION);
 8009556:	4605      	mov	r5, r0
  if (SFU_BOOT_CheckApplySecurityProtections() != SFU_SUCCESS)
 8009558:	d1f3      	bne.n	8009542 <SFU_BOOT_RunSecureBootService+0x1e>
    TRACE("\r\n= [SBOOT] System Security Check successfully passed. Starting...");
 800955a:	4833      	ldr	r0, [pc, #204]	@ (8009628 <SFU_BOOT_RunSecureBootService+0x104>)
 800955c:	f005 fa54 	bl	800ea08 <iprintf>
  (void) BSP_LED_Init(SFU_STATUS_LED);
 8009560:	2000      	movs	r0, #0
 8009562:	f002 f817 	bl	800b594 <BSP_LED_Init>
  BUTTON_INIT();
 8009566:	2100      	movs	r1, #0
  initialDeviceStatusCheck = 1U;
 8009568:	4f30      	ldr	r7, [pc, #192]	@ (800962c <SFU_BOOT_RunSecureBootService+0x108>)
  BUTTON_INIT();
 800956a:	4608      	mov	r0, r1
 800956c:	f002 f860 	bl	800b630 <BSP_PB_Init>
  initialDeviceStatusCheck = 1U;
 8009570:	2301      	movs	r3, #1
 8009572:	607b      	str	r3, [r7, #4]
  if (SFU_LL_Init() != SFU_SUCCESS)
 8009574:	f001 f956 	bl	800a824 <SFU_LL_Init>
 8009578:	42a8      	cmp	r0, r5
 800957a:	4606      	mov	r6, r0
 800957c:	d134      	bne.n	80095e8 <SFU_BOOT_RunSecureBootService+0xc4>
  if (SFU_LL_FLASH_Init() != SFU_SUCCESS)
 800957e:	f001 fa69 	bl	800aa54 <SFU_LL_FLASH_Init>
 8009582:	42b0      	cmp	r0, r6
 8009584:	4605      	mov	r5, r0
 8009586:	d12f      	bne.n	80095e8 <SFU_BOOT_RunSecureBootService+0xc4>
  if (SFU_COM_Init() != SFU_SUCCESS)
 8009588:	f000 fa16 	bl	80099b8 <SFU_COM_Init>
 800958c:	42a8      	cmp	r0, r5
 800958e:	4606      	mov	r6, r0
 8009590:	d12a      	bne.n	80095e8 <SFU_BOOT_RunSecureBootService+0xc4>
  if (SFU_LOADER_Init() != SFU_SUCCESS)
 8009592:	f000 fe65 	bl	800a260 <SFU_LOADER_Init>
 8009596:	42b0      	cmp	r0, r6
 8009598:	4605      	mov	r5, r0
 800959a:	d125      	bne.n	80095e8 <SFU_BOOT_RunSecureBootService+0xc4>
  if (SFU_EXCPT_Init() != SFU_SUCCESS)
 800959c:	f000 fa8e 	bl	8009abc <SFU_EXCPT_Init>
 80095a0:	42a8      	cmp	r0, r5
 80095a2:	d121      	bne.n	80095e8 <SFU_BOOT_RunSecureBootService+0xc4>
  if (SFU_IMG_InitImageHandling() != SFU_IMG_INIT_OK)
 80095a4:	f000 fc34 	bl	8009e10 <SFU_IMG_InitImageHandling>
 80095a8:	b9f0      	cbnz	r0, 80095e8 <SFU_BOOT_RunSecureBootService+0xc4>
  TRACE("\r\n\r\n");
 80095aa:	4821      	ldr	r0, [pc, #132]	@ (8009630 <SFU_BOOT_RunSecureBootService+0x10c>)
 80095ac:	f005 fa94 	bl	800ead8 <puts>
  TRACE("\r\n======================================================================");
 80095b0:	4820      	ldr	r0, [pc, #128]	@ (8009634 <SFU_BOOT_RunSecureBootService+0x110>)
 80095b2:	f005 fa29 	bl	800ea08 <iprintf>
  TRACE("\r\n=              (C) COPYRIGHT 2017 STMicroelectronics                 =");
 80095b6:	4820      	ldr	r0, [pc, #128]	@ (8009638 <SFU_BOOT_RunSecureBootService+0x114>)
 80095b8:	f005 fa26 	bl	800ea08 <iprintf>
  TRACE("\r\n=                                                                    =");
 80095bc:	481f      	ldr	r0, [pc, #124]	@ (800963c <SFU_BOOT_RunSecureBootService+0x118>)
 80095be:	f005 fa23 	bl	800ea08 <iprintf>
  TRACE("\r\n=              Secure Boot and Secure Firmware Update                =");
 80095c2:	481f      	ldr	r0, [pc, #124]	@ (8009640 <SFU_BOOT_RunSecureBootService+0x11c>)
 80095c4:	f005 fa20 	bl	800ea08 <iprintf>
  TRACE("\r\n======================================================================");
 80095c8:	481a      	ldr	r0, [pc, #104]	@ (8009634 <SFU_BOOT_RunSecureBootService+0x110>)
 80095ca:	f005 fa1d 	bl	800ea08 <iprintf>
  TRACE("\r\n\r\n");
 80095ce:	4818      	ldr	r0, [pc, #96]	@ (8009630 <SFU_BOOT_RunSecureBootService+0x10c>)
 80095d0:	f005 fa82 	bl	800ead8 <puts>
  if (SE_Init(&e_se_status, SystemCoreClock) != SE_SUCCESS)
 80095d4:	4b1b      	ldr	r3, [pc, #108]	@ (8009644 <SFU_BOOT_RunSecureBootService+0x120>)
 80095d6:	a801      	add	r0, sp, #4
 80095d8:	6819      	ldr	r1, [r3, #0]
 80095da:	f7fe fd37 	bl	800804c <SE_Init>
 80095de:	42a0      	cmp	r0, r4
 80095e0:	d004      	beq.n	80095ec <SFU_BOOT_RunSecureBootService+0xc8>
    TRACE("\r\n= [SBOOT] SECURE ENGINE INITIALIZATION CRITICAL FAILURE!");
 80095e2:	4819      	ldr	r0, [pc, #100]	@ (8009648 <SFU_BOOT_RunSecureBootService+0x124>)
 80095e4:	f005 fa10 	bl	800ea08 <iprintf>
        e_ret_code = SFU_BOOT_INIT_FAIL;
 80095e8:	2002      	movs	r0, #2
 80095ea:	e7ae      	b.n	800954a <SFU_BOOT_RunSecureBootService+0x26>
    if (SFU_BOOT_SecuritySafetyCheck() == SFU_SUCCESS)
 80095ec:	4c0c      	ldr	r4, [pc, #48]	@ (8009620 <SFU_BOOT_RunSecureBootService+0xfc>)
      fnStateMachineFunction = fnStateMachineTable[(uint8_t)m_StateMachineContext.CurrState];
 80095ee:	4d17      	ldr	r5, [pc, #92]	@ (800964c <SFU_BOOT_RunSecureBootService+0x128>)
    TRACE("\r\n= [SBOOT] SECURE ENGINE INITIALIZATION SUCCESSFUL");
 80095f0:	4817      	ldr	r0, [pc, #92]	@ (8009650 <SFU_BOOT_RunSecureBootService+0x12c>)
 80095f2:	f005 fa09 	bl	800ea08 <iprintf>
  e_ret_status = SFU_LL_SECU_IWDG_Refresh();
 80095f6:	f001 fda5 	bl	800b144 <SFU_LL_SECU_IWDG_Refresh>
    if (SFU_BOOT_SecuritySafetyCheck() == SFU_SUCCESS)
 80095fa:	42a0      	cmp	r0, r4
 80095fc:	d006      	beq.n	800960c <SFU_BOOT_RunSecureBootService+0xe8>
  SFU_EXCPT_SetError(SFU_EXCPT_UNKNOWN);
 80095fe:	2010      	movs	r0, #16
 8009600:	f000 fa06 	bl	8009a10 <SFU_EXCPT_SetError>
  SFU_BOOT_ForceReboot();
 8009604:	f7ff fede 	bl	80093c4 <SFU_BOOT_ForceReboot>
  SFU_BOOT_InitErrorTypeDef e_ret_code = SFU_BOOT_INIT_ERROR;
 8009608:	2003      	movs	r0, #3
  return e_ret_status;
 800960a:	e79e      	b.n	800954a <SFU_BOOT_RunSecureBootService+0x26>
      fnStateMachineFunction = fnStateMachineTable[(uint8_t)m_StateMachineContext.CurrState];
 800960c:	787b      	ldrb	r3, [r7, #1]
      fnStateMachineFunction();
 800960e:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
 8009612:	4798      	blx	r3
 8009614:	e7ef      	b.n	80095f6 <SFU_BOOT_RunSecureBootService+0xd2>
    e_ret_code = SFU_BOOT_SECENG_INIT_FAIL;
 8009616:	2000      	movs	r0, #0
 8009618:	e797      	b.n	800954a <SFU_BOOT_RunSecureBootService+0x26>
 800961a:	bf00      	nop
 800961c:	0012310f 	.word	0x0012310f
 8009620:	00122f11 	.word	0x00122f11
 8009624:	0800ff83 	.word	0x0800ff83
 8009628:	0800ffba 	.word	0x0800ffba
 800962c:	200011d0 	.word	0x200011d0
 8009630:	0800ff2e 	.word	0x0800ff2e
 8009634:	0800fffd 	.word	0x0800fffd
 8009638:	08010046 	.word	0x08010046
 800963c:	0801008f 	.word	0x0801008f
 8009640:	080100d8 	.word	0x080100d8
 8009644:	20001120 	.word	0x20001120
 8009648:	08010121 	.word	0x08010121
 800964c:	0800f970 	.word	0x0800f970
 8009650:	0801015c 	.word	0x0801015c

08009654 <HAL_RTCEx_Tamper3EventCallback>:
  * @retval None
  */
void SFU_CALLBACK_ANTITAMPER(RTC_HandleTypeDef *hrtc)
{
  UNUSED(hrtc);
  SFU_EXCPT_IrqExceptionHandler(SFU_EXCPT_TAMPERING_FAULT);
 8009654:	2003      	movs	r0, #3
 8009656:	f000 b9e9 	b.w	8009a2c <SFU_EXCPT_IrqExceptionHandler>

0800965a <MemManage_Handler>:
  * @param  None
  * @retval None
  */
void SFU_CALLBACK_MEMORYFAULT(void)
{
  SFU_EXCPT_IrqExceptionHandler(SFU_EXCPT_MEMORY_FAULT);
 800965a:	2001      	movs	r0, #1
 800965c:	f000 b9e6 	b.w	8009a2c <SFU_EXCPT_IrqExceptionHandler>

08009660 <SFU_COM_Serial_PutByte>:
  * @brief  Transmit a byte to the COM Port.
  * @param  uParam: The byte to be sent.
  * @retval SFU_ErrorStatus SFU_SUCCESS if successful, SFU_ERROR otherwise.
  */
SFU_ErrorStatus SFU_COM_Serial_PutByte(uint8_t uParam)
{
 8009660:	b507      	push	{r0, r1, r2, lr}
  return SFU_LL_UART_Transmit(&uParam, 1U, SFU_COM_LOADER_SERIAL_TIME_OUT);
 8009662:	2264      	movs	r2, #100	@ 0x64
 8009664:	2101      	movs	r1, #1
{
 8009666:	f88d 0007 	strb.w	r0, [sp, #7]
  return SFU_LL_UART_Transmit(&uParam, 1U, SFU_COM_LOADER_SERIAL_TIME_OUT);
 800966a:	f10d 0007 	add.w	r0, sp, #7
 800966e:	f001 f907 	bl	800a880 <SFU_LL_UART_Transmit>
}
 8009672:	b003      	add	sp, #12
 8009674:	f85d fb04 	ldr.w	pc, [sp], #4

08009678 <SFU_COM_YMODEM_Receive>:
{
 8009678:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800967c:	b08b      	sub	sp, #44	@ 0x2c
  if ((peCOMStatus == NULL) || (puSize == NULL))
 800967e:	4604      	mov	r4, r0
{
 8009680:	9102      	str	r1, [sp, #8]
  if ((peCOMStatus == NULL) || (puSize == NULL))
 8009682:	2800      	cmp	r0, #0
 8009684:	f000 8133 	beq.w	80098ee <SFU_COM_YMODEM_Receive+0x276>
 8009688:	2900      	cmp	r1, #0
 800968a:	f000 8130 	beq.w	80098ee <SFU_COM_YMODEM_Receive+0x276>
  *peCOMStatus = SFU_COM_YMODEM_OK;
 800968e:	2500      	movs	r5, #0
  /* This operation could last long. Need to refresh the Watchdog if enabled. It could be implemented as a callback*/
  (void) SFU_LL_SECU_IWDG_Refresh();

  eRetStatus = SFU_LL_UART_Receive(&char1, 1, uTimeout);

  if (eRetStatus == SFU_SUCCESS)
 8009690:	f8df 8318 	ldr.w	r8, [pc, #792]	@ 80099ac <SFU_COM_YMODEM_Receive+0x334>
  *peCOMStatus = SFU_COM_YMODEM_OK;
 8009694:	462f      	mov	r7, r5
 8009696:	7005      	strb	r5, [r0, #0]
  uint32_t session_begin = 0U;
 8009698:	9501      	str	r5, [sp, #4]
  while ((session_done == 0U) && (*peCOMStatus == SFU_COM_YMODEM_OK))
 800969a:	7826      	ldrb	r6, [r4, #0]
 800969c:	2e00      	cmp	r6, #0
 800969e:	f040 812e 	bne.w	80098fe <SFU_COM_YMODEM_Receive+0x286>
        break;
      default:
        status = HAL_ERROR;
        break;
    }
    *pData = char1;
 80096a2:	f8df 9310 	ldr.w	r9, [pc, #784]	@ 80099b4 <SFU_COM_YMODEM_Receive+0x33c>
 80096a6:	e14e      	b.n	8009946 <SFU_COM_YMODEM_Receive+0x2ce>
    switch (char1)
 80096a8:	2b61      	cmp	r3, #97	@ 0x61
 80096aa:	d004      	beq.n	80096b6 <SFU_COM_YMODEM_Receive+0x3e>
 80096ac:	2b72      	cmp	r3, #114	@ 0x72
 80096ae:	d019      	beq.n	80096e4 <SFU_COM_YMODEM_Receive+0x6c>
 80096b0:	2b41      	cmp	r3, #65	@ 0x41
 80096b2:	f040 816a 	bne.w	800998a <SFU_COM_YMODEM_Receive+0x312>
        status = HAL_BUSY;
 80096b6:	f04f 0a02 	mov.w	sl, #2
  uint32_t packet_size = 0U;
 80096ba:	f04f 0b00 	mov.w	fp, #0
 80096be:	e021      	b.n	8009704 <SFU_COM_YMODEM_Receive+0x8c>
        if ((SFU_LL_UART_Receive(&char1, 1U, uTimeout) == SFU_SUCCESS) && (char1 == SFU_COM_YMODEM_CA))
 80096c0:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80096c4:	2101      	movs	r1, #1
 80096c6:	f10d 0013 	add.w	r0, sp, #19
 80096ca:	f001 f8ed 	bl	800a8a8 <SFU_LL_UART_Receive>
 80096ce:	4540      	cmp	r0, r8
 80096d0:	f040 815b 	bne.w	800998a <SFU_COM_YMODEM_Receive+0x312>
 80096d4:	f89d 3013 	ldrb.w	r3, [sp, #19]
 80096d8:	2b18      	cmp	r3, #24
 80096da:	f040 8156 	bne.w	800998a <SFU_COM_YMODEM_Receive+0x312>
          packet_size = 2U;
 80096de:	f04f 0b02 	mov.w	fp, #2
 80096e2:	e00f      	b.n	8009704 <SFU_COM_YMODEM_Receive+0x8c>
        (void) SFU_LL_UART_Receive(&char1, 1U, uTimeout);             /* Ymodem startup sequence : rb ==> 0x72 + 0x62 + 0x0D */
 80096e4:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80096e8:	2101      	movs	r1, #1
 80096ea:	f10d 0013 	add.w	r0, sp, #19
        packet_size = 3U;
 80096ee:	f04f 0b03 	mov.w	fp, #3
        (void) SFU_LL_UART_Receive(&char1, 1U, uTimeout);             /* Ymodem startup sequence : rb ==> 0x72 + 0x62 + 0x0D */
 80096f2:	f001 f8d9 	bl	800a8a8 <SFU_LL_UART_Receive>
        (void) SFU_LL_UART_Receive(&char1, 1U, uTimeout);
 80096f6:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80096fa:	2101      	movs	r1, #1
 80096fc:	f10d 0013 	add.w	r0, sp, #19
 8009700:	f001 f8d2 	bl	800a8a8 <SFU_LL_UART_Receive>
    *pData = char1;
 8009704:	f89d 2013 	ldrb.w	r2, [sp, #19]

    if (packet_size >= SFU_COM_YMODEM_PACKET_SIZE)
 8009708:	f1bb 0f7f 	cmp.w	fp, #127	@ 0x7f
    *pData = char1;
 800970c:	f889 2000 	strb.w	r2, [r9]
    if (packet_size >= SFU_COM_YMODEM_PACKET_SIZE)
 8009710:	d942      	bls.n	8009798 <SFU_COM_YMODEM_Receive+0x120>
    {

#ifndef MINICOM_YMODEM
      eRetStatus = SFU_LL_UART_Receive(&pData[SFU_COM_YMODEM_PACKET_NUMBER_INDEX],
 8009712:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8009716:	f10b 0104 	add.w	r1, fp, #4
 800971a:	48a2      	ldr	r0, [pc, #648]	@ (80099a4 <SFU_COM_YMODEM_Receive+0x32c>)
 800971c:	f001 f8c4 	bl	800a8a8 <SFU_LL_UART_Receive>
        eRetStatus = SFU_SUCCESS;
      }
#endif /* MINICOM_YMODEM */

      /* Simple packet sanity check */
      if (eRetStatus == SFU_SUCCESS)
 8009720:	4540      	cmp	r0, r8
 8009722:	d140      	bne.n	80097a6 <SFU_COM_YMODEM_Receive+0x12e>
      {
        status = HAL_OK;

        if (pData[SFU_COM_YMODEM_PACKET_NUMBER_INDEX] != ((pData[SFU_COM_YMODEM_PACKET_CNUMBER_INDEX]) ^
 8009724:	f899 2003 	ldrb.w	r2, [r9, #3]
 8009728:	f899 1002 	ldrb.w	r1, [r9, #2]
 800972c:	43d2      	mvns	r2, r2
 800972e:	b2d2      	uxtb	r2, r2
 8009730:	4291      	cmp	r1, r2
 8009732:	d138      	bne.n	80097a6 <SFU_COM_YMODEM_Receive+0x12e>
          status = HAL_ERROR;
        }
        else
        {
          /* Check packet CRC*/
          crc = (((uint32_t)pData[ packet_size + SFU_COM_YMODEM_PACKET_DATA_INDEX ]) << 8U) & 0x0000FF00U;
 8009734:	eb09 020b 	add.w	r2, r9, fp
          crc += pData[ packet_size + SFU_COM_YMODEM_PACKET_DATA_INDEX + 1U ];

          /*Configure CRC with 16-bit polynomial*/
          if (SFU_LL_CRC_Config(SFU_CRC_CONFIG_16BIT) == SFU_SUCCESS)
 8009738:	2002      	movs	r0, #2
          crc = (((uint32_t)pData[ packet_size + SFU_COM_YMODEM_PACKET_DATA_INDEX ]) << 8U) & 0x0000FF00U;
 800973a:	7913      	ldrb	r3, [r2, #4]
          crc += pData[ packet_size + SFU_COM_YMODEM_PACKET_DATA_INDEX + 1U ];
 800973c:	f892 a005 	ldrb.w	sl, [r2, #5]
          crc = (((uint32_t)pData[ packet_size + SFU_COM_YMODEM_PACKET_DATA_INDEX ]) << 8U) & 0x0000FF00U;
 8009740:	9303      	str	r3, [sp, #12]
          if (SFU_LL_CRC_Config(SFU_CRC_CONFIG_16BIT) == SFU_SUCCESS)
 8009742:	f001 f831 	bl	800a7a8 <SFU_LL_CRC_Config>
 8009746:	4540      	cmp	r0, r8
 8009748:	d12d      	bne.n	80097a6 <SFU_COM_YMODEM_Receive+0x12e>
          {
            if (SFU_LL_CRC_Calculate((uint32_t *)(uint32_t)&pData[SFU_COM_YMODEM_PACKET_DATA_INDEX], packet_size) != crc)
 800974a:	4659      	mov	r1, fp
 800974c:	4896      	ldr	r0, [pc, #600]	@ (80099a8 <SFU_COM_YMODEM_Receive+0x330>)
 800974e:	f001 f86b 	bl	800a828 <SFU_LL_CRC_Calculate>
          crc += pData[ packet_size + SFU_COM_YMODEM_PACKET_DATA_INDEX + 1U ];
 8009752:	9b03      	ldr	r3, [sp, #12]
 8009754:	eb0a 2a03 	add.w	sl, sl, r3, lsl #8
            if (SFU_LL_CRC_Calculate((uint32_t *)(uint32_t)&pData[SFU_COM_YMODEM_PACKET_DATA_INDEX], packet_size) != crc)
 8009758:	4582      	cmp	sl, r0
 800975a:	d124      	bne.n	80097a6 <SFU_COM_YMODEM_Receive+0x12e>
              if (m_aPacketData[SFU_COM_YMODEM_PACKET_NUMBER_INDEX] != (packets_received & 0x000000FFU))
 800975c:	f899 1002 	ldrb.w	r1, [r9, #2]
 8009760:	b2f2      	uxtb	r2, r6
 8009762:	4291      	cmp	r1, r2
 8009764:	d134      	bne.n	80097d0 <SFU_COM_YMODEM_Receive+0x158>
                if (packets_received == 0U)
 8009766:	2e00      	cmp	r6, #0
 8009768:	f040 80d1 	bne.w	800990e <SFU_COM_YMODEM_Receive+0x296>
                  if (m_aPacketData[SFU_COM_YMODEM_PACKET_DATA_INDEX] != 0U)
 800976c:	f899 3004 	ldrb.w	r3, [r9, #4]
 8009770:	2b00      	cmp	r3, #0
 8009772:	f000 80c1 	beq.w	80098f8 <SFU_COM_YMODEM_Receive+0x280>
 8009776:	2341      	movs	r3, #65	@ 0x41
                    file_ptr = m_aPacketData + SFU_COM_YMODEM_PACKET_DATA_INDEX;
 8009778:	4a8b      	ldr	r2, [pc, #556]	@ (80099a8 <SFU_COM_YMODEM_Receive+0x330>)
                    while ((*file_ptr != 0U) && (i < SFU_COM_YMODEM_FILE_NAME_LENGTH))
 800977a:	f812 1b01 	ldrb.w	r1, [r2], #1
 800977e:	b109      	cbz	r1, 8009784 <SFU_COM_YMODEM_Receive+0x10c>
 8009780:	3b01      	subs	r3, #1
 8009782:	d1fa      	bne.n	800977a <SFU_COM_YMODEM_Receive+0x102>
 8009784:	a905      	add	r1, sp, #20
                    file_ptr = m_aPacketData + SFU_COM_YMODEM_PACKET_DATA_INDEX;
 8009786:	2300      	movs	r3, #0
 8009788:	460f      	mov	r7, r1
 800978a:	e033      	b.n	80097f4 <SFU_COM_YMODEM_Receive+0x17c>
        packet_size = SFU_COM_YMODEM_PACKET_1K_SIZE;
 800978c:	f44f 6b80 	mov.w	fp, #1024	@ 0x400
 8009790:	e7b8      	b.n	8009704 <SFU_COM_YMODEM_Receive+0x8c>
    switch (char1)
 8009792:	f04f 0b80 	mov.w	fp, #128	@ 0x80
 8009796:	e7b5      	b.n	8009704 <SFU_COM_YMODEM_Receive+0x8c>
      switch (ReceivePacket(m_aPacketData, &packet_length, SFU_COM_YMODEM_DOWNLOAD_TIMEOUT))
 8009798:	f1ba 0f00 	cmp.w	sl, #0
 800979c:	d012      	beq.n	80097c4 <SFU_COM_YMODEM_Receive+0x14c>
 800979e:	f1ba 0f02 	cmp.w	sl, #2
 80097a2:	f000 80c8 	beq.w	8009936 <SFU_COM_YMODEM_Receive+0x2be>
          if (session_begin > 0U)
 80097a6:	9b01      	ldr	r3, [sp, #4]
 80097a8:	b103      	cbz	r3, 80097ac <SFU_COM_YMODEM_Receive+0x134>
            errors ++;
 80097aa:	3701      	adds	r7, #1
          if (errors > SFU_COM_YMODEM_MAX_ERRORS)
 80097ac:	2f03      	cmp	r7, #3
 80097ae:	f240 80ef 	bls.w	8009990 <SFU_COM_YMODEM_Receive+0x318>
            (void) SFU_COM_Serial_PutByte(SFU_COM_YMODEM_CA);
 80097b2:	2018      	movs	r0, #24
 80097b4:	f7ff ff54 	bl	8009660 <SFU_COM_Serial_PutByte>
            (void) SFU_COM_Serial_PutByte(SFU_COM_YMODEM_CA);
 80097b8:	2018      	movs	r0, #24
 80097ba:	f7ff ff51 	bl	8009660 <SFU_COM_Serial_PutByte>
            *peCOMStatus = SFU_COM_YMODEM_ABORT;
 80097be:	2302      	movs	r3, #2
 80097c0:	7023      	strb	r3, [r4, #0]
 80097c2:	e0c0      	b.n	8009946 <SFU_COM_YMODEM_Receive+0x2ce>
          switch (packet_length)
 80097c4:	f1bb 0f02 	cmp.w	fp, #2
 80097c8:	d004      	beq.n	80097d4 <SFU_COM_YMODEM_Receive+0x15c>
 80097ca:	f1bb 0f03 	cmp.w	fp, #3
 80097ce:	d107      	bne.n	80097e0 <SFU_COM_YMODEM_Receive+0x168>
          errors = 0U;
 80097d0:	2700      	movs	r7, #0
 80097d2:	e0b8      	b.n	8009946 <SFU_COM_YMODEM_Receive+0x2ce>
              (void) SFU_COM_Serial_PutByte(SFU_COM_YMODEM_ACK);
 80097d4:	2006      	movs	r0, #6
 80097d6:	f7ff ff43 	bl	8009660 <SFU_COM_Serial_PutByte>
              *peCOMStatus = SFU_COM_YMODEM_ABORT;
 80097da:	f884 b000 	strb.w	fp, [r4]
              break;
 80097de:	e7f7      	b.n	80097d0 <SFU_COM_YMODEM_Receive+0x158>
              (void) SFU_COM_Serial_PutByte(SFU_COM_YMODEM_ACK);
 80097e0:	2006      	movs	r0, #6
              *puSize = filesize;
 80097e2:	4657      	mov	r7, sl
              (void) SFU_COM_Serial_PutByte(SFU_COM_YMODEM_ACK);
 80097e4:	f7ff ff3c 	bl	8009660 <SFU_COM_Serial_PutByte>
              *puSize = filesize;
 80097e8:	9b02      	ldr	r3, [sp, #8]
 80097ea:	601d      	str	r5, [r3, #0]
  while ((session_done == 0U) && (*peCOMStatus == SFU_COM_YMODEM_OK))
 80097ec:	e755      	b.n	800969a <SFU_COM_YMODEM_Receive+0x22>
                      i++;
 80097ee:	3301      	adds	r3, #1
                      file_size[i] = *file_ptr;
 80097f0:	f807 0b01 	strb.w	r0, [r7], #1
                    while ((*file_ptr != (uint8_t) ' ') && (i < SFU_COM_YMODEM_FILE_SIZE_LENGTH))
 80097f4:	5cd0      	ldrb	r0, [r2, r3]
 80097f6:	2820      	cmp	r0, #32
 80097f8:	d001      	beq.n	80097fe <SFU_COM_YMODEM_Receive+0x186>
 80097fa:	2b10      	cmp	r3, #16
 80097fc:	d1f7      	bne.n	80097ee <SFU_COM_YMODEM_Receive+0x176>
                    file_size[i] = (uint8_t) '\0';
 80097fe:	3328      	adds	r3, #40	@ 0x28
 8009800:	eb0d 0203 	add.w	r2, sp, r3
 8009804:	2300      	movs	r3, #0
 8009806:	f802 3c14 	strb.w	r3, [r2, #-20]
  if ((pInputStr[0] == (uint8_t)'0') && ((pInputStr[1] == (uint8_t)'x') || (pInputStr[1] == (uint8_t)'X')))
 800980a:	f89d 2014 	ldrb.w	r2, [sp, #20]
 800980e:	2a30      	cmp	r2, #48	@ 0x30
 8009810:	d105      	bne.n	800981e <SFU_COM_YMODEM_Receive+0x1a6>
 8009812:	f89d 2015 	ldrb.w	r2, [sp, #21]
 8009816:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800981a:	2a58      	cmp	r2, #88	@ 0x58
 800981c:	d03f      	beq.n	800989e <SFU_COM_YMODEM_Receive+0x226>
 800981e:	462f      	mov	r7, r5
 8009820:	4618      	mov	r0, r3
        val = (val * 10U) + digit;
 8009822:	250a      	movs	r5, #10
      if (pInputStr[i] == (uint8_t)'\0')
 8009824:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009828:	b132      	cbz	r2, 8009838 <SFU_COM_YMODEM_Receive+0x1c0>
      else if (((pInputStr[i] == (uint8_t)'k') || (pInputStr[i] == (uint8_t)'K')) && (i > 0U))
 800982a:	f002 0cdf 	and.w	ip, r2, #223	@ 0xdf
 800982e:	f1bc 0f4b 	cmp.w	ip, #75	@ 0x4b
 8009832:	d137      	bne.n	80098a4 <SFU_COM_YMODEM_Receive+0x22c>
 8009834:	b1f8      	cbz	r0, 8009876 <SFU_COM_YMODEM_Receive+0x1fe>
        val = val << 10U;
 8009836:	029b      	lsls	r3, r3, #10
        *pIntNum = val;
 8009838:	461f      	mov	r7, r3
        res = 1U;
 800983a:	2201      	movs	r2, #1
 800983c:	e040      	b.n	80098c0 <SFU_COM_YMODEM_Receive+0x248>
        digit = CONVERTHEX(pInputStr[i]);
 800983e:	3a37      	subs	r2, #55	@ 0x37
 8009840:	b2d2      	uxtb	r2, r2
      i++;
 8009842:	3301      	adds	r3, #1
        val = (val << 4U) + digit;
 8009844:	eb02 1707 	add.w	r7, r2, r7, lsl #4
    while ((i < 11U) && (pInputStr[i] != (uint8_t)'\0'))
 8009848:	2b0b      	cmp	r3, #11
 800984a:	d00d      	beq.n	8009868 <SFU_COM_YMODEM_Receive+0x1f0>
 800984c:	5cca      	ldrb	r2, [r1, r3]
 800984e:	b15a      	cbz	r2, 8009868 <SFU_COM_YMODEM_Receive+0x1f0>
      if (ISVALIDHEX(pInputStr[i]))
 8009850:	f1a2 0041 	sub.w	r0, r2, #65	@ 0x41
 8009854:	2805      	cmp	r0, #5
 8009856:	d9f2      	bls.n	800983e <SFU_COM_YMODEM_Receive+0x1c6>
 8009858:	f1a2 0061 	sub.w	r0, r2, #97	@ 0x61
 800985c:	2805      	cmp	r0, #5
 800985e:	d91c      	bls.n	800989a <SFU_COM_YMODEM_Receive+0x222>
 8009860:	3a30      	subs	r2, #48	@ 0x30
 8009862:	b2d2      	uxtb	r2, r2
 8009864:	2a09      	cmp	r2, #9
 8009866:	d9ec      	bls.n	8009842 <SFU_COM_YMODEM_Receive+0x1ca>
    if (pInputStr[i] == (uint8_t)'\0')
 8009868:	3328      	adds	r3, #40	@ 0x28
 800986a:	446b      	add	r3, sp
 800986c:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8009870:	2b00      	cmp	r3, #0
 8009872:	bf18      	it	ne
 8009874:	462f      	movne	r7, r5
                    if (SFU_COM_YMODEM_HeaderPktRxCpltCallback((uint32_t) filesize) == SFU_SUCCESS)
 8009876:	4638      	mov	r0, r7
 8009878:	f000 fd64 	bl	800a344 <SFU_COM_YMODEM_HeaderPktRxCpltCallback>
 800987c:	4540      	cmp	r0, r8
 800987e:	d125      	bne.n	80098cc <SFU_COM_YMODEM_Receive+0x254>
                      (void) SFU_COM_Serial_PutByte(SFU_COM_YMODEM_ACK);
 8009880:	2006      	movs	r0, #6
 8009882:	f7ff feed 	bl	8009660 <SFU_COM_Serial_PutByte>
                      (void) SFU_LL_UART_Flush();
 8009886:	f001 f823 	bl	800a8d0 <SFU_LL_UART_Flush>
                      (void) SFU_COM_Serial_PutByte(SFU_COM_YMODEM_CRC16);
 800988a:	2043      	movs	r0, #67	@ 0x43
 800988c:	f7ff fee8 	bl	8009660 <SFU_COM_Serial_PutByte>
                session_begin = 1;
 8009890:	2301      	movs	r3, #1
                packets_received ++;
 8009892:	3601      	adds	r6, #1
 8009894:	463d      	mov	r5, r7
                session_begin = 1;
 8009896:	9301      	str	r3, [sp, #4]
 8009898:	e79a      	b.n	80097d0 <SFU_COM_YMODEM_Receive+0x158>
        digit = CONVERTHEX(pInputStr[i]);
 800989a:	3a57      	subs	r2, #87	@ 0x57
 800989c:	e7d0      	b.n	8009840 <SFU_COM_YMODEM_Receive+0x1c8>
 800989e:	461f      	mov	r7, r3
 80098a0:	2302      	movs	r3, #2
 80098a2:	e7d3      	b.n	800984c <SFU_COM_YMODEM_Receive+0x1d4>
      else if (((pInputStr[i] == (uint8_t)'m') || (pInputStr[i] == (uint8_t)'M')) && (i > 0U))
 80098a4:	f1bc 0f4d 	cmp.w	ip, #77	@ 0x4d
 80098a8:	d103      	bne.n	80098b2 <SFU_COM_YMODEM_Receive+0x23a>
 80098aa:	2800      	cmp	r0, #0
 80098ac:	d0e3      	beq.n	8009876 <SFU_COM_YMODEM_Receive+0x1fe>
        val = val << 20U;
 80098ae:	051b      	lsls	r3, r3, #20
        res = 1U;
 80098b0:	e7c2      	b.n	8009838 <SFU_COM_YMODEM_Receive+0x1c0>
      else if (ISVALIDDEC(pInputStr[i]))
 80098b2:	3a30      	subs	r2, #48	@ 0x30
 80098b4:	b2d2      	uxtb	r2, r2
 80098b6:	2a09      	cmp	r2, #9
 80098b8:	d8dd      	bhi.n	8009876 <SFU_COM_YMODEM_Receive+0x1fe>
        val = (val * 10U) + digit;
 80098ba:	fb05 2303 	mla	r3, r5, r3, r2
 80098be:	2200      	movs	r2, #0
      i++;
 80098c0:	3001      	adds	r0, #1
    while ((i < 11U) && (res != 1U))
 80098c2:	280b      	cmp	r0, #11
 80098c4:	d0d7      	beq.n	8009876 <SFU_COM_YMODEM_Receive+0x1fe>
 80098c6:	2a00      	cmp	r2, #0
 80098c8:	d0ac      	beq.n	8009824 <SFU_COM_YMODEM_Receive+0x1ac>
 80098ca:	e7d4      	b.n	8009876 <SFU_COM_YMODEM_Receive+0x1fe>
                      tmp = SFU_COM_YMODEM_CA;
 80098cc:	2318      	movs	r3, #24
                      (void) SFU_LL_UART_Transmit(&tmp, 1U, SFU_COM_YMODEM_NAK_TIMEOUT);
 80098ce:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80098d2:	2101      	movs	r1, #1
 80098d4:	f10d 0013 	add.w	r0, sp, #19
                      tmp = SFU_COM_YMODEM_CA;
 80098d8:	f88d 3013 	strb.w	r3, [sp, #19]
                      (void) SFU_LL_UART_Transmit(&tmp, 1U, SFU_COM_YMODEM_NAK_TIMEOUT);
 80098dc:	f000 ffd0 	bl	800a880 <SFU_LL_UART_Transmit>
                      (void) SFU_LL_UART_Transmit(&tmp, 1U, SFU_COM_YMODEM_NAK_TIMEOUT);
 80098e0:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80098e4:	2101      	movs	r1, #1
 80098e6:	f10d 0013 	add.w	r0, sp, #19
 80098ea:	f000 ffc9 	bl	800a880 <SFU_LL_UART_Transmit>
    return SFU_ERROR;
 80098ee:	f641 70e1 	movw	r0, #8161	@ 0x1fe1
}
 80098f2:	b00b      	add	sp, #44	@ 0x2c
 80098f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                    (void) SFU_COM_Serial_PutByte(SFU_COM_YMODEM_ACK);
 80098f8:	2006      	movs	r0, #6
 80098fa:	f7ff feb1 	bl	8009660 <SFU_COM_Serial_PutByte>
  (void) BSP_LED_Off(SFU_STATUS_LED);
 80098fe:	2000      	movs	r0, #0
 8009900:	f001 fe7a 	bl	800b5f8 <BSP_LED_Off>
  if (*peCOMStatus == SFU_COM_YMODEM_OK)
 8009904:	7823      	ldrb	r3, [r4, #0]
 8009906:	2b00      	cmp	r3, #0
 8009908:	d1f1      	bne.n	80098ee <SFU_COM_YMODEM_Receive+0x276>
    return SFU_SUCCESS;
 800990a:	4828      	ldr	r0, [pc, #160]	@ (80099ac <SFU_COM_YMODEM_Receive+0x334>)
 800990c:	e7f1      	b.n	80098f2 <SFU_COM_YMODEM_Receive+0x27a>
                  if (SFU_COM_YMODEM_DataPktRxCpltCallback(&m_aPacketData[SFU_COM_YMODEM_PACKET_DATA_INDEX],
 800990e:	4659      	mov	r1, fp
 8009910:	4825      	ldr	r0, [pc, #148]	@ (80099a8 <SFU_COM_YMODEM_Receive+0x330>)
 8009912:	f000 fd2b 	bl	800a36c <SFU_COM_YMODEM_DataPktRxCpltCallback>
 8009916:	4540      	cmp	r0, r8
 8009918:	d104      	bne.n	8009924 <SFU_COM_YMODEM_Receive+0x2ac>
                    (void) SFU_COM_Serial_PutByte(SFU_COM_YMODEM_ACK);
 800991a:	2006      	movs	r0, #6
 800991c:	f7ff fea0 	bl	8009660 <SFU_COM_Serial_PutByte>
    if (pInputStr[i] == (uint8_t)'\0')
 8009920:	462f      	mov	r7, r5
 8009922:	e7b5      	b.n	8009890 <SFU_COM_YMODEM_Receive+0x218>
                    (void) SFU_COM_Serial_PutByte(SFU_COM_YMODEM_CA);
 8009924:	2018      	movs	r0, #24
 8009926:	f7ff fe9b 	bl	8009660 <SFU_COM_Serial_PutByte>
                    (void) SFU_COM_Serial_PutByte(SFU_COM_YMODEM_CA);
 800992a:	2018      	movs	r0, #24
 800992c:	f7ff fe98 	bl	8009660 <SFU_COM_Serial_PutByte>
                    *peCOMStatus = SFU_COM_YMODEM_DATA;
 8009930:	2304      	movs	r3, #4
 8009932:	7023      	strb	r3, [r4, #0]
 8009934:	e7f4      	b.n	8009920 <SFU_COM_YMODEM_Receive+0x2a8>
          (void) SFU_COM_Serial_PutByte(SFU_COM_YMODEM_CA);
 8009936:	2018      	movs	r0, #24
 8009938:	f7ff fe92 	bl	8009660 <SFU_COM_Serial_PutByte>
          (void) SFU_COM_Serial_PutByte(SFU_COM_YMODEM_CA);
 800993c:	2018      	movs	r0, #24
 800993e:	f7ff fe8f 	bl	8009660 <SFU_COM_Serial_PutByte>
          *peCOMStatus = SFU_COM_YMODEM_ABORT;
 8009942:	f884 a000 	strb.w	sl, [r4]
    while ((file_done == 0U) && (*peCOMStatus == SFU_COM_YMODEM_OK))
 8009946:	f894 a000 	ldrb.w	sl, [r4]
 800994a:	f1ba 0f00 	cmp.w	sl, #0
 800994e:	f47f aea4 	bne.w	800969a <SFU_COM_YMODEM_Receive+0x22>
  (void) SFU_LL_SECU_IWDG_Refresh();
 8009952:	f001 fbf7 	bl	800b144 <SFU_LL_SECU_IWDG_Refresh>
  eRetStatus = SFU_LL_UART_Receive(&char1, 1, uTimeout);
 8009956:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 800995a:	2101      	movs	r1, #1
 800995c:	f10d 0013 	add.w	r0, sp, #19
 8009960:	f000 ffa2 	bl	800a8a8 <SFU_LL_UART_Receive>
  if (eRetStatus == SFU_SUCCESS)
 8009964:	4540      	cmp	r0, r8
 8009966:	f47f af1e 	bne.w	80097a6 <SFU_COM_YMODEM_Receive+0x12e>
    switch (char1)
 800996a:	f89d 3013 	ldrb.w	r3, [sp, #19]
 800996e:	2b18      	cmp	r3, #24
 8009970:	f43f aea6 	beq.w	80096c0 <SFU_COM_YMODEM_Receive+0x48>
 8009974:	f63f ae98 	bhi.w	80096a8 <SFU_COM_YMODEM_Receive+0x30>
 8009978:	2b02      	cmp	r3, #2
 800997a:	f43f af07 	beq.w	800978c <SFU_COM_YMODEM_Receive+0x114>
 800997e:	2b04      	cmp	r3, #4
 8009980:	f43f ae9b 	beq.w	80096ba <SFU_COM_YMODEM_Receive+0x42>
 8009984:	2b01      	cmp	r3, #1
 8009986:	f43f af04 	beq.w	8009792 <SFU_COM_YMODEM_Receive+0x11a>
          status = HAL_ERROR;
 800998a:	f04f 0a01 	mov.w	sl, #1
 800998e:	e694      	b.n	80096ba <SFU_COM_YMODEM_Receive+0x42>
            (void) SFU_COM_Serial_PutByte(SFU_COM_YMODEM_CRC16); /* Ask for a packet */
 8009990:	2043      	movs	r0, #67	@ 0x43
 8009992:	f7ff fe65 	bl	8009660 <SFU_COM_Serial_PutByte>
            TRACE("\b.");                                 /* Replace C char by . on display console */
 8009996:	4806      	ldr	r0, [pc, #24]	@ (80099b0 <SFU_COM_YMODEM_Receive+0x338>)
 8009998:	f005 f836 	bl	800ea08 <iprintf>
            (void) BSP_LED_Toggle(SFU_STATUS_LED);
 800999c:	2000      	movs	r0, #0
 800999e:	f001 fe39 	bl	800b614 <BSP_LED_Toggle>
 80099a2:	e7d0      	b.n	8009946 <SFU_COM_YMODEM_Receive+0x2ce>
 80099a4:	200011e2 	.word	0x200011e2
 80099a8:	200011e4 	.word	0x200011e4
 80099ac:	00122f11 	.word	0x00122f11
 80099b0:	08010190 	.word	0x08010190
 80099b4:	200011e0 	.word	0x200011e0

080099b8 <SFU_COM_Init>:
  * @brief  SFU Com Init function.
  * @param  None.
  * @retval SFU_ErrorStatus SFU_SUCCESS if successful, SFU_ERROR otherwise.
  */
SFU_ErrorStatus SFU_COM_Init(void)
{
 80099b8:	b508      	push	{r3, lr}
#if defined(__GNUC__)
  setvbuf(stdout, NULL, _IONBF, 0);
 80099ba:	4b06      	ldr	r3, [pc, #24]	@ (80099d4 <SFU_COM_Init+0x1c>)
 80099bc:	2202      	movs	r2, #2
 80099be:	6818      	ldr	r0, [r3, #0]
 80099c0:	2300      	movs	r3, #0
 80099c2:	6880      	ldr	r0, [r0, #8]
 80099c4:	4619      	mov	r1, r3
 80099c6:	f005 f88f 	bl	800eae8 <setvbuf>
#endif /* __GNUC__ */
  return SFU_LL_UART_Init();
}
 80099ca:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  return SFU_LL_UART_Init();
 80099ce:	f000 bf33 	b.w	800a838 <SFU_LL_UART_Init>
 80099d2:	bf00      	nop
 80099d4:	20001138 	.word	0x20001138

080099d8 <SFU_COM_Serial_PutString>:
SFU_ErrorStatus SFU_COM_Serial_PutString(uint8_t *pString)
{
  uint16_t length = 0U;

  /* Check the pointers allocation */
  if (pString == NULL)
 80099d8:	b150      	cbz	r0, 80099f0 <SFU_COM_Serial_PutString+0x18>
 80099da:	2300      	movs	r3, #0
  {
    return SFU_ERROR;
  }

  while (pString[length] != (uint8_t)'\0')
 80099dc:	b29a      	uxth	r2, r3
 80099de:	4619      	mov	r1, r3
 80099e0:	3301      	adds	r3, #1
 80099e2:	5c82      	ldrb	r2, [r0, r2]
 80099e4:	2a00      	cmp	r2, #0
 80099e6:	d1f9      	bne.n	80099dc <SFU_COM_Serial_PutString+0x4>
  {
    length++;
  }

  return SFU_LL_UART_Transmit(pString, length, SFU_COM_TRACE_SERIAL_TIME_OUT);
 80099e8:	2264      	movs	r2, #100	@ 0x64
 80099ea:	b289      	uxth	r1, r1
 80099ec:	f000 bf48 	b.w	800a880 <SFU_LL_UART_Transmit>

}
 80099f0:	f641 70e1 	movw	r0, #8161	@ 0x1fe1
 80099f4:	4770      	bx	lr

080099f6 <__io_putchar>:
  * @brief  Retargets the C library printf function to SFU UART.
  * @param  None
  * @retval ch
  */
PUTCHAR_PROTOTYPE
{
 80099f6:	b507      	push	{r0, r1, r2, lr}
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  (void) SFU_LL_UART_Transmit((uint8_t *)&ch, 1U, 0xFFFFU);
 80099f8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
{
 80099fc:	9001      	str	r0, [sp, #4]
  (void) SFU_LL_UART_Transmit((uint8_t *)&ch, 1U, 0xFFFFU);
 80099fe:	2101      	movs	r1, #1
 8009a00:	a801      	add	r0, sp, #4
 8009a02:	f000 ff3d 	bl	800a880 <SFU_LL_UART_Transmit>

  return ch;
}
 8009a06:	9801      	ldr	r0, [sp, #4]
 8009a08:	b003      	add	sp, #12
 8009a0a:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08009a10 <SFU_EXCPT_SetError>:
  * @param  Error Error code.
  * @retval None
  */
void SFU_EXCPT_SetError(SFU_EXCPT_IdTypeDef eExceptionId)
{
  if (eExceptionId <= SFU_EXCPT_UNKNOWN)
 8009a10:	2810      	cmp	r0, #16
 8009a12:	d805      	bhi.n	8009a20 <SFU_EXCPT_SetError+0x10>
  {
#ifdef SFU_DEBUG_MODE
    TRACE("\r\n\t%s",m_aErrorStrings[(uint32_t) eExceptionId]);
 8009a14:	4b03      	ldr	r3, [pc, #12]	@ (8009a24 <SFU_EXCPT_SetError+0x14>)
 8009a16:	f853 1020 	ldr.w	r1, [r3, r0, lsl #2]
 8009a1a:	4803      	ldr	r0, [pc, #12]	@ (8009a28 <SFU_EXCPT_SetError+0x18>)
 8009a1c:	f004 bff4 	b.w	800ea08 <iprintf>
#endif /* SFU_DEBUG_MODE */
  }
}
 8009a20:	4770      	bx	lr
 8009a22:	bf00      	nop
 8009a24:	0800f990 	.word	0x0800f990
 8009a28:	08010193 	.word	0x08010193

08009a2c <SFU_EXCPT_IrqExceptionHandler>:
  *         it's not possible to continue without compromising the stability or
  *         the security of the solution. A System Reset is forced at the end.
  * @retval None
  */
void SFU_EXCPT_IrqExceptionHandler(SFU_EXCPT_IdTypeDef eExceptionId)
{
 8009a2c:	b510      	push	{r4, lr}
 8009a2e:	b0a6      	sub	sp, #152	@ 0x98
#ifdef SFU_DEBUG_MODE
  uint8_t message[150];
  uint32_t i = 0U;

  /* Avoid warning with cast frombetween char* and uint8_t* */
  while ((m_aErrorStrings[(uint32_t) eExceptionId][i] != 0u) && (i < 149U))
 8009a30:	4b0e      	ldr	r3, [pc, #56]	@ (8009a6c <SFU_EXCPT_IrqExceptionHandler+0x40>)
 8009a32:	466a      	mov	r2, sp
 8009a34:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
  uint32_t i = 0U;
 8009a38:	2300      	movs	r3, #0
 8009a3a:	4614      	mov	r4, r2
  while ((m_aErrorStrings[(uint32_t) eExceptionId][i] != 0u) && (i < 149U))
 8009a3c:	5cc1      	ldrb	r1, [r0, r3]
 8009a3e:	b109      	cbz	r1, 8009a44 <SFU_EXCPT_IrqExceptionHandler+0x18>
 8009a40:	2b95      	cmp	r3, #149	@ 0x95
 8009a42:	d10e      	bne.n	8009a62 <SFU_EXCPT_IrqExceptionHandler+0x36>
  {
    message[i] = m_aErrorStrings[(uint32_t) eExceptionId][i];
    i++;
  }
  message[i] = 0U;
 8009a44:	3398      	adds	r3, #152	@ 0x98
 8009a46:	2200      	movs	r2, #0

  /* Print relevant error message */
  TRACE_IRQ((uint8_t *)"\r\n\t  ");
 8009a48:	4809      	ldr	r0, [pc, #36]	@ (8009a70 <SFU_EXCPT_IrqExceptionHandler+0x44>)
  message[i] = 0U;
 8009a4a:	446b      	add	r3, sp
 8009a4c:	f803 2c98 	strb.w	r2, [r3, #-152]
  TRACE_IRQ((uint8_t *)"\r\n\t  ");
 8009a50:	f7ff ffc2 	bl	80099d8 <SFU_COM_Serial_PutString>
  TRACE_IRQ(message);
 8009a54:	4620      	mov	r0, r4
 8009a56:	f7ff ffbf 	bl	80099d8 <SFU_COM_Serial_PutString>
  /* Try to take an action */
  SFU_EXCPT_RuntimeExceptionHandler(eExceptionId);

  /* It's not possible to continue without compromising the stability or the security of the solution.
  The State Machine needs to be aborted and a Reset must be triggered */
  SFU_BOOT_ForceReboot();
 8009a5a:	f7ff fcb3 	bl	80093c4 <SFU_BOOT_ForceReboot>
}
 8009a5e:	b026      	add	sp, #152	@ 0x98
 8009a60:	bd10      	pop	{r4, pc}
    i++;
 8009a62:	3301      	adds	r3, #1
    message[i] = m_aErrorStrings[(uint32_t) eExceptionId][i];
 8009a64:	f802 1b01 	strb.w	r1, [r2], #1
    i++;
 8009a68:	e7e8      	b.n	8009a3c <SFU_EXCPT_IrqExceptionHandler+0x10>
 8009a6a:	bf00      	nop
 8009a6c:	0800f990 	.word	0x0800f990
 8009a70:	08010199 	.word	0x08010199

08009a74 <SFU_EXCPT_Security_Error>:
  *         This parameter can be a value of @ref SFU_EXCPT_ID_Structure_definition.
  * @retval SFU_ErrorStatus SFU_SUCCESS if successful, SFU_ERROR otherwise.
  */

void SFU_EXCPT_Security_Error(void)
{
 8009a74:	b508      	push	{r3, lr}
  TRACE("\r\n= [SBOOT] Security issue : execution stopped !");
 8009a76:	480e      	ldr	r0, [pc, #56]	@ (8009ab0 <SFU_EXCPT_Security_Error+0x3c>)
 8009a78:	f004 ffc6 	bl	800ea08 <iprintf>
  HAL_Delay(1000);
 8009a7c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8009a80:	f001 fef8 	bl	800b874 <HAL_Delay>
  /* While(1) by-passed by an fault injection attack ==> Reset */
  if (0U != SFU_MPU_IsUnprivileged())
 8009a84:	f000 fe58 	bl	800a738 <SFU_MPU_IsUnprivileged>
 8009a88:	b120      	cbz	r0, 8009a94 <SFU_EXCPT_Security_Error+0x20>
  {
    SFU_MPU_SysCall((uint32_t)SB_SYSCALL_RESET);
 8009a8a:	2002      	movs	r0, #2
  }
  else
  {
    NVIC_SystemReset();
  }
}
 8009a8c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    SFU_MPU_SysCall((uint32_t)SB_SYSCALL_RESET);
 8009a90:	f000 be4e 	b.w	800a730 <SFU_MPU_SysCall>
 8009a94:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8009a98:	4906      	ldr	r1, [pc, #24]	@ (8009ab4 <SFU_EXCPT_Security_Error+0x40>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8009a9a:	4b07      	ldr	r3, [pc, #28]	@ (8009ab8 <SFU_EXCPT_Security_Error+0x44>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8009a9c:	68ca      	ldr	r2, [r1, #12]
 8009a9e:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8009aa2:	4313      	orrs	r3, r2
 8009aa4:	60cb      	str	r3, [r1, #12]
 8009aa6:	f3bf 8f4f 	dsb	sy
    __NOP();
 8009aaa:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 8009aac:	e7fd      	b.n	8009aaa <SFU_EXCPT_Security_Error+0x36>
 8009aae:	bf00      	nop
 8009ab0:	0801019f 	.word	0x0801019f
 8009ab4:	e000ed00 	.word	0xe000ed00
 8009ab8:	05fa0004 	.word	0x05fa0004

08009abc <SFU_EXCPT_Init>:
       ...
  */
  e_ret_status = SFU_SUCCESS;

  return e_ret_status;
}
 8009abc:	4800      	ldr	r0, [pc, #0]	@ (8009ac0 <SFU_EXCPT_Init+0x4>)
 8009abe:	4770      	bx	lr
 8009ac0:	00122f11 	.word	0x00122f11

08009ac4 <SFU_EXCPT_DeInit>:
/**
  * @brief  SFU Exception DeInitialization.
  * @param  None.
  * @retval SFU_ErrorStatus SFU_SUCCESS if successful, SFU_ERROR otherwise.
  */
SFU_ErrorStatus SFU_EXCPT_DeInit(void)
 8009ac4:	4800      	ldr	r0, [pc, #0]	@ (8009ac8 <SFU_EXCPT_DeInit+0x4>)
 8009ac6:	4770      	bx	lr
 8009ac8:	00122f11 	.word	0x00122f11

08009acc <MemoryCompare>:
  * @retval SFU_ SUCCESS if equal, a SFU_error otherwise.
  */
SFU_ErrorStatus MemoryCompare(uint8_t *pAdd1, uint8_t *pAdd2, uint32_t Size)
{
  /* Use of __IO to force recheck of these variables values */
  uint8_t __IO result = 0x00U;
 8009acc:	2300      	movs	r3, #0
{
 8009ace:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint8_t __IO result = 0x00U;
 8009ad0:	f88d 3003 	strb.w	r3, [sp, #3]
  uint32_t __IO i;
  uint32_t tmp;

  for (i = 0U; i < Size; i++)
 8009ad4:	9301      	str	r3, [sp, #4]
 8009ad6:	9b01      	ldr	r3, [sp, #4]
 8009ad8:	4293      	cmp	r3, r2
 8009ada:	d311      	bcc.n	8009b00 <MemoryCompare+0x34>
    tmp = pAdd1[i];
    tmp ^= pAdd2[i];
    result |= tmp;
  }

  if ((result == 0x00U) && (i == Size)) /* Add check that loop exited normally without any fault injection */
 8009adc:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8009ae0:	b9db      	cbnz	r3, 8009b1a <MemoryCompare+0x4e>
 8009ae2:	9b01      	ldr	r3, [sp, #4]
 8009ae4:	4293      	cmp	r3, r2
 8009ae6:	d118      	bne.n	8009b1a <MemoryCompare+0x4e>
  {
    return (((result != 0x00U) || (i != Size))? SFU_ERROR : SFU_SUCCESS);
 8009ae8:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8009aec:	b9ab      	cbnz	r3, 8009b1a <MemoryCompare+0x4e>
 8009aee:	9901      	ldr	r1, [sp, #4]
 8009af0:	f641 70e1 	movw	r0, #8161	@ 0x1fe1
 8009af4:	4b0a      	ldr	r3, [pc, #40]	@ (8009b20 <MemoryCompare+0x54>)
 8009af6:	4291      	cmp	r1, r2
 8009af8:	bf08      	it	eq
 8009afa:	4618      	moveq	r0, r3
  }
  else
  {
    return SFU_ERROR;
  }
}
 8009afc:	b003      	add	sp, #12
 8009afe:	bd30      	pop	{r4, r5, pc}
    tmp = pAdd1[i];
 8009b00:	9c01      	ldr	r4, [sp, #4]
    tmp ^= pAdd2[i];
 8009b02:	9d01      	ldr	r5, [sp, #4]
    result |= tmp;
 8009b04:	5d04      	ldrb	r4, [r0, r4]
 8009b06:	5d4d      	ldrb	r5, [r1, r5]
 8009b08:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8009b0c:	406c      	eors	r4, r5
 8009b0e:	4323      	orrs	r3, r4
 8009b10:	f88d 3003 	strb.w	r3, [sp, #3]
  for (i = 0U; i < Size; i++)
 8009b14:	9b01      	ldr	r3, [sp, #4]
 8009b16:	3301      	adds	r3, #1
 8009b18:	e7dc      	b.n	8009ad4 <MemoryCompare+0x8>
    return (((result != 0x00U) || (i != Size))? SFU_ERROR : SFU_SUCCESS);
 8009b1a:	f641 70e1 	movw	r0, #8161	@ 0x1fe1
 8009b1e:	e7ed      	b.n	8009afc <MemoryCompare+0x30>
 8009b20:	00122f11 	.word	0x00122f11

08009b24 <VerifyFwSignatureScatter>:
  * @retval SE_ErrorStatus SE_SUCCESS if successful, SE_ERROR otherwise.
  */
SFU_ErrorStatus VerifyFwSignatureScatter(SE_StatusTypeDef *pSeStatus, uint32_t SlotNumber,
                                         SE_FwRawHeaderTypeDef *pSE_Metadata,
                                         SE_Ex_PayloadDescTypeDef  *pSE_Payload, uint32_t SE_FwType)
{
 8009b24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b28:	f6ad 0d4c 	subw	sp, sp, #2124	@ 0x84c
 8009b2c:	461c      	mov	r4, r3
  /* Variables to handle FW image size and tag */
  uint32_t fw_size;
  uint8_t *fw_tag;

  /* Check the pointers allocation */
  if ((pSeStatus == NULL) || (pSE_Metadata == NULL) || (pSE_Payload == NULL))
 8009b2e:	4605      	mov	r5, r0
{
 8009b30:	9107      	str	r1, [sp, #28]
 8009b32:	4611      	mov	r1, r2
 8009b34:	f8dd 2870 	ldr.w	r2, [sp, #2160]	@ 0x870
  if ((pSeStatus == NULL) || (pSE_Metadata == NULL) || (pSE_Payload == NULL))
 8009b38:	b930      	cbnz	r0, 8009b48 <VerifyFwSignatureScatter+0x24>
  {
    return SFU_ERROR;
 8009b3a:	f641 77e1 	movw	r7, #8161	@ 0x1fe1
  else
  {
    sfu_ret_status = SFU_ERROR;
  }
  return sfu_ret_status;
}
 8009b3e:	4638      	mov	r0, r7
 8009b40:	f60d 0d4c 	addw	sp, sp, #2124	@ 0x84c
 8009b44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if ((pSeStatus == NULL) || (pSE_Metadata == NULL) || (pSE_Payload == NULL))
 8009b48:	2900      	cmp	r1, #0
 8009b4a:	d0f6      	beq.n	8009b3a <VerifyFwSignatureScatter+0x16>
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	d0f4      	beq.n	8009b3a <VerifyFwSignatureScatter+0x16>
  if ((pSE_Payload->pPayload[0] == 0U) || ((pSE_Payload->pPayload[1] == 0U) && (pSE_Payload->PayloadSize[1] != 0U)))
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d0f1      	beq.n	8009b3a <VerifyFwSignatureScatter+0x16>
 8009b56:	6863      	ldr	r3, [r4, #4]
 8009b58:	b913      	cbnz	r3, 8009b60 <VerifyFwSignatureScatter+0x3c>
 8009b5a:	68e3      	ldr	r3, [r4, #12]
 8009b5c:	2b00      	cmp	r3, #0
 8009b5e:	d1ec      	bne.n	8009b3a <VerifyFwSignatureScatter+0x16>
  if (SE_FwType == SE_FW_IMAGE_COMPLETE)
 8009b60:	2a00      	cmp	r2, #0
 8009b62:	f040 8096 	bne.w	8009c92 <VerifyFwSignatureScatter+0x16e>
    fw_size = pSE_Metadata->FwSize;
 8009b66:	688b      	ldr	r3, [r1, #8]
 8009b68:	9302      	str	r3, [sp, #8]
    fw_tag = pSE_Metadata->FwTag;
 8009b6a:	f101 0314 	add.w	r3, r1, #20
    fw_tag = pSE_Metadata->PartialFwTag;
 8009b6e:	9303      	str	r3, [sp, #12]
  if ((pSE_Payload->PayloadSize[0] + pSE_Payload->PayloadSize[1]) != fw_size)
 8009b70:	9e02      	ldr	r6, [sp, #8]
 8009b72:	e9d4 3002 	ldrd	r3, r0, [r4, #8]
 8009b76:	4403      	add	r3, r0
 8009b78:	42b3      	cmp	r3, r6
 8009b7a:	d1de      	bne.n	8009b3a <VerifyFwSignatureScatter+0x16>
    scatter_nb = 2U;
 8009b7c:	2800      	cmp	r0, #0
  if ((se_ret_status == SE_SUCCESS) && (*pSeStatus == SE_OK))
 8009b7e:	f8df b1bc 	ldr.w	fp, [pc, #444]	@ 8009d3c <VerifyFwSignatureScatter+0x218>
  se_ret_status = SE_AuthenticateFW_Init(pSeStatus, pSE_Metadata, SE_FwType);
 8009b82:	4628      	mov	r0, r5
    scatter_nb = 2U;
 8009b84:	bf0c      	ite	eq
 8009b86:	2601      	moveq	r6, #1
 8009b88:	2602      	movne	r6, #2
  se_ret_status = SE_AuthenticateFW_Init(pSeStatus, pSE_Metadata, SE_FwType);
 8009b8a:	f7fe fc87 	bl	800849c <SE_AuthenticateFW_Init>
  if ((se_ret_status == SE_SUCCESS) && (*pSeStatus == SE_OK))
 8009b8e:	4558      	cmp	r0, fp
  se_ret_status = SE_AuthenticateFW_Init(pSeStatus, pSE_Metadata, SE_FwType);
 8009b90:	4603      	mov	r3, r0
  if ((se_ret_status == SE_SUCCESS) && (*pSeStatus == SE_OK))
 8009b92:	d1d2      	bne.n	8009b3a <VerifyFwSignatureScatter+0x16>
 8009b94:	6829      	ldr	r1, [r5, #0]
 8009b96:	4a62      	ldr	r2, [pc, #392]	@ (8009d20 <VerifyFwSignatureScatter+0x1fc>)
 8009b98:	4291      	cmp	r1, r2
 8009b9a:	d1ce      	bne.n	8009b3a <VerifyFwSignatureScatter+0x16>
 8009b9c:	eb04 0286 	add.w	r2, r4, r6, lsl #2
  uint32_t fw_verified_total_size = 0; /* number of bytes that have been processed during authentication check */
 8009ba0:	f04f 0800 	mov.w	r8, #0
  SFU_ErrorStatus sfu_ret_status = SFU_SUCCESS;
 8009ba4:	4e5f      	ldr	r6, [pc, #380]	@ (8009d24 <VerifyFwSignatureScatter+0x200>)
      fw_chunk_size = CHUNK_SIZE_SIGN_VERIFICATION;
 8009ba6:	af09      	add	r7, sp, #36	@ 0x24
 8009ba8:	9206      	str	r2, [sp, #24]
      payloadsize = pSE_Payload->PayloadSize[j];
 8009baa:	68a2      	ldr	r2, [r4, #8]
      i = 0;
 8009bac:	f04f 0a00 	mov.w	sl, #0
      ppayload = pSE_Payload->pPayload[j];
 8009bb0:	f854 9b04 	ldr.w	r9, [r4], #4
      payloadsize = pSE_Payload->PayloadSize[j];
 8009bb4:	9204      	str	r2, [sp, #16]
      fw_chunk_size = CHUNK_SIZE_SIGN_VERIFICATION;
 8009bb6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8009bba:	603a      	str	r2, [r7, #0]
      while ((i < (payloadsize / CHUNK_SIZE_SIGN_VERIFICATION)) && (*pSeStatus == SE_OK) &&
 8009bbc:	9a04      	ldr	r2, [sp, #16]
 8009bbe:	0a92      	lsrs	r2, r2, #10
 8009bc0:	9205      	str	r2, [sp, #20]
 8009bc2:	9a05      	ldr	r2, [sp, #20]
 8009bc4:	4552      	cmp	r2, sl
 8009bc6:	d006      	beq.n	8009bd6 <VerifyFwSignatureScatter+0xb2>
 8009bc8:	682a      	ldr	r2, [r5, #0]
 8009bca:	4955      	ldr	r1, [pc, #340]	@ (8009d20 <VerifyFwSignatureScatter+0x1fc>)
 8009bcc:	428a      	cmp	r2, r1
 8009bce:	d102      	bne.n	8009bd6 <VerifyFwSignatureScatter+0xb2>
 8009bd0:	4a54      	ldr	r2, [pc, #336]	@ (8009d24 <VerifyFwSignatureScatter+0x200>)
 8009bd2:	4296      	cmp	r6, r2
 8009bd4:	d065      	beq.n	8009ca2 <VerifyFwSignatureScatter+0x17e>
      fw_chunk_size = pSE_Payload->pPayload[j] + pSE_Payload->PayloadSize[j] - ppayload;
 8009bd6:	f854 2c04 	ldr.w	r2, [r4, #-4]
 8009bda:	6861      	ldr	r1, [r4, #4]
 8009bdc:	440a      	add	r2, r1
 8009bde:	eba2 0209 	sub.w	r2, r2, r9
 8009be2:	603a      	str	r2, [r7, #0]
      if ((fw_chunk_size != 0U) && (se_ret_status == SE_SUCCESS) && (*pSeStatus == SE_OK))
 8009be4:	b1da      	cbz	r2, 8009c1e <VerifyFwSignatureScatter+0xfa>
 8009be6:	455b      	cmp	r3, fp
 8009be8:	d119      	bne.n	8009c1e <VerifyFwSignatureScatter+0xfa>
 8009bea:	6828      	ldr	r0, [r5, #0]
 8009bec:	494c      	ldr	r1, [pc, #304]	@ (8009d20 <VerifyFwSignatureScatter+0x1fc>)
 8009bee:	4288      	cmp	r0, r1
 8009bf0:	d115      	bne.n	8009c1e <VerifyFwSignatureScatter+0xfa>
        sfu_ret_status = SFU_LL_FLASH_Read(fw_image_chunk, (uint8_t *)ppayload, fw_chunk_size) ;
 8009bf2:	4649      	mov	r1, r9
 8009bf4:	f50d 6089 	add.w	r0, sp, #1096	@ 0x448
 8009bf8:	f000 ff48 	bl	800aa8c <SFU_LL_FLASH_Read>
        if (sfu_ret_status == SFU_SUCCESS)
 8009bfc:	4b49      	ldr	r3, [pc, #292]	@ (8009d24 <VerifyFwSignatureScatter+0x200>)
        sfu_ret_status = SFU_LL_FLASH_Read(fw_image_chunk, (uint8_t *)ppayload, fw_chunk_size) ;
 8009bfe:	4606      	mov	r6, r0
        if (sfu_ret_status == SFU_SUCCESS)
 8009c00:	4298      	cmp	r0, r3
 8009c02:	d16d      	bne.n	8009ce0 <VerifyFwSignatureScatter+0x1bc>
          se_ret_status = SE_AuthenticateFW_Append(pSeStatus, fw_image_chunk,
 8009c04:	9a04      	ldr	r2, [sp, #16]
 8009c06:	ab12      	add	r3, sp, #72	@ 0x48
 8009c08:	f50d 6189 	add.w	r1, sp, #1096	@ 0x448
 8009c0c:	4628      	mov	r0, r5
 8009c0e:	eba2 228a 	sub.w	r2, r2, sl, lsl #10
 8009c12:	9700      	str	r7, [sp, #0]
 8009c14:	f7fe fc78 	bl	8008508 <SE_AuthenticateFW_Append>
 8009c18:	4603      	mov	r3, r0
        fw_verified_total_size += fw_chunk_size;
 8009c1a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009c1c:	4490      	add	r8, r2
    for (j = 0; j < scatter_nb; j++)
 8009c1e:	9a06      	ldr	r2, [sp, #24]
 8009c20:	4294      	cmp	r4, r2
 8009c22:	d1c2      	bne.n	8009baa <VerifyFwSignatureScatter+0x86>
  if ((sfu_ret_status == SFU_SUCCESS) && (se_ret_status == SE_SUCCESS) && (*pSeStatus == SE_OK))
 8009c24:	4a3f      	ldr	r2, [pc, #252]	@ (8009d24 <VerifyFwSignatureScatter+0x200>)
 8009c26:	4296      	cmp	r6, r2
 8009c28:	d187      	bne.n	8009b3a <VerifyFwSignatureScatter+0x16>
 8009c2a:	455b      	cmp	r3, fp
 8009c2c:	d185      	bne.n	8009b3a <VerifyFwSignatureScatter+0x16>
 8009c2e:	682c      	ldr	r4, [r5, #0]
 8009c30:	4a3b      	ldr	r2, [pc, #236]	@ (8009d20 <VerifyFwSignatureScatter+0x1fc>)
 8009c32:	4294      	cmp	r4, r2
 8009c34:	d181      	bne.n	8009b3a <VerifyFwSignatureScatter+0x16>
    if (fw_verified_total_size <= fw_size)
 8009c36:	9a02      	ldr	r2, [sp, #8]
 8009c38:	4590      	cmp	r8, r2
 8009c3a:	f63f af7e 	bhi.w	8009b3a <VerifyFwSignatureScatter+0x16>
      fw_tag_len = sizeof(fw_tag_output);
 8009c3e:	2220      	movs	r2, #32
      se_ret_status =   SE_AuthenticateFW_Finish(pSeStatus, fw_tag_output, (int32_t *)&fw_tag_len);
 8009c40:	a90a      	add	r1, sp, #40	@ 0x28
 8009c42:	4628      	mov	r0, r5
 8009c44:	9302      	str	r3, [sp, #8]
      fw_tag_len = sizeof(fw_tag_output);
 8009c46:	9208      	str	r2, [sp, #32]
      se_ret_status =   SE_AuthenticateFW_Finish(pSeStatus, fw_tag_output, (int32_t *)&fw_tag_len);
 8009c48:	446a      	add	r2, sp
 8009c4a:	f7fe fc9b 	bl	8008584 <SE_AuthenticateFW_Finish>
      if ((se_ret_status == SE_SUCCESS) && (*pSeStatus == SE_OK) && (fw_tag_len == SE_TAG_LEN))
 8009c4e:	9b02      	ldr	r3, [sp, #8]
 8009c50:	4298      	cmp	r0, r3
 8009c52:	f47f af72 	bne.w	8009b3a <VerifyFwSignatureScatter+0x16>
 8009c56:	682b      	ldr	r3, [r5, #0]
 8009c58:	42a3      	cmp	r3, r4
 8009c5a:	f47f af6e 	bne.w	8009b3a <VerifyFwSignatureScatter+0x16>
 8009c5e:	9a08      	ldr	r2, [sp, #32]
 8009c60:	2a20      	cmp	r2, #32
 8009c62:	f47f af6a 	bne.w	8009b3a <VerifyFwSignatureScatter+0x16>
        if (MemoryCompare(fw_tag_output, fw_tag, SE_TAG_LEN) != SFU_SUCCESS)
 8009c66:	9903      	ldr	r1, [sp, #12]
 8009c68:	a80a      	add	r0, sp, #40	@ 0x28
 8009c6a:	f7ff ff2f 	bl	8009acc <MemoryCompare>
          if ((SlotNumber >= SLOT_ACTIVE_1) && (SlotNumber < SLOT_DWL_1))
 8009c6e:	9b07      	ldr	r3, [sp, #28]
        if (MemoryCompare(fw_tag_output, fw_tag, SE_TAG_LEN) != SFU_SUCCESS)
 8009c70:	42b0      	cmp	r0, r6
 8009c72:	4607      	mov	r7, r0
          if ((SlotNumber >= SLOT_ACTIVE_1) && (SlotNumber < SLOT_DWL_1))
 8009c74:	f103 34ff 	add.w	r4, r3, #4294967295
        if (MemoryCompare(fw_tag_output, fw_tag, SE_TAG_LEN) != SFU_SUCCESS)
 8009c78:	d038      	beq.n	8009cec <VerifyFwSignatureScatter+0x1c8>
          *pSeStatus = SE_SIGNATURE_ERR;
 8009c7a:	4b2b      	ldr	r3, [pc, #172]	@ (8009d28 <VerifyFwSignatureScatter+0x204>)
          if ((SlotNumber >= SLOT_ACTIVE_1) && (SlotNumber < SLOT_DWL_1))
 8009c7c:	2c02      	cmp	r4, #2
          *pSeStatus = SE_SIGNATURE_ERR;
 8009c7e:	602b      	str	r3, [r5, #0]
          if ((SlotNumber >= SLOT_ACTIVE_1) && (SlotNumber < SLOT_DWL_1))
 8009c80:	f63f af5b 	bhi.w	8009b3a <VerifyFwSignatureScatter+0x16>
            (void) memset(&fw_tag_validated[SlotNumber - SLOT_ACTIVE_1][0U], 0x00, SE_TAG_LEN);
 8009c84:	4829      	ldr	r0, [pc, #164]	@ (8009d2c <VerifyFwSignatureScatter+0x208>)
 8009c86:	2100      	movs	r1, #0
 8009c88:	eb00 1044 	add.w	r0, r0, r4, lsl #5
 8009c8c:	f005 f8c8 	bl	800ee20 <memset>
 8009c90:	e753      	b.n	8009b3a <VerifyFwSignatureScatter+0x16>
  else if (SE_FwType == SE_FW_IMAGE_PARTIAL)
 8009c92:	2a01      	cmp	r2, #1
 8009c94:	f47f af51 	bne.w	8009b3a <VerifyFwSignatureScatter+0x16>
    fw_size = pSE_Metadata->PartialFwSize;
 8009c98:	690b      	ldr	r3, [r1, #16]
 8009c9a:	9302      	str	r3, [sp, #8]
    fw_tag = pSE_Metadata->PartialFwTag;
 8009c9c:	f101 0334 	add.w	r3, r1, #52	@ 0x34
 8009ca0:	e765      	b.n	8009b6e <VerifyFwSignatureScatter+0x4a>
        sfu_ret_status = SFU_LL_FLASH_Read(fw_image_chunk, (uint8_t *)ppayload, fw_chunk_size) ;
 8009ca2:	683a      	ldr	r2, [r7, #0]
 8009ca4:	4649      	mov	r1, r9
 8009ca6:	f50d 6089 	add.w	r0, sp, #1096	@ 0x448
 8009caa:	f000 feef 	bl	800aa8c <SFU_LL_FLASH_Read>
        if (sfu_ret_status == SFU_SUCCESS)
 8009cae:	4b1d      	ldr	r3, [pc, #116]	@ (8009d24 <VerifyFwSignatureScatter+0x200>)
        sfu_ret_status = SFU_LL_FLASH_Read(fw_image_chunk, (uint8_t *)ppayload, fw_chunk_size) ;
 8009cb0:	4606      	mov	r6, r0
        if (sfu_ret_status == SFU_SUCCESS)
 8009cb2:	4298      	cmp	r0, r3
 8009cb4:	d10e      	bne.n	8009cd4 <VerifyFwSignatureScatter+0x1b0>
          se_ret_status = SE_AuthenticateFW_Append(pSeStatus, fw_image_chunk, (int32_t)fw_chunk_size,
 8009cb6:	9700      	str	r7, [sp, #0]
 8009cb8:	ab12      	add	r3, sp, #72	@ 0x48
 8009cba:	683a      	ldr	r2, [r7, #0]
 8009cbc:	f50d 6189 	add.w	r1, sp, #1096	@ 0x448
 8009cc0:	4628      	mov	r0, r5
 8009cc2:	f7fe fc21 	bl	8008508 <SE_AuthenticateFW_Append>
 8009cc6:	4603      	mov	r3, r0
        ppayload += fw_chunk_size;
 8009cc8:	683a      	ldr	r2, [r7, #0]
        i++;
 8009cca:	f10a 0a01 	add.w	sl, sl, #1
        ppayload += fw_chunk_size;
 8009cce:	4491      	add	r9, r2
        fw_verified_total_size += fw_chunk_size;
 8009cd0:	4490      	add	r8, r2
        i++;
 8009cd2:	e776      	b.n	8009bc2 <VerifyFwSignatureScatter+0x9e>
          *pSeStatus = SE_ERR_FLASH_READ;
 8009cd4:	4b16      	ldr	r3, [pc, #88]	@ (8009d30 <VerifyFwSignatureScatter+0x20c>)
          sfu_ret_status = SFU_ERROR;
 8009cd6:	f641 76e1 	movw	r6, #8161	@ 0x1fe1
          *pSeStatus = SE_ERR_FLASH_READ;
 8009cda:	602b      	str	r3, [r5, #0]
          se_ret_status = SE_ERROR;
 8009cdc:	4b15      	ldr	r3, [pc, #84]	@ (8009d34 <VerifyFwSignatureScatter+0x210>)
 8009cde:	e7f3      	b.n	8009cc8 <VerifyFwSignatureScatter+0x1a4>
          *pSeStatus = SE_ERR_FLASH_READ;
 8009ce0:	4b13      	ldr	r3, [pc, #76]	@ (8009d30 <VerifyFwSignatureScatter+0x20c>)
          sfu_ret_status = SFU_ERROR;
 8009ce2:	f641 76e1 	movw	r6, #8161	@ 0x1fe1
          *pSeStatus = SE_ERR_FLASH_READ;
 8009ce6:	602b      	str	r3, [r5, #0]
          se_ret_status = SE_ERROR;
 8009ce8:	4b12      	ldr	r3, [pc, #72]	@ (8009d34 <VerifyFwSignatureScatter+0x210>)
 8009cea:	e796      	b.n	8009c1a <VerifyFwSignatureScatter+0xf6>
          FLOW_STEP(uFlowCryptoValue, FLOW_STEP_INTEGRITY);
 8009cec:	4a12      	ldr	r2, [pc, #72]	@ (8009d38 <VerifyFwSignatureScatter+0x214>)
          if ((SlotNumber >= SLOT_ACTIVE_1) && (SlotNumber < SLOT_DWL_1))
 8009cee:	2c02      	cmp	r4, #2
          FLOW_STEP(uFlowCryptoValue, FLOW_STEP_INTEGRITY);
 8009cf0:	6813      	ldr	r3, [r2, #0]
 8009cf2:	f483 432a 	eor.w	r3, r3, #43520	@ 0xaa00
 8009cf6:	f083 03b5 	eor.w	r3, r3, #181	@ 0xb5
 8009cfa:	6013      	str	r3, [r2, #0]
          if ((SlotNumber >= SLOT_ACTIVE_1) && (SlotNumber < SLOT_DWL_1))
 8009cfc:	f63f af1f 	bhi.w	8009b3e <VerifyFwSignatureScatter+0x1a>
            (void) memcpy(&fw_tag_validated[SlotNumber - SLOT_ACTIVE_1][0U], fw_tag_output, SE_TAG_LEN);
 8009d00:	4a0a      	ldr	r2, [pc, #40]	@ (8009d2c <VerifyFwSignatureScatter+0x208>)
 8009d02:	ab0a      	add	r3, sp, #40	@ 0x28
 8009d04:	ad12      	add	r5, sp, #72	@ 0x48
 8009d06:	eb02 1244 	add.w	r2, r2, r4, lsl #5
 8009d0a:	461c      	mov	r4, r3
 8009d0c:	3208      	adds	r2, #8
 8009d0e:	cc03      	ldmia	r4!, {r0, r1}
 8009d10:	42ac      	cmp	r4, r5
 8009d12:	f842 0c08 	str.w	r0, [r2, #-8]
 8009d16:	f842 1c04 	str.w	r1, [r2, #-4]
 8009d1a:	4623      	mov	r3, r4
 8009d1c:	d1f5      	bne.n	8009d0a <VerifyFwSignatureScatter+0x1e6>
 8009d1e:	e70e      	b.n	8009b3e <VerifyFwSignatureScatter+0x1a>
 8009d20:	0012e223 	.word	0x0012e223
 8009d24:	00122f11 	.word	0x00122f11
 8009d28:	00146ac1 	.word	0x00146ac1
 8009d2c:	200015e8 	.word	0x200015e8
 8009d30:	0014b817 	.word	0x0014b817
 8009d34:	00018799 	.word	0x00018799
 8009d38:	20001104 	.word	0x20001104
 8009d3c:	0012310f 	.word	0x0012310f

08009d40 <VerifyFwSignature>:
  * @retval SFU_SUCCESS if successful, a SFU_ErrorStatus error otherwise.
  */
SFU_ErrorStatus VerifyFwSignature(SE_StatusTypeDef  *pSeStatus, uint32_t SlotNumber,
                                  SE_FwRawHeaderTypeDef *pFwImageHeader,
                                  uint32_t SE_FwType)
{
 8009d40:	b570      	push	{r4, r5, r6, lr}
  SE_Ex_PayloadDescTypeDef  pse_payload;
  uint32_t fw_size;
  uint32_t fw_offset;

  /*  put it OK, to discriminate error in SFU FWIMG parts */
  *pSeStatus = SE_OK;
 8009d42:	4c10      	ldr	r4, [pc, #64]	@ (8009d84 <VerifyFwSignature+0x44>)
{
 8009d44:	b086      	sub	sp, #24
  *pSeStatus = SE_OK;
 8009d46:	6004      	str	r4, [r0, #0]

  /* Check the parameters value */
  if (pFwImageHeader == NULL)
 8009d48:	b1c2      	cbz	r2, 8009d7c <VerifyFwSignature+0x3c>
  {
    return SFU_ERROR;
  }
  if ((SE_FwType != SE_FW_IMAGE_PARTIAL) && (SE_FwType != SE_FW_IMAGE_COMPLETE))
 8009d4a:	2b01      	cmp	r3, #1
 8009d4c:	d816      	bhi.n	8009d7c <VerifyFwSignature+0x3c>
      fw_size = 0U;
      fw_offset = 0U;
      break;
  }

  pse_payload.pPayload[0] = SlotStartAdd[SlotNumber] + fw_offset + SFU_IMG_IMAGE_OFFSET;
 8009d4e:	4c0e      	ldr	r4, [pc, #56]	@ (8009d88 <VerifyFwSignature+0x48>)
      fw_offset = 0U;
 8009d50:	bf1c      	itt	ne
 8009d52:	2600      	movne	r6, #0
      fw_size = pFwImageHeader->FwSize;
 8009d54:	6895      	ldrne	r5, [r2, #8]
  pse_payload.pPayload[0] = SlotStartAdd[SlotNumber] + fw_offset + SFU_IMG_IMAGE_OFFSET;
 8009d56:	f854 4021 	ldr.w	r4, [r4, r1, lsl #2]
  pse_payload.PayloadSize[0] = fw_size;
  pse_payload.pPayload[1] = 0U;
  pse_payload.PayloadSize[1] = 0U;

  return  VerifyFwSignatureScatter(pSeStatus, SlotNumber, pFwImageHeader, &pse_payload, SE_FwType);
 8009d5a:	9300      	str	r3, [sp, #0]
 8009d5c:	ab02      	add	r3, sp, #8
  pse_payload.pPayload[0] = SlotStartAdd[SlotNumber] + fw_offset + SFU_IMG_IMAGE_OFFSET;
 8009d5e:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
      fw_offset = pFwImageHeader->PartialFwOffset;
 8009d62:	bf08      	it	eq
 8009d64:	e9d2 6503 	ldrdeq	r6, r5, [r2, #12]
  pse_payload.pPayload[0] = SlotStartAdd[SlotNumber] + fw_offset + SFU_IMG_IMAGE_OFFSET;
 8009d68:	4434      	add	r4, r6
  pse_payload.PayloadSize[0] = fw_size;
 8009d6a:	9504      	str	r5, [sp, #16]
  pse_payload.pPayload[0] = SlotStartAdd[SlotNumber] + fw_offset + SFU_IMG_IMAGE_OFFSET;
 8009d6c:	9402      	str	r4, [sp, #8]
  pse_payload.pPayload[1] = 0U;
 8009d6e:	2400      	movs	r4, #0
 8009d70:	9403      	str	r4, [sp, #12]
  pse_payload.PayloadSize[1] = 0U;
 8009d72:	9405      	str	r4, [sp, #20]
  return  VerifyFwSignatureScatter(pSeStatus, SlotNumber, pFwImageHeader, &pse_payload, SE_FwType);
 8009d74:	f7ff fed6 	bl	8009b24 <VerifyFwSignatureScatter>
}
 8009d78:	b006      	add	sp, #24
 8009d7a:	bd70      	pop	{r4, r5, r6, pc}
    return SFU_ERROR;
 8009d7c:	f641 70e1 	movw	r0, #8161	@ 0x1fe1
 8009d80:	e7fa      	b.n	8009d78 <VerifyFwSignature+0x38>
 8009d82:	bf00      	nop
 8009d84:	0012e223 	.word	0x0012e223
 8009d88:	0800f9d4 	.word	0x0800f9d4

08009d8c <VerifySlot>:
  uint32_t length;
  SFU_ErrorStatus e_ret_status = SFU_ERROR;

  /* Check is already clean */
  pdata = pSlotBegin + SFU_IMG_IMAGE_OFFSET + uFwSize;
  length = uSlotSize - SFU_IMG_IMAGE_OFFSET - uFwSize;
 8009d8c:	f5a1 6380 	sub.w	r3, r1, #1024	@ 0x400
  e_ret_status = SFU_LL_FLASH_Compare(pdata, 0x00000000U, 0xFFFFFFFFU, length);
 8009d90:	2100      	movs	r1, #0
{
 8009d92:	b410      	push	{r4}
  pdata = pSlotBegin + SFU_IMG_IMAGE_OFFSET + uFwSize;
 8009d94:	f502 6480 	add.w	r4, r2, #1024	@ 0x400
  e_ret_status = SFU_LL_FLASH_Compare(pdata, 0x00000000U, 0xFFFFFFFFU, length);
 8009d98:	1a9b      	subs	r3, r3, r2
 8009d9a:	f04f 32ff 	mov.w	r2, #4294967295
 8009d9e:	4420      	add	r0, r4

  return e_ret_status;
}
 8009da0:	f85d 4b04 	ldr.w	r4, [sp], #4
  e_ret_status = SFU_LL_FLASH_Compare(pdata, 0x00000000U, 0xFFFFFFFFU, length);
 8009da4:	f000 be79 	b.w	800aa9a <SFU_LL_FLASH_Compare>

08009da8 <CleanUpSlot>:
  * @param  uSlotSize Size of a slot.
  * @param  uOffset Offset in the slot to start cleanup, until end of the slot.
  * @retval SFU_ErrorStatus SFU_SUCCESS if successful, SFU_ERROR otherwise.
  */
SFU_ErrorStatus CleanUpSlot(uint8_t *pSlotBegin, uint32_t uSlotSize, uint32_t uOffset)
{
 8009da8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009daa:	4606      	mov	r6, r0
 8009dac:	460f      	mov	r7, r1
 8009dae:	4615      	mov	r5, r2
 8009db0:	b093      	sub	sp, #76	@ 0x4c
  SFU_ErrorStatus e_ret_status = SFU_ERROR;
 8009db2:	f641 74e1 	movw	r4, #8161	@ 0x1fe1
  SFU_LL_FLASH_write_t pattern;
  SFU_LL_FLASH_write_t value;
  SFU_FLASH_StatusTypeDef flash_if_info;

  /* Clean-up pattern initialization */
  (void) memset((void *)&pattern, 0x00, sizeof(SFU_LL_FLASH_write_t));
 8009db6:	2220      	movs	r2, #32

  /* Cleaning operation */
  slot_begin = (uint32_t) pSlotBegin;
  for (pdata = slot_begin + uOffset; pdata < (slot_begin + uSlotSize); pdata += sizeof(SFU_LL_FLASH_write_t))
 8009db8:	4435      	add	r5, r6
 8009dba:	443e      	add	r6, r7
  {
    e_ret_status =  SFU_LL_FLASH_Read((uint8_t *) &value, (uint8_t *) pdata, sizeof(SFU_LL_FLASH_write_t));

    if (e_ret_status == SFU_SUCCESS)
 8009dbc:	4f13      	ldr	r7, [pc, #76]	@ (8009e0c <CleanUpSlot+0x64>)
  (void) memset((void *)&pattern, 0x00, sizeof(SFU_LL_FLASH_write_t));
 8009dbe:	2100      	movs	r1, #0
 8009dc0:	a802      	add	r0, sp, #8
 8009dc2:	f005 f82d 	bl	800ee20 <memset>
  for (pdata = slot_begin + uOffset; pdata < (slot_begin + uSlotSize); pdata += sizeof(SFU_LL_FLASH_write_t))
 8009dc6:	42ae      	cmp	r6, r5
 8009dc8:	d802      	bhi.n	8009dd0 <CleanUpSlot+0x28>
    {
      (void) SFU_LL_SECU_IWDG_Refresh();
    }
  }
  return e_ret_status;
}
 8009dca:	4620      	mov	r0, r4
 8009dcc:	b013      	add	sp, #76	@ 0x4c
 8009dce:	bdf0      	pop	{r4, r5, r6, r7, pc}
    e_ret_status =  SFU_LL_FLASH_Read((uint8_t *) &value, (uint8_t *) pdata, sizeof(SFU_LL_FLASH_write_t));
 8009dd0:	2220      	movs	r2, #32
 8009dd2:	4629      	mov	r1, r5
 8009dd4:	a80a      	add	r0, sp, #40	@ 0x28
 8009dd6:	f000 fe59 	bl	800aa8c <SFU_LL_FLASH_Read>
    if (e_ret_status == SFU_SUCCESS)
 8009dda:	42b8      	cmp	r0, r7
    e_ret_status =  SFU_LL_FLASH_Read((uint8_t *) &value, (uint8_t *) pdata, sizeof(SFU_LL_FLASH_write_t));
 8009ddc:	4604      	mov	r4, r0
    if (e_ret_status == SFU_SUCCESS)
 8009dde:	d105      	bne.n	8009dec <CleanUpSlot+0x44>
      if (memcmp((void *) &value, (void *) &pattern, sizeof(SFU_LL_FLASH_write_t)) != 0)
 8009de0:	2220      	movs	r2, #32
 8009de2:	a902      	add	r1, sp, #8
 8009de4:	a80a      	add	r0, sp, #40	@ 0x28
 8009de6:	f005 f80b 	bl	800ee00 <memcmp>
 8009dea:	b138      	cbz	r0, 8009dfc <CleanUpSlot+0x54>
      e_ret_status = SFU_LL_FLASH_Write(&flash_if_info, (uint8_t *) pdata, (uint8_t *) &pattern,
 8009dec:	2320      	movs	r3, #32
 8009dee:	aa02      	add	r2, sp, #8
 8009df0:	4629      	mov	r1, r5
 8009df2:	f10d 0007 	add.w	r0, sp, #7
 8009df6:	f000 fe42 	bl	800aa7e <SFU_LL_FLASH_Write>
 8009dfa:	4604      	mov	r4, r0
    if ((pdata % 0x1000U) == 0U)
 8009dfc:	f3c5 030b 	ubfx	r3, r5, #0, #12
 8009e00:	b90b      	cbnz	r3, 8009e06 <CleanUpSlot+0x5e>
      (void) SFU_LL_SECU_IWDG_Refresh();
 8009e02:	f001 f99f 	bl	800b144 <SFU_LL_SECU_IWDG_Refresh>
  for (pdata = slot_begin + uOffset; pdata < (slot_begin + uSlotSize); pdata += sizeof(SFU_LL_FLASH_write_t))
 8009e06:	3520      	adds	r5, #32
 8009e08:	e7dd      	b.n	8009dc6 <CleanUpSlot+0x1e>
 8009e0a:	bf00      	nop
 8009e0c:	00122f11 	.word	0x00122f11

08009e10 <SFU_IMG_InitImageHandling>:
  *        Must be called first (and once) before calling the other Image handling services.
  * @param  None.
  * @retval SFU_IMG_InitStatusTypeDef SFU_IMG_INIT_OK if successful, an error code otherwise.
  */
SFU_IMG_InitStatusTypeDef SFU_IMG_InitImageHandling(void)
{
 8009e10:	b51f      	push	{r0, r1, r2, r3, r4, lr}
   */
  for (i = 0U; i < SFU_NB_MAX_ACTIVE_IMAGE; i++)
  {
#if defined(__GNUC__)
    __IO uint32_t start_add;
    start_add = SlotStartAdd[SLOT_ACTIVE_1 + i];
 8009e12:	4c1c      	ldr	r4, [pc, #112]	@ (8009e84 <SFU_IMG_InitImageHandling+0x74>)
  (void) memset((uint8_t *) &fw_image_header_validated, 0xFE, sizeof(fw_image_header_validated));
 8009e14:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8009e18:	21fe      	movs	r1, #254	@ 0xfe
 8009e1a:	481b      	ldr	r0, [pc, #108]	@ (8009e88 <SFU_IMG_InitImageHandling+0x78>)
 8009e1c:	f005 f800 	bl	800ee20 <memset>
    start_add = SlotStartAdd[SLOT_ACTIVE_1 + i];
 8009e20:	9401      	str	r4, [sp, #4]
    if (start_add != 0U)
 8009e22:	9801      	ldr	r0, [sp, #4]
 8009e24:	b140      	cbz	r0, 8009e38 <SFU_IMG_InitImageHandling+0x28>
#else
    if (SlotStartAdd[SLOT_ACTIVE_1 + i] != 0U)
#endif /* (__GNUC__) */
    {
      if (!IS_ALIGNED(SlotStartAdd[SLOT_ACTIVE_1 + i]))
 8009e26:	f3c4 0010 	ubfx	r0, r4, #0, #17
 8009e2a:	b128      	cbz	r0, 8009e38 <SFU_IMG_InitImageHandling+0x28>
      {
        e_ret_status = SFU_IMG_INIT_FLASH_CONSTRAINTS_ERROR;
        TRACE("\r\n= [FWIMG] SLOT_ACTIVE_%d (%x) is not properly aligned\r\n",
 8009e2c:	4622      	mov	r2, r4
 8009e2e:	2101      	movs	r1, #1
 8009e30:	4816      	ldr	r0, [pc, #88]	@ (8009e8c <SFU_IMG_InitImageHandling+0x7c>)
 8009e32:	f004 fde9 	bl	800ea08 <iprintf>
        e_ret_status = SFU_IMG_INIT_FLASH_CONSTRAINTS_ERROR;
 8009e36:	2003      	movs	r0, #3
   */
  for (i = 0U; i < SFU_NB_MAX_ACTIVE_IMAGE; i++)
  {
#if defined(__GNUC__)
    __IO uint32_t start_add;
    start_add = SlotStartAdd[SLOT_ACTIVE_1 + i];
 8009e38:	9402      	str	r4, [sp, #8]
    if (start_add != 0U)
 8009e3a:	9b02      	ldr	r3, [sp, #8]
 8009e3c:	b153      	cbz	r3, 8009e54 <SFU_IMG_InitImageHandling+0x44>
#else
    if (SlotStartAdd[SLOT_ACTIVE_1 + i] != 0U)
#endif /* (__GNUC__) */
    {
      if (((SlotStartAdd[SLOT_ACTIVE_1 + i] - FLASH_BASE) / FLASH_SECTOR_SIZE) <= SFU_PROTECT_WRP_PAGE_END_1)
 8009e3e:	4b14      	ldr	r3, [pc, #80]	@ (8009e90 <SFU_IMG_InitImageHandling+0x80>)
 8009e40:	4a14      	ldr	r2, [pc, #80]	@ (8009e94 <SFU_IMG_InitImageHandling+0x84>)
 8009e42:	0c5b      	lsrs	r3, r3, #17
 8009e44:	ebb3 4f52 	cmp.w	r3, r2, lsr #17
 8009e48:	d304      	bcc.n	8009e54 <SFU_IMG_InitImageHandling+0x44>
      {
        TRACE("\r\n= [FWIMG] SLOT_ACTIVE_%d overlaps SBSFU code area protected by WRP\r\n", i + 1U);
 8009e4a:	2101      	movs	r1, #1
 8009e4c:	4812      	ldr	r0, [pc, #72]	@ (8009e98 <SFU_IMG_InitImageHandling+0x88>)
 8009e4e:	f004 fddb 	bl	800ea08 <iprintf>
        e_ret_status = SFU_IMG_INIT_FLASH_CONSTRAINTS_ERROR;
 8009e52:	2003      	movs	r0, #3
 8009e54:	2209      	movs	r2, #9

  /*
   * Sanity check: let's make sure headers are under the MPU protection
   */
  /* Calculate size of image header MPU region */
  mpu_max_size = 2U;
 8009e56:	2302      	movs	r3, #2
  for (i = 0U; i < SFU_PROTECT_MPU_HEADER_SIZE; i++)
 8009e58:	3a01      	subs	r2, #1
  {
    mpu_max_size = mpu_max_size * 2U;
 8009e5a:	ea4f 0343 	mov.w	r3, r3, lsl #1
  for (i = 0U; i < SFU_PROTECT_MPU_HEADER_SIZE; i++)
 8009e5e:	d1fb      	bne.n	8009e58 <SFU_IMG_InitImageHandling+0x48>

  for (i = 0U; i < SFU_NB_MAX_ACTIVE_IMAGE; i++)
  {
#if defined(__GNUC__)
    __IO uint32_t start_add;
    start_add = SlotStartAdd[SLOT_ACTIVE_1 + i];
 8009e60:	9403      	str	r4, [sp, #12]
    if (start_add != 0U)
 8009e62:	9a03      	ldr	r2, [sp, #12]
 8009e64:	b162      	cbz	r2, 8009e80 <SFU_IMG_InitImageHandling+0x70>
#else
    if (SlotStartAdd[SLOT_ACTIVE_1 + i] != 0U)
#endif /* (__GNUC__) */
    {
      if (!((SlotHeaderAdd[SLOT_ACTIVE_1 + i] >= SFU_PROTECT_MPU_HEADER_START)
 8009e66:	4a0d      	ldr	r2, [pc, #52]	@ (8009e9c <SFU_IMG_InitImageHandling+0x8c>)
            && ((SlotHeaderAdd[SLOT_ACTIVE_1 + i] + SE_FW_HEADER_TOT_LEN) <=
                (SFU_PROTECT_MPU_HEADER_START + mpu_size))))
 8009e68:	f023 0307 	bic.w	r3, r3, #7
            && ((SlotHeaderAdd[SLOT_ACTIVE_1 + i] + SE_FW_HEADER_TOT_LEN) <=
 8009e6c:	f502 71a0 	add.w	r1, r2, #320	@ 0x140
                (SFU_PROTECT_MPU_HEADER_START + mpu_size))))
 8009e70:	4413      	add	r3, r2
      if (!((SlotHeaderAdd[SLOT_ACTIVE_1 + i] >= SFU_PROTECT_MPU_HEADER_START)
 8009e72:	4299      	cmp	r1, r3
 8009e74:	d904      	bls.n	8009e80 <SFU_IMG_InitImageHandling+0x70>
      {
        TRACE("\r\n= [FWIMG] Header of SLOT_ACTIVE_%d is not under the MPU protection\r\n", i + 1U);
 8009e76:	2101      	movs	r1, #1
 8009e78:	4809      	ldr	r0, [pc, #36]	@ (8009ea0 <SFU_IMG_InitImageHandling+0x90>)
 8009e7a:	f004 fdc5 	bl	800ea08 <iprintf>
        e_ret_status = SFU_IMG_INIT_FLASH_CONSTRAINTS_ERROR;
 8009e7e:	2003      	movs	r0, #3




  return e_ret_status;
}
 8009e80:	b004      	add	sp, #16
 8009e82:	bd10      	pop	{r4, pc}
 8009e84:	08020000 	.word	0x08020000
 8009e88:	20001608 	.word	0x20001608
 8009e8c:	08010345 	.word	0x08010345
 8009e90:	0001ffff 	.word	0x0001ffff
 8009e94:	00020000 	.word	0x00020000
 8009e98:	0801037f 	.word	0x0801037f
 8009e9c:	08020000 	.word	0x08020000
 8009ea0:	080103c6 	.word	0x080103c6

08009ea4 <SFU_IMG_InvalidateCurrentFirmware>:
  *       running the procedure).
  * @param  SlotNumber index of the slot in the list
  * @retval SFU_SUCCESS if successful,SFU_ERROR error otherwise.
  */
SFU_ErrorStatus SFU_IMG_InvalidateCurrentFirmware(uint32_t SlotNumber)
{
 8009ea4:	b510      	push	{r4, lr}
 8009ea6:	4604      	mov	r4, r0
  SFU_ErrorStatus e_ret_status = SFU_ERROR;

  /* Reload Watchdog */
  (void) SFU_LL_SECU_IWDG_Refresh();
 8009ea8:	f001 f94c 	bl	800b144 <SFU_LL_SECU_IWDG_Refresh>

  /* erase active slot except Header (under SECoreBin protection) for the anti-rollback check during next Fw update */
  e_ret_status = CleanUpSlot((uint8_t *) SlotStartAdd[SlotNumber], SLOT_SIZE(SlotNumber), SFU_IMG_IMAGE_OFFSET);
 8009eac:	4b06      	ldr	r3, [pc, #24]	@ (8009ec8 <SFU_IMG_InvalidateCurrentFirmware+0x24>)
 8009eae:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8009eb2:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8009eb6:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8009eba:	6a19      	ldr	r1, [r3, #32]
 8009ebc:	3101      	adds	r1, #1

  return (e_ret_status);
}
 8009ebe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  e_ret_status = CleanUpSlot((uint8_t *) SlotStartAdd[SlotNumber], SLOT_SIZE(SlotNumber), SFU_IMG_IMAGE_OFFSET);
 8009ec2:	1a09      	subs	r1, r1, r0
 8009ec4:	f7ff bf70 	b.w	8009da8 <CleanUpSlot>
 8009ec8:	0800f9d4 	.word	0x0800f9d4

08009ecc <SFU_IMG_VerifyActiveImg>:
  * @retval SFU_ErrorStatus SFU_SUCCESS if successful, error code otherwise
  */
SFU_ErrorStatus SFU_IMG_VerifyActiveImg(uint32_t SlotNumber)
{
  SFU_ErrorStatus e_ret_status = SFU_ERROR;
  SE_StatusTypeDef e_se_status = SE_KO;
 8009ecc:	4b05      	ldr	r3, [pc, #20]	@ (8009ee4 <SFU_IMG_VerifyActiveImg+0x18>)
{
 8009ece:	b507      	push	{r0, r1, r2, lr}
 8009ed0:	4601      	mov	r1, r0
  SE_StatusTypeDef e_se_status = SE_KO;
 8009ed2:	9301      	str	r3, [sp, #4]

  /*
   * fw_image_header_validated MUST have been populated with valid metadata first,
   */
  e_ret_status = VerifyFwSignature(&e_se_status, SlotNumber, &fw_image_header_validated, SE_FW_IMAGE_COMPLETE);
 8009ed4:	4a04      	ldr	r2, [pc, #16]	@ (8009ee8 <SFU_IMG_VerifyActiveImg+0x1c>)
 8009ed6:	2300      	movs	r3, #0
 8009ed8:	a801      	add	r0, sp, #4
 8009eda:	f7ff ff31 	bl	8009d40 <VerifyFwSignature>
    TRACE("\r\n=         SFU_IMG_VerifyActiveImg failure with se_status=%d!", e_se_status);
  }
#endif /* SFU_VERBOSE_DEBUG_MODE */

  return (e_ret_status);
}
 8009ede:	b003      	add	sp, #12
 8009ee0:	f85d fb04 	ldr.w	pc, [sp], #4
 8009ee4:	0013023d 	.word	0x0013023d
 8009ee8:	20001608 	.word	0x20001608

08009eec <SFU_IMG_VerifyActiveSlot>:
  * @note SFU_IMG_VerifyActiveImgMetadata() must have been called first to populate fw_image_header_validated.
  * @param  SlotNumber index of the slot in the list
  * @retval SFU_ErrorStatus SFU_SUCCESS if successful, error code otherwise
  */
SFU_ErrorStatus SFU_IMG_VerifyActiveSlot(uint32_t SlotNumber)
{
 8009eec:	4602      	mov	r2, r0
  /*
   * fw_image_header_validated MUST have been populated with valid metadata first,
   */
  return (VerifySlot((uint8_t *) SlotStartAdd[SlotNumber], SLOT_SIZE(SlotNumber), fw_image_header_validated.FwSize));
 8009eee:	4b06      	ldr	r3, [pc, #24]	@ (8009f08 <SFU_IMG_VerifyActiveSlot+0x1c>)
 8009ef0:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8009ef4:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8009ef8:	6a19      	ldr	r1, [r3, #32]
 8009efa:	4b04      	ldr	r3, [pc, #16]	@ (8009f0c <SFU_IMG_VerifyActiveSlot+0x20>)
 8009efc:	3101      	adds	r1, #1
 8009efe:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009f00:	1a09      	subs	r1, r1, r0
 8009f02:	f7ff bf43 	b.w	8009d8c <VerifySlot>
 8009f06:	bf00      	nop
 8009f08:	0800f9d4 	.word	0x0800f9d4
 8009f0c:	200015e8 	.word	0x200015e8

08009f10 <SFU_IMG_VerifyEmptyActiveSlot>:
  * @brief Verifies if no malicious code in active slot.
  * @param  SlotNumber index of the slot in the list
  * @retval SFU_ErrorStatus SFU_SUCCESS if successful, error code otherwise
  */
SFU_ErrorStatus SFU_IMG_VerifyEmptyActiveSlot(uint32_t SlotNumber)
{
 8009f10:	4602      	mov	r2, r0
  return (VerifySlot((uint8_t *) SlotStartAdd[SlotNumber], SLOT_SIZE(SlotNumber), 0U));
 8009f12:	4b05      	ldr	r3, [pc, #20]	@ (8009f28 <SFU_IMG_VerifyEmptyActiveSlot+0x18>)
 8009f14:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8009f18:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8009f1c:	2200      	movs	r2, #0
 8009f1e:	6a19      	ldr	r1, [r3, #32]
 8009f20:	3101      	adds	r1, #1
 8009f22:	1a09      	subs	r1, r1, r0
 8009f24:	f7ff bf32 	b.w	8009d8c <VerifySlot>
 8009f28:	0800f9d4 	.word	0x0800f9d4

08009f2c <SFU_IMG_ControlActiveImgTag>:
  * @note   This control will be done twice for security reasons (first control done in VerifyFwSignatureScatter)
  * @param  SlotNumber index of the slot in the list
  * @retval SFU_SUCCESS if successful,SFU_ERROR otherwise.
  */
SFU_ErrorStatus SFU_IMG_ControlActiveImgTag(uint32_t SlotNumber)
{
 8009f2c:	b508      	push	{r3, lr}
  /*
   * fw_image_header_validated MUST have been populated with valid metadata first,
   */
  if (MemoryCompare(fw_tag_validated[SlotNumber - SLOT_ACTIVE_1], fw_image_header_validated.FwTag,
 8009f2e:	3801      	subs	r0, #1
 8009f30:	4b0a      	ldr	r3, [pc, #40]	@ (8009f5c <SFU_IMG_ControlActiveImgTag+0x30>)
 8009f32:	2220      	movs	r2, #32
 8009f34:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8009f38:	eb03 1040 	add.w	r0, r3, r0, lsl #5
 8009f3c:	f7ff fdc6 	bl	8009acc <MemoryCompare>
 8009f40:	4b07      	ldr	r3, [pc, #28]	@ (8009f60 <SFU_IMG_ControlActiveImgTag+0x34>)
 8009f42:	4298      	cmp	r0, r3
  {
    return SFU_ERROR;
  }
  else
  {
    FLOW_STEP(uFlowCryptoValue, FLOW_STEP_INTEGRITY);
 8009f44:	bf09      	itett	eq
 8009f46:	4a07      	ldreq	r2, [pc, #28]	@ (8009f64 <SFU_IMG_ControlActiveImgTag+0x38>)
    return SFU_ERROR;
 8009f48:	f641 70e1 	movwne	r0, #8161	@ 0x1fe1
    FLOW_STEP(uFlowCryptoValue, FLOW_STEP_INTEGRITY);
 8009f4c:	6813      	ldreq	r3, [r2, #0]
 8009f4e:	f483 432a 	eoreq.w	r3, r3, #43520	@ 0xaa00
 8009f52:	bf04      	itt	eq
 8009f54:	f083 03b5 	eoreq.w	r3, r3, #181	@ 0xb5
 8009f58:	6013      	streq	r3, [r2, #0]
    return SFU_SUCCESS;
  }

}
 8009f5a:	bd08      	pop	{r3, pc}
 8009f5c:	200015e8 	.word	0x200015e8
 8009f60:	00122f11 	.word	0x00122f11
 8009f64:	20001104 	.word	0x20001104

08009f68 <SFU_IMG_LaunchActiveImg>:
SFU_ErrorStatus SFU_IMG_LaunchActiveImg(uint32_t SlotNumber)
{
  SFU_ErrorStatus e_ret_status = SFU_SUCCESS;

  /* Verify if authentication/integrity/lock SE service performed */
  FLOW_CONTROL_CHECK(uFlowCryptoValue, FLOW_CTRL_LOCK_SERVICE);
 8009f68:	4b0b      	ldr	r3, [pc, #44]	@ (8009f98 <SFU_IMG_LaunchActiveImg+0x30>)
 8009f6a:	681a      	ldr	r2, [r3, #0]
 8009f6c:	f243 03f1 	movw	r3, #12529	@ 0x30f1
 8009f70:	429a      	cmp	r2, r3
{
 8009f72:	b510      	push	{r4, lr}
 8009f74:	4604      	mov	r4, r0
  FLOW_CONTROL_CHECK(uFlowCryptoValue, FLOW_CTRL_LOCK_SERVICE);
 8009f76:	d001      	beq.n	8009f7c <SFU_IMG_LaunchActiveImg+0x14>
 8009f78:	f7ff fd7c 	bl	8009a74 <SFU_EXCPT_Security_Error>
   * interrupt is triggered during the SVC routine, the Systick interrupt will be served at the end of
   * the SVC routine.
   * This is a problem when the secure user memory is activated and the SBSFU code is no more accessible.
   * Systick will be re-initialized by HAL_Init() during execution of main() from UserApp.
   */
  SFU_MPU_SysCall((uint32_t)SB_SYSCALL_SYSTICK_SUSPEND);
 8009f7c:	2007      	movs	r0, #7
 8009f7e:	f000 fbd7 	bl	800a730 <SFU_MPU_SysCall>

  /* this function does not return */
  /* first image identified as master image */
  SFU_MPU_SysCall((uint32_t)SB_SYSCALL_LAUNCH_APP, SlotStartAdd[SlotNumber] + SFU_IMG_IMAGE_OFFSET);
 8009f82:	4b06      	ldr	r3, [pc, #24]	@ (8009f9c <SFU_IMG_LaunchActiveImg+0x34>)
 8009f84:	2001      	movs	r0, #1
 8009f86:	f853 1024 	ldr.w	r1, [r3, r4, lsl #2]
 8009f8a:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8009f8e:	f000 fbcf 	bl	800a730 <SFU_MPU_SysCall>

  /* The point below should NOT be reached */
  return (e_ret_status);
}
 8009f92:	4803      	ldr	r0, [pc, #12]	@ (8009fa0 <SFU_IMG_LaunchActiveImg+0x38>)
 8009f94:	bd10      	pop	{r4, pc}
 8009f96:	bf00      	nop
 8009f98:	20001104 	.word	0x20001104
 8009f9c:	0800f9d4 	.word	0x0800f9d4
 8009fa0:	00122f11 	.word	0x00122f11

08009fa4 <SFU_IMG_Validation>:
#else

  /* Nothing to do header already written */
  return SFU_SUCCESS;
#endif /* (SECBOOT_LOADER == SECBOOT_USE_STANDALONE_LOADER) */
}
 8009fa4:	4800      	ldr	r0, [pc, #0]	@ (8009fa8 <SFU_IMG_Validation+0x4>)
 8009fa6:	4770      	bx	lr
 8009fa8:	00122f11 	.word	0x00122f11

08009fac <SFU_IMG_GetFwImageSlot>:
  */
uint32_t SFU_IMG_GetFwImageSlot(SE_FwRawHeaderTypeDef *pFwImageHeader)
{
  uint32_t active_slot;

  if (memcmp(pFwImageHeader->SFUMagic, SFUM_1, strlen(SFUM_1)) == 0)
 8009fac:	2204      	movs	r2, #4
 8009fae:	4904      	ldr	r1, [pc, #16]	@ (8009fc0 <SFU_IMG_GetFwImageSlot+0x14>)
{
 8009fb0:	b508      	push	{r3, lr}
  if (memcmp(pFwImageHeader->SFUMagic, SFUM_1, strlen(SFUM_1)) == 0)
 8009fb2:	f004 ff25 	bl	800ee00 <memcmp>
  {
    active_slot = SLOT_INACTIVE;
  }

  return active_slot;
}
 8009fb6:	fab0 f080 	clz	r0, r0
 8009fba:	0940      	lsrs	r0, r0, #5
 8009fbc:	bd08      	pop	{r3, pc}
 8009fbe:	bf00      	nop
 8009fc0:	0801040d 	.word	0x0801040d

08009fc4 <VerifyHeaderSignature>:
{
 8009fc4:	b513      	push	{r0, r1, r4, lr}
 8009fc6:	4604      	mov	r4, r0
  if (SFU_IMG_GetFwImageSlot(pFwImageHeader) != SLOT_INACTIVE)
 8009fc8:	f7ff fff0 	bl	8009fac <SFU_IMG_GetFwImageSlot>
 8009fcc:	b918      	cbnz	r0, 8009fd6 <VerifyHeaderSignature+0x12>
  SFU_ErrorStatus e_ret_status = SFU_ERROR;
 8009fce:	f641 70e1 	movw	r0, #8161	@ 0x1fe1
}
 8009fd2:	b002      	add	sp, #8
 8009fd4:	bd10      	pop	{r4, pc}
 8009fd6:	f104 0263 	add.w	r2, r4, #99	@ 0x63
 8009fda:	f104 017f 	add.w	r1, r4, #127	@ 0x7f
  uint8_t result = 0x00U;
 8009fde:	2300      	movs	r3, #0
      result |= pFwImageHeader->Reserved[i] ^ 0x00U;
 8009fe0:	f812 0f01 	ldrb.w	r0, [r2, #1]!
    for (i = 0U; i < sizeof(pFwImageHeader->Reserved); i++)
 8009fe4:	428a      	cmp	r2, r1
      result |= pFwImageHeader->Reserved[i] ^ 0x00U;
 8009fe6:	ea43 0300 	orr.w	r3, r3, r0
    for (i = 0U; i < sizeof(pFwImageHeader->Reserved); i++)
 8009fea:	d1f9      	bne.n	8009fe0 <VerifyHeaderSignature+0x1c>
    if (result == 0x00U)
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	d1ee      	bne.n	8009fce <VerifyHeaderSignature+0xa>
      if (SE_VerifyHeaderSignature(&se_status, pFwImageHeader) == SE_SUCCESS)
 8009ff0:	4621      	mov	r1, r4
 8009ff2:	a801      	add	r0, sp, #4
 8009ff4:	f7fe fafa 	bl	80085ec <SE_VerifyHeaderSignature>
 8009ff8:	4b05      	ldr	r3, [pc, #20]	@ (800a010 <VerifyHeaderSignature+0x4c>)
 8009ffa:	4298      	cmp	r0, r3
 8009ffc:	d1e7      	bne.n	8009fce <VerifyHeaderSignature+0xa>
        FLOW_STEP(uFlowCryptoValue, FLOW_STEP_AUTHENTICATE);
 8009ffe:	4a05      	ldr	r2, [pc, #20]	@ (800a014 <VerifyHeaderSignature+0x50>)
 800a000:	4805      	ldr	r0, [pc, #20]	@ (800a018 <VerifyHeaderSignature+0x54>)
 800a002:	6813      	ldr	r3, [r2, #0]
 800a004:	f483 43f3 	eor.w	r3, r3, #31104	@ 0x7980
 800a008:	f083 0319 	eor.w	r3, r3, #25
 800a00c:	6013      	str	r3, [r2, #0]
  return e_ret_status;
 800a00e:	e7e0      	b.n	8009fd2 <VerifyHeaderSignature+0xe>
 800a010:	0012310f 	.word	0x0012310f
 800a014:	20001104 	.word	0x20001104
 800a018:	00122f11 	.word	0x00122f11

0800a01c <CheckAndGetFWHeader>:
  e_ret_status = SFU_LL_FLASH_Read((uint8_t *) pFwImageHeader, (uint8_t *) SlotHeaderAdd[SlotNumber],
 800a01c:	4b09      	ldr	r3, [pc, #36]	@ (800a044 <CheckAndGetFWHeader+0x28>)
 800a01e:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800a022:	eb03 0080 	add.w	r0, r3, r0, lsl #2
{
 800a026:	b510      	push	{r4, lr}
 800a028:	460c      	mov	r4, r1
  e_ret_status = SFU_LL_FLASH_Read((uint8_t *) pFwImageHeader, (uint8_t *) SlotHeaderAdd[SlotNumber],
 800a02a:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 800a02c:	4620      	mov	r0, r4
 800a02e:	f000 fd2d 	bl	800aa8c <SFU_LL_FLASH_Read>
  if (e_ret_status == SFU_SUCCESS)
 800a032:	4b05      	ldr	r3, [pc, #20]	@ (800a048 <CheckAndGetFWHeader+0x2c>)
 800a034:	4298      	cmp	r0, r3
 800a036:	d104      	bne.n	800a042 <CheckAndGetFWHeader+0x26>
    e_ret_status = VerifyHeaderSignature(pFwImageHeader);
 800a038:	4620      	mov	r0, r4
}
 800a03a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    e_ret_status = VerifyHeaderSignature(pFwImageHeader);
 800a03e:	f7ff bfc1 	b.w	8009fc4 <VerifyHeaderSignature>
}
 800a042:	bd10      	pop	{r4, pc}
 800a044:	0800f9d4 	.word	0x0800f9d4
 800a048:	00122f11 	.word	0x00122f11

0800a04c <SFU_IMG_VerifyActiveImgMetadata>:
  return (CheckAndGetFWHeader(SlotNumber, &fw_image_header_validated));
 800a04c:	4901      	ldr	r1, [pc, #4]	@ (800a054 <SFU_IMG_VerifyActiveImgMetadata+0x8>)
 800a04e:	f7ff bfe5 	b.w	800a01c <CheckAndGetFWHeader>
 800a052:	bf00      	nop
 800a054:	20001608 	.word	0x20001608

0800a058 <SFU_IMG_GetActiveFwVersion>:
{
 800a058:	b500      	push	{lr}
 800a05a:	b0d1      	sub	sp, #324	@ 0x144
  e_ret_status = CheckAndGetFWHeader(SlotNumber, &fw_image_header);
 800a05c:	4669      	mov	r1, sp
 800a05e:	f7ff ffdd 	bl	800a01c <CheckAndGetFWHeader>
  if (e_ret_status == SFU_SUCCESS)
 800a062:	4b04      	ldr	r3, [pc, #16]	@ (800a074 <SFU_IMG_GetActiveFwVersion+0x1c>)
 800a064:	4298      	cmp	r0, r3
    version = fw_image_header.FwVersion;
 800a066:	bf0c      	ite	eq
 800a068:	f8bd 0006 	ldrheq.w	r0, [sp, #6]
  uint16_t version = 0;
 800a06c:	2000      	movne	r0, #0
}
 800a06e:	b051      	add	sp, #324	@ 0x144
 800a070:	f85d fb04 	ldr.w	pc, [sp], #4
 800a074:	00122f11 	.word	0x00122f11

0800a078 <SFU_IMG_DetectFW>:
{
 800a078:	b570      	push	{r4, r5, r6, lr}
  pbuffer = (uint8_t *) SlotHeaderAdd[SlotNumber];
 800a07a:	4e11      	ldr	r6, [pc, #68]	@ (800a0c0 <SFU_IMG_DetectFW+0x48>)
{
 800a07c:	b0d0      	sub	sp, #320	@ 0x140
 800a07e:	4605      	mov	r5, r0
  if (SFU_LL_FLASH_Read(buffer, pbuffer, sizeof(buffer)) == SFU_SUCCESS)
 800a080:	f44f 72a0 	mov.w	r2, #320	@ 0x140
  pbuffer = (uint8_t *) SlotHeaderAdd[SlotNumber];
 800a084:	eb06 0380 	add.w	r3, r6, r0, lsl #2
  if (SFU_LL_FLASH_Read(buffer, pbuffer, sizeof(buffer)) == SFU_SUCCESS)
 800a088:	4668      	mov	r0, sp
 800a08a:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 800a08c:	f000 fcfe 	bl	800aa8c <SFU_LL_FLASH_Read>
 800a090:	4b0c      	ldr	r3, [pc, #48]	@ (800a0c4 <SFU_IMG_DetectFW+0x4c>)
 800a092:	4604      	mov	r4, r0
 800a094:	4298      	cmp	r0, r3
 800a096:	d004      	beq.n	800a0a2 <SFU_IMG_DetectFW+0x2a>
  SFU_ErrorStatus e_ret_status = SFU_ERROR;
 800a098:	f641 74e1 	movw	r4, #8161	@ 0x1fe1
}
 800a09c:	4620      	mov	r0, r4
 800a09e:	b050      	add	sp, #320	@ 0x140
 800a0a0:	bd70      	pop	{r4, r5, r6, pc}
    if (SFU_IMG_GetFwImageSlot(p_header) != SLOT_INACTIVE)
 800a0a2:	4668      	mov	r0, sp
 800a0a4:	f7ff ff82 	bl	8009fac <SFU_IMG_GetFwImageSlot>
 800a0a8:	2800      	cmp	r0, #0
 800a0aa:	d0f5      	beq.n	800a098 <SFU_IMG_DetectFW+0x20>
      if (VerifySlot((uint8_t *) SlotStartAdd[SlotNumber], SFU_IMG_IMAGE_OFFSET + 0x20U, 0U) != SFU_SUCCESS)
 800a0ac:	2200      	movs	r2, #0
 800a0ae:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 800a0b2:	f856 0025 	ldr.w	r0, [r6, r5, lsl #2]
 800a0b6:	f7ff fe69 	bl	8009d8c <VerifySlot>
 800a0ba:	42a0      	cmp	r0, r4
 800a0bc:	d1ee      	bne.n	800a09c <SFU_IMG_DetectFW+0x24>
 800a0be:	e7eb      	b.n	800a098 <SFU_IMG_DetectFW+0x20>
 800a0c0:	0800f9d4 	.word	0x0800f9d4
 800a0c4:	00122f11 	.word	0x00122f11

0800a0c8 <SFU_IMG_CheckFwVersion>:
  * @param  CandidateVersion Version of candidate image
  * @retval SFU_SUCCESS if candidate image version is allowed, SFU_ErrorStatus error otherwise.
  */
SFU_ErrorStatus SFU_IMG_CheckFwVersion(uint32_t ActiveSlot, uint16_t CurrentVersion, uint16_t CandidateVersion)
{
  SFU_ErrorStatus e_ret_status = SFU_ERROR;
 800a0c8:	4b05      	ldr	r3, [pc, #20]	@ (800a0e0 <SFU_IMG_CheckFwVersion+0x18>)
 800a0ca:	f641 70e1 	movw	r0, #8161	@ 0x1fe1
  UNUSED(ActiveSlot);

  /* If the header of the active firmware is not valid, the CurrentVersion is 0 */
  if (CurrentVersion == 0U)
 800a0ce:	b919      	cbnz	r1, 800a0d8 <SFU_IMG_CheckFwVersion+0x10>
  SFU_ErrorStatus e_ret_status = SFU_ERROR;
 800a0d0:	2a01      	cmp	r2, #1
 800a0d2:	bf08      	it	eq
 800a0d4:	4618      	moveq	r0, r3
 800a0d6:	4770      	bx	lr
 800a0d8:	4291      	cmp	r1, r2
 800a0da:	bf98      	it	ls
 800a0dc:	4618      	movls	r0, r3
#endif /* SFU_VERBOSE_DEBUG_MODE */

  }

  return e_ret_status;
}
 800a0de:	4770      	bx	lr
 800a0e0:	00122f11 	.word	0x00122f11

0800a0e4 <SFU_LOADER_VerifyFwHeader>:
#elif defined ( __GNUC__ )
__attribute__((optimize("O0")))
#endif /* __ICCARM__ */

static SFU_ErrorStatus SFU_LOADER_VerifyFwHeader(uint8_t *pBuffer)
{
 800a0e4:	b580      	push	{r7, lr}
 800a0e6:	b08c      	sub	sp, #48	@ 0x30
 800a0e8:	af00      	add	r7, sp, #0
 800a0ea:	6078      	str	r0, [r7, #4]
  SFU_ErrorStatus e_ret_status = SFU_ERROR;
 800a0ec:	f641 73e1 	movw	r3, #8161	@ 0x1fe1
 800a0f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t                      cur_ver;
  uint16_t                      verif_ver;
  uint32_t                      active_slot;

  /*Parse the received buffer*/
  p_x_fw_raw_header = (SE_FwRawHeaderTypeDef *)(uint32_t)pBuffer;
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /*Check if the received header packet is authentic*/
  if (SE_VerifyHeaderSignature(&e_se_status, p_x_fw_raw_header) != SE_ERROR)
 800a0f6:	f107 031c 	add.w	r3, r7, #28
 800a0fa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a0fc:	4618      	mov	r0, r3
 800a0fe:	f7fe fa75 	bl	80085ec <SE_VerifyHeaderSignature>
 800a102:	4603      	mov	r3, r0
 800a104:	4a4c      	ldr	r2, [pc, #304]	@ (800a238 <SFU_LOADER_VerifyFwHeader+0x154>)
 800a106:	4293      	cmp	r3, r2
 800a108:	f000 808e 	beq.w	800a228 <SFU_LOADER_VerifyFwHeader+0x144>
  {
    active_slot = SFU_IMG_GetFwImageSlot(p_x_fw_raw_header);
 800a10c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a10e:	f7ff ff4d 	bl	8009fac <SFU_IMG_GetFwImageSlot>
 800a112:	6278      	str	r0, [r7, #36]	@ 0x24
     * 1 slot per image configuration. Identify the download area.
     *   It will be based on SFU magic :
     *   - dwl slot is the active_slot if configured.
     *   - else : SLOT_ACTIVE_1
     */
    m_uDwlSlot = active_slot;
 800a114:	4a49      	ldr	r2, [pc, #292]	@ (800a23c <SFU_LOADER_VerifyFwHeader+0x158>)
 800a116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a118:	6013      	str	r3, [r2, #0]
    if (SLOT_SIZE(m_uDwlSlot) == 1U)
 800a11a:	4b48      	ldr	r3, [pc, #288]	@ (800a23c <SFU_LOADER_VerifyFwHeader+0x158>)
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	4a48      	ldr	r2, [pc, #288]	@ (800a240 <SFU_LOADER_VerifyFwHeader+0x15c>)
 800a120:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800a124:	4b45      	ldr	r3, [pc, #276]	@ (800a23c <SFU_LOADER_VerifyFwHeader+0x158>)
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	4946      	ldr	r1, [pc, #280]	@ (800a244 <SFU_LOADER_VerifyFwHeader+0x160>)
 800a12a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800a12e:	429a      	cmp	r2, r3
 800a130:	d102      	bne.n	800a138 <SFU_LOADER_VerifyFwHeader+0x54>
    {
      m_uDwlSlot = SLOT_ACTIVE_1;
 800a132:	4b42      	ldr	r3, [pc, #264]	@ (800a23c <SFU_LOADER_VerifyFwHeader+0x158>)
 800a134:	2201      	movs	r2, #1
 800a136:	601a      	str	r2, [r3, #0]
    }
    SFU_IMG_GetDownloadAreaInfo(m_uDwlSlot, &fw_image_flash_data);
 800a138:	4b40      	ldr	r3, [pc, #256]	@ (800a23c <SFU_LOADER_VerifyFwHeader+0x158>)
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	f107 0208 	add.w	r2, r7, #8
 800a140:	4611      	mov	r1, r2
 800a142:	4618      	mov	r0, r3
 800a144:	f000 fb14 	bl	800a770 <SFU_IMG_GetDownloadAreaInfo>

    /* Assign the download flash address to be used during the YMODEM process */
    m_uDwlAreaStart = fw_image_flash_data.DownloadAddr;
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	4a3f      	ldr	r2, [pc, #252]	@ (800a248 <SFU_LOADER_VerifyFwHeader+0x164>)
 800a14c:	6013      	str	r3, [r2, #0]
    m_uDwlAreaSize = fw_image_flash_data.MaxSizeInBytes;
 800a14e:	68bb      	ldr	r3, [r7, #8]
 800a150:	4a3e      	ldr	r2, [pc, #248]	@ (800a24c <SFU_LOADER_VerifyFwHeader+0x168>)
 800a152:	6013      	str	r3, [r2, #0]
    m_uActiveHeaderStart = fw_image_flash_data.ActiveHeaderAddr;
 800a154:	69bb      	ldr	r3, [r7, #24]
 800a156:	4a3e      	ldr	r2, [pc, #248]	@ (800a250 <SFU_LOADER_VerifyFwHeader+0x16c>)
 800a158:	6013      	str	r3, [r2, #0]

    /*
     * Check if the version is allowed
     * ==> SFU_IMG_GetActiveFwVersion() returns 0 if the header of active firmware is not valid
     */
    cur_ver = SFU_IMG_GetActiveFwVersion(active_slot);
 800a15a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a15c:	f7ff ff7c 	bl	800a058 <SFU_IMG_GetActiveFwVersion>
 800a160:	4603      	mov	r3, r0
 800a162:	847b      	strh	r3, [r7, #34]	@ 0x22
    if (SFU_IMG_CheckFwVersion(active_slot, cur_ver, p_x_fw_raw_header->FwVersion) == SFU_SUCCESS)
 800a164:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a166:	88da      	ldrh	r2, [r3, #6]
 800a168:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800a16a:	4619      	mov	r1, r3
 800a16c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a16e:	f7ff ffab 	bl	800a0c8 <SFU_IMG_CheckFwVersion>
 800a172:	4603      	mov	r3, r0
 800a174:	4a37      	ldr	r2, [pc, #220]	@ (800a254 <SFU_LOADER_VerifyFwHeader+0x170>)
 800a176:	4293      	cmp	r3, r2
 800a178:	d117      	bne.n	800a1aa <SFU_LOADER_VerifyFwHeader+0xc6>
    {
      /*
       * Check length : Let's make sure the Firmware image can be written in the destination slot.
       */
      if (p_x_fw_raw_header->FwSize > (SLOT_SIZE(m_uDwlSlot) - SFU_IMG_IMAGE_OFFSET))
 800a17a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a17c:	689a      	ldr	r2, [r3, #8]
 800a17e:	4b2f      	ldr	r3, [pc, #188]	@ (800a23c <SFU_LOADER_VerifyFwHeader+0x158>)
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	492f      	ldr	r1, [pc, #188]	@ (800a240 <SFU_LOADER_VerifyFwHeader+0x15c>)
 800a184:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800a188:	4b2c      	ldr	r3, [pc, #176]	@ (800a23c <SFU_LOADER_VerifyFwHeader+0x158>)
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	482d      	ldr	r0, [pc, #180]	@ (800a244 <SFU_LOADER_VerifyFwHeader+0x160>)
 800a18e:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800a192:	1acb      	subs	r3, r1, r3
 800a194:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800a198:	429a      	cmp	r2, r3
 800a19a:	d903      	bls.n	800a1a4 <SFU_LOADER_VerifyFwHeader+0xc0>
      {
        /* The firmware cannot be written in dwl slot */
        m_LoaderStatus = SFU_LOADER_ERR_FW_LENGTH;
 800a19c:	4b2e      	ldr	r3, [pc, #184]	@ (800a258 <SFU_LOADER_VerifyFwHeader+0x174>)
 800a19e:	2203      	movs	r2, #3
 800a1a0:	701a      	strb	r2, [r3, #0]
 800a1a2:	e00d      	b.n	800a1c0 <SFU_LOADER_VerifyFwHeader+0xdc>
      }
      else
      {
        /* Installation authorized */
        e_ret_status = SFU_SUCCESS;
 800a1a4:	4b2b      	ldr	r3, [pc, #172]	@ (800a254 <SFU_LOADER_VerifyFwHeader+0x170>)
 800a1a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a1a8:	e00a      	b.n	800a1c0 <SFU_LOADER_VerifyFwHeader+0xdc>
    }
    else
    {
      /* The installation is forbidden */
      TRACE("\r\n          Anti-rollback: candidate version(%d) rejected | current version(%d) , min.version(%d) !",
            p_x_fw_raw_header->FwVersion, cur_ver, SFU_FW_VERSION_START_NUM);
 800a1aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1ac:	88db      	ldrh	r3, [r3, #6]
      TRACE("\r\n          Anti-rollback: candidate version(%d) rejected | current version(%d) , min.version(%d) !",
 800a1ae:	4619      	mov	r1, r3
 800a1b0:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800a1b2:	2301      	movs	r3, #1
 800a1b4:	4829      	ldr	r0, [pc, #164]	@ (800a25c <SFU_LOADER_VerifyFwHeader+0x178>)
 800a1b6:	f004 fc27 	bl	800ea08 <iprintf>
      m_LoaderStatus = SFU_LOADER_ERR_FW_VERSION;
 800a1ba:	4b27      	ldr	r3, [pc, #156]	@ (800a258 <SFU_LOADER_VerifyFwHeader+0x174>)
 800a1bc:	2204      	movs	r2, #4
 800a1be:	701a      	strb	r2, [r3, #0]
    /*
     * Control of version and length is done twice to avoid basic hardware attack
     * This more important for the 1 image configuration as the installation is done during the download procedure
     * For the 2 images configuration anti-rollback will be checked again during installation process
     */
    verif_ver = SFU_IMG_GetActiveFwVersion(active_slot);
 800a1c0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a1c2:	f7ff ff49 	bl	800a058 <SFU_IMG_GetActiveFwVersion>
 800a1c6:	4603      	mov	r3, r0
 800a1c8:	843b      	strh	r3, [r7, #32]
    if (SFU_IMG_CheckFwVersion(active_slot, verif_ver, p_x_fw_raw_header->FwVersion) == SFU_SUCCESS)
 800a1ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1cc:	88da      	ldrh	r2, [r3, #6]
 800a1ce:	8c3b      	ldrh	r3, [r7, #32]
 800a1d0:	4619      	mov	r1, r3
 800a1d2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a1d4:	f7ff ff78 	bl	800a0c8 <SFU_IMG_CheckFwVersion>
 800a1d8:	4603      	mov	r3, r0
 800a1da:	4a1e      	ldr	r2, [pc, #120]	@ (800a254 <SFU_LOADER_VerifyFwHeader+0x170>)
 800a1dc:	4293      	cmp	r3, r2
 800a1de:	d117      	bne.n	800a210 <SFU_LOADER_VerifyFwHeader+0x12c>
    {
      /*
       * Check length : Let's make sure the Firmware image can be written in the destination slot.
       */
      if (p_x_fw_raw_header->FwSize > (SLOT_SIZE(m_uDwlSlot) - SFU_IMG_IMAGE_OFFSET))
 800a1e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1e2:	689a      	ldr	r2, [r3, #8]
 800a1e4:	4b15      	ldr	r3, [pc, #84]	@ (800a23c <SFU_LOADER_VerifyFwHeader+0x158>)
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	4915      	ldr	r1, [pc, #84]	@ (800a240 <SFU_LOADER_VerifyFwHeader+0x15c>)
 800a1ea:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800a1ee:	4b13      	ldr	r3, [pc, #76]	@ (800a23c <SFU_LOADER_VerifyFwHeader+0x158>)
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	4814      	ldr	r0, [pc, #80]	@ (800a244 <SFU_LOADER_VerifyFwHeader+0x160>)
 800a1f4:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800a1f8:	1acb      	subs	r3, r1, r3
 800a1fa:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800a1fe:	429a      	cmp	r2, r3
 800a200:	d903      	bls.n	800a20a <SFU_LOADER_VerifyFwHeader+0x126>
      {
        /* The firmware cannot be written in dwl slot */
        m_LoaderStatus = SFU_LOADER_ERR_FW_LENGTH;
 800a202:	4b15      	ldr	r3, [pc, #84]	@ (800a258 <SFU_LOADER_VerifyFwHeader+0x174>)
 800a204:	2203      	movs	r2, #3
 800a206:	701a      	strb	r2, [r3, #0]
 800a208:	e011      	b.n	800a22e <SFU_LOADER_VerifyFwHeader+0x14a>
      }
      else
      {
        /* Installation authorized */
        e_ret_status = SFU_SUCCESS;
 800a20a:	4b12      	ldr	r3, [pc, #72]	@ (800a254 <SFU_LOADER_VerifyFwHeader+0x170>)
 800a20c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a20e:	e00e      	b.n	800a22e <SFU_LOADER_VerifyFwHeader+0x14a>
    }
    else
    {
      /* The installation is forbidden */
      TRACE("\r\n          Anti-rollback: candidate version(%d) rejected | current version(%d) , min.version(%d) !",
            p_x_fw_raw_header->FwVersion, verif_ver, SFU_FW_VERSION_START_NUM);
 800a210:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a212:	88db      	ldrh	r3, [r3, #6]
      TRACE("\r\n          Anti-rollback: candidate version(%d) rejected | current version(%d) , min.version(%d) !",
 800a214:	4619      	mov	r1, r3
 800a216:	8c3a      	ldrh	r2, [r7, #32]
 800a218:	2301      	movs	r3, #1
 800a21a:	4810      	ldr	r0, [pc, #64]	@ (800a25c <SFU_LOADER_VerifyFwHeader+0x178>)
 800a21c:	f004 fbf4 	bl	800ea08 <iprintf>
      m_LoaderStatus = SFU_LOADER_ERR_FW_VERSION;
 800a220:	4b0d      	ldr	r3, [pc, #52]	@ (800a258 <SFU_LOADER_VerifyFwHeader+0x174>)
 800a222:	2204      	movs	r2, #4
 800a224:	701a      	strb	r2, [r3, #0]
 800a226:	e002      	b.n	800a22e <SFU_LOADER_VerifyFwHeader+0x14a>
    }
  }
  else
  {
    /* Header authentication failure */
    m_LoaderStatus = SFU_LOADER_ERR_AUTH_FAILED;
 800a228:	4b0b      	ldr	r3, [pc, #44]	@ (800a258 <SFU_LOADER_VerifyFwHeader+0x174>)
 800a22a:	2202      	movs	r2, #2
 800a22c:	701a      	strb	r2, [r3, #0]
  }

  return e_ret_status;
 800a22e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800a230:	4618      	mov	r0, r3
 800a232:	3730      	adds	r7, #48	@ 0x30
 800a234:	46bd      	mov	sp, r7
 800a236:	bd80      	pop	{r7, pc}
 800a238:	00018799 	.word	0x00018799
 800a23c:	20001754 	.word	0x20001754
 800a240:	0800f9f4 	.word	0x0800f9f4
 800a244:	0800f9d4 	.word	0x0800f9d4
 800a248:	20001760 	.word	0x20001760
 800a24c:	2000175c 	.word	0x2000175c
 800a250:	20001758 	.word	0x20001758
 800a254:	00122f11 	.word	0x00122f11
 800a258:	20001750 	.word	0x20001750
 800a25c:	0800fa34 	.word	0x0800fa34

0800a260 <SFU_LOADER_Init>:
}
 800a260:	4800      	ldr	r0, [pc, #0]	@ (800a264 <SFU_LOADER_Init+0x4>)
 800a262:	4770      	bx	lr
 800a264:	00122f11 	.word	0x00122f11

0800a268 <SFU_LOADER_DeInit>:
SFU_ErrorStatus SFU_LOADER_DeInit(void)
 800a268:	4800      	ldr	r0, [pc, #0]	@ (800a26c <SFU_LOADER_DeInit+0x4>)
 800a26a:	4770      	bx	lr
 800a26c:	00122f11 	.word	0x00122f11

0800a270 <SFU_LOADER_DownloadNewUserFw>:
{
 800a270:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
  SFU_COM_YMODEM_StatusTypeDef e_com_status = SFU_COM_YMODEM_ERROR;
 800a274:	f04f 0a01 	mov.w	sl, #1
{
 800a278:	b08c      	sub	sp, #48	@ 0x30
  int32_t fw_tag_len = 0;
 800a27a:	2400      	movs	r4, #0
{
 800a27c:	4689      	mov	r9, r1
 800a27e:	4616      	mov	r6, r2
  if ((peSFU_LOADER_Status == NULL) || (pSize == NULL) || (pDwlSlot == NULL))
 800a280:	4680      	mov	r8, r0
  SFU_COM_YMODEM_StatusTypeDef e_com_status = SFU_COM_YMODEM_ERROR;
 800a282:	f88d a007 	strb.w	sl, [sp, #7]
  int32_t fw_tag_len = 0;
 800a286:	9403      	str	r4, [sp, #12]
  if ((peSFU_LOADER_Status == NULL) || (pSize == NULL) || (pDwlSlot == NULL))
 800a288:	b108      	cbz	r0, 800a28e <SFU_LOADER_DownloadNewUserFw+0x1e>
 800a28a:	b102      	cbz	r2, 800a28e <SFU_LOADER_DownloadNewUserFw+0x1e>
 800a28c:	b921      	cbnz	r1, 800a298 <SFU_LOADER_DownloadNewUserFw+0x28>
    return SFU_ERROR;
 800a28e:	f641 70e1 	movw	r0, #8161	@ 0x1fe1
}
 800a292:	b00c      	add	sp, #48	@ 0x30
 800a294:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}
  (void) SFU_LL_SECU_IWDG_Refresh();
 800a298:	f000 ff54 	bl	800b144 <SFU_LL_SECU_IWDG_Refresh>
  TRACE("\r\n\t  File> Transfer> YMODEM> Send ");
 800a29c:	481f      	ldr	r0, [pc, #124]	@ (800a31c <SFU_LOADER_DownloadNewUserFw+0xac>)
 800a29e:	f004 fbb3 	bl	800ea08 <iprintf>
  m_uDwlAreaStart = 0U;
 800a2a2:	4a1f      	ldr	r2, [pc, #124]	@ (800a320 <SFU_LOADER_DownloadNewUserFw+0xb0>)
  m_uDwlAreaAddress = 0U;
 800a2a4:	4b1f      	ldr	r3, [pc, #124]	@ (800a324 <SFU_LOADER_DownloadNewUserFw+0xb4>)
  if (SFU_COM_YMODEM_Receive(&e_com_status, pSize) == SFU_SUCCESS)
 800a2a6:	4631      	mov	r1, r6
  m_uDwlAreaStart = 0U;
 800a2a8:	6014      	str	r4, [r2, #0]
  if (SFU_COM_YMODEM_Receive(&e_com_status, pSize) == SFU_SUCCESS)
 800a2aa:	f10d 0007 	add.w	r0, sp, #7
  m_uDwlAreaSize = 0U;
 800a2ae:	4a1e      	ldr	r2, [pc, #120]	@ (800a328 <SFU_LOADER_DownloadNewUserFw+0xb8>)
  m_uDwlSlot = SLOT_ACTIVE_1;
 800a2b0:	f8df b08c 	ldr.w	fp, [pc, #140]	@ 800a340 <SFU_LOADER_DownloadNewUserFw+0xd0>
  m_uDwlAreaSize = 0U;
 800a2b4:	6014      	str	r4, [r2, #0]
  m_LoaderStatus = SFU_LOADER_ERR_COM;
 800a2b6:	4d1d      	ldr	r5, [pc, #116]	@ (800a32c <SFU_LOADER_DownloadNewUserFw+0xbc>)
  m_uActiveHeaderStart = 0U;
 800a2b8:	4a1d      	ldr	r2, [pc, #116]	@ (800a330 <SFU_LOADER_DownloadNewUserFw+0xc0>)
  m_uDwlAreaAddress = 0U;
 800a2ba:	601c      	str	r4, [r3, #0]
  m_uActiveHeaderStart = 0U;
 800a2bc:	6014      	str	r4, [r2, #0]
  m_uDwlSlot = SLOT_ACTIVE_1;
 800a2be:	f8cb a000 	str.w	sl, [fp]
  m_LoaderStatus = SFU_LOADER_ERR_COM;
 800a2c2:	f885 a000 	strb.w	sl, [r5]
  m_uFileSizeYmodem = 0U;
 800a2c6:	e9c3 4401 	strd	r4, r4, [r3, #4]
  m_uPacketsReceived = 0U;
 800a2ca:	e9c3 4403 	strd	r4, r4, [r3, #12]
  if (SFU_COM_YMODEM_Receive(&e_com_status, pSize) == SFU_SUCCESS)
 800a2ce:	f7ff f9d3 	bl	8009678 <SFU_COM_YMODEM_Receive>
 800a2d2:	4b18      	ldr	r3, [pc, #96]	@ (800a334 <SFU_LOADER_DownloadNewUserFw+0xc4>)
 800a2d4:	4298      	cmp	r0, r3
 800a2d6:	d102      	bne.n	800a2de <SFU_LOADER_DownloadNewUserFw+0x6e>
    if (*pSize > 0U)
 800a2d8:	6833      	ldr	r3, [r6, #0]
 800a2da:	b103      	cbz	r3, 800a2de <SFU_LOADER_DownloadNewUserFw+0x6e>
      m_LoaderStatus = SFU_LOADER_OK;
 800a2dc:	702c      	strb	r4, [r5, #0]
  *pDwlSlot = m_uDwlSlot;
 800a2de:	f8db 3000 	ldr.w	r3, [fp]
 800a2e2:	f8c9 3000 	str.w	r3, [r9]
  if (m_LoaderStatus == SFU_LOADER_OK)
 800a2e6:	782b      	ldrb	r3, [r5, #0]
 800a2e8:	b95b      	cbnz	r3, 800a302 <SFU_LOADER_DownloadNewUserFw+0x92>
    fw_tag_len = sizeof(fw_tag_output);
 800a2ea:	2320      	movs	r3, #32
    if (SE_Decrypt_Finish(&e_se_status, fw_tag_output, &fw_tag_len) != SE_SUCCESS)
 800a2ec:	aa03      	add	r2, sp, #12
 800a2ee:	a904      	add	r1, sp, #16
 800a2f0:	a802      	add	r0, sp, #8
    fw_tag_len = sizeof(fw_tag_output);
 800a2f2:	9303      	str	r3, [sp, #12]
    if (SE_Decrypt_Finish(&e_se_status, fw_tag_output, &fw_tag_len) != SE_SUCCESS)
 800a2f4:	f7fe f89e 	bl	8008434 <SE_Decrypt_Finish>
 800a2f8:	4b0f      	ldr	r3, [pc, #60]	@ (800a338 <SFU_LOADER_DownloadNewUserFw+0xc8>)
 800a2fa:	4298      	cmp	r0, r3
 800a2fc:	d008      	beq.n	800a310 <SFU_LOADER_DownloadNewUserFw+0xa0>
      m_LoaderStatus = SFU_LOADER_ERR_CRYPTO;
 800a2fe:	2306      	movs	r3, #6
 800a300:	702b      	strb	r3, [r5, #0]
  *peSFU_LOADER_Status = m_LoaderStatus;
 800a302:	782b      	ldrb	r3, [r5, #0]
 800a304:	f888 3000 	strb.w	r3, [r8]
  if (m_LoaderStatus == SFU_LOADER_OK)
 800a308:	2b00      	cmp	r3, #0
 800a30a:	d1c0      	bne.n	800a28e <SFU_LOADER_DownloadNewUserFw+0x1e>
    e_ret_status = SFU_SUCCESS;
 800a30c:	4809      	ldr	r0, [pc, #36]	@ (800a334 <SFU_LOADER_DownloadNewUserFw+0xc4>)
 800a30e:	e7c0      	b.n	800a292 <SFU_LOADER_DownloadNewUserFw+0x22>
    else if (e_se_status != SE_OK)
 800a310:	4b0a      	ldr	r3, [pc, #40]	@ (800a33c <SFU_LOADER_DownloadNewUserFw+0xcc>)
 800a312:	9a02      	ldr	r2, [sp, #8]
 800a314:	429a      	cmp	r2, r3
 800a316:	d1f2      	bne.n	800a2fe <SFU_LOADER_DownloadNewUserFw+0x8e>
 800a318:	e7f3      	b.n	800a302 <SFU_LOADER_DownloadNewUserFw+0x92>
 800a31a:	bf00      	nop
 800a31c:	0800fa98 	.word	0x0800fa98
 800a320:	20001760 	.word	0x20001760
 800a324:	20001768 	.word	0x20001768
 800a328:	2000175c 	.word	0x2000175c
 800a32c:	20001750 	.word	0x20001750
 800a330:	20001758 	.word	0x20001758
 800a334:	00122f11 	.word	0x00122f11
 800a338:	0012310f 	.word	0x0012310f
 800a33c:	0012e223 	.word	0x0012e223
 800a340:	20001754 	.word	0x20001754

0800a344 <SFU_COM_YMODEM_HeaderPktRxCpltCallback>:
{
 800a344:	b508      	push	{r3, lr}
  m_uPacketsReceived = 0U;
 800a346:	4b07      	ldr	r3, [pc, #28]	@ (800a364 <SFU_COM_YMODEM_HeaderPktRxCpltCallback+0x20>)
 800a348:	2200      	movs	r2, #0
  m_uFileSizeYmodem = uFileSize;
 800a34a:	6098      	str	r0, [r3, #8]
  m_uNbrBlocksYmodem = (m_uFileSizeYmodem + (SFU_COM_YMODEM_PACKET_1K_SIZE - 1U)) / SFU_COM_YMODEM_PACKET_1K_SIZE;
 800a34c:	f200 30ff 	addw	r0, r0, #1023	@ 0x3ff
  m_uPacketsReceived = 0U;
 800a350:	611a      	str	r2, [r3, #16]
  m_uNbrBlocksYmodem = (m_uFileSizeYmodem + (SFU_COM_YMODEM_PACKET_1K_SIZE - 1U)) / SFU_COM_YMODEM_PACKET_1K_SIZE;
 800a352:	0a80      	lsrs	r0, r0, #10
 800a354:	60d8      	str	r0, [r3, #12]
  HAL_Delay(1000U);
 800a356:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800a35a:	f001 fa8b 	bl	800b874 <HAL_Delay>
}
 800a35e:	4802      	ldr	r0, [pc, #8]	@ (800a368 <SFU_COM_YMODEM_HeaderPktRxCpltCallback+0x24>)
 800a360:	bd08      	pop	{r3, pc}
 800a362:	bf00      	nop
 800a364:	20001768 	.word	0x20001768
 800a368:	00122f11 	.word	0x00122f11

0800a36c <SFU_COM_YMODEM_DataPktRxCpltCallback>:
{
 800a36c:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
  SE_StatusTypeDef e_se_status = SE_KO;
 800a370:	4b72      	ldr	r3, [pc, #456]	@ (800a53c <SFU_COM_YMODEM_DataPktRxCpltCallback+0x1d0>)
{
 800a372:	b086      	sub	sp, #24
 800a374:	460d      	mov	r5, r1
  if (p_data == NULL)
 800a376:	4680      	mov	r8, r0
  SE_StatusTypeDef e_se_status = SE_KO;
 800a378:	9305      	str	r3, [sp, #20]
  if (p_data == NULL)
 800a37a:	2800      	cmp	r0, #0
 800a37c:	f000 80db 	beq.w	800a536 <SFU_COM_YMODEM_DataPktRxCpltCallback+0x1ca>
  m_uPacketsReceived++;
 800a380:	4c6f      	ldr	r4, [pc, #444]	@ (800a540 <SFU_COM_YMODEM_DataPktRxCpltCallback+0x1d4>)
 800a382:	6923      	ldr	r3, [r4, #16]
  if (m_uPacketsReceived == m_uNbrBlocksYmodem)
 800a384:	68e2      	ldr	r2, [r4, #12]
  m_uPacketsReceived++;
 800a386:	3301      	adds	r3, #1
  if (m_uPacketsReceived == m_uNbrBlocksYmodem)
 800a388:	4293      	cmp	r3, r2
  m_uPacketsReceived++;
 800a38a:	6123      	str	r3, [r4, #16]
  if (m_uPacketsReceived == m_uNbrBlocksYmodem)
 800a38c:	d106      	bne.n	800a39c <SFU_COM_YMODEM_DataPktRxCpltCallback+0x30>
    if (0U == (m_uFileSizeYmodem % SFU_COM_YMODEM_PACKET_1K_SIZE))
 800a38e:	68a5      	ldr	r5, [r4, #8]
 800a390:	f3c5 0509 	ubfx	r5, r5, #0, #10
      rx_size = SFU_COM_YMODEM_PACKET_1K_SIZE;
 800a394:	2d00      	cmp	r5, #0
 800a396:	bf08      	it	eq
 800a398:	f44f 6580 	moveq.w	r5, #1024	@ 0x400
  if (m_uPacketsReceived == 1U)
 800a39c:	2b01      	cmp	r3, #1
 800a39e:	d16d      	bne.n	800a47c <SFU_COM_YMODEM_DataPktRxCpltCallback+0x110>
    (void) memcpy(fw_header, p_data, SE_FW_HEADER_TOT_LEN);
 800a3a0:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800a3a4:	4641      	mov	r1, r8
 800a3a6:	4867      	ldr	r0, [pc, #412]	@ (800a544 <SFU_COM_YMODEM_DataPktRxCpltCallback+0x1d8>)
 800a3a8:	f004 fdb5 	bl	800ef16 <memcpy>
    e_ret_status = SFU_LOADER_VerifyFwHeader(p_data);
 800a3ac:	4640      	mov	r0, r8
 800a3ae:	f7ff fe99 	bl	800a0e4 <SFU_LOADER_VerifyFwHeader>
    if (e_ret_status == SFU_SUCCESS)
 800a3b2:	4b65      	ldr	r3, [pc, #404]	@ (800a548 <SFU_COM_YMODEM_DataPktRxCpltCallback+0x1dc>)
    e_ret_status = SFU_LOADER_VerifyFwHeader(p_data);
 800a3b4:	4606      	mov	r6, r0
    if (e_ret_status == SFU_SUCCESS)
 800a3b6:	4298      	cmp	r0, r3
 800a3b8:	d118      	bne.n	800a3ec <SFU_COM_YMODEM_DataPktRxCpltCallback+0x80>
      m_uDwlAreaAddress = m_uDwlAreaStart;
 800a3ba:	4b64      	ldr	r3, [pc, #400]	@ (800a54c <SFU_COM_YMODEM_DataPktRxCpltCallback+0x1e0>)
      if (SFU_LL_FLASH_Erase_Size(&x_flash_info, (uint8_t *) m_uActiveHeaderAddress, SFU_IMG_IMAGE_OFFSET) !=
 800a3bc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800a3c0:	f10d 000f 	add.w	r0, sp, #15
      m_uDwlAreaAddress = m_uDwlAreaStart;
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	6023      	str	r3, [r4, #0]
      m_uActiveHeaderAddress = m_uActiveHeaderStart;
 800a3c8:	4b61      	ldr	r3, [pc, #388]	@ (800a550 <SFU_COM_YMODEM_DataPktRxCpltCallback+0x1e4>)
 800a3ca:	6819      	ldr	r1, [r3, #0]
      m_uDwlImgSize = ((SE_FwRawHeaderTypeDef *)(uint32_t)fw_header)->FwSize + SFU_IMG_IMAGE_OFFSET;
 800a3cc:	6a23      	ldr	r3, [r4, #32]
      m_uActiveHeaderAddress = m_uActiveHeaderStart;
 800a3ce:	6061      	str	r1, [r4, #4]
      m_uDwlImgSize = ((SE_FwRawHeaderTypeDef *)(uint32_t)fw_header)->FwSize + SFU_IMG_IMAGE_OFFSET;
 800a3d0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a3d4:	f8c4 3158 	str.w	r3, [r4, #344]	@ 0x158
      if (SFU_LL_FLASH_Erase_Size(&x_flash_info, (uint8_t *) m_uActiveHeaderAddress, SFU_IMG_IMAGE_OFFSET) !=
 800a3d8:	f000 fb4a 	bl	800aa70 <SFU_LL_FLASH_Erase_Size>
 800a3dc:	42b0      	cmp	r0, r6
 800a3de:	4681      	mov	r9, r0
 800a3e0:	d016      	beq.n	800a410 <SFU_COM_YMODEM_DataPktRxCpltCallback+0xa4>
      rx_size = SFU_COM_YMODEM_PACKET_1K_SIZE;
 800a3e2:	2305      	movs	r3, #5
        m_LoaderStatus = SFU_LOADER_ERR_CRYPTO;
 800a3e4:	4a5b      	ldr	r2, [pc, #364]	@ (800a554 <SFU_COM_YMODEM_DataPktRxCpltCallback+0x1e8>)
      e_ret_status = SFU_ERROR;
 800a3e6:	f641 76e1 	movw	r6, #8161	@ 0x1fe1
        m_LoaderStatus = SFU_LOADER_ERR_CRYPTO;
 800a3ea:	7013      	strb	r3, [r2, #0]
  if (m_uPacketsReceived == m_uNbrBlocksYmodem)
 800a3ec:	e9d4 3203 	ldrd	r3, r2, [r4, #12]
 800a3f0:	429a      	cmp	r2, r3
    m_uPacketsReceived = 0U;
 800a3f2:	bf04      	itt	eq
 800a3f4:	2300      	moveq	r3, #0
 800a3f6:	6123      	streq	r3, [r4, #16]
  if (e_ret_status == SFU_ERROR)
 800a3f8:	f641 73e1 	movw	r3, #8161	@ 0x1fe1
 800a3fc:	429e      	cmp	r6, r3
 800a3fe:	d103      	bne.n	800a408 <SFU_COM_YMODEM_DataPktRxCpltCallback+0x9c>
    m_uFileSizeYmodem = 0U;
 800a400:	2300      	movs	r3, #0
 800a402:	60a3      	str	r3, [r4, #8]
    m_uNbrBlocksYmodem = 0U;
 800a404:	e9c4 3303 	strd	r3, r3, [r4, #12]
}
 800a408:	4630      	mov	r0, r6
 800a40a:	b006      	add	sp, #24
 800a40c:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
      if (SFU_LL_FLASH_Erase_Size(&x_flash_info, (uint8_t *) m_uDwlAreaAddress, SLOT_SIZE(m_uDwlSlot)) !=
 800a410:	4b51      	ldr	r3, [pc, #324]	@ (800a558 <SFU_COM_YMODEM_DataPktRxCpltCallback+0x1ec>)
 800a412:	f10d 000f 	add.w	r0, sp, #15
 800a416:	4951      	ldr	r1, [pc, #324]	@ (800a55c <SFU_COM_YMODEM_DataPktRxCpltCallback+0x1f0>)
 800a418:	681a      	ldr	r2, [r3, #0]
 800a41a:	4b51      	ldr	r3, [pc, #324]	@ (800a560 <SFU_COM_YMODEM_DataPktRxCpltCallback+0x1f4>)
 800a41c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a420:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800a424:	3301      	adds	r3, #1
 800a426:	6821      	ldr	r1, [r4, #0]
 800a428:	1a9a      	subs	r2, r3, r2
 800a42a:	f000 fb21 	bl	800aa70 <SFU_LL_FLASH_Erase_Size>
 800a42e:	4548      	cmp	r0, r9
 800a430:	4606      	mov	r6, r0
 800a432:	d1d6      	bne.n	800a3e2 <SFU_COM_YMODEM_DataPktRxCpltCallback+0x76>
      if (SE_Decrypt_Init(&e_se_status, (SE_FwRawHeaderTypeDef *)fw_header, SE_FW_IMAGE_COMPLETE) != SE_SUCCESS)
 800a434:	2200      	movs	r2, #0
 800a436:	4943      	ldr	r1, [pc, #268]	@ (800a544 <SFU_COM_YMODEM_DataPktRxCpltCallback+0x1d8>)
 800a438:	a805      	add	r0, sp, #20
 800a43a:	f7fd ff87 	bl	800834c <SE_Decrypt_Init>
 800a43e:	4b49      	ldr	r3, [pc, #292]	@ (800a564 <SFU_COM_YMODEM_DataPktRxCpltCallback+0x1f8>)
 800a440:	4298      	cmp	r0, r3
 800a442:	d001      	beq.n	800a448 <SFU_COM_YMODEM_DataPktRxCpltCallback+0xdc>
      rx_size = SFU_COM_YMODEM_PACKET_1K_SIZE;
 800a444:	2306      	movs	r3, #6
 800a446:	e7cd      	b.n	800a3e4 <SFU_COM_YMODEM_DataPktRxCpltCallback+0x78>
      else if (e_se_status != SE_OK)
 800a448:	4b47      	ldr	r3, [pc, #284]	@ (800a568 <SFU_COM_YMODEM_DataPktRxCpltCallback+0x1fc>)
 800a44a:	9a05      	ldr	r2, [sp, #20]
 800a44c:	429a      	cmp	r2, r3
 800a44e:	d1f9      	bne.n	800a444 <SFU_COM_YMODEM_DataPktRxCpltCallback+0xd8>
        if (SFU_LL_FLASH_Write(&x_flash_info, (uint8_t *)m_uActiveHeaderAddress, p_data, SE_FW_HEADER_TOT_LEN) ==
 800a450:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 800a454:	4642      	mov	r2, r8
 800a456:	6861      	ldr	r1, [r4, #4]
 800a458:	f10d 000f 	add.w	r0, sp, #15
 800a45c:	f000 fb0f 	bl	800aa7e <SFU_LL_FLASH_Write>
 800a460:	42b0      	cmp	r0, r6
 800a462:	d1be      	bne.n	800a3e2 <SFU_COM_YMODEM_DataPktRxCpltCallback+0x76>
          m_uDwlAreaAddress += SE_FW_HEADER_TOT_LEN;
 800a464:	6823      	ldr	r3, [r4, #0]
          rx_size -= SE_FW_HEADER_TOT_LEN;
 800a466:	f5a5 75a0 	sub.w	r5, r5, #320	@ 0x140
          p_data += SE_FW_HEADER_TOT_LEN;
 800a46a:	f508 78a0 	add.w	r8, r8, #320	@ 0x140
          m_uDwlAreaAddress += SE_FW_HEADER_TOT_LEN;
 800a46e:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 800a472:	6023      	str	r3, [r4, #0]
          m_uActiveHeaderAddress += SE_FW_HEADER_TOT_LEN;
 800a474:	6863      	ldr	r3, [r4, #4]
 800a476:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 800a47a:	6063      	str	r3, [r4, #4]
    if (m_uDwlAreaAddress < (m_uDwlAreaStart + SFU_IMG_IMAGE_OFFSET))
 800a47c:	4e33      	ldr	r6, [pc, #204]	@ (800a54c <SFU_COM_YMODEM_DataPktRxCpltCallback+0x1e0>)
 800a47e:	6823      	ldr	r3, [r4, #0]
 800a480:	6830      	ldr	r0, [r6, #0]
 800a482:	f500 6280 	add.w	r2, r0, #1024	@ 0x400
 800a486:	429a      	cmp	r2, r3
 800a488:	d91d      	bls.n	800a4c6 <SFU_COM_YMODEM_DataPktRxCpltCallback+0x15a>
      if ((m_uDwlAreaAddress + rx_size) < (m_uDwlAreaStart + SFU_IMG_IMAGE_OFFSET))
 800a48a:	1959      	adds	r1, r3, r5
 800a48c:	428a      	cmp	r2, r1
 800a48e:	d90e      	bls.n	800a4ae <SFU_COM_YMODEM_DataPktRxCpltCallback+0x142>
        m_uActiveHeaderAddress += rx_size;
 800a490:	6863      	ldr	r3, [r4, #4]
        m_uDwlAreaAddress += rx_size;
 800a492:	6021      	str	r1, [r4, #0]
        m_uActiveHeaderAddress += rx_size;
 800a494:	442b      	add	r3, r5
 800a496:	6063      	str	r3, [r4, #4]
      rx_size = SFU_COM_YMODEM_PACKET_1K_SIZE;
 800a498:	2500      	movs	r5, #0
    if ((m_uDwlAreaAddress + rx_size) > (m_uDwlAreaStart + m_uDwlImgSize))
 800a49a:	6821      	ldr	r1, [r4, #0]
 800a49c:	6833      	ldr	r3, [r6, #0]
 800a49e:	f8d4 2158 	ldr.w	r2, [r4, #344]	@ 0x158
 800a4a2:	1948      	adds	r0, r1, r5
 800a4a4:	441a      	add	r2, r3
 800a4a6:	4290      	cmp	r0, r2
 800a4a8:	d923      	bls.n	800a4f2 <SFU_COM_YMODEM_DataPktRxCpltCallback+0x186>
      rx_size = SFU_COM_YMODEM_PACKET_1K_SIZE;
 800a4aa:	2303      	movs	r3, #3
 800a4ac:	e79a      	b.n	800a3e4 <SFU_COM_YMODEM_DataPktRxCpltCallback+0x78>
        rx_size -= (m_uDwlAreaStart + SFU_IMG_IMAGE_OFFSET - m_uDwlAreaAddress);
 800a4ae:	f5a3 6180 	sub.w	r1, r3, #1024	@ 0x400
        p_data += (m_uDwlAreaStart + SFU_IMG_IMAGE_OFFSET - m_uDwlAreaAddress);
 800a4b2:	1ad3      	subs	r3, r2, r3
        m_uDwlAreaAddress += (m_uDwlAreaStart + SFU_IMG_IMAGE_OFFSET - m_uDwlAreaAddress);
 800a4b4:	6022      	str	r2, [r4, #0]
        p_data += (m_uDwlAreaStart + SFU_IMG_IMAGE_OFFSET - m_uDwlAreaAddress);
 800a4b6:	4498      	add	r8, r3
        m_uActiveHeaderAddress += (m_uActiveHeaderStart + SFU_IMG_IMAGE_OFFSET - m_uActiveHeaderAddress);
 800a4b8:	4b25      	ldr	r3, [pc, #148]	@ (800a550 <SFU_COM_YMODEM_DataPktRxCpltCallback+0x1e4>)
        rx_size -= (m_uDwlAreaStart + SFU_IMG_IMAGE_OFFSET - m_uDwlAreaAddress);
 800a4ba:	1a09      	subs	r1, r1, r0
        m_uActiveHeaderAddress += (m_uActiveHeaderStart + SFU_IMG_IMAGE_OFFSET - m_uActiveHeaderAddress);
 800a4bc:	681b      	ldr	r3, [r3, #0]
        rx_size -= (m_uDwlAreaStart + SFU_IMG_IMAGE_OFFSET - m_uDwlAreaAddress);
 800a4be:	440d      	add	r5, r1
        m_uActiveHeaderAddress += (m_uActiveHeaderStart + SFU_IMG_IMAGE_OFFSET - m_uActiveHeaderAddress);
 800a4c0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a4c4:	6063      	str	r3, [r4, #4]
    if (rx_size != 0U)
 800a4c6:	2d00      	cmp	r5, #0
 800a4c8:	d0e6      	beq.n	800a498 <SFU_COM_YMODEM_DataPktRxCpltCallback+0x12c>
          && (SE_Decrypt_Append(&e_se_status, p_data, rx_size, fw_decrypted_chunk, &fw_decrypted_chunk_size)
 800a4ca:	ab04      	add	r3, sp, #16
 800a4cc:	462a      	mov	r2, r5
 800a4ce:	4641      	mov	r1, r8
 800a4d0:	a805      	add	r0, sp, #20
 800a4d2:	9300      	str	r3, [sp, #0]
 800a4d4:	4b25      	ldr	r3, [pc, #148]	@ (800a56c <SFU_COM_YMODEM_DataPktRxCpltCallback+0x200>)
      fw_decrypted_chunk_size = rx_size;
 800a4d6:	9504      	str	r5, [sp, #16]
          && (SE_Decrypt_Append(&e_se_status, p_data, rx_size, fw_decrypted_chunk, &fw_decrypted_chunk_size)
 800a4d8:	f7fd ff6e 	bl	80083b8 <SE_Decrypt_Append>
 800a4dc:	4b21      	ldr	r3, [pc, #132]	@ (800a564 <SFU_COM_YMODEM_DataPktRxCpltCallback+0x1f8>)
 800a4de:	4298      	cmp	r0, r3
 800a4e0:	d1b0      	bne.n	800a444 <SFU_COM_YMODEM_DataPktRxCpltCallback+0xd8>
      else if ((e_se_status != SE_OK) || (fw_decrypted_chunk_size != rx_size))
 800a4e2:	4b21      	ldr	r3, [pc, #132]	@ (800a568 <SFU_COM_YMODEM_DataPktRxCpltCallback+0x1fc>)
 800a4e4:	9a05      	ldr	r2, [sp, #20]
 800a4e6:	429a      	cmp	r2, r3
 800a4e8:	d1ac      	bne.n	800a444 <SFU_COM_YMODEM_DataPktRxCpltCallback+0xd8>
 800a4ea:	9b04      	ldr	r3, [sp, #16]
 800a4ec:	429d      	cmp	r5, r3
 800a4ee:	d1a9      	bne.n	800a444 <SFU_COM_YMODEM_DataPktRxCpltCallback+0xd8>
 800a4f0:	e7d3      	b.n	800a49a <SFU_COM_YMODEM_DataPktRxCpltCallback+0x12e>
    if ((rx_size % (uint32_t)sizeof(SFU_LL_FLASH_write_t)) != 0U)
 800a4f2:	06ea      	lsls	r2, r5, #27
 800a4f4:	d007      	beq.n	800a506 <SFU_COM_YMODEM_DataPktRxCpltCallback+0x19a>
      rx_size = rx_size + ((uint32_t)sizeof(SFU_LL_FLASH_write_t) - (rx_size % (uint32_t)sizeof(SFU_LL_FLASH_write_t)));
 800a4f6:	f025 021f 	bic.w	r2, r5, #31
        fw_decrypted_chunk[uOldSize] = 0xFF;
 800a4fa:	481c      	ldr	r0, [pc, #112]	@ (800a56c <SFU_COM_YMODEM_DataPktRxCpltCallback+0x200>)
 800a4fc:	26ff      	movs	r6, #255	@ 0xff
      rx_size = rx_size + ((uint32_t)sizeof(SFU_LL_FLASH_write_t) - (rx_size % (uint32_t)sizeof(SFU_LL_FLASH_write_t)));
 800a4fe:	3220      	adds	r2, #32
      while (uOldSize < rx_size)
 800a500:	4295      	cmp	r5, r2
 800a502:	d315      	bcc.n	800a530 <SFU_COM_YMODEM_DataPktRxCpltCallback+0x1c4>
      rx_size = rx_size + ((uint32_t)sizeof(SFU_LL_FLASH_write_t) - (rx_size % (uint32_t)sizeof(SFU_LL_FLASH_write_t)));
 800a504:	4615      	mov	r5, r2
    if ((m_uDwlAreaAddress + rx_size) > (m_uDwlAreaStart + m_uDwlAreaSize))
 800a506:	481a      	ldr	r0, [pc, #104]	@ (800a570 <SFU_COM_YMODEM_DataPktRxCpltCallback+0x204>)
 800a508:	194a      	adds	r2, r1, r5
 800a50a:	6800      	ldr	r0, [r0, #0]
 800a50c:	4403      	add	r3, r0
 800a50e:	429a      	cmp	r2, r3
 800a510:	d8cb      	bhi.n	800a4aa <SFU_COM_YMODEM_DataPktRxCpltCallback+0x13e>
    if (SFU_LL_FLASH_Write(&x_flash_info, (uint8_t *)m_uDwlAreaAddress, fw_decrypted_chunk, rx_size) == SFU_SUCCESS)
 800a512:	462b      	mov	r3, r5
 800a514:	4a15      	ldr	r2, [pc, #84]	@ (800a56c <SFU_COM_YMODEM_DataPktRxCpltCallback+0x200>)
 800a516:	f10d 000f 	add.w	r0, sp, #15
 800a51a:	f000 fab0 	bl	800aa7e <SFU_LL_FLASH_Write>
 800a51e:	4b0a      	ldr	r3, [pc, #40]	@ (800a548 <SFU_COM_YMODEM_DataPktRxCpltCallback+0x1dc>)
 800a520:	4606      	mov	r6, r0
 800a522:	4298      	cmp	r0, r3
 800a524:	f47f af5d 	bne.w	800a3e2 <SFU_COM_YMODEM_DataPktRxCpltCallback+0x76>
      m_uDwlAreaAddress += (rx_size);
 800a528:	6823      	ldr	r3, [r4, #0]
 800a52a:	442b      	add	r3, r5
 800a52c:	6023      	str	r3, [r4, #0]
 800a52e:	e75d      	b.n	800a3ec <SFU_COM_YMODEM_DataPktRxCpltCallback+0x80>
        fw_decrypted_chunk[uOldSize] = 0xFF;
 800a530:	542e      	strb	r6, [r5, r0]
        uOldSize++;
 800a532:	3501      	adds	r5, #1
 800a534:	e7e4      	b.n	800a500 <SFU_COM_YMODEM_DataPktRxCpltCallback+0x194>
    return SFU_ERROR;
 800a536:	f641 76e1 	movw	r6, #8161	@ 0x1fe1
 800a53a:	e765      	b.n	800a408 <SFU_COM_YMODEM_DataPktRxCpltCallback+0x9c>
 800a53c:	0013023d 	.word	0x0013023d
 800a540:	20001768 	.word	0x20001768
 800a544:	20001780 	.word	0x20001780
 800a548:	00122f11 	.word	0x00122f11
 800a54c:	20001760 	.word	0x20001760
 800a550:	20001758 	.word	0x20001758
 800a554:	20001750 	.word	0x20001750
 800a558:	20001754 	.word	0x20001754
 800a55c:	0800f9d4 	.word	0x0800f9d4
 800a560:	0800f9f4 	.word	0x0800f9f4
 800a564:	0012310f 	.word	0x0012310f
 800a568:	0012e223 	.word	0x0012e223
 800a56c:	200018c4 	.word	0x200018c4
 800a570:	2000175c 	.word	0x2000175c

0800a574 <SFU_MPU_SVC_Handler>:
  * @param args arguments
  *             The first argument is the identifier of the requested operation.
  * @retval void
  */
void SFU_MPU_SVC_Handler(uint32_t *args)
{
 800a574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  switch (args[0])
 800a576:	6803      	ldr	r3, [r0, #0]
{
 800a578:	4604      	mov	r4, r0
  switch (args[0])
 800a57a:	3b01      	subs	r3, #1
 800a57c:	2b06      	cmp	r3, #6
 800a57e:	f200 80a3 	bhi.w	800a6c8 <SFU_MPU_SVC_Handler+0x154>
 800a582:	e8df f003 	tbb	[pc, r3]
 800a586:	a104      	.short	0xa104
 800a588:	b2aeaaa5 	.word	0xb2aeaaa5
 800a58c:	b6          	.byte	0xb6
 800a58d:	00          	.byte	0x00
  uint32_t sp_base = SE_REGION_RAM_START;
 800a58e:	4b5b      	ldr	r3, [pc, #364]	@ (800a6fc <SFU_MPU_SVC_Handler+0x188>)
  __ASM volatile ("MRS %0, msp" : "=r" (result) );
 800a590:	f3ef 8208 	mrs	r2, MSP
  if ((sp > sp_base) && (sp <= sp_top))
 800a594:	4293      	cmp	r3, r2
 800a596:	f080 8088 	bcs.w	800a6aa <SFU_MPU_SVC_Handler+0x136>
 800a59a:	4959      	ldr	r1, [pc, #356]	@ (800a700 <SFU_MPU_SVC_Handler+0x18c>)
 800a59c:	428a      	cmp	r2, r1
 800a59e:	f200 8084 	bhi.w	800a6aa <SFU_MPU_SVC_Handler+0x136>
      *(__IO uint32_t *)sp_base = 0U;
 800a5a2:	2100      	movs	r1, #0
 800a5a4:	f843 1b04 	str.w	r1, [r3], #4
    while (sp_base < sp)
 800a5a8:	429a      	cmp	r2, r3
 800a5aa:	d8fb      	bhi.n	800a5a4 <SFU_MPU_SVC_Handler+0x30>
  __ASM volatile ("dsb 0xF":::"memory");
 800a5ac:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800a5b0:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;
 800a5b4:	4b53      	ldr	r3, [pc, #332]	@ (800a704 <SFU_MPU_SVC_Handler+0x190>)
 800a5b6:	2200      	movs	r2, #0
 800a5b8:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800a5bc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800a5c0:	f3bf 8f6f 	isb	sy
  __ASM volatile ("dsb 0xF":::"memory");
 800a5c4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800a5c8:	f3bf 8f6f 	isb	sy
    SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
 800a5cc:	6959      	ldr	r1, [r3, #20]
 800a5ce:	f421 3100 	bic.w	r1, r1, #131072	@ 0x20000
 800a5d2:	6159      	str	r1, [r3, #20]
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800a5d4:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800a5d8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800a5dc:	f3bf 8f6f 	isb	sy
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

     SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 800a5e0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800a5e4:	f3bf 8f4f 	dsb	sy
   __DSB();

    ccsidr = SCB->CCSIDR;
 800a5e8:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
                                            /* clean D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
      do {
        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 800a5ec:	f643 75e0 	movw	r5, #16352	@ 0x3fe0
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800a5f0:	f3c2 00c9 	ubfx	r0, r2, #3, #10
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 800a5f4:	f3c2 324e 	ubfx	r2, r2, #13, #15
 800a5f8:	0152      	lsls	r2, r2, #5
        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 800a5fa:	ea02 0705 	and.w	r7, r2, r5
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800a5fe:	4601      	mov	r1, r0
        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 800a600:	ea47 7681 	orr.w	r6, r7, r1, lsl #30
                      ((ways << SCB_DCCSW_WAY_Pos) & SCB_DCCSW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 800a604:	3901      	subs	r1, #1
        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 800a606:	f8c3 626c 	str.w	r6, [r3, #620]	@ 0x26c
      } while (ways-- != 0U);
 800a60a:	d2f9      	bcs.n	800a600 <SFU_MPU_SVC_Handler+0x8c>
    } while(sets-- != 0U);
 800a60c:	3a20      	subs	r2, #32
 800a60e:	f112 0f20 	cmn.w	r2, #32
 800a612:	d1f2      	bne.n	800a5fa <SFU_MPU_SVC_Handler+0x86>
 800a614:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800a618:	f3bf 8f6f 	isb	sy
    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 800a61c:	2200      	movs	r2, #0
 800a61e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800a622:	f3bf 8f4f 	dsb	sy
    SCB->CCR &= ~(uint32_t)SCB_CCR_DC_Msk;  /* disable D-Cache */
 800a626:	695a      	ldr	r2, [r3, #20]
 800a628:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800a62c:	615a      	str	r2, [r3, #20]
 800a62e:	f3bf 8f4f 	dsb	sy
    ccsidr = SCB->CCSIDR;
 800a632:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
        SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 800a636:	f643 70e0 	movw	r0, #16352	@ 0x3fe0
 800a63a:	4d32      	ldr	r5, [pc, #200]	@ (800a704 <SFU_MPU_SVC_Handler+0x190>)
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800a63c:	f3c3 01c9 	ubfx	r1, r3, #3, #10
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 800a640:	f3c3 334e 	ubfx	r3, r3, #13, #15
 800a644:	015b      	lsls	r3, r3, #5
        SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 800a646:	ea03 0700 	and.w	r7, r3, r0
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800a64a:	460a      	mov	r2, r1
        SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 800a64c:	ea47 7682 	orr.w	r6, r7, r2, lsl #30
      } while (ways-- != 0U);
 800a650:	3a01      	subs	r2, #1
        SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 800a652:	f8c5 6274 	str.w	r6, [r5, #628]	@ 0x274
      } while (ways-- != 0U);
 800a656:	d2f9      	bcs.n	800a64c <SFU_MPU_SVC_Handler+0xd8>
    } while(sets-- != 0U);
 800a658:	3b20      	subs	r3, #32
 800a65a:	f113 0f20 	cmn.w	r3, #32
 800a65e:	d1f2      	bne.n	800a646 <SFU_MPU_SVC_Handler+0xd2>
 800a660:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800a664:	f3bf 8f6f 	isb	sy
      SCB_InvalidateICache();
      SCB_DisableICache();
      SCB_CleanDCache();
      SCB_DisableDCache();
#endif /* SFU_MPU_PROTECT_ENABLE */
      SFU_SecUserActivationInRam(args[1]);
 800a668:	4b27      	ldr	r3, [pc, #156]	@ (800a708 <SFU_MPU_SVC_Handler+0x194>)
 800a66a:	6865      	ldr	r5, [r4, #4]
  pdest = (uint32_t *)SB_HDP_CODE_REGION_RAM_START;
 800a66c:	4a27      	ldr	r2, [pc, #156]	@ (800a70c <SFU_MPU_SVC_Handler+0x198>)
  while (psrc < psrc_end)
 800a66e:	4c28      	ldr	r4, [pc, #160]	@ (800a710 <SFU_MPU_SVC_Handler+0x19c>)
 800a670:	42a3      	cmp	r3, r4
 800a672:	4619      	mov	r1, r3
 800a674:	d31c      	bcc.n	800a6b0 <SFU_MPU_SVC_Handler+0x13c>
  if (SFU_LL_SECU_SetProtectionMPU_SecUser(MPU_INSTRUCTION_ACCESS_DISABLE) != SFU_SUCCESS)
 800a676:	2001      	movs	r0, #1
 800a678:	f000 fe0c 	bl	800b294 <SFU_LL_SECU_SetProtectionMPU_SecUser>
 800a67c:	4b25      	ldr	r3, [pc, #148]	@ (800a714 <SFU_MPU_SVC_Handler+0x1a0>)
 800a67e:	4298      	cmp	r0, r3
 800a680:	d001      	beq.n	800a686 <SFU_MPU_SVC_Handler+0x112>
    HAL_NVIC_SystemReset();
 800a682:	f001 f969 	bl	800b958 <HAL_NVIC_SystemReset>
  while (psrc < psrc_end)
 800a686:	4921      	ldr	r1, [pc, #132]	@ (800a70c <SFU_MPU_SVC_Handler+0x198>)
  uint32_t result = 0U;
 800a688:	2000      	movs	r0, #0
  psrc = (uint32_t *)(SB_HDP_REGION_ROM_START);
 800a68a:	4b1f      	ldr	r3, [pc, #124]	@ (800a708 <SFU_MPU_SVC_Handler+0x194>)
  while (psrc < psrc_end)
 800a68c:	42a3      	cmp	r3, r4
 800a68e:	d314      	bcc.n	800a6ba <SFU_MPU_SVC_Handler+0x146>
  if (result == 0U)
 800a690:	b9d0      	cbnz	r0, 800a6c8 <SFU_MPU_SVC_Handler+0x154>
    if (SFU_LL_SECU_SetProtectionMPU_SecUser(MPU_INSTRUCTION_ACCESS_ENABLE) != SFU_SUCCESS)
 800a692:	f000 fdff 	bl	800b294 <SFU_LL_SECU_SetProtectionMPU_SecUser>
 800a696:	4b1f      	ldr	r3, [pc, #124]	@ (800a714 <SFU_MPU_SVC_Handler+0x1a0>)
 800a698:	4298      	cmp	r0, r3
 800a69a:	d001      	beq.n	800a6a0 <SFU_MPU_SVC_Handler+0x12c>
      HAL_NVIC_SystemReset();
 800a69c:	f001 f95c 	bl	800b958 <HAL_NVIC_SystemReset>
    SFU_LL_SECU_ActivateSecUser(Address);
 800a6a0:	4628      	mov	r0, r5
    default:
      /* Force a reset */
      HAL_NVIC_SystemReset();
      break;
  }
}
 800a6a2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    SFU_LL_SECU_ActivateSecUser(Address);
 800a6a6:	f005 b95f 	b.w	800f968 <__SFU_LL_SECU_ActivateSecUser_veneer>
    HAL_NVIC_SystemReset();
 800a6aa:	f001 f955 	bl	800b958 <HAL_NVIC_SystemReset>
 800a6ae:	e77d      	b.n	800a5ac <SFU_MPU_SVC_Handler+0x38>
    *pdest = *psrc;
 800a6b0:	6809      	ldr	r1, [r1, #0]
 800a6b2:	3304      	adds	r3, #4
 800a6b4:	f842 1b04 	str.w	r1, [r2], #4
    psrc++;
 800a6b8:	e7da      	b.n	800a670 <SFU_MPU_SVC_Handler+0xfc>
    result |= (*pdest ^ *psrc);
 800a6ba:	f851 2b04 	ldr.w	r2, [r1], #4
 800a6be:	f853 6b04 	ldr.w	r6, [r3], #4
 800a6c2:	4072      	eors	r2, r6
 800a6c4:	4310      	orrs	r0, r2
    psrc++;
 800a6c6:	e7e1      	b.n	800a68c <SFU_MPU_SVC_Handler+0x118>
}
 800a6c8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
      HAL_NVIC_SystemReset();
 800a6cc:	f001 b944 	b.w	800b958 <HAL_NVIC_SystemReset>
      (void)SFU_LL_SECU_SetProtectionMPU(SFU_SECOND_CONFIGURATION);
 800a6d0:	2001      	movs	r0, #1
}
 800a6d2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
      (void)SFU_LL_SECU_SetProtectionMPU(SFU_SECOND_CONFIGURATION);
 800a6d6:	f000 bd45 	b.w	800b164 <SFU_LL_SECU_SetProtectionMPU>
}
 800a6da:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
      (void)SFU_LL_SECU_SetProtectionDMA();
 800a6de:	f000 bdf7 	b.w	800b2d0 <SFU_LL_SECU_SetProtectionDMA>
}
 800a6e2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
      (void)SFU_LL_SECU_SetProtectionDAP();
 800a6e6:	f000 be35 	b.w	800b354 <SFU_LL_SECU_SetProtectionDAP>
}
 800a6ea:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
      (void)SFU_LL_SECU_SetProtectionANTI_TAMPER();
 800a6ee:	f000 be63 	b.w	800b3b8 <SFU_LL_SECU_SetProtectionANTI_TAMPER>
}
 800a6f2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
      HAL_SuspendTick();
 800a6f6:	f001 b8cf 	b.w	800b898 <HAL_SuspendTick>
 800a6fa:	bf00      	nop
 800a6fc:	20000000 	.word	0x20000000
 800a700:	20000400 	.word	0x20000400
 800a704:	e000ed00 	.word	0xe000ed00
 800a708:	08008900 	.word	0x08008900
 800a70c:	20001000 	.word	0x20001000
 800a710:	080089ff 	.word	0x080089ff
 800a714:	00122f11 	.word	0x00122f11

0800a718 <MPU_SVC_Handler>:
  uint8_t code = ((uint8_t *)args[6])[-2];
 800a718:	6983      	ldr	r3, [r0, #24]
 800a71a:	f813 3c02 	ldrb.w	r3, [r3, #-2]
  switch (code)
 800a71e:	b11b      	cbz	r3, 800a728 <MPU_SVC_Handler+0x10>
 800a720:	2b01      	cmp	r3, #1
 800a722:	d003      	beq.n	800a72c <MPU_SVC_Handler+0x14>
      HAL_NVIC_SystemReset();
 800a724:	f001 b918 	b.w	800b958 <HAL_NVIC_SystemReset>
      SE_SVC_Handler(args);
 800a728:	f7fd bfa6 	b.w	8008678 <SE_SVC_Handler>
      SFU_MPU_SVC_Handler(args);
 800a72c:	f7ff bf22 	b.w	800a574 <SFU_MPU_SVC_Handler>

0800a730 <SFU_MPU_SysCall>:
  * @param syscall The identifier of the operation to be called (see @ref SFU_MPU_PrivilegedOpId)
  * @param arguments arguments of the privileged operation
  * @retval void
  */
void SFU_MPU_SysCall(uint32_t syscall, ...)
{
 800a730:	b40f      	push	{r0, r1, r2, r3}
  /*
    * You cannot directly change to privileged mode from unprivileged mode without going through an exception, for
    * example an SVC.
    * Handled by @ref MPU_SVC_Handler() and finally @ref SFU_MPU_SVC_Handler()
    */
  __ASM volatile("SVC #1");   /* 1 is the hard-coded value to indicate a SB_SFU syscall */
 800a732:	df01      	svc	1
}
 800a734:	b004      	add	sp, #16
 800a736:	4770      	bx	lr

0800a738 <SFU_MPU_IsUnprivileged>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a738:	f3ef 8305 	mrs	r3, IPSR
  * @param void
  * @retval 0 if we are in privileged mode, 1 if we are in non-privileged mode
  */
uint32_t SFU_MPU_IsUnprivileged(void)
{
  return ((__get_IPSR() == 0U) && ((__get_CONTROL() & 1U) == 1U));
 800a73c:	b923      	cbnz	r3, 800a748 <SFU_MPU_IsUnprivileged+0x10>
  __ASM volatile ("MRS %0, control" : "=r" (result) );
 800a73e:	f3ef 8014 	mrs	r0, CONTROL
 800a742:	f000 0001 	and.w	r0, r0, #1
 800a746:	4770      	bx	lr
 800a748:	2000      	movs	r0, #0
}
 800a74a:	4770      	bx	lr

0800a74c <SFU_MPU_EnterUnprivilegedMode>:
  __ASM volatile ("MRS %0, msp" : "=r" (result) );
 800a74c:	f3ef 8308 	mrs	r3, MSP
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 800a750:	f383 8809 	msr	PSP, r3
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 800a754:	4b05      	ldr	r3, [pc, #20]	@ (800a76c <SFU_MPU_EnterUnprivilegedMode+0x20>)
 800a756:	f383 8808 	msr	MSP, r3
  __ASM volatile ("MRS %0, control" : "=r" (result) );
 800a75a:	f3ef 8314 	mrs	r3, CONTROL
  */
void SFU_MPU_EnterUnprivilegedMode(void)
{
  __set_PSP(__get_MSP()); /* set up Process Stack Pointer to current stack pointer */
  __set_MSP(SE_REGION_RAM_STACK_TOP); /* change main stack to point on privileged stack */
  __set_CONTROL(__get_CONTROL() | 3U); /* bit 0 = 1: unprivileged      bit 1=1: stack=PSP */
 800a75e:	f043 0303 	orr.w	r3, r3, #3
  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 800a762:	f383 8814 	msr	CONTROL, r3
  __ASM volatile ("isb 0xF":::"memory");
 800a766:	f3bf 8f6f 	isb	sy
  __ISB();
}
 800a76a:	4770      	bx	lr
 800a76c:	20000400 	.word	0x20000400

0800a770 <SFU_IMG_GetDownloadAreaInfo>:
  * @param  pArea pointer to area descriptor
  * @retval none
  */
void SFU_IMG_GetDownloadAreaInfo(uint32_t DwlSlot, SFU_FwImageFlashTypeDef *pArea)
{
  pArea->DownloadAddr = SlotStartAdd[DwlSlot];
 800a770:	4b08      	ldr	r3, [pc, #32]	@ (800a794 <SFU_IMG_GetDownloadAreaInfo+0x24>)
 800a772:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
  pArea->MaxSizeInBytes = (uint32_t)SLOT_SIZE(DwlSlot);
 800a776:	4b08      	ldr	r3, [pc, #32]	@ (800a798 <SFU_IMG_GetDownloadAreaInfo+0x28>)
  pArea->DownloadAddr = SlotStartAdd[DwlSlot];
 800a778:	604a      	str	r2, [r1, #4]
  pArea->MaxSizeInBytes = (uint32_t)SLOT_SIZE(DwlSlot);
 800a77a:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800a77e:	3301      	adds	r3, #1
 800a780:	1a9b      	subs	r3, r3, r2
 800a782:	600b      	str	r3, [r1, #0]
  pArea->ImageOffsetInBytes = SFU_IMG_IMAGE_OFFSET;
 800a784:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a788:	608b      	str	r3, [r1, #8]
#if  (SECBOOT_LOADER == SECBOOT_USE_LOCAL_LOADER)
  pArea->ActiveHeaderAddr = SlotHeaderAdd[DwlSlot];
 800a78a:	4b04      	ldr	r3, [pc, #16]	@ (800a79c <SFU_IMG_GetDownloadAreaInfo+0x2c>)
 800a78c:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800a790:	610b      	str	r3, [r1, #16]
#endif /* (SECBOOT_LOADER == SECBOOT_USE_LOCAL_LOADER) */
}
 800a792:	4770      	bx	lr
 800a794:	0800f9d4 	.word	0x0800f9d4
 800a798:	0800f9f4 	.word	0x0800f9f4
 800a79c:	0800fa14 	.word	0x0800fa14

0800a7a0 <SFU_LL_DeInit>:

  /* ADD SRC CODE HERE
       ...
  */
  return e_ret_status;
}
 800a7a0:	f641 70e1 	movw	r0, #8161	@ 0x1fe1
 800a7a4:	4770      	bx	lr
	...

0800a7a8 <SFU_LL_CRC_Config>:
  * @param  eCRCConfg: SFU_CRC_ConfigTypeDef.
  *         This parameter can be a value of @ref SFU_CRC_ConfigTypeDef.
  * @retval SFU_ErrorStatus SFU_SUCCESS if successful, SFU_ERROR otherwise.
  */
SFU_ErrorStatus SFU_LL_CRC_Config(SFU_CRC_ConfigTypeDef eCRCConfg)
{
 800a7a8:	b508      	push	{r3, lr}

  /* Check the parameters */
  assert_param(IS_SFU_CRC_CONF(eCRCConfg));

  /* Switch to the selected configuration */
  CrcHandle.Instance = CRC;
 800a7aa:	4a11      	ldr	r2, [pc, #68]	@ (800a7f0 <SFU_LL_CRC_Config+0x48>)
  CrcHandle.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;

  /* The output data are not inverted */
  CrcHandle.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;

  switch (eCRCConfg)
 800a7ac:	2801      	cmp	r0, #1
  CrcHandle.Instance = CRC;
 800a7ae:	4b11      	ldr	r3, [pc, #68]	@ (800a7f4 <SFU_LL_CRC_Config+0x4c>)
 800a7b0:	601a      	str	r2, [r3, #0]
  CrcHandle.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 800a7b2:	f04f 0200 	mov.w	r2, #0
  CrcHandle.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 800a7b6:	e9c3 2205 	strd	r2, r2, [r3, #20]
  switch (eCRCConfg)
 800a7ba:	d004      	beq.n	800a7c6 <SFU_LL_CRC_Config+0x1e>
 800a7bc:	2802      	cmp	r0, #2
 800a7be:	d00c      	beq.n	800a7da <SFU_LL_CRC_Config+0x32>
      e_ret_status = SFU_SUCCESS;
      break;

    default:
      /* Invalid parameter */
      e_ret_status = SFU_ERROR;
 800a7c0:	f641 70e1 	movw	r0, #8161	@ 0x1fe1
      e_ret_status = SFU_ERROR;
    }
  }

  return e_ret_status;
}
 800a7c4:	bd08      	pop	{r3, pc}
      CrcHandle.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 800a7c6:	809a      	strh	r2, [r3, #4]
 800a7c8:	2203      	movs	r2, #3
    if (HAL_CRC_Init(&CrcHandle) != HAL_OK)
 800a7ca:	480a      	ldr	r0, [pc, #40]	@ (800a7f4 <SFU_LL_CRC_Config+0x4c>)
      CrcHandle.InputDataFormat              = CRC_INPUTDATA_FORMAT_BYTES;
 800a7cc:	621a      	str	r2, [r3, #32]
    if (HAL_CRC_Init(&CrcHandle) != HAL_OK)
 800a7ce:	f001 f96b 	bl	800baa8 <HAL_CRC_Init>
 800a7d2:	2800      	cmp	r0, #0
 800a7d4:	d1f4      	bne.n	800a7c0 <SFU_LL_CRC_Config+0x18>
 800a7d6:	4808      	ldr	r0, [pc, #32]	@ (800a7f8 <SFU_LL_CRC_Config+0x50>)
  return e_ret_status;
 800a7d8:	e7f4      	b.n	800a7c4 <SFU_LL_CRC_Config+0x1c>
      CrcHandle.Init.CRCLength               = CRC_POLYLENGTH_16B;
 800a7da:	2108      	movs	r1, #8
 800a7dc:	f241 0021 	movw	r0, #4129	@ 0x1021
      CrcHandle.Init.InitValue               = 0U;
 800a7e0:	611a      	str	r2, [r3, #16]
 800a7e2:	2201      	movs	r2, #1
      CrcHandle.Init.CRCLength               = CRC_POLYLENGTH_16B;
 800a7e4:	e9c3 0102 	strd	r0, r1, [r3, #8]
      CrcHandle.Init.DefaultPolynomialUse    = DEFAULT_POLYNOMIAL_DISABLE;
 800a7e8:	f240 1101 	movw	r1, #257	@ 0x101
 800a7ec:	8099      	strh	r1, [r3, #4]
  if (e_ret_status == SFU_SUCCESS)
 800a7ee:	e7ec      	b.n	800a7ca <SFU_LL_CRC_Config+0x22>
 800a7f0:	58024c00 	.word	0x58024c00
 800a7f4:	20001cc4 	.word	0x20001cc4
 800a7f8:	00122f11 	.word	0x00122f11

0800a7fc <SFU_LL_CRC_Init>:
  __HAL_RCC_CRC_CLK_ENABLE();
 800a7fc:	4b08      	ldr	r3, [pc, #32]	@ (800a820 <SFU_LL_CRC_Init+0x24>)
{
 800a7fe:	b082      	sub	sp, #8
  e_ret_status = SFU_LL_CRC_Config(SFU_CRC_CONFIG_DEFAULT);
 800a800:	2001      	movs	r0, #1
  __HAL_RCC_CRC_CLK_ENABLE();
 800a802:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800a806:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 800a80a:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 800a80e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800a812:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800a816:	9301      	str	r3, [sp, #4]
 800a818:	9b01      	ldr	r3, [sp, #4]
}
 800a81a:	b002      	add	sp, #8
  e_ret_status = SFU_LL_CRC_Config(SFU_CRC_CONFIG_DEFAULT);
 800a81c:	f7ff bfc4 	b.w	800a7a8 <SFU_LL_CRC_Config>
 800a820:	58024400 	.word	0x58024400

0800a824 <SFU_LL_Init>:
  e_ret_status = SFU_LL_CRC_Init();
 800a824:	f7ff bfea 	b.w	800a7fc <SFU_LL_CRC_Init>

0800a828 <SFU_LL_CRC_Calculate>:
  * @param  pBuffer: pointer to data buffer.
  * @param  BufferLength: buffer length in bytes.
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t SFU_LL_CRC_Calculate(uint32_t pBuffer[], uint32_t BufferLength)
{
 800a828:	460a      	mov	r2, r1
  return HAL_CRC_Calculate(&CrcHandle, pBuffer, BufferLength);
 800a82a:	4601      	mov	r1, r0
 800a82c:	4801      	ldr	r0, [pc, #4]	@ (800a834 <SFU_LL_CRC_Calculate+0xc>)
 800a82e:	f001 b975 	b.w	800bb1c <HAL_CRC_Calculate>
 800a832:	bf00      	nop
 800a834:	20001cc4 	.word	0x20001cc4

0800a838 <SFU_LL_UART_Init>:
  * @retval status of the Init operation
  *         SFU_ERROR : if the Init operation failed.
  *         SFU_SUCCESS : if the Init operation is successfully performed.
  */
SFU_ErrorStatus SFU_LL_UART_Init(void)
{
 800a838:	b508      	push	{r3, lr}
  - One Stop Bit
  - No parity
  - Hardware flow control disabled (RTS and CTS signals)
  - Receive and transmit enabled
  */
  UartHandle.Instance = SFU_UART;
 800a83a:	480e      	ldr	r0, [pc, #56]	@ (800a874 <SFU_LL_UART_Init+0x3c>)
  UartHandle.Init.BaudRate = 115200U;
 800a83c:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 800a840:	4a0d      	ldr	r2, [pc, #52]	@ (800a878 <SFU_LL_UART_Init+0x40>)
 800a842:	e9c0 2309 	strd	r2, r3, [r0, #36]	@ 0x24
  UartHandle.Init.WordLength = UART_WORDLENGTH_8B;
 800a846:	2300      	movs	r3, #0
  UartHandle.Init.StopBits = UART_STOPBITS_1;
 800a848:	e9c0 330b 	strd	r3, r3, [r0, #44]	@ 0x2c
  UartHandle.Init.Parity = UART_PARITY_NONE;
 800a84c:	6343      	str	r3, [r0, #52]	@ 0x34
  UartHandle.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  UartHandle.Init.Mode = UART_MODE_RX | UART_MODE_TX;
  UartHandle.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
  UartHandle.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
  if (HAL_UART_Init(&UartHandle) == HAL_OK)
 800a84e:	3024      	adds	r0, #36	@ 0x24
  UartHandle.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800a850:	6183      	str	r3, [r0, #24]
  UartHandle.Init.Mode = UART_MODE_RX | UART_MODE_TX;
 800a852:	230c      	movs	r3, #12
 800a854:	6143      	str	r3, [r0, #20]
  UartHandle.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 800a856:	2310      	movs	r3, #16
 800a858:	6283      	str	r3, [r0, #40]	@ 0x28
  UartHandle.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 800a85a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a85e:	63c3      	str	r3, [r0, #60]	@ 0x3c
  if (HAL_UART_Init(&UartHandle) == HAL_OK)
 800a860:	f003 ffe0 	bl	800e824 <HAL_UART_Init>
    e_ret_status = SFU_SUCCESS;
  }

  return e_ret_status;

}
 800a864:	4a05      	ldr	r2, [pc, #20]	@ (800a87c <SFU_LL_UART_Init+0x44>)
 800a866:	f641 73e1 	movw	r3, #8161	@ 0x1fe1
 800a86a:	2800      	cmp	r0, #0
 800a86c:	bf0c      	ite	eq
 800a86e:	4610      	moveq	r0, r2
 800a870:	4618      	movne	r0, r3
 800a872:	bd08      	pop	{r3, pc}
 800a874:	20001cc4 	.word	0x20001cc4
 800a878:	40004800 	.word	0x40004800
 800a87c:	00122f11 	.word	0x00122f11

0800a880 <SFU_LL_UART_Transmit>:
  * @retval status of the write operation
  *         SFU_ERROR : if the write operation is not performed
  *         SFU_SUCCESS : if the write operation is successfully performed
  */
SFU_ErrorStatus SFU_LL_UART_Transmit(uint8_t *pData, uint16_t DataLength, uint32_t Timeout)
{
 800a880:	b510      	push	{r4, lr}
 800a882:	4613      	mov	r3, r2
 800a884:	460c      	mov	r4, r1
  SFU_ErrorStatus e_ret_status = SFU_ERROR;

  /* Check the pointers allocation */
  if (pData == NULL)
 800a886:	4601      	mov	r1, r0
 800a888:	b910      	cbnz	r0, 800a890 <SFU_LL_UART_Transmit+0x10>
  {
    return SFU_ERROR;
 800a88a:	f641 70e1 	movw	r0, #8161	@ 0x1fe1
  {
    e_ret_status = SFU_SUCCESS;
  }

  return e_ret_status;
}
 800a88e:	bd10      	pop	{r4, pc}
  if (HAL_UART_Transmit(&UartHandle, (uint8_t *)pData, DataLength, Timeout) == HAL_OK)
 800a890:	4622      	mov	r2, r4
 800a892:	4803      	ldr	r0, [pc, #12]	@ (800a8a0 <SFU_LL_UART_Transmit+0x20>)
 800a894:	f003 feab 	bl	800e5ee <HAL_UART_Transmit>
 800a898:	2800      	cmp	r0, #0
 800a89a:	d1f6      	bne.n	800a88a <SFU_LL_UART_Transmit+0xa>
    e_ret_status = SFU_SUCCESS;
 800a89c:	4801      	ldr	r0, [pc, #4]	@ (800a8a4 <SFU_LL_UART_Transmit+0x24>)
 800a89e:	e7f6      	b.n	800a88e <SFU_LL_UART_Transmit+0xe>
 800a8a0:	20001ce8 	.word	0x20001ce8
 800a8a4:	00122f11 	.word	0x00122f11

0800a8a8 <SFU_LL_UART_Receive>:
  * @retval status of the read operation
  *         SFU_ERROR : if the read operation is not performed
  *         SFU_SUCCESS : if the read operation is successfully performed
  */
SFU_ErrorStatus SFU_LL_UART_Receive(uint8_t *pData, uint16_t DataLength, uint32_t Timeout)
{
 800a8a8:	b510      	push	{r4, lr}
 800a8aa:	4613      	mov	r3, r2
 800a8ac:	460c      	mov	r4, r1
  SFU_ErrorStatus e_ret_status = SFU_ERROR;

  /* Check the pointers allocation */
  if (pData == NULL)
 800a8ae:	4601      	mov	r1, r0
 800a8b0:	b910      	cbnz	r0, 800a8b8 <SFU_LL_UART_Receive+0x10>
  {
    return SFU_ERROR;
 800a8b2:	f641 70e1 	movw	r0, #8161	@ 0x1fe1
  {
    e_ret_status = SFU_SUCCESS;
  }

  return e_ret_status;
}
 800a8b6:	bd10      	pop	{r4, pc}
  if (HAL_UART_Receive(&UartHandle, (uint8_t *)pData, DataLength, Timeout) == HAL_OK)
 800a8b8:	4622      	mov	r2, r4
 800a8ba:	4803      	ldr	r0, [pc, #12]	@ (800a8c8 <SFU_LL_UART_Receive+0x20>)
 800a8bc:	f003 feec 	bl	800e698 <HAL_UART_Receive>
 800a8c0:	2800      	cmp	r0, #0
 800a8c2:	d1f6      	bne.n	800a8b2 <SFU_LL_UART_Receive+0xa>
    e_ret_status = SFU_SUCCESS;
 800a8c4:	4801      	ldr	r0, [pc, #4]	@ (800a8cc <SFU_LL_UART_Receive+0x24>)
 800a8c6:	e7f6      	b.n	800a8b6 <SFU_LL_UART_Receive+0xe>
 800a8c8:	20001ce8 	.word	0x20001ce8
 800a8cc:	00122f11 	.word	0x00122f11

0800a8d0 <SFU_LL_UART_Flush>:
  * @retval status of the operation.
  */
SFU_ErrorStatus SFU_LL_UART_Flush(void)
{
  /* Clean the input path */
  __HAL_UART_FLUSH_DRREGISTER(&UartHandle);
 800a8d0:	4b05      	ldr	r3, [pc, #20]	@ (800a8e8 <SFU_LL_UART_Flush+0x18>)

  return SFU_SUCCESS;
}
 800a8d2:	4806      	ldr	r0, [pc, #24]	@ (800a8ec <SFU_LL_UART_Flush+0x1c>)
  __HAL_UART_FLUSH_DRREGISTER(&UartHandle);
 800a8d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a8d6:	699a      	ldr	r2, [r3, #24]
 800a8d8:	f042 0208 	orr.w	r2, r2, #8
 800a8dc:	619a      	str	r2, [r3, #24]
 800a8de:	699a      	ldr	r2, [r3, #24]
 800a8e0:	f042 0210 	orr.w	r2, r2, #16
 800a8e4:	619a      	str	r2, [r3, #24]
}
 800a8e6:	4770      	bx	lr
 800a8e8:	20001cc4 	.word	0x20001cc4
 800a8ec:	00122f11 	.word	0x00122f11

0800a8f0 <SFU_LL_RTC_MspInit>:
  *        order to modify the RTC Clock source, as consequence RTC registers (including
  *        the backup registers) and RCC_BDCR register are set to their reset values.
  * @retval None
  */
void SFU_LL_RTC_MspInit(RTC_HandleTypeDef *hrtc)
{
 800a8f0:	b500      	push	{lr}
 800a8f2:	b0c5      	sub	sp, #276	@ 0x114

  UNUSED(hrtc);
  /*-1- Enables access to the backup domain */
  /* To enable access on RTC registers */

  HAL_PWR_EnableBkUpAccess();
 800a8f4:	f001 fea8 	bl	800c648 <HAL_PWR_EnableBkUpAccess>
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
  {
    SFU_LL_Error_Handler();
  }
#elif defined (RTC_CLOCK_SOURCE_LSI)
  RCC_OscInitStruct.OscillatorType =  RCC_OSCILLATORTYPE_LSI | RCC_OSCILLATORTYPE_LSE;
 800a8f8:	230c      	movs	r3, #12
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800a8fa:	2201      	movs	r2, #1
  RCC_OscInitStruct.LSEState = RCC_LSE_OFF;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800a8fc:	a801      	add	r0, sp, #4
  RCC_OscInitStruct.OscillatorType =  RCC_OSCILLATORTYPE_LSI | RCC_OSCILLATORTYPE_LSE;
 800a8fe:	9301      	str	r3, [sp, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800a900:	2300      	movs	r3, #0
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800a902:	9206      	str	r2, [sp, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800a904:	930a      	str	r3, [sp, #40]	@ 0x28
  RCC_OscInitStruct.LSEState = RCC_LSE_OFF;
 800a906:	9303      	str	r3, [sp, #12]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800a908:	f001 feca 	bl	800c6a0 <HAL_RCC_OscConfig>
 800a90c:	b100      	cbz	r0, 800a910 <SFU_LL_RTC_MspInit+0x20>
 800a90e:	e7fe      	b.n	800a90e <SFU_LL_RTC_MspInit+0x1e>
  {
    SFU_LL_Error_Handler();
  }

  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800a910:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800a914:	2300      	movs	r3, #0
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800a916:	a814      	add	r0, sp, #80	@ 0x50
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800a918:	e9cd 2314 	strd	r2, r3, [sp, #80]	@ 0x50
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800a91c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a920:	9341      	str	r3, [sp, #260]	@ 0x104
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800a922:	f002 fc5f 	bl	800d1e4 <HAL_RCCEx_PeriphCLKConfig>
 800a926:	4602      	mov	r2, r0
 800a928:	b100      	cbz	r0, 800a92c <SFU_LL_RTC_MspInit+0x3c>
 800a92a:	e7fe      	b.n	800a92a <SFU_LL_RTC_MspInit+0x3a>
#error Please select the RTC Clock source inside the main.h file
#endif /*RTC_CLOCK_SOURCE_LSE*/

  /*-3- Enable RTC peripheral Clocks */
  /* Enable RTC Clock */
  __HAL_RCC_RTC_ENABLE();
 800a92c:	4907      	ldr	r1, [pc, #28]	@ (800a94c <SFU_LL_RTC_MspInit+0x5c>)
#ifdef SFU_TAMPER_PROTECT_ENABLE
  /*-4- Configure the NVIC for RTC Tamper */
  HAL_NVIC_SetPriority(TAMP_STAMP_IRQn, 0x0FU, 0U);
 800a92e:	2002      	movs	r0, #2
  __HAL_RCC_RTC_ENABLE();
 800a930:	6f0b      	ldr	r3, [r1, #112]	@ 0x70
 800a932:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a936:	670b      	str	r3, [r1, #112]	@ 0x70
  HAL_NVIC_SetPriority(TAMP_STAMP_IRQn, 0x0FU, 0U);
 800a938:	210f      	movs	r1, #15
 800a93a:	f000 ffcd 	bl	800b8d8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TAMP_STAMP_IRQn);
 800a93e:	2002      	movs	r0, #2
 800a940:	f000 fffc 	bl	800b93c <HAL_NVIC_EnableIRQ>
#endif /* SFU_TAMPER_PROTECT_ENABLE */
}
 800a944:	b045      	add	sp, #276	@ 0x114
 800a946:	f85d fb04 	ldr.w	pc, [sp], #4
 800a94a:	bf00      	nop
 800a94c:	58024400 	.word	0x58024400

0800a950 <SFU_LL_UART_MspInit>:
  */
void SFU_LL_UART_MspInit(UART_HandleTypeDef *huart)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if (huart->Instance == SFU_UART)
 800a950:	6802      	ldr	r2, [r0, #0]
 800a952:	4b23      	ldr	r3, [pc, #140]	@ (800a9e0 <SFU_LL_UART_MspInit+0x90>)
 800a954:	429a      	cmp	r2, r3
{
 800a956:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a958:	b089      	sub	sp, #36	@ 0x24
  if (huart->Instance == SFU_UART)
 800a95a:	d13e      	bne.n	800a9da <SFU_LL_UART_MspInit+0x8a>
  {
    /* Peripheral Clock Enable */
    SFU_UART_CLK_ENABLE();
 800a95c:	4b21      	ldr	r3, [pc, #132]	@ (800a9e4 <SFU_LL_UART_MspInit+0x94>)
    SFU_UART_TX_GPIO_CLK_ENABLE();
    SFU_UART_RX_GPIO_CLK_ENABLE();

    /*Configure GPIO pins : SFU_UART_TX_Pin  */
    GPIO_InitStruct.Pin = SFU_UART_TX_PIN;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a95e:	2702      	movs	r7, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a960:	2600      	movs	r6, #0
 800a962:	2503      	movs	r5, #3
    SFU_UART_CLK_ENABLE();
 800a964:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = SFU_UART_TX_AF;
 800a968:	2407      	movs	r4, #7
    HAL_GPIO_Init(SFU_UART_TX_GPIO_PORT, &GPIO_InitStruct);
 800a96a:	a903      	add	r1, sp, #12
 800a96c:	481e      	ldr	r0, [pc, #120]	@ (800a9e8 <SFU_LL_UART_MspInit+0x98>)
    SFU_UART_CLK_ENABLE();
 800a96e:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800a972:	f8c3 20e8 	str.w	r2, [r3, #232]	@ 0xe8
 800a976:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 800a97a:	f402 2280 	and.w	r2, r2, #262144	@ 0x40000
 800a97e:	9200      	str	r2, [sp, #0]
 800a980:	9a00      	ldr	r2, [sp, #0]
    SFU_UART_TX_GPIO_CLK_ENABLE();
 800a982:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800a986:	f042 0208 	orr.w	r2, r2, #8
 800a98a:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 800a98e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800a992:	f002 0208 	and.w	r2, r2, #8
 800a996:	9201      	str	r2, [sp, #4]
 800a998:	9a01      	ldr	r2, [sp, #4]
    SFU_UART_RX_GPIO_CLK_ENABLE();
 800a99a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800a99e:	f042 0208 	orr.w	r2, r2, #8
 800a9a2:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 800a9a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = SFU_UART_TX_AF;
 800a9aa:	9407      	str	r4, [sp, #28]
    SFU_UART_RX_GPIO_CLK_ENABLE();
 800a9ac:	f003 0308 	and.w	r3, r3, #8
 800a9b0:	9302      	str	r3, [sp, #8]
 800a9b2:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a9b4:	f44f 7380 	mov.w	r3, #256	@ 0x100
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a9b8:	e9cd 6505 	strd	r6, r5, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a9bc:	e9cd 3703 	strd	r3, r7, [sp, #12]
    HAL_GPIO_Init(SFU_UART_TX_GPIO_PORT, &GPIO_InitStruct);
 800a9c0:	f001 fd10 	bl	800c3e4 <HAL_GPIO_Init>

    /*Configure GPIO pins : SFU_UART_RX_Pin  */
    GPIO_InitStruct.Pin = SFU_UART_RX_PIN;
 800a9c4:	f44f 7300 	mov.w	r3, #512	@ 0x200
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = SFU_UART_RX_AF;
    HAL_GPIO_Init(SFU_UART_RX_GPIO_PORT, &GPIO_InitStruct);
 800a9c8:	a903      	add	r1, sp, #12
 800a9ca:	4807      	ldr	r0, [pc, #28]	@ (800a9e8 <SFU_LL_UART_MspInit+0x98>)
    GPIO_InitStruct.Alternate = SFU_UART_RX_AF;
 800a9cc:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a9ce:	e9cd 3703 	strd	r3, r7, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a9d2:	e9cd 6505 	strd	r6, r5, [sp, #20]
    HAL_GPIO_Init(SFU_UART_RX_GPIO_PORT, &GPIO_InitStruct);
 800a9d6:	f001 fd05 	bl	800c3e4 <HAL_GPIO_Init>

  }

}
 800a9da:	b009      	add	sp, #36	@ 0x24
 800a9dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a9de:	bf00      	nop
 800a9e0:	40004800 	.word	0x40004800
 800a9e4:	58024400 	.word	0x58024400
 800a9e8:	58020c00 	.word	0x58020c00

0800a9ec <SFU_LL_BufferCheck_in_se_ram>:
  * @param pBuff: Secure Engine protected function ID.
  * @param length: length of buffer in bytes
  * @retval SE_ErrorStatus SE_SUCCESS for buffer in se ram, SE_ERROR otherwise.
  */
SFU_ErrorStatus SFU_LL_BufferCheck_in_se_ram(const void *pBuff, uint32_t length)
{
 800a9ec:	4603      	mov	r3, r0
  SFU_ErrorStatus e_ret_status = SFU_ERROR;
  uint32_t addr_start = (uint32_t)pBuff;
  uint32_t addr_end = addr_start + length - 1U;

  /* Check if length is positive with no overflow and included in the correct range */
  if ((length != 0U) && (!((0xFFFFFFFFUL - addr_start) < length))
 800a9ee:	b171      	cbz	r1, 800aa0e <SFU_LL_BufferCheck_in_se_ram+0x22>
 800a9f0:	1842      	adds	r2, r0, r1
 800a9f2:	d20c      	bcs.n	800aa0e <SFU_LL_BufferCheck_in_se_ram+0x22>
  uint32_t addr_end = addr_start + length - 1U;
 800a9f4:	3901      	subs	r1, #1
      && ((addr_end  <= SE_REGION_RAM_END) && (addr_start >= SE_REGION_RAM_START)))
 800a9f6:	4a07      	ldr	r2, [pc, #28]	@ (800aa14 <SFU_LL_BufferCheck_in_se_ram+0x28>)
  uint32_t addr_end = addr_start + length - 1U;
 800a9f8:	4401      	add	r1, r0
      && ((addr_end  <= SE_REGION_RAM_END) && (addr_start >= SE_REGION_RAM_START)))
 800a9fa:	4291      	cmp	r1, r2
 800a9fc:	d807      	bhi.n	800aa0e <SFU_LL_BufferCheck_in_se_ram+0x22>
  {
    e_ret_status = SFU_SUCCESS;
  }
  else
  {
    e_ret_status = SFU_ERROR;
 800a9fe:	4906      	ldr	r1, [pc, #24]	@ (800aa18 <SFU_LL_BufferCheck_in_se_ram+0x2c>)
 800aa00:	f641 70e1 	movw	r0, #8161	@ 0x1fe1
 800aa04:	4a05      	ldr	r2, [pc, #20]	@ (800aa1c <SFU_LL_BufferCheck_in_se_ram+0x30>)
 800aa06:	428b      	cmp	r3, r1
 800aa08:	bf28      	it	cs
 800aa0a:	4610      	movcs	r0, r2
 800aa0c:	4770      	bx	lr
 800aa0e:	f641 70e1 	movw	r0, #8161	@ 0x1fe1
  }
  return e_ret_status;
}
 800aa12:	4770      	bx	lr
 800aa14:	20000fff 	.word	0x20000fff
 800aa18:	20000000 	.word	0x20000000
 800aa1c:	00122f11 	.word	0x00122f11

0800aa20 <SFU_LL_Buffer_in_ram>:
  * @brief Check if an array is inside the RAM of the product
  * @param Addr : address  of array
  * @param Length : length of array in byte
  */
SFU_ErrorStatus SFU_LL_Buffer_in_ram(void *pBuff, uint32_t Length)
{
 800aa20:	4603      	mov	r3, r0
  SFU_ErrorStatus e_ret_status = SFU_ERROR;
  uint32_t addr_start = (uint32_t)pBuff;
  uint32_t addr_end = addr_start + Length - 1U;

  /* Check if length is positive with no overflow and included in the correct range */
  if ((Length != 0U) && (!((0xFFFFFFFFUL - addr_start) < Length))
 800aa22:	b171      	cbz	r1, 800aa42 <SFU_LL_Buffer_in_ram+0x22>
 800aa24:	1842      	adds	r2, r0, r1
 800aa26:	d20c      	bcs.n	800aa42 <SFU_LL_Buffer_in_ram+0x22>
  uint32_t addr_end = addr_start + Length - 1U;
 800aa28:	3901      	subs	r1, #1
      && ((addr_end  <= SB_REGION_RAM_END) && (addr_start >= SB_REGION_RAM_START)))
 800aa2a:	4a07      	ldr	r2, [pc, #28]	@ (800aa48 <SFU_LL_Buffer_in_ram+0x28>)
  uint32_t addr_end = addr_start + Length - 1U;
 800aa2c:	4401      	add	r1, r0
      && ((addr_end  <= SB_REGION_RAM_END) && (addr_start >= SB_REGION_RAM_START)))
 800aa2e:	4291      	cmp	r1, r2
 800aa30:	d807      	bhi.n	800aa42 <SFU_LL_Buffer_in_ram+0x22>
  {
    e_ret_status = SFU_SUCCESS;
  }
  else
  {
    e_ret_status = SFU_ERROR;
 800aa32:	4906      	ldr	r1, [pc, #24]	@ (800aa4c <SFU_LL_Buffer_in_ram+0x2c>)
 800aa34:	f641 70e1 	movw	r0, #8161	@ 0x1fe1
 800aa38:	4a05      	ldr	r2, [pc, #20]	@ (800aa50 <SFU_LL_Buffer_in_ram+0x30>)
 800aa3a:	428b      	cmp	r3, r1
 800aa3c:	bf28      	it	cs
 800aa3e:	4610      	movcs	r0, r2
 800aa40:	4770      	bx	lr
 800aa42:	f641 70e1 	movw	r0, #8161	@ 0x1fe1
  }
  return e_ret_status;
}
 800aa46:	4770      	bx	lr
 800aa48:	2001ffff 	.word	0x2001ffff
 800aa4c:	20001100 	.word	0x20001100
 800aa50:	00122f11 	.word	0x00122f11

0800aa54 <SFU_LL_FLASH_Init>:
  * @brief  Initialize internal and external flash interface (OSPI/QSPI)
  * @param  none
  * @retval SFU_ErrorStatus SFU_SUCCESS if successful, SFU_ERROR otherwise.
  */
SFU_ErrorStatus SFU_LL_FLASH_Init(void)
{
 800aa54:	b508      	push	{r3, lr}
  SFU_ErrorStatus e_ret_status = SFU_SUCCESS;

  e_ret_status = SFU_LL_FLASH_INT_Init();
 800aa56:	f000 f861 	bl	800ab1c <SFU_LL_FLASH_INT_Init>
  if (e_ret_status == SFU_SUCCESS)
 800aa5a:	4b04      	ldr	r3, [pc, #16]	@ (800aa6c <SFU_LL_FLASH_Init+0x18>)
 800aa5c:	4298      	cmp	r0, r3
 800aa5e:	d103      	bne.n	800aa68 <SFU_LL_FLASH_Init+0x14>
  {
    e_ret_status = SFU_LL_FLASH_EXT_Init();
  }
  return e_ret_status;
}
 800aa60:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    e_ret_status = SFU_LL_FLASH_EXT_Init();
 800aa64:	f000 b82e 	b.w	800aac4 <SFU_LL_FLASH_EXT_Init>
}
 800aa68:	bd08      	pop	{r3, pc}
 800aa6a:	bf00      	nop
 800aa6c:	00122f11 	.word	0x00122f11

0800aa70 <SFU_LL_FLASH_Erase_Size>:
  */
SFU_ErrorStatus SFU_LL_FLASH_Erase_Size(SFU_FLASH_StatusTypeDef *pFlashStatus, uint8_t *pStart, uint32_t Length)
{

  /* Check Flash start address */
  if ((uint32_t) pStart < EXTERNAL_FLASH_ADDRESS)
 800aa70:	f1b1 4f10 	cmp.w	r1, #2415919104	@ 0x90000000
 800aa74:	d201      	bcs.n	800aa7a <SFU_LL_FLASH_Erase_Size+0xa>
  {
    return SFU_LL_FLASH_INT_Erase_Size(pFlashStatus, pStart, Length);
 800aa76:	f000 b93d 	b.w	800acf4 <SFU_LL_FLASH_INT_Erase_Size>
  }
  else
  {
    return SFU_LL_FLASH_EXT_Erase_Size(pFlashStatus, pStart, Length);
 800aa7a:	f000 b827 	b.w	800aacc <SFU_LL_FLASH_EXT_Erase_Size>

0800aa7e <SFU_LL_FLASH_Write>:
  */
SFU_ErrorStatus SFU_LL_FLASH_Write(SFU_FLASH_StatusTypeDef *pFlashStatus, uint8_t  *pDestination,
                                   const uint8_t *pSource, uint32_t Length)
{
  /* Check Flash destination address */
  if ((uint32_t) pDestination < EXTERNAL_FLASH_ADDRESS)
 800aa7e:	f1b1 4f10 	cmp.w	r1, #2415919104	@ 0x90000000
 800aa82:	d201      	bcs.n	800aa88 <SFU_LL_FLASH_Write+0xa>
  {
    return SFU_LL_FLASH_INT_Write(pFlashStatus, pDestination, pSource, Length);
 800aa84:	f000 b84e 	b.w	800ab24 <SFU_LL_FLASH_INT_Write>
  }
  else
  {
    return SFU_LL_FLASH_EXT_Write(pFlashStatus, pDestination, pSource, Length);
 800aa88:	f000 b823 	b.w	800aad2 <SFU_LL_FLASH_EXT_Write>

0800aa8c <SFU_LL_FLASH_Read>:
  * @retval SFU_ErrorStatus SFU_SUCCESS if successful, SFU_ERROR otherwise.
  */
SFU_ErrorStatus SFU_LL_FLASH_Read(uint8_t *pDestination, const uint8_t *pSource, uint32_t Length)
{
  /* Check Flash source address */
  if ((uint32_t) pSource < EXTERNAL_FLASH_ADDRESS)
 800aa8c:	f1b1 4f10 	cmp.w	r1, #2415919104	@ 0x90000000
 800aa90:	d201      	bcs.n	800aa96 <SFU_LL_FLASH_Read+0xa>
  {
    return SFU_LL_FLASH_INT_Read(pDestination, pSource, Length);
 800aa92:	f000 b8b3 	b.w	800abfc <SFU_LL_FLASH_INT_Read>
  }
  else
  {
    return SFU_LL_FLASH_EXT_Read(pDestination, pSource, Length);
 800aa96:	f000 b81f 	b.w	800aad8 <SFU_LL_FLASH_EXT_Read>

0800aa9a <SFU_LL_FLASH_Compare>:
  * @retval SFU_ErrorStatus SFU_SUCCESS if successful, SFU_ERROR otherwise.
  */
SFU_ErrorStatus SFU_LL_FLASH_Compare(const uint8_t *pFlash, const uint32_t Pattern1, const uint32_t Pattern2, uint32_t Length)
{
  /* Check Flash source address */
  if ((uint32_t) pFlash < EXTERNAL_FLASH_ADDRESS)
 800aa9a:	f1b0 4f10 	cmp.w	r0, #2415919104	@ 0x90000000
 800aa9e:	d201      	bcs.n	800aaa4 <SFU_LL_FLASH_Compare+0xa>
  {
    return SFU_LL_FLASH_INT_Compare(pFlash, Pattern1, Pattern2, Length);
 800aaa0:	f000 b8f2 	b.w	800ac88 <SFU_LL_FLASH_INT_Compare>
  }
  else
  {
    return SFU_LL_FLASH_EXT_Compare(pFlash, Pattern1, Pattern2, Length);
 800aaa4:	f000 b81b 	b.w	800aade <SFU_LL_FLASH_EXT_Compare>

0800aaa8 <SFU_LL_FLASH_Config_Exe>:
   * Internal flash : nothing to do
   * External flash : configure memory mapped mode
   */

  /* Check Flash address */
  if (SlotStartAdd[SlotNumber] < EXTERNAL_FLASH_ADDRESS)
 800aaa8:	4b04      	ldr	r3, [pc, #16]	@ (800aabc <SFU_LL_FLASH_Config_Exe+0x14>)
 800aaaa:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800aaae:	f1b3 4f10 	cmp.w	r3, #2415919104	@ 0x90000000
 800aab2:	d301      	bcc.n	800aab8 <SFU_LL_FLASH_Config_Exe+0x10>
  {
    return SFU_SUCCESS;
  }
  else
  {
    return SFU_LL_FLASH_EXT_Config_Exe(SlotNumber);
 800aab4:	f000 b816 	b.w	800aae4 <SFU_LL_FLASH_EXT_Config_Exe>
  }
}
 800aab8:	4801      	ldr	r0, [pc, #4]	@ (800aac0 <SFU_LL_FLASH_Config_Exe+0x18>)
 800aaba:	4770      	bx	lr
 800aabc:	0800f9d4 	.word	0x0800f9d4
 800aac0:	00122f11 	.word	0x00122f11

0800aac4 <SFU_LL_FLASH_EXT_Init>:
       systematically during startup phase */

SFU_ErrorStatus SFU_LL_FLASH_EXT_Init(void)
{
  return SFU_SUCCESS;
}
 800aac4:	4800      	ldr	r0, [pc, #0]	@ (800aac8 <SFU_LL_FLASH_EXT_Init+0x4>)
 800aac6:	4770      	bx	lr
 800aac8:	00122f11 	.word	0x00122f11

0800aacc <SFU_LL_FLASH_EXT_Erase_Size>:
{
  UNUSED(pFlashStatus);
  UNUSED(pStart);
  UNUSED(Length);
  return SFU_ERROR;
}
 800aacc:	f641 70e1 	movw	r0, #8161	@ 0x1fe1
 800aad0:	4770      	bx	lr

0800aad2 <SFU_LL_FLASH_EXT_Write>:
  UNUSED(pFlashStatus);
  UNUSED(pDestination);
  UNUSED(pSource);
  UNUSED(Length);
  return SFU_ERROR;
}
 800aad2:	f641 70e1 	movw	r0, #8161	@ 0x1fe1
 800aad6:	4770      	bx	lr

0800aad8 <SFU_LL_FLASH_EXT_Read>:

SFU_ErrorStatus SFU_LL_FLASH_EXT_Read(uint8_t *pDestination, const uint8_t *pSource, uint32_t Length)
 800aad8:	f641 70e1 	movw	r0, #8161	@ 0x1fe1
 800aadc:	4770      	bx	lr

0800aade <SFU_LL_FLASH_EXT_Compare>:
  UNUSED(pFlash);
  UNUSED(Pattern1);
  UNUSED(Pattern2);
  UNUSED(Length);
  return SFU_ERROR;
}
 800aade:	f641 70e1 	movw	r0, #8161	@ 0x1fe1
 800aae2:	4770      	bx	lr

0800aae4 <SFU_LL_FLASH_EXT_Config_Exe>:
SFU_ErrorStatus SFU_LL_FLASH_EXT_Config_Exe(uint32_t SlotNumber)
{
  UNUSED(SlotNumber);
  return SFU_SUCCESS;
}
 800aae4:	4800      	ldr	r0, [pc, #0]	@ (800aae8 <SFU_LL_FLASH_EXT_Config_Exe+0x4>)
 800aae6:	4770      	bx	lr
 800aae8:	00122f11 	.word	0x00122f11

0800aaec <SFU_LL_FLASH_INT_Clear_Error>:
  * @brief  Clear error flags raised during previous operation
  * @param  None.
  * @retval SFU_ErrorStatus SFU_SUCCESS if successful, SFU_ERROR otherwise.
  */
static SFU_ErrorStatus SFU_LL_FLASH_INT_Clear_Error(void)
{
 800aaec:	b508      	push	{r3, lr}
  SFU_ErrorStatus e_ret_status = SFU_ERROR;

  /* Unlock the Program memory */
  if (HAL_FLASH_Unlock() == HAL_OK)
 800aaee:	f001 f861 	bl	800bbb4 <HAL_FLASH_Unlock>
 800aaf2:	b110      	cbz	r0, 800aafa <SFU_LL_FLASH_INT_Clear_Error+0xe>
  SFU_ErrorStatus e_ret_status = SFU_ERROR;
 800aaf4:	f641 70e1 	movw	r0, #8161	@ 0x1fe1
    }
  }

  return e_ret_status;

}
 800aaf8:	bd08      	pop	{r3, pc}
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS_BANK1);
 800aafa:	4b05      	ldr	r3, [pc, #20]	@ (800ab10 <SFU_LL_FLASH_INT_Clear_Error+0x24>)
 800aafc:	4a05      	ldr	r2, [pc, #20]	@ (800ab14 <SFU_LL_FLASH_INT_Clear_Error+0x28>)
 800aafe:	615a      	str	r2, [r3, #20]
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS_BANK2);
 800ab00:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
    if (HAL_FLASH_Lock() == HAL_OK)
 800ab04:	f001 f87c 	bl	800bc00 <HAL_FLASH_Lock>
 800ab08:	2800      	cmp	r0, #0
 800ab0a:	d1f3      	bne.n	800aaf4 <SFU_LL_FLASH_INT_Clear_Error+0x8>
      e_ret_status = SFU_SUCCESS;
 800ab0c:	4802      	ldr	r0, [pc, #8]	@ (800ab18 <SFU_LL_FLASH_INT_Clear_Error+0x2c>)
  return e_ret_status;
 800ab0e:	e7f3      	b.n	800aaf8 <SFU_LL_FLASH_INT_Clear_Error+0xc>
 800ab10:	52002000 	.word	0x52002000
 800ab14:	17ee0000 	.word	0x17ee0000
 800ab18:	00122f11 	.word	0x00122f11

0800ab1c <SFU_LL_FLASH_INT_Init>:
}
 800ab1c:	4800      	ldr	r0, [pc, #0]	@ (800ab20 <SFU_LL_FLASH_INT_Init+0x4>)
 800ab1e:	4770      	bx	lr
 800ab20:	00122f11 	.word	0x00122f11

0800ab24 <SFU_LL_FLASH_INT_Write>:
{
 800ab24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab28:	4690      	mov	r8, r2
 800ab2a:	b085      	sub	sp, #20
 800ab2c:	461f      	mov	r7, r3
  uint32_t destination = (uint32_t)pDestination;
 800ab2e:	4689      	mov	r9, r1
  if ((pFlashStatus == NULL) || (pSource == NULL))
 800ab30:	4606      	mov	r6, r0
 800ab32:	2800      	cmp	r0, #0
 800ab34:	d038      	beq.n	800aba8 <SFU_LL_FLASH_INT_Write+0x84>
 800ab36:	2a00      	cmp	r2, #0
 800ab38:	d036      	beq.n	800aba8 <SFU_LL_FLASH_INT_Write+0x84>
    if ((destination >= SlotHeaderAdd[SLOT_ACTIVE_1 + i]) &&
 800ab3a:	4b2d      	ldr	r3, [pc, #180]	@ (800abf0 <SFU_LL_FLASH_INT_Write+0xcc>)
        ((destination + Length) <= (SlotHeaderAdd[SLOT_ACTIVE_1 + i] + SFU_IMG_IMAGE_OFFSET)))
 800ab3c:	19c8      	adds	r0, r1, r7
    if ((destination >= SlotHeaderAdd[SLOT_ACTIVE_1 + i]) &&
 800ab3e:	685b      	ldr	r3, [r3, #4]
 800ab40:	428b      	cmp	r3, r1
        ((destination + Length) <= (SlotHeaderAdd[SLOT_ACTIVE_1 + i] + SFU_IMG_IMAGE_OFFSET)))
 800ab42:	f503 6280 	add.w	r2, r3, #1024	@ 0x400
    if ((destination >= SlotHeaderAdd[SLOT_ACTIVE_1 + i]) &&
 800ab46:	d815      	bhi.n	800ab74 <SFU_LL_FLASH_INT_Write+0x50>
 800ab48:	4290      	cmp	r0, r2
 800ab4a:	d813      	bhi.n	800ab74 <SFU_LL_FLASH_INT_Write+0x50>
  if ((inside_header == 1U) && (Length != 0U))
 800ab4c:	b197      	cbz	r7, 800ab74 <SFU_LL_FLASH_INT_Write+0x50>
    SE_ErrorStatus se_ret_status = SE_SFU_IMG_Write(&se_status, (uint8_t *)destination, pSource, Length);
 800ab4e:	463b      	mov	r3, r7
 800ab50:	4642      	mov	r2, r8
 800ab52:	a803      	add	r0, sp, #12
      *pFlashStatus = SFU_FLASH_SUCCESS;
 800ab54:	f641 74e1 	movw	r4, #8161	@ 0x1fe1
    SE_ErrorStatus se_ret_status = SE_SFU_IMG_Write(&se_status, (uint8_t *)destination, pSource, Length);
 800ab58:	f7fd fb8c 	bl	8008274 <SE_SFU_IMG_Write>
    if (se_ret_status == SE_SUCCESS)
 800ab5c:	4b25      	ldr	r3, [pc, #148]	@ (800abf4 <SFU_LL_FLASH_INT_Write+0xd0>)
      *pFlashStatus = SFU_FLASH_SUCCESS;
 800ab5e:	4a26      	ldr	r2, [pc, #152]	@ (800abf8 <SFU_LL_FLASH_INT_Write+0xd4>)
 800ab60:	4298      	cmp	r0, r3
 800ab62:	bf12      	itee	ne
 800ab64:	2300      	movne	r3, #0
 800ab66:	2305      	moveq	r3, #5
 800ab68:	4614      	moveq	r4, r2
        *pFlashStatus = SFU_FLASH_ERR_HAL;
 800ab6a:	7033      	strb	r3, [r6, #0]
}
 800ab6c:	4620      	mov	r0, r4
 800ab6e:	b005      	add	sp, #20
 800ab70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    *pFlashStatus = SFU_FLASH_ERROR;
 800ab74:	2300      	movs	r3, #0
 800ab76:	7033      	strb	r3, [r6, #0]
    e_ret_status = SFU_LL_FLASH_INT_Clear_Error();
 800ab78:	f7ff ffb8 	bl	800aaec <SFU_LL_FLASH_INT_Clear_Error>
    if (e_ret_status == SFU_SUCCESS)
 800ab7c:	4b1e      	ldr	r3, [pc, #120]	@ (800abf8 <SFU_LL_FLASH_INT_Write+0xd4>)
    e_ret_status = SFU_LL_FLASH_INT_Clear_Error();
 800ab7e:	4604      	mov	r4, r0
    if (e_ret_status == SFU_SUCCESS)
 800ab80:	4298      	cmp	r0, r3
 800ab82:	d1f3      	bne.n	800ab6c <SFU_LL_FLASH_INT_Write+0x48>
      if (HAL_FLASH_Unlock() != HAL_OK)
 800ab84:	f001 f816 	bl	800bbb4 <HAL_FLASH_Unlock>
 800ab88:	4605      	mov	r5, r0
 800ab8a:	b980      	cbnz	r0, 800abae <SFU_LL_FLASH_INT_Write+0x8a>
        for (i = 0U; (i < Length) && (e_ret_status == SFU_SUCCESS); i += sizeof(SFU_LL_FLASH_write_t))
 800ab8c:	46a2      	mov	sl, r4
          *pFlashStatus = SFU_FLASH_ERROR;
 800ab8e:	4683      	mov	fp, r0
        for (i = 0U; (i < Length) && (e_ret_status == SFU_SUCCESS); i += sizeof(SFU_LL_FLASH_write_t))
 800ab90:	42bd      	cmp	r5, r7
 800ab92:	d203      	bcs.n	800ab9c <SFU_LL_FLASH_INT_Write+0x78>
 800ab94:	4554      	cmp	r4, sl
 800ab96:	d00c      	beq.n	800abb2 <SFU_LL_FLASH_INT_Write+0x8e>
 800ab98:	f641 74e1 	movw	r4, #8161	@ 0x1fe1
        if (HAL_FLASH_Lock() != HAL_OK)
 800ab9c:	f001 f830 	bl	800bc00 <HAL_FLASH_Lock>
 800aba0:	2800      	cmp	r0, #0
 800aba2:	d0e3      	beq.n	800ab6c <SFU_LL_FLASH_INT_Write+0x48>
          *pFlashStatus = SFU_FLASH_ERR_HAL;
 800aba4:	2301      	movs	r3, #1
 800aba6:	7033      	strb	r3, [r6, #0]
    return SFU_ERROR;
 800aba8:	f641 74e1 	movw	r4, #8161	@ 0x1fe1
 800abac:	e7de      	b.n	800ab6c <SFU_LL_FLASH_INT_Write+0x48>
        *pFlashStatus = SFU_FLASH_ERR_HAL;
 800abae:	2301      	movs	r3, #1
 800abb0:	e7db      	b.n	800ab6a <SFU_LL_FLASH_INT_Write+0x46>
          if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_FLASHWORD, destination, (source + i)) == HAL_OK)
 800abb2:	eb08 0305 	add.w	r3, r8, r5
 800abb6:	4649      	mov	r1, r9
 800abb8:	2001      	movs	r0, #1
          *pFlashStatus = SFU_FLASH_ERROR;
 800abba:	f886 b000 	strb.w	fp, [r6]
          if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_FLASHWORD, destination, (source + i)) == HAL_OK)
 800abbe:	461a      	mov	r2, r3
 800abc0:	9301      	str	r3, [sp, #4]
 800abc2:	f001 f8af 	bl	800bd24 <HAL_FLASH_Program>
 800abc6:	b960      	cbnz	r0, 800abe2 <SFU_LL_FLASH_INT_Write+0xbe>
            if (memcmp((void *)destination, (void *)(source + i), sizeof(SFU_LL_FLASH_write_t)) != 0)
 800abc8:	9b01      	ldr	r3, [sp, #4]
 800abca:	2220      	movs	r2, #32
 800abcc:	4648      	mov	r0, r9
 800abce:	4619      	mov	r1, r3
 800abd0:	f004 f916 	bl	800ee00 <memcmp>
 800abd4:	b948      	cbnz	r0, 800abea <SFU_LL_FLASH_INT_Write+0xc6>
              destination = destination + sizeof(SFU_LL_FLASH_write_t);
 800abd6:	f109 0920 	add.w	r9, r9, #32
 800abda:	2305      	movs	r3, #5
        for (i = 0U; (i < Length) && (e_ret_status == SFU_SUCCESS); i += sizeof(SFU_LL_FLASH_write_t))
 800abdc:	3520      	adds	r5, #32
              *pFlashStatus = SFU_FLASH_SUCCESS;
 800abde:	7033      	strb	r3, [r6, #0]
        for (i = 0U; (i < Length) && (e_ret_status == SFU_SUCCESS); i += sizeof(SFU_LL_FLASH_write_t))
 800abe0:	e7d6      	b.n	800ab90 <SFU_LL_FLASH_INT_Write+0x6c>
 800abe2:	2303      	movs	r3, #3
            e_ret_status = SFU_ERROR;
 800abe4:	f641 74e1 	movw	r4, #8161	@ 0x1fe1
 800abe8:	e7f8      	b.n	800abdc <SFU_LL_FLASH_INT_Write+0xb8>
 800abea:	2304      	movs	r3, #4
 800abec:	e7fa      	b.n	800abe4 <SFU_LL_FLASH_INT_Write+0xc0>
 800abee:	bf00      	nop
 800abf0:	0800fa14 	.word	0x0800fa14
 800abf4:	0012310f 	.word	0x0012310f
 800abf8:	00122f11 	.word	0x00122f11

0800abfc <SFU_LL_FLASH_INT_Read>:
{
 800abfc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800abfe:	4613      	mov	r3, r2
    if ((source >= SlotHeaderAdd[SLOT_ACTIVE_1 + i]) &&
 800ac00:	4a1d      	ldr	r2, [pc, #116]	@ (800ac78 <SFU_LL_FLASH_INT_Read+0x7c>)
 800ac02:	6852      	ldr	r2, [r2, #4]
        ((source + Length) <= (SlotHeaderAdd[SLOT_ACTIVE_1 + i] + SFU_IMG_IMAGE_OFFSET)))
 800ac04:	18cd      	adds	r5, r1, r3
    if ((source >= SlotHeaderAdd[SLOT_ACTIVE_1 + i]) &&
 800ac06:	428a      	cmp	r2, r1
        ((source + Length) <= (SlotHeaderAdd[SLOT_ACTIVE_1 + i] + SFU_IMG_IMAGE_OFFSET)))
 800ac08:	f502 6480 	add.w	r4, r2, #1024	@ 0x400
    if ((source >= SlotHeaderAdd[SLOT_ACTIVE_1 + i]) &&
 800ac0c:	d81b      	bhi.n	800ac46 <SFU_LL_FLASH_INT_Read+0x4a>
 800ac0e:	42a5      	cmp	r5, r4
 800ac10:	d819      	bhi.n	800ac46 <SFU_LL_FLASH_INT_Read+0x4a>
    DoubleECC_Error_Counter = 0U;
 800ac12:	2200      	movs	r2, #0
 800ac14:	4c19      	ldr	r4, [pc, #100]	@ (800ac7c <SFU_LL_FLASH_INT_Read+0x80>)
 800ac16:	6022      	str	r2, [r4, #0]
    se_ret_status = SE_SFU_IMG_Read(&se_status, pDestination, (uint8_t *)source, Length);
 800ac18:	460a      	mov	r2, r1
 800ac1a:	4601      	mov	r1, r0
 800ac1c:	a801      	add	r0, sp, #4
 800ac1e:	f7fd faf1 	bl	8008204 <SE_SFU_IMG_Read>
    if ((se_ret_status == SE_SUCCESS) && (DoubleECC_Error_Counter == 0U))
 800ac22:	4b17      	ldr	r3, [pc, #92]	@ (800ac80 <SFU_LL_FLASH_INT_Read+0x84>)
 800ac24:	4298      	cmp	r0, r3
 800ac26:	d10b      	bne.n	800ac40 <SFU_LL_FLASH_INT_Read+0x44>
 800ac28:	6822      	ldr	r2, [r4, #0]
  SFU_ErrorStatus e_ret_status = SFU_ERROR;
 800ac2a:	f5a3 73ff 	sub.w	r3, r3, #510	@ 0x1fe
 800ac2e:	f641 70e1 	movw	r0, #8161	@ 0x1fe1
 800ac32:	2a00      	cmp	r2, #0
 800ac34:	bf08      	it	eq
 800ac36:	4618      	moveq	r0, r3
    DoubleECC_Error_Counter = 0U;
 800ac38:	2300      	movs	r3, #0
 800ac3a:	6023      	str	r3, [r4, #0]
}
 800ac3c:	b003      	add	sp, #12
 800ac3e:	bd30      	pop	{r4, r5, pc}
  SFU_ErrorStatus e_ret_status = SFU_ERROR;
 800ac40:	f641 70e1 	movw	r0, #8161	@ 0x1fe1
 800ac44:	e7f8      	b.n	800ac38 <SFU_LL_FLASH_INT_Read+0x3c>
    DoubleECC_Error_Counter = 0U;
 800ac46:	4a0d      	ldr	r2, [pc, #52]	@ (800ac7c <SFU_LL_FLASH_INT_Read+0x80>)
 800ac48:	2400      	movs	r4, #0
 800ac4a:	3901      	subs	r1, #1
 800ac4c:	4403      	add	r3, r0
 800ac4e:	6014      	str	r4, [r2, #0]
    for (i = 0; (i < Length) && (DoubleECC_Error_Counter == 0U); i++, pDestination++, pSource++)
 800ac50:	4298      	cmp	r0, r3
 800ac52:	d109      	bne.n	800ac68 <SFU_LL_FLASH_INT_Read+0x6c>
    if (DoubleECC_Error_Counter == 0U)
 800ac54:	6811      	ldr	r1, [r2, #0]
  SFU_ErrorStatus e_ret_status = SFU_ERROR;
 800ac56:	f641 70e1 	movw	r0, #8161	@ 0x1fe1
 800ac5a:	4b0a      	ldr	r3, [pc, #40]	@ (800ac84 <SFU_LL_FLASH_INT_Read+0x88>)
 800ac5c:	2900      	cmp	r1, #0
 800ac5e:	bf08      	it	eq
 800ac60:	4618      	moveq	r0, r3
    DoubleECC_Error_Counter = 0U;
 800ac62:	2300      	movs	r3, #0
 800ac64:	6013      	str	r3, [r2, #0]
  return e_ret_status;
 800ac66:	e7e9      	b.n	800ac3c <SFU_LL_FLASH_INT_Read+0x40>
    for (i = 0; (i < Length) && (DoubleECC_Error_Counter == 0U); i++, pDestination++, pSource++)
 800ac68:	6814      	ldr	r4, [r2, #0]
 800ac6a:	2c00      	cmp	r4, #0
 800ac6c:	d1f2      	bne.n	800ac54 <SFU_LL_FLASH_INT_Read+0x58>
      *pDestination = *pSource;
 800ac6e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800ac72:	f800 4b01 	strb.w	r4, [r0], #1
    for (i = 0; (i < Length) && (DoubleECC_Error_Counter == 0U); i++, pDestination++, pSource++)
 800ac76:	e7eb      	b.n	800ac50 <SFU_LL_FLASH_INT_Read+0x54>
 800ac78:	0800fa14 	.word	0x0800fa14
 800ac7c:	20001d7c 	.word	0x20001d7c
 800ac80:	0012310f 	.word	0x0012310f
 800ac84:	00122f11 	.word	0x00122f11

0800ac88 <SFU_LL_FLASH_INT_Compare>:
{
 800ac88:	b570      	push	{r4, r5, r6, lr}
  DoubleECC_Error_Counter = 0U;
 800ac8a:	4d0a      	ldr	r5, [pc, #40]	@ (800acb4 <SFU_LL_FLASH_INT_Compare+0x2c>)
 800ac8c:	2400      	movs	r4, #0
 800ac8e:	602c      	str	r4, [r5, #0]
  for ( i = 0U; i < Length; i += 4U)
 800ac90:	429c      	cmp	r4, r3
 800ac92:	d305      	bcc.n	800aca0 <SFU_LL_FLASH_INT_Compare+0x18>
  if (i != Length)
 800ac94:	d10b      	bne.n	800acae <SFU_LL_FLASH_INT_Compare+0x26>
  if (DoubleECC_Error_Counter != 0U)
 800ac96:	682b      	ldr	r3, [r5, #0]
 800ac98:	b94b      	cbnz	r3, 800acae <SFU_LL_FLASH_INT_Compare+0x26>
  return SFU_SUCCESS;
 800ac9a:	4807      	ldr	r0, [pc, #28]	@ (800acb8 <SFU_LL_FLASH_INT_Compare+0x30>)
  DoubleECC_Error_Counter = 0U;
 800ac9c:	602b      	str	r3, [r5, #0]
}
 800ac9e:	bd70      	pop	{r4, r5, r6, pc}
    if ((*(uint32_t *)(flash + i) != Pattern1) &&  (*(uint32_t *)(flash + i) != Pattern2))
 800aca0:	5906      	ldr	r6, [r0, r4]
 800aca2:	428e      	cmp	r6, r1
 800aca4:	d001      	beq.n	800acaa <SFU_LL_FLASH_INT_Compare+0x22>
 800aca6:	4296      	cmp	r6, r2
 800aca8:	d101      	bne.n	800acae <SFU_LL_FLASH_INT_Compare+0x26>
  for ( i = 0U; i < Length; i += 4U)
 800acaa:	3404      	adds	r4, #4
 800acac:	e7f0      	b.n	800ac90 <SFU_LL_FLASH_INT_Compare+0x8>
      return SFU_ERROR;
 800acae:	f641 70e1 	movw	r0, #8161	@ 0x1fe1
 800acb2:	e7f4      	b.n	800ac9e <SFU_LL_FLASH_INT_Compare+0x16>
 800acb4:	20001d7c 	.word	0x20001d7c
 800acb8:	00122f11 	.word	0x00122f11

0800acbc <SFU_LL_FLASH_INT_GetSector>:
  if (Add < (FLASH_BASE + (SFU_FLASH_BANK_SIZE)))
 800acbc:	f1b0 6f01 	cmp.w	r0, #135266304	@ 0x8100000
    sector = (Add - FLASH_BASE) / FLASH_SECTOR_SIZE;
 800acc0:	bf34      	ite	cc
 800acc2:	f100 4078 	addcc.w	r0, r0, #4160749568	@ 0xf8000000
    sector = (Add - (FLASH_BASE + (SFU_FLASH_BANK_SIZE))) / FLASH_SECTOR_SIZE;
 800acc6:	f1a0 6001 	subcs.w	r0, r0, #135266304	@ 0x8100000
 800acca:	0c40      	lsrs	r0, r0, #17
}
 800accc:	4770      	bx	lr
	...

0800acd0 <SFU_LL_FLASH_INT_GetBank>:
  if (READ_BIT(FLASH->OPTCCR, FLASH_OPTCR_SWAP_BANK) == 0U)
 800acd0:	4b07      	ldr	r3, [pc, #28]	@ (800acf0 <SFU_LL_FLASH_INT_GetBank+0x20>)
 800acd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	db05      	blt.n	800ace4 <SFU_LL_FLASH_INT_GetBank+0x14>
      bank = FLASH_BANK_2;
 800acd8:	f1b0 6f01 	cmp.w	r0, #135266304	@ 0x8100000
 800acdc:	bf34      	ite	cc
 800acde:	2001      	movcc	r0, #1
 800ace0:	2002      	movcs	r0, #2
 800ace2:	4770      	bx	lr
      bank = FLASH_BANK_1;
 800ace4:	f1b0 6f01 	cmp.w	r0, #135266304	@ 0x8100000
 800ace8:	bf34      	ite	cc
 800acea:	2002      	movcc	r0, #2
 800acec:	2001      	movcs	r0, #1
}
 800acee:	4770      	bx	lr
 800acf0:	52002000 	.word	0x52002000

0800acf4 <SFU_LL_FLASH_INT_Erase_Size>:
{
 800acf4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  uint32_t sector_error = 0U;
 800acf8:	2300      	movs	r3, #0
{
 800acfa:	b086      	sub	sp, #24
 800acfc:	460c      	mov	r4, r1
 800acfe:	4690      	mov	r8, r2
  if (pFlashStatus == NULL)
 800ad00:	4606      	mov	r6, r0
  uint32_t sector_error = 0U;
 800ad02:	9300      	str	r3, [sp, #0]
  if (pFlashStatus == NULL)
 800ad04:	2800      	cmp	r0, #0
 800ad06:	d045      	beq.n	800ad94 <SFU_LL_FLASH_INT_Erase_Size+0xa0>
  *pFlashStatus = SFU_FLASH_SUCCESS;
 800ad08:	2305      	movs	r3, #5
 800ad0a:	7003      	strb	r3, [r0, #0]
  e_ret_status = SFU_LL_FLASH_INT_Clear_Error();
 800ad0c:	f7ff feee 	bl	800aaec <SFU_LL_FLASH_INT_Clear_Error>
  if (e_ret_status == SFU_SUCCESS)
 800ad10:	4b36      	ldr	r3, [pc, #216]	@ (800adec <SFU_LL_FLASH_INT_Erase_Size+0xf8>)
  e_ret_status = SFU_LL_FLASH_INT_Clear_Error();
 800ad12:	4607      	mov	r7, r0
  if (e_ret_status == SFU_SUCCESS)
 800ad14:	4298      	cmp	r0, r3
 800ad16:	d13f      	bne.n	800ad98 <SFU_LL_FLASH_INT_Erase_Size+0xa4>
    if (HAL_FLASH_Unlock() == HAL_OK)
 800ad18:	f000 ff4c 	bl	800bbb4 <HAL_FLASH_Unlock>
 800ad1c:	2800      	cmp	r0, #0
 800ad1e:	d162      	bne.n	800ade6 <SFU_LL_FLASH_INT_Erase_Size+0xf2>
              *pFlashStatus = SFU_FLASH_ERR_ERASE;
 800ad20:	f04f 0a02 	mov.w	sl, #2
        if (SFU_LL_FLASH_INT_GetBank(start + length - 1U) == bank_number)
 800ad24:	44a0      	add	r8, r4
        first_sector = SFU_LL_FLASH_INT_GetSector(start);
 800ad26:	4620      	mov	r0, r4
 800ad28:	f7ff ffc8 	bl	800acbc <SFU_LL_FLASH_INT_GetSector>
 800ad2c:	4605      	mov	r5, r0
        if (SFU_LL_FLASH_INT_GetBank(start + length - 1U) == bank_number)
 800ad2e:	f108 31ff 	add.w	r1, r8, #4294967295
        bank_number = SFU_LL_FLASH_INT_GetBank(start);
 800ad32:	4620      	mov	r0, r4
 800ad34:	f7ff ffcc 	bl	800acd0 <SFU_LL_FLASH_INT_GetBank>
 800ad38:	4602      	mov	r2, r0
        if (SFU_LL_FLASH_INT_GetBank(start + length - 1U) == bank_number)
 800ad3a:	4608      	mov	r0, r1
 800ad3c:	f7ff ffc8 	bl	800acd0 <SFU_LL_FLASH_INT_GetBank>
 800ad40:	4290      	cmp	r0, r2
 800ad42:	4603      	mov	r3, r0
 800ad44:	d12c      	bne.n	800ada0 <SFU_LL_FLASH_INT_Erase_Size+0xac>
          nb_sectors = SFU_LL_FLASH_INT_GetSector(start + length - 1U) - first_sector + 1U;
 800ad46:	f1c5 0401 	rsb	r4, r5, #1
          p_erase_init.TypeErase     = FLASH_TYPEERASE_SECTORS;
 800ad4a:	2200      	movs	r2, #0
          nb_sectors = SFU_LL_FLASH_INT_GetSector(start + length - 1U) - first_sector + 1U;
 800ad4c:	4608      	mov	r0, r1
              *pFlashStatus = SFU_FLASH_ERR_ERASE;
 800ad4e:	f04f 0802 	mov.w	r8, #2
          nb_sectors = SFU_LL_FLASH_INT_GetSector(start + length - 1U) - first_sector + 1U;
 800ad52:	f7ff ffb3 	bl	800acbc <SFU_LL_FLASH_INT_GetSector>
 800ad56:	4404      	add	r4, r0
          p_erase_init.Banks         = bank_number;
 800ad58:	e9cd 2301 	strd	r2, r3, [sp, #4]
          p_erase_init.VoltageRange  = FLASH_VOLTAGE_RANGE_3;
 800ad5c:	2320      	movs	r3, #32
 800ad5e:	9305      	str	r3, [sp, #20]
            chunk_nb_sectors = (nb_sectors >= NB_PAGE_SECTOR_PER_ERASE) ? NB_PAGE_SECTOR_PER_ERASE : nb_sectors;
 800ad60:	2c02      	cmp	r4, #2
 800ad62:	4623      	mov	r3, r4
            if (HAL_FLASHEx_Erase(&p_erase_init, &sector_error) != HAL_OK)
 800ad64:	4669      	mov	r1, sp
 800ad66:	a801      	add	r0, sp, #4
            chunk_nb_sectors = (nb_sectors >= NB_PAGE_SECTOR_PER_ERASE) ? NB_PAGE_SECTOR_PER_ERASE : nb_sectors;
 800ad68:	bf28      	it	cs
 800ad6a:	2302      	movcs	r3, #2
            p_erase_init.NbSectors = chunk_nb_sectors;
 800ad6c:	e9cd 5303 	strd	r5, r3, [sp, #12]
            nb_sectors -= chunk_nb_sectors;
 800ad70:	1ae4      	subs	r4, r4, r3
            first_sector += chunk_nb_sectors;
 800ad72:	441d      	add	r5, r3
            if (HAL_FLASHEx_Erase(&p_erase_init, &sector_error) != HAL_OK)
 800ad74:	f001 faa4 	bl	800c2c0 <HAL_FLASHEx_Erase>
 800ad78:	b118      	cbz	r0, 800ad82 <SFU_LL_FLASH_INT_Erase_Size+0x8e>
              e_ret_status = SFU_ERROR;
 800ad7a:	f641 77e1 	movw	r7, #8161	@ 0x1fe1
              *pFlashStatus = SFU_FLASH_ERR_ERASE;
 800ad7e:	f886 8000 	strb.w	r8, [r6]
            SFU_LL_SECU_IWDG_Refresh(); /* calling this function which checks the compiler switch */
 800ad82:	f000 f9df 	bl	800b144 <SFU_LL_SECU_IWDG_Refresh>
          } while (nb_sectors > 0U);
 800ad86:	2c00      	cmp	r4, #0
 800ad88:	d1ea      	bne.n	800ad60 <SFU_LL_FLASH_INT_Erase_Size+0x6c>
      if (HAL_FLASH_Lock() != HAL_OK)
 800ad8a:	f000 ff39 	bl	800bc00 <HAL_FLASH_Lock>
 800ad8e:	b118      	cbz	r0, 800ad98 <SFU_LL_FLASH_INT_Erase_Size+0xa4>
        *pFlashStatus = SFU_FLASH_ERR_HAL;
 800ad90:	2301      	movs	r3, #1
 800ad92:	7033      	strb	r3, [r6, #0]
    return SFU_ERROR;
 800ad94:	f641 77e1 	movw	r7, #8161	@ 0x1fe1
}
 800ad98:	4638      	mov	r0, r7
 800ad9a:	b006      	add	sp, #24
 800ad9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
          p_erase_init.TypeErase     = FLASH_TYPEERASE_SECTORS;
 800ada0:	2300      	movs	r3, #0
          nb_sectors = SFU_LL_FLASH_INT_GetSector(startbank2 - 1U) - first_sector + 1U;
 800ada2:	f1c5 0908 	rsb	r9, r5, #8
          length = length  - (startbank2 - start);
 800ada6:	f1a8 6801 	sub.w	r8, r8, #135266304	@ 0x8100000
          p_erase_init.TypeErase     = FLASH_TYPEERASE_SECTORS;
 800adaa:	f04f 6401 	mov.w	r4, #135266304	@ 0x8100000
          p_erase_init.Banks         = bank_number;
 800adae:	e9cd 3201 	strd	r3, r2, [sp, #4]
          p_erase_init.VoltageRange  = FLASH_VOLTAGE_RANGE_3;
 800adb2:	2320      	movs	r3, #32
 800adb4:	9305      	str	r3, [sp, #20]
            chunk_nb_sectors = (nb_sectors >= NB_PAGE_SECTOR_PER_ERASE) ? NB_PAGE_SECTOR_PER_ERASE : nb_sectors;
 800adb6:	464b      	mov	r3, r9
            if (HAL_FLASHEx_Erase(&p_erase_init, &sector_error) != HAL_OK)
 800adb8:	4669      	mov	r1, sp
 800adba:	a801      	add	r0, sp, #4
            chunk_nb_sectors = (nb_sectors >= NB_PAGE_SECTOR_PER_ERASE) ? NB_PAGE_SECTOR_PER_ERASE : nb_sectors;
 800adbc:	2b02      	cmp	r3, #2
 800adbe:	bf28      	it	cs
 800adc0:	2302      	movcs	r3, #2
            p_erase_init.NbSectors = chunk_nb_sectors;
 800adc2:	e9cd 5303 	strd	r5, r3, [sp, #12]
            nb_sectors -= chunk_nb_sectors;
 800adc6:	eba9 0903 	sub.w	r9, r9, r3
            first_sector += chunk_nb_sectors;
 800adca:	441d      	add	r5, r3
            if (HAL_FLASHEx_Erase(&p_erase_init, &sector_error) != HAL_OK)
 800adcc:	f001 fa78 	bl	800c2c0 <HAL_FLASHEx_Erase>
 800add0:	b118      	cbz	r0, 800adda <SFU_LL_FLASH_INT_Erase_Size+0xe6>
              e_ret_status = SFU_ERROR;
 800add2:	f641 77e1 	movw	r7, #8161	@ 0x1fe1
              *pFlashStatus = SFU_FLASH_ERR_ERASE;
 800add6:	f886 a000 	strb.w	sl, [r6]
            SFU_LL_SECU_IWDG_Refresh(); /* calling this function which checks the compiler switch */
 800adda:	f000 f9b3 	bl	800b144 <SFU_LL_SECU_IWDG_Refresh>
          } while (nb_sectors > 0U);
 800adde:	f1b9 0f00 	cmp.w	r9, #0
 800ade2:	d1e8      	bne.n	800adb6 <SFU_LL_FLASH_INT_Erase_Size+0xc2>
 800ade4:	e79e      	b.n	800ad24 <SFU_LL_FLASH_INT_Erase_Size+0x30>
      *pFlashStatus = SFU_FLASH_ERR_HAL;
 800ade6:	2301      	movs	r3, #1
 800ade8:	7033      	strb	r3, [r6, #0]
 800adea:	e7d5      	b.n	800ad98 <SFU_LL_FLASH_INT_Erase_Size+0xa4>
 800adec:	00122f11 	.word	0x00122f11

0800adf0 <NMI_Handler>:
  * @param  None.
  * @retval None.
  */
void NMI_Handler(void)
{
  while (1 == 1)
 800adf0:	e7fe      	b.n	800adf0 <NMI_Handler>
	...

0800adf4 <HardFault_Handler>:
{
  uint32_t *p_sp;
  uint32_t lr;
  uint16_t opcode_msb;

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_DBECCE_BANK1RR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_DBECCE_BANK2RR))
 800adf4:	4b19      	ldr	r3, [pc, #100]	@ (800ae5c <HardFault_Handler+0x68>)
 800adf6:	691a      	ldr	r2, [r3, #16]
 800adf8:	0152      	lsls	r2, r2, #5
 800adfa:	d403      	bmi.n	800ae04 <HardFault_Handler+0x10>
 800adfc:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 800ae00:	0150      	lsls	r0, r2, #5
 800ae02:	d528      	bpl.n	800ae56 <HardFault_Handler+0x62>
  {
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_DBECCE_BANK1RR);
 800ae04:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800ae08:	615a      	str	r2, [r3, #20]
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_DBECCE_BANK2RR);
 800ae0a:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114

    /* Memorize error to ignore the read value */
    DoubleECC_Error_Counter++;
 800ae0e:	4a14      	ldr	r2, [pc, #80]	@ (800ae60 <HardFault_Handler+0x6c>)
 800ae10:	6813      	ldr	r3, [r2, #0]
 800ae12:	3301      	adds	r3, #1
 800ae14:	6013      	str	r3, [r2, #0]
  __ASM volatile("MOV %0, LR" : "=r"(result));
 800ae16:	4673      	mov	r3, lr

    lr = get_LR();

    /* Check EXC_RETURN value in LR to know which SP was used prior entering exception */
    if (((lr) & (0xFU)) == 0xDU)
 800ae18:	f003 030f 	and.w	r3, r3, #15
 800ae1c:	2b0d      	cmp	r3, #13
 800ae1e:	d114      	bne.n	800ae4a <HardFault_Handler+0x56>
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 800ae20:	f3ef 8209 	mrs	r2, PSP
      /* interrupted code was using Main Stack Pointer */
      p_sp = (uint32_t *)__get_MSP();
    }

    /* Test caller mode T bit from CPSR in stack */
    if ((*(p_sp + 7U) & (1U << xPSR_T_Pos)) != 0U)
 800ae24:	e9d2 3106 	ldrd	r3, r1, [r2, #24]
 800ae28:	01c9      	lsls	r1, r1, #7
 800ae2a:	d50c      	bpl.n	800ae46 <HardFault_Handler+0x52>
         Test PC in stack.
         If bits [15:11] of the halfword being decoded take any of the following values,
         the halfword is the first halfword of a 32-bit instruction: 0b11101, 0b11110, 0b11111.
         Otherwise, the halfword is a 16-bit instruction.
      */
      opcode_msb = (*(uint16_t *)(*(p_sp + 6) & 0xFFFFFFFEU) & 0xF800U);
 800ae2c:	f023 0101 	bic.w	r1, r3, #1
 800ae30:	8809      	ldrh	r1, [r1, #0]
      if ((opcode_msb == 0xE800U) || (opcode_msb == 0xF000U) || (opcode_msb == 0xF800U))
 800ae32:	f401 4068 	and.w	r0, r1, #59392	@ 0xe800
 800ae36:	f5b0 4f68 	cmp.w	r0, #59392	@ 0xe800
 800ae3a:	d004      	beq.n	800ae46 <HardFault_Handler+0x52>
 800ae3c:	f401 4178 	and.w	r1, r1, #63488	@ 0xf800
 800ae40:	f5b1 4f70 	cmp.w	r1, #61440	@ 0xf000
 800ae44:	d104      	bne.n	800ae50 <HardFault_Handler+0x5c>
      }
    }
    else
    {
      /* ARM mode execute next instruction PC +4 */
      *(p_sp + 6U) += 4U;
 800ae46:	3304      	adds	r3, #4
 800ae48:	e003      	b.n	800ae52 <HardFault_Handler+0x5e>
  __ASM volatile ("MRS %0, msp" : "=r" (result) );
 800ae4a:	f3ef 8208 	mrs	r2, MSP
  return(result);
 800ae4e:	e7e9      	b.n	800ae24 <HardFault_Handler+0x30>
        *(p_sp + 6U) += 2U;
 800ae50:	3302      	adds	r3, #2
      *(p_sp + 6U) += 4U;
 800ae52:	6193      	str	r3, [r2, #24]
  }
  else
  {
    SFU_EXCPT_IrqExceptionHandler(SFU_EXCPT_HARD_FAULT);
  }
}
 800ae54:	4770      	bx	lr
    SFU_EXCPT_IrqExceptionHandler(SFU_EXCPT_HARD_FAULT);
 800ae56:	2002      	movs	r0, #2
 800ae58:	f7fe bde8 	b.w	8009a2c <SFU_EXCPT_IrqExceptionHandler>
 800ae5c:	52002000 	.word	0x52002000
 800ae60:	20001d7c 	.word	0x20001d7c

0800ae64 <SFU_LL_SECU_CheckProtectionPCROP>:
  SFU_ErrorStatus e_ret_status = SFU_ERROR;

  /* Check/Apply PCRoP ********************************************************/
  /* Check if area is already included in a PCROP region */
  /* On H7 size of PCROP = [(PROT_AREA_END - PROT_AREA_START) + 1] x 256 */
  if ((psFlashOptionBytes->PCROPStartAddr <= SFU_PROTECT_PCROP_ADDR_START)
 800ae64:	6a42      	ldr	r2, [r0, #36]	@ 0x24
{
 800ae66:	b508      	push	{r3, lr}
  if ((psFlashOptionBytes->PCROPStartAddr <= SFU_PROTECT_PCROP_ADDR_START)
 800ae68:	4b0d      	ldr	r3, [pc, #52]	@ (800aea0 <SFU_LL_SECU_CheckProtectionPCROP+0x3c>)
 800ae6a:	429a      	cmp	r2, r3
 800ae6c:	d815      	bhi.n	800ae9a <SFU_LL_SECU_CheckProtectionPCROP+0x36>
      && (psFlashOptionBytes->PCROPEndAddr >= (SFU_PROTECT_PCROP_ADDR_END - 0xFFU)))
 800ae6e:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 800ae70:	4b0c      	ldr	r3, [pc, #48]	@ (800aea4 <SFU_LL_SECU_CheckProtectionPCROP+0x40>)
 800ae72:	429a      	cmp	r2, r3
 800ae74:	d311      	bcc.n	800ae9a <SFU_LL_SECU_CheckProtectionPCROP+0x36>
  {
    if ((psFlashOptionBytes->PCROPConfig & OB_PCROP_RDP_ERASE) == OB_PCROP_RDP_ERASE)
 800ae76:	6a03      	ldr	r3, [r0, #32]
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	da0e      	bge.n	800ae9a <SFU_LL_SECU_CheckProtectionPCROP+0x36>
  }

  if (e_ret_status == SFU_SUCCESS)
  {
    /* Execution stopped if flow control failed */
    FLOW_CONTROL_STEP(uFlowProtectValue, FLOW_STEP_PCROP, FLOW_CTRL_PCROP);
 800ae7c:	490a      	ldr	r1, [pc, #40]	@ (800aea8 <SFU_LL_SECU_CheckProtectionPCROP+0x44>)
 800ae7e:	680a      	ldr	r2, [r1, #0]
 800ae80:	f482 4352 	eor.w	r3, r2, #53760	@ 0xd200
 800ae84:	f083 03d3 	eor.w	r3, r3, #211	@ 0xd3
 800ae88:	600b      	str	r3, [r1, #0]
 800ae8a:	f64f 433c 	movw	r3, #64572	@ 0xfc3c
 800ae8e:	429a      	cmp	r2, r3
 800ae90:	d001      	beq.n	800ae96 <SFU_LL_SECU_CheckProtectionPCROP+0x32>
 800ae92:	f7fe fdef 	bl	8009a74 <SFU_EXCPT_Security_Error>
  SFU_ErrorStatus e_ret_status = SFU_ERROR;
 800ae96:	4805      	ldr	r0, [pc, #20]	@ (800aeac <SFU_LL_SECU_CheckProtectionPCROP+0x48>)
  }
  return e_ret_status;
}
 800ae98:	bd08      	pop	{r3, pc}
  SFU_ErrorStatus e_ret_status = SFU_ERROR;
 800ae9a:	f641 70e1 	movw	r0, #8161	@ 0x1fe1
  return e_ret_status;
 800ae9e:	e7fb      	b.n	800ae98 <SFU_LL_SECU_CheckProtectionPCROP+0x34>
 800aea0:	08000600 	.word	0x08000600
 800aea4:	08000800 	.word	0x08000800
 800aea8:	20001100 	.word	0x20001100
 800aeac:	00122f11 	.word	0x00122f11

0800aeb0 <SFU_LL_SECU_CheckApplyStaticProtections>:
{
 800aeb0:	b510      	push	{r4, lr}
 800aeb2:	b092      	sub	sp, #72	@ 0x48
  flash_option_bytes.Banks = FLASH_BANK_1;
 800aeb4:	2401      	movs	r4, #1
  (void) HAL_FLASH_Unlock();
 800aeb6:	f000 fe7d 	bl	800bbb4 <HAL_FLASH_Unlock>
  __HAL_FLASH_CLEAR_FLAG_BANK1(FLASH_FLAG_ALL_ERRORS_BANK1);
 800aeba:	4b83      	ldr	r3, [pc, #524]	@ (800b0c8 <SFU_LL_SECU_CheckApplyStaticProtections+0x218>)
 800aebc:	4a83      	ldr	r2, [pc, #524]	@ (800b0cc <SFU_LL_SECU_CheckApplyStaticProtections+0x21c>)
 800aebe:	615a      	str	r2, [r3, #20]
  (void) HAL_FLASH_OB_Unlock();
 800aec0:	f000 feb6 	bl	800bc30 <HAL_FLASH_OB_Unlock>
  (void) HAL_FLASHEx_OBGetConfig(&flash_option_bytes);
 800aec4:	a801      	add	r0, sp, #4
  flash_option_bytes.Banks = FLASH_BANK_1;
 800aec6:	9408      	str	r4, [sp, #32]
  (void) HAL_FLASHEx_OBGetConfig(&flash_option_bytes);
 800aec8:	f001 f96e 	bl	800c1a8 <HAL_FLASHEx_OBGetConfig>
  if (flash_option_bytes.RDPLevel == OB_RDP_LEVEL_2)
 800aecc:	9b04      	ldr	r3, [sp, #16]
 800aece:	f5b3 4f4c 	cmp.w	r3, #52224	@ 0xcc00
 800aed2:	9b07      	ldr	r3, [sp, #28]
 800aed4:	d144      	bne.n	800af60 <SFU_LL_SECU_CheckApplyStaticProtections+0xb0>
  if ((psFlashOptionBytes->USERConfig & OB_SWAP_BANK_ENABLE) == OB_SWAP_BANK_DISABLE)
 800aed6:	2b00      	cmp	r3, #0
 800aed8:	4c7d      	ldr	r4, [pc, #500]	@ (800b0d0 <SFU_LL_SECU_CheckApplyStaticProtections+0x220>)
 800aeda:	da05      	bge.n	800aee8 <SFU_LL_SECU_CheckApplyStaticProtections+0x38>
      TRACE("\r\n= [SBOOT] Flash configuration failed! Product blocked.");
 800aedc:	487d      	ldr	r0, [pc, #500]	@ (800b0d4 <SFU_LL_SECU_CheckApplyStaticProtections+0x224>)
 800aede:	f003 fd93 	bl	800ea08 <iprintf>
    FLOW_CONTROL_STEP(uFlowProtectValue, FLOW_STEP_UBE, FLOW_CTRL_UBE);
 800aee2:	f7fe fdc7 	bl	8009a74 <SFU_EXCPT_Security_Error>
  return e_ret_status;
 800aee6:	e009      	b.n	800aefc <SFU_LL_SECU_CheckApplyStaticProtections+0x4c>
    FLOW_CONTROL_STEP(uFlowProtectValue, FLOW_STEP_UBE, FLOW_CTRL_UBE);
 800aee8:	6822      	ldr	r2, [r4, #0]
 800aeea:	f482 43cf 	eor.w	r3, r2, #26496	@ 0x6780
 800aeee:	f083 0307 	eor.w	r3, r3, #7
 800aef2:	6023      	str	r3, [r4, #0]
 800aef4:	f245 7376 	movw	r3, #22390	@ 0x5776
 800aef8:	429a      	cmp	r2, r3
 800aefa:	d1f2      	bne.n	800aee2 <SFU_LL_SECU_CheckApplyStaticProtections+0x32>
  if ((psFlashOptionBytes->WRPSector & OB_WRP_SECTOR_0) == OB_WRP_SECTOR_0)
 800aefc:	9b03      	ldr	r3, [sp, #12]
 800aefe:	07d9      	lsls	r1, r3, #31
 800af00:	d52a      	bpl.n	800af58 <SFU_LL_SECU_CheckApplyStaticProtections+0xa8>
    FLOW_CONTROL_STEP(uFlowProtectValue, FLOW_STEP_WRP, FLOW_CTRL_WRP);
 800af02:	6822      	ldr	r2, [r4, #0]
 800af04:	f482 434c 	eor.w	r3, r2, #52224	@ 0xcc00
 800af08:	f083 03cd 	eor.w	r3, r3, #205	@ 0xcd
 800af0c:	6023      	str	r3, [r4, #0]
 800af0e:	f243 03f1 	movw	r3, #12529	@ 0x30f1
 800af12:	429a      	cmp	r2, r3
 800af14:	d001      	beq.n	800af1a <SFU_LL_SECU_CheckApplyStaticProtections+0x6a>
      SFU_EXCPT_Security_Error();
 800af16:	f7fe fdad 	bl	8009a74 <SFU_EXCPT_Security_Error>
    if (SFU_LL_SECU_CheckProtectionPCROP(&flash_option_bytes) != SFU_SUCCESS)
 800af1a:	a801      	add	r0, sp, #4
 800af1c:	f7ff ffa2 	bl	800ae64 <SFU_LL_SECU_CheckProtectionPCROP>
 800af20:	4b6d      	ldr	r3, [pc, #436]	@ (800b0d8 <SFU_LL_SECU_CheckApplyStaticProtections+0x228>)
 800af22:	4298      	cmp	r0, r3
 800af24:	d004      	beq.n	800af30 <SFU_LL_SECU_CheckApplyStaticProtections+0x80>
      TRACE("\r\n= [SBOOT] System Security Configuration failed! Product blocked.");
 800af26:	486d      	ldr	r0, [pc, #436]	@ (800b0dc <SFU_LL_SECU_CheckApplyStaticProtections+0x22c>)
 800af28:	f003 fd6e 	bl	800ea08 <iprintf>
      SFU_EXCPT_Security_Error();
 800af2c:	f7fe fda2 	bl	8009a74 <SFU_EXCPT_Security_Error>
    FLOW_CONTROL_STEP(uFlowProtectValue, FLOW_STEP_RDP, FLOW_CTRL_RDP);
 800af30:	6822      	ldr	r2, [r4, #0]
 800af32:	f482 4363 	eor.w	r3, r2, #58112	@ 0xe300
 800af36:	f083 03dc 	eor.w	r3, r3, #220	@ 0xdc
 800af3a:	6023      	str	r3, [r4, #0]
 800af3c:	f642 63ef 	movw	r3, #12015	@ 0x2eef
 800af40:	429a      	cmp	r2, r3
 800af42:	d001      	beq.n	800af48 <SFU_LL_SECU_CheckApplyStaticProtections+0x98>
 800af44:	f7fe fd96 	bl	8009a74 <SFU_EXCPT_Security_Error>
  SFU_ErrorStatus e_ret_status = SFU_SUCCESS;
 800af48:	4c63      	ldr	r4, [pc, #396]	@ (800b0d8 <SFU_LL_SECU_CheckApplyStaticProtections+0x228>)
  (void) HAL_FLASH_OB_Lock();
 800af4a:	f000 fe83 	bl	800bc54 <HAL_FLASH_OB_Lock>
  (void) HAL_FLASH_Lock();
 800af4e:	f000 fe57 	bl	800bc00 <HAL_FLASH_Lock>
}
 800af52:	4620      	mov	r0, r4
 800af54:	b012      	add	sp, #72	@ 0x48
 800af56:	bd10      	pop	{r4, pc}
      TRACE("\r\n= [SBOOT] System Security Configuration failed! Product blocked.");
 800af58:	4860      	ldr	r0, [pc, #384]	@ (800b0dc <SFU_LL_SECU_CheckApplyStaticProtections+0x22c>)
 800af5a:	f003 fd55 	bl	800ea08 <iprintf>
 800af5e:	e7da      	b.n	800af16 <SFU_LL_SECU_CheckApplyStaticProtections+0x66>
  if ((psFlashOptionBytes->USERConfig & OB_SWAP_BANK_ENABLE) == OB_SWAP_BANK_DISABLE)
 800af60:	2b00      	cmp	r3, #0
 800af62:	db53      	blt.n	800b00c <SFU_LL_SECU_CheckApplyStaticProtections+0x15c>
    FLOW_CONTROL_STEP(uFlowProtectValue, FLOW_STEP_UBE, FLOW_CTRL_UBE);
 800af64:	495a      	ldr	r1, [pc, #360]	@ (800b0d0 <SFU_LL_SECU_CheckApplyStaticProtections+0x220>)
 800af66:	680a      	ldr	r2, [r1, #0]
 800af68:	f482 43cf 	eor.w	r3, r2, #26496	@ 0x6780
 800af6c:	f083 0307 	eor.w	r3, r3, #7
 800af70:	600b      	str	r3, [r1, #0]
 800af72:	f245 7376 	movw	r3, #22390	@ 0x5776
 800af76:	429a      	cmp	r2, r3
 800af78:	d145      	bne.n	800b006 <SFU_LL_SECU_CheckApplyStaticProtections+0x156>
        *pbIsProtectionToBeApplied |= 1U;
 800af7a:	2400      	movs	r4, #0
  if ((psFlashOptionBytes->WRPSector & OB_WRP_SECTOR_0) == OB_WRP_SECTOR_0)
 800af7c:	9b03      	ldr	r3, [sp, #12]
 800af7e:	07db      	lsls	r3, r3, #31
 800af80:	d567      	bpl.n	800b052 <SFU_LL_SECU_CheckApplyStaticProtections+0x1a2>
    FLOW_CONTROL_STEP(uFlowProtectValue, FLOW_STEP_WRP, FLOW_CTRL_WRP);
 800af82:	4953      	ldr	r1, [pc, #332]	@ (800b0d0 <SFU_LL_SECU_CheckApplyStaticProtections+0x220>)
 800af84:	680a      	ldr	r2, [r1, #0]
 800af86:	f482 434c 	eor.w	r3, r2, #52224	@ 0xcc00
 800af8a:	f083 03cd 	eor.w	r3, r3, #205	@ 0xcd
 800af8e:	600b      	str	r3, [r1, #0]
 800af90:	f243 03f1 	movw	r3, #12529	@ 0x30f1
 800af94:	429a      	cmp	r2, r3
 800af96:	d001      	beq.n	800af9c <SFU_LL_SECU_CheckApplyStaticProtections+0xec>
 800af98:	f7fe fd6c 	bl	8009a74 <SFU_EXCPT_Security_Error>
  SFU_ErrorStatus e_ret_status = SFU_ERROR;

  /* Check/Apply PCRoP ********************************************************/

  /* Check if area is already included in a PCROP region */
  if (SFU_LL_SECU_CheckProtectionPCROP(psFlashOptionBytes) == SFU_SUCCESS)
 800af9c:	a801      	add	r0, sp, #4
 800af9e:	f7ff ff61 	bl	800ae64 <SFU_LL_SECU_CheckProtectionPCROP>
 800afa2:	4b4d      	ldr	r3, [pc, #308]	@ (800b0d8 <SFU_LL_SECU_CheckApplyStaticProtections+0x228>)
 800afa4:	4298      	cmp	r0, r3
 800afa6:	d01a      	beq.n	800afde <SFU_LL_SECU_CheckApplyStaticProtections+0x12e>
  }
  else
  {
#if defined(SECBOOT_OB_DEV_MODE)
    /* Update OB for PCROP */
    psFlashOptionBytes->OptionType = OPTIONBYTE_PCROP;
 800afa8:	2308      	movs	r3, #8

    /*
     * Warning: on H7 the minimum PCROP size (512 bytes) is bigger than L4 => adjust the memory mapping accordingly
     */
    psFlashOptionBytes->Banks = SFU_PROTECT_PCROP_AREA;                            /* Bank1 */
    psFlashOptionBytes->PCROPConfig = OB_PCROP_RDP_ERASE;                          /* erase PCROP when doing a
 800afaa:	2001      	movs	r0, #1
    psFlashOptionBytes->OptionType = OPTIONBYTE_PCROP;
 800afac:	9301      	str	r3, [sp, #4]
    psFlashOptionBytes->PCROPConfig = OB_PCROP_RDP_ERASE;                          /* erase PCROP when doing a
 800afae:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800afb2:	e9cd 0308 	strd	r0, r3, [sp, #32]
                                                                                      RDP-level regression (1->0) */
    psFlashOptionBytes->PCROPStartAddr = SFU_PROTECT_PCROP_ADDR_START;
 800afb6:	4b4a      	ldr	r3, [pc, #296]	@ (800b0e0 <SFU_LL_SECU_CheckApplyStaticProtections+0x230>)
    psFlashOptionBytes->PCROPEndAddr = SFU_PROTECT_PCROP_ADDR_END;

    if (HAL_FLASHEx_OBProgram(psFlashOptionBytes) == HAL_OK)
 800afb8:	a801      	add	r0, sp, #4
    psFlashOptionBytes->PCROPStartAddr = SFU_PROTECT_PCROP_ADDR_START;
 800afba:	930a      	str	r3, [sp, #40]	@ 0x28
    psFlashOptionBytes->PCROPEndAddr = SFU_PROTECT_PCROP_ADDR_END;
 800afbc:	4b49      	ldr	r3, [pc, #292]	@ (800b0e4 <SFU_LL_SECU_CheckApplyStaticProtections+0x234>)
 800afbe:	930b      	str	r3, [sp, #44]	@ 0x2c
    if (HAL_FLASHEx_OBProgram(psFlashOptionBytes) == HAL_OK)
 800afc0:	f000 ffd4 	bl	800bf6c <HAL_FLASHEx_OBProgram>
 800afc4:	bb30      	cbnz	r0, 800b014 <SFU_LL_SECU_CheckApplyStaticProtections+0x164>
    {
      *pbIsProtectionToBeApplied |= 1U;
      e_ret_status = SFU_SUCCESS;
      /* Execution stopped if flow control failed */
      FLOW_CONTROL_STEP(uFlowProtectValue, FLOW_STEP_PCROP, FLOW_CTRL_PCROP);
 800afc6:	4942      	ldr	r1, [pc, #264]	@ (800b0d0 <SFU_LL_SECU_CheckApplyStaticProtections+0x220>)
 800afc8:	680a      	ldr	r2, [r1, #0]
 800afca:	f482 4352 	eor.w	r3, r2, #53760	@ 0xd200
 800afce:	f083 03d3 	eor.w	r3, r3, #211	@ 0xd3
 800afd2:	600b      	str	r3, [r1, #0]
 800afd4:	f64f 433c 	movw	r3, #64572	@ 0xfc3c
 800afd8:	429a      	cmp	r2, r3
 800afda:	d154      	bne.n	800b086 <SFU_LL_SECU_CheckApplyStaticProtections+0x1d6>
      *pbIsProtectionToBeApplied |= 1U;
 800afdc:	2401      	movs	r4, #1
  if (psFlashOptionBytes->RDPLevel == SFU_PROTECT_RDP_LEVEL)
 800afde:	9b04      	ldr	r3, [sp, #16]
 800afe0:	f5b3 4faa 	cmp.w	r3, #21760	@ 0x5500
 800afe4:	d152      	bne.n	800b08c <SFU_LL_SECU_CheckApplyStaticProtections+0x1dc>
    FLOW_CONTROL_STEP(uFlowProtectValue, FLOW_STEP_RDP, FLOW_CTRL_RDP);
 800afe6:	493a      	ldr	r1, [pc, #232]	@ (800b0d0 <SFU_LL_SECU_CheckApplyStaticProtections+0x220>)
 800afe8:	680a      	ldr	r2, [r1, #0]
 800afea:	f482 4363 	eor.w	r3, r2, #58112	@ 0xe300
 800afee:	f083 03dc 	eor.w	r3, r3, #220	@ 0xdc
 800aff2:	600b      	str	r3, [r1, #0]
 800aff4:	f642 63ef 	movw	r3, #12015	@ 0x2eef
 800aff8:	429a      	cmp	r2, r3
 800affa:	d001      	beq.n	800b000 <SFU_LL_SECU_CheckApplyStaticProtections+0x150>
 800affc:	f7fe fd3a 	bl	8009a74 <SFU_EXCPT_Security_Error>
      if (is_protection_to_be_applied)
 800b000:	2c00      	cmp	r4, #0
 800b002:	d0a1      	beq.n	800af48 <SFU_LL_SECU_CheckApplyStaticProtections+0x98>
 800b004:	e05c      	b.n	800b0c0 <SFU_LL_SECU_CheckApplyStaticProtections+0x210>
    FLOW_CONTROL_STEP(uFlowProtectValue, FLOW_STEP_UBE, FLOW_CTRL_UBE);
 800b006:	f7fe fd35 	bl	8009a74 <SFU_EXCPT_Security_Error>
  return e_ret_status;
 800b00a:	e7b6      	b.n	800af7a <SFU_LL_SECU_CheckApplyStaticProtections+0xca>
    if (HAL_FLASHEx_OBProgram(psFlashOptionBytes) == HAL_OK)
 800b00c:	a801      	add	r0, sp, #4
 800b00e:	f000 ffad 	bl	800bf6c <HAL_FLASHEx_OBProgram>
 800b012:	b110      	cbz	r0, 800b01a <SFU_LL_SECU_CheckApplyStaticProtections+0x16a>
  SFU_ErrorStatus e_ret_status = SFU_SUCCESS;
 800b014:	f641 74e1 	movw	r4, #8161	@ 0x1fe1
 800b018:	e797      	b.n	800af4a <SFU_LL_SECU_CheckApplyStaticProtections+0x9a>
      psFlashOptionBytes->OptionType = OPTIONBYTE_USER;
 800b01a:	2304      	movs	r3, #4
      psFlashOptionBytes->Banks = FLASH_BANK_1;
 800b01c:	9408      	str	r4, [sp, #32]
      psFlashOptionBytes->OptionType = OPTIONBYTE_USER;
 800b01e:	9301      	str	r3, [sp, #4]
      psFlashOptionBytes->USERType = OB_USER_SWAP_BANK;
 800b020:	f44f 7380 	mov.w	r3, #256	@ 0x100
      psFlashOptionBytes->USERConfig = OB_SWAP_BANK_DISABLE;
 800b024:	e9cd 3006 	strd	r3, r0, [sp, #24]
      if (HAL_FLASHEx_OBProgram(psFlashOptionBytes) == HAL_OK)
 800b028:	a801      	add	r0, sp, #4
 800b02a:	f000 ff9f 	bl	800bf6c <HAL_FLASHEx_OBProgram>
 800b02e:	2800      	cmp	r0, #0
 800b030:	d1f0      	bne.n	800b014 <SFU_LL_SECU_CheckApplyStaticProtections+0x164>
        FLOW_CONTROL_STEP(uFlowProtectValue, FLOW_STEP_UBE, FLOW_CTRL_UBE);
 800b032:	4927      	ldr	r1, [pc, #156]	@ (800b0d0 <SFU_LL_SECU_CheckApplyStaticProtections+0x220>)
 800b034:	680a      	ldr	r2, [r1, #0]
 800b036:	f482 43cf 	eor.w	r3, r2, #26496	@ 0x6780
 800b03a:	f083 0307 	eor.w	r3, r3, #7
 800b03e:	600b      	str	r3, [r1, #0]
 800b040:	f245 7376 	movw	r3, #22390	@ 0x5776
 800b044:	429a      	cmp	r2, r3
 800b046:	d101      	bne.n	800b04c <SFU_LL_SECU_CheckApplyStaticProtections+0x19c>
        *pbIsProtectionToBeApplied |= 1U;
 800b048:	2401      	movs	r4, #1
 800b04a:	e797      	b.n	800af7c <SFU_LL_SECU_CheckApplyStaticProtections+0xcc>
        FLOW_CONTROL_STEP(uFlowProtectValue, FLOW_STEP_UBE, FLOW_CTRL_UBE);
 800b04c:	f7fe fd12 	bl	8009a74 <SFU_EXCPT_Security_Error>
    if (e_ret_status == SFU_SUCCESS)
 800b050:	e7fa      	b.n	800b048 <SFU_LL_SECU_CheckApplyStaticProtections+0x198>
    psFlashOptionBytes->OptionType     = OPTIONBYTE_WRP;
 800b052:	2301      	movs	r3, #1
    if (HAL_FLASHEx_OBProgram(psFlashOptionBytes) == HAL_OK)
 800b054:	a801      	add	r0, sp, #4
    psFlashOptionBytes->OptionType     = OPTIONBYTE_WRP;
 800b056:	9301      	str	r3, [sp, #4]
    psFlashOptionBytes->Banks      = FLASH_BANK_1;
 800b058:	9308      	str	r3, [sp, #32]
    psFlashOptionBytes->WRPSector  = OB_WRP_SECTOR_0;
 800b05a:	e9cd 3302 	strd	r3, r3, [sp, #8]
    if (HAL_FLASHEx_OBProgram(psFlashOptionBytes) == HAL_OK)
 800b05e:	f000 ff85 	bl	800bf6c <HAL_FLASHEx_OBProgram>
 800b062:	2800      	cmp	r0, #0
 800b064:	d1d6      	bne.n	800b014 <SFU_LL_SECU_CheckApplyStaticProtections+0x164>
      FLOW_CONTROL_STEP(uFlowProtectValue, FLOW_STEP_WRP, FLOW_CTRL_WRP);
 800b066:	491a      	ldr	r1, [pc, #104]	@ (800b0d0 <SFU_LL_SECU_CheckApplyStaticProtections+0x220>)
 800b068:	680a      	ldr	r2, [r1, #0]
 800b06a:	f482 434c 	eor.w	r3, r2, #52224	@ 0xcc00
 800b06e:	f083 03cd 	eor.w	r3, r3, #205	@ 0xcd
 800b072:	600b      	str	r3, [r1, #0]
 800b074:	f243 03f1 	movw	r3, #12529	@ 0x30f1
 800b078:	429a      	cmp	r2, r3
 800b07a:	d101      	bne.n	800b080 <SFU_LL_SECU_CheckApplyStaticProtections+0x1d0>
      *pbIsProtectionToBeApplied |= 1U;
 800b07c:	2401      	movs	r4, #1
 800b07e:	e78d      	b.n	800af9c <SFU_LL_SECU_CheckApplyStaticProtections+0xec>
      FLOW_CONTROL_STEP(uFlowProtectValue, FLOW_STEP_WRP, FLOW_CTRL_WRP);
 800b080:	f7fe fcf8 	bl	8009a74 <SFU_EXCPT_Security_Error>
    if (e_ret_status == SFU_SUCCESS)
 800b084:	e7fa      	b.n	800b07c <SFU_LL_SECU_CheckApplyStaticProtections+0x1cc>
      FLOW_CONTROL_STEP(uFlowProtectValue, FLOW_STEP_PCROP, FLOW_CTRL_PCROP);
 800b086:	f7fe fcf5 	bl	8009a74 <SFU_EXCPT_Security_Error>
    if (e_ret_status == SFU_SUCCESS)
 800b08a:	e7a7      	b.n	800afdc <SFU_LL_SECU_CheckApplyStaticProtections+0x12c>
    TRACE("\r\n\t  Applying RDP-1 Level. You might need to unplug/plug the USB cable!");
 800b08c:	4816      	ldr	r0, [pc, #88]	@ (800b0e8 <SFU_LL_SECU_CheckApplyStaticProtections+0x238>)
 800b08e:	f003 fcbb 	bl	800ea08 <iprintf>
    psFlashOptionBytes->OptionType      = OPTIONBYTE_RDP;
 800b092:	2302      	movs	r3, #2
    if (HAL_FLASHEx_OBProgram(psFlashOptionBytes) == HAL_OK)
 800b094:	a801      	add	r0, sp, #4
    psFlashOptionBytes->OptionType      = OPTIONBYTE_RDP;
 800b096:	9301      	str	r3, [sp, #4]
    psFlashOptionBytes->RDPLevel        = SFU_PROTECT_RDP_LEVEL;
 800b098:	f44f 43aa 	mov.w	r3, #21760	@ 0x5500
 800b09c:	9304      	str	r3, [sp, #16]
    if (HAL_FLASHEx_OBProgram(psFlashOptionBytes) == HAL_OK)
 800b09e:	f000 ff65 	bl	800bf6c <HAL_FLASHEx_OBProgram>
 800b0a2:	2800      	cmp	r0, #0
 800b0a4:	d1b6      	bne.n	800b014 <SFU_LL_SECU_CheckApplyStaticProtections+0x164>
      FLOW_CONTROL_STEP(uFlowProtectValue, FLOW_STEP_RDP, FLOW_CTRL_RDP);
 800b0a6:	490a      	ldr	r1, [pc, #40]	@ (800b0d0 <SFU_LL_SECU_CheckApplyStaticProtections+0x220>)
 800b0a8:	680a      	ldr	r2, [r1, #0]
 800b0aa:	f482 4363 	eor.w	r3, r2, #58112	@ 0xe300
 800b0ae:	f083 03dc 	eor.w	r3, r3, #220	@ 0xdc
 800b0b2:	600b      	str	r3, [r1, #0]
 800b0b4:	f642 63ef 	movw	r3, #12015	@ 0x2eef
 800b0b8:	429a      	cmp	r2, r3
 800b0ba:	d001      	beq.n	800b0c0 <SFU_LL_SECU_CheckApplyStaticProtections+0x210>
 800b0bc:	f7fe fcda 	bl	8009a74 <SFU_EXCPT_Security_Error>
        (void) HAL_FLASH_OB_Launch();
 800b0c0:	f000 fef6 	bl	800beb0 <HAL_FLASH_OB_Launch>
 800b0c4:	e740      	b.n	800af48 <SFU_LL_SECU_CheckApplyStaticProtections+0x98>
 800b0c6:	bf00      	nop
 800b0c8:	52002000 	.word	0x52002000
 800b0cc:	17ee0000 	.word	0x17ee0000
 800b0d0:	20001100 	.word	0x20001100
 800b0d4:	08010412 	.word	0x08010412
 800b0d8:	00122f11 	.word	0x00122f11
 800b0dc:	0801044b 	.word	0x0801044b
 800b0e0:	08000600 	.word	0x08000600
 800b0e4:	080008ff 	.word	0x080008ff
 800b0e8:	0801048e 	.word	0x0801048e

0800b0ec <SFU_LL_SECU_GetResetSources>:
  if ((__HAL_RCC_GET_FLAG(RCC_FLAG_IWDG1RST) != RESET) ||
 800b0ec:	4b0f      	ldr	r3, [pc, #60]	@ (800b12c <SFU_LL_SECU_GetResetSources+0x40>)
 800b0ee:	f8d3 20d0 	ldr.w	r2, [r3, #208]	@ 0xd0
 800b0f2:	0151      	lsls	r1, r2, #5
 800b0f4:	d414      	bmi.n	800b120 <SFU_LL_SECU_GetResetSources+0x34>
      (__HAL_RCC_GET_FLAG(RCC_FLAG_WWDG1RST) != RESET))
 800b0f6:	f8d3 20d0 	ldr.w	r2, [r3, #208]	@ 0xd0
  if ((__HAL_RCC_GET_FLAG(RCC_FLAG_IWDG1RST) != RESET) ||
 800b0fa:	00d2      	lsls	r2, r2, #3
 800b0fc:	d410      	bmi.n	800b120 <SFU_LL_SECU_GetResetSources+0x34>
  else if (__HAL_RCC_GET_FLAG(RCC_FLAG_LPWR1RST) != RESET)
 800b0fe:	f8d3 20d0 	ldr.w	r2, [r3, #208]	@ 0xd0
 800b102:	0051      	lsls	r1, r2, #1
 800b104:	d40e      	bmi.n	800b124 <SFU_LL_SECU_GetResetSources+0x38>
  else if (__HAL_RCC_GET_FLAG(RCC_FLAG_SFTRST) != RESET)
 800b106:	f8d3 20d0 	ldr.w	r2, [r3, #208]	@ 0xd0
 800b10a:	01d2      	lsls	r2, r2, #7
 800b10c:	d40c      	bmi.n	800b128 <SFU_LL_SECU_GetResetSources+0x3c>
  else if (__HAL_RCC_GET_FLAG(RCC_FLAG_PINRST) != RESET)
 800b10e:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 800b112:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 800b116:	bf14      	ite	ne
 800b118:	2303      	movne	r3, #3
 800b11a:	2300      	moveq	r3, #0
    *peResetpSourceId = SFU_RESET_WDG_RESET;
 800b11c:	7003      	strb	r3, [r0, #0]
}
 800b11e:	4770      	bx	lr
 800b120:	2301      	movs	r3, #1
 800b122:	e7fb      	b.n	800b11c <SFU_LL_SECU_GetResetSources+0x30>
 800b124:	2302      	movs	r3, #2
 800b126:	e7f9      	b.n	800b11c <SFU_LL_SECU_GetResetSources+0x30>
 800b128:	2305      	movs	r3, #5
 800b12a:	e7f7      	b.n	800b11c <SFU_LL_SECU_GetResetSources+0x30>
 800b12c:	58024400 	.word	0x58024400

0800b130 <SFU_LL_SECU_ClearResetSources>:
  __HAL_RCC_CLEAR_RESET_FLAGS();
 800b130:	4a03      	ldr	r2, [pc, #12]	@ (800b140 <SFU_LL_SECU_ClearResetSources+0x10>)
 800b132:	f8d2 30d0 	ldr.w	r3, [r2, #208]	@ 0xd0
 800b136:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b13a:	f8c2 30d0 	str.w	r3, [r2, #208]	@ 0xd0
}
 800b13e:	4770      	bx	lr
 800b140:	58024400 	.word	0x58024400

0800b144 <SFU_LL_SECU_IWDG_Refresh>:
{
 800b144:	b508      	push	{r3, lr}
    if (HAL_IWDG_Refresh(&IwdgHandle) == HAL_OK)
 800b146:	4805      	ldr	r0, [pc, #20]	@ (800b15c <SFU_LL_SECU_IWDG_Refresh+0x18>)
 800b148:	f001 fa77 	bl	800c63a <HAL_IWDG_Refresh>
}
 800b14c:	4a04      	ldr	r2, [pc, #16]	@ (800b160 <SFU_LL_SECU_IWDG_Refresh+0x1c>)
 800b14e:	f641 73e1 	movw	r3, #8161	@ 0x1fe1
 800b152:	2800      	cmp	r0, #0
 800b154:	bf0c      	ite	eq
 800b156:	4610      	moveq	r0, r2
 800b158:	4618      	movne	r0, r3
 800b15a:	bd08      	pop	{r3, pc}
 800b15c:	20001d80 	.word	0x20001d80
 800b160:	00122f11 	.word	0x00122f11

0800b164 <SFU_LL_SECU_SetProtectionMPU>:
{
 800b164:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  SCB->ITCMCR &= ~SCB_ITCMCR_EN_Msk;
 800b168:	f8df 8118 	ldr.w	r8, [pc, #280]	@ 800b284 <SFU_LL_SECU_SetProtectionMPU+0x120>
 800b16c:	f04f 0a00 	mov.w	sl, #0
{
 800b170:	4681      	mov	r9, r0
 800b172:	4c43      	ldr	r4, [pc, #268]	@ (800b280 <SFU_LL_SECU_SetProtectionMPU+0x11c>)
  SCB->ITCMCR &= ~SCB_ITCMCR_EN_Msk;
 800b174:	f8d8 3290 	ldr.w	r3, [r8, #656]	@ 0x290
    MPU_InitStruct.IsShareable          = MPU_ACCESS_NOT_SHAREABLE;
 800b178:	46d3      	mov	fp, sl
{
 800b17a:	b085      	sub	sp, #20
  SCB->ITCMCR &= ~SCB_ITCMCR_EN_Msk;
 800b17c:	f023 0301 	bic.w	r3, r3, #1
 800b180:	f8c8 3290 	str.w	r3, [r8, #656]	@ 0x290
    MPU_InitStruct.Enable               = MPU_REGION_ENABLE;
 800b184:	f04f 0301 	mov.w	r3, #1
    MPU_InitStruct.Number               = MpuAreas[mpu_region_num].Number;
 800b188:	7820      	ldrb	r0, [r4, #0]
    MPU_InitStruct.BaseAddress          = MpuAreas[mpu_region_num].BaseAddress;
 800b18a:	f8d4 e004 	ldr.w	lr, [r4, #4]
    MPU_InitStruct.Size                 = MpuAreas[mpu_region_num].Size;
 800b18e:	7a27      	ldrb	r7, [r4, #8]
    MPU_InitStruct.SubRegionDisable     = MpuAreas[mpu_region_num].SubRegionDisable;
 800b190:	f894 c00b 	ldrb.w	ip, [r4, #11]
    MPU_InitStruct.AccessPermission     = MpuAreas[mpu_region_num].AccessPermission;
 800b194:	7a65      	ldrb	r5, [r4, #9]
    MPU_InitStruct.DisableExec          = MpuAreas[mpu_region_num].DisableExec;
 800b196:	7aa6      	ldrb	r6, [r4, #10]
    MPU_InitStruct.IsCacheable          = MpuAreas[mpu_region_num].Cacheable;
 800b198:	7b62      	ldrb	r2, [r4, #13]
    MPU_InitStruct.TypeExtField         = MpuAreas[mpu_region_num].Tex;
 800b19a:	7b21      	ldrb	r1, [r4, #12]
    MPU_InitStruct.Enable               = MPU_REGION_ENABLE;
 800b19c:	f88d 3000 	strb.w	r3, [sp]
    MPU_InitStruct.IsBufferable         = MpuAreas[mpu_region_num].Bufferable;
 800b1a0:	7ba3      	ldrb	r3, [r4, #14]
    MPU_InitStruct.Number               = MpuAreas[mpu_region_num].Number;
 800b1a2:	f88d 0001 	strb.w	r0, [sp, #1]
    MPU_InitStruct.BaseAddress          = MpuAreas[mpu_region_num].BaseAddress;
 800b1a6:	f8cd e004 	str.w	lr, [sp, #4]
    MPU_InitStruct.Size                 = MpuAreas[mpu_region_num].Size;
 800b1aa:	f88d 7008 	strb.w	r7, [sp, #8]
    MPU_InitStruct.SubRegionDisable     = MpuAreas[mpu_region_num].SubRegionDisable;
 800b1ae:	f88d c009 	strb.w	ip, [sp, #9]
    MPU_InitStruct.AccessPermission     = MpuAreas[mpu_region_num].AccessPermission;
 800b1b2:	f88d 500b 	strb.w	r5, [sp, #11]
    MPU_InitStruct.DisableExec          = MpuAreas[mpu_region_num].DisableExec;
 800b1b6:	f88d 600c 	strb.w	r6, [sp, #12]
    MPU_InitStruct.IsShareable          = MPU_ACCESS_NOT_SHAREABLE;
 800b1ba:	f88d b00d 	strb.w	fp, [sp, #13]
    MPU_InitStruct.IsBufferable         = MpuAreas[mpu_region_num].Bufferable;
 800b1be:	f88d 300f 	strb.w	r3, [sp, #15]
    MPU_InitStruct.IsCacheable          = MpuAreas[mpu_region_num].Cacheable;
 800b1c2:	f88d 200e 	strb.w	r2, [sp, #14]
    MPU_InitStruct.TypeExtField         = MpuAreas[mpu_region_num].Tex;
 800b1c6:	f88d 100a 	strb.w	r1, [sp, #10]
    if (uStep == SFU_INITIAL_CONFIGURATION)
 800b1ca:	f1b9 0f00 	cmp.w	r9, #0
 800b1ce:	d11f      	bne.n	800b210 <SFU_LL_SECU_SetProtectionMPU+0xac>
      HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800b1d0:	4668      	mov	r0, sp
 800b1d2:	f000 fbf7 	bl	800b9c4 <HAL_MPU_ConfigRegion>
  for (mpu_region_num = 0U; mpu_region_num < (sizeof(MpuAreas) / sizeof(SFU_MPU_InitTypeDef)); mpu_region_num++)
 800b1d6:	f10a 0a01 	add.w	sl, sl, #1
 800b1da:	3410      	adds	r4, #16
 800b1dc:	f1ba 0f08 	cmp.w	sl, #8
 800b1e0:	d1d0      	bne.n	800b184 <SFU_LL_SECU_SetProtectionMPU+0x20>
  if (uStep == SFU_INITIAL_CONFIGURATION)
 800b1e2:	4c28      	ldr	r4, [pc, #160]	@ (800b284 <SFU_LL_SECU_SetProtectionMPU+0x120>)
 800b1e4:	f1b9 0f00 	cmp.w	r9, #0
 800b1e8:	d13f      	bne.n	800b26a <SFU_LL_SECU_SetProtectionMPU+0x106>
    HAL_MPU_Enable(MPU_HARDFAULT_NMI);
 800b1ea:	2002      	movs	r0, #2
 800b1ec:	f000 fbda 	bl	800b9a4 <HAL_MPU_Enable>
    SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800b1f0:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800b1f2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b1f6:	6263      	str	r3, [r4, #36]	@ 0x24
    FLOW_CONTROL_STEP(uFlowProtectValue, FLOW_STEP_MPU, FLOW_CTRL_MPU);
 800b1f8:	4923      	ldr	r1, [pc, #140]	@ (800b288 <SFU_LL_SECU_SetProtectionMPU+0x124>)
 800b1fa:	680a      	ldr	r2, [r1, #0]
 800b1fc:	f482 3399 	eor.w	r3, r2, #78336	@ 0x13200
 800b200:	f083 03cd 	eor.w	r3, r3, #205	@ 0xcd
 800b204:	600b      	str	r3, [r1, #0]
 800b206:	4b21      	ldr	r3, [pc, #132]	@ (800b28c <SFU_LL_SECU_SetProtectionMPU+0x128>)
 800b208:	429a      	cmp	r2, r3
 800b20a:	d136      	bne.n	800b27a <SFU_LL_SECU_SetProtectionMPU+0x116>
  return e_ret_status;
 800b20c:	4820      	ldr	r0, [pc, #128]	@ (800b290 <SFU_LL_SECU_SetProtectionMPU+0x12c>)
 800b20e:	e009      	b.n	800b224 <SFU_LL_SECU_SetProtectionMPU+0xc0>
  MPU->RNR = pMPUInitStruct->Number;
 800b210:	f8c8 0098 	str.w	r0, [r8, #152]	@ 0x98
  if (((MPU->RBAR & MPU_RBAR_ADDR_Msk) == pMPUInitStruct->BaseAddress) && (MPU->RASR == mpu_rasr))
 800b214:	f8d8 009c 	ldr.w	r0, [r8, #156]	@ 0x9c
 800b218:	f020 001f 	bic.w	r0, r0, #31
 800b21c:	4586      	cmp	lr, r0
 800b21e:	d004      	beq.n	800b22a <SFU_LL_SECU_SetProtectionMPU+0xc6>
        return SFU_ERROR;
 800b220:	f641 70e1 	movw	r0, #8161	@ 0x1fe1
}
 800b224:	b005      	add	sp, #20
 800b226:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  mpu_rasr |= (((uint32_t)pMPUInitStruct->IsBufferable       << MPU_RASR_B_Pos) & MPU_RASR_B_Msk);
 800b22a:	041b      	lsls	r3, r3, #16
  if (((MPU->RBAR & MPU_RBAR_ADDR_Msk) == pMPUInitStruct->BaseAddress) && (MPU->RASR == mpu_rasr))
 800b22c:	f8d8 00a0 	ldr.w	r0, [r8, #160]	@ 0xa0
  mpu_rasr |= (((uint32_t)pMPUInitStruct->Size               << MPU_RASR_SIZE_Pos) & MPU_RASR_SIZE_Msk);
 800b230:	007f      	lsls	r7, r7, #1
  mpu_rasr |= (((uint32_t)pMPUInitStruct->IsBufferable       << MPU_RASR_B_Pos) & MPU_RASR_B_Msk);
 800b232:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
  mpu_rasr |= (((uint32_t)pMPUInitStruct->DisableExec        << MPU_RASR_XN_Pos) & MPU_RASR_XN_Msk);
 800b236:	0736      	lsls	r6, r6, #28
  mpu_rasr |= (((uint32_t)pMPUInitStruct->Size               << MPU_RASR_SIZE_Pos) & MPU_RASR_SIZE_Msk);
 800b238:	f007 073e 	and.w	r7, r7, #62	@ 0x3e
  mpu_rasr |= (((uint32_t)pMPUInitStruct->AccessPermission   << MPU_RASR_AP_Pos) & MPU_RASR_AP_Msk);
 800b23c:	062d      	lsls	r5, r5, #24
  mpu_rasr |= (((uint32_t)pMPUInitStruct->DisableExec        << MPU_RASR_XN_Pos) & MPU_RASR_XN_Msk);
 800b23e:	f006 5680 	and.w	r6, r6, #268435456	@ 0x10000000
  mpu_rasr |= (((uint32_t)pMPUInitStruct->TypeExtField       << MPU_RASR_TEX_Pos) & MPU_RASR_TEX_Msk);
 800b242:	04c9      	lsls	r1, r1, #19
  mpu_rasr |= (((uint32_t)pMPUInitStruct->Size               << MPU_RASR_SIZE_Pos) & MPU_RASR_SIZE_Msk);
 800b244:	433b      	orrs	r3, r7
  mpu_rasr |= (((uint32_t)pMPUInitStruct->AccessPermission   << MPU_RASR_AP_Pos) & MPU_RASR_AP_Msk);
 800b246:	f005 65e0 	and.w	r5, r5, #117440512	@ 0x7000000
  mpu_rasr |= (((uint32_t)pMPUInitStruct->TypeExtField       << MPU_RASR_TEX_Pos) & MPU_RASR_TEX_Msk);
 800b24a:	f401 1160 	and.w	r1, r1, #3670016	@ 0x380000
  mpu_rasr |= (((uint32_t)pMPUInitStruct->IsCacheable        << MPU_RASR_C_Pos) & MPU_RASR_C_Msk);
 800b24e:	0452      	lsls	r2, r2, #17
  mpu_rasr |= (((uint32_t)pMPUInitStruct->Size               << MPU_RASR_SIZE_Pos) & MPU_RASR_SIZE_Msk);
 800b250:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
  mpu_rasr |= (((uint32_t)pMPUInitStruct->IsCacheable        << MPU_RASR_C_Pos) & MPU_RASR_C_Msk);
 800b254:	f402 3200 	and.w	r2, r2, #131072	@ 0x20000
  mpu_rasr |= (((uint32_t)pMPUInitStruct->Size               << MPU_RASR_SIZE_Pos) & MPU_RASR_SIZE_Msk);
 800b258:	4333      	orrs	r3, r6
 800b25a:	432b      	orrs	r3, r5
 800b25c:	430b      	orrs	r3, r1
 800b25e:	4313      	orrs	r3, r2
  mpu_rasr |= (((uint32_t)pMPUInitStruct->Enable             << MPU_RASR_ENABLE_Pos) & MPU_RASR_ENABLE_Msk);
 800b260:	f043 0301 	orr.w	r3, r3, #1
  if (((MPU->RBAR & MPU_RBAR_ADDR_Msk) == pMPUInitStruct->BaseAddress) && (MPU->RASR == mpu_rasr))
 800b264:	4283      	cmp	r3, r0
 800b266:	d1db      	bne.n	800b220 <SFU_LL_SECU_SetProtectionMPU+0xbc>
 800b268:	e7b5      	b.n	800b1d6 <SFU_LL_SECU_SetProtectionMPU+0x72>
    if (MPU->CTRL != (MPU_HARDFAULT_NMI | MPU_CTRL_ENABLE_Msk))
 800b26a:	f8d4 3094 	ldr.w	r3, [r4, #148]	@ 0x94
 800b26e:	2b03      	cmp	r3, #3
 800b270:	d1d6      	bne.n	800b220 <SFU_LL_SECU_SetProtectionMPU+0xbc>
    if ((SCB->SHCSR & SCB_SHCSR_MEMFAULTENA_Msk) != SCB_SHCSR_MEMFAULTENA_Msk)
 800b272:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800b274:	03db      	lsls	r3, r3, #15
 800b276:	d5d3      	bpl.n	800b220 <SFU_LL_SECU_SetProtectionMPU+0xbc>
 800b278:	e7be      	b.n	800b1f8 <SFU_LL_SECU_SetProtectionMPU+0x94>
    FLOW_CONTROL_STEP(uFlowProtectValue, FLOW_STEP_MPU, FLOW_CTRL_MPU);
 800b27a:	f7fe fbfb 	bl	8009a74 <SFU_EXCPT_Security_Error>
 800b27e:	e7c5      	b.n	800b20c <SFU_LL_SECU_SetProtectionMPU+0xa8>
 800b280:	0800fabc 	.word	0x0800fabc
 800b284:	e000ed00 	.word	0xe000ed00
 800b288:	20001100 	.word	0x20001100
 800b28c:	0001e1e0 	.word	0x0001e1e0
 800b290:	00122f11 	.word	0x00122f11

0800b294 <SFU_LL_SECU_SetProtectionMPU_SecUser>:
{
 800b294:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  MPU_InitStruct.Enable               = MPU_REGION_ENABLE;
 800b296:	f240 6301 	movw	r3, #1537	@ 0x601
  MPU_InitStruct.DisableExec          = Exec_Property;
 800b29a:	f88d 000c 	strb.w	r0, [sp, #12]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800b29e:	4668      	mov	r0, sp
  MPU_InitStruct.Enable               = MPU_REGION_ENABLE;
 800b2a0:	f8ad 3000 	strh.w	r3, [sp]
  MPU_InitStruct.BaseAddress          = SFU_PROTECT_MPU_SRAM_HDP_START;
 800b2a4:	4b07      	ldr	r3, [pc, #28]	@ (800b2c4 <SFU_LL_SECU_SetProtectionMPU_SecUser+0x30>)
 800b2a6:	9301      	str	r3, [sp, #4]
  MPU_InitStruct.IsShareable          = MPU_ACCESS_NOT_SHAREABLE;
 800b2a8:	2300      	movs	r3, #0
 800b2aa:	f88d 300d 	strb.w	r3, [sp, #13]
  MPU_InitStruct.IsCacheable          = SFU_PROTECT_MPU_SRAM_HDP_C;
 800b2ae:	2301      	movs	r3, #1
 800b2b0:	f8ad 300e 	strh.w	r3, [sp, #14]
  MPU_InitStruct.Size                 = SFU_PROTECT_MPU_SRAM_HDP_SIZE;
 800b2b4:	4b04      	ldr	r3, [pc, #16]	@ (800b2c8 <SFU_LL_SECU_SetProtectionMPU_SecUser+0x34>)
 800b2b6:	9302      	str	r3, [sp, #8]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800b2b8:	f000 fb84 	bl	800b9c4 <HAL_MPU_ConfigRegion>
}
 800b2bc:	4803      	ldr	r0, [pc, #12]	@ (800b2cc <SFU_LL_SECU_SetProtectionMPU_SecUser+0x38>)
 800b2be:	b005      	add	sp, #20
 800b2c0:	f85d fb04 	ldr.w	pc, [sp], #4
 800b2c4:	20001000 	.word	0x20001000
 800b2c8:	05000007 	.word	0x05000007
 800b2cc:	00122f11 	.word	0x00122f11

0800b2d0 <SFU_LL_SECU_SetProtectionDMA>:
{
 800b2d0:	b508      	push	{r3, lr}
  __HAL_RCC_DMA1_CLK_DISABLE();
 800b2d2:	4b1d      	ldr	r3, [pc, #116]	@ (800b348 <SFU_LL_SECU_SetProtectionDMA+0x78>)
  FLOW_CONTROL_STEP(uFlowProtectValue, FLOW_STEP_DMA, FLOW_CTRL_DMA);
 800b2d4:	491d      	ldr	r1, [pc, #116]	@ (800b34c <SFU_LL_SECU_SetProtectionDMA+0x7c>)
  __HAL_RCC_DMA1_CLK_DISABLE();
 800b2d6:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
 800b2da:	f022 0201 	bic.w	r2, r2, #1
 800b2de:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
  __HAL_RCC_DMA2_CLK_DISABLE();
 800b2e2:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
 800b2e6:	f022 0202 	bic.w	r2, r2, #2
 800b2ea:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
  __HAL_RCC_DMA2D_CLK_DISABLE();
 800b2ee:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 800b2f2:	f022 0210 	bic.w	r2, r2, #16
 800b2f6:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
  __HAL_RCC_MDMA_CLK_DISABLE();
 800b2fa:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 800b2fe:	f022 0201 	bic.w	r2, r2, #1
 800b302:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
  __HAL_RCC_BDMA_CLK_DISABLE();
 800b306:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800b30a:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
 800b30e:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
  __HAL_RCC_ETH1MAC_CLK_DISABLE();
 800b312:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
 800b316:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800b31a:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
  __HAL_RCC_USB1_OTG_HS_CLK_DISABLE();
 800b31e:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
 800b322:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 800b326:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
  FLOW_CONTROL_STEP(uFlowProtectValue, FLOW_STEP_DMA, FLOW_CTRL_DMA);
 800b32a:	680a      	ldr	r2, [r1, #0]
 800b32c:	f482 33aa 	eor.w	r3, r2, #87040	@ 0x15400
 800b330:	f083 03b5 	eor.w	r3, r3, #181	@ 0xb5
 800b334:	600b      	str	r3, [r1, #0]
 800b336:	f24d 332d 	movw	r3, #54061	@ 0xd32d
 800b33a:	429a      	cmp	r2, r3
 800b33c:	d001      	beq.n	800b342 <SFU_LL_SECU_SetProtectionDMA+0x72>
 800b33e:	f7fe fb99 	bl	8009a74 <SFU_EXCPT_Security_Error>
}
 800b342:	4803      	ldr	r0, [pc, #12]	@ (800b350 <SFU_LL_SECU_SetProtectionDMA+0x80>)
 800b344:	bd08      	pop	{r3, pc}
 800b346:	bf00      	nop
 800b348:	58024400 	.word	0x58024400
 800b34c:	20001100 	.word	0x20001100
 800b350:	00122f11 	.word	0x00122f11

0800b354 <SFU_LL_SECU_SetProtectionDAP>:
{
 800b354:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  SFU_DBG_CLK_ENABLE();
 800b356:	4b14      	ldr	r3, [pc, #80]	@ (800b3a8 <SFU_LL_SECU_SetProtectionDAP+0x54>)
  HAL_GPIO_Init(SFU_DBG_PORT, &GPIO_InitStruct);
 800b358:	a901      	add	r1, sp, #4
 800b35a:	4814      	ldr	r0, [pc, #80]	@ (800b3ac <SFU_LL_SECU_SetProtectionDAP+0x58>)
  SFU_DBG_CLK_ENABLE();
 800b35c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800b360:	f042 0201 	orr.w	r2, r2, #1
 800b364:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800b368:	f44f 42c0 	mov.w	r2, #24576	@ 0x6000
  SFU_DBG_CLK_ENABLE();
 800b36c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b370:	f003 0301 	and.w	r3, r3, #1
 800b374:	9300      	str	r3, [sp, #0]
 800b376:	9b00      	ldr	r3, [sp, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800b378:	2300      	movs	r3, #0
 800b37a:	e9cd 2301 	strd	r2, r3, [sp, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b37e:	9303      	str	r3, [sp, #12]
  HAL_GPIO_Init(SFU_DBG_PORT, &GPIO_InitStruct);
 800b380:	f001 f830 	bl	800c3e4 <HAL_GPIO_Init>
  FLOW_CONTROL_STEP(uFlowProtectValue, FLOW_STEP_DAP, FLOW_CTRL_DAP);
 800b384:	490a      	ldr	r1, [pc, #40]	@ (800b3b0 <SFU_LL_SECU_SetProtectionDAP+0x5c>)
 800b386:	680a      	ldr	r2, [r1, #0]
 800b388:	f482 33bd 	eor.w	r3, r2, #96768	@ 0x17a00
 800b38c:	f483 73d2 	eor.w	r3, r3, #420	@ 0x1a4
 800b390:	600b      	str	r3, [r1, #0]
 800b392:	f24e 2322 	movw	r3, #57890	@ 0xe222
 800b396:	429a      	cmp	r2, r3
 800b398:	d001      	beq.n	800b39e <SFU_LL_SECU_SetProtectionDAP+0x4a>
 800b39a:	f7fe fb6b 	bl	8009a74 <SFU_EXCPT_Security_Error>
}
 800b39e:	4805      	ldr	r0, [pc, #20]	@ (800b3b4 <SFU_LL_SECU_SetProtectionDAP+0x60>)
 800b3a0:	b007      	add	sp, #28
 800b3a2:	f85d fb04 	ldr.w	pc, [sp], #4
 800b3a6:	bf00      	nop
 800b3a8:	58024400 	.word	0x58024400
 800b3ac:	58020000 	.word	0x58020000
 800b3b0:	20001100 	.word	0x20001100
 800b3b4:	00122f11 	.word	0x00122f11

0800b3b8 <SFU_LL_SECU_SetProtectionANTI_TAMPER>:
  TAMPER_GPIO_CLK_ENABLE();
 800b3b8:	4b2a      	ldr	r3, [pc, #168]	@ (800b464 <SFU_LL_SECU_SetProtectionANTI_TAMPER+0xac>)
  RtcHandle.Init.SynchPrediv    = RTC_SYNCH_PREDIV;
 800b3ba:	217f      	movs	r1, #127	@ 0x7f
  TAMPER_GPIO_CLK_ENABLE();
 800b3bc:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800b3c0:	f042 0204 	orr.w	r2, r2, #4
{
 800b3c4:	b510      	push	{r4, lr}
 800b3c6:	b08c      	sub	sp, #48	@ 0x30
  TAMPER_GPIO_CLK_ENABLE();
 800b3c8:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 800b3cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
  RtcHandle.Init.SynchPrediv    = RTC_SYNCH_PREDIV;
 800b3d0:	f44f 7298 	mov.w	r2, #304	@ 0x130
  RtcHandle.Instance            = RTC;
 800b3d4:	4c24      	ldr	r4, [pc, #144]	@ (800b468 <SFU_LL_SECU_SetProtectionANTI_TAMPER+0xb0>)
  TAMPER_GPIO_CLK_ENABLE();
 800b3d6:	f003 0304 	and.w	r3, r3, #4
  if (HAL_RTC_Init(&RtcHandle) == HAL_OK)
 800b3da:	4620      	mov	r0, r4
  TAMPER_GPIO_CLK_ENABLE();
 800b3dc:	9301      	str	r3, [sp, #4]
 800b3de:	9b01      	ldr	r3, [sp, #4]
  RtcHandle.Instance            = RTC;
 800b3e0:	4b22      	ldr	r3, [pc, #136]	@ (800b46c <SFU_LL_SECU_SetProtectionANTI_TAMPER+0xb4>)
 800b3e2:	6023      	str	r3, [r4, #0]
  __HAL_RTC_RESET_HANDLE_STATE(&RtcHandle);
 800b3e4:	2300      	movs	r3, #0
  RtcHandle.Init.SynchPrediv    = RTC_SYNCH_PREDIV;
 800b3e6:	e9c4 1202 	strd	r1, r2, [r4, #8]
  __HAL_RTC_RESET_HANDLE_STATE(&RtcHandle);
 800b3ea:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
  RtcHandle.Init.HourFormat     = RTC_HOURFORMAT_24;
 800b3ee:	6063      	str	r3, [r4, #4]
  RtcHandle.Init.OutPut         = RTC_OUTPUT_DISABLE;
 800b3f0:	6123      	str	r3, [r4, #16]
  RtcHandle.Init.OutPutType     = RTC_OUTPUT_TYPE_OPENDRAIN;
 800b3f2:	e9c4 3306 	strd	r3, r3, [r4, #24]
  if (HAL_RTC_Init(&RtcHandle) == HAL_OK)
 800b3f6:	f002 fd9f 	bl	800df38 <HAL_RTC_Init>
 800b3fa:	b118      	cbz	r0, 800b404 <SFU_LL_SECU_SetProtectionANTI_TAMPER+0x4c>
  SFU_ErrorStatus e_ret_status = SFU_ERROR;
 800b3fc:	f641 70e1 	movw	r0, #8161	@ 0x1fe1
}
 800b400:	b00c      	add	sp, #48	@ 0x30
 800b402:	bd10      	pop	{r4, pc}
    stamperstructure.Tamper                       = RTC_TAMPER_ID;
 800b404:	2320      	movs	r3, #32
    stamperstructure.TimeStampOnTamperDetection   = RTC_TIMESTAMPONTAMPERDETECTION_DISABLE;
 800b406:	900b      	str	r0, [sp, #44]	@ 0x2c
    if (HAL_RTCEx_SetTamper_IT(&RtcHandle, &stamperstructure) == HAL_OK)
 800b408:	a902      	add	r1, sp, #8
    stamperstructure.Tamper                       = RTC_TAMPER_ID;
 800b40a:	9302      	str	r3, [sp, #8]
    stamperstructure.Trigger                      = RTC_TAMPERTRIGGER_FALLINGEDGE;
 800b40c:	2302      	movs	r3, #2
 800b40e:	9304      	str	r3, [sp, #16]
    stamperstructure.Interrupt                    = RTC_TAMPER_ID_INTERRUPT;
 800b410:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
    stamperstructure.SamplingFrequency            = RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV32768;
 800b414:	e9cd 0007 	strd	r0, r0, [sp, #28]
    stamperstructure.TamperPullUp                 = RTC_TAMPER_PULLUP_ENABLE;
 800b418:	e9cd 0009 	strd	r0, r0, [sp, #36]	@ 0x24
    stamperstructure.MaskFlag                     = RTC_TAMPERMASK_FLAG_DISABLE;
 800b41c:	e9cd 0005 	strd	r0, r0, [sp, #20]
    if (HAL_RTCEx_SetTamper_IT(&RtcHandle, &stamperstructure) == HAL_OK)
 800b420:	4620      	mov	r0, r4
    stamperstructure.Interrupt                    = RTC_TAMPER_ID_INTERRUPT;
 800b422:	9303      	str	r3, [sp, #12]
    if (HAL_RTCEx_SetTamper_IT(&RtcHandle, &stamperstructure) == HAL_OK)
 800b424:	f002 fdd4 	bl	800dfd0 <HAL_RTCEx_SetTamper_IT>
 800b428:	2800      	cmp	r0, #0
 800b42a:	d1e7      	bne.n	800b3fc <SFU_LL_SECU_SetProtectionANTI_TAMPER+0x44>
      __HAL_RTC_TAMPER_CLEAR_FLAG(&RtcHandle, RTC_FLAG_TAMP3F);
 800b42c:	6822      	ldr	r2, [r4, #0]
      FLOW_CONTROL_STEP(uFlowProtectValue, FLOW_STEP_TAMPER, FLOW_CTRL_TAMPER);
 800b42e:	4910      	ldr	r1, [pc, #64]	@ (800b470 <SFU_LL_SECU_SetProtectionANTI_TAMPER+0xb8>)
      __HAL_RTC_TAMPER_CLEAR_FLAG(&RtcHandle, RTC_FLAG_TAMP3F);
 800b430:	68d3      	ldr	r3, [r2, #12]
 800b432:	b2db      	uxtb	r3, r3
 800b434:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b438:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b43c:	f443 43fe 	orr.w	r3, r3, #32512	@ 0x7f00
 800b440:	f043 037f 	orr.w	r3, r3, #127	@ 0x7f
 800b444:	60d3      	str	r3, [r2, #12]
      FLOW_CONTROL_STEP(uFlowProtectValue, FLOW_STEP_TAMPER, FLOW_CTRL_TAMPER);
 800b446:	680a      	ldr	r2, [r1, #0]
 800b448:	f482 3396 	eor.w	r3, r2, #76800	@ 0x12c00
 800b44c:	f083 03d3 	eor.w	r3, r3, #211	@ 0xd3
 800b450:	600b      	str	r3, [r1, #0]
 800b452:	f64c 5333 	movw	r3, #52531	@ 0xcd33
 800b456:	429a      	cmp	r2, r3
 800b458:	d101      	bne.n	800b45e <SFU_LL_SECU_SetProtectionANTI_TAMPER+0xa6>
      e_ret_status = SFU_SUCCESS;
 800b45a:	4806      	ldr	r0, [pc, #24]	@ (800b474 <SFU_LL_SECU_SetProtectionANTI_TAMPER+0xbc>)
 800b45c:	e7d0      	b.n	800b400 <SFU_LL_SECU_SetProtectionANTI_TAMPER+0x48>
      FLOW_CONTROL_STEP(uFlowProtectValue, FLOW_STEP_TAMPER, FLOW_CTRL_TAMPER);
 800b45e:	f7fe fb09 	bl	8009a74 <SFU_EXCPT_Security_Error>
 800b462:	e7fa      	b.n	800b45a <SFU_LL_SECU_SetProtectionANTI_TAMPER+0xa2>
 800b464:	58024400 	.word	0x58024400
 800b468:	200011a4 	.word	0x200011a4
 800b46c:	58004000 	.word	0x58004000
 800b470:	20001100 	.word	0x20001100
 800b474:	00122f11 	.word	0x00122f11

0800b478 <SFU_LL_SECU_CheckApplyRuntimeProtections>:
{
 800b478:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (uStep == SFU_INITIAL_CONFIGURATION)
 800b47a:	4605      	mov	r5, r0
 800b47c:	2800      	cmp	r0, #0
 800b47e:	d138      	bne.n	800b4f2 <SFU_LL_SECU_CheckApplyRuntimeProtections+0x7a>
    if (SFU_LL_SECU_SetProtectionANTI_TAMPER() == SFU_SUCCESS)
 800b480:	4e2a      	ldr	r6, [pc, #168]	@ (800b52c <SFU_LL_SECU_CheckApplyRuntimeProtections+0xb4>)
      e_ret_status = SFU_ERROR;
 800b482:	f641 77e1 	movw	r7, #8161	@ 0x1fe1
    if (SFU_LL_SECU_SetProtectionANTI_TAMPER() == SFU_SUCCESS)
 800b486:	f7ff ff97 	bl	800b3b8 <SFU_LL_SECU_SetProtectionANTI_TAMPER>
      e_ret_status = SFU_ERROR;
 800b48a:	42b0      	cmp	r0, r6
 800b48c:	bf0c      	ite	eq
 800b48e:	4634      	moveq	r4, r6
 800b490:	463c      	movne	r4, r7
    if (SFU_LL_SECU_SetProtectionMPU(uStep) == SFU_SUCCESS)
 800b492:	4628      	mov	r0, r5
 800b494:	f7ff fe66 	bl	800b164 <SFU_LL_SECU_SetProtectionMPU>
      e_ret_status = SFU_ERROR;
 800b498:	42b0      	cmp	r0, r6
 800b49a:	bf18      	it	ne
 800b49c:	463c      	movne	r4, r7
    if (SFU_LL_SECU_SetProtectionDMA() == SFU_SUCCESS)
 800b49e:	f7ff ff17 	bl	800b2d0 <SFU_LL_SECU_SetProtectionDMA>
      e_ret_status = SFU_ERROR;
 800b4a2:	42b0      	cmp	r0, r6
 800b4a4:	bf18      	it	ne
 800b4a6:	463c      	movne	r4, r7
  IwdgHandle.Instance = IWDG1;
 800b4a8:	4821      	ldr	r0, [pc, #132]	@ (800b530 <SFU_LL_SECU_CheckApplyRuntimeProtections+0xb8>)
  IwdgHandle.Init.Prescaler = IWDG_PRESCALER_64;
 800b4aa:	2304      	movs	r3, #4
 800b4ac:	4a21      	ldr	r2, [pc, #132]	@ (800b534 <SFU_LL_SECU_CheckApplyRuntimeProtections+0xbc>)
  IwdgHandle.Init.Window = IWDG_WINDOW_DISABLE;
 800b4ae:	f640 31b8 	movw	r1, #3000	@ 0xbb8
  IwdgHandle.Init.Prescaler = IWDG_PRESCALER_64;
 800b4b2:	e9c0 2300 	strd	r2, r3, [r0]
  IwdgHandle.Init.Window = IWDG_WINDOW_DISABLE;
 800b4b6:	f640 73ff 	movw	r3, #4095	@ 0xfff
 800b4ba:	e9c0 1302 	strd	r1, r3, [r0, #8]
    if (HAL_IWDG_Init(&IwdgHandle) == HAL_OK)
 800b4be:	f001 f88d 	bl	800c5dc <HAL_IWDG_Init>
 800b4c2:	bb58      	cbnz	r0, 800b51c <SFU_LL_SECU_CheckApplyRuntimeProtections+0xa4>
      FLOW_CONTROL_STEP(uFlowProtectValue, FLOW_STEP_IWDG, FLOW_CTRL_IWDG);
 800b4c4:	491c      	ldr	r1, [pc, #112]	@ (800b538 <SFU_LL_SECU_CheckApplyRuntimeProtections+0xc0>)
 800b4c6:	680a      	ldr	r2, [r1, #0]
 800b4c8:	f482 33b2 	eor.w	r3, r2, #91136	@ 0x16400
 800b4cc:	f483 73dd 	eor.w	r3, r3, #442	@ 0x1ba
 800b4d0:	600b      	str	r3, [r1, #0]
 800b4d2:	4b1a      	ldr	r3, [pc, #104]	@ (800b53c <SFU_LL_SECU_CheckApplyRuntimeProtections+0xc4>)
 800b4d4:	429a      	cmp	r2, r3
 800b4d6:	d001      	beq.n	800b4dc <SFU_LL_SECU_CheckApplyRuntimeProtections+0x64>
 800b4d8:	f7fe facc 	bl	8009a74 <SFU_EXCPT_Security_Error>
  if (uStep == SFU_INITIAL_CONFIGURATION)
 800b4dc:	bb0d      	cbnz	r5, 800b522 <SFU_LL_SECU_CheckApplyRuntimeProtections+0xaa>
    if (SFU_LL_SECU_SetProtectionDAP() == SFU_SUCCESS)
 800b4de:	f7ff ff39 	bl	800b354 <SFU_LL_SECU_SetProtectionDAP>
      e_ret_status = SFU_ERROR;
 800b4e2:	4a12      	ldr	r2, [pc, #72]	@ (800b52c <SFU_LL_SECU_CheckApplyRuntimeProtections+0xb4>)
 800b4e4:	f641 73e1 	movw	r3, #8161	@ 0x1fe1
 800b4e8:	4290      	cmp	r0, r2
 800b4ea:	bf18      	it	ne
 800b4ec:	461c      	movne	r4, r3
}
 800b4ee:	4620      	mov	r0, r4
 800b4f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    FLOW_CONTROL_STEP(uFlowProtectValue, FLOW_STEP_TAMPER, FLOW_CTRL_TAMPER);
 800b4f2:	4911      	ldr	r1, [pc, #68]	@ (800b538 <SFU_LL_SECU_CheckApplyRuntimeProtections+0xc0>)
 800b4f4:	680a      	ldr	r2, [r1, #0]
 800b4f6:	f482 3396 	eor.w	r3, r2, #76800	@ 0x12c00
 800b4fa:	f083 03d3 	eor.w	r3, r3, #211	@ 0xd3
 800b4fe:	600b      	str	r3, [r1, #0]
 800b500:	f64c 5333 	movw	r3, #52531	@ 0xcd33
 800b504:	429a      	cmp	r2, r3
 800b506:	d001      	beq.n	800b50c <SFU_LL_SECU_CheckApplyRuntimeProtections+0x94>
 800b508:	f7fe fab4 	bl	8009a74 <SFU_EXCPT_Security_Error>
    SFU_MPU_SysCall((uint32_t)SB_SYSCALL_MPU_CONFIG);
 800b50c:	2003      	movs	r0, #3
    SFU_MPU_SysCall((uint32_t)SB_SYSCALL_DMA_CONFIG);
 800b50e:	4c07      	ldr	r4, [pc, #28]	@ (800b52c <SFU_LL_SECU_CheckApplyRuntimeProtections+0xb4>)
    SFU_MPU_SysCall((uint32_t)SB_SYSCALL_MPU_CONFIG);
 800b510:	f7ff f90e 	bl	800a730 <SFU_MPU_SysCall>
    SFU_MPU_SysCall((uint32_t)SB_SYSCALL_DMA_CONFIG);
 800b514:	2004      	movs	r0, #4
 800b516:	f7ff f90b 	bl	800a730 <SFU_MPU_SysCall>
 800b51a:	e7c5      	b.n	800b4a8 <SFU_LL_SECU_CheckApplyRuntimeProtections+0x30>
    e_ret_status = SFU_ERROR;
 800b51c:	f641 74e1 	movw	r4, #8161	@ 0x1fe1
 800b520:	e7dc      	b.n	800b4dc <SFU_LL_SECU_CheckApplyRuntimeProtections+0x64>
    SFU_MPU_SysCall((uint32_t)SB_SYSCALL_DAP_CONFIG);
 800b522:	2005      	movs	r0, #5
 800b524:	f7ff f904 	bl	800a730 <SFU_MPU_SysCall>
 800b528:	e7e1      	b.n	800b4ee <SFU_LL_SECU_CheckApplyRuntimeProtections+0x76>
 800b52a:	bf00      	nop
 800b52c:	00122f11 	.word	0x00122f11
 800b530:	20001d80 	.word	0x20001d80
 800b534:	58004800 	.word	0x58004800
 800b538:	20001100 	.word	0x20001100
 800b53c:	00018798 	.word	0x00018798

0800b540 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800b540:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800b578 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 800b544:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800b546:	e003      	b.n	800b550 <LoopCopyDataInit>

0800b548 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800b548:	4b0c      	ldr	r3, [pc, #48]	@ (800b57c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800b54a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800b54c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800b54e:	3104      	adds	r1, #4

0800b550 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 800b550:	480b      	ldr	r0, [pc, #44]	@ (800b580 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800b552:	4b0c      	ldr	r3, [pc, #48]	@ (800b584 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800b554:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800b556:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800b558:	d3f6      	bcc.n	800b548 <CopyDataInit>
  ldr  r2, =_sbss
 800b55a:	4a0b      	ldr	r2, [pc, #44]	@ (800b588 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800b55c:	e002      	b.n	800b564 <LoopFillZerobss>

0800b55e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 800b55e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800b560:	f842 3b04 	str.w	r3, [r2], #4

0800b564 <LoopFillZerobss>:

LoopFillZerobss:
  ldr  r3, = _ebss
 800b564:	4b09      	ldr	r3, [pc, #36]	@ (800b58c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800b566:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800b568:	d3f9      	bcc.n	800b55e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit
 800b56a:	f000 f8ad 	bl	800b6c8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800b56e:	f003 fcab 	bl	800eec8 <__libc_init_array>
/* Call the application entry point.*/
  bl  main
 800b572:	f7fd fc53 	bl	8008e1c <main>
  bx  lr
 800b576:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800b578:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800b57c:	08010528 	.word	0x08010528
  ldr  r0, =_sdata
 800b580:	20001100 	.word	0x20001100
  ldr  r3, =_edata
 800b584:	20001188 	.word	0x20001188
  ldr  r2, =_sbss
 800b588:	20001188 	.word	0x20001188
  ldr  r3, = _ebss
 800b58c:	20001f00 	.word	0x20001f00

0800b590 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800b590:	e7fe      	b.n	800b590 <ADC3_IRQHandler>
	...

0800b594 <BSP_LED_Init>:
void BSP_LED_Init(Led_TypeDef Led)
{
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 800b594:	4b15      	ldr	r3, [pc, #84]	@ (800b5ec <BSP_LED_Init+0x58>)
 800b596:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800b59a:	f042 0202 	orr.w	r2, r2, #2
{
 800b59e:	b570      	push	{r4, r5, r6, lr}
 800b5a0:	b088      	sub	sp, #32
  LEDx_GPIO_CLK_ENABLE(Led);
 800b5a2:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 800b5a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b5aa:	f003 0302 	and.w	r3, r3, #2
 800b5ae:	b9c8      	cbnz	r0, 800b5e4 <BSP_LED_Init+0x50>
 800b5b0:	9301      	str	r3, [sp, #4]
 800b5b2:	9b01      	ldr	r3, [sp, #4]

  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 800b5b4:	4b0e      	ldr	r3, [pc, #56]	@ (800b5f0 <BSP_LED_Init+0x5c>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b5b6:	2600      	movs	r6, #0
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;

  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 800b5b8:	4c0e      	ldr	r4, [pc, #56]	@ (800b5f4 <BSP_LED_Init+0x60>)
 800b5ba:	a903      	add	r1, sp, #12
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 800b5bc:	f833 5010 	ldrh.w	r5, [r3, r0, lsl #1]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b5c0:	2301      	movs	r3, #1
  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 800b5c2:	eb04 0480 	add.w	r4, r4, r0, lsl #2
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 800b5c6:	9503      	str	r5, [sp, #12]
  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 800b5c8:	6860      	ldr	r0, [r4, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b5ca:	e9cd 3604 	strd	r3, r6, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b5ce:	2303      	movs	r3, #3
 800b5d0:	9306      	str	r3, [sp, #24]
  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 800b5d2:	f000 ff07 	bl	800c3e4 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET);
 800b5d6:	4632      	mov	r2, r6
 800b5d8:	4629      	mov	r1, r5
 800b5da:	6860      	ldr	r0, [r4, #4]
 800b5dc:	f000 fff0 	bl	800c5c0 <HAL_GPIO_WritePin>
}
 800b5e0:	b008      	add	sp, #32
 800b5e2:	bd70      	pop	{r4, r5, r6, pc}
  LEDx_GPIO_CLK_ENABLE(Led);
 800b5e4:	9302      	str	r3, [sp, #8]
 800b5e6:	9b02      	ldr	r3, [sp, #8]
 800b5e8:	e7e4      	b.n	800b5b4 <BSP_LED_Init+0x20>
 800b5ea:	bf00      	nop
 800b5ec:	58024400 	.word	0x58024400
 800b5f0:	0800fb3c 	.word	0x0800fb3c
 800b5f4:	20001108 	.word	0x20001108

0800b5f8 <BSP_LED_Off>:
  *     @arg  LED3
  * @retval None
  */
void BSP_LED_Off(Led_TypeDef Led)
{
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET);
 800b5f8:	4b04      	ldr	r3, [pc, #16]	@ (800b60c <BSP_LED_Off+0x14>)
 800b5fa:	2200      	movs	r2, #0
 800b5fc:	4904      	ldr	r1, [pc, #16]	@ (800b610 <BSP_LED_Off+0x18>)
 800b5fe:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 800b602:	f831 1010 	ldrh.w	r1, [r1, r0, lsl #1]
 800b606:	6858      	ldr	r0, [r3, #4]
 800b608:	f000 bfda 	b.w	800c5c0 <HAL_GPIO_WritePin>
 800b60c:	20001108 	.word	0x20001108
 800b610:	0800fb3c 	.word	0x0800fb3c

0800b614 <BSP_LED_Toggle>:
  *     @arg  LED3
  * @retval None
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
  HAL_GPIO_TogglePin(GPIO_PORT[Led], GPIO_PIN[Led]);
 800b614:	4b04      	ldr	r3, [pc, #16]	@ (800b628 <BSP_LED_Toggle+0x14>)
 800b616:	4a05      	ldr	r2, [pc, #20]	@ (800b62c <BSP_LED_Toggle+0x18>)
 800b618:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 800b61c:	f832 1010 	ldrh.w	r1, [r2, r0, lsl #1]
 800b620:	6858      	ldr	r0, [r3, #4]
 800b622:	f000 bfd2 	b.w	800c5ca <HAL_GPIO_TogglePin>
 800b626:	bf00      	nop
 800b628:	20001108 	.word	0x20001108
 800b62c:	0800fb3c 	.word	0x0800fb3c

0800b630 <BSP_PB_Init>:
void BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
  GPIO_InitTypeDef GPIO_InitStruct;

  /* Enable the BUTTON Clock */
  BUTTONx_GPIO_CLK_ENABLE(Button);
 800b630:	4b1d      	ldr	r3, [pc, #116]	@ (800b6a8 <BSP_PB_Init+0x78>)
 800b632:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800b636:	f042 0204 	orr.w	r2, r2, #4
{
 800b63a:	b510      	push	{r4, lr}
 800b63c:	b086      	sub	sp, #24
  BUTTONx_GPIO_CLK_ENABLE(Button);
 800b63e:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
 800b642:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b646:	f003 0304 	and.w	r3, r3, #4
 800b64a:	9300      	str	r3, [sp, #0]
 800b64c:	9b00      	ldr	r3, [sp, #0]

  if(ButtonMode == BUTTON_MODE_GPIO)
 800b64e:	b981      	cbnz	r1, 800b672 <BSP_PB_Init+0x42>
  {
    /* Configure Button pin as input */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 800b650:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b654:	2202      	movs	r2, #2
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800b656:	e9cd 3101 	strd	r3, r1, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b65a:	2303      	movs	r3, #3
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 800b65c:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b65e:	e9cd 2303 	strd	r2, r3, [sp, #12]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 800b662:	4b12      	ldr	r3, [pc, #72]	@ (800b6ac <BSP_PB_Init+0x7c>)
 800b664:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 800b668:	6918      	ldr	r0, [r3, #16]
 800b66a:	f000 febb 	bl	800c3e4 <HAL_GPIO_Init>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0x00);
    HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
  }
}
 800b66e:	b006      	add	sp, #24
 800b670:	bd10      	pop	{r4, pc}
  if(ButtonMode == BUTTON_MODE_EXTI)
 800b672:	2901      	cmp	r1, #1
 800b674:	d1fb      	bne.n	800b66e <BSP_PB_Init+0x3e>
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 800b676:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
    GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800b67a:	2400      	movs	r4, #0
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 800b67c:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 800b67e:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800b680:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800b684:	e9cd 3402 	strd	r3, r4, [sp, #8]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 800b688:	4b08      	ldr	r3, [pc, #32]	@ (800b6ac <BSP_PB_Init+0x7c>)
 800b68a:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 800b68e:	6918      	ldr	r0, [r3, #16]
 800b690:	f000 fea8 	bl	800c3e4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0x00);
 800b694:	4622      	mov	r2, r4
 800b696:	210f      	movs	r1, #15
 800b698:	2028      	movs	r0, #40	@ 0x28
 800b69a:	f000 f91d 	bl	800b8d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
 800b69e:	2028      	movs	r0, #40	@ 0x28
 800b6a0:	f000 f94c 	bl	800b93c <HAL_NVIC_EnableIRQ>
}
 800b6a4:	e7e3      	b.n	800b66e <BSP_PB_Init+0x3e>
 800b6a6:	bf00      	nop
 800b6a8:	58024400 	.word	0x58024400
 800b6ac:	20001108 	.word	0x20001108

0800b6b0 <BSP_PB_GetState>:
  * @param  Button: Specifies the Button to be checked.
  *   This parameter should be: BUTTON_USER
  * @retval The Button GPIO pin value.
  */
uint32_t BSP_PB_GetState(Button_TypeDef Button)
{
 800b6b0:	b508      	push	{r3, lr}
  return HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]);
 800b6b2:	4b04      	ldr	r3, [pc, #16]	@ (800b6c4 <BSP_PB_GetState+0x14>)
 800b6b4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800b6b8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800b6bc:	6900      	ldr	r0, [r0, #16]
 800b6be:	f000 ff79 	bl	800c5b4 <HAL_GPIO_ReadPin>
}
 800b6c2:	bd08      	pop	{r3, pc}
 800b6c4:	20001108 	.word	0x20001108

0800b6c8 <SystemInit>:
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800b6c8:	4a2e      	ldr	r2, [pc, #184]	@ (800b784 <SystemInit+0xbc>)
 800b6ca:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800b6ce:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800b6d2:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800b6d6:	4a2c      	ldr	r2, [pc, #176]	@ (800b788 <SystemInit+0xc0>)
 800b6d8:	6813      	ldr	r3, [r2, #0]
 800b6da:	f003 030f 	and.w	r3, r3, #15
 800b6de:	2b06      	cmp	r3, #6
 800b6e0:	d805      	bhi.n	800b6ee <SystemInit+0x26>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800b6e2:	6813      	ldr	r3, [r2, #0]
 800b6e4:	f023 030f 	bic.w	r3, r3, #15
 800b6e8:	f043 0307 	orr.w	r3, r3, #7
 800b6ec:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800b6ee:	4b27      	ldr	r3, [pc, #156]	@ (800b78c <SystemInit+0xc4>)
 800b6f0:	681a      	ldr	r2, [r3, #0]
 800b6f2:	f042 0201 	orr.w	r2, r2, #1
 800b6f6:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800b6f8:	2200      	movs	r2, #0
 800b6fa:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800b6fc:	4a24      	ldr	r2, [pc, #144]	@ (800b790 <SystemInit+0xc8>)
 800b6fe:	6819      	ldr	r1, [r3, #0]
 800b700:	400a      	ands	r2, r1

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800b702:	4921      	ldr	r1, [pc, #132]	@ (800b788 <SystemInit+0xc0>)
  RCC->CR &= 0xEAF6ED7FU;
 800b704:	601a      	str	r2, [r3, #0]
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800b706:	680a      	ldr	r2, [r1, #0]
 800b708:	0710      	lsls	r0, r2, #28
 800b70a:	d505      	bpl.n	800b718 <SystemInit+0x50>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800b70c:	680a      	ldr	r2, [r1, #0]
 800b70e:	f022 020f 	bic.w	r2, r2, #15
 800b712:	f042 0207 	orr.w	r2, r2, #7
 800b716:	600a      	str	r2, [r1, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800b718:	2200      	movs	r2, #0

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800b71a:	491e      	ldr	r1, [pc, #120]	@ (800b794 <SystemInit+0xcc>)
  RCC->D1CFGR = 0x00000000;
 800b71c:	619a      	str	r2, [r3, #24]
  RCC->D2CFGR = 0x00000000;
 800b71e:	61da      	str	r2, [r3, #28]
  RCC->D3CFGR = 0x00000000;
 800b720:	621a      	str	r2, [r3, #32]
  RCC->PLLCKSELR = 0x02020200;
 800b722:	6299      	str	r1, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800b724:	491c      	ldr	r1, [pc, #112]	@ (800b798 <SystemInit+0xd0>)
 800b726:	62d9      	str	r1, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800b728:	491c      	ldr	r1, [pc, #112]	@ (800b79c <SystemInit+0xd4>)
 800b72a:	6319      	str	r1, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800b72c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800b72e:	6399      	str	r1, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800b730:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800b732:	6419      	str	r1, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800b734:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800b736:	6819      	ldr	r1, [r3, #0]
 800b738:	f421 2180 	bic.w	r1, r1, #262144	@ 0x40000
 800b73c:	6019      	str	r1, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800b73e:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800b740:	4b17      	ldr	r3, [pc, #92]	@ (800b7a0 <SystemInit+0xd8>)
 800b742:	681b      	ldr	r3, [r3, #0]
 800b744:	f36f 030f 	bfc	r3, #0, #16
 800b748:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b74c:	d203      	bcs.n	800b756 <SystemInit+0x8e>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800b74e:	4b15      	ldr	r3, [pc, #84]	@ (800b7a4 <SystemInit+0xdc>)
 800b750:	2201      	movs	r2, #1
 800b752:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 800b756:	4b0d      	ldr	r3, [pc, #52]	@ (800b78c <SystemInit+0xc4>)
 800b758:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 800b75c:	04d2      	lsls	r2, r2, #19
 800b75e:	d40f      	bmi.n	800b780 <SystemInit+0xb8>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800b760:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800b764:	f243 01d2 	movw	r1, #12498	@ 0x30d2
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800b768:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800b76c:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800b770:	4a0d      	ldr	r2, [pc, #52]	@ (800b7a8 <SystemInit+0xe0>)
 800b772:	6011      	str	r1, [r2, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800b774:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 800b778:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800b77c:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800b780:	4770      	bx	lr
 800b782:	bf00      	nop
 800b784:	e000ed00 	.word	0xe000ed00
 800b788:	52002000 	.word	0x52002000
 800b78c:	58024400 	.word	0x58024400
 800b790:	eaf6ed7f 	.word	0xeaf6ed7f
 800b794:	02020200 	.word	0x02020200
 800b798:	01ff0000 	.word	0x01ff0000
 800b79c:	01010280 	.word	0x01010280
 800b7a0:	5c001000 	.word	0x5c001000
 800b7a4:	51008000 	.word	0x51008000
 800b7a8:	52004000 	.word	0x52004000

0800b7ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800b7ac:	b570      	push	{r4, r5, r6, lr}
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800b7ae:	4e0f      	ldr	r6, [pc, #60]	@ (800b7ec <HAL_InitTick+0x40>)
{
 800b7b0:	4605      	mov	r5, r0
  if((uint32_t)uwTickFreq == 0UL)
 800b7b2:	7832      	ldrb	r2, [r6, #0]
 800b7b4:	b90a      	cbnz	r2, 800b7ba <HAL_InitTick+0xe>
  {
    return HAL_ERROR;
 800b7b6:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 800b7b8:	bd70      	pop	{r4, r5, r6, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 800b7ba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800b7be:	fbb3 f3f2 	udiv	r3, r3, r2
 800b7c2:	4a0b      	ldr	r2, [pc, #44]	@ (800b7f0 <HAL_InitTick+0x44>)
 800b7c4:	6810      	ldr	r0, [r2, #0]
 800b7c6:	fbb0 f0f3 	udiv	r0, r0, r3
 800b7ca:	f000 f8d7 	bl	800b97c <HAL_SYSTICK_Config>
 800b7ce:	4604      	mov	r4, r0
 800b7d0:	2800      	cmp	r0, #0
 800b7d2:	d1f0      	bne.n	800b7b6 <HAL_InitTick+0xa>
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800b7d4:	2d0f      	cmp	r5, #15
 800b7d6:	d8ee      	bhi.n	800b7b6 <HAL_InitTick+0xa>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800b7d8:	4602      	mov	r2, r0
 800b7da:	4629      	mov	r1, r5
 800b7dc:	f04f 30ff 	mov.w	r0, #4294967295
 800b7e0:	f000 f87a 	bl	800b8d8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800b7e4:	4620      	mov	r0, r4
 800b7e6:	6075      	str	r5, [r6, #4]
  return HAL_OK;
 800b7e8:	e7e6      	b.n	800b7b8 <HAL_InitTick+0xc>
 800b7ea:	bf00      	nop
 800b7ec:	20001124 	.word	0x20001124
 800b7f0:	20001120 	.word	0x20001120

0800b7f4 <HAL_Init>:
{
 800b7f4:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800b7f6:	2003      	movs	r0, #3
 800b7f8:	f000 f85c 	bl	800b8b4 <HAL_NVIC_SetPriorityGrouping>
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800b7fc:	f001 f9f8 	bl	800cbf0 <HAL_RCC_GetSysClockFreq>
 800b800:	490f      	ldr	r1, [pc, #60]	@ (800b840 <HAL_Init+0x4c>)
 800b802:	4a10      	ldr	r2, [pc, #64]	@ (800b844 <HAL_Init+0x50>)
 800b804:	698b      	ldr	r3, [r1, #24]
 800b806:	f3c3 2303 	ubfx	r3, r3, #8, #4
 800b80a:	5cd3      	ldrb	r3, [r2, r3]
 800b80c:	f003 031f 	and.w	r3, r3, #31
 800b810:	40d8      	lsrs	r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800b812:	698b      	ldr	r3, [r1, #24]
 800b814:	f003 030f 	and.w	r3, r3, #15
 800b818:	5cd3      	ldrb	r3, [r2, r3]
 800b81a:	4a0b      	ldr	r2, [pc, #44]	@ (800b848 <HAL_Init+0x54>)
 800b81c:	f003 031f 	and.w	r3, r3, #31
 800b820:	fa20 f303 	lsr.w	r3, r0, r3
 800b824:	6013      	str	r3, [r2, #0]
  SystemCoreClock = common_system_clock;
 800b826:	4b09      	ldr	r3, [pc, #36]	@ (800b84c <HAL_Init+0x58>)
 800b828:	6018      	str	r0, [r3, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800b82a:	2000      	movs	r0, #0
 800b82c:	f7ff ffbe 	bl	800b7ac <HAL_InitTick>
 800b830:	4604      	mov	r4, r0
 800b832:	b918      	cbnz	r0, 800b83c <HAL_Init+0x48>
  HAL_MspInit();
 800b834:	f7fd fb86 	bl	8008f44 <HAL_MspInit>
}
 800b838:	4620      	mov	r0, r4
 800b83a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800b83c:	2401      	movs	r4, #1
 800b83e:	e7fb      	b.n	800b838 <HAL_Init+0x44>
 800b840:	58024400 	.word	0x58024400
 800b844:	0800fb46 	.word	0x0800fb46
 800b848:	2000111c 	.word	0x2000111c
 800b84c:	20001120 	.word	0x20001120

0800b850 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 800b850:	4a03      	ldr	r2, [pc, #12]	@ (800b860 <HAL_IncTick+0x10>)
 800b852:	4b04      	ldr	r3, [pc, #16]	@ (800b864 <HAL_IncTick+0x14>)
 800b854:	6811      	ldr	r1, [r2, #0]
 800b856:	781b      	ldrb	r3, [r3, #0]
 800b858:	440b      	add	r3, r1
 800b85a:	6013      	str	r3, [r2, #0]
}
 800b85c:	4770      	bx	lr
 800b85e:	bf00      	nop
 800b860:	20001d90 	.word	0x20001d90
 800b864:	20001124 	.word	0x20001124

0800b868 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800b868:	4b01      	ldr	r3, [pc, #4]	@ (800b870 <HAL_GetTick+0x8>)
 800b86a:	6818      	ldr	r0, [r3, #0]
}
 800b86c:	4770      	bx	lr
 800b86e:	bf00      	nop
 800b870:	20001d90 	.word	0x20001d90

0800b874 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800b874:	b538      	push	{r3, r4, r5, lr}
 800b876:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800b878:	f7ff fff6 	bl	800b868 <HAL_GetTick>
 800b87c:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800b87e:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 800b880:	bf1e      	ittt	ne
 800b882:	4b04      	ldrne	r3, [pc, #16]	@ (800b894 <HAL_Delay+0x20>)
 800b884:	781b      	ldrbne	r3, [r3, #0]
 800b886:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800b888:	f7ff ffee 	bl	800b868 <HAL_GetTick>
 800b88c:	1b43      	subs	r3, r0, r5
 800b88e:	42a3      	cmp	r3, r4
 800b890:	d3fa      	bcc.n	800b888 <HAL_Delay+0x14>
  {
  }
}
 800b892:	bd38      	pop	{r3, r4, r5, pc}
 800b894:	20001124 	.word	0x20001124

0800b898 <HAL_SuspendTick>:
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 800b898:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 800b89c:	6913      	ldr	r3, [r2, #16]
 800b89e:	f023 0302 	bic.w	r3, r3, #2
 800b8a2:	6113      	str	r3, [r2, #16]
}
 800b8a4:	4770      	bx	lr
	...

0800b8a8 <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 800b8a8:	4b01      	ldr	r3, [pc, #4]	@ (800b8b0 <HAL_GetREVID+0x8>)
 800b8aa:	6818      	ldr	r0, [r3, #0]
}
 800b8ac:	0c00      	lsrs	r0, r0, #16
 800b8ae:	4770      	bx	lr
 800b8b0:	5c001000 	.word	0x5c001000

0800b8b4 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800b8b4:	4907      	ldr	r1, [pc, #28]	@ (800b8d4 <HAL_NVIC_SetPriorityGrouping+0x20>)
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800b8b6:	0203      	lsls	r3, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800b8b8:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800b8ba:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800b8be:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800b8c2:	0412      	lsls	r2, r2, #16
 800b8c4:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800b8c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800b8c8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800b8cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 800b8d0:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800b8d2:	4770      	bx	lr
 800b8d4:	e000ed00 	.word	0xe000ed00

0800b8d8 <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800b8d8:	4b16      	ldr	r3, [pc, #88]	@ (800b934 <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800b8da:	b530      	push	{r4, r5, lr}
 800b8dc:	68dc      	ldr	r4, [r3, #12]
 800b8de:	f3c4 2402 	ubfx	r4, r4, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800b8e2:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800b8e6:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800b8e8:	2b04      	cmp	r3, #4
 800b8ea:	bf28      	it	cs
 800b8ec:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800b8ee:	2d06      	cmp	r5, #6
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800b8f0:	f04f 35ff 	mov.w	r5, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800b8f4:	bf8c      	ite	hi
 800b8f6:	3c03      	subhi	r4, #3
 800b8f8:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800b8fa:	fa05 f303 	lsl.w	r3, r5, r3
  if ((int32_t)(IRQn) >= 0)
 800b8fe:	2800      	cmp	r0, #0
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800b900:	fa05 f504 	lsl.w	r5, r5, r4
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800b904:	ea21 0303 	bic.w	r3, r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800b908:	ea22 0205 	bic.w	r2, r2, r5
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800b90c:	fa03 f304 	lsl.w	r3, r3, r4
 800b910:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b914:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800b918:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 800b91a:	db06      	blt.n	800b92a <HAL_NVIC_SetPriority+0x52>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b91c:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 800b920:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 800b924:	f880 3300 	strb.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 800b928:	bd30      	pop	{r4, r5, pc}
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b92a:	f000 000f 	and.w	r0, r0, #15
 800b92e:	4a02      	ldr	r2, [pc, #8]	@ (800b938 <HAL_NVIC_SetPriority+0x60>)
 800b930:	5413      	strb	r3, [r2, r0]
 800b932:	e7f9      	b.n	800b928 <HAL_NVIC_SetPriority+0x50>
 800b934:	e000ed00 	.word	0xe000ed00
 800b938:	e000ed14 	.word	0xe000ed14

0800b93c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800b93c:	2800      	cmp	r0, #0
 800b93e:	db07      	blt.n	800b950 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800b940:	0941      	lsrs	r1, r0, #5
 800b942:	2301      	movs	r3, #1
 800b944:	f000 001f 	and.w	r0, r0, #31
 800b948:	4a02      	ldr	r2, [pc, #8]	@ (800b954 <HAL_NVIC_EnableIRQ+0x18>)
 800b94a:	4083      	lsls	r3, r0
 800b94c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 800b950:	4770      	bx	lr
 800b952:	bf00      	nop
 800b954:	e000e100 	.word	0xe000e100

0800b958 <HAL_NVIC_SystemReset>:
  __ASM volatile ("dsb 0xF":::"memory");
 800b958:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800b95c:	4905      	ldr	r1, [pc, #20]	@ (800b974 <HAL_NVIC_SystemReset+0x1c>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800b95e:	4b06      	ldr	r3, [pc, #24]	@ (800b978 <HAL_NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800b960:	68ca      	ldr	r2, [r1, #12]
 800b962:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800b966:	4313      	orrs	r3, r2
 800b968:	60cb      	str	r3, [r1, #12]
 800b96a:	f3bf 8f4f 	dsb	sy
    __NOP();
 800b96e:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 800b970:	e7fd      	b.n	800b96e <HAL_NVIC_SystemReset+0x16>
 800b972:	bf00      	nop
 800b974:	e000ed00 	.word	0xe000ed00
 800b978:	05fa0004 	.word	0x05fa0004

0800b97c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800b97c:	3801      	subs	r0, #1
 800b97e:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 800b982:	d20b      	bcs.n	800b99c <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800b984:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b988:	4a05      	ldr	r2, [pc, #20]	@ (800b9a0 <HAL_SYSTICK_Config+0x24>)
 800b98a:	21f0      	movs	r1, #240	@ 0xf0
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800b98c:	6158      	str	r0, [r3, #20]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800b98e:	2000      	movs	r0, #0
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b990:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800b994:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800b996:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800b998:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800b99a:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800b99c:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800b99e:	4770      	bx	lr
 800b9a0:	e000ed00 	.word	0xe000ed00

0800b9a4 <HAL_MPU_Enable>:
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 800b9a4:	4b06      	ldr	r3, [pc, #24]	@ (800b9c0 <HAL_MPU_Enable+0x1c>)
 800b9a6:	f040 0001 	orr.w	r0, r0, #1
 800b9aa:	f8c3 0094 	str.w	r0, [r3, #148]	@ 0x94

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800b9ae:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b9b0:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800b9b4:	625a      	str	r2, [r3, #36]	@ 0x24
 800b9b6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800b9ba:	f3bf 8f6f 	isb	sy

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800b9be:	4770      	bx	lr
 800b9c0:	e000ed00 	.word	0xe000ed00

0800b9c4 <HAL_MPU_ConfigRegion>:
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 800b9c4:	7843      	ldrb	r3, [r0, #1]
 800b9c6:	4a14      	ldr	r2, [pc, #80]	@ (800ba18 <HAL_MPU_ConfigRegion+0x54>)
 800b9c8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 800b9cc:	f8d2 30a0 	ldr.w	r3, [r2, #160]	@ 0xa0
 800b9d0:	f023 0301 	bic.w	r3, r3, #1
 800b9d4:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 800b9d8:	6843      	ldr	r3, [r0, #4]
 800b9da:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800b9de:	7ac3      	ldrb	r3, [r0, #11]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800b9e0:	7b01      	ldrb	r1, [r0, #12]
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800b9e2:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800b9e4:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800b9e8:	7801      	ldrb	r1, [r0, #0]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800b9ea:	430b      	orrs	r3, r1
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800b9ec:	7a81      	ldrb	r1, [r0, #10]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800b9ee:	ea43 43c1 	orr.w	r3, r3, r1, lsl #19
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800b9f2:	7b41      	ldrb	r1, [r0, #13]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800b9f4:	ea43 4381 	orr.w	r3, r3, r1, lsl #18
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800b9f8:	7b81      	ldrb	r1, [r0, #14]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800b9fa:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800b9fe:	7bc1      	ldrb	r1, [r0, #15]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800ba00:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800ba04:	7a41      	ldrb	r1, [r0, #9]
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800ba06:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800ba0a:	7a01      	ldrb	r1, [r0, #8]
 800ba0c:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800ba10:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
}
 800ba14:	4770      	bx	lr
 800ba16:	bf00      	nop
 800ba18:	e000ed00 	.word	0xe000ed00

0800ba1c <CRC_Handle_8>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength)
{
 800ba1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ba1e:	f022 0603 	bic.w	r6, r2, #3
 800ba22:	460b      	mov	r3, r1
  __IO uint16_t *pReg;

  /* Processing time optimization: 4 bytes are entered in a row with a single word write,
   * last bytes must be carefully fed to the CRC calculator to ensure a correct type
   * handling by the peripheral */
  for (i = 0U; i < (BufferLength / 4U); i++)
 800ba24:	0897      	lsrs	r7, r2, #2
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800ba26:	6805      	ldr	r5, [r0, #0]
 800ba28:	440e      	add	r6, r1
  for (i = 0U; i < (BufferLength / 4U); i++)
 800ba2a:	42b3      	cmp	r3, r6
 800ba2c:	d10a      	bne.n	800ba44 <CRC_Handle_8+0x28>
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
                         (uint32_t)pBuffer[(4U * i) + 3U];
  }
  /* last bytes specific handling */
  if ((BufferLength % 4U) != 0U)
 800ba2e:	f012 0203 	ands.w	r2, r2, #3
 800ba32:	d004      	beq.n	800ba3e <CRC_Handle_8+0x22>
  {
    if ((BufferLength % 4U) == 1U)
 800ba34:	2a01      	cmp	r2, #1
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800ba36:	f811 4027 	ldrb.w	r4, [r1, r7, lsl #2]
    if ((BufferLength % 4U) == 1U)
 800ba3a:	d114      	bne.n	800ba66 <CRC_Handle_8+0x4a>
    {
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i];         /* Derogation MisraC2012 R.11.5 */
 800ba3c:	702c      	strb	r4, [r5, #0]
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
    }
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 800ba3e:	6803      	ldr	r3, [r0, #0]
 800ba40:	6818      	ldr	r0, [r3, #0]
}
 800ba42:	bdf0      	pop	{r4, r5, r6, r7, pc}
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 800ba44:	785c      	ldrb	r4, [r3, #1]
 800ba46:	3304      	adds	r3, #4
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800ba48:	f813 cc04 	ldrb.w	ip, [r3, #-4]
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 800ba4c:	0424      	lsls	r4, r4, #16
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 800ba4e:	ea44 640c 	orr.w	r4, r4, ip, lsl #24
                         (uint32_t)pBuffer[(4U * i) + 3U];
 800ba52:	f813 cc01 	ldrb.w	ip, [r3, #-1]
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 800ba56:	ea44 040c 	orr.w	r4, r4, ip
 800ba5a:	f813 cc02 	ldrb.w	ip, [r3, #-2]
 800ba5e:	ea44 240c 	orr.w	r4, r4, ip, lsl #8
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 800ba62:	602c      	str	r4, [r5, #0]
  for (i = 0U; i < (BufferLength / 4U); i++)
 800ba64:	e7e1      	b.n	800ba2a <CRC_Handle_8+0xe>
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 800ba66:	7859      	ldrb	r1, [r3, #1]
    if ((BufferLength % 4U) == 2U)
 800ba68:	2a02      	cmp	r2, #2
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 800ba6a:	ea41 2104 	orr.w	r1, r1, r4, lsl #8
      *pReg = data;
 800ba6e:	8029      	strh	r1, [r5, #0]
    if ((BufferLength % 4U) == 2U)
 800ba70:	d0e5      	beq.n	800ba3e <CRC_Handle_8+0x22>
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
 800ba72:	789b      	ldrb	r3, [r3, #2]
 800ba74:	702b      	strb	r3, [r5, #0]
 800ba76:	e7e2      	b.n	800ba3e <CRC_Handle_8+0x22>

0800ba78 <CRC_Handle_16>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength)
{
 800ba78:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Processing time optimization: 2 HalfWords are entered in a row with a single word write,
   * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure
   * a correct type handling by the peripheral */
  for (i = 0U; i < (BufferLength / 2U); i++)
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 800ba7a:	6800      	ldr	r0, [r0, #0]
  for (i = 0U; i < (BufferLength / 2U); i++)
 800ba7c:	0855      	lsrs	r5, r2, #1
 800ba7e:	2300      	movs	r3, #0
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 800ba80:	1c8e      	adds	r6, r1, #2
  for (i = 0U; i < (BufferLength / 2U); i++)
 800ba82:	429d      	cmp	r5, r3
 800ba84:	d106      	bne.n	800ba94 <CRC_Handle_16+0x1c>
  }
  if ((BufferLength % 2U) != 0U)
 800ba86:	07d3      	lsls	r3, r2, #31
 800ba88:	d502      	bpl.n	800ba90 <CRC_Handle_16+0x18>
  {
    pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                 /* Derogation MisraC2012 R.11.5 */
    *pReg = pBuffer[2U * i];
 800ba8a:	f831 3025 	ldrh.w	r3, [r1, r5, lsl #2]
 800ba8e:	8003      	strh	r3, [r0, #0]
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 800ba90:	6800      	ldr	r0, [r0, #0]
}
 800ba92:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 800ba94:	f831 7023 	ldrh.w	r7, [r1, r3, lsl #2]
 800ba98:	f836 4023 	ldrh.w	r4, [r6, r3, lsl #2]
  for (i = 0U; i < (BufferLength / 2U); i++)
 800ba9c:	3301      	adds	r3, #1
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 800ba9e:	ea44 4407 	orr.w	r4, r4, r7, lsl #16
 800baa2:	6004      	str	r4, [r0, #0]
  for (i = 0U; i < (BufferLength / 2U); i++)
 800baa4:	e7ed      	b.n	800ba82 <CRC_Handle_16+0xa>

0800baa6 <HAL_CRC_MspInit>:
}
 800baa6:	4770      	bx	lr

0800baa8 <HAL_CRC_Init>:
{
 800baa8:	b510      	push	{r4, lr}
  if (hcrc == NULL)
 800baaa:	4604      	mov	r4, r0
 800baac:	b908      	cbnz	r0, 800bab2 <HAL_CRC_Init+0xa>
    return HAL_ERROR;
 800baae:	2001      	movs	r0, #1
}
 800bab0:	bd10      	pop	{r4, pc}
  if (hcrc->State == HAL_CRC_STATE_RESET)
 800bab2:	7f43      	ldrb	r3, [r0, #29]
 800bab4:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800bab8:	b913      	cbnz	r3, 800bac0 <HAL_CRC_Init+0x18>
    hcrc->Lock = HAL_UNLOCKED;
 800baba:	7702      	strb	r2, [r0, #28]
    HAL_CRC_MspInit(hcrc);
 800babc:	f7ff fff3 	bl	800baa6 <HAL_CRC_MspInit>
  hcrc->State = HAL_CRC_STATE_BUSY;
 800bac0:	2302      	movs	r3, #2
 800bac2:	7763      	strb	r3, [r4, #29]
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 800bac4:	7923      	ldrb	r3, [r4, #4]
 800bac6:	b9e3      	cbnz	r3, 800bb02 <HAL_CRC_Init+0x5a>
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 800bac8:	6823      	ldr	r3, [r4, #0]
 800baca:	4a13      	ldr	r2, [pc, #76]	@ (800bb18 <HAL_CRC_Init+0x70>)
 800bacc:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 800bace:	689a      	ldr	r2, [r3, #8]
 800bad0:	f022 0218 	bic.w	r2, r2, #24
 800bad4:	609a      	str	r2, [r3, #8]
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 800bad6:	7962      	ldrb	r2, [r4, #5]
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 800bad8:	6823      	ldr	r3, [r4, #0]
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 800bada:	b9d2      	cbnz	r2, 800bb12 <HAL_CRC_Init+0x6a>
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 800badc:	f04f 32ff 	mov.w	r2, #4294967295
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 800bae0:	611a      	str	r2, [r3, #16]
  return HAL_OK;
 800bae2:	2000      	movs	r0, #0
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 800bae4:	689a      	ldr	r2, [r3, #8]
 800bae6:	6961      	ldr	r1, [r4, #20]
 800bae8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800baec:	430a      	orrs	r2, r1
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 800baee:	69a1      	ldr	r1, [r4, #24]
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 800baf0:	609a      	str	r2, [r3, #8]
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 800baf2:	689a      	ldr	r2, [r3, #8]
 800baf4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800baf8:	430a      	orrs	r2, r1
 800bafa:	609a      	str	r2, [r3, #8]
  hcrc->State = HAL_CRC_STATE_READY;
 800bafc:	2301      	movs	r3, #1
 800bafe:	7763      	strb	r3, [r4, #29]
  return HAL_OK;
 800bb00:	e7d6      	b.n	800bab0 <HAL_CRC_Init+0x8>
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 800bb02:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 800bb06:	4620      	mov	r0, r4
 800bb08:	f000 f82c 	bl	800bb64 <HAL_CRCEx_Polynomial_Set>
 800bb0c:	2800      	cmp	r0, #0
 800bb0e:	d0e2      	beq.n	800bad6 <HAL_CRC_Init+0x2e>
 800bb10:	e7cd      	b.n	800baae <HAL_CRC_Init+0x6>
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 800bb12:	6922      	ldr	r2, [r4, #16]
 800bb14:	e7e4      	b.n	800bae0 <HAL_CRC_Init+0x38>
 800bb16:	bf00      	nop
 800bb18:	04c11db7 	.word	0x04c11db7

0800bb1c <HAL_CRC_Calculate>:
{
 800bb1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  hcrc->State = HAL_CRC_STATE_BUSY;
 800bb1e:	2602      	movs	r6, #2
{
 800bb20:	4604      	mov	r4, r0
  hcrc->State = HAL_CRC_STATE_BUSY;
 800bb22:	7746      	strb	r6, [r0, #29]
  __HAL_CRC_DR_RESET(hcrc);
 800bb24:	6806      	ldr	r6, [r0, #0]
 800bb26:	68b7      	ldr	r7, [r6, #8]
 800bb28:	f047 0701 	orr.w	r7, r7, #1
 800bb2c:	60b7      	str	r7, [r6, #8]
  switch (hcrc->InputDataFormat)
 800bb2e:	6a07      	ldr	r7, [r0, #32]
 800bb30:	2f02      	cmp	r7, #2
 800bb32:	d014      	beq.n	800bb5e <HAL_CRC_Calculate+0x42>
 800bb34:	2f03      	cmp	r7, #3
 800bb36:	d005      	beq.n	800bb44 <HAL_CRC_Calculate+0x28>
 800bb38:	2f01      	cmp	r7, #1
 800bb3a:	d00d      	beq.n	800bb58 <HAL_CRC_Calculate+0x3c>
 800bb3c:	2000      	movs	r0, #0
  hcrc->State = HAL_CRC_STATE_READY;
 800bb3e:	2301      	movs	r3, #1
 800bb40:	7763      	strb	r3, [r4, #29]
}
 800bb42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bb44:	eb01 0582 	add.w	r5, r1, r2, lsl #2
      for (index = 0U; index < BufferLength; index++)
 800bb48:	42a9      	cmp	r1, r5
 800bb4a:	d101      	bne.n	800bb50 <HAL_CRC_Calculate+0x34>
      temp = hcrc->Instance->DR;
 800bb4c:	6830      	ldr	r0, [r6, #0]
      break;
 800bb4e:	e7f6      	b.n	800bb3e <HAL_CRC_Calculate+0x22>
        hcrc->Instance->DR = pBuffer[index];
 800bb50:	f851 3b04 	ldr.w	r3, [r1], #4
 800bb54:	6033      	str	r3, [r6, #0]
      for (index = 0U; index < BufferLength; index++)
 800bb56:	e7f7      	b.n	800bb48 <HAL_CRC_Calculate+0x2c>
      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
 800bb58:	f7ff ff60 	bl	800ba1c <CRC_Handle_8>
      break;
 800bb5c:	e7ef      	b.n	800bb3e <HAL_CRC_Calculate+0x22>
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
 800bb5e:	f7ff ff8b 	bl	800ba78 <CRC_Handle_16>
      break;
 800bb62:	e7ec      	b.n	800bb3e <HAL_CRC_Calculate+0x22>

0800bb64 <HAL_CRCEx_Polynomial_Set>:

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 800bb64:	07cb      	lsls	r3, r1, #31
{
 800bb66:	b510      	push	{r4, lr}
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 800bb68:	d50d      	bpl.n	800bb86 <HAL_CRCEx_Polynomial_Set+0x22>
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 800bb6a:	231f      	movs	r3, #31
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 800bb6c:	3b01      	subs	r3, #1
 800bb6e:	d31d      	bcc.n	800bbac <HAL_CRCEx_Polynomial_Set+0x48>
 800bb70:	fa21 f403 	lsr.w	r4, r1, r3
 800bb74:	07e4      	lsls	r4, r4, #31
 800bb76:	d5f9      	bpl.n	800bb6c <HAL_CRCEx_Polynomial_Set+0x8>
    {
    }

    switch (PolyLength)
 800bb78:	2a10      	cmp	r2, #16
 800bb7a:	d013      	beq.n	800bba4 <HAL_CRCEx_Polynomial_Set+0x40>
 800bb7c:	2a10      	cmp	r2, #16
 800bb7e:	d804      	bhi.n	800bb8a <HAL_CRCEx_Polynomial_Set+0x26>
 800bb80:	b13a      	cbz	r2, 800bb92 <HAL_CRCEx_Polynomial_Set+0x2e>
 800bb82:	2a08      	cmp	r2, #8
 800bb84:	d010      	beq.n	800bba8 <HAL_CRCEx_Polynomial_Set+0x44>
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
        {
          status =   HAL_ERROR;
 800bb86:	2001      	movs	r0, #1

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
  }
  /* Return function status */
  return status;
 800bb88:	e00b      	b.n	800bba2 <HAL_CRCEx_Polynomial_Set+0x3e>
    switch (PolyLength)
 800bb8a:	2a18      	cmp	r2, #24
 800bb8c:	d1fb      	bne.n	800bb86 <HAL_CRCEx_Polynomial_Set+0x22>
        if (msb >= HAL_CRC_LENGTH_7B)
 800bb8e:	2b06      	cmp	r3, #6
        if (msb >= HAL_CRC_LENGTH_16B)
 800bb90:	d8f9      	bhi.n	800bb86 <HAL_CRCEx_Polynomial_Set+0x22>
    WRITE_REG(hcrc->Instance->POL, Pol);
 800bb92:	6800      	ldr	r0, [r0, #0]
 800bb94:	6141      	str	r1, [r0, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 800bb96:	6883      	ldr	r3, [r0, #8]
 800bb98:	f023 0318 	bic.w	r3, r3, #24
 800bb9c:	4313      	orrs	r3, r2
 800bb9e:	6083      	str	r3, [r0, #8]
 800bba0:	2000      	movs	r0, #0
}
 800bba2:	bd10      	pop	{r4, pc}
        if (msb >= HAL_CRC_LENGTH_8B)
 800bba4:	2b07      	cmp	r3, #7
 800bba6:	e7f3      	b.n	800bb90 <HAL_CRCEx_Polynomial_Set+0x2c>
        if (msb >= HAL_CRC_LENGTH_16B)
 800bba8:	2b0f      	cmp	r3, #15
 800bbaa:	e7f1      	b.n	800bb90 <HAL_CRCEx_Polynomial_Set+0x2c>
    switch (PolyLength)
 800bbac:	2a10      	cmp	r2, #16
 800bbae:	d1e5      	bne.n	800bb7c <HAL_CRCEx_Polynomial_Set+0x18>
 800bbb0:	e7e9      	b.n	800bb86 <HAL_CRCEx_Polynomial_Set+0x22>
	...

0800bbb4 <HAL_FLASH_Unlock>:
  * @brief  Unlock the FLASH control registers access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
  if(READ_BIT(FLASH->CR1, FLASH_CR_LOCK) != 0U)
 800bbb4:	4b10      	ldr	r3, [pc, #64]	@ (800bbf8 <HAL_FLASH_Unlock+0x44>)
 800bbb6:	68da      	ldr	r2, [r3, #12]
 800bbb8:	07d2      	lsls	r2, r2, #31
 800bbba:	d406      	bmi.n	800bbca <HAL_FLASH_Unlock+0x16>
      return HAL_ERROR;
    }
  }

#if defined (DUAL_BANK)
  if(READ_BIT(FLASH->CR2, FLASH_CR_LOCK) != 0U)
 800bbbc:	4b0e      	ldr	r3, [pc, #56]	@ (800bbf8 <HAL_FLASH_Unlock+0x44>)
 800bbbe:	f8d3 010c 	ldr.w	r0, [r3, #268]	@ 0x10c
 800bbc2:	f010 0001 	ands.w	r0, r0, #1
 800bbc6:	d10a      	bne.n	800bbde <HAL_FLASH_Unlock+0x2a>
 800bbc8:	4770      	bx	lr
    WRITE_REG(FLASH->KEYR1, FLASH_KEY1);
 800bbca:	4a0c      	ldr	r2, [pc, #48]	@ (800bbfc <HAL_FLASH_Unlock+0x48>)
 800bbcc:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR1, FLASH_KEY2);
 800bbce:	f102 3288 	add.w	r2, r2, #2290649224	@ 0x88888888
 800bbd2:	605a      	str	r2, [r3, #4]
    if (READ_BIT(FLASH->CR1, FLASH_CR_LOCK) != 0U)
 800bbd4:	68db      	ldr	r3, [r3, #12]
 800bbd6:	07db      	lsls	r3, r3, #31
 800bbd8:	d5f0      	bpl.n	800bbbc <HAL_FLASH_Unlock+0x8>
      return HAL_ERROR;
 800bbda:	2001      	movs	r0, #1
    }
  }
#endif /* DUAL_BANK */

  return HAL_OK;
}
 800bbdc:	4770      	bx	lr
    WRITE_REG(FLASH->KEYR2, FLASH_KEY1);
 800bbde:	4a07      	ldr	r2, [pc, #28]	@ (800bbfc <HAL_FLASH_Unlock+0x48>)
 800bbe0:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104
    WRITE_REG(FLASH->KEYR2, FLASH_KEY2);
 800bbe4:	f102 3288 	add.w	r2, r2, #2290649224	@ 0x88888888
 800bbe8:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104
    if (READ_BIT(FLASH->CR2, FLASH_CR_LOCK) != 0U)
 800bbec:	f8d3 010c 	ldr.w	r0, [r3, #268]	@ 0x10c
 800bbf0:	f000 0001 	and.w	r0, r0, #1
 800bbf4:	4770      	bx	lr
 800bbf6:	bf00      	nop
 800bbf8:	52002000 	.word	0x52002000
 800bbfc:	45670123 	.word	0x45670123

0800bc00 <HAL_FLASH_Lock>:
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
  /* Set the LOCK Bit to lock the FLASH Bank1 Control Register access */
  SET_BIT(FLASH->CR1, FLASH_CR_LOCK);
 800bc00:	4b0a      	ldr	r3, [pc, #40]	@ (800bc2c <HAL_FLASH_Lock+0x2c>)
 800bc02:	68da      	ldr	r2, [r3, #12]
 800bc04:	f042 0201 	orr.w	r2, r2, #1
 800bc08:	60da      	str	r2, [r3, #12]

  /* Verify Flash Bank1 is locked */
  if (READ_BIT(FLASH->CR1, FLASH_CR_LOCK) == 0U)
 800bc0a:	68da      	ldr	r2, [r3, #12]
 800bc0c:	07d2      	lsls	r2, r2, #31
 800bc0e:	d50b      	bpl.n	800bc28 <HAL_FLASH_Lock+0x28>
    return HAL_ERROR;
  }

#if defined (DUAL_BANK)
  /* Set the LOCK Bit to lock the FLASH Bank2 Control Register access */
  SET_BIT(FLASH->CR2, FLASH_CR_LOCK);
 800bc10:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
 800bc14:	f042 0201 	orr.w	r2, r2, #1
 800bc18:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c

  /* Verify Flash Bank2 is locked */
  if (READ_BIT(FLASH->CR2, FLASH_CR_LOCK) == 0U)
 800bc1c:	f8d3 010c 	ldr.w	r0, [r3, #268]	@ 0x10c
 800bc20:	43c0      	mvns	r0, r0
 800bc22:	f000 0001 	and.w	r0, r0, #1
 800bc26:	4770      	bx	lr
    return HAL_ERROR;
 800bc28:	2001      	movs	r0, #1
    return HAL_ERROR;
  }
#endif /* DUAL_BANK */

  return HAL_OK;
}
 800bc2a:	4770      	bx	lr
 800bc2c:	52002000 	.word	0x52002000

0800bc30 <HAL_FLASH_OB_Unlock>:
  * @brief  Unlock the FLASH Option Control Registers access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)
{
  if(READ_BIT(FLASH->OPTCR, FLASH_OPTCR_OPTLOCK) != 0U)
 800bc30:	4b06      	ldr	r3, [pc, #24]	@ (800bc4c <HAL_FLASH_OB_Unlock+0x1c>)
 800bc32:	6998      	ldr	r0, [r3, #24]
 800bc34:	f010 0001 	ands.w	r0, r0, #1
 800bc38:	d007      	beq.n	800bc4a <HAL_FLASH_OB_Unlock+0x1a>
  {
    /* Authorizes the Option Byte registers programming */
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPT_KEY1);
 800bc3a:	4a05      	ldr	r2, [pc, #20]	@ (800bc50 <HAL_FLASH_OB_Unlock+0x20>)
 800bc3c:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPT_KEY2);
 800bc3e:	f102 3244 	add.w	r2, r2, #1145324612	@ 0x44444444
 800bc42:	609a      	str	r2, [r3, #8]

    /* Verify that the Option Bytes are unlocked */
    if (READ_BIT(FLASH->OPTCR, FLASH_OPTCR_OPTLOCK) != 0U)
 800bc44:	6998      	ldr	r0, [r3, #24]
 800bc46:	f000 0001 	and.w	r0, r0, #1
      return HAL_ERROR;
    }
  }

  return HAL_OK;
}
 800bc4a:	4770      	bx	lr
 800bc4c:	52002000 	.word	0x52002000
 800bc50:	08192a3b 	.word	0x08192a3b

0800bc54 <HAL_FLASH_OB_Lock>:
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Lock(void)
{
  /* Set the OPTLOCK Bit to lock the FLASH Option Byte Registers access */
  SET_BIT(FLASH->OPTCR, FLASH_OPTCR_OPTLOCK);
 800bc54:	4b04      	ldr	r3, [pc, #16]	@ (800bc68 <HAL_FLASH_OB_Lock+0x14>)
 800bc56:	699a      	ldr	r2, [r3, #24]
 800bc58:	f042 0201 	orr.w	r2, r2, #1
 800bc5c:	619a      	str	r2, [r3, #24]

  /* Verify that the Option Bytes are locked */
  if (READ_BIT(FLASH->OPTCR, FLASH_OPTCR_OPTLOCK) == 0U)
 800bc5e:	6998      	ldr	r0, [r3, #24]
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 800bc60:	43c0      	mvns	r0, r0
 800bc62:	f000 0001 	and.w	r0, r0, #1
 800bc66:	4770      	bx	lr
 800bc68:	52002000 	.word	0x52002000

0800bc6c <FLASH_WaitForLastOperation>:
  * @param  Timeout maximum flash operation timeout
  * @param  Bank flash FLASH_BANK_1 or FLASH_BANK_2
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout, uint32_t Bank)
{
 800bc6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc70:	460c      	mov	r4, r1
 800bc72:	4605      	mov	r5, r0
     Even if the FLASH operation fails, the QW flag will be reset and an error
     flag will be set */

  uint32_t bsyflag = FLASH_FLAG_QW_BANK1;
  uint32_t errorflag = 0;
  uint32_t tickstart = HAL_GetTick();
 800bc74:	f7ff fdf8 	bl	800b868 <HAL_GetTick>
 800bc78:	4f27      	ldr	r7, [pc, #156]	@ (800bd18 <FLASH_WaitForLastOperation+0xac>)
  uint32_t bsyflag = FLASH_FLAG_QW_BANK1;
 800bc7a:	2c02      	cmp	r4, #2
  uint32_t tickstart = HAL_GetTick();
 800bc7c:	4606      	mov	r6, r0
    /* Select bsyflag depending on Bank */
    bsyflag = FLASH_FLAG_QW_BANK2;
  }
#endif /* DUAL_BANK */

  while(__HAL_FLASH_GET_FLAG(bsyflag))
 800bc7e:	bf0c      	ite	eq
 800bc80:	f04f 4800 	moveq.w	r8, #2147483648	@ 0x80000000
 800bc84:	f04f 0800 	movne.w	r8, #0
 800bc88:	f1b8 0f00 	cmp.w	r8, #0
 800bc8c:	d122      	bne.n	800bcd4 <FLASH_WaitForLastOperation+0x68>
 800bc8e:	693b      	ldr	r3, [r7, #16]
 800bc90:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800bc94:	b99b      	cbnz	r3, 800bcbe <FLASH_WaitForLastOperation+0x52>
      }
    }
  }

  /* Get Error Flags */
  if (Bank == FLASH_BANK_1)
 800bc96:	2c01      	cmp	r4, #1
 800bc98:	4b1f      	ldr	r3, [pc, #124]	@ (800bd18 <FLASH_WaitForLastOperation+0xac>)
 800bc9a:	4a20      	ldr	r2, [pc, #128]	@ (800bd1c <FLASH_WaitForLastOperation+0xb0>)
 800bc9c:	d11d      	bne.n	800bcda <FLASH_WaitForLastOperation+0x6e>
  {
    errorflag = FLASH->SR1 & FLASH_FLAG_ALL_ERRORS_BANK1;
 800bc9e:	691b      	ldr	r3, [r3, #16]
 800bca0:	4013      	ands	r3, r2
    errorflag = (FLASH->SR2 & FLASH_FLAG_ALL_ERRORS_BANK2) | 0x80000000U;
  }
#endif /* DUAL_BANK */

  /* In case of error reported in Flash SR1 or SR2 register */
  if((errorflag & 0x7FFFFFFFU) != 0U)
 800bca2:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 800bca6:	d021      	beq.n	800bcec <FLASH_WaitForLastOperation+0x80>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= errorflag;
 800bca8:	491d      	ldr	r1, [pc, #116]	@ (800bd20 <FLASH_WaitForLastOperation+0xb4>)

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(errorflag);
 800bcaa:	2b00      	cmp	r3, #0
    pFlash.ErrorCode |= errorflag;
 800bcac:	698a      	ldr	r2, [r1, #24]
 800bcae:	ea42 0203 	orr.w	r2, r2, r3
 800bcb2:	618a      	str	r2, [r1, #24]
    __HAL_FLASH_CLEAR_FLAG(errorflag);
 800bcb4:	4a18      	ldr	r2, [pc, #96]	@ (800bd18 <FLASH_WaitForLastOperation+0xac>)
 800bcb6:	db16      	blt.n	800bce6 <FLASH_WaitForLastOperation+0x7a>
 800bcb8:	6153      	str	r3, [r2, #20]

    return HAL_ERROR;
 800bcba:	2001      	movs	r0, #1
 800bcbc:	e020      	b.n	800bd00 <FLASH_WaitForLastOperation+0x94>
    if(Timeout != HAL_MAX_DELAY)
 800bcbe:	1c68      	adds	r0, r5, #1
 800bcc0:	d0e2      	beq.n	800bc88 <FLASH_WaitForLastOperation+0x1c>
      if(((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800bcc2:	f7ff fdd1 	bl	800b868 <HAL_GetTick>
 800bcc6:	1b80      	subs	r0, r0, r6
 800bcc8:	42a8      	cmp	r0, r5
 800bcca:	d801      	bhi.n	800bcd0 <FLASH_WaitForLastOperation+0x64>
 800bccc:	2d00      	cmp	r5, #0
 800bcce:	d1db      	bne.n	800bc88 <FLASH_WaitForLastOperation+0x1c>
        return HAL_TIMEOUT;
 800bcd0:	2003      	movs	r0, #3
 800bcd2:	e015      	b.n	800bd00 <FLASH_WaitForLastOperation+0x94>
  while(__HAL_FLASH_GET_FLAG(bsyflag))
 800bcd4:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800bcd8:	e7da      	b.n	800bc90 <FLASH_WaitForLastOperation+0x24>
    errorflag = (FLASH->SR2 & FLASH_FLAG_ALL_ERRORS_BANK2) | 0x80000000U;
 800bcda:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 800bcde:	4013      	ands	r3, r2
 800bce0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800bce4:	e7dd      	b.n	800bca2 <FLASH_WaitForLastOperation+0x36>
    __HAL_FLASH_CLEAR_FLAG(errorflag);
 800bce6:	f8c2 0114 	str.w	r0, [r2, #276]	@ 0x114
 800bcea:	e7e6      	b.n	800bcba <FLASH_WaitForLastOperation+0x4e>
  }

  /* Check FLASH End of Operation flag  */
  if(Bank == FLASH_BANK_1)
 800bcec:	2c01      	cmp	r4, #1
 800bcee:	4b0a      	ldr	r3, [pc, #40]	@ (800bd18 <FLASH_WaitForLastOperation+0xac>)
 800bcf0:	d108      	bne.n	800bd04 <FLASH_WaitForLastOperation+0x98>
  {
    if (__HAL_FLASH_GET_FLAG_BANK1(FLASH_FLAG_EOP_BANK1))
 800bcf2:	691a      	ldr	r2, [r3, #16]
 800bcf4:	03d1      	lsls	r1, r2, #15
 800bcf6:	d502      	bpl.n	800bcfe <FLASH_WaitForLastOperation+0x92>
    {
      /* Clear FLASH End of Operation pending bit */
      __HAL_FLASH_CLEAR_FLAG_BANK1(FLASH_FLAG_EOP_BANK1);
 800bcf8:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800bcfc:	615a      	str	r2, [r3, #20]
      __HAL_FLASH_CLEAR_FLAG_BANK2(FLASH_FLAG_EOP_BANK2);
    }
  }
#endif /* DUAL_BANK */

  return HAL_OK;
 800bcfe:	2000      	movs	r0, #0
}
 800bd00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (__HAL_FLASH_GET_FLAG_BANK2(FLASH_FLAG_EOP_BANK2))
 800bd04:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 800bd08:	03d2      	lsls	r2, r2, #15
 800bd0a:	d5f8      	bpl.n	800bcfe <FLASH_WaitForLastOperation+0x92>
      __HAL_FLASH_CLEAR_FLAG_BANK2(FLASH_FLAG_EOP_BANK2);
 800bd0c:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800bd10:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
 800bd14:	e7f3      	b.n	800bcfe <FLASH_WaitForLastOperation+0x92>
 800bd16:	bf00      	nop
 800bd18:	52002000 	.word	0x52002000
 800bd1c:	17ee0000 	.word	0x17ee0000
 800bd20:	20001d94 	.word	0x20001d94

0800bd24 <HAL_FLASH_Program>:
{
 800bd24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(&pFlash);
 800bd26:	4e28      	ldr	r6, [pc, #160]	@ (800bdc8 <HAL_FLASH_Program+0xa4>)
{
 800bd28:	460d      	mov	r5, r1
 800bd2a:	4617      	mov	r7, r2
  __HAL_LOCK(&pFlash);
 800bd2c:	7d33      	ldrb	r3, [r6, #20]
 800bd2e:	2b01      	cmp	r3, #1
 800bd30:	d048      	beq.n	800bdc4 <HAL_FLASH_Program+0xa0>
  if(IS_FLASH_PROGRAM_ADDRESS_BANK1(FlashAddress))
 800bd32:	f101 4378 	add.w	r3, r1, #4160749568	@ 0xf8000000
  __HAL_LOCK(&pFlash);
 800bd36:	2001      	movs	r0, #1
  if(IS_FLASH_PROGRAM_ADDRESS_BANK1(FlashAddress))
 800bd38:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
  __HAL_LOCK(&pFlash);
 800bd3c:	7530      	strb	r0, [r6, #20]
  if(IS_FLASH_PROGRAM_ADDRESS_BANK1(FlashAddress))
 800bd3e:	d331      	bcc.n	800bda4 <HAL_FLASH_Program+0x80>
  else if(IS_FLASH_PROGRAM_ADDRESS_BANK2(FlashAddress))
 800bd40:	f1a1 6301 	sub.w	r3, r1, #135266304	@ 0x8100000
 800bd44:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bd48:	d22b      	bcs.n	800bda2 <HAL_FLASH_Program+0x7e>
    bank = FLASH_BANK_2;
 800bd4a:	2402      	movs	r4, #2
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800bd4c:	2300      	movs	r3, #0
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, bank);
 800bd4e:	4621      	mov	r1, r4
 800bd50:	f24c 3050 	movw	r0, #50000	@ 0xc350
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800bd54:	61b3      	str	r3, [r6, #24]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, bank);
 800bd56:	f7ff ff89 	bl	800bc6c <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 800bd5a:	bb00      	cbnz	r0, 800bd9e <HAL_FLASH_Program+0x7a>
    if(bank == FLASH_BANK_1)
 800bd5c:	2c01      	cmp	r4, #1
 800bd5e:	4b1b      	ldr	r3, [pc, #108]	@ (800bdcc <HAL_FLASH_Program+0xa8>)
 800bd60:	d122      	bne.n	800bda8 <HAL_FLASH_Program+0x84>
        SET_BIT(FLASH->CR1, FLASH_CR_PG);
 800bd62:	68da      	ldr	r2, [r3, #12]
 800bd64:	f042 0202 	orr.w	r2, r2, #2
 800bd68:	60da      	str	r2, [r3, #12]
 800bd6a:	f3bf 8f6f 	isb	sy
  __ASM volatile ("dsb 0xF":::"memory");
 800bd6e:	f3bf 8f4f 	dsb	sy
}
 800bd72:	2300      	movs	r3, #0
        *dest_addr = *src_addr;
 800bd74:	58fa      	ldr	r2, [r7, r3]
 800bd76:	50ea      	str	r2, [r5, r3]
     } while (row_index != 0U);
 800bd78:	3304      	adds	r3, #4
 800bd7a:	2b20      	cmp	r3, #32
 800bd7c:	d1fa      	bne.n	800bd74 <HAL_FLASH_Program+0x50>
  __ASM volatile ("isb 0xF":::"memory");
 800bd7e:	f3bf 8f6f 	isb	sy
  __ASM volatile ("dsb 0xF":::"memory");
 800bd82:	f3bf 8f4f 	dsb	sy
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, bank);
 800bd86:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800bd8a:	4621      	mov	r1, r4
 800bd8c:	f7ff ff6e 	bl	800bc6c <FLASH_WaitForLastOperation>
      if(bank == FLASH_BANK_1)
 800bd90:	2c01      	cmp	r4, #1
 800bd92:	4b0e      	ldr	r3, [pc, #56]	@ (800bdcc <HAL_FLASH_Program+0xa8>)
 800bd94:	d10f      	bne.n	800bdb6 <HAL_FLASH_Program+0x92>
        CLEAR_BIT(FLASH->CR1, FLASH_CR_PG);
 800bd96:	68da      	ldr	r2, [r3, #12]
 800bd98:	f022 0202 	bic.w	r2, r2, #2
 800bd9c:	60da      	str	r2, [r3, #12]
  __HAL_UNLOCK(&pFlash);
 800bd9e:	2300      	movs	r3, #0
 800bda0:	7533      	strb	r3, [r6, #20]
}
 800bda2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    bank = FLASH_BANK_1;
 800bda4:	4604      	mov	r4, r0
 800bda6:	e7d1      	b.n	800bd4c <HAL_FLASH_Program+0x28>
      SET_BIT(FLASH->CR2, FLASH_CR_PG);
 800bda8:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
 800bdac:	f042 0202 	orr.w	r2, r2, #2
 800bdb0:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c
 800bdb4:	e7d9      	b.n	800bd6a <HAL_FLASH_Program+0x46>
        CLEAR_BIT(FLASH->CR2, FLASH_CR_PG);
 800bdb6:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
 800bdba:	f022 0202 	bic.w	r2, r2, #2
 800bdbe:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c
 800bdc2:	e7ec      	b.n	800bd9e <HAL_FLASH_Program+0x7a>
  __HAL_LOCK(&pFlash);
 800bdc4:	2002      	movs	r0, #2
 800bdc6:	e7ec      	b.n	800bda2 <HAL_FLASH_Program+0x7e>
 800bdc8:	20001d94 	.word	0x20001d94
 800bdcc:	52002000 	.word	0x52002000

0800bdd0 <FLASH_OB_WaitForLastOperation>:
  * @brief  Wait for a FLASH Option Bytes change operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_OB_WaitForLastOperation(uint32_t Timeout)
{
 800bdd0:	b570      	push	{r4, r5, r6, lr}
 800bdd2:	4604      	mov	r4, r0
  /* Get timeout */
  uint32_t tickstart = HAL_GetTick();

  /* Wait for the FLASH Option Bytes change operation to complete by polling on OPT_BUSY flag to be reset */
  while(READ_BIT(FLASH->OPTSR_CUR, FLASH_OPTSR_OPT_BUSY) != 0U)
 800bdd4:	4d10      	ldr	r5, [pc, #64]	@ (800be18 <FLASH_OB_WaitForLastOperation+0x48>)
  uint32_t tickstart = HAL_GetTick();
 800bdd6:	f7ff fd47 	bl	800b868 <HAL_GetTick>
 800bdda:	4606      	mov	r6, r0
  while(READ_BIT(FLASH->OPTSR_CUR, FLASH_OPTSR_OPT_BUSY) != 0U)
 800bddc:	69eb      	ldr	r3, [r5, #28]
 800bdde:	07db      	lsls	r3, r3, #31
 800bde0:	d40e      	bmi.n	800be00 <FLASH_OB_WaitForLastOperation+0x30>
      }
    }
  }

  /* Check option byte change error */
  if(READ_BIT(FLASH->OPTSR_CUR, FLASH_OPTSR_OPTCHANGEERR) != 0U)
 800bde2:	69e8      	ldr	r0, [r5, #28]
 800bde4:	f010 4080 	ands.w	r0, r0, #1073741824	@ 0x40000000
 800bde8:	d009      	beq.n	800bdfe <FLASH_OB_WaitForLastOperation+0x2e>
  {
    /* Save the error code */
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OB_CHANGE;
 800bdea:	4a0c      	ldr	r2, [pc, #48]	@ (800be1c <FLASH_OB_WaitForLastOperation+0x4c>)

    /* Clear the OB error flag */
    FLASH->OPTCCR |= FLASH_OPTCCR_CLR_OPTCHANGEERR;
 800bdec:	2001      	movs	r0, #1
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OB_CHANGE;
 800bdee:	6993      	ldr	r3, [r2, #24]
 800bdf0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800bdf4:	6193      	str	r3, [r2, #24]
    FLASH->OPTCCR |= FLASH_OPTCCR_CLR_OPTCHANGEERR;
 800bdf6:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 800bdf8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800bdfc:	626b      	str	r3, [r5, #36]	@ 0x24
    return HAL_ERROR;
  }

  /* If there is no error flag set */
  return HAL_OK;
}
 800bdfe:	bd70      	pop	{r4, r5, r6, pc}
    if(Timeout != HAL_MAX_DELAY)
 800be00:	1c62      	adds	r2, r4, #1
 800be02:	d0eb      	beq.n	800bddc <FLASH_OB_WaitForLastOperation+0xc>
      if(((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800be04:	f7ff fd30 	bl	800b868 <HAL_GetTick>
 800be08:	1b80      	subs	r0, r0, r6
 800be0a:	42a0      	cmp	r0, r4
 800be0c:	d801      	bhi.n	800be12 <FLASH_OB_WaitForLastOperation+0x42>
 800be0e:	2c00      	cmp	r4, #0
 800be10:	d1e4      	bne.n	800bddc <FLASH_OB_WaitForLastOperation+0xc>
        return HAL_TIMEOUT;
 800be12:	2003      	movs	r0, #3
 800be14:	e7f3      	b.n	800bdfe <FLASH_OB_WaitForLastOperation+0x2e>
 800be16:	bf00      	nop
 800be18:	52002000 	.word	0x52002000
 800be1c:	20001d94 	.word	0x20001d94

0800be20 <FLASH_CRC_WaitForLastOperation>:
  * @param  Timeout maximum flash operation timeout
  * @param  Bank flash FLASH_BANK_1 or FLASH_BANK_2
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_CRC_WaitForLastOperation(uint32_t Timeout, uint32_t Bank)
{
 800be20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be24:	460d      	mov	r5, r1
 800be26:	4604      	mov	r4, r0
  uint32_t bsyflag;
  uint32_t tickstart = HAL_GetTick();
 800be28:	f7ff fd1e 	bl	800b868 <HAL_GetTick>
 800be2c:	4f1e      	ldr	r7, [pc, #120]	@ (800bea8 <FLASH_CRC_WaitForLastOperation+0x88>)
  {
    bsyflag = FLASH_FLAG_CRC_BUSY_BANK1;
  }
  else
  {
    bsyflag = FLASH_FLAG_CRC_BUSY_BANK2;
 800be2e:	2d01      	cmp	r5, #1
  uint32_t tickstart = HAL_GetTick();
 800be30:	4606      	mov	r6, r0
  }

  /* Wait for the FLASH CRC computation to complete by polling on CRC_BUSY flag to be reset */
  while(__HAL_FLASH_GET_FLAG(bsyflag))
 800be32:	bf14      	ite	ne
 800be34:	f04f 4800 	movne.w	r8, #2147483648	@ 0x80000000
 800be38:	f04f 0800 	moveq.w	r8, #0
 800be3c:	f1b8 0f00 	cmp.w	r8, #0
 800be40:	d11f      	bne.n	800be82 <FLASH_CRC_WaitForLastOperation+0x62>
 800be42:	693b      	ldr	r3, [r7, #16]
 800be44:	071b      	lsls	r3, r3, #28
 800be46:	d411      	bmi.n	800be6c <FLASH_CRC_WaitForLastOperation+0x4c>
      }
    }
  }

  /* Check FLASH CRC read error flag  */
  if(Bank == FLASH_BANK_1)
 800be48:	2d01      	cmp	r5, #1
 800be4a:	4b17      	ldr	r3, [pc, #92]	@ (800bea8 <FLASH_CRC_WaitForLastOperation+0x88>)
 800be4c:	d11c      	bne.n	800be88 <FLASH_CRC_WaitForLastOperation+0x68>
  {
    if (__HAL_FLASH_GET_FLAG_BANK1(FLASH_FLAG_CRCRDERR_BANK1))
 800be4e:	6918      	ldr	r0, [r3, #16]
 800be50:	f010 5080 	ands.w	r0, r0, #268435456	@ 0x10000000
 800be54:	d008      	beq.n	800be68 <FLASH_CRC_WaitForLastOperation+0x48>
    {
      /* Save the error code */
      pFlash.ErrorCode |= HAL_FLASH_ERROR_CRCRD_BANK1;
 800be56:	4915      	ldr	r1, [pc, #84]	@ (800beac <FLASH_CRC_WaitForLastOperation+0x8c>)
 800be58:	698a      	ldr	r2, [r1, #24]
 800be5a:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800be5e:	618a      	str	r2, [r1, #24]

      /* Clear FLASH CRC read error pending bit */
      __HAL_FLASH_CLEAR_FLAG_BANK1(FLASH_FLAG_CRCRDERR_BANK1);
 800be60:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800be64:	615a      	str	r2, [r3, #20]

      return HAL_ERROR;
 800be66:	2001      	movs	r0, #1
  }
#endif /* DUAL_BANK */

  /* If there is no error flag set */
  return HAL_OK;
}
 800be68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(Timeout != HAL_MAX_DELAY)
 800be6c:	1c62      	adds	r2, r4, #1
 800be6e:	d0e5      	beq.n	800be3c <FLASH_CRC_WaitForLastOperation+0x1c>
      if(((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800be70:	f7ff fcfa 	bl	800b868 <HAL_GetTick>
 800be74:	1b80      	subs	r0, r0, r6
 800be76:	42a0      	cmp	r0, r4
 800be78:	d801      	bhi.n	800be7e <FLASH_CRC_WaitForLastOperation+0x5e>
 800be7a:	2c00      	cmp	r4, #0
 800be7c:	d1de      	bne.n	800be3c <FLASH_CRC_WaitForLastOperation+0x1c>
        return HAL_TIMEOUT;
 800be7e:	2003      	movs	r0, #3
 800be80:	e7f2      	b.n	800be68 <FLASH_CRC_WaitForLastOperation+0x48>
  while(__HAL_FLASH_GET_FLAG(bsyflag))
 800be82:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800be86:	e7dd      	b.n	800be44 <FLASH_CRC_WaitForLastOperation+0x24>
    if (__HAL_FLASH_GET_FLAG_BANK2(FLASH_FLAG_CRCRDERR_BANK2))
 800be88:	f8d3 0110 	ldr.w	r0, [r3, #272]	@ 0x110
 800be8c:	f010 5080 	ands.w	r0, r0, #268435456	@ 0x10000000
 800be90:	d0ea      	beq.n	800be68 <FLASH_CRC_WaitForLastOperation+0x48>
      pFlash.ErrorCode |= HAL_FLASH_ERROR_CRCRD_BANK2;
 800be92:	4906      	ldr	r1, [pc, #24]	@ (800beac <FLASH_CRC_WaitForLastOperation+0x8c>)
 800be94:	698a      	ldr	r2, [r1, #24]
 800be96:	f042 4210 	orr.w	r2, r2, #2415919104	@ 0x90000000
 800be9a:	618a      	str	r2, [r1, #24]
      __HAL_FLASH_CLEAR_FLAG_BANK2(FLASH_FLAG_CRCRDERR_BANK2);
 800be9c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bea0:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
      return HAL_ERROR;
 800bea4:	e7df      	b.n	800be66 <FLASH_CRC_WaitForLastOperation+0x46>
 800bea6:	bf00      	nop
 800bea8:	52002000 	.word	0x52002000
 800beac:	20001d94 	.word	0x20001d94

0800beb0 <HAL_FLASH_OB_Launch>:
{
 800beb0:	b508      	push	{r3, lr}
  if (FLASH_CRC_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_1) != HAL_OK)
 800beb2:	2101      	movs	r1, #1
 800beb4:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800beb8:	f7ff ffb2 	bl	800be20 <FLASH_CRC_WaitForLastOperation>
 800bebc:	b980      	cbnz	r0, 800bee0 <HAL_FLASH_OB_Launch+0x30>
  else if (FLASH_CRC_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_2) != HAL_OK)
 800bebe:	2102      	movs	r1, #2
 800bec0:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800bec4:	f7ff ffac 	bl	800be20 <FLASH_CRC_WaitForLastOperation>
 800bec8:	b950      	cbnz	r0, 800bee0 <HAL_FLASH_OB_Launch+0x30>
    SET_BIT(FLASH->OPTCR, FLASH_OPTCR_OPTSTART);
 800beca:	4a06      	ldr	r2, [pc, #24]	@ (800bee4 <HAL_FLASH_OB_Launch+0x34>)
    status = FLASH_OB_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800becc:	f24c 3050 	movw	r0, #50000	@ 0xc350
    SET_BIT(FLASH->OPTCR, FLASH_OPTCR_OPTSTART);
 800bed0:	6993      	ldr	r3, [r2, #24]
 800bed2:	f043 0302 	orr.w	r3, r3, #2
 800bed6:	6193      	str	r3, [r2, #24]
}
 800bed8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    status = FLASH_OB_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800bedc:	f7ff bf78 	b.w	800bdd0 <FLASH_OB_WaitForLastOperation>
}
 800bee0:	2001      	movs	r0, #1
 800bee2:	bd08      	pop	{r3, pc}
 800bee4:	52002000 	.word	0x52002000

0800bee8 <FLASH_MassErase>:
#endif /* FLASH_CR_PSIZE */
  assert_param(IS_FLASH_BANK(Banks));

#if defined (DUAL_BANK)
  /* Flash Mass Erase */
  if((Banks & FLASH_BANK_BOTH) == FLASH_BANK_BOTH)
 800bee8:	f001 0303 	and.w	r3, r1, #3
 800beec:	2b03      	cmp	r3, #3
 800beee:	d117      	bne.n	800bf20 <FLASH_MassErase+0x38>
  {
#if defined (FLASH_CR_PSIZE)
    /* Reset Program/erase VoltageRange for Bank1 and Bank2 */
    FLASH->CR1 &= (~FLASH_CR_PSIZE);
 800bef0:	4b1d      	ldr	r3, [pc, #116]	@ (800bf68 <FLASH_MassErase+0x80>)
 800bef2:	68da      	ldr	r2, [r3, #12]
 800bef4:	f022 0230 	bic.w	r2, r2, #48	@ 0x30
 800bef8:	60da      	str	r2, [r3, #12]
    FLASH->CR2 &= (~FLASH_CR_PSIZE);
 800befa:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
 800befe:	f022 0230 	bic.w	r2, r2, #48	@ 0x30
 800bf02:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c

    /* Set voltage range */
    FLASH->CR1 |= VoltageRange;
 800bf06:	68da      	ldr	r2, [r3, #12]
 800bf08:	4302      	orrs	r2, r0
 800bf0a:	60da      	str	r2, [r3, #12]
    FLASH->CR2 |= VoltageRange;
 800bf0c:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
 800bf10:	4302      	orrs	r2, r0
 800bf12:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c
#endif /* FLASH_CR_PSIZE */

    /* Set Mass Erase Bit */
    FLASH->OPTCR |= FLASH_OPTCR_MER;
 800bf16:	699a      	ldr	r2, [r3, #24]
 800bf18:	f042 0210 	orr.w	r2, r2, #16
 800bf1c:	619a      	str	r2, [r3, #24]
 800bf1e:	4770      	bx	lr
  }
  else
#endif /* DUAL_BANK */
  {
    /* Proceed to erase Flash Bank  */
    if((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 800bf20:	07ca      	lsls	r2, r1, #31
 800bf22:	d50b      	bpl.n	800bf3c <FLASH_MassErase+0x54>
    {
#if defined (FLASH_CR_PSIZE)
      /* Set Program/erase VoltageRange for Bank1 */
      FLASH->CR1 &= (~FLASH_CR_PSIZE);
 800bf24:	4b10      	ldr	r3, [pc, #64]	@ (800bf68 <FLASH_MassErase+0x80>)
 800bf26:	68da      	ldr	r2, [r3, #12]
 800bf28:	f022 0230 	bic.w	r2, r2, #48	@ 0x30
 800bf2c:	60da      	str	r2, [r3, #12]
      FLASH->CR1 |=  VoltageRange;
 800bf2e:	68da      	ldr	r2, [r3, #12]
 800bf30:	4302      	orrs	r2, r0
 800bf32:	60da      	str	r2, [r3, #12]
#endif /* FLASH_CR_PSIZE */

      /* Erase Bank1 */
      FLASH->CR1 |= (FLASH_CR_BER | FLASH_CR_START);
 800bf34:	68da      	ldr	r2, [r3, #12]
 800bf36:	f042 0288 	orr.w	r2, r2, #136	@ 0x88
 800bf3a:	60da      	str	r2, [r3, #12]
    }

#if defined (DUAL_BANK)
    if((Banks & FLASH_BANK_2) == FLASH_BANK_2)
 800bf3c:	078b      	lsls	r3, r1, #30
 800bf3e:	d511      	bpl.n	800bf64 <FLASH_MassErase+0x7c>
    {
#if defined (FLASH_CR_PSIZE)
      /* Set Program/erase VoltageRange for Bank2 */
      FLASH->CR2 &= (~FLASH_CR_PSIZE);
 800bf40:	4b09      	ldr	r3, [pc, #36]	@ (800bf68 <FLASH_MassErase+0x80>)
 800bf42:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
 800bf46:	f022 0230 	bic.w	r2, r2, #48	@ 0x30
 800bf4a:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c
      FLASH->CR2 |= VoltageRange;
 800bf4e:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
 800bf52:	4310      	orrs	r0, r2
 800bf54:	f8c3 010c 	str.w	r0, [r3, #268]	@ 0x10c
#endif /* FLASH_CR_PSIZE */

      /* Erase Bank2 */
      FLASH->CR2 |= (FLASH_CR_BER | FLASH_CR_START);
 800bf58:	f8d3 210c 	ldr.w	r2, [r3, #268]	@ 0x10c
 800bf5c:	f042 0288 	orr.w	r2, r2, #136	@ 0x88
 800bf60:	f8c3 210c 	str.w	r2, [r3, #268]	@ 0x10c
    }
#endif /* DUAL_BANK */
  }
}
 800bf64:	4770      	bx	lr
 800bf66:	bf00      	nop
 800bf68:	52002000 	.word	0x52002000

0800bf6c <HAL_FLASHEx_OBProgram>:
{
 800bf6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(&pFlash);
 800bf6e:	4e8c      	ldr	r6, [pc, #560]	@ (800c1a0 <HAL_FLASHEx_OBProgram+0x234>)
{
 800bf70:	4604      	mov	r4, r0
  __HAL_LOCK(&pFlash);
 800bf72:	7d33      	ldrb	r3, [r6, #20]
 800bf74:	2b01      	cmp	r3, #1
 800bf76:	f000 8111 	beq.w	800c19c <HAL_FLASHEx_OBProgram+0x230>
 800bf7a:	2101      	movs	r1, #1
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800bf7c:	2300      	movs	r3, #0
  if(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_1) != HAL_OK)
 800bf7e:	f24c 3050 	movw	r0, #50000	@ 0xc350
  __HAL_LOCK(&pFlash);
 800bf82:	7531      	strb	r1, [r6, #20]
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800bf84:	61b3      	str	r3, [r6, #24]
  if(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_1) != HAL_OK)
 800bf86:	f7ff fe71 	bl	800bc6c <FLASH_WaitForLastOperation>
 800bf8a:	b118      	cbz	r0, 800bf94 <HAL_FLASHEx_OBProgram+0x28>
    status = HAL_ERROR;
 800bf8c:	2001      	movs	r0, #1
  __HAL_UNLOCK(&pFlash);
 800bf8e:	2300      	movs	r3, #0
 800bf90:	7533      	strb	r3, [r6, #20]
}
 800bf92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_2) != HAL_OK)
 800bf94:	2102      	movs	r1, #2
 800bf96:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800bf9a:	f7ff fe67 	bl	800bc6c <FLASH_WaitForLastOperation>
 800bf9e:	2800      	cmp	r0, #0
 800bfa0:	d1f4      	bne.n	800bf8c <HAL_FLASHEx_OBProgram+0x20>
    if((pOBInit->OptionType & OPTIONBYTE_WRP) == OPTIONBYTE_WRP)
 800bfa2:	6827      	ldr	r7, [r4, #0]
 800bfa4:	07f9      	lsls	r1, r7, #31
 800bfa6:	d51a      	bpl.n	800bfde <HAL_FLASHEx_OBProgram+0x72>
      if(pOBInit->WRPState == OB_WRPSTATE_ENABLE)
 800bfa8:	6865      	ldr	r5, [r4, #4]
        FLASH_OB_EnableWRP(pOBInit->WRPSector,pOBInit->Banks);
 800bfaa:	69e2      	ldr	r2, [r4, #28]
      if(pOBInit->WRPState == OB_WRPSTATE_ENABLE)
 800bfac:	2d01      	cmp	r5, #1
        FLASH_OB_EnableWRP(pOBInit->WRPSector,pOBInit->Banks);
 800bfae:	68a3      	ldr	r3, [r4, #8]
{
  /* Check the parameters */
  assert_param(IS_OB_WRP_SECTOR(WRPSector));
  assert_param(IS_FLASH_BANK(Banks));

  if((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 800bfb0:	f002 0101 	and.w	r1, r2, #1
 800bfb4:	f002 0202 	and.w	r2, r2, #2
      if(pOBInit->WRPState == OB_WRPSTATE_ENABLE)
 800bfb8:	f040 80dd 	bne.w	800c176 <HAL_FLASHEx_OBProgram+0x20a>
  if((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 800bfbc:	b131      	cbz	r1, 800bfcc <HAL_FLASHEx_OBProgram+0x60>
  {
    /* Enable Write Protection for bank 1 */
    FLASH->WPSN_PRG1 &= (~(WRPSector & FLASH_WPSN_WRPSN));
 800bfbe:	4d79      	ldr	r5, [pc, #484]	@ (800c1a4 <HAL_FLASHEx_OBProgram+0x238>)
 800bfc0:	fa5f fc83 	uxtb.w	ip, r3
 800bfc4:	6be9      	ldr	r1, [r5, #60]	@ 0x3c
 800bfc6:	ea21 010c 	bic.w	r1, r1, ip
 800bfca:	63e9      	str	r1, [r5, #60]	@ 0x3c
  }

#if defined (DUAL_BANK)
  if((Banks & FLASH_BANK_2) == FLASH_BANK_2)
 800bfcc:	b13a      	cbz	r2, 800bfde <HAL_FLASHEx_OBProgram+0x72>
  {
    /* Enable Write Protection for bank 2 */
    FLASH->WPSN_PRG2 &= (~(WRPSector & FLASH_WPSN_WRPSN));
 800bfce:	4975      	ldr	r1, [pc, #468]	@ (800c1a4 <HAL_FLASHEx_OBProgram+0x238>)
 800bfd0:	b2db      	uxtb	r3, r3
 800bfd2:	f8d1 213c 	ldr.w	r2, [r1, #316]	@ 0x13c
 800bfd6:	ea22 0303 	bic.w	r3, r2, r3
 800bfda:	f8c1 313c 	str.w	r3, [r1, #316]	@ 0x13c
    if((pOBInit->OptionType & OPTIONBYTE_RDP) != 0U)
 800bfde:	07ba      	lsls	r2, r7, #30
 800bfe0:	d506      	bpl.n	800bff0 <HAL_FLASHEx_OBProgram+0x84>
{
  /* Check the parameters */
  assert_param(IS_OB_RDP_LEVEL(RDPLevel));

  /* Configure the RDP level in the option bytes register */
  MODIFY_REG(FLASH->OPTSR_PRG, FLASH_OPTSR_RDP, RDPLevel);
 800bfe2:	4a70      	ldr	r2, [pc, #448]	@ (800c1a4 <HAL_FLASHEx_OBProgram+0x238>)
 800bfe4:	68e1      	ldr	r1, [r4, #12]
 800bfe6:	6a13      	ldr	r3, [r2, #32]
 800bfe8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800bfec:	430b      	orrs	r3, r1
 800bfee:	6213      	str	r3, [r2, #32]
    if((pOBInit->OptionType & OPTIONBYTE_USER) != 0U)
 800bff0:	077b      	lsls	r3, r7, #29
 800bff2:	d554      	bpl.n	800c09e <HAL_FLASHEx_OBProgram+0x132>
      FLASH_OB_UserConfig(pOBInit->USERType, pOBInit->USERConfig);
 800bff4:	e9d4 5105 	ldrd	r5, r1, [r4, #20]
  uint32_t optr_reg_mask = 0;

  /* Check the parameters */
  assert_param(IS_OB_USER_TYPE(UserType));

  if((UserType & OB_USER_IWDG1_SW) != 0U)
 800bff8:	f015 0301 	ands.w	r3, r5, #1
  {
    /* IWDG_HW option byte should be modified */
    assert_param(IS_OB_IWDG1_SOURCE(UserConfig & FLASH_OPTSR_IWDG1_SW));

    /* Set value and mask for IWDG_HW option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTSR_IWDG1_SW);
 800bffc:	bf1a      	itte	ne
 800bffe:	f001 0310 	andne.w	r3, r1, #16
    optr_reg_mask |= FLASH_OPTSR_IWDG1_SW;
 800c002:	2210      	movne	r2, #16
  uint32_t optr_reg_mask = 0;
 800c004:	461a      	moveq	r2, r3
    /* Set value and mask for IWDG2_SW option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTSR_IWDG2_SW);
    optr_reg_mask |= FLASH_OPTSR_IWDG2_SW;
  }
#endif /*DUAL_CORE*/
  if((UserType & OB_USER_NRST_STOP_D1) != 0U)
 800c006:	f015 0f02 	tst.w	r5, #2
  {
    /* NRST_STOP option byte should be modified */
    assert_param(IS_OB_STOP_D1_RESET(UserConfig & FLASH_OPTSR_NRST_STOP_D1));

    /* Set value and mask for NRST_STOP option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTSR_NRST_STOP_D1);
 800c00a:	bf1e      	ittt	ne
 800c00c:	f001 0c40 	andne.w	ip, r1, #64	@ 0x40
    optr_reg_mask |= FLASH_OPTSR_NRST_STOP_D1;
 800c010:	f042 0240 	orrne.w	r2, r2, #64	@ 0x40
    optr_reg_val |= (UserConfig & FLASH_OPTSR_NRST_STOP_D1);
 800c014:	ea43 030c 	orrne.w	r3, r3, ip
  }

  if((UserType & OB_USER_NRST_STDBY_D1) != 0U)
 800c018:	f015 0f04 	tst.w	r5, #4
  {
    /* NRST_STDBY option byte should be modified */
    assert_param(IS_OB_STDBY_D1_RESET(UserConfig & FLASH_OPTSR_NRST_STBY_D1));

    /* Set value and mask for NRST_STDBY option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTSR_NRST_STBY_D1);
 800c01c:	bf1e      	ittt	ne
 800c01e:	f001 0c80 	andne.w	ip, r1, #128	@ 0x80
    optr_reg_mask |= FLASH_OPTSR_NRST_STBY_D1;
 800c022:	f042 0280 	orrne.w	r2, r2, #128	@ 0x80
    optr_reg_val |= (UserConfig & FLASH_OPTSR_NRST_STBY_D1);
 800c026:	ea43 030c 	orrne.w	r3, r3, ip
  }

  if((UserType & OB_USER_IWDG_STOP) != 0U)
 800c02a:	f015 0f08 	tst.w	r5, #8
  {
    /* IWDG_STOP option byte should be modified */
    assert_param(IS_OB_USER_IWDG_STOP(UserConfig & FLASH_OPTSR_FZ_IWDG_STOP));

    /* Set value and mask for IWDG_STOP option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTSR_FZ_IWDG_STOP);
 800c02e:	bf1e      	ittt	ne
 800c030:	f401 3c00 	andne.w	ip, r1, #131072	@ 0x20000
    optr_reg_mask |= FLASH_OPTSR_FZ_IWDG_STOP;
 800c034:	f442 3200 	orrne.w	r2, r2, #131072	@ 0x20000
    optr_reg_val |= (UserConfig & FLASH_OPTSR_FZ_IWDG_STOP);
 800c038:	ea43 030c 	orrne.w	r3, r3, ip
  }

  if((UserType & OB_USER_IWDG_STDBY) != 0U)
 800c03c:	f015 0f10 	tst.w	r5, #16
  {
    /* IWDG_STDBY option byte should be modified */
    assert_param(IS_OB_USER_IWDG_STDBY(UserConfig & FLASH_OPTSR_FZ_IWDG_SDBY));

    /* Set value and mask for IWDG_STDBY option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTSR_FZ_IWDG_SDBY);
 800c040:	bf1e      	ittt	ne
 800c042:	f401 2c80 	andne.w	ip, r1, #262144	@ 0x40000
    optr_reg_mask |= FLASH_OPTSR_FZ_IWDG_SDBY;
 800c046:	f442 2280 	orrne.w	r2, r2, #262144	@ 0x40000
    optr_reg_val |= (UserConfig & FLASH_OPTSR_FZ_IWDG_SDBY);
 800c04a:	ea43 030c 	orrne.w	r3, r3, ip
  }

  if((UserType & OB_USER_ST_RAM_SIZE) != 0U)
 800c04e:	f015 0f20 	tst.w	r5, #32
  {
    /* ST_RAM_SIZE option byte should be modified */
    assert_param(IS_OB_USER_ST_RAM_SIZE(UserConfig & FLASH_OPTSR_ST_RAM_SIZE));

    /* Set value and mask for ST_RAM_SIZE option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTSR_ST_RAM_SIZE);
 800c052:	bf1e      	ittt	ne
 800c054:	f401 1cc0 	andne.w	ip, r1, #1572864	@ 0x180000
    optr_reg_mask |= FLASH_OPTSR_ST_RAM_SIZE;
 800c058:	f442 12c0 	orrne.w	r2, r2, #1572864	@ 0x180000
    optr_reg_val |= (UserConfig & FLASH_OPTSR_ST_RAM_SIZE);
 800c05c:	ea43 030c 	orrne.w	r3, r3, ip
  }

  if((UserType & OB_USER_SECURITY) != 0U)
 800c060:	f015 0f40 	tst.w	r5, #64	@ 0x40
  {
    /* SECURITY option byte should be modified */
    assert_param(IS_OB_USER_SECURITY(UserConfig & FLASH_OPTSR_SECURITY));

    /* Set value and mask for SECURITY option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTSR_SECURITY);
 800c064:	bf1e      	ittt	ne
 800c066:	f401 1c00 	andne.w	ip, r1, #2097152	@ 0x200000
    optr_reg_mask |= FLASH_OPTSR_SECURITY;
 800c06a:	f442 1200 	orrne.w	r2, r2, #2097152	@ 0x200000
    optr_reg_val |= (UserConfig & FLASH_OPTSR_SECURITY);
 800c06e:	ea43 030c 	orrne.w	r3, r3, ip
    optr_reg_mask |= FLASH_OPTSR_NRST_STBY_D2;
  }
#endif /* FLASH_OPTSR_NRST_STOP_D2 */

#if defined (DUAL_BANK)
  if((UserType & OB_USER_SWAP_BANK) != 0U)
 800c072:	f415 7f80 	tst.w	r5, #256	@ 0x100
  {
    /* SWAP_BANK_OPT option byte should be modified */
    assert_param(IS_OB_USER_SWAP_BANK(UserConfig & FLASH_OPTSR_SWAP_BANK_OPT));

    /* Set value and mask for SWAP_BANK_OPT option byte */
    optr_reg_val |= (UserConfig & FLASH_OPTSR_SWAP_BANK_OPT);
 800c076:	bf1e      	ittt	ne
 800c078:	f001 4c00 	andne.w	ip, r1, #2147483648	@ 0x80000000
    optr_reg_mask |= FLASH_OPTSR_SWAP_BANK_OPT;
 800c07c:	f042 4200 	orrne.w	r2, r2, #2147483648	@ 0x80000000
    optr_reg_val |= (UserConfig & FLASH_OPTSR_SWAP_BANK_OPT);
 800c080:	ea43 030c 	orrne.w	r3, r3, ip
  }
#endif /* DUAL_BANK */

  if((UserType & OB_USER_IOHSLV) != 0U)
 800c084:	062d      	lsls	r5, r5, #24
    optr_reg_mask |= FLASH_OPTSR_VDDMMC_HSLV;
  }
#endif /* FLASH_OPTSR_VDDMMC_HSLV */

  /* Configure the option bytes register */
  MODIFY_REG(FLASH->OPTSR_PRG, optr_reg_mask, optr_reg_val);
 800c086:	4d47      	ldr	r5, [pc, #284]	@ (800c1a4 <HAL_FLASHEx_OBProgram+0x238>)
    optr_reg_val |= (UserConfig & FLASH_OPTSR_IO_HSLV);
 800c088:	bf42      	ittt	mi
 800c08a:	f001 5100 	andmi.w	r1, r1, #536870912	@ 0x20000000
    optr_reg_mask |= FLASH_OPTSR_IO_HSLV;
 800c08e:	f042 5200 	orrmi.w	r2, r2, #536870912	@ 0x20000000
    optr_reg_val |= (UserConfig & FLASH_OPTSR_IO_HSLV);
 800c092:	430b      	orrmi	r3, r1
  MODIFY_REG(FLASH->OPTSR_PRG, optr_reg_mask, optr_reg_val);
 800c094:	6a29      	ldr	r1, [r5, #32]
 800c096:	ea21 0202 	bic.w	r2, r1, r2
 800c09a:	4313      	orrs	r3, r2
 800c09c:	622b      	str	r3, [r5, #32]
    if((pOBInit->OptionType & OPTIONBYTE_PCROP) != 0U)
 800c09e:	073b      	lsls	r3, r7, #28
 800c0a0:	d523      	bpl.n	800c0ea <HAL_FLASHEx_OBProgram+0x17e>
      FLASH_OB_PCROPConfig(pOBInit->PCROPConfig, pOBInit->PCROPStartAddr, pOBInit->PCROPEndAddr, pOBInit->Banks);
 800c0a2:	f8d4 e01c 	ldr.w	lr, [r4, #28]
 800c0a6:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
{
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));
  assert_param(IS_OB_PCROP_RDP(PCROPConfig));

  if((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 800c0a8:	f01e 0f01 	tst.w	lr, #1
      FLASH_OB_PCROPConfig(pOBInit->PCROPConfig, pOBInit->PCROPStartAddr, pOBInit->PCROPEndAddr, pOBInit->Banks);
 800c0ac:	e9d4 3508 	ldrd	r3, r5, [r4, #32]
  if((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 800c0b0:	d00c      	beq.n	800c0cc <HAL_FLASHEx_OBProgram+0x160>
    assert_param(IS_FLASH_PROGRAM_ADDRESS_BANK1(PCROPStartAddr));
    assert_param(IS_FLASH_PROGRAM_ADDRESS_BANK1(PCROPEndAddr));

    /* Configure the Proprietary code readout protection */
    FLASH->PRAR_PRG1 = ((PCROPStartAddr - FLASH_BANK1_BASE) >> 8)                                 | \
                       (((PCROPEndAddr - FLASH_BANK1_BASE) >> 8) << FLASH_PRAR_PROT_AREA_END_Pos) | \
 800c0b2:	0211      	lsls	r1, r2, #8
    FLASH->PRAR_PRG1 = ((PCROPStartAddr - FLASH_BANK1_BASE) >> 8)                                 | \
 800c0b4:	f105 4c78 	add.w	ip, r5, #4160749568	@ 0xf8000000
                       (((PCROPEndAddr - FLASH_BANK1_BASE) >> 8) << FLASH_PRAR_PROT_AREA_END_Pos) | \
 800c0b8:	f36f 010f 	bfc	r1, #0, #16
 800c0bc:	ea43 2c1c 	orr.w	ip, r3, ip, lsr #8
 800c0c0:	ea41 010c 	orr.w	r1, r1, ip
    FLASH->PRAR_PRG1 = ((PCROPStartAddr - FLASH_BANK1_BASE) >> 8)                                 | \
 800c0c4:	f8df c0dc 	ldr.w	ip, [pc, #220]	@ 800c1a4 <HAL_FLASHEx_OBProgram+0x238>
 800c0c8:	f8cc 102c 	str.w	r1, [ip, #44]	@ 0x2c
                       PCROPConfig;
  }

#if defined (DUAL_BANK)
  if((Banks & FLASH_BANK_2) == FLASH_BANK_2)
 800c0cc:	f01e 0f02 	tst.w	lr, #2
 800c0d0:	d00b      	beq.n	800c0ea <HAL_FLASHEx_OBProgram+0x17e>
    assert_param(IS_FLASH_PROGRAM_ADDRESS_BANK2(PCROPStartAddr));
    assert_param(IS_FLASH_PROGRAM_ADDRESS_BANK2(PCROPEndAddr));

    /* Configure the Proprietary code readout protection */
    FLASH->PRAR_PRG2 = ((PCROPStartAddr - FLASH_BANK2_BASE) >> 8)                                 | \
                       (((PCROPEndAddr - FLASH_BANK2_BASE) >> 8) << FLASH_PRAR_PROT_AREA_END_Pos) | \
 800c0d2:	f1a2 6201 	sub.w	r2, r2, #135266304	@ 0x8100000
    FLASH->PRAR_PRG2 = ((PCROPStartAddr - FLASH_BANK2_BASE) >> 8)                                 | \
 800c0d6:	f1a5 6501 	sub.w	r5, r5, #135266304	@ 0x8100000
                       (((PCROPEndAddr - FLASH_BANK2_BASE) >> 8) << FLASH_PRAR_PROT_AREA_END_Pos) | \
 800c0da:	0a12      	lsrs	r2, r2, #8
 800c0dc:	ea43 2315 	orr.w	r3, r3, r5, lsr #8
 800c0e0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    FLASH->PRAR_PRG2 = ((PCROPStartAddr - FLASH_BANK2_BASE) >> 8)                                 | \
 800c0e4:	4a2f      	ldr	r2, [pc, #188]	@ (800c1a4 <HAL_FLASHEx_OBProgram+0x238>)
 800c0e6:	f8c2 312c 	str.w	r3, [r2, #300]	@ 0x12c
    if((pOBInit->OptionType & OPTIONBYTE_BOR) == OPTIONBYTE_BOR)
 800c0ea:	06fd      	lsls	r5, r7, #27
 800c0ec:	d506      	bpl.n	800c0fc <HAL_FLASHEx_OBProgram+0x190>
static void FLASH_OB_BOR_LevelConfig(uint32_t Level)
{
  assert_param(IS_OB_BOR_LEVEL(Level));

  /* Configure BOR_LEV option byte */
  MODIFY_REG(FLASH->OPTSR_PRG, FLASH_OPTSR_BOR_LEV, Level);
 800c0ee:	4a2d      	ldr	r2, [pc, #180]	@ (800c1a4 <HAL_FLASHEx_OBProgram+0x238>)
 800c0f0:	6921      	ldr	r1, [r4, #16]
 800c0f2:	6a13      	ldr	r3, [r2, #32]
 800c0f4:	f023 030c 	bic.w	r3, r3, #12
 800c0f8:	430b      	orrs	r3, r1
 800c0fa:	6213      	str	r3, [r2, #32]
    if((pOBInit->OptionType & OPTIONBYTE_BOOTADD) == OPTIONBYTE_BOOTADD)
 800c0fc:	0679      	lsls	r1, r7, #25
 800c0fe:	d513      	bpl.n	800c128 <HAL_FLASHEx_OBProgram+0x1bc>
      FLASH_OB_BootAddConfig(pOBInit->BootConfig, pOBInit->BootAddr0, pOBInit->BootAddr1);
 800c100:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800c102:	f8d4 c034 	ldr.w	ip, [r4, #52]	@ 0x34
static void FLASH_OB_BootAddConfig(uint32_t BootOption, uint32_t BootAddress0, uint32_t BootAddress1)
{
  /* Check the parameters */
  assert_param(IS_OB_BOOT_ADD_OPTION(BootOption));

  if((BootOption & OB_BOOT_ADD0) == OB_BOOT_ADD0)
 800c106:	07ca      	lsls	r2, r1, #31
 800c108:	d506      	bpl.n	800c118 <HAL_FLASHEx_OBProgram+0x1ac>

    /* Configure CM7 BOOT ADD0 */
#if defined(DUAL_CORE)
    MODIFY_REG(FLASH->BOOT7_PRG, FLASH_BOOT7_BCM7_ADD0, (BootAddress0 >> 16));
#else /* Single Core*/
    MODIFY_REG(FLASH->BOOT_PRG, FLASH_BOOT_ADD0, (BootAddress0 >> 16));
 800c10a:	4d26      	ldr	r5, [pc, #152]	@ (800c1a4 <HAL_FLASHEx_OBProgram+0x238>)
 800c10c:	8e63      	ldrh	r3, [r4, #50]	@ 0x32
 800c10e:	6c6a      	ldr	r2, [r5, #68]	@ 0x44
 800c110:	f36f 020f 	bfc	r2, #0, #16
 800c114:	4313      	orrs	r3, r2
 800c116:	646b      	str	r3, [r5, #68]	@ 0x44
#endif /* DUAL_CORE */
  }

  if((BootOption & OB_BOOT_ADD1) == OB_BOOT_ADD1)
 800c118:	078b      	lsls	r3, r1, #30
 800c11a:	d505      	bpl.n	800c128 <HAL_FLASHEx_OBProgram+0x1bc>

    /* Configure CM7 BOOT ADD1 */
#if defined(DUAL_CORE)
    MODIFY_REG(FLASH->BOOT7_PRG, FLASH_BOOT7_BCM7_ADD1, BootAddress1);
#else /* Single Core*/
    MODIFY_REG(FLASH->BOOT_PRG, FLASH_BOOT_ADD1, BootAddress1);
 800c11c:	4a21      	ldr	r2, [pc, #132]	@ (800c1a4 <HAL_FLASHEx_OBProgram+0x238>)
 800c11e:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 800c120:	b29b      	uxth	r3, r3
 800c122:	ea43 030c 	orr.w	r3, r3, ip
 800c126:	6453      	str	r3, [r2, #68]	@ 0x44
    if((pOBInit->OptionType & OPTIONBYTE_SECURE_AREA) == OPTIONBYTE_SECURE_AREA)
 800c128:	06bd      	lsls	r5, r7, #26
 800c12a:	f57f af30 	bpl.w	800bf8e <HAL_FLASHEx_OBProgram+0x22>
      FLASH_OB_SecureAreaConfig(pOBInit->SecureAreaConfig, pOBInit->SecureAreaStartAddr, pOBInit->SecureAreaEndAddr,pOBInit->Banks);
 800c12e:	69e5      	ldr	r5, [r4, #28]
 800c130:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 800c132:	e9d4 370e 	ldrd	r3, r7, [r4, #56]	@ 0x38
{
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));
  assert_param(IS_OB_SECURE_RDP(SecureAreaConfig));

  if((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 800c136:	07ec      	lsls	r4, r5, #31
 800c138:	d50b      	bpl.n	800c152 <HAL_FLASHEx_OBProgram+0x1e6>
    /* Check the parameters */
    assert_param(IS_FLASH_PROGRAM_ADDRESS_BANK1(SecureAreaStartAddr));
    assert_param(IS_FLASH_PROGRAM_ADDRESS_BANK1(SecureAreaEndAddr));

    /* Configure the secure area */
    FLASH->SCAR_PRG1 = ((SecureAreaStartAddr - FLASH_BANK1_BASE) >> 8)                                | \
 800c13a:	f107 4478 	add.w	r4, r7, #4160749568	@ 0xf8000000
                       (((SecureAreaEndAddr - FLASH_BANK1_BASE) >> 8) << FLASH_SCAR_SEC_AREA_END_Pos) | \
                       (SecureAreaConfig & FLASH_SCAR_DMES);
 800c13e:	f003 4100 	and.w	r1, r3, #2147483648	@ 0x80000000
                       (((SecureAreaEndAddr - FLASH_BANK1_BASE) >> 8) << FLASH_SCAR_SEC_AREA_END_Pos) | \
 800c142:	ea41 2114 	orr.w	r1, r1, r4, lsr #8
 800c146:	0214      	lsls	r4, r2, #8
 800c148:	f36f 040f 	bfc	r4, #0, #16
 800c14c:	4321      	orrs	r1, r4
    FLASH->SCAR_PRG1 = ((SecureAreaStartAddr - FLASH_BANK1_BASE) >> 8)                                | \
 800c14e:	4c15      	ldr	r4, [pc, #84]	@ (800c1a4 <HAL_FLASHEx_OBProgram+0x238>)
 800c150:	6361      	str	r1, [r4, #52]	@ 0x34
  }

#if defined (DUAL_BANK)
  if((Banks & FLASH_BANK_2) == FLASH_BANK_2)
 800c152:	07a9      	lsls	r1, r5, #30
 800c154:	f57f af1b 	bpl.w	800bf8e <HAL_FLASHEx_OBProgram+0x22>
    /* Check the parameters */
    assert_param(IS_FLASH_PROGRAM_ADDRESS_BANK2(SecureAreaStartAddr));
    assert_param(IS_FLASH_PROGRAM_ADDRESS_BANK2(SecureAreaEndAddr));

    /* Configure the secure area */
    FLASH->SCAR_PRG2 = ((SecureAreaStartAddr - FLASH_BANK2_BASE) >> 8)                                | \
 800c158:	f1a7 6101 	sub.w	r1, r7, #135266304	@ 0x8100000
                       (((SecureAreaEndAddr - FLASH_BANK2_BASE) >> 8) << FLASH_SCAR_SEC_AREA_END_Pos) | \
                       (SecureAreaConfig & FLASH_SCAR_DMES);
 800c15c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
                       (((SecureAreaEndAddr - FLASH_BANK2_BASE) >> 8) << FLASH_SCAR_SEC_AREA_END_Pos) | \
 800c160:	f1a2 6201 	sub.w	r2, r2, #135266304	@ 0x8100000
 800c164:	ea43 2311 	orr.w	r3, r3, r1, lsr #8
 800c168:	0a12      	lsrs	r2, r2, #8
 800c16a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    FLASH->SCAR_PRG2 = ((SecureAreaStartAddr - FLASH_BANK2_BASE) >> 8)                                | \
 800c16e:	4a0d      	ldr	r2, [pc, #52]	@ (800c1a4 <HAL_FLASHEx_OBProgram+0x238>)
 800c170:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
 800c174:	e70b      	b.n	800bf8e <HAL_FLASHEx_OBProgram+0x22>
  if((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 800c176:	b131      	cbz	r1, 800c186 <HAL_FLASHEx_OBProgram+0x21a>
    FLASH->WPSN_PRG1 |= (WRPSector & FLASH_WPSN_WRPSN);
 800c178:	4d0a      	ldr	r5, [pc, #40]	@ (800c1a4 <HAL_FLASHEx_OBProgram+0x238>)
 800c17a:	b2d9      	uxtb	r1, r3
 800c17c:	f8d5 c03c 	ldr.w	ip, [r5, #60]	@ 0x3c
 800c180:	ea41 010c 	orr.w	r1, r1, ip
 800c184:	63e9      	str	r1, [r5, #60]	@ 0x3c
  if((Banks & FLASH_BANK_2) == FLASH_BANK_2)
 800c186:	2a00      	cmp	r2, #0
 800c188:	f43f af29 	beq.w	800bfde <HAL_FLASHEx_OBProgram+0x72>
    FLASH->WPSN_PRG2 |= (WRPSector & FLASH_WPSN_WRPSN);
 800c18c:	4a05      	ldr	r2, [pc, #20]	@ (800c1a4 <HAL_FLASHEx_OBProgram+0x238>)
 800c18e:	b2db      	uxtb	r3, r3
 800c190:	f8d2 113c 	ldr.w	r1, [r2, #316]	@ 0x13c
 800c194:	430b      	orrs	r3, r1
 800c196:	f8c2 313c 	str.w	r3, [r2, #316]	@ 0x13c
 800c19a:	e720      	b.n	800bfde <HAL_FLASHEx_OBProgram+0x72>
  __HAL_LOCK(&pFlash);
 800c19c:	2002      	movs	r0, #2
 800c19e:	e6f8      	b.n	800bf92 <HAL_FLASHEx_OBProgram+0x26>
 800c1a0:	20001d94 	.word	0x20001d94
 800c1a4:	52002000 	.word	0x52002000

0800c1a8 <HAL_FLASHEx_OBGetConfig>:
  pOBInit->OptionType = (OPTIONBYTE_USER | OPTIONBYTE_RDP | OPTIONBYTE_BOR);
 800c1a8:	2316      	movs	r3, #22
  uint32_t rdp_level = READ_BIT(FLASH->OPTSR_CUR, FLASH_OPTSR_RDP);
 800c1aa:	4a31      	ldr	r2, [pc, #196]	@ (800c270 <HAL_FLASHEx_OBGetConfig+0xc8>)
{
 800c1ac:	b530      	push	{r4, r5, lr}
  pOBInit->OptionType = (OPTIONBYTE_USER | OPTIONBYTE_RDP | OPTIONBYTE_BOR);
 800c1ae:	6003      	str	r3, [r0, #0]
  uint32_t rdp_level = READ_BIT(FLASH->OPTSR_CUR, FLASH_OPTSR_RDP);
 800c1b0:	69d3      	ldr	r3, [r2, #28]
 800c1b2:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
  if ((rdp_level != OB_RDP_LEVEL_0) && (rdp_level != OB_RDP_LEVEL_2))
 800c1b6:	f5b3 4f2a 	cmp.w	r3, #43520	@ 0xaa00
 800c1ba:	d006      	beq.n	800c1ca <HAL_FLASHEx_OBGetConfig+0x22>
 800c1bc:	f5b3 4f4c 	cmp.w	r3, #52224	@ 0xcc00
 800c1c0:	bf0c      	ite	eq
 800c1c2:	f44f 434c 	moveq.w	r3, #52224	@ 0xcc00
 800c1c6:	f44f 43aa 	movne.w	r3, #21760	@ 0x5500
  pOBInit->RDPLevel = FLASH_OB_GetRDP();
 800c1ca:	60c3      	str	r3, [r0, #12]
  uint32_t userConfig = READ_REG(FLASH->OPTSR_CUR);
 800c1cc:	69d3      	ldr	r3, [r2, #28]
  if ((pOBInit->Banks == FLASH_BANK_1) || (pOBInit->Banks == FLASH_BANK_2))
 800c1ce:	69c4      	ldr	r4, [r0, #28]
  userConfig &= (~(FLASH_OPTSR_BOR_LEV | FLASH_OPTSR_RDP));
 800c1d0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800c1d4:	f023 030c 	bic.w	r3, r3, #12
  pOBInit->USERConfig = FLASH_OB_GetUser();
 800c1d8:	6183      	str	r3, [r0, #24]
  return (FLASH->OPTSR_CUR & FLASH_OPTSR_BOR_LEV);
 800c1da:	69d3      	ldr	r3, [r2, #28]
 800c1dc:	f003 030c 	and.w	r3, r3, #12
  pOBInit->BORLevel = FLASH_OB_GetBOR();
 800c1e0:	6103      	str	r3, [r0, #16]
  if ((pOBInit->Banks == FLASH_BANK_1) || (pOBInit->Banks == FLASH_BANK_2))
 800c1e2:	1e63      	subs	r3, r4, #1
 800c1e4:	2b01      	cmp	r3, #1
 800c1e6:	d82c      	bhi.n	800c242 <HAL_FLASHEx_OBGetConfig+0x9a>
    pOBInit->OptionType |= (OPTIONBYTE_WRP | OPTIONBYTE_PCROP | OPTIONBYTE_SECURE_AREA);
 800c1e8:	233f      	movs	r3, #63	@ 0x3f
  if(Bank == FLASH_BANK_1)
 800c1ea:	2c01      	cmp	r4, #1
    pOBInit->OptionType |= (OPTIONBYTE_WRP | OPTIONBYTE_PCROP | OPTIONBYTE_SECURE_AREA);
 800c1ec:	6003      	str	r3, [r0, #0]
  if(Bank == FLASH_BANK_1)
 800c1ee:	d134      	bne.n	800c25a <HAL_FLASHEx_OBGetConfig+0xb2>
    regvalue = FLASH->WPSN_CUR1;
 800c1f0:	6b93      	ldr	r3, [r2, #56]	@ 0x38
  (*WRPSector) = (~regvalue) & FLASH_WPSN_WRPSN;
 800c1f2:	43db      	mvns	r3, r3
 800c1f4:	b2db      	uxtb	r3, r3
 800c1f6:	6083      	str	r3, [r0, #8]
  if(*WRPSector == 0U)
 800c1f8:	3b00      	subs	r3, #0
 800c1fa:	bf18      	it	ne
 800c1fc:	2301      	movne	r3, #1
  if(Bank == FLASH_BANK_1)
 800c1fe:	2c01      	cmp	r4, #1
 800c200:	6043      	str	r3, [r0, #4]
 800c202:	4b1b      	ldr	r3, [pc, #108]	@ (800c270 <HAL_FLASHEx_OBGetConfig+0xc8>)
 800c204:	d12c      	bne.n	800c260 <HAL_FLASHEx_OBGetConfig+0xb8>
    regvalue = FLASH->PRAR_CUR1;
 800c206:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
    bankBase = FLASH_BANK1_BASE;
 800c208:	f04f 6100 	mov.w	r1, #134217728	@ 0x8000000
  (*PCROPConfig) =  (regvalue & FLASH_PRAR_DMEP);
 800c20c:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
{
  uint32_t regvalue = 0;
  uint32_t bankBase = 0;

  /* Check Bank parameter value */
  if(Bank == FLASH_BANK_1)
 800c210:	2c01      	cmp	r4, #1
  (*PCROPConfig) =  (regvalue & FLASH_PRAR_DMEP);
 800c212:	6203      	str	r3, [r0, #32]
  (*PCROPStartAddr) = ((regvalue & FLASH_PRAR_PROT_AREA_START) << 8) + bankBase;
 800c214:	4b17      	ldr	r3, [pc, #92]	@ (800c274 <HAL_FLASHEx_OBGetConfig+0xcc>)
 800c216:	ea03 2502 	and.w	r5, r3, r2, lsl #8
  (*PCROPEndAddr) = ((*PCROPEndAddr) << 8) + bankBase;
 800c21a:	ea03 2212 	and.w	r2, r3, r2, lsr #8
  (*PCROPStartAddr) = ((regvalue & FLASH_PRAR_PROT_AREA_START) << 8) + bankBase;
 800c21e:	440d      	add	r5, r1
  (*PCROPEndAddr) = ((*PCROPEndAddr) << 8) + bankBase;
 800c220:	440a      	add	r2, r1
  (*PCROPStartAddr) = ((regvalue & FLASH_PRAR_PROT_AREA_START) << 8) + bankBase;
 800c222:	6245      	str	r5, [r0, #36]	@ 0x24
  (*PCROPEndAddr) = ((*PCROPEndAddr) << 8) + bankBase;
 800c224:	6282      	str	r2, [r0, #40]	@ 0x28
  if(Bank == FLASH_BANK_1)
 800c226:	4a12      	ldr	r2, [pc, #72]	@ (800c270 <HAL_FLASHEx_OBGetConfig+0xc8>)
 800c228:	d11f      	bne.n	800c26a <HAL_FLASHEx_OBGetConfig+0xc2>
  {
    regvalue = FLASH->SCAR_CUR1;
 800c22a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
    bankBase = FLASH_BANK2_BASE;
  }
#endif /* DUAL_BANK */

  /* Get the secure area settings */
  (*SecureAreaConfig) = (regvalue & FLASH_SCAR_DMES);
 800c22c:	f002 4400 	and.w	r4, r2, #2147483648	@ 0x80000000
 800c230:	6384      	str	r4, [r0, #56]	@ 0x38
  (*SecureAreaStartAddr) = ((regvalue & FLASH_SCAR_SEC_AREA_START) << 8) + bankBase;
 800c232:	ea03 2402 	and.w	r4, r3, r2, lsl #8
  (*SecureAreaEndAddr) = (regvalue & FLASH_SCAR_SEC_AREA_END) >> FLASH_SCAR_SEC_AREA_END_Pos;
  (*SecureAreaEndAddr) = ((*SecureAreaEndAddr) << 8) + bankBase;
 800c236:	ea03 2312 	and.w	r3, r3, r2, lsr #8
  (*SecureAreaStartAddr) = ((regvalue & FLASH_SCAR_SEC_AREA_START) << 8) + bankBase;
 800c23a:	440c      	add	r4, r1
  (*SecureAreaEndAddr) = ((*SecureAreaEndAddr) << 8) + bankBase;
 800c23c:	440b      	add	r3, r1
  (*SecureAreaStartAddr) = ((regvalue & FLASH_SCAR_SEC_AREA_START) << 8) + bankBase;
 800c23e:	63c4      	str	r4, [r0, #60]	@ 0x3c
  (*SecureAreaEndAddr) = ((*SecureAreaEndAddr) << 8) + bankBase;
 800c240:	6403      	str	r3, [r0, #64]	@ 0x40
  regvalue = FLASH->BOOT_CUR;
 800c242:	4b0b      	ldr	r3, [pc, #44]	@ (800c270 <HAL_FLASHEx_OBGetConfig+0xc8>)
 800c244:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
  (*BootAddress0) = (regvalue & FLASH_BOOT_ADD0) << 16;
 800c246:	041a      	lsls	r2, r3, #16
  (*BootAddress1) = (regvalue & FLASH_BOOT_ADD1);
 800c248:	f36f 030f 	bfc	r3, #0, #16
 800c24c:	6343      	str	r3, [r0, #52]	@ 0x34
  pOBInit->OptionType |= OPTIONBYTE_BOOTADD;
 800c24e:	6803      	ldr	r3, [r0, #0]
  (*BootAddress0) = (regvalue & FLASH_BOOT_ADD0) << 16;
 800c250:	6302      	str	r2, [r0, #48]	@ 0x30
  pOBInit->OptionType |= OPTIONBYTE_BOOTADD;
 800c252:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c256:	6003      	str	r3, [r0, #0]
}
 800c258:	bd30      	pop	{r4, r5, pc}
    regvalue = FLASH->WPSN_CUR2;
 800c25a:	f8d2 3138 	ldr.w	r3, [r2, #312]	@ 0x138
 800c25e:	e7c8      	b.n	800c1f2 <HAL_FLASHEx_OBGetConfig+0x4a>
    regvalue = FLASH->PRAR_CUR2;
 800c260:	f8d3 2128 	ldr.w	r2, [r3, #296]	@ 0x128
    bankBase = FLASH_BANK2_BASE;
 800c264:	f04f 6101 	mov.w	r1, #135266304	@ 0x8100000
 800c268:	e7d0      	b.n	800c20c <HAL_FLASHEx_OBGetConfig+0x64>
    regvalue = FLASH->SCAR_CUR2;
 800c26a:	f8d2 2130 	ldr.w	r2, [r2, #304]	@ 0x130
    bankBase = FLASH_BANK2_BASE;
 800c26e:	e7dd      	b.n	800c22c <HAL_FLASHEx_OBGetConfig+0x84>
 800c270:	52002000 	.word	0x52002000
 800c274:	000fff00 	.word	0x000fff00

0800c278 <FLASH_Erase_Sector>:
{
 800c278:	b510      	push	{r4, lr}
  if((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 800c27a:	07cc      	lsls	r4, r1, #31
 800c27c:	d50b      	bpl.n	800c296 <FLASH_Erase_Sector+0x1e>
    FLASH->CR1 &= ~(FLASH_CR_PSIZE | FLASH_CR_SNB);
 800c27e:	4c0f      	ldr	r4, [pc, #60]	@ (800c2bc <FLASH_Erase_Sector+0x44>)
 800c280:	68e3      	ldr	r3, [r4, #12]
 800c282:	f423 63e6 	bic.w	r3, r3, #1840	@ 0x730
 800c286:	60e3      	str	r3, [r4, #12]
    FLASH->CR1 |= (FLASH_CR_SER | VoltageRange | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
 800c288:	68e3      	ldr	r3, [r4, #12]
 800c28a:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 800c28e:	4313      	orrs	r3, r2
 800c290:	f043 0384 	orr.w	r3, r3, #132	@ 0x84
 800c294:	60e3      	str	r3, [r4, #12]
  if((Banks & FLASH_BANK_2) == FLASH_BANK_2)
 800c296:	078b      	lsls	r3, r1, #30
 800c298:	d50f      	bpl.n	800c2ba <FLASH_Erase_Sector+0x42>
    FLASH->CR2 &= ~(FLASH_CR_PSIZE | FLASH_CR_SNB);
 800c29a:	4908      	ldr	r1, [pc, #32]	@ (800c2bc <FLASH_Erase_Sector+0x44>)
 800c29c:	f8d1 310c 	ldr.w	r3, [r1, #268]	@ 0x10c
 800c2a0:	f423 63e6 	bic.w	r3, r3, #1840	@ 0x730
 800c2a4:	f8c1 310c 	str.w	r3, [r1, #268]	@ 0x10c
    FLASH->CR2 |= (FLASH_CR_SER | VoltageRange  | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
 800c2a8:	f8d1 310c 	ldr.w	r3, [r1, #268]	@ 0x10c
 800c2ac:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
 800c2b0:	4302      	orrs	r2, r0
 800c2b2:	f042 0284 	orr.w	r2, r2, #132	@ 0x84
 800c2b6:	f8c1 210c 	str.w	r2, [r1, #268]	@ 0x10c
}
 800c2ba:	bd10      	pop	{r4, pc}
 800c2bc:	52002000 	.word	0x52002000

0800c2c0 <HAL_FLASHEx_Erase>:
{
 800c2c0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  __HAL_LOCK(&pFlash);
 800c2c4:	4f44      	ldr	r7, [pc, #272]	@ (800c3d8 <HAL_FLASHEx_Erase+0x118>)
{
 800c2c6:	4605      	mov	r5, r0
 800c2c8:	4688      	mov	r8, r1
  __HAL_LOCK(&pFlash);
 800c2ca:	7d3b      	ldrb	r3, [r7, #20]
 800c2cc:	2b01      	cmp	r3, #1
 800c2ce:	f000 8081 	beq.w	800c3d4 <HAL_FLASHEx_Erase+0x114>
 800c2d2:	2101      	movs	r1, #1
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800c2d4:	2300      	movs	r3, #0
  __HAL_LOCK(&pFlash);
 800c2d6:	7539      	strb	r1, [r7, #20]
  if((pEraseInit->Banks & FLASH_BANK_1) == FLASH_BANK_1)
 800c2d8:	6844      	ldr	r4, [r0, #4]
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800c2da:	61bb      	str	r3, [r7, #24]
  if((pEraseInit->Banks & FLASH_BANK_1) == FLASH_BANK_1)
 800c2dc:	400c      	ands	r4, r1
 800c2de:	d006      	beq.n	800c2ee <HAL_FLASHEx_Erase+0x2e>
    if(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_1) != HAL_OK)
 800c2e0:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800c2e4:	f7ff fcc2 	bl	800bc6c <FLASH_WaitForLastOperation>
 800c2e8:	1e04      	subs	r4, r0, #0
 800c2ea:	bf18      	it	ne
 800c2ec:	2401      	movne	r4, #1
  if((pEraseInit->Banks & FLASH_BANK_2) == FLASH_BANK_2)
 800c2ee:	686b      	ldr	r3, [r5, #4]
 800c2f0:	0798      	lsls	r0, r3, #30
 800c2f2:	d406      	bmi.n	800c302 <HAL_FLASHEx_Erase+0x42>
  if(status == HAL_OK)
 800c2f4:	b16c      	cbz	r4, 800c312 <HAL_FLASHEx_Erase+0x52>
 800c2f6:	2401      	movs	r4, #1
  __HAL_UNLOCK(&pFlash);
 800c2f8:	2300      	movs	r3, #0
 800c2fa:	753b      	strb	r3, [r7, #20]
}
 800c2fc:	4620      	mov	r0, r4
 800c2fe:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_2) != HAL_OK)
 800c302:	2102      	movs	r1, #2
 800c304:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800c308:	f7ff fcb0 	bl	800bc6c <FLASH_WaitForLastOperation>
 800c30c:	2800      	cmp	r0, #0
 800c30e:	d0f1      	beq.n	800c2f4 <HAL_FLASHEx_Erase+0x34>
 800c310:	e7f1      	b.n	800c2f6 <HAL_FLASHEx_Erase+0x36>
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800c312:	682e      	ldr	r6, [r5, #0]
 800c314:	2e01      	cmp	r6, #1
 800c316:	d125      	bne.n	800c364 <HAL_FLASHEx_Erase+0xa4>
      FLASH_MassErase(pEraseInit->VoltageRange, pEraseInit->Banks);
 800c318:	6869      	ldr	r1, [r5, #4]
 800c31a:	6928      	ldr	r0, [r5, #16]
 800c31c:	f7ff fde4 	bl	800bee8 <FLASH_MassErase>
      if((pEraseInit->Banks & FLASH_BANK_1) == FLASH_BANK_1)
 800c320:	07c9      	lsls	r1, r1, #31
 800c322:	d50c      	bpl.n	800c33e <HAL_FLASHEx_Erase+0x7e>
        if(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_1) != HAL_OK)
 800c324:	4631      	mov	r1, r6
 800c326:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800c32a:	f7ff fc9f 	bl	800bc6c <FLASH_WaitForLastOperation>
        FLASH->CR1 &= (~FLASH_CR_BER);
 800c32e:	4a2b      	ldr	r2, [pc, #172]	@ (800c3dc <HAL_FLASHEx_Erase+0x11c>)
        if(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_1) != HAL_OK)
 800c330:	1e04      	subs	r4, r0, #0
        FLASH->CR1 &= (~FLASH_CR_BER);
 800c332:	68d3      	ldr	r3, [r2, #12]
        if(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_1) != HAL_OK)
 800c334:	bf18      	it	ne
 800c336:	2401      	movne	r4, #1
        FLASH->CR1 &= (~FLASH_CR_BER);
 800c338:	f023 0308 	bic.w	r3, r3, #8
 800c33c:	60d3      	str	r3, [r2, #12]
      if((pEraseInit->Banks & FLASH_BANK_2) == FLASH_BANK_2)
 800c33e:	686b      	ldr	r3, [r5, #4]
 800c340:	079a      	lsls	r2, r3, #30
 800c342:	d5d9      	bpl.n	800c2f8 <HAL_FLASHEx_Erase+0x38>
        if(FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_2) != HAL_OK)
 800c344:	2102      	movs	r1, #2
 800c346:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800c34a:	f7ff fc8f 	bl	800bc6c <FLASH_WaitForLastOperation>
        FLASH->CR2 &= (~FLASH_CR_BER);
 800c34e:	4a23      	ldr	r2, [pc, #140]	@ (800c3dc <HAL_FLASHEx_Erase+0x11c>)
          status = HAL_ERROR;
 800c350:	2800      	cmp	r0, #0
        FLASH->CR2 &= (~FLASH_CR_BER);
 800c352:	f8d2 310c 	ldr.w	r3, [r2, #268]	@ 0x10c
          status = HAL_ERROR;
 800c356:	bf18      	it	ne
 800c358:	2401      	movne	r4, #1
        FLASH->CR2 &= (~FLASH_CR_BER);
 800c35a:	f023 0308 	bic.w	r3, r3, #8
 800c35e:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
 800c362:	e7c9      	b.n	800c2f8 <HAL_FLASHEx_Erase+0x38>
      *SectorError = 0xFFFFFFFFU;
 800c364:	f04f 33ff 	mov.w	r3, #4294967295
          FLASH->CR1 &= (~(FLASH_CR_SER | FLASH_CR_SNB));
 800c368:	f8df 9070 	ldr.w	r9, [pc, #112]	@ 800c3dc <HAL_FLASHEx_Erase+0x11c>
 800c36c:	f8df a070 	ldr.w	sl, [pc, #112]	@ 800c3e0 <HAL_FLASHEx_Erase+0x120>
      *SectorError = 0xFFFFFFFFU;
 800c370:	f8c8 3000 	str.w	r3, [r8]
      for(sector_index = pEraseInit->Sector; sector_index < (pEraseInit->NbSectors + pEraseInit->Sector); sector_index++)
 800c374:	68ae      	ldr	r6, [r5, #8]
 800c376:	e9d5 2302 	ldrd	r2, r3, [r5, #8]
 800c37a:	4413      	add	r3, r2
 800c37c:	42b3      	cmp	r3, r6
 800c37e:	d9bb      	bls.n	800c2f8 <HAL_FLASHEx_Erase+0x38>
        FLASH_Erase_Sector(sector_index, pEraseInit->Banks, pEraseInit->VoltageRange);
 800c380:	f8d5 b004 	ldr.w	fp, [r5, #4]
 800c384:	4630      	mov	r0, r6
 800c386:	692a      	ldr	r2, [r5, #16]
 800c388:	4659      	mov	r1, fp
 800c38a:	f7ff ff75 	bl	800c278 <FLASH_Erase_Sector>
        if((pEraseInit->Banks & FLASH_BANK_1) == FLASH_BANK_1)
 800c38e:	f01b 0001 	ands.w	r0, fp, #1
 800c392:	d00a      	beq.n	800c3aa <HAL_FLASHEx_Erase+0xea>
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_1);
 800c394:	2101      	movs	r1, #1
 800c396:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800c39a:	f7ff fc67 	bl	800bc6c <FLASH_WaitForLastOperation>
          FLASH->CR1 &= (~(FLASH_CR_SER | FLASH_CR_SNB));
 800c39e:	f8d9 300c 	ldr.w	r3, [r9, #12]
 800c3a2:	ea03 030a 	and.w	r3, r3, sl
 800c3a6:	f8c9 300c 	str.w	r3, [r9, #12]
        if((pEraseInit->Banks & FLASH_BANK_2) == FLASH_BANK_2)
 800c3aa:	686b      	ldr	r3, [r5, #4]
 800c3ac:	079b      	lsls	r3, r3, #30
 800c3ae:	d50a      	bpl.n	800c3c6 <HAL_FLASHEx_Erase+0x106>
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE, FLASH_BANK_2);
 800c3b0:	2102      	movs	r1, #2
 800c3b2:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800c3b6:	f7ff fc59 	bl	800bc6c <FLASH_WaitForLastOperation>
          FLASH->CR2 &= (~(FLASH_CR_SER | FLASH_CR_SNB));
 800c3ba:	f8d9 310c 	ldr.w	r3, [r9, #268]	@ 0x10c
 800c3be:	ea03 030a 	and.w	r3, r3, sl
 800c3c2:	f8c9 310c 	str.w	r3, [r9, #268]	@ 0x10c
        if(status != HAL_OK)
 800c3c6:	b118      	cbz	r0, 800c3d0 <HAL_FLASHEx_Erase+0x110>
          break;
 800c3c8:	4604      	mov	r4, r0
          *SectorError = sector_index;
 800c3ca:	f8c8 6000 	str.w	r6, [r8]
          break;
 800c3ce:	e793      	b.n	800c2f8 <HAL_FLASHEx_Erase+0x38>
      for(sector_index = pEraseInit->Sector; sector_index < (pEraseInit->NbSectors + pEraseInit->Sector); sector_index++)
 800c3d0:	3601      	adds	r6, #1
 800c3d2:	e7d0      	b.n	800c376 <HAL_FLASHEx_Erase+0xb6>
  __HAL_LOCK(&pFlash);
 800c3d4:	2402      	movs	r4, #2
 800c3d6:	e791      	b.n	800c2fc <HAL_FLASHEx_Erase+0x3c>
 800c3d8:	20001d94 	.word	0x20001d94
 800c3dc:	52002000 	.word	0x52002000
 800c3e0:	fffff8fb 	.word	0xfffff8fb

0800c3e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 800c3e4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00U;
 800c3e8:	2300      	movs	r3, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800c3ea:	f8df 91c4 	ldr.w	r9, [pc, #452]	@ 800c5b0 <HAL_GPIO_Init+0x1cc>
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800c3ee:	f04f 44b0 	mov.w	r4, #1476395008	@ 0x58000000
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800c3f2:	680a      	ldr	r2, [r1, #0]
 800c3f4:	fa32 f503 	lsrs.w	r5, r2, r3
 800c3f8:	d102      	bne.n	800c400 <HAL_GPIO_Init+0x1c>
      }
    }

    position++;
  }
}
 800c3fa:	b003      	add	sp, #12
 800c3fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800c400:	2501      	movs	r5, #1
 800c402:	fa05 f803 	lsl.w	r8, r5, r3
    if (iocurrent != 0x00U)
 800c406:	ea18 0202 	ands.w	r2, r8, r2
 800c40a:	f000 80bb 	beq.w	800c584 <HAL_GPIO_Init+0x1a0>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800c40e:	684e      	ldr	r6, [r1, #4]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800c410:	2703      	movs	r7, #3
 800c412:	ea4f 0e43 	mov.w	lr, r3, lsl #1
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800c416:	f006 0503 	and.w	r5, r6, #3
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800c41a:	fa07 fc0e 	lsl.w	ip, r7, lr
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800c41e:	1e6f      	subs	r7, r5, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800c420:	ea6f 0c0c 	mvn.w	ip, ip
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800c424:	2f01      	cmp	r7, #1
 800c426:	d834      	bhi.n	800c492 <HAL_GPIO_Init+0xae>
        temp = GPIOx->OSPEEDR;
 800c428:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800c42a:	ea07 0a0c 	and.w	sl, r7, ip
        temp |= (GPIO_Init->Speed << (position * 2U));
 800c42e:	68cf      	ldr	r7, [r1, #12]
 800c430:	fa07 f70e 	lsl.w	r7, r7, lr
 800c434:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OSPEEDR = temp;
 800c438:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 800c43a:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800c43c:	ea27 0808 	bic.w	r8, r7, r8
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800c440:	f3c6 1700 	ubfx	r7, r6, #4, #1
 800c444:	409f      	lsls	r7, r3
 800c446:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->OTYPER = temp;
 800c44a:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 800c44c:	68c7      	ldr	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800c44e:	2d02      	cmp	r5, #2
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800c450:	ea07 080c 	and.w	r8, r7, ip
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800c454:	688f      	ldr	r7, [r1, #8]
 800c456:	fa07 f70e 	lsl.w	r7, r7, lr
 800c45a:	ea47 0708 	orr.w	r7, r7, r8
      GPIOx->PUPDR = temp;
 800c45e:	60c7      	str	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800c460:	d119      	bne.n	800c496 <HAL_GPIO_Init+0xb2>
        temp = GPIOx->AFR[position >> 3U];
 800c462:	ea4f 08d3 	mov.w	r8, r3, lsr #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800c466:	f003 0a07 	and.w	sl, r3, #7
 800c46a:	f04f 0b0f 	mov.w	fp, #15
 800c46e:	eb00 0888 	add.w	r8, r0, r8, lsl #2
 800c472:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
        temp = GPIOx->AFR[position >> 3U];
 800c476:	f8d8 7020 	ldr.w	r7, [r8, #32]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800c47a:	fa0b fb0a 	lsl.w	fp, fp, sl
 800c47e:	ea27 0b0b 	bic.w	fp, r7, fp
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800c482:	690f      	ldr	r7, [r1, #16]
 800c484:	fa07 f70a 	lsl.w	r7, r7, sl
 800c488:	ea47 070b 	orr.w	r7, r7, fp
        GPIOx->AFR[position >> 3U] = temp;
 800c48c:	f8c8 7020 	str.w	r7, [r8, #32]
 800c490:	e001      	b.n	800c496 <HAL_GPIO_Init+0xb2>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800c492:	2d03      	cmp	r5, #3
 800c494:	d1da      	bne.n	800c44c <HAL_GPIO_Init+0x68>
      temp = GPIOx->MODER;
 800c496:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800c498:	fa05 f50e 	lsl.w	r5, r5, lr
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800c49c:	f416 3f40 	tst.w	r6, #196608	@ 0x30000
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800c4a0:	ea07 070c 	and.w	r7, r7, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800c4a4:	ea45 0507 	orr.w	r5, r5, r7
      GPIOx->MODER = temp;
 800c4a8:	6005      	str	r5, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800c4aa:	d06b      	beq.n	800c584 <HAL_GPIO_Init+0x1a0>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800c4ac:	f8d9 50f4 	ldr.w	r5, [r9, #244]	@ 0xf4
 800c4b0:	f023 0703 	bic.w	r7, r3, #3
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800c4b4:	f003 0c03 	and.w	ip, r3, #3
 800c4b8:	f04f 0e0f 	mov.w	lr, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800c4bc:	f045 0502 	orr.w	r5, r5, #2
 800c4c0:	f107 47b0 	add.w	r7, r7, #1476395008	@ 0x58000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800c4c4:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800c4c8:	f8c9 50f4 	str.w	r5, [r9, #244]	@ 0xf4
 800c4cc:	f507 6780 	add.w	r7, r7, #1024	@ 0x400
 800c4d0:	f8d9 50f4 	ldr.w	r5, [r9, #244]	@ 0xf4
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800c4d4:	fa0e fe0c 	lsl.w	lr, lr, ip
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800c4d8:	f005 0502 	and.w	r5, r5, #2
 800c4dc:	9501      	str	r5, [sp, #4]
 800c4de:	9d01      	ldr	r5, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 800c4e0:	68bd      	ldr	r5, [r7, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800c4e2:	ea25 0e0e 	bic.w	lr, r5, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800c4e6:	4d31      	ldr	r5, [pc, #196]	@ (800c5ac <HAL_GPIO_Init+0x1c8>)
 800c4e8:	42a8      	cmp	r0, r5
 800c4ea:	d04d      	beq.n	800c588 <HAL_GPIO_Init+0x1a4>
 800c4ec:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800c4f0:	42a8      	cmp	r0, r5
 800c4f2:	d04b      	beq.n	800c58c <HAL_GPIO_Init+0x1a8>
 800c4f4:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800c4f8:	42a8      	cmp	r0, r5
 800c4fa:	d049      	beq.n	800c590 <HAL_GPIO_Init+0x1ac>
 800c4fc:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800c500:	42a8      	cmp	r0, r5
 800c502:	d047      	beq.n	800c594 <HAL_GPIO_Init+0x1b0>
 800c504:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800c508:	42a8      	cmp	r0, r5
 800c50a:	d045      	beq.n	800c598 <HAL_GPIO_Init+0x1b4>
 800c50c:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800c510:	42a8      	cmp	r0, r5
 800c512:	d043      	beq.n	800c59c <HAL_GPIO_Init+0x1b8>
 800c514:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800c518:	42a8      	cmp	r0, r5
 800c51a:	d041      	beq.n	800c5a0 <HAL_GPIO_Init+0x1bc>
 800c51c:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800c520:	42a8      	cmp	r0, r5
 800c522:	d03f      	beq.n	800c5a4 <HAL_GPIO_Init+0x1c0>
 800c524:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800c528:	42a8      	cmp	r0, r5
 800c52a:	d03d      	beq.n	800c5a8 <HAL_GPIO_Init+0x1c4>
 800c52c:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800c530:	42a8      	cmp	r0, r5
 800c532:	bf14      	ite	ne
 800c534:	250a      	movne	r5, #10
 800c536:	2509      	moveq	r5, #9
 800c538:	fa05 f50c 	lsl.w	r5, r5, ip
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800c53c:	f416 1f80 	tst.w	r6, #1048576	@ 0x100000
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800c540:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 800c544:	60bd      	str	r5, [r7, #8]
        temp &= ~(iocurrent);
 800c546:	ea6f 0702 	mvn.w	r7, r2
        temp = EXTI->RTSR1;
 800c54a:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 800c54c:	bf0c      	ite	eq
 800c54e:	403d      	andeq	r5, r7
          temp |= iocurrent;
 800c550:	4315      	orrne	r5, r2
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800c552:	f416 1f00 	tst.w	r6, #2097152	@ 0x200000
        EXTI->RTSR1 = temp;
 800c556:	6025      	str	r5, [r4, #0]
        temp = EXTI->FTSR1;
 800c558:	6865      	ldr	r5, [r4, #4]
        temp &= ~(iocurrent);
 800c55a:	bf0c      	ite	eq
 800c55c:	403d      	andeq	r5, r7
          temp |= iocurrent;
 800c55e:	4315      	orrne	r5, r2
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800c560:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
        EXTI->FTSR1 = temp;
 800c564:	6065      	str	r5, [r4, #4]
        temp = EXTI_CurrentCPU->EMR1;
 800c566:	f8d4 5084 	ldr.w	r5, [r4, #132]	@ 0x84
        temp &= ~(iocurrent);
 800c56a:	bf0c      	ite	eq
 800c56c:	403d      	andeq	r5, r7
          temp |= iocurrent;
 800c56e:	4315      	orrne	r5, r2
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800c570:	03f6      	lsls	r6, r6, #15
        EXTI_CurrentCPU->EMR1 = temp;
 800c572:	f8c4 5084 	str.w	r5, [r4, #132]	@ 0x84
        temp = EXTI_CurrentCPU->IMR1;
 800c576:	f8d4 5080 	ldr.w	r5, [r4, #128]	@ 0x80
        temp &= ~(iocurrent);
 800c57a:	bf54      	ite	pl
 800c57c:	403d      	andpl	r5, r7
          temp |= iocurrent;
 800c57e:	4315      	orrmi	r5, r2
        EXTI_CurrentCPU->IMR1 = temp;
 800c580:	f8c4 5080 	str.w	r5, [r4, #128]	@ 0x80
    position++;
 800c584:	3301      	adds	r3, #1
 800c586:	e734      	b.n	800c3f2 <HAL_GPIO_Init+0xe>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800c588:	2500      	movs	r5, #0
 800c58a:	e7d5      	b.n	800c538 <HAL_GPIO_Init+0x154>
 800c58c:	2501      	movs	r5, #1
 800c58e:	e7d3      	b.n	800c538 <HAL_GPIO_Init+0x154>
 800c590:	2502      	movs	r5, #2
 800c592:	e7d1      	b.n	800c538 <HAL_GPIO_Init+0x154>
 800c594:	2503      	movs	r5, #3
 800c596:	e7cf      	b.n	800c538 <HAL_GPIO_Init+0x154>
 800c598:	2504      	movs	r5, #4
 800c59a:	e7cd      	b.n	800c538 <HAL_GPIO_Init+0x154>
 800c59c:	2505      	movs	r5, #5
 800c59e:	e7cb      	b.n	800c538 <HAL_GPIO_Init+0x154>
 800c5a0:	2506      	movs	r5, #6
 800c5a2:	e7c9      	b.n	800c538 <HAL_GPIO_Init+0x154>
 800c5a4:	2507      	movs	r5, #7
 800c5a6:	e7c7      	b.n	800c538 <HAL_GPIO_Init+0x154>
 800c5a8:	2508      	movs	r5, #8
 800c5aa:	e7c5      	b.n	800c538 <HAL_GPIO_Init+0x154>
 800c5ac:	58020000 	.word	0x58020000
 800c5b0:	58024400 	.word	0x58024400

0800c5b4 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800c5b4:	6903      	ldr	r3, [r0, #16]
 800c5b6:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 800c5b8:	bf14      	ite	ne
 800c5ba:	2001      	movne	r0, #1
 800c5bc:	2000      	moveq	r0, #0
 800c5be:	4770      	bx	lr

0800c5c0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800c5c0:	b10a      	cbz	r2, 800c5c6 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800c5c2:	6181      	str	r1, [r0, #24]
  }
}
 800c5c4:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800c5c6:	0409      	lsls	r1, r1, #16
 800c5c8:	e7fb      	b.n	800c5c2 <HAL_GPIO_WritePin+0x2>

0800c5ca <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800c5ca:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800c5cc:	ea01 0203 	and.w	r2, r1, r3
 800c5d0:	ea21 0103 	bic.w	r1, r1, r3
 800c5d4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c5d8:	6181      	str	r1, [r0, #24]
}
 800c5da:	4770      	bx	lr

0800c5dc <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 800c5dc:	b570      	push	{r4, r5, r6, lr}
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 800c5de:	4604      	mov	r4, r0
 800c5e0:	b348      	cbz	r0, 800c636 <HAL_IWDG_Init+0x5a>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 800c5e2:	6803      	ldr	r3, [r0, #0]
 800c5e4:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
  tickstart = HAL_GetTick();

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 800c5e8:	f641 0601 	movw	r6, #6145	@ 0x1801
  __HAL_IWDG_START(hiwdg);
 800c5ec:	601a      	str	r2, [r3, #0]
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 800c5ee:	f245 5255 	movw	r2, #21845	@ 0x5555
 800c5f2:	601a      	str	r2, [r3, #0]
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 800c5f4:	6842      	ldr	r2, [r0, #4]
 800c5f6:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 800c5f8:	6882      	ldr	r2, [r0, #8]
 800c5fa:	609a      	str	r2, [r3, #8]
  tickstart = HAL_GetTick();
 800c5fc:	f7ff f934 	bl	800b868 <HAL_GetTick>
 800c600:	4605      	mov	r5, r0
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800c602:	6823      	ldr	r3, [r4, #0]
 800c604:	68da      	ldr	r2, [r3, #12]
 800c606:	0752      	lsls	r2, r2, #29
 800c608:	d106      	bne.n	800c618 <HAL_IWDG_Init+0x3c>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 800c60a:	6919      	ldr	r1, [r3, #16]
 800c60c:	68e2      	ldr	r2, [r4, #12]
 800c60e:	4291      	cmp	r1, r2
 800c610:	d00d      	beq.n	800c62e <HAL_IWDG_Init+0x52>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 800c612:	611a      	str	r2, [r3, #16]
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
  }

  /* Return function status */
  return HAL_OK;
 800c614:	2000      	movs	r0, #0
}
 800c616:	bd70      	pop	{r4, r5, r6, pc}
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 800c618:	f7ff f926 	bl	800b868 <HAL_GetTick>
 800c61c:	1b40      	subs	r0, r0, r5
 800c61e:	42b0      	cmp	r0, r6
 800c620:	d9ef      	bls.n	800c602 <HAL_IWDG_Init+0x26>
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800c622:	6823      	ldr	r3, [r4, #0]
 800c624:	68db      	ldr	r3, [r3, #12]
 800c626:	0759      	lsls	r1, r3, #29
 800c628:	d0eb      	beq.n	800c602 <HAL_IWDG_Init+0x26>
        return HAL_TIMEOUT;
 800c62a:	2003      	movs	r0, #3
 800c62c:	e7f3      	b.n	800c616 <HAL_IWDG_Init+0x3a>
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800c62e:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 800c632:	601a      	str	r2, [r3, #0]
 800c634:	e7ee      	b.n	800c614 <HAL_IWDG_Init+0x38>
    return HAL_ERROR;
 800c636:	2001      	movs	r0, #1
 800c638:	e7ed      	b.n	800c616 <HAL_IWDG_Init+0x3a>

0800c63a <HAL_IWDG_Refresh>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800c63a:	6803      	ldr	r3, [r0, #0]
 800c63c:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa

  /* Return function status */
  return HAL_OK;
}
 800c640:	2000      	movs	r0, #0
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800c642:	601a      	str	r2, [r3, #0]
}
 800c644:	4770      	bx	lr
	...

0800c648 <HAL_PWR_EnableBkUpAccess>:
  * @retval None.
  */
void HAL_PWR_EnableBkUpAccess (void)
{
  /* Enable access to RTC and backup registers */
  SET_BIT (PWR->CR1, PWR_CR1_DBP);
 800c648:	4a02      	ldr	r2, [pc, #8]	@ (800c654 <HAL_PWR_EnableBkUpAccess+0xc>)
 800c64a:	6813      	ldr	r3, [r2, #0]
 800c64c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c650:	6013      	str	r3, [r2, #0]
}
 800c652:	4770      	bx	lr
 800c654:	58024800 	.word	0x58024800

0800c658 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800c658:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800c65a:	4c10      	ldr	r4, [pc, #64]	@ (800c69c <HAL_PWREx_ConfigSupply+0x44>)
 800c65c:	68e3      	ldr	r3, [r4, #12]
 800c65e:	f013 0f04 	tst.w	r3, #4
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800c662:	68e3      	ldr	r3, [r4, #12]
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800c664:	d105      	bne.n	800c672 <HAL_PWREx_ConfigSupply+0x1a>
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800c666:	f003 0307 	and.w	r3, r3, #7
 800c66a:	1a18      	subs	r0, r3, r0
 800c66c:	bf18      	it	ne
 800c66e:	2001      	movne	r0, #1
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
}
 800c670:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800c672:	f023 0307 	bic.w	r3, r3, #7
 800c676:	4318      	orrs	r0, r3
 800c678:	60e0      	str	r0, [r4, #12]
  tickstart = HAL_GetTick ();
 800c67a:	f7ff f8f5 	bl	800b868 <HAL_GetTick>
 800c67e:	4605      	mov	r5, r0
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800c680:	6863      	ldr	r3, [r4, #4]
 800c682:	049b      	lsls	r3, r3, #18
 800c684:	d501      	bpl.n	800c68a <HAL_PWREx_ConfigSupply+0x32>
      return HAL_OK;
 800c686:	2000      	movs	r0, #0
 800c688:	e7f2      	b.n	800c670 <HAL_PWREx_ConfigSupply+0x18>
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800c68a:	f7ff f8ed 	bl	800b868 <HAL_GetTick>
 800c68e:	1b40      	subs	r0, r0, r5
 800c690:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 800c694:	d9f4      	bls.n	800c680 <HAL_PWREx_ConfigSupply+0x28>
      return HAL_ERROR;
 800c696:	2001      	movs	r0, #1
 800c698:	e7ea      	b.n	800c670 <HAL_PWREx_ConfigSupply+0x18>
 800c69a:	bf00      	nop
 800c69c:	58024800 	.word	0x58024800

0800c6a0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800c6a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800c6a2:	4604      	mov	r4, r0
 800c6a4:	2800      	cmp	r0, #0
 800c6a6:	d074      	beq.n	800c792 <HAL_RCC_OscConfig+0xf2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800c6a8:	6803      	ldr	r3, [r0, #0]
 800c6aa:	07d8      	lsls	r0, r3, #31
 800c6ac:	d45e      	bmi.n	800c76c <HAL_RCC_OscConfig+0xcc>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800c6ae:	6823      	ldr	r3, [r4, #0]
 800c6b0:	0799      	lsls	r1, r3, #30
 800c6b2:	f100 80ad 	bmi.w	800c810 <HAL_RCC_OscConfig+0x170>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800c6b6:	6823      	ldr	r3, [r4, #0]
 800c6b8:	06da      	lsls	r2, r3, #27
 800c6ba:	d527      	bpl.n	800c70c <HAL_RCC_OscConfig+0x6c>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c6bc:	4a9c      	ldr	r2, [pc, #624]	@ (800c930 <HAL_RCC_OscConfig+0x290>)
 800c6be:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800c6c0:	6a91      	ldr	r1, [r2, #40]	@ 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c6c2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800c6c6:	2b08      	cmp	r3, #8
 800c6c8:	d007      	beq.n	800c6da <HAL_RCC_OscConfig+0x3a>
 800c6ca:	2b18      	cmp	r3, #24
 800c6cc:	f040 8103 	bne.w	800c8d6 <HAL_RCC_OscConfig+0x236>
 800c6d0:	f001 0303 	and.w	r3, r1, #3
 800c6d4:	2b01      	cmp	r3, #1
 800c6d6:	f040 80fe 	bne.w	800c8d6 <HAL_RCC_OscConfig+0x236>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800c6da:	6813      	ldr	r3, [r2, #0]
 800c6dc:	05db      	lsls	r3, r3, #23
 800c6de:	d502      	bpl.n	800c6e6 <HAL_RCC_OscConfig+0x46>
 800c6e0:	69e3      	ldr	r3, [r4, #28]
 800c6e2:	2b80      	cmp	r3, #128	@ 0x80
 800c6e4:	d155      	bne.n	800c792 <HAL_RCC_OscConfig+0xf2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800c6e6:	f7ff f8df 	bl	800b8a8 <HAL_GetREVID>
 800c6ea:	f241 0303 	movw	r3, #4099	@ 0x1003
 800c6ee:	6a21      	ldr	r1, [r4, #32]
 800c6f0:	4298      	cmp	r0, r3
 800c6f2:	4b8f      	ldr	r3, [pc, #572]	@ (800c930 <HAL_RCC_OscConfig+0x290>)
 800c6f4:	f200 80e8 	bhi.w	800c8c8 <HAL_RCC_OscConfig+0x228>
 800c6f8:	685a      	ldr	r2, [r3, #4]
 800c6fa:	2920      	cmp	r1, #32
 800c6fc:	f022 42f8 	bic.w	r2, r2, #2080374784	@ 0x7c000000
 800c700:	bf0c      	ite	eq
 800c702:	f042 4280 	orreq.w	r2, r2, #1073741824	@ 0x40000000
 800c706:	ea42 6281 	orrne.w	r2, r2, r1, lsl #26
 800c70a:	605a      	str	r2, [r3, #4]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800c70c:	6823      	ldr	r3, [r4, #0]
 800c70e:	0719      	lsls	r1, r3, #28
 800c710:	f100 8123 	bmi.w	800c95a <HAL_RCC_OscConfig+0x2ba>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800c714:	6823      	ldr	r3, [r4, #0]
 800c716:	069a      	lsls	r2, r3, #26
 800c718:	f100 8144 	bmi.w	800c9a4 <HAL_RCC_OscConfig+0x304>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800c71c:	6823      	ldr	r3, [r4, #0]
 800c71e:	075d      	lsls	r5, r3, #29
 800c720:	d51e      	bpl.n	800c760 <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800c722:	4d84      	ldr	r5, [pc, #528]	@ (800c934 <HAL_RCC_OscConfig+0x294>)
 800c724:	682b      	ldr	r3, [r5, #0]
 800c726:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c72a:	602b      	str	r3, [r5, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800c72c:	f7ff f89c 	bl	800b868 <HAL_GetTick>
 800c730:	4606      	mov	r6, r0

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800c732:	682b      	ldr	r3, [r5, #0]
 800c734:	05da      	lsls	r2, r3, #23
 800c736:	f140 815a 	bpl.w	800c9ee <HAL_RCC_OscConfig+0x34e>
        return HAL_TIMEOUT;
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800c73a:	68a3      	ldr	r3, [r4, #8]
 800c73c:	4d7c      	ldr	r5, [pc, #496]	@ (800c930 <HAL_RCC_OscConfig+0x290>)
 800c73e:	2b01      	cmp	r3, #1
 800c740:	f040 815c 	bne.w	800c9fc <HAL_RCC_OscConfig+0x35c>
 800c744:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 800c746:	f043 0301 	orr.w	r3, r3, #1
 800c74a:	672b      	str	r3, [r5, #112]	@ 0x70
      tickstart = HAL_GetTick();

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c74c:	f241 3788 	movw	r7, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 800c750:	f7ff f88a 	bl	800b868 <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800c754:	4e76      	ldr	r6, [pc, #472]	@ (800c930 <HAL_RCC_OscConfig+0x290>)
      tickstart = HAL_GetTick();
 800c756:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800c758:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 800c75a:	079b      	lsls	r3, r3, #30
 800c75c:	f140 8174 	bpl.w	800ca48 <HAL_RCC_OscConfig+0x3a8>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800c760:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800c762:	2900      	cmp	r1, #0
 800c764:	f040 8177 	bne.w	800ca56 <HAL_RCC_OscConfig+0x3b6>
          __HAL_RCC_PLLFRACN_ENABLE();
        }
      }
    }
  }
  return HAL_OK;
 800c768:	2000      	movs	r0, #0
 800c76a:	e02b      	b.n	800c7c4 <HAL_RCC_OscConfig+0x124>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c76c:	4a70      	ldr	r2, [pc, #448]	@ (800c930 <HAL_RCC_OscConfig+0x290>)
 800c76e:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800c770:	6a91      	ldr	r1, [r2, #40]	@ 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c772:	f003 0338 	and.w	r3, r3, #56	@ 0x38
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800c776:	2b10      	cmp	r3, #16
 800c778:	d005      	beq.n	800c786 <HAL_RCC_OscConfig+0xe6>
 800c77a:	2b18      	cmp	r3, #24
 800c77c:	d10b      	bne.n	800c796 <HAL_RCC_OscConfig+0xf6>
 800c77e:	f001 0303 	and.w	r3, r1, #3
 800c782:	2b02      	cmp	r3, #2
 800c784:	d107      	bne.n	800c796 <HAL_RCC_OscConfig+0xf6>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800c786:	6813      	ldr	r3, [r2, #0]
 800c788:	039a      	lsls	r2, r3, #14
 800c78a:	d590      	bpl.n	800c6ae <HAL_RCC_OscConfig+0xe>
 800c78c:	6863      	ldr	r3, [r4, #4]
 800c78e:	2b00      	cmp	r3, #0
 800c790:	d18d      	bne.n	800c6ae <HAL_RCC_OscConfig+0xe>
    return HAL_ERROR;
 800c792:	2001      	movs	r0, #1
 800c794:	e016      	b.n	800c7c4 <HAL_RCC_OscConfig+0x124>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800c796:	6863      	ldr	r3, [r4, #4]
 800c798:	4d65      	ldr	r5, [pc, #404]	@ (800c930 <HAL_RCC_OscConfig+0x290>)
 800c79a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c79e:	d112      	bne.n	800c7c6 <HAL_RCC_OscConfig+0x126>
 800c7a0:	682b      	ldr	r3, [r5, #0]
 800c7a2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800c7a6:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800c7a8:	f7ff f85e 	bl	800b868 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800c7ac:	4e60      	ldr	r6, [pc, #384]	@ (800c930 <HAL_RCC_OscConfig+0x290>)
        tickstart = HAL_GetTick();
 800c7ae:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800c7b0:	6833      	ldr	r3, [r6, #0]
 800c7b2:	039b      	lsls	r3, r3, #14
 800c7b4:	f53f af7b 	bmi.w	800c6ae <HAL_RCC_OscConfig+0xe>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800c7b8:	f7ff f856 	bl	800b868 <HAL_GetTick>
 800c7bc:	1b40      	subs	r0, r0, r5
 800c7be:	2864      	cmp	r0, #100	@ 0x64
 800c7c0:	d9f6      	bls.n	800c7b0 <HAL_RCC_OscConfig+0x110>
            return HAL_TIMEOUT;
 800c7c2:	2003      	movs	r0, #3
}
 800c7c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800c7c6:	b9a3      	cbnz	r3, 800c7f2 <HAL_RCC_OscConfig+0x152>
 800c7c8:	682b      	ldr	r3, [r5, #0]
 800c7ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c7ce:	602b      	str	r3, [r5, #0]
 800c7d0:	682b      	ldr	r3, [r5, #0]
 800c7d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800c7d6:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800c7d8:	f7ff f846 	bl	800b868 <HAL_GetTick>
 800c7dc:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800c7de:	682b      	ldr	r3, [r5, #0]
 800c7e0:	039f      	lsls	r7, r3, #14
 800c7e2:	f57f af64 	bpl.w	800c6ae <HAL_RCC_OscConfig+0xe>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800c7e6:	f7ff f83f 	bl	800b868 <HAL_GetTick>
 800c7ea:	1b80      	subs	r0, r0, r6
 800c7ec:	2864      	cmp	r0, #100	@ 0x64
 800c7ee:	d9f6      	bls.n	800c7de <HAL_RCC_OscConfig+0x13e>
 800c7f0:	e7e7      	b.n	800c7c2 <HAL_RCC_OscConfig+0x122>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800c7f2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800c7f6:	682b      	ldr	r3, [r5, #0]
 800c7f8:	d103      	bne.n	800c802 <HAL_RCC_OscConfig+0x162>
 800c7fa:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800c7fe:	602b      	str	r3, [r5, #0]
 800c800:	e7ce      	b.n	800c7a0 <HAL_RCC_OscConfig+0x100>
 800c802:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800c806:	602b      	str	r3, [r5, #0]
 800c808:	682b      	ldr	r3, [r5, #0]
 800c80a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800c80e:	e7ca      	b.n	800c7a6 <HAL_RCC_OscConfig+0x106>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c810:	4947      	ldr	r1, [pc, #284]	@ (800c930 <HAL_RCC_OscConfig+0x290>)
 800c812:	68e2      	ldr	r2, [r4, #12]
 800c814:	690b      	ldr	r3, [r1, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800c816:	6a88      	ldr	r0, [r1, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800c818:	f013 0338 	ands.w	r3, r3, #56	@ 0x38
 800c81c:	d003      	beq.n	800c826 <HAL_RCC_OscConfig+0x186>
 800c81e:	2b18      	cmp	r3, #24
 800c820:	d12a      	bne.n	800c878 <HAL_RCC_OscConfig+0x1d8>
 800c822:	0780      	lsls	r0, r0, #30
 800c824:	d128      	bne.n	800c878 <HAL_RCC_OscConfig+0x1d8>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800c826:	680b      	ldr	r3, [r1, #0]
 800c828:	075b      	lsls	r3, r3, #29
 800c82a:	d501      	bpl.n	800c830 <HAL_RCC_OscConfig+0x190>
 800c82c:	2a00      	cmp	r2, #0
 800c82e:	d0b0      	beq.n	800c792 <HAL_RCC_OscConfig+0xf2>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800c830:	4d3f      	ldr	r5, [pc, #252]	@ (800c930 <HAL_RCC_OscConfig+0x290>)
 800c832:	682b      	ldr	r3, [r5, #0]
 800c834:	f023 0319 	bic.w	r3, r3, #25
 800c838:	4313      	orrs	r3, r2
 800c83a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800c83c:	f7ff f814 	bl	800b868 <HAL_GetTick>
 800c840:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800c842:	682b      	ldr	r3, [r5, #0]
 800c844:	075f      	lsls	r7, r3, #29
 800c846:	d511      	bpl.n	800c86c <HAL_RCC_OscConfig+0x1cc>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c848:	f7ff f82e 	bl	800b8a8 <HAL_GetREVID>
 800c84c:	f241 0303 	movw	r3, #4099	@ 0x1003
 800c850:	6922      	ldr	r2, [r4, #16]
 800c852:	4298      	cmp	r0, r3
 800c854:	686b      	ldr	r3, [r5, #4]
 800c856:	d822      	bhi.n	800c89e <HAL_RCC_OscConfig+0x1fe>
 800c858:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800c85c:	2a40      	cmp	r2, #64	@ 0x40
 800c85e:	bf0c      	ite	eq
 800c860:	f443 3300 	orreq.w	r3, r3, #131072	@ 0x20000
 800c864:	ea43 3302 	orrne.w	r3, r3, r2, lsl #12
 800c868:	606b      	str	r3, [r5, #4]
 800c86a:	e724      	b.n	800c6b6 <HAL_RCC_OscConfig+0x16>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800c86c:	f7fe fffc 	bl	800b868 <HAL_GetTick>
 800c870:	1b80      	subs	r0, r0, r6
 800c872:	2802      	cmp	r0, #2
 800c874:	d9e5      	bls.n	800c842 <HAL_RCC_OscConfig+0x1a2>
 800c876:	e7a4      	b.n	800c7c2 <HAL_RCC_OscConfig+0x122>
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800c878:	4d2d      	ldr	r5, [pc, #180]	@ (800c930 <HAL_RCC_OscConfig+0x290>)
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800c87a:	682b      	ldr	r3, [r5, #0]
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800c87c:	b1a2      	cbz	r2, 800c8a8 <HAL_RCC_OscConfig+0x208>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800c87e:	f023 0319 	bic.w	r3, r3, #25
 800c882:	4313      	orrs	r3, r2
 800c884:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800c886:	f7fe ffef 	bl	800b868 <HAL_GetTick>
 800c88a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800c88c:	682b      	ldr	r3, [r5, #0]
 800c88e:	0758      	lsls	r0, r3, #29
 800c890:	d4da      	bmi.n	800c848 <HAL_RCC_OscConfig+0x1a8>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800c892:	f7fe ffe9 	bl	800b868 <HAL_GetTick>
 800c896:	1b80      	subs	r0, r0, r6
 800c898:	2802      	cmp	r0, #2
 800c89a:	d9f7      	bls.n	800c88c <HAL_RCC_OscConfig+0x1ec>
 800c89c:	e791      	b.n	800c7c2 <HAL_RCC_OscConfig+0x122>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c89e:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800c8a2:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800c8a6:	e7df      	b.n	800c868 <HAL_RCC_OscConfig+0x1c8>
        __HAL_RCC_HSI_DISABLE();
 800c8a8:	f023 0301 	bic.w	r3, r3, #1
 800c8ac:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800c8ae:	f7fe ffdb 	bl	800b868 <HAL_GetTick>
 800c8b2:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800c8b4:	682b      	ldr	r3, [r5, #0]
 800c8b6:	0759      	lsls	r1, r3, #29
 800c8b8:	f57f aefd 	bpl.w	800c6b6 <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800c8bc:	f7fe ffd4 	bl	800b868 <HAL_GetTick>
 800c8c0:	1b80      	subs	r0, r0, r6
 800c8c2:	2802      	cmp	r0, #2
 800c8c4:	d9f6      	bls.n	800c8b4 <HAL_RCC_OscConfig+0x214>
 800c8c6:	e77c      	b.n	800c7c2 <HAL_RCC_OscConfig+0x122>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800c8c8:	68da      	ldr	r2, [r3, #12]
 800c8ca:	f022 527c 	bic.w	r2, r2, #1056964608	@ 0x3f000000
 800c8ce:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800c8d2:	60da      	str	r2, [r3, #12]
 800c8d4:	e71a      	b.n	800c70c <HAL_RCC_OscConfig+0x6c>
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800c8d6:	69e3      	ldr	r3, [r4, #28]
 800c8d8:	4d15      	ldr	r5, [pc, #84]	@ (800c930 <HAL_RCC_OscConfig+0x290>)
 800c8da:	b36b      	cbz	r3, 800c938 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_CSI_ENABLE();
 800c8dc:	682b      	ldr	r3, [r5, #0]
 800c8de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c8e2:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800c8e4:	f7fe ffc0 	bl	800b868 <HAL_GetTick>
 800c8e8:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800c8ea:	682b      	ldr	r3, [r5, #0]
 800c8ec:	05df      	lsls	r7, r3, #23
 800c8ee:	d511      	bpl.n	800c914 <HAL_RCC_OscConfig+0x274>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800c8f0:	f7fe ffda 	bl	800b8a8 <HAL_GetREVID>
 800c8f4:	f241 0303 	movw	r3, #4099	@ 0x1003
 800c8f8:	6a22      	ldr	r2, [r4, #32]
 800c8fa:	4298      	cmp	r0, r3
 800c8fc:	d810      	bhi.n	800c920 <HAL_RCC_OscConfig+0x280>
 800c8fe:	686b      	ldr	r3, [r5, #4]
 800c900:	2a20      	cmp	r2, #32
 800c902:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800c906:	bf0c      	ite	eq
 800c908:	f043 4380 	orreq.w	r3, r3, #1073741824	@ 0x40000000
 800c90c:	ea43 6382 	orrne.w	r3, r3, r2, lsl #26
 800c910:	606b      	str	r3, [r5, #4]
 800c912:	e6fb      	b.n	800c70c <HAL_RCC_OscConfig+0x6c>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800c914:	f7fe ffa8 	bl	800b868 <HAL_GetTick>
 800c918:	1b80      	subs	r0, r0, r6
 800c91a:	2802      	cmp	r0, #2
 800c91c:	d9e5      	bls.n	800c8ea <HAL_RCC_OscConfig+0x24a>
 800c91e:	e750      	b.n	800c7c2 <HAL_RCC_OscConfig+0x122>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800c920:	68eb      	ldr	r3, [r5, #12]
 800c922:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 800c926:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800c92a:	60eb      	str	r3, [r5, #12]
 800c92c:	e6ee      	b.n	800c70c <HAL_RCC_OscConfig+0x6c>
 800c92e:	bf00      	nop
 800c930:	58024400 	.word	0x58024400
 800c934:	58024800 	.word	0x58024800
        __HAL_RCC_CSI_DISABLE();
 800c938:	682b      	ldr	r3, [r5, #0]
 800c93a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c93e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800c940:	f7fe ff92 	bl	800b868 <HAL_GetTick>
 800c944:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800c946:	682b      	ldr	r3, [r5, #0]
 800c948:	05d8      	lsls	r0, r3, #23
 800c94a:	f57f aedf 	bpl.w	800c70c <HAL_RCC_OscConfig+0x6c>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800c94e:	f7fe ff8b 	bl	800b868 <HAL_GetTick>
 800c952:	1b80      	subs	r0, r0, r6
 800c954:	2802      	cmp	r0, #2
 800c956:	d9f6      	bls.n	800c946 <HAL_RCC_OscConfig+0x2a6>
 800c958:	e733      	b.n	800c7c2 <HAL_RCC_OscConfig+0x122>
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800c95a:	6963      	ldr	r3, [r4, #20]
 800c95c:	4da3      	ldr	r5, [pc, #652]	@ (800cbec <HAL_RCC_OscConfig+0x54c>)
 800c95e:	b183      	cbz	r3, 800c982 <HAL_RCC_OscConfig+0x2e2>
      __HAL_RCC_LSI_ENABLE();
 800c960:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 800c962:	f043 0301 	orr.w	r3, r3, #1
 800c966:	676b      	str	r3, [r5, #116]	@ 0x74
      tickstart = HAL_GetTick();
 800c968:	f7fe ff7e 	bl	800b868 <HAL_GetTick>
 800c96c:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800c96e:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 800c970:	079b      	lsls	r3, r3, #30
 800c972:	f53f aecf 	bmi.w	800c714 <HAL_RCC_OscConfig+0x74>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800c976:	f7fe ff77 	bl	800b868 <HAL_GetTick>
 800c97a:	1b80      	subs	r0, r0, r6
 800c97c:	2802      	cmp	r0, #2
 800c97e:	d9f6      	bls.n	800c96e <HAL_RCC_OscConfig+0x2ce>
 800c980:	e71f      	b.n	800c7c2 <HAL_RCC_OscConfig+0x122>
      __HAL_RCC_LSI_DISABLE();
 800c982:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 800c984:	f023 0301 	bic.w	r3, r3, #1
 800c988:	676b      	str	r3, [r5, #116]	@ 0x74
      tickstart = HAL_GetTick();
 800c98a:	f7fe ff6d 	bl	800b868 <HAL_GetTick>
 800c98e:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800c990:	6f6b      	ldr	r3, [r5, #116]	@ 0x74
 800c992:	079f      	lsls	r7, r3, #30
 800c994:	f57f aebe 	bpl.w	800c714 <HAL_RCC_OscConfig+0x74>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800c998:	f7fe ff66 	bl	800b868 <HAL_GetTick>
 800c99c:	1b80      	subs	r0, r0, r6
 800c99e:	2802      	cmp	r0, #2
 800c9a0:	d9f6      	bls.n	800c990 <HAL_RCC_OscConfig+0x2f0>
 800c9a2:	e70e      	b.n	800c7c2 <HAL_RCC_OscConfig+0x122>
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800c9a4:	69a3      	ldr	r3, [r4, #24]
 800c9a6:	4d91      	ldr	r5, [pc, #580]	@ (800cbec <HAL_RCC_OscConfig+0x54c>)
 800c9a8:	b183      	cbz	r3, 800c9cc <HAL_RCC_OscConfig+0x32c>
      __HAL_RCC_HSI48_ENABLE();
 800c9aa:	682b      	ldr	r3, [r5, #0]
 800c9ac:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800c9b0:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 800c9b2:	f7fe ff59 	bl	800b868 <HAL_GetTick>
 800c9b6:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800c9b8:	682b      	ldr	r3, [r5, #0]
 800c9ba:	0498      	lsls	r0, r3, #18
 800c9bc:	f53f aeae 	bmi.w	800c71c <HAL_RCC_OscConfig+0x7c>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800c9c0:	f7fe ff52 	bl	800b868 <HAL_GetTick>
 800c9c4:	1b80      	subs	r0, r0, r6
 800c9c6:	2802      	cmp	r0, #2
 800c9c8:	d9f6      	bls.n	800c9b8 <HAL_RCC_OscConfig+0x318>
 800c9ca:	e6fa      	b.n	800c7c2 <HAL_RCC_OscConfig+0x122>
      __HAL_RCC_HSI48_DISABLE();
 800c9cc:	682b      	ldr	r3, [r5, #0]
 800c9ce:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c9d2:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 800c9d4:	f7fe ff48 	bl	800b868 <HAL_GetTick>
 800c9d8:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800c9da:	682b      	ldr	r3, [r5, #0]
 800c9dc:	0499      	lsls	r1, r3, #18
 800c9de:	f57f ae9d 	bpl.w	800c71c <HAL_RCC_OscConfig+0x7c>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800c9e2:	f7fe ff41 	bl	800b868 <HAL_GetTick>
 800c9e6:	1b80      	subs	r0, r0, r6
 800c9e8:	2802      	cmp	r0, #2
 800c9ea:	d9f6      	bls.n	800c9da <HAL_RCC_OscConfig+0x33a>
 800c9ec:	e6e9      	b.n	800c7c2 <HAL_RCC_OscConfig+0x122>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c9ee:	f7fe ff3b 	bl	800b868 <HAL_GetTick>
 800c9f2:	1b80      	subs	r0, r0, r6
 800c9f4:	2864      	cmp	r0, #100	@ 0x64
 800c9f6:	f67f ae9c 	bls.w	800c732 <HAL_RCC_OscConfig+0x92>
 800c9fa:	e6e2      	b.n	800c7c2 <HAL_RCC_OscConfig+0x122>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800c9fc:	b9b3      	cbnz	r3, 800ca2c <HAL_RCC_OscConfig+0x38c>
 800c9fe:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ca00:	f241 3788 	movw	r7, #5000	@ 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800ca04:	f023 0301 	bic.w	r3, r3, #1
 800ca08:	672b      	str	r3, [r5, #112]	@ 0x70
 800ca0a:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 800ca0c:	f023 0304 	bic.w	r3, r3, #4
 800ca10:	672b      	str	r3, [r5, #112]	@ 0x70
      tickstart = HAL_GetTick();
 800ca12:	f7fe ff29 	bl	800b868 <HAL_GetTick>
 800ca16:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800ca18:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 800ca1a:	0798      	lsls	r0, r3, #30
 800ca1c:	f57f aea0 	bpl.w	800c760 <HAL_RCC_OscConfig+0xc0>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ca20:	f7fe ff22 	bl	800b868 <HAL_GetTick>
 800ca24:	1b80      	subs	r0, r0, r6
 800ca26:	42b8      	cmp	r0, r7
 800ca28:	d9f6      	bls.n	800ca18 <HAL_RCC_OscConfig+0x378>
 800ca2a:	e6ca      	b.n	800c7c2 <HAL_RCC_OscConfig+0x122>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800ca2c:	2b05      	cmp	r3, #5
 800ca2e:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 800ca30:	d103      	bne.n	800ca3a <HAL_RCC_OscConfig+0x39a>
 800ca32:	f043 0304 	orr.w	r3, r3, #4
 800ca36:	672b      	str	r3, [r5, #112]	@ 0x70
 800ca38:	e684      	b.n	800c744 <HAL_RCC_OscConfig+0xa4>
 800ca3a:	f023 0301 	bic.w	r3, r3, #1
 800ca3e:	672b      	str	r3, [r5, #112]	@ 0x70
 800ca40:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 800ca42:	f023 0304 	bic.w	r3, r3, #4
 800ca46:	e680      	b.n	800c74a <HAL_RCC_OscConfig+0xaa>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ca48:	f7fe ff0e 	bl	800b868 <HAL_GetTick>
 800ca4c:	1b40      	subs	r0, r0, r5
 800ca4e:	42b8      	cmp	r0, r7
 800ca50:	f67f ae82 	bls.w	800c758 <HAL_RCC_OscConfig+0xb8>
 800ca54:	e6b5      	b.n	800c7c2 <HAL_RCC_OscConfig+0x122>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800ca56:	4d65      	ldr	r5, [pc, #404]	@ (800cbec <HAL_RCC_OscConfig+0x54c>)
 800ca58:	692b      	ldr	r3, [r5, #16]
 800ca5a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ca5e:	2b18      	cmp	r3, #24
 800ca60:	d078      	beq.n	800cb54 <HAL_RCC_OscConfig+0x4b4>
        __HAL_RCC_PLL_DISABLE();
 800ca62:	682b      	ldr	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800ca64:	2902      	cmp	r1, #2
        __HAL_RCC_PLL_DISABLE();
 800ca66:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ca6a:	602b      	str	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800ca6c:	d165      	bne.n	800cb3a <HAL_RCC_OscConfig+0x49a>
        tickstart = HAL_GetTick();
 800ca6e:	f7fe fefb 	bl	800b868 <HAL_GetTick>
 800ca72:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ca74:	682b      	ldr	r3, [r5, #0]
 800ca76:	0199      	lsls	r1, r3, #6
 800ca78:	d459      	bmi.n	800cb2e <HAL_RCC_OscConfig+0x48e>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800ca7a:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 800ca7c:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800ca7e:	f423 737c 	bic.w	r3, r3, #1008	@ 0x3f0
 800ca82:	f023 0303 	bic.w	r3, r3, #3
 800ca86:	4313      	orrs	r3, r2
 800ca88:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 800ca8a:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 800ca8e:	62ab      	str	r3, [r5, #40]	@ 0x28
 800ca90:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ca92:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800ca94:	3b01      	subs	r3, #1
 800ca96:	3a01      	subs	r2, #1
 800ca98:	025b      	lsls	r3, r3, #9
 800ca9a:	0412      	lsls	r2, r2, #16
 800ca9c:	b29b      	uxth	r3, r3
 800ca9e:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 800caa2:	4313      	orrs	r3, r2
 800caa4:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 800caa6:	3a01      	subs	r2, #1
 800caa8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800caac:	4313      	orrs	r3, r2
 800caae:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 800cab0:	3a01      	subs	r2, #1
 800cab2:	0612      	lsls	r2, r2, #24
 800cab4:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 800cab8:	4313      	orrs	r3, r2
 800caba:	632b      	str	r3, [r5, #48]	@ 0x30
        __HAL_RCC_PLLFRACN_DISABLE();
 800cabc:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 800cabe:	f023 0301 	bic.w	r3, r3, #1
 800cac2:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800cac4:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 800cac6:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 800cac8:	f36f 03cf 	bfc	r3, #3, #13
 800cacc:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800cad0:	636b      	str	r3, [r5, #52]	@ 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800cad2:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 800cad4:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 800cad6:	f023 030c 	bic.w	r3, r3, #12
 800cada:	4313      	orrs	r3, r2
 800cadc:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800cade:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 800cae0:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800cae2:	f023 0302 	bic.w	r3, r3, #2
 800cae6:	4313      	orrs	r3, r2
 800cae8:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800caea:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 800caec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800caf0:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800caf2:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 800caf4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800caf8:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800cafa:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 800cafc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800cb00:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLLFRACN_ENABLE();
 800cb02:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 800cb04:	f043 0301 	orr.w	r3, r3, #1
 800cb08:	62eb      	str	r3, [r5, #44]	@ 0x2c
        __HAL_RCC_PLL_ENABLE();
 800cb0a:	682b      	ldr	r3, [r5, #0]
 800cb0c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800cb10:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800cb12:	f7fe fea9 	bl	800b868 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800cb16:	4d35      	ldr	r5, [pc, #212]	@ (800cbec <HAL_RCC_OscConfig+0x54c>)
        tickstart = HAL_GetTick();
 800cb18:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800cb1a:	682b      	ldr	r3, [r5, #0]
 800cb1c:	019a      	lsls	r2, r3, #6
 800cb1e:	f53f ae23 	bmi.w	800c768 <HAL_RCC_OscConfig+0xc8>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800cb22:	f7fe fea1 	bl	800b868 <HAL_GetTick>
 800cb26:	1b00      	subs	r0, r0, r4
 800cb28:	2802      	cmp	r0, #2
 800cb2a:	d9f6      	bls.n	800cb1a <HAL_RCC_OscConfig+0x47a>
 800cb2c:	e649      	b.n	800c7c2 <HAL_RCC_OscConfig+0x122>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800cb2e:	f7fe fe9b 	bl	800b868 <HAL_GetTick>
 800cb32:	1b80      	subs	r0, r0, r6
 800cb34:	2802      	cmp	r0, #2
 800cb36:	d99d      	bls.n	800ca74 <HAL_RCC_OscConfig+0x3d4>
 800cb38:	e643      	b.n	800c7c2 <HAL_RCC_OscConfig+0x122>
        tickstart = HAL_GetTick();
 800cb3a:	f7fe fe95 	bl	800b868 <HAL_GetTick>
 800cb3e:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800cb40:	682b      	ldr	r3, [r5, #0]
 800cb42:	019b      	lsls	r3, r3, #6
 800cb44:	f57f ae10 	bpl.w	800c768 <HAL_RCC_OscConfig+0xc8>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800cb48:	f7fe fe8e 	bl	800b868 <HAL_GetTick>
 800cb4c:	1b00      	subs	r0, r0, r4
 800cb4e:	2802      	cmp	r0, #2
 800cb50:	d9f6      	bls.n	800cb40 <HAL_RCC_OscConfig+0x4a0>
 800cb52:	e636      	b.n	800c7c2 <HAL_RCC_OscConfig+0x122>
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800cb54:	2901      	cmp	r1, #1
      temp1_pllckcfg = RCC->PLLCKSELR;
 800cb56:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 800cb58:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800cb5a:	f43f ae1a 	beq.w	800c792 <HAL_RCC_OscConfig+0xf2>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800cb5e:	f002 0103 	and.w	r1, r2, #3
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800cb62:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 800cb64:	4281      	cmp	r1, r0
 800cb66:	f47f ae14 	bne.w	800c792 <HAL_RCC_OscConfig+0xf2>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800cb6a:	f3c2 1205 	ubfx	r2, r2, #4, #6
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800cb6e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800cb70:	428a      	cmp	r2, r1
 800cb72:	f47f ae0e 	bne.w	800c792 <HAL_RCC_OscConfig+0xf2>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800cb76:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 800cb78:	f3c3 0108 	ubfx	r1, r3, #0, #9
 800cb7c:	3a01      	subs	r2, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800cb7e:	4291      	cmp	r1, r2
 800cb80:	f47f ae07 	bne.w	800c792 <HAL_RCC_OscConfig+0xf2>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800cb84:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 800cb86:	f3c3 2146 	ubfx	r1, r3, #9, #7
 800cb8a:	3a01      	subs	r2, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800cb8c:	4291      	cmp	r1, r2
 800cb8e:	f47f ae00 	bne.w	800c792 <HAL_RCC_OscConfig+0xf2>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800cb92:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800cb94:	f3c3 4106 	ubfx	r1, r3, #16, #7
 800cb98:	3a01      	subs	r2, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800cb9a:	4291      	cmp	r1, r2
 800cb9c:	f47f adf9 	bne.w	800c792 <HAL_RCC_OscConfig+0xf2>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800cba0:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 800cba2:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800cba6:	3a01      	subs	r2, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800cba8:	4293      	cmp	r3, r2
 800cbaa:	f47f adf2 	bne.w	800c792 <HAL_RCC_OscConfig+0xf2>
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800cbae:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800cbb0:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800cbb2:	f3c3 03cc 	ubfx	r3, r3, #3, #13
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800cbb6:	429a      	cmp	r2, r3
 800cbb8:	f43f add6 	beq.w	800c768 <HAL_RCC_OscConfig+0xc8>
          __HAL_RCC_PLLFRACN_DISABLE();
 800cbbc:	4d0b      	ldr	r5, [pc, #44]	@ (800cbec <HAL_RCC_OscConfig+0x54c>)
 800cbbe:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 800cbc0:	f023 0301 	bic.w	r3, r3, #1
 800cbc4:	62eb      	str	r3, [r5, #44]	@ 0x2c
          tickstart = HAL_GetTick();
 800cbc6:	f7fe fe4f 	bl	800b868 <HAL_GetTick>
 800cbca:	4606      	mov	r6, r0
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800cbcc:	f7fe fe4c 	bl	800b868 <HAL_GetTick>
 800cbd0:	42b0      	cmp	r0, r6
 800cbd2:	d0fb      	beq.n	800cbcc <HAL_RCC_OscConfig+0x52c>
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800cbd4:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 800cbd6:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 800cbd8:	f36f 03cf 	bfc	r3, #3, #13
 800cbdc:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800cbe0:	636b      	str	r3, [r5, #52]	@ 0x34
          __HAL_RCC_PLLFRACN_ENABLE();
 800cbe2:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 800cbe4:	f043 0301 	orr.w	r3, r3, #1
 800cbe8:	62eb      	str	r3, [r5, #44]	@ 0x2c
 800cbea:	e5bd      	b.n	800c768 <HAL_RCC_OscConfig+0xc8>
 800cbec:	58024400 	.word	0x58024400

0800cbf0 <HAL_RCC_GetSysClockFreq>:
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800cbf0:	4b49      	ldr	r3, [pc, #292]	@ (800cd18 <HAL_RCC_GetSysClockFreq+0x128>)
 800cbf2:	691a      	ldr	r2, [r3, #16]
 800cbf4:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 800cbf8:	2a10      	cmp	r2, #16
{
 800cbfa:	b530      	push	{r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800cbfc:	f000 8088 	beq.w	800cd10 <HAL_RCC_GetSysClockFreq+0x120>
 800cc00:	2a18      	cmp	r2, #24
 800cc02:	d00c      	beq.n	800cc1e <HAL_RCC_GetSysClockFreq+0x2e>
 800cc04:	2a00      	cmp	r2, #0
 800cc06:	f040 8085 	bne.w	800cd14 <HAL_RCC_GetSysClockFreq+0x124>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800cc0a:	681a      	ldr	r2, [r3, #0]
 800cc0c:	4843      	ldr	r0, [pc, #268]	@ (800cd1c <HAL_RCC_GetSysClockFreq+0x12c>)
 800cc0e:	f012 0f20 	tst.w	r2, #32
 800cc12:	d003      	beq.n	800cc1c <HAL_RCC_GetSysClockFreq+0x2c>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cc14:	681b      	ldr	r3, [r3, #0]
 800cc16:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800cc1a:	40d8      	lsrs	r0, r3
      sysclockfreq = CSI_VALUE;
      break;
  }

  return sysclockfreq;
}
 800cc1c:	bd30      	pop	{r4, r5, pc}
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800cc1e:	6a99      	ldr	r1, [r3, #40]	@ 0x28
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800cc20:	6a9d      	ldr	r5, [r3, #40]	@ 0x28
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800cc22:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
      if (pllm != 0U)
 800cc24:	f415 7f7c 	tst.w	r5, #1008	@ 0x3f0
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800cc28:	f3c5 1005 	ubfx	r0, r5, #4, #6
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800cc2c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
      if (pllm != 0U)
 800cc2e:	d0f5      	beq.n	800cc1c <HAL_RCC_GetSysClockFreq+0x2c>
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800cc30:	f3c2 02cc 	ubfx	r2, r2, #3, #13
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800cc34:	f004 0401 	and.w	r4, r4, #1
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800cc38:	f001 0103 	and.w	r1, r1, #3
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800cc3c:	ee07 0a90 	vmov	s15, r0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800cc40:	4362      	muls	r2, r4
 800cc42:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
        switch (pllsource)
 800cc46:	2901      	cmp	r1, #1
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800cc48:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800cc4c:	ee06 2a90 	vmov	s13, r2
 800cc50:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
        switch (pllsource)
 800cc54:	d04e      	beq.n	800ccf4 <HAL_RCC_GetSysClockFreq+0x104>
 800cc56:	2902      	cmp	r1, #2
 800cc58:	d03e      	beq.n	800ccd8 <HAL_RCC_GetSysClockFreq+0xe8>
 800cc5a:	2900      	cmp	r1, #0
 800cc5c:	d14a      	bne.n	800ccf4 <HAL_RCC_GetSysClockFreq+0x104>
            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800cc5e:	681a      	ldr	r2, [r3, #0]
 800cc60:	0692      	lsls	r2, r2, #26
 800cc62:	d527      	bpl.n	800ccb4 <HAL_RCC_GetSysClockFreq+0xc4>
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cc64:	6819      	ldr	r1, [r3, #0]
 800cc66:	4a2d      	ldr	r2, [pc, #180]	@ (800cd1c <HAL_RCC_GetSysClockFreq+0x12c>)
 800cc68:	f3c1 01c1 	ubfx	r1, r1, #3, #2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800cc6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cc6e:	40ca      	lsrs	r2, r1
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800cc70:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cc74:	ee07 2a90 	vmov	s15, r2
 800cc78:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 800cc7c:	eec5 7a87 	vdiv.f32	s15, s11, s14
 800cc80:	ee07 3a10 	vmov	s14, r3
 800cc84:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800cc88:	ee37 7a26 	vadd.f32	s14, s14, s13
 800cc8c:	ee37 7a06 	vadd.f32	s14, s14, s12
 800cc90:	ee67 7a87 	vmul.f32	s15, s15, s14
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800cc94:	4b20      	ldr	r3, [pc, #128]	@ (800cd18 <HAL_RCC_GetSysClockFreq+0x128>)
 800cc96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cc98:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800cc9c:	3301      	adds	r3, #1
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800cc9e:	ee07 3a10 	vmov	s14, r3
 800cca2:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 800cca6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800ccaa:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 800ccae:	ee17 0a90 	vmov	r0, s15
 800ccb2:	e7b3      	b.n	800cc1c <HAL_RCC_GetSysClockFreq+0x2c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ccb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ccb6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ccba:	ee07 3a90 	vmov	s15, r3
 800ccbe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ccc2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ccc6:	ee77 7a86 	vadd.f32	s15, s15, s12
 800ccca:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 800cd20 <HAL_RCC_GetSysClockFreq+0x130>
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ccce:	eec6 6a07 	vdiv.f32	s13, s12, s14
 800ccd2:	ee67 7aa6 	vmul.f32	s15, s15, s13
            break;
 800ccd6:	e7dd      	b.n	800cc94 <HAL_RCC_GetSysClockFreq+0xa4>
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ccd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ccda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ccde:	ee07 3a90 	vmov	s15, r3
 800cce2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cce6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ccea:	ee77 7a86 	vadd.f32	s15, s15, s12
 800ccee:	ed9f 6a0d 	vldr	s12, [pc, #52]	@ 800cd24 <HAL_RCC_GetSysClockFreq+0x134>
 800ccf2:	e7ec      	b.n	800ccce <HAL_RCC_GetSysClockFreq+0xde>
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800ccf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ccf6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ccfa:	ee07 3a90 	vmov	s15, r3
 800ccfe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cd02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cd06:	ee77 7a86 	vadd.f32	s15, s15, s12
 800cd0a:	ed9f 6a07 	vldr	s12, [pc, #28]	@ 800cd28 <HAL_RCC_GetSysClockFreq+0x138>
 800cd0e:	e7de      	b.n	800ccce <HAL_RCC_GetSysClockFreq+0xde>
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800cd10:	4806      	ldr	r0, [pc, #24]	@ (800cd2c <HAL_RCC_GetSysClockFreq+0x13c>)
 800cd12:	e783      	b.n	800cc1c <HAL_RCC_GetSysClockFreq+0x2c>
      sysclockfreq = CSI_VALUE;
 800cd14:	4806      	ldr	r0, [pc, #24]	@ (800cd30 <HAL_RCC_GetSysClockFreq+0x140>)
 800cd16:	e781      	b.n	800cc1c <HAL_RCC_GetSysClockFreq+0x2c>
 800cd18:	58024400 	.word	0x58024400
 800cd1c:	03d09000 	.word	0x03d09000
 800cd20:	4c742400 	.word	0x4c742400
 800cd24:	4af42400 	.word	0x4af42400
 800cd28:	4a742400 	.word	0x4a742400
 800cd2c:	007a1200 	.word	0x007a1200
 800cd30:	003d0900 	.word	0x003d0900

0800cd34 <HAL_RCC_ClockConfig>:
{
 800cd34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cd38:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 800cd3a:	4604      	mov	r4, r0
 800cd3c:	b910      	cbnz	r0, 800cd44 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 800cd3e:	2001      	movs	r0, #1
}
 800cd40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800cd44:	4a88      	ldr	r2, [pc, #544]	@ (800cf68 <HAL_RCC_ClockConfig+0x234>)
 800cd46:	6813      	ldr	r3, [r2, #0]
 800cd48:	f003 030f 	and.w	r3, r3, #15
 800cd4c:	428b      	cmp	r3, r1
 800cd4e:	f0c0 8093 	bcc.w	800ce78 <HAL_RCC_ClockConfig+0x144>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800cd52:	6823      	ldr	r3, [r4, #0]
 800cd54:	075f      	lsls	r7, r3, #29
 800cd56:	f100 809b 	bmi.w	800ce90 <HAL_RCC_ClockConfig+0x15c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800cd5a:	071e      	lsls	r6, r3, #28
 800cd5c:	d50b      	bpl.n	800cd76 <HAL_RCC_ClockConfig+0x42>
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800cd5e:	4983      	ldr	r1, [pc, #524]	@ (800cf6c <HAL_RCC_ClockConfig+0x238>)
 800cd60:	6960      	ldr	r0, [r4, #20]
 800cd62:	69ca      	ldr	r2, [r1, #28]
 800cd64:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 800cd68:	4290      	cmp	r0, r2
 800cd6a:	d904      	bls.n	800cd76 <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800cd6c:	69ca      	ldr	r2, [r1, #28]
 800cd6e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800cd72:	4302      	orrs	r2, r0
 800cd74:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800cd76:	06d8      	lsls	r0, r3, #27
 800cd78:	d50b      	bpl.n	800cd92 <HAL_RCC_ClockConfig+0x5e>
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800cd7a:	497c      	ldr	r1, [pc, #496]	@ (800cf6c <HAL_RCC_ClockConfig+0x238>)
 800cd7c:	69a0      	ldr	r0, [r4, #24]
 800cd7e:	69ca      	ldr	r2, [r1, #28]
 800cd80:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 800cd84:	4290      	cmp	r0, r2
 800cd86:	d904      	bls.n	800cd92 <HAL_RCC_ClockConfig+0x5e>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800cd88:	69ca      	ldr	r2, [r1, #28]
 800cd8a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800cd8e:	4302      	orrs	r2, r0
 800cd90:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800cd92:	0699      	lsls	r1, r3, #26
 800cd94:	d50b      	bpl.n	800cdae <HAL_RCC_ClockConfig+0x7a>
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800cd96:	4975      	ldr	r1, [pc, #468]	@ (800cf6c <HAL_RCC_ClockConfig+0x238>)
 800cd98:	69e0      	ldr	r0, [r4, #28]
 800cd9a:	6a0a      	ldr	r2, [r1, #32]
 800cd9c:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 800cda0:	4290      	cmp	r0, r2
 800cda2:	d904      	bls.n	800cdae <HAL_RCC_ClockConfig+0x7a>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800cda4:	6a0a      	ldr	r2, [r1, #32]
 800cda6:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800cdaa:	4302      	orrs	r2, r0
 800cdac:	620a      	str	r2, [r1, #32]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800cdae:	079a      	lsls	r2, r3, #30
 800cdb0:	d50b      	bpl.n	800cdca <HAL_RCC_ClockConfig+0x96>
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800cdb2:	496e      	ldr	r1, [pc, #440]	@ (800cf6c <HAL_RCC_ClockConfig+0x238>)
 800cdb4:	68e0      	ldr	r0, [r4, #12]
 800cdb6:	698a      	ldr	r2, [r1, #24]
 800cdb8:	f002 020f 	and.w	r2, r2, #15
 800cdbc:	4290      	cmp	r0, r2
 800cdbe:	d904      	bls.n	800cdca <HAL_RCC_ClockConfig+0x96>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800cdc0:	698a      	ldr	r2, [r1, #24]
 800cdc2:	f022 020f 	bic.w	r2, r2, #15
 800cdc6:	4302      	orrs	r2, r0
 800cdc8:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800cdca:	07df      	lsls	r7, r3, #31
 800cdcc:	d46e      	bmi.n	800ceac <HAL_RCC_ClockConfig+0x178>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800cdce:	6823      	ldr	r3, [r4, #0]
 800cdd0:	079e      	lsls	r6, r3, #30
 800cdd2:	f100 80a1 	bmi.w	800cf18 <HAL_RCC_ClockConfig+0x1e4>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800cdd6:	4964      	ldr	r1, [pc, #400]	@ (800cf68 <HAL_RCC_ClockConfig+0x234>)
 800cdd8:	680a      	ldr	r2, [r1, #0]
 800cdda:	f002 020f 	and.w	r2, r2, #15
 800cdde:	42aa      	cmp	r2, r5
 800cde0:	f200 80a8 	bhi.w	800cf34 <HAL_RCC_ClockConfig+0x200>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800cde4:	0758      	lsls	r0, r3, #29
 800cde6:	f100 80b1 	bmi.w	800cf4c <HAL_RCC_ClockConfig+0x218>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800cdea:	0719      	lsls	r1, r3, #28
 800cdec:	d50b      	bpl.n	800ce06 <HAL_RCC_ClockConfig+0xd2>
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800cdee:	495f      	ldr	r1, [pc, #380]	@ (800cf6c <HAL_RCC_ClockConfig+0x238>)
 800cdf0:	6960      	ldr	r0, [r4, #20]
 800cdf2:	69ca      	ldr	r2, [r1, #28]
 800cdf4:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 800cdf8:	4290      	cmp	r0, r2
 800cdfa:	d204      	bcs.n	800ce06 <HAL_RCC_ClockConfig+0xd2>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800cdfc:	69ca      	ldr	r2, [r1, #28]
 800cdfe:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800ce02:	4302      	orrs	r2, r0
 800ce04:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ce06:	06da      	lsls	r2, r3, #27
 800ce08:	d50b      	bpl.n	800ce22 <HAL_RCC_ClockConfig+0xee>
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800ce0a:	4958      	ldr	r1, [pc, #352]	@ (800cf6c <HAL_RCC_ClockConfig+0x238>)
 800ce0c:	69a0      	ldr	r0, [r4, #24]
 800ce0e:	69ca      	ldr	r2, [r1, #28]
 800ce10:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 800ce14:	4290      	cmp	r0, r2
 800ce16:	d204      	bcs.n	800ce22 <HAL_RCC_ClockConfig+0xee>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800ce18:	69ca      	ldr	r2, [r1, #28]
 800ce1a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800ce1e:	4302      	orrs	r2, r0
 800ce20:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800ce22:	069b      	lsls	r3, r3, #26
 800ce24:	d50b      	bpl.n	800ce3e <HAL_RCC_ClockConfig+0x10a>
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800ce26:	4a51      	ldr	r2, [pc, #324]	@ (800cf6c <HAL_RCC_ClockConfig+0x238>)
 800ce28:	69e1      	ldr	r1, [r4, #28]
 800ce2a:	6a13      	ldr	r3, [r2, #32]
 800ce2c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800ce30:	4299      	cmp	r1, r3
 800ce32:	d204      	bcs.n	800ce3e <HAL_RCC_ClockConfig+0x10a>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800ce34:	6a13      	ldr	r3, [r2, #32]
 800ce36:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ce3a:	430b      	orrs	r3, r1
 800ce3c:	6213      	str	r3, [r2, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800ce3e:	f7ff fed7 	bl	800cbf0 <HAL_RCC_GetSysClockFreq>
 800ce42:	494a      	ldr	r1, [pc, #296]	@ (800cf6c <HAL_RCC_ClockConfig+0x238>)
 800ce44:	4a4a      	ldr	r2, [pc, #296]	@ (800cf70 <HAL_RCC_ClockConfig+0x23c>)
 800ce46:	698b      	ldr	r3, [r1, #24]
 800ce48:	f3c3 2303 	ubfx	r3, r3, #8, #4
 800ce4c:	5cd3      	ldrb	r3, [r2, r3]
 800ce4e:	f003 031f 	and.w	r3, r3, #31
 800ce52:	40d8      	lsrs	r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800ce54:	698b      	ldr	r3, [r1, #24]
 800ce56:	f003 030f 	and.w	r3, r3, #15
 800ce5a:	5cd3      	ldrb	r3, [r2, r3]
 800ce5c:	4a45      	ldr	r2, [pc, #276]	@ (800cf74 <HAL_RCC_ClockConfig+0x240>)
 800ce5e:	f003 031f 	and.w	r3, r3, #31
 800ce62:	fa20 f303 	lsr.w	r3, r0, r3
 800ce66:	6013      	str	r3, [r2, #0]
  SystemCoreClock = common_system_clock;
 800ce68:	4b43      	ldr	r3, [pc, #268]	@ (800cf78 <HAL_RCC_ClockConfig+0x244>)
 800ce6a:	6018      	str	r0, [r3, #0]
  halstatus = HAL_InitTick(uwTickPrio);
 800ce6c:	4b43      	ldr	r3, [pc, #268]	@ (800cf7c <HAL_RCC_ClockConfig+0x248>)
}
 800ce6e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  halstatus = HAL_InitTick(uwTickPrio);
 800ce72:	6818      	ldr	r0, [r3, #0]
 800ce74:	f7fe bc9a 	b.w	800b7ac <HAL_InitTick>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ce78:	6813      	ldr	r3, [r2, #0]
 800ce7a:	f023 030f 	bic.w	r3, r3, #15
 800ce7e:	430b      	orrs	r3, r1
 800ce80:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800ce82:	6813      	ldr	r3, [r2, #0]
 800ce84:	f003 030f 	and.w	r3, r3, #15
 800ce88:	428b      	cmp	r3, r1
 800ce8a:	f47f af58 	bne.w	800cd3e <HAL_RCC_ClockConfig+0xa>
 800ce8e:	e760      	b.n	800cd52 <HAL_RCC_ClockConfig+0x1e>
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800ce90:	4936      	ldr	r1, [pc, #216]	@ (800cf6c <HAL_RCC_ClockConfig+0x238>)
 800ce92:	6920      	ldr	r0, [r4, #16]
 800ce94:	698a      	ldr	r2, [r1, #24]
 800ce96:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 800ce9a:	4290      	cmp	r0, r2
 800ce9c:	f67f af5d 	bls.w	800cd5a <HAL_RCC_ClockConfig+0x26>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800cea0:	698a      	ldr	r2, [r1, #24]
 800cea2:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800cea6:	4302      	orrs	r2, r0
 800cea8:	618a      	str	r2, [r1, #24]
 800ceaa:	e756      	b.n	800cd5a <HAL_RCC_ClockConfig+0x26>
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800ceac:	4b2f      	ldr	r3, [pc, #188]	@ (800cf6c <HAL_RCC_ClockConfig+0x238>)
 800ceae:	68a1      	ldr	r1, [r4, #8]
 800ceb0:	699a      	ldr	r2, [r3, #24]
 800ceb2:	f422 6270 	bic.w	r2, r2, #3840	@ 0xf00
 800ceb6:	430a      	orrs	r2, r1
 800ceb8:	619a      	str	r2, [r3, #24]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800ceba:	6861      	ldr	r1, [r4, #4]
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800cebc:	681a      	ldr	r2, [r3, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800cebe:	2902      	cmp	r1, #2
 800cec0:	d11d      	bne.n	800cefe <HAL_RCC_ClockConfig+0x1ca>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800cec2:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800cec6:	f43f af3a 	beq.w	800cd3e <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800ceca:	691a      	ldr	r2, [r3, #16]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800cecc:	f241 3888 	movw	r8, #5000	@ 0x1388
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ced0:	4f26      	ldr	r7, [pc, #152]	@ (800cf6c <HAL_RCC_ClockConfig+0x238>)
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800ced2:	f022 0207 	bic.w	r2, r2, #7
 800ced6:	430a      	orrs	r2, r1
 800ced8:	611a      	str	r2, [r3, #16]
    tickstart = HAL_GetTick();
 800ceda:	f7fe fcc5 	bl	800b868 <HAL_GetTick>
 800cede:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800cee0:	693b      	ldr	r3, [r7, #16]
 800cee2:	6862      	ldr	r2, [r4, #4]
 800cee4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800cee8:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 800ceec:	f43f af6f 	beq.w	800cdce <HAL_RCC_ClockConfig+0x9a>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800cef0:	f7fe fcba 	bl	800b868 <HAL_GetTick>
 800cef4:	1b80      	subs	r0, r0, r6
 800cef6:	4540      	cmp	r0, r8
 800cef8:	d9f2      	bls.n	800cee0 <HAL_RCC_ClockConfig+0x1ac>
        return HAL_TIMEOUT;
 800cefa:	2003      	movs	r0, #3
 800cefc:	e720      	b.n	800cd40 <HAL_RCC_ClockConfig+0xc>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800cefe:	2903      	cmp	r1, #3
 800cf00:	d102      	bne.n	800cf08 <HAL_RCC_ClockConfig+0x1d4>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800cf02:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 800cf06:	e7de      	b.n	800cec6 <HAL_RCC_ClockConfig+0x192>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800cf08:	2901      	cmp	r1, #1
 800cf0a:	d102      	bne.n	800cf12 <HAL_RCC_ClockConfig+0x1de>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800cf0c:	f412 7f80 	tst.w	r2, #256	@ 0x100
 800cf10:	e7d9      	b.n	800cec6 <HAL_RCC_ClockConfig+0x192>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800cf12:	f012 0f04 	tst.w	r2, #4
 800cf16:	e7d6      	b.n	800cec6 <HAL_RCC_ClockConfig+0x192>
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800cf18:	4914      	ldr	r1, [pc, #80]	@ (800cf6c <HAL_RCC_ClockConfig+0x238>)
 800cf1a:	68e0      	ldr	r0, [r4, #12]
 800cf1c:	698a      	ldr	r2, [r1, #24]
 800cf1e:	f002 020f 	and.w	r2, r2, #15
 800cf22:	4290      	cmp	r0, r2
 800cf24:	f4bf af57 	bcs.w	800cdd6 <HAL_RCC_ClockConfig+0xa2>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800cf28:	698a      	ldr	r2, [r1, #24]
 800cf2a:	f022 020f 	bic.w	r2, r2, #15
 800cf2e:	4302      	orrs	r2, r0
 800cf30:	618a      	str	r2, [r1, #24]
 800cf32:	e750      	b.n	800cdd6 <HAL_RCC_ClockConfig+0xa2>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800cf34:	680a      	ldr	r2, [r1, #0]
 800cf36:	f022 020f 	bic.w	r2, r2, #15
 800cf3a:	432a      	orrs	r2, r5
 800cf3c:	600a      	str	r2, [r1, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800cf3e:	680a      	ldr	r2, [r1, #0]
 800cf40:	f002 020f 	and.w	r2, r2, #15
 800cf44:	42aa      	cmp	r2, r5
 800cf46:	f47f aefa 	bne.w	800cd3e <HAL_RCC_ClockConfig+0xa>
 800cf4a:	e74b      	b.n	800cde4 <HAL_RCC_ClockConfig+0xb0>
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800cf4c:	4907      	ldr	r1, [pc, #28]	@ (800cf6c <HAL_RCC_ClockConfig+0x238>)
 800cf4e:	6920      	ldr	r0, [r4, #16]
 800cf50:	698a      	ldr	r2, [r1, #24]
 800cf52:	f002 0270 	and.w	r2, r2, #112	@ 0x70
 800cf56:	4290      	cmp	r0, r2
 800cf58:	f4bf af47 	bcs.w	800cdea <HAL_RCC_ClockConfig+0xb6>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800cf5c:	698a      	ldr	r2, [r1, #24]
 800cf5e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800cf62:	4302      	orrs	r2, r0
 800cf64:	618a      	str	r2, [r1, #24]
 800cf66:	e740      	b.n	800cdea <HAL_RCC_ClockConfig+0xb6>
 800cf68:	52002000 	.word	0x52002000
 800cf6c:	58024400 	.word	0x58024400
 800cf70:	0800fb46 	.word	0x0800fb46
 800cf74:	2000111c 	.word	0x2000111c
 800cf78:	20001120 	.word	0x20001120
 800cf7c:	20001128 	.word	0x20001128

0800cf80 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800cf80:	b508      	push	{r3, lr}
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800cf82:	f7ff fe35 	bl	800cbf0 <HAL_RCC_GetSysClockFreq>
 800cf86:	4a0b      	ldr	r2, [pc, #44]	@ (800cfb4 <HAL_RCC_GetHCLKFreq+0x34>)
 800cf88:	490b      	ldr	r1, [pc, #44]	@ (800cfb8 <HAL_RCC_GetHCLKFreq+0x38>)
 800cf8a:	6993      	ldr	r3, [r2, #24]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800cf8c:	6992      	ldr	r2, [r2, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800cf8e:	f3c3 2303 	ubfx	r3, r3, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800cf92:	f002 020f 	and.w	r2, r2, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800cf96:	5ccb      	ldrb	r3, [r1, r3]
 800cf98:	f003 031f 	and.w	r3, r3, #31
 800cf9c:	fa20 f303 	lsr.w	r3, r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800cfa0:	5c88      	ldrb	r0, [r1, r2]
 800cfa2:	4a06      	ldr	r2, [pc, #24]	@ (800cfbc <HAL_RCC_GetHCLKFreq+0x3c>)
 800cfa4:	f000 001f 	and.w	r0, r0, #31
 800cfa8:	fa23 f000 	lsr.w	r0, r3, r0
 800cfac:	6010      	str	r0, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800cfae:	4a04      	ldr	r2, [pc, #16]	@ (800cfc0 <HAL_RCC_GetHCLKFreq+0x40>)
 800cfb0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 800cfb2:	bd08      	pop	{r3, pc}
 800cfb4:	58024400 	.word	0x58024400
 800cfb8:	0800fb46 	.word	0x0800fb46
 800cfbc:	2000111c 	.word	0x2000111c
 800cfc0:	20001120 	.word	0x20001120

0800cfc4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800cfc4:	b508      	push	{r3, lr}
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800cfc6:	f7ff ffdb 	bl	800cf80 <HAL_RCC_GetHCLKFreq>
 800cfca:	4b05      	ldr	r3, [pc, #20]	@ (800cfe0 <HAL_RCC_GetPCLK1Freq+0x1c>)
 800cfcc:	4a05      	ldr	r2, [pc, #20]	@ (800cfe4 <HAL_RCC_GetPCLK1Freq+0x20>)
 800cfce:	69db      	ldr	r3, [r3, #28]
 800cfd0:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800cfd4:	5cd3      	ldrb	r3, [r2, r3]
 800cfd6:	f003 031f 	and.w	r3, r3, #31
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800cfda:	40d8      	lsrs	r0, r3
 800cfdc:	bd08      	pop	{r3, pc}
 800cfde:	bf00      	nop
 800cfe0:	58024400 	.word	0x58024400
 800cfe4:	0800fb46 	.word	0x0800fb46

0800cfe8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800cfe8:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800cfea:	f7ff ffc9 	bl	800cf80 <HAL_RCC_GetHCLKFreq>
 800cfee:	4b05      	ldr	r3, [pc, #20]	@ (800d004 <HAL_RCC_GetPCLK2Freq+0x1c>)
 800cff0:	4a05      	ldr	r2, [pc, #20]	@ (800d008 <HAL_RCC_GetPCLK2Freq+0x20>)
 800cff2:	69db      	ldr	r3, [r3, #28]
 800cff4:	f3c3 2302 	ubfx	r3, r3, #8, #3
 800cff8:	5cd3      	ldrb	r3, [r2, r3]
 800cffa:	f003 031f 	and.w	r3, r3, #31
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800cffe:	40d8      	lsrs	r0, r3
 800d000:	bd08      	pop	{r3, pc}
 800d002:	bf00      	nop
 800d004:	58024400 	.word	0x58024400
 800d008:	0800fb46 	.word	0x0800fb46

0800d00c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800d00c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800d00e:	4c39      	ldr	r4, [pc, #228]	@ (800d0f4 <RCCEx_PLL2_Config+0xe8>)
{
 800d010:	4606      	mov	r6, r0
 800d012:	460d      	mov	r5, r1
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800d014:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800d016:	f003 0303 	and.w	r3, r3, #3
 800d01a:	2b03      	cmp	r3, #3
 800d01c:	d067      	beq.n	800d0ee <RCCEx_PLL2_Config+0xe2>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800d01e:	6823      	ldr	r3, [r4, #0]
 800d020:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800d024:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d026:	f7fe fc1f 	bl	800b868 <HAL_GetTick>
 800d02a:	4607      	mov	r7, r0

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800d02c:	6823      	ldr	r3, [r4, #0]
 800d02e:	011a      	lsls	r2, r3, #4
 800d030:	d449      	bmi.n	800d0c6 <RCCEx_PLL2_Config+0xba>
        return HAL_TIMEOUT;
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800d032:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800d034:	6832      	ldr	r2, [r6, #0]
 800d036:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800d03a:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 800d03e:	62a3      	str	r3, [r4, #40]	@ 0x28
 800d040:	68b3      	ldr	r3, [r6, #8]
 800d042:	68f2      	ldr	r2, [r6, #12]
 800d044:	3b01      	subs	r3, #1
 800d046:	3a01      	subs	r2, #1
 800d048:	025b      	lsls	r3, r3, #9
 800d04a:	0412      	lsls	r2, r2, #16
 800d04c:	b29b      	uxth	r3, r3
 800d04e:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 800d052:	4313      	orrs	r3, r2
 800d054:	6872      	ldr	r2, [r6, #4]
 800d056:	3a01      	subs	r2, #1
 800d058:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800d05c:	4313      	orrs	r3, r2
 800d05e:	6932      	ldr	r2, [r6, #16]
 800d060:	3a01      	subs	r2, #1
 800d062:	0612      	lsls	r2, r2, #24
 800d064:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 800d068:	4313      	orrs	r3, r2
 800d06a:	63a3      	str	r3, [r4, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800d06c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800d06e:	6972      	ldr	r2, [r6, #20]
 800d070:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800d074:	4313      	orrs	r3, r2
 800d076:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800d078:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800d07a:	69b2      	ldr	r2, [r6, #24]
 800d07c:	f023 0320 	bic.w	r3, r3, #32
 800d080:	4313      	orrs	r3, r2
 800d082:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800d084:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800d086:	f023 0310 	bic.w	r3, r3, #16
 800d08a:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800d08c:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800d08e:	69f2      	ldr	r2, [r6, #28]
 800d090:	f36f 03cf 	bfc	r3, #3, #13
 800d094:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800d098:	63e3      	str	r3, [r4, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800d09a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800d09c:	f043 0310 	orr.w	r3, r3, #16
 800d0a0:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800d0a2:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 800d0a4:	b9b5      	cbnz	r5, 800d0d4 <RCCEx_PLL2_Config+0xc8>
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800d0a6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800d0aa:	62e3      	str	r3, [r4, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800d0ac:	4c11      	ldr	r4, [pc, #68]	@ (800d0f4 <RCCEx_PLL2_Config+0xe8>)
 800d0ae:	6823      	ldr	r3, [r4, #0]
 800d0b0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800d0b4:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d0b6:	f7fe fbd7 	bl	800b868 <HAL_GetTick>
 800d0ba:	4605      	mov	r5, r0

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800d0bc:	6823      	ldr	r3, [r4, #0]
 800d0be:	011b      	lsls	r3, r3, #4
 800d0c0:	d50f      	bpl.n	800d0e2 <RCCEx_PLL2_Config+0xd6>
    }

  }


  return status;
 800d0c2:	2000      	movs	r0, #0
 800d0c4:	e005      	b.n	800d0d2 <RCCEx_PLL2_Config+0xc6>
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800d0c6:	f7fe fbcf 	bl	800b868 <HAL_GetTick>
 800d0ca:	1bc0      	subs	r0, r0, r7
 800d0cc:	2802      	cmp	r0, #2
 800d0ce:	d9ad      	bls.n	800d02c <RCCEx_PLL2_Config+0x20>
        return HAL_TIMEOUT;
 800d0d0:	2003      	movs	r0, #3
}
 800d0d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    else if (Divider == DIVIDER_Q_UPDATE)
 800d0d4:	2d01      	cmp	r5, #1
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800d0d6:	bf0c      	ite	eq
 800d0d8:	f443 1380 	orreq.w	r3, r3, #1048576	@ 0x100000
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800d0dc:	f443 1300 	orrne.w	r3, r3, #2097152	@ 0x200000
 800d0e0:	e7e3      	b.n	800d0aa <RCCEx_PLL2_Config+0x9e>
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800d0e2:	f7fe fbc1 	bl	800b868 <HAL_GetTick>
 800d0e6:	1b40      	subs	r0, r0, r5
 800d0e8:	2802      	cmp	r0, #2
 800d0ea:	d9e7      	bls.n	800d0bc <RCCEx_PLL2_Config+0xb0>
 800d0ec:	e7f0      	b.n	800d0d0 <RCCEx_PLL2_Config+0xc4>
    return HAL_ERROR;
 800d0ee:	2001      	movs	r0, #1
 800d0f0:	e7ef      	b.n	800d0d2 <RCCEx_PLL2_Config+0xc6>
 800d0f2:	bf00      	nop
 800d0f4:	58024400 	.word	0x58024400

0800d0f8 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800d0f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800d0fa:	4c39      	ldr	r4, [pc, #228]	@ (800d1e0 <RCCEx_PLL3_Config+0xe8>)
{
 800d0fc:	4606      	mov	r6, r0
 800d0fe:	460d      	mov	r5, r1
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800d100:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800d102:	f003 0303 	and.w	r3, r3, #3
 800d106:	2b03      	cmp	r3, #3
 800d108:	d067      	beq.n	800d1da <RCCEx_PLL3_Config+0xe2>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800d10a:	6823      	ldr	r3, [r4, #0]
 800d10c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d110:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d112:	f7fe fba9 	bl	800b868 <HAL_GetTick>
 800d116:	4607      	mov	r7, r0
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800d118:	6823      	ldr	r3, [r4, #0]
 800d11a:	009a      	lsls	r2, r3, #2
 800d11c:	d449      	bmi.n	800d1b2 <RCCEx_PLL3_Config+0xba>
        return HAL_TIMEOUT;
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800d11e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800d120:	6832      	ldr	r2, [r6, #0]
 800d122:	f023 737c 	bic.w	r3, r3, #66060288	@ 0x3f00000
 800d126:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 800d12a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800d12c:	68b3      	ldr	r3, [r6, #8]
 800d12e:	68f2      	ldr	r2, [r6, #12]
 800d130:	3b01      	subs	r3, #1
 800d132:	3a01      	subs	r2, #1
 800d134:	025b      	lsls	r3, r3, #9
 800d136:	0412      	lsls	r2, r2, #16
 800d138:	b29b      	uxth	r3, r3
 800d13a:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 800d13e:	4313      	orrs	r3, r2
 800d140:	6872      	ldr	r2, [r6, #4]
 800d142:	3a01      	subs	r2, #1
 800d144:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800d148:	4313      	orrs	r3, r2
 800d14a:	6932      	ldr	r2, [r6, #16]
 800d14c:	3a01      	subs	r2, #1
 800d14e:	0612      	lsls	r2, r2, #24
 800d150:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 800d154:	4313      	orrs	r3, r2
 800d156:	6423      	str	r3, [r4, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800d158:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800d15a:	6972      	ldr	r2, [r6, #20]
 800d15c:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800d160:	4313      	orrs	r3, r2
 800d162:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800d164:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800d166:	69b2      	ldr	r2, [r6, #24]
 800d168:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800d16c:	4313      	orrs	r3, r2
 800d16e:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800d170:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800d172:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d176:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800d178:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800d17a:	69f2      	ldr	r2, [r6, #28]
 800d17c:	f36f 03cf 	bfc	r3, #3, #13
 800d180:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800d184:	6463      	str	r3, [r4, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800d186:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800d188:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d18c:	62e3      	str	r3, [r4, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800d18e:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 800d190:	b9b5      	cbnz	r5, 800d1c0 <RCCEx_PLL3_Config+0xc8>
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800d192:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800d196:	62e3      	str	r3, [r4, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800d198:	4c11      	ldr	r4, [pc, #68]	@ (800d1e0 <RCCEx_PLL3_Config+0xe8>)
 800d19a:	6823      	ldr	r3, [r4, #0]
 800d19c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d1a0:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d1a2:	f7fe fb61 	bl	800b868 <HAL_GetTick>
 800d1a6:	4605      	mov	r5, r0

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800d1a8:	6823      	ldr	r3, [r4, #0]
 800d1aa:	009b      	lsls	r3, r3, #2
 800d1ac:	d50f      	bpl.n	800d1ce <RCCEx_PLL3_Config+0xd6>
    }

  }


  return status;
 800d1ae:	2000      	movs	r0, #0
 800d1b0:	e005      	b.n	800d1be <RCCEx_PLL3_Config+0xc6>
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800d1b2:	f7fe fb59 	bl	800b868 <HAL_GetTick>
 800d1b6:	1bc0      	subs	r0, r0, r7
 800d1b8:	2802      	cmp	r0, #2
 800d1ba:	d9ad      	bls.n	800d118 <RCCEx_PLL3_Config+0x20>
        return HAL_TIMEOUT;
 800d1bc:	2003      	movs	r0, #3
}
 800d1be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    else if (Divider == DIVIDER_Q_UPDATE)
 800d1c0:	2d01      	cmp	r5, #1
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800d1c2:	bf0c      	ite	eq
 800d1c4:	f443 0300 	orreq.w	r3, r3, #8388608	@ 0x800000
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800d1c8:	f043 7380 	orrne.w	r3, r3, #16777216	@ 0x1000000
 800d1cc:	e7e3      	b.n	800d196 <RCCEx_PLL3_Config+0x9e>
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800d1ce:	f7fe fb4b 	bl	800b868 <HAL_GetTick>
 800d1d2:	1b40      	subs	r0, r0, r5
 800d1d4:	2802      	cmp	r0, #2
 800d1d6:	d9e7      	bls.n	800d1a8 <RCCEx_PLL3_Config+0xb0>
 800d1d8:	e7f0      	b.n	800d1bc <RCCEx_PLL3_Config+0xc4>
    return HAL_ERROR;
 800d1da:	2001      	movs	r0, #1
 800d1dc:	e7ef      	b.n	800d1be <RCCEx_PLL3_Config+0xc6>
 800d1de:	bf00      	nop
 800d1e0:	58024400 	.word	0x58024400

0800d1e4 <HAL_RCCEx_PeriphCLKConfig>:
{
 800d1e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800d1e8:	6803      	ldr	r3, [r0, #0]
{
 800d1ea:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800d1ec:	0118      	lsls	r0, r3, #4
 800d1ee:	d51e      	bpl.n	800d22e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    switch (PeriphClkInit->SpdifrxClockSelection)
 800d1f0:	6eab      	ldr	r3, [r5, #104]	@ 0x68
 800d1f2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d1f6:	d02b      	beq.n	800d250 <HAL_RCCEx_PeriphCLKConfig+0x6c>
 800d1f8:	d80f      	bhi.n	800d21a <HAL_RCCEx_PeriphCLKConfig+0x36>
 800d1fa:	b1d3      	cbz	r3, 800d232 <HAL_RCCEx_PeriphCLKConfig+0x4e>
 800d1fc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d200:	d01d      	beq.n	800d23e <HAL_RCCEx_PeriphCLKConfig+0x5a>
 800d202:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800d204:	682b      	ldr	r3, [r5, #0]
 800d206:	05d9      	lsls	r1, r3, #23
 800d208:	d551      	bpl.n	800d2ae <HAL_RCCEx_PeriphCLKConfig+0xca>
    switch (PeriphClkInit->Sai1ClockSelection)
 800d20a:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 800d20c:	2b04      	cmp	r3, #4
 800d20e:	d84d      	bhi.n	800d2ac <HAL_RCCEx_PeriphCLKConfig+0xc8>
 800d210:	e8df f003 	tbb	[pc, r3]
 800d214:	29463f24 	.word	0x29463f24
 800d218:	29          	.byte	0x29
 800d219:	00          	.byte	0x00
    switch (PeriphClkInit->SpdifrxClockSelection)
 800d21a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800d21e:	d1f0      	bne.n	800d202 <HAL_RCCEx_PeriphCLKConfig+0x1e>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800d220:	4a85      	ldr	r2, [pc, #532]	@ (800d438 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800d222:	6ea9      	ldr	r1, [r5, #104]	@ 0x68
 800d224:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800d226:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800d22a:	430b      	orrs	r3, r1
 800d22c:	6513      	str	r3, [r2, #80]	@ 0x50
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800d22e:	2600      	movs	r6, #0
 800d230:	e7e8      	b.n	800d204 <HAL_RCCEx_PeriphCLKConfig+0x20>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d232:	4a81      	ldr	r2, [pc, #516]	@ (800d438 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800d234:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800d236:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d23a:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 800d23c:	e7f0      	b.n	800d220 <HAL_RCCEx_PeriphCLKConfig+0x3c>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800d23e:	2102      	movs	r1, #2
 800d240:	f105 0008 	add.w	r0, r5, #8
 800d244:	f7ff fee2 	bl	800d00c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800d248:	4606      	mov	r6, r0
    if (ret == HAL_OK)
 800d24a:	2800      	cmp	r0, #0
 800d24c:	d1da      	bne.n	800d204 <HAL_RCCEx_PeriphCLKConfig+0x20>
 800d24e:	e7e7      	b.n	800d220 <HAL_RCCEx_PeriphCLKConfig+0x3c>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800d250:	2102      	movs	r1, #2
 800d252:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 800d256:	f7ff ff4f 	bl	800d0f8 <RCCEx_PLL3_Config>
 800d25a:	e7f5      	b.n	800d248 <HAL_RCCEx_PeriphCLKConfig+0x64>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d25c:	4a76      	ldr	r2, [pc, #472]	@ (800d438 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800d25e:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800d260:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d264:	62d3      	str	r3, [r2, #44]	@ 0x2c
    switch (PeriphClkInit->SpdifrxClockSelection)
 800d266:	4634      	mov	r4, r6
    if (ret == HAL_OK)
 800d268:	bb1c      	cbnz	r4, 800d2b2 <HAL_RCCEx_PeriphCLKConfig+0xce>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800d26a:	4a73      	ldr	r2, [pc, #460]	@ (800d438 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800d26c:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 800d26e:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800d270:	f023 0307 	bic.w	r3, r3, #7
 800d274:	430b      	orrs	r3, r1
 800d276:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800d278:	682b      	ldr	r3, [r5, #0]
 800d27a:	059a      	lsls	r2, r3, #22
 800d27c:	d528      	bpl.n	800d2d0 <HAL_RCCEx_PeriphCLKConfig+0xec>
    switch (PeriphClkInit->Sai23ClockSelection)
 800d27e:	6deb      	ldr	r3, [r5, #92]	@ 0x5c
 800d280:	2b80      	cmp	r3, #128	@ 0x80
 800d282:	d043      	beq.n	800d30c <HAL_RCCEx_PeriphCLKConfig+0x128>
 800d284:	d817      	bhi.n	800d2b6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
 800d286:	b3a3      	cbz	r3, 800d2f2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
 800d288:	2b40      	cmp	r3, #64	@ 0x40
 800d28a:	d038      	beq.n	800d2fe <HAL_RCCEx_PeriphCLKConfig+0x11a>
 800d28c:	2601      	movs	r6, #1
 800d28e:	4634      	mov	r4, r6
 800d290:	e01e      	b.n	800d2d0 <HAL_RCCEx_PeriphCLKConfig+0xec>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800d292:	2100      	movs	r1, #0
 800d294:	f105 0008 	add.w	r0, r5, #8
 800d298:	f7ff feb8 	bl	800d00c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800d29c:	4604      	mov	r4, r0
        break;
 800d29e:	e7e3      	b.n	800d268 <HAL_RCCEx_PeriphCLKConfig+0x84>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800d2a0:	2100      	movs	r1, #0
 800d2a2:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 800d2a6:	f7ff ff27 	bl	800d0f8 <RCCEx_PLL3_Config>
 800d2aa:	e7f7      	b.n	800d29c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    switch (PeriphClkInit->Sai1ClockSelection)
 800d2ac:	2601      	movs	r6, #1
 800d2ae:	4634      	mov	r4, r6
 800d2b0:	e7e2      	b.n	800d278 <HAL_RCCEx_PeriphCLKConfig+0x94>
      status = ret;
 800d2b2:	4626      	mov	r6, r4
 800d2b4:	e7e0      	b.n	800d278 <HAL_RCCEx_PeriphCLKConfig+0x94>
    switch (PeriphClkInit->Sai23ClockSelection)
 800d2b6:	2bc0      	cmp	r3, #192	@ 0xc0
 800d2b8:	d002      	beq.n	800d2c0 <HAL_RCCEx_PeriphCLKConfig+0xdc>
 800d2ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d2be:	d1e5      	bne.n	800d28c <HAL_RCCEx_PeriphCLKConfig+0xa8>
    if (ret == HAL_OK)
 800d2c0:	bb54      	cbnz	r4, 800d318 <HAL_RCCEx_PeriphCLKConfig+0x134>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800d2c2:	4a5d      	ldr	r2, [pc, #372]	@ (800d438 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800d2c4:	6de9      	ldr	r1, [r5, #92]	@ 0x5c
 800d2c6:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800d2c8:	f423 73e0 	bic.w	r3, r3, #448	@ 0x1c0
 800d2cc:	430b      	orrs	r3, r1
 800d2ce:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800d2d0:	682b      	ldr	r3, [r5, #0]
 800d2d2:	055b      	lsls	r3, r3, #21
 800d2d4:	d531      	bpl.n	800d33a <HAL_RCCEx_PeriphCLKConfig+0x156>
    switch (PeriphClkInit->Sai4AClockSelection)
 800d2d6:	f8d5 30a8 	ldr.w	r3, [r5, #168]	@ 0xa8
 800d2da:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800d2de:	d049      	beq.n	800d374 <HAL_RCCEx_PeriphCLKConfig+0x190>
 800d2e0:	d81c      	bhi.n	800d31c <HAL_RCCEx_PeriphCLKConfig+0x138>
 800d2e2:	2b00      	cmp	r3, #0
 800d2e4:	d039      	beq.n	800d35a <HAL_RCCEx_PeriphCLKConfig+0x176>
 800d2e6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d2ea:	d03c      	beq.n	800d366 <HAL_RCCEx_PeriphCLKConfig+0x182>
 800d2ec:	2601      	movs	r6, #1
 800d2ee:	4634      	mov	r4, r6
 800d2f0:	e023      	b.n	800d33a <HAL_RCCEx_PeriphCLKConfig+0x156>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d2f2:	4a51      	ldr	r2, [pc, #324]	@ (800d438 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800d2f4:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800d2f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d2fa:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 800d2fc:	e7e0      	b.n	800d2c0 <HAL_RCCEx_PeriphCLKConfig+0xdc>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800d2fe:	2100      	movs	r1, #0
 800d300:	f105 0008 	add.w	r0, r5, #8
 800d304:	f7ff fe82 	bl	800d00c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800d308:	4604      	mov	r4, r0
        break;
 800d30a:	e7d9      	b.n	800d2c0 <HAL_RCCEx_PeriphCLKConfig+0xdc>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800d30c:	2100      	movs	r1, #0
 800d30e:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 800d312:	f7ff fef1 	bl	800d0f8 <RCCEx_PLL3_Config>
 800d316:	e7f7      	b.n	800d308 <HAL_RCCEx_PeriphCLKConfig+0x124>
      status = ret;
 800d318:	4626      	mov	r6, r4
 800d31a:	e7d9      	b.n	800d2d0 <HAL_RCCEx_PeriphCLKConfig+0xec>
    switch (PeriphClkInit->Sai4AClockSelection)
 800d31c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800d320:	d002      	beq.n	800d328 <HAL_RCCEx_PeriphCLKConfig+0x144>
 800d322:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800d326:	d1e1      	bne.n	800d2ec <HAL_RCCEx_PeriphCLKConfig+0x108>
    if (ret == HAL_OK)
 800d328:	bb54      	cbnz	r4, 800d380 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800d32a:	4a43      	ldr	r2, [pc, #268]	@ (800d438 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800d32c:	f8d5 10a8 	ldr.w	r1, [r5, #168]	@ 0xa8
 800d330:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 800d332:	f423 0360 	bic.w	r3, r3, #14680064	@ 0xe00000
 800d336:	430b      	orrs	r3, r1
 800d338:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800d33a:	682b      	ldr	r3, [r5, #0]
 800d33c:	051f      	lsls	r7, r3, #20
 800d33e:	d530      	bpl.n	800d3a2 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    switch (PeriphClkInit->Sai4BClockSelection)
 800d340:	f8d5 30ac 	ldr.w	r3, [r5, #172]	@ 0xac
 800d344:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d348:	d045      	beq.n	800d3d6 <HAL_RCCEx_PeriphCLKConfig+0x1f2>
 800d34a:	d81b      	bhi.n	800d384 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
 800d34c:	b3b3      	cbz	r3, 800d3bc <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 800d34e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d352:	d039      	beq.n	800d3c8 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 800d354:	2601      	movs	r6, #1
 800d356:	4634      	mov	r4, r6
 800d358:	e023      	b.n	800d3a2 <HAL_RCCEx_PeriphCLKConfig+0x1be>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d35a:	4a37      	ldr	r2, [pc, #220]	@ (800d438 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800d35c:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800d35e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d362:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 800d364:	e7e0      	b.n	800d328 <HAL_RCCEx_PeriphCLKConfig+0x144>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800d366:	2100      	movs	r1, #0
 800d368:	f105 0008 	add.w	r0, r5, #8
 800d36c:	f7ff fe4e 	bl	800d00c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800d370:	4604      	mov	r4, r0
        break;
 800d372:	e7d9      	b.n	800d328 <HAL_RCCEx_PeriphCLKConfig+0x144>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800d374:	2100      	movs	r1, #0
 800d376:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 800d37a:	f7ff febd 	bl	800d0f8 <RCCEx_PLL3_Config>
 800d37e:	e7f7      	b.n	800d370 <HAL_RCCEx_PeriphCLKConfig+0x18c>
      status = ret;
 800d380:	4626      	mov	r6, r4
 800d382:	e7da      	b.n	800d33a <HAL_RCCEx_PeriphCLKConfig+0x156>
    switch (PeriphClkInit->Sai4BClockSelection)
 800d384:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800d388:	d002      	beq.n	800d390 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
 800d38a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800d38e:	d1e1      	bne.n	800d354 <HAL_RCCEx_PeriphCLKConfig+0x170>
    if (ret == HAL_OK)
 800d390:	bb3c      	cbnz	r4, 800d3e2 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800d392:	4a29      	ldr	r2, [pc, #164]	@ (800d438 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800d394:	f8d5 10ac 	ldr.w	r1, [r5, #172]	@ 0xac
 800d398:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 800d39a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800d39e:	430b      	orrs	r3, r1
 800d3a0:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800d3a2:	682b      	ldr	r3, [r5, #0]
 800d3a4:	0198      	lsls	r0, r3, #6
 800d3a6:	d528      	bpl.n	800d3fa <HAL_RCCEx_PeriphCLKConfig+0x216>
    switch (PeriphClkInit->QspiClockSelection)
 800d3a8:	6ceb      	ldr	r3, [r5, #76]	@ 0x4c
 800d3aa:	2b20      	cmp	r3, #32
 800d3ac:	d03b      	beq.n	800d426 <HAL_RCCEx_PeriphCLKConfig+0x242>
 800d3ae:	d81a      	bhi.n	800d3e6 <HAL_RCCEx_PeriphCLKConfig+0x202>
 800d3b0:	b1db      	cbz	r3, 800d3ea <HAL_RCCEx_PeriphCLKConfig+0x206>
 800d3b2:	2b10      	cmp	r3, #16
 800d3b4:	d031      	beq.n	800d41a <HAL_RCCEx_PeriphCLKConfig+0x236>
 800d3b6:	2601      	movs	r6, #1
 800d3b8:	4634      	mov	r4, r6
 800d3ba:	e01e      	b.n	800d3fa <HAL_RCCEx_PeriphCLKConfig+0x216>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d3bc:	4a1e      	ldr	r2, [pc, #120]	@ (800d438 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800d3be:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800d3c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d3c4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 800d3c6:	e7e3      	b.n	800d390 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800d3c8:	2100      	movs	r1, #0
 800d3ca:	f105 0008 	add.w	r0, r5, #8
 800d3ce:	f7ff fe1d 	bl	800d00c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800d3d2:	4604      	mov	r4, r0
        break;
 800d3d4:	e7dc      	b.n	800d390 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800d3d6:	2100      	movs	r1, #0
 800d3d8:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 800d3dc:	f7ff fe8c 	bl	800d0f8 <RCCEx_PLL3_Config>
 800d3e0:	e7f7      	b.n	800d3d2 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
      status = ret;
 800d3e2:	4626      	mov	r6, r4
 800d3e4:	e7dd      	b.n	800d3a2 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    switch (PeriphClkInit->QspiClockSelection)
 800d3e6:	2b30      	cmp	r3, #48	@ 0x30
 800d3e8:	d1e5      	bne.n	800d3b6 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    if (ret == HAL_OK)
 800d3ea:	bb1c      	cbnz	r4, 800d434 <HAL_RCCEx_PeriphCLKConfig+0x250>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800d3ec:	4a12      	ldr	r2, [pc, #72]	@ (800d438 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800d3ee:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800d3f0:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 800d3f2:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800d3f6:	430b      	orrs	r3, r1
 800d3f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800d3fa:	682b      	ldr	r3, [r5, #0]
 800d3fc:	04d9      	lsls	r1, r3, #19
 800d3fe:	d52c      	bpl.n	800d45a <HAL_RCCEx_PeriphCLKConfig+0x276>
    switch (PeriphClkInit->Spi123ClockSelection)
 800d400:	6e2b      	ldr	r3, [r5, #96]	@ 0x60
 800d402:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d406:	d074      	beq.n	800d4f2 <HAL_RCCEx_PeriphCLKConfig+0x30e>
 800d408:	d818      	bhi.n	800d43c <HAL_RCCEx_PeriphCLKConfig+0x258>
 800d40a:	2b00      	cmp	r3, #0
 800d40c:	d064      	beq.n	800d4d8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
 800d40e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d412:	d067      	beq.n	800d4e4 <HAL_RCCEx_PeriphCLKConfig+0x300>
 800d414:	2601      	movs	r6, #1
 800d416:	4634      	mov	r4, r6
 800d418:	e01f      	b.n	800d45a <HAL_RCCEx_PeriphCLKConfig+0x276>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d41a:	4a07      	ldr	r2, [pc, #28]	@ (800d438 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800d41c:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800d41e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d422:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 800d424:	e7e1      	b.n	800d3ea <HAL_RCCEx_PeriphCLKConfig+0x206>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800d426:	2102      	movs	r1, #2
 800d428:	f105 0008 	add.w	r0, r5, #8
 800d42c:	f7ff fdee 	bl	800d00c <RCCEx_PLL2_Config>
 800d430:	4604      	mov	r4, r0
        break;
 800d432:	e7da      	b.n	800d3ea <HAL_RCCEx_PeriphCLKConfig+0x206>
      status = ret;
 800d434:	4626      	mov	r6, r4
 800d436:	e7e0      	b.n	800d3fa <HAL_RCCEx_PeriphCLKConfig+0x216>
 800d438:	58024400 	.word	0x58024400
    switch (PeriphClkInit->Spi123ClockSelection)
 800d43c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800d440:	d002      	beq.n	800d448 <HAL_RCCEx_PeriphCLKConfig+0x264>
 800d442:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d446:	d1e5      	bne.n	800d414 <HAL_RCCEx_PeriphCLKConfig+0x230>
    if (ret == HAL_OK)
 800d448:	2c00      	cmp	r4, #0
 800d44a:	d158      	bne.n	800d4fe <HAL_RCCEx_PeriphCLKConfig+0x31a>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800d44c:	4a9d      	ldr	r2, [pc, #628]	@ (800d6c4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800d44e:	6e29      	ldr	r1, [r5, #96]	@ 0x60
 800d450:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800d452:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d456:	430b      	orrs	r3, r1
 800d458:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800d45a:	682b      	ldr	r3, [r5, #0]
 800d45c:	049a      	lsls	r2, r3, #18
 800d45e:	d50b      	bpl.n	800d478 <HAL_RCCEx_PeriphCLKConfig+0x294>
    switch (PeriphClkInit->Spi45ClockSelection)
 800d460:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d462:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d466:	d064      	beq.n	800d532 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 800d468:	d84b      	bhi.n	800d502 <HAL_RCCEx_PeriphCLKConfig+0x31e>
 800d46a:	2b00      	cmp	r3, #0
 800d46c:	d051      	beq.n	800d512 <HAL_RCCEx_PeriphCLKConfig+0x32e>
 800d46e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d472:	d057      	beq.n	800d524 <HAL_RCCEx_PeriphCLKConfig+0x340>
 800d474:	2601      	movs	r6, #1
 800d476:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800d478:	682b      	ldr	r3, [r5, #0]
 800d47a:	045b      	lsls	r3, r3, #17
 800d47c:	d50c      	bpl.n	800d498 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    switch (PeriphClkInit->Spi6ClockSelection)
 800d47e:	f8d5 30b0 	ldr.w	r3, [r5, #176]	@ 0xb0
 800d482:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d486:	d075      	beq.n	800d574 <HAL_RCCEx_PeriphCLKConfig+0x390>
 800d488:	d85b      	bhi.n	800d542 <HAL_RCCEx_PeriphCLKConfig+0x35e>
 800d48a:	2b00      	cmp	r3, #0
 800d48c:	d061      	beq.n	800d552 <HAL_RCCEx_PeriphCLKConfig+0x36e>
 800d48e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d492:	d068      	beq.n	800d566 <HAL_RCCEx_PeriphCLKConfig+0x382>
 800d494:	2601      	movs	r6, #1
 800d496:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800d498:	682b      	ldr	r3, [r5, #0]
 800d49a:	041f      	lsls	r7, r3, #16
 800d49c:	d511      	bpl.n	800d4c2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    switch (PeriphClkInit->FdcanClockSelection)
 800d49e:	6f2b      	ldr	r3, [r5, #112]	@ 0x70
 800d4a0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d4a4:	d06e      	beq.n	800d584 <HAL_RCCEx_PeriphCLKConfig+0x3a0>
 800d4a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d4aa:	d071      	beq.n	800d590 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 800d4ac:	2b00      	cmp	r3, #0
 800d4ae:	d176      	bne.n	800d59e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    if (ret == HAL_OK)
 800d4b0:	2c00      	cmp	r4, #0
 800d4b2:	d177      	bne.n	800d5a4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800d4b4:	4a83      	ldr	r2, [pc, #524]	@ (800d6c4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800d4b6:	6f29      	ldr	r1, [r5, #112]	@ 0x70
 800d4b8:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800d4ba:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 800d4be:	430b      	orrs	r3, r1
 800d4c0:	6513      	str	r3, [r2, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800d4c2:	682b      	ldr	r3, [r5, #0]
 800d4c4:	01d8      	lsls	r0, r3, #7
 800d4c6:	d57d      	bpl.n	800d5c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    switch (PeriphClkInit->FmcClockSelection)
 800d4c8:	6cab      	ldr	r3, [r5, #72]	@ 0x48
 800d4ca:	2b03      	cmp	r3, #3
 800d4cc:	f200 80bf 	bhi.w	800d64e <HAL_RCCEx_PeriphCLKConfig+0x46a>
 800d4d0:	e8df f003 	tbb	[pc, r3]
 800d4d4:	6fb66a6f 	.word	0x6fb66a6f
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d4d8:	4a7a      	ldr	r2, [pc, #488]	@ (800d6c4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800d4da:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800d4dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d4e0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 800d4e2:	e7b1      	b.n	800d448 <HAL_RCCEx_PeriphCLKConfig+0x264>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800d4e4:	2100      	movs	r1, #0
 800d4e6:	f105 0008 	add.w	r0, r5, #8
 800d4ea:	f7ff fd8f 	bl	800d00c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800d4ee:	4604      	mov	r4, r0
        break;
 800d4f0:	e7aa      	b.n	800d448 <HAL_RCCEx_PeriphCLKConfig+0x264>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800d4f2:	2100      	movs	r1, #0
 800d4f4:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 800d4f8:	f7ff fdfe 	bl	800d0f8 <RCCEx_PLL3_Config>
 800d4fc:	e7f7      	b.n	800d4ee <HAL_RCCEx_PeriphCLKConfig+0x30a>
      status = ret;
 800d4fe:	4626      	mov	r6, r4
 800d500:	e7ab      	b.n	800d45a <HAL_RCCEx_PeriphCLKConfig+0x276>
    switch (PeriphClkInit->Spi45ClockSelection)
 800d502:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800d506:	f5b2 2f80 	cmp.w	r2, #262144	@ 0x40000
 800d50a:	d002      	beq.n	800d512 <HAL_RCCEx_PeriphCLKConfig+0x32e>
 800d50c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800d510:	d1b0      	bne.n	800d474 <HAL_RCCEx_PeriphCLKConfig+0x290>
    if (ret == HAL_OK)
 800d512:	b9a4      	cbnz	r4, 800d53e <HAL_RCCEx_PeriphCLKConfig+0x35a>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800d514:	4a6b      	ldr	r2, [pc, #428]	@ (800d6c4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800d516:	6e69      	ldr	r1, [r5, #100]	@ 0x64
 800d518:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800d51a:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 800d51e:	430b      	orrs	r3, r1
 800d520:	6513      	str	r3, [r2, #80]	@ 0x50
 800d522:	e7a9      	b.n	800d478 <HAL_RCCEx_PeriphCLKConfig+0x294>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800d524:	2101      	movs	r1, #1
 800d526:	f105 0008 	add.w	r0, r5, #8
 800d52a:	f7ff fd6f 	bl	800d00c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800d52e:	4604      	mov	r4, r0
        break;
 800d530:	e7ef      	b.n	800d512 <HAL_RCCEx_PeriphCLKConfig+0x32e>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800d532:	2101      	movs	r1, #1
 800d534:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 800d538:	f7ff fdde 	bl	800d0f8 <RCCEx_PLL3_Config>
 800d53c:	e7f7      	b.n	800d52e <HAL_RCCEx_PeriphCLKConfig+0x34a>
      status = ret;
 800d53e:	4626      	mov	r6, r4
 800d540:	e79a      	b.n	800d478 <HAL_RCCEx_PeriphCLKConfig+0x294>
    switch (PeriphClkInit->Spi6ClockSelection)
 800d542:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800d546:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 800d54a:	d002      	beq.n	800d552 <HAL_RCCEx_PeriphCLKConfig+0x36e>
 800d54c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800d550:	d1a0      	bne.n	800d494 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
    if (ret == HAL_OK)
 800d552:	b9ac      	cbnz	r4, 800d580 <HAL_RCCEx_PeriphCLKConfig+0x39c>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800d554:	4a5b      	ldr	r2, [pc, #364]	@ (800d6c4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800d556:	f8d5 10b0 	ldr.w	r1, [r5, #176]	@ 0xb0
 800d55a:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 800d55c:	f023 43e0 	bic.w	r3, r3, #1879048192	@ 0x70000000
 800d560:	430b      	orrs	r3, r1
 800d562:	6593      	str	r3, [r2, #88]	@ 0x58
 800d564:	e798      	b.n	800d498 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800d566:	2101      	movs	r1, #1
 800d568:	f105 0008 	add.w	r0, r5, #8
 800d56c:	f7ff fd4e 	bl	800d00c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800d570:	4604      	mov	r4, r0
        break;
 800d572:	e7ee      	b.n	800d552 <HAL_RCCEx_PeriphCLKConfig+0x36e>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800d574:	2101      	movs	r1, #1
 800d576:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 800d57a:	f7ff fdbd 	bl	800d0f8 <RCCEx_PLL3_Config>
 800d57e:	e7f7      	b.n	800d570 <HAL_RCCEx_PeriphCLKConfig+0x38c>
      status = ret;
 800d580:	4626      	mov	r6, r4
 800d582:	e789      	b.n	800d498 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d584:	4a4f      	ldr	r2, [pc, #316]	@ (800d6c4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800d586:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800d588:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d58c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        break;
 800d58e:	e78f      	b.n	800d4b0 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800d590:	2101      	movs	r1, #1
 800d592:	f105 0008 	add.w	r0, r5, #8
 800d596:	f7ff fd39 	bl	800d00c <RCCEx_PLL2_Config>
 800d59a:	4604      	mov	r4, r0
        break;
 800d59c:	e788      	b.n	800d4b0 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
    switch (PeriphClkInit->FdcanClockSelection)
 800d59e:	2601      	movs	r6, #1
 800d5a0:	4634      	mov	r4, r6
 800d5a2:	e78e      	b.n	800d4c2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
      status = ret;
 800d5a4:	4626      	mov	r6, r4
 800d5a6:	e78c      	b.n	800d4c2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d5a8:	4a46      	ldr	r2, [pc, #280]	@ (800d6c4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800d5aa:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800d5ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d5b0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 800d5b2:	2c00      	cmp	r4, #0
 800d5b4:	d14e      	bne.n	800d654 <HAL_RCCEx_PeriphCLKConfig+0x470>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800d5b6:	4a43      	ldr	r2, [pc, #268]	@ (800d6c4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800d5b8:	6ca9      	ldr	r1, [r5, #72]	@ 0x48
 800d5ba:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 800d5bc:	f023 0303 	bic.w	r3, r3, #3
 800d5c0:	430b      	orrs	r3, r1
 800d5c2:	64d3      	str	r3, [r2, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800d5c4:	682b      	ldr	r3, [r5, #0]
 800d5c6:	0259      	lsls	r1, r3, #9
 800d5c8:	d54e      	bpl.n	800d668 <HAL_RCCEx_PeriphCLKConfig+0x484>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800d5ca:	4f3f      	ldr	r7, [pc, #252]	@ (800d6c8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800d5cc:	683b      	ldr	r3, [r7, #0]
 800d5ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d5d2:	603b      	str	r3, [r7, #0]
    tickstart = HAL_GetTick();
 800d5d4:	f7fe f948 	bl	800b868 <HAL_GetTick>
 800d5d8:	4680      	mov	r8, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800d5da:	683b      	ldr	r3, [r7, #0]
 800d5dc:	05da      	lsls	r2, r3, #23
 800d5de:	d53b      	bpl.n	800d658 <HAL_RCCEx_PeriphCLKConfig+0x474>
    if (ret == HAL_OK)
 800d5e0:	2c00      	cmp	r4, #0
 800d5e2:	d175      	bne.n	800d6d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800d5e4:	4b37      	ldr	r3, [pc, #220]	@ (800d6c4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800d5e6:	f8d5 00b4 	ldr.w	r0, [r5, #180]	@ 0xb4
 800d5ea:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800d5ec:	4042      	eors	r2, r0
 800d5ee:	f412 7f40 	tst.w	r2, #768	@ 0x300
 800d5f2:	d00b      	beq.n	800d60c <HAL_RCCEx_PeriphCLKConfig+0x428>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800d5f4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_FORCE();
 800d5f6:	6f19      	ldr	r1, [r3, #112]	@ 0x70
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800d5f8:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 800d5fc:	f441 3180 	orr.w	r1, r1, #65536	@ 0x10000
 800d600:	6719      	str	r1, [r3, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800d602:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800d604:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 800d608:	6719      	str	r1, [r3, #112]	@ 0x70
        RCC->BDCR = tmpreg;
 800d60a:	671a      	str	r2, [r3, #112]	@ 0x70
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800d60c:	f5b0 7f80 	cmp.w	r0, #256	@ 0x100
 800d610:	d042      	beq.n	800d698 <HAL_RCCEx_PeriphCLKConfig+0x4b4>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800d612:	f8d5 30b4 	ldr.w	r3, [r5, #180]	@ 0xb4
 800d616:	492b      	ldr	r1, [pc, #172]	@ (800d6c4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800d618:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 800d61c:	f5b2 7f40 	cmp.w	r2, #768	@ 0x300
 800d620:	d14b      	bne.n	800d6ba <HAL_RCCEx_PeriphCLKConfig+0x4d6>
 800d622:	6908      	ldr	r0, [r1, #16]
 800d624:	4a29      	ldr	r2, [pc, #164]	@ (800d6cc <HAL_RCCEx_PeriphCLKConfig+0x4e8>)
 800d626:	f420 507c 	bic.w	r0, r0, #16128	@ 0x3f00
 800d62a:	ea02 1213 	and.w	r2, r2, r3, lsr #4
 800d62e:	4302      	orrs	r2, r0
 800d630:	610a      	str	r2, [r1, #16]
 800d632:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800d636:	4a23      	ldr	r2, [pc, #140]	@ (800d6c4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>)
 800d638:	6f11      	ldr	r1, [r2, #112]	@ 0x70
 800d63a:	430b      	orrs	r3, r1
 800d63c:	6713      	str	r3, [r2, #112]	@ 0x70
 800d63e:	e013      	b.n	800d668 <HAL_RCCEx_PeriphCLKConfig+0x484>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800d640:	2102      	movs	r1, #2
 800d642:	f105 0008 	add.w	r0, r5, #8
 800d646:	f7ff fce1 	bl	800d00c <RCCEx_PLL2_Config>
 800d64a:	4604      	mov	r4, r0
        break;
 800d64c:	e7b1      	b.n	800d5b2 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    switch (PeriphClkInit->FmcClockSelection)
 800d64e:	2601      	movs	r6, #1
 800d650:	4634      	mov	r4, r6
 800d652:	e7b7      	b.n	800d5c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
      status = ret;
 800d654:	4626      	mov	r6, r4
 800d656:	e7b5      	b.n	800d5c4 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d658:	f7fe f906 	bl	800b868 <HAL_GetTick>
 800d65c:	eba0 0008 	sub.w	r0, r0, r8
 800d660:	2864      	cmp	r0, #100	@ 0x64
 800d662:	d9ba      	bls.n	800d5da <HAL_RCCEx_PeriphCLKConfig+0x3f6>
        ret = HAL_TIMEOUT;
 800d664:	2603      	movs	r6, #3
 800d666:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800d668:	682b      	ldr	r3, [r5, #0]
 800d66a:	07d8      	lsls	r0, r3, #31
 800d66c:	d509      	bpl.n	800d682 <HAL_RCCEx_PeriphCLKConfig+0x49e>
    switch (PeriphClkInit->Usart16ClockSelection)
 800d66e:	6feb      	ldr	r3, [r5, #124]	@ 0x7c
 800d670:	2b10      	cmp	r3, #16
 800d672:	d045      	beq.n	800d700 <HAL_RCCEx_PeriphCLKConfig+0x51c>
 800d674:	d82e      	bhi.n	800d6d4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 800d676:	2b00      	cmp	r3, #0
 800d678:	d032      	beq.n	800d6e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 800d67a:	2b08      	cmp	r3, #8
 800d67c:	d039      	beq.n	800d6f2 <HAL_RCCEx_PeriphCLKConfig+0x50e>
 800d67e:	2601      	movs	r6, #1
 800d680:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800d682:	682b      	ldr	r3, [r5, #0]
 800d684:	0799      	lsls	r1, r3, #30
 800d686:	d551      	bpl.n	800d72c <HAL_RCCEx_PeriphCLKConfig+0x548>
    switch (PeriphClkInit->Usart234578ClockSelection)
 800d688:	6fab      	ldr	r3, [r5, #120]	@ 0x78
 800d68a:	2b05      	cmp	r3, #5
 800d68c:	d864      	bhi.n	800d758 <HAL_RCCEx_PeriphCLKConfig+0x574>
 800d68e:	e8df f003 	tbb	[pc, r3]
 800d692:	3f45      	.short	0x3f45
 800d694:	4545455d 	.word	0x4545455d
        tickstart = HAL_GetTick();
 800d698:	f7fe f8e6 	bl	800b868 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800d69c:	f8df 8024 	ldr.w	r8, [pc, #36]	@ 800d6c4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        tickstart = HAL_GetTick();
 800d6a0:	4607      	mov	r7, r0
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d6a2:	f241 3988 	movw	r9, #5000	@ 0x1388
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800d6a6:	f8d8 3070 	ldr.w	r3, [r8, #112]	@ 0x70
 800d6aa:	079b      	lsls	r3, r3, #30
 800d6ac:	d4b1      	bmi.n	800d612 <HAL_RCCEx_PeriphCLKConfig+0x42e>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d6ae:	f7fe f8db 	bl	800b868 <HAL_GetTick>
 800d6b2:	1bc0      	subs	r0, r0, r7
 800d6b4:	4548      	cmp	r0, r9
 800d6b6:	d9f6      	bls.n	800d6a6 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 800d6b8:	e7d4      	b.n	800d664 <HAL_RCCEx_PeriphCLKConfig+0x480>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800d6ba:	690a      	ldr	r2, [r1, #16]
 800d6bc:	f422 527c 	bic.w	r2, r2, #16128	@ 0x3f00
 800d6c0:	e7b6      	b.n	800d630 <HAL_RCCEx_PeriphCLKConfig+0x44c>
 800d6c2:	bf00      	nop
 800d6c4:	58024400 	.word	0x58024400
 800d6c8:	58024800 	.word	0x58024800
 800d6cc:	00ffffcf 	.word	0x00ffffcf
      status = ret;
 800d6d0:	4626      	mov	r6, r4
 800d6d2:	e7c9      	b.n	800d668 <HAL_RCCEx_PeriphCLKConfig+0x484>
    switch (PeriphClkInit->Usart16ClockSelection)
 800d6d4:	f023 0208 	bic.w	r2, r3, #8
 800d6d8:	2a20      	cmp	r2, #32
 800d6da:	d001      	beq.n	800d6e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
 800d6dc:	2b18      	cmp	r3, #24
 800d6de:	d1ce      	bne.n	800d67e <HAL_RCCEx_PeriphCLKConfig+0x49a>
    if (ret == HAL_OK)
 800d6e0:	b9a4      	cbnz	r4, 800d70c <HAL_RCCEx_PeriphCLKConfig+0x528>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800d6e2:	4a20      	ldr	r2, [pc, #128]	@ (800d764 <HAL_RCCEx_PeriphCLKConfig+0x580>)
 800d6e4:	6fe9      	ldr	r1, [r5, #124]	@ 0x7c
 800d6e6:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 800d6e8:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 800d6ec:	430b      	orrs	r3, r1
 800d6ee:	6553      	str	r3, [r2, #84]	@ 0x54
 800d6f0:	e7c7      	b.n	800d682 <HAL_RCCEx_PeriphCLKConfig+0x49e>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800d6f2:	2101      	movs	r1, #1
 800d6f4:	f105 0008 	add.w	r0, r5, #8
 800d6f8:	f7ff fc88 	bl	800d00c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800d6fc:	4604      	mov	r4, r0
        break;
 800d6fe:	e7ef      	b.n	800d6e0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800d700:	2101      	movs	r1, #1
 800d702:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 800d706:	f7ff fcf7 	bl	800d0f8 <RCCEx_PLL3_Config>
 800d70a:	e7f7      	b.n	800d6fc <HAL_RCCEx_PeriphCLKConfig+0x518>
      status = ret;
 800d70c:	4626      	mov	r6, r4
 800d70e:	e7b8      	b.n	800d682 <HAL_RCCEx_PeriphCLKConfig+0x49e>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800d710:	2101      	movs	r1, #1
 800d712:	f105 0008 	add.w	r0, r5, #8
 800d716:	f7ff fc79 	bl	800d00c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800d71a:	4604      	mov	r4, r0
    if (ret == HAL_OK)
 800d71c:	b9fc      	cbnz	r4, 800d75e <HAL_RCCEx_PeriphCLKConfig+0x57a>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800d71e:	4a11      	ldr	r2, [pc, #68]	@ (800d764 <HAL_RCCEx_PeriphCLKConfig+0x580>)
 800d720:	6fa9      	ldr	r1, [r5, #120]	@ 0x78
 800d722:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 800d724:	f023 0307 	bic.w	r3, r3, #7
 800d728:	430b      	orrs	r3, r1
 800d72a:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800d72c:	682b      	ldr	r3, [r5, #0]
 800d72e:	075a      	lsls	r2, r3, #29
 800d730:	d52b      	bpl.n	800d78a <HAL_RCCEx_PeriphCLKConfig+0x5a6>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800d732:	f8d5 3094 	ldr.w	r3, [r5, #148]	@ 0x94
 800d736:	2b05      	cmp	r3, #5
 800d738:	f200 816e 	bhi.w	800da18 <HAL_RCCEx_PeriphCLKConfig+0x834>
 800d73c:	e8df f013 	tbh	[pc, r3, lsl #1]
 800d740:	0014001a 	.word	0x0014001a
 800d744:	001a0166 	.word	0x001a0166
 800d748:	001a001a 	.word	0x001a001a
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800d74c:	2101      	movs	r1, #1
 800d74e:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 800d752:	f7ff fcd1 	bl	800d0f8 <RCCEx_PLL3_Config>
 800d756:	e7e0      	b.n	800d71a <HAL_RCCEx_PeriphCLKConfig+0x536>
    switch (PeriphClkInit->Usart234578ClockSelection)
 800d758:	2601      	movs	r6, #1
 800d75a:	4634      	mov	r4, r6
 800d75c:	e7e6      	b.n	800d72c <HAL_RCCEx_PeriphCLKConfig+0x548>
      status = ret;
 800d75e:	4626      	mov	r6, r4
 800d760:	e7e4      	b.n	800d72c <HAL_RCCEx_PeriphCLKConfig+0x548>
 800d762:	bf00      	nop
 800d764:	58024400 	.word	0x58024400
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800d768:	2101      	movs	r1, #1
 800d76a:	f105 0008 	add.w	r0, r5, #8
 800d76e:	f7ff fc4d 	bl	800d00c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800d772:	4604      	mov	r4, r0
    if (ret == HAL_OK)
 800d774:	2c00      	cmp	r4, #0
 800d776:	f040 8152 	bne.w	800da1e <HAL_RCCEx_PeriphCLKConfig+0x83a>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800d77a:	4aaa      	ldr	r2, [pc, #680]	@ (800da24 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800d77c:	f8d5 1094 	ldr.w	r1, [r5, #148]	@ 0x94
 800d780:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 800d782:	f023 0307 	bic.w	r3, r3, #7
 800d786:	430b      	orrs	r3, r1
 800d788:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800d78a:	682b      	ldr	r3, [r5, #0]
 800d78c:	069b      	lsls	r3, r3, #26
 800d78e:	d510      	bpl.n	800d7b2 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    switch (PeriphClkInit->Lptim1ClockSelection)
 800d790:	f8d5 3090 	ldr.w	r3, [r5, #144]	@ 0x90
 800d794:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d798:	f000 8160 	beq.w	800da5c <HAL_RCCEx_PeriphCLKConfig+0x878>
 800d79c:	f200 8144 	bhi.w	800da28 <HAL_RCCEx_PeriphCLKConfig+0x844>
 800d7a0:	2b00      	cmp	r3, #0
 800d7a2:	f000 814a 	beq.w	800da3a <HAL_RCCEx_PeriphCLKConfig+0x856>
 800d7a6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d7aa:	f000 8150 	beq.w	800da4e <HAL_RCCEx_PeriphCLKConfig+0x86a>
 800d7ae:	2601      	movs	r6, #1
 800d7b0:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800d7b2:	682b      	ldr	r3, [r5, #0]
 800d7b4:	065f      	lsls	r7, r3, #25
 800d7b6:	d510      	bpl.n	800d7da <HAL_RCCEx_PeriphCLKConfig+0x5f6>
    switch (PeriphClkInit->Lptim2ClockSelection)
 800d7b8:	f8d5 309c 	ldr.w	r3, [r5, #156]	@ 0x9c
 800d7bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d7c0:	f000 816e 	beq.w	800daa0 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 800d7c4:	f200 8152 	bhi.w	800da6c <HAL_RCCEx_PeriphCLKConfig+0x888>
 800d7c8:	2b00      	cmp	r3, #0
 800d7ca:	f000 8158 	beq.w	800da7e <HAL_RCCEx_PeriphCLKConfig+0x89a>
 800d7ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d7d2:	f000 815e 	beq.w	800da92 <HAL_RCCEx_PeriphCLKConfig+0x8ae>
 800d7d6:	2601      	movs	r6, #1
 800d7d8:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800d7da:	682b      	ldr	r3, [r5, #0]
 800d7dc:	0618      	lsls	r0, r3, #24
 800d7de:	d510      	bpl.n	800d802 <HAL_RCCEx_PeriphCLKConfig+0x61e>
    switch (PeriphClkInit->Lptim345ClockSelection)
 800d7e0:	f8d5 30a0 	ldr.w	r3, [r5, #160]	@ 0xa0
 800d7e4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d7e8:	f000 817c 	beq.w	800dae4 <HAL_RCCEx_PeriphCLKConfig+0x900>
 800d7ec:	f200 8160 	bhi.w	800dab0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>
 800d7f0:	2b00      	cmp	r3, #0
 800d7f2:	f000 8166 	beq.w	800dac2 <HAL_RCCEx_PeriphCLKConfig+0x8de>
 800d7f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d7fa:	f000 816c 	beq.w	800dad6 <HAL_RCCEx_PeriphCLKConfig+0x8f2>
 800d7fe:	2601      	movs	r6, #1
 800d800:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800d802:	682b      	ldr	r3, [r5, #0]
 800d804:	0719      	lsls	r1, r3, #28
 800d806:	d514      	bpl.n	800d832 <HAL_RCCEx_PeriphCLKConfig+0x64e>
    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800d808:	f8d5 3084 	ldr.w	r3, [r5, #132]	@ 0x84
 800d80c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d810:	d107      	bne.n	800d822 <HAL_RCCEx_PeriphCLKConfig+0x63e>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800d812:	2102      	movs	r1, #2
 800d814:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 800d818:	f7ff fc6e 	bl	800d0f8 <RCCEx_PLL3_Config>
        status = HAL_ERROR;
 800d81c:	2800      	cmp	r0, #0
 800d81e:	bf18      	it	ne
 800d820:	2601      	movne	r6, #1
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800d822:	4a80      	ldr	r2, [pc, #512]	@ (800da24 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800d824:	f8d5 1084 	ldr.w	r1, [r5, #132]	@ 0x84
 800d828:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 800d82a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800d82e:	430b      	orrs	r3, r1
 800d830:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800d832:	682b      	ldr	r3, [r5, #0]
 800d834:	06da      	lsls	r2, r3, #27
 800d836:	d514      	bpl.n	800d862 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800d838:	f8d5 3098 	ldr.w	r3, [r5, #152]	@ 0x98
 800d83c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d840:	d107      	bne.n	800d852 <HAL_RCCEx_PeriphCLKConfig+0x66e>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800d842:	2102      	movs	r1, #2
 800d844:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 800d848:	f7ff fc56 	bl	800d0f8 <RCCEx_PLL3_Config>
        status = HAL_ERROR;
 800d84c:	2800      	cmp	r0, #0
 800d84e:	bf18      	it	ne
 800d850:	2601      	movne	r6, #1
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800d852:	4a74      	ldr	r2, [pc, #464]	@ (800da24 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800d854:	f8d5 1098 	ldr.w	r1, [r5, #152]	@ 0x98
 800d858:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 800d85a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d85e:	430b      	orrs	r3, r1
 800d860:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800d862:	682b      	ldr	r3, [r5, #0]
 800d864:	031b      	lsls	r3, r3, #12
 800d866:	d51b      	bpl.n	800d8a0 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
    switch (PeriphClkInit->AdcClockSelection)
 800d868:	f8d5 10a4 	ldr.w	r1, [r5, #164]	@ 0xa4
 800d86c:	f5b1 3f80 	cmp.w	r1, #65536	@ 0x10000
 800d870:	f000 8140 	beq.w	800daf4 <HAL_RCCEx_PeriphCLKConfig+0x910>
 800d874:	f5b1 3f00 	cmp.w	r1, #131072	@ 0x20000
 800d878:	d007      	beq.n	800d88a <HAL_RCCEx_PeriphCLKConfig+0x6a6>
 800d87a:	2900      	cmp	r1, #0
 800d87c:	f040 8140 	bne.w	800db00 <HAL_RCCEx_PeriphCLKConfig+0x91c>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800d880:	f105 0008 	add.w	r0, r5, #8
 800d884:	f7ff fbc2 	bl	800d00c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800d888:	4604      	mov	r4, r0
    if (ret == HAL_OK)
 800d88a:	2c00      	cmp	r4, #0
 800d88c:	f040 813b 	bne.w	800db06 <HAL_RCCEx_PeriphCLKConfig+0x922>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800d890:	4a64      	ldr	r2, [pc, #400]	@ (800da24 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800d892:	f8d5 10a4 	ldr.w	r1, [r5, #164]	@ 0xa4
 800d896:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 800d898:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 800d89c:	430b      	orrs	r3, r1
 800d89e:	6593      	str	r3, [r2, #88]	@ 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800d8a0:	682b      	ldr	r3, [r5, #0]
 800d8a2:	035f      	lsls	r7, r3, #13
 800d8a4:	d50f      	bpl.n	800d8c6 <HAL_RCCEx_PeriphCLKConfig+0x6e2>
    switch (PeriphClkInit->UsbClockSelection)
 800d8a6:	f8d5 3088 	ldr.w	r3, [r5, #136]	@ 0x88
 800d8aa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d8ae:	f000 813b 	beq.w	800db28 <HAL_RCCEx_PeriphCLKConfig+0x944>
 800d8b2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800d8b6:	f000 812d 	beq.w	800db14 <HAL_RCCEx_PeriphCLKConfig+0x930>
 800d8ba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d8be:	f000 8124 	beq.w	800db0a <HAL_RCCEx_PeriphCLKConfig+0x926>
 800d8c2:	2601      	movs	r6, #1
 800d8c4:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800d8c6:	682b      	ldr	r3, [r5, #0]
 800d8c8:	03d8      	lsls	r0, r3, #15
 800d8ca:	d509      	bpl.n	800d8e0 <HAL_RCCEx_PeriphCLKConfig+0x6fc>
    switch (PeriphClkInit->SdmmcClockSelection)
 800d8cc:	6d2b      	ldr	r3, [r5, #80]	@ 0x50
 800d8ce:	2b00      	cmp	r3, #0
 800d8d0:	f000 8133 	beq.w	800db3a <HAL_RCCEx_PeriphCLKConfig+0x956>
 800d8d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d8d8:	f000 813d 	beq.w	800db56 <HAL_RCCEx_PeriphCLKConfig+0x972>
 800d8dc:	2601      	movs	r6, #1
 800d8de:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800d8e0:	682b      	ldr	r3, [r5, #0]
 800d8e2:	0099      	lsls	r1, r3, #2
 800d8e4:	d507      	bpl.n	800d8f6 <HAL_RCCEx_PeriphCLKConfig+0x712>
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800d8e6:	2102      	movs	r1, #2
 800d8e8:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 800d8ec:	f7ff fc04 	bl	800d0f8 <RCCEx_PLL3_Config>
      status = HAL_ERROR;
 800d8f0:	2800      	cmp	r0, #0
 800d8f2:	bf18      	it	ne
 800d8f4:	2601      	movne	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800d8f6:	e9d5 3100 	ldrd	r3, r1, [r5]
 800d8fa:	039a      	lsls	r2, r3, #14
 800d8fc:	f140 8143 	bpl.w	800db86 <HAL_RCCEx_PeriphCLKConfig+0x9a2>
    switch (PeriphClkInit->RngClockSelection)
 800d900:	f8d5 0080 	ldr.w	r0, [r5, #128]	@ 0x80
 800d904:	f5b0 7f80 	cmp.w	r0, #256	@ 0x100
 800d908:	f000 813f 	beq.w	800db8a <HAL_RCCEx_PeriphCLKConfig+0x9a6>
 800d90c:	f200 812c 	bhi.w	800db68 <HAL_RCCEx_PeriphCLKConfig+0x984>
 800d910:	2800      	cmp	r0, #0
 800d912:	f000 812f 	beq.w	800db74 <HAL_RCCEx_PeriphCLKConfig+0x990>
 800d916:	2401      	movs	r4, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800d918:	02df      	lsls	r7, r3, #11
 800d91a:	d506      	bpl.n	800d92a <HAL_RCCEx_PeriphCLKConfig+0x746>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800d91c:	4841      	ldr	r0, [pc, #260]	@ (800da24 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800d91e:	6f6e      	ldr	r6, [r5, #116]	@ 0x74
 800d920:	6d02      	ldr	r2, [r0, #80]	@ 0x50
 800d922:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800d926:	4332      	orrs	r2, r6
 800d928:	6502      	str	r2, [r0, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800d92a:	00de      	lsls	r6, r3, #3
 800d92c:	d507      	bpl.n	800d93e <HAL_RCCEx_PeriphCLKConfig+0x75a>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800d92e:	483d      	ldr	r0, [pc, #244]	@ (800da24 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800d930:	f8d5 60b8 	ldr.w	r6, [r5, #184]	@ 0xb8
 800d934:	6902      	ldr	r2, [r0, #16]
 800d936:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800d93a:	4332      	orrs	r2, r6
 800d93c:	6102      	str	r2, [r0, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800d93e:	0298      	lsls	r0, r3, #10
 800d940:	d506      	bpl.n	800d950 <HAL_RCCEx_PeriphCLKConfig+0x76c>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800d942:	4838      	ldr	r0, [pc, #224]	@ (800da24 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800d944:	6eee      	ldr	r6, [r5, #108]	@ 0x6c
 800d946:	6d02      	ldr	r2, [r0, #80]	@ 0x50
 800d948:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 800d94c:	4332      	orrs	r2, r6
 800d94e:	6502      	str	r2, [r0, #80]	@ 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800d950:	005a      	lsls	r2, r3, #1
 800d952:	d509      	bpl.n	800d968 <HAL_RCCEx_PeriphCLKConfig+0x784>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800d954:	4a33      	ldr	r2, [pc, #204]	@ (800da24 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800d956:	6910      	ldr	r0, [r2, #16]
 800d958:	f420 4000 	bic.w	r0, r0, #32768	@ 0x8000
 800d95c:	6110      	str	r0, [r2, #16]
 800d95e:	6910      	ldr	r0, [r2, #16]
 800d960:	f8d5 60bc 	ldr.w	r6, [r5, #188]	@ 0xbc
 800d964:	4330      	orrs	r0, r6
 800d966:	6110      	str	r0, [r2, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800d968:	2b00      	cmp	r3, #0
 800d96a:	da06      	bge.n	800d97a <HAL_RCCEx_PeriphCLKConfig+0x796>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800d96c:	482d      	ldr	r0, [pc, #180]	@ (800da24 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800d96e:	6d6e      	ldr	r6, [r5, #84]	@ 0x54
 800d970:	6cc2      	ldr	r2, [r0, #76]	@ 0x4c
 800d972:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800d976:	4332      	orrs	r2, r6
 800d978:	64c2      	str	r2, [r0, #76]	@ 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800d97a:	021f      	lsls	r7, r3, #8
 800d97c:	d507      	bpl.n	800d98e <HAL_RCCEx_PeriphCLKConfig+0x7aa>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800d97e:	4a29      	ldr	r2, [pc, #164]	@ (800da24 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800d980:	f8d5 008c 	ldr.w	r0, [r5, #140]	@ 0x8c
 800d984:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 800d986:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 800d98a:	4303      	orrs	r3, r0
 800d98c:	6553      	str	r3, [r2, #84]	@ 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800d98e:	07ce      	lsls	r6, r1, #31
 800d990:	d506      	bpl.n	800d9a0 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800d992:	2100      	movs	r1, #0
 800d994:	f105 0008 	add.w	r0, r5, #8
 800d998:	f7ff fb38 	bl	800d00c <RCCEx_PLL2_Config>
    if (ret == HAL_OK)
 800d99c:	4607      	mov	r7, r0
 800d99e:	b900      	cbnz	r0, 800d9a2 <HAL_RCCEx_PeriphCLKConfig+0x7be>
    switch (PeriphClkInit->RngClockSelection)
 800d9a0:	4627      	mov	r7, r4
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800d9a2:	686b      	ldr	r3, [r5, #4]
 800d9a4:	079c      	lsls	r4, r3, #30
 800d9a6:	d506      	bpl.n	800d9b6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800d9a8:	2101      	movs	r1, #1
 800d9aa:	f105 0008 	add.w	r0, r5, #8
 800d9ae:	f7ff fb2d 	bl	800d00c <RCCEx_PLL2_Config>
    if (ret == HAL_OK)
 800d9b2:	4606      	mov	r6, r0
 800d9b4:	b900      	cbnz	r0, 800d9b8 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
    switch (PeriphClkInit->RngClockSelection)
 800d9b6:	463e      	mov	r6, r7
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800d9b8:	686b      	ldr	r3, [r5, #4]
 800d9ba:	0758      	lsls	r0, r3, #29
 800d9bc:	d506      	bpl.n	800d9cc <HAL_RCCEx_PeriphCLKConfig+0x7e8>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800d9be:	2102      	movs	r1, #2
 800d9c0:	f105 0008 	add.w	r0, r5, #8
 800d9c4:	f7ff fb22 	bl	800d00c <RCCEx_PLL2_Config>
    if (ret == HAL_OK)
 800d9c8:	4604      	mov	r4, r0
 800d9ca:	b900      	cbnz	r0, 800d9ce <HAL_RCCEx_PeriphCLKConfig+0x7ea>
    switch (PeriphClkInit->RngClockSelection)
 800d9cc:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800d9ce:	686b      	ldr	r3, [r5, #4]
 800d9d0:	0719      	lsls	r1, r3, #28
 800d9d2:	d506      	bpl.n	800d9e2 <HAL_RCCEx_PeriphCLKConfig+0x7fe>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800d9d4:	2100      	movs	r1, #0
 800d9d6:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 800d9da:	f7ff fb8d 	bl	800d0f8 <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 800d9de:	4606      	mov	r6, r0
 800d9e0:	b900      	cbnz	r0, 800d9e4 <HAL_RCCEx_PeriphCLKConfig+0x800>
    switch (PeriphClkInit->RngClockSelection)
 800d9e2:	4626      	mov	r6, r4
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800d9e4:	686b      	ldr	r3, [r5, #4]
 800d9e6:	06da      	lsls	r2, r3, #27
 800d9e8:	d506      	bpl.n	800d9f8 <HAL_RCCEx_PeriphCLKConfig+0x814>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800d9ea:	2101      	movs	r1, #1
 800d9ec:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 800d9f0:	f7ff fb82 	bl	800d0f8 <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 800d9f4:	4604      	mov	r4, r0
 800d9f6:	b900      	cbnz	r0, 800d9fa <HAL_RCCEx_PeriphCLKConfig+0x816>
    switch (PeriphClkInit->RngClockSelection)
 800d9f8:	4634      	mov	r4, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800d9fa:	686b      	ldr	r3, [r5, #4]
 800d9fc:	069b      	lsls	r3, r3, #26
 800d9fe:	f100 80ca 	bmi.w	800db96 <HAL_RCCEx_PeriphCLKConfig+0x9b2>
  if (status == HAL_OK)
 800da02:	1e20      	subs	r0, r4, #0
 800da04:	bf18      	it	ne
 800da06:	2001      	movne	r0, #1
}
 800da08:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800da0c:	2101      	movs	r1, #1
 800da0e:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 800da12:	f7ff fb71 	bl	800d0f8 <RCCEx_PLL3_Config>
 800da16:	e6ac      	b.n	800d772 <HAL_RCCEx_PeriphCLKConfig+0x58e>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800da18:	2601      	movs	r6, #1
 800da1a:	4634      	mov	r4, r6
 800da1c:	e6b5      	b.n	800d78a <HAL_RCCEx_PeriphCLKConfig+0x5a6>
      status = ret;
 800da1e:	4626      	mov	r6, r4
 800da20:	e6b3      	b.n	800d78a <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800da22:	bf00      	nop
 800da24:	58024400 	.word	0x58024400
    switch (PeriphClkInit->Lptim1ClockSelection)
 800da28:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800da2c:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 800da30:	d003      	beq.n	800da3a <HAL_RCCEx_PeriphCLKConfig+0x856>
 800da32:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800da36:	f47f aeba 	bne.w	800d7ae <HAL_RCCEx_PeriphCLKConfig+0x5ca>
    if (ret == HAL_OK)
 800da3a:	b9ac      	cbnz	r4, 800da68 <HAL_RCCEx_PeriphCLKConfig+0x884>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800da3c:	4a5b      	ldr	r2, [pc, #364]	@ (800dbac <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 800da3e:	f8d5 1090 	ldr.w	r1, [r5, #144]	@ 0x90
 800da42:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 800da44:	f023 43e0 	bic.w	r3, r3, #1879048192	@ 0x70000000
 800da48:	430b      	orrs	r3, r1
 800da4a:	6553      	str	r3, [r2, #84]	@ 0x54
 800da4c:	e6b1      	b.n	800d7b2 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800da4e:	2100      	movs	r1, #0
 800da50:	f105 0008 	add.w	r0, r5, #8
 800da54:	f7ff fada 	bl	800d00c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800da58:	4604      	mov	r4, r0
        break;
 800da5a:	e7ee      	b.n	800da3a <HAL_RCCEx_PeriphCLKConfig+0x856>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800da5c:	2102      	movs	r1, #2
 800da5e:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 800da62:	f7ff fb49 	bl	800d0f8 <RCCEx_PLL3_Config>
 800da66:	e7f7      	b.n	800da58 <HAL_RCCEx_PeriphCLKConfig+0x874>
      status = ret;
 800da68:	4626      	mov	r6, r4
 800da6a:	e6a2      	b.n	800d7b2 <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    switch (PeriphClkInit->Lptim2ClockSelection)
 800da6c:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800da70:	f5b2 5f80 	cmp.w	r2, #4096	@ 0x1000
 800da74:	d003      	beq.n	800da7e <HAL_RCCEx_PeriphCLKConfig+0x89a>
 800da76:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800da7a:	f47f aeac 	bne.w	800d7d6 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
    if (ret == HAL_OK)
 800da7e:	b9ac      	cbnz	r4, 800daac <HAL_RCCEx_PeriphCLKConfig+0x8c8>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800da80:	4a4a      	ldr	r2, [pc, #296]	@ (800dbac <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 800da82:	f8d5 109c 	ldr.w	r1, [r5, #156]	@ 0x9c
 800da86:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 800da88:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 800da8c:	430b      	orrs	r3, r1
 800da8e:	6593      	str	r3, [r2, #88]	@ 0x58
 800da90:	e6a3      	b.n	800d7da <HAL_RCCEx_PeriphCLKConfig+0x5f6>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800da92:	2100      	movs	r1, #0
 800da94:	f105 0008 	add.w	r0, r5, #8
 800da98:	f7ff fab8 	bl	800d00c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800da9c:	4604      	mov	r4, r0
        break;
 800da9e:	e7ee      	b.n	800da7e <HAL_RCCEx_PeriphCLKConfig+0x89a>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800daa0:	2102      	movs	r1, #2
 800daa2:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 800daa6:	f7ff fb27 	bl	800d0f8 <RCCEx_PLL3_Config>
 800daaa:	e7f7      	b.n	800da9c <HAL_RCCEx_PeriphCLKConfig+0x8b8>
      status = ret;
 800daac:	4626      	mov	r6, r4
 800daae:	e694      	b.n	800d7da <HAL_RCCEx_PeriphCLKConfig+0x5f6>
    switch (PeriphClkInit->Lptim345ClockSelection)
 800dab0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800dab4:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 800dab8:	d003      	beq.n	800dac2 <HAL_RCCEx_PeriphCLKConfig+0x8de>
 800daba:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800dabe:	f47f ae9e 	bne.w	800d7fe <HAL_RCCEx_PeriphCLKConfig+0x61a>
    if (ret == HAL_OK)
 800dac2:	b9ac      	cbnz	r4, 800daf0 <HAL_RCCEx_PeriphCLKConfig+0x90c>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800dac4:	4a39      	ldr	r2, [pc, #228]	@ (800dbac <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 800dac6:	f8d5 10a0 	ldr.w	r1, [r5, #160]	@ 0xa0
 800daca:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 800dacc:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 800dad0:	430b      	orrs	r3, r1
 800dad2:	6593      	str	r3, [r2, #88]	@ 0x58
 800dad4:	e695      	b.n	800d802 <HAL_RCCEx_PeriphCLKConfig+0x61e>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800dad6:	2100      	movs	r1, #0
 800dad8:	f105 0008 	add.w	r0, r5, #8
 800dadc:	f7ff fa96 	bl	800d00c <RCCEx_PLL2_Config>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800dae0:	4604      	mov	r4, r0
        break;
 800dae2:	e7ee      	b.n	800dac2 <HAL_RCCEx_PeriphCLKConfig+0x8de>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800dae4:	2102      	movs	r1, #2
 800dae6:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 800daea:	f7ff fb05 	bl	800d0f8 <RCCEx_PLL3_Config>
 800daee:	e7f7      	b.n	800dae0 <HAL_RCCEx_PeriphCLKConfig+0x8fc>
      status = ret;
 800daf0:	4626      	mov	r6, r4
 800daf2:	e686      	b.n	800d802 <HAL_RCCEx_PeriphCLKConfig+0x61e>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800daf4:	2102      	movs	r1, #2
 800daf6:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 800dafa:	f7ff fafd 	bl	800d0f8 <RCCEx_PLL3_Config>
 800dafe:	e6c3      	b.n	800d888 <HAL_RCCEx_PeriphCLKConfig+0x6a4>
    switch (PeriphClkInit->AdcClockSelection)
 800db00:	2601      	movs	r6, #1
 800db02:	4634      	mov	r4, r6
 800db04:	e6cc      	b.n	800d8a0 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
      status = ret;
 800db06:	4626      	mov	r6, r4
 800db08:	e6ca      	b.n	800d8a0 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800db0a:	4a28      	ldr	r2, [pc, #160]	@ (800dbac <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 800db0c:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800db0e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800db12:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 800db14:	b97c      	cbnz	r4, 800db36 <HAL_RCCEx_PeriphCLKConfig+0x952>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800db16:	4a25      	ldr	r2, [pc, #148]	@ (800dbac <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 800db18:	f8d5 1088 	ldr.w	r1, [r5, #136]	@ 0x88
 800db1c:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 800db1e:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800db22:	430b      	orrs	r3, r1
 800db24:	6553      	str	r3, [r2, #84]	@ 0x54
 800db26:	e6ce      	b.n	800d8c6 <HAL_RCCEx_PeriphCLKConfig+0x6e2>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800db28:	2101      	movs	r1, #1
 800db2a:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 800db2e:	f7ff fae3 	bl	800d0f8 <RCCEx_PLL3_Config>
 800db32:	4604      	mov	r4, r0
        break;
 800db34:	e7ee      	b.n	800db14 <HAL_RCCEx_PeriphCLKConfig+0x930>
      status = ret;
 800db36:	4626      	mov	r6, r4
 800db38:	e6c5      	b.n	800d8c6 <HAL_RCCEx_PeriphCLKConfig+0x6e2>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800db3a:	4a1c      	ldr	r2, [pc, #112]	@ (800dbac <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 800db3c:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800db3e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800db42:	62d3      	str	r3, [r2, #44]	@ 0x2c
    if (ret == HAL_OK)
 800db44:	b974      	cbnz	r4, 800db64 <HAL_RCCEx_PeriphCLKConfig+0x980>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800db46:	4a19      	ldr	r2, [pc, #100]	@ (800dbac <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 800db48:	6d29      	ldr	r1, [r5, #80]	@ 0x50
 800db4a:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 800db4c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800db50:	430b      	orrs	r3, r1
 800db52:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800db54:	e6c4      	b.n	800d8e0 <HAL_RCCEx_PeriphCLKConfig+0x6fc>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800db56:	2102      	movs	r1, #2
 800db58:	f105 0008 	add.w	r0, r5, #8
 800db5c:	f7ff fa56 	bl	800d00c <RCCEx_PLL2_Config>
 800db60:	4604      	mov	r4, r0
        break;
 800db62:	e7ef      	b.n	800db44 <HAL_RCCEx_PeriphCLKConfig+0x960>
      status = ret;
 800db64:	4626      	mov	r6, r4
 800db66:	e6bb      	b.n	800d8e0 <HAL_RCCEx_PeriphCLKConfig+0x6fc>
    switch (PeriphClkInit->RngClockSelection)
 800db68:	f420 7280 	bic.w	r2, r0, #256	@ 0x100
 800db6c:	f5b2 7f00 	cmp.w	r2, #512	@ 0x200
 800db70:	f47f aed1 	bne.w	800d916 <HAL_RCCEx_PeriphCLKConfig+0x732>
    if (ret == HAL_OK)
 800db74:	2c00      	cmp	r4, #0
 800db76:	f47f aecf 	bne.w	800d918 <HAL_RCCEx_PeriphCLKConfig+0x734>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800db7a:	4c0c      	ldr	r4, [pc, #48]	@ (800dbac <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 800db7c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800db7e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800db82:	4302      	orrs	r2, r0
 800db84:	6562      	str	r2, [r4, #84]	@ 0x54
      status = HAL_ERROR;
 800db86:	4634      	mov	r4, r6
 800db88:	e6c6      	b.n	800d918 <HAL_RCCEx_PeriphCLKConfig+0x734>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800db8a:	4f08      	ldr	r7, [pc, #32]	@ (800dbac <HAL_RCCEx_PeriphCLKConfig+0x9c8>)
 800db8c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800db8e:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800db92:	62fa      	str	r2, [r7, #44]	@ 0x2c
        break;
 800db94:	e7ee      	b.n	800db74 <HAL_RCCEx_PeriphCLKConfig+0x990>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800db96:	2102      	movs	r1, #2
 800db98:	f105 0028 	add.w	r0, r5, #40	@ 0x28
 800db9c:	f7ff faac 	bl	800d0f8 <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 800dba0:	2800      	cmp	r0, #0
 800dba2:	f43f af2e 	beq.w	800da02 <HAL_RCCEx_PeriphCLKConfig+0x81e>
  return HAL_ERROR;
 800dba6:	2001      	movs	r0, #1
 800dba8:	e72e      	b.n	800da08 <HAL_RCCEx_PeriphCLKConfig+0x824>
 800dbaa:	bf00      	nop
 800dbac:	58024400 	.word	0x58024400

0800dbb0 <HAL_RCCEx_GetD3PCLK1Freq>:
{
 800dbb0:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800dbb2:	f7ff f9e5 	bl	800cf80 <HAL_RCC_GetHCLKFreq>
 800dbb6:	4b05      	ldr	r3, [pc, #20]	@ (800dbcc <HAL_RCCEx_GetD3PCLK1Freq+0x1c>)
 800dbb8:	4a05      	ldr	r2, [pc, #20]	@ (800dbd0 <HAL_RCCEx_GetD3PCLK1Freq+0x20>)
 800dbba:	6a1b      	ldr	r3, [r3, #32]
 800dbbc:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800dbc0:	5cd3      	ldrb	r3, [r2, r3]
 800dbc2:	f003 031f 	and.w	r3, r3, #31
}
 800dbc6:	40d8      	lsrs	r0, r3
 800dbc8:	bd08      	pop	{r3, pc}
 800dbca:	bf00      	nop
 800dbcc:	58024400 	.word	0x58024400
 800dbd0:	0800fb46 	.word	0x0800fb46

0800dbd4 <HAL_RCCEx_GetPLL2ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800dbd4:	494f      	ldr	r1, [pc, #316]	@ (800dd14 <HAL_RCCEx_GetPLL2ClockFreq+0x140>)
{
 800dbd6:	b570      	push	{r4, r5, r6, lr}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800dbd8:	6a8c      	ldr	r4, [r1, #40]	@ 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800dbda:	6a8e      	ldr	r6, [r1, #40]	@ 0x28
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800dbdc:	6acd      	ldr	r5, [r1, #44]	@ 0x2c
  if (pll2m != 0U)
 800dbde:	f416 3f7c 	tst.w	r6, #258048	@ 0x3f000
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800dbe2:	f3c6 3305 	ubfx	r3, r6, #12, #6
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800dbe6:	6bca      	ldr	r2, [r1, #60]	@ 0x3c
  if (pll2m != 0U)
 800dbe8:	f000 8090 	beq.w	800dd0c <HAL_RCCEx_GetPLL2ClockFreq+0x138>
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800dbec:	ee07 3a90 	vmov	s15, r3
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800dbf0:	f3c2 03cc 	ubfx	r3, r2, #3, #13
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800dbf4:	f3c5 1200 	ubfx	r2, r5, #4, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800dbf8:	f004 0403 	and.w	r4, r4, #3
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800dbfc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800dc00:	4353      	muls	r3, r2
    switch (pllsource)
 800dc02:	2c01      	cmp	r4, #1
 800dc04:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800dc08:	ee06 3a90 	vmov	s13, r3
 800dc0c:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
    switch (pllsource)
 800dc10:	d06e      	beq.n	800dcf0 <HAL_RCCEx_GetPLL2ClockFreq+0x11c>
 800dc12:	2c02      	cmp	r4, #2
 800dc14:	d05e      	beq.n	800dcd4 <HAL_RCCEx_GetPLL2ClockFreq+0x100>
 800dc16:	2c00      	cmp	r4, #0
 800dc18:	d16a      	bne.n	800dcf0 <HAL_RCCEx_GetPLL2ClockFreq+0x11c>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800dc1a:	680b      	ldr	r3, [r1, #0]
 800dc1c:	069b      	lsls	r3, r3, #26
 800dc1e:	d547      	bpl.n	800dcb0 <HAL_RCCEx_GetPLL2ClockFreq+0xdc>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800dc20:	680a      	ldr	r2, [r1, #0]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800dc22:	6b8b      	ldr	r3, [r1, #56]	@ 0x38
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800dc24:	f3c2 01c1 	ubfx	r1, r2, #3, #2
 800dc28:	4a3b      	ldr	r2, [pc, #236]	@ (800dd18 <HAL_RCCEx_GetPLL2ClockFreq+0x144>)
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800dc2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800dc2e:	40ca      	lsrs	r2, r1
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800dc30:	ee07 2a90 	vmov	s15, r2
 800dc34:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 800dc38:	eec5 7a87 	vdiv.f32	s15, s11, s14
 800dc3c:	ee07 3a10 	vmov	s14, r3
 800dc40:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800dc44:	ee37 7a26 	vadd.f32	s14, s14, s13
 800dc48:	ee37 7a06 	vadd.f32	s14, s14, s12
 800dc4c:	ee67 7a87 	vmul.f32	s15, s15, s14
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800dc50:	4a30      	ldr	r2, [pc, #192]	@ (800dd14 <HAL_RCCEx_GetPLL2ClockFreq+0x140>)
 800dc52:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 800dc54:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800dc58:	ee07 3a10 	vmov	s14, r3
 800dc5c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800dc60:	ee37 7a06 	vadd.f32	s14, s14, s12
 800dc64:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800dc68:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 800dc6c:	edc0 6a00 	vstr	s13, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800dc70:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 800dc72:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800dc76:	ee07 3a10 	vmov	s14, r3
 800dc7a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800dc7e:	ee37 7a06 	vadd.f32	s14, s14, s12
 800dc82:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800dc86:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 800dc8a:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800dc8e:	6b93      	ldr	r3, [r2, #56]	@ 0x38
 800dc90:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800dc94:	ee06 3a90 	vmov	s13, r3
 800dc98:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800dc9c:	ee76 6a86 	vadd.f32	s13, s13, s12
 800dca0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800dca4:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 800dca8:	ee17 3a90 	vmov	r3, s15
 800dcac:	6083      	str	r3, [r0, #8]
}
 800dcae:	bd70      	pop	{r4, r5, r6, pc}
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800dcb0:	6b8b      	ldr	r3, [r1, #56]	@ 0x38
 800dcb2:	eddf 5a1a 	vldr	s11, [pc, #104]	@ 800dd1c <HAL_RCCEx_GetPLL2ClockFreq+0x148>
 800dcb6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dcba:	ee07 3a90 	vmov	s15, r3
 800dcbe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800dcc2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dcc6:	ee77 7a86 	vadd.f32	s15, s15, s12
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800dcca:	eec5 6a87 	vdiv.f32	s13, s11, s14
 800dcce:	ee67 7aa6 	vmul.f32	s15, s15, s13
        break;
 800dcd2:	e7bd      	b.n	800dc50 <HAL_RCCEx_GetPLL2ClockFreq+0x7c>
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800dcd4:	6b8b      	ldr	r3, [r1, #56]	@ 0x38
 800dcd6:	eddf 5a12 	vldr	s11, [pc, #72]	@ 800dd20 <HAL_RCCEx_GetPLL2ClockFreq+0x14c>
 800dcda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dcde:	ee07 3a90 	vmov	s15, r3
 800dce2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800dce6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dcea:	ee77 7a86 	vadd.f32	s15, s15, s12
 800dcee:	e7ec      	b.n	800dcca <HAL_RCCEx_GetPLL2ClockFreq+0xf6>
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800dcf0:	6b8b      	ldr	r3, [r1, #56]	@ 0x38
 800dcf2:	eddf 5a0c 	vldr	s11, [pc, #48]	@ 800dd24 <HAL_RCCEx_GetPLL2ClockFreq+0x150>
 800dcf6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dcfa:	ee07 3a90 	vmov	s15, r3
 800dcfe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800dd02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dd06:	ee77 7a86 	vadd.f32	s15, s15, s12
 800dd0a:	e7de      	b.n	800dcca <HAL_RCCEx_GetPLL2ClockFreq+0xf6>
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800dd0c:	e9c0 3300 	strd	r3, r3, [r0]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800dd10:	e7cc      	b.n	800dcac <HAL_RCCEx_GetPLL2ClockFreq+0xd8>
 800dd12:	bf00      	nop
 800dd14:	58024400 	.word	0x58024400
 800dd18:	03d09000 	.word	0x03d09000
 800dd1c:	4c742400 	.word	0x4c742400
 800dd20:	4af42400 	.word	0x4af42400
 800dd24:	4a742400 	.word	0x4a742400

0800dd28 <HAL_RCCEx_GetPLL3ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800dd28:	494f      	ldr	r1, [pc, #316]	@ (800de68 <HAL_RCCEx_GetPLL3ClockFreq+0x140>)
{
 800dd2a:	b570      	push	{r4, r5, r6, lr}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800dd2c:	6a8c      	ldr	r4, [r1, #40]	@ 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800dd2e:	6a8e      	ldr	r6, [r1, #40]	@ 0x28
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800dd30:	6acd      	ldr	r5, [r1, #44]	@ 0x2c
  if (pll3m != 0U)
 800dd32:	f016 7f7c 	tst.w	r6, #66060288	@ 0x3f00000
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800dd36:	f3c6 5305 	ubfx	r3, r6, #20, #6
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800dd3a:	6c4a      	ldr	r2, [r1, #68]	@ 0x44
  if (pll3m != 0U)
 800dd3c:	f000 8090 	beq.w	800de60 <HAL_RCCEx_GetPLL3ClockFreq+0x138>
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800dd40:	ee07 3a90 	vmov	s15, r3
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800dd44:	f3c2 03cc 	ubfx	r3, r2, #3, #13
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800dd48:	f3c5 2200 	ubfx	r2, r5, #8, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800dd4c:	f004 0403 	and.w	r4, r4, #3
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800dd50:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800dd54:	4353      	muls	r3, r2
    switch (pllsource)
 800dd56:	2c01      	cmp	r4, #1
 800dd58:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800dd5c:	ee06 3a90 	vmov	s13, r3
 800dd60:	eefa 6ae9 	vcvt.f32.s32	s13, s13, #13
    switch (pllsource)
 800dd64:	d06e      	beq.n	800de44 <HAL_RCCEx_GetPLL3ClockFreq+0x11c>
 800dd66:	2c02      	cmp	r4, #2
 800dd68:	d05e      	beq.n	800de28 <HAL_RCCEx_GetPLL3ClockFreq+0x100>
 800dd6a:	2c00      	cmp	r4, #0
 800dd6c:	d16a      	bne.n	800de44 <HAL_RCCEx_GetPLL3ClockFreq+0x11c>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800dd6e:	680b      	ldr	r3, [r1, #0]
 800dd70:	069b      	lsls	r3, r3, #26
 800dd72:	d547      	bpl.n	800de04 <HAL_RCCEx_GetPLL3ClockFreq+0xdc>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800dd74:	680a      	ldr	r2, [r1, #0]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800dd76:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800dd78:	f3c2 01c1 	ubfx	r1, r2, #3, #2
 800dd7c:	4a3b      	ldr	r2, [pc, #236]	@ (800de6c <HAL_RCCEx_GetPLL3ClockFreq+0x144>)
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800dd7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800dd82:	40ca      	lsrs	r2, r1
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800dd84:	ee07 2a90 	vmov	s15, r2
 800dd88:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 800dd8c:	eec5 7a87 	vdiv.f32	s15, s11, s14
 800dd90:	ee07 3a10 	vmov	s14, r3
 800dd94:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800dd98:	ee37 7a26 	vadd.f32	s14, s14, s13
 800dd9c:	ee37 7a06 	vadd.f32	s14, s14, s12
 800dda0:	ee67 7a87 	vmul.f32	s15, s15, s14
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800dda4:	4a30      	ldr	r2, [pc, #192]	@ (800de68 <HAL_RCCEx_GetPLL3ClockFreq+0x140>)
 800dda6:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 800dda8:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800ddac:	ee07 3a10 	vmov	s14, r3
 800ddb0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800ddb4:	ee37 7a06 	vadd.f32	s14, s14, s12
 800ddb8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800ddbc:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 800ddc0:	edc0 6a00 	vstr	s13, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800ddc4:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 800ddc6:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800ddca:	ee07 3a10 	vmov	s14, r3
 800ddce:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800ddd2:	ee37 7a06 	vadd.f32	s14, s14, s12
 800ddd6:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800ddda:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 800ddde:	edc0 6a01 	vstr	s13, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800dde2:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 800dde4:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800dde8:	ee06 3a90 	vmov	s13, r3
 800ddec:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800ddf0:	ee76 6a86 	vadd.f32	s13, s13, s12
 800ddf4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800ddf8:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 800ddfc:	ee17 3a90 	vmov	r3, s15
 800de00:	6083      	str	r3, [r0, #8]
}
 800de02:	bd70      	pop	{r4, r5, r6, pc}
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800de04:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800de06:	eddf 5a1a 	vldr	s11, [pc, #104]	@ 800de70 <HAL_RCCEx_GetPLL3ClockFreq+0x148>
 800de0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800de0e:	ee07 3a90 	vmov	s15, r3
 800de12:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800de16:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800de1a:	ee77 7a86 	vadd.f32	s15, s15, s12
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800de1e:	eec5 6a87 	vdiv.f32	s13, s11, s14
 800de22:	ee67 7aa6 	vmul.f32	s15, s15, s13
        break;
 800de26:	e7bd      	b.n	800dda4 <HAL_RCCEx_GetPLL3ClockFreq+0x7c>
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800de28:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800de2a:	eddf 5a12 	vldr	s11, [pc, #72]	@ 800de74 <HAL_RCCEx_GetPLL3ClockFreq+0x14c>
 800de2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800de32:	ee07 3a90 	vmov	s15, r3
 800de36:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800de3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800de3e:	ee77 7a86 	vadd.f32	s15, s15, s12
 800de42:	e7ec      	b.n	800de1e <HAL_RCCEx_GetPLL3ClockFreq+0xf6>
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800de44:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800de46:	eddf 5a0c 	vldr	s11, [pc, #48]	@ 800de78 <HAL_RCCEx_GetPLL3ClockFreq+0x150>
 800de4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800de4e:	ee07 3a90 	vmov	s15, r3
 800de52:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800de56:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800de5a:	ee77 7a86 	vadd.f32	s15, s15, s12
 800de5e:	e7de      	b.n	800de1e <HAL_RCCEx_GetPLL3ClockFreq+0xf6>
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800de60:	e9c0 3300 	strd	r3, r3, [r0]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800de64:	e7cc      	b.n	800de00 <HAL_RCCEx_GetPLL3ClockFreq+0xd8>
 800de66:	bf00      	nop
 800de68:	58024400 	.word	0x58024400
 800de6c:	03d09000 	.word	0x03d09000
 800de70:	4c742400 	.word	0x4c742400
 800de74:	4af42400 	.word	0x4af42400
 800de78:	4a742400 	.word	0x4a742400

0800de7c <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800de7c:	b538      	push	{r3, r4, r5, lr}

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
#if defined(TAMP)
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
#else
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800de7e:	4a0a      	ldr	r2, [pc, #40]	@ (800dea8 <HAL_RTC_WaitForSynchro+0x2c>)
{
 800de80:	4604      	mov	r4, r0
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800de82:	6803      	ldr	r3, [r0, #0]
 800de84:	60da      	str	r2, [r3, #12]
#endif /* TAMP */

  tickstart = HAL_GetTick();
 800de86:	f7fd fcef 	bl	800b868 <HAL_GetTick>
 800de8a:	4605      	mov	r5, r0

  /* Wait the registers to be synchronised */
#if defined(TAMP)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800de8c:	6823      	ldr	r3, [r4, #0]
 800de8e:	68db      	ldr	r3, [r3, #12]
 800de90:	069b      	lsls	r3, r3, #26
 800de92:	d501      	bpl.n	800de98 <HAL_RTC_WaitForSynchro+0x1c>
      {
        return HAL_TIMEOUT;
      }
    }

  return HAL_OK;
 800de94:	2000      	movs	r0, #0
}
 800de96:	bd38      	pop	{r3, r4, r5, pc}
      if((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800de98:	f7fd fce6 	bl	800b868 <HAL_GetTick>
 800de9c:	1b40      	subs	r0, r0, r5
 800de9e:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 800dea2:	d9f3      	bls.n	800de8c <HAL_RTC_WaitForSynchro+0x10>
        return HAL_TIMEOUT;
 800dea4:	2003      	movs	r0, #3
 800dea6:	e7f6      	b.n	800de96 <HAL_RTC_WaitForSynchro+0x1a>
 800dea8:	0003ff5f 	.word	0x0003ff5f

0800deac <RTC_EnterInitMode>:
    tickstart = HAL_GetTick();

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while (((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
#else
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800deac:	6802      	ldr	r2, [r0, #0]
{
 800deae:	b570      	push	{r4, r5, r6, lr}
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800deb0:	68d4      	ldr	r4, [r2, #12]
{
 800deb2:	4605      	mov	r5, r0
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800deb4:	f014 0440 	ands.w	r4, r4, #64	@ 0x40
 800deb8:	d11a      	bne.n	800def0 <RTC_EnterInitMode+0x44>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800deba:	f04f 33ff 	mov.w	r3, #4294967295
 800debe:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 800dec0:	f7fd fcd2 	bl	800b868 <HAL_GetTick>
  HAL_StatusTypeDef status = HAL_OK;
 800dec4:	4623      	mov	r3, r4
    tickstart = HAL_GetTick();
 800dec6:	4606      	mov	r6, r0

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800dec8:	682a      	ldr	r2, [r5, #0]
 800deca:	68d4      	ldr	r4, [r2, #12]
 800decc:	f014 0440 	ands.w	r4, r4, #64	@ 0x40
 800ded0:	d101      	bne.n	800ded6 <RTC_EnterInitMode+0x2a>
 800ded2:	2b03      	cmp	r3, #3
 800ded4:	d101      	bne.n	800deda <RTC_EnterInitMode+0x2e>
      }
    }
  }

  return status;
}
 800ded6:	4618      	mov	r0, r3
 800ded8:	bd70      	pop	{r4, r5, r6, pc}
      if((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800deda:	f7fd fcc5 	bl	800b868 <HAL_GetTick>
 800dede:	1b80      	subs	r0, r0, r6
 800dee0:	4623      	mov	r3, r4
 800dee2:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 800dee6:	d9ef      	bls.n	800dec8 <RTC_EnterInitMode+0x1c>
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800dee8:	2303      	movs	r3, #3
 800deea:	f885 3021 	strb.w	r3, [r5, #33]	@ 0x21
 800deee:	e7eb      	b.n	800dec8 <RTC_EnterInitMode+0x1c>
  HAL_StatusTypeDef status = HAL_OK;
 800def0:	2300      	movs	r3, #0
 800def2:	e7f0      	b.n	800ded6 <RTC_EnterInitMode+0x2a>

0800def4 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800def4:	b538      	push	{r3, r4, r5, lr}

  /* Exit Initialization mode */
#if defined(TAMP)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 800def6:	4c0f      	ldr	r4, [pc, #60]	@ (800df34 <RTC_ExitInitMode+0x40>)
{
 800def8:	4605      	mov	r5, r0
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 800defa:	68e3      	ldr	r3, [r4, #12]
 800defc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800df00:	60e3      	str	r3, [r4, #12]
#endif /* TAMP */

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800df02:	68a3      	ldr	r3, [r4, #8]
 800df04:	069b      	lsls	r3, r3, #26
 800df06:	d406      	bmi.n	800df16 <RTC_ExitInitMode+0x22>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800df08:	f7ff ffb8 	bl	800de7c <HAL_RTC_WaitForSynchro>
 800df0c:	b110      	cbz	r0, 800df14 <RTC_ExitInitMode+0x20>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800df0e:	2003      	movs	r0, #3
 800df10:	f885 0021 	strb.w	r0, [r5, #33]	@ 0x21
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
  }

  return status;
}
 800df14:	bd38      	pop	{r3, r4, r5, pc}
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800df16:	68a3      	ldr	r3, [r4, #8]
 800df18:	f023 0320 	bic.w	r3, r3, #32
 800df1c:	60a3      	str	r3, [r4, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800df1e:	f7ff ffad 	bl	800de7c <HAL_RTC_WaitForSynchro>
 800df22:	b110      	cbz	r0, 800df2a <RTC_ExitInitMode+0x36>
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800df24:	2003      	movs	r0, #3
 800df26:	f885 0021 	strb.w	r0, [r5, #33]	@ 0x21
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800df2a:	68a3      	ldr	r3, [r4, #8]
 800df2c:	f043 0320 	orr.w	r3, r3, #32
 800df30:	60a3      	str	r3, [r4, #8]
  return status;
 800df32:	e7ef      	b.n	800df14 <RTC_ExitInitMode+0x20>
 800df34:	58004000 	.word	0x58004000

0800df38 <HAL_RTC_Init>:
{
 800df38:	b538      	push	{r3, r4, r5, lr}
  if(hrtc != NULL)
 800df3a:	4604      	mov	r4, r0
 800df3c:	2800      	cmp	r0, #0
 800df3e:	d045      	beq.n	800dfcc <HAL_RTC_Init+0x94>
    if(hrtc->State == HAL_RTC_STATE_RESET)
 800df40:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 800df44:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800df48:	b91b      	cbnz	r3, 800df52 <HAL_RTC_Init+0x1a>
      hrtc->Lock = HAL_UNLOCKED;
 800df4a:	f880 2020 	strb.w	r2, [r0, #32]
      HAL_RTC_MspInit(hrtc);
 800df4e:	f7fb f82d 	bl	8008fac <HAL_RTC_MspInit>
    hrtc->State = HAL_RTC_STATE_BUSY;
 800df52:	2302      	movs	r3, #2
 800df54:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800df58:	6823      	ldr	r3, [r4, #0]
 800df5a:	68da      	ldr	r2, [r3, #12]
 800df5c:	06d2      	lsls	r2, r2, #27
 800df5e:	d504      	bpl.n	800df6a <HAL_RTC_Init+0x32>
      hrtc->State = HAL_RTC_STATE_READY;
 800df60:	2301      	movs	r3, #1
 800df62:	2000      	movs	r0, #0
 800df64:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
}
 800df68:	bd38      	pop	{r3, r4, r5, pc}
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800df6a:	22ca      	movs	r2, #202	@ 0xca
      status = RTC_EnterInitMode(hrtc);
 800df6c:	4620      	mov	r0, r4
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800df6e:	625a      	str	r2, [r3, #36]	@ 0x24
 800df70:	2253      	movs	r2, #83	@ 0x53
 800df72:	625a      	str	r2, [r3, #36]	@ 0x24
      status = RTC_EnterInitMode(hrtc);
 800df74:	f7ff ff9a 	bl	800deac <RTC_EnterInitMode>
      if (status == HAL_OK)
 800df78:	bb10      	cbnz	r0, 800dfc0 <HAL_RTC_Init+0x88>
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 800df7a:	6822      	ldr	r2, [r4, #0]
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800df7c:	6920      	ldr	r0, [r4, #16]
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 800df7e:	6893      	ldr	r3, [r2, #8]
 800df80:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800df84:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800df88:	6093      	str	r3, [r2, #8]
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800df8a:	6863      	ldr	r3, [r4, #4]
 800df8c:	6891      	ldr	r1, [r2, #8]
 800df8e:	4303      	orrs	r3, r0
 800df90:	69a0      	ldr	r0, [r4, #24]
 800df92:	4303      	orrs	r3, r0
        status = RTC_ExitInitMode(hrtc);
 800df94:	4620      	mov	r0, r4
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800df96:	430b      	orrs	r3, r1
 800df98:	6093      	str	r3, [r2, #8]
        hrtc->Instance->PRER = (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos) | (hrtc->Init.SynchPrediv << RTC_PRER_PREDIV_S_Pos);
 800df9a:	e9d4 1302 	ldrd	r1, r3, [r4, #8]
 800df9e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800dfa2:	6113      	str	r3, [r2, #16]
        status = RTC_ExitInitMode(hrtc);
 800dfa4:	f7ff ffa6 	bl	800def4 <RTC_ExitInitMode>
      if(status == HAL_OK)
 800dfa8:	b950      	cbnz	r0, 800dfc0 <HAL_RTC_Init+0x88>
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800dfaa:	6822      	ldr	r2, [r4, #0]
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800dfac:	6965      	ldr	r5, [r4, #20]
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800dfae:	6cd3      	ldr	r3, [r2, #76]	@ 0x4c
 800dfb0:	f023 0303 	bic.w	r3, r3, #3
 800dfb4:	64d3      	str	r3, [r2, #76]	@ 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800dfb6:	69e3      	ldr	r3, [r4, #28]
 800dfb8:	6cd1      	ldr	r1, [r2, #76]	@ 0x4c
 800dfba:	432b      	orrs	r3, r5
 800dfbc:	430b      	orrs	r3, r1
 800dfbe:	64d3      	str	r3, [r2, #76]	@ 0x4c
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800dfc0:	6823      	ldr	r3, [r4, #0]
 800dfc2:	22ff      	movs	r2, #255	@ 0xff
 800dfc4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (status == HAL_OK)
 800dfc6:	2800      	cmp	r0, #0
 800dfc8:	d0ca      	beq.n	800df60 <HAL_RTC_Init+0x28>
 800dfca:	e7cd      	b.n	800df68 <HAL_RTC_Init+0x30>
  HAL_StatusTypeDef status = HAL_ERROR;
 800dfcc:	2001      	movs	r0, #1
 800dfce:	e7cb      	b.n	800df68 <HAL_RTC_Init+0x30>

0800dfd0 <HAL_RTCEx_SetTamper_IT>:
  * @param  hrtc RTC handle
  * @param  sTamper Pointer to Tamper Structure.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetTamper_IT(RTC_HandleTypeDef * hrtc, const RTC_TamperTypeDef * sTamper)
{
 800dfd0:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_RTC_TAMPER_PULLUP_STATE(sTamper->TamperPullUp));
  assert_param(IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION(sTamper->TimeStampOnTamperDetection));
  assert_param(IS_RTC_TAMPER_FILTER_CONFIG_CORRECT(sTamper->Filter, sTamper->Trigger));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800dfd2:	f890 3020 	ldrb.w	r3, [r0, #32]
{
 800dfd6:	4604      	mov	r4, r0
 800dfd8:	2002      	movs	r0, #2
  __HAL_LOCK(hrtc);
 800dfda:	2b01      	cmp	r3, #1
 800dfdc:	d04b      	beq.n	800e076 <HAL_RTCEx_SetTamper_IT+0xa6>

  hrtc->State = HAL_RTC_STATE_BUSY;
 800dfde:	f884 0021 	strb.w	r0, [r4, #33]	@ 0x21

  /* Copy control register into temporary variable */
  tmpreg = hrtc->Instance->TAMPCR;
 800dfe2:	6820      	ldr	r0, [r4, #0]

  /* Enable selected tamper */
  tmpreg |= (sTamper->Tamper);

  /* Configure the tamper trigger bit (located just next to the tamper enable bit) */
  if ((sTamper->Trigger == RTC_TAMPERTRIGGER_HIGHLEVEL) || (sTamper->Trigger == RTC_TAMPERTRIGGER_FALLINGEDGE))
 800dfe4:	688e      	ldr	r6, [r1, #8]
  tmpreg |= (sTamper->Tamper);
 800dfe6:	680a      	ldr	r2, [r1, #0]
  tmpreg = hrtc->Instance->TAMPCR;
 800dfe8:	6c03      	ldr	r3, [r0, #64]	@ 0x40
  if ((sTamper->Trigger == RTC_TAMPERTRIGGER_HIGHLEVEL) || (sTamper->Trigger == RTC_TAMPERTRIGGER_FALLINGEDGE))
 800dfea:	2e08      	cmp	r6, #8
    tmpreg |= (uint32_t)(sTamper->Tamper << 1U);
  }
  else
  {
    /* Clear the tamper trigger bit */
    tmpreg &= (uint32_t)~(sTamper->Tamper << 1U);
 800dfec:	ea4f 0542 	mov.w	r5, r2, lsl #1
  tmpreg |= (sTamper->Tamper);
 800dff0:	ea43 0302 	orr.w	r3, r3, r2
  if ((sTamper->Trigger == RTC_TAMPERTRIGGER_HIGHLEVEL) || (sTamper->Trigger == RTC_TAMPERTRIGGER_FALLINGEDGE))
 800dff4:	d001      	beq.n	800dffa <HAL_RTCEx_SetTamper_IT+0x2a>
 800dff6:	2e02      	cmp	r6, #2
 800dff8:	d13e      	bne.n	800e078 <HAL_RTCEx_SetTamper_IT+0xa8>
    tmpreg |= (uint32_t)(sTamper->Tamper << 1U);
 800dffa:	432b      	orrs	r3, r5
  }

  /* Configure the tamper backup registers erasure bit */
  if (sTamper->NoErase != RTC_TAMPER_ERASE_BACKUP_ENABLE)
 800dffc:	68ce      	ldr	r6, [r1, #12]
  {
    if ((sTamper->Tamper & RTC_TAMPER_1) != 0U)
 800dffe:	f002 0701 	and.w	r7, r2, #1
    {
      tmpreg |= (uint32_t)(RTC_TAMPCR_TAMP1NOERASE);
    }
    if ((sTamper->Tamper & RTC_TAMPER_2) != 0U)
 800e002:	f002 0508 	and.w	r5, r2, #8
 800e006:	f002 0220 	and.w	r2, r2, #32
  if (sTamper->NoErase != RTC_TAMPER_ERASE_BACKUP_ENABLE)
 800e00a:	2e00      	cmp	r6, #0
 800e00c:	d037      	beq.n	800e07e <HAL_RTCEx_SetTamper_IT+0xae>
    if ((sTamper->Tamper & RTC_TAMPER_1) != 0U)
 800e00e:	ea43 4347 	orr.w	r3, r3, r7, lsl #17
    if ((sTamper->Tamper & RTC_TAMPER_2) != 0U)
 800e012:	b10d      	cbz	r5, 800e018 <HAL_RTCEx_SetTamper_IT+0x48>
    {
      tmpreg |= (uint32_t)(RTC_TAMPCR_TAMP2NOERASE);
 800e014:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
    }
    if ((sTamper->Tamper & RTC_TAMPER_3) != 0U)
 800e018:	b10a      	cbz	r2, 800e01e <HAL_RTCEx_SetTamper_IT+0x4e>
    {
      tmpreg |= (uint32_t)(RTC_TAMPCR_TAMP3NOERASE);
 800e01a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
      tmpreg &= (uint32_t)~(RTC_TAMPCR_TAMP3NOERASE);
    }
  }

  /* Configure the tamper flags masking bit */
  if (sTamper->MaskFlag != RTC_TAMPERMASK_FLAG_DISABLE)
 800e01e:	690e      	ldr	r6, [r1, #16]
 800e020:	2e00      	cmp	r6, #0
 800e022:	d037      	beq.n	800e094 <HAL_RTCEx_SetTamper_IT+0xc4>
  {
    if ((sTamper->Tamper & RTC_TAMPER_1) != 0U)
 800e024:	ea43 4387 	orr.w	r3, r3, r7, lsl #18
    {
      tmpreg |= (uint32_t)(RTC_TAMPCR_TAMP1MF);
    }
    if ((sTamper->Tamper & RTC_TAMPER_2) != 0U)
 800e028:	b10d      	cbz	r5, 800e02e <HAL_RTCEx_SetTamper_IT+0x5e>
    {
      tmpreg |= (uint32_t)(RTC_TAMPCR_TAMP2MF);
 800e02a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
    }
    if ((sTamper->Tamper & RTC_TAMPER_3) != 0U)
 800e02e:	b10a      	cbz	r2, 800e034 <HAL_RTCEx_SetTamper_IT+0x64>
    {
      tmpreg |= (uint32_t)(RTC_TAMPCR_TAMP3MF);
 800e030:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
      tmpreg &= (uint32_t)~(RTC_TAMPCR_TAMP3MF);
    }
  }

  /* Clearing remaining fields before setting them */
  tmpreg &= ~(RTC_TAMPERFILTER_MASK            | RTC_TAMPERSAMPLINGFREQ_RTCCLK_MASK | \
 800e034:	f36f 13cf 	bfc	r3, #7, #9
             (uint32_t)sTamper->PrechargeDuration | \
             (uint32_t)sTamper->TamperPullUp      | \
             (uint32_t)sTamper->TimeStampOnTamperDetection);

  /* Enable interrupt on selected tamper */
  tmpreg |= (uint32_t)sTamper->Interrupt;
 800e038:	e9d1 2505 	ldrd	r2, r5, [r1, #20]
 800e03c:	432a      	orrs	r2, r5
 800e03e:	69cd      	ldr	r5, [r1, #28]
 800e040:	432a      	orrs	r2, r5
 800e042:	6a0d      	ldr	r5, [r1, #32]
 800e044:	432a      	orrs	r2, r5
 800e046:	6a4d      	ldr	r5, [r1, #36]	@ 0x24
 800e048:	6849      	ldr	r1, [r1, #4]
 800e04a:	432a      	orrs	r2, r5
 800e04c:	430a      	orrs	r2, r1
 800e04e:	4313      	orrs	r3, r2

  /* Copy desired configuration into configuration register */
  hrtc->Instance->TAMPCR = tmpreg;
 800e050:	6403      	str	r3, [r0, #64]	@ 0x40
  else
  {
    __HAL_RTC_TAMPER_TIMESTAMP_EXTID2_ENABLE_IT();
  }
#else /* SINGLE_CORE */
  __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_IT();
 800e052:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
  __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_RISING_EDGE();

  hrtc->State = HAL_RTC_STATE_READY;

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800e056:	2000      	movs	r0, #0
  __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_IT();
 800e058:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800e05c:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800e060:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_RISING_EDGE();
 800e064:	681a      	ldr	r2, [r3, #0]
 800e066:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800e06a:	601a      	str	r2, [r3, #0]
  hrtc->State = HAL_RTC_STATE_READY;
 800e06c:	2301      	movs	r3, #1
  __HAL_UNLOCK(hrtc);
 800e06e:	f884 0020 	strb.w	r0, [r4, #32]
  hrtc->State = HAL_RTC_STATE_READY;
 800e072:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21

  return HAL_OK;
}
 800e076:	bdf0      	pop	{r4, r5, r6, r7, pc}
    tmpreg &= (uint32_t)~(sTamper->Tamper << 1U);
 800e078:	ea23 0305 	bic.w	r3, r3, r5
 800e07c:	e7be      	b.n	800dffc <HAL_RTCEx_SetTamper_IT+0x2c>
    if ((sTamper->Tamper & RTC_TAMPER_1) != 0U)
 800e07e:	b10f      	cbz	r7, 800e084 <HAL_RTCEx_SetTamper_IT+0xb4>
      tmpreg &= (uint32_t)~(RTC_TAMPCR_TAMP1NOERASE);
 800e080:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
    if ((sTamper->Tamper & RTC_TAMPER_2) != 0U)
 800e084:	b10d      	cbz	r5, 800e08a <HAL_RTCEx_SetTamper_IT+0xba>
      tmpreg &= (uint32_t)~(RTC_TAMPCR_TAMP2NOERASE);
 800e086:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
    if ((sTamper->Tamper & RTC_TAMPER_3) != 0U)
 800e08a:	2a00      	cmp	r2, #0
 800e08c:	d0c7      	beq.n	800e01e <HAL_RTCEx_SetTamper_IT+0x4e>
      tmpreg &= (uint32_t)~(RTC_TAMPCR_TAMP3NOERASE);
 800e08e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800e092:	e7c4      	b.n	800e01e <HAL_RTCEx_SetTamper_IT+0x4e>
    if ((sTamper->Tamper & RTC_TAMPER_1) != 0U)
 800e094:	b10f      	cbz	r7, 800e09a <HAL_RTCEx_SetTamper_IT+0xca>
      tmpreg &= (uint32_t)~(RTC_TAMPCR_TAMP1MF);
 800e096:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
    if ((sTamper->Tamper & RTC_TAMPER_2) != 0U)
 800e09a:	b10d      	cbz	r5, 800e0a0 <HAL_RTCEx_SetTamper_IT+0xd0>
      tmpreg &= (uint32_t)~(RTC_TAMPCR_TAMP2MF);
 800e09c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
    if ((sTamper->Tamper & RTC_TAMPER_3) != 0U)
 800e0a0:	2a00      	cmp	r2, #0
 800e0a2:	d0c7      	beq.n	800e034 <HAL_RTCEx_SetTamper_IT+0x64>
      tmpreg &= (uint32_t)~(RTC_TAMPCR_TAMP3MF);
 800e0a4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800e0a8:	e7c4      	b.n	800e034 <HAL_RTCEx_SetTamper_IT+0x64>

0800e0aa <HAL_RTCEx_TimeStampEventCallback>:
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_TimeStampEventCallback could be implemented in the user file
  */
}
 800e0aa:	4770      	bx	lr

0800e0ac <HAL_RTCEx_Tamper1EventCallback>:
/**
  * @brief  Tamper 1 callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_Tamper1EventCallback(RTC_HandleTypeDef * hrtc)
 800e0ac:	4770      	bx	lr

0800e0ae <HAL_RTCEx_Tamper2EventCallback>:
/**
  * @brief  Tamper 2 callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_Tamper2EventCallback(RTC_HandleTypeDef * hrtc)
 800e0ae:	4770      	bx	lr

0800e0b0 <HAL_RTCEx_TamperTimeStampIRQHandler>:
  __HAL_RTC_TAMPER_TIMESTAMP_EXTI_CLEAR_FLAG();
 800e0b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e0b4:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
{
 800e0b8:	b510      	push	{r4, lr}
  __HAL_RTC_TAMPER_TIMESTAMP_EXTI_CLEAR_FLAG();
 800e0ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
{
 800e0be:	4604      	mov	r4, r0
  if (__HAL_RTC_TIMESTAMP_GET_IT_SOURCE(hrtc, RTC_IT_TS) != 0U)
 800e0c0:	6803      	ldr	r3, [r0, #0]
 800e0c2:	689a      	ldr	r2, [r3, #8]
 800e0c4:	0412      	lsls	r2, r2, #16
 800e0c6:	d50a      	bpl.n	800e0de <HAL_RTCEx_TamperTimeStampIRQHandler+0x2e>
    if (__HAL_RTC_TIMESTAMP_GET_FLAG(hrtc, RTC_FLAG_TSF) != 0U)
 800e0c8:	68db      	ldr	r3, [r3, #12]
 800e0ca:	051b      	lsls	r3, r3, #20
 800e0cc:	d507      	bpl.n	800e0de <HAL_RTCEx_TamperTimeStampIRQHandler+0x2e>
      HAL_RTCEx_TimeStampEventCallback(hrtc);
 800e0ce:	f7ff ffec 	bl	800e0aa <HAL_RTCEx_TimeStampEventCallback>
      __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSF);
 800e0d2:	6822      	ldr	r2, [r4, #0]
 800e0d4:	68d3      	ldr	r3, [r2, #12]
 800e0d6:	b2db      	uxtb	r3, r3
 800e0d8:	f463 6308 	orn	r3, r3, #2176	@ 0x880
 800e0dc:	60d3      	str	r3, [r2, #12]
  if (__HAL_RTC_TAMPER_GET_IT_SOURCE(hrtc, RTC_IT_TAMP | RTC_IT_TAMP1) != 0U)
 800e0de:	6822      	ldr	r2, [r4, #0]
 800e0e0:	4b1c      	ldr	r3, [pc, #112]	@ (800e154 <HAL_RTCEx_TamperTimeStampIRQHandler+0xa4>)
 800e0e2:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 800e0e4:	400b      	ands	r3, r1
 800e0e6:	b153      	cbz	r3, 800e0fe <HAL_RTCEx_TamperTimeStampIRQHandler+0x4e>
    if (__HAL_RTC_TAMPER_GET_FLAG(hrtc, RTC_FLAG_TAMP1F) != 0U)
 800e0e8:	68d3      	ldr	r3, [r2, #12]
 800e0ea:	0498      	lsls	r0, r3, #18
 800e0ec:	d507      	bpl.n	800e0fe <HAL_RTCEx_TamperTimeStampIRQHandler+0x4e>
      __HAL_RTC_TAMPER_CLEAR_FLAG(hrtc, RTC_FLAG_TAMP1F);
 800e0ee:	68d3      	ldr	r3, [r2, #12]
      HAL_RTCEx_Tamper1EventCallback(hrtc);
 800e0f0:	4620      	mov	r0, r4
      __HAL_RTC_TAMPER_CLEAR_FLAG(hrtc, RTC_FLAG_TAMP1F);
 800e0f2:	b2db      	uxtb	r3, r3
 800e0f4:	f463 5302 	orn	r3, r3, #8320	@ 0x2080
 800e0f8:	60d3      	str	r3, [r2, #12]
      HAL_RTCEx_Tamper1EventCallback(hrtc);
 800e0fa:	f7ff ffd7 	bl	800e0ac <HAL_RTCEx_Tamper1EventCallback>
  if (__HAL_RTC_TAMPER_GET_IT_SOURCE(hrtc, RTC_IT_TAMP | RTC_IT_TAMP2) != 0U)
 800e0fe:	6822      	ldr	r2, [r4, #0]
 800e100:	4b15      	ldr	r3, [pc, #84]	@ (800e158 <HAL_RTCEx_TamperTimeStampIRQHandler+0xa8>)
 800e102:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 800e104:	400b      	ands	r3, r1
 800e106:	b153      	cbz	r3, 800e11e <HAL_RTCEx_TamperTimeStampIRQHandler+0x6e>
    if (__HAL_RTC_TAMPER_GET_FLAG(hrtc, RTC_FLAG_TAMP2F) != 0U)
 800e108:	68d3      	ldr	r3, [r2, #12]
 800e10a:	0459      	lsls	r1, r3, #17
 800e10c:	d507      	bpl.n	800e11e <HAL_RTCEx_TamperTimeStampIRQHandler+0x6e>
      __HAL_RTC_TAMPER_CLEAR_FLAG(hrtc, RTC_FLAG_TAMP2F);
 800e10e:	68d3      	ldr	r3, [r2, #12]
      HAL_RTCEx_Tamper2EventCallback(hrtc);
 800e110:	4620      	mov	r0, r4
      __HAL_RTC_TAMPER_CLEAR_FLAG(hrtc, RTC_FLAG_TAMP2F);
 800e112:	b2db      	uxtb	r3, r3
 800e114:	f463 4381 	orn	r3, r3, #16512	@ 0x4080
 800e118:	60d3      	str	r3, [r2, #12]
      HAL_RTCEx_Tamper2EventCallback(hrtc);
 800e11a:	f7ff ffc8 	bl	800e0ae <HAL_RTCEx_Tamper2EventCallback>
  if (__HAL_RTC_TAMPER_GET_IT_SOURCE(hrtc, RTC_IT_TAMP | RTC_IT_TAMP3) != 0U)
 800e11e:	6822      	ldr	r2, [r4, #0]
 800e120:	4b0e      	ldr	r3, [pc, #56]	@ (800e15c <HAL_RTCEx_TamperTimeStampIRQHandler+0xac>)
 800e122:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 800e124:	400b      	ands	r3, r1
 800e126:	b183      	cbz	r3, 800e14a <HAL_RTCEx_TamperTimeStampIRQHandler+0x9a>
    if (__HAL_RTC_TAMPER_GET_FLAG(hrtc, RTC_FLAG_TAMP3F) != 0U)
 800e128:	68d3      	ldr	r3, [r2, #12]
 800e12a:	041b      	lsls	r3, r3, #16
 800e12c:	d50d      	bpl.n	800e14a <HAL_RTCEx_TamperTimeStampIRQHandler+0x9a>
      __HAL_RTC_TAMPER_CLEAR_FLAG(hrtc, RTC_FLAG_TAMP3F);
 800e12e:	68d3      	ldr	r3, [r2, #12]
      HAL_RTCEx_Tamper3EventCallback(hrtc);
 800e130:	4620      	mov	r0, r4
      __HAL_RTC_TAMPER_CLEAR_FLAG(hrtc, RTC_FLAG_TAMP3F);
 800e132:	b2db      	uxtb	r3, r3
 800e134:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e138:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e13c:	f443 43fe 	orr.w	r3, r3, #32512	@ 0x7f00
 800e140:	f043 037f 	orr.w	r3, r3, #127	@ 0x7f
 800e144:	60d3      	str	r3, [r2, #12]
      HAL_RTCEx_Tamper3EventCallback(hrtc);
 800e146:	f7fb fa85 	bl	8009654 <HAL_RTCEx_Tamper3EventCallback>
  hrtc->State = HAL_RTC_STATE_READY;
 800e14a:	2301      	movs	r3, #1
 800e14c:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
}
 800e150:	bd10      	pop	{r4, pc}
 800e152:	bf00      	nop
 800e154:	00010004 	.word	0x00010004
 800e158:	00080004 	.word	0x00080004
 800e15c:	00400004 	.word	0x00400004

0800e160 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800e160:	b510      	push	{r4, lr}
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e162:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e164:	e852 3f00 	ldrex	r3, [r2]
 800e168:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e16c:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 800e170:	6802      	ldr	r2, [r0, #0]
 800e172:	2900      	cmp	r1, #0
 800e174:	d1f5      	bne.n	800e162 <UART_EndRxTransfer+0x2>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e176:	4c0f      	ldr	r4, [pc, #60]	@ (800e1b4 <UART_EndRxTransfer+0x54>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e178:	f102 0308 	add.w	r3, r2, #8
 800e17c:	e853 3f00 	ldrex	r3, [r3]
 800e180:	4023      	ands	r3, r4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e182:	f102 0c08 	add.w	ip, r2, #8
 800e186:	e84c 3100 	strex	r1, r3, [ip]
 800e18a:	2900      	cmp	r1, #0
 800e18c:	d1f4      	bne.n	800e178 <UART_EndRxTransfer+0x18>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e18e:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 800e190:	2b01      	cmp	r3, #1
 800e192:	d107      	bne.n	800e1a4 <UART_EndRxTransfer+0x44>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e194:	e852 3f00 	ldrex	r3, [r2]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e198:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e19c:	e842 3100 	strex	r1, r3, [r2]
 800e1a0:	2900      	cmp	r1, #0
 800e1a2:	d1f7      	bne.n	800e194 <UART_EndRxTransfer+0x34>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800e1a4:	2320      	movs	r3, #32
 800e1a6:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e1aa:	2300      	movs	r3, #0
 800e1ac:	66c3      	str	r3, [r0, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800e1ae:	6743      	str	r3, [r0, #116]	@ 0x74
}
 800e1b0:	bd10      	pop	{r4, pc}
 800e1b2:	bf00      	nop
 800e1b4:	effffffe 	.word	0xeffffffe

0800e1b8 <UART_SetConfig>:
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e1b8:	6802      	ldr	r2, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800e1ba:	69c3      	ldr	r3, [r0, #28]
 800e1bc:	6881      	ldr	r1, [r0, #8]
{
 800e1be:	b530      	push	{r4, r5, lr}
 800e1c0:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800e1c2:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e1c4:	6815      	ldr	r5, [r2, #0]
{
 800e1c6:	b087      	sub	sp, #28
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800e1c8:	4301      	orrs	r1, r0
 800e1ca:	6960      	ldr	r0, [r4, #20]
 800e1cc:	4301      	orrs	r1, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e1ce:	48a5      	ldr	r0, [pc, #660]	@ (800e464 <UART_SetConfig+0x2ac>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800e1d0:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e1d2:	4028      	ands	r0, r5
 800e1d4:	4301      	orrs	r1, r0
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e1d6:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e1d8:	6011      	str	r1, [r2, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e1da:	6851      	ldr	r1, [r2, #4]
 800e1dc:	f421 5140 	bic.w	r1, r1, #12288	@ 0x3000
 800e1e0:	4301      	orrs	r1, r0
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800e1e2:	69a0      	ldr	r0, [r4, #24]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e1e4:	6051      	str	r1, [r2, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800e1e6:	49a0      	ldr	r1, [pc, #640]	@ (800e468 <UART_SetConfig+0x2b0>)
 800e1e8:	428a      	cmp	r2, r1
    tmpreg |= huart->Init.OneBitSampling;
 800e1ea:	bf1c      	itt	ne
 800e1ec:	6a21      	ldrne	r1, [r4, #32]
 800e1ee:	4308      	orrne	r0, r1
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800e1f0:	6891      	ldr	r1, [r2, #8]
 800e1f2:	f021 416e 	bic.w	r1, r1, #3992977408	@ 0xee000000
 800e1f6:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 800e1fa:	4301      	orrs	r1, r0
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800e1fc:	6a60      	ldr	r0, [r4, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800e1fe:	6091      	str	r1, [r2, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800e200:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800e202:	f021 010f 	bic.w	r1, r1, #15
 800e206:	4301      	orrs	r1, r0
 800e208:	62d1      	str	r1, [r2, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e20a:	4998      	ldr	r1, [pc, #608]	@ (800e46c <UART_SetConfig+0x2b4>)
 800e20c:	428a      	cmp	r2, r1
 800e20e:	d112      	bne.n	800e236 <UART_SetConfig+0x7e>
 800e210:	4a97      	ldr	r2, [pc, #604]	@ (800e470 <UART_SetConfig+0x2b8>)
 800e212:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800e214:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 800e218:	2a18      	cmp	r2, #24
 800e21a:	f000 8101 	beq.w	800e420 <UART_SetConfig+0x268>
 800e21e:	d83b      	bhi.n	800e298 <UART_SetConfig+0xe0>
 800e220:	2a08      	cmp	r2, #8
 800e222:	f000 80f5 	beq.w	800e410 <UART_SetConfig+0x258>
 800e226:	2a10      	cmp	r2, #16
 800e228:	f000 813a 	beq.w	800e4a0 <UART_SetConfig+0x2e8>
 800e22c:	2a00      	cmp	r2, #0
 800e22e:	f000 80e9 	beq.w	800e404 <UART_SetConfig+0x24c>
        ret = HAL_ERROR;
 800e232:	2001      	movs	r0, #1
 800e234:	e06a      	b.n	800e30c <UART_SetConfig+0x154>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e236:	498f      	ldr	r1, [pc, #572]	@ (800e474 <UART_SetConfig+0x2bc>)
 800e238:	428a      	cmp	r2, r1
 800e23a:	d10d      	bne.n	800e258 <UART_SetConfig+0xa0>
 800e23c:	4a8c      	ldr	r2, [pc, #560]	@ (800e470 <UART_SetConfig+0x2b8>)
 800e23e:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800e240:	f002 0207 	and.w	r2, r2, #7
 800e244:	2a05      	cmp	r2, #5
 800e246:	d8f4      	bhi.n	800e232 <UART_SetConfig+0x7a>
 800e248:	e8df f012 	tbh	[pc, r2, lsl #1]
 800e24c:	00e2007e 	.word	0x00e2007e
 800e250:	00ea012a 	.word	0x00ea012a
 800e254:	002b0107 	.word	0x002b0107
 800e258:	4987      	ldr	r1, [pc, #540]	@ (800e478 <UART_SetConfig+0x2c0>)
 800e25a:	428a      	cmp	r2, r1
 800e25c:	d0ee      	beq.n	800e23c <UART_SetConfig+0x84>
 800e25e:	4987      	ldr	r1, [pc, #540]	@ (800e47c <UART_SetConfig+0x2c4>)
 800e260:	428a      	cmp	r2, r1
 800e262:	d0eb      	beq.n	800e23c <UART_SetConfig+0x84>
 800e264:	4986      	ldr	r1, [pc, #536]	@ (800e480 <UART_SetConfig+0x2c8>)
 800e266:	428a      	cmp	r2, r1
 800e268:	d0e8      	beq.n	800e23c <UART_SetConfig+0x84>
 800e26a:	4986      	ldr	r1, [pc, #536]	@ (800e484 <UART_SetConfig+0x2cc>)
 800e26c:	428a      	cmp	r2, r1
 800e26e:	d0cf      	beq.n	800e210 <UART_SetConfig+0x58>
 800e270:	4985      	ldr	r1, [pc, #532]	@ (800e488 <UART_SetConfig+0x2d0>)
 800e272:	428a      	cmp	r2, r1
 800e274:	d0e2      	beq.n	800e23c <UART_SetConfig+0x84>
 800e276:	4985      	ldr	r1, [pc, #532]	@ (800e48c <UART_SetConfig+0x2d4>)
 800e278:	428a      	cmp	r2, r1
 800e27a:	d0df      	beq.n	800e23c <UART_SetConfig+0x84>
 800e27c:	4b7a      	ldr	r3, [pc, #488]	@ (800e468 <UART_SetConfig+0x2b0>)
 800e27e:	429a      	cmp	r2, r3
 800e280:	d1d7      	bne.n	800e232 <UART_SetConfig+0x7a>
 800e282:	4a7b      	ldr	r2, [pc, #492]	@ (800e470 <UART_SetConfig+0x2b8>)
 800e284:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 800e286:	f003 0307 	and.w	r3, r3, #7
 800e28a:	2b05      	cmp	r3, #5
 800e28c:	d8d1      	bhi.n	800e232 <UART_SetConfig+0x7a>
 800e28e:	e8df f003 	tbb	[pc, r3]
 800e292:	4538      	.short	0x4538
 800e294:	0f594f4a 	.word	0x0f594f4a
 800e298:	2a20      	cmp	r2, #32
 800e29a:	f000 80de 	beq.w	800e45a <UART_SetConfig+0x2a2>
 800e29e:	2a28      	cmp	r2, #40	@ 0x28
 800e2a0:	d1c7      	bne.n	800e232 <UART_SetConfig+0x7a>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e2a2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e2a6:	f000 808a 	beq.w	800e3be <UART_SetConfig+0x206>
 800e2aa:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800e2ae:	e0c4      	b.n	800e43a <UART_SetConfig+0x282>
        pclk = (uint32_t) LSE_VALUE;
 800e2b0:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800e2b4:	4b76      	ldr	r3, [pc, #472]	@ (800e490 <UART_SetConfig+0x2d8>)
 800e2b6:	6a62      	ldr	r2, [r4, #36]	@ 0x24
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e2b8:	6865      	ldr	r5, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800e2ba:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e2be:	eb05 0145 	add.w	r1, r5, r5, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800e2c2:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e2c6:	4299      	cmp	r1, r3
 800e2c8:	d8b3      	bhi.n	800e232 <UART_SetConfig+0x7a>
 800e2ca:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 800e2ce:	d8b0      	bhi.n	800e232 <UART_SetConfig+0x7a>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e2d0:	2300      	movs	r3, #0
 800e2d2:	4619      	mov	r1, r3
 800e2d4:	f7fa fc0c 	bl	8008af0 <__aeabi_uldivmod>
 800e2d8:	462a      	mov	r2, r5
 800e2da:	0209      	lsls	r1, r1, #8
 800e2dc:	086b      	lsrs	r3, r5, #1
 800e2de:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 800e2e2:	0200      	lsls	r0, r0, #8
 800e2e4:	18c0      	adds	r0, r0, r3
 800e2e6:	f04f 0300 	mov.w	r3, #0
 800e2ea:	f141 0100 	adc.w	r1, r1, #0
 800e2ee:	f7fa fbff 	bl	8008af0 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800e2f2:	4b68      	ldr	r3, [pc, #416]	@ (800e494 <UART_SetConfig+0x2dc>)
 800e2f4:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e2f8:	429a      	cmp	r2, r3
 800e2fa:	d89a      	bhi.n	800e232 <UART_SetConfig+0x7a>
        huart->Instance->BRR = (uint16_t)usartdiv;
 800e2fc:	6823      	ldr	r3, [r4, #0]
 800e2fe:	60d8      	str	r0, [r3, #12]
 800e300:	e003      	b.n	800e30a <UART_SetConfig+0x152>
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800e302:	f7ff fc55 	bl	800dbb0 <HAL_RCCEx_GetD3PCLK1Freq>
    if (pclk != 0U)
 800e306:	2800      	cmp	r0, #0
 800e308:	d1d4      	bne.n	800e2b4 <UART_SetConfig+0xfc>
          pclk = (uint32_t) HSI_VALUE;
 800e30a:	2000      	movs	r0, #0
  huart->NbRxDataToProcess = 1;
 800e30c:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 800e310:	66a3      	str	r3, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 800e312:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 800e314:	e9c4 331d 	strd	r3, r3, [r4, #116]	@ 0x74
}
 800e318:	b007      	add	sp, #28
 800e31a:	bd30      	pop	{r4, r5, pc}
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e31c:	4668      	mov	r0, sp
 800e31e:	f7ff fc59 	bl	800dbd4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800e322:	9801      	ldr	r0, [sp, #4]
        break;
 800e324:	e7ef      	b.n	800e306 <UART_SetConfig+0x14e>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e326:	a803      	add	r0, sp, #12
 800e328:	f7ff fcfe 	bl	800dd28 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800e32c:	9804      	ldr	r0, [sp, #16]
        break;
 800e32e:	e7ea      	b.n	800e306 <UART_SetConfig+0x14e>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e330:	6813      	ldr	r3, [r2, #0]
 800e332:	4859      	ldr	r0, [pc, #356]	@ (800e498 <UART_SetConfig+0x2e0>)
 800e334:	f013 0f20 	tst.w	r3, #32
 800e338:	d0bc      	beq.n	800e2b4 <UART_SetConfig+0xfc>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800e33a:	6813      	ldr	r3, [r2, #0]
 800e33c:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800e340:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 800e342:	e7b7      	b.n	800e2b4 <UART_SetConfig+0xfc>
        pclk = (uint32_t) CSI_VALUE;
 800e344:	4855      	ldr	r0, [pc, #340]	@ (800e49c <UART_SetConfig+0x2e4>)
 800e346:	e7b5      	b.n	800e2b4 <UART_SetConfig+0xfc>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e348:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e34c:	d155      	bne.n	800e3fa <UART_SetConfig+0x242>
 800e34e:	2300      	movs	r3, #0
    switch (clocksource)
 800e350:	2b08      	cmp	r3, #8
 800e352:	f63f af6e 	bhi.w	800e232 <UART_SetConfig+0x7a>
 800e356:	a201      	add	r2, pc, #4	@ (adr r2, 800e35c <UART_SetConfig+0x1a4>)
 800e358:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e35c:	0800e389 	.word	0x0800e389
 800e360:	0800e395 	.word	0x0800e395
 800e364:	0800e233 	.word	0x0800e233
 800e368:	0800e233 	.word	0x0800e233
 800e36c:	0800e39b 	.word	0x0800e39b
 800e370:	0800e233 	.word	0x0800e233
 800e374:	0800e233 	.word	0x0800e233
 800e378:	0800e233 	.word	0x0800e233
 800e37c:	0800e3a5 	.word	0x0800e3a5
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e380:	2304      	movs	r3, #4
 800e382:	e7e5      	b.n	800e350 <UART_SetConfig+0x198>
 800e384:	2308      	movs	r3, #8
 800e386:	e7e3      	b.n	800e350 <UART_SetConfig+0x198>
        pclk = HAL_RCC_GetPCLK1Freq();
 800e388:	f7fe fe1c 	bl	800cfc4 <HAL_RCC_GetPCLK1Freq>
        pclk = HAL_RCC_GetPCLK2Freq();
 800e38c:	4603      	mov	r3, r0
    if (pclk != 0U)
 800e38e:	2b00      	cmp	r3, #0
 800e390:	d0bb      	beq.n	800e30a <UART_SetConfig+0x152>
 800e392:	e014      	b.n	800e3be <UART_SetConfig+0x206>
        pclk = HAL_RCC_GetPCLK2Freq();
 800e394:	f7fe fe28 	bl	800cfe8 <HAL_RCC_GetPCLK2Freq>
 800e398:	e7f8      	b.n	800e38c <UART_SetConfig+0x1d4>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e39a:	4668      	mov	r0, sp
 800e39c:	f7ff fc1a 	bl	800dbd4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800e3a0:	9b01      	ldr	r3, [sp, #4]
        break;
 800e3a2:	e7f4      	b.n	800e38e <UART_SetConfig+0x1d6>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e3a4:	a803      	add	r0, sp, #12
 800e3a6:	f7ff fcbf 	bl	800dd28 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800e3aa:	9b04      	ldr	r3, [sp, #16]
        break;
 800e3ac:	e7ef      	b.n	800e38e <UART_SetConfig+0x1d6>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e3ae:	f013 0f20 	tst.w	r3, #32
 800e3b2:	4b39      	ldr	r3, [pc, #228]	@ (800e498 <UART_SetConfig+0x2e0>)
 800e3b4:	d003      	beq.n	800e3be <UART_SetConfig+0x206>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800e3b6:	6812      	ldr	r2, [r2, #0]
 800e3b8:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 800e3bc:	40d3      	lsrs	r3, r2
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e3be:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800e3c0:	4a33      	ldr	r2, [pc, #204]	@ (800e490 <UART_SetConfig+0x2d8>)
 800e3c2:	6861      	ldr	r1, [r4, #4]
 800e3c4:	f832 2010 	ldrh.w	r2, [r2, r0, lsl #1]
 800e3c8:	fbb3 f3f2 	udiv	r3, r3, r2
 800e3cc:	084a      	lsrs	r2, r1, #1
 800e3ce:	eb02 0343 	add.w	r3, r2, r3, lsl #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e3d2:	f64f 72ef 	movw	r2, #65519	@ 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e3d6:	fbb3 f3f1 	udiv	r3, r3, r1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e3da:	f1a3 0110 	sub.w	r1, r3, #16
 800e3de:	4291      	cmp	r1, r2
 800e3e0:	f63f af27 	bhi.w	800e232 <UART_SetConfig+0x7a>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800e3e4:	f023 020f 	bic.w	r2, r3, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800e3e8:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 800e3ec:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800e3ee:	b292      	uxth	r2, r2
        huart->Instance->BRR = brrtemp;
 800e3f0:	4313      	orrs	r3, r2
 800e3f2:	60cb      	str	r3, [r1, #12]
 800e3f4:	e789      	b.n	800e30a <UART_SetConfig+0x152>
        pclk = (uint32_t) CSI_VALUE;
 800e3f6:	4b29      	ldr	r3, [pc, #164]	@ (800e49c <UART_SetConfig+0x2e4>)
 800e3f8:	e7e1      	b.n	800e3be <UART_SetConfig+0x206>
        pclk = HAL_RCC_GetPCLK1Freq();
 800e3fa:	f7fe fde3 	bl	800cfc4 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800e3fe:	2800      	cmp	r0, #0
 800e400:	d083      	beq.n	800e30a <UART_SetConfig+0x152>
 800e402:	e01a      	b.n	800e43a <UART_SetConfig+0x282>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e404:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e408:	d0c4      	beq.n	800e394 <UART_SetConfig+0x1dc>
        pclk = HAL_RCC_GetPCLK2Freq();
 800e40a:	f7fe fded 	bl	800cfe8 <HAL_RCC_GetPCLK2Freq>
        break;
 800e40e:	e7f6      	b.n	800e3fe <UART_SetConfig+0x246>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e410:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e414:	d0b4      	beq.n	800e380 <UART_SetConfig+0x1c8>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e416:	4668      	mov	r0, sp
 800e418:	f7ff fbdc 	bl	800dbd4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800e41c:	9801      	ldr	r0, [sp, #4]
        break;
 800e41e:	e7ee      	b.n	800e3fe <UART_SetConfig+0x246>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e420:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e424:	4a12      	ldr	r2, [pc, #72]	@ (800e470 <UART_SetConfig+0x2b8>)
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e426:	6813      	ldr	r3, [r2, #0]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e428:	d0c1      	beq.n	800e3ae <UART_SetConfig+0x1f6>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e42a:	f013 0f20 	tst.w	r3, #32
 800e42e:	481a      	ldr	r0, [pc, #104]	@ (800e498 <UART_SetConfig+0x2e0>)
 800e430:	d003      	beq.n	800e43a <UART_SetConfig+0x282>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800e432:	6813      	ldr	r3, [r2, #0]
 800e434:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800e438:	40d8      	lsrs	r0, r3
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e43a:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 800e43c:	4a14      	ldr	r2, [pc, #80]	@ (800e490 <UART_SetConfig+0x2d8>)
 800e43e:	6863      	ldr	r3, [r4, #4]
 800e440:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 800e444:	fbb0 f0f2 	udiv	r0, r0, r2
 800e448:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 800e44c:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e450:	f64f 73ef 	movw	r3, #65519	@ 0xffef
 800e454:	f1a0 0210 	sub.w	r2, r0, #16
 800e458:	e74e      	b.n	800e2f8 <UART_SetConfig+0x140>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e45a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e45e:	d0ca      	beq.n	800e3f6 <UART_SetConfig+0x23e>
        pclk = (uint32_t) CSI_VALUE;
 800e460:	480e      	ldr	r0, [pc, #56]	@ (800e49c <UART_SetConfig+0x2e4>)
 800e462:	e7ea      	b.n	800e43a <UART_SetConfig+0x282>
 800e464:	cfff69f3 	.word	0xcfff69f3
 800e468:	58000c00 	.word	0x58000c00
 800e46c:	40011000 	.word	0x40011000
 800e470:	58024400 	.word	0x58024400
 800e474:	40004400 	.word	0x40004400
 800e478:	40004800 	.word	0x40004800
 800e47c:	40004c00 	.word	0x40004c00
 800e480:	40005000 	.word	0x40005000
 800e484:	40011400 	.word	0x40011400
 800e488:	40007800 	.word	0x40007800
 800e48c:	40007c00 	.word	0x40007c00
 800e490:	0800fb56 	.word	0x0800fb56
 800e494:	000ffcff 	.word	0x000ffcff
 800e498:	03d09000 	.word	0x03d09000
 800e49c:	003d0900 	.word	0x003d0900
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e4a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e4a4:	f43f af6e 	beq.w	800e384 <UART_SetConfig+0x1cc>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e4a8:	a803      	add	r0, sp, #12
 800e4aa:	f7ff fc3d 	bl	800dd28 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800e4ae:	9804      	ldr	r0, [sp, #16]
        break;
 800e4b0:	e7a5      	b.n	800e3fe <UART_SetConfig+0x246>
 800e4b2:	bf00      	nop

0800e4b4 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800e4b4:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800e4b6:	071a      	lsls	r2, r3, #28
{
 800e4b8:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800e4ba:	d506      	bpl.n	800e4ca <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800e4bc:	6801      	ldr	r1, [r0, #0]
 800e4be:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 800e4c0:	684a      	ldr	r2, [r1, #4]
 800e4c2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800e4c6:	4322      	orrs	r2, r4
 800e4c8:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800e4ca:	07dc      	lsls	r4, r3, #31
 800e4cc:	d506      	bpl.n	800e4dc <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800e4ce:	6801      	ldr	r1, [r0, #0]
 800e4d0:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 800e4d2:	684a      	ldr	r2, [r1, #4]
 800e4d4:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800e4d8:	4322      	orrs	r2, r4
 800e4da:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800e4dc:	0799      	lsls	r1, r3, #30
 800e4de:	d506      	bpl.n	800e4ee <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800e4e0:	6801      	ldr	r1, [r0, #0]
 800e4e2:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 800e4e4:	684a      	ldr	r2, [r1, #4]
 800e4e6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800e4ea:	4322      	orrs	r2, r4
 800e4ec:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800e4ee:	075a      	lsls	r2, r3, #29
 800e4f0:	d506      	bpl.n	800e500 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800e4f2:	6801      	ldr	r1, [r0, #0]
 800e4f4:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 800e4f6:	684a      	ldr	r2, [r1, #4]
 800e4f8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800e4fc:	4322      	orrs	r2, r4
 800e4fe:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800e500:	06dc      	lsls	r4, r3, #27
 800e502:	d506      	bpl.n	800e512 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800e504:	6801      	ldr	r1, [r0, #0]
 800e506:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 800e508:	688a      	ldr	r2, [r1, #8]
 800e50a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800e50e:	4322      	orrs	r2, r4
 800e510:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800e512:	0699      	lsls	r1, r3, #26
 800e514:	d506      	bpl.n	800e524 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800e516:	6801      	ldr	r1, [r0, #0]
 800e518:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 800e51a:	688a      	ldr	r2, [r1, #8]
 800e51c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800e520:	4322      	orrs	r2, r4
 800e522:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800e524:	065a      	lsls	r2, r3, #25
 800e526:	d510      	bpl.n	800e54a <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800e528:	6801      	ldr	r1, [r0, #0]
 800e52a:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 800e52c:	684a      	ldr	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800e52e:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800e532:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 800e536:	ea42 0204 	orr.w	r2, r2, r4
 800e53a:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800e53c:	d105      	bne.n	800e54a <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800e53e:	684a      	ldr	r2, [r1, #4]
 800e540:	6c84      	ldr	r4, [r0, #72]	@ 0x48
 800e542:	f422 02c0 	bic.w	r2, r2, #6291456	@ 0x600000
 800e546:	4322      	orrs	r2, r4
 800e548:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800e54a:	061b      	lsls	r3, r3, #24
 800e54c:	d506      	bpl.n	800e55c <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800e54e:	6802      	ldr	r2, [r0, #0]
 800e550:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 800e552:	6853      	ldr	r3, [r2, #4]
 800e554:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 800e558:	430b      	orrs	r3, r1
 800e55a:	6053      	str	r3, [r2, #4]
}
 800e55c:	bd10      	pop	{r4, pc}

0800e55e <UART_WaitOnFlagUntilTimeout>:
{
 800e55e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e562:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e566:	4604      	mov	r4, r0
 800e568:	460d      	mov	r5, r1
 800e56a:	4617      	mov	r7, r2
 800e56c:	4698      	mov	r8, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e56e:	6822      	ldr	r2, [r4, #0]
 800e570:	69d3      	ldr	r3, [r2, #28]
 800e572:	ea35 0303 	bics.w	r3, r5, r3
 800e576:	bf0c      	ite	eq
 800e578:	2301      	moveq	r3, #1
 800e57a:	2300      	movne	r3, #0
 800e57c:	42bb      	cmp	r3, r7
 800e57e:	d001      	beq.n	800e584 <UART_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 800e580:	2000      	movs	r0, #0
 800e582:	e022      	b.n	800e5ca <UART_WaitOnFlagUntilTimeout+0x6c>
    if (Timeout != HAL_MAX_DELAY)
 800e584:	f1b9 3fff 	cmp.w	r9, #4294967295
 800e588:	d0f2      	beq.n	800e570 <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800e58a:	f7fd f96d 	bl	800b868 <HAL_GetTick>
 800e58e:	eba0 0008 	sub.w	r0, r0, r8
 800e592:	4548      	cmp	r0, r9
 800e594:	d829      	bhi.n	800e5ea <UART_WaitOnFlagUntilTimeout+0x8c>
 800e596:	f1b9 0f00 	cmp.w	r9, #0
 800e59a:	d026      	beq.n	800e5ea <UART_WaitOnFlagUntilTimeout+0x8c>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800e59c:	6821      	ldr	r1, [r4, #0]
 800e59e:	680b      	ldr	r3, [r1, #0]
 800e5a0:	075a      	lsls	r2, r3, #29
 800e5a2:	d5e4      	bpl.n	800e56e <UART_WaitOnFlagUntilTimeout+0x10>
 800e5a4:	2d80      	cmp	r5, #128	@ 0x80
 800e5a6:	d0e2      	beq.n	800e56e <UART_WaitOnFlagUntilTimeout+0x10>
 800e5a8:	2d40      	cmp	r5, #64	@ 0x40
 800e5aa:	d0e0      	beq.n	800e56e <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800e5ac:	69ce      	ldr	r6, [r1, #28]
 800e5ae:	f016 0608 	ands.w	r6, r6, #8
 800e5b2:	d00c      	beq.n	800e5ce <UART_WaitOnFlagUntilTimeout+0x70>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800e5b4:	2508      	movs	r5, #8
          UART_EndRxTransfer(huart);
 800e5b6:	4620      	mov	r0, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800e5b8:	620d      	str	r5, [r1, #32]
          UART_EndRxTransfer(huart);
 800e5ba:	f7ff fdd1 	bl	800e160 <UART_EndRxTransfer>
          __HAL_UNLOCK(huart);
 800e5be:	2300      	movs	r3, #0
          return HAL_ERROR;
 800e5c0:	2001      	movs	r0, #1
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800e5c2:	f8c4 5090 	str.w	r5, [r4, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 800e5c6:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
}
 800e5ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800e5ce:	69cb      	ldr	r3, [r1, #28]
 800e5d0:	051b      	lsls	r3, r3, #20
 800e5d2:	d5cc      	bpl.n	800e56e <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e5d4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
          UART_EndRxTransfer(huart);
 800e5d8:	4620      	mov	r0, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e5da:	620b      	str	r3, [r1, #32]
          UART_EndRxTransfer(huart);
 800e5dc:	f7ff fdc0 	bl	800e160 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800e5e0:	2320      	movs	r3, #32
          __HAL_UNLOCK(huart);
 800e5e2:	f884 6084 	strb.w	r6, [r4, #132]	@ 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800e5e6:	f8c4 3090 	str.w	r3, [r4, #144]	@ 0x90
        return HAL_TIMEOUT;
 800e5ea:	2003      	movs	r0, #3
 800e5ec:	e7ed      	b.n	800e5ca <UART_WaitOnFlagUntilTimeout+0x6c>

0800e5ee <HAL_UART_Transmit>:
{
 800e5ee:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e5f2:	4698      	mov	r8, r3
  if (huart->gState == HAL_UART_STATE_READY)
 800e5f4:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
{
 800e5f8:	4604      	mov	r4, r0
 800e5fa:	460e      	mov	r6, r1
  if (huart->gState == HAL_UART_STATE_READY)
 800e5fc:	2b20      	cmp	r3, #32
{
 800e5fe:	4617      	mov	r7, r2
  if (huart->gState == HAL_UART_STATE_READY)
 800e600:	d146      	bne.n	800e690 <HAL_UART_Transmit+0xa2>
    if ((pData == NULL) || (Size == 0U))
 800e602:	2900      	cmp	r1, #0
 800e604:	d046      	beq.n	800e694 <HAL_UART_Transmit+0xa6>
 800e606:	2a00      	cmp	r2, #0
 800e608:	d044      	beq.n	800e694 <HAL_UART_Transmit+0xa6>
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800e60a:	2321      	movs	r3, #33	@ 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e60c:	2500      	movs	r5, #0
 800e60e:	f8c0 5090 	str.w	r5, [r0, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800e612:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
    tickstart = HAL_GetTick();
 800e616:	f7fd f927 	bl	800b868 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e61a:	68a3      	ldr	r3, [r4, #8]
    tickstart = HAL_GetTick();
 800e61c:	4681      	mov	r9, r0
    huart->TxXferSize  = Size;
 800e61e:	f8a4 7054 	strh.w	r7, [r4, #84]	@ 0x54
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e622:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
    huart->TxXferCount = Size;
 800e626:	f8a4 7056 	strh.w	r7, [r4, #86]	@ 0x56
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e62a:	d103      	bne.n	800e634 <HAL_UART_Transmit+0x46>
 800e62c:	6923      	ldr	r3, [r4, #16]
 800e62e:	b90b      	cbnz	r3, 800e634 <HAL_UART_Transmit+0x46>
      pdata16bits = (const uint16_t *) pData;
 800e630:	4635      	mov	r5, r6
      pdata8bits  = NULL;
 800e632:	461e      	mov	r6, r3
    while (huart->TxXferCount > 0U)
 800e634:	f8b4 2056 	ldrh.w	r2, [r4, #86]	@ 0x56
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800e638:	464b      	mov	r3, r9
 800e63a:	f8cd 8000 	str.w	r8, [sp]
    while (huart->TxXferCount > 0U)
 800e63e:	b292      	uxth	r2, r2
 800e640:	b942      	cbnz	r2, 800e654 <HAL_UART_Transmit+0x66>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800e642:	2140      	movs	r1, #64	@ 0x40
 800e644:	4620      	mov	r0, r4
 800e646:	f7ff ff8a 	bl	800e55e <UART_WaitOnFlagUntilTimeout>
 800e64a:	2320      	movs	r3, #32
 800e64c:	b948      	cbnz	r0, 800e662 <HAL_UART_Transmit+0x74>
    huart->gState = HAL_UART_STATE_READY;
 800e64e:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
    return HAL_OK;
 800e652:	e009      	b.n	800e668 <HAL_UART_Transmit+0x7a>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800e654:	2200      	movs	r2, #0
 800e656:	2180      	movs	r1, #128	@ 0x80
 800e658:	4620      	mov	r0, r4
 800e65a:	f7ff ff80 	bl	800e55e <UART_WaitOnFlagUntilTimeout>
 800e65e:	b130      	cbz	r0, 800e66e <HAL_UART_Transmit+0x80>
        huart->gState = HAL_UART_STATE_READY;
 800e660:	2320      	movs	r3, #32
        return HAL_TIMEOUT;
 800e662:	2003      	movs	r0, #3
        huart->gState = HAL_UART_STATE_READY;
 800e664:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
}
 800e668:	b003      	add	sp, #12
 800e66a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800e66e:	6822      	ldr	r2, [r4, #0]
      if (pdata8bits == NULL)
 800e670:	b95e      	cbnz	r6, 800e68a <HAL_UART_Transmit+0x9c>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800e672:	f835 3b02 	ldrh.w	r3, [r5], #2
 800e676:	f3c3 0308 	ubfx	r3, r3, #0, #9
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800e67a:	6293      	str	r3, [r2, #40]	@ 0x28
      huart->TxXferCount--;
 800e67c:	f8b4 2056 	ldrh.w	r2, [r4, #86]	@ 0x56
 800e680:	3a01      	subs	r2, #1
 800e682:	b292      	uxth	r2, r2
 800e684:	f8a4 2056 	strh.w	r2, [r4, #86]	@ 0x56
 800e688:	e7d4      	b.n	800e634 <HAL_UART_Transmit+0x46>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800e68a:	f816 3b01 	ldrb.w	r3, [r6], #1
 800e68e:	e7f4      	b.n	800e67a <HAL_UART_Transmit+0x8c>
    return HAL_BUSY;
 800e690:	2002      	movs	r0, #2
 800e692:	e7e9      	b.n	800e668 <HAL_UART_Transmit+0x7a>
      return  HAL_ERROR;
 800e694:	2001      	movs	r0, #1
 800e696:	e7e7      	b.n	800e668 <HAL_UART_Transmit+0x7a>

0800e698 <HAL_UART_Receive>:
{
 800e698:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e69c:	4698      	mov	r8, r3
  if (huart->RxState == HAL_UART_STATE_READY)
 800e69e:	f8d0 308c 	ldr.w	r3, [r0, #140]	@ 0x8c
{
 800e6a2:	4604      	mov	r4, r0
 800e6a4:	460f      	mov	r7, r1
  if (huart->RxState == HAL_UART_STATE_READY)
 800e6a6:	2b20      	cmp	r3, #32
{
 800e6a8:	4616      	mov	r6, r2
  if (huart->RxState == HAL_UART_STATE_READY)
 800e6aa:	d15c      	bne.n	800e766 <HAL_UART_Receive+0xce>
    if ((pData == NULL) || (Size == 0U))
 800e6ac:	2900      	cmp	r1, #0
 800e6ae:	d05c      	beq.n	800e76a <HAL_UART_Receive+0xd2>
 800e6b0:	2a00      	cmp	r2, #0
 800e6b2:	d05a      	beq.n	800e76a <HAL_UART_Receive+0xd2>
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800e6b4:	2322      	movs	r3, #34	@ 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e6b6:	2500      	movs	r5, #0
 800e6b8:	f8c0 5090 	str.w	r5, [r0, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800e6bc:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e6c0:	66c5      	str	r5, [r0, #108]	@ 0x6c
    tickstart = HAL_GetTick();
 800e6c2:	f7fd f8d1 	bl	800b868 <HAL_GetTick>
    UART_MASK_COMPUTATION(huart);
 800e6c6:	68a3      	ldr	r3, [r4, #8]
    tickstart = HAL_GetTick();
 800e6c8:	4681      	mov	r9, r0
    huart->RxXferSize  = Size;
 800e6ca:	f8a4 605c 	strh.w	r6, [r4, #92]	@ 0x5c
    UART_MASK_COMPUTATION(huart);
 800e6ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
    huart->RxXferCount = Size;
 800e6d2:	f8a4 605e 	strh.w	r6, [r4, #94]	@ 0x5e
    UART_MASK_COMPUTATION(huart);
 800e6d6:	d10d      	bne.n	800e6f4 <HAL_UART_Receive+0x5c>
 800e6d8:	6923      	ldr	r3, [r4, #16]
 800e6da:	b1db      	cbz	r3, 800e714 <HAL_UART_Receive+0x7c>
 800e6dc:	22ff      	movs	r2, #255	@ 0xff
    uhMask = huart->Mask;
 800e6de:	4616      	mov	r6, r2
    UART_MASK_COMPUTATION(huart);
 800e6e0:	f8a4 2060 	strh.w	r2, [r4, #96]	@ 0x60
    while (huart->RxXferCount > 0U)
 800e6e4:	f8b4 005e 	ldrh.w	r0, [r4, #94]	@ 0x5e
 800e6e8:	b280      	uxth	r0, r0
 800e6ea:	b9e0      	cbnz	r0, 800e726 <HAL_UART_Receive+0x8e>
    huart->RxState = HAL_UART_STATE_READY;
 800e6ec:	2320      	movs	r3, #32
 800e6ee:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
    return HAL_OK;
 800e6f2:	e025      	b.n	800e740 <HAL_UART_Receive+0xa8>
    UART_MASK_COMPUTATION(huart);
 800e6f4:	b933      	cbnz	r3, 800e704 <HAL_UART_Receive+0x6c>
 800e6f6:	6925      	ldr	r5, [r4, #16]
 800e6f8:	2d00      	cmp	r5, #0
 800e6fa:	d0ef      	beq.n	800e6dc <HAL_UART_Receive+0x44>
 800e6fc:	227f      	movs	r2, #127	@ 0x7f
      pdata16bits = NULL;
 800e6fe:	461d      	mov	r5, r3
    uhMask = huart->Mask;
 800e700:	4616      	mov	r6, r2
 800e702:	e7ed      	b.n	800e6e0 <HAL_UART_Receive+0x48>
    UART_MASK_COMPUTATION(huart);
 800e704:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e708:	d10a      	bne.n	800e720 <HAL_UART_Receive+0x88>
 800e70a:	6923      	ldr	r3, [r4, #16]
 800e70c:	2b00      	cmp	r3, #0
 800e70e:	d0f5      	beq.n	800e6fc <HAL_UART_Receive+0x64>
 800e710:	223f      	movs	r2, #63	@ 0x3f
 800e712:	e7e4      	b.n	800e6de <HAL_UART_Receive+0x46>
 800e714:	f240 12ff 	movw	r2, #511	@ 0x1ff
      pdata16bits = (uint16_t *) pData;
 800e718:	463d      	mov	r5, r7
      pdata8bits  = NULL;
 800e71a:	461f      	mov	r7, r3
    uhMask = huart->Mask;
 800e71c:	4616      	mov	r6, r2
 800e71e:	e7df      	b.n	800e6e0 <HAL_UART_Receive+0x48>
 800e720:	462a      	mov	r2, r5
 800e722:	462e      	mov	r6, r5
 800e724:	e7dc      	b.n	800e6e0 <HAL_UART_Receive+0x48>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800e726:	464b      	mov	r3, r9
 800e728:	2200      	movs	r2, #0
 800e72a:	2120      	movs	r1, #32
 800e72c:	4620      	mov	r0, r4
 800e72e:	f8cd 8000 	str.w	r8, [sp]
 800e732:	f7ff ff14 	bl	800e55e <UART_WaitOnFlagUntilTimeout>
 800e736:	b130      	cbz	r0, 800e746 <HAL_UART_Receive+0xae>
        huart->RxState = HAL_UART_STATE_READY;
 800e738:	2320      	movs	r3, #32
        return HAL_TIMEOUT;
 800e73a:	2003      	movs	r0, #3
        huart->RxState = HAL_UART_STATE_READY;
 800e73c:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
}
 800e740:	b003      	add	sp, #12
 800e742:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800e746:	6823      	ldr	r3, [r4, #0]
 800e748:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e74a:	4033      	ands	r3, r6
      if (pdata8bits == NULL)
 800e74c:	b947      	cbnz	r7, 800e760 <HAL_UART_Receive+0xc8>
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800e74e:	f825 3b02 	strh.w	r3, [r5], #2
      huart->RxXferCount--;
 800e752:	f8b4 305e 	ldrh.w	r3, [r4, #94]	@ 0x5e
 800e756:	3b01      	subs	r3, #1
 800e758:	b29b      	uxth	r3, r3
 800e75a:	f8a4 305e 	strh.w	r3, [r4, #94]	@ 0x5e
 800e75e:	e7c1      	b.n	800e6e4 <HAL_UART_Receive+0x4c>
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800e760:	f807 3b01 	strb.w	r3, [r7], #1
        pdata8bits++;
 800e764:	e7f5      	b.n	800e752 <HAL_UART_Receive+0xba>
    return HAL_BUSY;
 800e766:	2002      	movs	r0, #2
 800e768:	e7ea      	b.n	800e740 <HAL_UART_Receive+0xa8>
      return  HAL_ERROR;
 800e76a:	2001      	movs	r0, #1
 800e76c:	e7e8      	b.n	800e740 <HAL_UART_Receive+0xa8>

0800e76e <UART_CheckIdleState>:
{
 800e76e:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e770:	2600      	movs	r6, #0
{
 800e772:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e774:	f8c0 6090 	str.w	r6, [r0, #144]	@ 0x90
  tickstart = HAL_GetTick();
 800e778:	f7fd f876 	bl	800b868 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800e77c:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 800e77e:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800e780:	681b      	ldr	r3, [r3, #0]
 800e782:	071a      	lsls	r2, r3, #28
 800e784:	d51c      	bpl.n	800e7c0 <UART_CheckIdleState+0x52>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e786:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800e78a:	4632      	mov	r2, r6
 800e78c:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800e790:	9300      	str	r3, [sp, #0]
 800e792:	4603      	mov	r3, r0
 800e794:	4620      	mov	r0, r4
 800e796:	f7ff fee2 	bl	800e55e <UART_WaitOnFlagUntilTimeout>
 800e79a:	b188      	cbz	r0, 800e7c0 <UART_CheckIdleState+0x52>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800e79c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e79e:	e852 3f00 	ldrex	r3, [r2]
 800e7a2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e7a6:	e842 3100 	strex	r1, r3, [r2]
 800e7aa:	2900      	cmp	r1, #0
 800e7ac:	d1f6      	bne.n	800e79c <UART_CheckIdleState+0x2e>
      huart->gState = HAL_UART_STATE_READY;
 800e7ae:	2320      	movs	r3, #32
 800e7b0:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      return HAL_TIMEOUT;
 800e7b4:	2003      	movs	r0, #3
      __HAL_UNLOCK(huart);
 800e7b6:	2300      	movs	r3, #0
 800e7b8:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
}
 800e7bc:	b002      	add	sp, #8
 800e7be:	bd70      	pop	{r4, r5, r6, pc}
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800e7c0:	6823      	ldr	r3, [r4, #0]
 800e7c2:	681b      	ldr	r3, [r3, #0]
 800e7c4:	075b      	lsls	r3, r3, #29
 800e7c6:	d524      	bpl.n	800e812 <UART_CheckIdleState+0xa4>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e7c8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800e7cc:	2200      	movs	r2, #0
 800e7ce:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800e7d2:	4620      	mov	r0, r4
 800e7d4:	9300      	str	r3, [sp, #0]
 800e7d6:	462b      	mov	r3, r5
 800e7d8:	f7ff fec1 	bl	800e55e <UART_WaitOnFlagUntilTimeout>
 800e7dc:	b1c8      	cbz	r0, 800e812 <UART_CheckIdleState+0xa4>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e7de:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e7e0:	e852 3f00 	ldrex	r3, [r2]
 800e7e4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e7e8:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 800e7ec:	6822      	ldr	r2, [r4, #0]
 800e7ee:	2900      	cmp	r1, #0
 800e7f0:	d1f5      	bne.n	800e7de <UART_CheckIdleState+0x70>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e7f2:	f102 0308 	add.w	r3, r2, #8
 800e7f6:	e853 3f00 	ldrex	r3, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e7fa:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e7fe:	f102 0008 	add.w	r0, r2, #8
 800e802:	e840 3100 	strex	r1, r3, [r0]
 800e806:	2900      	cmp	r1, #0
 800e808:	d1f3      	bne.n	800e7f2 <UART_CheckIdleState+0x84>
      huart->RxState = HAL_UART_STATE_READY;
 800e80a:	2320      	movs	r3, #32
 800e80c:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
      return HAL_TIMEOUT;
 800e810:	e7d0      	b.n	800e7b4 <UART_CheckIdleState+0x46>
  huart->gState = HAL_UART_STATE_READY;
 800e812:	2320      	movs	r3, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e814:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 800e816:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800e81a:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e81e:	66e0      	str	r0, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e820:	6720      	str	r0, [r4, #112]	@ 0x70
  return HAL_OK;
 800e822:	e7c8      	b.n	800e7b6 <UART_CheckIdleState+0x48>

0800e824 <HAL_UART_Init>:
{
 800e824:	b510      	push	{r4, lr}
  if (huart == NULL)
 800e826:	4604      	mov	r4, r0
 800e828:	b350      	cbz	r0, 800e880 <HAL_UART_Init+0x5c>
  if (huart->gState == HAL_UART_STATE_RESET)
 800e82a:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 800e82e:	b91b      	cbnz	r3, 800e838 <HAL_UART_Init+0x14>
    huart->Lock = HAL_UNLOCKED;
 800e830:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 800e834:	f7fa fbbc 	bl	8008fb0 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 800e838:	2324      	movs	r3, #36	@ 0x24
  __HAL_UART_DISABLE(huart);
 800e83a:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800e83c:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 800e840:	6813      	ldr	r3, [r2, #0]
 800e842:	f023 0301 	bic.w	r3, r3, #1
 800e846:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800e848:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800e84a:	b113      	cbz	r3, 800e852 <HAL_UART_Init+0x2e>
    UART_AdvFeatureConfig(huart);
 800e84c:	4620      	mov	r0, r4
 800e84e:	f7ff fe31 	bl	800e4b4 <UART_AdvFeatureConfig>
  if (UART_SetConfig(huart) == HAL_ERROR)
 800e852:	4620      	mov	r0, r4
 800e854:	f7ff fcb0 	bl	800e1b8 <UART_SetConfig>
 800e858:	2801      	cmp	r0, #1
 800e85a:	d011      	beq.n	800e880 <HAL_UART_Init+0x5c>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800e85c:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 800e85e:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800e860:	685a      	ldr	r2, [r3, #4]
 800e862:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800e866:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800e868:	689a      	ldr	r2, [r3, #8]
 800e86a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800e86e:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800e870:	681a      	ldr	r2, [r3, #0]
 800e872:	f042 0201 	orr.w	r2, r2, #1
}
 800e876:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  __HAL_UART_ENABLE(huart);
 800e87a:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 800e87c:	f7ff bf77 	b.w	800e76e <UART_CheckIdleState>
}
 800e880:	2001      	movs	r0, #1
 800e882:	bd10      	pop	{r4, pc}

0800e884 <std>:
 800e884:	2300      	movs	r3, #0
 800e886:	b510      	push	{r4, lr}
 800e888:	4604      	mov	r4, r0
 800e88a:	e9c0 3300 	strd	r3, r3, [r0]
 800e88e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e892:	6083      	str	r3, [r0, #8]
 800e894:	8181      	strh	r1, [r0, #12]
 800e896:	6643      	str	r3, [r0, #100]	@ 0x64
 800e898:	81c2      	strh	r2, [r0, #14]
 800e89a:	6183      	str	r3, [r0, #24]
 800e89c:	4619      	mov	r1, r3
 800e89e:	2208      	movs	r2, #8
 800e8a0:	305c      	adds	r0, #92	@ 0x5c
 800e8a2:	f000 fabd 	bl	800ee20 <memset>
 800e8a6:	4b0d      	ldr	r3, [pc, #52]	@ (800e8dc <std+0x58>)
 800e8a8:	6263      	str	r3, [r4, #36]	@ 0x24
 800e8aa:	4b0d      	ldr	r3, [pc, #52]	@ (800e8e0 <std+0x5c>)
 800e8ac:	62a3      	str	r3, [r4, #40]	@ 0x28
 800e8ae:	4b0d      	ldr	r3, [pc, #52]	@ (800e8e4 <std+0x60>)
 800e8b0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800e8b2:	4b0d      	ldr	r3, [pc, #52]	@ (800e8e8 <std+0x64>)
 800e8b4:	6323      	str	r3, [r4, #48]	@ 0x30
 800e8b6:	4b0d      	ldr	r3, [pc, #52]	@ (800e8ec <std+0x68>)
 800e8b8:	6224      	str	r4, [r4, #32]
 800e8ba:	429c      	cmp	r4, r3
 800e8bc:	d006      	beq.n	800e8cc <std+0x48>
 800e8be:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800e8c2:	4294      	cmp	r4, r2
 800e8c4:	d002      	beq.n	800e8cc <std+0x48>
 800e8c6:	33d0      	adds	r3, #208	@ 0xd0
 800e8c8:	429c      	cmp	r4, r3
 800e8ca:	d105      	bne.n	800e8d8 <std+0x54>
 800e8cc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800e8d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e8d4:	f000 bb1c 	b.w	800ef10 <__retarget_lock_init_recursive>
 800e8d8:	bd10      	pop	{r4, pc}
 800e8da:	bf00      	nop
 800e8dc:	0800ec51 	.word	0x0800ec51
 800e8e0:	0800ec73 	.word	0x0800ec73
 800e8e4:	0800ecab 	.word	0x0800ecab
 800e8e8:	0800eccf 	.word	0x0800eccf
 800e8ec:	20001db4 	.word	0x20001db4

0800e8f0 <stdio_exit_handler>:
 800e8f0:	4a02      	ldr	r2, [pc, #8]	@ (800e8fc <stdio_exit_handler+0xc>)
 800e8f2:	4903      	ldr	r1, [pc, #12]	@ (800e900 <stdio_exit_handler+0x10>)
 800e8f4:	4803      	ldr	r0, [pc, #12]	@ (800e904 <stdio_exit_handler+0x14>)
 800e8f6:	f000 b869 	b.w	800e9cc <_fwalk_sglue>
 800e8fa:	bf00      	nop
 800e8fc:	2000112c 	.word	0x2000112c
 800e900:	0800f7d9 	.word	0x0800f7d9
 800e904:	2000113c 	.word	0x2000113c

0800e908 <cleanup_stdio>:
 800e908:	6841      	ldr	r1, [r0, #4]
 800e90a:	4b0c      	ldr	r3, [pc, #48]	@ (800e93c <cleanup_stdio+0x34>)
 800e90c:	4299      	cmp	r1, r3
 800e90e:	b510      	push	{r4, lr}
 800e910:	4604      	mov	r4, r0
 800e912:	d001      	beq.n	800e918 <cleanup_stdio+0x10>
 800e914:	f000 ff60 	bl	800f7d8 <_fflush_r>
 800e918:	68a1      	ldr	r1, [r4, #8]
 800e91a:	4b09      	ldr	r3, [pc, #36]	@ (800e940 <cleanup_stdio+0x38>)
 800e91c:	4299      	cmp	r1, r3
 800e91e:	d002      	beq.n	800e926 <cleanup_stdio+0x1e>
 800e920:	4620      	mov	r0, r4
 800e922:	f000 ff59 	bl	800f7d8 <_fflush_r>
 800e926:	68e1      	ldr	r1, [r4, #12]
 800e928:	4b06      	ldr	r3, [pc, #24]	@ (800e944 <cleanup_stdio+0x3c>)
 800e92a:	4299      	cmp	r1, r3
 800e92c:	d004      	beq.n	800e938 <cleanup_stdio+0x30>
 800e92e:	4620      	mov	r0, r4
 800e930:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e934:	f000 bf50 	b.w	800f7d8 <_fflush_r>
 800e938:	bd10      	pop	{r4, pc}
 800e93a:	bf00      	nop
 800e93c:	20001db4 	.word	0x20001db4
 800e940:	20001e1c 	.word	0x20001e1c
 800e944:	20001e84 	.word	0x20001e84

0800e948 <global_stdio_init.part.0>:
 800e948:	b510      	push	{r4, lr}
 800e94a:	4b0b      	ldr	r3, [pc, #44]	@ (800e978 <global_stdio_init.part.0+0x30>)
 800e94c:	4c0b      	ldr	r4, [pc, #44]	@ (800e97c <global_stdio_init.part.0+0x34>)
 800e94e:	4a0c      	ldr	r2, [pc, #48]	@ (800e980 <global_stdio_init.part.0+0x38>)
 800e950:	601a      	str	r2, [r3, #0]
 800e952:	4620      	mov	r0, r4
 800e954:	2200      	movs	r2, #0
 800e956:	2104      	movs	r1, #4
 800e958:	f7ff ff94 	bl	800e884 <std>
 800e95c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800e960:	2201      	movs	r2, #1
 800e962:	2109      	movs	r1, #9
 800e964:	f7ff ff8e 	bl	800e884 <std>
 800e968:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800e96c:	2202      	movs	r2, #2
 800e96e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e972:	2112      	movs	r1, #18
 800e974:	f7ff bf86 	b.w	800e884 <std>
 800e978:	20001eec 	.word	0x20001eec
 800e97c:	20001db4 	.word	0x20001db4
 800e980:	0800e8f1 	.word	0x0800e8f1

0800e984 <__sfp_lock_acquire>:
 800e984:	4801      	ldr	r0, [pc, #4]	@ (800e98c <__sfp_lock_acquire+0x8>)
 800e986:	f000 bac4 	b.w	800ef12 <__retarget_lock_acquire_recursive>
 800e98a:	bf00      	nop
 800e98c:	20001ef5 	.word	0x20001ef5

0800e990 <__sfp_lock_release>:
 800e990:	4801      	ldr	r0, [pc, #4]	@ (800e998 <__sfp_lock_release+0x8>)
 800e992:	f000 babf 	b.w	800ef14 <__retarget_lock_release_recursive>
 800e996:	bf00      	nop
 800e998:	20001ef5 	.word	0x20001ef5

0800e99c <__sinit>:
 800e99c:	b510      	push	{r4, lr}
 800e99e:	4604      	mov	r4, r0
 800e9a0:	f7ff fff0 	bl	800e984 <__sfp_lock_acquire>
 800e9a4:	6a23      	ldr	r3, [r4, #32]
 800e9a6:	b11b      	cbz	r3, 800e9b0 <__sinit+0x14>
 800e9a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e9ac:	f7ff bff0 	b.w	800e990 <__sfp_lock_release>
 800e9b0:	4b04      	ldr	r3, [pc, #16]	@ (800e9c4 <__sinit+0x28>)
 800e9b2:	6223      	str	r3, [r4, #32]
 800e9b4:	4b04      	ldr	r3, [pc, #16]	@ (800e9c8 <__sinit+0x2c>)
 800e9b6:	681b      	ldr	r3, [r3, #0]
 800e9b8:	2b00      	cmp	r3, #0
 800e9ba:	d1f5      	bne.n	800e9a8 <__sinit+0xc>
 800e9bc:	f7ff ffc4 	bl	800e948 <global_stdio_init.part.0>
 800e9c0:	e7f2      	b.n	800e9a8 <__sinit+0xc>
 800e9c2:	bf00      	nop
 800e9c4:	0800e909 	.word	0x0800e909
 800e9c8:	20001eec 	.word	0x20001eec

0800e9cc <_fwalk_sglue>:
 800e9cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e9d0:	4607      	mov	r7, r0
 800e9d2:	4688      	mov	r8, r1
 800e9d4:	4614      	mov	r4, r2
 800e9d6:	2600      	movs	r6, #0
 800e9d8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e9dc:	f1b9 0901 	subs.w	r9, r9, #1
 800e9e0:	d505      	bpl.n	800e9ee <_fwalk_sglue+0x22>
 800e9e2:	6824      	ldr	r4, [r4, #0]
 800e9e4:	2c00      	cmp	r4, #0
 800e9e6:	d1f7      	bne.n	800e9d8 <_fwalk_sglue+0xc>
 800e9e8:	4630      	mov	r0, r6
 800e9ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e9ee:	89ab      	ldrh	r3, [r5, #12]
 800e9f0:	2b01      	cmp	r3, #1
 800e9f2:	d907      	bls.n	800ea04 <_fwalk_sglue+0x38>
 800e9f4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e9f8:	3301      	adds	r3, #1
 800e9fa:	d003      	beq.n	800ea04 <_fwalk_sglue+0x38>
 800e9fc:	4629      	mov	r1, r5
 800e9fe:	4638      	mov	r0, r7
 800ea00:	47c0      	blx	r8
 800ea02:	4306      	orrs	r6, r0
 800ea04:	3568      	adds	r5, #104	@ 0x68
 800ea06:	e7e9      	b.n	800e9dc <_fwalk_sglue+0x10>

0800ea08 <iprintf>:
 800ea08:	b40f      	push	{r0, r1, r2, r3}
 800ea0a:	b507      	push	{r0, r1, r2, lr}
 800ea0c:	4906      	ldr	r1, [pc, #24]	@ (800ea28 <iprintf+0x20>)
 800ea0e:	ab04      	add	r3, sp, #16
 800ea10:	6808      	ldr	r0, [r1, #0]
 800ea12:	f853 2b04 	ldr.w	r2, [r3], #4
 800ea16:	6881      	ldr	r1, [r0, #8]
 800ea18:	9301      	str	r3, [sp, #4]
 800ea1a:	f000 fbb5 	bl	800f188 <_vfiprintf_r>
 800ea1e:	b003      	add	sp, #12
 800ea20:	f85d eb04 	ldr.w	lr, [sp], #4
 800ea24:	b004      	add	sp, #16
 800ea26:	4770      	bx	lr
 800ea28:	20001138 	.word	0x20001138

0800ea2c <_puts_r>:
 800ea2c:	6a03      	ldr	r3, [r0, #32]
 800ea2e:	b570      	push	{r4, r5, r6, lr}
 800ea30:	6884      	ldr	r4, [r0, #8]
 800ea32:	4605      	mov	r5, r0
 800ea34:	460e      	mov	r6, r1
 800ea36:	b90b      	cbnz	r3, 800ea3c <_puts_r+0x10>
 800ea38:	f7ff ffb0 	bl	800e99c <__sinit>
 800ea3c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ea3e:	07db      	lsls	r3, r3, #31
 800ea40:	d405      	bmi.n	800ea4e <_puts_r+0x22>
 800ea42:	89a3      	ldrh	r3, [r4, #12]
 800ea44:	0598      	lsls	r0, r3, #22
 800ea46:	d402      	bmi.n	800ea4e <_puts_r+0x22>
 800ea48:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ea4a:	f000 fa62 	bl	800ef12 <__retarget_lock_acquire_recursive>
 800ea4e:	89a3      	ldrh	r3, [r4, #12]
 800ea50:	0719      	lsls	r1, r3, #28
 800ea52:	d502      	bpl.n	800ea5a <_puts_r+0x2e>
 800ea54:	6923      	ldr	r3, [r4, #16]
 800ea56:	2b00      	cmp	r3, #0
 800ea58:	d135      	bne.n	800eac6 <_puts_r+0x9a>
 800ea5a:	4621      	mov	r1, r4
 800ea5c:	4628      	mov	r0, r5
 800ea5e:	f000 f979 	bl	800ed54 <__swsetup_r>
 800ea62:	b380      	cbz	r0, 800eac6 <_puts_r+0x9a>
 800ea64:	f04f 35ff 	mov.w	r5, #4294967295
 800ea68:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ea6a:	07da      	lsls	r2, r3, #31
 800ea6c:	d405      	bmi.n	800ea7a <_puts_r+0x4e>
 800ea6e:	89a3      	ldrh	r3, [r4, #12]
 800ea70:	059b      	lsls	r3, r3, #22
 800ea72:	d402      	bmi.n	800ea7a <_puts_r+0x4e>
 800ea74:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ea76:	f000 fa4d 	bl	800ef14 <__retarget_lock_release_recursive>
 800ea7a:	4628      	mov	r0, r5
 800ea7c:	bd70      	pop	{r4, r5, r6, pc}
 800ea7e:	2b00      	cmp	r3, #0
 800ea80:	da04      	bge.n	800ea8c <_puts_r+0x60>
 800ea82:	69a2      	ldr	r2, [r4, #24]
 800ea84:	429a      	cmp	r2, r3
 800ea86:	dc17      	bgt.n	800eab8 <_puts_r+0x8c>
 800ea88:	290a      	cmp	r1, #10
 800ea8a:	d015      	beq.n	800eab8 <_puts_r+0x8c>
 800ea8c:	6823      	ldr	r3, [r4, #0]
 800ea8e:	1c5a      	adds	r2, r3, #1
 800ea90:	6022      	str	r2, [r4, #0]
 800ea92:	7019      	strb	r1, [r3, #0]
 800ea94:	68a3      	ldr	r3, [r4, #8]
 800ea96:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800ea9a:	3b01      	subs	r3, #1
 800ea9c:	60a3      	str	r3, [r4, #8]
 800ea9e:	2900      	cmp	r1, #0
 800eaa0:	d1ed      	bne.n	800ea7e <_puts_r+0x52>
 800eaa2:	2b00      	cmp	r3, #0
 800eaa4:	da11      	bge.n	800eaca <_puts_r+0x9e>
 800eaa6:	4622      	mov	r2, r4
 800eaa8:	210a      	movs	r1, #10
 800eaaa:	4628      	mov	r0, r5
 800eaac:	f000 f913 	bl	800ecd6 <__swbuf_r>
 800eab0:	3001      	adds	r0, #1
 800eab2:	d0d7      	beq.n	800ea64 <_puts_r+0x38>
 800eab4:	250a      	movs	r5, #10
 800eab6:	e7d7      	b.n	800ea68 <_puts_r+0x3c>
 800eab8:	4622      	mov	r2, r4
 800eaba:	4628      	mov	r0, r5
 800eabc:	f000 f90b 	bl	800ecd6 <__swbuf_r>
 800eac0:	3001      	adds	r0, #1
 800eac2:	d1e7      	bne.n	800ea94 <_puts_r+0x68>
 800eac4:	e7ce      	b.n	800ea64 <_puts_r+0x38>
 800eac6:	3e01      	subs	r6, #1
 800eac8:	e7e4      	b.n	800ea94 <_puts_r+0x68>
 800eaca:	6823      	ldr	r3, [r4, #0]
 800eacc:	1c5a      	adds	r2, r3, #1
 800eace:	6022      	str	r2, [r4, #0]
 800ead0:	220a      	movs	r2, #10
 800ead2:	701a      	strb	r2, [r3, #0]
 800ead4:	e7ee      	b.n	800eab4 <_puts_r+0x88>
	...

0800ead8 <puts>:
 800ead8:	4b02      	ldr	r3, [pc, #8]	@ (800eae4 <puts+0xc>)
 800eada:	4601      	mov	r1, r0
 800eadc:	6818      	ldr	r0, [r3, #0]
 800eade:	f7ff bfa5 	b.w	800ea2c <_puts_r>
 800eae2:	bf00      	nop
 800eae4:	20001138 	.word	0x20001138

0800eae8 <setvbuf>:
 800eae8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800eaec:	461d      	mov	r5, r3
 800eaee:	4b57      	ldr	r3, [pc, #348]	@ (800ec4c <setvbuf+0x164>)
 800eaf0:	681f      	ldr	r7, [r3, #0]
 800eaf2:	4604      	mov	r4, r0
 800eaf4:	460e      	mov	r6, r1
 800eaf6:	4690      	mov	r8, r2
 800eaf8:	b127      	cbz	r7, 800eb04 <setvbuf+0x1c>
 800eafa:	6a3b      	ldr	r3, [r7, #32]
 800eafc:	b913      	cbnz	r3, 800eb04 <setvbuf+0x1c>
 800eafe:	4638      	mov	r0, r7
 800eb00:	f7ff ff4c 	bl	800e99c <__sinit>
 800eb04:	f1b8 0f02 	cmp.w	r8, #2
 800eb08:	d006      	beq.n	800eb18 <setvbuf+0x30>
 800eb0a:	f1b8 0f01 	cmp.w	r8, #1
 800eb0e:	f200 809a 	bhi.w	800ec46 <setvbuf+0x15e>
 800eb12:	2d00      	cmp	r5, #0
 800eb14:	f2c0 8097 	blt.w	800ec46 <setvbuf+0x15e>
 800eb18:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800eb1a:	07d9      	lsls	r1, r3, #31
 800eb1c:	d405      	bmi.n	800eb2a <setvbuf+0x42>
 800eb1e:	89a3      	ldrh	r3, [r4, #12]
 800eb20:	059a      	lsls	r2, r3, #22
 800eb22:	d402      	bmi.n	800eb2a <setvbuf+0x42>
 800eb24:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800eb26:	f000 f9f4 	bl	800ef12 <__retarget_lock_acquire_recursive>
 800eb2a:	4621      	mov	r1, r4
 800eb2c:	4638      	mov	r0, r7
 800eb2e:	f000 fe53 	bl	800f7d8 <_fflush_r>
 800eb32:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800eb34:	b141      	cbz	r1, 800eb48 <setvbuf+0x60>
 800eb36:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800eb3a:	4299      	cmp	r1, r3
 800eb3c:	d002      	beq.n	800eb44 <setvbuf+0x5c>
 800eb3e:	4638      	mov	r0, r7
 800eb40:	f000 f9f8 	bl	800ef34 <_free_r>
 800eb44:	2300      	movs	r3, #0
 800eb46:	6363      	str	r3, [r4, #52]	@ 0x34
 800eb48:	2300      	movs	r3, #0
 800eb4a:	61a3      	str	r3, [r4, #24]
 800eb4c:	6063      	str	r3, [r4, #4]
 800eb4e:	89a3      	ldrh	r3, [r4, #12]
 800eb50:	061b      	lsls	r3, r3, #24
 800eb52:	d503      	bpl.n	800eb5c <setvbuf+0x74>
 800eb54:	6921      	ldr	r1, [r4, #16]
 800eb56:	4638      	mov	r0, r7
 800eb58:	f000 f9ec 	bl	800ef34 <_free_r>
 800eb5c:	89a3      	ldrh	r3, [r4, #12]
 800eb5e:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 800eb62:	f023 0303 	bic.w	r3, r3, #3
 800eb66:	f1b8 0f02 	cmp.w	r8, #2
 800eb6a:	81a3      	strh	r3, [r4, #12]
 800eb6c:	d061      	beq.n	800ec32 <setvbuf+0x14a>
 800eb6e:	ab01      	add	r3, sp, #4
 800eb70:	466a      	mov	r2, sp
 800eb72:	4621      	mov	r1, r4
 800eb74:	4638      	mov	r0, r7
 800eb76:	f000 fe57 	bl	800f828 <__swhatbuf_r>
 800eb7a:	89a3      	ldrh	r3, [r4, #12]
 800eb7c:	4318      	orrs	r0, r3
 800eb7e:	81a0      	strh	r0, [r4, #12]
 800eb80:	bb2d      	cbnz	r5, 800ebce <setvbuf+0xe6>
 800eb82:	9d00      	ldr	r5, [sp, #0]
 800eb84:	4628      	mov	r0, r5
 800eb86:	f000 fa1f 	bl	800efc8 <malloc>
 800eb8a:	4606      	mov	r6, r0
 800eb8c:	2800      	cmp	r0, #0
 800eb8e:	d152      	bne.n	800ec36 <setvbuf+0x14e>
 800eb90:	f8dd 9000 	ldr.w	r9, [sp]
 800eb94:	45a9      	cmp	r9, r5
 800eb96:	d140      	bne.n	800ec1a <setvbuf+0x132>
 800eb98:	f04f 35ff 	mov.w	r5, #4294967295
 800eb9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eba0:	f043 0202 	orr.w	r2, r3, #2
 800eba4:	81a2      	strh	r2, [r4, #12]
 800eba6:	2200      	movs	r2, #0
 800eba8:	60a2      	str	r2, [r4, #8]
 800ebaa:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 800ebae:	6022      	str	r2, [r4, #0]
 800ebb0:	6122      	str	r2, [r4, #16]
 800ebb2:	2201      	movs	r2, #1
 800ebb4:	6162      	str	r2, [r4, #20]
 800ebb6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ebb8:	07d6      	lsls	r6, r2, #31
 800ebba:	d404      	bmi.n	800ebc6 <setvbuf+0xde>
 800ebbc:	0598      	lsls	r0, r3, #22
 800ebbe:	d402      	bmi.n	800ebc6 <setvbuf+0xde>
 800ebc0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ebc2:	f000 f9a7 	bl	800ef14 <__retarget_lock_release_recursive>
 800ebc6:	4628      	mov	r0, r5
 800ebc8:	b003      	add	sp, #12
 800ebca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ebce:	2e00      	cmp	r6, #0
 800ebd0:	d0d8      	beq.n	800eb84 <setvbuf+0x9c>
 800ebd2:	6a3b      	ldr	r3, [r7, #32]
 800ebd4:	b913      	cbnz	r3, 800ebdc <setvbuf+0xf4>
 800ebd6:	4638      	mov	r0, r7
 800ebd8:	f7ff fee0 	bl	800e99c <__sinit>
 800ebdc:	f1b8 0f01 	cmp.w	r8, #1
 800ebe0:	bf08      	it	eq
 800ebe2:	89a3      	ldrheq	r3, [r4, #12]
 800ebe4:	6026      	str	r6, [r4, #0]
 800ebe6:	bf04      	itt	eq
 800ebe8:	f043 0301 	orreq.w	r3, r3, #1
 800ebec:	81a3      	strheq	r3, [r4, #12]
 800ebee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ebf2:	f013 0208 	ands.w	r2, r3, #8
 800ebf6:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800ebfa:	d01e      	beq.n	800ec3a <setvbuf+0x152>
 800ebfc:	07d9      	lsls	r1, r3, #31
 800ebfe:	bf41      	itttt	mi
 800ec00:	2200      	movmi	r2, #0
 800ec02:	426d      	negmi	r5, r5
 800ec04:	60a2      	strmi	r2, [r4, #8]
 800ec06:	61a5      	strmi	r5, [r4, #24]
 800ec08:	bf58      	it	pl
 800ec0a:	60a5      	strpl	r5, [r4, #8]
 800ec0c:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ec0e:	07d2      	lsls	r2, r2, #31
 800ec10:	d401      	bmi.n	800ec16 <setvbuf+0x12e>
 800ec12:	059b      	lsls	r3, r3, #22
 800ec14:	d513      	bpl.n	800ec3e <setvbuf+0x156>
 800ec16:	2500      	movs	r5, #0
 800ec18:	e7d5      	b.n	800ebc6 <setvbuf+0xde>
 800ec1a:	4648      	mov	r0, r9
 800ec1c:	f000 f9d4 	bl	800efc8 <malloc>
 800ec20:	4606      	mov	r6, r0
 800ec22:	2800      	cmp	r0, #0
 800ec24:	d0b8      	beq.n	800eb98 <setvbuf+0xb0>
 800ec26:	89a3      	ldrh	r3, [r4, #12]
 800ec28:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ec2c:	81a3      	strh	r3, [r4, #12]
 800ec2e:	464d      	mov	r5, r9
 800ec30:	e7cf      	b.n	800ebd2 <setvbuf+0xea>
 800ec32:	2500      	movs	r5, #0
 800ec34:	e7b2      	b.n	800eb9c <setvbuf+0xb4>
 800ec36:	46a9      	mov	r9, r5
 800ec38:	e7f5      	b.n	800ec26 <setvbuf+0x13e>
 800ec3a:	60a2      	str	r2, [r4, #8]
 800ec3c:	e7e6      	b.n	800ec0c <setvbuf+0x124>
 800ec3e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ec40:	f000 f968 	bl	800ef14 <__retarget_lock_release_recursive>
 800ec44:	e7e7      	b.n	800ec16 <setvbuf+0x12e>
 800ec46:	f04f 35ff 	mov.w	r5, #4294967295
 800ec4a:	e7bc      	b.n	800ebc6 <setvbuf+0xde>
 800ec4c:	20001138 	.word	0x20001138

0800ec50 <__sread>:
 800ec50:	b510      	push	{r4, lr}
 800ec52:	460c      	mov	r4, r1
 800ec54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ec58:	f000 f90c 	bl	800ee74 <_read_r>
 800ec5c:	2800      	cmp	r0, #0
 800ec5e:	bfab      	itete	ge
 800ec60:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ec62:	89a3      	ldrhlt	r3, [r4, #12]
 800ec64:	181b      	addge	r3, r3, r0
 800ec66:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ec6a:	bfac      	ite	ge
 800ec6c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ec6e:	81a3      	strhlt	r3, [r4, #12]
 800ec70:	bd10      	pop	{r4, pc}

0800ec72 <__swrite>:
 800ec72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ec76:	461f      	mov	r7, r3
 800ec78:	898b      	ldrh	r3, [r1, #12]
 800ec7a:	05db      	lsls	r3, r3, #23
 800ec7c:	4605      	mov	r5, r0
 800ec7e:	460c      	mov	r4, r1
 800ec80:	4616      	mov	r6, r2
 800ec82:	d505      	bpl.n	800ec90 <__swrite+0x1e>
 800ec84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ec88:	2302      	movs	r3, #2
 800ec8a:	2200      	movs	r2, #0
 800ec8c:	f000 f8e0 	bl	800ee50 <_lseek_r>
 800ec90:	89a3      	ldrh	r3, [r4, #12]
 800ec92:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ec96:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ec9a:	81a3      	strh	r3, [r4, #12]
 800ec9c:	4632      	mov	r2, r6
 800ec9e:	463b      	mov	r3, r7
 800eca0:	4628      	mov	r0, r5
 800eca2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800eca6:	f000 b8f7 	b.w	800ee98 <_write_r>

0800ecaa <__sseek>:
 800ecaa:	b510      	push	{r4, lr}
 800ecac:	460c      	mov	r4, r1
 800ecae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ecb2:	f000 f8cd 	bl	800ee50 <_lseek_r>
 800ecb6:	1c43      	adds	r3, r0, #1
 800ecb8:	89a3      	ldrh	r3, [r4, #12]
 800ecba:	bf15      	itete	ne
 800ecbc:	6560      	strne	r0, [r4, #84]	@ 0x54
 800ecbe:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800ecc2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800ecc6:	81a3      	strheq	r3, [r4, #12]
 800ecc8:	bf18      	it	ne
 800ecca:	81a3      	strhne	r3, [r4, #12]
 800eccc:	bd10      	pop	{r4, pc}

0800ecce <__sclose>:
 800ecce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ecd2:	f000 b8ad 	b.w	800ee30 <_close_r>

0800ecd6 <__swbuf_r>:
 800ecd6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ecd8:	460e      	mov	r6, r1
 800ecda:	4614      	mov	r4, r2
 800ecdc:	4605      	mov	r5, r0
 800ecde:	b118      	cbz	r0, 800ece8 <__swbuf_r+0x12>
 800ece0:	6a03      	ldr	r3, [r0, #32]
 800ece2:	b90b      	cbnz	r3, 800ece8 <__swbuf_r+0x12>
 800ece4:	f7ff fe5a 	bl	800e99c <__sinit>
 800ece8:	69a3      	ldr	r3, [r4, #24]
 800ecea:	60a3      	str	r3, [r4, #8]
 800ecec:	89a3      	ldrh	r3, [r4, #12]
 800ecee:	071a      	lsls	r2, r3, #28
 800ecf0:	d501      	bpl.n	800ecf6 <__swbuf_r+0x20>
 800ecf2:	6923      	ldr	r3, [r4, #16]
 800ecf4:	b943      	cbnz	r3, 800ed08 <__swbuf_r+0x32>
 800ecf6:	4621      	mov	r1, r4
 800ecf8:	4628      	mov	r0, r5
 800ecfa:	f000 f82b 	bl	800ed54 <__swsetup_r>
 800ecfe:	b118      	cbz	r0, 800ed08 <__swbuf_r+0x32>
 800ed00:	f04f 37ff 	mov.w	r7, #4294967295
 800ed04:	4638      	mov	r0, r7
 800ed06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ed08:	6823      	ldr	r3, [r4, #0]
 800ed0a:	6922      	ldr	r2, [r4, #16]
 800ed0c:	1a98      	subs	r0, r3, r2
 800ed0e:	6963      	ldr	r3, [r4, #20]
 800ed10:	b2f6      	uxtb	r6, r6
 800ed12:	4283      	cmp	r3, r0
 800ed14:	4637      	mov	r7, r6
 800ed16:	dc05      	bgt.n	800ed24 <__swbuf_r+0x4e>
 800ed18:	4621      	mov	r1, r4
 800ed1a:	4628      	mov	r0, r5
 800ed1c:	f000 fd5c 	bl	800f7d8 <_fflush_r>
 800ed20:	2800      	cmp	r0, #0
 800ed22:	d1ed      	bne.n	800ed00 <__swbuf_r+0x2a>
 800ed24:	68a3      	ldr	r3, [r4, #8]
 800ed26:	3b01      	subs	r3, #1
 800ed28:	60a3      	str	r3, [r4, #8]
 800ed2a:	6823      	ldr	r3, [r4, #0]
 800ed2c:	1c5a      	adds	r2, r3, #1
 800ed2e:	6022      	str	r2, [r4, #0]
 800ed30:	701e      	strb	r6, [r3, #0]
 800ed32:	6962      	ldr	r2, [r4, #20]
 800ed34:	1c43      	adds	r3, r0, #1
 800ed36:	429a      	cmp	r2, r3
 800ed38:	d004      	beq.n	800ed44 <__swbuf_r+0x6e>
 800ed3a:	89a3      	ldrh	r3, [r4, #12]
 800ed3c:	07db      	lsls	r3, r3, #31
 800ed3e:	d5e1      	bpl.n	800ed04 <__swbuf_r+0x2e>
 800ed40:	2e0a      	cmp	r6, #10
 800ed42:	d1df      	bne.n	800ed04 <__swbuf_r+0x2e>
 800ed44:	4621      	mov	r1, r4
 800ed46:	4628      	mov	r0, r5
 800ed48:	f000 fd46 	bl	800f7d8 <_fflush_r>
 800ed4c:	2800      	cmp	r0, #0
 800ed4e:	d0d9      	beq.n	800ed04 <__swbuf_r+0x2e>
 800ed50:	e7d6      	b.n	800ed00 <__swbuf_r+0x2a>
	...

0800ed54 <__swsetup_r>:
 800ed54:	b538      	push	{r3, r4, r5, lr}
 800ed56:	4b29      	ldr	r3, [pc, #164]	@ (800edfc <__swsetup_r+0xa8>)
 800ed58:	4605      	mov	r5, r0
 800ed5a:	6818      	ldr	r0, [r3, #0]
 800ed5c:	460c      	mov	r4, r1
 800ed5e:	b118      	cbz	r0, 800ed68 <__swsetup_r+0x14>
 800ed60:	6a03      	ldr	r3, [r0, #32]
 800ed62:	b90b      	cbnz	r3, 800ed68 <__swsetup_r+0x14>
 800ed64:	f7ff fe1a 	bl	800e99c <__sinit>
 800ed68:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ed6c:	0719      	lsls	r1, r3, #28
 800ed6e:	d422      	bmi.n	800edb6 <__swsetup_r+0x62>
 800ed70:	06da      	lsls	r2, r3, #27
 800ed72:	d407      	bmi.n	800ed84 <__swsetup_r+0x30>
 800ed74:	2209      	movs	r2, #9
 800ed76:	602a      	str	r2, [r5, #0]
 800ed78:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ed7c:	81a3      	strh	r3, [r4, #12]
 800ed7e:	f04f 30ff 	mov.w	r0, #4294967295
 800ed82:	e033      	b.n	800edec <__swsetup_r+0x98>
 800ed84:	0758      	lsls	r0, r3, #29
 800ed86:	d512      	bpl.n	800edae <__swsetup_r+0x5a>
 800ed88:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ed8a:	b141      	cbz	r1, 800ed9e <__swsetup_r+0x4a>
 800ed8c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ed90:	4299      	cmp	r1, r3
 800ed92:	d002      	beq.n	800ed9a <__swsetup_r+0x46>
 800ed94:	4628      	mov	r0, r5
 800ed96:	f000 f8cd 	bl	800ef34 <_free_r>
 800ed9a:	2300      	movs	r3, #0
 800ed9c:	6363      	str	r3, [r4, #52]	@ 0x34
 800ed9e:	89a3      	ldrh	r3, [r4, #12]
 800eda0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800eda4:	81a3      	strh	r3, [r4, #12]
 800eda6:	2300      	movs	r3, #0
 800eda8:	6063      	str	r3, [r4, #4]
 800edaa:	6923      	ldr	r3, [r4, #16]
 800edac:	6023      	str	r3, [r4, #0]
 800edae:	89a3      	ldrh	r3, [r4, #12]
 800edb0:	f043 0308 	orr.w	r3, r3, #8
 800edb4:	81a3      	strh	r3, [r4, #12]
 800edb6:	6923      	ldr	r3, [r4, #16]
 800edb8:	b94b      	cbnz	r3, 800edce <__swsetup_r+0x7a>
 800edba:	89a3      	ldrh	r3, [r4, #12]
 800edbc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800edc0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800edc4:	d003      	beq.n	800edce <__swsetup_r+0x7a>
 800edc6:	4621      	mov	r1, r4
 800edc8:	4628      	mov	r0, r5
 800edca:	f000 fd53 	bl	800f874 <__smakebuf_r>
 800edce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800edd2:	f013 0201 	ands.w	r2, r3, #1
 800edd6:	d00a      	beq.n	800edee <__swsetup_r+0x9a>
 800edd8:	2200      	movs	r2, #0
 800edda:	60a2      	str	r2, [r4, #8]
 800eddc:	6962      	ldr	r2, [r4, #20]
 800edde:	4252      	negs	r2, r2
 800ede0:	61a2      	str	r2, [r4, #24]
 800ede2:	6922      	ldr	r2, [r4, #16]
 800ede4:	b942      	cbnz	r2, 800edf8 <__swsetup_r+0xa4>
 800ede6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800edea:	d1c5      	bne.n	800ed78 <__swsetup_r+0x24>
 800edec:	bd38      	pop	{r3, r4, r5, pc}
 800edee:	0799      	lsls	r1, r3, #30
 800edf0:	bf58      	it	pl
 800edf2:	6962      	ldrpl	r2, [r4, #20]
 800edf4:	60a2      	str	r2, [r4, #8]
 800edf6:	e7f4      	b.n	800ede2 <__swsetup_r+0x8e>
 800edf8:	2000      	movs	r0, #0
 800edfa:	e7f7      	b.n	800edec <__swsetup_r+0x98>
 800edfc:	20001138 	.word	0x20001138

0800ee00 <memcmp>:
 800ee00:	b510      	push	{r4, lr}
 800ee02:	3901      	subs	r1, #1
 800ee04:	4402      	add	r2, r0
 800ee06:	4290      	cmp	r0, r2
 800ee08:	d101      	bne.n	800ee0e <memcmp+0xe>
 800ee0a:	2000      	movs	r0, #0
 800ee0c:	e005      	b.n	800ee1a <memcmp+0x1a>
 800ee0e:	7803      	ldrb	r3, [r0, #0]
 800ee10:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800ee14:	42a3      	cmp	r3, r4
 800ee16:	d001      	beq.n	800ee1c <memcmp+0x1c>
 800ee18:	1b18      	subs	r0, r3, r4
 800ee1a:	bd10      	pop	{r4, pc}
 800ee1c:	3001      	adds	r0, #1
 800ee1e:	e7f2      	b.n	800ee06 <memcmp+0x6>

0800ee20 <memset>:
 800ee20:	4402      	add	r2, r0
 800ee22:	4603      	mov	r3, r0
 800ee24:	4293      	cmp	r3, r2
 800ee26:	d100      	bne.n	800ee2a <memset+0xa>
 800ee28:	4770      	bx	lr
 800ee2a:	f803 1b01 	strb.w	r1, [r3], #1
 800ee2e:	e7f9      	b.n	800ee24 <memset+0x4>

0800ee30 <_close_r>:
 800ee30:	b538      	push	{r3, r4, r5, lr}
 800ee32:	4d06      	ldr	r5, [pc, #24]	@ (800ee4c <_close_r+0x1c>)
 800ee34:	2300      	movs	r3, #0
 800ee36:	4604      	mov	r4, r0
 800ee38:	4608      	mov	r0, r1
 800ee3a:	602b      	str	r3, [r5, #0]
 800ee3c:	f7fa f8fc 	bl	8009038 <_close>
 800ee40:	1c43      	adds	r3, r0, #1
 800ee42:	d102      	bne.n	800ee4a <_close_r+0x1a>
 800ee44:	682b      	ldr	r3, [r5, #0]
 800ee46:	b103      	cbz	r3, 800ee4a <_close_r+0x1a>
 800ee48:	6023      	str	r3, [r4, #0]
 800ee4a:	bd38      	pop	{r3, r4, r5, pc}
 800ee4c:	20001ef0 	.word	0x20001ef0

0800ee50 <_lseek_r>:
 800ee50:	b538      	push	{r3, r4, r5, lr}
 800ee52:	4d07      	ldr	r5, [pc, #28]	@ (800ee70 <_lseek_r+0x20>)
 800ee54:	4604      	mov	r4, r0
 800ee56:	4608      	mov	r0, r1
 800ee58:	4611      	mov	r1, r2
 800ee5a:	2200      	movs	r2, #0
 800ee5c:	602a      	str	r2, [r5, #0]
 800ee5e:	461a      	mov	r2, r3
 800ee60:	f7fa f8f4 	bl	800904c <_lseek>
 800ee64:	1c43      	adds	r3, r0, #1
 800ee66:	d102      	bne.n	800ee6e <_lseek_r+0x1e>
 800ee68:	682b      	ldr	r3, [r5, #0]
 800ee6a:	b103      	cbz	r3, 800ee6e <_lseek_r+0x1e>
 800ee6c:	6023      	str	r3, [r4, #0]
 800ee6e:	bd38      	pop	{r3, r4, r5, pc}
 800ee70:	20001ef0 	.word	0x20001ef0

0800ee74 <_read_r>:
 800ee74:	b538      	push	{r3, r4, r5, lr}
 800ee76:	4d07      	ldr	r5, [pc, #28]	@ (800ee94 <_read_r+0x20>)
 800ee78:	4604      	mov	r4, r0
 800ee7a:	4608      	mov	r0, r1
 800ee7c:	4611      	mov	r1, r2
 800ee7e:	2200      	movs	r2, #0
 800ee80:	602a      	str	r2, [r5, #0]
 800ee82:	461a      	mov	r2, r3
 800ee84:	f7fa f8a2 	bl	8008fcc <_read>
 800ee88:	1c43      	adds	r3, r0, #1
 800ee8a:	d102      	bne.n	800ee92 <_read_r+0x1e>
 800ee8c:	682b      	ldr	r3, [r5, #0]
 800ee8e:	b103      	cbz	r3, 800ee92 <_read_r+0x1e>
 800ee90:	6023      	str	r3, [r4, #0]
 800ee92:	bd38      	pop	{r3, r4, r5, pc}
 800ee94:	20001ef0 	.word	0x20001ef0

0800ee98 <_write_r>:
 800ee98:	b538      	push	{r3, r4, r5, lr}
 800ee9a:	4d07      	ldr	r5, [pc, #28]	@ (800eeb8 <_write_r+0x20>)
 800ee9c:	4604      	mov	r4, r0
 800ee9e:	4608      	mov	r0, r1
 800eea0:	4611      	mov	r1, r2
 800eea2:	2200      	movs	r2, #0
 800eea4:	602a      	str	r2, [r5, #0]
 800eea6:	461a      	mov	r2, r3
 800eea8:	f7fa f89e 	bl	8008fe8 <_write>
 800eeac:	1c43      	adds	r3, r0, #1
 800eeae:	d102      	bne.n	800eeb6 <_write_r+0x1e>
 800eeb0:	682b      	ldr	r3, [r5, #0]
 800eeb2:	b103      	cbz	r3, 800eeb6 <_write_r+0x1e>
 800eeb4:	6023      	str	r3, [r4, #0]
 800eeb6:	bd38      	pop	{r3, r4, r5, pc}
 800eeb8:	20001ef0 	.word	0x20001ef0

0800eebc <__errno>:
 800eebc:	4b01      	ldr	r3, [pc, #4]	@ (800eec4 <__errno+0x8>)
 800eebe:	6818      	ldr	r0, [r3, #0]
 800eec0:	4770      	bx	lr
 800eec2:	bf00      	nop
 800eec4:	20001138 	.word	0x20001138

0800eec8 <__libc_init_array>:
 800eec8:	b570      	push	{r4, r5, r6, lr}
 800eeca:	4d0d      	ldr	r5, [pc, #52]	@ (800ef00 <__libc_init_array+0x38>)
 800eecc:	4c0d      	ldr	r4, [pc, #52]	@ (800ef04 <__libc_init_array+0x3c>)
 800eece:	1b64      	subs	r4, r4, r5
 800eed0:	10a4      	asrs	r4, r4, #2
 800eed2:	2600      	movs	r6, #0
 800eed4:	42a6      	cmp	r6, r4
 800eed6:	d109      	bne.n	800eeec <__libc_init_array+0x24>
 800eed8:	4d0b      	ldr	r5, [pc, #44]	@ (800ef08 <__libc_init_array+0x40>)
 800eeda:	4c0c      	ldr	r4, [pc, #48]	@ (800ef0c <__libc_init_array+0x44>)
 800eedc:	f000 fd38 	bl	800f950 <_init>
 800eee0:	1b64      	subs	r4, r4, r5
 800eee2:	10a4      	asrs	r4, r4, #2
 800eee4:	2600      	movs	r6, #0
 800eee6:	42a6      	cmp	r6, r4
 800eee8:	d105      	bne.n	800eef6 <__libc_init_array+0x2e>
 800eeea:	bd70      	pop	{r4, r5, r6, pc}
 800eeec:	f855 3b04 	ldr.w	r3, [r5], #4
 800eef0:	4798      	blx	r3
 800eef2:	3601      	adds	r6, #1
 800eef4:	e7ee      	b.n	800eed4 <__libc_init_array+0xc>
 800eef6:	f855 3b04 	ldr.w	r3, [r5], #4
 800eefa:	4798      	blx	r3
 800eefc:	3601      	adds	r6, #1
 800eefe:	e7f2      	b.n	800eee6 <__libc_init_array+0x1e>
 800ef00:	08010518 	.word	0x08010518
 800ef04:	08010518 	.word	0x08010518
 800ef08:	08010518 	.word	0x08010518
 800ef0c:	0801051c 	.word	0x0801051c

0800ef10 <__retarget_lock_init_recursive>:
 800ef10:	4770      	bx	lr

0800ef12 <__retarget_lock_acquire_recursive>:
 800ef12:	4770      	bx	lr

0800ef14 <__retarget_lock_release_recursive>:
 800ef14:	4770      	bx	lr

0800ef16 <memcpy>:
 800ef16:	440a      	add	r2, r1
 800ef18:	4291      	cmp	r1, r2
 800ef1a:	f100 33ff 	add.w	r3, r0, #4294967295
 800ef1e:	d100      	bne.n	800ef22 <memcpy+0xc>
 800ef20:	4770      	bx	lr
 800ef22:	b510      	push	{r4, lr}
 800ef24:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ef28:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ef2c:	4291      	cmp	r1, r2
 800ef2e:	d1f9      	bne.n	800ef24 <memcpy+0xe>
 800ef30:	bd10      	pop	{r4, pc}
	...

0800ef34 <_free_r>:
 800ef34:	b538      	push	{r3, r4, r5, lr}
 800ef36:	4605      	mov	r5, r0
 800ef38:	2900      	cmp	r1, #0
 800ef3a:	d041      	beq.n	800efc0 <_free_r+0x8c>
 800ef3c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ef40:	1f0c      	subs	r4, r1, #4
 800ef42:	2b00      	cmp	r3, #0
 800ef44:	bfb8      	it	lt
 800ef46:	18e4      	addlt	r4, r4, r3
 800ef48:	f000 f8e8 	bl	800f11c <__malloc_lock>
 800ef4c:	4a1d      	ldr	r2, [pc, #116]	@ (800efc4 <_free_r+0x90>)
 800ef4e:	6813      	ldr	r3, [r2, #0]
 800ef50:	b933      	cbnz	r3, 800ef60 <_free_r+0x2c>
 800ef52:	6063      	str	r3, [r4, #4]
 800ef54:	6014      	str	r4, [r2, #0]
 800ef56:	4628      	mov	r0, r5
 800ef58:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ef5c:	f000 b8e4 	b.w	800f128 <__malloc_unlock>
 800ef60:	42a3      	cmp	r3, r4
 800ef62:	d908      	bls.n	800ef76 <_free_r+0x42>
 800ef64:	6820      	ldr	r0, [r4, #0]
 800ef66:	1821      	adds	r1, r4, r0
 800ef68:	428b      	cmp	r3, r1
 800ef6a:	bf01      	itttt	eq
 800ef6c:	6819      	ldreq	r1, [r3, #0]
 800ef6e:	685b      	ldreq	r3, [r3, #4]
 800ef70:	1809      	addeq	r1, r1, r0
 800ef72:	6021      	streq	r1, [r4, #0]
 800ef74:	e7ed      	b.n	800ef52 <_free_r+0x1e>
 800ef76:	461a      	mov	r2, r3
 800ef78:	685b      	ldr	r3, [r3, #4]
 800ef7a:	b10b      	cbz	r3, 800ef80 <_free_r+0x4c>
 800ef7c:	42a3      	cmp	r3, r4
 800ef7e:	d9fa      	bls.n	800ef76 <_free_r+0x42>
 800ef80:	6811      	ldr	r1, [r2, #0]
 800ef82:	1850      	adds	r0, r2, r1
 800ef84:	42a0      	cmp	r0, r4
 800ef86:	d10b      	bne.n	800efa0 <_free_r+0x6c>
 800ef88:	6820      	ldr	r0, [r4, #0]
 800ef8a:	4401      	add	r1, r0
 800ef8c:	1850      	adds	r0, r2, r1
 800ef8e:	4283      	cmp	r3, r0
 800ef90:	6011      	str	r1, [r2, #0]
 800ef92:	d1e0      	bne.n	800ef56 <_free_r+0x22>
 800ef94:	6818      	ldr	r0, [r3, #0]
 800ef96:	685b      	ldr	r3, [r3, #4]
 800ef98:	6053      	str	r3, [r2, #4]
 800ef9a:	4408      	add	r0, r1
 800ef9c:	6010      	str	r0, [r2, #0]
 800ef9e:	e7da      	b.n	800ef56 <_free_r+0x22>
 800efa0:	d902      	bls.n	800efa8 <_free_r+0x74>
 800efa2:	230c      	movs	r3, #12
 800efa4:	602b      	str	r3, [r5, #0]
 800efa6:	e7d6      	b.n	800ef56 <_free_r+0x22>
 800efa8:	6820      	ldr	r0, [r4, #0]
 800efaa:	1821      	adds	r1, r4, r0
 800efac:	428b      	cmp	r3, r1
 800efae:	bf04      	itt	eq
 800efb0:	6819      	ldreq	r1, [r3, #0]
 800efb2:	685b      	ldreq	r3, [r3, #4]
 800efb4:	6063      	str	r3, [r4, #4]
 800efb6:	bf04      	itt	eq
 800efb8:	1809      	addeq	r1, r1, r0
 800efba:	6021      	streq	r1, [r4, #0]
 800efbc:	6054      	str	r4, [r2, #4]
 800efbe:	e7ca      	b.n	800ef56 <_free_r+0x22>
 800efc0:	bd38      	pop	{r3, r4, r5, pc}
 800efc2:	bf00      	nop
 800efc4:	20001efc 	.word	0x20001efc

0800efc8 <malloc>:
 800efc8:	4b02      	ldr	r3, [pc, #8]	@ (800efd4 <malloc+0xc>)
 800efca:	4601      	mov	r1, r0
 800efcc:	6818      	ldr	r0, [r3, #0]
 800efce:	f000 b825 	b.w	800f01c <_malloc_r>
 800efd2:	bf00      	nop
 800efd4:	20001138 	.word	0x20001138

0800efd8 <sbrk_aligned>:
 800efd8:	b570      	push	{r4, r5, r6, lr}
 800efda:	4e0f      	ldr	r6, [pc, #60]	@ (800f018 <sbrk_aligned+0x40>)
 800efdc:	460c      	mov	r4, r1
 800efde:	6831      	ldr	r1, [r6, #0]
 800efe0:	4605      	mov	r5, r0
 800efe2:	b911      	cbnz	r1, 800efea <sbrk_aligned+0x12>
 800efe4:	f000 fca4 	bl	800f930 <_sbrk_r>
 800efe8:	6030      	str	r0, [r6, #0]
 800efea:	4621      	mov	r1, r4
 800efec:	4628      	mov	r0, r5
 800efee:	f000 fc9f 	bl	800f930 <_sbrk_r>
 800eff2:	1c43      	adds	r3, r0, #1
 800eff4:	d103      	bne.n	800effe <sbrk_aligned+0x26>
 800eff6:	f04f 34ff 	mov.w	r4, #4294967295
 800effa:	4620      	mov	r0, r4
 800effc:	bd70      	pop	{r4, r5, r6, pc}
 800effe:	1cc4      	adds	r4, r0, #3
 800f000:	f024 0403 	bic.w	r4, r4, #3
 800f004:	42a0      	cmp	r0, r4
 800f006:	d0f8      	beq.n	800effa <sbrk_aligned+0x22>
 800f008:	1a21      	subs	r1, r4, r0
 800f00a:	4628      	mov	r0, r5
 800f00c:	f000 fc90 	bl	800f930 <_sbrk_r>
 800f010:	3001      	adds	r0, #1
 800f012:	d1f2      	bne.n	800effa <sbrk_aligned+0x22>
 800f014:	e7ef      	b.n	800eff6 <sbrk_aligned+0x1e>
 800f016:	bf00      	nop
 800f018:	20001ef8 	.word	0x20001ef8

0800f01c <_malloc_r>:
 800f01c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f020:	1ccd      	adds	r5, r1, #3
 800f022:	f025 0503 	bic.w	r5, r5, #3
 800f026:	3508      	adds	r5, #8
 800f028:	2d0c      	cmp	r5, #12
 800f02a:	bf38      	it	cc
 800f02c:	250c      	movcc	r5, #12
 800f02e:	2d00      	cmp	r5, #0
 800f030:	4606      	mov	r6, r0
 800f032:	db01      	blt.n	800f038 <_malloc_r+0x1c>
 800f034:	42a9      	cmp	r1, r5
 800f036:	d904      	bls.n	800f042 <_malloc_r+0x26>
 800f038:	230c      	movs	r3, #12
 800f03a:	6033      	str	r3, [r6, #0]
 800f03c:	2000      	movs	r0, #0
 800f03e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f042:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800f118 <_malloc_r+0xfc>
 800f046:	f000 f869 	bl	800f11c <__malloc_lock>
 800f04a:	f8d8 3000 	ldr.w	r3, [r8]
 800f04e:	461c      	mov	r4, r3
 800f050:	bb44      	cbnz	r4, 800f0a4 <_malloc_r+0x88>
 800f052:	4629      	mov	r1, r5
 800f054:	4630      	mov	r0, r6
 800f056:	f7ff ffbf 	bl	800efd8 <sbrk_aligned>
 800f05a:	1c43      	adds	r3, r0, #1
 800f05c:	4604      	mov	r4, r0
 800f05e:	d158      	bne.n	800f112 <_malloc_r+0xf6>
 800f060:	f8d8 4000 	ldr.w	r4, [r8]
 800f064:	4627      	mov	r7, r4
 800f066:	2f00      	cmp	r7, #0
 800f068:	d143      	bne.n	800f0f2 <_malloc_r+0xd6>
 800f06a:	2c00      	cmp	r4, #0
 800f06c:	d04b      	beq.n	800f106 <_malloc_r+0xea>
 800f06e:	6823      	ldr	r3, [r4, #0]
 800f070:	4639      	mov	r1, r7
 800f072:	4630      	mov	r0, r6
 800f074:	eb04 0903 	add.w	r9, r4, r3
 800f078:	f000 fc5a 	bl	800f930 <_sbrk_r>
 800f07c:	4581      	cmp	r9, r0
 800f07e:	d142      	bne.n	800f106 <_malloc_r+0xea>
 800f080:	6821      	ldr	r1, [r4, #0]
 800f082:	1a6d      	subs	r5, r5, r1
 800f084:	4629      	mov	r1, r5
 800f086:	4630      	mov	r0, r6
 800f088:	f7ff ffa6 	bl	800efd8 <sbrk_aligned>
 800f08c:	3001      	adds	r0, #1
 800f08e:	d03a      	beq.n	800f106 <_malloc_r+0xea>
 800f090:	6823      	ldr	r3, [r4, #0]
 800f092:	442b      	add	r3, r5
 800f094:	6023      	str	r3, [r4, #0]
 800f096:	f8d8 3000 	ldr.w	r3, [r8]
 800f09a:	685a      	ldr	r2, [r3, #4]
 800f09c:	bb62      	cbnz	r2, 800f0f8 <_malloc_r+0xdc>
 800f09e:	f8c8 7000 	str.w	r7, [r8]
 800f0a2:	e00f      	b.n	800f0c4 <_malloc_r+0xa8>
 800f0a4:	6822      	ldr	r2, [r4, #0]
 800f0a6:	1b52      	subs	r2, r2, r5
 800f0a8:	d420      	bmi.n	800f0ec <_malloc_r+0xd0>
 800f0aa:	2a0b      	cmp	r2, #11
 800f0ac:	d917      	bls.n	800f0de <_malloc_r+0xc2>
 800f0ae:	1961      	adds	r1, r4, r5
 800f0b0:	42a3      	cmp	r3, r4
 800f0b2:	6025      	str	r5, [r4, #0]
 800f0b4:	bf18      	it	ne
 800f0b6:	6059      	strne	r1, [r3, #4]
 800f0b8:	6863      	ldr	r3, [r4, #4]
 800f0ba:	bf08      	it	eq
 800f0bc:	f8c8 1000 	streq.w	r1, [r8]
 800f0c0:	5162      	str	r2, [r4, r5]
 800f0c2:	604b      	str	r3, [r1, #4]
 800f0c4:	4630      	mov	r0, r6
 800f0c6:	f000 f82f 	bl	800f128 <__malloc_unlock>
 800f0ca:	f104 000b 	add.w	r0, r4, #11
 800f0ce:	1d23      	adds	r3, r4, #4
 800f0d0:	f020 0007 	bic.w	r0, r0, #7
 800f0d4:	1ac2      	subs	r2, r0, r3
 800f0d6:	bf1c      	itt	ne
 800f0d8:	1a1b      	subne	r3, r3, r0
 800f0da:	50a3      	strne	r3, [r4, r2]
 800f0dc:	e7af      	b.n	800f03e <_malloc_r+0x22>
 800f0de:	6862      	ldr	r2, [r4, #4]
 800f0e0:	42a3      	cmp	r3, r4
 800f0e2:	bf0c      	ite	eq
 800f0e4:	f8c8 2000 	streq.w	r2, [r8]
 800f0e8:	605a      	strne	r2, [r3, #4]
 800f0ea:	e7eb      	b.n	800f0c4 <_malloc_r+0xa8>
 800f0ec:	4623      	mov	r3, r4
 800f0ee:	6864      	ldr	r4, [r4, #4]
 800f0f0:	e7ae      	b.n	800f050 <_malloc_r+0x34>
 800f0f2:	463c      	mov	r4, r7
 800f0f4:	687f      	ldr	r7, [r7, #4]
 800f0f6:	e7b6      	b.n	800f066 <_malloc_r+0x4a>
 800f0f8:	461a      	mov	r2, r3
 800f0fa:	685b      	ldr	r3, [r3, #4]
 800f0fc:	42a3      	cmp	r3, r4
 800f0fe:	d1fb      	bne.n	800f0f8 <_malloc_r+0xdc>
 800f100:	2300      	movs	r3, #0
 800f102:	6053      	str	r3, [r2, #4]
 800f104:	e7de      	b.n	800f0c4 <_malloc_r+0xa8>
 800f106:	230c      	movs	r3, #12
 800f108:	6033      	str	r3, [r6, #0]
 800f10a:	4630      	mov	r0, r6
 800f10c:	f000 f80c 	bl	800f128 <__malloc_unlock>
 800f110:	e794      	b.n	800f03c <_malloc_r+0x20>
 800f112:	6005      	str	r5, [r0, #0]
 800f114:	e7d6      	b.n	800f0c4 <_malloc_r+0xa8>
 800f116:	bf00      	nop
 800f118:	20001efc 	.word	0x20001efc

0800f11c <__malloc_lock>:
 800f11c:	4801      	ldr	r0, [pc, #4]	@ (800f124 <__malloc_lock+0x8>)
 800f11e:	f7ff bef8 	b.w	800ef12 <__retarget_lock_acquire_recursive>
 800f122:	bf00      	nop
 800f124:	20001ef4 	.word	0x20001ef4

0800f128 <__malloc_unlock>:
 800f128:	4801      	ldr	r0, [pc, #4]	@ (800f130 <__malloc_unlock+0x8>)
 800f12a:	f7ff bef3 	b.w	800ef14 <__retarget_lock_release_recursive>
 800f12e:	bf00      	nop
 800f130:	20001ef4 	.word	0x20001ef4

0800f134 <__sfputc_r>:
 800f134:	6893      	ldr	r3, [r2, #8]
 800f136:	3b01      	subs	r3, #1
 800f138:	2b00      	cmp	r3, #0
 800f13a:	b410      	push	{r4}
 800f13c:	6093      	str	r3, [r2, #8]
 800f13e:	da08      	bge.n	800f152 <__sfputc_r+0x1e>
 800f140:	6994      	ldr	r4, [r2, #24]
 800f142:	42a3      	cmp	r3, r4
 800f144:	db01      	blt.n	800f14a <__sfputc_r+0x16>
 800f146:	290a      	cmp	r1, #10
 800f148:	d103      	bne.n	800f152 <__sfputc_r+0x1e>
 800f14a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f14e:	f7ff bdc2 	b.w	800ecd6 <__swbuf_r>
 800f152:	6813      	ldr	r3, [r2, #0]
 800f154:	1c58      	adds	r0, r3, #1
 800f156:	6010      	str	r0, [r2, #0]
 800f158:	7019      	strb	r1, [r3, #0]
 800f15a:	4608      	mov	r0, r1
 800f15c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f160:	4770      	bx	lr

0800f162 <__sfputs_r>:
 800f162:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f164:	4606      	mov	r6, r0
 800f166:	460f      	mov	r7, r1
 800f168:	4614      	mov	r4, r2
 800f16a:	18d5      	adds	r5, r2, r3
 800f16c:	42ac      	cmp	r4, r5
 800f16e:	d101      	bne.n	800f174 <__sfputs_r+0x12>
 800f170:	2000      	movs	r0, #0
 800f172:	e007      	b.n	800f184 <__sfputs_r+0x22>
 800f174:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f178:	463a      	mov	r2, r7
 800f17a:	4630      	mov	r0, r6
 800f17c:	f7ff ffda 	bl	800f134 <__sfputc_r>
 800f180:	1c43      	adds	r3, r0, #1
 800f182:	d1f3      	bne.n	800f16c <__sfputs_r+0xa>
 800f184:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800f188 <_vfiprintf_r>:
 800f188:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f18c:	460d      	mov	r5, r1
 800f18e:	b09d      	sub	sp, #116	@ 0x74
 800f190:	4614      	mov	r4, r2
 800f192:	4698      	mov	r8, r3
 800f194:	4606      	mov	r6, r0
 800f196:	b118      	cbz	r0, 800f1a0 <_vfiprintf_r+0x18>
 800f198:	6a03      	ldr	r3, [r0, #32]
 800f19a:	b90b      	cbnz	r3, 800f1a0 <_vfiprintf_r+0x18>
 800f19c:	f7ff fbfe 	bl	800e99c <__sinit>
 800f1a0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f1a2:	07d9      	lsls	r1, r3, #31
 800f1a4:	d405      	bmi.n	800f1b2 <_vfiprintf_r+0x2a>
 800f1a6:	89ab      	ldrh	r3, [r5, #12]
 800f1a8:	059a      	lsls	r2, r3, #22
 800f1aa:	d402      	bmi.n	800f1b2 <_vfiprintf_r+0x2a>
 800f1ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f1ae:	f7ff feb0 	bl	800ef12 <__retarget_lock_acquire_recursive>
 800f1b2:	89ab      	ldrh	r3, [r5, #12]
 800f1b4:	071b      	lsls	r3, r3, #28
 800f1b6:	d501      	bpl.n	800f1bc <_vfiprintf_r+0x34>
 800f1b8:	692b      	ldr	r3, [r5, #16]
 800f1ba:	b99b      	cbnz	r3, 800f1e4 <_vfiprintf_r+0x5c>
 800f1bc:	4629      	mov	r1, r5
 800f1be:	4630      	mov	r0, r6
 800f1c0:	f7ff fdc8 	bl	800ed54 <__swsetup_r>
 800f1c4:	b170      	cbz	r0, 800f1e4 <_vfiprintf_r+0x5c>
 800f1c6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f1c8:	07dc      	lsls	r4, r3, #31
 800f1ca:	d504      	bpl.n	800f1d6 <_vfiprintf_r+0x4e>
 800f1cc:	f04f 30ff 	mov.w	r0, #4294967295
 800f1d0:	b01d      	add	sp, #116	@ 0x74
 800f1d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f1d6:	89ab      	ldrh	r3, [r5, #12]
 800f1d8:	0598      	lsls	r0, r3, #22
 800f1da:	d4f7      	bmi.n	800f1cc <_vfiprintf_r+0x44>
 800f1dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f1de:	f7ff fe99 	bl	800ef14 <__retarget_lock_release_recursive>
 800f1e2:	e7f3      	b.n	800f1cc <_vfiprintf_r+0x44>
 800f1e4:	2300      	movs	r3, #0
 800f1e6:	9309      	str	r3, [sp, #36]	@ 0x24
 800f1e8:	2320      	movs	r3, #32
 800f1ea:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f1ee:	f8cd 800c 	str.w	r8, [sp, #12]
 800f1f2:	2330      	movs	r3, #48	@ 0x30
 800f1f4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800f3a4 <_vfiprintf_r+0x21c>
 800f1f8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f1fc:	f04f 0901 	mov.w	r9, #1
 800f200:	4623      	mov	r3, r4
 800f202:	469a      	mov	sl, r3
 800f204:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f208:	b10a      	cbz	r2, 800f20e <_vfiprintf_r+0x86>
 800f20a:	2a25      	cmp	r2, #37	@ 0x25
 800f20c:	d1f9      	bne.n	800f202 <_vfiprintf_r+0x7a>
 800f20e:	ebba 0b04 	subs.w	fp, sl, r4
 800f212:	d00b      	beq.n	800f22c <_vfiprintf_r+0xa4>
 800f214:	465b      	mov	r3, fp
 800f216:	4622      	mov	r2, r4
 800f218:	4629      	mov	r1, r5
 800f21a:	4630      	mov	r0, r6
 800f21c:	f7ff ffa1 	bl	800f162 <__sfputs_r>
 800f220:	3001      	adds	r0, #1
 800f222:	f000 80a7 	beq.w	800f374 <_vfiprintf_r+0x1ec>
 800f226:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f228:	445a      	add	r2, fp
 800f22a:	9209      	str	r2, [sp, #36]	@ 0x24
 800f22c:	f89a 3000 	ldrb.w	r3, [sl]
 800f230:	2b00      	cmp	r3, #0
 800f232:	f000 809f 	beq.w	800f374 <_vfiprintf_r+0x1ec>
 800f236:	2300      	movs	r3, #0
 800f238:	f04f 32ff 	mov.w	r2, #4294967295
 800f23c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f240:	f10a 0a01 	add.w	sl, sl, #1
 800f244:	9304      	str	r3, [sp, #16]
 800f246:	9307      	str	r3, [sp, #28]
 800f248:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f24c:	931a      	str	r3, [sp, #104]	@ 0x68
 800f24e:	4654      	mov	r4, sl
 800f250:	2205      	movs	r2, #5
 800f252:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f256:	4853      	ldr	r0, [pc, #332]	@ (800f3a4 <_vfiprintf_r+0x21c>)
 800f258:	f7f9 fbfa 	bl	8008a50 <memchr>
 800f25c:	9a04      	ldr	r2, [sp, #16]
 800f25e:	b9d8      	cbnz	r0, 800f298 <_vfiprintf_r+0x110>
 800f260:	06d1      	lsls	r1, r2, #27
 800f262:	bf44      	itt	mi
 800f264:	2320      	movmi	r3, #32
 800f266:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f26a:	0713      	lsls	r3, r2, #28
 800f26c:	bf44      	itt	mi
 800f26e:	232b      	movmi	r3, #43	@ 0x2b
 800f270:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f274:	f89a 3000 	ldrb.w	r3, [sl]
 800f278:	2b2a      	cmp	r3, #42	@ 0x2a
 800f27a:	d015      	beq.n	800f2a8 <_vfiprintf_r+0x120>
 800f27c:	9a07      	ldr	r2, [sp, #28]
 800f27e:	4654      	mov	r4, sl
 800f280:	2000      	movs	r0, #0
 800f282:	f04f 0c0a 	mov.w	ip, #10
 800f286:	4621      	mov	r1, r4
 800f288:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f28c:	3b30      	subs	r3, #48	@ 0x30
 800f28e:	2b09      	cmp	r3, #9
 800f290:	d94b      	bls.n	800f32a <_vfiprintf_r+0x1a2>
 800f292:	b1b0      	cbz	r0, 800f2c2 <_vfiprintf_r+0x13a>
 800f294:	9207      	str	r2, [sp, #28]
 800f296:	e014      	b.n	800f2c2 <_vfiprintf_r+0x13a>
 800f298:	eba0 0308 	sub.w	r3, r0, r8
 800f29c:	fa09 f303 	lsl.w	r3, r9, r3
 800f2a0:	4313      	orrs	r3, r2
 800f2a2:	9304      	str	r3, [sp, #16]
 800f2a4:	46a2      	mov	sl, r4
 800f2a6:	e7d2      	b.n	800f24e <_vfiprintf_r+0xc6>
 800f2a8:	9b03      	ldr	r3, [sp, #12]
 800f2aa:	1d19      	adds	r1, r3, #4
 800f2ac:	681b      	ldr	r3, [r3, #0]
 800f2ae:	9103      	str	r1, [sp, #12]
 800f2b0:	2b00      	cmp	r3, #0
 800f2b2:	bfbb      	ittet	lt
 800f2b4:	425b      	neglt	r3, r3
 800f2b6:	f042 0202 	orrlt.w	r2, r2, #2
 800f2ba:	9307      	strge	r3, [sp, #28]
 800f2bc:	9307      	strlt	r3, [sp, #28]
 800f2be:	bfb8      	it	lt
 800f2c0:	9204      	strlt	r2, [sp, #16]
 800f2c2:	7823      	ldrb	r3, [r4, #0]
 800f2c4:	2b2e      	cmp	r3, #46	@ 0x2e
 800f2c6:	d10a      	bne.n	800f2de <_vfiprintf_r+0x156>
 800f2c8:	7863      	ldrb	r3, [r4, #1]
 800f2ca:	2b2a      	cmp	r3, #42	@ 0x2a
 800f2cc:	d132      	bne.n	800f334 <_vfiprintf_r+0x1ac>
 800f2ce:	9b03      	ldr	r3, [sp, #12]
 800f2d0:	1d1a      	adds	r2, r3, #4
 800f2d2:	681b      	ldr	r3, [r3, #0]
 800f2d4:	9203      	str	r2, [sp, #12]
 800f2d6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f2da:	3402      	adds	r4, #2
 800f2dc:	9305      	str	r3, [sp, #20]
 800f2de:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800f3b4 <_vfiprintf_r+0x22c>
 800f2e2:	7821      	ldrb	r1, [r4, #0]
 800f2e4:	2203      	movs	r2, #3
 800f2e6:	4650      	mov	r0, sl
 800f2e8:	f7f9 fbb2 	bl	8008a50 <memchr>
 800f2ec:	b138      	cbz	r0, 800f2fe <_vfiprintf_r+0x176>
 800f2ee:	9b04      	ldr	r3, [sp, #16]
 800f2f0:	eba0 000a 	sub.w	r0, r0, sl
 800f2f4:	2240      	movs	r2, #64	@ 0x40
 800f2f6:	4082      	lsls	r2, r0
 800f2f8:	4313      	orrs	r3, r2
 800f2fa:	3401      	adds	r4, #1
 800f2fc:	9304      	str	r3, [sp, #16]
 800f2fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f302:	4829      	ldr	r0, [pc, #164]	@ (800f3a8 <_vfiprintf_r+0x220>)
 800f304:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f308:	2206      	movs	r2, #6
 800f30a:	f7f9 fba1 	bl	8008a50 <memchr>
 800f30e:	2800      	cmp	r0, #0
 800f310:	d03f      	beq.n	800f392 <_vfiprintf_r+0x20a>
 800f312:	4b26      	ldr	r3, [pc, #152]	@ (800f3ac <_vfiprintf_r+0x224>)
 800f314:	bb1b      	cbnz	r3, 800f35e <_vfiprintf_r+0x1d6>
 800f316:	9b03      	ldr	r3, [sp, #12]
 800f318:	3307      	adds	r3, #7
 800f31a:	f023 0307 	bic.w	r3, r3, #7
 800f31e:	3308      	adds	r3, #8
 800f320:	9303      	str	r3, [sp, #12]
 800f322:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f324:	443b      	add	r3, r7
 800f326:	9309      	str	r3, [sp, #36]	@ 0x24
 800f328:	e76a      	b.n	800f200 <_vfiprintf_r+0x78>
 800f32a:	fb0c 3202 	mla	r2, ip, r2, r3
 800f32e:	460c      	mov	r4, r1
 800f330:	2001      	movs	r0, #1
 800f332:	e7a8      	b.n	800f286 <_vfiprintf_r+0xfe>
 800f334:	2300      	movs	r3, #0
 800f336:	3401      	adds	r4, #1
 800f338:	9305      	str	r3, [sp, #20]
 800f33a:	4619      	mov	r1, r3
 800f33c:	f04f 0c0a 	mov.w	ip, #10
 800f340:	4620      	mov	r0, r4
 800f342:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f346:	3a30      	subs	r2, #48	@ 0x30
 800f348:	2a09      	cmp	r2, #9
 800f34a:	d903      	bls.n	800f354 <_vfiprintf_r+0x1cc>
 800f34c:	2b00      	cmp	r3, #0
 800f34e:	d0c6      	beq.n	800f2de <_vfiprintf_r+0x156>
 800f350:	9105      	str	r1, [sp, #20]
 800f352:	e7c4      	b.n	800f2de <_vfiprintf_r+0x156>
 800f354:	fb0c 2101 	mla	r1, ip, r1, r2
 800f358:	4604      	mov	r4, r0
 800f35a:	2301      	movs	r3, #1
 800f35c:	e7f0      	b.n	800f340 <_vfiprintf_r+0x1b8>
 800f35e:	ab03      	add	r3, sp, #12
 800f360:	9300      	str	r3, [sp, #0]
 800f362:	462a      	mov	r2, r5
 800f364:	4b12      	ldr	r3, [pc, #72]	@ (800f3b0 <_vfiprintf_r+0x228>)
 800f366:	a904      	add	r1, sp, #16
 800f368:	4630      	mov	r0, r6
 800f36a:	f3af 8000 	nop.w
 800f36e:	4607      	mov	r7, r0
 800f370:	1c78      	adds	r0, r7, #1
 800f372:	d1d6      	bne.n	800f322 <_vfiprintf_r+0x19a>
 800f374:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f376:	07d9      	lsls	r1, r3, #31
 800f378:	d405      	bmi.n	800f386 <_vfiprintf_r+0x1fe>
 800f37a:	89ab      	ldrh	r3, [r5, #12]
 800f37c:	059a      	lsls	r2, r3, #22
 800f37e:	d402      	bmi.n	800f386 <_vfiprintf_r+0x1fe>
 800f380:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f382:	f7ff fdc7 	bl	800ef14 <__retarget_lock_release_recursive>
 800f386:	89ab      	ldrh	r3, [r5, #12]
 800f388:	065b      	lsls	r3, r3, #25
 800f38a:	f53f af1f 	bmi.w	800f1cc <_vfiprintf_r+0x44>
 800f38e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f390:	e71e      	b.n	800f1d0 <_vfiprintf_r+0x48>
 800f392:	ab03      	add	r3, sp, #12
 800f394:	9300      	str	r3, [sp, #0]
 800f396:	462a      	mov	r2, r5
 800f398:	4b05      	ldr	r3, [pc, #20]	@ (800f3b0 <_vfiprintf_r+0x228>)
 800f39a:	a904      	add	r1, sp, #16
 800f39c:	4630      	mov	r0, r6
 800f39e:	f000 f879 	bl	800f494 <_printf_i>
 800f3a2:	e7e4      	b.n	800f36e <_vfiprintf_r+0x1e6>
 800f3a4:	080104d6 	.word	0x080104d6
 800f3a8:	080104e0 	.word	0x080104e0
 800f3ac:	00000000 	.word	0x00000000
 800f3b0:	0800f163 	.word	0x0800f163
 800f3b4:	080104dc 	.word	0x080104dc

0800f3b8 <_printf_common>:
 800f3b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f3bc:	4616      	mov	r6, r2
 800f3be:	4698      	mov	r8, r3
 800f3c0:	688a      	ldr	r2, [r1, #8]
 800f3c2:	690b      	ldr	r3, [r1, #16]
 800f3c4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800f3c8:	4293      	cmp	r3, r2
 800f3ca:	bfb8      	it	lt
 800f3cc:	4613      	movlt	r3, r2
 800f3ce:	6033      	str	r3, [r6, #0]
 800f3d0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800f3d4:	4607      	mov	r7, r0
 800f3d6:	460c      	mov	r4, r1
 800f3d8:	b10a      	cbz	r2, 800f3de <_printf_common+0x26>
 800f3da:	3301      	adds	r3, #1
 800f3dc:	6033      	str	r3, [r6, #0]
 800f3de:	6823      	ldr	r3, [r4, #0]
 800f3e0:	0699      	lsls	r1, r3, #26
 800f3e2:	bf42      	ittt	mi
 800f3e4:	6833      	ldrmi	r3, [r6, #0]
 800f3e6:	3302      	addmi	r3, #2
 800f3e8:	6033      	strmi	r3, [r6, #0]
 800f3ea:	6825      	ldr	r5, [r4, #0]
 800f3ec:	f015 0506 	ands.w	r5, r5, #6
 800f3f0:	d106      	bne.n	800f400 <_printf_common+0x48>
 800f3f2:	f104 0a19 	add.w	sl, r4, #25
 800f3f6:	68e3      	ldr	r3, [r4, #12]
 800f3f8:	6832      	ldr	r2, [r6, #0]
 800f3fa:	1a9b      	subs	r3, r3, r2
 800f3fc:	42ab      	cmp	r3, r5
 800f3fe:	dc26      	bgt.n	800f44e <_printf_common+0x96>
 800f400:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800f404:	6822      	ldr	r2, [r4, #0]
 800f406:	3b00      	subs	r3, #0
 800f408:	bf18      	it	ne
 800f40a:	2301      	movne	r3, #1
 800f40c:	0692      	lsls	r2, r2, #26
 800f40e:	d42b      	bmi.n	800f468 <_printf_common+0xb0>
 800f410:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800f414:	4641      	mov	r1, r8
 800f416:	4638      	mov	r0, r7
 800f418:	47c8      	blx	r9
 800f41a:	3001      	adds	r0, #1
 800f41c:	d01e      	beq.n	800f45c <_printf_common+0xa4>
 800f41e:	6823      	ldr	r3, [r4, #0]
 800f420:	6922      	ldr	r2, [r4, #16]
 800f422:	f003 0306 	and.w	r3, r3, #6
 800f426:	2b04      	cmp	r3, #4
 800f428:	bf02      	ittt	eq
 800f42a:	68e5      	ldreq	r5, [r4, #12]
 800f42c:	6833      	ldreq	r3, [r6, #0]
 800f42e:	1aed      	subeq	r5, r5, r3
 800f430:	68a3      	ldr	r3, [r4, #8]
 800f432:	bf0c      	ite	eq
 800f434:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f438:	2500      	movne	r5, #0
 800f43a:	4293      	cmp	r3, r2
 800f43c:	bfc4      	itt	gt
 800f43e:	1a9b      	subgt	r3, r3, r2
 800f440:	18ed      	addgt	r5, r5, r3
 800f442:	2600      	movs	r6, #0
 800f444:	341a      	adds	r4, #26
 800f446:	42b5      	cmp	r5, r6
 800f448:	d11a      	bne.n	800f480 <_printf_common+0xc8>
 800f44a:	2000      	movs	r0, #0
 800f44c:	e008      	b.n	800f460 <_printf_common+0xa8>
 800f44e:	2301      	movs	r3, #1
 800f450:	4652      	mov	r2, sl
 800f452:	4641      	mov	r1, r8
 800f454:	4638      	mov	r0, r7
 800f456:	47c8      	blx	r9
 800f458:	3001      	adds	r0, #1
 800f45a:	d103      	bne.n	800f464 <_printf_common+0xac>
 800f45c:	f04f 30ff 	mov.w	r0, #4294967295
 800f460:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f464:	3501      	adds	r5, #1
 800f466:	e7c6      	b.n	800f3f6 <_printf_common+0x3e>
 800f468:	18e1      	adds	r1, r4, r3
 800f46a:	1c5a      	adds	r2, r3, #1
 800f46c:	2030      	movs	r0, #48	@ 0x30
 800f46e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800f472:	4422      	add	r2, r4
 800f474:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800f478:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800f47c:	3302      	adds	r3, #2
 800f47e:	e7c7      	b.n	800f410 <_printf_common+0x58>
 800f480:	2301      	movs	r3, #1
 800f482:	4622      	mov	r2, r4
 800f484:	4641      	mov	r1, r8
 800f486:	4638      	mov	r0, r7
 800f488:	47c8      	blx	r9
 800f48a:	3001      	adds	r0, #1
 800f48c:	d0e6      	beq.n	800f45c <_printf_common+0xa4>
 800f48e:	3601      	adds	r6, #1
 800f490:	e7d9      	b.n	800f446 <_printf_common+0x8e>
	...

0800f494 <_printf_i>:
 800f494:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f498:	7e0f      	ldrb	r7, [r1, #24]
 800f49a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800f49c:	2f78      	cmp	r7, #120	@ 0x78
 800f49e:	4691      	mov	r9, r2
 800f4a0:	4680      	mov	r8, r0
 800f4a2:	460c      	mov	r4, r1
 800f4a4:	469a      	mov	sl, r3
 800f4a6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800f4aa:	d807      	bhi.n	800f4bc <_printf_i+0x28>
 800f4ac:	2f62      	cmp	r7, #98	@ 0x62
 800f4ae:	d80a      	bhi.n	800f4c6 <_printf_i+0x32>
 800f4b0:	2f00      	cmp	r7, #0
 800f4b2:	f000 80d1 	beq.w	800f658 <_printf_i+0x1c4>
 800f4b6:	2f58      	cmp	r7, #88	@ 0x58
 800f4b8:	f000 80b8 	beq.w	800f62c <_printf_i+0x198>
 800f4bc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f4c0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800f4c4:	e03a      	b.n	800f53c <_printf_i+0xa8>
 800f4c6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800f4ca:	2b15      	cmp	r3, #21
 800f4cc:	d8f6      	bhi.n	800f4bc <_printf_i+0x28>
 800f4ce:	a101      	add	r1, pc, #4	@ (adr r1, 800f4d4 <_printf_i+0x40>)
 800f4d0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f4d4:	0800f52d 	.word	0x0800f52d
 800f4d8:	0800f541 	.word	0x0800f541
 800f4dc:	0800f4bd 	.word	0x0800f4bd
 800f4e0:	0800f4bd 	.word	0x0800f4bd
 800f4e4:	0800f4bd 	.word	0x0800f4bd
 800f4e8:	0800f4bd 	.word	0x0800f4bd
 800f4ec:	0800f541 	.word	0x0800f541
 800f4f0:	0800f4bd 	.word	0x0800f4bd
 800f4f4:	0800f4bd 	.word	0x0800f4bd
 800f4f8:	0800f4bd 	.word	0x0800f4bd
 800f4fc:	0800f4bd 	.word	0x0800f4bd
 800f500:	0800f63f 	.word	0x0800f63f
 800f504:	0800f56b 	.word	0x0800f56b
 800f508:	0800f5f9 	.word	0x0800f5f9
 800f50c:	0800f4bd 	.word	0x0800f4bd
 800f510:	0800f4bd 	.word	0x0800f4bd
 800f514:	0800f661 	.word	0x0800f661
 800f518:	0800f4bd 	.word	0x0800f4bd
 800f51c:	0800f56b 	.word	0x0800f56b
 800f520:	0800f4bd 	.word	0x0800f4bd
 800f524:	0800f4bd 	.word	0x0800f4bd
 800f528:	0800f601 	.word	0x0800f601
 800f52c:	6833      	ldr	r3, [r6, #0]
 800f52e:	1d1a      	adds	r2, r3, #4
 800f530:	681b      	ldr	r3, [r3, #0]
 800f532:	6032      	str	r2, [r6, #0]
 800f534:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f538:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800f53c:	2301      	movs	r3, #1
 800f53e:	e09c      	b.n	800f67a <_printf_i+0x1e6>
 800f540:	6833      	ldr	r3, [r6, #0]
 800f542:	6820      	ldr	r0, [r4, #0]
 800f544:	1d19      	adds	r1, r3, #4
 800f546:	6031      	str	r1, [r6, #0]
 800f548:	0606      	lsls	r6, r0, #24
 800f54a:	d501      	bpl.n	800f550 <_printf_i+0xbc>
 800f54c:	681d      	ldr	r5, [r3, #0]
 800f54e:	e003      	b.n	800f558 <_printf_i+0xc4>
 800f550:	0645      	lsls	r5, r0, #25
 800f552:	d5fb      	bpl.n	800f54c <_printf_i+0xb8>
 800f554:	f9b3 5000 	ldrsh.w	r5, [r3]
 800f558:	2d00      	cmp	r5, #0
 800f55a:	da03      	bge.n	800f564 <_printf_i+0xd0>
 800f55c:	232d      	movs	r3, #45	@ 0x2d
 800f55e:	426d      	negs	r5, r5
 800f560:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f564:	4858      	ldr	r0, [pc, #352]	@ (800f6c8 <_printf_i+0x234>)
 800f566:	230a      	movs	r3, #10
 800f568:	e011      	b.n	800f58e <_printf_i+0xfa>
 800f56a:	6821      	ldr	r1, [r4, #0]
 800f56c:	6833      	ldr	r3, [r6, #0]
 800f56e:	0608      	lsls	r0, r1, #24
 800f570:	f853 5b04 	ldr.w	r5, [r3], #4
 800f574:	d402      	bmi.n	800f57c <_printf_i+0xe8>
 800f576:	0649      	lsls	r1, r1, #25
 800f578:	bf48      	it	mi
 800f57a:	b2ad      	uxthmi	r5, r5
 800f57c:	2f6f      	cmp	r7, #111	@ 0x6f
 800f57e:	4852      	ldr	r0, [pc, #328]	@ (800f6c8 <_printf_i+0x234>)
 800f580:	6033      	str	r3, [r6, #0]
 800f582:	bf14      	ite	ne
 800f584:	230a      	movne	r3, #10
 800f586:	2308      	moveq	r3, #8
 800f588:	2100      	movs	r1, #0
 800f58a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800f58e:	6866      	ldr	r6, [r4, #4]
 800f590:	60a6      	str	r6, [r4, #8]
 800f592:	2e00      	cmp	r6, #0
 800f594:	db05      	blt.n	800f5a2 <_printf_i+0x10e>
 800f596:	6821      	ldr	r1, [r4, #0]
 800f598:	432e      	orrs	r6, r5
 800f59a:	f021 0104 	bic.w	r1, r1, #4
 800f59e:	6021      	str	r1, [r4, #0]
 800f5a0:	d04b      	beq.n	800f63a <_printf_i+0x1a6>
 800f5a2:	4616      	mov	r6, r2
 800f5a4:	fbb5 f1f3 	udiv	r1, r5, r3
 800f5a8:	fb03 5711 	mls	r7, r3, r1, r5
 800f5ac:	5dc7      	ldrb	r7, [r0, r7]
 800f5ae:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800f5b2:	462f      	mov	r7, r5
 800f5b4:	42bb      	cmp	r3, r7
 800f5b6:	460d      	mov	r5, r1
 800f5b8:	d9f4      	bls.n	800f5a4 <_printf_i+0x110>
 800f5ba:	2b08      	cmp	r3, #8
 800f5bc:	d10b      	bne.n	800f5d6 <_printf_i+0x142>
 800f5be:	6823      	ldr	r3, [r4, #0]
 800f5c0:	07df      	lsls	r7, r3, #31
 800f5c2:	d508      	bpl.n	800f5d6 <_printf_i+0x142>
 800f5c4:	6923      	ldr	r3, [r4, #16]
 800f5c6:	6861      	ldr	r1, [r4, #4]
 800f5c8:	4299      	cmp	r1, r3
 800f5ca:	bfde      	ittt	le
 800f5cc:	2330      	movle	r3, #48	@ 0x30
 800f5ce:	f806 3c01 	strble.w	r3, [r6, #-1]
 800f5d2:	f106 36ff 	addle.w	r6, r6, #4294967295
 800f5d6:	1b92      	subs	r2, r2, r6
 800f5d8:	6122      	str	r2, [r4, #16]
 800f5da:	f8cd a000 	str.w	sl, [sp]
 800f5de:	464b      	mov	r3, r9
 800f5e0:	aa03      	add	r2, sp, #12
 800f5e2:	4621      	mov	r1, r4
 800f5e4:	4640      	mov	r0, r8
 800f5e6:	f7ff fee7 	bl	800f3b8 <_printf_common>
 800f5ea:	3001      	adds	r0, #1
 800f5ec:	d14a      	bne.n	800f684 <_printf_i+0x1f0>
 800f5ee:	f04f 30ff 	mov.w	r0, #4294967295
 800f5f2:	b004      	add	sp, #16
 800f5f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f5f8:	6823      	ldr	r3, [r4, #0]
 800f5fa:	f043 0320 	orr.w	r3, r3, #32
 800f5fe:	6023      	str	r3, [r4, #0]
 800f600:	4832      	ldr	r0, [pc, #200]	@ (800f6cc <_printf_i+0x238>)
 800f602:	2778      	movs	r7, #120	@ 0x78
 800f604:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800f608:	6823      	ldr	r3, [r4, #0]
 800f60a:	6831      	ldr	r1, [r6, #0]
 800f60c:	061f      	lsls	r7, r3, #24
 800f60e:	f851 5b04 	ldr.w	r5, [r1], #4
 800f612:	d402      	bmi.n	800f61a <_printf_i+0x186>
 800f614:	065f      	lsls	r7, r3, #25
 800f616:	bf48      	it	mi
 800f618:	b2ad      	uxthmi	r5, r5
 800f61a:	6031      	str	r1, [r6, #0]
 800f61c:	07d9      	lsls	r1, r3, #31
 800f61e:	bf44      	itt	mi
 800f620:	f043 0320 	orrmi.w	r3, r3, #32
 800f624:	6023      	strmi	r3, [r4, #0]
 800f626:	b11d      	cbz	r5, 800f630 <_printf_i+0x19c>
 800f628:	2310      	movs	r3, #16
 800f62a:	e7ad      	b.n	800f588 <_printf_i+0xf4>
 800f62c:	4826      	ldr	r0, [pc, #152]	@ (800f6c8 <_printf_i+0x234>)
 800f62e:	e7e9      	b.n	800f604 <_printf_i+0x170>
 800f630:	6823      	ldr	r3, [r4, #0]
 800f632:	f023 0320 	bic.w	r3, r3, #32
 800f636:	6023      	str	r3, [r4, #0]
 800f638:	e7f6      	b.n	800f628 <_printf_i+0x194>
 800f63a:	4616      	mov	r6, r2
 800f63c:	e7bd      	b.n	800f5ba <_printf_i+0x126>
 800f63e:	6833      	ldr	r3, [r6, #0]
 800f640:	6825      	ldr	r5, [r4, #0]
 800f642:	6961      	ldr	r1, [r4, #20]
 800f644:	1d18      	adds	r0, r3, #4
 800f646:	6030      	str	r0, [r6, #0]
 800f648:	062e      	lsls	r6, r5, #24
 800f64a:	681b      	ldr	r3, [r3, #0]
 800f64c:	d501      	bpl.n	800f652 <_printf_i+0x1be>
 800f64e:	6019      	str	r1, [r3, #0]
 800f650:	e002      	b.n	800f658 <_printf_i+0x1c4>
 800f652:	0668      	lsls	r0, r5, #25
 800f654:	d5fb      	bpl.n	800f64e <_printf_i+0x1ba>
 800f656:	8019      	strh	r1, [r3, #0]
 800f658:	2300      	movs	r3, #0
 800f65a:	6123      	str	r3, [r4, #16]
 800f65c:	4616      	mov	r6, r2
 800f65e:	e7bc      	b.n	800f5da <_printf_i+0x146>
 800f660:	6833      	ldr	r3, [r6, #0]
 800f662:	1d1a      	adds	r2, r3, #4
 800f664:	6032      	str	r2, [r6, #0]
 800f666:	681e      	ldr	r6, [r3, #0]
 800f668:	6862      	ldr	r2, [r4, #4]
 800f66a:	2100      	movs	r1, #0
 800f66c:	4630      	mov	r0, r6
 800f66e:	f7f9 f9ef 	bl	8008a50 <memchr>
 800f672:	b108      	cbz	r0, 800f678 <_printf_i+0x1e4>
 800f674:	1b80      	subs	r0, r0, r6
 800f676:	6060      	str	r0, [r4, #4]
 800f678:	6863      	ldr	r3, [r4, #4]
 800f67a:	6123      	str	r3, [r4, #16]
 800f67c:	2300      	movs	r3, #0
 800f67e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f682:	e7aa      	b.n	800f5da <_printf_i+0x146>
 800f684:	6923      	ldr	r3, [r4, #16]
 800f686:	4632      	mov	r2, r6
 800f688:	4649      	mov	r1, r9
 800f68a:	4640      	mov	r0, r8
 800f68c:	47d0      	blx	sl
 800f68e:	3001      	adds	r0, #1
 800f690:	d0ad      	beq.n	800f5ee <_printf_i+0x15a>
 800f692:	6823      	ldr	r3, [r4, #0]
 800f694:	079b      	lsls	r3, r3, #30
 800f696:	d413      	bmi.n	800f6c0 <_printf_i+0x22c>
 800f698:	68e0      	ldr	r0, [r4, #12]
 800f69a:	9b03      	ldr	r3, [sp, #12]
 800f69c:	4298      	cmp	r0, r3
 800f69e:	bfb8      	it	lt
 800f6a0:	4618      	movlt	r0, r3
 800f6a2:	e7a6      	b.n	800f5f2 <_printf_i+0x15e>
 800f6a4:	2301      	movs	r3, #1
 800f6a6:	4632      	mov	r2, r6
 800f6a8:	4649      	mov	r1, r9
 800f6aa:	4640      	mov	r0, r8
 800f6ac:	47d0      	blx	sl
 800f6ae:	3001      	adds	r0, #1
 800f6b0:	d09d      	beq.n	800f5ee <_printf_i+0x15a>
 800f6b2:	3501      	adds	r5, #1
 800f6b4:	68e3      	ldr	r3, [r4, #12]
 800f6b6:	9903      	ldr	r1, [sp, #12]
 800f6b8:	1a5b      	subs	r3, r3, r1
 800f6ba:	42ab      	cmp	r3, r5
 800f6bc:	dcf2      	bgt.n	800f6a4 <_printf_i+0x210>
 800f6be:	e7eb      	b.n	800f698 <_printf_i+0x204>
 800f6c0:	2500      	movs	r5, #0
 800f6c2:	f104 0619 	add.w	r6, r4, #25
 800f6c6:	e7f5      	b.n	800f6b4 <_printf_i+0x220>
 800f6c8:	080104e7 	.word	0x080104e7
 800f6cc:	080104f8 	.word	0x080104f8

0800f6d0 <__sflush_r>:
 800f6d0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f6d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f6d8:	0716      	lsls	r6, r2, #28
 800f6da:	4605      	mov	r5, r0
 800f6dc:	460c      	mov	r4, r1
 800f6de:	d454      	bmi.n	800f78a <__sflush_r+0xba>
 800f6e0:	684b      	ldr	r3, [r1, #4]
 800f6e2:	2b00      	cmp	r3, #0
 800f6e4:	dc02      	bgt.n	800f6ec <__sflush_r+0x1c>
 800f6e6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800f6e8:	2b00      	cmp	r3, #0
 800f6ea:	dd48      	ble.n	800f77e <__sflush_r+0xae>
 800f6ec:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f6ee:	2e00      	cmp	r6, #0
 800f6f0:	d045      	beq.n	800f77e <__sflush_r+0xae>
 800f6f2:	2300      	movs	r3, #0
 800f6f4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800f6f8:	682f      	ldr	r7, [r5, #0]
 800f6fa:	6a21      	ldr	r1, [r4, #32]
 800f6fc:	602b      	str	r3, [r5, #0]
 800f6fe:	d030      	beq.n	800f762 <__sflush_r+0x92>
 800f700:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800f702:	89a3      	ldrh	r3, [r4, #12]
 800f704:	0759      	lsls	r1, r3, #29
 800f706:	d505      	bpl.n	800f714 <__sflush_r+0x44>
 800f708:	6863      	ldr	r3, [r4, #4]
 800f70a:	1ad2      	subs	r2, r2, r3
 800f70c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800f70e:	b10b      	cbz	r3, 800f714 <__sflush_r+0x44>
 800f710:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f712:	1ad2      	subs	r2, r2, r3
 800f714:	2300      	movs	r3, #0
 800f716:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f718:	6a21      	ldr	r1, [r4, #32]
 800f71a:	4628      	mov	r0, r5
 800f71c:	47b0      	blx	r6
 800f71e:	1c43      	adds	r3, r0, #1
 800f720:	89a3      	ldrh	r3, [r4, #12]
 800f722:	d106      	bne.n	800f732 <__sflush_r+0x62>
 800f724:	6829      	ldr	r1, [r5, #0]
 800f726:	291d      	cmp	r1, #29
 800f728:	d82b      	bhi.n	800f782 <__sflush_r+0xb2>
 800f72a:	4a2a      	ldr	r2, [pc, #168]	@ (800f7d4 <__sflush_r+0x104>)
 800f72c:	40ca      	lsrs	r2, r1
 800f72e:	07d6      	lsls	r6, r2, #31
 800f730:	d527      	bpl.n	800f782 <__sflush_r+0xb2>
 800f732:	2200      	movs	r2, #0
 800f734:	6062      	str	r2, [r4, #4]
 800f736:	04d9      	lsls	r1, r3, #19
 800f738:	6922      	ldr	r2, [r4, #16]
 800f73a:	6022      	str	r2, [r4, #0]
 800f73c:	d504      	bpl.n	800f748 <__sflush_r+0x78>
 800f73e:	1c42      	adds	r2, r0, #1
 800f740:	d101      	bne.n	800f746 <__sflush_r+0x76>
 800f742:	682b      	ldr	r3, [r5, #0]
 800f744:	b903      	cbnz	r3, 800f748 <__sflush_r+0x78>
 800f746:	6560      	str	r0, [r4, #84]	@ 0x54
 800f748:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f74a:	602f      	str	r7, [r5, #0]
 800f74c:	b1b9      	cbz	r1, 800f77e <__sflush_r+0xae>
 800f74e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f752:	4299      	cmp	r1, r3
 800f754:	d002      	beq.n	800f75c <__sflush_r+0x8c>
 800f756:	4628      	mov	r0, r5
 800f758:	f7ff fbec 	bl	800ef34 <_free_r>
 800f75c:	2300      	movs	r3, #0
 800f75e:	6363      	str	r3, [r4, #52]	@ 0x34
 800f760:	e00d      	b.n	800f77e <__sflush_r+0xae>
 800f762:	2301      	movs	r3, #1
 800f764:	4628      	mov	r0, r5
 800f766:	47b0      	blx	r6
 800f768:	4602      	mov	r2, r0
 800f76a:	1c50      	adds	r0, r2, #1
 800f76c:	d1c9      	bne.n	800f702 <__sflush_r+0x32>
 800f76e:	682b      	ldr	r3, [r5, #0]
 800f770:	2b00      	cmp	r3, #0
 800f772:	d0c6      	beq.n	800f702 <__sflush_r+0x32>
 800f774:	2b1d      	cmp	r3, #29
 800f776:	d001      	beq.n	800f77c <__sflush_r+0xac>
 800f778:	2b16      	cmp	r3, #22
 800f77a:	d11e      	bne.n	800f7ba <__sflush_r+0xea>
 800f77c:	602f      	str	r7, [r5, #0]
 800f77e:	2000      	movs	r0, #0
 800f780:	e022      	b.n	800f7c8 <__sflush_r+0xf8>
 800f782:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f786:	b21b      	sxth	r3, r3
 800f788:	e01b      	b.n	800f7c2 <__sflush_r+0xf2>
 800f78a:	690f      	ldr	r7, [r1, #16]
 800f78c:	2f00      	cmp	r7, #0
 800f78e:	d0f6      	beq.n	800f77e <__sflush_r+0xae>
 800f790:	0793      	lsls	r3, r2, #30
 800f792:	680e      	ldr	r6, [r1, #0]
 800f794:	bf08      	it	eq
 800f796:	694b      	ldreq	r3, [r1, #20]
 800f798:	600f      	str	r7, [r1, #0]
 800f79a:	bf18      	it	ne
 800f79c:	2300      	movne	r3, #0
 800f79e:	eba6 0807 	sub.w	r8, r6, r7
 800f7a2:	608b      	str	r3, [r1, #8]
 800f7a4:	f1b8 0f00 	cmp.w	r8, #0
 800f7a8:	dde9      	ble.n	800f77e <__sflush_r+0xae>
 800f7aa:	6a21      	ldr	r1, [r4, #32]
 800f7ac:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800f7ae:	4643      	mov	r3, r8
 800f7b0:	463a      	mov	r2, r7
 800f7b2:	4628      	mov	r0, r5
 800f7b4:	47b0      	blx	r6
 800f7b6:	2800      	cmp	r0, #0
 800f7b8:	dc08      	bgt.n	800f7cc <__sflush_r+0xfc>
 800f7ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f7be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f7c2:	81a3      	strh	r3, [r4, #12]
 800f7c4:	f04f 30ff 	mov.w	r0, #4294967295
 800f7c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f7cc:	4407      	add	r7, r0
 800f7ce:	eba8 0800 	sub.w	r8, r8, r0
 800f7d2:	e7e7      	b.n	800f7a4 <__sflush_r+0xd4>
 800f7d4:	20400001 	.word	0x20400001

0800f7d8 <_fflush_r>:
 800f7d8:	b538      	push	{r3, r4, r5, lr}
 800f7da:	690b      	ldr	r3, [r1, #16]
 800f7dc:	4605      	mov	r5, r0
 800f7de:	460c      	mov	r4, r1
 800f7e0:	b913      	cbnz	r3, 800f7e8 <_fflush_r+0x10>
 800f7e2:	2500      	movs	r5, #0
 800f7e4:	4628      	mov	r0, r5
 800f7e6:	bd38      	pop	{r3, r4, r5, pc}
 800f7e8:	b118      	cbz	r0, 800f7f2 <_fflush_r+0x1a>
 800f7ea:	6a03      	ldr	r3, [r0, #32]
 800f7ec:	b90b      	cbnz	r3, 800f7f2 <_fflush_r+0x1a>
 800f7ee:	f7ff f8d5 	bl	800e99c <__sinit>
 800f7f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f7f6:	2b00      	cmp	r3, #0
 800f7f8:	d0f3      	beq.n	800f7e2 <_fflush_r+0xa>
 800f7fa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f7fc:	07d0      	lsls	r0, r2, #31
 800f7fe:	d404      	bmi.n	800f80a <_fflush_r+0x32>
 800f800:	0599      	lsls	r1, r3, #22
 800f802:	d402      	bmi.n	800f80a <_fflush_r+0x32>
 800f804:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f806:	f7ff fb84 	bl	800ef12 <__retarget_lock_acquire_recursive>
 800f80a:	4628      	mov	r0, r5
 800f80c:	4621      	mov	r1, r4
 800f80e:	f7ff ff5f 	bl	800f6d0 <__sflush_r>
 800f812:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f814:	07da      	lsls	r2, r3, #31
 800f816:	4605      	mov	r5, r0
 800f818:	d4e4      	bmi.n	800f7e4 <_fflush_r+0xc>
 800f81a:	89a3      	ldrh	r3, [r4, #12]
 800f81c:	059b      	lsls	r3, r3, #22
 800f81e:	d4e1      	bmi.n	800f7e4 <_fflush_r+0xc>
 800f820:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f822:	f7ff fb77 	bl	800ef14 <__retarget_lock_release_recursive>
 800f826:	e7dd      	b.n	800f7e4 <_fflush_r+0xc>

0800f828 <__swhatbuf_r>:
 800f828:	b570      	push	{r4, r5, r6, lr}
 800f82a:	460c      	mov	r4, r1
 800f82c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f830:	2900      	cmp	r1, #0
 800f832:	b096      	sub	sp, #88	@ 0x58
 800f834:	4615      	mov	r5, r2
 800f836:	461e      	mov	r6, r3
 800f838:	da0d      	bge.n	800f856 <__swhatbuf_r+0x2e>
 800f83a:	89a3      	ldrh	r3, [r4, #12]
 800f83c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800f840:	f04f 0100 	mov.w	r1, #0
 800f844:	bf14      	ite	ne
 800f846:	2340      	movne	r3, #64	@ 0x40
 800f848:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800f84c:	2000      	movs	r0, #0
 800f84e:	6031      	str	r1, [r6, #0]
 800f850:	602b      	str	r3, [r5, #0]
 800f852:	b016      	add	sp, #88	@ 0x58
 800f854:	bd70      	pop	{r4, r5, r6, pc}
 800f856:	466a      	mov	r2, sp
 800f858:	f000 f848 	bl	800f8ec <_fstat_r>
 800f85c:	2800      	cmp	r0, #0
 800f85e:	dbec      	blt.n	800f83a <__swhatbuf_r+0x12>
 800f860:	9901      	ldr	r1, [sp, #4]
 800f862:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800f866:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800f86a:	4259      	negs	r1, r3
 800f86c:	4159      	adcs	r1, r3
 800f86e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f872:	e7eb      	b.n	800f84c <__swhatbuf_r+0x24>

0800f874 <__smakebuf_r>:
 800f874:	898b      	ldrh	r3, [r1, #12]
 800f876:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f878:	079d      	lsls	r5, r3, #30
 800f87a:	4606      	mov	r6, r0
 800f87c:	460c      	mov	r4, r1
 800f87e:	d507      	bpl.n	800f890 <__smakebuf_r+0x1c>
 800f880:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800f884:	6023      	str	r3, [r4, #0]
 800f886:	6123      	str	r3, [r4, #16]
 800f888:	2301      	movs	r3, #1
 800f88a:	6163      	str	r3, [r4, #20]
 800f88c:	b003      	add	sp, #12
 800f88e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f890:	ab01      	add	r3, sp, #4
 800f892:	466a      	mov	r2, sp
 800f894:	f7ff ffc8 	bl	800f828 <__swhatbuf_r>
 800f898:	9f00      	ldr	r7, [sp, #0]
 800f89a:	4605      	mov	r5, r0
 800f89c:	4639      	mov	r1, r7
 800f89e:	4630      	mov	r0, r6
 800f8a0:	f7ff fbbc 	bl	800f01c <_malloc_r>
 800f8a4:	b948      	cbnz	r0, 800f8ba <__smakebuf_r+0x46>
 800f8a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f8aa:	059a      	lsls	r2, r3, #22
 800f8ac:	d4ee      	bmi.n	800f88c <__smakebuf_r+0x18>
 800f8ae:	f023 0303 	bic.w	r3, r3, #3
 800f8b2:	f043 0302 	orr.w	r3, r3, #2
 800f8b6:	81a3      	strh	r3, [r4, #12]
 800f8b8:	e7e2      	b.n	800f880 <__smakebuf_r+0xc>
 800f8ba:	89a3      	ldrh	r3, [r4, #12]
 800f8bc:	6020      	str	r0, [r4, #0]
 800f8be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f8c2:	81a3      	strh	r3, [r4, #12]
 800f8c4:	9b01      	ldr	r3, [sp, #4]
 800f8c6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800f8ca:	b15b      	cbz	r3, 800f8e4 <__smakebuf_r+0x70>
 800f8cc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f8d0:	4630      	mov	r0, r6
 800f8d2:	f000 f81d 	bl	800f910 <_isatty_r>
 800f8d6:	b128      	cbz	r0, 800f8e4 <__smakebuf_r+0x70>
 800f8d8:	89a3      	ldrh	r3, [r4, #12]
 800f8da:	f023 0303 	bic.w	r3, r3, #3
 800f8de:	f043 0301 	orr.w	r3, r3, #1
 800f8e2:	81a3      	strh	r3, [r4, #12]
 800f8e4:	89a3      	ldrh	r3, [r4, #12]
 800f8e6:	431d      	orrs	r5, r3
 800f8e8:	81a5      	strh	r5, [r4, #12]
 800f8ea:	e7cf      	b.n	800f88c <__smakebuf_r+0x18>

0800f8ec <_fstat_r>:
 800f8ec:	b538      	push	{r3, r4, r5, lr}
 800f8ee:	4d07      	ldr	r5, [pc, #28]	@ (800f90c <_fstat_r+0x20>)
 800f8f0:	2300      	movs	r3, #0
 800f8f2:	4604      	mov	r4, r0
 800f8f4:	4608      	mov	r0, r1
 800f8f6:	4611      	mov	r1, r2
 800f8f8:	602b      	str	r3, [r5, #0]
 800f8fa:	f7f9 fba0 	bl	800903e <_fstat>
 800f8fe:	1c43      	adds	r3, r0, #1
 800f900:	d102      	bne.n	800f908 <_fstat_r+0x1c>
 800f902:	682b      	ldr	r3, [r5, #0]
 800f904:	b103      	cbz	r3, 800f908 <_fstat_r+0x1c>
 800f906:	6023      	str	r3, [r4, #0]
 800f908:	bd38      	pop	{r3, r4, r5, pc}
 800f90a:	bf00      	nop
 800f90c:	20001ef0 	.word	0x20001ef0

0800f910 <_isatty_r>:
 800f910:	b538      	push	{r3, r4, r5, lr}
 800f912:	4d06      	ldr	r5, [pc, #24]	@ (800f92c <_isatty_r+0x1c>)
 800f914:	2300      	movs	r3, #0
 800f916:	4604      	mov	r4, r0
 800f918:	4608      	mov	r0, r1
 800f91a:	602b      	str	r3, [r5, #0]
 800f91c:	f7f9 fb94 	bl	8009048 <_isatty>
 800f920:	1c43      	adds	r3, r0, #1
 800f922:	d102      	bne.n	800f92a <_isatty_r+0x1a>
 800f924:	682b      	ldr	r3, [r5, #0]
 800f926:	b103      	cbz	r3, 800f92a <_isatty_r+0x1a>
 800f928:	6023      	str	r3, [r4, #0]
 800f92a:	bd38      	pop	{r3, r4, r5, pc}
 800f92c:	20001ef0 	.word	0x20001ef0

0800f930 <_sbrk_r>:
 800f930:	b538      	push	{r3, r4, r5, lr}
 800f932:	4d06      	ldr	r5, [pc, #24]	@ (800f94c <_sbrk_r+0x1c>)
 800f934:	2300      	movs	r3, #0
 800f936:	4604      	mov	r4, r0
 800f938:	4608      	mov	r0, r1
 800f93a:	602b      	str	r3, [r5, #0]
 800f93c:	f7f9 fb62 	bl	8009004 <_sbrk>
 800f940:	1c43      	adds	r3, r0, #1
 800f942:	d102      	bne.n	800f94a <_sbrk_r+0x1a>
 800f944:	682b      	ldr	r3, [r5, #0]
 800f946:	b103      	cbz	r3, 800f94a <_sbrk_r+0x1a>
 800f948:	6023      	str	r3, [r4, #0]
 800f94a:	bd38      	pop	{r3, r4, r5, pc}
 800f94c:	20001ef0 	.word	0x20001ef0

0800f950 <_init>:
 800f950:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f952:	bf00      	nop
 800f954:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f956:	bc08      	pop	{r3}
 800f958:	469e      	mov	lr, r3
 800f95a:	4770      	bx	lr

0800f95c <_fini>:
 800f95c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f95e:	bf00      	nop
 800f960:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f962:	bc08      	pop	{r3}
 800f964:	469e      	mov	lr, r3
 800f966:	4770      	bx	lr

0800f968 <__SFU_LL_SECU_ActivateSecUser_veneer>:
 800f968:	f85f f000 	ldr.w	pc, [pc]	@ 800f96c <__SFU_LL_SECU_ActivateSecUser_veneer+0x4>
 800f96c:	20001001 	.word	0x20001001

Disassembly of section .RamFunc:

20001000 <SFU_LL_SECU_ActivateSecUser>:
#elif defined(__ARMCC_VERSION)
__attribute__((section(".SB_HDP_Code")))
#endif /* __ICCARM__ */

__RAM_FUNC void SFU_LL_SECU_ActivateSecUser(uint32_t Address)
{
20001000:	b508      	push	{r3, lr}
20001002:	4605      	mov	r5, r0
  /* Unlock the Flash to enable the flash control register access */
  (void) HAL_FLASH_Unlock();
20001004:	f000 f854 	bl	200010b0 <__HAL_FLASH_Unlock_veneer>
  __ASM volatile ("dmb 0xF":::"memory");
20001008:	f3bf 8f5f 	dmb	sy
#if defined(SFU_MPU_PROTECT_ENABLE)
    /* Make sure outstanding transfers are done */
    __DMB();

    /* Disable the MPU and clear the control register*/
    MPU->CTRL  = 0U;
2000100c:	4c17      	ldr	r4, [pc, #92]	@ (2000106c <SFU_LL_SECU_ActivateSecUser+0x6c>)
2000100e:	2300      	movs	r3, #0

#if (SECBOOT_LOADER == SECBOOT_USE_LOCAL_LOADER) || defined(SFU_DEBUG_MODE) || defined(SFU_TEST_PROTECTION)
    /* Disable the UART. This may be done only after the MPU is disabled */
    /* Use of macro that manipulate register instead of function call since secure user memory is activated */
    SFU_UART_CLK_DISABLE();
20001010:	4a17      	ldr	r2, [pc, #92]	@ (20001070 <SFU_LL_SECU_ActivateSecUser+0x70>)
    MPU->CTRL  = 0U;
20001012:	f8c4 3094 	str.w	r3, [r4, #148]	@ 0x94
    SFU_UART_CLK_DISABLE();
20001016:	f8d2 30e8 	ldr.w	r3, [r2, #232]	@ 0xe8
2000101a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
2000101e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
#endif /* (SECBOOT_LOADER == SECBOOT_USE_LOCAL_LOADER) || defined(SFU_DEBUG_MODE) || defined(SFU_TEST_PROTECTION) */
#endif /* SFU_MPU_PROTECT_ENABLE */

#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    /* Reset FPU context */
    SCB->CPACR &= ~((3UL << 10*2)|(3UL << 11*2));  /* reset CP10 and CP11 Full Access */
20001022:	f8d4 3088 	ldr.w	r3, [r4, #136]	@ 0x88
20001026:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
2000102a:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
    FPU->FPCCR &= ~FPU_FPCCR_LSPEN_Msk; /* Disable automatic lazy state preservation for floating-point context */
2000102e:	4b11      	ldr	r3, [pc, #68]	@ (20001074 <SFU_LL_SECU_ActivateSecUser+0x74>)
20001030:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
20001032:	f022 4280 	bic.w	r2, r2, #1073741824	@ 0x40000000
20001036:	635a      	str	r2, [r3, #52]	@ 0x34
    FPU->FPCCR &= ~FPU_FPCCR_LSPACT_Msk; /* Clear the lazy state preservation for floating-point context */
20001038:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
2000103a:	f022 0201 	bic.w	r2, r2, #1
2000103e:	635a      	str	r2, [r3, #52]	@ 0x34
  __ASM volatile ("MRS %0, control" : "=r" (result) );
20001040:	f3ef 8314 	mrs	r3, CONTROL
#endif /* (__FPU_PRESENT == 1) && (__FPU_USED == 1) */

    /* clear process stack & unprivileged bit */
    __set_CONTROL(__get_CONTROL() & ~0x3U);
20001044:	f023 0303 	bic.w	r3, r3, #3
  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
20001048:	f383 8814 	msr	CONTROL, r3

    /* returns from interrupt into application */
    launch_application(Address, (uint32_t)jump_to_function);
2000104c:	490a      	ldr	r1, [pc, #40]	@ (20001078 <SFU_LL_SECU_ActivateSecUser+0x78>)
2000104e:	4628      	mov	r0, r5
20001050:	f000 f81a 	bl	20001088 <launch_application>
  __ASM volatile ("dsb 0xF":::"memory");
20001054:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
20001058:	68e2      	ldr	r2, [r4, #12]
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
2000105a:	4b08      	ldr	r3, [pc, #32]	@ (2000107c <SFU_LL_SECU_ActivateSecUser+0x7c>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
2000105c:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
20001060:	4313      	orrs	r3, r2
20001062:	60e3      	str	r3, [r4, #12]
20001064:	f3bf 8f4f 	dsb	sy
    __NOP();
20001068:	bf00      	nop
  for(;;)                                                           /* wait until reset */
2000106a:	e7fd      	b.n	20001068 <SFU_LL_SECU_ActivateSecUser+0x68>
2000106c:	e000ed00 	.word	0xe000ed00
20001070:	58024400 	.word	0x58024400
20001074:	e000ef00 	.word	0xe000ef00
20001078:	20001080 	.word	0x20001080
2000107c:	05fa0004 	.word	0x05fa0004

20001080 <jump_to_function>:

        .section  .RamFunc,"ax",%progbits
        .global jump_to_function
jump_to_function:
        LDR SP, [R0]
20001080:	f8d0 d000 	ldr.w	sp, [r0]
        LDR PC, [R0,#4]
20001084:	f8d0 f004 	ldr.w	pc, [r0, #4]

20001088 <launch_application>:
* return from exception to application launch function
* R0: application vector address
* R1: exit function address
* push interrupt context R0 R1 R2 R3 R12 LR PC xPSR
*******************************************************/
        MOV R2, #0x01000000 /* xPSR activate Thumb bit */
20001088:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
        PUSH {R2}
2000108c:	b404      	push	{r2}
        MOV R2, #1
2000108e:	f04f 0201 	mov.w	r2, #1
        BIC R1, R1, R2      /* clear least significant bit of exit function */
20001092:	ea21 0102 	bic.w	r1, r1, r2
        PUSH {R1}           /* return address = application entry point */
20001096:	b402      	push	{r1}
        MOV R1, #0          /* clear other context registers */
20001098:	f04f 0100 	mov.w	r1, #0
        PUSH {R1}
2000109c:	b402      	push	{r1}
        PUSH {R1}
2000109e:	b402      	push	{r1}
        PUSH {R1}
200010a0:	b402      	push	{r1}
        PUSH {R1}
200010a2:	b402      	push	{r1}
        PUSH {R1}
200010a4:	b402      	push	{r1}
        PUSH {R0}           /* R0 = application entry point */
200010a6:	b401      	push	{r0}
        MOV LR, #0xFFFFFFF9 /* set LR to return to thread mode with main stack */
200010a8:	f06f 0e06 	mvn.w	lr, #6
        BX LR               /* return from interrupt */
200010ac:	4770      	bx	lr
	...

200010b0 <__HAL_FLASH_Unlock_veneer>:
200010b0:	f85f f000 	ldr.w	pc, [pc]	@ 200010b4 <__HAL_FLASH_Unlock_veneer+0x4>
200010b4:	0800bbb5 	.word	0x0800bbb5
