

================================================================
== Vivado HLS Report for 'avgpool'
================================================================
* Date:           Sat Dec 15 03:40:54 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.66|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  30209|  30209|  30209|  30209|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  30208|  30208|        59|          -|          -|   512|    no    |
        | + Loop 1.1      |     56|     56|        14|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1  |     12|     12|         3|          -|          -|     4|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     273|    174|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     90|
|Register         |        -|      -|     103|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     376|    264|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+----+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+----+----+------------+------------+
    |co_25_fu_143_p2           |     +    |      0|  35|  15|          10|           1|
    |h_24_fu_171_p2            |     +    |      0|  14|   9|           3|           1|
    |p_Val2_110_fu_248_p2      |     +    |      0|  32|  14|           9|           9|
    |p_Val2_111_fu_262_p2      |     +    |      0|  29|  13|           8|           8|
    |tmp_364_fu_181_p2         |     +    |      0|  44|  18|          13|          13|
    |tmp_365_fu_230_p2         |     +    |      0|  50|  20|          15|          15|
    |w_24_fu_220_p2            |     +    |      0|  14|   9|           3|           1|
    |p_neg_fu_198_p2           |     -    |      0|  32|  14|           1|           9|
    |p_neg_t_fu_333_p2         |     -    |      0|  23|  11|           1|           6|
    |underflow_fu_281_p2       |    and   |      0|   0|   2|           1|           1|
    |exitcond7_fu_137_p2       |   icmp   |      0|   0|   6|          10|          11|
    |exitcond8_fu_165_p2       |   icmp   |      0|   0|   2|           3|           4|
    |exitcond_fu_214_p2        |   icmp   |      0|   0|   2|           3|           4|
    |brmerge_fu_295_p2         |    or    |      0|   0|   2|           1|           1|
    |p_Val2_118_mux_fu_300_p3  |  select  |      0|   0|   8|           1|           7|
    |p_Val2_1_fu_307_p3        |  select  |      0|   0|   9|           1|           9|
    |sum_V_fu_314_p3           |  select  |      0|   0|   8|           1|           8|
    |tmp_15_fu_357_p3          |  select  |      0|   0|   6|           1|           6|
    |brmerge_i_i_i_fu_286_p2   |    xor   |      0|   0|   2|           1|           1|
    |isneg_not_fu_290_p2       |    xor   |      0|   0|   2|           1|           2|
    |tmp_224_fu_276_p2         |    xor   |      0|   0|   2|           1|           2|
    +--------------------------+----------+-------+----+----+------------+------------+
    |Total                     |          |      0| 273| 174|          88|         119|
    +--------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  45|          8|    1|          8|
    |co_reg_80           |   9|          2|   10|         20|
    |h_reg_103           |   9|          2|    3|          6|
    |p_Val2_108_reg_114  |   9|          2|    8|         16|
    |p_Val2_s_reg_91     |   9|          2|    8|         16|
    |w_reg_126           |   9|          2|    3|          6|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  90|         18|   33|         72|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   7|   0|    7|          0|
    |co_25_reg_373         |  10|   0|   10|          0|
    |co_reg_80             |  10|   0|   10|          0|
    |h_24_reg_391          |   3|   0|    3|          0|
    |h_reg_103             |   3|   0|    3|          0|
    |isneg_reg_419         |   1|   0|    1|          0|
    |newsignbit_reg_432    |   1|   0|    1|          0|
    |p_Val2_108_reg_114    |   8|   0|    8|          0|
    |p_Val2_111_reg_426    |   8|   0|    8|          0|
    |p_Val2_s_reg_91       |   8|   0|    8|          0|
    |tmp_363_reg_401       |   5|   0|    5|          0|
    |tmp_460_cast_reg_383  |  10|   0|   13|          3|
    |tmp_464_cast_reg_396  |  13|   0|   15|          2|
    |tmp_reg_378           |  10|   0|   64|         54|
    |w_24_reg_409          |   3|   0|    3|          0|
    |w_reg_126             |   3|   0|    3|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 103|   0|  162|         59|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |       avgpool      | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |       avgpool      | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |       avgpool      | return value |
|ap_done                      | out |    1| ap_ctrl_hs |       avgpool      | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |       avgpool      | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |       avgpool      | return value |
|output_V_address0            | out |    9|  ap_memory |      output_V      |     array    |
|output_V_ce0                 | out |    1|  ap_memory |      output_V      |     array    |
|output_V_we0                 | out |    1|  ap_memory |      output_V      |     array    |
|output_V_d0                  | out |    8|  ap_memory |      output_V      |     array    |
|conv_last_output_V_address0  | out |   13|  ap_memory | conv_last_output_V |     array    |
|conv_last_output_V_ce0       | out |    1|  ap_memory | conv_last_output_V |     array    |
|conv_last_output_V_q0        |  in |    8|  ap_memory | conv_last_output_V |     array    |
+-----------------------------+-----+-----+------------+--------------------+--------------+

