
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>
#include <dt-bindings/pwm/pwm.h>


/ {
	aliases {
		mxcfb0 = &mxcfb1;
		mxcfb1 = &mxcfb2;
		mxcfb2 = &mxcfb3;
		mxcfb3 = &mxcfb4;
		mmc0   = &usdhc4;
		mmc1   = &usdhc3;
	};

	memory: memory {
		reg = <0x10000000 0x40000000>;
	};

	chosen {
		stdout-path = &uart2;
	};

/*  __________________________________________________________________________
 * |                                                                          |
 * |                                 REGULATORS                               |
 * |__________________________________________________________________________|
 */
	regulators {
		compatible       = "simple-bus";
		#address-cells   = <1>;
		#size-cells      = <0>;

		reg_usb_h1_vbus: regulator@0 {
			compatible              = "regulator-fixed";
			reg                     = <0>;
			regulator-name          = "usb_h1_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio                    = <&gpio7 12 GPIO_ACTIVE_HIGH>;
			enable-active-high;
			//startup-delay-us        = <10>; /* USB2514 requires a POR of 1 us minimum */
			status                  = "okay";
		};


		reg_usdhc4_vmmc: usdhc4_vmmc {
			compatible = "regulator-fixed";
			regulator-name = "VEMMC_3V3";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio = <&gpio2 7 GPIO_ACTIVE_HIGH>;
			enable-active-high;
		};


		reg_panel_on: panel_on {
			compatible              = "regulator-fixed";
			reg                     = <1>;
			regulator-name          = "reg_panel_on";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio                    = <&gpio1 2 0>;
			enable-active-high;
			regulator-boot-on;
			regulator-always-on;
			status                  = "disabled";
		};


		reg_phy_pwr: phy_pwr {
			compatible              = "regulator-fixed";
			regulator-name          = "phy_pwr";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio                    = <&gpio4 10 GPIO_ACTIVE_HIGH>;
			enable-active-high;
		};


		reg_gt928_vdd_ana: gt928_vdd_ana {
			compatible              = "regulator-fixed";
			reg                     = <2>;
			regulator-name          = "gt928_vdd_ana";
			regulator-min-microvolt = <2600000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
			status                  = "okay";
		};


		reg_gt928_vcc_i2c: gt928_vcc_i2c {
			compatible              = "regulator-fixed";
			reg                     = <3>;
			regulator-name          = "gt928_vcc_i2c";
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <1800000>;
			regulator-always-on;
			status                  = "okay";
		};

	};


/*  __________________________________________________________________________
 * |                                                                          |
 * |                                   VIDEO                                  |
 * |__________________________________________________________________________|
 */

	mxcfb1: fb@0 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB666";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb2: fb@1 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "hdmi";
		interface_pix_fmt = "RGB24";
		mode_str ="1920x1080M@60";
		default_bpp = <24>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb3: fb@2 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "lcd";
		interface_pix_fmt = "RGB565";
		mode_str ="CLAA-WVGA";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb4: fb@3 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB666";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	backlight {
		compatible               = "pwm-backlight";
		pwms                     = <&pwm1 0 5000000>;
		brightness-levels        = <0  4   8   12  16  20  24  28  32  36
		                            40  44  48  52  56  60  64  68  72  76
		                            80  84  88  92  96  100 104 108 112 116
		                            120 124 128 132 136 140 144 148 152 156
		                            160 164 168 172 176 180 184 188 192 196
		                            200 204 208 212 216 220 224 228 232 236
		                            240 244 248 252 255
		                           >;
		default-brightness-level = <65>;
		enable-gpios             = <&gpio1 4 0>;
		status                   = "okay";
	};	
};

/*  __________________________________________________________________________
 * |                                                                          |
 * |                                  CLOCKS                                  |
 * |__________________________________________________________________________|
 */
/ {
	clk_consumer0: clk_consumer0 {
		compatible = "seco,clk_consumer";
		clocks = <&clks IMX6QDL_CLK_CKO>;
		status = "okay";
	};


	external_clocks {
		clocks       =  <&clks IMX6QDL_CLK_CKO>;
		#clock-cells = <0>;
	};

	// external_clocks1 {
	// 	clocks       =  <&clks IMX6QDL_CLK_CKO2>;
	// 	#clock-cells = <0>;
	// };
};

&clks {
	assigned-clocks      =  	<&clks IMX6QDL_CLK_CKO2>,
						<&clks IMX6QDL_CLK_PLL4_POST_DIV>;
	assigned-clock-rates = <24000000>, <24576000>;
};



/*  __________________________________________________________________________
 * |                                                                          |
 * |                             POWER MANAGEMENT                             |
 * |__________________________________________________________________________|
 */
/ {
	power_signal: power_signal {
		power-gpio = <&gpio2 4 0>;
		set_high;
		only_for_poweroff;
	};

	pwr_button: pwr_button {
		compatible       = "seco,power_button";
		interrupt-parent = <&gpio2>;
		interrupts       = <3 IRQ_TYPE_LEVEL_LOW>;
		halt-gpio        = <&gpio2 4 GPIO_ACTIVE_LOW>;
		pwr-gpio         = <&gpio2 3 GPIO_ACTIVE_LOW>;

	};
};



/*  __________________________________________________________________________
 * |                                                                          |
 * |                                    CAN                                   |
 * |__________________________________________________________________________|
 */
&can1 {
	pinctrl-names = "default";
	pinctrl-0     = <&pinctrl_j8_port3_1>;
	status        = "disabled";
};


/*  PORT 10  */
&can2 {
	pinctrl-names = "default";
	pinctrl-0     = <&pinctrl_j8_port9_3>;
	status        = "disabled";
};
/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */


/*  __________________________________________________________________________
 * |                                                                          |
 * |                                    UART                                  |
 * |__________________________________________________________________________|
 */
 /*  PORT 8  */
&uart1 {
	pinctrl-names  = "default";
	pinctrl-0      = <&pinctrl_j8_port8_1>;
	rs485-cts-gpio = <&gpio3 20 0>;
	fsl,rs485-mode;
	status         = "disabled";
};


/*  Serial Debug  */
&uart2 {
	pinctrl-names = "default";
	pinctrl-0     = <&pinctrl_uart2>;
	status        = "okay";
};


/*  PORT 4  */
&uart4 {
	pinctrl-names = "default";
	pinctrl-0     = <&pinctrl_j8_port4_1>;
	fsl,uart-has-rtscts;
	status        = "disabled";
};


/*  PORT 9/10  */
&uart5 {
	pinctrl-names = "default";
	pinctrl-0     = <&pinctrl_j8_port9_2>;
	status        = "disabled";
};
/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */


/*  __________________________________________________________________________
 * |                            I2C INTERFACE/DEVICE                          |
 * |__________________________________________________________________________|
 */
 /*  PORT 5  */
 &i2c1 {
	clock-frequency = <100000>;
	pinctrl-names   = "default";
	pinctrl-0       = <&pinctrl_j8_port5_2>;
	status          = "disabled";
};


&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names   = "default";
	pinctrl-0       = <&pinctrl_i2c2>;
	status          = "okay";

	hdmi_edid: edid@50 {
		compatible  = "fsl,imx6-hdmi-i2c";
		reg         = <0x50>;
	};

	at24@57 {
		compatible = "at24,24aa025";
		pagesize   = <256>;
		reg        = <0x57>;
	};
};


&i2c3 {
	clock-frequency = <100000>;
	pinctrl-names   = "default";
	pinctrl-0       = <&pinctrl_i2c3>;
	status          = "okay";

	ov5640_mipi: ov5640_mipi@3c {
		compatible  = "ovti,ov564x_mipi";
		reg         = <0x3c>;

		clocks      = <&clks IMX6QDL_CLK_CKO>;
		clock-names = "csi_mclk";

		pwn-gpios   = <&gpio6 4 1>;   /* active low */
		rst-gpios   = <&gpio6 5 0>;   /* active high */

		csi_id      = <0>;
		mclk        = <24000000>;
		mclk_source = <0>;
	};


	st1232_ts: st1232-ts@55 {
		compatible       = "sitronix,st1232";
		reg              = <0x55>;

		pinctrl-names    = "default";
		pinctrl-0        = <&pinctrl_st1232>;
		interrupt-parent = <&gpio1>;
		interrupts       = <13 IRQ_TYPE_LEVEL_LOW>;
		gpios            = <&gpio1 15 GPIO_ACTIVE_LOW>;
		status           = "disabled";
	};


	gt928: gt928@14 {
		compatible             = "goodix,gt928";
		reg                    = <0x14>;
		pinctrl-names          = "default";
		pinctrl-0              = <&pinctrl_st1232>;

		vdd_ana-supply         = <&reg_gt928_vdd_ana>;
 		vcc_i2c-supply         = <&reg_gt928_vcc_i2c>;
	
		interrupt-parent       = <&gpio1>;
		interrupts             = <13 IRQ_TYPE_LEVEL_LOW>;
		irq-gpios              = <&gpio1 13 IRQ_TYPE_LEVEL_LOW>;
		irq-flags              = <2>;

		reset-gpios            = <&gpio1 15 GPIO_ACTIVE_HIGH>;
	
		ts-max-width           = <1280>;
		ts-max-height          = <800>;

		touchscreen-max-id     = <11>;
 		touchscreen-size-x     = <1280>;
 		touchscreen-size-y     = <800>;
 		touchscreen-max-w      = <1024>;
 		touchscreen-max-p      = <1024>;
		
		goodix,ts-reverse-x    = <0>;
		goodix,ts-reverse-y    = <0>;
		goodix,ts-reverse-xy   = <0>;
		goodix,swap-x2y        = <0>;
		ts-max-finger          = <1>;
		goodix,sensor-id       = <0>;

 		goodix,type-a-report   = <0>;
 		goodix,driver-send-cfg = <1>;

 		goodix,int-sync        = <1>;
 		goodix,esd-protect     = <0>;

 		goodix,auto-update     = <0>;
 		goodix,auto-update-cfg = <1>;
		
		goodix,cfg-group0      = [
00 00 05 20 03 0A 0D 00 01 08 28 0F 50 32 03 05 00 00 FF 7F 00 00 06
18 1A 1E 14 90 30 AA 3C 3E B5 06 00 00 00 BB 33 1D 00 00 00 00 00 03
00 00 00 00 2B 28 50 94 D5 02 00 00 00 04 A9 2A 00 95 31 00 86 38 00
78 41 00 6E 4A 00 6E 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
00 00 00 00 00 00 00 19 41 28 08 00 00 00 00 00 00 00 00 00 19 18 17
16 15 14 11 10 0F 0E 0D 0C 09 08 07 06 05 04 01 00 FF FF FF FF 00 00
00 00 00 00 00 02 04 06 07 08 0A 0C 0D 0E 0F 10 11 12 13 14 19 1B 1C
1E 1F 20 21 22 23 24 25 26 27 28 29 2A 00 00 00 00 00 00 00 00 00 00
B5 01 
		];

		status                 = "okay";
	};
};
/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */


/*  __________________________________________________________________________
 * |                                                                          |
 * |                            SPI INTERFACE/DEVICE                          |
 * |__________________________________________________________________________|
 */
&ecspi1 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios                = <&gpio2 30 0>;
	pinctrl-names           = "default";
	pinctrl-0               = <&pinctrl_ecspi1>;
	status                  = "okay";

	flash: m25p80@0 {
		#address-cells      = <1>;
		#size-cells         = <0>;

		compatible          = "spansion,s25fl208k","jedec,spi-nor";
		spi-max-frequency   = <20000000>;
		reg                 = <0>;

		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			partition@0 {
				label = "bootloader";
				reg   = <0x00000000 0x00100000>;
			};
		};
	};

};


/*  PORT 2  */
&ecspi2 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios                = <&gpio3 24  0>;
	pinctrl-names           = "default";
	pinctrl-0               = <&pinctrl_j8_port2_1>;
	status                  = "disabled";

	spidev@0x00{
		compatible = "spidev";
		spi-max-frequency = <1000000>;
		reg = <0>;
	};
};



&ecspi3 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios                = <&gpio4 24 0>;
	pinctrl-names           = "default";
	pinctrl-0               = <&pinctrl_ecspi3>;
	status                  = "okay";

	rtc: pcf2123@0 {
		compatible          = "nxp,rtc-pcf2123";
		reg                 = <0>;
		spi-max-frequency   = <1000000>;
		spi-cs-high;
	};
};
/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */


/*  __________________________________________________________________________
 * |                                                                          |
 * |                                   USDHC                                  |
 * |__________________________________________________________________________|
 */
 /*  PORT 6  */
 &usdhc1 {
	pinctrl-names          = "default";
	pinctrl-0              = <&pinctrl_j8_port6_1>;
	bus-width              = <4>;
	no-1-8-v;
	keep-power-in-suspend;
	enable-sdio-wakeup;
	status = "disabled";
};


/*  eMMC  */
&usdhc4 {
	pinctrl-names          = "default";
	pinctrl-0              = <&pinctrl_usdhc4>;
	bus-width              = <8>;
	vmmc-supply            = <&reg_usdhc4_vmmc>;
	no-1-8-v;
	non-removable;
	keep-power-in-suspend;
	status                 = "okay";
};


/*  uSD  */
&usdhc3 {
	pinctrl-names          = "default";
	pinctrl-0              = <&pinctrl_usdhc3>;
	cd-gpios               = <&gpio7 0 GPIO_ACTIVE_LOW>;
	bus-width              = <4>;
	keep-power-in-suspend;
	enable-sdio-wakeup;
	no-1-8-v;
	status                 = "okay";
};
/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */


/*  __________________________________________________________________________
 * |                                                                          |
 * |                                  ETHERNET                                |
 * |__________________________________________________________________________|
 */
&fec {
	pinctrl-names        = "default";
	pinctrl-0            = <&pinctrl_enet>;
	phy-mode             = "rgmii";
	phy-supply           = <&reg_phy_pwr>;
	phy-reset-gpios      = <&gpio3 23 GPIO_ACTIVE_LOW>;
	phy-reset-duration   = <10>;
	phy-reset-post-delay = <100>;
	fsl,magic-packet;
	status               = "okay";

	mdio: mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy6: ethernet-phy@6 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <6>;
			// interrupt-parent = <&gpio4>;
			// interrupts = <16 IRQ_TYPE_LEVEL_LOW>;
			status = "okay";
		};
	};

};
/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */


/*  __________________________________________________________________________
 * |                                                                          |
 * |                                     PWM                                  |
 * |__________________________________________________________________________|
 */
&pwm1 {
	pinctrl-names = "default";
	pinctrl-0     = <&pinctrl_pwm1>;
	status        = "disabled";
};


/*  PORT 6  */
&pwm2 {
	pinctrl-names = "default";
	pinctrl-0     = <&pinctrl_j8_port6_4>;
	status        = "disabled";
};


/*  PORT 6  */
&pwm4 {
	pinctrl-names = "default";
	pinctrl-0     = <&pinctrl_j8_port6_2>;
	status        = "disabled";
};


/*  PORT 6  */
&pwm3 {
	pinctrl-names = "default";
	pinctrl-0     = <&pinctrl_j8_port6_3>;
	status        = "disabled";
};
/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */



/*  __________________________________________________________________________
 * |                                                                          |
 * |                                     USB                                  |
 * |__________________________________________________________________________|
 */
&usbh1 {
	vbus-supply   = <&reg_usb_h1_vbus>;
	status        = "okay";
};


&usbotg {
	pinctrl-names         = "default";
	pinctrl-0             = <&pinctrl_usbotg>;
	dr_mode		          = "peripheral";
	disable-over-current;
	srp-disable;
	hnp-disable;
	adp-disable;
	status                = "okay";
};


&usbphy1 {
	fsl,tx-d-cal = <106>;
};

&usbphy2 {
	fsl,tx-d-cal = <106>;
};
/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */


/*  __________________________________________________________________________
 * |                                                                          |
 * |                                  CAMERA CSI                              |
 * |__________________________________________________________________________|
 */
/ {
	v4l2_cap_0 {
		compatible  = "fsl,imx6q-v4l2-capture";
		ipu_id      = <0>;
		csi_id      = <0>;
		mclk_source = <0>;
		status      = "okay";
	};


	v4l2_out {
		compatible = "fsl,mxc_v4l2_output";
		status     = "okay";
	};
};


&mipi_csi {
	ipu_id    = <0>;
	csi_id    = <0>;
	v_channel = <0>;
	lanes     = <2>;
	status    = "okay";
};
/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */


/*  __________________________________________________________________________
 * |                                                                          |
 * |                                 VIDEO OUTPUT                             |
 * |__________________________________________________________________________|
 */
&hdmi_audio {
	status = "disabled";
};


&hdmi_core {
	ipu_id  = <0>;
	disp_id = <0>;
	status  = "disabled";
};


&hdmi_video {
	fsl,phy_reg_vlev    = <0x0294>;
	fsl,phy_reg_cksymtx = <0x800d>;
	status              = "disabled";
};


/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */

/*  __________________________________________________________________________
 * |                                                                          |
 * |                                 AUDIO ALC655                             |
 * |__________________________________________________________________________|
 */
/ {

	codec_ac97_standard: codec_ac97_standard {
		compatible = "seco,alc655";
		model	   = "alc655-codec";
		status     = "okay";
	};

	sound_ac97_standard: sound_ac97_standard {
		compatible     = "fsl,imx-alc655-audio";
		model          = "imx-ac97-ac97_standard";
		cpu-dai        = <&ssi1>;
		audio-codec    = <&codec_ac97_standard>;
		ssi-controller = <&ssi1>;
		asrc-controller = <&asrc>;
		mux-int-port   = <1>;
		mux-ext-port   = <6>;
		codec-master;
		status         = "okay";
	};

};


&ssi1 {
	fsl,mode      = "ac97-slave";
	pinctrl-names = "default", "ac97-running", "ac97-reset", "ac97-warm-reset";
	pinctrl-0     = <&ac97link_running>;
	pinctrl-1     = <&ac97link_running>;
	pinctrl-2     = <&ac97link_reset>;
	pinctrl-3     = <&ac97link_warm_reset>;
	/* sync, sdata (output), reset */
	ac97-gpios    = <&gpio4 19 0 &gpio4 18 0 &gpio2 31 0>;
	cell-index    = <0>;
	status        = "okay";
};


&audmux {
	status = "okay";
};


/*  PORT 5  */
&spdif {
	pinctrl-names   = "default";
	pinctrl-0       = <&pinctrl_j8_port5_1>;
	status          = "disabled";
};
/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */


/*  __________________________________________________________________________
 * |                                                                          |
 * |                                    IOMUX                                 |
 * |__________________________________________________________________________|
 */
&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog &pinctrl_j8_port1_gpio &pinctrl_j8_port2_gpio 
					&pinctrl_j8_port3_gpio &pinctrl_j8_port5_gpio3 &pinctrl_j8_port6_gpio6
					&pinctrl_j8_port7_gpio &pinctrl_j8_port8_gpio &pinctrl_j8_port9_gpio>;

	imx6qdl-SBC_A62 {

		pinctrl_hog: hoggrp {
			fsl,pins = <
				/*  Enable  */
				MX6QDL_PAD_CSI0_DAT18__GPIO6_IO04            0x1f071
				/*  Reset  */
				MX6QDL_PAD_CSI0_DAT19__GPIO6_IO05            0x1f071
				/*  PWR CONTROLLER  */
				MX6QDL_PAD_NANDF_D4__GPIO2_IO04              0x1f071
				MX6QDL_PAD_NANDF_D3__GPIO2_IO03              0x1f071

				MX6QDL_PAD_CSI0_MCLK__CCM_CLKO1              0x130b0

				/*  LVDS  */
				MX6QDL_PAD_GPIO_4__GPIO1_IO04                0x1f071
				MX6QDL_PAD_GPIO_2__GPIO1_IO02                0x1f071


				MX6QDL_PAD_SD2_CMD__GPIO1_IO11               0x1f071	// FAN_GPIO
				MX6QDL_PAD_GPIO_18__GPIO7_IO13               0x1f071    // FAN_EN

				MX6QDL_PAD_NANDF_CS2__CCM_CLKO2              0x80000000
				MX6QDL_PAD_GPIO_17__GPIO7_IO12               0x80000000
			>;
		};


/*  __________________________________________________________________________
 * |________________________________ UART ____________________________________|
 */
		/* DEBUG UART */
		pinctrl_uart2: uart2grp {
			fsl,pins = <
			MX6QDL_PAD_EIM_D26__UART2_TX_DATA                0x1b0b1
			MX6QDL_PAD_EIM_D27__UART2_RX_DATA                0x1b0b1
			>;
		};


/*  __________________________________________________________________________
 * |_________________________________ I2C ____________________________________|
 */
 		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL3__I2C2_SCL                0x4001b8b1
				MX6QDL_PAD_KEY_ROW3__I2C2_SDA                0x4001b8b1
			>;
		};

		pinctrl_i2c3: i2c3grp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_5__I2C3_SCL                  0x4001b8b1
				MX6QDL_PAD_GPIO_6__I2C3_SDA                  0x4001b8b1                                       
			>;
		};


/*  __________________________________________________________________________
 * |_________________________________ SPI ____________________________________|
 */
		pinctrl_ecspi1: ecspi1grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D17__ECSPI1_MISO              0x100b1
				MX6QDL_PAD_EIM_D18__ECSPI1_MOSI              0x100b1
				MX6QDL_PAD_EIM_D16__ECSPI1_SCLK              0x100b1
				/*  CS SPI 1  */
				MX6QDL_PAD_EIM_EB2__GPIO2_IO30               0x80000000

			>;
		};

		pinctrl_ecspi3: ecspi3grp {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT2__ECSPI3_MISO           0x100b1
				MX6QDL_PAD_DISP0_DAT1__ECSPI3_MOSI           0x100b1
				MX6QDL_PAD_DISP0_DAT0__ECSPI3_SCLK           0x100b1
				/*  CS SPI 2  */
				MX6QDL_PAD_DISP0_DAT3__GPIO4_IO24            0x80000000
			>;
		};


/*  __________________________________________________________________________
 * |________________________________ USDHC ___________________________________|
 */
		pinctrl_usdhc3: usdhc3grp {
			fsl,pins = <
				MX6QDL_PAD_SD3_CMD__SD3_CMD                  0x17059
				MX6QDL_PAD_SD3_CLK__SD3_CLK                  0x10059
				MX6QDL_PAD_SD3_DAT0__SD3_DATA0               0x17059
				MX6QDL_PAD_SD3_DAT1__SD3_DATA1               0x17059
				MX6QDL_PAD_SD3_DAT2__SD3_DATA2               0x17059
				MX6QDL_PAD_SD3_DAT3__SD3_DATA3               0x17059
				MX6QDL_PAD_NANDF_D5__GPIO2_IO05              0x17059
				MX6QDL_PAD_SD3_DAT5__GPIO7_IO00              0X17059
			>;
		};

		pinctrl_usdhc4: usdhc4grp {
			fsl,pins = <
				MX6QDL_PAD_SD4_CMD__SD4_CMD                  0x17059
				MX6QDL_PAD_SD4_CLK__SD4_CLK                  0x10059
				MX6QDL_PAD_SD4_DAT0__SD4_DATA0               0x17059
				MX6QDL_PAD_SD4_DAT1__SD4_DATA1               0x17059
				MX6QDL_PAD_SD4_DAT2__SD4_DATA2               0x17059
				MX6QDL_PAD_SD4_DAT3__SD4_DATA3               0x17059
				MX6QDL_PAD_SD4_DAT4__SD4_DATA4               0x17059
				MX6QDL_PAD_SD4_DAT5__SD4_DATA5               0x17059
				MX6QDL_PAD_SD4_DAT6__SD4_DATA6               0x17059
				MX6QDL_PAD_SD4_DAT7__SD4_DATA7               0x17059
				MX6QDL_PAD_NANDF_D7__GPIO2_IO07              0x1f071
			>;
		};


/*  __________________________________________________________________________
 * |__________________________________ CAN ___________________________________|
 */
		

/*  __________________________________________________________________________
 * |______________________________ ETHERNET __________________________________|
 */
		pinctrl_enet: enetgrp {
			fsl,pins = <
				MX6QDL_PAD_ENET_MDIO__ENET_MDIO              0x1b0b0
				MX6QDL_PAD_ENET_MDC__ENET_MDC                0x1b0b0
				MX6QDL_PAD_RGMII_RD0__RGMII_RD0              0x1b0b0
				MX6QDL_PAD_RGMII_RD1__RGMII_RD1              0x1b0b0
				MX6QDL_PAD_RGMII_RD2__RGMII_RD2              0x1b0b0
				MX6QDL_PAD_RGMII_RD3__RGMII_RD3              0x1b0b0
				MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL        0x1b0b0
				MX6QDL_PAD_RGMII_TD0__RGMII_TD0              0x1b0b0
				MX6QDL_PAD_RGMII_TD1__RGMII_TD1              0x1b0b0
				MX6QDL_PAD_RGMII_TD2__RGMII_TD2              0x1b0b0
				MX6QDL_PAD_RGMII_TD3__RGMII_TD3              0x1b0b0
				MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL        0x1b0b0
				MX6QDL_PAD_RGMII_RXC__RGMII_RXC              0x1b0b0
				MX6QDL_PAD_RGMII_TXC__RGMII_TXC	             0x1b0b0
				MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK         0x1b0b0

				/*  Phy Interrupt  */
				MX6QDL_PAD_ENET_TX_EN__GPIO1_IO28            0x1f071
				/*  ENET RESET */
				MX6QDL_PAD_EIM_D23__GPIO3_IO23               0x1f071
			>;
		};


/*  __________________________________________________________________________
 * |__________________________________ PWM ___________________________________|
 */
		pinctrl_pwm1: pwm1grp {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT8__PWM1_OUT              0x1b0b1
			>;
		};


/*  __________________________________________________________________________
 * |__________________________________ USB ___________________________________|
 */
		pinctrl_usbotg: usbotggrp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_1__USB_OTG_ID                0x17059
			>;
		};

// 		pinctrl_usb_reg: usbreggrp {
// 			fsl,pins = <
// 				MX6QDL_PAD_GPIO_17__GPIO7_IO12               0x80000000
// 			>;
// 		};
 /*  __________________________________________________________________________
 * |________________________________ TOUCH ___________________________________|
 */
		pinctrl_st1232: st1232grp {
			fsl,pins = <
				MX6QDL_PAD_SD2_DAT2__GPIO1_IO13              0x80000000		// Touch Interrupt
				MX6QDL_PAD_SD2_DAT0__GPIO1_IO15              0x80000000		// Touch Reset
			>;
		};

		pinctrl_gt9xx_int: touch_gt9xx_int_grp {
			fsl,pins = <
				MX6QDL_PAD_SD2_DAT2__GPIO1_IO13              0x80000000		// Touch Interrupt
			>;
		};

		pinctrl_gt9xx: touch_gt9xx_grp {
			fsl,pins = <
				MX6QDL_PAD_SD2_DAT0__GPIO1_IO15              0x80000000		// Touch Reset
			>;
		};

/*  __________________________________________________________________________
 * |_____________________________ AUDIO AC97 _________________________________|
 */
		ac97link_running: ac97link_runninggrp {
			fsl,pins = <
				MX6QDL_PAD_DI0_PIN2__AUD6_TXD                0x130b0
				MX6QDL_PAD_DI0_PIN3__AUD6_TXFS               0x130b0
				MX6QDL_PAD_DI0_PIN4__AUD6_RXD                0x130b0
				MX6QDL_PAD_DI0_PIN15__AUD6_TXC               0x130b0
			 >;
		};

		ac97link_reset: ac97link_resetgrp {
			fsl,pins = <
				/*  AUD_SYNC  */
				MX6QDL_PAD_DI0_PIN3__GPIO4_IO19              0x1f071
				/*  AUD_SDO  */
				MX6QDL_PAD_DI0_PIN2__GPIO4_IO18              0x1f071
				/*  RESET  */
				MX6QDL_PAD_EIM_EB3__GPIO2_IO31               0x1f071
			>;
		};

		ac97link_warm_reset: ac97link_warm_resetgrp {
			fsl,pins = <
				MX6QDL_PAD_DI0_PIN3__GPIO4_IO19              0x80000000
			>;
		};

		pinctrl_audmux: audmuxgrp {
			fsl,pins = <
				MX6QDL_PAD_DI0_PIN2__AUD6_TXD                0x130b0
				MX6QDL_PAD_DI0_PIN3__AUD6_TXFS               0x130b0
				MX6QDL_PAD_DI0_PIN4__AUD6_RXD                0x130b0
				MX6QDL_PAD_DI0_PIN15__AUD6_TXC               0x130b0
				MX6QDL_PAD_EIM_EB3__GPIO2_IO31               0x1f071
			>;
		};


/*  ____________________________________________________________________________
 * |__________________________________ PORT1 ___________________________________|
*/
		pinctrl_j8_port1_gpio: j8_port1grp1 {
			fsl,pins = <
				MX6QDL_PAD_GPIO_9__GPIO1_IO09                0x1f071
			>;
		};

/*  ____________________________________________________________________________
 * |__________________________________ PORT2 ___________________________________|
*/

		pinctrl_j8_port2_gpio: j8_port2grp1 {
			fsl,pins = <
				MX6QDL_PAD_EIM_CS0__GPIO2_IO23               0x1f071
				MX6QDL_PAD_EIM_CS1__GPIO2_IO24               0x1f071
				MX6QDL_PAD_EIM_OE__GPIO2_IO25                0x1f071
				MX6QDL_PAD_EIM_D24__GPIO3_IO24               0x1f071
			>;
		};

		pinctrl_j8_port2_1: j8_port2grp2 {	/* SPI2 */
			fsl,pins = <
				MX6QDL_PAD_EIM_CS0__ECSPI2_SCLK              0x100b1
				MX6QDL_PAD_EIM_CS1__ECSPI2_MOSI              0x100b1
				MX6QDL_PAD_EIM_OE__ECSPI2_MISO               0x100b1
				/*  CS SPI 2  */
				MX6QDL_PAD_EIM_D24__GPIO3_IO24               0x80000000
			>;
		};


/*  ____________________________________________________________________________
 * |__________________________________ PORT3 ___________________________________|
*/
		pinctrl_j8_port3_gpio: j8_port3grp1 {
			fsl,pins = <
				MX6QDL_PAD_GPIO_7__GPIO1_IO07                0x1f071
				MX6QDL_PAD_GPIO_8__GPIO1_IO08                0x1f071
			>;
		};

		pinctrl_j8_port3_1: j9_port3grp2 {
			fsl,pins = <
				MX6QDL_PAD_GPIO_8__FLEXCAN1_RX               0x80000000
				MX6QDL_PAD_GPIO_7__FLEXCAN1_TX               0x80000000
				>;
			};

/*  ____________________________________________________________________________
 * |__________________________________ PORT4 ___________________________________|
*/
		pinctrl_j8_port4_1: j8_port4grp1 {  /* UART4 FULL */
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT17__UART4_CTS_B           0x1b0b1
				MX6QDL_PAD_CSI0_DAT16__UART4_RTS_B           0x1b0b1
				MX6QDL_PAD_CSI0_DAT12__UART4_TX_DATA         0x1b0b1
				MX6QDL_PAD_CSI0_DAT13__UART4_RX_DATA         0x1b0b1
			>;
		};

		pinctrl_j8_port4_2: j8_port4grp2 {	/* UART4 TX/RX */
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT12__UART4_TX_DATA         0x1b0b1
				MX6QDL_PAD_CSI0_DAT13__UART4_RX_DATA         0x1b0b1
			>;
		};


/*  ____________________________________________________________________________
 * |__________________________________ PORT5 ___________________________________|
*/
		pinctrl_j8_port5_gpio3: j8_port5grp1 {
			fsl,pins = <
				MX6QDL_PAD_EIM_D28__GPIO3_IO28               0x1f071
				MX6QDL_PAD_EIM_D21__GPIO3_IO21               0x1f071
				MX6QDL_PAD_GPIO_19__GPIO4_IO05               0x1f071
			>;
		};

		pinctrl_j8_port5_gpio1A: j8_port5grp2 {
			fsl,pins = <
				MX6QDL_PAD_EIM_D28__GPIO3_IO28               0x1f071
			>;
		};

		pinctrl_j8_port5_gpio1B: j8_port5grp3 {
			fsl,pins = <
				MX6QDL_PAD_GPIO_19__GPIO4_IO05               0x1f071
			>;
		};

		pinctrl_j8_port5_1: j8_port5grp4 {	/* SPDIF */
			fsl,pins = <
				MX6QDL_PAD_EIM_D21__SPDIF_IN                 0x1b0b0
				MX6QDL_PAD_GPIO_19__SPDIF_OUT                0x1b0b0
			>;
		};

		pinctrl_j8_port5_2: j8_port5grp5 {	/* I2C1 */
			fsl,pins = <
				MX6QDL_PAD_EIM_D28__I2C1_SDA                 0x4001b8b1
				MX6QDL_PAD_EIM_D21__I2C1_SCL                 0x4001b8b1
			>;
		};


/*  ____________________________________________________________________________
 * |__________________________________ PORT6 ___________________________________|
*/
		pinctrl_j8_port6_gpio6: j8_port6grp1 {
			fsl,pins = <
				MX6QDL_PAD_SD1_CLK__GPIO1_IO20               0x1b0b1
				MX6QDL_PAD_SD1_DAT0__GPIO1_IO16              0x1b0b1
				MX6QDL_PAD_SD1_DAT3__GPIO1_IO21              0x1b0b1
				MX6QDL_PAD_SD1_CMD__GPIO1_IO18               0x1f071
				MX6QDL_PAD_SD1_DAT1__GPIO1_IO17              0x1f071
				MX6QDL_PAD_SD1_DAT2__GPIO1_IO19              0x1f071
			>;
		};

		pinctrl_j8_port6_gpio5A: j8_port6grp2 {
			fsl,pins = <
				MX6QDL_PAD_SD1_CLK__GPIO1_IO20               0x1b0b1
				MX6QDL_PAD_SD1_DAT0__GPIO1_IO16              0x1b0b1
				MX6QDL_PAD_SD1_DAT3__GPIO1_IO21              0x1b0b1
				MX6QDL_PAD_SD1_CMD__GPIO1_IO18               0x1f071
				MX6QDL_PAD_SD1_DAT1__GPIO1_IO17              0x1f0
			>;
		};

		pinctrl_j8_port6_gpio5B: j8_port6grp3 {
			fsl,pins = <
				MX6QDL_PAD_SD1_CLK__GPIO1_IO20               0x1b0b1
				MX6QDL_PAD_SD1_DAT0__GPIO1_IO16              0x1b0b1
				MX6QDL_PAD_SD1_DAT3__GPIO1_IO21              0x1b0b1
				MX6QDL_PAD_SD1_CMD__GPIO1_IO18               0x1f071
				MX6QDL_PAD_SD1_DAT2__GPIO1_IO19              0x1f071
			>;
		};

		pinctrl_j8_port6_gpio5C: j8_port6grp4 {
			fsl,pins = <
				MX6QDL_PAD_SD1_CLK__GPIO1_IO20               0x1b0b1
				MX6QDL_PAD_SD1_DAT0__GPIO1_IO16              0x1b0b1
				MX6QDL_PAD_SD1_DAT3__GPIO1_IO21              0x1b0b1
				MX6QDL_PAD_SD1_DAT1__GPIO1_IO17              0x1f071
				MX6QDL_PAD_SD1_DAT2__GPIO1_IO19              0x1f071
			>;
		};

		pinctrl_j8_port6_gpio4A: j8_port6grp5 {
			fsl,pins = <
				MX6QDL_PAD_SD1_CLK__GPIO1_IO20               0x1b0b1
				MX6QDL_PAD_SD1_DAT0__GPIO1_IO16              0x1b0b1
				MX6QDL_PAD_SD1_DAT3__GPIO1_IO21              0x1b0b1
				MX6QDL_PAD_SD1_CMD__GPIO1_IO18               0x1f071
			>;
		};

		pinctrl_j8_port6_gpio4B: j8_port6grp6 {
			fsl,pins = <
				MX6QDL_PAD_SD1_CLK__GPIO1_IO20               0x1b0b1
				MX6QDL_PAD_SD1_DAT0__GPIO1_IO16              0x1b0b1
				MX6QDL_PAD_SD1_DAT3__GPIO1_IO21              0x1b0b1
				MX6QDL_PAD_SD1_DAT1__GPIO1_IO17              0x1f071
			>;
		};

		pinctrl_j8_port6_gpio4C: j8_port6grp7 {
			fsl,pins = <
				MX6QDL_PAD_SD1_CLK__GPIO1_IO20               0x1b0b1
				MX6QDL_PAD_SD1_DAT0__GPIO1_IO16              0x1b0b1
				MX6QDL_PAD_SD1_DAT3__GPIO1_IO21              0x1b0b1
				MX6QDL_PAD_SD1_DAT2__GPIO1_IO19              0x1f071
			>;
		};

		pinctrl_j8_port6_gpio3: j8_port6grp8 {
			fsl,pins = <
				MX6QDL_PAD_SD1_CLK__GPIO1_IO20               0x1b0b1
				MX6QDL_PAD_SD1_DAT0__GPIO1_IO16              0x1b0b1
				MX6QDL_PAD_SD1_DAT3__GPIO1_IO21              0x1b0b1
			>;
		};

		pinctrl_j8_port6_1: j8_port6grp9 {	/* SDIO1 4BIT */
			fsl,pins = <
				MX6QDL_PAD_SD1_CMD__SD1_CMD                  0x17059
				MX6QDL_PAD_SD1_CLK__SD1_CLK                  0x17059
				MX6QDL_PAD_SD1_DAT0__SD1_DATA0               0x17059
				MX6QDL_PAD_SD1_DAT1__SD1_DATA1               0x17059
				MX6QDL_PAD_SD1_DAT2__SD1_DATA2               0x17059
				MX6QDL_PAD_SD1_DAT3__SD1_DATA3               0x17059
			>;
		};

		pinctrl_j8_port6_2: j8_port6grp10 {	/* PWM4 */
			fsl,pins = <
				MX6QDL_PAD_SD1_CMD__PWM4_OUT                 0x1b0b1
			>;
		};

		pinctrl_j8_port6_3: j8_port6grp11 {	/* PWM3 */
			fsl,pins = <
				MX6QDL_PAD_SD1_DAT1__PWM3_OUT                0x1b0b1
			>;
		};

		pinctrl_j8_port6_4: j8_port6grp12 {	/* PWM2 */
			fsl,pins = <
				MX6QDL_PAD_SD1_DAT2__PWM2_OUT                0x1b0b1
			>;
		};


/*  ____________________________________________________________________________
 * |__________________________________ PORT7 ___________________________________|
*/
		pinctrl_j8_port7_gpio: j8_port7grp1 {
			fsl,pins = <
				MX6QDL_PAD_GPIO_16__GPIO7_IO11               0x1f071
				MX6QDL_PAD_GPIO_3__GPIO1_IO03                0x1f071
			>;
		};

/*  ____________________________________________________________________________
 * |__________________________________ PORT8 ___________________________________|
*/
		pinctrl_j8_port8_gpio: j8_port8grp1 {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT11__GPIO5_IO29            0x1f071
				MX6QDL_PAD_CSI0_DAT10__GPIO5_IO28            0x1f071
			>;
		};

		pinctrl_j8_port8_1: j8_port8grp2 {	/* UART1 */
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT11__UART1_RX_DATA         0x1b0b1
				MX6QDL_PAD_CSI0_DAT10__UART1_TX_DATA         0x1b0b1
			>;
		};


/*  ____________________________________________________________________________
 * |_________________________________ PORT9/10 _________________________________|
*/
		pinctrl_j8_port9_gpio: j8_port9grp1 {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT15__GPIO6_IO01            0x1f071
				MX6QDL_PAD_CSI0_DAT14__GPIO6_IO00            0x1f071
				MX6QDL_PAD_KEY_COL4__GPIO4_IO14		     0x1f071
				MX6QDL_PAD_KEY_ROW4__GPIO4_IO15              0x1f071
	
			>;
		};

		pinctrl_j8_port9_1: j8_port9grp2 {	/* UART5 FULL */
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT15__UART5_RX_DATA         0x1b0b1
				MX6QDL_PAD_CSI0_DAT14__UART5_TX_DATA         0x1b0b1
				MX6QDL_PAD_KEY_COL4__UART5_RTS_B             0x1b0b1
				MX6QDL_PAD_KEY_ROW4__UART5_CTS_B             0x1b0b1
			>;
		};

		pinctrl_j8_port9_2: j8_port9grp3 {	/* UART5 TX/RX */
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT15__UART5_RX_DATA         0x1b0b1
				MX6QDL_PAD_CSI0_DAT14__UART5_TX_DATA         0x1b0b1
			>;
		};

		pinctrl_j8_port9_3: j8_port9grp4 {	/* CAN2 */
			fsl,pins = <
				MX6QDL_PAD_KEY_COL4__FLEXCAN2_TX             0x80000000
				MX6QDL_PAD_KEY_ROW4__FLEXCAN2_RX             0x80000000
			>;
		};

	};
};
/*  __________________________________________________________________________
 * |__________________________________________________________________________|
 */
