// Seed: 1589001336
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output reg id_6;
  output tri1 id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_5 = -1;
  reg [-1 : 1]
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26;
  always @(posedge -1) begin : LABEL_0
    #1 id_18 = 1;
    id_13 <= 1;
    if (1) disable id_27;
  end
  assign id_4 = id_21;
  parameter id_28 = -1;
  assign id_9 = -1;
  wire id_29;
  wire id_30;
  module_0 modCall_1 ();
  wire id_31;
  wire id_32;
  localparam id_33 = id_28 < id_28;
  always @(id_25) id_6 <= id_23 != id_7;
endmodule
