vendor_name = ModelSim
source_file = 1, C:/Users/ka266/Documents/Project4/program_counter.v
source_file = 1, C:/Users/ka266/Documents/Project4/fulladder.v
source_file = 1, C:/Users/ka266/Documents/Project4/imem.v
source_file = 1, C:/Users/ka266/Documents/Project4/dffe.v
source_file = 1, C:/Users/ka266/Documents/Project4/regfile.v
source_file = 1, C:/Users/ka266/Documents/Project4/alu.v
source_file = 1, C:/Users/ka266/Documents/Project4/skeleton.v
source_file = 1, C:/Users/ka266/Documents/Project4/processor.v
source_file = 1, C:/Users/ka266/Documents/Project4/dmem.v
source_file = 1, C:/Users/ka266/Documents/Project4/imem.qip
source_file = 1, C:/Users/ka266/Documents/Project4/dmem.qip
source_file = 1, C:/Users/ka266/Documents/Project4/pc_adder.v
source_file = 1, C:/Users/ka266/Documents/Project4/sign_extension.v
source_file = 1, C:/Users/ka266/Documents/Project4/mux_32bit.v
source_file = 1, C:/Users/ka266/Documents/Project4/extend_clock.v
source_file = 1, C:/Users/ka266/Documents/Project4/invert_clock.v
source_file = 1, C:/Users/ka266/Documents/Project4/Waveform.vwf
source_file = 1, C:/Users/ka266/Documents/Project4/Waveform1.vwf
source_file = 1, C:/Users/ka266/Documents/Project4/Waveform2.vwf
source_file = 1, C:/Users/ka266/Documents/Project4/Waveform3.vwf
source_file = 1, C:/Users/ka266/Documents/Project4/initalize.v
source_file = 1, C:/Users/ka266/Documents/Project4/initalize_12.v
source_file = 1, C:/Users/ka266/Documents/Project4/initalize_32.v
source_file = 1, C:/Users/ka266/Documents/Project4/Waveform4.vwf
source_file = 1, C:/Users/ka266/Documents/Project4/processor_tb.v
source_file = 1, C:/Users/ka266/Documents/Project4/is_ne.v
source_file = 1, C:/Users/ka266/Documents/Project4/check_two.v
source_file = 1, C:/Users/ka266/Documents/Project4/check_overflow.v
source_file = 1, C:/Users/ka266/Documents/Project4/Waveform5.vwf
source_file = 1, C:/Users/ka266/Documents/Project4/Waveform6.vwf
source_file = 1, C:/Users/ka266/Documents/Project4/mux_5bit.v
source_file = 1, C:/Users/ka266/Documents/Project4/Waveform7.vwf
source_file = 1, C:/Users/ka266/Documents/Project4/Waveform8.vwf
source_file = 1, C:/Users/ka266/Documents/Project4/Waveform9.vwf
source_file = 1, C:/Users/ka266/Documents/Project4/Waveform10.vwf
source_file = 1, C:/Users/ka266/Documents/Project4/extend_clock_negedge.v
source_file = 1, C:/Users/ka266/Documents/Project4/Waveform11.vwf
source_file = 1, C:/Users/ka266/Documents/Project4/Waveform12.vwf
source_file = 1, C:/Users/ka266/Documents/Project4/Waveform13.vwf
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/ka266/Documents/Project4/db/altsyncram_q3b1.tdf
source_file = 1, C:/Users/ka266/Documents/Project4/mif_outputs/basic_test.mif
source_file = 1, C:/Users/ka266/Documents/Project4/db/altsyncram_0jf1.tdf
design_name = skeleton
instance = comp, \imem_clock~output , imem_clock~output, skeleton, 1
instance = comp, \dmem_clock~output , dmem_clock~output, skeleton, 1
instance = comp, \processor_clock~output , processor_clock~output, skeleton, 1
instance = comp, \regfile_clock~output , regfile_clock~output, skeleton, 1
instance = comp, \q_imem[0]~output , q_imem[0]~output, skeleton, 1
instance = comp, \q_imem[1]~output , q_imem[1]~output, skeleton, 1
instance = comp, \q_imem[2]~output , q_imem[2]~output, skeleton, 1
instance = comp, \q_imem[3]~output , q_imem[3]~output, skeleton, 1
instance = comp, \q_imem[4]~output , q_imem[4]~output, skeleton, 1
instance = comp, \q_imem[5]~output , q_imem[5]~output, skeleton, 1
instance = comp, \q_imem[6]~output , q_imem[6]~output, skeleton, 1
instance = comp, \q_imem[7]~output , q_imem[7]~output, skeleton, 1
instance = comp, \q_imem[8]~output , q_imem[8]~output, skeleton, 1
instance = comp, \q_imem[9]~output , q_imem[9]~output, skeleton, 1
instance = comp, \q_imem[10]~output , q_imem[10]~output, skeleton, 1
instance = comp, \q_imem[11]~output , q_imem[11]~output, skeleton, 1
instance = comp, \q_imem[12]~output , q_imem[12]~output, skeleton, 1
instance = comp, \q_imem[13]~output , q_imem[13]~output, skeleton, 1
instance = comp, \q_imem[14]~output , q_imem[14]~output, skeleton, 1
instance = comp, \q_imem[15]~output , q_imem[15]~output, skeleton, 1
instance = comp, \q_imem[16]~output , q_imem[16]~output, skeleton, 1
instance = comp, \q_imem[17]~output , q_imem[17]~output, skeleton, 1
instance = comp, \q_imem[18]~output , q_imem[18]~output, skeleton, 1
instance = comp, \q_imem[19]~output , q_imem[19]~output, skeleton, 1
instance = comp, \q_imem[20]~output , q_imem[20]~output, skeleton, 1
instance = comp, \q_imem[21]~output , q_imem[21]~output, skeleton, 1
instance = comp, \q_imem[22]~output , q_imem[22]~output, skeleton, 1
instance = comp, \q_imem[23]~output , q_imem[23]~output, skeleton, 1
instance = comp, \q_imem[24]~output , q_imem[24]~output, skeleton, 1
instance = comp, \q_imem[25]~output , q_imem[25]~output, skeleton, 1
instance = comp, \q_imem[26]~output , q_imem[26]~output, skeleton, 1
instance = comp, \q_imem[27]~output , q_imem[27]~output, skeleton, 1
instance = comp, \q_imem[28]~output , q_imem[28]~output, skeleton, 1
instance = comp, \q_imem[29]~output , q_imem[29]~output, skeleton, 1
instance = comp, \q_imem[30]~output , q_imem[30]~output, skeleton, 1
instance = comp, \q_imem[31]~output , q_imem[31]~output, skeleton, 1
instance = comp, \clock~input , clock~input, skeleton, 1
instance = comp, \clock~inputclkctrl , clock~inputclkctrl, skeleton, 1
instance = comp, \imem_clk|counter[0] , imem_clk|counter[0], skeleton, 1
instance = comp, \reset~input , reset~input, skeleton, 1
instance = comp, \imem_clk|Add0~0 , imem_clk|Add0~0, skeleton, 1
instance = comp, \imem_clk|clock~feeder , imem_clk|clock~feeder, skeleton, 1
instance = comp, \imem_clk|clock , imem_clk|clock, skeleton, 1
instance = comp, \dmem_clk|clk~0 , dmem_clk|clk~0, skeleton, 1
instance = comp, \processor_clk|counter[0] , processor_clk|counter[0], skeleton, 1
instance = comp, \processor_clk|Add0~0 , processor_clk|Add0~0, skeleton, 1
instance = comp, \processor_clk|clock~feeder , processor_clk|clock~feeder, skeleton, 1
instance = comp, \processor_clk|clock , processor_clk|clock, skeleton, 1
instance = comp, \regfile_clk|clk~0 , regfile_clk|clk~0, skeleton, 1
instance = comp, \imem_clk|clock~clkctrl , imem_clk|clock~clkctrl, skeleton, 1
instance = comp, \processor_clk|clock~clkctrl , processor_clk|clock~clkctrl, skeleton, 1
instance = comp, \my_processor|pc|intialize[0].df|q~0 , my_processor|pc|intialize[0].df|q~0, skeleton, 1
instance = comp, \reset~inputclkctrl , reset~inputclkctrl, skeleton, 1
instance = comp, \my_processor|pc|intialize[0].df|q , my_processor|pc|intialize[0].df|q, skeleton, 1
instance = comp, \my_processor|pc|intialize[1].df|q~0 , my_processor|pc|intialize[1].df|q~0, skeleton, 1
instance = comp, \my_processor|pc|intialize[1].df|q , my_processor|pc|intialize[1].df|q, skeleton, 1
instance = comp, \my_processor|pc|intialize[2].df|q~0 , my_processor|pc|intialize[2].df|q~0, skeleton, 1
instance = comp, \my_processor|pc|intialize[2].df|q , my_processor|pc|intialize[2].df|q, skeleton, 1
instance = comp, \my_processor|pc|intialize[3].df|q~0 , my_processor|pc|intialize[3].df|q~0, skeleton, 1
instance = comp, \my_processor|pc|intialize[3].df|q , my_processor|pc|intialize[3].df|q, skeleton, 1
instance = comp, \my_processor|padd|intialize[3].fa|a1 , my_processor|padd|intialize[3].fa|a1, skeleton, 1
instance = comp, \my_processor|pc|intialize[4].df|q~0 , my_processor|pc|intialize[4].df|q~0, skeleton, 1
instance = comp, \my_processor|pc|intialize[4].df|q , my_processor|pc|intialize[4].df|q, skeleton, 1
instance = comp, \my_processor|pc|intialize[5].df|q~0 , my_processor|pc|intialize[5].df|q~0, skeleton, 1
instance = comp, \my_processor|pc|intialize[5].df|q , my_processor|pc|intialize[5].df|q, skeleton, 1
instance = comp, \my_processor|pc|intialize[6].df|q~0 , my_processor|pc|intialize[6].df|q~0, skeleton, 1
instance = comp, \my_processor|pc|intialize[6].df|q , my_processor|pc|intialize[6].df|q, skeleton, 1
instance = comp, \my_processor|padd|intialize[6].fa|a1 , my_processor|padd|intialize[6].fa|a1, skeleton, 1
instance = comp, \my_processor|pc|intialize[7].df|q~0 , my_processor|pc|intialize[7].df|q~0, skeleton, 1
instance = comp, \my_processor|pc|intialize[7].df|q , my_processor|pc|intialize[7].df|q, skeleton, 1
instance = comp, \my_processor|pc|intialize[8].df|q~0 , my_processor|pc|intialize[8].df|q~0, skeleton, 1
instance = comp, \my_processor|pc|intialize[8].df|q , my_processor|pc|intialize[8].df|q, skeleton, 1
instance = comp, \my_processor|pc|intialize[9].df|q~0 , my_processor|pc|intialize[9].df|q~0, skeleton, 1
instance = comp, \my_processor|pc|intialize[9].df|q , my_processor|pc|intialize[9].df|q, skeleton, 1
instance = comp, \my_processor|padd|intialize[9].fa|a1~0 , my_processor|padd|intialize[9].fa|a1~0, skeleton, 1
instance = comp, \my_processor|padd|intialize[9].fa|a1 , my_processor|padd|intialize[9].fa|a1, skeleton, 1
instance = comp, \my_processor|pc|intialize[10].df|q~0 , my_processor|pc|intialize[10].df|q~0, skeleton, 1
instance = comp, \my_processor|pc|intialize[10].df|q , my_processor|pc|intialize[10].df|q, skeleton, 1
instance = comp, \my_processor|pc|intialize[11].df|q~0 , my_processor|pc|intialize[11].df|q~0, skeleton, 1
instance = comp, \my_processor|pc|intialize[11].df|q , my_processor|pc|intialize[11].df|q, skeleton, 1
instance = comp, \my_imem|altsyncram_component|auto_generated|ram_block1a0 , my_imem|altsyncram_component|auto_generated|ram_block1a0, skeleton, 1
instance = comp, \my_imem|altsyncram_component|auto_generated|ram_block1a2 , my_imem|altsyncram_component|auto_generated|ram_block1a2, skeleton, 1
instance = comp, \my_imem|altsyncram_component|auto_generated|ram_block1a4 , my_imem|altsyncram_component|auto_generated|ram_block1a4, skeleton, 1
instance = comp, \my_imem|altsyncram_component|auto_generated|ram_block1a6 , my_imem|altsyncram_component|auto_generated|ram_block1a6, skeleton, 1
instance = comp, \my_imem|altsyncram_component|auto_generated|ram_block1a8 , my_imem|altsyncram_component|auto_generated|ram_block1a8, skeleton, 1
instance = comp, \my_imem|altsyncram_component|auto_generated|ram_block1a10 , my_imem|altsyncram_component|auto_generated|ram_block1a10, skeleton, 1
instance = comp, \my_imem|altsyncram_component|auto_generated|ram_block1a12 , my_imem|altsyncram_component|auto_generated|ram_block1a12, skeleton, 1
instance = comp, \my_imem|altsyncram_component|auto_generated|ram_block1a14 , my_imem|altsyncram_component|auto_generated|ram_block1a14, skeleton, 1
instance = comp, \my_imem|altsyncram_component|auto_generated|ram_block1a16 , my_imem|altsyncram_component|auto_generated|ram_block1a16, skeleton, 1
instance = comp, \my_imem|altsyncram_component|auto_generated|ram_block1a18 , my_imem|altsyncram_component|auto_generated|ram_block1a18, skeleton, 1
instance = comp, \my_imem|altsyncram_component|auto_generated|ram_block1a20 , my_imem|altsyncram_component|auto_generated|ram_block1a20, skeleton, 1
instance = comp, \my_imem|altsyncram_component|auto_generated|ram_block1a22 , my_imem|altsyncram_component|auto_generated|ram_block1a22, skeleton, 1
instance = comp, \my_imem|altsyncram_component|auto_generated|ram_block1a24 , my_imem|altsyncram_component|auto_generated|ram_block1a24, skeleton, 1
instance = comp, \my_imem|altsyncram_component|auto_generated|ram_block1a26 , my_imem|altsyncram_component|auto_generated|ram_block1a26, skeleton, 1
instance = comp, \my_imem|altsyncram_component|auto_generated|ram_block1a28 , my_imem|altsyncram_component|auto_generated|ram_block1a28, skeleton, 1
instance = comp, \my_imem|altsyncram_component|auto_generated|ram_block1a30 , my_imem|altsyncram_component|auto_generated|ram_block1a30, skeleton, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
