###############################################################
#  Generated by:      Cadence Innovus 19.17-s077_1
#  OS:                Linux x86_64(Host ID ieng6-641.ucsd.edu)
#  Generated on:      Mon Mar 14 12:53:15 2022
#  Design:            fullchip
#  Command:           create_ccopt_clock_tree_spec -file ./desdir/constraints/fullchip.ccopt
###############################################################
#-------------------------------------------------------------------------------
# Clock tree setup script - dialect: Innovus
#-------------------------------------------------------------------------------
#-------------------------------------------------------------------------------

if { [get_ccopt_clock_trees] != {} } {
  error {Cannot run clock tree spec: clock trees are already defined.}
}

namespace eval ::ccopt {}
namespace eval ::ccopt::ilm {}
set ::ccopt::ilm::ccoptSpecRestoreData {}
# Start by checking for unflattened ILMs.
# Will flatten if so and then check the db sync.
if { [catch {ccopt_check_and_flatten_ilms_no_restore}] } {
  return -code error
}
# cache the value of the restore command output by the ILM flattening code
set ::ccopt::ilm::ccoptSpecRestoreData $::ccopt::ilm::ccoptRestoreILMState

# Pin offsets inferred from set_clock_latency assertions:
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_0_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_100_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_101_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_102_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_103_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_104_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_105_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_106_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_107_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_108_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_109_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_10_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_110_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_111_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_112_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_113_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_114_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_115_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_116_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_117_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_119_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_11_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_120_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_121_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_122_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_123_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_124_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_125_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_126_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_127_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_128_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_129_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_12_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_130_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_131_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_132_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_133_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_134_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_135_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_136_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_137_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_138_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_139_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_13_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_140_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_141_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_142_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_143_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_144_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_145_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_146_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_147_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_148_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_149_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_14_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_150_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_151_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_152_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_153_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_154_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_155_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_156_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_157_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_158_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_159_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_15_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_16_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_17_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_18_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_19_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_1_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_20_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_21_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_22_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_23_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_24_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_25_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_26_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_27_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_28_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_29_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_2_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_30_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_31_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_32_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_33_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_34_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_35_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_36_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_37_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_38_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_39_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_3_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_40_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_41_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_42_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_43_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_44_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_45_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_46_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_47_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_48_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_49_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_4_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_50_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_51_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_52_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_53_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_54_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_55_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_56_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_57_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_5_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_60_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_61_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_62_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_63_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_64_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_65_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_66_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_67_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_68_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_69_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_6_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_70_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_71_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_72_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_73_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_74_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_75_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_76_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_77_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_78_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_7_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_80_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_81_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_82_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_83_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_84_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_85_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_86_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_87_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_88_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_89_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_8_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_90_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_91_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_92_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_93_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_94_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_95_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_96_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_97_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_99_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_psum_mem_instance_Q_reg_9_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q0_reg_10_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q0_reg_11_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q0_reg_12_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q0_reg_13_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q0_reg_14_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q0_reg_15_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q0_reg_16_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q0_reg_17_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q0_reg_18_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q0_reg_19_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q0_reg_20_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q0_reg_21_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q0_reg_22_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q0_reg_23_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q0_reg_7_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q0_reg_8_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q0_reg_9_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q10_reg_10_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q10_reg_11_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q10_reg_12_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q10_reg_13_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q10_reg_14_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q10_reg_15_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q10_reg_16_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q10_reg_17_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q10_reg_18_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q10_reg_19_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q10_reg_20_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q10_reg_21_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q10_reg_22_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q10_reg_23_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q10_reg_7_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q10_reg_8_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q10_reg_9_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q11_reg_10_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q11_reg_11_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q11_reg_12_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q11_reg_13_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q11_reg_14_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q11_reg_15_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q11_reg_16_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q11_reg_17_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q11_reg_18_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q11_reg_19_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q11_reg_20_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q11_reg_21_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q11_reg_22_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q11_reg_23_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q11_reg_7_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q11_reg_8_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q11_reg_9_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q12_reg_10_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q12_reg_11_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q12_reg_12_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q12_reg_13_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q12_reg_14_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q12_reg_15_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q12_reg_16_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q12_reg_17_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q12_reg_18_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q12_reg_19_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q12_reg_20_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q12_reg_21_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q12_reg_22_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q12_reg_23_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q12_reg_7_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q12_reg_8_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q12_reg_9_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q13_reg_10_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q13_reg_11_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q13_reg_12_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q13_reg_13_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q13_reg_14_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q13_reg_15_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q13_reg_16_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q13_reg_17_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q13_reg_18_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q13_reg_19_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q13_reg_20_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q13_reg_21_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q13_reg_22_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q13_reg_23_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q13_reg_7_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q13_reg_8_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q13_reg_9_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q14_reg_10_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q14_reg_11_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q14_reg_12_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q14_reg_13_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q14_reg_14_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q14_reg_15_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q14_reg_16_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q14_reg_17_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q14_reg_18_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q14_reg_19_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q14_reg_20_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q14_reg_21_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q14_reg_22_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q14_reg_23_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q14_reg_7_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q14_reg_8_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q14_reg_9_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q15_reg_10_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q15_reg_11_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q15_reg_12_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q15_reg_13_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q15_reg_14_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q15_reg_15_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q15_reg_16_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q15_reg_17_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q15_reg_18_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q15_reg_19_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q15_reg_20_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q15_reg_21_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q15_reg_22_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q15_reg_23_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q15_reg_7_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q15_reg_8_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q15_reg_9_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q1_reg_10_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q1_reg_11_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q1_reg_12_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q1_reg_14_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q1_reg_15_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q1_reg_16_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q1_reg_17_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q1_reg_18_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q1_reg_19_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q1_reg_20_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q1_reg_21_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q1_reg_22_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q1_reg_23_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q1_reg_7_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q1_reg_8_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q1_reg_9_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q2_reg_10_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q2_reg_11_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q2_reg_12_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q2_reg_14_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q2_reg_15_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q2_reg_16_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q2_reg_17_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q2_reg_18_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q2_reg_19_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q2_reg_20_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q2_reg_21_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q2_reg_22_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q2_reg_23_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q2_reg_7_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q2_reg_8_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q2_reg_9_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q3_reg_10_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q3_reg_11_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q3_reg_12_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q3_reg_13_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q3_reg_14_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q3_reg_15_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q3_reg_16_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q3_reg_17_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q3_reg_18_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q3_reg_19_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q3_reg_20_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q3_reg_21_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q3_reg_22_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q3_reg_23_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q3_reg_7_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q3_reg_8_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q3_reg_9_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q4_reg_10_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q4_reg_11_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q4_reg_12_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q4_reg_13_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q4_reg_14_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q4_reg_15_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q4_reg_16_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q4_reg_17_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q4_reg_18_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q4_reg_19_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q4_reg_20_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q4_reg_21_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q4_reg_22_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q4_reg_23_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q4_reg_7_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q4_reg_8_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q4_reg_9_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q5_reg_10_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q5_reg_11_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q5_reg_12_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q5_reg_13_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q5_reg_14_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q5_reg_16_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q5_reg_17_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q5_reg_18_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q5_reg_19_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q5_reg_20_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q5_reg_21_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q5_reg_22_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q5_reg_23_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q5_reg_7_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q5_reg_8_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q5_reg_9_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q6_reg_10_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q6_reg_11_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q6_reg_12_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q6_reg_13_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q6_reg_14_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q6_reg_15_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q6_reg_16_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q6_reg_17_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q6_reg_18_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q6_reg_19_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q6_reg_20_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q6_reg_21_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q6_reg_22_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q6_reg_23_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q6_reg_7_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q6_reg_8_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q6_reg_9_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q7_reg_10_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q7_reg_11_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q7_reg_12_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q7_reg_13_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q7_reg_14_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q7_reg_15_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q7_reg_16_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q7_reg_17_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q7_reg_18_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q7_reg_19_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q7_reg_20_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q7_reg_21_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q7_reg_22_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q7_reg_23_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q7_reg_7_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q7_reg_8_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q7_reg_9_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q8_reg_10_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q8_reg_11_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q8_reg_12_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q8_reg_13_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q8_reg_14_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q8_reg_15_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q8_reg_16_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q8_reg_17_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q8_reg_18_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q8_reg_19_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q8_reg_20_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q8_reg_21_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q8_reg_23_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q8_reg_7_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q8_reg_8_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q8_reg_9_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q9_reg_10_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q9_reg_11_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q9_reg_12_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q9_reg_13_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q9_reg_15_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q9_reg_16_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q9_reg_17_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q9_reg_18_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q9_reg_19_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q9_reg_20_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q9_reg_21_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q9_reg_22_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q9_reg_23_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q9_reg_7_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q9_reg_8_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_q9_reg_9_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_0_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_1_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_2_/CP 0.200
set_ccopt_property insertion_delay -pin core_instance_sfp_instance_fifo_inst_int_rd_ptr_reg_3_/CP 0.200

# Clocks present at pin clk
#   clk (period 1.000ns) in timing_config CON([./constraints/fullchip.sdc])
create_ccopt_clock_tree -name clk -source clk -no_skew_group

# Clock period setting for source pin of clk
set_ccopt_property clock_period -pin clk 1

# Skew group to balance non generated clock:clk in timing_config:CON (sdc ./constraints/fullchip.sdc)
create_ccopt_skew_group -name clk/CON -sources clk -auto_sinks
set_ccopt_property include_source_latency -skew_group clk/CON true
set_ccopt_property extracted_from_clock_name -skew_group clk/CON clk
set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/CON CON
set_ccopt_property extracted_from_delay_corners -skew_group clk/CON {WC BC}


check_ccopt_clock_tree_convergence
# Restore the ILM status if possible
if { [get_ccopt_property auto_design_state_for_ilms] == 0 } {
  if {$::ccopt::ilm::ccoptSpecRestoreData != {} } {
    eval $::ccopt::ilm::ccoptSpecRestoreData
  }
}

