{"vcs1":{"timestamp_begin":1682464157.818899921, "rt":0.08, "ut":0.03, "st":0.03}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682464157.660520193}
{"VCS_COMP_START_TIME": 1682464157.660520193}
{"VCS_COMP_END_TIME": 1682464157.923465627}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -nc RISC240.sv controlpath.sv datapath.sv library.sv memory.sv constants.sv regfile.sv alu.sv"}
