ARM GAS  C:\Users\ehgre\AppData\Local\Temp\ccUcO2TQ.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"spi.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/spi.c"
  20              		.section	.text.MX_SPI2_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_SPI2_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_SPI2_Init:
  28              	.LFB317:
   1:Core/Src/spi.c **** /* USER CODE BEGIN Header */
   2:Core/Src/spi.c **** /**
   3:Core/Src/spi.c ****   ******************************************************************************
   4:Core/Src/spi.c ****   * @file    spi.c
   5:Core/Src/spi.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/spi.c ****   *          of the SPI instances.
   7:Core/Src/spi.c ****   ******************************************************************************
   8:Core/Src/spi.c ****   * @attention
   9:Core/Src/spi.c ****   *
  10:Core/Src/spi.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/spi.c ****   * All rights reserved.
  12:Core/Src/spi.c ****   *
  13:Core/Src/spi.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/spi.c ****   * in the root directory of this software component.
  15:Core/Src/spi.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/spi.c ****   *
  17:Core/Src/spi.c ****   ******************************************************************************
  18:Core/Src/spi.c ****   */
  19:Core/Src/spi.c **** /* USER CODE END Header */
  20:Core/Src/spi.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/spi.c **** #include "spi.h"
  22:Core/Src/spi.c **** 
  23:Core/Src/spi.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/spi.c **** 
  25:Core/Src/spi.c **** /* USER CODE END 0 */
  26:Core/Src/spi.c **** 
  27:Core/Src/spi.c **** SPI_HandleTypeDef hspi2;
  28:Core/Src/spi.c **** SPI_HandleTypeDef hspi3;
  29:Core/Src/spi.c **** 
  30:Core/Src/spi.c **** /* SPI2 init function */
ARM GAS  C:\Users\ehgre\AppData\Local\Temp\ccUcO2TQ.s 			page 2


  31:Core/Src/spi.c **** void MX_SPI2_Init(void)
  32:Core/Src/spi.c **** {
  29              		.loc 1 32 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
  33:Core/Src/spi.c **** 
  34:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_Init 0 */
  35:Core/Src/spi.c **** 
  36:Core/Src/spi.c ****   /* USER CODE END SPI2_Init 0 */
  37:Core/Src/spi.c **** 
  38:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_Init 1 */
  39:Core/Src/spi.c **** 
  40:Core/Src/spi.c ****   /* USER CODE END SPI2_Init 1 */
  41:Core/Src/spi.c ****   hspi2.Instance = SPI2;
  38              		.loc 1 41 3 view .LVU1
  39              		.loc 1 41 18 is_stmt 0 view .LVU2
  40 0002 1048     		ldr	r0, .L5
  41 0004 104B     		ldr	r3, .L5+4
  42 0006 0360     		str	r3, [r0]
  42:Core/Src/spi.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
  43              		.loc 1 42 3 is_stmt 1 view .LVU3
  44              		.loc 1 42 19 is_stmt 0 view .LVU4
  45 0008 4FF48273 		mov	r3, #260
  46 000c 4360     		str	r3, [r0, #4]
  43:Core/Src/spi.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
  47              		.loc 1 43 3 is_stmt 1 view .LVU5
  48              		.loc 1 43 24 is_stmt 0 view .LVU6
  49 000e 0023     		movs	r3, #0
  50 0010 8360     		str	r3, [r0, #8]
  44:Core/Src/spi.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
  51              		.loc 1 44 3 is_stmt 1 view .LVU7
  52              		.loc 1 44 23 is_stmt 0 view .LVU8
  53 0012 4FF4E062 		mov	r2, #1792
  54 0016 C260     		str	r2, [r0, #12]
  45:Core/Src/spi.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
  55              		.loc 1 45 3 is_stmt 1 view .LVU9
  56              		.loc 1 45 26 is_stmt 0 view .LVU10
  57 0018 0361     		str	r3, [r0, #16]
  46:Core/Src/spi.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
  58              		.loc 1 46 3 is_stmt 1 view .LVU11
  59              		.loc 1 46 23 is_stmt 0 view .LVU12
  60 001a 4361     		str	r3, [r0, #20]
  47:Core/Src/spi.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
  61              		.loc 1 47 3 is_stmt 1 view .LVU13
  62              		.loc 1 47 18 is_stmt 0 view .LVU14
  63 001c 4FF40072 		mov	r2, #512
  64 0020 8261     		str	r2, [r0, #24]
  48:Core/Src/spi.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
  65              		.loc 1 48 3 is_stmt 1 view .LVU15
  66              		.loc 1 48 32 is_stmt 0 view .LVU16
  67 0022 C361     		str	r3, [r0, #28]
ARM GAS  C:\Users\ehgre\AppData\Local\Temp\ccUcO2TQ.s 			page 3


  49:Core/Src/spi.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
  68              		.loc 1 49 3 is_stmt 1 view .LVU17
  69              		.loc 1 49 23 is_stmt 0 view .LVU18
  70 0024 0362     		str	r3, [r0, #32]
  50:Core/Src/spi.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
  71              		.loc 1 50 3 is_stmt 1 view .LVU19
  72              		.loc 1 50 21 is_stmt 0 view .LVU20
  73 0026 4362     		str	r3, [r0, #36]
  51:Core/Src/spi.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  74              		.loc 1 51 3 is_stmt 1 view .LVU21
  75              		.loc 1 51 29 is_stmt 0 view .LVU22
  76 0028 8362     		str	r3, [r0, #40]
  52:Core/Src/spi.c ****   hspi2.Init.CRCPolynomial = 7;
  77              		.loc 1 52 3 is_stmt 1 view .LVU23
  78              		.loc 1 52 28 is_stmt 0 view .LVU24
  79 002a 0722     		movs	r2, #7
  80 002c C262     		str	r2, [r0, #44]
  53:Core/Src/spi.c ****   hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
  81              		.loc 1 53 3 is_stmt 1 view .LVU25
  82              		.loc 1 53 24 is_stmt 0 view .LVU26
  83 002e 0363     		str	r3, [r0, #48]
  54:Core/Src/spi.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
  84              		.loc 1 54 3 is_stmt 1 view .LVU27
  85              		.loc 1 54 23 is_stmt 0 view .LVU28
  86 0030 0823     		movs	r3, #8
  87 0032 4363     		str	r3, [r0, #52]
  55:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
  88              		.loc 1 55 3 is_stmt 1 view .LVU29
  89              		.loc 1 55 7 is_stmt 0 view .LVU30
  90 0034 FFF7FEFF 		bl	HAL_SPI_Init
  91              	.LVL0:
  92              		.loc 1 55 6 view .LVU31
  93 0038 00B9     		cbnz	r0, .L4
  94              	.L1:
  56:Core/Src/spi.c ****   {
  57:Core/Src/spi.c ****     Error_Handler();
  58:Core/Src/spi.c ****   }
  59:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_Init 2 */
  60:Core/Src/spi.c **** 
  61:Core/Src/spi.c ****   /* USER CODE END SPI2_Init 2 */
  62:Core/Src/spi.c **** 
  63:Core/Src/spi.c **** }
  95              		.loc 1 63 1 view .LVU32
  96 003a 08BD     		pop	{r3, pc}
  97              	.L4:
  57:Core/Src/spi.c ****   }
  98              		.loc 1 57 5 is_stmt 1 view .LVU33
  99 003c FFF7FEFF 		bl	Error_Handler
 100              	.LVL1:
 101              		.loc 1 63 1 is_stmt 0 view .LVU34
 102 0040 FBE7     		b	.L1
 103              	.L6:
 104 0042 00BF     		.align	2
 105              	.L5:
 106 0044 00000000 		.word	hspi2
 107 0048 00380040 		.word	1073756160
 108              		.cfi_endproc
ARM GAS  C:\Users\ehgre\AppData\Local\Temp\ccUcO2TQ.s 			page 4


 109              	.LFE317:
 111              		.section	.text.MX_SPI3_Init,"ax",%progbits
 112              		.align	1
 113              		.global	MX_SPI3_Init
 114              		.syntax unified
 115              		.thumb
 116              		.thumb_func
 118              	MX_SPI3_Init:
 119              	.LFB318:
  64:Core/Src/spi.c **** /* SPI3 init function */
  65:Core/Src/spi.c **** void MX_SPI3_Init(void)
  66:Core/Src/spi.c **** {
 120              		.loc 1 66 1 is_stmt 1 view -0
 121              		.cfi_startproc
 122              		@ args = 0, pretend = 0, frame = 0
 123              		@ frame_needed = 0, uses_anonymous_args = 0
 124 0000 08B5     		push	{r3, lr}
 125              	.LCFI1:
 126              		.cfi_def_cfa_offset 8
 127              		.cfi_offset 3, -8
 128              		.cfi_offset 14, -4
  67:Core/Src/spi.c **** 
  68:Core/Src/spi.c ****   /* USER CODE BEGIN SPI3_Init 0 */
  69:Core/Src/spi.c **** 
  70:Core/Src/spi.c ****   /* USER CODE END SPI3_Init 0 */
  71:Core/Src/spi.c **** 
  72:Core/Src/spi.c ****   /* USER CODE BEGIN SPI3_Init 1 */
  73:Core/Src/spi.c **** 
  74:Core/Src/spi.c ****   /* USER CODE END SPI3_Init 1 */
  75:Core/Src/spi.c ****   hspi3.Instance = SPI3;
 129              		.loc 1 75 3 view .LVU36
 130              		.loc 1 75 18 is_stmt 0 view .LVU37
 131 0002 1048     		ldr	r0, .L11
 132 0004 104B     		ldr	r3, .L11+4
 133 0006 0360     		str	r3, [r0]
  76:Core/Src/spi.c ****   hspi3.Init.Mode = SPI_MODE_MASTER;
 134              		.loc 1 76 3 is_stmt 1 view .LVU38
 135              		.loc 1 76 19 is_stmt 0 view .LVU39
 136 0008 4FF48273 		mov	r3, #260
 137 000c 4360     		str	r3, [r0, #4]
  77:Core/Src/spi.c ****   hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 138              		.loc 1 77 3 is_stmt 1 view .LVU40
 139              		.loc 1 77 24 is_stmt 0 view .LVU41
 140 000e 0023     		movs	r3, #0
 141 0010 8360     		str	r3, [r0, #8]
  78:Core/Src/spi.c ****   hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 142              		.loc 1 78 3 is_stmt 1 view .LVU42
 143              		.loc 1 78 23 is_stmt 0 view .LVU43
 144 0012 4FF4E062 		mov	r2, #1792
 145 0016 C260     		str	r2, [r0, #12]
  79:Core/Src/spi.c ****   hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 146              		.loc 1 79 3 is_stmt 1 view .LVU44
 147              		.loc 1 79 26 is_stmt 0 view .LVU45
 148 0018 0361     		str	r3, [r0, #16]
  80:Core/Src/spi.c ****   hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 149              		.loc 1 80 3 is_stmt 1 view .LVU46
 150              		.loc 1 80 23 is_stmt 0 view .LVU47
ARM GAS  C:\Users\ehgre\AppData\Local\Temp\ccUcO2TQ.s 			page 5


 151 001a 4361     		str	r3, [r0, #20]
  81:Core/Src/spi.c ****   hspi3.Init.NSS = SPI_NSS_SOFT;
 152              		.loc 1 81 3 is_stmt 1 view .LVU48
 153              		.loc 1 81 18 is_stmt 0 view .LVU49
 154 001c 4FF40072 		mov	r2, #512
 155 0020 8261     		str	r2, [r0, #24]
  82:Core/Src/spi.c ****   hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 156              		.loc 1 82 3 is_stmt 1 view .LVU50
 157              		.loc 1 82 32 is_stmt 0 view .LVU51
 158 0022 2822     		movs	r2, #40
 159 0024 C261     		str	r2, [r0, #28]
  83:Core/Src/spi.c ****   hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 160              		.loc 1 83 3 is_stmt 1 view .LVU52
 161              		.loc 1 83 23 is_stmt 0 view .LVU53
 162 0026 0362     		str	r3, [r0, #32]
  84:Core/Src/spi.c ****   hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 163              		.loc 1 84 3 is_stmt 1 view .LVU54
 164              		.loc 1 84 21 is_stmt 0 view .LVU55
 165 0028 4362     		str	r3, [r0, #36]
  85:Core/Src/spi.c ****   hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 166              		.loc 1 85 3 is_stmt 1 view .LVU56
 167              		.loc 1 85 29 is_stmt 0 view .LVU57
 168 002a 8362     		str	r3, [r0, #40]
  86:Core/Src/spi.c ****   hspi3.Init.CRCPolynomial = 7;
 169              		.loc 1 86 3 is_stmt 1 view .LVU58
 170              		.loc 1 86 28 is_stmt 0 view .LVU59
 171 002c 0722     		movs	r2, #7
 172 002e C262     		str	r2, [r0, #44]
  87:Core/Src/spi.c ****   hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 173              		.loc 1 87 3 is_stmt 1 view .LVU60
 174              		.loc 1 87 24 is_stmt 0 view .LVU61
 175 0030 0363     		str	r3, [r0, #48]
  88:Core/Src/spi.c ****   hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 176              		.loc 1 88 3 is_stmt 1 view .LVU62
 177              		.loc 1 88 23 is_stmt 0 view .LVU63
 178 0032 0823     		movs	r3, #8
 179 0034 4363     		str	r3, [r0, #52]
  89:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi3) != HAL_OK)
 180              		.loc 1 89 3 is_stmt 1 view .LVU64
 181              		.loc 1 89 7 is_stmt 0 view .LVU65
 182 0036 FFF7FEFF 		bl	HAL_SPI_Init
 183              	.LVL2:
 184              		.loc 1 89 6 view .LVU66
 185 003a 00B9     		cbnz	r0, .L10
 186              	.L7:
  90:Core/Src/spi.c ****   {
  91:Core/Src/spi.c ****     Error_Handler();
  92:Core/Src/spi.c ****   }
  93:Core/Src/spi.c ****   /* USER CODE BEGIN SPI3_Init 2 */
  94:Core/Src/spi.c **** 
  95:Core/Src/spi.c ****   /* USER CODE END SPI3_Init 2 */
  96:Core/Src/spi.c **** 
  97:Core/Src/spi.c **** }
 187              		.loc 1 97 1 view .LVU67
 188 003c 08BD     		pop	{r3, pc}
 189              	.L10:
  91:Core/Src/spi.c ****   }
ARM GAS  C:\Users\ehgre\AppData\Local\Temp\ccUcO2TQ.s 			page 6


 190              		.loc 1 91 5 is_stmt 1 view .LVU68
 191 003e FFF7FEFF 		bl	Error_Handler
 192              	.LVL3:
 193              		.loc 1 97 1 is_stmt 0 view .LVU69
 194 0042 FBE7     		b	.L7
 195              	.L12:
 196              		.align	2
 197              	.L11:
 198 0044 00000000 		.word	hspi3
 199 0048 003C0040 		.word	1073757184
 200              		.cfi_endproc
 201              	.LFE318:
 203              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 204              		.align	1
 205              		.global	HAL_SPI_MspInit
 206              		.syntax unified
 207              		.thumb
 208              		.thumb_func
 210              	HAL_SPI_MspInit:
 211              	.LVL4:
 212              	.LFB319:
  98:Core/Src/spi.c **** 
  99:Core/Src/spi.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
 100:Core/Src/spi.c **** {
 213              		.loc 1 100 1 is_stmt 1 view -0
 214              		.cfi_startproc
 215              		@ args = 0, pretend = 0, frame = 48
 216              		@ frame_needed = 0, uses_anonymous_args = 0
 217              		.loc 1 100 1 is_stmt 0 view .LVU71
 218 0000 70B5     		push	{r4, r5, r6, lr}
 219              	.LCFI2:
 220              		.cfi_def_cfa_offset 16
 221              		.cfi_offset 4, -16
 222              		.cfi_offset 5, -12
 223              		.cfi_offset 6, -8
 224              		.cfi_offset 14, -4
 225 0002 8CB0     		sub	sp, sp, #48
 226              	.LCFI3:
 227              		.cfi_def_cfa_offset 64
 101:Core/Src/spi.c **** 
 102:Core/Src/spi.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 228              		.loc 1 102 3 is_stmt 1 view .LVU72
 229              		.loc 1 102 20 is_stmt 0 view .LVU73
 230 0004 0023     		movs	r3, #0
 231 0006 0793     		str	r3, [sp, #28]
 232 0008 0893     		str	r3, [sp, #32]
 233 000a 0993     		str	r3, [sp, #36]
 234 000c 0A93     		str	r3, [sp, #40]
 235 000e 0B93     		str	r3, [sp, #44]
 103:Core/Src/spi.c ****   if(spiHandle->Instance==SPI2)
 236              		.loc 1 103 3 is_stmt 1 view .LVU74
 237              		.loc 1 103 15 is_stmt 0 view .LVU75
 238 0010 0368     		ldr	r3, [r0]
 239              		.loc 1 103 5 view .LVU76
 240 0012 394A     		ldr	r2, .L19
 241 0014 9342     		cmp	r3, r2
 242 0016 04D0     		beq	.L17
ARM GAS  C:\Users\ehgre\AppData\Local\Temp\ccUcO2TQ.s 			page 7


 104:Core/Src/spi.c ****   {
 105:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspInit 0 */
 106:Core/Src/spi.c **** 
 107:Core/Src/spi.c ****   /* USER CODE END SPI2_MspInit 0 */
 108:Core/Src/spi.c ****     /* SPI2 clock enable */
 109:Core/Src/spi.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
 110:Core/Src/spi.c **** 
 111:Core/Src/spi.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 112:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 113:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 114:Core/Src/spi.c ****     PC3     ------> SPI2_MOSI
 115:Core/Src/spi.c ****     PB10     ------> SPI2_SCK
 116:Core/Src/spi.c ****     */
 117:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3;
 118:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 119:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 120:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 121:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 122:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 123:Core/Src/spi.c **** 
 124:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 125:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 126:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 127:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 128:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 129:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 130:Core/Src/spi.c **** 
 131:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
 132:Core/Src/spi.c **** 
 133:Core/Src/spi.c ****   /* USER CODE END SPI2_MspInit 1 */
 134:Core/Src/spi.c ****   }
 135:Core/Src/spi.c ****   else if(spiHandle->Instance==SPI3)
 243              		.loc 1 135 8 is_stmt 1 view .LVU77
 244              		.loc 1 135 10 is_stmt 0 view .LVU78
 245 0018 384A     		ldr	r2, .L19+4
 246 001a 9342     		cmp	r3, r2
 247 001c 36D0     		beq	.L18
 248              	.LVL5:
 249              	.L13:
 136:Core/Src/spi.c ****   {
 137:Core/Src/spi.c ****   /* USER CODE BEGIN SPI3_MspInit 0 */
 138:Core/Src/spi.c **** 
 139:Core/Src/spi.c ****   /* USER CODE END SPI3_MspInit 0 */
 140:Core/Src/spi.c ****     /* SPI3 clock enable */
 141:Core/Src/spi.c ****     __HAL_RCC_SPI3_CLK_ENABLE();
 142:Core/Src/spi.c **** 
 143:Core/Src/spi.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 144:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 145:Core/Src/spi.c ****     /**SPI3 GPIO Configuration
 146:Core/Src/spi.c ****     PC10     ------> SPI3_SCK
 147:Core/Src/spi.c ****     PB5     ------> SPI3_MOSI
 148:Core/Src/spi.c ****     */
 149:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 150:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 151:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 152:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 153:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
ARM GAS  C:\Users\ehgre\AppData\Local\Temp\ccUcO2TQ.s 			page 8


 154:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 155:Core/Src/spi.c **** 
 156:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5;
 157:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 158:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 159:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 160:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 161:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 162:Core/Src/spi.c **** 
 163:Core/Src/spi.c ****   /* USER CODE BEGIN SPI3_MspInit 1 */
 164:Core/Src/spi.c **** 
 165:Core/Src/spi.c ****   /* USER CODE END SPI3_MspInit 1 */
 166:Core/Src/spi.c ****   }
 167:Core/Src/spi.c **** }
 250              		.loc 1 167 1 view .LVU79
 251 001e 0CB0     		add	sp, sp, #48
 252              	.LCFI4:
 253              		.cfi_remember_state
 254              		.cfi_def_cfa_offset 16
 255              		@ sp needed
 256 0020 70BD     		pop	{r4, r5, r6, pc}
 257              	.LVL6:
 258              	.L17:
 259              	.LCFI5:
 260              		.cfi_restore_state
 109:Core/Src/spi.c **** 
 261              		.loc 1 109 5 is_stmt 1 view .LVU80
 262              	.LBB2:
 109:Core/Src/spi.c **** 
 263              		.loc 1 109 5 view .LVU81
 109:Core/Src/spi.c **** 
 264              		.loc 1 109 5 view .LVU82
 265 0022 374B     		ldr	r3, .L19+8
 266 0024 9A6D     		ldr	r2, [r3, #88]
 267 0026 42F48042 		orr	r2, r2, #16384
 268 002a 9A65     		str	r2, [r3, #88]
 109:Core/Src/spi.c **** 
 269              		.loc 1 109 5 view .LVU83
 270 002c 9A6D     		ldr	r2, [r3, #88]
 271 002e 02F48042 		and	r2, r2, #16384
 272 0032 0192     		str	r2, [sp, #4]
 109:Core/Src/spi.c **** 
 273              		.loc 1 109 5 view .LVU84
 274 0034 019A     		ldr	r2, [sp, #4]
 275              	.LBE2:
 109:Core/Src/spi.c **** 
 276              		.loc 1 109 5 view .LVU85
 111:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 277              		.loc 1 111 5 view .LVU86
 278              	.LBB3:
 111:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 279              		.loc 1 111 5 view .LVU87
 111:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 280              		.loc 1 111 5 view .LVU88
 281 0036 DA6C     		ldr	r2, [r3, #76]
 282 0038 42F00402 		orr	r2, r2, #4
 283 003c DA64     		str	r2, [r3, #76]
ARM GAS  C:\Users\ehgre\AppData\Local\Temp\ccUcO2TQ.s 			page 9


 111:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 284              		.loc 1 111 5 view .LVU89
 285 003e DA6C     		ldr	r2, [r3, #76]
 286 0040 02F00402 		and	r2, r2, #4
 287 0044 0292     		str	r2, [sp, #8]
 111:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 288              		.loc 1 111 5 view .LVU90
 289 0046 029A     		ldr	r2, [sp, #8]
 290              	.LBE3:
 111:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 291              		.loc 1 111 5 view .LVU91
 112:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 292              		.loc 1 112 5 view .LVU92
 293              	.LBB4:
 112:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 294              		.loc 1 112 5 view .LVU93
 112:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 295              		.loc 1 112 5 view .LVU94
 296 0048 DA6C     		ldr	r2, [r3, #76]
 297 004a 42F00202 		orr	r2, r2, #2
 298 004e DA64     		str	r2, [r3, #76]
 112:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 299              		.loc 1 112 5 view .LVU95
 300 0050 DB6C     		ldr	r3, [r3, #76]
 301 0052 03F00203 		and	r3, r3, #2
 302 0056 0393     		str	r3, [sp, #12]
 112:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 303              		.loc 1 112 5 view .LVU96
 304 0058 039B     		ldr	r3, [sp, #12]
 305              	.LBE4:
 112:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 306              		.loc 1 112 5 view .LVU97
 117:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 307              		.loc 1 117 5 view .LVU98
 117:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 308              		.loc 1 117 25 is_stmt 0 view .LVU99
 309 005a 0823     		movs	r3, #8
 310 005c 0793     		str	r3, [sp, #28]
 118:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 311              		.loc 1 118 5 is_stmt 1 view .LVU100
 118:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 312              		.loc 1 118 26 is_stmt 0 view .LVU101
 313 005e 0226     		movs	r6, #2
 314 0060 0896     		str	r6, [sp, #32]
 119:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 315              		.loc 1 119 5 is_stmt 1 view .LVU102
 120:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 316              		.loc 1 120 5 view .LVU103
 120:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 317              		.loc 1 120 27 is_stmt 0 view .LVU104
 318 0062 0325     		movs	r5, #3
 319 0064 0A95     		str	r5, [sp, #40]
 121:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 320              		.loc 1 121 5 is_stmt 1 view .LVU105
 121:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 321              		.loc 1 121 31 is_stmt 0 view .LVU106
 322 0066 0524     		movs	r4, #5
ARM GAS  C:\Users\ehgre\AppData\Local\Temp\ccUcO2TQ.s 			page 10


 323 0068 0B94     		str	r4, [sp, #44]
 122:Core/Src/spi.c **** 
 324              		.loc 1 122 5 is_stmt 1 view .LVU107
 325 006a 07A9     		add	r1, sp, #28
 326 006c 2548     		ldr	r0, .L19+12
 327              	.LVL7:
 122:Core/Src/spi.c **** 
 328              		.loc 1 122 5 is_stmt 0 view .LVU108
 329 006e FFF7FEFF 		bl	HAL_GPIO_Init
 330              	.LVL8:
 124:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 331              		.loc 1 124 5 is_stmt 1 view .LVU109
 124:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 332              		.loc 1 124 25 is_stmt 0 view .LVU110
 333 0072 4FF48063 		mov	r3, #1024
 334 0076 0793     		str	r3, [sp, #28]
 125:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 335              		.loc 1 125 5 is_stmt 1 view .LVU111
 125:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 336              		.loc 1 125 26 is_stmt 0 view .LVU112
 337 0078 0896     		str	r6, [sp, #32]
 126:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 338              		.loc 1 126 5 is_stmt 1 view .LVU113
 126:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 339              		.loc 1 126 26 is_stmt 0 view .LVU114
 340 007a 0023     		movs	r3, #0
 341 007c 0993     		str	r3, [sp, #36]
 127:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 342              		.loc 1 127 5 is_stmt 1 view .LVU115
 127:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 343              		.loc 1 127 27 is_stmt 0 view .LVU116
 344 007e 0A95     		str	r5, [sp, #40]
 128:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 345              		.loc 1 128 5 is_stmt 1 view .LVU117
 128:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 346              		.loc 1 128 31 is_stmt 0 view .LVU118
 347 0080 0B94     		str	r4, [sp, #44]
 129:Core/Src/spi.c **** 
 348              		.loc 1 129 5 is_stmt 1 view .LVU119
 349 0082 07A9     		add	r1, sp, #28
 350 0084 2048     		ldr	r0, .L19+16
 351 0086 FFF7FEFF 		bl	HAL_GPIO_Init
 352              	.LVL9:
 353 008a C8E7     		b	.L13
 354              	.LVL10:
 355              	.L18:
 141:Core/Src/spi.c **** 
 356              		.loc 1 141 5 view .LVU120
 357              	.LBB5:
 141:Core/Src/spi.c **** 
 358              		.loc 1 141 5 view .LVU121
 141:Core/Src/spi.c **** 
 359              		.loc 1 141 5 view .LVU122
 360 008c 1C4B     		ldr	r3, .L19+8
 361 008e 9A6D     		ldr	r2, [r3, #88]
 362 0090 42F40042 		orr	r2, r2, #32768
 363 0094 9A65     		str	r2, [r3, #88]
ARM GAS  C:\Users\ehgre\AppData\Local\Temp\ccUcO2TQ.s 			page 11


 141:Core/Src/spi.c **** 
 364              		.loc 1 141 5 view .LVU123
 365 0096 9A6D     		ldr	r2, [r3, #88]
 366 0098 02F40042 		and	r2, r2, #32768
 367 009c 0492     		str	r2, [sp, #16]
 141:Core/Src/spi.c **** 
 368              		.loc 1 141 5 view .LVU124
 369 009e 049A     		ldr	r2, [sp, #16]
 370              	.LBE5:
 141:Core/Src/spi.c **** 
 371              		.loc 1 141 5 view .LVU125
 143:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 372              		.loc 1 143 5 view .LVU126
 373              	.LBB6:
 143:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 374              		.loc 1 143 5 view .LVU127
 143:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 375              		.loc 1 143 5 view .LVU128
 376 00a0 DA6C     		ldr	r2, [r3, #76]
 377 00a2 42F00402 		orr	r2, r2, #4
 378 00a6 DA64     		str	r2, [r3, #76]
 143:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 379              		.loc 1 143 5 view .LVU129
 380 00a8 DA6C     		ldr	r2, [r3, #76]
 381 00aa 02F00402 		and	r2, r2, #4
 382 00ae 0592     		str	r2, [sp, #20]
 143:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 383              		.loc 1 143 5 view .LVU130
 384 00b0 059A     		ldr	r2, [sp, #20]
 385              	.LBE6:
 143:Core/Src/spi.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 386              		.loc 1 143 5 view .LVU131
 144:Core/Src/spi.c ****     /**SPI3 GPIO Configuration
 387              		.loc 1 144 5 view .LVU132
 388              	.LBB7:
 144:Core/Src/spi.c ****     /**SPI3 GPIO Configuration
 389              		.loc 1 144 5 view .LVU133
 144:Core/Src/spi.c ****     /**SPI3 GPIO Configuration
 390              		.loc 1 144 5 view .LVU134
 391 00b2 DA6C     		ldr	r2, [r3, #76]
 392 00b4 42F00202 		orr	r2, r2, #2
 393 00b8 DA64     		str	r2, [r3, #76]
 144:Core/Src/spi.c ****     /**SPI3 GPIO Configuration
 394              		.loc 1 144 5 view .LVU135
 395 00ba DB6C     		ldr	r3, [r3, #76]
 396 00bc 03F00203 		and	r3, r3, #2
 397 00c0 0693     		str	r3, [sp, #24]
 144:Core/Src/spi.c ****     /**SPI3 GPIO Configuration
 398              		.loc 1 144 5 view .LVU136
 399 00c2 069B     		ldr	r3, [sp, #24]
 400              	.LBE7:
 144:Core/Src/spi.c ****     /**SPI3 GPIO Configuration
 401              		.loc 1 144 5 view .LVU137
 149:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 402              		.loc 1 149 5 view .LVU138
 149:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 403              		.loc 1 149 25 is_stmt 0 view .LVU139
ARM GAS  C:\Users\ehgre\AppData\Local\Temp\ccUcO2TQ.s 			page 12


 404 00c4 4FF48063 		mov	r3, #1024
 405 00c8 0793     		str	r3, [sp, #28]
 150:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 406              		.loc 1 150 5 is_stmt 1 view .LVU140
 150:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 407              		.loc 1 150 26 is_stmt 0 view .LVU141
 408 00ca 0226     		movs	r6, #2
 409 00cc 0896     		str	r6, [sp, #32]
 151:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 410              		.loc 1 151 5 is_stmt 1 view .LVU142
 152:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 411              		.loc 1 152 5 view .LVU143
 152:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 412              		.loc 1 152 27 is_stmt 0 view .LVU144
 413 00ce 0325     		movs	r5, #3
 414 00d0 0A95     		str	r5, [sp, #40]
 153:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 415              		.loc 1 153 5 is_stmt 1 view .LVU145
 153:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 416              		.loc 1 153 31 is_stmt 0 view .LVU146
 417 00d2 0624     		movs	r4, #6
 418 00d4 0B94     		str	r4, [sp, #44]
 154:Core/Src/spi.c **** 
 419              		.loc 1 154 5 is_stmt 1 view .LVU147
 420 00d6 07A9     		add	r1, sp, #28
 421 00d8 0A48     		ldr	r0, .L19+12
 422              	.LVL11:
 154:Core/Src/spi.c **** 
 423              		.loc 1 154 5 is_stmt 0 view .LVU148
 424 00da FFF7FEFF 		bl	HAL_GPIO_Init
 425              	.LVL12:
 156:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 426              		.loc 1 156 5 is_stmt 1 view .LVU149
 156:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 427              		.loc 1 156 25 is_stmt 0 view .LVU150
 428 00de 2023     		movs	r3, #32
 429 00e0 0793     		str	r3, [sp, #28]
 157:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 430              		.loc 1 157 5 is_stmt 1 view .LVU151
 157:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 431              		.loc 1 157 26 is_stmt 0 view .LVU152
 432 00e2 0896     		str	r6, [sp, #32]
 158:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 433              		.loc 1 158 5 is_stmt 1 view .LVU153
 158:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 434              		.loc 1 158 26 is_stmt 0 view .LVU154
 435 00e4 0023     		movs	r3, #0
 436 00e6 0993     		str	r3, [sp, #36]
 159:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 437              		.loc 1 159 5 is_stmt 1 view .LVU155
 159:Core/Src/spi.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 438              		.loc 1 159 27 is_stmt 0 view .LVU156
 439 00e8 0A95     		str	r5, [sp, #40]
 160:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 440              		.loc 1 160 5 is_stmt 1 view .LVU157
 160:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 441              		.loc 1 160 31 is_stmt 0 view .LVU158
ARM GAS  C:\Users\ehgre\AppData\Local\Temp\ccUcO2TQ.s 			page 13


 442 00ea 0B94     		str	r4, [sp, #44]
 161:Core/Src/spi.c **** 
 443              		.loc 1 161 5 is_stmt 1 view .LVU159
 444 00ec 07A9     		add	r1, sp, #28
 445 00ee 0648     		ldr	r0, .L19+16
 446 00f0 FFF7FEFF 		bl	HAL_GPIO_Init
 447              	.LVL13:
 448              		.loc 1 167 1 is_stmt 0 view .LVU160
 449 00f4 93E7     		b	.L13
 450              	.L20:
 451 00f6 00BF     		.align	2
 452              	.L19:
 453 00f8 00380040 		.word	1073756160
 454 00fc 003C0040 		.word	1073757184
 455 0100 00100240 		.word	1073876992
 456 0104 00080048 		.word	1207961600
 457 0108 00040048 		.word	1207960576
 458              		.cfi_endproc
 459              	.LFE319:
 461              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 462              		.align	1
 463              		.global	HAL_SPI_MspDeInit
 464              		.syntax unified
 465              		.thumb
 466              		.thumb_func
 468              	HAL_SPI_MspDeInit:
 469              	.LVL14:
 470              	.LFB320:
 168:Core/Src/spi.c **** 
 169:Core/Src/spi.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
 170:Core/Src/spi.c **** {
 471              		.loc 1 170 1 is_stmt 1 view -0
 472              		.cfi_startproc
 473              		@ args = 0, pretend = 0, frame = 0
 474              		@ frame_needed = 0, uses_anonymous_args = 0
 475              		.loc 1 170 1 is_stmt 0 view .LVU162
 476 0000 08B5     		push	{r3, lr}
 477              	.LCFI6:
 478              		.cfi_def_cfa_offset 8
 479              		.cfi_offset 3, -8
 480              		.cfi_offset 14, -4
 171:Core/Src/spi.c **** 
 172:Core/Src/spi.c ****   if(spiHandle->Instance==SPI2)
 481              		.loc 1 172 3 is_stmt 1 view .LVU163
 482              		.loc 1 172 15 is_stmt 0 view .LVU164
 483 0002 0368     		ldr	r3, [r0]
 484              		.loc 1 172 5 view .LVU165
 485 0004 134A     		ldr	r2, .L27
 486 0006 9342     		cmp	r3, r2
 487 0008 03D0     		beq	.L25
 173:Core/Src/spi.c ****   {
 174:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
 175:Core/Src/spi.c **** 
 176:Core/Src/spi.c ****   /* USER CODE END SPI2_MspDeInit 0 */
 177:Core/Src/spi.c ****     /* Peripheral clock disable */
 178:Core/Src/spi.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 179:Core/Src/spi.c **** 
ARM GAS  C:\Users\ehgre\AppData\Local\Temp\ccUcO2TQ.s 			page 14


 180:Core/Src/spi.c ****     /**SPI2 GPIO Configuration
 181:Core/Src/spi.c ****     PC3     ------> SPI2_MOSI
 182:Core/Src/spi.c ****     PB10     ------> SPI2_SCK
 183:Core/Src/spi.c ****     */
 184:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_3);
 185:Core/Src/spi.c **** 
 186:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 187:Core/Src/spi.c **** 
 188:Core/Src/spi.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 189:Core/Src/spi.c **** 
 190:Core/Src/spi.c ****   /* USER CODE END SPI2_MspDeInit 1 */
 191:Core/Src/spi.c ****   }
 192:Core/Src/spi.c ****   else if(spiHandle->Instance==SPI3)
 488              		.loc 1 192 8 is_stmt 1 view .LVU166
 489              		.loc 1 192 10 is_stmt 0 view .LVU167
 490 000a 134A     		ldr	r2, .L27+4
 491 000c 9342     		cmp	r3, r2
 492 000e 10D0     		beq	.L26
 493              	.LVL15:
 494              	.L21:
 193:Core/Src/spi.c ****   {
 194:Core/Src/spi.c ****   /* USER CODE BEGIN SPI3_MspDeInit 0 */
 195:Core/Src/spi.c **** 
 196:Core/Src/spi.c ****   /* USER CODE END SPI3_MspDeInit 0 */
 197:Core/Src/spi.c ****     /* Peripheral clock disable */
 198:Core/Src/spi.c ****     __HAL_RCC_SPI3_CLK_DISABLE();
 199:Core/Src/spi.c **** 
 200:Core/Src/spi.c ****     /**SPI3 GPIO Configuration
 201:Core/Src/spi.c ****     PC10     ------> SPI3_SCK
 202:Core/Src/spi.c ****     PB5     ------> SPI3_MOSI
 203:Core/Src/spi.c ****     */
 204:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_10);
 205:Core/Src/spi.c **** 
 206:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_5);
 207:Core/Src/spi.c **** 
 208:Core/Src/spi.c ****   /* USER CODE BEGIN SPI3_MspDeInit 1 */
 209:Core/Src/spi.c **** 
 210:Core/Src/spi.c ****   /* USER CODE END SPI3_MspDeInit 1 */
 211:Core/Src/spi.c ****   }
 212:Core/Src/spi.c **** }
 495              		.loc 1 212 1 view .LVU168
 496 0010 08BD     		pop	{r3, pc}
 497              	.LVL16:
 498              	.L25:
 178:Core/Src/spi.c **** 
 499              		.loc 1 178 5 is_stmt 1 view .LVU169
 500 0012 02F5EC32 		add	r2, r2, #120832
 501 0016 936D     		ldr	r3, [r2, #88]
 502 0018 23F48043 		bic	r3, r3, #16384
 503 001c 9365     		str	r3, [r2, #88]
 184:Core/Src/spi.c **** 
 504              		.loc 1 184 5 view .LVU170
 505 001e 0821     		movs	r1, #8
 506 0020 0E48     		ldr	r0, .L27+8
 507              	.LVL17:
 184:Core/Src/spi.c **** 
 508              		.loc 1 184 5 is_stmt 0 view .LVU171
ARM GAS  C:\Users\ehgre\AppData\Local\Temp\ccUcO2TQ.s 			page 15


 509 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 510              	.LVL18:
 186:Core/Src/spi.c **** 
 511              		.loc 1 186 5 is_stmt 1 view .LVU172
 512 0026 4FF48061 		mov	r1, #1024
 513 002a 0D48     		ldr	r0, .L27+12
 514 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 515              	.LVL19:
 516 0030 EEE7     		b	.L21
 517              	.LVL20:
 518              	.L26:
 198:Core/Src/spi.c **** 
 519              		.loc 1 198 5 view .LVU173
 520 0032 02F5EA32 		add	r2, r2, #119808
 521 0036 936D     		ldr	r3, [r2, #88]
 522 0038 23F40043 		bic	r3, r3, #32768
 523 003c 9365     		str	r3, [r2, #88]
 204:Core/Src/spi.c **** 
 524              		.loc 1 204 5 view .LVU174
 525 003e 4FF48061 		mov	r1, #1024
 526 0042 0648     		ldr	r0, .L27+8
 527              	.LVL21:
 204:Core/Src/spi.c **** 
 528              		.loc 1 204 5 is_stmt 0 view .LVU175
 529 0044 FFF7FEFF 		bl	HAL_GPIO_DeInit
 530              	.LVL22:
 206:Core/Src/spi.c **** 
 531              		.loc 1 206 5 is_stmt 1 view .LVU176
 532 0048 2021     		movs	r1, #32
 533 004a 0548     		ldr	r0, .L27+12
 534 004c FFF7FEFF 		bl	HAL_GPIO_DeInit
 535              	.LVL23:
 536              		.loc 1 212 1 is_stmt 0 view .LVU177
 537 0050 DEE7     		b	.L21
 538              	.L28:
 539 0052 00BF     		.align	2
 540              	.L27:
 541 0054 00380040 		.word	1073756160
 542 0058 003C0040 		.word	1073757184
 543 005c 00080048 		.word	1207961600
 544 0060 00040048 		.word	1207960576
 545              		.cfi_endproc
 546              	.LFE320:
 548              		.global	hspi3
 549              		.section	.bss.hspi3,"aw",%nobits
 550              		.align	2
 553              	hspi3:
 554 0000 00000000 		.space	100
 554      00000000 
 554      00000000 
 554      00000000 
 554      00000000 
 555              		.global	hspi2
 556              		.section	.bss.hspi2,"aw",%nobits
 557              		.align	2
 560              	hspi2:
 561 0000 00000000 		.space	100
ARM GAS  C:\Users\ehgre\AppData\Local\Temp\ccUcO2TQ.s 			page 16


 561      00000000 
 561      00000000 
 561      00000000 
 561      00000000 
 562              		.text
 563              	.Letext0:
 564              		.file 2 "c:\\users\\ehgre\\desktop\\plugg\\inbyggda system\\tools\\arm-gnu-toolchain-12.2.mpacbti-
 565              		.file 3 "c:\\users\\ehgre\\desktop\\plugg\\inbyggda system\\tools\\arm-gnu-toolchain-12.2.mpacbti-
 566              		.file 4 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l476xx.h"
 567              		.file 5 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 568              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 569              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 570              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_spi.h"
 571              		.file 9 "Core/Inc/spi.h"
 572              		.file 10 "Core/Inc/main.h"
ARM GAS  C:\Users\ehgre\AppData\Local\Temp\ccUcO2TQ.s 			page 17


DEFINED SYMBOLS
                            *ABS*:00000000 spi.c
C:\Users\ehgre\AppData\Local\Temp\ccUcO2TQ.s:21     .text.MX_SPI2_Init:00000000 $t
C:\Users\ehgre\AppData\Local\Temp\ccUcO2TQ.s:27     .text.MX_SPI2_Init:00000000 MX_SPI2_Init
C:\Users\ehgre\AppData\Local\Temp\ccUcO2TQ.s:106    .text.MX_SPI2_Init:00000044 $d
C:\Users\ehgre\AppData\Local\Temp\ccUcO2TQ.s:560    .bss.hspi2:00000000 hspi2
C:\Users\ehgre\AppData\Local\Temp\ccUcO2TQ.s:112    .text.MX_SPI3_Init:00000000 $t
C:\Users\ehgre\AppData\Local\Temp\ccUcO2TQ.s:118    .text.MX_SPI3_Init:00000000 MX_SPI3_Init
C:\Users\ehgre\AppData\Local\Temp\ccUcO2TQ.s:198    .text.MX_SPI3_Init:00000044 $d
C:\Users\ehgre\AppData\Local\Temp\ccUcO2TQ.s:553    .bss.hspi3:00000000 hspi3
C:\Users\ehgre\AppData\Local\Temp\ccUcO2TQ.s:204    .text.HAL_SPI_MspInit:00000000 $t
C:\Users\ehgre\AppData\Local\Temp\ccUcO2TQ.s:210    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
C:\Users\ehgre\AppData\Local\Temp\ccUcO2TQ.s:453    .text.HAL_SPI_MspInit:000000f8 $d
C:\Users\ehgre\AppData\Local\Temp\ccUcO2TQ.s:462    .text.HAL_SPI_MspDeInit:00000000 $t
C:\Users\ehgre\AppData\Local\Temp\ccUcO2TQ.s:468    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
C:\Users\ehgre\AppData\Local\Temp\ccUcO2TQ.s:541    .text.HAL_SPI_MspDeInit:00000054 $d
C:\Users\ehgre\AppData\Local\Temp\ccUcO2TQ.s:550    .bss.hspi3:00000000 $d
C:\Users\ehgre\AppData\Local\Temp\ccUcO2TQ.s:557    .bss.hspi2:00000000 $d

UNDEFINED SYMBOLS
HAL_SPI_Init
Error_Handler
HAL_GPIO_Init
HAL_GPIO_DeInit
