
stm32_nand.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cfa4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000028a4  0800d134  0800d134  0001d134  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f9d8  0800f9d8  00020104  2**0
                  CONTENTS
  4 .ARM          00000008  0800f9d8  0800f9d8  0001f9d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f9e0  0800f9e0  00020104  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f9e0  0800f9e0  0001f9e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f9e4  0800f9e4  0001f9e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000104  20000000  0800f9e8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020104  2**0
                  CONTENTS
 10 .bss          00006900  20000108  20000108  00020108  2**3
                  ALLOC
 11 ._user_heap_stack 00000c00  20006a08  20006a08  00020108  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020104  2**0
                  CONTENTS, READONLY
 13 .debug_info   00023b8c  00000000  00000000  00020134  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004279  00000000  00000000  00043cc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001b38  00000000  00000000  00047f40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00005dc6  00000000  00000000  00049a78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020168  00000000  00000000  0004f83e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e3f0f  00000000  00000000  0006f9a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001538b5  2**0
                  CONTENTS, READONLY
 20 .debug_ranges 000019c8  00000000  00000000  00153908  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00007c68  00000000  00000000  001552d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000108 	.word	0x20000108
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d11c 	.word	0x0800d11c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000010c 	.word	0x2000010c
 80001cc:	0800d11c 	.word	0x0800d11c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_dmul>:
 8000280:	b570      	push	{r4, r5, r6, lr}
 8000282:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000286:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800028a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800028e:	bf1d      	ittte	ne
 8000290:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000294:	ea94 0f0c 	teqne	r4, ip
 8000298:	ea95 0f0c 	teqne	r5, ip
 800029c:	f000 f8de 	bleq	800045c <__aeabi_dmul+0x1dc>
 80002a0:	442c      	add	r4, r5
 80002a2:	ea81 0603 	eor.w	r6, r1, r3
 80002a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002b2:	bf18      	it	ne
 80002b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80002c0:	d038      	beq.n	8000334 <__aeabi_dmul+0xb4>
 80002c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002c6:	f04f 0500 	mov.w	r5, #0
 80002ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002ce:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80002d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002d6:	f04f 0600 	mov.w	r6, #0
 80002da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002de:	f09c 0f00 	teq	ip, #0
 80002e2:	bf18      	it	ne
 80002e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002e8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80002ec:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80002f0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80002f4:	d204      	bcs.n	8000300 <__aeabi_dmul+0x80>
 80002f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002fa:	416d      	adcs	r5, r5
 80002fc:	eb46 0606 	adc.w	r6, r6, r6
 8000300:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000304:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000308:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800030c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000310:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000314:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000318:	bf88      	it	hi
 800031a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800031e:	d81e      	bhi.n	800035e <__aeabi_dmul+0xde>
 8000320:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	bd70      	pop	{r4, r5, r6, pc}
 8000334:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000338:	ea46 0101 	orr.w	r1, r6, r1
 800033c:	ea40 0002 	orr.w	r0, r0, r2
 8000340:	ea81 0103 	eor.w	r1, r1, r3
 8000344:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000348:	bfc2      	ittt	gt
 800034a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800034e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000352:	bd70      	popgt	{r4, r5, r6, pc}
 8000354:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000358:	f04f 0e00 	mov.w	lr, #0
 800035c:	3c01      	subs	r4, #1
 800035e:	f300 80ab 	bgt.w	80004b8 <__aeabi_dmul+0x238>
 8000362:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000366:	bfde      	ittt	le
 8000368:	2000      	movle	r0, #0
 800036a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800036e:	bd70      	pople	{r4, r5, r6, pc}
 8000370:	f1c4 0400 	rsb	r4, r4, #0
 8000374:	3c20      	subs	r4, #32
 8000376:	da35      	bge.n	80003e4 <__aeabi_dmul+0x164>
 8000378:	340c      	adds	r4, #12
 800037a:	dc1b      	bgt.n	80003b4 <__aeabi_dmul+0x134>
 800037c:	f104 0414 	add.w	r4, r4, #20
 8000380:	f1c4 0520 	rsb	r5, r4, #32
 8000384:	fa00 f305 	lsl.w	r3, r0, r5
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f205 	lsl.w	r2, r1, r5
 8000390:	ea40 0002 	orr.w	r0, r0, r2
 8000394:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000398:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800039c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003a0:	fa21 f604 	lsr.w	r6, r1, r4
 80003a4:	eb42 0106 	adc.w	r1, r2, r6
 80003a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ac:	bf08      	it	eq
 80003ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003b2:	bd70      	pop	{r4, r5, r6, pc}
 80003b4:	f1c4 040c 	rsb	r4, r4, #12
 80003b8:	f1c4 0520 	rsb	r5, r4, #32
 80003bc:	fa00 f304 	lsl.w	r3, r0, r4
 80003c0:	fa20 f005 	lsr.w	r0, r0, r5
 80003c4:	fa01 f204 	lsl.w	r2, r1, r4
 80003c8:	ea40 0002 	orr.w	r0, r0, r2
 80003cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003d4:	f141 0100 	adc.w	r1, r1, #0
 80003d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003dc:	bf08      	it	eq
 80003de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003e2:	bd70      	pop	{r4, r5, r6, pc}
 80003e4:	f1c4 0520 	rsb	r5, r4, #32
 80003e8:	fa00 f205 	lsl.w	r2, r0, r5
 80003ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80003f0:	fa20 f304 	lsr.w	r3, r0, r4
 80003f4:	fa01 f205 	lsl.w	r2, r1, r5
 80003f8:	ea43 0302 	orr.w	r3, r3, r2
 80003fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000400:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000404:	fa21 f204 	lsr.w	r2, r1, r4
 8000408:	ea20 0002 	bic.w	r0, r0, r2
 800040c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000410:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000414:	bf08      	it	eq
 8000416:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800041a:	bd70      	pop	{r4, r5, r6, pc}
 800041c:	f094 0f00 	teq	r4, #0
 8000420:	d10f      	bne.n	8000442 <__aeabi_dmul+0x1c2>
 8000422:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000426:	0040      	lsls	r0, r0, #1
 8000428:	eb41 0101 	adc.w	r1, r1, r1
 800042c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000430:	bf08      	it	eq
 8000432:	3c01      	subeq	r4, #1
 8000434:	d0f7      	beq.n	8000426 <__aeabi_dmul+0x1a6>
 8000436:	ea41 0106 	orr.w	r1, r1, r6
 800043a:	f095 0f00 	teq	r5, #0
 800043e:	bf18      	it	ne
 8000440:	4770      	bxne	lr
 8000442:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000446:	0052      	lsls	r2, r2, #1
 8000448:	eb43 0303 	adc.w	r3, r3, r3
 800044c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000450:	bf08      	it	eq
 8000452:	3d01      	subeq	r5, #1
 8000454:	d0f7      	beq.n	8000446 <__aeabi_dmul+0x1c6>
 8000456:	ea43 0306 	orr.w	r3, r3, r6
 800045a:	4770      	bx	lr
 800045c:	ea94 0f0c 	teq	r4, ip
 8000460:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000464:	bf18      	it	ne
 8000466:	ea95 0f0c 	teqne	r5, ip
 800046a:	d00c      	beq.n	8000486 <__aeabi_dmul+0x206>
 800046c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000470:	bf18      	it	ne
 8000472:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000476:	d1d1      	bne.n	800041c <__aeabi_dmul+0x19c>
 8000478:	ea81 0103 	eor.w	r1, r1, r3
 800047c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000480:	f04f 0000 	mov.w	r0, #0
 8000484:	bd70      	pop	{r4, r5, r6, pc}
 8000486:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800048a:	bf06      	itte	eq
 800048c:	4610      	moveq	r0, r2
 800048e:	4619      	moveq	r1, r3
 8000490:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000494:	d019      	beq.n	80004ca <__aeabi_dmul+0x24a>
 8000496:	ea94 0f0c 	teq	r4, ip
 800049a:	d102      	bne.n	80004a2 <__aeabi_dmul+0x222>
 800049c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004a0:	d113      	bne.n	80004ca <__aeabi_dmul+0x24a>
 80004a2:	ea95 0f0c 	teq	r5, ip
 80004a6:	d105      	bne.n	80004b4 <__aeabi_dmul+0x234>
 80004a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004ac:	bf1c      	itt	ne
 80004ae:	4610      	movne	r0, r2
 80004b0:	4619      	movne	r1, r3
 80004b2:	d10a      	bne.n	80004ca <__aeabi_dmul+0x24a>
 80004b4:	ea81 0103 	eor.w	r1, r1, r3
 80004b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80004bc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd70      	pop	{r4, r5, r6, pc}
 80004ca:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004ce:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80004d2:	bd70      	pop	{r4, r5, r6, pc}

080004d4 <__aeabi_drsub>:
 80004d4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e002      	b.n	80004e0 <__adddf3>
 80004da:	bf00      	nop

080004dc <__aeabi_dsub>:
 80004dc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080004e0 <__adddf3>:
 80004e0:	b530      	push	{r4, r5, lr}
 80004e2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004e6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004ea:	ea94 0f05 	teq	r4, r5
 80004ee:	bf08      	it	eq
 80004f0:	ea90 0f02 	teqeq	r0, r2
 80004f4:	bf1f      	itttt	ne
 80004f6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004fa:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004fe:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000502:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000506:	f000 80e2 	beq.w	80006ce <__adddf3+0x1ee>
 800050a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800050e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000512:	bfb8      	it	lt
 8000514:	426d      	neglt	r5, r5
 8000516:	dd0c      	ble.n	8000532 <__adddf3+0x52>
 8000518:	442c      	add	r4, r5
 800051a:	ea80 0202 	eor.w	r2, r0, r2
 800051e:	ea81 0303 	eor.w	r3, r1, r3
 8000522:	ea82 0000 	eor.w	r0, r2, r0
 8000526:	ea83 0101 	eor.w	r1, r3, r1
 800052a:	ea80 0202 	eor.w	r2, r0, r2
 800052e:	ea81 0303 	eor.w	r3, r1, r3
 8000532:	2d36      	cmp	r5, #54	; 0x36
 8000534:	bf88      	it	hi
 8000536:	bd30      	pophi	{r4, r5, pc}
 8000538:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800053c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000540:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000544:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000548:	d002      	beq.n	8000550 <__adddf3+0x70>
 800054a:	4240      	negs	r0, r0
 800054c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000550:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000554:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000558:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800055c:	d002      	beq.n	8000564 <__adddf3+0x84>
 800055e:	4252      	negs	r2, r2
 8000560:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000564:	ea94 0f05 	teq	r4, r5
 8000568:	f000 80a7 	beq.w	80006ba <__adddf3+0x1da>
 800056c:	f1a4 0401 	sub.w	r4, r4, #1
 8000570:	f1d5 0e20 	rsbs	lr, r5, #32
 8000574:	db0d      	blt.n	8000592 <__adddf3+0xb2>
 8000576:	fa02 fc0e 	lsl.w	ip, r2, lr
 800057a:	fa22 f205 	lsr.w	r2, r2, r5
 800057e:	1880      	adds	r0, r0, r2
 8000580:	f141 0100 	adc.w	r1, r1, #0
 8000584:	fa03 f20e 	lsl.w	r2, r3, lr
 8000588:	1880      	adds	r0, r0, r2
 800058a:	fa43 f305 	asr.w	r3, r3, r5
 800058e:	4159      	adcs	r1, r3
 8000590:	e00e      	b.n	80005b0 <__adddf3+0xd0>
 8000592:	f1a5 0520 	sub.w	r5, r5, #32
 8000596:	f10e 0e20 	add.w	lr, lr, #32
 800059a:	2a01      	cmp	r2, #1
 800059c:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005a0:	bf28      	it	cs
 80005a2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005a6:	fa43 f305 	asr.w	r3, r3, r5
 80005aa:	18c0      	adds	r0, r0, r3
 80005ac:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	d507      	bpl.n	80005c6 <__adddf3+0xe6>
 80005b6:	f04f 0e00 	mov.w	lr, #0
 80005ba:	f1dc 0c00 	rsbs	ip, ip, #0
 80005be:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005c2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005c6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80005ca:	d31b      	bcc.n	8000604 <__adddf3+0x124>
 80005cc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80005d0:	d30c      	bcc.n	80005ec <__adddf3+0x10c>
 80005d2:	0849      	lsrs	r1, r1, #1
 80005d4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005d8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005dc:	f104 0401 	add.w	r4, r4, #1
 80005e0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005e4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80005e8:	f080 809a 	bcs.w	8000720 <__adddf3+0x240>
 80005ec:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80005f0:	bf08      	it	eq
 80005f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005f6:	f150 0000 	adcs.w	r0, r0, #0
 80005fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fe:	ea41 0105 	orr.w	r1, r1, r5
 8000602:	bd30      	pop	{r4, r5, pc}
 8000604:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000608:	4140      	adcs	r0, r0
 800060a:	eb41 0101 	adc.w	r1, r1, r1
 800060e:	3c01      	subs	r4, #1
 8000610:	bf28      	it	cs
 8000612:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000616:	d2e9      	bcs.n	80005ec <__adddf3+0x10c>
 8000618:	f091 0f00 	teq	r1, #0
 800061c:	bf04      	itt	eq
 800061e:	4601      	moveq	r1, r0
 8000620:	2000      	moveq	r0, #0
 8000622:	fab1 f381 	clz	r3, r1
 8000626:	bf08      	it	eq
 8000628:	3320      	addeq	r3, #32
 800062a:	f1a3 030b 	sub.w	r3, r3, #11
 800062e:	f1b3 0220 	subs.w	r2, r3, #32
 8000632:	da0c      	bge.n	800064e <__adddf3+0x16e>
 8000634:	320c      	adds	r2, #12
 8000636:	dd08      	ble.n	800064a <__adddf3+0x16a>
 8000638:	f102 0c14 	add.w	ip, r2, #20
 800063c:	f1c2 020c 	rsb	r2, r2, #12
 8000640:	fa01 f00c 	lsl.w	r0, r1, ip
 8000644:	fa21 f102 	lsr.w	r1, r1, r2
 8000648:	e00c      	b.n	8000664 <__adddf3+0x184>
 800064a:	f102 0214 	add.w	r2, r2, #20
 800064e:	bfd8      	it	le
 8000650:	f1c2 0c20 	rsble	ip, r2, #32
 8000654:	fa01 f102 	lsl.w	r1, r1, r2
 8000658:	fa20 fc0c 	lsr.w	ip, r0, ip
 800065c:	bfdc      	itt	le
 800065e:	ea41 010c 	orrle.w	r1, r1, ip
 8000662:	4090      	lslle	r0, r2
 8000664:	1ae4      	subs	r4, r4, r3
 8000666:	bfa2      	ittt	ge
 8000668:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800066c:	4329      	orrge	r1, r5
 800066e:	bd30      	popge	{r4, r5, pc}
 8000670:	ea6f 0404 	mvn.w	r4, r4
 8000674:	3c1f      	subs	r4, #31
 8000676:	da1c      	bge.n	80006b2 <__adddf3+0x1d2>
 8000678:	340c      	adds	r4, #12
 800067a:	dc0e      	bgt.n	800069a <__adddf3+0x1ba>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0220 	rsb	r2, r4, #32
 8000684:	fa20 f004 	lsr.w	r0, r0, r4
 8000688:	fa01 f302 	lsl.w	r3, r1, r2
 800068c:	ea40 0003 	orr.w	r0, r0, r3
 8000690:	fa21 f304 	lsr.w	r3, r1, r4
 8000694:	ea45 0103 	orr.w	r1, r5, r3
 8000698:	bd30      	pop	{r4, r5, pc}
 800069a:	f1c4 040c 	rsb	r4, r4, #12
 800069e:	f1c4 0220 	rsb	r2, r4, #32
 80006a2:	fa20 f002 	lsr.w	r0, r0, r2
 80006a6:	fa01 f304 	lsl.w	r3, r1, r4
 80006aa:	ea40 0003 	orr.w	r0, r0, r3
 80006ae:	4629      	mov	r1, r5
 80006b0:	bd30      	pop	{r4, r5, pc}
 80006b2:	fa21 f004 	lsr.w	r0, r1, r4
 80006b6:	4629      	mov	r1, r5
 80006b8:	bd30      	pop	{r4, r5, pc}
 80006ba:	f094 0f00 	teq	r4, #0
 80006be:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80006c2:	bf06      	itte	eq
 80006c4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80006c8:	3401      	addeq	r4, #1
 80006ca:	3d01      	subne	r5, #1
 80006cc:	e74e      	b.n	800056c <__adddf3+0x8c>
 80006ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006d2:	bf18      	it	ne
 80006d4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006d8:	d029      	beq.n	800072e <__adddf3+0x24e>
 80006da:	ea94 0f05 	teq	r4, r5
 80006de:	bf08      	it	eq
 80006e0:	ea90 0f02 	teqeq	r0, r2
 80006e4:	d005      	beq.n	80006f2 <__adddf3+0x212>
 80006e6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006ea:	bf04      	itt	eq
 80006ec:	4619      	moveq	r1, r3
 80006ee:	4610      	moveq	r0, r2
 80006f0:	bd30      	pop	{r4, r5, pc}
 80006f2:	ea91 0f03 	teq	r1, r3
 80006f6:	bf1e      	ittt	ne
 80006f8:	2100      	movne	r1, #0
 80006fa:	2000      	movne	r0, #0
 80006fc:	bd30      	popne	{r4, r5, pc}
 80006fe:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000702:	d105      	bne.n	8000710 <__adddf3+0x230>
 8000704:	0040      	lsls	r0, r0, #1
 8000706:	4149      	adcs	r1, r1
 8000708:	bf28      	it	cs
 800070a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800070e:	bd30      	pop	{r4, r5, pc}
 8000710:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000714:	bf3c      	itt	cc
 8000716:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800071a:	bd30      	popcc	{r4, r5, pc}
 800071c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000720:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000724:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000728:	f04f 0000 	mov.w	r0, #0
 800072c:	bd30      	pop	{r4, r5, pc}
 800072e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000732:	bf1a      	itte	ne
 8000734:	4619      	movne	r1, r3
 8000736:	4610      	movne	r0, r2
 8000738:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800073c:	bf1c      	itt	ne
 800073e:	460b      	movne	r3, r1
 8000740:	4602      	movne	r2, r0
 8000742:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000746:	bf06      	itte	eq
 8000748:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800074c:	ea91 0f03 	teqeq	r1, r3
 8000750:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000754:	bd30      	pop	{r4, r5, pc}
 8000756:	bf00      	nop

08000758 <__aeabi_ui2d>:
 8000758:	f090 0f00 	teq	r0, #0
 800075c:	bf04      	itt	eq
 800075e:	2100      	moveq	r1, #0
 8000760:	4770      	bxeq	lr
 8000762:	b530      	push	{r4, r5, lr}
 8000764:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000768:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800076c:	f04f 0500 	mov.w	r5, #0
 8000770:	f04f 0100 	mov.w	r1, #0
 8000774:	e750      	b.n	8000618 <__adddf3+0x138>
 8000776:	bf00      	nop

08000778 <__aeabi_i2d>:
 8000778:	f090 0f00 	teq	r0, #0
 800077c:	bf04      	itt	eq
 800077e:	2100      	moveq	r1, #0
 8000780:	4770      	bxeq	lr
 8000782:	b530      	push	{r4, r5, lr}
 8000784:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000788:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800078c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000790:	bf48      	it	mi
 8000792:	4240      	negmi	r0, r0
 8000794:	f04f 0100 	mov.w	r1, #0
 8000798:	e73e      	b.n	8000618 <__adddf3+0x138>
 800079a:	bf00      	nop

0800079c <__aeabi_f2d>:
 800079c:	0042      	lsls	r2, r0, #1
 800079e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007a2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007a6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007aa:	bf1f      	itttt	ne
 80007ac:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80007b0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80007b4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80007b8:	4770      	bxne	lr
 80007ba:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80007be:	bf08      	it	eq
 80007c0:	4770      	bxeq	lr
 80007c2:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80007c6:	bf04      	itt	eq
 80007c8:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80007cc:	4770      	bxeq	lr
 80007ce:	b530      	push	{r4, r5, lr}
 80007d0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80007d4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80007d8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007dc:	e71c      	b.n	8000618 <__adddf3+0x138>
 80007de:	bf00      	nop

080007e0 <__aeabi_ul2d>:
 80007e0:	ea50 0201 	orrs.w	r2, r0, r1
 80007e4:	bf08      	it	eq
 80007e6:	4770      	bxeq	lr
 80007e8:	b530      	push	{r4, r5, lr}
 80007ea:	f04f 0500 	mov.w	r5, #0
 80007ee:	e00a      	b.n	8000806 <__aeabi_l2d+0x16>

080007f0 <__aeabi_l2d>:
 80007f0:	ea50 0201 	orrs.w	r2, r0, r1
 80007f4:	bf08      	it	eq
 80007f6:	4770      	bxeq	lr
 80007f8:	b530      	push	{r4, r5, lr}
 80007fa:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80007fe:	d502      	bpl.n	8000806 <__aeabi_l2d+0x16>
 8000800:	4240      	negs	r0, r0
 8000802:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000806:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800080a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800080e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000812:	f43f aed8 	beq.w	80005c6 <__adddf3+0xe6>
 8000816:	f04f 0203 	mov.w	r2, #3
 800081a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800081e:	bf18      	it	ne
 8000820:	3203      	addne	r2, #3
 8000822:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000826:	bf18      	it	ne
 8000828:	3203      	addne	r2, #3
 800082a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800082e:	f1c2 0320 	rsb	r3, r2, #32
 8000832:	fa00 fc03 	lsl.w	ip, r0, r3
 8000836:	fa20 f002 	lsr.w	r0, r0, r2
 800083a:	fa01 fe03 	lsl.w	lr, r1, r3
 800083e:	ea40 000e 	orr.w	r0, r0, lr
 8000842:	fa21 f102 	lsr.w	r1, r1, r2
 8000846:	4414      	add	r4, r2
 8000848:	e6bd      	b.n	80005c6 <__adddf3+0xe6>
 800084a:	bf00      	nop

0800084c <__aeabi_d2uiz>:
 800084c:	004a      	lsls	r2, r1, #1
 800084e:	d211      	bcs.n	8000874 <__aeabi_d2uiz+0x28>
 8000850:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000854:	d211      	bcs.n	800087a <__aeabi_d2uiz+0x2e>
 8000856:	d50d      	bpl.n	8000874 <__aeabi_d2uiz+0x28>
 8000858:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800085c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000860:	d40e      	bmi.n	8000880 <__aeabi_d2uiz+0x34>
 8000862:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000866:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800086a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800086e:	fa23 f002 	lsr.w	r0, r3, r2
 8000872:	4770      	bx	lr
 8000874:	f04f 0000 	mov.w	r0, #0
 8000878:	4770      	bx	lr
 800087a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800087e:	d102      	bne.n	8000886 <__aeabi_d2uiz+0x3a>
 8000880:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000884:	4770      	bx	lr
 8000886:	f04f 0000 	mov.w	r0, #0
 800088a:	4770      	bx	lr

0800088c <__aeabi_ldivmod>:
 800088c:	b97b      	cbnz	r3, 80008ae <__aeabi_ldivmod+0x22>
 800088e:	b972      	cbnz	r2, 80008ae <__aeabi_ldivmod+0x22>
 8000890:	2900      	cmp	r1, #0
 8000892:	bfbe      	ittt	lt
 8000894:	2000      	movlt	r0, #0
 8000896:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 800089a:	e006      	blt.n	80008aa <__aeabi_ldivmod+0x1e>
 800089c:	bf08      	it	eq
 800089e:	2800      	cmpeq	r0, #0
 80008a0:	bf1c      	itt	ne
 80008a2:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 80008a6:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80008aa:	f000 b9bf 	b.w	8000c2c <__aeabi_idiv0>
 80008ae:	f1ad 0c08 	sub.w	ip, sp, #8
 80008b2:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80008b6:	2900      	cmp	r1, #0
 80008b8:	db09      	blt.n	80008ce <__aeabi_ldivmod+0x42>
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	db1a      	blt.n	80008f4 <__aeabi_ldivmod+0x68>
 80008be:	f000 f84d 	bl	800095c <__udivmoddi4>
 80008c2:	f8dd e004 	ldr.w	lr, [sp, #4]
 80008c6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008ca:	b004      	add	sp, #16
 80008cc:	4770      	bx	lr
 80008ce:	4240      	negs	r0, r0
 80008d0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	db1b      	blt.n	8000910 <__aeabi_ldivmod+0x84>
 80008d8:	f000 f840 	bl	800095c <__udivmoddi4>
 80008dc:	f8dd e004 	ldr.w	lr, [sp, #4]
 80008e0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008e4:	b004      	add	sp, #16
 80008e6:	4240      	negs	r0, r0
 80008e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80008ec:	4252      	negs	r2, r2
 80008ee:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80008f2:	4770      	bx	lr
 80008f4:	4252      	negs	r2, r2
 80008f6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80008fa:	f000 f82f 	bl	800095c <__udivmoddi4>
 80008fe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000902:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000906:	b004      	add	sp, #16
 8000908:	4240      	negs	r0, r0
 800090a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800090e:	4770      	bx	lr
 8000910:	4252      	negs	r2, r2
 8000912:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000916:	f000 f821 	bl	800095c <__udivmoddi4>
 800091a:	f8dd e004 	ldr.w	lr, [sp, #4]
 800091e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000922:	b004      	add	sp, #16
 8000924:	4252      	negs	r2, r2
 8000926:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800092a:	4770      	bx	lr

0800092c <__aeabi_uldivmod>:
 800092c:	b953      	cbnz	r3, 8000944 <__aeabi_uldivmod+0x18>
 800092e:	b94a      	cbnz	r2, 8000944 <__aeabi_uldivmod+0x18>
 8000930:	2900      	cmp	r1, #0
 8000932:	bf08      	it	eq
 8000934:	2800      	cmpeq	r0, #0
 8000936:	bf1c      	itt	ne
 8000938:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 800093c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000940:	f000 b974 	b.w	8000c2c <__aeabi_idiv0>
 8000944:	f1ad 0c08 	sub.w	ip, sp, #8
 8000948:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800094c:	f000 f806 	bl	800095c <__udivmoddi4>
 8000950:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000954:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000958:	b004      	add	sp, #16
 800095a:	4770      	bx	lr

0800095c <__udivmoddi4>:
 800095c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000960:	9d08      	ldr	r5, [sp, #32]
 8000962:	4604      	mov	r4, r0
 8000964:	468e      	mov	lr, r1
 8000966:	2b00      	cmp	r3, #0
 8000968:	d14d      	bne.n	8000a06 <__udivmoddi4+0xaa>
 800096a:	428a      	cmp	r2, r1
 800096c:	4694      	mov	ip, r2
 800096e:	d969      	bls.n	8000a44 <__udivmoddi4+0xe8>
 8000970:	fab2 f282 	clz	r2, r2
 8000974:	b152      	cbz	r2, 800098c <__udivmoddi4+0x30>
 8000976:	fa01 f302 	lsl.w	r3, r1, r2
 800097a:	f1c2 0120 	rsb	r1, r2, #32
 800097e:	fa20 f101 	lsr.w	r1, r0, r1
 8000982:	fa0c fc02 	lsl.w	ip, ip, r2
 8000986:	ea41 0e03 	orr.w	lr, r1, r3
 800098a:	4094      	lsls	r4, r2
 800098c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000990:	0c21      	lsrs	r1, r4, #16
 8000992:	fbbe f6f8 	udiv	r6, lr, r8
 8000996:	fa1f f78c 	uxth.w	r7, ip
 800099a:	fb08 e316 	mls	r3, r8, r6, lr
 800099e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80009a2:	fb06 f107 	mul.w	r1, r6, r7
 80009a6:	4299      	cmp	r1, r3
 80009a8:	d90a      	bls.n	80009c0 <__udivmoddi4+0x64>
 80009aa:	eb1c 0303 	adds.w	r3, ip, r3
 80009ae:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 80009b2:	f080 811f 	bcs.w	8000bf4 <__udivmoddi4+0x298>
 80009b6:	4299      	cmp	r1, r3
 80009b8:	f240 811c 	bls.w	8000bf4 <__udivmoddi4+0x298>
 80009bc:	3e02      	subs	r6, #2
 80009be:	4463      	add	r3, ip
 80009c0:	1a5b      	subs	r3, r3, r1
 80009c2:	b2a4      	uxth	r4, r4
 80009c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80009c8:	fb08 3310 	mls	r3, r8, r0, r3
 80009cc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80009d0:	fb00 f707 	mul.w	r7, r0, r7
 80009d4:	42a7      	cmp	r7, r4
 80009d6:	d90a      	bls.n	80009ee <__udivmoddi4+0x92>
 80009d8:	eb1c 0404 	adds.w	r4, ip, r4
 80009dc:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80009e0:	f080 810a 	bcs.w	8000bf8 <__udivmoddi4+0x29c>
 80009e4:	42a7      	cmp	r7, r4
 80009e6:	f240 8107 	bls.w	8000bf8 <__udivmoddi4+0x29c>
 80009ea:	4464      	add	r4, ip
 80009ec:	3802      	subs	r0, #2
 80009ee:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80009f2:	1be4      	subs	r4, r4, r7
 80009f4:	2600      	movs	r6, #0
 80009f6:	b11d      	cbz	r5, 8000a00 <__udivmoddi4+0xa4>
 80009f8:	40d4      	lsrs	r4, r2
 80009fa:	2300      	movs	r3, #0
 80009fc:	e9c5 4300 	strd	r4, r3, [r5]
 8000a00:	4631      	mov	r1, r6
 8000a02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a06:	428b      	cmp	r3, r1
 8000a08:	d909      	bls.n	8000a1e <__udivmoddi4+0xc2>
 8000a0a:	2d00      	cmp	r5, #0
 8000a0c:	f000 80ef 	beq.w	8000bee <__udivmoddi4+0x292>
 8000a10:	2600      	movs	r6, #0
 8000a12:	e9c5 0100 	strd	r0, r1, [r5]
 8000a16:	4630      	mov	r0, r6
 8000a18:	4631      	mov	r1, r6
 8000a1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a1e:	fab3 f683 	clz	r6, r3
 8000a22:	2e00      	cmp	r6, #0
 8000a24:	d14a      	bne.n	8000abc <__udivmoddi4+0x160>
 8000a26:	428b      	cmp	r3, r1
 8000a28:	d302      	bcc.n	8000a30 <__udivmoddi4+0xd4>
 8000a2a:	4282      	cmp	r2, r0
 8000a2c:	f200 80f9 	bhi.w	8000c22 <__udivmoddi4+0x2c6>
 8000a30:	1a84      	subs	r4, r0, r2
 8000a32:	eb61 0303 	sbc.w	r3, r1, r3
 8000a36:	2001      	movs	r0, #1
 8000a38:	469e      	mov	lr, r3
 8000a3a:	2d00      	cmp	r5, #0
 8000a3c:	d0e0      	beq.n	8000a00 <__udivmoddi4+0xa4>
 8000a3e:	e9c5 4e00 	strd	r4, lr, [r5]
 8000a42:	e7dd      	b.n	8000a00 <__udivmoddi4+0xa4>
 8000a44:	b902      	cbnz	r2, 8000a48 <__udivmoddi4+0xec>
 8000a46:	deff      	udf	#255	; 0xff
 8000a48:	fab2 f282 	clz	r2, r2
 8000a4c:	2a00      	cmp	r2, #0
 8000a4e:	f040 8092 	bne.w	8000b76 <__udivmoddi4+0x21a>
 8000a52:	eba1 010c 	sub.w	r1, r1, ip
 8000a56:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000a5a:	fa1f fe8c 	uxth.w	lr, ip
 8000a5e:	2601      	movs	r6, #1
 8000a60:	0c20      	lsrs	r0, r4, #16
 8000a62:	fbb1 f3f7 	udiv	r3, r1, r7
 8000a66:	fb07 1113 	mls	r1, r7, r3, r1
 8000a6a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000a6e:	fb0e f003 	mul.w	r0, lr, r3
 8000a72:	4288      	cmp	r0, r1
 8000a74:	d908      	bls.n	8000a88 <__udivmoddi4+0x12c>
 8000a76:	eb1c 0101 	adds.w	r1, ip, r1
 8000a7a:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000a7e:	d202      	bcs.n	8000a86 <__udivmoddi4+0x12a>
 8000a80:	4288      	cmp	r0, r1
 8000a82:	f200 80cb 	bhi.w	8000c1c <__udivmoddi4+0x2c0>
 8000a86:	4643      	mov	r3, r8
 8000a88:	1a09      	subs	r1, r1, r0
 8000a8a:	b2a4      	uxth	r4, r4
 8000a8c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000a90:	fb07 1110 	mls	r1, r7, r0, r1
 8000a94:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000a98:	fb0e fe00 	mul.w	lr, lr, r0
 8000a9c:	45a6      	cmp	lr, r4
 8000a9e:	d908      	bls.n	8000ab2 <__udivmoddi4+0x156>
 8000aa0:	eb1c 0404 	adds.w	r4, ip, r4
 8000aa4:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000aa8:	d202      	bcs.n	8000ab0 <__udivmoddi4+0x154>
 8000aaa:	45a6      	cmp	lr, r4
 8000aac:	f200 80bb 	bhi.w	8000c26 <__udivmoddi4+0x2ca>
 8000ab0:	4608      	mov	r0, r1
 8000ab2:	eba4 040e 	sub.w	r4, r4, lr
 8000ab6:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000aba:	e79c      	b.n	80009f6 <__udivmoddi4+0x9a>
 8000abc:	f1c6 0720 	rsb	r7, r6, #32
 8000ac0:	40b3      	lsls	r3, r6
 8000ac2:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ac6:	ea4c 0c03 	orr.w	ip, ip, r3
 8000aca:	fa20 f407 	lsr.w	r4, r0, r7
 8000ace:	fa01 f306 	lsl.w	r3, r1, r6
 8000ad2:	431c      	orrs	r4, r3
 8000ad4:	40f9      	lsrs	r1, r7
 8000ad6:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ada:	fa00 f306 	lsl.w	r3, r0, r6
 8000ade:	fbb1 f8f9 	udiv	r8, r1, r9
 8000ae2:	0c20      	lsrs	r0, r4, #16
 8000ae4:	fa1f fe8c 	uxth.w	lr, ip
 8000ae8:	fb09 1118 	mls	r1, r9, r8, r1
 8000aec:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000af0:	fb08 f00e 	mul.w	r0, r8, lr
 8000af4:	4288      	cmp	r0, r1
 8000af6:	fa02 f206 	lsl.w	r2, r2, r6
 8000afa:	d90b      	bls.n	8000b14 <__udivmoddi4+0x1b8>
 8000afc:	eb1c 0101 	adds.w	r1, ip, r1
 8000b00:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000b04:	f080 8088 	bcs.w	8000c18 <__udivmoddi4+0x2bc>
 8000b08:	4288      	cmp	r0, r1
 8000b0a:	f240 8085 	bls.w	8000c18 <__udivmoddi4+0x2bc>
 8000b0e:	f1a8 0802 	sub.w	r8, r8, #2
 8000b12:	4461      	add	r1, ip
 8000b14:	1a09      	subs	r1, r1, r0
 8000b16:	b2a4      	uxth	r4, r4
 8000b18:	fbb1 f0f9 	udiv	r0, r1, r9
 8000b1c:	fb09 1110 	mls	r1, r9, r0, r1
 8000b20:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000b24:	fb00 fe0e 	mul.w	lr, r0, lr
 8000b28:	458e      	cmp	lr, r1
 8000b2a:	d908      	bls.n	8000b3e <__udivmoddi4+0x1e2>
 8000b2c:	eb1c 0101 	adds.w	r1, ip, r1
 8000b30:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000b34:	d26c      	bcs.n	8000c10 <__udivmoddi4+0x2b4>
 8000b36:	458e      	cmp	lr, r1
 8000b38:	d96a      	bls.n	8000c10 <__udivmoddi4+0x2b4>
 8000b3a:	3802      	subs	r0, #2
 8000b3c:	4461      	add	r1, ip
 8000b3e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000b42:	fba0 9402 	umull	r9, r4, r0, r2
 8000b46:	eba1 010e 	sub.w	r1, r1, lr
 8000b4a:	42a1      	cmp	r1, r4
 8000b4c:	46c8      	mov	r8, r9
 8000b4e:	46a6      	mov	lr, r4
 8000b50:	d356      	bcc.n	8000c00 <__udivmoddi4+0x2a4>
 8000b52:	d053      	beq.n	8000bfc <__udivmoddi4+0x2a0>
 8000b54:	b15d      	cbz	r5, 8000b6e <__udivmoddi4+0x212>
 8000b56:	ebb3 0208 	subs.w	r2, r3, r8
 8000b5a:	eb61 010e 	sbc.w	r1, r1, lr
 8000b5e:	fa01 f707 	lsl.w	r7, r1, r7
 8000b62:	fa22 f306 	lsr.w	r3, r2, r6
 8000b66:	40f1      	lsrs	r1, r6
 8000b68:	431f      	orrs	r7, r3
 8000b6a:	e9c5 7100 	strd	r7, r1, [r5]
 8000b6e:	2600      	movs	r6, #0
 8000b70:	4631      	mov	r1, r6
 8000b72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b76:	f1c2 0320 	rsb	r3, r2, #32
 8000b7a:	40d8      	lsrs	r0, r3
 8000b7c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b80:	fa21 f303 	lsr.w	r3, r1, r3
 8000b84:	4091      	lsls	r1, r2
 8000b86:	4301      	orrs	r1, r0
 8000b88:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b8c:	fa1f fe8c 	uxth.w	lr, ip
 8000b90:	fbb3 f0f7 	udiv	r0, r3, r7
 8000b94:	fb07 3610 	mls	r6, r7, r0, r3
 8000b98:	0c0b      	lsrs	r3, r1, #16
 8000b9a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000b9e:	fb00 f60e 	mul.w	r6, r0, lr
 8000ba2:	429e      	cmp	r6, r3
 8000ba4:	fa04 f402 	lsl.w	r4, r4, r2
 8000ba8:	d908      	bls.n	8000bbc <__udivmoddi4+0x260>
 8000baa:	eb1c 0303 	adds.w	r3, ip, r3
 8000bae:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000bb2:	d22f      	bcs.n	8000c14 <__udivmoddi4+0x2b8>
 8000bb4:	429e      	cmp	r6, r3
 8000bb6:	d92d      	bls.n	8000c14 <__udivmoddi4+0x2b8>
 8000bb8:	3802      	subs	r0, #2
 8000bba:	4463      	add	r3, ip
 8000bbc:	1b9b      	subs	r3, r3, r6
 8000bbe:	b289      	uxth	r1, r1
 8000bc0:	fbb3 f6f7 	udiv	r6, r3, r7
 8000bc4:	fb07 3316 	mls	r3, r7, r6, r3
 8000bc8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000bcc:	fb06 f30e 	mul.w	r3, r6, lr
 8000bd0:	428b      	cmp	r3, r1
 8000bd2:	d908      	bls.n	8000be6 <__udivmoddi4+0x28a>
 8000bd4:	eb1c 0101 	adds.w	r1, ip, r1
 8000bd8:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000bdc:	d216      	bcs.n	8000c0c <__udivmoddi4+0x2b0>
 8000bde:	428b      	cmp	r3, r1
 8000be0:	d914      	bls.n	8000c0c <__udivmoddi4+0x2b0>
 8000be2:	3e02      	subs	r6, #2
 8000be4:	4461      	add	r1, ip
 8000be6:	1ac9      	subs	r1, r1, r3
 8000be8:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000bec:	e738      	b.n	8000a60 <__udivmoddi4+0x104>
 8000bee:	462e      	mov	r6, r5
 8000bf0:	4628      	mov	r0, r5
 8000bf2:	e705      	b.n	8000a00 <__udivmoddi4+0xa4>
 8000bf4:	4606      	mov	r6, r0
 8000bf6:	e6e3      	b.n	80009c0 <__udivmoddi4+0x64>
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	e6f8      	b.n	80009ee <__udivmoddi4+0x92>
 8000bfc:	454b      	cmp	r3, r9
 8000bfe:	d2a9      	bcs.n	8000b54 <__udivmoddi4+0x1f8>
 8000c00:	ebb9 0802 	subs.w	r8, r9, r2
 8000c04:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000c08:	3801      	subs	r0, #1
 8000c0a:	e7a3      	b.n	8000b54 <__udivmoddi4+0x1f8>
 8000c0c:	4646      	mov	r6, r8
 8000c0e:	e7ea      	b.n	8000be6 <__udivmoddi4+0x28a>
 8000c10:	4620      	mov	r0, r4
 8000c12:	e794      	b.n	8000b3e <__udivmoddi4+0x1e2>
 8000c14:	4640      	mov	r0, r8
 8000c16:	e7d1      	b.n	8000bbc <__udivmoddi4+0x260>
 8000c18:	46d0      	mov	r8, sl
 8000c1a:	e77b      	b.n	8000b14 <__udivmoddi4+0x1b8>
 8000c1c:	3b02      	subs	r3, #2
 8000c1e:	4461      	add	r1, ip
 8000c20:	e732      	b.n	8000a88 <__udivmoddi4+0x12c>
 8000c22:	4630      	mov	r0, r6
 8000c24:	e709      	b.n	8000a3a <__udivmoddi4+0xde>
 8000c26:	4464      	add	r4, ip
 8000c28:	3802      	subs	r0, #2
 8000c2a:	e742      	b.n	8000ab2 <__udivmoddi4+0x156>

08000c2c <__aeabi_idiv0>:
 8000c2c:	4770      	bx	lr
 8000c2e:	bf00      	nop

08000c30 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8000c30:	b480      	push	{r7}
 8000c32:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000c34:	f3bf 8f4f 	dsb	sy
}
 8000c38:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8000c3a:	4b06      	ldr	r3, [pc, #24]	; (8000c54 <__NVIC_SystemReset+0x24>)
 8000c3c:	68db      	ldr	r3, [r3, #12]
 8000c3e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8000c42:	4904      	ldr	r1, [pc, #16]	; (8000c54 <__NVIC_SystemReset+0x24>)
 8000c44:	4b04      	ldr	r3, [pc, #16]	; (8000c58 <__NVIC_SystemReset+0x28>)
 8000c46:	4313      	orrs	r3, r2
 8000c48:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8000c4a:	f3bf 8f4f 	dsb	sy
}
 8000c4e:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8000c50:	bf00      	nop
 8000c52:	e7fd      	b.n	8000c50 <__NVIC_SystemReset+0x20>
 8000c54:	e000ed00 	.word	0xe000ed00
 8000c58:	05fa0004 	.word	0x05fa0004

08000c5c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b082      	sub	sp, #8
 8000c60:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c62:	f003 fadb 	bl	800421c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c66:	f000 f881 	bl	8000d6c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c6a:	f000 fa2d 	bl	80010c8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000c6e:	f000 f9f5 	bl	800105c <MX_DMA_Init>
  MX_TIM2_Init();
 8000c72:	f000 f97d 	bl	8000f70 <MX_TIM2_Init>
  MX_RTC_Init();
 8000c76:	f000 f8e3 	bl	8000e40 <MX_RTC_Init>
  MX_FSMC_Init();
 8000c7a:	f000 facb 	bl	8001214 <MX_FSMC_Init>
  MX_USART3_UART_Init();
 8000c7e:	f000 f9c3 	bl	8001008 <MX_USART3_UART_Init>
  MX_SPI1_Init();
 8000c82:	f000 f93f 	bl	8000f04 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */


  for (uint8_t i = 0; i < 4; i++) {
 8000c86:	2300      	movs	r3, #0
 8000c88:	71fb      	strb	r3, [r7, #7]
 8000c8a:	e01e      	b.n	8000cca <main+0x6e>
	  HAL_Delay(150);
 8000c8c:	2096      	movs	r0, #150	; 0x96
 8000c8e:	f003 fb07 	bl	80042a0 <HAL_Delay>
	  HAL_GPIO_WritePin(LED_TIK_GPIO_Port, LED_TIK_Pin, GPIO_PIN_SET);
 8000c92:	2201      	movs	r2, #1
 8000c94:	2180      	movs	r1, #128	; 0x80
 8000c96:	4828      	ldr	r0, [pc, #160]	; (8000d38 <main+0xdc>)
 8000c98:	f004 f9a6 	bl	8004fe8 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LED_ERR_GPIO_Port, LED_ERR_Pin, GPIO_PIN_SET);
 8000c9c:	2201      	movs	r2, #1
 8000c9e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ca2:	4826      	ldr	r0, [pc, #152]	; (8000d3c <main+0xe0>)
 8000ca4:	f004 f9a0 	bl	8004fe8 <HAL_GPIO_WritePin>
	  HAL_Delay(150);
 8000ca8:	2096      	movs	r0, #150	; 0x96
 8000caa:	f003 faf9 	bl	80042a0 <HAL_Delay>
	  HAL_GPIO_WritePin(LED_TIK_GPIO_Port, LED_TIK_Pin, GPIO_PIN_RESET);
 8000cae:	2200      	movs	r2, #0
 8000cb0:	2180      	movs	r1, #128	; 0x80
 8000cb2:	4821      	ldr	r0, [pc, #132]	; (8000d38 <main+0xdc>)
 8000cb4:	f004 f998 	bl	8004fe8 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(LED_ERR_GPIO_Port, LED_ERR_Pin, GPIO_PIN_RESET);
 8000cb8:	2200      	movs	r2, #0
 8000cba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000cbe:	481f      	ldr	r0, [pc, #124]	; (8000d3c <main+0xe0>)
 8000cc0:	f004 f992 	bl	8004fe8 <HAL_GPIO_WritePin>
  for (uint8_t i = 0; i < 4; i++) {
 8000cc4:	79fb      	ldrb	r3, [r7, #7]
 8000cc6:	3301      	adds	r3, #1
 8000cc8:	71fb      	strb	r3, [r7, #7]
 8000cca:	79fb      	ldrb	r3, [r7, #7]
 8000ccc:	2b03      	cmp	r3, #3
 8000cce:	d9dd      	bls.n	8000c8c <main+0x30>
  }

  // start timer2 + interrupt
  HAL_TIM_Base_Start_IT(timePort);
 8000cd0:	4b1b      	ldr	r3, [pc, #108]	; (8000d40 <main+0xe4>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	f006 fc49 	bl	800756c <HAL_TIM_Base_Start_IT>

  HAL_UART_Receive_IT(logPort, &rxByte, 1);
 8000cda:	4b1a      	ldr	r3, [pc, #104]	; (8000d44 <main+0xe8>)
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	2201      	movs	r2, #1
 8000ce0:	4919      	ldr	r1, [pc, #100]	; (8000d48 <main+0xec>)
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	f007 f8c1 	bl	8007e6a <HAL_UART_Receive_IT>

  //set_Date(epoch);

  ST7789_Reset();
 8000ce8:	f002 fd0c 	bl	8003704 <ST7789_Reset>
  ST7789_Init(back_color);
 8000cec:	4b17      	ldr	r3, [pc, #92]	; (8000d4c <main+0xf0>)
 8000cee:	881b      	ldrh	r3, [r3, #0]
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	f002 fd21 	bl	8003738 <ST7789_Init>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000cf6:	f008 fa29 	bl	800914c <osKernelInitialize>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of binSem */
  binSemHandle = osSemaphoreNew(1, 1, &binSem_attributes);
 8000cfa:	4a15      	ldr	r2, [pc, #84]	; (8000d50 <main+0xf4>)
 8000cfc:	2101      	movs	r1, #1
 8000cfe:	2001      	movs	r0, #1
 8000d00:	f008 fb1d 	bl	800933e <osSemaphoreNew>
 8000d04:	4603      	mov	r3, r0
 8000d06:	4a13      	ldr	r2, [pc, #76]	; (8000d54 <main+0xf8>)
 8000d08:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of myQue */
  myQueHandle = osMessageQueueNew (16, sizeof(s_qcmd), &myQue_attributes);
 8000d0a:	4a13      	ldr	r2, [pc, #76]	; (8000d58 <main+0xfc>)
 8000d0c:	2102      	movs	r1, #2
 8000d0e:	2010      	movs	r0, #16
 8000d10:	f008 fb9e 	bl	8009450 <osMessageQueueNew>
 8000d14:	4603      	mov	r3, r0
 8000d16:	4a11      	ldr	r2, [pc, #68]	; (8000d5c <main+0x100>)
 8000d18:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defTask */
  defTaskHandle = osThreadNew(defThread, NULL, &defTask_attributes);
 8000d1a:	4a11      	ldr	r2, [pc, #68]	; (8000d60 <main+0x104>)
 8000d1c:	2100      	movs	r1, #0
 8000d1e:	4811      	ldr	r0, [pc, #68]	; (8000d64 <main+0x108>)
 8000d20:	f008 fa60 	bl	80091e4 <osThreadNew>
 8000d24:	4603      	mov	r3, r0
 8000d26:	4a10      	ldr	r2, [pc, #64]	; (8000d68 <main+0x10c>)
 8000d28:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000d2a:	f008 fa35 	bl	8009198 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

    LOOP_FOREVER();
 8000d2e:	2001      	movs	r0, #1
 8000d30:	f003 fab6 	bl	80042a0 <HAL_Delay>
 8000d34:	e7fb      	b.n	8000d2e <main+0xd2>
 8000d36:	bf00      	nop
 8000d38:	40020800 	.word	0x40020800
 8000d3c:	40020c00 	.word	0x40020c00
 8000d40:	20000054 	.word	0x20000054
 8000d44:	20000058 	.word	0x20000058
 8000d48:	20001348 	.word	0x20001348
 8000d4c:	2000134e 	.word	0x2000134e
 8000d50:	0800f7fc 	.word	0x0800f7fc
 8000d54:	20000330 	.word	0x20000330
 8000d58:	0800f7e4 	.word	0x0800f7e4
 8000d5c:	2000032c 	.word	0x2000032c
 8000d60:	0800f7c0 	.word	0x0800f7c0
 8000d64:	080027a1 	.word	0x080027a1
 8000d68:	20000328 	.word	0x20000328

08000d6c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b094      	sub	sp, #80	; 0x50
 8000d70:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d72:	f107 0320 	add.w	r3, r7, #32
 8000d76:	2230      	movs	r2, #48	; 0x30
 8000d78:	2100      	movs	r1, #0
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	f00b fbd4 	bl	800c528 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d80:	f107 030c 	add.w	r3, r7, #12
 8000d84:	2200      	movs	r2, #0
 8000d86:	601a      	str	r2, [r3, #0]
 8000d88:	605a      	str	r2, [r3, #4]
 8000d8a:	609a      	str	r2, [r3, #8]
 8000d8c:	60da      	str	r2, [r3, #12]
 8000d8e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d90:	2300      	movs	r3, #0
 8000d92:	60bb      	str	r3, [r7, #8]
 8000d94:	4b28      	ldr	r3, [pc, #160]	; (8000e38 <SystemClock_Config+0xcc>)
 8000d96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d98:	4a27      	ldr	r2, [pc, #156]	; (8000e38 <SystemClock_Config+0xcc>)
 8000d9a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d9e:	6413      	str	r3, [r2, #64]	; 0x40
 8000da0:	4b25      	ldr	r3, [pc, #148]	; (8000e38 <SystemClock_Config+0xcc>)
 8000da2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000da4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000da8:	60bb      	str	r3, [r7, #8]
 8000daa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000dac:	2300      	movs	r3, #0
 8000dae:	607b      	str	r3, [r7, #4]
 8000db0:	4b22      	ldr	r3, [pc, #136]	; (8000e3c <SystemClock_Config+0xd0>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	4a21      	ldr	r2, [pc, #132]	; (8000e3c <SystemClock_Config+0xd0>)
 8000db6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000dba:	6013      	str	r3, [r2, #0]
 8000dbc:	4b1f      	ldr	r3, [pc, #124]	; (8000e3c <SystemClock_Config+0xd0>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000dc4:	607b      	str	r3, [r7, #4]
 8000dc6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000dc8:	2301      	movs	r3, #1
 8000dca:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000dcc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000dd0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000dd2:	2302      	movs	r3, #2
 8000dd4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000dd6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000dda:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000ddc:	2308      	movs	r3, #8
 8000dde:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000de0:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000de4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000de6:	2302      	movs	r3, #2
 8000de8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000dea:	2307      	movs	r3, #7
 8000dec:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000dee:	f107 0320 	add.w	r3, r7, #32
 8000df2:	4618      	mov	r0, r3
 8000df4:	f004 fdd0 	bl	8005998 <HAL_RCC_OscConfig>
 8000df8:	4603      	mov	r3, r0
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d001      	beq.n	8000e02 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000dfe:	f002 fae9 	bl	80033d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e02:	230f      	movs	r3, #15
 8000e04:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e06:	2302      	movs	r3, #2
 8000e08:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 8000e0e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000e12:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000e14:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e18:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000e1a:	f107 030c 	add.w	r3, r7, #12
 8000e1e:	2105      	movs	r1, #5
 8000e20:	4618      	mov	r0, r3
 8000e22:	f005 f831 	bl	8005e88 <HAL_RCC_ClockConfig>
 8000e26:	4603      	mov	r3, r0
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d001      	beq.n	8000e30 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000e2c:	f002 fad2 	bl	80033d4 <Error_Handler>
  }
}
 8000e30:	bf00      	nop
 8000e32:	3750      	adds	r7, #80	; 0x50
 8000e34:	46bd      	mov	sp, r7
 8000e36:	bd80      	pop	{r7, pc}
 8000e38:	40023800 	.word	0x40023800
 8000e3c:	40007000 	.word	0x40007000

08000e40 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b086      	sub	sp, #24
 8000e44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000e46:	1d3b      	adds	r3, r7, #4
 8000e48:	2200      	movs	r2, #0
 8000e4a:	601a      	str	r2, [r3, #0]
 8000e4c:	605a      	str	r2, [r3, #4]
 8000e4e:	609a      	str	r2, [r3, #8]
 8000e50:	60da      	str	r2, [r3, #12]
 8000e52:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000e54:	2300      	movs	r3, #0
 8000e56:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000e58:	4b27      	ldr	r3, [pc, #156]	; (8000ef8 <MX_RTC_Init+0xb8>)
 8000e5a:	4a28      	ldr	r2, [pc, #160]	; (8000efc <MX_RTC_Init+0xbc>)
 8000e5c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000e5e:	4b26      	ldr	r3, [pc, #152]	; (8000ef8 <MX_RTC_Init+0xb8>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000e64:	4b24      	ldr	r3, [pc, #144]	; (8000ef8 <MX_RTC_Init+0xb8>)
 8000e66:	227f      	movs	r2, #127	; 0x7f
 8000e68:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 2499;
 8000e6a:	4b23      	ldr	r3, [pc, #140]	; (8000ef8 <MX_RTC_Init+0xb8>)
 8000e6c:	f640 12c3 	movw	r2, #2499	; 0x9c3
 8000e70:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000e72:	4b21      	ldr	r3, [pc, #132]	; (8000ef8 <MX_RTC_Init+0xb8>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000e78:	4b1f      	ldr	r3, [pc, #124]	; (8000ef8 <MX_RTC_Init+0xb8>)
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000e7e:	4b1e      	ldr	r3, [pc, #120]	; (8000ef8 <MX_RTC_Init+0xb8>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000e84:	481c      	ldr	r0, [pc, #112]	; (8000ef8 <MX_RTC_Init+0xb8>)
 8000e86:	f005 fb33 	bl	80064f0 <HAL_RTC_Init>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d001      	beq.n	8000e94 <MX_RTC_Init+0x54>
  {
    Error_Handler();
 8000e90:	f002 faa0 	bl	80033d4 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 21;
 8000e94:	2315      	movs	r3, #21
 8000e96:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 52;
 8000e98:	2334      	movs	r3, #52	; 0x34
 8000e9a:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 12;
 8000e9c:	230c      	movs	r3, #12
 8000e9e:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8000ea8:	1d3b      	adds	r3, r7, #4
 8000eaa:	2200      	movs	r2, #0
 8000eac:	4619      	mov	r1, r3
 8000eae:	4812      	ldr	r0, [pc, #72]	; (8000ef8 <MX_RTC_Init+0xb8>)
 8000eb0:	f005 fb94 	bl	80065dc <HAL_RTC_SetTime>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d001      	beq.n	8000ebe <MX_RTC_Init+0x7e>
  {
    Error_Handler();
 8000eba:	f002 fa8b 	bl	80033d4 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000ebe:	2301      	movs	r3, #1
 8000ec0:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8000ec2:	2301      	movs	r3, #1
 8000ec4:	707b      	strb	r3, [r7, #1]
  sDate.Date = 1;
 8000ec6:	2301      	movs	r3, #1
 8000ec8:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8000ece:	463b      	mov	r3, r7
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	4619      	mov	r1, r3
 8000ed4:	4808      	ldr	r0, [pc, #32]	; (8000ef8 <MX_RTC_Init+0xb8>)
 8000ed6:	f005 fc79 	bl	80067cc <HAL_RTC_SetDate>
 8000eda:	4603      	mov	r3, r0
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d001      	beq.n	8000ee4 <MX_RTC_Init+0xa4>
  {
    Error_Handler();
 8000ee0:	f002 fa78 	bl	80033d4 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  set_Date(epoch);
 8000ee4:	4b06      	ldr	r3, [pc, #24]	; (8000f00 <MX_RTC_Init+0xc0>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	4618      	mov	r0, r3
 8000eea:	f000 ff4f 	bl	8001d8c <set_Date>

  /* USER CODE END RTC_Init 2 */

}
 8000eee:	bf00      	nop
 8000ef0:	3718      	adds	r7, #24
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	bd80      	pop	{r7, pc}
 8000ef6:	bf00      	nop
 8000ef8:	20000124 	.word	0x20000124
 8000efc:	40002800 	.word	0x40002800
 8000f00:	2000004c 	.word	0x2000004c

08000f04 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000f08:	4b17      	ldr	r3, [pc, #92]	; (8000f68 <MX_SPI1_Init+0x64>)
 8000f0a:	4a18      	ldr	r2, [pc, #96]	; (8000f6c <MX_SPI1_Init+0x68>)
 8000f0c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000f0e:	4b16      	ldr	r3, [pc, #88]	; (8000f68 <MX_SPI1_Init+0x64>)
 8000f10:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000f14:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000f16:	4b14      	ldr	r3, [pc, #80]	; (8000f68 <MX_SPI1_Init+0x64>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000f1c:	4b12      	ldr	r3, [pc, #72]	; (8000f68 <MX_SPI1_Init+0x64>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000f22:	4b11      	ldr	r3, [pc, #68]	; (8000f68 <MX_SPI1_Init+0x64>)
 8000f24:	2202      	movs	r2, #2
 8000f26:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000f28:	4b0f      	ldr	r3, [pc, #60]	; (8000f68 <MX_SPI1_Init+0x64>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000f2e:	4b0e      	ldr	r3, [pc, #56]	; (8000f68 <MX_SPI1_Init+0x64>)
 8000f30:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000f34:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000f36:	4b0c      	ldr	r3, [pc, #48]	; (8000f68 <MX_SPI1_Init+0x64>)
 8000f38:	2200      	movs	r2, #0
 8000f3a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f3c:	4b0a      	ldr	r3, [pc, #40]	; (8000f68 <MX_SPI1_Init+0x64>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f42:	4b09      	ldr	r3, [pc, #36]	; (8000f68 <MX_SPI1_Init+0x64>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f48:	4b07      	ldr	r3, [pc, #28]	; (8000f68 <MX_SPI1_Init+0x64>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000f4e:	4b06      	ldr	r3, [pc, #24]	; (8000f68 <MX_SPI1_Init+0x64>)
 8000f50:	220a      	movs	r2, #10
 8000f52:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000f54:	4804      	ldr	r0, [pc, #16]	; (8000f68 <MX_SPI1_Init+0x64>)
 8000f56:	f005 fdc9 	bl	8006aec <HAL_SPI_Init>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d001      	beq.n	8000f64 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000f60:	f002 fa38 	bl	80033d4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000f64:	bf00      	nop
 8000f66:	bd80      	pop	{r7, pc}
 8000f68:	20000144 	.word	0x20000144
 8000f6c:	40013000 	.word	0x40013000

08000f70 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b086      	sub	sp, #24
 8000f74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f76:	f107 0308 	add.w	r3, r7, #8
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	601a      	str	r2, [r3, #0]
 8000f7e:	605a      	str	r2, [r3, #4]
 8000f80:	609a      	str	r2, [r3, #8]
 8000f82:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f84:	463b      	mov	r3, r7
 8000f86:	2200      	movs	r2, #0
 8000f88:	601a      	str	r2, [r3, #0]
 8000f8a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */
  	  //  APB1 - 42MHz
  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000f8c:	4b1d      	ldr	r3, [pc, #116]	; (8001004 <MX_TIM2_Init+0x94>)
 8000f8e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000f92:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 41999;
 8000f94:	4b1b      	ldr	r3, [pc, #108]	; (8001004 <MX_TIM2_Init+0x94>)
 8000f96:	f24a 420f 	movw	r2, #41999	; 0xa40f
 8000f9a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f9c:	4b19      	ldr	r3, [pc, #100]	; (8001004 <MX_TIM2_Init+0x94>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 249;
 8000fa2:	4b18      	ldr	r3, [pc, #96]	; (8001004 <MX_TIM2_Init+0x94>)
 8000fa4:	22f9      	movs	r2, #249	; 0xf9
 8000fa6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fa8:	4b16      	ldr	r3, [pc, #88]	; (8001004 <MX_TIM2_Init+0x94>)
 8000faa:	2200      	movs	r2, #0
 8000fac:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000fae:	4b15      	ldr	r3, [pc, #84]	; (8001004 <MX_TIM2_Init+0x94>)
 8000fb0:	2280      	movs	r2, #128	; 0x80
 8000fb2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000fb4:	4813      	ldr	r0, [pc, #76]	; (8001004 <MX_TIM2_Init+0x94>)
 8000fb6:	f006 fa89 	bl	80074cc <HAL_TIM_Base_Init>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d001      	beq.n	8000fc4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000fc0:	f002 fa08 	bl	80033d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000fc4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000fc8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000fca:	f107 0308 	add.w	r3, r7, #8
 8000fce:	4619      	mov	r1, r3
 8000fd0:	480c      	ldr	r0, [pc, #48]	; (8001004 <MX_TIM2_Init+0x94>)
 8000fd2:	f006 fc43 	bl	800785c <HAL_TIM_ConfigClockSource>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d001      	beq.n	8000fe0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000fdc:	f002 f9fa 	bl	80033d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000fe0:	2320      	movs	r3, #32
 8000fe2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000fe8:	463b      	mov	r3, r7
 8000fea:	4619      	mov	r1, r3
 8000fec:	4805      	ldr	r0, [pc, #20]	; (8001004 <MX_TIM2_Init+0x94>)
 8000fee:	f006 fe5f 	bl	8007cb0 <HAL_TIMEx_MasterConfigSynchronization>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d001      	beq.n	8000ffc <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000ff8:	f002 f9ec 	bl	80033d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000ffc:	bf00      	nop
 8000ffe:	3718      	adds	r7, #24
 8001000:	46bd      	mov	sp, r7
 8001002:	bd80      	pop	{r7, pc}
 8001004:	200001fc 	.word	0x200001fc

08001008 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800100c:	4b11      	ldr	r3, [pc, #68]	; (8001054 <MX_USART3_UART_Init+0x4c>)
 800100e:	4a12      	ldr	r2, [pc, #72]	; (8001058 <MX_USART3_UART_Init+0x50>)
 8001010:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 230400;
 8001012:	4b10      	ldr	r3, [pc, #64]	; (8001054 <MX_USART3_UART_Init+0x4c>)
 8001014:	f44f 3261 	mov.w	r2, #230400	; 0x38400
 8001018:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800101a:	4b0e      	ldr	r3, [pc, #56]	; (8001054 <MX_USART3_UART_Init+0x4c>)
 800101c:	2200      	movs	r2, #0
 800101e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001020:	4b0c      	ldr	r3, [pc, #48]	; (8001054 <MX_USART3_UART_Init+0x4c>)
 8001022:	2200      	movs	r2, #0
 8001024:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001026:	4b0b      	ldr	r3, [pc, #44]	; (8001054 <MX_USART3_UART_Init+0x4c>)
 8001028:	2200      	movs	r2, #0
 800102a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800102c:	4b09      	ldr	r3, [pc, #36]	; (8001054 <MX_USART3_UART_Init+0x4c>)
 800102e:	220c      	movs	r2, #12
 8001030:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001032:	4b08      	ldr	r3, [pc, #32]	; (8001054 <MX_USART3_UART_Init+0x4c>)
 8001034:	2200      	movs	r2, #0
 8001036:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001038:	4b06      	ldr	r3, [pc, #24]	; (8001054 <MX_USART3_UART_Init+0x4c>)
 800103a:	2200      	movs	r2, #0
 800103c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800103e:	4805      	ldr	r0, [pc, #20]	; (8001054 <MX_USART3_UART_Init+0x4c>)
 8001040:	f006 fec6 	bl	8007dd0 <HAL_UART_Init>
 8001044:	4603      	mov	r3, r0
 8001046:	2b00      	cmp	r3, #0
 8001048:	d001      	beq.n	800104e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800104a:	f002 f9c3 	bl	80033d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800104e:	bf00      	nop
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	20000244 	.word	0x20000244
 8001058:	40004800 	.word	0x40004800

0800105c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b082      	sub	sp, #8
 8001060:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001062:	2300      	movs	r3, #0
 8001064:	607b      	str	r3, [r7, #4]
 8001066:	4b17      	ldr	r3, [pc, #92]	; (80010c4 <MX_DMA_Init+0x68>)
 8001068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800106a:	4a16      	ldr	r2, [pc, #88]	; (80010c4 <MX_DMA_Init+0x68>)
 800106c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001070:	6313      	str	r3, [r2, #48]	; 0x30
 8001072:	4b14      	ldr	r3, [pc, #80]	; (80010c4 <MX_DMA_Init+0x68>)
 8001074:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001076:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800107a:	607b      	str	r3, [r7, #4]
 800107c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800107e:	2300      	movs	r3, #0
 8001080:	603b      	str	r3, [r7, #0]
 8001082:	4b10      	ldr	r3, [pc, #64]	; (80010c4 <MX_DMA_Init+0x68>)
 8001084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001086:	4a0f      	ldr	r2, [pc, #60]	; (80010c4 <MX_DMA_Init+0x68>)
 8001088:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800108c:	6313      	str	r3, [r2, #48]	; 0x30
 800108e:	4b0d      	ldr	r3, [pc, #52]	; (80010c4 <MX_DMA_Init+0x68>)
 8001090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001092:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001096:	603b      	str	r3, [r7, #0]
 8001098:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 800109a:	2200      	movs	r2, #0
 800109c:	2105      	movs	r1, #5
 800109e:	200e      	movs	r0, #14
 80010a0:	f003 f9da 	bl	8004458 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80010a4:	200e      	movs	r0, #14
 80010a6:	f003 f9f3 	bl	8004490 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 3, 0);
 80010aa:	2200      	movs	r2, #0
 80010ac:	2103      	movs	r1, #3
 80010ae:	203b      	movs	r0, #59	; 0x3b
 80010b0:	f003 f9d2 	bl	8004458 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80010b4:	203b      	movs	r0, #59	; 0x3b
 80010b6:	f003 f9eb 	bl	8004490 <HAL_NVIC_EnableIRQ>

}
 80010ba:	bf00      	nop
 80010bc:	3708      	adds	r7, #8
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	40023800 	.word	0x40023800

080010c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b08c      	sub	sp, #48	; 0x30
 80010cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010ce:	f107 031c 	add.w	r3, r7, #28
 80010d2:	2200      	movs	r2, #0
 80010d4:	601a      	str	r2, [r3, #0]
 80010d6:	605a      	str	r2, [r3, #4]
 80010d8:	609a      	str	r2, [r3, #8]
 80010da:	60da      	str	r2, [r3, #12]
 80010dc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010de:	2300      	movs	r3, #0
 80010e0:	61bb      	str	r3, [r7, #24]
 80010e2:	4b48      	ldr	r3, [pc, #288]	; (8001204 <MX_GPIO_Init+0x13c>)
 80010e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010e6:	4a47      	ldr	r2, [pc, #284]	; (8001204 <MX_GPIO_Init+0x13c>)
 80010e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80010ec:	6313      	str	r3, [r2, #48]	; 0x30
 80010ee:	4b45      	ldr	r3, [pc, #276]	; (8001204 <MX_GPIO_Init+0x13c>)
 80010f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80010f6:	61bb      	str	r3, [r7, #24]
 80010f8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010fa:	2300      	movs	r3, #0
 80010fc:	617b      	str	r3, [r7, #20]
 80010fe:	4b41      	ldr	r3, [pc, #260]	; (8001204 <MX_GPIO_Init+0x13c>)
 8001100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001102:	4a40      	ldr	r2, [pc, #256]	; (8001204 <MX_GPIO_Init+0x13c>)
 8001104:	f043 0301 	orr.w	r3, r3, #1
 8001108:	6313      	str	r3, [r2, #48]	; 0x30
 800110a:	4b3e      	ldr	r3, [pc, #248]	; (8001204 <MX_GPIO_Init+0x13c>)
 800110c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800110e:	f003 0301 	and.w	r3, r3, #1
 8001112:	617b      	str	r3, [r7, #20]
 8001114:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001116:	2300      	movs	r3, #0
 8001118:	613b      	str	r3, [r7, #16]
 800111a:	4b3a      	ldr	r3, [pc, #232]	; (8001204 <MX_GPIO_Init+0x13c>)
 800111c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800111e:	4a39      	ldr	r2, [pc, #228]	; (8001204 <MX_GPIO_Init+0x13c>)
 8001120:	f043 0310 	orr.w	r3, r3, #16
 8001124:	6313      	str	r3, [r2, #48]	; 0x30
 8001126:	4b37      	ldr	r3, [pc, #220]	; (8001204 <MX_GPIO_Init+0x13c>)
 8001128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800112a:	f003 0310 	and.w	r3, r3, #16
 800112e:	613b      	str	r3, [r7, #16]
 8001130:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001132:	2300      	movs	r3, #0
 8001134:	60fb      	str	r3, [r7, #12]
 8001136:	4b33      	ldr	r3, [pc, #204]	; (8001204 <MX_GPIO_Init+0x13c>)
 8001138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800113a:	4a32      	ldr	r2, [pc, #200]	; (8001204 <MX_GPIO_Init+0x13c>)
 800113c:	f043 0302 	orr.w	r3, r3, #2
 8001140:	6313      	str	r3, [r2, #48]	; 0x30
 8001142:	4b30      	ldr	r3, [pc, #192]	; (8001204 <MX_GPIO_Init+0x13c>)
 8001144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001146:	f003 0302 	and.w	r3, r3, #2
 800114a:	60fb      	str	r3, [r7, #12]
 800114c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800114e:	2300      	movs	r3, #0
 8001150:	60bb      	str	r3, [r7, #8]
 8001152:	4b2c      	ldr	r3, [pc, #176]	; (8001204 <MX_GPIO_Init+0x13c>)
 8001154:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001156:	4a2b      	ldr	r2, [pc, #172]	; (8001204 <MX_GPIO_Init+0x13c>)
 8001158:	f043 0308 	orr.w	r3, r3, #8
 800115c:	6313      	str	r3, [r2, #48]	; 0x30
 800115e:	4b29      	ldr	r3, [pc, #164]	; (8001204 <MX_GPIO_Init+0x13c>)
 8001160:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001162:	f003 0308 	and.w	r3, r3, #8
 8001166:	60bb      	str	r3, [r7, #8]
 8001168:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800116a:	2300      	movs	r3, #0
 800116c:	607b      	str	r3, [r7, #4]
 800116e:	4b25      	ldr	r3, [pc, #148]	; (8001204 <MX_GPIO_Init+0x13c>)
 8001170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001172:	4a24      	ldr	r2, [pc, #144]	; (8001204 <MX_GPIO_Init+0x13c>)
 8001174:	f043 0304 	orr.w	r3, r3, #4
 8001178:	6313      	str	r3, [r2, #48]	; 0x30
 800117a:	4b22      	ldr	r3, [pc, #136]	; (8001204 <MX_GPIO_Init+0x13c>)
 800117c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800117e:	f003 0304 	and.w	r3, r3, #4
 8001182:	607b      	str	r3, [r7, #4]
 8001184:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, IPS_RES_Pin|IPS_DC_Pin|IPS_BLK_Pin, GPIO_PIN_SET);
 8001186:	2201      	movs	r2, #1
 8001188:	210e      	movs	r1, #14
 800118a:	481f      	ldr	r0, [pc, #124]	; (8001208 <MX_GPIO_Init+0x140>)
 800118c:	f003 ff2c 	bl	8004fe8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_ERR_GPIO_Port, LED_ERR_Pin, GPIO_PIN_SET);
 8001190:	2201      	movs	r2, #1
 8001192:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001196:	481d      	ldr	r0, [pc, #116]	; (800120c <MX_GPIO_Init+0x144>)
 8001198:	f003 ff26 	bl	8004fe8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_TIK_GPIO_Port, LED_TIK_Pin, GPIO_PIN_RESET);
 800119c:	2200      	movs	r2, #0
 800119e:	2180      	movs	r1, #128	; 0x80
 80011a0:	481b      	ldr	r0, [pc, #108]	; (8001210 <MX_GPIO_Init+0x148>)
 80011a2:	f003 ff21 	bl	8004fe8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : IPS_RES_Pin IPS_DC_Pin IPS_BLK_Pin */
  GPIO_InitStruct.Pin = IPS_RES_Pin|IPS_DC_Pin|IPS_BLK_Pin;
 80011a6:	230e      	movs	r3, #14
 80011a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011aa:	2301      	movs	r3, #1
 80011ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011ae:	2301      	movs	r3, #1
 80011b0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80011b2:	2301      	movs	r3, #1
 80011b4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011b6:	f107 031c 	add.w	r3, r7, #28
 80011ba:	4619      	mov	r1, r3
 80011bc:	4812      	ldr	r0, [pc, #72]	; (8001208 <MX_GPIO_Init+0x140>)
 80011be:	f003 fd77 	bl	8004cb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_ERR_Pin */
  GPIO_InitStruct.Pin = LED_ERR_Pin;
 80011c2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80011c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011c8:	2301      	movs	r3, #1
 80011ca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011cc:	2301      	movs	r3, #1
 80011ce:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011d0:	2302      	movs	r3, #2
 80011d2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LED_ERR_GPIO_Port, &GPIO_InitStruct);
 80011d4:	f107 031c 	add.w	r3, r7, #28
 80011d8:	4619      	mov	r1, r3
 80011da:	480c      	ldr	r0, [pc, #48]	; (800120c <MX_GPIO_Init+0x144>)
 80011dc:	f003 fd68 	bl	8004cb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_TIK_Pin */
  GPIO_InitStruct.Pin = LED_TIK_Pin;
 80011e0:	2380      	movs	r3, #128	; 0x80
 80011e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011e4:	2301      	movs	r3, #1
 80011e6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80011e8:	2302      	movs	r3, #2
 80011ea:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80011ec:	2301      	movs	r3, #1
 80011ee:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LED_TIK_GPIO_Port, &GPIO_InitStruct);
 80011f0:	f107 031c 	add.w	r3, r7, #28
 80011f4:	4619      	mov	r1, r3
 80011f6:	4806      	ldr	r0, [pc, #24]	; (8001210 <MX_GPIO_Init+0x148>)
 80011f8:	f003 fd5a 	bl	8004cb0 <HAL_GPIO_Init>

}
 80011fc:	bf00      	nop
 80011fe:	3730      	adds	r7, #48	; 0x30
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}
 8001204:	40023800 	.word	0x40023800
 8001208:	40020000 	.word	0x40020000
 800120c:	40020c00 	.word	0x40020c00
 8001210:	40020800 	.word	0x40020800

08001214 <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 8001214:	b5b0      	push	{r4, r5, r7, lr}
 8001216:	b088      	sub	sp, #32
 8001218:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

	cb_nandCounter = 0;
 800121a:	4b58      	ldr	r3, [pc, #352]	; (800137c <MX_FSMC_Init+0x168>)
 800121c:	2200      	movs	r2, #0
 800121e:	601a      	str	r2, [r3, #0]

  /* USER CODE END FSMC_Init 0 */

  FSMC_NAND_PCC_TimingTypeDef ComSpaceTiming = {0};
 8001220:	f107 0310 	add.w	r3, r7, #16
 8001224:	2200      	movs	r2, #0
 8001226:	601a      	str	r2, [r3, #0]
 8001228:	605a      	str	r2, [r3, #4]
 800122a:	609a      	str	r2, [r3, #8]
 800122c:	60da      	str	r2, [r3, #12]
  FSMC_NAND_PCC_TimingTypeDef AttSpaceTiming = {0};
 800122e:	463b      	mov	r3, r7
 8001230:	2200      	movs	r2, #0
 8001232:	601a      	str	r2, [r3, #0]
 8001234:	605a      	str	r2, [r3, #4]
 8001236:	609a      	str	r2, [r3, #8]
 8001238:	60da      	str	r2, [r3, #12]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the NAND1 memory initialization sequence
  */
  hnand1.Instance = FSMC_NAND_DEVICE;
 800123a:	4b51      	ldr	r3, [pc, #324]	; (8001380 <MX_FSMC_Init+0x16c>)
 800123c:	4a51      	ldr	r2, [pc, #324]	; (8001384 <MX_FSMC_Init+0x170>)
 800123e:	601a      	str	r2, [r3, #0]
  /* hnand1.Init */
  hnand1.Init.NandBank = FSMC_NAND_BANK2;
 8001240:	4b4f      	ldr	r3, [pc, #316]	; (8001380 <MX_FSMC_Init+0x16c>)
 8001242:	2210      	movs	r2, #16
 8001244:	605a      	str	r2, [r3, #4]
  hnand1.Init.Waitfeature = FSMC_NAND_PCC_WAIT_FEATURE_ENABLE;
 8001246:	4b4e      	ldr	r3, [pc, #312]	; (8001380 <MX_FSMC_Init+0x16c>)
 8001248:	2202      	movs	r2, #2
 800124a:	609a      	str	r2, [r3, #8]
  hnand1.Init.MemoryDataWidth = FSMC_NAND_PCC_MEM_BUS_WIDTH_8;
 800124c:	4b4c      	ldr	r3, [pc, #304]	; (8001380 <MX_FSMC_Init+0x16c>)
 800124e:	2200      	movs	r2, #0
 8001250:	60da      	str	r2, [r3, #12]
  hnand1.Init.EccComputation = FSMC_NAND_ECC_DISABLE;
 8001252:	4b4b      	ldr	r3, [pc, #300]	; (8001380 <MX_FSMC_Init+0x16c>)
 8001254:	2200      	movs	r2, #0
 8001256:	611a      	str	r2, [r3, #16]
  hnand1.Init.ECCPageSize = FSMC_NAND_ECC_PAGE_SIZE_256BYTE;
 8001258:	4b49      	ldr	r3, [pc, #292]	; (8001380 <MX_FSMC_Init+0x16c>)
 800125a:	2200      	movs	r2, #0
 800125c:	615a      	str	r2, [r3, #20]
  hnand1.Init.TCLRSetupTime = 0;
 800125e:	4b48      	ldr	r3, [pc, #288]	; (8001380 <MX_FSMC_Init+0x16c>)
 8001260:	2200      	movs	r2, #0
 8001262:	619a      	str	r2, [r3, #24]
  hnand1.Init.TARSetupTime = 0;
 8001264:	4b46      	ldr	r3, [pc, #280]	; (8001380 <MX_FSMC_Init+0x16c>)
 8001266:	2200      	movs	r2, #0
 8001268:	61da      	str	r2, [r3, #28]
  /* hnand1.Config */
  hnand1.Config.PageSize = 2048;
 800126a:	4b45      	ldr	r3, [pc, #276]	; (8001380 <MX_FSMC_Init+0x16c>)
 800126c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001270:	625a      	str	r2, [r3, #36]	; 0x24
  hnand1.Config.SpareAreaSize = 16;
 8001272:	4b43      	ldr	r3, [pc, #268]	; (8001380 <MX_FSMC_Init+0x16c>)
 8001274:	2210      	movs	r2, #16
 8001276:	629a      	str	r2, [r3, #40]	; 0x28
  hnand1.Config.BlockSize = 131072;
 8001278:	4b41      	ldr	r3, [pc, #260]	; (8001380 <MX_FSMC_Init+0x16c>)
 800127a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800127e:	62da      	str	r2, [r3, #44]	; 0x2c
  hnand1.Config.BlockNbr = 1024;
 8001280:	4b3f      	ldr	r3, [pc, #252]	; (8001380 <MX_FSMC_Init+0x16c>)
 8001282:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001286:	631a      	str	r2, [r3, #48]	; 0x30
  hnand1.Config.PlaneNbr = 1;
 8001288:	4b3d      	ldr	r3, [pc, #244]	; (8001380 <MX_FSMC_Init+0x16c>)
 800128a:	2201      	movs	r2, #1
 800128c:	635a      	str	r2, [r3, #52]	; 0x34
  hnand1.Config.PlaneSize = 134217728;
 800128e:	4b3c      	ldr	r3, [pc, #240]	; (8001380 <MX_FSMC_Init+0x16c>)
 8001290:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001294:	639a      	str	r2, [r3, #56]	; 0x38
  hnand1.Config.ExtraCommandEnable = DISABLE;
 8001296:	4b3a      	ldr	r3, [pc, #232]	; (8001380 <MX_FSMC_Init+0x16c>)
 8001298:	2200      	movs	r2, #0
 800129a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* ComSpaceTiming */
  ComSpaceTiming.SetupTime = 252;
 800129e:	23fc      	movs	r3, #252	; 0xfc
 80012a0:	613b      	str	r3, [r7, #16]
  ComSpaceTiming.WaitSetupTime = 252;
 80012a2:	23fc      	movs	r3, #252	; 0xfc
 80012a4:	617b      	str	r3, [r7, #20]
  ComSpaceTiming.HoldSetupTime = 252;
 80012a6:	23fc      	movs	r3, #252	; 0xfc
 80012a8:	61bb      	str	r3, [r7, #24]
  ComSpaceTiming.HiZSetupTime = 252;
 80012aa:	23fc      	movs	r3, #252	; 0xfc
 80012ac:	61fb      	str	r3, [r7, #28]
  /* AttSpaceTiming */
  AttSpaceTiming.SetupTime = 252;
 80012ae:	23fc      	movs	r3, #252	; 0xfc
 80012b0:	603b      	str	r3, [r7, #0]
  AttSpaceTiming.WaitSetupTime = 252;
 80012b2:	23fc      	movs	r3, #252	; 0xfc
 80012b4:	607b      	str	r3, [r7, #4]
  AttSpaceTiming.HoldSetupTime = 252;
 80012b6:	23fc      	movs	r3, #252	; 0xfc
 80012b8:	60bb      	str	r3, [r7, #8]
  AttSpaceTiming.HiZSetupTime = 252;
 80012ba:	23fc      	movs	r3, #252	; 0xfc
 80012bc:	60fb      	str	r3, [r7, #12]

  if (HAL_NAND_Init(&hnand1, &ComSpaceTiming, &AttSpaceTiming) != HAL_OK)
 80012be:	463a      	mov	r2, r7
 80012c0:	f107 0310 	add.w	r3, r7, #16
 80012c4:	4619      	mov	r1, r3
 80012c6:	482e      	ldr	r0, [pc, #184]	; (8001380 <MX_FSMC_Init+0x16c>)
 80012c8:	f003 fec1 	bl	800504e <HAL_NAND_Init>
 80012cc:	4603      	mov	r3, r0
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d001      	beq.n	80012d6 <MX_FSMC_Init+0xc2>
  {
    Error_Handler( );
 80012d2:	f002 f87f 	bl	80033d4 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  if (my_NAND_Read_ID(&hnand1, &nandID) == HAL_OK) {//read ID information from chip
 80012d6:	492c      	ldr	r1, [pc, #176]	; (8001388 <MX_FSMC_Init+0x174>)
 80012d8:	4829      	ldr	r0, [pc, #164]	; (8001380 <MX_FSMC_Init+0x16c>)
 80012da:	f000 f861 	bl	80013a0 <my_NAND_Read_ID>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d147      	bne.n	8001374 <MX_FSMC_Init+0x160>

	  nandState = HAL_NAND_GetState(&hnand1);
 80012e4:	4826      	ldr	r0, [pc, #152]	; (8001380 <MX_FSMC_Init+0x16c>)
 80012e6:	f004 fb23 	bl	8005930 <HAL_NAND_GetState>
 80012ea:	4603      	mov	r3, r0
 80012ec:	461a      	mov	r2, r3
 80012ee:	4b27      	ldr	r3, [pc, #156]	; (800138c <MX_FSMC_Init+0x178>)
 80012f0:	701a      	strb	r2, [r3, #0]

	  memcpy((uint8_t *)&chipConf, (uint8_t *)&hnand1.Config, sizeof(s_chipConf));
 80012f2:	4a27      	ldr	r2, [pc, #156]	; (8001390 <MX_FSMC_Init+0x17c>)
 80012f4:	4b22      	ldr	r3, [pc, #136]	; (8001380 <MX_FSMC_Init+0x16c>)
 80012f6:	4615      	mov	r5, r2
 80012f8:	f103 0424 	add.w	r4, r3, #36	; 0x24
 80012fc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80012fe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001300:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001304:	e885 0003 	stmia.w	r5, {r0, r1}

	  if ((chipConf.PageSize > 0) && (chipConf.PageSize <= MAX_NAND_BUF)) {
 8001308:	4b21      	ldr	r3, [pc, #132]	; (8001390 <MX_FSMC_Init+0x17c>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	2b00      	cmp	r3, #0
 800130e:	d028      	beq.n	8001362 <MX_FSMC_Init+0x14e>
 8001310:	4b1f      	ldr	r3, [pc, #124]	; (8001390 <MX_FSMC_Init+0x17c>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001318:	d823      	bhi.n	8001362 <MX_FSMC_Init+0x14e>
		  rdBuf = (uint8_t *)calloc(1, chipConf.PageSize);
 800131a:	4b1d      	ldr	r3, [pc, #116]	; (8001390 <MX_FSMC_Init+0x17c>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	4619      	mov	r1, r3
 8001320:	2001      	movs	r0, #1
 8001322:	f00b f80b 	bl	800c33c <calloc>
 8001326:	4603      	mov	r3, r0
 8001328:	461a      	mov	r2, r3
 800132a:	4b1a      	ldr	r3, [pc, #104]	; (8001394 <MX_FSMC_Init+0x180>)
 800132c:	601a      	str	r2, [r3, #0]
		  wrBuf = (uint8_t *)calloc(1, chipConf.PageSize);
 800132e:	4b18      	ldr	r3, [pc, #96]	; (8001390 <MX_FSMC_Init+0x17c>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	4619      	mov	r1, r3
 8001334:	2001      	movs	r0, #1
 8001336:	f00b f801 	bl	800c33c <calloc>
 800133a:	4603      	mov	r3, r0
 800133c:	461a      	mov	r2, r3
 800133e:	4b16      	ldr	r3, [pc, #88]	; (8001398 <MX_FSMC_Init+0x184>)
 8001340:	601a      	str	r2, [r3, #0]

		  if (!rdBuf || !wrBuf) devError |= devMEM;
 8001342:	4b14      	ldr	r3, [pc, #80]	; (8001394 <MX_FSMC_Init+0x180>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	2b00      	cmp	r3, #0
 8001348:	d003      	beq.n	8001352 <MX_FSMC_Init+0x13e>
 800134a:	4b13      	ldr	r3, [pc, #76]	; (8001398 <MX_FSMC_Init+0x184>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	2b00      	cmp	r3, #0
 8001350:	d10f      	bne.n	8001372 <MX_FSMC_Init+0x15e>
 8001352:	4b12      	ldr	r3, [pc, #72]	; (800139c <MX_FSMC_Init+0x188>)
 8001354:	781b      	ldrb	r3, [r3, #0]
 8001356:	f043 0302 	orr.w	r3, r3, #2
 800135a:	b2da      	uxtb	r2, r3
 800135c:	4b0f      	ldr	r3, [pc, #60]	; (800139c <MX_FSMC_Init+0x188>)
 800135e:	701a      	strb	r2, [r3, #0]
 8001360:	e007      	b.n	8001372 <MX_FSMC_Init+0x15e>
	  } else {
		  devError |= devNAND;
 8001362:	4b0e      	ldr	r3, [pc, #56]	; (800139c <MX_FSMC_Init+0x188>)
 8001364:	781b      	ldrb	r3, [r3, #0]
 8001366:	f043 0320 	orr.w	r3, r3, #32
 800136a:	b2da      	uxtb	r2, r3
 800136c:	4b0b      	ldr	r3, [pc, #44]	; (800139c <MX_FSMC_Init+0x188>)
 800136e:	701a      	strb	r2, [r3, #0]

  }


  /* USER CODE END FSMC_Init 2 */
}
 8001370:	e000      	b.n	8001374 <MX_FSMC_Init+0x160>
		  if (!rdBuf || !wrBuf) devError |= devMEM;
 8001372:	bf00      	nop
}
 8001374:	bf00      	nop
 8001376:	3720      	adds	r7, #32
 8001378:	46bd      	mov	sp, r7
 800137a:	bdb0      	pop	{r4, r5, r7, pc}
 800137c:	20001364 	.word	0x20001364
 8001380:	200002e8 	.word	0x200002e8
 8001384:	a0000060 	.word	0xa0000060
 8001388:	20001368 	.word	0x20001368
 800138c:	20000069 	.word	0x20000069
 8001390:	20001370 	.word	0x20001370
 8001394:	20001388 	.word	0x20001388
 8001398:	2000138c 	.word	0x2000138c
 800139c:	20000334 	.word	0x20000334

080013a0 <my_NAND_Read_ID>:

/* USER CODE BEGIN 4 */

HAL_StatusTypeDef my_NAND_Read_ID(NAND_HandleTypeDef *hnand, NAND_IDsTypeDef *pNAND_ID)
{
 80013a0:	b480      	push	{r7}
 80013a2:	b085      	sub	sp, #20
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
 80013a8:	6039      	str	r1, [r7, #0]

	if (hnand->State == HAL_NAND_STATE_BUSY) {
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80013b0:	b2db      	uxtb	r3, r3
 80013b2:	2b02      	cmp	r3, #2
 80013b4:	d101      	bne.n	80013ba <my_NAND_Read_ID+0x1a>

		return HAL_BUSY;
 80013b6:	2302      	movs	r3, #2
 80013b8:	e059      	b.n	800146e <my_NAND_Read_ID+0xce>

	} else if (hnand->State == HAL_NAND_STATE_READY) {
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80013c0:	b2db      	uxtb	r3, r3
 80013c2:	2b01      	cmp	r3, #1
 80013c4:	d152      	bne.n	800146c <my_NAND_Read_ID+0xcc>

		__HAL_LOCK(hnand);
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80013cc:	2b01      	cmp	r3, #1
 80013ce:	d101      	bne.n	80013d4 <my_NAND_Read_ID+0x34>
 80013d0:	2302      	movs	r3, #2
 80013d2:	e04c      	b.n	800146e <my_NAND_Read_ID+0xce>
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	2201      	movs	r2, #1
 80013d8:	f883 2020 	strb.w	r2, [r3, #32]

	    hnand->State = HAL_NAND_STATE_BUSY;
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	2202      	movs	r2, #2
 80013e0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	    	devAdr = NAND_DEVICE1;
	    } else {
	    	devAdr = NAND_DEVICE2;
	    }
#else
	    devAdr = NAND_DEVICE;//MY_NAND_DEVICE;
 80013e4:	4b25      	ldr	r3, [pc, #148]	; (800147c <my_NAND_Read_ID+0xdc>)
 80013e6:	f04f 42e0 	mov.w	r2, #1879048192	; 0x70000000
 80013ea:	601a      	str	r2, [r3, #0]
#endif

	    /* Send Read ID command sequence */
	    *(__IO uint8_t *)((uint32_t)(devAdr | CMD_AREA))  = NAND_CMD_READID;
 80013ec:	4b23      	ldr	r3, [pc, #140]	; (800147c <my_NAND_Read_ID+0xdc>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013f4:	2290      	movs	r2, #144	; 0x90
 80013f6:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80013f8:	f3bf 8f4f 	dsb	sy
}
 80013fc:	bf00      	nop
	    __DSB();
	    *(__IO uint8_t *)((uint32_t)(devAdr | ADDR_AREA)) = 0x00;
 80013fe:	4b1f      	ldr	r3, [pc, #124]	; (800147c <my_NAND_Read_ID+0xdc>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001406:	2200      	movs	r2, #0
 8001408:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 800140a:	f3bf 8f4f 	dsb	sy
}
 800140e:	bf00      	nop
	    __DSB();

	    /* Read the electronic signature from NAND flash */
	    if (hnand->Init.MemoryDataWidth == FSMC_NAND_PCC_MEM_BUS_WIDTH_8) {
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	68db      	ldr	r3, [r3, #12]
 8001414:	2b00      	cmp	r3, #0
 8001416:	d123      	bne.n	8001460 <my_NAND_Read_ID+0xc0>
	    	__IO uint32_t data  = *(__IO uint32_t *)devAdr;
 8001418:	4b18      	ldr	r3, [pc, #96]	; (800147c <my_NAND_Read_ID+0xdc>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	60fb      	str	r3, [r7, #12]
	    	__IO uint32_t data1 = *((__IO uint32_t *)devAdr + 4);
 8001420:	4b16      	ldr	r3, [pc, #88]	; (800147c <my_NAND_Read_ID+0xdc>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	3310      	adds	r3, #16
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	60bb      	str	r3, [r7, #8]

	    	pNAND_ID->Maker_Id   = ADDR_1ST_CYCLE(data);
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	b2da      	uxtb	r2, r3
 800142e:	683b      	ldr	r3, [r7, #0]
 8001430:	701a      	strb	r2, [r3, #0]
	    	pNAND_ID->Device_Id  = ADDR_2ND_CYCLE(data);
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	0a1b      	lsrs	r3, r3, #8
 8001436:	b2da      	uxtb	r2, r3
 8001438:	683b      	ldr	r3, [r7, #0]
 800143a:	705a      	strb	r2, [r3, #1]
	    	pNAND_ID->Third_Id   = ADDR_3RD_CYCLE(data);
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	0c1b      	lsrs	r3, r3, #16
 8001440:	b2da      	uxtb	r2, r3
 8001442:	683b      	ldr	r3, [r7, #0]
 8001444:	709a      	strb	r2, [r3, #2]
	    	pNAND_ID->Fourth_Id  = ADDR_4TH_CYCLE(data);
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	0e1b      	lsrs	r3, r3, #24
 800144a:	b2da      	uxtb	r2, r3
 800144c:	683b      	ldr	r3, [r7, #0]
 800144e:	70da      	strb	r2, [r3, #3]
	    	pNAND_ID->Plane_Id   = ADDR_1ST_CYCLE(data1);
 8001450:	68bb      	ldr	r3, [r7, #8]
 8001452:	b2da      	uxtb	r2, r3
 8001454:	683b      	ldr	r3, [r7, #0]
 8001456:	711a      	strb	r2, [r3, #4]

	    	hnand->State = HAL_NAND_STATE_READY;
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	2201      	movs	r2, #1
 800145c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	    }

	    __HAL_UNLOCK(hnand);
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	2200      	movs	r2, #0
 8001464:	f883 2020 	strb.w	r2, [r3, #32]

	} else {
	    return HAL_ERROR;
	}

	return HAL_OK;
 8001468:	2300      	movs	r3, #0
 800146a:	e000      	b.n	800146e <my_NAND_Read_ID+0xce>
	    return HAL_ERROR;
 800146c:	2301      	movs	r3, #1
}
 800146e:	4618      	mov	r0, r3
 8001470:	3714      	adds	r7, #20
 8001472:	46bd      	mov	sp, r7
 8001474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001478:	4770      	bx	lr
 800147a:	bf00      	nop
 800147c:	20001350 	.word	0x20001350

08001480 <pageIsEmpty>:
//-----------------------------------------------------------------------------
//      Check: page is empty ?
//
bool pageIsEmpty(uint32_t page)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b088      	sub	sp, #32
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
bool ret = false;
 8001488:	2300      	movs	r3, #0
 800148a:	77fb      	strb	r3, [r7, #31]

	if (nandPort->State == HAL_NAND_STATE_BUSY) {
 800148c:	4b9f      	ldr	r3, [pc, #636]	; (800170c <pageIsEmpty+0x28c>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001494:	b2db      	uxtb	r3, r3
 8001496:	2b02      	cmp	r3, #2
 8001498:	d108      	bne.n	80014ac <pageIsEmpty+0x2c>

		devError |= devNAND;
 800149a:	4b9d      	ldr	r3, [pc, #628]	; (8001710 <pageIsEmpty+0x290>)
 800149c:	781b      	ldrb	r3, [r3, #0]
 800149e:	f043 0320 	orr.w	r3, r3, #32
 80014a2:	b2da      	uxtb	r2, r3
 80014a4:	4b9a      	ldr	r3, [pc, #616]	; (8001710 <pageIsEmpty+0x290>)
 80014a6:	701a      	strb	r2, [r3, #0]
		return ret;//HAL_BUSY;
 80014a8:	7ffb      	ldrb	r3, [r7, #31]
 80014aa:	e12a      	b.n	8001702 <pageIsEmpty+0x282>

	} else if (nandPort->State == HAL_NAND_STATE_READY) {
 80014ac:	4b97      	ldr	r3, [pc, #604]	; (800170c <pageIsEmpty+0x28c>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80014b4:	b2db      	uxtb	r3, r3
 80014b6:	2b01      	cmp	r3, #1
 80014b8:	f040 811b 	bne.w	80016f2 <pageIsEmpty+0x272>

		__HAL_LOCK(nandPort);
 80014bc:	4b93      	ldr	r3, [pc, #588]	; (800170c <pageIsEmpty+0x28c>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80014c4:	2b01      	cmp	r3, #1
 80014c6:	d101      	bne.n	80014cc <pageIsEmpty+0x4c>
 80014c8:	2301      	movs	r3, #1
 80014ca:	e11a      	b.n	8001702 <pageIsEmpty+0x282>
 80014cc:	4b8f      	ldr	r3, [pc, #572]	; (800170c <pageIsEmpty+0x28c>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	2201      	movs	r2, #1
 80014d2:	f883 2020 	strb.w	r2, [r3, #32]
		nandPort->State = HAL_NAND_STATE_BUSY;
 80014d6:	4b8d      	ldr	r3, [pc, #564]	; (800170c <pageIsEmpty+0x28c>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	2202      	movs	r2, #2
 80014dc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

		NAND_AddressTypeDef pAddress = {
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	b29b      	uxth	r3, r3
 80014e4:	813b      	strh	r3, [r7, #8]
 80014e6:	2301      	movs	r3, #1
 80014e8:	817b      	strh	r3, [r7, #10]
			.Page = page,
			.Plane = 1,
			.Block = nand_PageToBlock(page)
 80014ea:	6878      	ldr	r0, [r7, #4]
 80014ec:	f001 f87c 	bl	80025e8 <nand_PageToBlock>
 80014f0:	4603      	mov	r3, r0
		NAND_AddressTypeDef pAddress = {
 80014f2:	b29b      	uxth	r3, r3
 80014f4:	81bb      	strh	r3, [r7, #12]
		};

		uint32_t deviceaddress = devAdr;
 80014f6:	4b87      	ldr	r3, [pc, #540]	; (8001714 <pageIsEmpty+0x294>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	617b      	str	r3, [r7, #20]
		uint32_t nandaddress = ARRAY_ADDRESS(&pAddress, nandPort);
 80014fc:	893b      	ldrh	r3, [r7, #8]
 80014fe:	4619      	mov	r1, r3
 8001500:	89bb      	ldrh	r3, [r7, #12]
 8001502:	461a      	mov	r2, r3
 8001504:	897b      	ldrh	r3, [r7, #10]
 8001506:	4618      	mov	r0, r3
 8001508:	4b80      	ldr	r3, [pc, #512]	; (800170c <pageIsEmpty+0x28c>)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800150e:	fb00 f303 	mul.w	r3, r0, r3
 8001512:	4413      	add	r3, r2
 8001514:	4a7d      	ldr	r2, [pc, #500]	; (800170c <pageIsEmpty+0x28c>)
 8001516:	6812      	ldr	r2, [r2, #0]
 8001518:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800151a:	fb02 f303 	mul.w	r3, r2, r3
 800151e:	440b      	add	r3, r1
 8001520:	613b      	str	r3, [r7, #16]

		/* Page(s) read loop */
		if (nandaddress < ((nandPort->Config.BlockSize) * (nandPort->Config.BlockNbr))) {
 8001522:	4b7a      	ldr	r3, [pc, #488]	; (800170c <pageIsEmpty+0x28c>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001528:	4a78      	ldr	r2, [pc, #480]	; (800170c <pageIsEmpty+0x28c>)
 800152a:	6812      	ldr	r2, [r2, #0]
 800152c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800152e:	fb02 f303 	mul.w	r3, r2, r3
 8001532:	693a      	ldr	r2, [r7, #16]
 8001534:	429a      	cmp	r2, r3
 8001536:	f080 80d0 	bcs.w	80016da <pageIsEmpty+0x25a>
			/* Send read page command sequence */
			*(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_AREA_A;
 800153a:	697b      	ldr	r3, [r7, #20]
 800153c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001540:	2200      	movs	r2, #0
 8001542:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001544:	f3bf 8f4f 	dsb	sy
}
 8001548:	bf00      	nop
			__DSB();

			/* Cards with page size <= 512 bytes */
			if ((nandPort->Config.PageSize) <= 512U) {
 800154a:	4b70      	ldr	r3, [pc, #448]	; (800170c <pageIsEmpty+0x28c>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001550:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001554:	d84a      	bhi.n	80015ec <pageIsEmpty+0x16c>
				if (((nandPort->Config.BlockSize) * (nandPort->Config.BlockNbr)) <= 65535U) {
 8001556:	4b6d      	ldr	r3, [pc, #436]	; (800170c <pageIsEmpty+0x28c>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800155c:	4a6b      	ldr	r2, [pc, #428]	; (800170c <pageIsEmpty+0x28c>)
 800155e:	6812      	ldr	r2, [r2, #0]
 8001560:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001562:	fb02 f303 	mul.w	r3, r2, r3
 8001566:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800156a:	d21a      	bcs.n	80015a2 <pageIsEmpty+0x122>
					*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
 800156c:	697b      	ldr	r3, [r7, #20]
 800156e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001572:	2200      	movs	r2, #0
 8001574:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001576:	f3bf 8f4f 	dsb	sy
}
 800157a:	bf00      	nop
					__DSB();
					*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
 800157c:	697b      	ldr	r3, [r7, #20]
 800157e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001582:	693a      	ldr	r2, [r7, #16]
 8001584:	b2d2      	uxtb	r2, r2
 8001586:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001588:	f3bf 8f4f 	dsb	sy
}
 800158c:	bf00      	nop
					__DSB();
					*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
 800158e:	693b      	ldr	r3, [r7, #16]
 8001590:	0a1a      	lsrs	r2, r3, #8
 8001592:	697b      	ldr	r3, [r7, #20]
 8001594:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001598:	b2d2      	uxtb	r2, r2
 800159a:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 800159c:	f3bf 8f4f 	dsb	sy
}
 80015a0:	e07f      	b.n	80016a2 <pageIsEmpty+0x222>
					__DSB();
				} else {/* ((hnand->Config.BlockSize)*(hnand->Config.BlockNbr)) > 65535 */
					*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
 80015a2:	697b      	ldr	r3, [r7, #20]
 80015a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015a8:	2200      	movs	r2, #0
 80015aa:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80015ac:	f3bf 8f4f 	dsb	sy
}
 80015b0:	bf00      	nop
					__DSB();
					*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
 80015b2:	697b      	ldr	r3, [r7, #20]
 80015b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015b8:	693a      	ldr	r2, [r7, #16]
 80015ba:	b2d2      	uxtb	r2, r2
 80015bc:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80015be:	f3bf 8f4f 	dsb	sy
}
 80015c2:	bf00      	nop
					__DSB();
					*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
 80015c4:	693b      	ldr	r3, [r7, #16]
 80015c6:	0a1a      	lsrs	r2, r3, #8
 80015c8:	697b      	ldr	r3, [r7, #20]
 80015ca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015ce:	b2d2      	uxtb	r2, r2
 80015d0:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80015d2:	f3bf 8f4f 	dsb	sy
}
 80015d6:	bf00      	nop
					__DSB();
					*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_3RD_CYCLE(nandaddress);
 80015d8:	693b      	ldr	r3, [r7, #16]
 80015da:	0c1a      	lsrs	r2, r3, #16
 80015dc:	697b      	ldr	r3, [r7, #20]
 80015de:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015e2:	b2d2      	uxtb	r2, r2
 80015e4:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80015e6:	f3bf 8f4f 	dsb	sy
}
 80015ea:	e05a      	b.n	80016a2 <pageIsEmpty+0x222>
					__DSB();
				}
			} else {/* (hnand->Config.PageSize) > 512 */
				if (((nandPort->Config.BlockSize) * (nandPort->Config.BlockNbr)) <= 65535U) {
 80015ec:	4b47      	ldr	r3, [pc, #284]	; (800170c <pageIsEmpty+0x28c>)
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015f2:	4a46      	ldr	r2, [pc, #280]	; (800170c <pageIsEmpty+0x28c>)
 80015f4:	6812      	ldr	r2, [r2, #0]
 80015f6:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80015f8:	fb02 f303 	mul.w	r3, r2, r3
 80015fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001600:	d222      	bcs.n	8001648 <pageIsEmpty+0x1c8>
					*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
 8001602:	697b      	ldr	r3, [r7, #20]
 8001604:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001608:	2200      	movs	r2, #0
 800160a:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 800160c:	f3bf 8f4f 	dsb	sy
}
 8001610:	bf00      	nop
					__DSB();
					*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
 8001612:	697b      	ldr	r3, [r7, #20]
 8001614:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001618:	2200      	movs	r2, #0
 800161a:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 800161c:	f3bf 8f4f 	dsb	sy
}
 8001620:	bf00      	nop
					__DSB();
					*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
 8001622:	697b      	ldr	r3, [r7, #20]
 8001624:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001628:	693a      	ldr	r2, [r7, #16]
 800162a:	b2d2      	uxtb	r2, r2
 800162c:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 800162e:	f3bf 8f4f 	dsb	sy
}
 8001632:	bf00      	nop
					__DSB();
					*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
 8001634:	693b      	ldr	r3, [r7, #16]
 8001636:	0a1a      	lsrs	r2, r3, #8
 8001638:	697b      	ldr	r3, [r7, #20]
 800163a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800163e:	b2d2      	uxtb	r2, r2
 8001640:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001642:	f3bf 8f4f 	dsb	sy
}
 8001646:	e02c      	b.n	80016a2 <pageIsEmpty+0x222>
					__DSB();
				} else {/* ((hnand->Config.BlockSize)*(hnand->Config.BlockNbr)) > 65535 */
					*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
 8001648:	697b      	ldr	r3, [r7, #20]
 800164a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800164e:	2200      	movs	r2, #0
 8001650:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001652:	f3bf 8f4f 	dsb	sy
}
 8001656:	bf00      	nop
					__DSB();
					*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
 8001658:	697b      	ldr	r3, [r7, #20]
 800165a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800165e:	2200      	movs	r2, #0
 8001660:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001662:	f3bf 8f4f 	dsb	sy
}
 8001666:	bf00      	nop
					__DSB();
					*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
 8001668:	697b      	ldr	r3, [r7, #20]
 800166a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800166e:	693a      	ldr	r2, [r7, #16]
 8001670:	b2d2      	uxtb	r2, r2
 8001672:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001674:	f3bf 8f4f 	dsb	sy
}
 8001678:	bf00      	nop
					__DSB();
					*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
 800167a:	693b      	ldr	r3, [r7, #16]
 800167c:	0a1a      	lsrs	r2, r3, #8
 800167e:	697b      	ldr	r3, [r7, #20]
 8001680:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001684:	b2d2      	uxtb	r2, r2
 8001686:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001688:	f3bf 8f4f 	dsb	sy
}
 800168c:	bf00      	nop
					__DSB();
					*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_3RD_CYCLE(nandaddress);
 800168e:	693b      	ldr	r3, [r7, #16]
 8001690:	0c1a      	lsrs	r2, r3, #16
 8001692:	697b      	ldr	r3, [r7, #20]
 8001694:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001698:	b2d2      	uxtb	r2, r2
 800169a:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 800169c:	f3bf 8f4f 	dsb	sy
}
 80016a0:	bf00      	nop
					__DSB();
				}
			}

			*(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA))  = NAND_CMD_AREA_TRUE1;
 80016a2:	697b      	ldr	r3, [r7, #20]
 80016a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80016a8:	2230      	movs	r2, #48	; 0x30
 80016aa:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80016ac:	f3bf 8f4f 	dsb	sy
}
 80016b0:	bf00      	nop
				// Go back to read mode
				*(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = ((uint8_t)0x00);
				__DSB();
			}*/

			ret = true;
 80016b2:	2301      	movs	r3, #1
 80016b4:	77fb      	strb	r3, [r7, #31]
			for (uint32_t index = 0; index < nandPort->Config.PageSize; index++) {
 80016b6:	2300      	movs	r3, #0
 80016b8:	61bb      	str	r3, [r7, #24]
 80016ba:	e008      	b.n	80016ce <pageIsEmpty+0x24e>
				if (*(uint8_t *)deviceaddress != 0xff) {
 80016bc:	697b      	ldr	r3, [r7, #20]
 80016be:	781b      	ldrb	r3, [r3, #0]
 80016c0:	2bff      	cmp	r3, #255	; 0xff
 80016c2:	d001      	beq.n	80016c8 <pageIsEmpty+0x248>
					ret = false;
 80016c4:	2300      	movs	r3, #0
 80016c6:	77fb      	strb	r3, [r7, #31]
			for (uint32_t index = 0; index < nandPort->Config.PageSize; index++) {
 80016c8:	69bb      	ldr	r3, [r7, #24]
 80016ca:	3301      	adds	r3, #1
 80016cc:	61bb      	str	r3, [r7, #24]
 80016ce:	4b0f      	ldr	r3, [pc, #60]	; (800170c <pageIsEmpty+0x28c>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016d4:	69ba      	ldr	r2, [r7, #24]
 80016d6:	429a      	cmp	r2, r3
 80016d8:	d3f0      	bcc.n	80016bc <pageIsEmpty+0x23c>
				}
			}

		}

		nandPort->State = HAL_NAND_STATE_READY;
 80016da:	4b0c      	ldr	r3, [pc, #48]	; (800170c <pageIsEmpty+0x28c>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	2201      	movs	r2, #1
 80016e0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
		__HAL_UNLOCK(nandPort);
 80016e4:	4b09      	ldr	r3, [pc, #36]	; (800170c <pageIsEmpty+0x28c>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	2200      	movs	r2, #0
 80016ea:	f883 2020 	strb.w	r2, [r3, #32]
	} else {
		devError |= devNAND;
		return ret;//HAL_ERROR;
	}

	return ret;
 80016ee:	7ffb      	ldrb	r3, [r7, #31]
 80016f0:	e007      	b.n	8001702 <pageIsEmpty+0x282>
		devError |= devNAND;
 80016f2:	4b07      	ldr	r3, [pc, #28]	; (8001710 <pageIsEmpty+0x290>)
 80016f4:	781b      	ldrb	r3, [r3, #0]
 80016f6:	f043 0320 	orr.w	r3, r3, #32
 80016fa:	b2da      	uxtb	r2, r3
 80016fc:	4b04      	ldr	r3, [pc, #16]	; (8001710 <pageIsEmpty+0x290>)
 80016fe:	701a      	strb	r2, [r3, #0]
		return ret;//HAL_ERROR;
 8001700:	7ffb      	ldrb	r3, [r7, #31]
}
 8001702:	4618      	mov	r0, r3
 8001704:	3720      	adds	r7, #32
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	2000005c 	.word	0x2000005c
 8001710:	20000334 	.word	0x20000334
 8001714:	20001350 	.word	0x20001350

08001718 <areaIsEmpty>:
//-----------------------------------------------------------------------------
//           Check: area only in one page is empty ?
//
bool areaIsEmpty(uint32_t adr, uint32_t len)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b094      	sub	sp, #80	; 0x50
 800171c:	af08      	add	r7, sp, #32
 800171e:	6078      	str	r0, [r7, #4]
 8001720:	6039      	str	r1, [r7, #0]
bool ret = false;
 8001722:	2300      	movs	r3, #0
 8001724:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
uint32_t shift = adr - devAdr;
 8001728:	4b8f      	ldr	r3, [pc, #572]	; (8001968 <areaIsEmpty+0x250>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	687a      	ldr	r2, [r7, #4]
 800172e:	1ad3      	subs	r3, r2, r3
 8001730:	623b      	str	r3, [r7, #32]
uint32_t page = shift / nandPort->Config.PageSize;
 8001732:	4b8e      	ldr	r3, [pc, #568]	; (800196c <areaIsEmpty+0x254>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001738:	6a3a      	ldr	r2, [r7, #32]
 800173a:	fbb2 f3f3 	udiv	r3, r2, r3
 800173e:	61fb      	str	r3, [r7, #28]
uint32_t block = nand_PageToBlock(page);
 8001740:	69f8      	ldr	r0, [r7, #28]
 8001742:	f000 ff51 	bl	80025e8 <nand_PageToBlock>
 8001746:	61b8      	str	r0, [r7, #24]


	if (nandPort->State == HAL_NAND_STATE_BUSY) {
 8001748:	4b88      	ldr	r3, [pc, #544]	; (800196c <areaIsEmpty+0x254>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001750:	b2db      	uxtb	r3, r3
 8001752:	2b02      	cmp	r3, #2
 8001754:	d109      	bne.n	800176a <areaIsEmpty+0x52>
		devError |= devNAND;
 8001756:	4b86      	ldr	r3, [pc, #536]	; (8001970 <areaIsEmpty+0x258>)
 8001758:	781b      	ldrb	r3, [r3, #0]
 800175a:	f043 0320 	orr.w	r3, r3, #32
 800175e:	b2da      	uxtb	r2, r3
 8001760:	4b83      	ldr	r3, [pc, #524]	; (8001970 <areaIsEmpty+0x258>)
 8001762:	701a      	strb	r2, [r3, #0]
		return ret;//HAL_BUSY;
 8001764:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001768:	e175      	b.n	8001a56 <areaIsEmpty+0x33e>
	} else if (nandPort->State == HAL_NAND_STATE_READY) {
 800176a:	4b80      	ldr	r3, [pc, #512]	; (800196c <areaIsEmpty+0x254>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001772:	b2db      	uxtb	r3, r3
 8001774:	2b01      	cmp	r3, #1
 8001776:	f040 8165 	bne.w	8001a44 <areaIsEmpty+0x32c>
		//
		shift %= nandPort->Config.PageSize;
 800177a:	4b7c      	ldr	r3, [pc, #496]	; (800196c <areaIsEmpty+0x254>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001780:	6a3b      	ldr	r3, [r7, #32]
 8001782:	fbb3 f1f2 	udiv	r1, r3, r2
 8001786:	fb01 f202 	mul.w	r2, r1, r2
 800178a:	1a9b      	subs	r3, r3, r2
 800178c:	623b      	str	r3, [r7, #32]
		uint32_t dlin = shift + len;
 800178e:	6a3a      	ldr	r2, [r7, #32]
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	4413      	add	r3, r2
 8001794:	62bb      	str	r3, [r7, #40]	; 0x28
		if (dlin > nandPort->Config.PageSize)  dlin = nandPort->Config.PageSize - shift;
 8001796:	4b75      	ldr	r3, [pc, #468]	; (800196c <areaIsEmpty+0x254>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800179c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800179e:	429a      	cmp	r2, r3
 80017a0:	d905      	bls.n	80017ae <areaIsEmpty+0x96>
 80017a2:	4b72      	ldr	r3, [pc, #456]	; (800196c <areaIsEmpty+0x254>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80017a8:	6a3b      	ldr	r3, [r7, #32]
 80017aa:	1ad3      	subs	r3, r2, r3
 80017ac:	62bb      	str	r3, [r7, #40]	; 0x28
		//
		Report(1, "[%s] adr:0x%X..0x%X len:%lu shift:%lu..%lu page:%lu block:%lu%s",
				  __func__, adr, adr + len - 1, len, shift, dlin - 1, page, block, eol);
 80017ae:	687a      	ldr	r2, [r7, #4]
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	4413      	add	r3, r2
		Report(1, "[%s] adr:0x%X..0x%X len:%lu shift:%lu..%lu page:%lu block:%lu%s",
 80017b4:	3b01      	subs	r3, #1
 80017b6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80017b8:	3a01      	subs	r2, #1
 80017ba:	496e      	ldr	r1, [pc, #440]	; (8001974 <areaIsEmpty+0x25c>)
 80017bc:	6809      	ldr	r1, [r1, #0]
 80017be:	9106      	str	r1, [sp, #24]
 80017c0:	69b9      	ldr	r1, [r7, #24]
 80017c2:	9105      	str	r1, [sp, #20]
 80017c4:	69f9      	ldr	r1, [r7, #28]
 80017c6:	9104      	str	r1, [sp, #16]
 80017c8:	9203      	str	r2, [sp, #12]
 80017ca:	6a3a      	ldr	r2, [r7, #32]
 80017cc:	9202      	str	r2, [sp, #8]
 80017ce:	683a      	ldr	r2, [r7, #0]
 80017d0:	9201      	str	r2, [sp, #4]
 80017d2:	9300      	str	r3, [sp, #0]
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	4a68      	ldr	r2, [pc, #416]	; (8001978 <areaIsEmpty+0x260>)
 80017d8:	4968      	ldr	r1, [pc, #416]	; (800197c <areaIsEmpty+0x264>)
 80017da:	2001      	movs	r0, #1
 80017dc:	f000 fbd0 	bl	8001f80 <Report>
		//
		__HAL_LOCK(nandPort);
 80017e0:	4b62      	ldr	r3, [pc, #392]	; (800196c <areaIsEmpty+0x254>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80017e8:	2b01      	cmp	r3, #1
 80017ea:	d101      	bne.n	80017f0 <areaIsEmpty+0xd8>
 80017ec:	2301      	movs	r3, #1
 80017ee:	e132      	b.n	8001a56 <areaIsEmpty+0x33e>
 80017f0:	4b5e      	ldr	r3, [pc, #376]	; (800196c <areaIsEmpty+0x254>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	2201      	movs	r2, #1
 80017f6:	f883 2020 	strb.w	r2, [r3, #32]
		nandPort->State = HAL_NAND_STATE_BUSY;
 80017fa:	4b5c      	ldr	r3, [pc, #368]	; (800196c <areaIsEmpty+0x254>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	2202      	movs	r2, #2
 8001800:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

		NAND_AddressTypeDef pAddress = {
 8001804:	69fb      	ldr	r3, [r7, #28]
 8001806:	b29b      	uxth	r3, r3
 8001808:	813b      	strh	r3, [r7, #8]
 800180a:	2301      	movs	r3, #1
 800180c:	817b      	strh	r3, [r7, #10]
 800180e:	69bb      	ldr	r3, [r7, #24]
 8001810:	b29b      	uxth	r3, r3
 8001812:	81bb      	strh	r3, [r7, #12]
			.Page = page,
			.Plane = 1,
			.Block = block
		};
		uint32_t deviceaddress = devAdr;
 8001814:	4b54      	ldr	r3, [pc, #336]	; (8001968 <areaIsEmpty+0x250>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	617b      	str	r3, [r7, #20]
		uint32_t nandaddress = ARRAY_ADDRESS(&pAddress, nandPort);
 800181a:	893b      	ldrh	r3, [r7, #8]
 800181c:	4619      	mov	r1, r3
 800181e:	89bb      	ldrh	r3, [r7, #12]
 8001820:	461a      	mov	r2, r3
 8001822:	897b      	ldrh	r3, [r7, #10]
 8001824:	4618      	mov	r0, r3
 8001826:	4b51      	ldr	r3, [pc, #324]	; (800196c <areaIsEmpty+0x254>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800182c:	fb00 f303 	mul.w	r3, r0, r3
 8001830:	4413      	add	r3, r2
 8001832:	4a4e      	ldr	r2, [pc, #312]	; (800196c <areaIsEmpty+0x254>)
 8001834:	6812      	ldr	r2, [r2, #0]
 8001836:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001838:	fb02 f303 	mul.w	r3, r2, r3
 800183c:	440b      	add	r3, r1
 800183e:	613b      	str	r3, [r7, #16]
		/* Page(s) read loop */
		if (nandaddress < ((nandPort->Config.BlockSize) * (nandPort->Config.BlockNbr))) {
 8001840:	4b4a      	ldr	r3, [pc, #296]	; (800196c <areaIsEmpty+0x254>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001846:	4a49      	ldr	r2, [pc, #292]	; (800196c <areaIsEmpty+0x254>)
 8001848:	6812      	ldr	r2, [r2, #0]
 800184a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800184c:	fb02 f303 	mul.w	r3, r2, r3
 8001850:	693a      	ldr	r2, [r7, #16]
 8001852:	429a      	cmp	r2, r3
 8001854:	f080 80e9 	bcs.w	8001a2a <areaIsEmpty+0x312>
			/* Send read page command sequence */
			*(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_AREA_A;
 8001858:	697b      	ldr	r3, [r7, #20]
 800185a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800185e:	2200      	movs	r2, #0
 8001860:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001862:	f3bf 8f4f 	dsb	sy
}
 8001866:	bf00      	nop
			__DSB();
			/* Cards with page size <= 512 bytes */
			if ((nandPort->Config.PageSize) <= 512U) {
 8001868:	4b40      	ldr	r3, [pc, #256]	; (800196c <areaIsEmpty+0x254>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800186e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001872:	d84a      	bhi.n	800190a <areaIsEmpty+0x1f2>
				if (((nandPort->Config.BlockSize) * (nandPort->Config.BlockNbr)) <= 65535U) {
 8001874:	4b3d      	ldr	r3, [pc, #244]	; (800196c <areaIsEmpty+0x254>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800187a:	4a3c      	ldr	r2, [pc, #240]	; (800196c <areaIsEmpty+0x254>)
 800187c:	6812      	ldr	r2, [r2, #0]
 800187e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001880:	fb02 f303 	mul.w	r3, r2, r3
 8001884:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001888:	d21a      	bcs.n	80018c0 <areaIsEmpty+0x1a8>
					*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
 800188a:	697b      	ldr	r3, [r7, #20]
 800188c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001890:	2200      	movs	r2, #0
 8001892:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001894:	f3bf 8f4f 	dsb	sy
}
 8001898:	bf00      	nop
					__DSB();
					*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
 800189a:	697b      	ldr	r3, [r7, #20]
 800189c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018a0:	693a      	ldr	r2, [r7, #16]
 80018a2:	b2d2      	uxtb	r2, r2
 80018a4:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80018a6:	f3bf 8f4f 	dsb	sy
}
 80018aa:	bf00      	nop
					__DSB();
					*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
 80018ac:	693b      	ldr	r3, [r7, #16]
 80018ae:	0a1a      	lsrs	r2, r3, #8
 80018b0:	697b      	ldr	r3, [r7, #20]
 80018b2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018b6:	b2d2      	uxtb	r2, r2
 80018b8:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80018ba:	f3bf 8f4f 	dsb	sy
}
 80018be:	e08c      	b.n	80019da <areaIsEmpty+0x2c2>
					__DSB();
				} else {/* ((hnand->Config.BlockSize)*(hnand->Config.BlockNbr)) > 65535 */
					*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
 80018c0:	697b      	ldr	r3, [r7, #20]
 80018c2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018c6:	2200      	movs	r2, #0
 80018c8:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80018ca:	f3bf 8f4f 	dsb	sy
}
 80018ce:	bf00      	nop
					__DSB();
					*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
 80018d0:	697b      	ldr	r3, [r7, #20]
 80018d2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018d6:	693a      	ldr	r2, [r7, #16]
 80018d8:	b2d2      	uxtb	r2, r2
 80018da:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80018dc:	f3bf 8f4f 	dsb	sy
}
 80018e0:	bf00      	nop
					__DSB();
					*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
 80018e2:	693b      	ldr	r3, [r7, #16]
 80018e4:	0a1a      	lsrs	r2, r3, #8
 80018e6:	697b      	ldr	r3, [r7, #20]
 80018e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018ec:	b2d2      	uxtb	r2, r2
 80018ee:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80018f0:	f3bf 8f4f 	dsb	sy
}
 80018f4:	bf00      	nop
					__DSB();
					*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_3RD_CYCLE(nandaddress);
 80018f6:	693b      	ldr	r3, [r7, #16]
 80018f8:	0c1a      	lsrs	r2, r3, #16
 80018fa:	697b      	ldr	r3, [r7, #20]
 80018fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001900:	b2d2      	uxtb	r2, r2
 8001902:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001904:	f3bf 8f4f 	dsb	sy
}
 8001908:	e067      	b.n	80019da <areaIsEmpty+0x2c2>
					__DSB();
				}
			} else {/* (hnand->Config.PageSize) > 512 */
				if (((nandPort->Config.BlockSize) * (nandPort->Config.BlockNbr)) <= 65535U) {
 800190a:	4b18      	ldr	r3, [pc, #96]	; (800196c <areaIsEmpty+0x254>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001910:	4a16      	ldr	r2, [pc, #88]	; (800196c <areaIsEmpty+0x254>)
 8001912:	6812      	ldr	r2, [r2, #0]
 8001914:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001916:	fb02 f303 	mul.w	r3, r2, r3
 800191a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800191e:	d22f      	bcs.n	8001980 <areaIsEmpty+0x268>
					*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
 8001920:	697b      	ldr	r3, [r7, #20]
 8001922:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001926:	2200      	movs	r2, #0
 8001928:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 800192a:	f3bf 8f4f 	dsb	sy
}
 800192e:	bf00      	nop
					__DSB();
					*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
 8001930:	697b      	ldr	r3, [r7, #20]
 8001932:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001936:	2200      	movs	r2, #0
 8001938:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 800193a:	f3bf 8f4f 	dsb	sy
}
 800193e:	bf00      	nop
					__DSB();
					*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
 8001940:	697b      	ldr	r3, [r7, #20]
 8001942:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001946:	693a      	ldr	r2, [r7, #16]
 8001948:	b2d2      	uxtb	r2, r2
 800194a:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 800194c:	f3bf 8f4f 	dsb	sy
}
 8001950:	bf00      	nop
					__DSB();
					*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
 8001952:	693b      	ldr	r3, [r7, #16]
 8001954:	0a1a      	lsrs	r2, r3, #8
 8001956:	697b      	ldr	r3, [r7, #20]
 8001958:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800195c:	b2d2      	uxtb	r2, r2
 800195e:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8001960:	f3bf 8f4f 	dsb	sy
}
 8001964:	e039      	b.n	80019da <areaIsEmpty+0x2c2>
 8001966:	bf00      	nop
 8001968:	20001350 	.word	0x20001350
 800196c:	2000005c 	.word	0x2000005c
 8001970:	20000334 	.word	0x20000334
 8001974:	20000004 	.word	0x20000004
 8001978:	0800f80c 	.word	0x0800f80c
 800197c:	0800d250 	.word	0x0800d250
					__DSB();
				} else {/* ((hnand->Config.BlockSize)*(hnand->Config.BlockNbr)) > 65535 */
					*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
 8001980:	697b      	ldr	r3, [r7, #20]
 8001982:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001986:	2200      	movs	r2, #0
 8001988:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 800198a:	f3bf 8f4f 	dsb	sy
}
 800198e:	bf00      	nop
					__DSB();
					*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
 8001990:	697b      	ldr	r3, [r7, #20]
 8001992:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001996:	2200      	movs	r2, #0
 8001998:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 800199a:	f3bf 8f4f 	dsb	sy
}
 800199e:	bf00      	nop
					__DSB();
					*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
 80019a0:	697b      	ldr	r3, [r7, #20]
 80019a2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019a6:	693a      	ldr	r2, [r7, #16]
 80019a8:	b2d2      	uxtb	r2, r2
 80019aa:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80019ac:	f3bf 8f4f 	dsb	sy
}
 80019b0:	bf00      	nop
					__DSB();
					*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
 80019b2:	693b      	ldr	r3, [r7, #16]
 80019b4:	0a1a      	lsrs	r2, r3, #8
 80019b6:	697b      	ldr	r3, [r7, #20]
 80019b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019bc:	b2d2      	uxtb	r2, r2
 80019be:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80019c0:	f3bf 8f4f 	dsb	sy
}
 80019c4:	bf00      	nop
					__DSB();
					*(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_3RD_CYCLE(nandaddress);
 80019c6:	693b      	ldr	r3, [r7, #16]
 80019c8:	0c1a      	lsrs	r2, r3, #16
 80019ca:	697b      	ldr	r3, [r7, #20]
 80019cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019d0:	b2d2      	uxtb	r2, r2
 80019d2:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80019d4:	f3bf 8f4f 	dsb	sy
}
 80019d8:	bf00      	nop
					__DSB();
				}
			}

			*(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA))  = NAND_CMD_AREA_TRUE1;
 80019da:	697b      	ldr	r3, [r7, #20]
 80019dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80019e0:	2230      	movs	r2, #48	; 0x30
 80019e2:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80019e4:	f3bf 8f4f 	dsb	sy
}
 80019e8:	bf00      	nop
			__DSB();

			ret = true;
 80019ea:	2301      	movs	r3, #1
 80019ec:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			uint8_t byte;
			for (uint32_t index = 0; index < nandPort->Config.PageSize; index++) {
 80019f0:	2300      	movs	r3, #0
 80019f2:	627b      	str	r3, [r7, #36]	; 0x24
 80019f4:	e013      	b.n	8001a1e <areaIsEmpty+0x306>
				byte = *(uint8_t *)deviceaddress;
 80019f6:	697b      	ldr	r3, [r7, #20]
 80019f8:	781b      	ldrb	r3, [r3, #0]
 80019fa:	73fb      	strb	r3, [r7, #15]
				if ((index >= shift) && (index < dlin)) {
 80019fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80019fe:	6a3b      	ldr	r3, [r7, #32]
 8001a00:	429a      	cmp	r2, r3
 8001a02:	d309      	bcc.n	8001a18 <areaIsEmpty+0x300>
 8001a04:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a08:	429a      	cmp	r2, r3
 8001a0a:	d205      	bcs.n	8001a18 <areaIsEmpty+0x300>
					if (byte != 0xff) ret = false;
 8001a0c:	7bfb      	ldrb	r3, [r7, #15]
 8001a0e:	2bff      	cmp	r3, #255	; 0xff
 8001a10:	d002      	beq.n	8001a18 <areaIsEmpty+0x300>
 8001a12:	2300      	movs	r3, #0
 8001a14:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			for (uint32_t index = 0; index < nandPort->Config.PageSize; index++) {
 8001a18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a1a:	3301      	adds	r3, #1
 8001a1c:	627b      	str	r3, [r7, #36]	; 0x24
 8001a1e:	4b10      	ldr	r3, [pc, #64]	; (8001a60 <areaIsEmpty+0x348>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a24:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a26:	429a      	cmp	r2, r3
 8001a28:	d3e5      	bcc.n	80019f6 <areaIsEmpty+0x2de>
				}
			}
		}
		//
		nandPort->State = HAL_NAND_STATE_READY;
 8001a2a:	4b0d      	ldr	r3, [pc, #52]	; (8001a60 <areaIsEmpty+0x348>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	2201      	movs	r2, #1
 8001a30:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
		__HAL_UNLOCK(nandPort);
 8001a34:	4b0a      	ldr	r3, [pc, #40]	; (8001a60 <areaIsEmpty+0x348>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	2200      	movs	r2, #0
 8001a3a:	f883 2020 	strb.w	r2, [r3, #32]
		devError |= devNAND;
		return ret;//HAL_ERROR;
	}

	//
	return ret;
 8001a3e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001a42:	e008      	b.n	8001a56 <areaIsEmpty+0x33e>
		devError |= devNAND;
 8001a44:	4b07      	ldr	r3, [pc, #28]	; (8001a64 <areaIsEmpty+0x34c>)
 8001a46:	781b      	ldrb	r3, [r3, #0]
 8001a48:	f043 0320 	orr.w	r3, r3, #32
 8001a4c:	b2da      	uxtb	r2, r3
 8001a4e:	4b05      	ldr	r3, [pc, #20]	; (8001a64 <areaIsEmpty+0x34c>)
 8001a50:	701a      	strb	r2, [r3, #0]
		return ret;//HAL_ERROR;
 8001a52:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	3730      	adds	r7, #48	; 0x30
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	2000005c 	.word	0x2000005c
 8001a64:	20000334 	.word	0x20000334

08001a68 <get_qStat>:
//-----------------------------------------------------------------------------
static const char *get_qStat(osStatus_t osStat)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	b083      	sub	sp, #12
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
	switch (osStat) {
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	dc18      	bgt.n	8001aa8 <get_qStat+0x40>
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	f113 0f06 	cmn.w	r3, #6
 8001a7c:	db2a      	blt.n	8001ad4 <get_qStat+0x6c>
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	3306      	adds	r3, #6
 8001a82:	2b06      	cmp	r3, #6
 8001a84:	d826      	bhi.n	8001ad4 <get_qStat+0x6c>
 8001a86:	a201      	add	r2, pc, #4	; (adr r2, 8001a8c <get_qStat+0x24>)
 8001a88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a8c:	08001acd 	.word	0x08001acd
 8001a90:	08001ac9 	.word	0x08001ac9
 8001a94:	08001ac5 	.word	0x08001ac5
 8001a98:	08001ac1 	.word	0x08001ac1
 8001a9c:	08001abd 	.word	0x08001abd
 8001aa0:	08001ab9 	.word	0x08001ab9
 8001aa4:	08001ab5 	.word	0x08001ab5
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d00e      	beq.n	8001ad0 <get_qStat+0x68>
 8001ab2:	e00f      	b.n	8001ad4 <get_qStat+0x6c>
		case 0:
			return "osOK";//                      =  0,         ///< Operation completed successfully.
 8001ab4:	4b0b      	ldr	r3, [pc, #44]	; (8001ae4 <get_qStat+0x7c>)
 8001ab6:	e00e      	b.n	8001ad6 <get_qStat+0x6e>
		case -1:
			return "osError";//                   = -1,         ///< Unspecified RTOS error: run-time error but no other error message fits.
 8001ab8:	4b0b      	ldr	r3, [pc, #44]	; (8001ae8 <get_qStat+0x80>)
 8001aba:	e00c      	b.n	8001ad6 <get_qStat+0x6e>
		case -2:
			return "osErrorTimeout";//            = -2,         ///< Operation not completed within the timeout period.
 8001abc:	4b0b      	ldr	r3, [pc, #44]	; (8001aec <get_qStat+0x84>)
 8001abe:	e00a      	b.n	8001ad6 <get_qStat+0x6e>
		case -3:
			return "osErrorResource";//           = -3,         ///< Resource not available.
 8001ac0:	4b0b      	ldr	r3, [pc, #44]	; (8001af0 <get_qStat+0x88>)
 8001ac2:	e008      	b.n	8001ad6 <get_qStat+0x6e>
		case -4:
			return "osErrorParameter";//          = -4,         ///< Parameter error.
 8001ac4:	4b0b      	ldr	r3, [pc, #44]	; (8001af4 <get_qStat+0x8c>)
 8001ac6:	e006      	b.n	8001ad6 <get_qStat+0x6e>
		case -5:
			return "osErrorNoMemory";//           = -5,         ///< System is out of memory: it was impossible to allocate or reserve memory for the operation.
 8001ac8:	4b0b      	ldr	r3, [pc, #44]	; (8001af8 <get_qStat+0x90>)
 8001aca:	e004      	b.n	8001ad6 <get_qStat+0x6e>
		case -6:
			return "osErrorISR";//                = -6,         ///< Not allowed in ISR context: the function cannot be called from interrupt service routines.
 8001acc:	4b0b      	ldr	r3, [pc, #44]	; (8001afc <get_qStat+0x94>)
 8001ace:	e002      	b.n	8001ad6 <get_qStat+0x6e>
		case 0x7FFFFFFF:
			return "osStatusReserved";//          = 0x7FFFFFFF  ///< Prevents enum down-size compiler optimization.
 8001ad0:	4b0b      	ldr	r3, [pc, #44]	; (8001b00 <get_qStat+0x98>)
 8001ad2:	e000      	b.n	8001ad6 <get_qStat+0x6e>
	}

	return "UnknownError";
 8001ad4:	4b0b      	ldr	r3, [pc, #44]	; (8001b04 <get_qStat+0x9c>)
}
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	370c      	adds	r7, #12
 8001ada:	46bd      	mov	sp, r7
 8001adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae0:	4770      	bx	lr
 8001ae2:	bf00      	nop
 8001ae4:	0800d290 	.word	0x0800d290
 8001ae8:	0800d298 	.word	0x0800d298
 8001aec:	0800d2a0 	.word	0x0800d2a0
 8001af0:	0800d2b0 	.word	0x0800d2b0
 8001af4:	0800d2c0 	.word	0x0800d2c0
 8001af8:	0800d2d4 	.word	0x0800d2d4
 8001afc:	0800d2e4 	.word	0x0800d2e4
 8001b00:	0800d2f0 	.word	0x0800d2f0
 8001b04:	0800d304 	.word	0x0800d304

08001b08 <hex2bin>:
//-----------------------------------------------------------------------------
//      Функция преобразует hex-строку в бинарное число типа uint32_t
//
uint32_t hex2bin(const char *buf, uint8_t len)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b08a      	sub	sp, #40	; 0x28
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
 8001b10:	460b      	mov	r3, r1
 8001b12:	70fb      	strb	r3, [r7, #3]
uint8_t i, j, jk, k;
uint8_t mas[8] = {0x30}, bt[2] = {0};
 8001b14:	2330      	movs	r3, #48	; 0x30
 8001b16:	613b      	str	r3, [r7, #16]
 8001b18:	2300      	movs	r3, #0
 8001b1a:	617b      	str	r3, [r7, #20]
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	81bb      	strh	r3, [r7, #12]
uint32_t dword, ret = 0;
 8001b20:	2300      	movs	r3, #0
 8001b22:	623b      	str	r3, [r7, #32]

    if (!len || !buf) return ret;
 8001b24:	78fb      	ldrb	r3, [r7, #3]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d002      	beq.n	8001b30 <hex2bin+0x28>
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d101      	bne.n	8001b34 <hex2bin+0x2c>
 8001b30:	6a3b      	ldr	r3, [r7, #32]
 8001b32:	e0b2      	b.n	8001c9a <hex2bin+0x192>
    if (len > 8) len = 8;
 8001b34:	78fb      	ldrb	r3, [r7, #3]
 8001b36:	2b08      	cmp	r3, #8
 8001b38:	d901      	bls.n	8001b3e <hex2bin+0x36>
 8001b3a:	2308      	movs	r3, #8
 8001b3c:	70fb      	strb	r3, [r7, #3]
    k = 8 - len;
 8001b3e:	78fb      	ldrb	r3, [r7, #3]
 8001b40:	f1c3 0308 	rsb	r3, r3, #8
 8001b44:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    memcpy(&mas[k], buf, len);
 8001b48:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001b4c:	f107 0210 	add.w	r2, r7, #16
 8001b50:	4413      	add	r3, r2
 8001b52:	78fa      	ldrb	r2, [r7, #3]
 8001b54:	6879      	ldr	r1, [r7, #4]
 8001b56:	4618      	mov	r0, r3
 8001b58:	f00a fcd8 	bl	800c50c <memcpy>

    k = j = 0;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001b62:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001b66:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    while (k < 4) {
 8001b6a:	e090      	b.n	8001c8e <hex2bin+0x186>
        jk = j + 2;
 8001b6c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001b70:	3302      	adds	r3, #2
 8001b72:	77fb      	strb	r3, [r7, #31]
        for (i = j; i < jk; i++) {
 8001b74:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001b78:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001b7c:	e066      	b.n	8001c4c <hex2bin+0x144>
                 if ((mas[i] >= 0x30) && (mas[i] <= 0x39)) bt[i&1] = mas[i] - 0x30;
 8001b7e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001b82:	3328      	adds	r3, #40	; 0x28
 8001b84:	443b      	add	r3, r7
 8001b86:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8001b8a:	2b2f      	cmp	r3, #47	; 0x2f
 8001b8c:	d918      	bls.n	8001bc0 <hex2bin+0xb8>
 8001b8e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001b92:	3328      	adds	r3, #40	; 0x28
 8001b94:	443b      	add	r3, r7
 8001b96:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8001b9a:	2b39      	cmp	r3, #57	; 0x39
 8001b9c:	d810      	bhi.n	8001bc0 <hex2bin+0xb8>
 8001b9e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001ba2:	3328      	adds	r3, #40	; 0x28
 8001ba4:	443b      	add	r3, r7
 8001ba6:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 8001baa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001bae:	f003 0301 	and.w	r3, r3, #1
 8001bb2:	3a30      	subs	r2, #48	; 0x30
 8001bb4:	b2d2      	uxtb	r2, r2
 8001bb6:	3328      	adds	r3, #40	; 0x28
 8001bb8:	443b      	add	r3, r7
 8001bba:	f803 2c1c 	strb.w	r2, [r3, #-28]
 8001bbe:	e040      	b.n	8001c42 <hex2bin+0x13a>
            else if ((mas[i] >= 0x61) && (mas[i] <= 0x66)) bt[i&1] = mas[i] - 0x57;//a,b,c,d,e,f
 8001bc0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001bc4:	3328      	adds	r3, #40	; 0x28
 8001bc6:	443b      	add	r3, r7
 8001bc8:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8001bcc:	2b60      	cmp	r3, #96	; 0x60
 8001bce:	d918      	bls.n	8001c02 <hex2bin+0xfa>
 8001bd0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001bd4:	3328      	adds	r3, #40	; 0x28
 8001bd6:	443b      	add	r3, r7
 8001bd8:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8001bdc:	2b66      	cmp	r3, #102	; 0x66
 8001bde:	d810      	bhi.n	8001c02 <hex2bin+0xfa>
 8001be0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001be4:	3328      	adds	r3, #40	; 0x28
 8001be6:	443b      	add	r3, r7
 8001be8:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 8001bec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001bf0:	f003 0301 	and.w	r3, r3, #1
 8001bf4:	3a57      	subs	r2, #87	; 0x57
 8001bf6:	b2d2      	uxtb	r2, r2
 8001bf8:	3328      	adds	r3, #40	; 0x28
 8001bfa:	443b      	add	r3, r7
 8001bfc:	f803 2c1c 	strb.w	r2, [r3, #-28]
 8001c00:	e01f      	b.n	8001c42 <hex2bin+0x13a>
            else if ((mas[i] >= 0x41) && (mas[i] <= 0x46)) bt[i&1] = mas[i] - 0x37;//A,B,C,D,E,F
 8001c02:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001c06:	3328      	adds	r3, #40	; 0x28
 8001c08:	443b      	add	r3, r7
 8001c0a:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8001c0e:	2b40      	cmp	r3, #64	; 0x40
 8001c10:	d917      	bls.n	8001c42 <hex2bin+0x13a>
 8001c12:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001c16:	3328      	adds	r3, #40	; 0x28
 8001c18:	443b      	add	r3, r7
 8001c1a:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8001c1e:	2b46      	cmp	r3, #70	; 0x46
 8001c20:	d80f      	bhi.n	8001c42 <hex2bin+0x13a>
 8001c22:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001c26:	3328      	adds	r3, #40	; 0x28
 8001c28:	443b      	add	r3, r7
 8001c2a:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 8001c2e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001c32:	f003 0301 	and.w	r3, r3, #1
 8001c36:	3a37      	subs	r2, #55	; 0x37
 8001c38:	b2d2      	uxtb	r2, r2
 8001c3a:	3328      	adds	r3, #40	; 0x28
 8001c3c:	443b      	add	r3, r7
 8001c3e:	f803 2c1c 	strb.w	r2, [r3, #-28]
        for (i = j; i < jk; i++) {
 8001c42:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001c46:	3301      	adds	r3, #1
 8001c48:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001c4c:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001c50:	7ffb      	ldrb	r3, [r7, #31]
 8001c52:	429a      	cmp	r2, r3
 8001c54:	d393      	bcc.n	8001b7e <hex2bin+0x76>
        }
        dword = (bt[0] << 4) | (bt[1] & 0xf);
 8001c56:	7b3b      	ldrb	r3, [r7, #12]
 8001c58:	011a      	lsls	r2, r3, #4
 8001c5a:	7b7b      	ldrb	r3, [r7, #13]
 8001c5c:	f003 030f 	and.w	r3, r3, #15
 8001c60:	4313      	orrs	r3, r2
 8001c62:	61bb      	str	r3, [r7, #24]
        ret |= (dword << 8*(4 - k - 1));
 8001c64:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001c68:	f1c3 0303 	rsb	r3, r3, #3
 8001c6c:	00db      	lsls	r3, r3, #3
 8001c6e:	69ba      	ldr	r2, [r7, #24]
 8001c70:	fa02 f303 	lsl.w	r3, r2, r3
 8001c74:	6a3a      	ldr	r2, [r7, #32]
 8001c76:	4313      	orrs	r3, r2
 8001c78:	623b      	str	r3, [r7, #32]
        k++;
 8001c7a:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001c7e:	3301      	adds	r3, #1
 8001c80:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        j += 2;
 8001c84:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001c88:	3302      	adds	r3, #2
 8001c8a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    while (k < 4) {
 8001c8e:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8001c92:	2b03      	cmp	r3, #3
 8001c94:	f67f af6a 	bls.w	8001b6c <hex2bin+0x64>
    }

    return ret;
 8001c98:	6a3b      	ldr	r3, [r7, #32]
}
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	3728      	adds	r7, #40	; 0x28
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}
	...

08001ca4 <errLedOn>:
//-------------------------------------------------------------------------------------------
void errLedOn(bool on)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b082      	sub	sp, #8
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	4603      	mov	r3, r0
 8001cac:	71fb      	strb	r3, [r7, #7]
	if (on)
 8001cae:	79fb      	ldrb	r3, [r7, #7]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d006      	beq.n	8001cc2 <errLedOn+0x1e>
		HAL_GPIO_WritePin(LED_ERR_GPIO_Port, LED_ERR_Pin, GPIO_PIN_SET);//LED ON
 8001cb4:	2201      	movs	r2, #1
 8001cb6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001cba:	4807      	ldr	r0, [pc, #28]	; (8001cd8 <errLedOn+0x34>)
 8001cbc:	f003 f994 	bl	8004fe8 <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(LED_ERR_GPIO_Port, LED_ERR_Pin, GPIO_PIN_RESET);//LED OFF
}
 8001cc0:	e005      	b.n	8001cce <errLedOn+0x2a>
		HAL_GPIO_WritePin(LED_ERR_GPIO_Port, LED_ERR_Pin, GPIO_PIN_RESET);//LED OFF
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001cc8:	4803      	ldr	r0, [pc, #12]	; (8001cd8 <errLedOn+0x34>)
 8001cca:	f003 f98d 	bl	8004fe8 <HAL_GPIO_WritePin>
}
 8001cce:	bf00      	nop
 8001cd0:	3708      	adds	r7, #8
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	40020c00 	.word	0x40020c00

08001cdc <get_secCounter>:
//------------------------------------------------------------------------------------
uint32_t get_secCounter()
{
 8001cdc:	b480      	push	{r7}
 8001cde:	af00      	add	r7, sp, #0
	return secCounter;
 8001ce0:	4b03      	ldr	r3, [pc, #12]	; (8001cf0 <get_secCounter+0x14>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
}
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cec:	4770      	bx	lr
 8001cee:	bf00      	nop
 8001cf0:	20000338 	.word	0x20000338

08001cf4 <inc_secCounter>:
//-----------------------------------------------------------------------------
void inc_secCounter()
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	af00      	add	r7, sp, #0
	secCounter++;
 8001cf8:	4b04      	ldr	r3, [pc, #16]	; (8001d0c <inc_secCounter+0x18>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	3301      	adds	r3, #1
 8001cfe:	4a03      	ldr	r2, [pc, #12]	; (8001d0c <inc_secCounter+0x18>)
 8001d00:	6013      	str	r3, [r2, #0]
}
 8001d02:	bf00      	nop
 8001d04:	46bd      	mov	sp, r7
 8001d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0a:	4770      	bx	lr
 8001d0c:	20000338 	.word	0x20000338

08001d10 <get_msCounter>:
//-----------------------------------------------------------------------------
uint64_t get_msCounter()
{
 8001d10:	b480      	push	{r7}
 8001d12:	af00      	add	r7, sp, #0
	return msCounter;
 8001d14:	4b04      	ldr	r3, [pc, #16]	; (8001d28 <get_msCounter+0x18>)
 8001d16:	e9d3 2300 	ldrd	r2, r3, [r3]
}
 8001d1a:	4610      	mov	r0, r2
 8001d1c:	4619      	mov	r1, r3
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d24:	4770      	bx	lr
 8001d26:	bf00      	nop
 8001d28:	20000340 	.word	0x20000340

08001d2c <inc_msCounter>:
//-----------------------------------------------------------------------------
void inc_msCounter()
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	af00      	add	r7, sp, #0
	msCounter++;
 8001d30:	4b06      	ldr	r3, [pc, #24]	; (8001d4c <inc_msCounter+0x20>)
 8001d32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d36:	1c50      	adds	r0, r2, #1
 8001d38:	f143 0100 	adc.w	r1, r3, #0
 8001d3c:	4b03      	ldr	r3, [pc, #12]	; (8001d4c <inc_msCounter+0x20>)
 8001d3e:	e9c3 0100 	strd	r0, r1, [r3]
}
 8001d42:	bf00      	nop
 8001d44:	46bd      	mov	sp, r7
 8001d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4a:	4770      	bx	lr
 8001d4c:	20000340 	.word	0x20000340

08001d50 <get_tmr>:
//------------------------------------------------------------------------------------------
uint32_t get_tmr(uint32_t sec)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b082      	sub	sp, #8
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
	return (get_secCounter() + sec);
 8001d58:	f7ff ffc0 	bl	8001cdc <get_secCounter>
 8001d5c:	4602      	mov	r2, r0
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	4413      	add	r3, r2
}
 8001d62:	4618      	mov	r0, r3
 8001d64:	3708      	adds	r7, #8
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bd80      	pop	{r7, pc}

08001d6a <check_tmr>:
//------------------------------------------------------------------------------------------
bool check_tmr(uint32_t sec)
{
 8001d6a:	b580      	push	{r7, lr}
 8001d6c:	b082      	sub	sp, #8
 8001d6e:	af00      	add	r7, sp, #0
 8001d70:	6078      	str	r0, [r7, #4]
	return (get_secCounter() >= sec ? true : false);
 8001d72:	f7ff ffb3 	bl	8001cdc <get_secCounter>
 8001d76:	4602      	mov	r2, r0
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	bf94      	ite	ls
 8001d7e:	2301      	movls	r3, #1
 8001d80:	2300      	movhi	r3, #0
 8001d82:	b2db      	uxtb	r3, r3
}
 8001d84:	4618      	mov	r0, r3
 8001d86:	3708      	adds	r7, #8
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	bd80      	pop	{r7, pc}

08001d8c <set_Date>:
{
	return (get_msCounter() >= hs ? true : false);
}
//-----------------------------------------------------------------------------------------
void set_Date(uint32_t usec)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b094      	sub	sp, #80	; 0x50
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
struct tm ts;
time_t ep = (time_t)usec;
 8001d94:	6879      	ldr	r1, [r7, #4]
 8001d96:	2000      	movs	r0, #0
 8001d98:	460a      	mov	r2, r1
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	e9c7 2308 	strd	r2, r3, [r7, #32]

	gmtime_r(&ep, &ts);
 8001da0:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8001da4:	f107 0320 	add.w	r3, r7, #32
 8001da8:	4611      	mov	r1, r2
 8001daa:	4618      	mov	r0, r3
 8001dac:	f00a fad4 	bl	800c358 <gmtime_r>

	RTC_TimeTypeDef sTime;
	RTC_DateTypeDef sDate;
	sDate.WeekDay = ts.tm_wday;
 8001db0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001db2:	b2db      	uxtb	r3, r3
 8001db4:	723b      	strb	r3, [r7, #8]
	sDate.Month   = ts.tm_mon + 1;
 8001db6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001db8:	b2db      	uxtb	r3, r3
 8001dba:	3301      	adds	r3, #1
 8001dbc:	b2db      	uxtb	r3, r3
 8001dbe:	727b      	strb	r3, [r7, #9]
	sDate.Date    = ts.tm_mday;
 8001dc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001dc2:	b2db      	uxtb	r3, r3
 8001dc4:	72bb      	strb	r3, [r7, #10]
	sDate.Year    = ts.tm_year;
 8001dc6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001dc8:	b2db      	uxtb	r3, r3
 8001dca:	72fb      	strb	r3, [r7, #11]
	sTime.Hours   = ts.tm_hour + tZone;
 8001dcc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001dce:	b2da      	uxtb	r2, r3
 8001dd0:	4b1a      	ldr	r3, [pc, #104]	; (8001e3c <set_Date+0xb0>)
 8001dd2:	781b      	ldrb	r3, [r3, #0]
 8001dd4:	4413      	add	r3, r2
 8001dd6:	b2db      	uxtb	r3, r3
 8001dd8:	733b      	strb	r3, [r7, #12]
	sTime.Minutes = ts.tm_min;
 8001dda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ddc:	b2db      	uxtb	r3, r3
 8001dde:	737b      	strb	r3, [r7, #13]
	sTime.Seconds = ts.tm_sec;
 8001de0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001de2:	b2db      	uxtb	r3, r3
 8001de4:	73bb      	strb	r3, [r7, #14]
	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK) devError |= devRTC;
 8001de6:	f107 030c 	add.w	r3, r7, #12
 8001dea:	2200      	movs	r2, #0
 8001dec:	4619      	mov	r1, r3
 8001dee:	4814      	ldr	r0, [pc, #80]	; (8001e40 <set_Date+0xb4>)
 8001df0:	f004 fbf4 	bl	80065dc <HAL_RTC_SetTime>
 8001df4:	4603      	mov	r3, r0
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d007      	beq.n	8001e0a <set_Date+0x7e>
 8001dfa:	4b12      	ldr	r3, [pc, #72]	; (8001e44 <set_Date+0xb8>)
 8001dfc:	781b      	ldrb	r3, [r3, #0]
 8001dfe:	f043 0308 	orr.w	r3, r3, #8
 8001e02:	b2da      	uxtb	r2, r3
 8001e04:	4b0f      	ldr	r3, [pc, #60]	; (8001e44 <set_Date+0xb8>)
 8001e06:	701a      	strb	r2, [r3, #0]
		if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK) devError |= devRTC;
		else {
			setDate = true;
		}
	}
}
 8001e08:	e014      	b.n	8001e34 <set_Date+0xa8>
		if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK) devError |= devRTC;
 8001e0a:	f107 0308 	add.w	r3, r7, #8
 8001e0e:	2200      	movs	r2, #0
 8001e10:	4619      	mov	r1, r3
 8001e12:	480b      	ldr	r0, [pc, #44]	; (8001e40 <set_Date+0xb4>)
 8001e14:	f004 fcda 	bl	80067cc <HAL_RTC_SetDate>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d007      	beq.n	8001e2e <set_Date+0xa2>
 8001e1e:	4b09      	ldr	r3, [pc, #36]	; (8001e44 <set_Date+0xb8>)
 8001e20:	781b      	ldrb	r3, [r3, #0]
 8001e22:	f043 0308 	orr.w	r3, r3, #8
 8001e26:	b2da      	uxtb	r2, r3
 8001e28:	4b06      	ldr	r3, [pc, #24]	; (8001e44 <set_Date+0xb8>)
 8001e2a:	701a      	strb	r2, [r3, #0]
}
 8001e2c:	e002      	b.n	8001e34 <set_Date+0xa8>
			setDate = true;
 8001e2e:	4b06      	ldr	r3, [pc, #24]	; (8001e48 <set_Date+0xbc>)
 8001e30:	2201      	movs	r2, #1
 8001e32:	701a      	strb	r2, [r3, #0]
}
 8001e34:	bf00      	nop
 8001e36:	3750      	adds	r7, #80	; 0x50
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bd80      	pop	{r7, pc}
 8001e3c:	2000134d 	.word	0x2000134d
 8001e40:	20000124 	.word	0x20000124
 8001e44:	20000334 	.word	0x20000334
 8001e48:	2000134c 	.word	0x2000134c

08001e4c <sec2str>:

	return ep;
}
//-----------------------------------------------------------------------------------------
int sec2str(char *st)
{
 8001e4c:	b590      	push	{r4, r7, lr}
 8001e4e:	b093      	sub	sp, #76	; 0x4c
 8001e50:	af04      	add	r7, sp, #16
 8001e52:	6078      	str	r0, [r7, #4]
int ret = 0;
 8001e54:	2300      	movs	r3, #0
 8001e56:	637b      	str	r3, [r7, #52]	; 0x34

	if (!setDate) {
 8001e58:	4b40      	ldr	r3, [pc, #256]	; (8001f5c <sec2str+0x110>)
 8001e5a:	781b      	ldrb	r3, [r3, #0]
 8001e5c:	f083 0301 	eor.w	r3, r3, #1
 8001e60:	b2db      	uxtb	r3, r3
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d040      	beq.n	8001ee8 <sec2str+0x9c>
		uint32_t sec = get_secCounter();
 8001e66:	f7ff ff39 	bl	8001cdc <get_secCounter>
 8001e6a:	6338      	str	r0, [r7, #48]	; 0x30

		uint32_t day = sec / (60 * 60 * 24);
 8001e6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e6e:	4a3c      	ldr	r2, [pc, #240]	; (8001f60 <sec2str+0x114>)
 8001e70:	fba2 2303 	umull	r2, r3, r2, r3
 8001e74:	0c1b      	lsrs	r3, r3, #16
 8001e76:	62fb      	str	r3, [r7, #44]	; 0x2c
		sec %= (60 * 60 * 24);
 8001e78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e7a:	4a39      	ldr	r2, [pc, #228]	; (8001f60 <sec2str+0x114>)
 8001e7c:	fba2 1203 	umull	r1, r2, r2, r3
 8001e80:	0c12      	lsrs	r2, r2, #16
 8001e82:	4938      	ldr	r1, [pc, #224]	; (8001f64 <sec2str+0x118>)
 8001e84:	fb01 f202 	mul.w	r2, r1, r2
 8001e88:	1a9b      	subs	r3, r3, r2
 8001e8a:	633b      	str	r3, [r7, #48]	; 0x30
		uint32_t hour = sec / (60 * 60);
 8001e8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e8e:	4a36      	ldr	r2, [pc, #216]	; (8001f68 <sec2str+0x11c>)
 8001e90:	fba2 2303 	umull	r2, r3, r2, r3
 8001e94:	0adb      	lsrs	r3, r3, #11
 8001e96:	62bb      	str	r3, [r7, #40]	; 0x28
		sec %= (60 * 60);
 8001e98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e9a:	4a33      	ldr	r2, [pc, #204]	; (8001f68 <sec2str+0x11c>)
 8001e9c:	fba2 1203 	umull	r1, r2, r2, r3
 8001ea0:	0ad2      	lsrs	r2, r2, #11
 8001ea2:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8001ea6:	fb01 f202 	mul.w	r2, r1, r2
 8001eaa:	1a9b      	subs	r3, r3, r2
 8001eac:	633b      	str	r3, [r7, #48]	; 0x30
		uint32_t min = sec / (60);
 8001eae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001eb0:	4a2e      	ldr	r2, [pc, #184]	; (8001f6c <sec2str+0x120>)
 8001eb2:	fba2 2303 	umull	r2, r3, r2, r3
 8001eb6:	095b      	lsrs	r3, r3, #5
 8001eb8:	627b      	str	r3, [r7, #36]	; 0x24
		sec %= 60;
 8001eba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001ebc:	4b2b      	ldr	r3, [pc, #172]	; (8001f6c <sec2str+0x120>)
 8001ebe:	fba3 1302 	umull	r1, r3, r3, r2
 8001ec2:	0959      	lsrs	r1, r3, #5
 8001ec4:	460b      	mov	r3, r1
 8001ec6:	011b      	lsls	r3, r3, #4
 8001ec8:	1a5b      	subs	r3, r3, r1
 8001eca:	009b      	lsls	r3, r3, #2
 8001ecc:	1ad3      	subs	r3, r2, r3
 8001ece:	633b      	str	r3, [r7, #48]	; 0x30

		ret = sprintf(st, "%lu.%02lu:%02lu:%02lu", day, hour, min, sec);
 8001ed0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ed2:	9301      	str	r3, [sp, #4]
 8001ed4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ed6:	9300      	str	r3, [sp, #0]
 8001ed8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001eda:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001edc:	4924      	ldr	r1, [pc, #144]	; (8001f70 <sec2str+0x124>)
 8001ede:	6878      	ldr	r0, [r7, #4]
 8001ee0:	f00a fc9a 	bl	800c818 <siprintf>
 8001ee4:	6378      	str	r0, [r7, #52]	; 0x34
 8001ee6:	e034      	b.n	8001f52 <sec2str+0x106>
	} else {
		RTC_TimeTypeDef sTime;
		RTC_DateTypeDef sDate;
		if (HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN)) devError |= devRTC;
 8001ee8:	f107 030c 	add.w	r3, r7, #12
 8001eec:	2200      	movs	r2, #0
 8001eee:	4619      	mov	r1, r3
 8001ef0:	4820      	ldr	r0, [pc, #128]	; (8001f74 <sec2str+0x128>)
 8001ef2:	f004 fcef 	bl	80068d4 <HAL_RTC_GetDate>
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d007      	beq.n	8001f0c <sec2str+0xc0>
 8001efc:	4b1e      	ldr	r3, [pc, #120]	; (8001f78 <sec2str+0x12c>)
 8001efe:	781b      	ldrb	r3, [r3, #0]
 8001f00:	f043 0308 	orr.w	r3, r3, #8
 8001f04:	b2da      	uxtb	r2, r3
 8001f06:	4b1c      	ldr	r3, [pc, #112]	; (8001f78 <sec2str+0x12c>)
 8001f08:	701a      	strb	r2, [r3, #0]
 8001f0a:	e022      	b.n	8001f52 <sec2str+0x106>
		else {
			if (HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN)) devError |= devRTC;
 8001f0c:	f107 0310 	add.w	r3, r7, #16
 8001f10:	2200      	movs	r2, #0
 8001f12:	4619      	mov	r1, r3
 8001f14:	4817      	ldr	r0, [pc, #92]	; (8001f74 <sec2str+0x128>)
 8001f16:	f004 fbfb 	bl	8006710 <HAL_RTC_GetTime>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d007      	beq.n	8001f30 <sec2str+0xe4>
 8001f20:	4b15      	ldr	r3, [pc, #84]	; (8001f78 <sec2str+0x12c>)
 8001f22:	781b      	ldrb	r3, [r3, #0]
 8001f24:	f043 0308 	orr.w	r3, r3, #8
 8001f28:	b2da      	uxtb	r2, r3
 8001f2a:	4b13      	ldr	r3, [pc, #76]	; (8001f78 <sec2str+0x12c>)
 8001f2c:	701a      	strb	r2, [r3, #0]
 8001f2e:	e010      	b.n	8001f52 <sec2str+0x106>
			else {
				ret = sprintf(st, "%02u.%02u %02u:%02u:%02u",
								sDate.Date, sDate.Month,
 8001f30:	7bbb      	ldrb	r3, [r7, #14]
				ret = sprintf(st, "%02u.%02u %02u:%02u:%02u",
 8001f32:	4618      	mov	r0, r3
								sDate.Date, sDate.Month,
 8001f34:	7b7b      	ldrb	r3, [r7, #13]
				ret = sprintf(st, "%02u.%02u %02u:%02u:%02u",
 8001f36:	461c      	mov	r4, r3
								sTime.Hours, sTime.Minutes, sTime.Seconds);
 8001f38:	7c3b      	ldrb	r3, [r7, #16]
 8001f3a:	7c7a      	ldrb	r2, [r7, #17]
 8001f3c:	7cb9      	ldrb	r1, [r7, #18]
				ret = sprintf(st, "%02u.%02u %02u:%02u:%02u",
 8001f3e:	9102      	str	r1, [sp, #8]
 8001f40:	9201      	str	r2, [sp, #4]
 8001f42:	9300      	str	r3, [sp, #0]
 8001f44:	4623      	mov	r3, r4
 8001f46:	4602      	mov	r2, r0
 8001f48:	490c      	ldr	r1, [pc, #48]	; (8001f7c <sec2str+0x130>)
 8001f4a:	6878      	ldr	r0, [r7, #4]
 8001f4c:	f00a fc64 	bl	800c818 <siprintf>
 8001f50:	6378      	str	r0, [r7, #52]	; 0x34
			}
		}
	}

	return ret;
 8001f52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8001f54:	4618      	mov	r0, r3
 8001f56:	373c      	adds	r7, #60	; 0x3c
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	bd90      	pop	{r4, r7, pc}
 8001f5c:	2000134c 	.word	0x2000134c
 8001f60:	c22e4507 	.word	0xc22e4507
 8001f64:	00015180 	.word	0x00015180
 8001f68:	91a2b3c5 	.word	0x91a2b3c5
 8001f6c:	88888889 	.word	0x88888889
 8001f70:	0800d314 	.word	0x0800d314
 8001f74:	20000124 	.word	0x20000124
 8001f78:	20000334 	.word	0x20000334
 8001f7c:	0800d32c 	.word	0x0800d32c

08001f80 <Report>:
//-------------------------------------------------------------------------------------------
uint8_t Report(uint8_t addTime, const char *fmt, ...)
{
 8001f80:	b40e      	push	{r1, r2, r3}
 8001f82:	b590      	push	{r4, r7, lr}
 8001f84:	b086      	sub	sp, #24
 8001f86:	af00      	add	r7, sp, #0
 8001f88:	4603      	mov	r3, r0
 8001f8a:	71fb      	strb	r3, [r7, #7]
va_list args;
size_t len = MAX_UART_BUF;
 8001f8c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001f90:	613b      	str	r3, [r7, #16]
int dl = 0;
 8001f92:	2300      	movs	r3, #0
 8001f94:	617b      	str	r3, [r7, #20]
char *buf = &txBuf[0];
 8001f96:	4b27      	ldr	r3, [pc, #156]	; (8002034 <Report+0xb4>)
 8001f98:	60fb      	str	r3, [r7, #12]

	*buf = '\0';
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	701a      	strb	r2, [r3, #0]
	if (addTime) {
 8001fa0:	79fb      	ldrb	r3, [r7, #7]
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d010      	beq.n	8001fc8 <Report+0x48>
		dl = sec2str(buf);
 8001fa6:	68f8      	ldr	r0, [r7, #12]
 8001fa8:	f7ff ff50 	bl	8001e4c <sec2str>
 8001fac:	6178      	str	r0, [r7, #20]
		strcat(buf, " | ");
 8001fae:	68f8      	ldr	r0, [r7, #12]
 8001fb0:	f7fe f90e 	bl	80001d0 <strlen>
 8001fb4:	4603      	mov	r3, r0
 8001fb6:	461a      	mov	r2, r3
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	4413      	add	r3, r2
 8001fbc:	4a1e      	ldr	r2, [pc, #120]	; (8002038 <Report+0xb8>)
 8001fbe:	6810      	ldr	r0, [r2, #0]
 8001fc0:	6018      	str	r0, [r3, #0]
		dl += 3;
 8001fc2:	697b      	ldr	r3, [r7, #20]
 8001fc4:	3303      	adds	r3, #3
 8001fc6:	617b      	str	r3, [r7, #20]
	}

	va_start(args, fmt);
 8001fc8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001fcc:	60bb      	str	r3, [r7, #8]
	vsnprintf(buf + dl, len - dl, fmt, args);
 8001fce:	697b      	ldr	r3, [r7, #20]
 8001fd0:	68fa      	ldr	r2, [r7, #12]
 8001fd2:	18d0      	adds	r0, r2, r3
 8001fd4:	697b      	ldr	r3, [r7, #20]
 8001fd6:	693a      	ldr	r2, [r7, #16]
 8001fd8:	1ad1      	subs	r1, r2, r3
 8001fda:	68bb      	ldr	r3, [r7, #8]
 8001fdc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001fde:	f00a fd41 	bl	800ca64 <vsniprintf>

	uartRdy = false;
 8001fe2:	4b16      	ldr	r3, [pc, #88]	; (800203c <Report+0xbc>)
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	701a      	strb	r2, [r3, #0]
	if (HAL_UART_Transmit_DMA(logPort, (uint8_t *)buf, strlen(buf)) != HAL_OK) devError |= devUART;
 8001fe8:	4b15      	ldr	r3, [pc, #84]	; (8002040 <Report+0xc0>)
 8001fea:	681c      	ldr	r4, [r3, #0]
 8001fec:	68f8      	ldr	r0, [r7, #12]
 8001fee:	f7fe f8ef 	bl	80001d0 <strlen>
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	b29b      	uxth	r3, r3
 8001ff6:	461a      	mov	r2, r3
 8001ff8:	68f9      	ldr	r1, [r7, #12]
 8001ffa:	4620      	mov	r0, r4
 8001ffc:	f005 ff66 	bl	8007ecc <HAL_UART_Transmit_DMA>
 8002000:	4603      	mov	r3, r0
 8002002:	2b00      	cmp	r3, #0
 8002004:	d006      	beq.n	8002014 <Report+0x94>
 8002006:	4b0f      	ldr	r3, [pc, #60]	; (8002044 <Report+0xc4>)
 8002008:	781b      	ldrb	r3, [r3, #0]
 800200a:	f043 0301 	orr.w	r3, r3, #1
 800200e:	b2da      	uxtb	r2, r3
 8002010:	4b0c      	ldr	r3, [pc, #48]	; (8002044 <Report+0xc4>)
 8002012:	701a      	strb	r2, [r3, #0]
	while (!uartRdy) {} //HAL_Delay(1)
 8002014:	bf00      	nop
 8002016:	4b09      	ldr	r3, [pc, #36]	; (800203c <Report+0xbc>)
 8002018:	781b      	ldrb	r3, [r3, #0]
 800201a:	f083 0301 	eor.w	r3, r3, #1
 800201e:	b2db      	uxtb	r3, r3
 8002020:	2b00      	cmp	r3, #0
 8002022:	d1f8      	bne.n	8002016 <Report+0x96>

	va_end(args);

	return 0;
 8002024:	2300      	movs	r3, #0
}
 8002026:	4618      	mov	r0, r3
 8002028:	3718      	adds	r7, #24
 800202a:	46bd      	mov	sp, r7
 800202c:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8002030:	b003      	add	sp, #12
 8002032:	4770      	bx	lr
 8002034:	20000348 	.word	0x20000348
 8002038:	0800d348 	.word	0x0800d348
 800203c:	20000048 	.word	0x20000048
 8002040:	20000058 	.word	0x20000058
 8002044:	20000334 	.word	0x20000334

08002048 <HAL_UART_RxCpltCallback>:
//------------------------------------------------------------------------------------------
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b090      	sub	sp, #64	; 0x40
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART3) {// logPort - log
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	4a9d      	ldr	r2, [pc, #628]	; (80022cc <HAL_UART_RxCpltCallback+0x284>)
 8002056:	4293      	cmp	r3, r2
 8002058:	f040 825d 	bne.w	8002516 <HAL_UART_RxCpltCallback+0x4ce>

		rxBuf[ruk++] = (char)rxByte;
 800205c:	4b9c      	ldr	r3, [pc, #624]	; (80022d0 <HAL_UART_RxCpltCallback+0x288>)
 800205e:	881b      	ldrh	r3, [r3, #0]
 8002060:	1c5a      	adds	r2, r3, #1
 8002062:	b291      	uxth	r1, r2
 8002064:	4a9a      	ldr	r2, [pc, #616]	; (80022d0 <HAL_UART_RxCpltCallback+0x288>)
 8002066:	8011      	strh	r1, [r2, #0]
 8002068:	461a      	mov	r2, r3
 800206a:	4b9a      	ldr	r3, [pc, #616]	; (80022d4 <HAL_UART_RxCpltCallback+0x28c>)
 800206c:	7819      	ldrb	r1, [r3, #0]
 800206e:	4b9a      	ldr	r3, [pc, #616]	; (80022d8 <HAL_UART_RxCpltCallback+0x290>)
 8002070:	5499      	strb	r1, [r3, r2]

		if (rxByte == 0x0a) {//end of line
 8002072:	4b98      	ldr	r3, [pc, #608]	; (80022d4 <HAL_UART_RxCpltCallback+0x28c>)
 8002074:	781b      	ldrb	r3, [r3, #0]
 8002076:	2b0a      	cmp	r3, #10
 8002078:	f040 8248 	bne.w	800250c <HAL_UART_RxCpltCallback+0x4c4>
			rxBuf[--ruk] = '\0';
 800207c:	4b94      	ldr	r3, [pc, #592]	; (80022d0 <HAL_UART_RxCpltCallback+0x288>)
 800207e:	881b      	ldrh	r3, [r3, #0]
 8002080:	3b01      	subs	r3, #1
 8002082:	b29a      	uxth	r2, r3
 8002084:	4b92      	ldr	r3, [pc, #584]	; (80022d0 <HAL_UART_RxCpltCallback+0x288>)
 8002086:	801a      	strh	r2, [r3, #0]
 8002088:	4b91      	ldr	r3, [pc, #580]	; (80022d0 <HAL_UART_RxCpltCallback+0x288>)
 800208a:	881b      	ldrh	r3, [r3, #0]
 800208c:	461a      	mov	r2, r3
 800208e:	4b92      	ldr	r3, [pc, #584]	; (80022d8 <HAL_UART_RxCpltCallback+0x290>)
 8002090:	2100      	movs	r1, #0
 8002092:	5499      	strb	r1, [r3, r2]
			char *uk = NULL;
 8002094:	2300      	movs	r3, #0
 8002096:	63fb      	str	r3, [r7, #60]	; 0x3c
			bool check = false;
 8002098:	2300      	movs	r3, #0
 800209a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			cmd_flag = 0;
 800209e:	4b8f      	ldr	r3, [pc, #572]	; (80022dc <HAL_UART_RxCpltCallback+0x294>)
 80020a0:	2200      	movs	r2, #0
 80020a2:	701a      	strb	r2, [r3, #0]
			s_qcmd qcmd = {0};
 80020a4:	2300      	movs	r3, #0
 80020a6:	83bb      	strh	r3, [r7, #28]
			if (strlen(rxBuf) >= 4) {
 80020a8:	488b      	ldr	r0, [pc, #556]	; (80022d8 <HAL_UART_RxCpltCallback+0x290>)
 80020aa:	f7fe f891 	bl	80001d0 <strlen>
 80020ae:	4603      	mov	r3, r0
 80020b0:	2b03      	cmp	r3, #3
 80020b2:	f240 8225 	bls.w	8002500 <HAL_UART_RxCpltCallback+0x4b8>
				int8_t idx = -1;
 80020b6:	23ff      	movs	r3, #255	; 0xff
 80020b8:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
				for (int8_t i = 0; i < MAX_CMDS; i++) {
 80020bc:	2300      	movs	r3, #0
 80020be:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
 80020c2:	e018      	b.n	80020f6 <HAL_UART_RxCpltCallback+0xae>
					if ((uk = strstr(rxBuf, s_cmds[i]))) {//const char *s_cmds ="restart"
 80020c4:	f997 3039 	ldrsb.w	r3, [r7, #57]	; 0x39
 80020c8:	4a85      	ldr	r2, [pc, #532]	; (80022e0 <HAL_UART_RxCpltCallback+0x298>)
 80020ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020ce:	4619      	mov	r1, r3
 80020d0:	4881      	ldr	r0, [pc, #516]	; (80022d8 <HAL_UART_RxCpltCallback+0x290>)
 80020d2:	f00a fbf8 	bl	800c8c6 <strstr>
 80020d6:	63f8      	str	r0, [r7, #60]	; 0x3c
 80020d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d004      	beq.n	80020e8 <HAL_UART_RxCpltCallback+0xa0>
														  //"read:0x4549ABBB:256"
						                                  //"next"
														  //"write:0x0:0xf0:256"
														  //"erase:"
														  //"check:"
						idx = i;
 80020de:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 80020e2:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
						break;
 80020e6:	e00a      	b.n	80020fe <HAL_UART_RxCpltCallback+0xb6>
				for (int8_t i = 0; i < MAX_CMDS; i++) {
 80020e8:	f997 3039 	ldrsb.w	r3, [r7, #57]	; 0x39
 80020ec:	b2db      	uxtb	r3, r3
 80020ee:	3301      	adds	r3, #1
 80020f0:	b2db      	uxtb	r3, r3
 80020f2:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
 80020f6:	f997 3039 	ldrsb.w	r3, [r7, #57]	; 0x39
 80020fa:	2b07      	cmp	r3, #7
 80020fc:	dde2      	ble.n	80020c4 <HAL_UART_RxCpltCallback+0x7c>
					}
				}
				if ((uk == rxBuf) && (idx != -1)) {
 80020fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002100:	4a75      	ldr	r2, [pc, #468]	; (80022d8 <HAL_UART_RxCpltCallback+0x290>)
 8002102:	4293      	cmp	r3, r2
 8002104:	f040 81fc 	bne.w	8002500 <HAL_UART_RxCpltCallback+0x4b8>
 8002108:	f997 303a 	ldrsb.w	r3, [r7, #58]	; 0x3a
 800210c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002110:	f000 81f6 	beq.w	8002500 <HAL_UART_RxCpltCallback+0x4b8>
					nandLen = MAX_LEN_DATA;//256;
 8002114:	4b73      	ldr	r3, [pc, #460]	; (80022e4 <HAL_UART_RxCpltCallback+0x29c>)
 8002116:	f44f 7200 	mov.w	r2, #512	; 0x200
 800211a:	801a      	strh	r2, [r3, #0]
					uk += strlen(s_cmds[idx]);
 800211c:	f997 303a 	ldrsb.w	r3, [r7, #58]	; 0x3a
 8002120:	4a6f      	ldr	r2, [pc, #444]	; (80022e0 <HAL_UART_RxCpltCallback+0x298>)
 8002122:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002126:	4618      	mov	r0, r3
 8002128:	f7fe f852 	bl	80001d0 <strlen>
 800212c:	4602      	mov	r2, r0
 800212e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002130:	4413      	add	r3, r2
 8002132:	63fb      	str	r3, [r7, #60]	; 0x3c
					char *uki = NULL, *uke = NULL, *ukb = NULL;
 8002134:	2300      	movs	r3, #0
 8002136:	637b      	str	r3, [r7, #52]	; 0x34
 8002138:	2300      	movs	r3, #0
 800213a:	62bb      	str	r3, [r7, #40]	; 0x28
 800213c:	2300      	movs	r3, #0
 800213e:	633b      	str	r3, [r7, #48]	; 0x30
					switch (idx) {
 8002140:	f997 303a 	ldrsb.w	r3, [r7, #58]	; 0x3a
 8002144:	2b07      	cmp	r3, #7
 8002146:	f200 81a1 	bhi.w	800248c <HAL_UART_RxCpltCallback+0x444>
 800214a:	a201      	add	r2, pc, #4	; (adr r2, 8002150 <HAL_UART_RxCpltCallback+0x108>)
 800214c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002150:	08002171 	.word	0x08002171
 8002154:	0800217d 	.word	0x0800217d
 8002158:	080021ef 	.word	0x080021ef
 800215c:	0800226f 	.word	0x0800226f
 8002160:	0800229f 	.word	0x0800229f
 8002164:	08002417 	.word	0x08002417
 8002168:	08002451 	.word	0x08002451
 800216c:	0800229f 	.word	0x0800229f
						case cmdRestart:
							qcmd.cmd = cmdRestart;
 8002170:	2300      	movs	r3, #0
 8002172:	773b      	strb	r3, [r7, #28]
							cmd_flag = 1;
 8002174:	4b59      	ldr	r3, [pc, #356]	; (80022dc <HAL_UART_RxCpltCallback+0x294>)
 8002176:	2201      	movs	r2, #1
 8002178:	701a      	strb	r2, [r3, #0]
						break;
 800217a:	e187      	b.n	800248c <HAL_UART_RxCpltCallback+0x444>
						case cmdEpoch:
							qcmd.cmd = cmdEpoch;
 800217c:	2301      	movs	r3, #1
 800217e:	773b      	strb	r3, [r7, #28]
							if (*uk == '?') {
 8002180:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002182:	781b      	ldrb	r3, [r3, #0]
 8002184:	2b3f      	cmp	r3, #63	; 0x3f
 8002186:	d105      	bne.n	8002194 <HAL_UART_RxCpltCallback+0x14c>
								qcmd.attr = 1;
 8002188:	2301      	movs	r3, #1
 800218a:	777b      	strb	r3, [r7, #29]
								cmd_flag = 1;
 800218c:	4b53      	ldr	r3, [pc, #332]	; (80022dc <HAL_UART_RxCpltCallback+0x294>)
 800218e:	2201      	movs	r2, #1
 8002190:	701a      	strb	r2, [r3, #0]
									}
									epoch = (uint32_t)atol(uk);
									cmd_flag = 1;
								}
							}
						break;
 8002192:	e17b      	b.n	800248c <HAL_UART_RxCpltCallback+0x444>
								if (strlen(uk) < 10) {
 8002194:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002196:	f7fe f81b 	bl	80001d0 <strlen>
 800219a:	4603      	mov	r3, r0
 800219c:	2b09      	cmp	r3, #9
 800219e:	d803      	bhi.n	80021a8 <HAL_UART_RxCpltCallback+0x160>
									setDate = false;
 80021a0:	4b51      	ldr	r3, [pc, #324]	; (80022e8 <HAL_UART_RxCpltCallback+0x2a0>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	701a      	strb	r2, [r3, #0]
						break;
 80021a6:	e171      	b.n	800248c <HAL_UART_RxCpltCallback+0x444>
									uki = strchr(uk, ':');
 80021a8:	213a      	movs	r1, #58	; 0x3a
 80021aa:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80021ac:	f00a fb63 	bl	800c876 <strchr>
 80021b0:	6378      	str	r0, [r7, #52]	; 0x34
									if (uki) {
 80021b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d00c      	beq.n	80021d2 <HAL_UART_RxCpltCallback+0x18a>
										tZone = (uint8_t)atol(uki + 1);
 80021b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80021ba:	3301      	adds	r3, #1
 80021bc:	4618      	mov	r0, r3
 80021be:	f00a f8b9 	bl	800c334 <atol>
 80021c2:	4603      	mov	r3, r0
 80021c4:	b2da      	uxtb	r2, r3
 80021c6:	4b49      	ldr	r3, [pc, #292]	; (80022ec <HAL_UART_RxCpltCallback+0x2a4>)
 80021c8:	701a      	strb	r2, [r3, #0]
										*uki = '\0';
 80021ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80021cc:	2200      	movs	r2, #0
 80021ce:	701a      	strb	r2, [r3, #0]
 80021d0:	e002      	b.n	80021d8 <HAL_UART_RxCpltCallback+0x190>
										tZone = 0;
 80021d2:	4b46      	ldr	r3, [pc, #280]	; (80022ec <HAL_UART_RxCpltCallback+0x2a4>)
 80021d4:	2200      	movs	r2, #0
 80021d6:	701a      	strb	r2, [r3, #0]
									epoch = (uint32_t)atol(uk);
 80021d8:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80021da:	f00a f8ab 	bl	800c334 <atol>
 80021de:	4603      	mov	r3, r0
 80021e0:	461a      	mov	r2, r3
 80021e2:	4b43      	ldr	r3, [pc, #268]	; (80022f0 <HAL_UART_RxCpltCallback+0x2a8>)
 80021e4:	601a      	str	r2, [r3, #0]
									cmd_flag = 1;
 80021e6:	4b3d      	ldr	r3, [pc, #244]	; (80022dc <HAL_UART_RxCpltCallback+0x294>)
 80021e8:	2201      	movs	r2, #1
 80021ea:	701a      	strb	r2, [r3, #0]
						break;
 80021ec:	e14e      	b.n	800248c <HAL_UART_RxCpltCallback+0x444>
						case cmdRead://"read:0x4549ABBB:256";
							uki = strchr(uk, ':');
 80021ee:	213a      	movs	r1, #58	; 0x3a
 80021f0:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80021f2:	f00a fb40 	bl	800c876 <strchr>
 80021f6:	6378      	str	r0, [r7, #52]	; 0x34
							if (uki) {
 80021f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d00b      	beq.n	8002216 <HAL_UART_RxCpltCallback+0x1ce>
								nandLen = atol(uki + 1);
 80021fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002200:	3301      	adds	r3, #1
 8002202:	4618      	mov	r0, r3
 8002204:	f00a f896 	bl	800c334 <atol>
 8002208:	4603      	mov	r3, r0
 800220a:	b29a      	uxth	r2, r3
 800220c:	4b35      	ldr	r3, [pc, #212]	; (80022e4 <HAL_UART_RxCpltCallback+0x29c>)
 800220e:	801a      	strh	r2, [r3, #0]
								*uki = '\0';
 8002210:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002212:	2200      	movs	r2, #0
 8002214:	701a      	strb	r2, [r3, #0]
							}
							uki = strstr(uk, "0x");
 8002216:	4937      	ldr	r1, [pc, #220]	; (80022f4 <HAL_UART_RxCpltCallback+0x2ac>)
 8002218:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800221a:	f00a fb54 	bl	800c8c6 <strstr>
 800221e:	6378      	str	r0, [r7, #52]	; 0x34
							if (uki) {
 8002220:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002222:	2b00      	cmp	r3, #0
 8002224:	d00f      	beq.n	8002246 <HAL_UART_RxCpltCallback+0x1fe>
								uki += 2;
 8002226:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002228:	3302      	adds	r3, #2
 800222a:	637b      	str	r3, [r7, #52]	; 0x34
								nandAdr = hex2bin(uki, strlen(uki));
 800222c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800222e:	f7fd ffcf 	bl	80001d0 <strlen>
 8002232:	4603      	mov	r3, r0
 8002234:	b2db      	uxtb	r3, r3
 8002236:	4619      	mov	r1, r3
 8002238:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800223a:	f7ff fc65 	bl	8001b08 <hex2bin>
 800223e:	4603      	mov	r3, r0
 8002240:	4a2d      	ldr	r2, [pc, #180]	; (80022f8 <HAL_UART_RxCpltCallback+0x2b0>)
 8002242:	6013      	str	r3, [r2, #0]
 8002244:	e006      	b.n	8002254 <HAL_UART_RxCpltCallback+0x20c>
							} else {
								nandAdr = atol(uk);
 8002246:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002248:	f00a f874 	bl	800c334 <atol>
 800224c:	4603      	mov	r3, r0
 800224e:	461a      	mov	r2, r3
 8002250:	4b29      	ldr	r3, [pc, #164]	; (80022f8 <HAL_UART_RxCpltCallback+0x2b0>)
 8002252:	601a      	str	r2, [r3, #0]
							}
							nandAdr += devAdr;
 8002254:	4b28      	ldr	r3, [pc, #160]	; (80022f8 <HAL_UART_RxCpltCallback+0x2b0>)
 8002256:	681a      	ldr	r2, [r3, #0]
 8002258:	4b28      	ldr	r3, [pc, #160]	; (80022fc <HAL_UART_RxCpltCallback+0x2b4>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4413      	add	r3, r2
 800225e:	4a26      	ldr	r2, [pc, #152]	; (80022f8 <HAL_UART_RxCpltCallback+0x2b0>)
 8002260:	6013      	str	r3, [r2, #0]
							check = true;
 8002262:	2301      	movs	r3, #1
 8002264:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
							qcmd.cmd = cmdRead;
 8002268:	2302      	movs	r3, #2
 800226a:	773b      	strb	r3, [r7, #28]
						break;
 800226c:	e10e      	b.n	800248c <HAL_UART_RxCpltCallback+0x444>
						case cmdNext://"next";
							if (nandAdr < devAdr) nandAdr = devAdr;
 800226e:	4b22      	ldr	r3, [pc, #136]	; (80022f8 <HAL_UART_RxCpltCallback+0x2b0>)
 8002270:	681a      	ldr	r2, [r3, #0]
 8002272:	4b22      	ldr	r3, [pc, #136]	; (80022fc <HAL_UART_RxCpltCallback+0x2b4>)
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	429a      	cmp	r2, r3
 8002278:	d203      	bcs.n	8002282 <HAL_UART_RxCpltCallback+0x23a>
 800227a:	4b20      	ldr	r3, [pc, #128]	; (80022fc <HAL_UART_RxCpltCallback+0x2b4>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4a1e      	ldr	r2, [pc, #120]	; (80022f8 <HAL_UART_RxCpltCallback+0x2b0>)
 8002280:	6013      	str	r3, [r2, #0]
							nandAdr += nandLen;
 8002282:	4b18      	ldr	r3, [pc, #96]	; (80022e4 <HAL_UART_RxCpltCallback+0x29c>)
 8002284:	881b      	ldrh	r3, [r3, #0]
 8002286:	461a      	mov	r2, r3
 8002288:	4b1b      	ldr	r3, [pc, #108]	; (80022f8 <HAL_UART_RxCpltCallback+0x2b0>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	4413      	add	r3, r2
 800228e:	4a1a      	ldr	r2, [pc, #104]	; (80022f8 <HAL_UART_RxCpltCallback+0x2b0>)
 8002290:	6013      	str	r3, [r2, #0]
							check = true;
 8002292:	2301      	movs	r3, #1
 8002294:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
							qcmd.cmd = cmdNext;
 8002298:	2303      	movs	r3, #3
 800229a:	773b      	strb	r3, [r7, #28]
						break;
 800229c:	e0f6      	b.n	800248c <HAL_UART_RxCpltCallback+0x444>
						case cmdWrite://"write:'0x0:0x55:256'" //adr:byte:len
						case cmdArea://"area:'0x0:0x55:256'" //adr:byte:len
						{
							bool hex = false;
 800229e:	2300      	movs	r3, #0
 80022a0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
							uki = strstr(uk, "0x");
 80022a4:	4913      	ldr	r1, [pc, #76]	; (80022f4 <HAL_UART_RxCpltCallback+0x2ac>)
 80022a6:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80022a8:	f00a fb0d 	bl	800c8c6 <strstr>
 80022ac:	6378      	str	r0, [r7, #52]	; 0x34
							if (uki) {
 80022ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d025      	beq.n	8002300 <HAL_UART_RxCpltCallback+0x2b8>
								if (uki == uk) {
 80022b4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80022b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80022b8:	429a      	cmp	r2, r3
 80022ba:	d123      	bne.n	8002304 <HAL_UART_RxCpltCallback+0x2bc>
									uki += 2;
 80022bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80022be:	3302      	adds	r3, #2
 80022c0:	637b      	str	r3, [r7, #52]	; 0x34
									hex = true;
 80022c2:	2301      	movs	r3, #1
 80022c4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80022c8:	e01c      	b.n	8002304 <HAL_UART_RxCpltCallback+0x2bc>
 80022ca:	bf00      	nop
 80022cc:	40004800 	.word	0x40004800
 80022d0:	2000134a 	.word	0x2000134a
 80022d4:	20001348 	.word	0x20001348
 80022d8:	20000b48 	.word	0x20000b48
 80022dc:	20000335 	.word	0x20000335
 80022e0:	20000008 	.word	0x20000008
 80022e4:	20001358 	.word	0x20001358
 80022e8:	2000134c 	.word	0x2000134c
 80022ec:	2000134d 	.word	0x2000134d
 80022f0:	2000004c 	.word	0x2000004c
 80022f4:	0800d34c 	.word	0x0800d34c
 80022f8:	20001354 	.word	0x20001354
 80022fc:	20001350 	.word	0x20001350
								}
							} else uki = uk;
 8002300:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002302:	637b      	str	r3, [r7, #52]	; 0x34
							uke = strchr(uki, ':');//adr:byte
 8002304:	213a      	movs	r1, #58	; 0x3a
 8002306:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002308:	f00a fab5 	bl	800c876 <strchr>
 800230c:	62b8      	str	r0, [r7, #40]	; 0x28
							if (uke) {
 800230e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002310:	2b00      	cmp	r3, #0
 8002312:	f000 80b8 	beq.w	8002486 <HAL_UART_RxCpltCallback+0x43e>
								ukb = uke + 1;
 8002316:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002318:	3301      	adds	r3, #1
 800231a:	633b      	str	r3, [r7, #48]	; 0x30
								char tmp[16];
								memset(tmp, 0, 16);
 800231c:	f107 030c 	add.w	r3, r7, #12
 8002320:	2210      	movs	r2, #16
 8002322:	2100      	movs	r1, #0
 8002324:	4618      	mov	r0, r3
 8002326:	f00a f8ff 	bl	800c528 <memset>
								memcpy(tmp, uki, uke - uki);
 800232a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800232c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800232e:	1ad3      	subs	r3, r2, r3
 8002330:	461a      	mov	r2, r3
 8002332:	f107 030c 	add.w	r3, r7, #12
 8002336:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002338:	4618      	mov	r0, r3
 800233a:	f00a f8e7 	bl	800c50c <memcpy>
								if (hex) nandAdr = hex2bin(tmp, strlen(tmp));
 800233e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002342:	2b00      	cmp	r3, #0
 8002344:	d010      	beq.n	8002368 <HAL_UART_RxCpltCallback+0x320>
 8002346:	f107 030c 	add.w	r3, r7, #12
 800234a:	4618      	mov	r0, r3
 800234c:	f7fd ff40 	bl	80001d0 <strlen>
 8002350:	4603      	mov	r3, r0
 8002352:	b2da      	uxtb	r2, r3
 8002354:	f107 030c 	add.w	r3, r7, #12
 8002358:	4611      	mov	r1, r2
 800235a:	4618      	mov	r0, r3
 800235c:	f7ff fbd4 	bl	8001b08 <hex2bin>
 8002360:	4603      	mov	r3, r0
 8002362:	4a6f      	ldr	r2, [pc, #444]	; (8002520 <HAL_UART_RxCpltCallback+0x4d8>)
 8002364:	6013      	str	r3, [r2, #0]
 8002366:	e008      	b.n	800237a <HAL_UART_RxCpltCallback+0x332>
								    else nandAdr = atol(tmp);
 8002368:	f107 030c 	add.w	r3, r7, #12
 800236c:	4618      	mov	r0, r3
 800236e:	f009 ffe1 	bl	800c334 <atol>
 8002372:	4603      	mov	r3, r0
 8002374:	461a      	mov	r2, r3
 8002376:	4b6a      	ldr	r3, [pc, #424]	; (8002520 <HAL_UART_RxCpltCallback+0x4d8>)
 8002378:	601a      	str	r2, [r3, #0]
								uki = ukb;
 800237a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800237c:	637b      	str	r3, [r7, #52]	; 0x34
								uke = strchr(uki, ':');//byte:len
 800237e:	213a      	movs	r1, #58	; 0x3a
 8002380:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002382:	f00a fa78 	bl	800c876 <strchr>
 8002386:	62b8      	str	r0, [r7, #40]	; 0x28
								if (uke) {
 8002388:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800238a:	2b00      	cmp	r3, #0
 800238c:	d00b      	beq.n	80023a6 <HAL_UART_RxCpltCallback+0x35e>
									nandLen = atol(uke + 1);
 800238e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002390:	3301      	adds	r3, #1
 8002392:	4618      	mov	r0, r3
 8002394:	f009 ffce 	bl	800c334 <atol>
 8002398:	4603      	mov	r3, r0
 800239a:	b29a      	uxth	r2, r3
 800239c:	4b61      	ldr	r3, [pc, #388]	; (8002524 <HAL_UART_RxCpltCallback+0x4dc>)
 800239e:	801a      	strh	r2, [r3, #0]
									*uke = '\0';
 80023a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023a2:	2200      	movs	r2, #0
 80023a4:	701a      	strb	r2, [r3, #0]
								}
								if (strstr(ukb, "0x")) {
 80023a6:	4960      	ldr	r1, [pc, #384]	; (8002528 <HAL_UART_RxCpltCallback+0x4e0>)
 80023a8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80023aa:	f00a fa8c 	bl	800c8c6 <strstr>
 80023ae:	4603      	mov	r3, r0
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d006      	beq.n	80023c2 <HAL_UART_RxCpltCallback+0x37a>
									ukb += 2;
 80023b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80023b6:	3302      	adds	r3, #2
 80023b8:	633b      	str	r3, [r7, #48]	; 0x30
									hex = true;
 80023ba:	2301      	movs	r3, #1
 80023bc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80023c0:	e002      	b.n	80023c8 <HAL_UART_RxCpltCallback+0x380>
								} else hex = false;
 80023c2:	2300      	movs	r3, #0
 80023c4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
								if (hex) nandByte = (uint8_t)hex2bin(ukb, strlen(ukb));
 80023c8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d00d      	beq.n	80023ec <HAL_UART_RxCpltCallback+0x3a4>
 80023d0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80023d2:	f7fd fefd 	bl	80001d0 <strlen>
 80023d6:	4603      	mov	r3, r0
 80023d8:	b2db      	uxtb	r3, r3
 80023da:	4619      	mov	r1, r3
 80023dc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80023de:	f7ff fb93 	bl	8001b08 <hex2bin>
 80023e2:	4603      	mov	r3, r0
 80023e4:	b2da      	uxtb	r2, r3
 80023e6:	4b51      	ldr	r3, [pc, #324]	; (800252c <HAL_UART_RxCpltCallback+0x4e4>)
 80023e8:	701a      	strb	r2, [r3, #0]
 80023ea:	e006      	b.n	80023fa <HAL_UART_RxCpltCallback+0x3b2>
								    else nandByte = (uint8_t)atol(ukb);
 80023ec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80023ee:	f009 ffa1 	bl	800c334 <atol>
 80023f2:	4603      	mov	r3, r0
 80023f4:	b2da      	uxtb	r2, r3
 80023f6:	4b4d      	ldr	r3, [pc, #308]	; (800252c <HAL_UART_RxCpltCallback+0x4e4>)
 80023f8:	701a      	strb	r2, [r3, #0]
								nandAdr += devAdr;
 80023fa:	4b49      	ldr	r3, [pc, #292]	; (8002520 <HAL_UART_RxCpltCallback+0x4d8>)
 80023fc:	681a      	ldr	r2, [r3, #0]
 80023fe:	4b4c      	ldr	r3, [pc, #304]	; (8002530 <HAL_UART_RxCpltCallback+0x4e8>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	4413      	add	r3, r2
 8002404:	4a46      	ldr	r2, [pc, #280]	; (8002520 <HAL_UART_RxCpltCallback+0x4d8>)
 8002406:	6013      	str	r3, [r2, #0]
								check = true;
 8002408:	2301      	movs	r3, #1
 800240a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
								qcmd.cmd = idx;
 800240e:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8002412:	773b      	strb	r3, [r7, #28]
							}
						}
						break;
 8002414:	e037      	b.n	8002486 <HAL_UART_RxCpltCallback+0x43e>
						case cmdErase://"erase:0" or "erase:all" //erase:block_number from 0..1023
							if (strstr(uk, "all")) {
 8002416:	4947      	ldr	r1, [pc, #284]	; (8002534 <HAL_UART_RxCpltCallback+0x4ec>)
 8002418:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800241a:	f00a fa54 	bl	800c8c6 <strstr>
 800241e:	4603      	mov	r3, r0
 8002420:	2b00      	cmp	r3, #0
 8002422:	d002      	beq.n	800242a <HAL_UART_RxCpltCallback+0x3e2>
								qcmd.attr = 1;
 8002424:	2301      	movs	r3, #1
 8002426:	777b      	strb	r3, [r7, #29]
 8002428:	e00c      	b.n	8002444 <HAL_UART_RxCpltCallback+0x3fc>
							} else {
								uint32_t blk = atol(uk);
 800242a:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800242c:	f009 ff82 	bl	800c334 <atol>
 8002430:	4603      	mov	r3, r0
 8002432:	623b      	str	r3, [r7, #32]
								if (blk < chipConf.BlockNbr) nandBlk = blk;
 8002434:	4b40      	ldr	r3, [pc, #256]	; (8002538 <HAL_UART_RxCpltCallback+0x4f0>)
 8002436:	68db      	ldr	r3, [r3, #12]
 8002438:	6a3a      	ldr	r2, [r7, #32]
 800243a:	429a      	cmp	r2, r3
 800243c:	d202      	bcs.n	8002444 <HAL_UART_RxCpltCallback+0x3fc>
 800243e:	4a3f      	ldr	r2, [pc, #252]	; (800253c <HAL_UART_RxCpltCallback+0x4f4>)
 8002440:	6a3b      	ldr	r3, [r7, #32]
 8002442:	6013      	str	r3, [r2, #0]
							}
							qcmd.cmd = cmdErase;
 8002444:	2305      	movs	r3, #5
 8002446:	773b      	strb	r3, [r7, #28]
							cmd_flag = 1;
 8002448:	4b3d      	ldr	r3, [pc, #244]	; (8002540 <HAL_UART_RxCpltCallback+0x4f8>)
 800244a:	2201      	movs	r2, #1
 800244c:	701a      	strb	r2, [r3, #0]
						break;
 800244e:	e01d      	b.n	800248c <HAL_UART_RxCpltCallback+0x444>
						case cmdCheck://"check:0" //check:page //(chipConf.BlockSize / chipConf.PageSize) * chipConf.BlockNbr
						{
							uint32_t page = atol(uk);
 8002450:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002452:	f009 ff6f 	bl	800c334 <atol>
 8002456:	4603      	mov	r3, r0
 8002458:	627b      	str	r3, [r7, #36]	; 0x24
							if (page < ((chipConf.BlockSize / chipConf.PageSize) * chipConf.BlockNbr)) {//(128K / 2K) * 1024 = 65536
 800245a:	4b37      	ldr	r3, [pc, #220]	; (8002538 <HAL_UART_RxCpltCallback+0x4f0>)
 800245c:	689a      	ldr	r2, [r3, #8]
 800245e:	4b36      	ldr	r3, [pc, #216]	; (8002538 <HAL_UART_RxCpltCallback+0x4f0>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	fbb2 f3f3 	udiv	r3, r2, r3
 8002466:	4a34      	ldr	r2, [pc, #208]	; (8002538 <HAL_UART_RxCpltCallback+0x4f0>)
 8002468:	68d2      	ldr	r2, [r2, #12]
 800246a:	fb02 f303 	mul.w	r3, r2, r3
 800246e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002470:	429a      	cmp	r2, r3
 8002472:	d20a      	bcs.n	800248a <HAL_UART_RxCpltCallback+0x442>
								nandPage = page;
 8002474:	4a33      	ldr	r2, [pc, #204]	; (8002544 <HAL_UART_RxCpltCallback+0x4fc>)
 8002476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002478:	6013      	str	r3, [r2, #0]
								qcmd.cmd = cmdCheck;
 800247a:	2306      	movs	r3, #6
 800247c:	773b      	strb	r3, [r7, #28]
								cmd_flag = 1;
 800247e:	4b30      	ldr	r3, [pc, #192]	; (8002540 <HAL_UART_RxCpltCallback+0x4f8>)
 8002480:	2201      	movs	r2, #1
 8002482:	701a      	strb	r2, [r3, #0]
							}
						}
						break;
 8002484:	e001      	b.n	800248a <HAL_UART_RxCpltCallback+0x442>
						break;
 8002486:	bf00      	nop
 8002488:	e000      	b.n	800248c <HAL_UART_RxCpltCallback+0x444>
						break;
 800248a:	bf00      	nop
					}
					if (check) {
 800248c:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8002490:	2b00      	cmp	r3, #0
 8002492:	d01b      	beq.n	80024cc <HAL_UART_RxCpltCallback+0x484>
						if ((nandAdr + nandLen) >= (chipConf.PlaneSize + devAdr)) {
 8002494:	4b23      	ldr	r3, [pc, #140]	; (8002524 <HAL_UART_RxCpltCallback+0x4dc>)
 8002496:	881b      	ldrh	r3, [r3, #0]
 8002498:	461a      	mov	r2, r3
 800249a:	4b21      	ldr	r3, [pc, #132]	; (8002520 <HAL_UART_RxCpltCallback+0x4d8>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	441a      	add	r2, r3
 80024a0:	4b25      	ldr	r3, [pc, #148]	; (8002538 <HAL_UART_RxCpltCallback+0x4f0>)
 80024a2:	6959      	ldr	r1, [r3, #20]
 80024a4:	4b22      	ldr	r3, [pc, #136]	; (8002530 <HAL_UART_RxCpltCallback+0x4e8>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	440b      	add	r3, r1
 80024aa:	429a      	cmp	r2, r3
 80024ac:	d30b      	bcc.n	80024c6 <HAL_UART_RxCpltCallback+0x47e>
							nandLen = chipConf.PlaneSize - nandAdr - 1;
 80024ae:	4b22      	ldr	r3, [pc, #136]	; (8002538 <HAL_UART_RxCpltCallback+0x4f0>)
 80024b0:	695b      	ldr	r3, [r3, #20]
 80024b2:	b29a      	uxth	r2, r3
 80024b4:	4b1a      	ldr	r3, [pc, #104]	; (8002520 <HAL_UART_RxCpltCallback+0x4d8>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	b29b      	uxth	r3, r3
 80024ba:	1ad3      	subs	r3, r2, r3
 80024bc:	b29b      	uxth	r3, r3
 80024be:	3b01      	subs	r3, #1
 80024c0:	b29a      	uxth	r2, r3
 80024c2:	4b18      	ldr	r3, [pc, #96]	; (8002524 <HAL_UART_RxCpltCallback+0x4dc>)
 80024c4:	801a      	strh	r2, [r3, #0]
						}
						cmd_flag = 1;
 80024c6:	4b1e      	ldr	r3, [pc, #120]	; (8002540 <HAL_UART_RxCpltCallback+0x4f8>)
 80024c8:	2201      	movs	r2, #1
 80024ca:	701a      	strb	r2, [r3, #0]
					}
					//
					if (cmd_flag) {
 80024cc:	4b1c      	ldr	r3, [pc, #112]	; (8002540 <HAL_UART_RxCpltCallback+0x4f8>)
 80024ce:	781b      	ldrb	r3, [r3, #0]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d015      	beq.n	8002500 <HAL_UART_RxCpltCallback+0x4b8>
						if ((qStat = osMessageQueuePut(myQueHandle, (void *)&qcmd, 5, 0)) != osOK) devError |= devQUE;
 80024d4:	4b1c      	ldr	r3, [pc, #112]	; (8002548 <HAL_UART_RxCpltCallback+0x500>)
 80024d6:	6818      	ldr	r0, [r3, #0]
 80024d8:	f107 011c 	add.w	r1, r7, #28
 80024dc:	2300      	movs	r3, #0
 80024de:	2205      	movs	r2, #5
 80024e0:	f007 f82a 	bl	8009538 <osMessageQueuePut>
 80024e4:	4603      	mov	r3, r0
 80024e6:	4a19      	ldr	r2, [pc, #100]	; (800254c <HAL_UART_RxCpltCallback+0x504>)
 80024e8:	6013      	str	r3, [r2, #0]
 80024ea:	4b18      	ldr	r3, [pc, #96]	; (800254c <HAL_UART_RxCpltCallback+0x504>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d006      	beq.n	8002500 <HAL_UART_RxCpltCallback+0x4b8>
 80024f2:	4b17      	ldr	r3, [pc, #92]	; (8002550 <HAL_UART_RxCpltCallback+0x508>)
 80024f4:	781b      	ldrb	r3, [r3, #0]
 80024f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80024fa:	b2da      	uxtb	r2, r3
 80024fc:	4b14      	ldr	r3, [pc, #80]	; (8002550 <HAL_UART_RxCpltCallback+0x508>)
 80024fe:	701a      	strb	r2, [r3, #0]
					}
					//
				}
			}
			ruk = 0;
 8002500:	4b14      	ldr	r3, [pc, #80]	; (8002554 <HAL_UART_RxCpltCallback+0x50c>)
 8002502:	2200      	movs	r2, #0
 8002504:	801a      	strh	r2, [r3, #0]
			*rxBuf = '\0';
 8002506:	4b14      	ldr	r3, [pc, #80]	; (8002558 <HAL_UART_RxCpltCallback+0x510>)
 8002508:	2200      	movs	r2, #0
 800250a:	701a      	strb	r2, [r3, #0]
			//memset(rxBuf, 0, MAX_UART_BUF);
		}

		HAL_UART_Receive_IT(huart, &rxByte, 1);
 800250c:	2201      	movs	r2, #1
 800250e:	4913      	ldr	r1, [pc, #76]	; (800255c <HAL_UART_RxCpltCallback+0x514>)
 8002510:	6878      	ldr	r0, [r7, #4]
 8002512:	f005 fcaa 	bl	8007e6a <HAL_UART_Receive_IT>
	}
}
 8002516:	bf00      	nop
 8002518:	3740      	adds	r7, #64	; 0x40
 800251a:	46bd      	mov	sp, r7
 800251c:	bd80      	pop	{r7, pc}
 800251e:	bf00      	nop
 8002520:	20001354 	.word	0x20001354
 8002524:	20001358 	.word	0x20001358
 8002528:	0800d34c 	.word	0x0800d34c
 800252c:	20000068 	.word	0x20000068
 8002530:	20001350 	.word	0x20001350
 8002534:	0800d350 	.word	0x0800d350
 8002538:	20001370 	.word	0x20001370
 800253c:	2000135c 	.word	0x2000135c
 8002540:	20000335 	.word	0x20000335
 8002544:	20001360 	.word	0x20001360
 8002548:	2000032c 	.word	0x2000032c
 800254c:	20001390 	.word	0x20001390
 8002550:	20000334 	.word	0x20000334
 8002554:	2000134a 	.word	0x2000134a
 8002558:	20000b48 	.word	0x20000b48
 800255c:	20001348 	.word	0x20001348

08002560 <HAL_UART_TxCpltCallback>:
//-------------------------------------------------------------------------------------------
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002560:	b480      	push	{r7}
 8002562:	b083      	sub	sp, #12
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART3) {// portLOG - log
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	4a05      	ldr	r2, [pc, #20]	; (8002584 <HAL_UART_TxCpltCallback+0x24>)
 800256e:	4293      	cmp	r3, r2
 8002570:	d102      	bne.n	8002578 <HAL_UART_TxCpltCallback+0x18>
		uartRdy = true;
 8002572:	4b05      	ldr	r3, [pc, #20]	; (8002588 <HAL_UART_TxCpltCallback+0x28>)
 8002574:	2201      	movs	r2, #1
 8002576:	701a      	strb	r2, [r3, #0]
	}
}
 8002578:	bf00      	nop
 800257a:	370c      	adds	r7, #12
 800257c:	46bd      	mov	sp, r7
 800257e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002582:	4770      	bx	lr
 8002584:	40004800 	.word	0x40004800
 8002588:	20000048 	.word	0x20000048

0800258c <HAL_SPI_TxCpltCallback>:
//-------------------------------------------------------------------------------------------
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800258c:	b480      	push	{r7}
 800258e:	b083      	sub	sp, #12
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
	if (hspi->Instance == SPI1) {
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	4a05      	ldr	r2, [pc, #20]	; (80025b0 <HAL_SPI_TxCpltCallback+0x24>)
 800259a:	4293      	cmp	r3, r2
 800259c:	d102      	bne.n	80025a4 <HAL_SPI_TxCpltCallback+0x18>
		spiRdy = true;
 800259e:	4b05      	ldr	r3, [pc, #20]	; (80025b4 <HAL_SPI_TxCpltCallback+0x28>)
 80025a0:	2201      	movs	r2, #1
 80025a2:	701a      	strb	r2, [r3, #0]
	}
}
 80025a4:	bf00      	nop
 80025a6:	370c      	adds	r7, #12
 80025a8:	46bd      	mov	sp, r7
 80025aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ae:	4770      	bx	lr
 80025b0:	40013000 	.word	0x40013000
 80025b4:	20000049 	.word	0x20000049

080025b8 <HAL_NAND_ITCallback>:
	}
}
*/
//-------------------------------------------------------------------------------------------
void HAL_NAND_ITCallback(NAND_HandleTypeDef *hnand)
{
 80025b8:	b480      	push	{r7}
 80025ba:	b083      	sub	sp, #12
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
	if (hnand->Instance == FSMC_NAND_DEVICE) {
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4a06      	ldr	r2, [pc, #24]	; (80025e0 <HAL_NAND_ITCallback+0x28>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d104      	bne.n	80025d4 <HAL_NAND_ITCallback+0x1c>
		cb_nandCounter++;
 80025ca:	4b06      	ldr	r3, [pc, #24]	; (80025e4 <HAL_NAND_ITCallback+0x2c>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	3301      	adds	r3, #1
 80025d0:	4a04      	ldr	r2, [pc, #16]	; (80025e4 <HAL_NAND_ITCallback+0x2c>)
 80025d2:	6013      	str	r3, [r2, #0]
	}
}
 80025d4:	bf00      	nop
 80025d6:	370c      	adds	r7, #12
 80025d8:	46bd      	mov	sp, r7
 80025da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025de:	4770      	bx	lr
 80025e0:	a0000060 	.word	0xa0000060
 80025e4:	20001364 	.word	0x20001364

080025e8 <nand_PageToBlock>:
//-------------------------------------------------------------------------------------------
uint32_t nand_PageToBlock(const uint32_t page)
{
 80025e8:	b480      	push	{r7}
 80025ea:	b083      	sub	sp, #12
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
    return (page * chipConf.PageSize) / chipConf.BlockSize;
 80025f0:	4b07      	ldr	r3, [pc, #28]	; (8002610 <nand_PageToBlock+0x28>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	687a      	ldr	r2, [r7, #4]
 80025f6:	fb03 f202 	mul.w	r2, r3, r2
 80025fa:	4b05      	ldr	r3, [pc, #20]	; (8002610 <nand_PageToBlock+0x28>)
 80025fc:	689b      	ldr	r3, [r3, #8]
 80025fe:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8002602:	4618      	mov	r0, r3
 8002604:	370c      	adds	r7, #12
 8002606:	46bd      	mov	sp, r7
 8002608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260c:	4770      	bx	lr
 800260e:	bf00      	nop
 8002610:	20001370 	.word	0x20001370

08002614 <nand_BlockToPage>:
//-------------------------------------------------------------------------------------------
uint32_t nand_BlockToPage(const uint32_t blk)
{
 8002614:	b480      	push	{r7}
 8002616:	b083      	sub	sp, #12
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
	return (blk * chipConf.BlockSize) / chipConf.PageSize;
 800261c:	4b07      	ldr	r3, [pc, #28]	; (800263c <nand_BlockToPage+0x28>)
 800261e:	689b      	ldr	r3, [r3, #8]
 8002620:	687a      	ldr	r2, [r7, #4]
 8002622:	fb03 f202 	mul.w	r2, r3, r2
 8002626:	4b05      	ldr	r3, [pc, #20]	; (800263c <nand_BlockToPage+0x28>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	fbb2 f3f3 	udiv	r3, r2, r3
}
 800262e:	4618      	mov	r0, r3
 8002630:	370c      	adds	r7, #12
 8002632:	46bd      	mov	sp, r7
 8002634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002638:	4770      	bx	lr
 800263a:	bf00      	nop
 800263c:	20001370 	.word	0x20001370

08002640 <showBuf>:
	return ret;
}
*/
//-------------------------------------------------------------------------------------------
void showBuf(uint8_t type, bool rd, uint32_t adr, uint32_t len, const uint8_t *buf)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b08e      	sub	sp, #56	; 0x38
 8002644:	af02      	add	r7, sp, #8
 8002646:	60ba      	str	r2, [r7, #8]
 8002648:	607b      	str	r3, [r7, #4]
 800264a:	4603      	mov	r3, r0
 800264c:	73fb      	strb	r3, [r7, #15]
 800264e:	460b      	mov	r3, r1
 8002650:	73bb      	strb	r3, [r7, #14]
int step = 32;
 8002652:	2320      	movs	r3, #32
 8002654:	617b      	str	r3, [r7, #20]
uint32_t ind = 0;
 8002656:	2300      	movs	r3, #0
 8002658:	62fb      	str	r3, [r7, #44]	; 0x2c
uint32_t max_ind = len;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	62bb      	str	r3, [r7, #40]	; 0x28

	if (type == 2) {
 800265e:	7bfb      	ldrb	r3, [r7, #15]
 8002660:	2b02      	cmp	r3, #2
 8002662:	d10e      	bne.n	8002682 <showBuf+0x42>
		if (rd) {
 8002664:	7bbb      	ldrb	r3, [r7, #14]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d009      	beq.n	800267e <showBuf+0x3e>
			ind = adr & (chipConf.PageSize - 1);// - devAdr;
 800266a:	4b46      	ldr	r3, [pc, #280]	; (8002784 <showBuf+0x144>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	3b01      	subs	r3, #1
 8002670:	68ba      	ldr	r2, [r7, #8]
 8002672:	4013      	ands	r3, r2
 8002674:	62fb      	str	r3, [r7, #44]	; 0x2c
			max_ind = chipConf.PageSize;
 8002676:	4b43      	ldr	r3, [pc, #268]	; (8002784 <showBuf+0x144>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	62bb      	str	r3, [r7, #40]	; 0x28
 800267c:	e001      	b.n	8002682 <showBuf+0x42>
		} else ind = max_ind;
 800267e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002680:	62fb      	str	r3, [r7, #44]	; 0x2c
	}
	if (ind < max_ind) {
 8002682:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002684:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002686:	429a      	cmp	r2, r3
 8002688:	d26d      	bcs.n	8002766 <showBuf+0x126>
		bool done = false;
 800268a:	2300      	movs	r3, #0
 800268c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		uint32_t ix = 0, sch = len / step;
 8002690:	2300      	movs	r3, #0
 8002692:	623b      	str	r3, [r7, #32]
 8002694:	697b      	ldr	r3, [r7, #20]
 8002696:	687a      	ldr	r2, [r7, #4]
 8002698:	fbb2 f3f3 	udiv	r3, r2, r3
 800269c:	61fb      	str	r3, [r7, #28]
		if (len % step) sch++;
 800269e:	697a      	ldr	r2, [r7, #20]
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	fbb3 f1f2 	udiv	r1, r3, r2
 80026a6:	fb01 f202 	mul.w	r2, r1, r2
 80026aa:	1a9b      	subs	r3, r3, r2
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d002      	beq.n	80026b6 <showBuf+0x76>
 80026b0:	69fb      	ldr	r3, [r7, #28]
 80026b2:	3301      	adds	r3, #1
 80026b4:	61fb      	str	r3, [r7, #28]
		stx[0] = '\0';
 80026b6:	4b34      	ldr	r3, [pc, #208]	; (8002788 <showBuf+0x148>)
 80026b8:	2200      	movs	r2, #0
 80026ba:	701a      	strb	r2, [r3, #0]
		while (!done) {
 80026bc:	e046      	b.n	800274c <showBuf+0x10c>
			sprintf(stx+strlen(stx), "%08X ", (unsigned int)adr);
 80026be:	4832      	ldr	r0, [pc, #200]	; (8002788 <showBuf+0x148>)
 80026c0:	f7fd fd86 	bl	80001d0 <strlen>
 80026c4:	4603      	mov	r3, r0
 80026c6:	4a30      	ldr	r2, [pc, #192]	; (8002788 <showBuf+0x148>)
 80026c8:	4413      	add	r3, r2
 80026ca:	68ba      	ldr	r2, [r7, #8]
 80026cc:	492f      	ldr	r1, [pc, #188]	; (800278c <showBuf+0x14c>)
 80026ce:	4618      	mov	r0, r3
 80026d0:	f00a f8a2 	bl	800c818 <siprintf>
			for (int i = 0; i < step; i++) {
 80026d4:	2300      	movs	r3, #0
 80026d6:	61bb      	str	r3, [r7, #24]
 80026d8:	e01d      	b.n	8002716 <showBuf+0xd6>
				sprintf(stx+strlen(stx), " %02X", *(buf + i + ind));
 80026da:	482b      	ldr	r0, [pc, #172]	; (8002788 <showBuf+0x148>)
 80026dc:	f7fd fd78 	bl	80001d0 <strlen>
 80026e0:	4603      	mov	r3, r0
 80026e2:	4a29      	ldr	r2, [pc, #164]	; (8002788 <showBuf+0x148>)
 80026e4:	1898      	adds	r0, r3, r2
 80026e6:	69ba      	ldr	r2, [r7, #24]
 80026e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026ea:	4413      	add	r3, r2
 80026ec:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80026ee:	4413      	add	r3, r2
 80026f0:	781b      	ldrb	r3, [r3, #0]
 80026f2:	461a      	mov	r2, r3
 80026f4:	4926      	ldr	r1, [pc, #152]	; (8002790 <showBuf+0x150>)
 80026f6:	f00a f88f 	bl	800c818 <siprintf>
				ix++;
 80026fa:	6a3b      	ldr	r3, [r7, #32]
 80026fc:	3301      	adds	r3, #1
 80026fe:	623b      	str	r3, [r7, #32]
				if (ix == len) {
 8002700:	6a3a      	ldr	r2, [r7, #32]
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	429a      	cmp	r2, r3
 8002706:	d103      	bne.n	8002710 <showBuf+0xd0>
					done = true;
 8002708:	2301      	movs	r3, #1
 800270a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					break;
 800270e:	e006      	b.n	800271e <showBuf+0xde>
			for (int i = 0; i < step; i++) {
 8002710:	69bb      	ldr	r3, [r7, #24]
 8002712:	3301      	adds	r3, #1
 8002714:	61bb      	str	r3, [r7, #24]
 8002716:	69ba      	ldr	r2, [r7, #24]
 8002718:	697b      	ldr	r3, [r7, #20]
 800271a:	429a      	cmp	r2, r3
 800271c:	dbdd      	blt.n	80026da <showBuf+0x9a>
				}
			}
			strcat(stx, eol);
 800271e:	4b1d      	ldr	r3, [pc, #116]	; (8002794 <showBuf+0x154>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	4619      	mov	r1, r3
 8002724:	4818      	ldr	r0, [pc, #96]	; (8002788 <showBuf+0x148>)
 8002726:	f00a f897 	bl	800c858 <strcat>
			adr += step;
 800272a:	697b      	ldr	r3, [r7, #20]
 800272c:	68ba      	ldr	r2, [r7, #8]
 800272e:	4413      	add	r3, r2
 8002730:	60bb      	str	r3, [r7, #8]
			ind += step;
 8002732:	697b      	ldr	r3, [r7, #20]
 8002734:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002736:	4413      	add	r3, r2
 8002738:	62fb      	str	r3, [r7, #44]	; 0x2c
			sch--;
 800273a:	69fb      	ldr	r3, [r7, #28]
 800273c:	3b01      	subs	r3, #1
 800273e:	61fb      	str	r3, [r7, #28]
			if (!sch) done = true;
 8002740:	69fb      	ldr	r3, [r7, #28]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d102      	bne.n	800274c <showBuf+0x10c>
 8002746:	2301      	movs	r3, #1
 8002748:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		while (!done) {
 800274c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002750:	f083 0301 	eor.w	r3, r3, #1
 8002754:	b2db      	uxtb	r3, r3
 8002756:	2b00      	cmp	r3, #0
 8002758:	d1b1      	bne.n	80026be <showBuf+0x7e>
		}
		Report(0, "%s", stx);
 800275a:	4a0b      	ldr	r2, [pc, #44]	; (8002788 <showBuf+0x148>)
 800275c:	490e      	ldr	r1, [pc, #56]	; (8002798 <showBuf+0x158>)
 800275e:	2000      	movs	r0, #0
 8002760:	f7ff fc0e 	bl	8001f80 <Report>
	} else {
		Report(0, "\tError: ind=%lu max_ind=%lu readed=%d%s", ind, max_ind, rd, eol);
	}
}
 8002764:	e00a      	b.n	800277c <showBuf+0x13c>
		Report(0, "\tError: ind=%lu max_ind=%lu readed=%d%s", ind, max_ind, rd, eol);
 8002766:	7bbb      	ldrb	r3, [r7, #14]
 8002768:	4a0a      	ldr	r2, [pc, #40]	; (8002794 <showBuf+0x154>)
 800276a:	6812      	ldr	r2, [r2, #0]
 800276c:	9201      	str	r2, [sp, #4]
 800276e:	9300      	str	r3, [sp, #0]
 8002770:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002772:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002774:	4909      	ldr	r1, [pc, #36]	; (800279c <showBuf+0x15c>)
 8002776:	2000      	movs	r0, #0
 8002778:	f7ff fc02 	bl	8001f80 <Report>
}
 800277c:	bf00      	nop
 800277e:	3730      	adds	r7, #48	; 0x30
 8002780:	46bd      	mov	sp, r7
 8002782:	bd80      	pop	{r7, pc}
 8002784:	20001370 	.word	0x20001370
 8002788:	20001394 	.word	0x20001394
 800278c:	0800d354 	.word	0x0800d354
 8002790:	0800d35c 	.word	0x0800d35c
 8002794:	20000004 	.word	0x20000004
 8002798:	0800d364 	.word	0x0800d364
 800279c:	0800d368 	.word	0x0800d368

080027a0 <defThread>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_defThread */
void defThread(void *argument)
{
 80027a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80027a2:	f2ad 4da4 	subw	sp, sp, #1188	; 0x4a4
 80027a6:	af06      	add	r7, sp, #24
 80027a8:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 80027ac:	f2a3 4384 	subw	r3, r3, #1156	; 0x484
 80027b0:	6018      	str	r0, [r3, #0]
#ifdef SET_SWV
	char stz[MAX_SCR_BUF];
#endif


	HAL_Delay(250);
 80027b2:	20fa      	movs	r0, #250	; 0xfa
 80027b4:	f001 fd74 	bl	80042a0 <HAL_Delay>
	Report(0, "%s", eol);
 80027b8:	4bb1      	ldr	r3, [pc, #708]	; (8002a80 <defThread+0x2e0>)
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	461a      	mov	r2, r3
 80027be:	49b1      	ldr	r1, [pc, #708]	; (8002a84 <defThread+0x2e4>)
 80027c0:	2000      	movs	r0, #0
 80027c2:	f7ff fbdd 	bl	8001f80 <Report>
	Report(1, "%s Старт '%s' memory:%lu/%lu bytes%s", version, __func__, xPortGetFreeHeapSize(), configTOTAL_HEAP_SIZE, eol);
 80027c6:	4bb0      	ldr	r3, [pc, #704]	; (8002a88 <defThread+0x2e8>)
 80027c8:	681c      	ldr	r4, [r3, #0]
 80027ca:	f009 fc83 	bl	800c0d4 <xPortGetFreeHeapSize>
 80027ce:	4602      	mov	r2, r0
 80027d0:	4bab      	ldr	r3, [pc, #684]	; (8002a80 <defThread+0x2e0>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	9302      	str	r3, [sp, #8]
 80027d6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80027da:	9301      	str	r3, [sp, #4]
 80027dc:	9200      	str	r2, [sp, #0]
 80027de:	4bab      	ldr	r3, [pc, #684]	; (8002a8c <defThread+0x2ec>)
 80027e0:	4622      	mov	r2, r4
 80027e2:	49ab      	ldr	r1, [pc, #684]	; (8002a90 <defThread+0x2f0>)
 80027e4:	2001      	movs	r0, #1
 80027e6:	f7ff fbcb 	bl	8001f80 <Report>


	uint8_t next_block_erase = 0;
 80027ea:	2300      	movs	r3, #0
 80027ec:	f887 3487 	strb.w	r3, [r7, #1159]	; 0x487
	uint32_t iBlk, stik;
	NAND_AddressTypeDef clr = {
 80027f0:	2300      	movs	r3, #0
 80027f2:	f8a7 3444 	strh.w	r3, [r7, #1092]	; 0x444
 80027f6:	2301      	movs	r3, #1
 80027f8:	f8a7 3446 	strh.w	r3, [r7, #1094]	; 0x446
 80027fc:	2300      	movs	r3, #0
 80027fe:	f8a7 3448 	strh.w	r3, [r7, #1096]	; 0x448
		.Page = 0,
		.Plane = 1,
		.Block = 0
	};
	uint8_t nand_show = 0;
 8002802:	2300      	movs	r3, #0
 8002804:	f887 347b 	strb.w	r3, [r7, #1147]	; 0x47b
	bool readed = false;
 8002808:	2300      	movs	r3, #0
 800280a:	f887 347a 	strb.w	r3, [r7, #1146]	; 0x47a
	char cid[32];
	if (nandState == HAL_NAND_STATE_READY) {
 800280e:	4ba1      	ldr	r3, [pc, #644]	; (8002a94 <defThread+0x2f4>)
 8002810:	781b      	ldrb	r3, [r3, #0]
 8002812:	2b01      	cmp	r3, #1
 8002814:	d15d      	bne.n	80028d2 <defThread+0x132>
		if (nandID.Device_Id == chipIDcode) strncpy(cid, chipID, sizeof(cid));
 8002816:	4ba0      	ldr	r3, [pc, #640]	; (8002a98 <defThread+0x2f8>)
 8002818:	785b      	ldrb	r3, [r3, #1]
 800281a:	22f1      	movs	r2, #241	; 0xf1
 800281c:	4293      	cmp	r3, r2
 800281e:	d108      	bne.n	8002832 <defThread+0x92>
 8002820:	4b9e      	ldr	r3, [pc, #632]	; (8002a9c <defThread+0x2fc>)
 8002822:	6819      	ldr	r1, [r3, #0]
 8002824:	f207 4324 	addw	r3, r7, #1060	; 0x424
 8002828:	2220      	movs	r2, #32
 800282a:	4618      	mov	r0, r3
 800282c:	f00a f838 	bl	800c8a0 <strncpy>
 8002830:	e006      	b.n	8002840 <defThread+0xa0>
		                               else strcpy(cid, "UNKNOWN");
 8002832:	f207 4324 	addw	r3, r7, #1060	; 0x424
 8002836:	4a9a      	ldr	r2, [pc, #616]	; (8002aa0 <defThread+0x300>)
 8002838:	e892 0003 	ldmia.w	r2, {r0, r1}
 800283c:	e883 0003 	stmia.w	r3, {r0, r1}
		strcpy(stx, "NAND:");
 8002840:	4b98      	ldr	r3, [pc, #608]	; (8002aa4 <defThread+0x304>)
 8002842:	4a99      	ldr	r2, [pc, #612]	; (8002aa8 <defThread+0x308>)
 8002844:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002848:	6018      	str	r0, [r3, #0]
 800284a:	3304      	adds	r3, #4
 800284c:	8019      	strh	r1, [r3, #0]
		uint8_t *bid = (uint8_t *)&nandID.Maker_Id;
 800284e:	4b92      	ldr	r3, [pc, #584]	; (8002a98 <defThread+0x2f8>)
 8002850:	f8c7 3468 	str.w	r3, [r7, #1128]	; 0x468
		for (int8_t i = 0; i < sizeof(NAND_IDsTypeDef); i++) sprintf(stx+strlen(stx), " %02X", *(bid + i));
 8002854:	2300      	movs	r3, #0
 8002856:	f887 3479 	strb.w	r3, [r7, #1145]	; 0x479
 800285a:	e016      	b.n	800288a <defThread+0xea>
 800285c:	4891      	ldr	r0, [pc, #580]	; (8002aa4 <defThread+0x304>)
 800285e:	f7fd fcb7 	bl	80001d0 <strlen>
 8002862:	4603      	mov	r3, r0
 8002864:	4a8f      	ldr	r2, [pc, #572]	; (8002aa4 <defThread+0x304>)
 8002866:	1898      	adds	r0, r3, r2
 8002868:	f997 3479 	ldrsb.w	r3, [r7, #1145]	; 0x479
 800286c:	f8d7 2468 	ldr.w	r2, [r7, #1128]	; 0x468
 8002870:	4413      	add	r3, r2
 8002872:	781b      	ldrb	r3, [r3, #0]
 8002874:	461a      	mov	r2, r3
 8002876:	498d      	ldr	r1, [pc, #564]	; (8002aac <defThread+0x30c>)
 8002878:	f009 ffce 	bl	800c818 <siprintf>
 800287c:	f997 3479 	ldrsb.w	r3, [r7, #1145]	; 0x479
 8002880:	b2db      	uxtb	r3, r3
 8002882:	3301      	adds	r3, #1
 8002884:	b2db      	uxtb	r3, r3
 8002886:	f887 3479 	strb.w	r3, [r7, #1145]	; 0x479
 800288a:	f897 3479 	ldrb.w	r3, [r7, #1145]	; 0x479
 800288e:	2b04      	cmp	r3, #4
 8002890:	d9e4      	bls.n	800285c <defThread+0xbc>
		sprintf(stx+strlen(stx),
 8002892:	4884      	ldr	r0, [pc, #528]	; (8002aa4 <defThread+0x304>)
 8002894:	f7fd fc9c 	bl	80001d0 <strlen>
 8002898:	4603      	mov	r3, r0
 800289a:	4a82      	ldr	r2, [pc, #520]	; (8002aa4 <defThread+0x304>)
 800289c:	1898      	adds	r0, r3, r2
				"\n\tMakerID=%02X\n\tDevice_Id=%02X '%s'\n\tThird_Id=%02X\n\tFourth_Id=%02X\n\tPlane_Id=%02X",
			    nandID.Maker_Id, nandID.Device_Id, cid, nandID.Third_Id, nandID.Fourth_Id, nandID.Plane_Id);
 800289e:	4b7e      	ldr	r3, [pc, #504]	; (8002a98 <defThread+0x2f8>)
 80028a0:	781b      	ldrb	r3, [r3, #0]
		sprintf(stx+strlen(stx),
 80028a2:	461c      	mov	r4, r3
			    nandID.Maker_Id, nandID.Device_Id, cid, nandID.Third_Id, nandID.Fourth_Id, nandID.Plane_Id);
 80028a4:	4b7c      	ldr	r3, [pc, #496]	; (8002a98 <defThread+0x2f8>)
 80028a6:	785b      	ldrb	r3, [r3, #1]
		sprintf(stx+strlen(stx),
 80028a8:	461d      	mov	r5, r3
			    nandID.Maker_Id, nandID.Device_Id, cid, nandID.Third_Id, nandID.Fourth_Id, nandID.Plane_Id);
 80028aa:	4b7b      	ldr	r3, [pc, #492]	; (8002a98 <defThread+0x2f8>)
 80028ac:	789b      	ldrb	r3, [r3, #2]
		sprintf(stx+strlen(stx),
 80028ae:	461a      	mov	r2, r3
			    nandID.Maker_Id, nandID.Device_Id, cid, nandID.Third_Id, nandID.Fourth_Id, nandID.Plane_Id);
 80028b0:	4b79      	ldr	r3, [pc, #484]	; (8002a98 <defThread+0x2f8>)
 80028b2:	78db      	ldrb	r3, [r3, #3]
		sprintf(stx+strlen(stx),
 80028b4:	4619      	mov	r1, r3
			    nandID.Maker_Id, nandID.Device_Id, cid, nandID.Third_Id, nandID.Fourth_Id, nandID.Plane_Id);
 80028b6:	4b78      	ldr	r3, [pc, #480]	; (8002a98 <defThread+0x2f8>)
 80028b8:	791b      	ldrb	r3, [r3, #4]
		sprintf(stx+strlen(stx),
 80028ba:	9303      	str	r3, [sp, #12]
 80028bc:	9102      	str	r1, [sp, #8]
 80028be:	9201      	str	r2, [sp, #4]
 80028c0:	f207 4324 	addw	r3, r7, #1060	; 0x424
 80028c4:	9300      	str	r3, [sp, #0]
 80028c6:	462b      	mov	r3, r5
 80028c8:	4622      	mov	r2, r4
 80028ca:	4979      	ldr	r1, [pc, #484]	; (8002ab0 <defThread+0x310>)
 80028cc:	f009 ffa4 	bl	800c818 <siprintf>
 80028d0:	e00c      	b.n	80028ec <defThread+0x14c>
	} else {
			sprintf(stx,
					"NAND: Error nandStatus='%s'(%d)",
					nandAllState[nandState & (MAX_NAND_STATE - 1)], nandState);
 80028d2:	4b70      	ldr	r3, [pc, #448]	; (8002a94 <defThread+0x2f4>)
 80028d4:	781b      	ldrb	r3, [r3, #0]
 80028d6:	f003 0303 	and.w	r3, r3, #3
			sprintf(stx,
 80028da:	4a76      	ldr	r2, [pc, #472]	; (8002ab4 <defThread+0x314>)
 80028dc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80028e0:	4b6c      	ldr	r3, [pc, #432]	; (8002a94 <defThread+0x2f4>)
 80028e2:	781b      	ldrb	r3, [r3, #0]
 80028e4:	4974      	ldr	r1, [pc, #464]	; (8002ab8 <defThread+0x318>)
 80028e6:	486f      	ldr	r0, [pc, #444]	; (8002aa4 <defThread+0x304>)
 80028e8:	f009 ff96 	bl	800c818 <siprintf>
	}
	Report(1, "%s%s", stx, eol);
 80028ec:	4b64      	ldr	r3, [pc, #400]	; (8002a80 <defThread+0x2e0>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	4a6c      	ldr	r2, [pc, #432]	; (8002aa4 <defThread+0x304>)
 80028f2:	4972      	ldr	r1, [pc, #456]	; (8002abc <defThread+0x31c>)
 80028f4:	2001      	movs	r0, #1
 80028f6:	f7ff fb43 	bl	8001f80 <Report>


	char screen[MAX_SCR_BUF];
	uint16_t err_color = BLACK;
 80028fa:	2300      	movs	r3, #0
 80028fc:	f8a7 3476 	strh.w	r3, [r7, #1142]	; 0x476
	ST7789_Fill(0, 0, ST7789_WIDTH - 1, fntKey->height, YELLOW);
 8002900:	4b6f      	ldr	r3, [pc, #444]	; (8002ac0 <defThread+0x320>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	785b      	ldrb	r3, [r3, #1]
 8002906:	b29b      	uxth	r3, r3
 8002908:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 800290c:	9200      	str	r2, [sp, #0]
 800290e:	22ef      	movs	r2, #239	; 0xef
 8002910:	2100      	movs	r1, #0
 8002912:	2000      	movs	r0, #0
 8002914:	f000 fff5 	bl	8003902 <ST7789_Fill>
	ST7789_Fill(0, ST7789_WIDTH - fntKey->height, ST7789_WIDTH - 1, ST7789_HEIGHT - 1, WHITE);
 8002918:	4b69      	ldr	r3, [pc, #420]	; (8002ac0 <defThread+0x320>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	785b      	ldrb	r3, [r3, #1]
 800291e:	b29b      	uxth	r3, r3
 8002920:	f1c3 03f0 	rsb	r3, r3, #240	; 0xf0
 8002924:	b299      	uxth	r1, r3
 8002926:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800292a:	9300      	str	r3, [sp, #0]
 800292c:	23ef      	movs	r3, #239	; 0xef
 800292e:	22ef      	movs	r2, #239	; 0xef
 8002930:	2000      	movs	r0, #0
 8002932:	f000 ffe6 	bl	8003902 <ST7789_Fill>

	sprintf(screen, "NAND : %s", cid);
 8002936:	f207 4224 	addw	r2, r7, #1060	; 0x424
 800293a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800293e:	4961      	ldr	r1, [pc, #388]	; (8002ac4 <defThread+0x324>)
 8002940:	4618      	mov	r0, r3
 8002942:	f009 ff69 	bl	800c818 <siprintf>
	mkLineCenter(screen, ST7789_WIDTH / tFont->width);
 8002946:	4b60      	ldr	r3, [pc, #384]	; (8002ac8 <defThread+0x328>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	781b      	ldrb	r3, [r3, #0]
 800294c:	461a      	mov	r2, r3
 800294e:	23f0      	movs	r3, #240	; 0xf0
 8002950:	fb93 f3f2 	sdiv	r3, r3, r2
 8002954:	b29a      	uxth	r2, r3
 8002956:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800295a:	4611      	mov	r1, r2
 800295c:	4618      	mov	r0, r3
 800295e:	f001 f8dd 	bl	8003b1c <mkLineCenter>
	sprintf(screen+strlen(screen),
 8002962:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002966:	4618      	mov	r0, r3
 8002968:	f7fd fc32 	bl	80001d0 <strlen>
 800296c:	4602      	mov	r2, r0
 800296e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002972:	189c      	adds	r4, r3, r2
 8002974:	4b55      	ldr	r3, [pc, #340]	; (8002acc <defThread+0x32c>)
 8002976:	681d      	ldr	r5, [r3, #0]
 8002978:	4b54      	ldr	r3, [pc, #336]	; (8002acc <defThread+0x32c>)
 800297a:	685e      	ldr	r6, [r3, #4]
			"PageSize:%lu\nSpareAreaSize:%lu\nBlockSize:%lu KB\nBlockNbr:%lu\nPlaneNbr:%lu\nPlaneSize:%lu MB",
			chipConf.PageSize,
			chipConf.SpareAreaSize,
			chipConf.BlockSize / 1024,
 800297c:	4b53      	ldr	r3, [pc, #332]	; (8002acc <defThread+0x32c>)
 800297e:	689b      	ldr	r3, [r3, #8]
	sprintf(screen+strlen(screen),
 8002980:	0a9b      	lsrs	r3, r3, #10
 8002982:	4a52      	ldr	r2, [pc, #328]	; (8002acc <defThread+0x32c>)
 8002984:	68d2      	ldr	r2, [r2, #12]
 8002986:	4951      	ldr	r1, [pc, #324]	; (8002acc <defThread+0x32c>)
 8002988:	6909      	ldr	r1, [r1, #16]
			chipConf.BlockNbr,
			chipConf.PlaneNbr,
			chipConf.PlaneSize / 1024 / 1024);
 800298a:	4850      	ldr	r0, [pc, #320]	; (8002acc <defThread+0x32c>)
 800298c:	6940      	ldr	r0, [r0, #20]
	sprintf(screen+strlen(screen),
 800298e:	0d00      	lsrs	r0, r0, #20
 8002990:	9003      	str	r0, [sp, #12]
 8002992:	9102      	str	r1, [sp, #8]
 8002994:	9201      	str	r2, [sp, #4]
 8002996:	9300      	str	r3, [sp, #0]
 8002998:	4633      	mov	r3, r6
 800299a:	462a      	mov	r2, r5
 800299c:	494c      	ldr	r1, [pc, #304]	; (8002ad0 <defThread+0x330>)
 800299e:	4620      	mov	r0, r4
 80029a0:	f009 ff3a 	bl	800c818 <siprintf>
	if (cb_nandCounter) sprintf(screen+strlen(screen), "\nCallBack:%lu", cb_nandCounter);
 80029a4:	4b4b      	ldr	r3, [pc, #300]	; (8002ad4 <defThread+0x334>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d00e      	beq.n	80029ca <defThread+0x22a>
 80029ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80029b0:	4618      	mov	r0, r3
 80029b2:	f7fd fc0d 	bl	80001d0 <strlen>
 80029b6:	4602      	mov	r2, r0
 80029b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80029bc:	4413      	add	r3, r2
 80029be:	4a45      	ldr	r2, [pc, #276]	; (8002ad4 <defThread+0x334>)
 80029c0:	6812      	ldr	r2, [r2, #0]
 80029c2:	4945      	ldr	r1, [pc, #276]	; (8002ad8 <defThread+0x338>)
 80029c4:	4618      	mov	r0, r3
 80029c6:	f009 ff27 	bl	800c818 <siprintf>
	ST7789_WriteString(0,
					   tFont->height + (tFont->height * 0.85),
 80029ca:	4b3f      	ldr	r3, [pc, #252]	; (8002ac8 <defThread+0x328>)
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	785b      	ldrb	r3, [r3, #1]
 80029d0:	4618      	mov	r0, r3
 80029d2:	f7fd fed1 	bl	8000778 <__aeabi_i2d>
 80029d6:	4604      	mov	r4, r0
 80029d8:	460d      	mov	r5, r1
 80029da:	4b3b      	ldr	r3, [pc, #236]	; (8002ac8 <defThread+0x328>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	785b      	ldrb	r3, [r3, #1]
 80029e0:	4618      	mov	r0, r3
 80029e2:	f7fd fec9 	bl	8000778 <__aeabi_i2d>
 80029e6:	a324      	add	r3, pc, #144	; (adr r3, 8002a78 <defThread+0x2d8>)
 80029e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029ec:	f7fd fc48 	bl	8000280 <__aeabi_dmul>
 80029f0:	4602      	mov	r2, r0
 80029f2:	460b      	mov	r3, r1
 80029f4:	4620      	mov	r0, r4
 80029f6:	4629      	mov	r1, r5
 80029f8:	f7fd fd72 	bl	80004e0 <__adddf3>
 80029fc:	4602      	mov	r2, r0
 80029fe:	460b      	mov	r3, r1
	ST7789_WriteString(0,
 8002a00:	4610      	mov	r0, r2
 8002a02:	4619      	mov	r1, r3
 8002a04:	f7fd ff22 	bl	800084c <__aeabi_d2uiz>
 8002a08:	4603      	mov	r3, r0
 8002a0a:	b298      	uxth	r0, r3
 8002a0c:	4b2e      	ldr	r3, [pc, #184]	; (8002ac8 <defThread+0x328>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	4a32      	ldr	r2, [pc, #200]	; (8002adc <defThread+0x33c>)
 8002a12:	8812      	ldrh	r2, [r2, #0]
 8002a14:	43d2      	mvns	r2, r2
 8002a16:	b292      	uxth	r2, r2
 8002a18:	4930      	ldr	r1, [pc, #192]	; (8002adc <defThread+0x33c>)
 8002a1a:	8809      	ldrh	r1, [r1, #0]
 8002a1c:	f107 0424 	add.w	r4, r7, #36	; 0x24
 8002a20:	9102      	str	r1, [sp, #8]
 8002a22:	9201      	str	r2, [sp, #4]
 8002a24:	685a      	ldr	r2, [r3, #4]
 8002a26:	9200      	str	r2, [sp, #0]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	4622      	mov	r2, r4
 8002a2c:	4601      	mov	r1, r0
 8002a2e:	2000      	movs	r0, #0
 8002a30:	f001 f81e 	bl	8003a70 <ST7789_WriteString>
					   screen,
					   *tFont,
					   ~back_color,
					   back_color);
	ipsOn(1);
 8002a34:	2001      	movs	r0, #1
 8002a36:	f000 fdd5 	bl	80035e4 <ipsOn>


	bool loop = true;
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	f887 3475 	strb.w	r3, [r7, #1141]	; 0x475
	bool led = false;
 8002a40:	2300      	movs	r3, #0
 8002a42:	f887 3474 	strb.w	r3, [r7, #1140]	; 0x474
	uint32_t tmr = get_tmr(1);
 8002a46:	2001      	movs	r0, #1
 8002a48:	f7ff f982 	bl	8001d50 <get_tmr>
 8002a4c:	f8c7 0470 	str.w	r0, [r7, #1136]	; 0x470

	s_qcmd qcmd = {0};
 8002a50:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 8002a54:	f5a3 638d 	sub.w	r3, r3, #1128	; 0x468
 8002a58:	2200      	movs	r2, #0
 8002a5a:	801a      	strh	r2, [r3, #0]
	uint8_t prio = 0;
 8002a5c:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 8002a60:	f2a3 4369 	subw	r3, r3, #1129	; 0x469
 8002a64:	2200      	movs	r2, #0
 8002a66:	701a      	strb	r2, [r3, #0]
	osStatus_t qs = osOK;
 8002a68:	2300      	movs	r3, #0
 8002a6a:	f8c7 346c 	str.w	r3, [r7, #1132]	; 0x46c

  /* Infinite loop */

	while (loop) {
 8002a6e:	f000 bc2c 	b.w	80032ca <defThread+0xb2a>
 8002a72:	bf00      	nop
 8002a74:	f3af 8000 	nop.w
 8002a78:	33333333 	.word	0x33333333
 8002a7c:	3feb3333 	.word	0x3feb3333
 8002a80:	20000004 	.word	0x20000004
 8002a84:	0800d364 	.word	0x0800d364
 8002a88:	20000000 	.word	0x20000000
 8002a8c:	0800f818 	.word	0x0800f818
 8002a90:	0800d390 	.word	0x0800d390
 8002a94:	20000069 	.word	0x20000069
 8002a98:	20001368 	.word	0x20001368
 8002a9c:	2000006c 	.word	0x2000006c
 8002aa0:	0800d3bc 	.word	0x0800d3bc
 8002aa4:	20001394 	.word	0x20001394
 8002aa8:	0800d3c4 	.word	0x0800d3c4
 8002aac:	0800d35c 	.word	0x0800d35c
 8002ab0:	0800d3cc 	.word	0x0800d3cc
 8002ab4:	20000070 	.word	0x20000070
 8002ab8:	0800d420 	.word	0x0800d420
 8002abc:	0800d440 	.word	0x0800d440
 8002ac0:	20000060 	.word	0x20000060
 8002ac4:	0800d448 	.word	0x0800d448
 8002ac8:	20000064 	.word	0x20000064
 8002acc:	20001370 	.word	0x20001370
 8002ad0:	0800d454 	.word	0x0800d454
 8002ad4:	20001364 	.word	0x20001364
 8002ad8:	0800d4b0 	.word	0x0800d4b0
 8002adc:	2000134e 	.word	0x2000134e

		if (check_tmr(tmr)) {
 8002ae0:	f8d7 0470 	ldr.w	r0, [r7, #1136]	; 0x470
 8002ae4:	f7ff f941 	bl	8001d6a <check_tmr>
 8002ae8:	4603      	mov	r3, r0
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	f000 808d 	beq.w	8002c0a <defThread+0x46a>
			tmr = get_tmr(1);
 8002af0:	2001      	movs	r0, #1
 8002af2:	f7ff f92d 	bl	8001d50 <get_tmr>
 8002af6:	f8c7 0470 	str.w	r0, [r7, #1136]	; 0x470
			//
			sec2str(screen);
 8002afa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002afe:	4618      	mov	r0, r3
 8002b00:	f7ff f9a4 	bl	8001e4c <sec2str>
#ifdef SET_SWV
			strcpy(stz, screen);
#endif
			ST7789_WriteString(8, 0, mkLineCenter(screen, ST7789_WIDTH / fntKey->width), *fntKey, BLUE, YELLOW);
 8002b04:	4ba2      	ldr	r3, [pc, #648]	; (8002d90 <defThread+0x5f0>)
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	781b      	ldrb	r3, [r3, #0]
 8002b0a:	461a      	mov	r2, r3
 8002b0c:	23f0      	movs	r3, #240	; 0xf0
 8002b0e:	fb93 f3f2 	sdiv	r3, r3, r2
 8002b12:	b29a      	uxth	r2, r3
 8002b14:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b18:	4611      	mov	r1, r2
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	f000 fffe 	bl	8003b1c <mkLineCenter>
 8002b20:	4601      	mov	r1, r0
 8002b22:	4b9b      	ldr	r3, [pc, #620]	; (8002d90 <defThread+0x5f0>)
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 8002b2a:	9202      	str	r2, [sp, #8]
 8002b2c:	221f      	movs	r2, #31
 8002b2e:	9201      	str	r2, [sp, #4]
 8002b30:	685a      	ldr	r2, [r3, #4]
 8002b32:	9200      	str	r2, [sp, #0]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	460a      	mov	r2, r1
 8002b38:	2100      	movs	r1, #0
 8002b3a:	2008      	movs	r0, #8
 8002b3c:	f000 ff98 	bl	8003a70 <ST7789_WriteString>

			sprintf(screen, "Error: 0x%02X", devError);
 8002b40:	4b94      	ldr	r3, [pc, #592]	; (8002d94 <defThread+0x5f4>)
 8002b42:	781b      	ldrb	r3, [r3, #0]
 8002b44:	461a      	mov	r2, r3
 8002b46:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b4a:	4993      	ldr	r1, [pc, #588]	; (8002d98 <defThread+0x5f8>)
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	f009 fe63 	bl	800c818 <siprintf>
			if (devError) err_color = RED; else err_color = BLACK;
 8002b52:	4b90      	ldr	r3, [pc, #576]	; (8002d94 <defThread+0x5f4>)
 8002b54:	781b      	ldrb	r3, [r3, #0]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d004      	beq.n	8002b64 <defThread+0x3c4>
 8002b5a:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002b5e:	f8a7 3476 	strh.w	r3, [r7, #1142]	; 0x476
 8002b62:	e002      	b.n	8002b6a <defThread+0x3ca>
 8002b64:	2300      	movs	r3, #0
 8002b66:	f8a7 3476 	strh.w	r3, [r7, #1142]	; 0x476
			ST7789_WriteString(0, ST7789_WIDTH - fntKey->height, mkLineCenter(screen, ST7789_WIDTH / fntKey->width), *fntKey, err_color, WHITE);
 8002b6a:	4b89      	ldr	r3, [pc, #548]	; (8002d90 <defThread+0x5f0>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	785b      	ldrb	r3, [r3, #1]
 8002b70:	b29b      	uxth	r3, r3
 8002b72:	f1c3 03f0 	rsb	r3, r3, #240	; 0xf0
 8002b76:	b29c      	uxth	r4, r3
 8002b78:	4b85      	ldr	r3, [pc, #532]	; (8002d90 <defThread+0x5f0>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	781b      	ldrb	r3, [r3, #0]
 8002b7e:	461a      	mov	r2, r3
 8002b80:	23f0      	movs	r3, #240	; 0xf0
 8002b82:	fb93 f3f2 	sdiv	r3, r3, r2
 8002b86:	b29a      	uxth	r2, r3
 8002b88:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002b8c:	4611      	mov	r1, r2
 8002b8e:	4618      	mov	r0, r3
 8002b90:	f000 ffc4 	bl	8003b1c <mkLineCenter>
 8002b94:	4601      	mov	r1, r0
 8002b96:	4b7e      	ldr	r3, [pc, #504]	; (8002d90 <defThread+0x5f0>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002b9e:	9202      	str	r2, [sp, #8]
 8002ba0:	f8b7 2476 	ldrh.w	r2, [r7, #1142]	; 0x476
 8002ba4:	9201      	str	r2, [sp, #4]
 8002ba6:	685a      	ldr	r2, [r3, #4]
 8002ba8:	9200      	str	r2, [sp, #0]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	460a      	mov	r2, r1
 8002bae:	4621      	mov	r1, r4
 8002bb0:	2000      	movs	r0, #0
 8002bb2:	f000 ff5d 	bl	8003a70 <ST7789_WriteString>
			//puts("Second...");
			printf("[%s] %s%s", __func__, stz, eol);
#endif
			//

			if (qStat != 0) {
 8002bb6:	4b79      	ldr	r3, [pc, #484]	; (8002d9c <defThread+0x5fc>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d015      	beq.n	8002bea <defThread+0x44a>
				if (qs != qStat) {
 8002bbe:	4b77      	ldr	r3, [pc, #476]	; (8002d9c <defThread+0x5fc>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f8d7 246c 	ldr.w	r2, [r7, #1132]	; 0x46c
 8002bc6:	429a      	cmp	r2, r3
 8002bc8:	d00f      	beq.n	8002bea <defThread+0x44a>
					Report(1, "OS: %s%s", get_qStat(qStat), eol);
 8002bca:	4b74      	ldr	r3, [pc, #464]	; (8002d9c <defThread+0x5fc>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	4618      	mov	r0, r3
 8002bd0:	f7fe ff4a 	bl	8001a68 <get_qStat>
 8002bd4:	4602      	mov	r2, r0
 8002bd6:	4b72      	ldr	r3, [pc, #456]	; (8002da0 <defThread+0x600>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	4972      	ldr	r1, [pc, #456]	; (8002da4 <defThread+0x604>)
 8002bdc:	2001      	movs	r0, #1
 8002bde:	f7ff f9cf 	bl	8001f80 <Report>
					qs = qStat;
 8002be2:	4b6e      	ldr	r3, [pc, #440]	; (8002d9c <defThread+0x5fc>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f8c7 346c 	str.w	r3, [r7, #1132]	; 0x46c
				}
			}

			if (devError) led = true; else led = false;
 8002bea:	4b6a      	ldr	r3, [pc, #424]	; (8002d94 <defThread+0x5f4>)
 8002bec:	781b      	ldrb	r3, [r3, #0]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d003      	beq.n	8002bfa <defThread+0x45a>
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	f887 3474 	strb.w	r3, [r7, #1140]	; 0x474
 8002bf8:	e002      	b.n	8002c00 <defThread+0x460>
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	f887 3474 	strb.w	r3, [r7, #1140]	; 0x474
			errLedOn(led);
 8002c00:	f897 3474 	ldrb.w	r3, [r7, #1140]	; 0x474
 8002c04:	4618      	mov	r0, r3
 8002c06:	f7ff f84d 	bl	8001ca4 <errLedOn>

		}

		if ((qStat = osMessageQueueGet(myQueHandle, (void *)&qcmd, &prio, 10)) != osOK) {
 8002c0a:	4b67      	ldr	r3, [pc, #412]	; (8002da8 <defThread+0x608>)
 8002c0c:	6818      	ldr	r0, [r3, #0]
 8002c0e:	f107 021f 	add.w	r2, r7, #31
 8002c12:	f107 0120 	add.w	r1, r7, #32
 8002c16:	230a      	movs	r3, #10
 8002c18:	f006 fcee 	bl	80095f8 <osMessageQueueGet>
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	4a5f      	ldr	r2, [pc, #380]	; (8002d9c <defThread+0x5fc>)
 8002c20:	6013      	str	r3, [r2, #0]
 8002c22:	4b5e      	ldr	r3, [pc, #376]	; (8002d9c <defThread+0x5fc>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d023      	beq.n	8002c72 <defThread+0x4d2>
			if (qs != qStat) qs = qStat;
 8002c2a:	4b5c      	ldr	r3, [pc, #368]	; (8002d9c <defThread+0x5fc>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f8d7 246c 	ldr.w	r2, [r7, #1132]	; 0x46c
 8002c32:	429a      	cmp	r2, r3
 8002c34:	d003      	beq.n	8002c3e <defThread+0x49e>
 8002c36:	4b59      	ldr	r3, [pc, #356]	; (8002d9c <defThread+0x5fc>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f8c7 346c 	str.w	r3, [r7, #1132]	; 0x46c
			if (qStat != osErrorTimeout) {
 8002c3e:	4b57      	ldr	r3, [pc, #348]	; (8002d9c <defThread+0x5fc>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f113 0f02 	cmn.w	r3, #2
 8002c46:	f000 82ee 	beq.w	8003226 <defThread+0xa86>
				devError |= devQUE;
 8002c4a:	4b52      	ldr	r3, [pc, #328]	; (8002d94 <defThread+0x5f4>)
 8002c4c:	781b      	ldrb	r3, [r3, #0]
 8002c4e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002c52:	b2da      	uxtb	r2, r3
 8002c54:	4b4f      	ldr	r3, [pc, #316]	; (8002d94 <defThread+0x5f4>)
 8002c56:	701a      	strb	r2, [r3, #0]
				Report(1, "OS: %s%s", get_qStat(qStat), eol);
 8002c58:	4b50      	ldr	r3, [pc, #320]	; (8002d9c <defThread+0x5fc>)
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	f7fe ff03 	bl	8001a68 <get_qStat>
 8002c62:	4602      	mov	r2, r0
 8002c64:	4b4e      	ldr	r3, [pc, #312]	; (8002da0 <defThread+0x600>)
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	494e      	ldr	r1, [pc, #312]	; (8002da4 <defThread+0x604>)
 8002c6a:	2001      	movs	r0, #1
 8002c6c:	f7ff f988 	bl	8001f80 <Report>
 8002c70:	e2d9      	b.n	8003226 <defThread+0xa86>
			}
		} else {
			sprintf(screen, "Cmd: %s", str_cmds[qcmd.cmd]);
 8002c72:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 8002c76:	f5a3 638d 	sub.w	r3, r3, #1128	; 0x468
 8002c7a:	781b      	ldrb	r3, [r3, #0]
 8002c7c:	461a      	mov	r2, r3
 8002c7e:	4b4b      	ldr	r3, [pc, #300]	; (8002dac <defThread+0x60c>)
 8002c80:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8002c84:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002c88:	4949      	ldr	r1, [pc, #292]	; (8002db0 <defThread+0x610>)
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	f009 fdc4 	bl	800c818 <siprintf>
			ST7789_WriteString(0, ST7789_WIDTH - (fntKey->height << 1),
 8002c90:	4b3f      	ldr	r3, [pc, #252]	; (8002d90 <defThread+0x5f0>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	785b      	ldrb	r3, [r3, #1]
 8002c96:	b29b      	uxth	r3, r3
 8002c98:	005b      	lsls	r3, r3, #1
 8002c9a:	b29b      	uxth	r3, r3
 8002c9c:	f1c3 03f0 	rsb	r3, r3, #240	; 0xf0
 8002ca0:	b29c      	uxth	r4, r3
							   mkLineCenter(screen, ST7789_WIDTH / fntKey->width),
 8002ca2:	4b3b      	ldr	r3, [pc, #236]	; (8002d90 <defThread+0x5f0>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	781b      	ldrb	r3, [r3, #0]
 8002ca8:	461a      	mov	r2, r3
 8002caa:	23f0      	movs	r3, #240	; 0xf0
 8002cac:	fb93 f3f2 	sdiv	r3, r3, r2
 8002cb0:	b29a      	uxth	r2, r3
 8002cb2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002cb6:	4611      	mov	r1, r2
 8002cb8:	4618      	mov	r0, r3
 8002cba:	f000 ff2f 	bl	8003b1c <mkLineCenter>
 8002cbe:	4601      	mov	r1, r0
			ST7789_WriteString(0, ST7789_WIDTH - (fntKey->height << 1),
 8002cc0:	4b33      	ldr	r3, [pc, #204]	; (8002d90 <defThread+0x5f0>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	9202      	str	r2, [sp, #8]
 8002cc8:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8002ccc:	9201      	str	r2, [sp, #4]
 8002cce:	685a      	ldr	r2, [r3, #4]
 8002cd0:	9200      	str	r2, [sp, #0]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	460a      	mov	r2, r1
 8002cd6:	4621      	mov	r1, r4
 8002cd8:	2000      	movs	r0, #0
 8002cda:	f000 fec9 	bl	8003a70 <ST7789_WriteString>
							   *fntKey,
							   CYAN,
							   BLACK);
			//
			Report(1, "Command(%u.%u): '%s'%s", qcmd.cmd, qcmd.attr, str_cmds[qcmd.cmd], eol);
 8002cde:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 8002ce2:	f5a3 638d 	sub.w	r3, r3, #1128	; 0x468
 8002ce6:	781b      	ldrb	r3, [r3, #0]
 8002ce8:	4619      	mov	r1, r3
 8002cea:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 8002cee:	f5a3 638d 	sub.w	r3, r3, #1128	; 0x468
 8002cf2:	785b      	ldrb	r3, [r3, #1]
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 8002cfa:	f5a3 638d 	sub.w	r3, r3, #1128	; 0x468
 8002cfe:	781b      	ldrb	r3, [r3, #0]
 8002d00:	461a      	mov	r2, r3
 8002d02:	4b2a      	ldr	r3, [pc, #168]	; (8002dac <defThread+0x60c>)
 8002d04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d08:	4a25      	ldr	r2, [pc, #148]	; (8002da0 <defThread+0x600>)
 8002d0a:	6812      	ldr	r2, [r2, #0]
 8002d0c:	9201      	str	r2, [sp, #4]
 8002d0e:	9300      	str	r3, [sp, #0]
 8002d10:	4603      	mov	r3, r0
 8002d12:	460a      	mov	r2, r1
 8002d14:	4927      	ldr	r1, [pc, #156]	; (8002db4 <defThread+0x614>)
 8002d16:	2001      	movs	r0, #1
 8002d18:	f7ff f932 	bl	8001f80 <Report>
			//
			nand_show = 0;
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	f887 347b 	strb.w	r3, [r7, #1147]	; 0x47b
			switch (qcmd.cmd) {
 8002d22:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 8002d26:	f5a3 638d 	sub.w	r3, r3, #1128	; 0x468
 8002d2a:	781b      	ldrb	r3, [r3, #0]
 8002d2c:	2b07      	cmp	r3, #7
 8002d2e:	f200 8267 	bhi.w	8003200 <defThread+0xa60>
 8002d32:	a201      	add	r2, pc, #4	; (adr r2, 8002d38 <defThread+0x598>)
 8002d34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d38:	08002d59 	.word	0x08002d59
 8002d3c:	08002d61 	.word	0x08002d61
 8002d40:	08002dc5 	.word	0x08002dc5
 8002d44:	08002e83 	.word	0x08002e83
 8002d48:	08002fbd 	.word	0x08002fbd
 8002d4c:	08002eaf 	.word	0x08002eaf
 8002d50:	08002f69 	.word	0x08002f69
 8002d54:	08002fbd 	.word	0x08002fbd
				case cmdRestart:
					loop = false;
 8002d58:	2300      	movs	r3, #0
 8002d5a:	f887 3475 	strb.w	r3, [r7, #1141]	; 0x475
		  		break;
 8002d5e:	e24f      	b.n	8003200 <defThread+0xa60>
		  		break;
				case cmdEpoch:
					if (!qcmd.attr) {//set date&time
 8002d60:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 8002d64:	f5a3 638d 	sub.w	r3, r3, #1128	; 0x468
 8002d68:	785b      	ldrb	r3, [r3, #1]
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d105      	bne.n	8002d7a <defThread+0x5da>
						set_Date(epoch);
 8002d6e:	4b12      	ldr	r3, [pc, #72]	; (8002db8 <defThread+0x618>)
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	4618      	mov	r0, r3
 8002d74:	f7ff f80a 	bl	8001d8c <set_Date>
					} else {//show date&time
						sec2str(stx);
						Report(0, "%s <- Current date&time%s", stx, eol);
					}
				break;
 8002d78:	e242      	b.n	8003200 <defThread+0xa60>
						sec2str(stx);
 8002d7a:	4810      	ldr	r0, [pc, #64]	; (8002dbc <defThread+0x61c>)
 8002d7c:	f7ff f866 	bl	8001e4c <sec2str>
						Report(0, "%s <- Current date&time%s", stx, eol);
 8002d80:	4b07      	ldr	r3, [pc, #28]	; (8002da0 <defThread+0x600>)
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	4a0d      	ldr	r2, [pc, #52]	; (8002dbc <defThread+0x61c>)
 8002d86:	490e      	ldr	r1, [pc, #56]	; (8002dc0 <defThread+0x620>)
 8002d88:	2000      	movs	r0, #0
 8002d8a:	f7ff f8f9 	bl	8001f80 <Report>
				break;
 8002d8e:	e237      	b.n	8003200 <defThread+0xa60>
 8002d90:	20000060 	.word	0x20000060
 8002d94:	20000334 	.word	0x20000334
 8002d98:	0800d4c0 	.word	0x0800d4c0
 8002d9c:	20001390 	.word	0x20001390
 8002da0:	20000004 	.word	0x20000004
 8002da4:	0800d4d0 	.word	0x0800d4d0
 8002da8:	2000032c 	.word	0x2000032c
 8002dac:	20000028 	.word	0x20000028
 8002db0:	0800d4dc 	.word	0x0800d4dc
 8002db4:	0800d4e4 	.word	0x0800d4e4
 8002db8:	2000004c 	.word	0x2000004c
 8002dbc:	20001394 	.word	0x20001394
 8002dc0:	0800d4fc 	.word	0x0800d4fc
				case cmdRead:
				{
					uint32_t p = (nandAdr - devAdr) / chipConf.PageSize;
 8002dc4:	4b92      	ldr	r3, [pc, #584]	; (8003010 <defThread+0x870>)
 8002dc6:	681a      	ldr	r2, [r3, #0]
 8002dc8:	4b92      	ldr	r3, [pc, #584]	; (8003014 <defThread+0x874>)
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	1ad2      	subs	r2, r2, r3
 8002dce:	4b92      	ldr	r3, [pc, #584]	; (8003018 <defThread+0x878>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dd6:	f8c7 344c 	str.w	r3, [r7, #1100]	; 0x44c
					NAND_AddressTypeDef addr = {
 8002dda:	f8d7 344c 	ldr.w	r3, [r7, #1100]	; 0x44c
 8002dde:	b29a      	uxth	r2, r3
 8002de0:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 8002de4:	f5a3 638e 	sub.w	r3, r3, #1136	; 0x470
 8002de8:	801a      	strh	r2, [r3, #0]
 8002dea:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 8002dee:	f5a3 638e 	sub.w	r3, r3, #1136	; 0x470
 8002df2:	2201      	movs	r2, #1
 8002df4:	805a      	strh	r2, [r3, #2]
						.Page = p,
						.Plane = 1,
						.Block = nand_PageToBlock(p)
 8002df6:	f8d7 044c 	ldr.w	r0, [r7, #1100]	; 0x44c
 8002dfa:	f7ff fbf5 	bl	80025e8 <nand_PageToBlock>
 8002dfe:	4603      	mov	r3, r0
					NAND_AddressTypeDef addr = {
 8002e00:	b29a      	uxth	r2, r3
 8002e02:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 8002e06:	f5a3 638e 	sub.w	r3, r3, #1136	; 0x470
 8002e0a:	809a      	strh	r2, [r3, #4]
					};
					Report(1, "Read nand adr:0x%X len:%lu (page:%lu blk:%lu)%s",
 8002e0c:	4b80      	ldr	r3, [pc, #512]	; (8003010 <defThread+0x870>)
 8002e0e:	681a      	ldr	r2, [r3, #0]
 8002e10:	4b82      	ldr	r3, [pc, #520]	; (800301c <defThread+0x87c>)
 8002e12:	881b      	ldrh	r3, [r3, #0]
 8002e14:	461c      	mov	r4, r3
							  nandAdr, nandLen, addr.Page, addr.Block, eol);
 8002e16:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 8002e1a:	f5a3 638e 	sub.w	r3, r3, #1136	; 0x470
 8002e1e:	881b      	ldrh	r3, [r3, #0]
					Report(1, "Read nand adr:0x%X len:%lu (page:%lu blk:%lu)%s",
 8002e20:	4619      	mov	r1, r3
							  nandAdr, nandLen, addr.Page, addr.Block, eol);
 8002e22:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 8002e26:	f5a3 638e 	sub.w	r3, r3, #1136	; 0x470
 8002e2a:	889b      	ldrh	r3, [r3, #4]
					Report(1, "Read nand adr:0x%X len:%lu (page:%lu blk:%lu)%s",
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	4b7c      	ldr	r3, [pc, #496]	; (8003020 <defThread+0x880>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	9302      	str	r3, [sp, #8]
 8002e34:	9001      	str	r0, [sp, #4]
 8002e36:	9100      	str	r1, [sp, #0]
 8002e38:	4623      	mov	r3, r4
 8002e3a:	497a      	ldr	r1, [pc, #488]	; (8003024 <defThread+0x884>)
 8002e3c:	2001      	movs	r0, #1
 8002e3e:	f7ff f89f 	bl	8001f80 <Report>
					if (rdBuf) {
 8002e42:	4b79      	ldr	r3, [pc, #484]	; (8003028 <defThread+0x888>)
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	f000 81d5 	beq.w	80031f6 <defThread+0xa56>
						if (HAL_NAND_Read_Page_8b(nandPort, &addr, rdBuf, 1) == HAL_OK) {
 8002e4c:	4b77      	ldr	r3, [pc, #476]	; (800302c <defThread+0x88c>)
 8002e4e:	6818      	ldr	r0, [r3, #0]
 8002e50:	4b75      	ldr	r3, [pc, #468]	; (8003028 <defThread+0x888>)
 8002e52:	681a      	ldr	r2, [r3, #0]
 8002e54:	f107 0118 	add.w	r1, r7, #24
 8002e58:	2301      	movs	r3, #1
 8002e5a:	f002 fa1a 	bl	8005292 <HAL_NAND_Read_Page_8b>
 8002e5e:	4603      	mov	r3, r0
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d106      	bne.n	8002e72 <defThread+0x6d2>
							nand_show = 1;
 8002e64:	2301      	movs	r3, #1
 8002e66:	f887 347b 	strb.w	r3, [r7, #1147]	; 0x47b
							readed = true;
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	f887 347a 	strb.w	r3, [r7, #1146]	; 0x47a
						} else devError |= devNAND;
					}
				}
				break;
 8002e70:	e1c1      	b.n	80031f6 <defThread+0xa56>
						} else devError |= devNAND;
 8002e72:	4b6f      	ldr	r3, [pc, #444]	; (8003030 <defThread+0x890>)
 8002e74:	781b      	ldrb	r3, [r3, #0]
 8002e76:	f043 0320 	orr.w	r3, r3, #32
 8002e7a:	b2da      	uxtb	r2, r3
 8002e7c:	4b6c      	ldr	r3, [pc, #432]	; (8003030 <defThread+0x890>)
 8002e7e:	701a      	strb	r2, [r3, #0]
				break;
 8002e80:	e1b9      	b.n	80031f6 <defThread+0xa56>
				case cmdNext:
					Report(1, "Read next nand adr:0x%X len:%lu%s",
 8002e82:	4b63      	ldr	r3, [pc, #396]	; (8003010 <defThread+0x870>)
 8002e84:	681a      	ldr	r2, [r3, #0]
 8002e86:	4b65      	ldr	r3, [pc, #404]	; (800301c <defThread+0x87c>)
 8002e88:	881b      	ldrh	r3, [r3, #0]
 8002e8a:	4619      	mov	r1, r3
 8002e8c:	4b64      	ldr	r3, [pc, #400]	; (8003020 <defThread+0x880>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	9300      	str	r3, [sp, #0]
 8002e92:	460b      	mov	r3, r1
 8002e94:	4967      	ldr	r1, [pc, #412]	; (8003034 <defThread+0x894>)
 8002e96:	2001      	movs	r0, #1
 8002e98:	f7ff f872 	bl	8001f80 <Report>
							  nandAdr, nandLen, eol);
					if (rdBuf) nand_show = 2;
 8002e9c:	4b62      	ldr	r3, [pc, #392]	; (8003028 <defThread+0x888>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	f000 81aa 	beq.w	80031fa <defThread+0xa5a>
 8002ea6:	2302      	movs	r3, #2
 8002ea8:	f887 347b 	strb.w	r3, [r7, #1147]	; 0x47b
				break;
 8002eac:	e1a5      	b.n	80031fa <defThread+0xa5a>
				case cmdErase:
					if (!qcmd.attr) {
 8002eae:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 8002eb2:	f5a3 638d 	sub.w	r3, r3, #1128	; 0x468
 8002eb6:	785b      	ldrb	r3, [r3, #1]
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d146      	bne.n	8002f4a <defThread+0x7aa>
						NAND_AddressTypeDef addr = {
							.Page = nand_BlockToPage(nandBlk),
 8002ebc:	4b5e      	ldr	r3, [pc, #376]	; (8003038 <defThread+0x898>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	f7ff fba7 	bl	8002614 <nand_BlockToPage>
 8002ec6:	4603      	mov	r3, r0
						NAND_AddressTypeDef addr = {
 8002ec8:	b29a      	uxth	r2, r3
 8002eca:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 8002ece:	f5a3 638f 	sub.w	r3, r3, #1144	; 0x478
 8002ed2:	801a      	strh	r2, [r3, #0]
 8002ed4:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 8002ed8:	f5a3 638f 	sub.w	r3, r3, #1144	; 0x478
 8002edc:	2201      	movs	r2, #1
 8002ede:	805a      	strh	r2, [r3, #2]
 8002ee0:	4b55      	ldr	r3, [pc, #340]	; (8003038 <defThread+0x898>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	b29a      	uxth	r2, r3
 8002ee6:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 8002eea:	f5a3 638f 	sub.w	r3, r3, #1144	; 0x478
 8002eee:	809a      	strh	r2, [r3, #4]
							.Plane = 1,
							.Block = nandBlk
						};
						Report(1, "Erase nand block:%lu... ", addr.Block);
 8002ef0:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 8002ef4:	f5a3 638f 	sub.w	r3, r3, #1144	; 0x478
 8002ef8:	889b      	ldrh	r3, [r3, #4]
 8002efa:	461a      	mov	r2, r3
 8002efc:	494f      	ldr	r1, [pc, #316]	; (800303c <defThread+0x89c>)
 8002efe:	2001      	movs	r0, #1
 8002f00:	f7ff f83e 	bl	8001f80 <Report>
						uint32_t stik = HAL_GetTick();
 8002f04:	f001 f9c0 	bl	8004288 <HAL_GetTick>
 8002f08:	f8c7 0460 	str.w	r0, [r7, #1120]	; 0x460
						if (HAL_NAND_Erase_Block(nandPort, &addr) != HAL_OK) devError |= devNAND;
 8002f0c:	4b47      	ldr	r3, [pc, #284]	; (800302c <defThread+0x88c>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f107 0210 	add.w	r2, r7, #16
 8002f14:	4611      	mov	r1, r2
 8002f16:	4618      	mov	r0, r3
 8002f18:	f002 fc6d 	bl	80057f6 <HAL_NAND_Erase_Block>
 8002f1c:	4603      	mov	r3, r0
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d006      	beq.n	8002f30 <defThread+0x790>
 8002f22:	4b43      	ldr	r3, [pc, #268]	; (8003030 <defThread+0x890>)
 8002f24:	781b      	ldrb	r3, [r3, #0]
 8002f26:	f043 0320 	orr.w	r3, r3, #32
 8002f2a:	b2da      	uxtb	r2, r3
 8002f2c:	4b40      	ldr	r3, [pc, #256]	; (8003030 <defThread+0x890>)
 8002f2e:	701a      	strb	r2, [r3, #0]
						Report(0, "done (%lu ms)%s", HAL_GetTick() - stik, eol);
 8002f30:	f001 f9aa 	bl	8004288 <HAL_GetTick>
 8002f34:	4602      	mov	r2, r0
 8002f36:	f8d7 3460 	ldr.w	r3, [r7, #1120]	; 0x460
 8002f3a:	1ad2      	subs	r2, r2, r3
 8002f3c:	4b38      	ldr	r3, [pc, #224]	; (8003020 <defThread+0x880>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	493f      	ldr	r1, [pc, #252]	; (8003040 <defThread+0x8a0>)
 8002f42:	2000      	movs	r0, #0
 8002f44:	f7ff f81c 	bl	8001f80 <Report>
						iBlk = 0;
						Report(1, "Erase chip ");
						next_block_erase = 1;
						stik = HAL_GetTick();
					}
				break;
 8002f48:	e15a      	b.n	8003200 <defThread+0xa60>
						iBlk = 0;
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	f8c7 3480 	str.w	r3, [r7, #1152]	; 0x480
						Report(1, "Erase chip ");
 8002f50:	493c      	ldr	r1, [pc, #240]	; (8003044 <defThread+0x8a4>)
 8002f52:	2001      	movs	r0, #1
 8002f54:	f7ff f814 	bl	8001f80 <Report>
						next_block_erase = 1;
 8002f58:	2301      	movs	r3, #1
 8002f5a:	f887 3487 	strb.w	r3, [r7, #1159]	; 0x487
						stik = HAL_GetTick();
 8002f5e:	f001 f993 	bl	8004288 <HAL_GetTick>
 8002f62:	f8c7 047c 	str.w	r0, [r7, #1148]	; 0x47c
				break;
 8002f66:	e14b      	b.n	8003200 <defThread+0xa60>
				case cmdCheck:
				{
					uint32_t b = nand_PageToBlock(nandPage);
 8002f68:	4b37      	ldr	r3, [pc, #220]	; (8003048 <defThread+0x8a8>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	f7ff fb3b 	bl	80025e8 <nand_PageToBlock>
 8002f72:	f8c7 0464 	str.w	r0, [r7, #1124]	; 0x464
					if (!pageIsEmpty(nandPage)) {
 8002f76:	4b34      	ldr	r3, [pc, #208]	; (8003048 <defThread+0x8a8>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	f7fe fa80 	bl	8001480 <pageIsEmpty>
 8002f80:	4603      	mov	r3, r0
 8002f82:	f083 0301 	eor.w	r3, r3, #1
 8002f86:	b2db      	uxtb	r3, r3
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d00b      	beq.n	8002fa4 <defThread+0x804>
						Report(1, "Page:%lu in block:%lu Not empty%s", nandPage, b, eol);
 8002f8c:	4b2e      	ldr	r3, [pc, #184]	; (8003048 <defThread+0x8a8>)
 8002f8e:	681a      	ldr	r2, [r3, #0]
 8002f90:	4b23      	ldr	r3, [pc, #140]	; (8003020 <defThread+0x880>)
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	9300      	str	r3, [sp, #0]
 8002f96:	f8d7 3464 	ldr.w	r3, [r7, #1124]	; 0x464
 8002f9a:	492c      	ldr	r1, [pc, #176]	; (800304c <defThread+0x8ac>)
 8002f9c:	2001      	movs	r0, #1
 8002f9e:	f7fe ffef 	bl	8001f80 <Report>
					} else {
						Report(1, "Page:%lu in block:%lu is Empty%s", nandPage, b, eol);
					}
				}
				break;
 8002fa2:	e12d      	b.n	8003200 <defThread+0xa60>
						Report(1, "Page:%lu in block:%lu is Empty%s", nandPage, b, eol);
 8002fa4:	4b28      	ldr	r3, [pc, #160]	; (8003048 <defThread+0x8a8>)
 8002fa6:	681a      	ldr	r2, [r3, #0]
 8002fa8:	4b1d      	ldr	r3, [pc, #116]	; (8003020 <defThread+0x880>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	9300      	str	r3, [sp, #0]
 8002fae:	f8d7 3464 	ldr.w	r3, [r7, #1124]	; 0x464
 8002fb2:	4927      	ldr	r1, [pc, #156]	; (8003050 <defThread+0x8b0>)
 8002fb4:	2001      	movs	r0, #1
 8002fb6:	f7fe ffe3 	bl	8001f80 <Report>
				break;
 8002fba:	e121      	b.n	8003200 <defThread+0xa60>
				case cmdWrite:
				case cmdArea:
					if (wrBuf) {
 8002fbc:	4b25      	ldr	r3, [pc, #148]	; (8003054 <defThread+0x8b4>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	f000 811c 	beq.w	80031fe <defThread+0xa5e>
						//
						if (qcmd.cmd == cmdArea) {
 8002fc6:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 8002fca:	f5a3 638d 	sub.w	r3, r3, #1128	; 0x468
 8002fce:	781b      	ldrb	r3, [r3, #0]
 8002fd0:	2b07      	cmp	r3, #7
 8002fd2:	d145      	bne.n	8003060 <defThread+0x8c0>
							if (!areaIsEmpty(nandAdr, nandLen)) {
 8002fd4:	4b0e      	ldr	r3, [pc, #56]	; (8003010 <defThread+0x870>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4a10      	ldr	r2, [pc, #64]	; (800301c <defThread+0x87c>)
 8002fda:	8812      	ldrh	r2, [r2, #0]
 8002fdc:	4611      	mov	r1, r2
 8002fde:	4618      	mov	r0, r3
 8002fe0:	f7fe fb9a 	bl	8001718 <areaIsEmpty>
 8002fe4:	4603      	mov	r3, r0
 8002fe6:	f083 0301 	eor.w	r3, r3, #1
 8002fea:	b2db      	uxtb	r3, r3
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d007      	beq.n	8003000 <defThread+0x860>
								Report(1, "Area Not empty%s", eol);
 8002ff0:	4b0b      	ldr	r3, [pc, #44]	; (8003020 <defThread+0x880>)
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	461a      	mov	r2, r3
 8002ff6:	4918      	ldr	r1, [pc, #96]	; (8003058 <defThread+0x8b8>)
 8002ff8:	2001      	movs	r0, #1
 8002ffa:	f7fe ffc1 	bl	8001f80 <Report>
							} else {
								Report(1, "Area is Empty%s", eol);
							}
							break;
 8002ffe:	e0ff      	b.n	8003200 <defThread+0xa60>
								Report(1, "Area is Empty%s", eol);
 8003000:	4b07      	ldr	r3, [pc, #28]	; (8003020 <defThread+0x880>)
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	461a      	mov	r2, r3
 8003006:	4915      	ldr	r1, [pc, #84]	; (800305c <defThread+0x8bc>)
 8003008:	2001      	movs	r0, #1
 800300a:	f7fe ffb9 	bl	8001f80 <Report>
 800300e:	e0f7      	b.n	8003200 <defThread+0xa60>
 8003010:	20001354 	.word	0x20001354
 8003014:	20001350 	.word	0x20001350
 8003018:	20001370 	.word	0x20001370
 800301c:	20001358 	.word	0x20001358
 8003020:	20000004 	.word	0x20000004
 8003024:	0800d518 	.word	0x0800d518
 8003028:	20001388 	.word	0x20001388
 800302c:	2000005c 	.word	0x2000005c
 8003030:	20000334 	.word	0x20000334
 8003034:	0800d548 	.word	0x0800d548
 8003038:	2000135c 	.word	0x2000135c
 800303c:	0800d56c 	.word	0x0800d56c
 8003040:	0800d588 	.word	0x0800d588
 8003044:	0800d598 	.word	0x0800d598
 8003048:	20001360 	.word	0x20001360
 800304c:	0800d5a4 	.word	0x0800d5a4
 8003050:	0800d5c8 	.word	0x0800d5c8
 8003054:	2000138c 	.word	0x2000138c
 8003058:	0800d5ec 	.word	0x0800d5ec
 800305c:	0800d600 	.word	0x0800d600
						}
						//
						uint32_t p = (nandAdr - devAdr) / chipConf.PageSize;
 8003060:	4bb1      	ldr	r3, [pc, #708]	; (8003328 <defThread+0xb88>)
 8003062:	681a      	ldr	r2, [r3, #0]
 8003064:	4bb1      	ldr	r3, [pc, #708]	; (800332c <defThread+0xb8c>)
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	1ad2      	subs	r2, r2, r3
 800306a:	4bb1      	ldr	r3, [pc, #708]	; (8003330 <defThread+0xb90>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003072:	f8c7 345c 	str.w	r3, [r7, #1116]	; 0x45c
						uint32_t b = nand_PageToBlock(p);
 8003076:	f8d7 045c 	ldr.w	r0, [r7, #1116]	; 0x45c
 800307a:	f7ff fab5 	bl	80025e8 <nand_PageToBlock>
 800307e:	f8c7 0458 	str.w	r0, [r7, #1112]	; 0x458
						NAND_AddressTypeDef addr = {
 8003082:	f8d7 345c 	ldr.w	r3, [r7, #1116]	; 0x45c
 8003086:	b29a      	uxth	r2, r3
 8003088:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 800308c:	f5a3 6390 	sub.w	r3, r3, #1152	; 0x480
 8003090:	801a      	strh	r2, [r3, #0]
 8003092:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 8003096:	f5a3 6390 	sub.w	r3, r3, #1152	; 0x480
 800309a:	2201      	movs	r2, #1
 800309c:	805a      	strh	r2, [r3, #2]
 800309e:	f8d7 3458 	ldr.w	r3, [r7, #1112]	; 0x458
 80030a2:	b29a      	uxth	r2, r3
 80030a4:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 80030a8:	f5a3 6390 	sub.w	r3, r3, #1152	; 0x480
 80030ac:	809a      	strh	r2, [r3, #4]
							.Page = p,
							.Plane = 1,
							.Block = b
						};
						if (!pageIsEmpty(nandPage)) {
 80030ae:	4ba1      	ldr	r3, [pc, #644]	; (8003334 <defThread+0xb94>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	4618      	mov	r0, r3
 80030b4:	f7fe f9e4 	bl	8001480 <pageIsEmpty>
 80030b8:	4603      	mov	r3, r0
 80030ba:	f083 0301 	eor.w	r3, r3, #1
 80030be:	b2db      	uxtb	r3, r3
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d02c      	beq.n	800311e <defThread+0x97e>
							Report(1, "Erase nand block:%lu... ", addr.Block);
 80030c4:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 80030c8:	f5a3 6390 	sub.w	r3, r3, #1152	; 0x480
 80030cc:	889b      	ldrh	r3, [r3, #4]
 80030ce:	461a      	mov	r2, r3
 80030d0:	4999      	ldr	r1, [pc, #612]	; (8003338 <defThread+0xb98>)
 80030d2:	2001      	movs	r0, #1
 80030d4:	f7fe ff54 	bl	8001f80 <Report>
							uint32_t stik = HAL_GetTick();
 80030d8:	f001 f8d6 	bl	8004288 <HAL_GetTick>
 80030dc:	f8c7 0454 	str.w	r0, [r7, #1108]	; 0x454
							if (HAL_NAND_Erase_Block(nandPort, &addr) != HAL_OK) devError |= devNAND;
 80030e0:	4b96      	ldr	r3, [pc, #600]	; (800333c <defThread+0xb9c>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f107 0208 	add.w	r2, r7, #8
 80030e8:	4611      	mov	r1, r2
 80030ea:	4618      	mov	r0, r3
 80030ec:	f002 fb83 	bl	80057f6 <HAL_NAND_Erase_Block>
 80030f0:	4603      	mov	r3, r0
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d006      	beq.n	8003104 <defThread+0x964>
 80030f6:	4b92      	ldr	r3, [pc, #584]	; (8003340 <defThread+0xba0>)
 80030f8:	781b      	ldrb	r3, [r3, #0]
 80030fa:	f043 0320 	orr.w	r3, r3, #32
 80030fe:	b2da      	uxtb	r2, r3
 8003100:	4b8f      	ldr	r3, [pc, #572]	; (8003340 <defThread+0xba0>)
 8003102:	701a      	strb	r2, [r3, #0]
							Report(0, "done (%lu ms)%s", HAL_GetTick() - stik, eol);
 8003104:	f001 f8c0 	bl	8004288 <HAL_GetTick>
 8003108:	4602      	mov	r2, r0
 800310a:	f8d7 3454 	ldr.w	r3, [r7, #1108]	; 0x454
 800310e:	1ad2      	subs	r2, r2, r3
 8003110:	4b8c      	ldr	r3, [pc, #560]	; (8003344 <defThread+0xba4>)
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	498c      	ldr	r1, [pc, #560]	; (8003348 <defThread+0xba8>)
 8003116:	2000      	movs	r0, #0
 8003118:	f7fe ff32 	bl	8001f80 <Report>
 800311c:	e013      	b.n	8003146 <defThread+0x9a6>
						} else {
							Report(1, "Check: page:%lu in block:%lu is Empty%s", addr.Page, addr.Block, eol);
 800311e:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 8003122:	f5a3 6390 	sub.w	r3, r3, #1152	; 0x480
 8003126:	881b      	ldrh	r3, [r3, #0]
 8003128:	461a      	mov	r2, r3
 800312a:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 800312e:	f5a3 6390 	sub.w	r3, r3, #1152	; 0x480
 8003132:	889b      	ldrh	r3, [r3, #4]
 8003134:	4619      	mov	r1, r3
 8003136:	4b83      	ldr	r3, [pc, #524]	; (8003344 <defThread+0xba4>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	9300      	str	r3, [sp, #0]
 800313c:	460b      	mov	r3, r1
 800313e:	4983      	ldr	r1, [pc, #524]	; (800334c <defThread+0xbac>)
 8003140:	2001      	movs	r0, #1
 8003142:	f7fe ff1d 	bl	8001f80 <Report>
						}
						//if (HAL_NAND_Read_Page_8b(nandPort, &addr, wrBuf, 1) != HAL_OK) devError |= devNAND;
						//Report(1, "Copy nand page:%lu block:%lu:%s", addr.Page, addr.Block, eol);
						memset(wrBuf, 0xff, chipConf.PageSize);
 8003146:	4b82      	ldr	r3, [pc, #520]	; (8003350 <defThread+0xbb0>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	4a79      	ldr	r2, [pc, #484]	; (8003330 <defThread+0xb90>)
 800314c:	6812      	ldr	r2, [r2, #0]
 800314e:	21ff      	movs	r1, #255	; 0xff
 8003150:	4618      	mov	r0, r3
 8003152:	f009 f9e9 	bl	800c528 <memset>
						uint32_t ofs = (nandAdr - devAdr) % chipConf.PageSize;
 8003156:	4b74      	ldr	r3, [pc, #464]	; (8003328 <defThread+0xb88>)
 8003158:	681a      	ldr	r2, [r3, #0]
 800315a:	4b74      	ldr	r3, [pc, #464]	; (800332c <defThread+0xb8c>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	1ad3      	subs	r3, r2, r3
 8003160:	4a73      	ldr	r2, [pc, #460]	; (8003330 <defThread+0xb90>)
 8003162:	6812      	ldr	r2, [r2, #0]
 8003164:	fbb3 f1f2 	udiv	r1, r3, r2
 8003168:	fb01 f202 	mul.w	r2, r1, r2
 800316c:	1a9b      	subs	r3, r3, r2
 800316e:	f8c7 3450 	str.w	r3, [r7, #1104]	; 0x450
						memset(wrBuf + ofs, nandByte, nandLen);
 8003172:	4b77      	ldr	r3, [pc, #476]	; (8003350 <defThread+0xbb0>)
 8003174:	681a      	ldr	r2, [r3, #0]
 8003176:	f8d7 3450 	ldr.w	r3, [r7, #1104]	; 0x450
 800317a:	4413      	add	r3, r2
 800317c:	4a75      	ldr	r2, [pc, #468]	; (8003354 <defThread+0xbb4>)
 800317e:	7812      	ldrb	r2, [r2, #0]
 8003180:	4611      	mov	r1, r2
 8003182:	4a75      	ldr	r2, [pc, #468]	; (8003358 <defThread+0xbb8>)
 8003184:	8812      	ldrh	r2, [r2, #0]
 8003186:	4618      	mov	r0, r3
 8003188:	f009 f9ce 	bl	800c528 <memset>
						//showBuf(1, false, devAdr, 512,/*nandAdr, nandLen,*/ wrBuf);
						if (HAL_NAND_Write_Page_8b(nandPort, &addr, wrBuf, 1) != HAL_OK) devError |= devNAND;
 800318c:	4b6b      	ldr	r3, [pc, #428]	; (800333c <defThread+0xb9c>)
 800318e:	6818      	ldr	r0, [r3, #0]
 8003190:	4b6f      	ldr	r3, [pc, #444]	; (8003350 <defThread+0xbb0>)
 8003192:	681a      	ldr	r2, [r3, #0]
 8003194:	f107 0108 	add.w	r1, r7, #8
 8003198:	2301      	movs	r3, #1
 800319a:	f002 f9d4 	bl	8005546 <HAL_NAND_Write_Page_8b>
 800319e:	4603      	mov	r3, r0
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d006      	beq.n	80031b2 <defThread+0xa12>
 80031a4:	4b66      	ldr	r3, [pc, #408]	; (8003340 <defThread+0xba0>)
 80031a6:	781b      	ldrb	r3, [r3, #0]
 80031a8:	f043 0320 	orr.w	r3, r3, #32
 80031ac:	b2da      	uxtb	r2, r3
 80031ae:	4b64      	ldr	r3, [pc, #400]	; (8003340 <defThread+0xba0>)
 80031b0:	701a      	strb	r2, [r3, #0]
						Report(1, "Write nand adr:0x%X shift:%lu byte:0x%02X len:%lu (page:%lu blk:%lu)%s",
 80031b2:	4b5d      	ldr	r3, [pc, #372]	; (8003328 <defThread+0xb88>)
 80031b4:	681a      	ldr	r2, [r3, #0]
 80031b6:	4b67      	ldr	r3, [pc, #412]	; (8003354 <defThread+0xbb4>)
 80031b8:	781b      	ldrb	r3, [r3, #0]
 80031ba:	4619      	mov	r1, r3
 80031bc:	4b66      	ldr	r3, [pc, #408]	; (8003358 <defThread+0xbb8>)
 80031be:	881b      	ldrh	r3, [r3, #0]
 80031c0:	4618      	mov	r0, r3
							      nandAdr, ofs, nandByte, nandLen, addr.Page, addr.Block, eol);
 80031c2:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 80031c6:	f5a3 6390 	sub.w	r3, r3, #1152	; 0x480
 80031ca:	881b      	ldrh	r3, [r3, #0]
						Report(1, "Write nand adr:0x%X shift:%lu byte:0x%02X len:%lu (page:%lu blk:%lu)%s",
 80031cc:	461c      	mov	r4, r3
							      nandAdr, ofs, nandByte, nandLen, addr.Page, addr.Block, eol);
 80031ce:	f507 6391 	add.w	r3, r7, #1160	; 0x488
 80031d2:	f5a3 6390 	sub.w	r3, r3, #1152	; 0x480
 80031d6:	889b      	ldrh	r3, [r3, #4]
						Report(1, "Write nand adr:0x%X shift:%lu byte:0x%02X len:%lu (page:%lu blk:%lu)%s",
 80031d8:	461d      	mov	r5, r3
 80031da:	4b5a      	ldr	r3, [pc, #360]	; (8003344 <defThread+0xba4>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	9304      	str	r3, [sp, #16]
 80031e0:	9503      	str	r5, [sp, #12]
 80031e2:	9402      	str	r4, [sp, #8]
 80031e4:	9001      	str	r0, [sp, #4]
 80031e6:	9100      	str	r1, [sp, #0]
 80031e8:	f8d7 3450 	ldr.w	r3, [r7, #1104]	; 0x450
 80031ec:	495b      	ldr	r1, [pc, #364]	; (800335c <defThread+0xbbc>)
 80031ee:	2001      	movs	r0, #1
 80031f0:	f7fe fec6 	bl	8001f80 <Report>
					}
				break;
 80031f4:	e003      	b.n	80031fe <defThread+0xa5e>
				break;
 80031f6:	bf00      	nop
 80031f8:	e002      	b.n	8003200 <defThread+0xa60>
				break;
 80031fa:	bf00      	nop
 80031fc:	e000      	b.n	8003200 <defThread+0xa60>
				break;
 80031fe:	bf00      	nop
			}
			if (nand_show) {
 8003200:	f897 347b 	ldrb.w	r3, [r7, #1147]	; 0x47b
 8003204:	2b00      	cmp	r3, #0
 8003206:	d00e      	beq.n	8003226 <defThread+0xa86>
				showBuf(nand_show, readed, nandAdr, nandLen, rdBuf);
 8003208:	4b47      	ldr	r3, [pc, #284]	; (8003328 <defThread+0xb88>)
 800320a:	681a      	ldr	r2, [r3, #0]
 800320c:	4b52      	ldr	r3, [pc, #328]	; (8003358 <defThread+0xbb8>)
 800320e:	881b      	ldrh	r3, [r3, #0]
 8003210:	461c      	mov	r4, r3
 8003212:	4b53      	ldr	r3, [pc, #332]	; (8003360 <defThread+0xbc0>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f897 147a 	ldrb.w	r1, [r7, #1146]	; 0x47a
 800321a:	f897 047b 	ldrb.w	r0, [r7, #1147]	; 0x47b
 800321e:	9300      	str	r3, [sp, #0]
 8003220:	4623      	mov	r3, r4
 8003222:	f7ff fa0d 	bl	8002640 <showBuf>
			}
		}

		// Erase all blocks (chipConf.BlockNbr)
		if (next_block_erase) {
 8003226:	f897 3487 	ldrb.w	r3, [r7, #1159]	; 0x487
 800322a:	2b00      	cmp	r3, #0
 800322c:	d04a      	beq.n	80032c4 <defThread+0xb24>
			clr.Block = iBlk;
 800322e:	f8d7 3480 	ldr.w	r3, [r7, #1152]	; 0x480
 8003232:	b29b      	uxth	r3, r3
 8003234:	f8a7 3448 	strh.w	r3, [r7, #1096]	; 0x448
			iBlk++;
 8003238:	f8d7 3480 	ldr.w	r3, [r7, #1152]	; 0x480
 800323c:	3301      	adds	r3, #1
 800323e:	f8c7 3480 	str.w	r3, [r7, #1152]	; 0x480
			if (HAL_NAND_Erase_Block(nandPort, &clr) != HAL_OK) {
 8003242:	4b3e      	ldr	r3, [pc, #248]	; (800333c <defThread+0xb9c>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f207 4244 	addw	r2, r7, #1092	; 0x444
 800324a:	4611      	mov	r1, r2
 800324c:	4618      	mov	r0, r3
 800324e:	f002 fad2 	bl	80057f6 <HAL_NAND_Erase_Block>
 8003252:	4603      	mov	r3, r0
 8003254:	2b00      	cmp	r3, #0
 8003256:	d00a      	beq.n	800326e <defThread+0xace>
				devError |= devNAND;
 8003258:	4b39      	ldr	r3, [pc, #228]	; (8003340 <defThread+0xba0>)
 800325a:	781b      	ldrb	r3, [r3, #0]
 800325c:	f043 0320 	orr.w	r3, r3, #32
 8003260:	b2da      	uxtb	r2, r3
 8003262:	4b37      	ldr	r3, [pc, #220]	; (8003340 <defThread+0xba0>)
 8003264:	701a      	strb	r2, [r3, #0]
				next_block_erase = 0;
 8003266:	2300      	movs	r3, #0
 8003268:	f887 3487 	strb.w	r3, [r7, #1159]	; 0x487
 800326c:	e012      	b.n	8003294 <defThread+0xaf4>
			} else {
				if (!(iBlk % 16)) Report(0, ".");
 800326e:	f8d7 3480 	ldr.w	r3, [r7, #1152]	; 0x480
 8003272:	f003 030f 	and.w	r3, r3, #15
 8003276:	2b00      	cmp	r3, #0
 8003278:	d103      	bne.n	8003282 <defThread+0xae2>
 800327a:	493a      	ldr	r1, [pc, #232]	; (8003364 <defThread+0xbc4>)
 800327c:	2000      	movs	r0, #0
 800327e:	f7fe fe7f 	bl	8001f80 <Report>
				if (iBlk >= chipConf.BlockNbr) next_block_erase = 0;
 8003282:	4b2b      	ldr	r3, [pc, #172]	; (8003330 <defThread+0xb90>)
 8003284:	68db      	ldr	r3, [r3, #12]
 8003286:	f8d7 2480 	ldr.w	r2, [r7, #1152]	; 0x480
 800328a:	429a      	cmp	r2, r3
 800328c:	d302      	bcc.n	8003294 <defThread+0xaf4>
 800328e:	2300      	movs	r3, #0
 8003290:	f887 3487 	strb.w	r3, [r7, #1159]	; 0x487
			}
			if (!next_block_erase) Report(0, " %lu blocks (%lu sec)%s", iBlk, (HAL_GetTick() - stik) / 1000, eol);
 8003294:	f897 3487 	ldrb.w	r3, [r7, #1159]	; 0x487
 8003298:	2b00      	cmp	r3, #0
 800329a:	d113      	bne.n	80032c4 <defThread+0xb24>
 800329c:	f000 fff4 	bl	8004288 <HAL_GetTick>
 80032a0:	4602      	mov	r2, r0
 80032a2:	f8d7 347c 	ldr.w	r3, [r7, #1148]	; 0x47c
 80032a6:	1ad3      	subs	r3, r2, r3
 80032a8:	4a2f      	ldr	r2, [pc, #188]	; (8003368 <defThread+0xbc8>)
 80032aa:	fba2 2303 	umull	r2, r3, r2, r3
 80032ae:	099a      	lsrs	r2, r3, #6
 80032b0:	4b24      	ldr	r3, [pc, #144]	; (8003344 <defThread+0xba4>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	9300      	str	r3, [sp, #0]
 80032b6:	4613      	mov	r3, r2
 80032b8:	f8d7 2480 	ldr.w	r2, [r7, #1152]	; 0x480
 80032bc:	492b      	ldr	r1, [pc, #172]	; (800336c <defThread+0xbcc>)
 80032be:	2000      	movs	r0, #0
 80032c0:	f7fe fe5e 	bl	8001f80 <Report>
		}
		//
		osDelay(5);
 80032c4:	2005      	movs	r0, #5
 80032c6:	f006 f81f 	bl	8009308 <osDelay>
	while (loop) {
 80032ca:	f897 3475 	ldrb.w	r3, [r7, #1141]	; 0x475
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	f47f ac06 	bne.w	8002ae0 <defThread+0x340>
	}

	if (wrBuf) free(wrBuf);
 80032d4:	4b1e      	ldr	r3, [pc, #120]	; (8003350 <defThread+0xbb0>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d004      	beq.n	80032e6 <defThread+0xb46>
 80032dc:	4b1c      	ldr	r3, [pc, #112]	; (8003350 <defThread+0xbb0>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	4618      	mov	r0, r3
 80032e2:	f009 f90b 	bl	800c4fc <free>
	if (rdBuf) free(rdBuf);
 80032e6:	4b1e      	ldr	r3, [pc, #120]	; (8003360 <defThread+0xbc0>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d004      	beq.n	80032f8 <defThread+0xb58>
 80032ee:	4b1c      	ldr	r3, [pc, #112]	; (8003360 <defThread+0xbc0>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4618      	mov	r0, r3
 80032f4:	f009 f902 	bl	800c4fc <free>


	Report(1, "%s Стоп '%s' memory:%lu/%lu bytes ...%s", version, __func__, xPortGetFreeHeapSize(), configTOTAL_HEAP_SIZE, eol);
 80032f8:	4b1d      	ldr	r3, [pc, #116]	; (8003370 <defThread+0xbd0>)
 80032fa:	681c      	ldr	r4, [r3, #0]
 80032fc:	f008 feea 	bl	800c0d4 <xPortGetFreeHeapSize>
 8003300:	4602      	mov	r2, r0
 8003302:	4b10      	ldr	r3, [pc, #64]	; (8003344 <defThread+0xba4>)
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	9302      	str	r3, [sp, #8]
 8003308:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800330c:	9301      	str	r3, [sp, #4]
 800330e:	9200      	str	r2, [sp, #0]
 8003310:	4b18      	ldr	r3, [pc, #96]	; (8003374 <defThread+0xbd4>)
 8003312:	4622      	mov	r2, r4
 8003314:	4918      	ldr	r1, [pc, #96]	; (8003378 <defThread+0xbd8>)
 8003316:	2001      	movs	r0, #1
 8003318:	f7fe fe32 	bl	8001f80 <Report>
	osDelay(250);
 800331c:	20fa      	movs	r0, #250	; 0xfa
 800331e:	f005 fff3 	bl	8009308 <osDelay>

	NVIC_SystemReset();
 8003322:	f7fd fc85 	bl	8000c30 <__NVIC_SystemReset>
 8003326:	bf00      	nop
 8003328:	20001354 	.word	0x20001354
 800332c:	20001350 	.word	0x20001350
 8003330:	20001370 	.word	0x20001370
 8003334:	20001360 	.word	0x20001360
 8003338:	0800d56c 	.word	0x0800d56c
 800333c:	2000005c 	.word	0x2000005c
 8003340:	20000334 	.word	0x20000334
 8003344:	20000004 	.word	0x20000004
 8003348:	0800d588 	.word	0x0800d588
 800334c:	0800d610 	.word	0x0800d610
 8003350:	2000138c 	.word	0x2000138c
 8003354:	20000068 	.word	0x20000068
 8003358:	20001358 	.word	0x20001358
 800335c:	0800d638 	.word	0x0800d638
 8003360:	20001388 	.word	0x20001388
 8003364:	0800d680 	.word	0x0800d680
 8003368:	10624dd3 	.word	0x10624dd3
 800336c:	0800d684 	.word	0x0800d684
 8003370:	20000000 	.word	0x20000000
 8003374:	0800f818 	.word	0x0800f818
 8003378:	0800d69c 	.word	0x0800d69c

0800337c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800337c:	b5b0      	push	{r4, r5, r7, lr}
 800337e:	b082      	sub	sp, #8
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	4a10      	ldr	r2, [pc, #64]	; (80033cc <HAL_TIM_PeriodElapsedCallback+0x50>)
 800338a:	4293      	cmp	r3, r2
 800338c:	d102      	bne.n	8003394 <HAL_TIM_PeriodElapsedCallback+0x18>
    HAL_IncTick();
 800338e:	f000 ff67 	bl	8004260 <HAL_IncTick>
		  HAL_GPIO_TogglePin(LED_TIK_GPIO_Port, LED_TIK_Pin);
	  }
	  inc_msCounter();
  }
  /* USER CODE END Callback 1 */
}
 8003392:	e016      	b.n	80033c2 <HAL_TIM_PeriodElapsedCallback+0x46>
  else if (htim->Instance == TIM2) {
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800339c:	d111      	bne.n	80033c2 <HAL_TIM_PeriodElapsedCallback+0x46>
	  if ((get_msCounter() & 3) == 3) {//seconda
 800339e:	f7fe fcb7 	bl	8001d10 <get_msCounter>
 80033a2:	4602      	mov	r2, r0
 80033a4:	460b      	mov	r3, r1
 80033a6:	f002 0403 	and.w	r4, r2, #3
 80033aa:	2500      	movs	r5, #0
 80033ac:	1ee3      	subs	r3, r4, #3
 80033ae:	432b      	orrs	r3, r5
 80033b0:	d105      	bne.n	80033be <HAL_TIM_PeriodElapsedCallback+0x42>
		  inc_secCounter();
 80033b2:	f7fe fc9f 	bl	8001cf4 <inc_secCounter>
		  HAL_GPIO_TogglePin(LED_TIK_GPIO_Port, LED_TIK_Pin);
 80033b6:	2180      	movs	r1, #128	; 0x80
 80033b8:	4805      	ldr	r0, [pc, #20]	; (80033d0 <HAL_TIM_PeriodElapsedCallback+0x54>)
 80033ba:	f001 fe2e 	bl	800501a <HAL_GPIO_TogglePin>
	  inc_msCounter();
 80033be:	f7fe fcb5 	bl	8001d2c <inc_msCounter>
}
 80033c2:	bf00      	nop
 80033c4:	3708      	adds	r7, #8
 80033c6:	46bd      	mov	sp, r7
 80033c8:	bdb0      	pop	{r4, r5, r7, pc}
 80033ca:	bf00      	nop
 80033cc:	40010000 	.word	0x40010000
 80033d0:	40020800 	.word	0x40020800

080033d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80033d4:	b580      	push	{r7, lr}
 80033d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
	errLedOn(true);
 80033d8:	2001      	movs	r0, #1
 80033da:	f7fe fc63 	bl	8001ca4 <errLedOn>
  /* USER CODE END Error_Handler_Debug */
}
 80033de:	bf00      	nop
 80033e0:	bd80      	pop	{r7, pc}
	...

080033e4 <ST7789_WriteCommand>:
//	uint8_t *frm_buf = NULL;
//	const uint8_t total_blk_mem = 8;//240*240*2=115200 / 8 = 14400 | for stm32f407 sram - 192Кб
//#endif
//-----------------------------------------------------------------------------------------
static void ST7789_WriteCommand(uint8_t cmd)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b082      	sub	sp, #8
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	4603      	mov	r3, r0
 80033ec:	71fb      	strb	r3, [r7, #7]
	ST7789_DC_Clr();
 80033ee:	2200      	movs	r2, #0
 80033f0:	2104      	movs	r1, #4
 80033f2:	480c      	ldr	r0, [pc, #48]	; (8003424 <ST7789_WriteCommand+0x40>)
 80033f4:	f001 fdf8 	bl	8004fe8 <HAL_GPIO_WritePin>
	if (HAL_SPI_Transmit(ipsPort, &cmd, sizeof(cmd), waits) != HAL_OK) devError |= devSPI;
 80033f8:	4b0b      	ldr	r3, [pc, #44]	; (8003428 <ST7789_WriteCommand+0x44>)
 80033fa:	6818      	ldr	r0, [r3, #0]
 80033fc:	2396      	movs	r3, #150	; 0x96
 80033fe:	1df9      	adds	r1, r7, #7
 8003400:	2201      	movs	r2, #1
 8003402:	f003 fbfc 	bl	8006bfe <HAL_SPI_Transmit>
 8003406:	4603      	mov	r3, r0
 8003408:	2b00      	cmp	r3, #0
 800340a:	d006      	beq.n	800341a <ST7789_WriteCommand+0x36>
 800340c:	4b07      	ldr	r3, [pc, #28]	; (800342c <ST7789_WriteCommand+0x48>)
 800340e:	781b      	ldrb	r3, [r3, #0]
 8003410:	f043 0310 	orr.w	r3, r3, #16
 8003414:	b2da      	uxtb	r2, r3
 8003416:	4b05      	ldr	r3, [pc, #20]	; (800342c <ST7789_WriteCommand+0x48>)
 8003418:	701a      	strb	r2, [r3, #0]
}
 800341a:	bf00      	nop
 800341c:	3708      	adds	r7, #8
 800341e:	46bd      	mov	sp, r7
 8003420:	bd80      	pop	{r7, pc}
 8003422:	bf00      	nop
 8003424:	40020000 	.word	0x40020000
 8003428:	20000050 	.word	0x20000050
 800342c:	20000334 	.word	0x20000334

08003430 <ST7789_WriteCommands>:
//-----------------------------------------------------------------------------------------
static void ST7789_WriteCommands(uint8_t *cmds, size_t cnt)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b082      	sub	sp, #8
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
 8003438:	6039      	str	r1, [r7, #0]
	ST7789_DC_Clr();
 800343a:	2200      	movs	r2, #0
 800343c:	2104      	movs	r1, #4
 800343e:	480e      	ldr	r0, [pc, #56]	; (8003478 <ST7789_WriteCommands+0x48>)
 8003440:	f001 fdd2 	bl	8004fe8 <HAL_GPIO_WritePin>
	if (HAL_SPI_Transmit(ipsPort, cmds, cnt, waits * 10) != HAL_OK) devError |= devSPI;
 8003444:	4b0d      	ldr	r3, [pc, #52]	; (800347c <ST7789_WriteCommands+0x4c>)
 8003446:	6818      	ldr	r0, [r3, #0]
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	b29a      	uxth	r2, r3
 800344c:	2196      	movs	r1, #150	; 0x96
 800344e:	460b      	mov	r3, r1
 8003450:	009b      	lsls	r3, r3, #2
 8003452:	440b      	add	r3, r1
 8003454:	005b      	lsls	r3, r3, #1
 8003456:	6879      	ldr	r1, [r7, #4]
 8003458:	f003 fbd1 	bl	8006bfe <HAL_SPI_Transmit>
 800345c:	4603      	mov	r3, r0
 800345e:	2b00      	cmp	r3, #0
 8003460:	d006      	beq.n	8003470 <ST7789_WriteCommands+0x40>
 8003462:	4b07      	ldr	r3, [pc, #28]	; (8003480 <ST7789_WriteCommands+0x50>)
 8003464:	781b      	ldrb	r3, [r3, #0]
 8003466:	f043 0310 	orr.w	r3, r3, #16
 800346a:	b2da      	uxtb	r2, r3
 800346c:	4b04      	ldr	r3, [pc, #16]	; (8003480 <ST7789_WriteCommands+0x50>)
 800346e:	701a      	strb	r2, [r3, #0]
}
 8003470:	bf00      	nop
 8003472:	3708      	adds	r7, #8
 8003474:	46bd      	mov	sp, r7
 8003476:	bd80      	pop	{r7, pc}
 8003478:	40020000 	.word	0x40020000
 800347c:	20000050 	.word	0x20000050
 8003480:	20000334 	.word	0x20000334

08003484 <ST7789_WriteData>:
//-----------------------------------------------------------------------------------------
static void ST7789_WriteData(uint8_t *buff, size_t buff_size)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b084      	sub	sp, #16
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
 800348c:	6039      	str	r1, [r7, #0]
HAL_StatusTypeDef rt = HAL_OK;
 800348e:	2300      	movs	r3, #0
 8003490:	73fb      	strb	r3, [r7, #15]

	ST7789_DC_Set();
 8003492:	2201      	movs	r2, #1
 8003494:	2104      	movs	r1, #4
 8003496:	481f      	ldr	r0, [pc, #124]	; (8003514 <ST7789_WriteData+0x90>)
 8003498:	f001 fda6 	bl	8004fe8 <HAL_GPIO_WritePin>

	// split data in small chunks because HAL can't send more than 64K at once
	while (buff_size > 0) {
 800349c:	e028      	b.n	80034f0 <ST7789_WriteData+0x6c>
		uint16_t chunk_size = buff_size > 65535 ? 65535 : buff_size;
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80034a4:	4293      	cmp	r3, r2
 80034a6:	bf28      	it	cs
 80034a8:	4613      	movcs	r3, r2
 80034aa:	81bb      	strh	r3, [r7, #12]
#ifdef SET_WITH_DMA
		spiRdy = false;
 80034ac:	4b1a      	ldr	r3, [pc, #104]	; (8003518 <ST7789_WriteData+0x94>)
 80034ae:	2200      	movs	r2, #0
 80034b0:	701a      	strb	r2, [r3, #0]
		rt |= HAL_SPI_Transmit_DMA(ipsPort, buff, chunk_size);
 80034b2:	4b1a      	ldr	r3, [pc, #104]	; (800351c <ST7789_WriteData+0x98>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	89ba      	ldrh	r2, [r7, #12]
 80034b8:	6879      	ldr	r1, [r7, #4]
 80034ba:	4618      	mov	r0, r3
 80034bc:	f003 fcdc 	bl	8006e78 <HAL_SPI_Transmit_DMA>
 80034c0:	4603      	mov	r3, r0
 80034c2:	461a      	mov	r2, r3
 80034c4:	7bfb      	ldrb	r3, [r7, #15]
 80034c6:	4313      	orrs	r3, r2
 80034c8:	73fb      	strb	r3, [r7, #15]
		while (!spiRdy) HAL_Delay(1);
 80034ca:	e002      	b.n	80034d2 <ST7789_WriteData+0x4e>
 80034cc:	2001      	movs	r0, #1
 80034ce:	f000 fee7 	bl	80042a0 <HAL_Delay>
 80034d2:	4b11      	ldr	r3, [pc, #68]	; (8003518 <ST7789_WriteData+0x94>)
 80034d4:	781b      	ldrb	r3, [r3, #0]
 80034d6:	f083 0301 	eor.w	r3, r3, #1
 80034da:	b2db      	uxtb	r3, r3
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d1f5      	bne.n	80034cc <ST7789_WriteData+0x48>
#else
		rt |= HAL_SPI_Transmit(ipsPort, buff, chunk_size, waits);
#endif
		buff += chunk_size;
 80034e0:	89bb      	ldrh	r3, [r7, #12]
 80034e2:	687a      	ldr	r2, [r7, #4]
 80034e4:	4413      	add	r3, r2
 80034e6:	607b      	str	r3, [r7, #4]
		buff_size -= chunk_size;
 80034e8:	89bb      	ldrh	r3, [r7, #12]
 80034ea:	683a      	ldr	r2, [r7, #0]
 80034ec:	1ad3      	subs	r3, r2, r3
 80034ee:	603b      	str	r3, [r7, #0]
	while (buff_size > 0) {
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d1d3      	bne.n	800349e <ST7789_WriteData+0x1a>
	}

	if (rt != HAL_OK) devError |= devSPI;
 80034f6:	7bfb      	ldrb	r3, [r7, #15]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d006      	beq.n	800350a <ST7789_WriteData+0x86>
 80034fc:	4b08      	ldr	r3, [pc, #32]	; (8003520 <ST7789_WriteData+0x9c>)
 80034fe:	781b      	ldrb	r3, [r3, #0]
 8003500:	f043 0310 	orr.w	r3, r3, #16
 8003504:	b2da      	uxtb	r2, r3
 8003506:	4b06      	ldr	r3, [pc, #24]	; (8003520 <ST7789_WriteData+0x9c>)
 8003508:	701a      	strb	r2, [r3, #0]
}
 800350a:	bf00      	nop
 800350c:	3710      	adds	r7, #16
 800350e:	46bd      	mov	sp, r7
 8003510:	bd80      	pop	{r7, pc}
 8003512:	bf00      	nop
 8003514:	40020000 	.word	0x40020000
 8003518:	20000049 	.word	0x20000049
 800351c:	20000050 	.word	0x20000050
 8003520:	20000334 	.word	0x20000334

08003524 <ST7789_WriteDataLine>:
//-----------------------------------------------------------------------------------------
static void ST7789_WriteDataLine(uint8_t *buff, size_t line_size)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b084      	sub	sp, #16
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
 800352c:	6039      	str	r1, [r7, #0]
HAL_StatusTypeDef rt = HAL_OK;
 800352e:	2300      	movs	r3, #0
 8003530:	73fb      	strb	r3, [r7, #15]

	ST7789_DC_Set();
 8003532:	2201      	movs	r2, #1
 8003534:	2104      	movs	r1, #4
 8003536:	4814      	ldr	r0, [pc, #80]	; (8003588 <ST7789_WriteDataLine+0x64>)
 8003538:	f001 fd56 	bl	8004fe8 <HAL_GPIO_WritePin>

	// split data in small chunks because HAL can't send more than 64K at once
	//while (buff_size > 0) {
		//uint16_t chunk_size = buff_size > 65535 ? 65535 : buff_size;
#ifdef SET_WITH_DMA
		spiRdy = false;
 800353c:	4b13      	ldr	r3, [pc, #76]	; (800358c <ST7789_WriteDataLine+0x68>)
 800353e:	2200      	movs	r2, #0
 8003540:	701a      	strb	r2, [r3, #0]
		rt = HAL_SPI_Transmit_DMA(ipsPort, buff, line_size);
 8003542:	4b13      	ldr	r3, [pc, #76]	; (8003590 <ST7789_WriteDataLine+0x6c>)
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	683a      	ldr	r2, [r7, #0]
 8003548:	b292      	uxth	r2, r2
 800354a:	6879      	ldr	r1, [r7, #4]
 800354c:	4618      	mov	r0, r3
 800354e:	f003 fc93 	bl	8006e78 <HAL_SPI_Transmit_DMA>
 8003552:	4603      	mov	r3, r0
 8003554:	73fb      	strb	r3, [r7, #15]
		while (!spiRdy) HAL_Delay(1);
 8003556:	e002      	b.n	800355e <ST7789_WriteDataLine+0x3a>
 8003558:	2001      	movs	r0, #1
 800355a:	f000 fea1 	bl	80042a0 <HAL_Delay>
 800355e:	4b0b      	ldr	r3, [pc, #44]	; (800358c <ST7789_WriteDataLine+0x68>)
 8003560:	781b      	ldrb	r3, [r3, #0]
 8003562:	f083 0301 	eor.w	r3, r3, #1
 8003566:	b2db      	uxtb	r3, r3
 8003568:	2b00      	cmp	r3, #0
 800356a:	d1f5      	bne.n	8003558 <ST7789_WriteDataLine+0x34>
#endif
		//buff += chunk_size;
		//buff_size -= chunk_size;
	//}

	if (rt != HAL_OK) devError |= devSPI;
 800356c:	7bfb      	ldrb	r3, [r7, #15]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d006      	beq.n	8003580 <ST7789_WriteDataLine+0x5c>
 8003572:	4b08      	ldr	r3, [pc, #32]	; (8003594 <ST7789_WriteDataLine+0x70>)
 8003574:	781b      	ldrb	r3, [r3, #0]
 8003576:	f043 0310 	orr.w	r3, r3, #16
 800357a:	b2da      	uxtb	r2, r3
 800357c:	4b05      	ldr	r3, [pc, #20]	; (8003594 <ST7789_WriteDataLine+0x70>)
 800357e:	701a      	strb	r2, [r3, #0]
}
 8003580:	bf00      	nop
 8003582:	3710      	adds	r7, #16
 8003584:	46bd      	mov	sp, r7
 8003586:	bd80      	pop	{r7, pc}
 8003588:	40020000 	.word	0x40020000
 800358c:	20000049 	.word	0x20000049
 8003590:	20000050 	.word	0x20000050
 8003594:	20000334 	.word	0x20000334

08003598 <ST7789_WriteSmallData>:
//-----------------------------------------------------------------------------------------
static void ST7789_WriteSmallData(uint8_t data)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b082      	sub	sp, #8
 800359c:	af00      	add	r7, sp, #0
 800359e:	4603      	mov	r3, r0
 80035a0:	71fb      	strb	r3, [r7, #7]
	ST7789_DC_Set();
 80035a2:	2201      	movs	r2, #1
 80035a4:	2104      	movs	r1, #4
 80035a6:	480c      	ldr	r0, [pc, #48]	; (80035d8 <ST7789_WriteSmallData+0x40>)
 80035a8:	f001 fd1e 	bl	8004fe8 <HAL_GPIO_WritePin>
	if (HAL_SPI_Transmit(ipsPort, &data, sizeof(data), waits) != HAL_OK) devError |= devSPI;
 80035ac:	4b0b      	ldr	r3, [pc, #44]	; (80035dc <ST7789_WriteSmallData+0x44>)
 80035ae:	6818      	ldr	r0, [r3, #0]
 80035b0:	2396      	movs	r3, #150	; 0x96
 80035b2:	1df9      	adds	r1, r7, #7
 80035b4:	2201      	movs	r2, #1
 80035b6:	f003 fb22 	bl	8006bfe <HAL_SPI_Transmit>
 80035ba:	4603      	mov	r3, r0
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d006      	beq.n	80035ce <ST7789_WriteSmallData+0x36>
 80035c0:	4b07      	ldr	r3, [pc, #28]	; (80035e0 <ST7789_WriteSmallData+0x48>)
 80035c2:	781b      	ldrb	r3, [r3, #0]
 80035c4:	f043 0310 	orr.w	r3, r3, #16
 80035c8:	b2da      	uxtb	r2, r3
 80035ca:	4b05      	ldr	r3, [pc, #20]	; (80035e0 <ST7789_WriteSmallData+0x48>)
 80035cc:	701a      	strb	r2, [r3, #0]
}
 80035ce:	bf00      	nop
 80035d0:	3708      	adds	r7, #8
 80035d2:	46bd      	mov	sp, r7
 80035d4:	bd80      	pop	{r7, pc}
 80035d6:	bf00      	nop
 80035d8:	40020000 	.word	0x40020000
 80035dc:	20000050 	.word	0x20000050
 80035e0:	20000334 	.word	0x20000334

080035e4 <ipsOn>:
//-----------------------------------------------------------------------------------------
void ipsOn(uint8_t act)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	b082      	sub	sp, #8
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	4603      	mov	r3, r0
 80035ec:	71fb      	strb	r3, [r7, #7]
	if (act) ST7789_WriteCommand(ST7789_DISPON);
 80035ee:	79fb      	ldrb	r3, [r7, #7]
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d003      	beq.n	80035fc <ipsOn+0x18>
 80035f4:	2029      	movs	r0, #41	; 0x29
 80035f6:	f7ff fef5 	bl	80033e4 <ST7789_WriteCommand>
	    else ST7789_WriteCommand(ST7789_DISPOFF);
}
 80035fa:	e002      	b.n	8003602 <ipsOn+0x1e>
	    else ST7789_WriteCommand(ST7789_DISPOFF);
 80035fc:	2028      	movs	r0, #40	; 0x28
 80035fe:	f7ff fef1 	bl	80033e4 <ST7789_WriteCommand>
}
 8003602:	bf00      	nop
 8003604:	3708      	adds	r7, #8
 8003606:	46bd      	mov	sp, r7
 8003608:	bd80      	pop	{r7, pc}
	...

0800360c <ST7789_SetRotation>:
//-----------------------------------------------------------------------------------------
void ST7789_SetRotation(uint8_t m)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b082      	sub	sp, #8
 8003610:	af00      	add	r7, sp, #0
 8003612:	4603      	mov	r3, r0
 8003614:	71fb      	strb	r3, [r7, #7]
	ST7789_WriteCommand(ST7789_MADCTL);	// MADCTL
 8003616:	2036      	movs	r0, #54	; 0x36
 8003618:	f7ff fee4 	bl	80033e4 <ST7789_WriteCommand>
	switch (m) {
 800361c:	79fb      	ldrb	r3, [r7, #7]
 800361e:	2b03      	cmp	r3, #3
 8003620:	d81a      	bhi.n	8003658 <ST7789_SetRotation+0x4c>
 8003622:	a201      	add	r2, pc, #4	; (adr r2, 8003628 <ST7789_SetRotation+0x1c>)
 8003624:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003628:	08003639 	.word	0x08003639
 800362c:	08003641 	.word	0x08003641
 8003630:	08003649 	.word	0x08003649
 8003634:	08003651 	.word	0x08003651
	case 0:
		ST7789_WriteSmallData(ST7789_MADCTL_MX | ST7789_MADCTL_MY | ST7789_MADCTL_RGB);
 8003638:	20c0      	movs	r0, #192	; 0xc0
 800363a:	f7ff ffad 	bl	8003598 <ST7789_WriteSmallData>
		break;
 800363e:	e00c      	b.n	800365a <ST7789_SetRotation+0x4e>
	case 1:
		ST7789_WriteSmallData(ST7789_MADCTL_MY | ST7789_MADCTL_MV | ST7789_MADCTL_RGB);
 8003640:	20a0      	movs	r0, #160	; 0xa0
 8003642:	f7ff ffa9 	bl	8003598 <ST7789_WriteSmallData>
		break;
 8003646:	e008      	b.n	800365a <ST7789_SetRotation+0x4e>
	case 2:
		ST7789_WriteSmallData(ST7789_MADCTL_RGB);
 8003648:	2000      	movs	r0, #0
 800364a:	f7ff ffa5 	bl	8003598 <ST7789_WriteSmallData>
		break;
 800364e:	e004      	b.n	800365a <ST7789_SetRotation+0x4e>
	case 3:
		ST7789_WriteSmallData(ST7789_MADCTL_MX | ST7789_MADCTL_MV | ST7789_MADCTL_RGB);
 8003650:	2060      	movs	r0, #96	; 0x60
 8003652:	f7ff ffa1 	bl	8003598 <ST7789_WriteSmallData>
		break;
 8003656:	e000      	b.n	800365a <ST7789_SetRotation+0x4e>
	default:
		break;
 8003658:	bf00      	nop
	}
}
 800365a:	bf00      	nop
 800365c:	3708      	adds	r7, #8
 800365e:	46bd      	mov	sp, r7
 8003660:	bd80      	pop	{r7, pc}
 8003662:	bf00      	nop

08003664 <ST7789_SetAddressWindow>:
//-----------------------------------------------------------------------------------------
static void ST7789_SetAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1)
{
 8003664:	b590      	push	{r4, r7, lr}
 8003666:	b087      	sub	sp, #28
 8003668:	af00      	add	r7, sp, #0
 800366a:	4604      	mov	r4, r0
 800366c:	4608      	mov	r0, r1
 800366e:	4611      	mov	r1, r2
 8003670:	461a      	mov	r2, r3
 8003672:	4623      	mov	r3, r4
 8003674:	80fb      	strh	r3, [r7, #6]
 8003676:	4603      	mov	r3, r0
 8003678:	80bb      	strh	r3, [r7, #4]
 800367a:	460b      	mov	r3, r1
 800367c:	807b      	strh	r3, [r7, #2]
 800367e:	4613      	mov	r3, r2
 8003680:	803b      	strh	r3, [r7, #0]
	uint16_t x_start = x0 + X_SHIFT, x_end = x1 + X_SHIFT;
 8003682:	88fb      	ldrh	r3, [r7, #6]
 8003684:	82fb      	strh	r3, [r7, #22]
 8003686:	887b      	ldrh	r3, [r7, #2]
 8003688:	82bb      	strh	r3, [r7, #20]
	uint16_t y_start = y0 + Y_SHIFT, y_end = y1 + Y_SHIFT;
 800368a:	88bb      	ldrh	r3, [r7, #4]
 800368c:	827b      	strh	r3, [r7, #18]
 800368e:	883b      	ldrh	r3, [r7, #0]
 8003690:	823b      	strh	r3, [r7, #16]
	
	/* Column Address set */
	ST7789_WriteCommand(ST7789_CASET); 
 8003692:	202a      	movs	r0, #42	; 0x2a
 8003694:	f7ff fea6 	bl	80033e4 <ST7789_WriteCommand>
	{
		uint8_t data[] = {x_start >> 8, x_start & 0xFF, x_end >> 8, x_end & 0xFF};
 8003698:	8afb      	ldrh	r3, [r7, #22]
 800369a:	0a1b      	lsrs	r3, r3, #8
 800369c:	b29b      	uxth	r3, r3
 800369e:	b2db      	uxtb	r3, r3
 80036a0:	733b      	strb	r3, [r7, #12]
 80036a2:	8afb      	ldrh	r3, [r7, #22]
 80036a4:	b2db      	uxtb	r3, r3
 80036a6:	737b      	strb	r3, [r7, #13]
 80036a8:	8abb      	ldrh	r3, [r7, #20]
 80036aa:	0a1b      	lsrs	r3, r3, #8
 80036ac:	b29b      	uxth	r3, r3
 80036ae:	b2db      	uxtb	r3, r3
 80036b0:	73bb      	strb	r3, [r7, #14]
 80036b2:	8abb      	ldrh	r3, [r7, #20]
 80036b4:	b2db      	uxtb	r3, r3
 80036b6:	73fb      	strb	r3, [r7, #15]
		ST7789_WriteData(data, sizeof(data));
 80036b8:	f107 030c 	add.w	r3, r7, #12
 80036bc:	2104      	movs	r1, #4
 80036be:	4618      	mov	r0, r3
 80036c0:	f7ff fee0 	bl	8003484 <ST7789_WriteData>
	}

	/* Row Address set */
	ST7789_WriteCommand(ST7789_RASET);
 80036c4:	202b      	movs	r0, #43	; 0x2b
 80036c6:	f7ff fe8d 	bl	80033e4 <ST7789_WriteCommand>
	{
		uint8_t data[] = {y_start >> 8, y_start & 0xFF, y_end >> 8, y_end & 0xFF};
 80036ca:	8a7b      	ldrh	r3, [r7, #18]
 80036cc:	0a1b      	lsrs	r3, r3, #8
 80036ce:	b29b      	uxth	r3, r3
 80036d0:	b2db      	uxtb	r3, r3
 80036d2:	723b      	strb	r3, [r7, #8]
 80036d4:	8a7b      	ldrh	r3, [r7, #18]
 80036d6:	b2db      	uxtb	r3, r3
 80036d8:	727b      	strb	r3, [r7, #9]
 80036da:	8a3b      	ldrh	r3, [r7, #16]
 80036dc:	0a1b      	lsrs	r3, r3, #8
 80036de:	b29b      	uxth	r3, r3
 80036e0:	b2db      	uxtb	r3, r3
 80036e2:	72bb      	strb	r3, [r7, #10]
 80036e4:	8a3b      	ldrh	r3, [r7, #16]
 80036e6:	b2db      	uxtb	r3, r3
 80036e8:	72fb      	strb	r3, [r7, #11]
		ST7789_WriteData(data, sizeof(data));
 80036ea:	f107 0308 	add.w	r3, r7, #8
 80036ee:	2104      	movs	r1, #4
 80036f0:	4618      	mov	r0, r3
 80036f2:	f7ff fec7 	bl	8003484 <ST7789_WriteData>
	}
	/* Write to RAM */
	ST7789_WriteCommand(ST7789_RAMWR);
 80036f6:	202c      	movs	r0, #44	; 0x2c
 80036f8:	f7ff fe74 	bl	80033e4 <ST7789_WriteCommand>
}
 80036fc:	bf00      	nop
 80036fe:	371c      	adds	r7, #28
 8003700:	46bd      	mov	sp, r7
 8003702:	bd90      	pop	{r4, r7, pc}

08003704 <ST7789_Reset>:
//-----------------------------------------------------------------------------------------
void ST7789_Reset()
{
 8003704:	b580      	push	{r7, lr}
 8003706:	af00      	add	r7, sp, #0
	HAL_Delay(20);//25
 8003708:	2014      	movs	r0, #20
 800370a:	f000 fdc9 	bl	80042a0 <HAL_Delay>
    ST7789_RST_Clr();
 800370e:	2200      	movs	r2, #0
 8003710:	2102      	movs	r1, #2
 8003712:	4808      	ldr	r0, [pc, #32]	; (8003734 <ST7789_Reset+0x30>)
 8003714:	f001 fc68 	bl	8004fe8 <HAL_GPIO_WritePin>
    HAL_Delay(10);//25
 8003718:	200a      	movs	r0, #10
 800371a:	f000 fdc1 	bl	80042a0 <HAL_Delay>
    ST7789_RST_Set();
 800371e:	2201      	movs	r2, #1
 8003720:	2102      	movs	r1, #2
 8003722:	4804      	ldr	r0, [pc, #16]	; (8003734 <ST7789_Reset+0x30>)
 8003724:	f001 fc60 	bl	8004fe8 <HAL_GPIO_WritePin>
    HAL_Delay(20);//50
 8003728:	2014      	movs	r0, #20
 800372a:	f000 fdb9 	bl	80042a0 <HAL_Delay>
}
 800372e:	bf00      	nop
 8003730:	bd80      	pop	{r7, pc}
 8003732:	bf00      	nop
 8003734:	40020000 	.word	0x40020000

08003738 <ST7789_Init>:
//-----------------------------------------------------------------------------------------
void ST7789_Init(uint16_t bkColor)
{
 8003738:	b590      	push	{r4, r7, lr}
 800373a:	b08f      	sub	sp, #60	; 0x3c
 800373c:	af00      	add	r7, sp, #0
 800373e:	4603      	mov	r3, r0
 8003740:	80fb      	strh	r3, [r7, #6]
		
    ST7789_WriteCommand(ST7789_COLMOD);		//	Set color mode
 8003742:	203a      	movs	r0, #58	; 0x3a
 8003744:	f7ff fe4e 	bl	80033e4 <ST7789_WriteCommand>
    ST7789_WriteSmallData(ST7789_COLOR_MODE_16bit);//
 8003748:	2055      	movs	r0, #85	; 0x55
 800374a:	f7ff ff25 	bl	8003598 <ST7789_WriteSmallData>
  	ST7789_WriteCommand(0xB2);				//	Porch control
 800374e:	20b2      	movs	r0, #178	; 0xb2
 8003750:	f7ff fe48 	bl	80033e4 <ST7789_WriteCommand>
	{
		uint8_t data[] = {0x0C, 0x0C, 0x00, 0x33, 0x33};
 8003754:	4a3a      	ldr	r2, [pc, #232]	; (8003840 <ST7789_Init+0x108>)
 8003756:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800375a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800375e:	6018      	str	r0, [r3, #0]
 8003760:	3304      	adds	r3, #4
 8003762:	7019      	strb	r1, [r3, #0]
		ST7789_WriteData(data, sizeof(data));
 8003764:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003768:	2105      	movs	r1, #5
 800376a:	4618      	mov	r0, r3
 800376c:	f7ff fe8a 	bl	8003484 <ST7789_WriteData>
	}
	ST7789_SetRotation(ST7789_ROTATION);	//	MADCTL (Display Rotation)
 8003770:	2003      	movs	r0, #3
 8003772:	f7ff ff4b 	bl	800360c <ST7789_SetRotation>
	
	/* Internal LCD Voltage generator settings */
    ST7789_WriteCommand(0xB7);				//	Gate Control
 8003776:	20b7      	movs	r0, #183	; 0xb7
 8003778:	f7ff fe34 	bl	80033e4 <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x35);			//	Default value
 800377c:	2035      	movs	r0, #53	; 0x35
 800377e:	f7ff ff0b 	bl	8003598 <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xBB);				//	VCOM setting
 8003782:	20bb      	movs	r0, #187	; 0xbb
 8003784:	f7ff fe2e 	bl	80033e4 <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x19);			//	0.725v (default 0.75v for 0x20)
 8003788:	2019      	movs	r0, #25
 800378a:	f7ff ff05 	bl	8003598 <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xC0);				//	LCMCTRL	
 800378e:	20c0      	movs	r0, #192	; 0xc0
 8003790:	f7ff fe28 	bl	80033e4 <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x2C);			//	Default value
 8003794:	202c      	movs	r0, #44	; 0x2c
 8003796:	f7ff feff 	bl	8003598 <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xC2);				//	VDV and VRH command Enable
 800379a:	20c2      	movs	r0, #194	; 0xc2
 800379c:	f7ff fe22 	bl	80033e4 <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x01);			//	Default value
 80037a0:	2001      	movs	r0, #1
 80037a2:	f7ff fef9 	bl	8003598 <ST7789_WriteSmallData>
    ST7789_WriteSmallData(0xff);            //	Default value
 80037a6:	20ff      	movs	r0, #255	; 0xff
 80037a8:	f7ff fef6 	bl	8003598 <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xC3);				//	VRH set
 80037ac:	20c3      	movs	r0, #195	; 0xc3
 80037ae:	f7ff fe19 	bl	80033e4 <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x12);			//	+-4.45v (defalut +-4.1v for 0x0B)
 80037b2:	2012      	movs	r0, #18
 80037b4:	f7ff fef0 	bl	8003598 <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xC4);				//	VDV set
 80037b8:	20c4      	movs	r0, #196	; 0xc4
 80037ba:	f7ff fe13 	bl	80033e4 <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x20);			//	Default value
 80037be:	2020      	movs	r0, #32
 80037c0:	f7ff feea 	bl	8003598 <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xC6);				//	Frame rate control in normal mode
 80037c4:	20c6      	movs	r0, #198	; 0xc6
 80037c6:	f7ff fe0d 	bl	80033e4 <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x0F);			//	Default value (60HZ)
 80037ca:	200f      	movs	r0, #15
 80037cc:	f7ff fee4 	bl	8003598 <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xD0);				//	Power control
 80037d0:	20d0      	movs	r0, #208	; 0xd0
 80037d2:	f7ff fe07 	bl	80033e4 <ST7789_WriteCommand>
    ST7789_WriteSmallData(0xA4);			//	Default value
 80037d6:	20a4      	movs	r0, #164	; 0xa4
 80037d8:	f7ff fede 	bl	8003598 <ST7789_WriteSmallData>
    ST7789_WriteSmallData(0xA1);			//	Default value
 80037dc:	20a1      	movs	r0, #161	; 0xa1
 80037de:	f7ff fedb 	bl	8003598 <ST7789_WriteSmallData>
	/**************** Division line ****************/

	ST7789_WriteCommand(0xE0);
 80037e2:	20e0      	movs	r0, #224	; 0xe0
 80037e4:	f7ff fdfe 	bl	80033e4 <ST7789_WriteCommand>
	{
		uint8_t data[] = {0xD0, 0x04, 0x0D, 0x11, 0x13, 0x2B, 0x3F, 0x54, 0x4C, 0x18, 0x0D, 0x0B, 0x1F, 0x23};
 80037e8:	4b16      	ldr	r3, [pc, #88]	; (8003844 <ST7789_Init+0x10c>)
 80037ea:	f107 041c 	add.w	r4, r7, #28
 80037ee:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80037f0:	c407      	stmia	r4!, {r0, r1, r2}
 80037f2:	8023      	strh	r3, [r4, #0]
		ST7789_WriteData(data, sizeof(data));
 80037f4:	f107 031c 	add.w	r3, r7, #28
 80037f8:	210e      	movs	r1, #14
 80037fa:	4618      	mov	r0, r3
 80037fc:	f7ff fe42 	bl	8003484 <ST7789_WriteData>
	}

    ST7789_WriteCommand(0xE1);
 8003800:	20e1      	movs	r0, #225	; 0xe1
 8003802:	f7ff fdef 	bl	80033e4 <ST7789_WriteCommand>
	{
		uint8_t data[] = {0xD0, 0x04, 0x0C, 0x11, 0x13, 0x2C, 0x3F, 0x44, 0x51, 0x2F, 0x1F, 0x1F, 0x20, 0x23};
 8003806:	4b10      	ldr	r3, [pc, #64]	; (8003848 <ST7789_Init+0x110>)
 8003808:	f107 040c 	add.w	r4, r7, #12
 800380c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800380e:	c407      	stmia	r4!, {r0, r1, r2}
 8003810:	8023      	strh	r3, [r4, #0]
		ST7789_WriteData(data, sizeof(data));
 8003812:	f107 030c 	add.w	r3, r7, #12
 8003816:	210e      	movs	r1, #14
 8003818:	4618      	mov	r0, r3
 800381a:	f7ff fe33 	bl	8003484 <ST7789_WriteData>
	}

  	uint8_t cmds[] = {ST7789_INVON, ST7789_SLPOUT, ST7789_NORON, ST7789_DISPOFF};
 800381e:	4b0b      	ldr	r3, [pc, #44]	; (800384c <ST7789_Init+0x114>)
 8003820:	637b      	str	r3, [r7, #52]	; 0x34
  	ST7789_WriteCommands(cmds, sizeof(cmds));
 8003822:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003826:	2104      	movs	r1, #4
 8003828:	4618      	mov	r0, r3
 800382a:	f7ff fe01 	bl	8003430 <ST7789_WriteCommands>


	ST7789_Fill_Color(bkColor);				//	Fill with Black.
 800382e:	88fb      	ldrh	r3, [r7, #6]
 8003830:	4618      	mov	r0, r3
 8003832:	f000 f80d 	bl	8003850 <ST7789_Fill_Color>
}
 8003836:	bf00      	nop
 8003838:	373c      	adds	r7, #60	; 0x3c
 800383a:	46bd      	mov	sp, r7
 800383c:	bd90      	pop	{r4, r7, pc}
 800383e:	bf00      	nop
 8003840:	0800d6c8 	.word	0x0800d6c8
 8003844:	0800d6d0 	.word	0x0800d6d0
 8003848:	0800d6e0 	.word	0x0800d6e0
 800384c:	28131121 	.word	0x28131121

08003850 <ST7789_Fill_Color>:
//-----------------------------------------------------------------------------------------
void ST7789_Fill_Color(uint16_t color)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b0fc      	sub	sp, #496	; 0x1f0
 8003854:	af00      	add	r7, sp, #0
 8003856:	4602      	mov	r2, r0
 8003858:	f507 73f8 	add.w	r3, r7, #496	; 0x1f0
 800385c:	f5a3 73f5 	sub.w	r3, r3, #490	; 0x1ea
 8003860:	801a      	strh	r2, [r3, #0]

	if (frm_buf) free(frm_buf);

#else
*/
	ST7789_SetAddressWindow(0, 0, ST7789_WIDTH - 1, ST7789_HEIGHT - 1);
 8003862:	23ef      	movs	r3, #239	; 0xef
 8003864:	22ef      	movs	r2, #239	; 0xef
 8003866:	2100      	movs	r1, #0
 8003868:	2000      	movs	r0, #0
 800386a:	f7ff fefb 	bl	8003664 <ST7789_SetAddressWindow>

	uint8_t data[ST7789_WIDTH << 1];
	uint16_t i = 0, j;
 800386e:	2300      	movs	r3, #0
 8003870:	f8a7 31ee 	strh.w	r3, [r7, #494]	; 0x1ee
	for (j = 0; j < ST7789_WIDTH; j++) {
 8003874:	2300      	movs	r3, #0
 8003876:	f8a7 31ec 	strh.w	r3, [r7, #492]	; 0x1ec
 800387a:	e024      	b.n	80038c6 <ST7789_Fill_Color+0x76>
		*(uint16_t *)(data + i) = HTONS(color);
 800387c:	f507 73f8 	add.w	r3, r7, #496	; 0x1f0
 8003880:	f5a3 73f5 	sub.w	r3, r3, #490	; 0x1ea
 8003884:	881b      	ldrh	r3, [r3, #0]
 8003886:	0a1b      	lsrs	r3, r3, #8
 8003888:	b29b      	uxth	r3, r3
 800388a:	b21a      	sxth	r2, r3
 800388c:	f507 73f8 	add.w	r3, r7, #496	; 0x1f0
 8003890:	f5a3 73f5 	sub.w	r3, r3, #490	; 0x1ea
 8003894:	881b      	ldrh	r3, [r3, #0]
 8003896:	021b      	lsls	r3, r3, #8
 8003898:	b21b      	sxth	r3, r3
 800389a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800389e:	b21b      	sxth	r3, r3
 80038a0:	4313      	orrs	r3, r2
 80038a2:	b219      	sxth	r1, r3
 80038a4:	f8b7 31ee 	ldrh.w	r3, [r7, #494]	; 0x1ee
 80038a8:	f107 020c 	add.w	r2, r7, #12
 80038ac:	4413      	add	r3, r2
 80038ae:	b28a      	uxth	r2, r1
 80038b0:	801a      	strh	r2, [r3, #0]
		i += 2;
 80038b2:	f8b7 31ee 	ldrh.w	r3, [r7, #494]	; 0x1ee
 80038b6:	3302      	adds	r3, #2
 80038b8:	f8a7 31ee 	strh.w	r3, [r7, #494]	; 0x1ee
	for (j = 0; j < ST7789_WIDTH; j++) {
 80038bc:	f8b7 31ec 	ldrh.w	r3, [r7, #492]	; 0x1ec
 80038c0:	3301      	adds	r3, #1
 80038c2:	f8a7 31ec 	strh.w	r3, [r7, #492]	; 0x1ec
 80038c6:	f8b7 31ec 	ldrh.w	r3, [r7, #492]	; 0x1ec
 80038ca:	2bef      	cmp	r3, #239	; 0xef
 80038cc:	d9d6      	bls.n	800387c <ST7789_Fill_Color+0x2c>
	}
	for (j = 0; j < ST7789_HEIGHT; j++) ST7789_WriteDataLine(data, sizeof(data));
 80038ce:	2300      	movs	r3, #0
 80038d0:	f8a7 31ec 	strh.w	r3, [r7, #492]	; 0x1ec
 80038d4:	e00b      	b.n	80038ee <ST7789_Fill_Color+0x9e>
 80038d6:	f107 030c 	add.w	r3, r7, #12
 80038da:	f44f 71f0 	mov.w	r1, #480	; 0x1e0
 80038de:	4618      	mov	r0, r3
 80038e0:	f7ff fe20 	bl	8003524 <ST7789_WriteDataLine>
 80038e4:	f8b7 31ec 	ldrh.w	r3, [r7, #492]	; 0x1ec
 80038e8:	3301      	adds	r3, #1
 80038ea:	f8a7 31ec 	strh.w	r3, [r7, #492]	; 0x1ec
 80038ee:	f8b7 31ec 	ldrh.w	r3, [r7, #492]	; 0x1ec
 80038f2:	2bef      	cmp	r3, #239	; 0xef
 80038f4:	d9ef      	bls.n	80038d6 <ST7789_Fill_Color+0x86>

//#endif
}
 80038f6:	bf00      	nop
 80038f8:	bf00      	nop
 80038fa:	f507 77f8 	add.w	r7, r7, #496	; 0x1f0
 80038fe:	46bd      	mov	sp, r7
 8003900:	bd80      	pop	{r7, pc}

08003902 <ST7789_Fill>:

	ST7789_WriteData(data, sizeof(data));
}
//-----------------------------------------------------------------------------------------
void ST7789_Fill(uint16_t xSta, uint16_t ySta, uint16_t xEnd, uint16_t yEnd, uint16_t color)
{
 8003902:	b590      	push	{r4, r7, lr}
 8003904:	b085      	sub	sp, #20
 8003906:	af00      	add	r7, sp, #0
 8003908:	4604      	mov	r4, r0
 800390a:	4608      	mov	r0, r1
 800390c:	4611      	mov	r1, r2
 800390e:	461a      	mov	r2, r3
 8003910:	4623      	mov	r3, r4
 8003912:	80fb      	strh	r3, [r7, #6]
 8003914:	4603      	mov	r3, r0
 8003916:	80bb      	strh	r3, [r7, #4]
 8003918:	460b      	mov	r3, r1
 800391a:	807b      	strh	r3, [r7, #2]
 800391c:	4613      	mov	r3, r2
 800391e:	803b      	strh	r3, [r7, #0]
	if ((xEnd < 0) || (xEnd >= ST7789_WIDTH) ||
 8003920:	887b      	ldrh	r3, [r7, #2]
 8003922:	2bef      	cmp	r3, #239	; 0xef
 8003924:	d82b      	bhi.n	800397e <ST7789_Fill+0x7c>
		 (yEnd < 0) || (yEnd >= ST7789_HEIGHT))	return;
 8003926:	883b      	ldrh	r3, [r7, #0]
 8003928:	2bef      	cmp	r3, #239	; 0xef
 800392a:	d828      	bhi.n	800397e <ST7789_Fill+0x7c>

	uint16_t i, j;
	uint8_t data[] = {color >> 8, color & 0xFF};
 800392c:	8c3b      	ldrh	r3, [r7, #32]
 800392e:	0a1b      	lsrs	r3, r3, #8
 8003930:	b29b      	uxth	r3, r3
 8003932:	b2db      	uxtb	r3, r3
 8003934:	723b      	strb	r3, [r7, #8]
 8003936:	8c3b      	ldrh	r3, [r7, #32]
 8003938:	b2db      	uxtb	r3, r3
 800393a:	727b      	strb	r3, [r7, #9]
	ST7789_SetAddressWindow(xSta, ySta, xEnd, yEnd);
 800393c:	883b      	ldrh	r3, [r7, #0]
 800393e:	887a      	ldrh	r2, [r7, #2]
 8003940:	88b9      	ldrh	r1, [r7, #4]
 8003942:	88f8      	ldrh	r0, [r7, #6]
 8003944:	f7ff fe8e 	bl	8003664 <ST7789_SetAddressWindow>
	for (i = ySta; i <= yEnd; i++) {
 8003948:	88bb      	ldrh	r3, [r7, #4]
 800394a:	81fb      	strh	r3, [r7, #14]
 800394c:	e012      	b.n	8003974 <ST7789_Fill+0x72>
		for (j = xSta; j <= xEnd; j++) ST7789_WriteData(data, sizeof(data));
 800394e:	88fb      	ldrh	r3, [r7, #6]
 8003950:	81bb      	strh	r3, [r7, #12]
 8003952:	e008      	b.n	8003966 <ST7789_Fill+0x64>
 8003954:	f107 0308 	add.w	r3, r7, #8
 8003958:	2102      	movs	r1, #2
 800395a:	4618      	mov	r0, r3
 800395c:	f7ff fd92 	bl	8003484 <ST7789_WriteData>
 8003960:	89bb      	ldrh	r3, [r7, #12]
 8003962:	3301      	adds	r3, #1
 8003964:	81bb      	strh	r3, [r7, #12]
 8003966:	89ba      	ldrh	r2, [r7, #12]
 8003968:	887b      	ldrh	r3, [r7, #2]
 800396a:	429a      	cmp	r2, r3
 800396c:	d9f2      	bls.n	8003954 <ST7789_Fill+0x52>
	for (i = ySta; i <= yEnd; i++) {
 800396e:	89fb      	ldrh	r3, [r7, #14]
 8003970:	3301      	adds	r3, #1
 8003972:	81fb      	strh	r3, [r7, #14]
 8003974:	89fa      	ldrh	r2, [r7, #14]
 8003976:	883b      	ldrh	r3, [r7, #0]
 8003978:	429a      	cmp	r2, r3
 800397a:	d9e8      	bls.n	800394e <ST7789_Fill+0x4c>
 800397c:	e000      	b.n	8003980 <ST7789_Fill+0x7e>
		 (yEnd < 0) || (yEnd >= ST7789_HEIGHT))	return;
 800397e:	bf00      	nop
	}
}
 8003980:	3714      	adds	r7, #20
 8003982:	46bd      	mov	sp, r7
 8003984:	bd90      	pop	{r4, r7, pc}

08003986 <ST7789_WriteChar>:
{
	ST7789_WriteCommand(invert ? 0x21 /* INVON */ : 0x20 /* INVOFF */);
}
//-----------------------------------------------------------------------------------------
void ST7789_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor)
{
 8003986:	b082      	sub	sp, #8
 8003988:	b590      	push	{r4, r7, lr}
 800398a:	b089      	sub	sp, #36	; 0x24
 800398c:	af00      	add	r7, sp, #0
 800398e:	637b      	str	r3, [r7, #52]	; 0x34
 8003990:	4603      	mov	r3, r0
 8003992:	80fb      	strh	r3, [r7, #6]
 8003994:	460b      	mov	r3, r1
 8003996:	80bb      	strh	r3, [r7, #4]
 8003998:	4613      	mov	r3, r2
 800399a:	70fb      	strb	r3, [r7, #3]
uint32_t i, b, j;

	ST7789_SetAddressWindow(x, y, x + font.width - 1, y + font.height - 1);
 800399c:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80039a0:	b29a      	uxth	r2, r3
 80039a2:	88fb      	ldrh	r3, [r7, #6]
 80039a4:	4413      	add	r3, r2
 80039a6:	b29b      	uxth	r3, r3
 80039a8:	3b01      	subs	r3, #1
 80039aa:	b29c      	uxth	r4, r3
 80039ac:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80039b0:	b29a      	uxth	r2, r3
 80039b2:	88bb      	ldrh	r3, [r7, #4]
 80039b4:	4413      	add	r3, r2
 80039b6:	b29b      	uxth	r3, r3
 80039b8:	3b01      	subs	r3, #1
 80039ba:	b29b      	uxth	r3, r3
 80039bc:	88b9      	ldrh	r1, [r7, #4]
 80039be:	88f8      	ldrh	r0, [r7, #6]
 80039c0:	4622      	mov	r2, r4
 80039c2:	f7ff fe4f 	bl	8003664 <ST7789_SetAddressWindow>
	uint8_t cdata[] = {color >> 8, color & 0xFF};
 80039c6:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80039c8:	0a1b      	lsrs	r3, r3, #8
 80039ca:	b29b      	uxth	r3, r3
 80039cc:	b2db      	uxtb	r3, r3
 80039ce:	733b      	strb	r3, [r7, #12]
 80039d0:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80039d2:	b2db      	uxtb	r3, r3
 80039d4:	737b      	strb	r3, [r7, #13]
	uint8_t bdata[] = {bgcolor >> 8, bgcolor & 0xFF};
 80039d6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80039da:	0a1b      	lsrs	r3, r3, #8
 80039dc:	b29b      	uxth	r3, r3
 80039de:	b2db      	uxtb	r3, r3
 80039e0:	723b      	strb	r3, [r7, #8]
 80039e2:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80039e6:	b2db      	uxtb	r3, r3
 80039e8:	727b      	strb	r3, [r7, #9]
	uint8_t *uk = NULL;
 80039ea:	2300      	movs	r3, #0
 80039ec:	617b      	str	r3, [r7, #20]

	for (i = 0; i < font.height; i++) {
 80039ee:	2300      	movs	r3, #0
 80039f0:	61fb      	str	r3, [r7, #28]
 80039f2:	e02f      	b.n	8003a54 <ST7789_WriteChar+0xce>
		b = font.data[(ch - 32) * font.height + i];
 80039f4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80039f6:	78fb      	ldrb	r3, [r7, #3]
 80039f8:	3b20      	subs	r3, #32
 80039fa:	f897 1035 	ldrb.w	r1, [r7, #53]	; 0x35
 80039fe:	fb01 f303 	mul.w	r3, r1, r3
 8003a02:	4619      	mov	r1, r3
 8003a04:	69fb      	ldr	r3, [r7, #28]
 8003a06:	440b      	add	r3, r1
 8003a08:	005b      	lsls	r3, r3, #1
 8003a0a:	4413      	add	r3, r2
 8003a0c:	881b      	ldrh	r3, [r3, #0]
 8003a0e:	613b      	str	r3, [r7, #16]
		for (j = 0; j < font.width; j++) {
 8003a10:	2300      	movs	r3, #0
 8003a12:	61bb      	str	r3, [r7, #24]
 8003a14:	e015      	b.n	8003a42 <ST7789_WriteChar+0xbc>
			if ((b << j) & 0x8000) {
 8003a16:	693a      	ldr	r2, [r7, #16]
 8003a18:	69bb      	ldr	r3, [r7, #24]
 8003a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a1e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d003      	beq.n	8003a2e <ST7789_WriteChar+0xa8>
				uk = cdata;
 8003a26:	f107 030c 	add.w	r3, r7, #12
 8003a2a:	617b      	str	r3, [r7, #20]
 8003a2c:	e002      	b.n	8003a34 <ST7789_WriteChar+0xae>
			} else {
				uk = bdata;
 8003a2e:	f107 0308 	add.w	r3, r7, #8
 8003a32:	617b      	str	r3, [r7, #20]
			}
			ST7789_WriteData(uk, sizeof(cdata));
 8003a34:	2102      	movs	r1, #2
 8003a36:	6978      	ldr	r0, [r7, #20]
 8003a38:	f7ff fd24 	bl	8003484 <ST7789_WriteData>
		for (j = 0; j < font.width; j++) {
 8003a3c:	69bb      	ldr	r3, [r7, #24]
 8003a3e:	3301      	adds	r3, #1
 8003a40:	61bb      	str	r3, [r7, #24]
 8003a42:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8003a46:	461a      	mov	r2, r3
 8003a48:	69bb      	ldr	r3, [r7, #24]
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d3e3      	bcc.n	8003a16 <ST7789_WriteChar+0x90>
	for (i = 0; i < font.height; i++) {
 8003a4e:	69fb      	ldr	r3, [r7, #28]
 8003a50:	3301      	adds	r3, #1
 8003a52:	61fb      	str	r3, [r7, #28]
 8003a54:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8003a58:	461a      	mov	r2, r3
 8003a5a:	69fb      	ldr	r3, [r7, #28]
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	d3c9      	bcc.n	80039f4 <ST7789_WriteChar+0x6e>
			while (HAL_SPI_GetState(portOLED) != HAL_SPI_STATE_READY) {
				if (HAL_SPI_GetState(portOLED) == HAL_SPI_STATE_BUSY_TX) break;
			}*/
		}
	}
}
 8003a60:	bf00      	nop
 8003a62:	bf00      	nop
 8003a64:	3724      	adds	r7, #36	; 0x24
 8003a66:	46bd      	mov	sp, r7
 8003a68:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8003a6c:	b002      	add	sp, #8
 8003a6e:	4770      	bx	lr

08003a70 <ST7789_WriteString>:
//-----------------------------------------------------------------------------------------
void ST7789_WriteString(uint16_t x, uint16_t y, const char *str, FontDef font, uint16_t color, uint16_t bgcolor)
{
 8003a70:	b082      	sub	sp, #8
 8003a72:	b580      	push	{r7, lr}
 8003a74:	b086      	sub	sp, #24
 8003a76:	af04      	add	r7, sp, #16
 8003a78:	603a      	str	r2, [r7, #0]
 8003a7a:	617b      	str	r3, [r7, #20]
 8003a7c:	4603      	mov	r3, r0
 8003a7e:	80fb      	strh	r3, [r7, #6]
 8003a80:	460b      	mov	r3, r1
 8003a82:	80bb      	strh	r3, [r7, #4]
	if (!str) return;
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d03f      	beq.n	8003b0a <ST7789_WriteString+0x9a>

	while (*str) {
 8003a8a:	e039      	b.n	8003b00 <ST7789_WriteString+0x90>
		if (x + font.width >= ST7789_WIDTH) {
 8003a8c:	88fb      	ldrh	r3, [r7, #6]
 8003a8e:	7d3a      	ldrb	r2, [r7, #20]
 8003a90:	4413      	add	r3, r2
 8003a92:	2bef      	cmp	r3, #239	; 0xef
 8003a94:	dd13      	ble.n	8003abe <ST7789_WriteString+0x4e>
			x = 0;
 8003a96:	2300      	movs	r3, #0
 8003a98:	80fb      	strh	r3, [r7, #6]
			y += font.height;
 8003a9a:	7d7b      	ldrb	r3, [r7, #21]
 8003a9c:	b29a      	uxth	r2, r3
 8003a9e:	88bb      	ldrh	r3, [r7, #4]
 8003aa0:	4413      	add	r3, r2
 8003aa2:	80bb      	strh	r3, [r7, #4]
			if (y + font.height >= ST7789_HEIGHT) break;
 8003aa4:	88bb      	ldrh	r3, [r7, #4]
 8003aa6:	7d7a      	ldrb	r2, [r7, #21]
 8003aa8:	4413      	add	r3, r2
 8003aaa:	2bef      	cmp	r3, #239	; 0xef
 8003aac:	dc2f      	bgt.n	8003b0e <ST7789_WriteString+0x9e>

			if (*str == ' ') {// skip spaces in the beginning of the new line
 8003aae:	683b      	ldr	r3, [r7, #0]
 8003ab0:	781b      	ldrb	r3, [r3, #0]
 8003ab2:	2b20      	cmp	r3, #32
 8003ab4:	d103      	bne.n	8003abe <ST7789_WriteString+0x4e>
				str++;
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	3301      	adds	r3, #1
 8003aba:	603b      	str	r3, [r7, #0]
				continue;
 8003abc:	e020      	b.n	8003b00 <ST7789_WriteString+0x90>
			}
		}
		if (*str != '\n') {
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	781b      	ldrb	r3, [r3, #0]
 8003ac2:	2b0a      	cmp	r3, #10
 8003ac4:	d012      	beq.n	8003aec <ST7789_WriteString+0x7c>
			ST7789_WriteChar(x, y, *str, font, color, bgcolor);
 8003ac6:	683b      	ldr	r3, [r7, #0]
 8003ac8:	781a      	ldrb	r2, [r3, #0]
 8003aca:	88b9      	ldrh	r1, [r7, #4]
 8003acc:	88f8      	ldrh	r0, [r7, #6]
 8003ace:	8c3b      	ldrh	r3, [r7, #32]
 8003ad0:	9302      	str	r3, [sp, #8]
 8003ad2:	8bbb      	ldrh	r3, [r7, #28]
 8003ad4:	9301      	str	r3, [sp, #4]
 8003ad6:	69bb      	ldr	r3, [r7, #24]
 8003ad8:	9300      	str	r3, [sp, #0]
 8003ada:	697b      	ldr	r3, [r7, #20]
 8003adc:	f7ff ff53 	bl	8003986 <ST7789_WriteChar>
			x += font.width;
 8003ae0:	7d3b      	ldrb	r3, [r7, #20]
 8003ae2:	b29a      	uxth	r2, r3
 8003ae4:	88fb      	ldrh	r3, [r7, #6]
 8003ae6:	4413      	add	r3, r2
 8003ae8:	80fb      	strh	r3, [r7, #6]
 8003aea:	e006      	b.n	8003afa <ST7789_WriteString+0x8a>
		} else {
			x = 0;
 8003aec:	2300      	movs	r3, #0
 8003aee:	80fb      	strh	r3, [r7, #6]
			y += font.height;
 8003af0:	7d7b      	ldrb	r3, [r7, #21]
 8003af2:	b29a      	uxth	r2, r3
 8003af4:	88bb      	ldrh	r3, [r7, #4]
 8003af6:	4413      	add	r3, r2
 8003af8:	80bb      	strh	r3, [r7, #4]
		}
		str++;
 8003afa:	683b      	ldr	r3, [r7, #0]
 8003afc:	3301      	adds	r3, #1
 8003afe:	603b      	str	r3, [r7, #0]
	while (*str) {
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	781b      	ldrb	r3, [r3, #0]
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d1c1      	bne.n	8003a8c <ST7789_WriteString+0x1c>
 8003b08:	e002      	b.n	8003b10 <ST7789_WriteString+0xa0>
	if (!str) return;
 8003b0a:	bf00      	nop
 8003b0c:	e000      	b.n	8003b10 <ST7789_WriteString+0xa0>
			if (y + font.height >= ST7789_HEIGHT) break;
 8003b0e:	bf00      	nop
	}
}
 8003b10:	3708      	adds	r7, #8
 8003b12:	46bd      	mov	sp, r7
 8003b14:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003b18:	b002      	add	sp, #8
 8003b1a:	4770      	bx	lr

08003b1c <mkLineCenter>:

}
*/
//-----------------------------------------------------------------------------------------
char *mkLineCenter(char *str, uint16_t width)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b0a4      	sub	sp, #144	; 0x90
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
 8003b24:	460b      	mov	r3, r1
 8003b26:	807b      	strh	r3, [r7, #2]
char st[128] = {0};
 8003b28:	2300      	movs	r3, #0
 8003b2a:	60fb      	str	r3, [r7, #12]
 8003b2c:	f107 0310 	add.w	r3, r7, #16
 8003b30:	227c      	movs	r2, #124	; 0x7c
 8003b32:	2100      	movs	r1, #0
 8003b34:	4618      	mov	r0, r3
 8003b36:	f008 fcf7 	bl	800c528 <memset>

	memset(st, 0x20, 127);
 8003b3a:	f107 030c 	add.w	r3, r7, #12
 8003b3e:	227f      	movs	r2, #127	; 0x7f
 8003b40:	2120      	movs	r1, #32
 8003b42:	4618      	mov	r0, r3
 8003b44:	f008 fcf0 	bl	800c528 <memset>
	int8_t k = strlen(str);
 8003b48:	6878      	ldr	r0, [r7, #4]
 8003b4a:	f7fc fb41 	bl	80001d0 <strlen>
 8003b4e:	4603      	mov	r3, r0
 8003b50:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	if (k < width) {
 8003b54:	f997 208f 	ldrsb.w	r2, [r7, #143]	; 0x8f
 8003b58:	887b      	ldrh	r3, [r7, #2]
 8003b5a:	429a      	cmp	r2, r3
 8003b5c:	da25      	bge.n	8003baa <mkLineCenter+0x8e>
		int8_t n = (width - k)/2;
 8003b5e:	887a      	ldrh	r2, [r7, #2]
 8003b60:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 8003b64:	1ad3      	subs	r3, r2, r3
 8003b66:	0fda      	lsrs	r2, r3, #31
 8003b68:	4413      	add	r3, r2
 8003b6a:	105b      	asrs	r3, r3, #1
 8003b6c:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
		memcpy((char *)&st[n], (char *)str, k);
 8003b70:	f997 308e 	ldrsb.w	r3, [r7, #142]	; 0x8e
 8003b74:	f107 020c 	add.w	r2, r7, #12
 8003b78:	4413      	add	r3, r2
 8003b7a:	f997 208f 	ldrsb.w	r2, [r7, #143]	; 0x8f
 8003b7e:	6879      	ldr	r1, [r7, #4]
 8003b80:	4618      	mov	r0, r3
 8003b82:	f008 fcc3 	bl	800c50c <memcpy>
		st[k + n*2 + 1] = '\0';
 8003b86:	f997 208f 	ldrsb.w	r2, [r7, #143]	; 0x8f
 8003b8a:	f997 308e 	ldrsb.w	r3, [r7, #142]	; 0x8e
 8003b8e:	005b      	lsls	r3, r3, #1
 8003b90:	4413      	add	r3, r2
 8003b92:	3301      	adds	r3, #1
 8003b94:	3390      	adds	r3, #144	; 0x90
 8003b96:	443b      	add	r3, r7
 8003b98:	2200      	movs	r2, #0
 8003b9a:	f803 2c84 	strb.w	r2, [r3, #-132]
		strcpy(str, st);
 8003b9e:	f107 030c 	add.w	r3, r7, #12
 8003ba2:	4619      	mov	r1, r3
 8003ba4:	6878      	ldr	r0, [r7, #4]
 8003ba6:	f008 fe73 	bl	800c890 <strcpy>
	}

	return str;
 8003baa:	687b      	ldr	r3, [r7, #4]
}
 8003bac:	4618      	mov	r0, r3
 8003bae:	3790      	adds	r7, #144	; 0x90
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	bd80      	pop	{r7, pc}

08003bb4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b082      	sub	sp, #8
 8003bb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003bba:	2300      	movs	r3, #0
 8003bbc:	607b      	str	r3, [r7, #4]
 8003bbe:	4b1a      	ldr	r3, [pc, #104]	; (8003c28 <HAL_MspInit+0x74>)
 8003bc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bc2:	4a19      	ldr	r2, [pc, #100]	; (8003c28 <HAL_MspInit+0x74>)
 8003bc4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003bc8:	6453      	str	r3, [r2, #68]	; 0x44
 8003bca:	4b17      	ldr	r3, [pc, #92]	; (8003c28 <HAL_MspInit+0x74>)
 8003bcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003bd2:	607b      	str	r3, [r7, #4]
 8003bd4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	603b      	str	r3, [r7, #0]
 8003bda:	4b13      	ldr	r3, [pc, #76]	; (8003c28 <HAL_MspInit+0x74>)
 8003bdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bde:	4a12      	ldr	r2, [pc, #72]	; (8003c28 <HAL_MspInit+0x74>)
 8003be0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003be4:	6413      	str	r3, [r2, #64]	; 0x40
 8003be6:	4b10      	ldr	r3, [pc, #64]	; (8003c28 <HAL_MspInit+0x74>)
 8003be8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bee:	603b      	str	r3, [r7, #0]
 8003bf0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	210f      	movs	r1, #15
 8003bf6:	f06f 0001 	mvn.w	r0, #1
 8003bfa:	f000 fc2d 	bl	8004458 <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 5, 0);
 8003bfe:	2200      	movs	r2, #0
 8003c00:	2105      	movs	r1, #5
 8003c02:	2005      	movs	r0, #5
 8003c04:	f000 fc28 	bl	8004458 <HAL_NVIC_SetPriority>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8003c08:	2005      	movs	r0, #5
 8003c0a:	f000 fc41 	bl	8004490 <HAL_NVIC_EnableIRQ>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 5, 0);
 8003c0e:	2200      	movs	r2, #0
 8003c10:	2105      	movs	r1, #5
 8003c12:	2005      	movs	r0, #5
 8003c14:	f000 fc20 	bl	8004458 <HAL_NVIC_SetPriority>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8003c18:	2005      	movs	r0, #5
 8003c1a:	f000 fc39 	bl	8004490 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003c1e:	bf00      	nop
 8003c20:	3708      	adds	r7, #8
 8003c22:	46bd      	mov	sp, r7
 8003c24:	bd80      	pop	{r7, pc}
 8003c26:	bf00      	nop
 8003c28:	40023800 	.word	0x40023800

08003c2c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b086      	sub	sp, #24
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003c34:	f107 0308 	add.w	r3, r7, #8
 8003c38:	2200      	movs	r2, #0
 8003c3a:	601a      	str	r2, [r3, #0]
 8003c3c:	605a      	str	r2, [r3, #4]
 8003c3e:	609a      	str	r2, [r3, #8]
 8003c40:	60da      	str	r2, [r3, #12]
  if(hrtc->Instance==RTC)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	4a0c      	ldr	r2, [pc, #48]	; (8003c78 <HAL_RTC_MspInit+0x4c>)
 8003c48:	4293      	cmp	r3, r2
 8003c4a:	d110      	bne.n	8003c6e <HAL_RTC_MspInit+0x42>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003c4c:	2302      	movs	r3, #2
 8003c4e:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_HSE_DIV25;
 8003c50:	4b0a      	ldr	r3, [pc, #40]	; (8003c7c <HAL_RTC_MspInit+0x50>)
 8003c52:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003c54:	f107 0308 	add.w	r3, r7, #8
 8003c58:	4618      	mov	r0, r3
 8003c5a:	f002 fb67 	bl	800632c <HAL_RCCEx_PeriphCLKConfig>
 8003c5e:	4603      	mov	r3, r0
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d001      	beq.n	8003c68 <HAL_RTC_MspInit+0x3c>
    {
      Error_Handler();
 8003c64:	f7ff fbb6 	bl	80033d4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003c68:	4b05      	ldr	r3, [pc, #20]	; (8003c80 <HAL_RTC_MspInit+0x54>)
 8003c6a:	2201      	movs	r2, #1
 8003c6c:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8003c6e:	bf00      	nop
 8003c70:	3718      	adds	r7, #24
 8003c72:	46bd      	mov	sp, r7
 8003c74:	bd80      	pop	{r7, pc}
 8003c76:	bf00      	nop
 8003c78:	40002800 	.word	0x40002800
 8003c7c:	00190300 	.word	0x00190300
 8003c80:	42470e3c 	.word	0x42470e3c

08003c84 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003c84:	b580      	push	{r7, lr}
 8003c86:	b08a      	sub	sp, #40	; 0x28
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c8c:	f107 0314 	add.w	r3, r7, #20
 8003c90:	2200      	movs	r2, #0
 8003c92:	601a      	str	r2, [r3, #0]
 8003c94:	605a      	str	r2, [r3, #4]
 8003c96:	609a      	str	r2, [r3, #8]
 8003c98:	60da      	str	r2, [r3, #12]
 8003c9a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	4a39      	ldr	r2, [pc, #228]	; (8003d88 <HAL_SPI_MspInit+0x104>)
 8003ca2:	4293      	cmp	r3, r2
 8003ca4:	d16b      	bne.n	8003d7e <HAL_SPI_MspInit+0xfa>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	613b      	str	r3, [r7, #16]
 8003caa:	4b38      	ldr	r3, [pc, #224]	; (8003d8c <HAL_SPI_MspInit+0x108>)
 8003cac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cae:	4a37      	ldr	r2, [pc, #220]	; (8003d8c <HAL_SPI_MspInit+0x108>)
 8003cb0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003cb4:	6453      	str	r3, [r2, #68]	; 0x44
 8003cb6:	4b35      	ldr	r3, [pc, #212]	; (8003d8c <HAL_SPI_MspInit+0x108>)
 8003cb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cba:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003cbe:	613b      	str	r3, [r7, #16]
 8003cc0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	60fb      	str	r3, [r7, #12]
 8003cc6:	4b31      	ldr	r3, [pc, #196]	; (8003d8c <HAL_SPI_MspInit+0x108>)
 8003cc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cca:	4a30      	ldr	r2, [pc, #192]	; (8003d8c <HAL_SPI_MspInit+0x108>)
 8003ccc:	f043 0301 	orr.w	r3, r3, #1
 8003cd0:	6313      	str	r3, [r2, #48]	; 0x30
 8003cd2:	4b2e      	ldr	r3, [pc, #184]	; (8003d8c <HAL_SPI_MspInit+0x108>)
 8003cd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cd6:	f003 0301 	and.w	r3, r3, #1
 8003cda:	60fb      	str	r3, [r7, #12]
 8003cdc:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = IPS_SCK_Pin|IPS_MOSI_Pin;
 8003cde:	23a0      	movs	r3, #160	; 0xa0
 8003ce0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ce2:	2302      	movs	r3, #2
 8003ce4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ce6:	2300      	movs	r3, #0
 8003ce8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003cea:	2303      	movs	r3, #3
 8003cec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003cee:	2305      	movs	r3, #5
 8003cf0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003cf2:	f107 0314 	add.w	r3, r7, #20
 8003cf6:	4619      	mov	r1, r3
 8003cf8:	4825      	ldr	r0, [pc, #148]	; (8003d90 <HAL_SPI_MspInit+0x10c>)
 8003cfa:	f000 ffd9 	bl	8004cb0 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8003cfe:	4b25      	ldr	r3, [pc, #148]	; (8003d94 <HAL_SPI_MspInit+0x110>)
 8003d00:	4a25      	ldr	r2, [pc, #148]	; (8003d98 <HAL_SPI_MspInit+0x114>)
 8003d02:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8003d04:	4b23      	ldr	r3, [pc, #140]	; (8003d94 <HAL_SPI_MspInit+0x110>)
 8003d06:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8003d0a:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003d0c:	4b21      	ldr	r3, [pc, #132]	; (8003d94 <HAL_SPI_MspInit+0x110>)
 8003d0e:	2240      	movs	r2, #64	; 0x40
 8003d10:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003d12:	4b20      	ldr	r3, [pc, #128]	; (8003d94 <HAL_SPI_MspInit+0x110>)
 8003d14:	2200      	movs	r2, #0
 8003d16:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003d18:	4b1e      	ldr	r3, [pc, #120]	; (8003d94 <HAL_SPI_MspInit+0x110>)
 8003d1a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003d1e:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003d20:	4b1c      	ldr	r3, [pc, #112]	; (8003d94 <HAL_SPI_MspInit+0x110>)
 8003d22:	2200      	movs	r2, #0
 8003d24:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003d26:	4b1b      	ldr	r3, [pc, #108]	; (8003d94 <HAL_SPI_MspInit+0x110>)
 8003d28:	2200      	movs	r2, #0
 8003d2a:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8003d2c:	4b19      	ldr	r3, [pc, #100]	; (8003d94 <HAL_SPI_MspInit+0x110>)
 8003d2e:	2200      	movs	r2, #0
 8003d30:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8003d32:	4b18      	ldr	r3, [pc, #96]	; (8003d94 <HAL_SPI_MspInit+0x110>)
 8003d34:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003d38:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8003d3a:	4b16      	ldr	r3, [pc, #88]	; (8003d94 <HAL_SPI_MspInit+0x110>)
 8003d3c:	2204      	movs	r2, #4
 8003d3e:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_spi1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8003d40:	4b14      	ldr	r3, [pc, #80]	; (8003d94 <HAL_SPI_MspInit+0x110>)
 8003d42:	2203      	movs	r2, #3
 8003d44:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_spi1_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 8003d46:	4b13      	ldr	r3, [pc, #76]	; (8003d94 <HAL_SPI_MspInit+0x110>)
 8003d48:	2200      	movs	r2, #0
 8003d4a:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_spi1_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8003d4c:	4b11      	ldr	r3, [pc, #68]	; (8003d94 <HAL_SPI_MspInit+0x110>)
 8003d4e:	2200      	movs	r2, #0
 8003d50:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8003d52:	4810      	ldr	r0, [pc, #64]	; (8003d94 <HAL_SPI_MspInit+0x110>)
 8003d54:	f000 fbaa 	bl	80044ac <HAL_DMA_Init>
 8003d58:	4603      	mov	r3, r0
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d001      	beq.n	8003d62 <HAL_SPI_MspInit+0xde>
    {
      Error_Handler();
 8003d5e:	f7ff fb39 	bl	80033d4 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	4a0b      	ldr	r2, [pc, #44]	; (8003d94 <HAL_SPI_MspInit+0x110>)
 8003d66:	649a      	str	r2, [r3, #72]	; 0x48
 8003d68:	4a0a      	ldr	r2, [pc, #40]	; (8003d94 <HAL_SPI_MspInit+0x110>)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 2, 0);
 8003d6e:	2200      	movs	r2, #0
 8003d70:	2102      	movs	r1, #2
 8003d72:	2023      	movs	r0, #35	; 0x23
 8003d74:	f000 fb70 	bl	8004458 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8003d78:	2023      	movs	r0, #35	; 0x23
 8003d7a:	f000 fb89 	bl	8004490 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8003d7e:	bf00      	nop
 8003d80:	3728      	adds	r7, #40	; 0x28
 8003d82:	46bd      	mov	sp, r7
 8003d84:	bd80      	pop	{r7, pc}
 8003d86:	bf00      	nop
 8003d88:	40013000 	.word	0x40013000
 8003d8c:	40023800 	.word	0x40023800
 8003d90:	40020000 	.word	0x40020000
 8003d94:	2000019c 	.word	0x2000019c
 8003d98:	40026458 	.word	0x40026458

08003d9c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b084      	sub	sp, #16
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003dac:	d115      	bne.n	8003dda <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003dae:	2300      	movs	r3, #0
 8003db0:	60fb      	str	r3, [r7, #12]
 8003db2:	4b0c      	ldr	r3, [pc, #48]	; (8003de4 <HAL_TIM_Base_MspInit+0x48>)
 8003db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003db6:	4a0b      	ldr	r2, [pc, #44]	; (8003de4 <HAL_TIM_Base_MspInit+0x48>)
 8003db8:	f043 0301 	orr.w	r3, r3, #1
 8003dbc:	6413      	str	r3, [r2, #64]	; 0x40
 8003dbe:	4b09      	ldr	r3, [pc, #36]	; (8003de4 <HAL_TIM_Base_MspInit+0x48>)
 8003dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dc2:	f003 0301 	and.w	r3, r3, #1
 8003dc6:	60fb      	str	r3, [r7, #12]
 8003dc8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8003dca:	2200      	movs	r2, #0
 8003dcc:	2101      	movs	r1, #1
 8003dce:	201c      	movs	r0, #28
 8003dd0:	f000 fb42 	bl	8004458 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003dd4:	201c      	movs	r0, #28
 8003dd6:	f000 fb5b 	bl	8004490 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8003dda:	bf00      	nop
 8003ddc:	3710      	adds	r7, #16
 8003dde:	46bd      	mov	sp, r7
 8003de0:	bd80      	pop	{r7, pc}
 8003de2:	bf00      	nop
 8003de4:	40023800 	.word	0x40023800

08003de8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b08a      	sub	sp, #40	; 0x28
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003df0:	f107 0314 	add.w	r3, r7, #20
 8003df4:	2200      	movs	r2, #0
 8003df6:	601a      	str	r2, [r3, #0]
 8003df8:	605a      	str	r2, [r3, #4]
 8003dfa:	609a      	str	r2, [r3, #8]
 8003dfc:	60da      	str	r2, [r3, #12]
 8003dfe:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	4a35      	ldr	r2, [pc, #212]	; (8003edc <HAL_UART_MspInit+0xf4>)
 8003e06:	4293      	cmp	r3, r2
 8003e08:	d163      	bne.n	8003ed2 <HAL_UART_MspInit+0xea>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	613b      	str	r3, [r7, #16]
 8003e0e:	4b34      	ldr	r3, [pc, #208]	; (8003ee0 <HAL_UART_MspInit+0xf8>)
 8003e10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e12:	4a33      	ldr	r2, [pc, #204]	; (8003ee0 <HAL_UART_MspInit+0xf8>)
 8003e14:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003e18:	6413      	str	r3, [r2, #64]	; 0x40
 8003e1a:	4b31      	ldr	r3, [pc, #196]	; (8003ee0 <HAL_UART_MspInit+0xf8>)
 8003e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e1e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003e22:	613b      	str	r3, [r7, #16]
 8003e24:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e26:	2300      	movs	r3, #0
 8003e28:	60fb      	str	r3, [r7, #12]
 8003e2a:	4b2d      	ldr	r3, [pc, #180]	; (8003ee0 <HAL_UART_MspInit+0xf8>)
 8003e2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e2e:	4a2c      	ldr	r2, [pc, #176]	; (8003ee0 <HAL_UART_MspInit+0xf8>)
 8003e30:	f043 0302 	orr.w	r3, r3, #2
 8003e34:	6313      	str	r3, [r2, #48]	; 0x30
 8003e36:	4b2a      	ldr	r3, [pc, #168]	; (8003ee0 <HAL_UART_MspInit+0xf8>)
 8003e38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e3a:	f003 0302 	and.w	r3, r3, #2
 8003e3e:	60fb      	str	r3, [r7, #12]
 8003e40:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = TX3_Pin|RX3_Pin;
 8003e42:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003e46:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e48:	2302      	movs	r3, #2
 8003e4a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e50:	2303      	movs	r3, #3
 8003e52:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003e54:	2307      	movs	r3, #7
 8003e56:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e58:	f107 0314 	add.w	r3, r7, #20
 8003e5c:	4619      	mov	r1, r3
 8003e5e:	4821      	ldr	r0, [pc, #132]	; (8003ee4 <HAL_UART_MspInit+0xfc>)
 8003e60:	f000 ff26 	bl	8004cb0 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8003e64:	4b20      	ldr	r3, [pc, #128]	; (8003ee8 <HAL_UART_MspInit+0x100>)
 8003e66:	4a21      	ldr	r2, [pc, #132]	; (8003eec <HAL_UART_MspInit+0x104>)
 8003e68:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 8003e6a:	4b1f      	ldr	r3, [pc, #124]	; (8003ee8 <HAL_UART_MspInit+0x100>)
 8003e6c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003e70:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003e72:	4b1d      	ldr	r3, [pc, #116]	; (8003ee8 <HAL_UART_MspInit+0x100>)
 8003e74:	2240      	movs	r2, #64	; 0x40
 8003e76:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003e78:	4b1b      	ldr	r3, [pc, #108]	; (8003ee8 <HAL_UART_MspInit+0x100>)
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003e7e:	4b1a      	ldr	r3, [pc, #104]	; (8003ee8 <HAL_UART_MspInit+0x100>)
 8003e80:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003e84:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003e86:	4b18      	ldr	r3, [pc, #96]	; (8003ee8 <HAL_UART_MspInit+0x100>)
 8003e88:	2200      	movs	r2, #0
 8003e8a:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003e8c:	4b16      	ldr	r3, [pc, #88]	; (8003ee8 <HAL_UART_MspInit+0x100>)
 8003e8e:	2200      	movs	r2, #0
 8003e90:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8003e92:	4b15      	ldr	r3, [pc, #84]	; (8003ee8 <HAL_UART_MspInit+0x100>)
 8003e94:	2200      	movs	r2, #0
 8003e96:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8003e98:	4b13      	ldr	r3, [pc, #76]	; (8003ee8 <HAL_UART_MspInit+0x100>)
 8003e9a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003e9e:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003ea0:	4b11      	ldr	r3, [pc, #68]	; (8003ee8 <HAL_UART_MspInit+0x100>)
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8003ea6:	4810      	ldr	r0, [pc, #64]	; (8003ee8 <HAL_UART_MspInit+0x100>)
 8003ea8:	f000 fb00 	bl	80044ac <HAL_DMA_Init>
 8003eac:	4603      	mov	r3, r0
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d001      	beq.n	8003eb6 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8003eb2:	f7ff fa8f 	bl	80033d4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	4a0b      	ldr	r2, [pc, #44]	; (8003ee8 <HAL_UART_MspInit+0x100>)
 8003eba:	635a      	str	r2, [r3, #52]	; 0x34
 8003ebc:	4a0a      	ldr	r2, [pc, #40]	; (8003ee8 <HAL_UART_MspInit+0x100>)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	2105      	movs	r1, #5
 8003ec6:	2027      	movs	r0, #39	; 0x27
 8003ec8:	f000 fac6 	bl	8004458 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003ecc:	2027      	movs	r0, #39	; 0x27
 8003ece:	f000 fadf 	bl	8004490 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8003ed2:	bf00      	nop
 8003ed4:	3728      	adds	r7, #40	; 0x28
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	bd80      	pop	{r7, pc}
 8003eda:	bf00      	nop
 8003edc:	40004800 	.word	0x40004800
 8003ee0:	40023800 	.word	0x40023800
 8003ee4:	40020400 	.word	0x40020400
 8003ee8:	20000288 	.word	0x20000288
 8003eec:	40026058 	.word	0x40026058

08003ef0 <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b086      	sub	sp, #24
 8003ef4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8003ef6:	1d3b      	adds	r3, r7, #4
 8003ef8:	2200      	movs	r2, #0
 8003efa:	601a      	str	r2, [r3, #0]
 8003efc:	605a      	str	r2, [r3, #4]
 8003efe:	609a      	str	r2, [r3, #8]
 8003f00:	60da      	str	r2, [r3, #12]
 8003f02:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8003f04:	4b20      	ldr	r3, [pc, #128]	; (8003f88 <HAL_FSMC_MspInit+0x98>)
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d139      	bne.n	8003f80 <HAL_FSMC_MspInit+0x90>
    return;
  }
  FSMC_Initialized = 1;
 8003f0c:	4b1e      	ldr	r3, [pc, #120]	; (8003f88 <HAL_FSMC_MspInit+0x98>)
 8003f0e:	2201      	movs	r2, #1
 8003f10:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8003f12:	2300      	movs	r3, #0
 8003f14:	603b      	str	r3, [r7, #0]
 8003f16:	4b1d      	ldr	r3, [pc, #116]	; (8003f8c <HAL_FSMC_MspInit+0x9c>)
 8003f18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f1a:	4a1c      	ldr	r2, [pc, #112]	; (8003f8c <HAL_FSMC_MspInit+0x9c>)
 8003f1c:	f043 0301 	orr.w	r3, r3, #1
 8003f20:	6393      	str	r3, [r2, #56]	; 0x38
 8003f22:	4b1a      	ldr	r3, [pc, #104]	; (8003f8c <HAL_FSMC_MspInit+0x9c>)
 8003f24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f26:	f003 0301 	and.w	r3, r3, #1
 8003f2a:	603b      	str	r3, [r7, #0]
 8003f2c:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD6   ------> FSMC_NWAIT
  PD7   ------> FSMC_NCE2
  */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin;
 8003f2e:	f44f 63f0 	mov.w	r3, #1920	; 0x780
 8003f32:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f34:	2302      	movs	r3, #2
 8003f36:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f38:	2300      	movs	r3, #0
 8003f3a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f3c:	2303      	movs	r3, #3
 8003f3e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8003f40:	230c      	movs	r3, #12
 8003f42:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003f44:	1d3b      	adds	r3, r7, #4
 8003f46:	4619      	mov	r1, r3
 8003f48:	4811      	ldr	r0, [pc, #68]	; (8003f90 <HAL_FSMC_MspInit+0xa0>)
 8003f4a:	f000 feb1 	bl	8004cb0 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = CLE_Pin|ALE_Pin|D0_Pin|D1_Pin
 8003f4e:	f64d 03f3 	movw	r3, #55539	; 0xd8f3
 8003f52:	607b      	str	r3, [r7, #4]
                          |D2_Pin|D3_Pin|NOE_Pin|NWE_Pin
                          |NWAIT_Pin|NCE2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f54:	2302      	movs	r3, #2
 8003f56:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f58:	2300      	movs	r3, #0
 8003f5a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f5c:	2303      	movs	r3, #3
 8003f5e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8003f60:	230c      	movs	r3, #12
 8003f62:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003f64:	1d3b      	adds	r3, r7, #4
 8003f66:	4619      	mov	r1, r3
 8003f68:	480a      	ldr	r0, [pc, #40]	; (8003f94 <HAL_FSMC_MspInit+0xa4>)
 8003f6a:	f000 fea1 	bl	8004cb0 <HAL_GPIO_Init>

  /* Peripheral interrupt init */
  HAL_NVIC_SetPriority(FSMC_IRQn, 5, 0);
 8003f6e:	2200      	movs	r2, #0
 8003f70:	2105      	movs	r1, #5
 8003f72:	2030      	movs	r0, #48	; 0x30
 8003f74:	f000 fa70 	bl	8004458 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FSMC_IRQn);
 8003f78:	2030      	movs	r0, #48	; 0x30
 8003f7a:	f000 fa89 	bl	8004490 <HAL_NVIC_EnableIRQ>
 8003f7e:	e000      	b.n	8003f82 <HAL_FSMC_MspInit+0x92>
    return;
 8003f80:	bf00      	nop
  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8003f82:	3718      	adds	r7, #24
 8003f84:	46bd      	mov	sp, r7
 8003f86:	bd80      	pop	{r7, pc}
 8003f88:	20001b94 	.word	0x20001b94
 8003f8c:	40023800 	.word	0x40023800
 8003f90:	40021000 	.word	0x40021000
 8003f94:	40020c00 	.word	0x40020c00

08003f98 <HAL_NAND_MspInit>:

void HAL_NAND_MspInit(NAND_HandleTypeDef* hnand){
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b082      	sub	sp, #8
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN NAND_MspInit 0 */

  /* USER CODE END NAND_MspInit 0 */
  HAL_FSMC_MspInit();
 8003fa0:	f7ff ffa6 	bl	8003ef0 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN NAND_MspInit 1 */

  /* USER CODE END NAND_MspInit 1 */
}
 8003fa4:	bf00      	nop
 8003fa6:	3708      	adds	r7, #8
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	bd80      	pop	{r7, pc}

08003fac <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	b08c      	sub	sp, #48	; 0x30
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8003fb4:	2300      	movs	r3, #0
 8003fb6:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8003fb8:	2300      	movs	r3, #0
 8003fba:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	6879      	ldr	r1, [r7, #4]
 8003fc0:	2019      	movs	r0, #25
 8003fc2:	f000 fa49 	bl	8004458 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8003fc6:	2019      	movs	r0, #25
 8003fc8:	f000 fa62 	bl	8004490 <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8003fcc:	2300      	movs	r3, #0
 8003fce:	60fb      	str	r3, [r7, #12]
 8003fd0:	4b1f      	ldr	r3, [pc, #124]	; (8004050 <HAL_InitTick+0xa4>)
 8003fd2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fd4:	4a1e      	ldr	r2, [pc, #120]	; (8004050 <HAL_InitTick+0xa4>)
 8003fd6:	f043 0301 	orr.w	r3, r3, #1
 8003fda:	6453      	str	r3, [r2, #68]	; 0x44
 8003fdc:	4b1c      	ldr	r3, [pc, #112]	; (8004050 <HAL_InitTick+0xa4>)
 8003fde:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fe0:	f003 0301 	and.w	r3, r3, #1
 8003fe4:	60fb      	str	r3, [r7, #12]
 8003fe6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003fe8:	f107 0210 	add.w	r2, r7, #16
 8003fec:	f107 0314 	add.w	r3, r7, #20
 8003ff0:	4611      	mov	r1, r2
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	f002 f968 	bl	80062c8 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8003ff8:	f002 f952 	bl	80062a0 <HAL_RCC_GetPCLK2Freq>
 8003ffc:	4603      	mov	r3, r0
 8003ffe:	005b      	lsls	r3, r3, #1
 8004000:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004002:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004004:	4a13      	ldr	r2, [pc, #76]	; (8004054 <HAL_InitTick+0xa8>)
 8004006:	fba2 2303 	umull	r2, r3, r2, r3
 800400a:	0c9b      	lsrs	r3, r3, #18
 800400c:	3b01      	subs	r3, #1
 800400e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8004010:	4b11      	ldr	r3, [pc, #68]	; (8004058 <HAL_InitTick+0xac>)
 8004012:	4a12      	ldr	r2, [pc, #72]	; (800405c <HAL_InitTick+0xb0>)
 8004014:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8004016:	4b10      	ldr	r3, [pc, #64]	; (8004058 <HAL_InitTick+0xac>)
 8004018:	f240 32e7 	movw	r2, #999	; 0x3e7
 800401c:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800401e:	4a0e      	ldr	r2, [pc, #56]	; (8004058 <HAL_InitTick+0xac>)
 8004020:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004022:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8004024:	4b0c      	ldr	r3, [pc, #48]	; (8004058 <HAL_InitTick+0xac>)
 8004026:	2200      	movs	r2, #0
 8004028:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800402a:	4b0b      	ldr	r3, [pc, #44]	; (8004058 <HAL_InitTick+0xac>)
 800402c:	2200      	movs	r2, #0
 800402e:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8004030:	4809      	ldr	r0, [pc, #36]	; (8004058 <HAL_InitTick+0xac>)
 8004032:	f003 fa4b 	bl	80074cc <HAL_TIM_Base_Init>
 8004036:	4603      	mov	r3, r0
 8004038:	2b00      	cmp	r3, #0
 800403a:	d104      	bne.n	8004046 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 800403c:	4806      	ldr	r0, [pc, #24]	; (8004058 <HAL_InitTick+0xac>)
 800403e:	f003 fa95 	bl	800756c <HAL_TIM_Base_Start_IT>
 8004042:	4603      	mov	r3, r0
 8004044:	e000      	b.n	8004048 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8004046:	2301      	movs	r3, #1
}
 8004048:	4618      	mov	r0, r3
 800404a:	3730      	adds	r7, #48	; 0x30
 800404c:	46bd      	mov	sp, r7
 800404e:	bd80      	pop	{r7, pc}
 8004050:	40023800 	.word	0x40023800
 8004054:	431bde83 	.word	0x431bde83
 8004058:	20001b98 	.word	0x20001b98
 800405c:	40010000 	.word	0x40010000

08004060 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004060:	b480      	push	{r7}
 8004062:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004064:	bf00      	nop
 8004066:	46bd      	mov	sp, r7
 8004068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800406c:	4770      	bx	lr

0800406e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800406e:	b480      	push	{r7}
 8004070:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004072:	e7fe      	b.n	8004072 <HardFault_Handler+0x4>

08004074 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004074:	b480      	push	{r7}
 8004076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004078:	e7fe      	b.n	8004078 <MemManage_Handler+0x4>

0800407a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800407a:	b480      	push	{r7}
 800407c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800407e:	e7fe      	b.n	800407e <BusFault_Handler+0x4>

08004080 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004080:	b480      	push	{r7}
 8004082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004084:	e7fe      	b.n	8004084 <UsageFault_Handler+0x4>

08004086 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004086:	b480      	push	{r7}
 8004088:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800408a:	bf00      	nop
 800408c:	46bd      	mov	sp, r7
 800408e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004092:	4770      	bx	lr

08004094 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8004094:	b480      	push	{r7}
 8004096:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8004098:	bf00      	nop
 800409a:	46bd      	mov	sp, r7
 800409c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a0:	4770      	bx	lr
	...

080040a4 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 80040a8:	4802      	ldr	r0, [pc, #8]	; (80040b4 <DMA1_Stream3_IRQHandler+0x10>)
 80040aa:	f000 fb97 	bl	80047dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80040ae:	bf00      	nop
 80040b0:	bd80      	pop	{r7, pc}
 80040b2:	bf00      	nop
 80040b4:	20000288 	.word	0x20000288

080040b8 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80040b8:	b580      	push	{r7, lr}
 80040ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80040bc:	4802      	ldr	r0, [pc, #8]	; (80040c8 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80040be:	f003 fac5 	bl	800764c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80040c2:	bf00      	nop
 80040c4:	bd80      	pop	{r7, pc}
 80040c6:	bf00      	nop
 80040c8:	20001b98 	.word	0x20001b98

080040cc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80040d0:	4802      	ldr	r0, [pc, #8]	; (80040dc <TIM2_IRQHandler+0x10>)
 80040d2:	f003 fabb 	bl	800764c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80040d6:	bf00      	nop
 80040d8:	bd80      	pop	{r7, pc}
 80040da:	bf00      	nop
 80040dc:	200001fc 	.word	0x200001fc

080040e0 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80040e4:	4802      	ldr	r0, [pc, #8]	; (80040f0 <SPI1_IRQHandler+0x10>)
 80040e6:	f002 ff7d 	bl	8006fe4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80040ea:	bf00      	nop
 80040ec:	bd80      	pop	{r7, pc}
 80040ee:	bf00      	nop
 80040f0:	20000144 	.word	0x20000144

080040f4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80040f8:	4802      	ldr	r0, [pc, #8]	; (8004104 <USART3_IRQHandler+0x10>)
 80040fa:	f003 ff65 	bl	8007fc8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80040fe:	bf00      	nop
 8004100:	bd80      	pop	{r7, pc}
 8004102:	bf00      	nop
 8004104:	20000244 	.word	0x20000244

08004108 <FSMC_IRQHandler>:

/**
  * @brief This function handles FSMC global interrupt.
  */
void FSMC_IRQHandler(void)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_IRQn 0 */

  /* USER CODE END FSMC_IRQn 0 */
  HAL_NAND_IRQHandler(&hnand1);
 800410c:	4802      	ldr	r0, [pc, #8]	; (8004118 <FSMC_IRQHandler+0x10>)
 800410e:	f000 ffec 	bl	80050ea <HAL_NAND_IRQHandler>
  /* USER CODE BEGIN FSMC_IRQn 1 */

  /* USER CODE END FSMC_IRQn 1 */
}
 8004112:	bf00      	nop
 8004114:	bd80      	pop	{r7, pc}
 8004116:	bf00      	nop
 8004118:	200002e8 	.word	0x200002e8

0800411c <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8004120:	4802      	ldr	r0, [pc, #8]	; (800412c <DMA2_Stream3_IRQHandler+0x10>)
 8004122:	f000 fb5b 	bl	80047dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8004126:	bf00      	nop
 8004128:	bd80      	pop	{r7, pc}
 800412a:	bf00      	nop
 800412c:	2000019c 	.word	0x2000019c

08004130 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004130:	b580      	push	{r7, lr}
 8004132:	b086      	sub	sp, #24
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004138:	4a14      	ldr	r2, [pc, #80]	; (800418c <_sbrk+0x5c>)
 800413a:	4b15      	ldr	r3, [pc, #84]	; (8004190 <_sbrk+0x60>)
 800413c:	1ad3      	subs	r3, r2, r3
 800413e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004140:	697b      	ldr	r3, [r7, #20]
 8004142:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004144:	4b13      	ldr	r3, [pc, #76]	; (8004194 <_sbrk+0x64>)
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	2b00      	cmp	r3, #0
 800414a:	d102      	bne.n	8004152 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800414c:	4b11      	ldr	r3, [pc, #68]	; (8004194 <_sbrk+0x64>)
 800414e:	4a12      	ldr	r2, [pc, #72]	; (8004198 <_sbrk+0x68>)
 8004150:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004152:	4b10      	ldr	r3, [pc, #64]	; (8004194 <_sbrk+0x64>)
 8004154:	681a      	ldr	r2, [r3, #0]
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	4413      	add	r3, r2
 800415a:	693a      	ldr	r2, [r7, #16]
 800415c:	429a      	cmp	r2, r3
 800415e:	d207      	bcs.n	8004170 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004160:	f008 f8f4 	bl	800c34c <__errno>
 8004164:	4603      	mov	r3, r0
 8004166:	220c      	movs	r2, #12
 8004168:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800416a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800416e:	e009      	b.n	8004184 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004170:	4b08      	ldr	r3, [pc, #32]	; (8004194 <_sbrk+0x64>)
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004176:	4b07      	ldr	r3, [pc, #28]	; (8004194 <_sbrk+0x64>)
 8004178:	681a      	ldr	r2, [r3, #0]
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	4413      	add	r3, r2
 800417e:	4a05      	ldr	r2, [pc, #20]	; (8004194 <_sbrk+0x64>)
 8004180:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004182:	68fb      	ldr	r3, [r7, #12]
}
 8004184:	4618      	mov	r0, r3
 8004186:	3718      	adds	r7, #24
 8004188:	46bd      	mov	sp, r7
 800418a:	bd80      	pop	{r7, pc}
 800418c:	20020000 	.word	0x20020000
 8004190:	00000800 	.word	0x00000800
 8004194:	20001be0 	.word	0x20001be0
 8004198:	20006a08 	.word	0x20006a08

0800419c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800419c:	b480      	push	{r7}
 800419e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80041a0:	4b08      	ldr	r3, [pc, #32]	; (80041c4 <SystemInit+0x28>)
 80041a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041a6:	4a07      	ldr	r2, [pc, #28]	; (80041c4 <SystemInit+0x28>)
 80041a8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80041ac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80041b0:	4b04      	ldr	r3, [pc, #16]	; (80041c4 <SystemInit+0x28>)
 80041b2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80041b6:	609a      	str	r2, [r3, #8]
#endif
}
 80041b8:	bf00      	nop
 80041ba:	46bd      	mov	sp, r7
 80041bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c0:	4770      	bx	lr
 80041c2:	bf00      	nop
 80041c4:	e000ed00 	.word	0xe000ed00

080041c8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80041c8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004200 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80041cc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80041ce:	e003      	b.n	80041d8 <LoopCopyDataInit>

080041d0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80041d0:	4b0c      	ldr	r3, [pc, #48]	; (8004204 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80041d2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80041d4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80041d6:	3104      	adds	r1, #4

080041d8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80041d8:	480b      	ldr	r0, [pc, #44]	; (8004208 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80041da:	4b0c      	ldr	r3, [pc, #48]	; (800420c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80041dc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80041de:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80041e0:	d3f6      	bcc.n	80041d0 <CopyDataInit>
  ldr  r2, =_sbss
 80041e2:	4a0b      	ldr	r2, [pc, #44]	; (8004210 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80041e4:	e002      	b.n	80041ec <LoopFillZerobss>

080041e6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80041e6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80041e8:	f842 3b04 	str.w	r3, [r2], #4

080041ec <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80041ec:	4b09      	ldr	r3, [pc, #36]	; (8004214 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80041ee:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80041f0:	d3f9      	bcc.n	80041e6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80041f2:	f7ff ffd3 	bl	800419c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80041f6:	f008 f95b 	bl	800c4b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80041fa:	f7fc fd2f 	bl	8000c5c <main>
  bx  lr    
 80041fe:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004200:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8004204:	0800f9e8 	.word	0x0800f9e8
  ldr  r0, =_sdata
 8004208:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800420c:	20000104 	.word	0x20000104
  ldr  r2, =_sbss
 8004210:	20000108 	.word	0x20000108
  ldr  r3, = _ebss
 8004214:	20006a08 	.word	0x20006a08

08004218 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004218:	e7fe      	b.n	8004218 <ADC_IRQHandler>
	...

0800421c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800421c:	b580      	push	{r7, lr}
 800421e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004220:	4b0e      	ldr	r3, [pc, #56]	; (800425c <HAL_Init+0x40>)
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	4a0d      	ldr	r2, [pc, #52]	; (800425c <HAL_Init+0x40>)
 8004226:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800422a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800422c:	4b0b      	ldr	r3, [pc, #44]	; (800425c <HAL_Init+0x40>)
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	4a0a      	ldr	r2, [pc, #40]	; (800425c <HAL_Init+0x40>)
 8004232:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004236:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004238:	4b08      	ldr	r3, [pc, #32]	; (800425c <HAL_Init+0x40>)
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	4a07      	ldr	r2, [pc, #28]	; (800425c <HAL_Init+0x40>)
 800423e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004242:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004244:	2003      	movs	r0, #3
 8004246:	f000 f8fc 	bl	8004442 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800424a:	200f      	movs	r0, #15
 800424c:	f7ff feae 	bl	8003fac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004250:	f7ff fcb0 	bl	8003bb4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004254:	2300      	movs	r3, #0
}
 8004256:	4618      	mov	r0, r3
 8004258:	bd80      	pop	{r7, pc}
 800425a:	bf00      	nop
 800425c:	40023c00 	.word	0x40023c00

08004260 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004260:	b480      	push	{r7}
 8004262:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004264:	4b06      	ldr	r3, [pc, #24]	; (8004280 <HAL_IncTick+0x20>)
 8004266:	781b      	ldrb	r3, [r3, #0]
 8004268:	461a      	mov	r2, r3
 800426a:	4b06      	ldr	r3, [pc, #24]	; (8004284 <HAL_IncTick+0x24>)
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	4413      	add	r3, r2
 8004270:	4a04      	ldr	r2, [pc, #16]	; (8004284 <HAL_IncTick+0x24>)
 8004272:	6013      	str	r3, [r2, #0]
}
 8004274:	bf00      	nop
 8004276:	46bd      	mov	sp, r7
 8004278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427c:	4770      	bx	lr
 800427e:	bf00      	nop
 8004280:	20000088 	.word	0x20000088
 8004284:	20001be4 	.word	0x20001be4

08004288 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004288:	b480      	push	{r7}
 800428a:	af00      	add	r7, sp, #0
  return uwTick;
 800428c:	4b03      	ldr	r3, [pc, #12]	; (800429c <HAL_GetTick+0x14>)
 800428e:	681b      	ldr	r3, [r3, #0]
}
 8004290:	4618      	mov	r0, r3
 8004292:	46bd      	mov	sp, r7
 8004294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004298:	4770      	bx	lr
 800429a:	bf00      	nop
 800429c:	20001be4 	.word	0x20001be4

080042a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	b084      	sub	sp, #16
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80042a8:	f7ff ffee 	bl	8004288 <HAL_GetTick>
 80042ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80042b8:	d005      	beq.n	80042c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80042ba:	4b0a      	ldr	r3, [pc, #40]	; (80042e4 <HAL_Delay+0x44>)
 80042bc:	781b      	ldrb	r3, [r3, #0]
 80042be:	461a      	mov	r2, r3
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	4413      	add	r3, r2
 80042c4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80042c6:	bf00      	nop
 80042c8:	f7ff ffde 	bl	8004288 <HAL_GetTick>
 80042cc:	4602      	mov	r2, r0
 80042ce:	68bb      	ldr	r3, [r7, #8]
 80042d0:	1ad3      	subs	r3, r2, r3
 80042d2:	68fa      	ldr	r2, [r7, #12]
 80042d4:	429a      	cmp	r2, r3
 80042d6:	d8f7      	bhi.n	80042c8 <HAL_Delay+0x28>
  {
  }
}
 80042d8:	bf00      	nop
 80042da:	bf00      	nop
 80042dc:	3710      	adds	r7, #16
 80042de:	46bd      	mov	sp, r7
 80042e0:	bd80      	pop	{r7, pc}
 80042e2:	bf00      	nop
 80042e4:	20000088 	.word	0x20000088

080042e8 <__NVIC_SetPriorityGrouping>:
{
 80042e8:	b480      	push	{r7}
 80042ea:	b085      	sub	sp, #20
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	f003 0307 	and.w	r3, r3, #7
 80042f6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80042f8:	4b0c      	ldr	r3, [pc, #48]	; (800432c <__NVIC_SetPriorityGrouping+0x44>)
 80042fa:	68db      	ldr	r3, [r3, #12]
 80042fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80042fe:	68ba      	ldr	r2, [r7, #8]
 8004300:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004304:	4013      	ands	r3, r2
 8004306:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800430c:	68bb      	ldr	r3, [r7, #8]
 800430e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004310:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004314:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004318:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800431a:	4a04      	ldr	r2, [pc, #16]	; (800432c <__NVIC_SetPriorityGrouping+0x44>)
 800431c:	68bb      	ldr	r3, [r7, #8]
 800431e:	60d3      	str	r3, [r2, #12]
}
 8004320:	bf00      	nop
 8004322:	3714      	adds	r7, #20
 8004324:	46bd      	mov	sp, r7
 8004326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432a:	4770      	bx	lr
 800432c:	e000ed00 	.word	0xe000ed00

08004330 <__NVIC_GetPriorityGrouping>:
{
 8004330:	b480      	push	{r7}
 8004332:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004334:	4b04      	ldr	r3, [pc, #16]	; (8004348 <__NVIC_GetPriorityGrouping+0x18>)
 8004336:	68db      	ldr	r3, [r3, #12]
 8004338:	0a1b      	lsrs	r3, r3, #8
 800433a:	f003 0307 	and.w	r3, r3, #7
}
 800433e:	4618      	mov	r0, r3
 8004340:	46bd      	mov	sp, r7
 8004342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004346:	4770      	bx	lr
 8004348:	e000ed00 	.word	0xe000ed00

0800434c <__NVIC_EnableIRQ>:
{
 800434c:	b480      	push	{r7}
 800434e:	b083      	sub	sp, #12
 8004350:	af00      	add	r7, sp, #0
 8004352:	4603      	mov	r3, r0
 8004354:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004356:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800435a:	2b00      	cmp	r3, #0
 800435c:	db0b      	blt.n	8004376 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800435e:	79fb      	ldrb	r3, [r7, #7]
 8004360:	f003 021f 	and.w	r2, r3, #31
 8004364:	4907      	ldr	r1, [pc, #28]	; (8004384 <__NVIC_EnableIRQ+0x38>)
 8004366:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800436a:	095b      	lsrs	r3, r3, #5
 800436c:	2001      	movs	r0, #1
 800436e:	fa00 f202 	lsl.w	r2, r0, r2
 8004372:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004376:	bf00      	nop
 8004378:	370c      	adds	r7, #12
 800437a:	46bd      	mov	sp, r7
 800437c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004380:	4770      	bx	lr
 8004382:	bf00      	nop
 8004384:	e000e100 	.word	0xe000e100

08004388 <__NVIC_SetPriority>:
{
 8004388:	b480      	push	{r7}
 800438a:	b083      	sub	sp, #12
 800438c:	af00      	add	r7, sp, #0
 800438e:	4603      	mov	r3, r0
 8004390:	6039      	str	r1, [r7, #0]
 8004392:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004394:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004398:	2b00      	cmp	r3, #0
 800439a:	db0a      	blt.n	80043b2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	b2da      	uxtb	r2, r3
 80043a0:	490c      	ldr	r1, [pc, #48]	; (80043d4 <__NVIC_SetPriority+0x4c>)
 80043a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043a6:	0112      	lsls	r2, r2, #4
 80043a8:	b2d2      	uxtb	r2, r2
 80043aa:	440b      	add	r3, r1
 80043ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80043b0:	e00a      	b.n	80043c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80043b2:	683b      	ldr	r3, [r7, #0]
 80043b4:	b2da      	uxtb	r2, r3
 80043b6:	4908      	ldr	r1, [pc, #32]	; (80043d8 <__NVIC_SetPriority+0x50>)
 80043b8:	79fb      	ldrb	r3, [r7, #7]
 80043ba:	f003 030f 	and.w	r3, r3, #15
 80043be:	3b04      	subs	r3, #4
 80043c0:	0112      	lsls	r2, r2, #4
 80043c2:	b2d2      	uxtb	r2, r2
 80043c4:	440b      	add	r3, r1
 80043c6:	761a      	strb	r2, [r3, #24]
}
 80043c8:	bf00      	nop
 80043ca:	370c      	adds	r7, #12
 80043cc:	46bd      	mov	sp, r7
 80043ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d2:	4770      	bx	lr
 80043d4:	e000e100 	.word	0xe000e100
 80043d8:	e000ed00 	.word	0xe000ed00

080043dc <NVIC_EncodePriority>:
{
 80043dc:	b480      	push	{r7}
 80043de:	b089      	sub	sp, #36	; 0x24
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	60f8      	str	r0, [r7, #12]
 80043e4:	60b9      	str	r1, [r7, #8]
 80043e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	f003 0307 	and.w	r3, r3, #7
 80043ee:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80043f0:	69fb      	ldr	r3, [r7, #28]
 80043f2:	f1c3 0307 	rsb	r3, r3, #7
 80043f6:	2b04      	cmp	r3, #4
 80043f8:	bf28      	it	cs
 80043fa:	2304      	movcs	r3, #4
 80043fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80043fe:	69fb      	ldr	r3, [r7, #28]
 8004400:	3304      	adds	r3, #4
 8004402:	2b06      	cmp	r3, #6
 8004404:	d902      	bls.n	800440c <NVIC_EncodePriority+0x30>
 8004406:	69fb      	ldr	r3, [r7, #28]
 8004408:	3b03      	subs	r3, #3
 800440a:	e000      	b.n	800440e <NVIC_EncodePriority+0x32>
 800440c:	2300      	movs	r3, #0
 800440e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004410:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004414:	69bb      	ldr	r3, [r7, #24]
 8004416:	fa02 f303 	lsl.w	r3, r2, r3
 800441a:	43da      	mvns	r2, r3
 800441c:	68bb      	ldr	r3, [r7, #8]
 800441e:	401a      	ands	r2, r3
 8004420:	697b      	ldr	r3, [r7, #20]
 8004422:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004424:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004428:	697b      	ldr	r3, [r7, #20]
 800442a:	fa01 f303 	lsl.w	r3, r1, r3
 800442e:	43d9      	mvns	r1, r3
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004434:	4313      	orrs	r3, r2
}
 8004436:	4618      	mov	r0, r3
 8004438:	3724      	adds	r7, #36	; 0x24
 800443a:	46bd      	mov	sp, r7
 800443c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004440:	4770      	bx	lr

08004442 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004442:	b580      	push	{r7, lr}
 8004444:	b082      	sub	sp, #8
 8004446:	af00      	add	r7, sp, #0
 8004448:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800444a:	6878      	ldr	r0, [r7, #4]
 800444c:	f7ff ff4c 	bl	80042e8 <__NVIC_SetPriorityGrouping>
}
 8004450:	bf00      	nop
 8004452:	3708      	adds	r7, #8
 8004454:	46bd      	mov	sp, r7
 8004456:	bd80      	pop	{r7, pc}

08004458 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004458:	b580      	push	{r7, lr}
 800445a:	b086      	sub	sp, #24
 800445c:	af00      	add	r7, sp, #0
 800445e:	4603      	mov	r3, r0
 8004460:	60b9      	str	r1, [r7, #8]
 8004462:	607a      	str	r2, [r7, #4]
 8004464:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004466:	2300      	movs	r3, #0
 8004468:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800446a:	f7ff ff61 	bl	8004330 <__NVIC_GetPriorityGrouping>
 800446e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004470:	687a      	ldr	r2, [r7, #4]
 8004472:	68b9      	ldr	r1, [r7, #8]
 8004474:	6978      	ldr	r0, [r7, #20]
 8004476:	f7ff ffb1 	bl	80043dc <NVIC_EncodePriority>
 800447a:	4602      	mov	r2, r0
 800447c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004480:	4611      	mov	r1, r2
 8004482:	4618      	mov	r0, r3
 8004484:	f7ff ff80 	bl	8004388 <__NVIC_SetPriority>
}
 8004488:	bf00      	nop
 800448a:	3718      	adds	r7, #24
 800448c:	46bd      	mov	sp, r7
 800448e:	bd80      	pop	{r7, pc}

08004490 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b082      	sub	sp, #8
 8004494:	af00      	add	r7, sp, #0
 8004496:	4603      	mov	r3, r0
 8004498:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800449a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800449e:	4618      	mov	r0, r3
 80044a0:	f7ff ff54 	bl	800434c <__NVIC_EnableIRQ>
}
 80044a4:	bf00      	nop
 80044a6:	3708      	adds	r7, #8
 80044a8:	46bd      	mov	sp, r7
 80044aa:	bd80      	pop	{r7, pc}

080044ac <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b086      	sub	sp, #24
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80044b4:	2300      	movs	r3, #0
 80044b6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80044b8:	f7ff fee6 	bl	8004288 <HAL_GetTick>
 80044bc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d101      	bne.n	80044c8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80044c4:	2301      	movs	r3, #1
 80044c6:	e099      	b.n	80045fc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2202      	movs	r2, #2
 80044cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2200      	movs	r2, #0
 80044d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	681a      	ldr	r2, [r3, #0]
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f022 0201 	bic.w	r2, r2, #1
 80044e6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80044e8:	e00f      	b.n	800450a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80044ea:	f7ff fecd 	bl	8004288 <HAL_GetTick>
 80044ee:	4602      	mov	r2, r0
 80044f0:	693b      	ldr	r3, [r7, #16]
 80044f2:	1ad3      	subs	r3, r2, r3
 80044f4:	2b05      	cmp	r3, #5
 80044f6:	d908      	bls.n	800450a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2220      	movs	r2, #32
 80044fc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2203      	movs	r2, #3
 8004502:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004506:	2303      	movs	r3, #3
 8004508:	e078      	b.n	80045fc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f003 0301 	and.w	r3, r3, #1
 8004514:	2b00      	cmp	r3, #0
 8004516:	d1e8      	bne.n	80044ea <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004520:	697a      	ldr	r2, [r7, #20]
 8004522:	4b38      	ldr	r3, [pc, #224]	; (8004604 <HAL_DMA_Init+0x158>)
 8004524:	4013      	ands	r3, r2
 8004526:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	685a      	ldr	r2, [r3, #4]
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	689b      	ldr	r3, [r3, #8]
 8004530:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004536:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	691b      	ldr	r3, [r3, #16]
 800453c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004542:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	699b      	ldr	r3, [r3, #24]
 8004548:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800454e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6a1b      	ldr	r3, [r3, #32]
 8004554:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004556:	697a      	ldr	r2, [r7, #20]
 8004558:	4313      	orrs	r3, r2
 800455a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004560:	2b04      	cmp	r3, #4
 8004562:	d107      	bne.n	8004574 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800456c:	4313      	orrs	r3, r2
 800456e:	697a      	ldr	r2, [r7, #20]
 8004570:	4313      	orrs	r3, r2
 8004572:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	697a      	ldr	r2, [r7, #20]
 800457a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	695b      	ldr	r3, [r3, #20]
 8004582:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004584:	697b      	ldr	r3, [r7, #20]
 8004586:	f023 0307 	bic.w	r3, r3, #7
 800458a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004590:	697a      	ldr	r2, [r7, #20]
 8004592:	4313      	orrs	r3, r2
 8004594:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800459a:	2b04      	cmp	r3, #4
 800459c:	d117      	bne.n	80045ce <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045a2:	697a      	ldr	r2, [r7, #20]
 80045a4:	4313      	orrs	r3, r2
 80045a6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d00e      	beq.n	80045ce <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80045b0:	6878      	ldr	r0, [r7, #4]
 80045b2:	f000 fb01 	bl	8004bb8 <DMA_CheckFifoParam>
 80045b6:	4603      	mov	r3, r0
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d008      	beq.n	80045ce <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2240      	movs	r2, #64	; 0x40
 80045c0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	2201      	movs	r2, #1
 80045c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80045ca:	2301      	movs	r3, #1
 80045cc:	e016      	b.n	80045fc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	697a      	ldr	r2, [r7, #20]
 80045d4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80045d6:	6878      	ldr	r0, [r7, #4]
 80045d8:	f000 fab8 	bl	8004b4c <DMA_CalcBaseAndBitshift>
 80045dc:	4603      	mov	r3, r0
 80045de:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045e4:	223f      	movs	r2, #63	; 0x3f
 80045e6:	409a      	lsls	r2, r3
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2200      	movs	r2, #0
 80045f0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2201      	movs	r2, #1
 80045f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80045fa:	2300      	movs	r3, #0
}
 80045fc:	4618      	mov	r0, r3
 80045fe:	3718      	adds	r7, #24
 8004600:	46bd      	mov	sp, r7
 8004602:	bd80      	pop	{r7, pc}
 8004604:	f010803f 	.word	0xf010803f

08004608 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004608:	b580      	push	{r7, lr}
 800460a:	b086      	sub	sp, #24
 800460c:	af00      	add	r7, sp, #0
 800460e:	60f8      	str	r0, [r7, #12]
 8004610:	60b9      	str	r1, [r7, #8]
 8004612:	607a      	str	r2, [r7, #4]
 8004614:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004616:	2300      	movs	r3, #0
 8004618:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800461e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004626:	2b01      	cmp	r3, #1
 8004628:	d101      	bne.n	800462e <HAL_DMA_Start_IT+0x26>
 800462a:	2302      	movs	r3, #2
 800462c:	e040      	b.n	80046b0 <HAL_DMA_Start_IT+0xa8>
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	2201      	movs	r2, #1
 8004632:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800463c:	b2db      	uxtb	r3, r3
 800463e:	2b01      	cmp	r3, #1
 8004640:	d12f      	bne.n	80046a2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	2202      	movs	r2, #2
 8004646:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	2200      	movs	r2, #0
 800464e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	687a      	ldr	r2, [r7, #4]
 8004654:	68b9      	ldr	r1, [r7, #8]
 8004656:	68f8      	ldr	r0, [r7, #12]
 8004658:	f000 fa4a 	bl	8004af0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004660:	223f      	movs	r2, #63	; 0x3f
 8004662:	409a      	lsls	r2, r3
 8004664:	693b      	ldr	r3, [r7, #16]
 8004666:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	681a      	ldr	r2, [r3, #0]
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f042 0216 	orr.w	r2, r2, #22
 8004676:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800467c:	2b00      	cmp	r3, #0
 800467e:	d007      	beq.n	8004690 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	681a      	ldr	r2, [r3, #0]
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f042 0208 	orr.w	r2, r2, #8
 800468e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	681a      	ldr	r2, [r3, #0]
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f042 0201 	orr.w	r2, r2, #1
 800469e:	601a      	str	r2, [r3, #0]
 80046a0:	e005      	b.n	80046ae <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	2200      	movs	r2, #0
 80046a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80046aa:	2302      	movs	r3, #2
 80046ac:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80046ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80046b0:	4618      	mov	r0, r3
 80046b2:	3718      	adds	r7, #24
 80046b4:	46bd      	mov	sp, r7
 80046b6:	bd80      	pop	{r7, pc}

080046b8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80046b8:	b580      	push	{r7, lr}
 80046ba:	b084      	sub	sp, #16
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046c4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80046c6:	f7ff fddf 	bl	8004288 <HAL_GetTick>
 80046ca:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80046d2:	b2db      	uxtb	r3, r3
 80046d4:	2b02      	cmp	r3, #2
 80046d6:	d008      	beq.n	80046ea <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2280      	movs	r2, #128	; 0x80
 80046dc:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2200      	movs	r2, #0
 80046e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80046e6:	2301      	movs	r3, #1
 80046e8:	e052      	b.n	8004790 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	681a      	ldr	r2, [r3, #0]
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f022 0216 	bic.w	r2, r2, #22
 80046f8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	695a      	ldr	r2, [r3, #20]
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004708:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800470e:	2b00      	cmp	r3, #0
 8004710:	d103      	bne.n	800471a <HAL_DMA_Abort+0x62>
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004716:	2b00      	cmp	r3, #0
 8004718:	d007      	beq.n	800472a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	681a      	ldr	r2, [r3, #0]
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f022 0208 	bic.w	r2, r2, #8
 8004728:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	681a      	ldr	r2, [r3, #0]
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f022 0201 	bic.w	r2, r2, #1
 8004738:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800473a:	e013      	b.n	8004764 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800473c:	f7ff fda4 	bl	8004288 <HAL_GetTick>
 8004740:	4602      	mov	r2, r0
 8004742:	68bb      	ldr	r3, [r7, #8]
 8004744:	1ad3      	subs	r3, r2, r3
 8004746:	2b05      	cmp	r3, #5
 8004748:	d90c      	bls.n	8004764 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	2220      	movs	r2, #32
 800474e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2203      	movs	r2, #3
 8004754:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2200      	movs	r2, #0
 800475c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8004760:	2303      	movs	r3, #3
 8004762:	e015      	b.n	8004790 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f003 0301 	and.w	r3, r3, #1
 800476e:	2b00      	cmp	r3, #0
 8004770:	d1e4      	bne.n	800473c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004776:	223f      	movs	r2, #63	; 0x3f
 8004778:	409a      	lsls	r2, r3
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	2201      	movs	r2, #1
 8004782:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	2200      	movs	r2, #0
 800478a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800478e:	2300      	movs	r3, #0
}
 8004790:	4618      	mov	r0, r3
 8004792:	3710      	adds	r7, #16
 8004794:	46bd      	mov	sp, r7
 8004796:	bd80      	pop	{r7, pc}

08004798 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004798:	b480      	push	{r7}
 800479a:	b083      	sub	sp, #12
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80047a6:	b2db      	uxtb	r3, r3
 80047a8:	2b02      	cmp	r3, #2
 80047aa:	d004      	beq.n	80047b6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2280      	movs	r2, #128	; 0x80
 80047b0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80047b2:	2301      	movs	r3, #1
 80047b4:	e00c      	b.n	80047d0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	2205      	movs	r2, #5
 80047ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	681a      	ldr	r2, [r3, #0]
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f022 0201 	bic.w	r2, r2, #1
 80047cc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80047ce:	2300      	movs	r3, #0
}
 80047d0:	4618      	mov	r0, r3
 80047d2:	370c      	adds	r7, #12
 80047d4:	46bd      	mov	sp, r7
 80047d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047da:	4770      	bx	lr

080047dc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80047dc:	b580      	push	{r7, lr}
 80047de:	b086      	sub	sp, #24
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80047e4:	2300      	movs	r3, #0
 80047e6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80047e8:	4b8e      	ldr	r3, [pc, #568]	; (8004a24 <HAL_DMA_IRQHandler+0x248>)
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	4a8e      	ldr	r2, [pc, #568]	; (8004a28 <HAL_DMA_IRQHandler+0x24c>)
 80047ee:	fba2 2303 	umull	r2, r3, r2, r3
 80047f2:	0a9b      	lsrs	r3, r3, #10
 80047f4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047fa:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80047fc:	693b      	ldr	r3, [r7, #16]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004806:	2208      	movs	r2, #8
 8004808:	409a      	lsls	r2, r3
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	4013      	ands	r3, r2
 800480e:	2b00      	cmp	r3, #0
 8004810:	d01a      	beq.n	8004848 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f003 0304 	and.w	r3, r3, #4
 800481c:	2b00      	cmp	r3, #0
 800481e:	d013      	beq.n	8004848 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	681a      	ldr	r2, [r3, #0]
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f022 0204 	bic.w	r2, r2, #4
 800482e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004834:	2208      	movs	r2, #8
 8004836:	409a      	lsls	r2, r3
 8004838:	693b      	ldr	r3, [r7, #16]
 800483a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004840:	f043 0201 	orr.w	r2, r3, #1
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800484c:	2201      	movs	r2, #1
 800484e:	409a      	lsls	r2, r3
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	4013      	ands	r3, r2
 8004854:	2b00      	cmp	r3, #0
 8004856:	d012      	beq.n	800487e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	695b      	ldr	r3, [r3, #20]
 800485e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004862:	2b00      	cmp	r3, #0
 8004864:	d00b      	beq.n	800487e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800486a:	2201      	movs	r2, #1
 800486c:	409a      	lsls	r2, r3
 800486e:	693b      	ldr	r3, [r7, #16]
 8004870:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004876:	f043 0202 	orr.w	r2, r3, #2
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004882:	2204      	movs	r2, #4
 8004884:	409a      	lsls	r2, r3
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	4013      	ands	r3, r2
 800488a:	2b00      	cmp	r3, #0
 800488c:	d012      	beq.n	80048b4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f003 0302 	and.w	r3, r3, #2
 8004898:	2b00      	cmp	r3, #0
 800489a:	d00b      	beq.n	80048b4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048a0:	2204      	movs	r2, #4
 80048a2:	409a      	lsls	r2, r3
 80048a4:	693b      	ldr	r3, [r7, #16]
 80048a6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048ac:	f043 0204 	orr.w	r2, r3, #4
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048b8:	2210      	movs	r2, #16
 80048ba:	409a      	lsls	r2, r3
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	4013      	ands	r3, r2
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d043      	beq.n	800494c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f003 0308 	and.w	r3, r3, #8
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d03c      	beq.n	800494c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048d6:	2210      	movs	r2, #16
 80048d8:	409a      	lsls	r2, r3
 80048da:	693b      	ldr	r3, [r7, #16]
 80048dc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d018      	beq.n	800491e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d108      	bne.n	800490c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d024      	beq.n	800494c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004906:	6878      	ldr	r0, [r7, #4]
 8004908:	4798      	blx	r3
 800490a:	e01f      	b.n	800494c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004910:	2b00      	cmp	r3, #0
 8004912:	d01b      	beq.n	800494c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004918:	6878      	ldr	r0, [r7, #4]
 800491a:	4798      	blx	r3
 800491c:	e016      	b.n	800494c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004928:	2b00      	cmp	r3, #0
 800492a:	d107      	bne.n	800493c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	681a      	ldr	r2, [r3, #0]
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f022 0208 	bic.w	r2, r2, #8
 800493a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004940:	2b00      	cmp	r3, #0
 8004942:	d003      	beq.n	800494c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004948:	6878      	ldr	r0, [r7, #4]
 800494a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004950:	2220      	movs	r2, #32
 8004952:	409a      	lsls	r2, r3
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	4013      	ands	r3, r2
 8004958:	2b00      	cmp	r3, #0
 800495a:	f000 808f 	beq.w	8004a7c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f003 0310 	and.w	r3, r3, #16
 8004968:	2b00      	cmp	r3, #0
 800496a:	f000 8087 	beq.w	8004a7c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004972:	2220      	movs	r2, #32
 8004974:	409a      	lsls	r2, r3
 8004976:	693b      	ldr	r3, [r7, #16]
 8004978:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004980:	b2db      	uxtb	r3, r3
 8004982:	2b05      	cmp	r3, #5
 8004984:	d136      	bne.n	80049f4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	681a      	ldr	r2, [r3, #0]
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f022 0216 	bic.w	r2, r2, #22
 8004994:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	695a      	ldr	r2, [r3, #20]
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80049a4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d103      	bne.n	80049b6 <HAL_DMA_IRQHandler+0x1da>
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d007      	beq.n	80049c6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	681a      	ldr	r2, [r3, #0]
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f022 0208 	bic.w	r2, r2, #8
 80049c4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049ca:	223f      	movs	r2, #63	; 0x3f
 80049cc:	409a      	lsls	r2, r3
 80049ce:	693b      	ldr	r3, [r7, #16]
 80049d0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2201      	movs	r2, #1
 80049d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	2200      	movs	r2, #0
 80049de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d07e      	beq.n	8004ae8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80049ee:	6878      	ldr	r0, [r7, #4]
 80049f0:	4798      	blx	r3
        }
        return;
 80049f2:	e079      	b.n	8004ae8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d01d      	beq.n	8004a3e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d10d      	bne.n	8004a2c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d031      	beq.n	8004a7c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a1c:	6878      	ldr	r0, [r7, #4]
 8004a1e:	4798      	blx	r3
 8004a20:	e02c      	b.n	8004a7c <HAL_DMA_IRQHandler+0x2a0>
 8004a22:	bf00      	nop
 8004a24:	20000080 	.word	0x20000080
 8004a28:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d023      	beq.n	8004a7c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a38:	6878      	ldr	r0, [r7, #4]
 8004a3a:	4798      	blx	r3
 8004a3c:	e01e      	b.n	8004a7c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d10f      	bne.n	8004a6c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	681a      	ldr	r2, [r3, #0]
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f022 0210 	bic.w	r2, r2, #16
 8004a5a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2201      	movs	r2, #1
 8004a60:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2200      	movs	r2, #0
 8004a68:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d003      	beq.n	8004a7c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a78:	6878      	ldr	r0, [r7, #4]
 8004a7a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d032      	beq.n	8004aea <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a88:	f003 0301 	and.w	r3, r3, #1
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d022      	beq.n	8004ad6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2205      	movs	r2, #5
 8004a94:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	681a      	ldr	r2, [r3, #0]
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f022 0201 	bic.w	r2, r2, #1
 8004aa6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004aa8:	68bb      	ldr	r3, [r7, #8]
 8004aaa:	3301      	adds	r3, #1
 8004aac:	60bb      	str	r3, [r7, #8]
 8004aae:	697a      	ldr	r2, [r7, #20]
 8004ab0:	429a      	cmp	r2, r3
 8004ab2:	d307      	bcc.n	8004ac4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f003 0301 	and.w	r3, r3, #1
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d1f2      	bne.n	8004aa8 <HAL_DMA_IRQHandler+0x2cc>
 8004ac2:	e000      	b.n	8004ac6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004ac4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2201      	movs	r2, #1
 8004aca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	2200      	movs	r2, #0
 8004ad2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d005      	beq.n	8004aea <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ae2:	6878      	ldr	r0, [r7, #4]
 8004ae4:	4798      	blx	r3
 8004ae6:	e000      	b.n	8004aea <HAL_DMA_IRQHandler+0x30e>
        return;
 8004ae8:	bf00      	nop
    }
  }
}
 8004aea:	3718      	adds	r7, #24
 8004aec:	46bd      	mov	sp, r7
 8004aee:	bd80      	pop	{r7, pc}

08004af0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004af0:	b480      	push	{r7}
 8004af2:	b085      	sub	sp, #20
 8004af4:	af00      	add	r7, sp, #0
 8004af6:	60f8      	str	r0, [r7, #12]
 8004af8:	60b9      	str	r1, [r7, #8]
 8004afa:	607a      	str	r2, [r7, #4]
 8004afc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	681a      	ldr	r2, [r3, #0]
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004b0c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	683a      	ldr	r2, [r7, #0]
 8004b14:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	689b      	ldr	r3, [r3, #8]
 8004b1a:	2b40      	cmp	r3, #64	; 0x40
 8004b1c:	d108      	bne.n	8004b30 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	687a      	ldr	r2, [r7, #4]
 8004b24:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	68ba      	ldr	r2, [r7, #8]
 8004b2c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004b2e:	e007      	b.n	8004b40 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	68ba      	ldr	r2, [r7, #8]
 8004b36:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	687a      	ldr	r2, [r7, #4]
 8004b3e:	60da      	str	r2, [r3, #12]
}
 8004b40:	bf00      	nop
 8004b42:	3714      	adds	r7, #20
 8004b44:	46bd      	mov	sp, r7
 8004b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4a:	4770      	bx	lr

08004b4c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004b4c:	b480      	push	{r7}
 8004b4e:	b085      	sub	sp, #20
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	b2db      	uxtb	r3, r3
 8004b5a:	3b10      	subs	r3, #16
 8004b5c:	4a14      	ldr	r2, [pc, #80]	; (8004bb0 <DMA_CalcBaseAndBitshift+0x64>)
 8004b5e:	fba2 2303 	umull	r2, r3, r2, r3
 8004b62:	091b      	lsrs	r3, r3, #4
 8004b64:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004b66:	4a13      	ldr	r2, [pc, #76]	; (8004bb4 <DMA_CalcBaseAndBitshift+0x68>)
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	4413      	add	r3, r2
 8004b6c:	781b      	ldrb	r3, [r3, #0]
 8004b6e:	461a      	mov	r2, r3
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	2b03      	cmp	r3, #3
 8004b78:	d909      	bls.n	8004b8e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004b82:	f023 0303 	bic.w	r3, r3, #3
 8004b86:	1d1a      	adds	r2, r3, #4
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	659a      	str	r2, [r3, #88]	; 0x58
 8004b8c:	e007      	b.n	8004b9e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004b96:	f023 0303 	bic.w	r3, r3, #3
 8004b9a:	687a      	ldr	r2, [r7, #4]
 8004b9c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	3714      	adds	r7, #20
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bac:	4770      	bx	lr
 8004bae:	bf00      	nop
 8004bb0:	aaaaaaab 	.word	0xaaaaaaab
 8004bb4:	0800f83c 	.word	0x0800f83c

08004bb8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004bb8:	b480      	push	{r7}
 8004bba:	b085      	sub	sp, #20
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004bc0:	2300      	movs	r3, #0
 8004bc2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bc8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	699b      	ldr	r3, [r3, #24]
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d11f      	bne.n	8004c12 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004bd2:	68bb      	ldr	r3, [r7, #8]
 8004bd4:	2b03      	cmp	r3, #3
 8004bd6:	d856      	bhi.n	8004c86 <DMA_CheckFifoParam+0xce>
 8004bd8:	a201      	add	r2, pc, #4	; (adr r2, 8004be0 <DMA_CheckFifoParam+0x28>)
 8004bda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bde:	bf00      	nop
 8004be0:	08004bf1 	.word	0x08004bf1
 8004be4:	08004c03 	.word	0x08004c03
 8004be8:	08004bf1 	.word	0x08004bf1
 8004bec:	08004c87 	.word	0x08004c87
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bf4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d046      	beq.n	8004c8a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004bfc:	2301      	movs	r3, #1
 8004bfe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c00:	e043      	b.n	8004c8a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c06:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004c0a:	d140      	bne.n	8004c8e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004c0c:	2301      	movs	r3, #1
 8004c0e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c10:	e03d      	b.n	8004c8e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	699b      	ldr	r3, [r3, #24]
 8004c16:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004c1a:	d121      	bne.n	8004c60 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004c1c:	68bb      	ldr	r3, [r7, #8]
 8004c1e:	2b03      	cmp	r3, #3
 8004c20:	d837      	bhi.n	8004c92 <DMA_CheckFifoParam+0xda>
 8004c22:	a201      	add	r2, pc, #4	; (adr r2, 8004c28 <DMA_CheckFifoParam+0x70>)
 8004c24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c28:	08004c39 	.word	0x08004c39
 8004c2c:	08004c3f 	.word	0x08004c3f
 8004c30:	08004c39 	.word	0x08004c39
 8004c34:	08004c51 	.word	0x08004c51
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004c38:	2301      	movs	r3, #1
 8004c3a:	73fb      	strb	r3, [r7, #15]
      break;
 8004c3c:	e030      	b.n	8004ca0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c42:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d025      	beq.n	8004c96 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004c4a:	2301      	movs	r3, #1
 8004c4c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c4e:	e022      	b.n	8004c96 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c54:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004c58:	d11f      	bne.n	8004c9a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004c5a:	2301      	movs	r3, #1
 8004c5c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004c5e:	e01c      	b.n	8004c9a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004c60:	68bb      	ldr	r3, [r7, #8]
 8004c62:	2b02      	cmp	r3, #2
 8004c64:	d903      	bls.n	8004c6e <DMA_CheckFifoParam+0xb6>
 8004c66:	68bb      	ldr	r3, [r7, #8]
 8004c68:	2b03      	cmp	r3, #3
 8004c6a:	d003      	beq.n	8004c74 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004c6c:	e018      	b.n	8004ca0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004c6e:	2301      	movs	r3, #1
 8004c70:	73fb      	strb	r3, [r7, #15]
      break;
 8004c72:	e015      	b.n	8004ca0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c78:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d00e      	beq.n	8004c9e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004c80:	2301      	movs	r3, #1
 8004c82:	73fb      	strb	r3, [r7, #15]
      break;
 8004c84:	e00b      	b.n	8004c9e <DMA_CheckFifoParam+0xe6>
      break;
 8004c86:	bf00      	nop
 8004c88:	e00a      	b.n	8004ca0 <DMA_CheckFifoParam+0xe8>
      break;
 8004c8a:	bf00      	nop
 8004c8c:	e008      	b.n	8004ca0 <DMA_CheckFifoParam+0xe8>
      break;
 8004c8e:	bf00      	nop
 8004c90:	e006      	b.n	8004ca0 <DMA_CheckFifoParam+0xe8>
      break;
 8004c92:	bf00      	nop
 8004c94:	e004      	b.n	8004ca0 <DMA_CheckFifoParam+0xe8>
      break;
 8004c96:	bf00      	nop
 8004c98:	e002      	b.n	8004ca0 <DMA_CheckFifoParam+0xe8>
      break;   
 8004c9a:	bf00      	nop
 8004c9c:	e000      	b.n	8004ca0 <DMA_CheckFifoParam+0xe8>
      break;
 8004c9e:	bf00      	nop
    }
  } 
  
  return status; 
 8004ca0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ca2:	4618      	mov	r0, r3
 8004ca4:	3714      	adds	r7, #20
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cac:	4770      	bx	lr
 8004cae:	bf00      	nop

08004cb0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004cb0:	b480      	push	{r7}
 8004cb2:	b089      	sub	sp, #36	; 0x24
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	6078      	str	r0, [r7, #4]
 8004cb8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004cba:	2300      	movs	r3, #0
 8004cbc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004cbe:	2300      	movs	r3, #0
 8004cc0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004cc2:	2300      	movs	r3, #0
 8004cc4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	61fb      	str	r3, [r7, #28]
 8004cca:	e16b      	b.n	8004fa4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004ccc:	2201      	movs	r2, #1
 8004cce:	69fb      	ldr	r3, [r7, #28]
 8004cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8004cd4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	697a      	ldr	r2, [r7, #20]
 8004cdc:	4013      	ands	r3, r2
 8004cde:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004ce0:	693a      	ldr	r2, [r7, #16]
 8004ce2:	697b      	ldr	r3, [r7, #20]
 8004ce4:	429a      	cmp	r2, r3
 8004ce6:	f040 815a 	bne.w	8004f9e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	685b      	ldr	r3, [r3, #4]
 8004cee:	f003 0303 	and.w	r3, r3, #3
 8004cf2:	2b01      	cmp	r3, #1
 8004cf4:	d005      	beq.n	8004d02 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004cf6:	683b      	ldr	r3, [r7, #0]
 8004cf8:	685b      	ldr	r3, [r3, #4]
 8004cfa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004cfe:	2b02      	cmp	r3, #2
 8004d00:	d130      	bne.n	8004d64 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	689b      	ldr	r3, [r3, #8]
 8004d06:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004d08:	69fb      	ldr	r3, [r7, #28]
 8004d0a:	005b      	lsls	r3, r3, #1
 8004d0c:	2203      	movs	r2, #3
 8004d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8004d12:	43db      	mvns	r3, r3
 8004d14:	69ba      	ldr	r2, [r7, #24]
 8004d16:	4013      	ands	r3, r2
 8004d18:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004d1a:	683b      	ldr	r3, [r7, #0]
 8004d1c:	68da      	ldr	r2, [r3, #12]
 8004d1e:	69fb      	ldr	r3, [r7, #28]
 8004d20:	005b      	lsls	r3, r3, #1
 8004d22:	fa02 f303 	lsl.w	r3, r2, r3
 8004d26:	69ba      	ldr	r2, [r7, #24]
 8004d28:	4313      	orrs	r3, r2
 8004d2a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	69ba      	ldr	r2, [r7, #24]
 8004d30:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	685b      	ldr	r3, [r3, #4]
 8004d36:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004d38:	2201      	movs	r2, #1
 8004d3a:	69fb      	ldr	r3, [r7, #28]
 8004d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d40:	43db      	mvns	r3, r3
 8004d42:	69ba      	ldr	r2, [r7, #24]
 8004d44:	4013      	ands	r3, r2
 8004d46:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	685b      	ldr	r3, [r3, #4]
 8004d4c:	091b      	lsrs	r3, r3, #4
 8004d4e:	f003 0201 	and.w	r2, r3, #1
 8004d52:	69fb      	ldr	r3, [r7, #28]
 8004d54:	fa02 f303 	lsl.w	r3, r2, r3
 8004d58:	69ba      	ldr	r2, [r7, #24]
 8004d5a:	4313      	orrs	r3, r2
 8004d5c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	69ba      	ldr	r2, [r7, #24]
 8004d62:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	685b      	ldr	r3, [r3, #4]
 8004d68:	f003 0303 	and.w	r3, r3, #3
 8004d6c:	2b03      	cmp	r3, #3
 8004d6e:	d017      	beq.n	8004da0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	68db      	ldr	r3, [r3, #12]
 8004d74:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004d76:	69fb      	ldr	r3, [r7, #28]
 8004d78:	005b      	lsls	r3, r3, #1
 8004d7a:	2203      	movs	r2, #3
 8004d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d80:	43db      	mvns	r3, r3
 8004d82:	69ba      	ldr	r2, [r7, #24]
 8004d84:	4013      	ands	r3, r2
 8004d86:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	689a      	ldr	r2, [r3, #8]
 8004d8c:	69fb      	ldr	r3, [r7, #28]
 8004d8e:	005b      	lsls	r3, r3, #1
 8004d90:	fa02 f303 	lsl.w	r3, r2, r3
 8004d94:	69ba      	ldr	r2, [r7, #24]
 8004d96:	4313      	orrs	r3, r2
 8004d98:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	69ba      	ldr	r2, [r7, #24]
 8004d9e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004da0:	683b      	ldr	r3, [r7, #0]
 8004da2:	685b      	ldr	r3, [r3, #4]
 8004da4:	f003 0303 	and.w	r3, r3, #3
 8004da8:	2b02      	cmp	r3, #2
 8004daa:	d123      	bne.n	8004df4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004dac:	69fb      	ldr	r3, [r7, #28]
 8004dae:	08da      	lsrs	r2, r3, #3
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	3208      	adds	r2, #8
 8004db4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004db8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004dba:	69fb      	ldr	r3, [r7, #28]
 8004dbc:	f003 0307 	and.w	r3, r3, #7
 8004dc0:	009b      	lsls	r3, r3, #2
 8004dc2:	220f      	movs	r2, #15
 8004dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8004dc8:	43db      	mvns	r3, r3
 8004dca:	69ba      	ldr	r2, [r7, #24]
 8004dcc:	4013      	ands	r3, r2
 8004dce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	691a      	ldr	r2, [r3, #16]
 8004dd4:	69fb      	ldr	r3, [r7, #28]
 8004dd6:	f003 0307 	and.w	r3, r3, #7
 8004dda:	009b      	lsls	r3, r3, #2
 8004ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8004de0:	69ba      	ldr	r2, [r7, #24]
 8004de2:	4313      	orrs	r3, r2
 8004de4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004de6:	69fb      	ldr	r3, [r7, #28]
 8004de8:	08da      	lsrs	r2, r3, #3
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	3208      	adds	r2, #8
 8004dee:	69b9      	ldr	r1, [r7, #24]
 8004df0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004dfa:	69fb      	ldr	r3, [r7, #28]
 8004dfc:	005b      	lsls	r3, r3, #1
 8004dfe:	2203      	movs	r2, #3
 8004e00:	fa02 f303 	lsl.w	r3, r2, r3
 8004e04:	43db      	mvns	r3, r3
 8004e06:	69ba      	ldr	r2, [r7, #24]
 8004e08:	4013      	ands	r3, r2
 8004e0a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004e0c:	683b      	ldr	r3, [r7, #0]
 8004e0e:	685b      	ldr	r3, [r3, #4]
 8004e10:	f003 0203 	and.w	r2, r3, #3
 8004e14:	69fb      	ldr	r3, [r7, #28]
 8004e16:	005b      	lsls	r3, r3, #1
 8004e18:	fa02 f303 	lsl.w	r3, r2, r3
 8004e1c:	69ba      	ldr	r2, [r7, #24]
 8004e1e:	4313      	orrs	r3, r2
 8004e20:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	69ba      	ldr	r2, [r7, #24]
 8004e26:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	685b      	ldr	r3, [r3, #4]
 8004e2c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	f000 80b4 	beq.w	8004f9e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004e36:	2300      	movs	r3, #0
 8004e38:	60fb      	str	r3, [r7, #12]
 8004e3a:	4b60      	ldr	r3, [pc, #384]	; (8004fbc <HAL_GPIO_Init+0x30c>)
 8004e3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e3e:	4a5f      	ldr	r2, [pc, #380]	; (8004fbc <HAL_GPIO_Init+0x30c>)
 8004e40:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004e44:	6453      	str	r3, [r2, #68]	; 0x44
 8004e46:	4b5d      	ldr	r3, [pc, #372]	; (8004fbc <HAL_GPIO_Init+0x30c>)
 8004e48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e4a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004e4e:	60fb      	str	r3, [r7, #12]
 8004e50:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004e52:	4a5b      	ldr	r2, [pc, #364]	; (8004fc0 <HAL_GPIO_Init+0x310>)
 8004e54:	69fb      	ldr	r3, [r7, #28]
 8004e56:	089b      	lsrs	r3, r3, #2
 8004e58:	3302      	adds	r3, #2
 8004e5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004e60:	69fb      	ldr	r3, [r7, #28]
 8004e62:	f003 0303 	and.w	r3, r3, #3
 8004e66:	009b      	lsls	r3, r3, #2
 8004e68:	220f      	movs	r2, #15
 8004e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e6e:	43db      	mvns	r3, r3
 8004e70:	69ba      	ldr	r2, [r7, #24]
 8004e72:	4013      	ands	r3, r2
 8004e74:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	4a52      	ldr	r2, [pc, #328]	; (8004fc4 <HAL_GPIO_Init+0x314>)
 8004e7a:	4293      	cmp	r3, r2
 8004e7c:	d02b      	beq.n	8004ed6 <HAL_GPIO_Init+0x226>
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	4a51      	ldr	r2, [pc, #324]	; (8004fc8 <HAL_GPIO_Init+0x318>)
 8004e82:	4293      	cmp	r3, r2
 8004e84:	d025      	beq.n	8004ed2 <HAL_GPIO_Init+0x222>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	4a50      	ldr	r2, [pc, #320]	; (8004fcc <HAL_GPIO_Init+0x31c>)
 8004e8a:	4293      	cmp	r3, r2
 8004e8c:	d01f      	beq.n	8004ece <HAL_GPIO_Init+0x21e>
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	4a4f      	ldr	r2, [pc, #316]	; (8004fd0 <HAL_GPIO_Init+0x320>)
 8004e92:	4293      	cmp	r3, r2
 8004e94:	d019      	beq.n	8004eca <HAL_GPIO_Init+0x21a>
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	4a4e      	ldr	r2, [pc, #312]	; (8004fd4 <HAL_GPIO_Init+0x324>)
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d013      	beq.n	8004ec6 <HAL_GPIO_Init+0x216>
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	4a4d      	ldr	r2, [pc, #308]	; (8004fd8 <HAL_GPIO_Init+0x328>)
 8004ea2:	4293      	cmp	r3, r2
 8004ea4:	d00d      	beq.n	8004ec2 <HAL_GPIO_Init+0x212>
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	4a4c      	ldr	r2, [pc, #304]	; (8004fdc <HAL_GPIO_Init+0x32c>)
 8004eaa:	4293      	cmp	r3, r2
 8004eac:	d007      	beq.n	8004ebe <HAL_GPIO_Init+0x20e>
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	4a4b      	ldr	r2, [pc, #300]	; (8004fe0 <HAL_GPIO_Init+0x330>)
 8004eb2:	4293      	cmp	r3, r2
 8004eb4:	d101      	bne.n	8004eba <HAL_GPIO_Init+0x20a>
 8004eb6:	2307      	movs	r3, #7
 8004eb8:	e00e      	b.n	8004ed8 <HAL_GPIO_Init+0x228>
 8004eba:	2308      	movs	r3, #8
 8004ebc:	e00c      	b.n	8004ed8 <HAL_GPIO_Init+0x228>
 8004ebe:	2306      	movs	r3, #6
 8004ec0:	e00a      	b.n	8004ed8 <HAL_GPIO_Init+0x228>
 8004ec2:	2305      	movs	r3, #5
 8004ec4:	e008      	b.n	8004ed8 <HAL_GPIO_Init+0x228>
 8004ec6:	2304      	movs	r3, #4
 8004ec8:	e006      	b.n	8004ed8 <HAL_GPIO_Init+0x228>
 8004eca:	2303      	movs	r3, #3
 8004ecc:	e004      	b.n	8004ed8 <HAL_GPIO_Init+0x228>
 8004ece:	2302      	movs	r3, #2
 8004ed0:	e002      	b.n	8004ed8 <HAL_GPIO_Init+0x228>
 8004ed2:	2301      	movs	r3, #1
 8004ed4:	e000      	b.n	8004ed8 <HAL_GPIO_Init+0x228>
 8004ed6:	2300      	movs	r3, #0
 8004ed8:	69fa      	ldr	r2, [r7, #28]
 8004eda:	f002 0203 	and.w	r2, r2, #3
 8004ede:	0092      	lsls	r2, r2, #2
 8004ee0:	4093      	lsls	r3, r2
 8004ee2:	69ba      	ldr	r2, [r7, #24]
 8004ee4:	4313      	orrs	r3, r2
 8004ee6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004ee8:	4935      	ldr	r1, [pc, #212]	; (8004fc0 <HAL_GPIO_Init+0x310>)
 8004eea:	69fb      	ldr	r3, [r7, #28]
 8004eec:	089b      	lsrs	r3, r3, #2
 8004eee:	3302      	adds	r3, #2
 8004ef0:	69ba      	ldr	r2, [r7, #24]
 8004ef2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004ef6:	4b3b      	ldr	r3, [pc, #236]	; (8004fe4 <HAL_GPIO_Init+0x334>)
 8004ef8:	689b      	ldr	r3, [r3, #8]
 8004efa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004efc:	693b      	ldr	r3, [r7, #16]
 8004efe:	43db      	mvns	r3, r3
 8004f00:	69ba      	ldr	r2, [r7, #24]
 8004f02:	4013      	ands	r3, r2
 8004f04:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	685b      	ldr	r3, [r3, #4]
 8004f0a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d003      	beq.n	8004f1a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004f12:	69ba      	ldr	r2, [r7, #24]
 8004f14:	693b      	ldr	r3, [r7, #16]
 8004f16:	4313      	orrs	r3, r2
 8004f18:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004f1a:	4a32      	ldr	r2, [pc, #200]	; (8004fe4 <HAL_GPIO_Init+0x334>)
 8004f1c:	69bb      	ldr	r3, [r7, #24]
 8004f1e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004f20:	4b30      	ldr	r3, [pc, #192]	; (8004fe4 <HAL_GPIO_Init+0x334>)
 8004f22:	68db      	ldr	r3, [r3, #12]
 8004f24:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004f26:	693b      	ldr	r3, [r7, #16]
 8004f28:	43db      	mvns	r3, r3
 8004f2a:	69ba      	ldr	r2, [r7, #24]
 8004f2c:	4013      	ands	r3, r2
 8004f2e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	685b      	ldr	r3, [r3, #4]
 8004f34:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d003      	beq.n	8004f44 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004f3c:	69ba      	ldr	r2, [r7, #24]
 8004f3e:	693b      	ldr	r3, [r7, #16]
 8004f40:	4313      	orrs	r3, r2
 8004f42:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004f44:	4a27      	ldr	r2, [pc, #156]	; (8004fe4 <HAL_GPIO_Init+0x334>)
 8004f46:	69bb      	ldr	r3, [r7, #24]
 8004f48:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004f4a:	4b26      	ldr	r3, [pc, #152]	; (8004fe4 <HAL_GPIO_Init+0x334>)
 8004f4c:	685b      	ldr	r3, [r3, #4]
 8004f4e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004f50:	693b      	ldr	r3, [r7, #16]
 8004f52:	43db      	mvns	r3, r3
 8004f54:	69ba      	ldr	r2, [r7, #24]
 8004f56:	4013      	ands	r3, r2
 8004f58:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	685b      	ldr	r3, [r3, #4]
 8004f5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d003      	beq.n	8004f6e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004f66:	69ba      	ldr	r2, [r7, #24]
 8004f68:	693b      	ldr	r3, [r7, #16]
 8004f6a:	4313      	orrs	r3, r2
 8004f6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004f6e:	4a1d      	ldr	r2, [pc, #116]	; (8004fe4 <HAL_GPIO_Init+0x334>)
 8004f70:	69bb      	ldr	r3, [r7, #24]
 8004f72:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004f74:	4b1b      	ldr	r3, [pc, #108]	; (8004fe4 <HAL_GPIO_Init+0x334>)
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004f7a:	693b      	ldr	r3, [r7, #16]
 8004f7c:	43db      	mvns	r3, r3
 8004f7e:	69ba      	ldr	r2, [r7, #24]
 8004f80:	4013      	ands	r3, r2
 8004f82:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004f84:	683b      	ldr	r3, [r7, #0]
 8004f86:	685b      	ldr	r3, [r3, #4]
 8004f88:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d003      	beq.n	8004f98 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004f90:	69ba      	ldr	r2, [r7, #24]
 8004f92:	693b      	ldr	r3, [r7, #16]
 8004f94:	4313      	orrs	r3, r2
 8004f96:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004f98:	4a12      	ldr	r2, [pc, #72]	; (8004fe4 <HAL_GPIO_Init+0x334>)
 8004f9a:	69bb      	ldr	r3, [r7, #24]
 8004f9c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004f9e:	69fb      	ldr	r3, [r7, #28]
 8004fa0:	3301      	adds	r3, #1
 8004fa2:	61fb      	str	r3, [r7, #28]
 8004fa4:	69fb      	ldr	r3, [r7, #28]
 8004fa6:	2b0f      	cmp	r3, #15
 8004fa8:	f67f ae90 	bls.w	8004ccc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004fac:	bf00      	nop
 8004fae:	bf00      	nop
 8004fb0:	3724      	adds	r7, #36	; 0x24
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb8:	4770      	bx	lr
 8004fba:	bf00      	nop
 8004fbc:	40023800 	.word	0x40023800
 8004fc0:	40013800 	.word	0x40013800
 8004fc4:	40020000 	.word	0x40020000
 8004fc8:	40020400 	.word	0x40020400
 8004fcc:	40020800 	.word	0x40020800
 8004fd0:	40020c00 	.word	0x40020c00
 8004fd4:	40021000 	.word	0x40021000
 8004fd8:	40021400 	.word	0x40021400
 8004fdc:	40021800 	.word	0x40021800
 8004fe0:	40021c00 	.word	0x40021c00
 8004fe4:	40013c00 	.word	0x40013c00

08004fe8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004fe8:	b480      	push	{r7}
 8004fea:	b083      	sub	sp, #12
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
 8004ff0:	460b      	mov	r3, r1
 8004ff2:	807b      	strh	r3, [r7, #2]
 8004ff4:	4613      	mov	r3, r2
 8004ff6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004ff8:	787b      	ldrb	r3, [r7, #1]
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d003      	beq.n	8005006 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004ffe:	887a      	ldrh	r2, [r7, #2]
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005004:	e003      	b.n	800500e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005006:	887b      	ldrh	r3, [r7, #2]
 8005008:	041a      	lsls	r2, r3, #16
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	619a      	str	r2, [r3, #24]
}
 800500e:	bf00      	nop
 8005010:	370c      	adds	r7, #12
 8005012:	46bd      	mov	sp, r7
 8005014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005018:	4770      	bx	lr

0800501a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800501a:	b480      	push	{r7}
 800501c:	b085      	sub	sp, #20
 800501e:	af00      	add	r7, sp, #0
 8005020:	6078      	str	r0, [r7, #4]
 8005022:	460b      	mov	r3, r1
 8005024:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	695b      	ldr	r3, [r3, #20]
 800502a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800502c:	887a      	ldrh	r2, [r7, #2]
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	4013      	ands	r3, r2
 8005032:	041a      	lsls	r2, r3, #16
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	43d9      	mvns	r1, r3
 8005038:	887b      	ldrh	r3, [r7, #2]
 800503a:	400b      	ands	r3, r1
 800503c:	431a      	orrs	r2, r3
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	619a      	str	r2, [r3, #24]
}
 8005042:	bf00      	nop
 8005044:	3714      	adds	r7, #20
 8005046:	46bd      	mov	sp, r7
 8005048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504c:	4770      	bx	lr

0800504e <HAL_NAND_Init>:
  * @param  AttSpace_Timing pointer to Attribute space timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef  HAL_NAND_Init(NAND_HandleTypeDef *hnand, FMC_NAND_PCC_TimingTypeDef *ComSpace_Timing,
                                 FMC_NAND_PCC_TimingTypeDef *AttSpace_Timing)
{
 800504e:	b580      	push	{r7, lr}
 8005050:	b084      	sub	sp, #16
 8005052:	af00      	add	r7, sp, #0
 8005054:	60f8      	str	r0, [r7, #12]
 8005056:	60b9      	str	r1, [r7, #8]
 8005058:	607a      	str	r2, [r7, #4]
  /* Check the NAND handle state */
  if (hnand == NULL)
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	2b00      	cmp	r3, #0
 800505e:	d101      	bne.n	8005064 <HAL_NAND_Init+0x16>
  {
    return HAL_ERROR;
 8005060:	2301      	movs	r3, #1
 8005062:	e03e      	b.n	80050e2 <HAL_NAND_Init+0x94>
  }

  if (hnand->State == HAL_NAND_STATE_RESET)
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800506a:	b2db      	uxtb	r3, r3
 800506c:	2b00      	cmp	r3, #0
 800506e:	d106      	bne.n	800507e <HAL_NAND_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hnand->Lock = HAL_UNLOCKED;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	2200      	movs	r2, #0
 8005074:	f883 2020 	strb.w	r2, [r3, #32]

    /* Init the low level hardware */
    hnand->MspInitCallback(hnand);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_NAND_MspInit(hnand);
 8005078:	68f8      	ldr	r0, [r7, #12]
 800507a:	f7fe ff8d 	bl	8003f98 <HAL_NAND_MspInit>
#endif /* (USE_HAL_NAND_REGISTER_CALLBACKS) */
  }

  /* Initialize NAND control Interface */
  (void)FMC_NAND_Init(hnand->Instance, &(hnand->Init));
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	681a      	ldr	r2, [r3, #0]
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	3304      	adds	r3, #4
 8005086:	4619      	mov	r1, r3
 8005088:	4610      	mov	r0, r2
 800508a:	f003 ff65 	bl	8008f58 <FSMC_NAND_Init>

  /* Initialize NAND common space timing Interface */
  (void)FMC_NAND_CommonSpace_Timing_Init(hnand->Instance, ComSpace_Timing, hnand->Init.NandBank);
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	6818      	ldr	r0, [r3, #0]
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	685b      	ldr	r3, [r3, #4]
 8005096:	461a      	mov	r2, r3
 8005098:	68b9      	ldr	r1, [r7, #8]
 800509a:	f003 ffa9 	bl	8008ff0 <FSMC_NAND_CommonSpace_Timing_Init>

  /* Initialize NAND attribute space timing Interface */
  (void)FMC_NAND_AttributeSpace_Timing_Init(hnand->Instance, AttSpace_Timing, hnand->Init.NandBank);
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	6818      	ldr	r0, [r3, #0]
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	685b      	ldr	r3, [r3, #4]
 80050a6:	461a      	mov	r2, r3
 80050a8:	6879      	ldr	r1, [r7, #4]
 80050aa:	f003 ffd6 	bl	800905a <FSMC_NAND_AttributeSpace_Timing_Init>

  /* Enable the NAND device */
#if defined(FMC_Bank2_3) || defined(FSMC_Bank2_3)
  __FMC_NAND_ENABLE(hnand->Instance, hnand->Init.NandBank);
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	685b      	ldr	r3, [r3, #4]
 80050b2:	2b10      	cmp	r3, #16
 80050b4:	d108      	bne.n	80050c8 <HAL_NAND_Init+0x7a>
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	681a      	ldr	r2, [r3, #0]
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f042 0204 	orr.w	r2, r2, #4
 80050c4:	601a      	str	r2, [r3, #0]
 80050c6:	e007      	b.n	80050d8 <HAL_NAND_Init+0x8a>
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	6a1a      	ldr	r2, [r3, #32]
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f042 0204 	orr.w	r2, r2, #4
 80050d6:	621a      	str	r2, [r3, #32]
#else
  __FMC_NAND_ENABLE(hnand->Instance);
#endif

  /* Update the NAND controller state */
  hnand->State = HAL_NAND_STATE_READY;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	2201      	movs	r2, #1
 80050dc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  return HAL_OK;
 80050e0:	2300      	movs	r3, #0
}
 80050e2:	4618      	mov	r0, r3
 80050e4:	3710      	adds	r7, #16
 80050e6:	46bd      	mov	sp, r7
 80050e8:	bd80      	pop	{r7, pc}

080050ea <HAL_NAND_IRQHandler>:
  * @param  hnand pointer to a NAND_HandleTypeDef structure that contains
  *                the configuration information for NAND module.
  * @retval HAL status
  */
void HAL_NAND_IRQHandler(NAND_HandleTypeDef *hnand)
{
 80050ea:	b580      	push	{r7, lr}
 80050ec:	b082      	sub	sp, #8
 80050ee:	af00      	add	r7, sp, #0
 80050f0:	6078      	str	r0, [r7, #4]
  /* Check NAND interrupt Rising edge flag */
  if (__FMC_NAND_GET_FLAG(hnand->Instance, hnand->Init.NandBank, FMC_FLAG_RISING_EDGE))
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	685b      	ldr	r3, [r3, #4]
 80050f6:	2b10      	cmp	r3, #16
 80050f8:	d10a      	bne.n	8005110 <HAL_NAND_IRQHandler+0x26>
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	685b      	ldr	r3, [r3, #4]
 8005100:	f003 0301 	and.w	r3, r3, #1
 8005104:	2b01      	cmp	r3, #1
 8005106:	bf0c      	ite	eq
 8005108:	2301      	moveq	r3, #1
 800510a:	2300      	movne	r3, #0
 800510c:	b2db      	uxtb	r3, r3
 800510e:	e009      	b.n	8005124 <HAL_NAND_IRQHandler+0x3a>
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005116:	f003 0301 	and.w	r3, r3, #1
 800511a:	2b01      	cmp	r3, #1
 800511c:	bf0c      	ite	eq
 800511e:	2301      	moveq	r3, #1
 8005120:	2300      	movne	r3, #0
 8005122:	b2db      	uxtb	r3, r3
 8005124:	2b00      	cmp	r3, #0
 8005126:	d017      	beq.n	8005158 <HAL_NAND_IRQHandler+0x6e>
  {
    /* NAND interrupt callback*/
#if (USE_HAL_NAND_REGISTER_CALLBACKS == 1)
    hnand->ItCallback(hnand);
#else
    HAL_NAND_ITCallback(hnand);
 8005128:	6878      	ldr	r0, [r7, #4]
 800512a:	f7fd fa45 	bl	80025b8 <HAL_NAND_ITCallback>
#endif /* (USE_HAL_NAND_REGISTER_CALLBACKS) */

    /* Clear NAND interrupt Rising edge pending bit */
#if defined(FMC_Bank2_3) || defined(FSMC_Bank2_3)
    __FMC_NAND_CLEAR_FLAG(hnand->Instance, hnand->Init.NandBank, FMC_FLAG_RISING_EDGE);
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	685b      	ldr	r3, [r3, #4]
 8005132:	2b10      	cmp	r3, #16
 8005134:	d108      	bne.n	8005148 <HAL_NAND_IRQHandler+0x5e>
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	685a      	ldr	r2, [r3, #4]
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f022 0201 	bic.w	r2, r2, #1
 8005144:	605a      	str	r2, [r3, #4]
 8005146:	e007      	b.n	8005158 <HAL_NAND_IRQHandler+0x6e>
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f022 0201 	bic.w	r2, r2, #1
 8005156:	625a      	str	r2, [r3, #36]	; 0x24
    __FMC_NAND_CLEAR_FLAG(hnand->Instance, FMC_FLAG_RISING_EDGE);
#endif /* FMC_Bank2_3 || FSMC_Bank2_3 */
  }

  /* Check NAND interrupt Level flag */
  if (__FMC_NAND_GET_FLAG(hnand->Instance, hnand->Init.NandBank, FMC_FLAG_LEVEL))
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	685b      	ldr	r3, [r3, #4]
 800515c:	2b10      	cmp	r3, #16
 800515e:	d10a      	bne.n	8005176 <HAL_NAND_IRQHandler+0x8c>
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	685b      	ldr	r3, [r3, #4]
 8005166:	f003 0302 	and.w	r3, r3, #2
 800516a:	2b02      	cmp	r3, #2
 800516c:	bf0c      	ite	eq
 800516e:	2301      	moveq	r3, #1
 8005170:	2300      	movne	r3, #0
 8005172:	b2db      	uxtb	r3, r3
 8005174:	e009      	b.n	800518a <HAL_NAND_IRQHandler+0xa0>
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800517c:	f003 0302 	and.w	r3, r3, #2
 8005180:	2b02      	cmp	r3, #2
 8005182:	bf0c      	ite	eq
 8005184:	2301      	moveq	r3, #1
 8005186:	2300      	movne	r3, #0
 8005188:	b2db      	uxtb	r3, r3
 800518a:	2b00      	cmp	r3, #0
 800518c:	d017      	beq.n	80051be <HAL_NAND_IRQHandler+0xd4>
  {
    /* NAND interrupt callback*/
#if (USE_HAL_NAND_REGISTER_CALLBACKS == 1)
    hnand->ItCallback(hnand);
#else
    HAL_NAND_ITCallback(hnand);
 800518e:	6878      	ldr	r0, [r7, #4]
 8005190:	f7fd fa12 	bl	80025b8 <HAL_NAND_ITCallback>
#endif /* (USE_HAL_NAND_REGISTER_CALLBACKS) */

    /* Clear NAND interrupt Level pending bit */
#if defined(FMC_Bank2_3) || defined(FSMC_Bank2_3)
    __FMC_NAND_CLEAR_FLAG(hnand->Instance, hnand->Init.NandBank, FMC_FLAG_LEVEL);
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	685b      	ldr	r3, [r3, #4]
 8005198:	2b10      	cmp	r3, #16
 800519a:	d108      	bne.n	80051ae <HAL_NAND_IRQHandler+0xc4>
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	685a      	ldr	r2, [r3, #4]
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	f022 0202 	bic.w	r2, r2, #2
 80051aa:	605a      	str	r2, [r3, #4]
 80051ac:	e007      	b.n	80051be <HAL_NAND_IRQHandler+0xd4>
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f022 0202 	bic.w	r2, r2, #2
 80051bc:	625a      	str	r2, [r3, #36]	; 0x24
    __FMC_NAND_CLEAR_FLAG(hnand->Instance, FMC_FLAG_LEVEL);
#endif /* FMC_Bank2_3 || FSMC_Bank2_3 */
  }

  /* Check NAND interrupt Falling edge flag */
  if (__FMC_NAND_GET_FLAG(hnand->Instance, hnand->Init.NandBank, FMC_FLAG_FALLING_EDGE))
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	685b      	ldr	r3, [r3, #4]
 80051c2:	2b10      	cmp	r3, #16
 80051c4:	d10a      	bne.n	80051dc <HAL_NAND_IRQHandler+0xf2>
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	685b      	ldr	r3, [r3, #4]
 80051cc:	f003 0304 	and.w	r3, r3, #4
 80051d0:	2b04      	cmp	r3, #4
 80051d2:	bf0c      	ite	eq
 80051d4:	2301      	moveq	r3, #1
 80051d6:	2300      	movne	r3, #0
 80051d8:	b2db      	uxtb	r3, r3
 80051da:	e009      	b.n	80051f0 <HAL_NAND_IRQHandler+0x106>
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051e2:	f003 0304 	and.w	r3, r3, #4
 80051e6:	2b04      	cmp	r3, #4
 80051e8:	bf0c      	ite	eq
 80051ea:	2301      	moveq	r3, #1
 80051ec:	2300      	movne	r3, #0
 80051ee:	b2db      	uxtb	r3, r3
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d017      	beq.n	8005224 <HAL_NAND_IRQHandler+0x13a>
  {
    /* NAND interrupt callback*/
#if (USE_HAL_NAND_REGISTER_CALLBACKS == 1)
    hnand->ItCallback(hnand);
#else
    HAL_NAND_ITCallback(hnand);
 80051f4:	6878      	ldr	r0, [r7, #4]
 80051f6:	f7fd f9df 	bl	80025b8 <HAL_NAND_ITCallback>
#endif /* (USE_HAL_NAND_REGISTER_CALLBACKS) */

    /* Clear NAND interrupt Falling edge pending bit */
#if defined(FMC_Bank2_3) || defined(FSMC_Bank2_3)
    __FMC_NAND_CLEAR_FLAG(hnand->Instance, hnand->Init.NandBank, FMC_FLAG_FALLING_EDGE);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	685b      	ldr	r3, [r3, #4]
 80051fe:	2b10      	cmp	r3, #16
 8005200:	d108      	bne.n	8005214 <HAL_NAND_IRQHandler+0x12a>
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	685a      	ldr	r2, [r3, #4]
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f022 0204 	bic.w	r2, r2, #4
 8005210:	605a      	str	r2, [r3, #4]
 8005212:	e007      	b.n	8005224 <HAL_NAND_IRQHandler+0x13a>
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f022 0204 	bic.w	r2, r2, #4
 8005222:	625a      	str	r2, [r3, #36]	; 0x24
    __FMC_NAND_CLEAR_FLAG(hnand->Instance, FMC_FLAG_FALLING_EDGE);
#endif /* FMC_Bank2_3 || FSMC_Bank2_3 */
  }

  /* Check NAND interrupt FIFO empty flag */
  if (__FMC_NAND_GET_FLAG(hnand->Instance, hnand->Init.NandBank, FMC_FLAG_FEMPT))
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	685b      	ldr	r3, [r3, #4]
 8005228:	2b10      	cmp	r3, #16
 800522a:	d10a      	bne.n	8005242 <HAL_NAND_IRQHandler+0x158>
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	685b      	ldr	r3, [r3, #4]
 8005232:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005236:	2b40      	cmp	r3, #64	; 0x40
 8005238:	bf0c      	ite	eq
 800523a:	2301      	moveq	r3, #1
 800523c:	2300      	movne	r3, #0
 800523e:	b2db      	uxtb	r3, r3
 8005240:	e009      	b.n	8005256 <HAL_NAND_IRQHandler+0x16c>
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005248:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800524c:	2b40      	cmp	r3, #64	; 0x40
 800524e:	bf0c      	ite	eq
 8005250:	2301      	moveq	r3, #1
 8005252:	2300      	movne	r3, #0
 8005254:	b2db      	uxtb	r3, r3
 8005256:	2b00      	cmp	r3, #0
 8005258:	d017      	beq.n	800528a <HAL_NAND_IRQHandler+0x1a0>
  {
    /* NAND interrupt callback*/
#if (USE_HAL_NAND_REGISTER_CALLBACKS == 1)
    hnand->ItCallback(hnand);
#else
    HAL_NAND_ITCallback(hnand);
 800525a:	6878      	ldr	r0, [r7, #4]
 800525c:	f7fd f9ac 	bl	80025b8 <HAL_NAND_ITCallback>
#endif /* (USE_HAL_NAND_REGISTER_CALLBACKS) */

    /* Clear NAND interrupt FIFO empty pending bit */
#if defined(FMC_Bank2_3) || defined(FSMC_Bank2_3)
    __FMC_NAND_CLEAR_FLAG(hnand->Instance, hnand->Init.NandBank, FMC_FLAG_FEMPT);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	685b      	ldr	r3, [r3, #4]
 8005264:	2b10      	cmp	r3, #16
 8005266:	d108      	bne.n	800527a <HAL_NAND_IRQHandler+0x190>
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	685a      	ldr	r2, [r3, #4]
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005276:	605a      	str	r2, [r3, #4]
#else
    __FMC_NAND_CLEAR_FLAG(hnand->Instance, FMC_FLAG_FEMPT);
#endif /* FMC_Bank2_3 || FSMC_Bank2_3 */
  }

}
 8005278:	e007      	b.n	800528a <HAL_NAND_IRQHandler+0x1a0>
    __FMC_NAND_CLEAR_FLAG(hnand->Instance, hnand->Init.NandBank, FMC_FLAG_FEMPT);
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005288:	625a      	str	r2, [r3, #36]	; 0x24
}
 800528a:	bf00      	nop
 800528c:	3708      	adds	r7, #8
 800528e:	46bd      	mov	sp, r7
 8005290:	bd80      	pop	{r7, pc}

08005292 <HAL_NAND_Read_Page_8b>:
  * @param  NumPageToRead  number of pages to read from block
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_NAND_Read_Page_8b(NAND_HandleTypeDef *hnand, NAND_AddressTypeDef *pAddress, uint8_t *pBuffer,
                                        uint32_t NumPageToRead)
{
 8005292:	b580      	push	{r7, lr}
 8005294:	b08c      	sub	sp, #48	; 0x30
 8005296:	af00      	add	r7, sp, #0
 8005298:	60f8      	str	r0, [r7, #12]
 800529a:	60b9      	str	r1, [r7, #8]
 800529c:	607a      	str	r2, [r7, #4]
 800529e:	603b      	str	r3, [r7, #0]
  uint32_t index;
  uint32_t tickstart;
  uint32_t deviceaddress;
  uint32_t numpagesread = 0U;
 80052a0:	2300      	movs	r3, #0
 80052a2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t nandaddress;
  uint32_t nbpages = NumPageToRead;
 80052a4:	683b      	ldr	r3, [r7, #0]
 80052a6:	623b      	str	r3, [r7, #32]
  uint8_t *buff = pBuffer;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	61fb      	str	r3, [r7, #28]

  /* Check the NAND controller state */
  if (hnand->State == HAL_NAND_STATE_BUSY)
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80052b2:	b2db      	uxtb	r3, r3
 80052b4:	2b02      	cmp	r3, #2
 80052b6:	d101      	bne.n	80052bc <HAL_NAND_Read_Page_8b+0x2a>
  {
    return HAL_BUSY;
 80052b8:	2302      	movs	r3, #2
 80052ba:	e140      	b.n	800553e <HAL_NAND_Read_Page_8b+0x2ac>
  }
  else if (hnand->State == HAL_NAND_STATE_READY)
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80052c2:	b2db      	uxtb	r3, r3
 80052c4:	2b01      	cmp	r3, #1
 80052c6:	f040 8139 	bne.w	800553c <HAL_NAND_Read_Page_8b+0x2aa>
  {
    /* Process Locked */
    __HAL_LOCK(hnand);
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80052d0:	2b01      	cmp	r3, #1
 80052d2:	d101      	bne.n	80052d8 <HAL_NAND_Read_Page_8b+0x46>
 80052d4:	2302      	movs	r3, #2
 80052d6:	e132      	b.n	800553e <HAL_NAND_Read_Page_8b+0x2ac>
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	2201      	movs	r2, #1
 80052dc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Update the NAND controller state */
    hnand->State = HAL_NAND_STATE_BUSY;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	2202      	movs	r2, #2
 80052e4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    else
    {
      deviceaddress = NAND_DEVICE2;
    }
#else
    deviceaddress = NAND_DEVICE;
 80052e8:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 80052ec:	61bb      	str	r3, [r7, #24]
#endif

    /* NAND raw address calculation */
    nandaddress = ARRAY_ADDRESS(pAddress, hnand);
 80052ee:	68bb      	ldr	r3, [r7, #8]
 80052f0:	881b      	ldrh	r3, [r3, #0]
 80052f2:	4619      	mov	r1, r3
 80052f4:	68bb      	ldr	r3, [r7, #8]
 80052f6:	889b      	ldrh	r3, [r3, #4]
 80052f8:	461a      	mov	r2, r3
 80052fa:	68bb      	ldr	r3, [r7, #8]
 80052fc:	885b      	ldrh	r3, [r3, #2]
 80052fe:	4618      	mov	r0, r3
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005304:	fb00 f303 	mul.w	r3, r0, r3
 8005308:	4413      	add	r3, r2
 800530a:	68fa      	ldr	r2, [r7, #12]
 800530c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800530e:	fb02 f303 	mul.w	r3, r2, r3
 8005312:	440b      	add	r3, r1
 8005314:	627b      	str	r3, [r7, #36]	; 0x24

    /* Page(s) read loop */
    while ((nbpages != 0U) && (nandaddress < ((hnand->Config.BlockSize) * (hnand->Config.BlockNbr))))
 8005316:	e0fa      	b.n	800550e <HAL_NAND_Read_Page_8b+0x27c>
    {
      /* Send read page command sequence */
      *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_AREA_A;
 8005318:	69bb      	ldr	r3, [r7, #24]
 800531a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800531e:	2200      	movs	r2, #0
 8005320:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8005322:	f3bf 8f4f 	dsb	sy
}
 8005326:	bf00      	nop
      __DSB();

      /* Cards with page size <= 512 bytes */
      if ((hnand->Config.PageSize) <= 512U)
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800532c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005330:	d848      	bhi.n	80053c4 <HAL_NAND_Read_Page_8b+0x132>
      {
        if (((hnand->Config.BlockSize) * (hnand->Config.BlockNbr)) <= 65535U)
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005336:	68fa      	ldr	r2, [r7, #12]
 8005338:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800533a:	fb02 f303 	mul.w	r3, r2, r3
 800533e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005342:	d21a      	bcs.n	800537a <HAL_NAND_Read_Page_8b+0xe8>
        {
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
 8005344:	69bb      	ldr	r3, [r7, #24]
 8005346:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800534a:	2200      	movs	r2, #0
 800534c:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 800534e:	f3bf 8f4f 	dsb	sy
}
 8005352:	bf00      	nop
          __DSB();
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
 8005354:	69bb      	ldr	r3, [r7, #24]
 8005356:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800535a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800535c:	b2d2      	uxtb	r2, r2
 800535e:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8005360:	f3bf 8f4f 	dsb	sy
}
 8005364:	bf00      	nop
          __DSB();
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
 8005366:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005368:	0a1a      	lsrs	r2, r3, #8
 800536a:	69bb      	ldr	r3, [r7, #24]
 800536c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005370:	b2d2      	uxtb	r2, r2
 8005372:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8005374:	f3bf 8f4f 	dsb	sy
}
 8005378:	e07d      	b.n	8005476 <HAL_NAND_Read_Page_8b+0x1e4>
          __DSB();
        }
        else /* ((hnand->Config.BlockSize)*(hnand->Config.BlockNbr)) > 65535 */
        {
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
 800537a:	69bb      	ldr	r3, [r7, #24]
 800537c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005380:	2200      	movs	r2, #0
 8005382:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8005384:	f3bf 8f4f 	dsb	sy
}
 8005388:	bf00      	nop
          __DSB();
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
 800538a:	69bb      	ldr	r3, [r7, #24]
 800538c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005390:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005392:	b2d2      	uxtb	r2, r2
 8005394:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8005396:	f3bf 8f4f 	dsb	sy
}
 800539a:	bf00      	nop
          __DSB();
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
 800539c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800539e:	0a1a      	lsrs	r2, r3, #8
 80053a0:	69bb      	ldr	r3, [r7, #24]
 80053a2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80053a6:	b2d2      	uxtb	r2, r2
 80053a8:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80053aa:	f3bf 8f4f 	dsb	sy
}
 80053ae:	bf00      	nop
          __DSB();
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_3RD_CYCLE(nandaddress);
 80053b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053b2:	0c1a      	lsrs	r2, r3, #16
 80053b4:	69bb      	ldr	r3, [r7, #24]
 80053b6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80053ba:	b2d2      	uxtb	r2, r2
 80053bc:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80053be:	f3bf 8f4f 	dsb	sy
}
 80053c2:	e058      	b.n	8005476 <HAL_NAND_Read_Page_8b+0x1e4>
          __DSB();
        }
      }
      else /* (hnand->Config.PageSize) > 512 */
      {
        if (((hnand->Config.BlockSize) * (hnand->Config.BlockNbr)) <= 65535U)
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053c8:	68fa      	ldr	r2, [r7, #12]
 80053ca:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80053cc:	fb02 f303 	mul.w	r3, r2, r3
 80053d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80053d4:	d222      	bcs.n	800541c <HAL_NAND_Read_Page_8b+0x18a>
        {
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
 80053d6:	69bb      	ldr	r3, [r7, #24]
 80053d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80053dc:	2200      	movs	r2, #0
 80053de:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80053e0:	f3bf 8f4f 	dsb	sy
}
 80053e4:	bf00      	nop
          __DSB();
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
 80053e6:	69bb      	ldr	r3, [r7, #24]
 80053e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80053ec:	2200      	movs	r2, #0
 80053ee:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80053f0:	f3bf 8f4f 	dsb	sy
}
 80053f4:	bf00      	nop
          __DSB();
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
 80053f6:	69bb      	ldr	r3, [r7, #24]
 80053f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80053fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80053fe:	b2d2      	uxtb	r2, r2
 8005400:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8005402:	f3bf 8f4f 	dsb	sy
}
 8005406:	bf00      	nop
          __DSB();
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
 8005408:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800540a:	0a1a      	lsrs	r2, r3, #8
 800540c:	69bb      	ldr	r3, [r7, #24]
 800540e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005412:	b2d2      	uxtb	r2, r2
 8005414:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8005416:	f3bf 8f4f 	dsb	sy
}
 800541a:	e02c      	b.n	8005476 <HAL_NAND_Read_Page_8b+0x1e4>
          __DSB();
        }
        else /* ((hnand->Config.BlockSize)*(hnand->Config.BlockNbr)) > 65535 */
        {
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
 800541c:	69bb      	ldr	r3, [r7, #24]
 800541e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005422:	2200      	movs	r2, #0
 8005424:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8005426:	f3bf 8f4f 	dsb	sy
}
 800542a:	bf00      	nop
          __DSB();
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
 800542c:	69bb      	ldr	r3, [r7, #24]
 800542e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005432:	2200      	movs	r2, #0
 8005434:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8005436:	f3bf 8f4f 	dsb	sy
}
 800543a:	bf00      	nop
          __DSB();
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
 800543c:	69bb      	ldr	r3, [r7, #24]
 800543e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005442:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005444:	b2d2      	uxtb	r2, r2
 8005446:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8005448:	f3bf 8f4f 	dsb	sy
}
 800544c:	bf00      	nop
          __DSB();
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
 800544e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005450:	0a1a      	lsrs	r2, r3, #8
 8005452:	69bb      	ldr	r3, [r7, #24]
 8005454:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005458:	b2d2      	uxtb	r2, r2
 800545a:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 800545c:	f3bf 8f4f 	dsb	sy
}
 8005460:	bf00      	nop
          __DSB();
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_3RD_CYCLE(nandaddress);
 8005462:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005464:	0c1a      	lsrs	r2, r3, #16
 8005466:	69bb      	ldr	r3, [r7, #24]
 8005468:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800546c:	b2d2      	uxtb	r2, r2
 800546e:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8005470:	f3bf 8f4f 	dsb	sy
}
 8005474:	bf00      	nop
          __DSB();
        }
      }

      *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA))  = NAND_CMD_AREA_TRUE1;
 8005476:	69bb      	ldr	r3, [r7, #24]
 8005478:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800547c:	2230      	movs	r2, #48	; 0x30
 800547e:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8005480:	f3bf 8f4f 	dsb	sy
}
 8005484:	bf00      	nop
      __DSB();


      if (hnand->Config.ExtraCommandEnable == ENABLE)
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800548c:	2b01      	cmp	r3, #1
 800548e:	d123      	bne.n	80054d8 <HAL_NAND_Read_Page_8b+0x246>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005490:	f7fe fefa 	bl	8004288 <HAL_GetTick>
 8005494:	6178      	str	r0, [r7, #20]

        /* Read status until NAND is ready */
        while (HAL_NAND_Read_Status(hnand) != NAND_READY)
 8005496:	e011      	b.n	80054bc <HAL_NAND_Read_Page_8b+0x22a>
        {
          if ((HAL_GetTick() - tickstart) > NAND_WRITE_TIMEOUT)
 8005498:	f7fe fef6 	bl	8004288 <HAL_GetTick>
 800549c:	4602      	mov	r2, r0
 800549e:	697b      	ldr	r3, [r7, #20]
 80054a0:	1ad3      	subs	r3, r2, r3
 80054a2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80054a6:	d909      	bls.n	80054bc <HAL_NAND_Read_Page_8b+0x22a>
          {
            /* Update the NAND controller state */
            hnand->State = HAL_NAND_STATE_ERROR;
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	2203      	movs	r2, #3
 80054ac:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

            /* Process unlocked */
            __HAL_UNLOCK(hnand);
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	2200      	movs	r2, #0
 80054b4:	f883 2020 	strb.w	r2, [r3, #32]

            return HAL_TIMEOUT;
 80054b8:	2303      	movs	r3, #3
 80054ba:	e040      	b.n	800553e <HAL_NAND_Read_Page_8b+0x2ac>
        while (HAL_NAND_Read_Status(hnand) != NAND_READY)
 80054bc:	68f8      	ldr	r0, [r7, #12]
 80054be:	f000 fa45 	bl	800594c <HAL_NAND_Read_Status>
 80054c2:	4603      	mov	r3, r0
 80054c4:	2b40      	cmp	r3, #64	; 0x40
 80054c6:	d1e7      	bne.n	8005498 <HAL_NAND_Read_Page_8b+0x206>
          }
        }

        /* Go back to read mode */
        *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = ((uint8_t)0x00);
 80054c8:	69bb      	ldr	r3, [r7, #24]
 80054ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80054ce:	2200      	movs	r2, #0
 80054d0:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80054d2:	f3bf 8f4f 	dsb	sy
}
 80054d6:	bf00      	nop
        __DSB();
      }

      /* Get Data into Buffer */
      for (index = 0U; index < hnand->Config.PageSize; index++)
 80054d8:	2300      	movs	r3, #0
 80054da:	62fb      	str	r3, [r7, #44]	; 0x2c
 80054dc:	e009      	b.n	80054f2 <HAL_NAND_Read_Page_8b+0x260>
      {
        *buff = *(uint8_t *)deviceaddress;
 80054de:	69bb      	ldr	r3, [r7, #24]
 80054e0:	781a      	ldrb	r2, [r3, #0]
 80054e2:	69fb      	ldr	r3, [r7, #28]
 80054e4:	701a      	strb	r2, [r3, #0]
        buff++;
 80054e6:	69fb      	ldr	r3, [r7, #28]
 80054e8:	3301      	adds	r3, #1
 80054ea:	61fb      	str	r3, [r7, #28]
      for (index = 0U; index < hnand->Config.PageSize; index++)
 80054ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054ee:	3301      	adds	r3, #1
 80054f0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054f6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80054f8:	429a      	cmp	r2, r3
 80054fa:	d3f0      	bcc.n	80054de <HAL_NAND_Read_Page_8b+0x24c>
      }

      /* Increment read pages number */
      numpagesread++;
 80054fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054fe:	3301      	adds	r3, #1
 8005500:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Decrement pages to read */
      nbpages--;
 8005502:	6a3b      	ldr	r3, [r7, #32]
 8005504:	3b01      	subs	r3, #1
 8005506:	623b      	str	r3, [r7, #32]

      /* Increment the NAND address */
      nandaddress = (uint32_t)(nandaddress + 1U);
 8005508:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800550a:	3301      	adds	r3, #1
 800550c:	627b      	str	r3, [r7, #36]	; 0x24
    while ((nbpages != 0U) && (nandaddress < ((hnand->Config.BlockSize) * (hnand->Config.BlockNbr))))
 800550e:	6a3b      	ldr	r3, [r7, #32]
 8005510:	2b00      	cmp	r3, #0
 8005512:	d009      	beq.n	8005528 <HAL_NAND_Read_Page_8b+0x296>
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005518:	68fa      	ldr	r2, [r7, #12]
 800551a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800551c:	fb02 f303 	mul.w	r3, r2, r3
 8005520:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005522:	429a      	cmp	r2, r3
 8005524:	f4ff aef8 	bcc.w	8005318 <HAL_NAND_Read_Page_8b+0x86>
    }

    /* Update the NAND controller state */
    hnand->State = HAL_NAND_STATE_READY;
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	2201      	movs	r2, #1
 800552c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process unlocked */
    __HAL_UNLOCK(hnand);
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	2200      	movs	r2, #0
 8005534:	f883 2020 	strb.w	r2, [r3, #32]
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 8005538:	2300      	movs	r3, #0
 800553a:	e000      	b.n	800553e <HAL_NAND_Read_Page_8b+0x2ac>
    return HAL_ERROR;
 800553c:	2301      	movs	r3, #1
}
 800553e:	4618      	mov	r0, r3
 8005540:	3730      	adds	r7, #48	; 0x30
 8005542:	46bd      	mov	sp, r7
 8005544:	bd80      	pop	{r7, pc}

08005546 <HAL_NAND_Write_Page_8b>:
  * @param  NumPageToWrite   number of pages to write to block
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_NAND_Write_Page_8b(NAND_HandleTypeDef *hnand, NAND_AddressTypeDef *pAddress, uint8_t *pBuffer,
                                         uint32_t NumPageToWrite)
{
 8005546:	b580      	push	{r7, lr}
 8005548:	b08c      	sub	sp, #48	; 0x30
 800554a:	af00      	add	r7, sp, #0
 800554c:	60f8      	str	r0, [r7, #12]
 800554e:	60b9      	str	r1, [r7, #8]
 8005550:	607a      	str	r2, [r7, #4]
 8005552:	603b      	str	r3, [r7, #0]
  uint32_t index;
  uint32_t tickstart;
  uint32_t deviceaddress;
  uint32_t numpageswritten = 0U;
 8005554:	2300      	movs	r3, #0
 8005556:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t nandaddress;
  uint32_t nbpages = NumPageToWrite;
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	623b      	str	r3, [r7, #32]
  uint8_t *buff = pBuffer;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	61fb      	str	r3, [r7, #28]

  /* Check the NAND controller state */
  if (hnand->State == HAL_NAND_STATE_BUSY)
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005566:	b2db      	uxtb	r3, r3
 8005568:	2b02      	cmp	r3, #2
 800556a:	d101      	bne.n	8005570 <HAL_NAND_Write_Page_8b+0x2a>
  {
    return HAL_BUSY;
 800556c:	2302      	movs	r3, #2
 800556e:	e13e      	b.n	80057ee <HAL_NAND_Write_Page_8b+0x2a8>
  }
  else if (hnand->State == HAL_NAND_STATE_READY)
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005576:	b2db      	uxtb	r3, r3
 8005578:	2b01      	cmp	r3, #1
 800557a:	f040 8137 	bne.w	80057ec <HAL_NAND_Write_Page_8b+0x2a6>
  {
    /* Process Locked */
    __HAL_LOCK(hnand);
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005584:	2b01      	cmp	r3, #1
 8005586:	d101      	bne.n	800558c <HAL_NAND_Write_Page_8b+0x46>
 8005588:	2302      	movs	r3, #2
 800558a:	e130      	b.n	80057ee <HAL_NAND_Write_Page_8b+0x2a8>
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	2201      	movs	r2, #1
 8005590:	f883 2020 	strb.w	r2, [r3, #32]

    /* Update the NAND controller state */
    hnand->State = HAL_NAND_STATE_BUSY;
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	2202      	movs	r2, #2
 8005598:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    else
    {
      deviceaddress = NAND_DEVICE2;
    }
#else
    deviceaddress = NAND_DEVICE;
 800559c:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 80055a0:	61bb      	str	r3, [r7, #24]
#endif

    /* NAND raw address calculation */
    nandaddress = ARRAY_ADDRESS(pAddress, hnand);
 80055a2:	68bb      	ldr	r3, [r7, #8]
 80055a4:	881b      	ldrh	r3, [r3, #0]
 80055a6:	4619      	mov	r1, r3
 80055a8:	68bb      	ldr	r3, [r7, #8]
 80055aa:	889b      	ldrh	r3, [r3, #4]
 80055ac:	461a      	mov	r2, r3
 80055ae:	68bb      	ldr	r3, [r7, #8]
 80055b0:	885b      	ldrh	r3, [r3, #2]
 80055b2:	4618      	mov	r0, r3
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055b8:	fb00 f303 	mul.w	r3, r0, r3
 80055bc:	4413      	add	r3, r2
 80055be:	68fa      	ldr	r2, [r7, #12]
 80055c0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80055c2:	fb02 f303 	mul.w	r3, r2, r3
 80055c6:	440b      	add	r3, r1
 80055c8:	627b      	str	r3, [r7, #36]	; 0x24

    /* Page(s) write loop */
    while ((nbpages != 0U) && (nandaddress < ((hnand->Config.BlockSize) * (hnand->Config.BlockNbr))))
 80055ca:	e0f8      	b.n	80057be <HAL_NAND_Write_Page_8b+0x278>
    {
      /* Send write page command sequence */
      *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_AREA_A;
 80055cc:	69bb      	ldr	r3, [r7, #24]
 80055ce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80055d2:	2200      	movs	r2, #0
 80055d4:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80055d6:	f3bf 8f4f 	dsb	sy
}
 80055da:	bf00      	nop
      __DSB();
      *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_WRITE0;
 80055dc:	69bb      	ldr	r3, [r7, #24]
 80055de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80055e2:	2280      	movs	r2, #128	; 0x80
 80055e4:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80055e6:	f3bf 8f4f 	dsb	sy
}
 80055ea:	bf00      	nop
      __DSB();

      /* Cards with page size <= 512 bytes */
      if ((hnand->Config.PageSize) <= 512U)
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80055f4:	d848      	bhi.n	8005688 <HAL_NAND_Write_Page_8b+0x142>
      {
        if (((hnand->Config.BlockSize) * (hnand->Config.BlockNbr)) <= 65535U)
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055fa:	68fa      	ldr	r2, [r7, #12]
 80055fc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80055fe:	fb02 f303 	mul.w	r3, r2, r3
 8005602:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005606:	d21a      	bcs.n	800563e <HAL_NAND_Write_Page_8b+0xf8>
        {
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
 8005608:	69bb      	ldr	r3, [r7, #24]
 800560a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800560e:	2200      	movs	r2, #0
 8005610:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8005612:	f3bf 8f4f 	dsb	sy
}
 8005616:	bf00      	nop
          __DSB();
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
 8005618:	69bb      	ldr	r3, [r7, #24]
 800561a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800561e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005620:	b2d2      	uxtb	r2, r2
 8005622:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8005624:	f3bf 8f4f 	dsb	sy
}
 8005628:	bf00      	nop
          __DSB();
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
 800562a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800562c:	0a1a      	lsrs	r2, r3, #8
 800562e:	69bb      	ldr	r3, [r7, #24]
 8005630:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005634:	b2d2      	uxtb	r2, r2
 8005636:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8005638:	f3bf 8f4f 	dsb	sy
}
 800563c:	e07d      	b.n	800573a <HAL_NAND_Write_Page_8b+0x1f4>
          __DSB();
        }
        else /* ((hnand->Config.BlockSize)*(hnand->Config.BlockNbr)) > 65535 */
        {
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
 800563e:	69bb      	ldr	r3, [r7, #24]
 8005640:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005644:	2200      	movs	r2, #0
 8005646:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8005648:	f3bf 8f4f 	dsb	sy
}
 800564c:	bf00      	nop
          __DSB();
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
 800564e:	69bb      	ldr	r3, [r7, #24]
 8005650:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005654:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005656:	b2d2      	uxtb	r2, r2
 8005658:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 800565a:	f3bf 8f4f 	dsb	sy
}
 800565e:	bf00      	nop
          __DSB();
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
 8005660:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005662:	0a1a      	lsrs	r2, r3, #8
 8005664:	69bb      	ldr	r3, [r7, #24]
 8005666:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800566a:	b2d2      	uxtb	r2, r2
 800566c:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 800566e:	f3bf 8f4f 	dsb	sy
}
 8005672:	bf00      	nop
          __DSB();
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_3RD_CYCLE(nandaddress);
 8005674:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005676:	0c1a      	lsrs	r2, r3, #16
 8005678:	69bb      	ldr	r3, [r7, #24]
 800567a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800567e:	b2d2      	uxtb	r2, r2
 8005680:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8005682:	f3bf 8f4f 	dsb	sy
}
 8005686:	e058      	b.n	800573a <HAL_NAND_Write_Page_8b+0x1f4>
          __DSB();
        }
      }
      else /* (hnand->Config.PageSize) > 512 */
      {
        if (((hnand->Config.BlockSize) * (hnand->Config.BlockNbr)) <= 65535U)
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800568c:	68fa      	ldr	r2, [r7, #12]
 800568e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005690:	fb02 f303 	mul.w	r3, r2, r3
 8005694:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005698:	d222      	bcs.n	80056e0 <HAL_NAND_Write_Page_8b+0x19a>
        {
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
 800569a:	69bb      	ldr	r3, [r7, #24]
 800569c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80056a0:	2200      	movs	r2, #0
 80056a2:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80056a4:	f3bf 8f4f 	dsb	sy
}
 80056a8:	bf00      	nop
          __DSB();
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
 80056aa:	69bb      	ldr	r3, [r7, #24]
 80056ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80056b0:	2200      	movs	r2, #0
 80056b2:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80056b4:	f3bf 8f4f 	dsb	sy
}
 80056b8:	bf00      	nop
          __DSB();
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
 80056ba:	69bb      	ldr	r3, [r7, #24]
 80056bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80056c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80056c2:	b2d2      	uxtb	r2, r2
 80056c4:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80056c6:	f3bf 8f4f 	dsb	sy
}
 80056ca:	bf00      	nop
          __DSB();
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
 80056cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056ce:	0a1a      	lsrs	r2, r3, #8
 80056d0:	69bb      	ldr	r3, [r7, #24]
 80056d2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80056d6:	b2d2      	uxtb	r2, r2
 80056d8:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80056da:	f3bf 8f4f 	dsb	sy
}
 80056de:	e02c      	b.n	800573a <HAL_NAND_Write_Page_8b+0x1f4>
          __DSB();
        }
        else /* ((hnand->Config.BlockSize)*(hnand->Config.BlockNbr)) > 65535 */
        {
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
 80056e0:	69bb      	ldr	r3, [r7, #24]
 80056e2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80056e6:	2200      	movs	r2, #0
 80056e8:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80056ea:	f3bf 8f4f 	dsb	sy
}
 80056ee:	bf00      	nop
          __DSB();
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = 0x00U;
 80056f0:	69bb      	ldr	r3, [r7, #24]
 80056f2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80056f6:	2200      	movs	r2, #0
 80056f8:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80056fa:	f3bf 8f4f 	dsb	sy
}
 80056fe:	bf00      	nop
          __DSB();
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(nandaddress);
 8005700:	69bb      	ldr	r3, [r7, #24]
 8005702:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005706:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005708:	b2d2      	uxtb	r2, r2
 800570a:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 800570c:	f3bf 8f4f 	dsb	sy
}
 8005710:	bf00      	nop
          __DSB();
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(nandaddress);
 8005712:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005714:	0a1a      	lsrs	r2, r3, #8
 8005716:	69bb      	ldr	r3, [r7, #24]
 8005718:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800571c:	b2d2      	uxtb	r2, r2
 800571e:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8005720:	f3bf 8f4f 	dsb	sy
}
 8005724:	bf00      	nop
          __DSB();
          *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_3RD_CYCLE(nandaddress);
 8005726:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005728:	0c1a      	lsrs	r2, r3, #16
 800572a:	69bb      	ldr	r3, [r7, #24]
 800572c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005730:	b2d2      	uxtb	r2, r2
 8005732:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8005734:	f3bf 8f4f 	dsb	sy
}
 8005738:	bf00      	nop
          __DSB();
        }
      }

      /* Write data to memory */
      for (index = 0U; index < hnand->Config.PageSize; index++)
 800573a:	2300      	movs	r3, #0
 800573c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800573e:	e00c      	b.n	800575a <HAL_NAND_Write_Page_8b+0x214>
      {
        *(__IO uint8_t *)deviceaddress = *buff;
 8005740:	69bb      	ldr	r3, [r7, #24]
 8005742:	69fa      	ldr	r2, [r7, #28]
 8005744:	7812      	ldrb	r2, [r2, #0]
 8005746:	701a      	strb	r2, [r3, #0]
        buff++;
 8005748:	69fb      	ldr	r3, [r7, #28]
 800574a:	3301      	adds	r3, #1
 800574c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("dsb 0xF":::"memory");
 800574e:	f3bf 8f4f 	dsb	sy
}
 8005752:	bf00      	nop
      for (index = 0U; index < hnand->Config.PageSize; index++)
 8005754:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005756:	3301      	adds	r3, #1
 8005758:	62fb      	str	r3, [r7, #44]	; 0x2c
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800575e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005760:	429a      	cmp	r2, r3
 8005762:	d3ed      	bcc.n	8005740 <HAL_NAND_Write_Page_8b+0x1fa>
        __DSB();
      }

      *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_WRITE_TRUE1;
 8005764:	69bb      	ldr	r3, [r7, #24]
 8005766:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800576a:	2210      	movs	r2, #16
 800576c:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 800576e:	f3bf 8f4f 	dsb	sy
}
 8005772:	bf00      	nop
      __DSB();

      /* Get tick */
      tickstart = HAL_GetTick();
 8005774:	f7fe fd88 	bl	8004288 <HAL_GetTick>
 8005778:	6178      	str	r0, [r7, #20]

      /* Read status until NAND is ready */
      while (HAL_NAND_Read_Status(hnand) != NAND_READY)
 800577a:	e011      	b.n	80057a0 <HAL_NAND_Write_Page_8b+0x25a>
      {
        if ((HAL_GetTick() - tickstart) > NAND_WRITE_TIMEOUT)
 800577c:	f7fe fd84 	bl	8004288 <HAL_GetTick>
 8005780:	4602      	mov	r2, r0
 8005782:	697b      	ldr	r3, [r7, #20]
 8005784:	1ad3      	subs	r3, r2, r3
 8005786:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800578a:	d909      	bls.n	80057a0 <HAL_NAND_Write_Page_8b+0x25a>
        {
          /* Update the NAND controller state */
          hnand->State = HAL_NAND_STATE_ERROR;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	2203      	movs	r2, #3
 8005790:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

          /* Process unlocked */
          __HAL_UNLOCK(hnand);
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	2200      	movs	r2, #0
 8005798:	f883 2020 	strb.w	r2, [r3, #32]

          return HAL_TIMEOUT;
 800579c:	2303      	movs	r3, #3
 800579e:	e026      	b.n	80057ee <HAL_NAND_Write_Page_8b+0x2a8>
      while (HAL_NAND_Read_Status(hnand) != NAND_READY)
 80057a0:	68f8      	ldr	r0, [r7, #12]
 80057a2:	f000 f8d3 	bl	800594c <HAL_NAND_Read_Status>
 80057a6:	4603      	mov	r3, r0
 80057a8:	2b40      	cmp	r3, #64	; 0x40
 80057aa:	d1e7      	bne.n	800577c <HAL_NAND_Write_Page_8b+0x236>
        }
      }

      /* Increment written pages number */
      numpageswritten++;
 80057ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057ae:	3301      	adds	r3, #1
 80057b0:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Decrement pages to write */
      nbpages--;
 80057b2:	6a3b      	ldr	r3, [r7, #32]
 80057b4:	3b01      	subs	r3, #1
 80057b6:	623b      	str	r3, [r7, #32]

      /* Increment the NAND address */
      nandaddress = (uint32_t)(nandaddress + 1U);
 80057b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057ba:	3301      	adds	r3, #1
 80057bc:	627b      	str	r3, [r7, #36]	; 0x24
    while ((nbpages != 0U) && (nandaddress < ((hnand->Config.BlockSize) * (hnand->Config.BlockNbr))))
 80057be:	6a3b      	ldr	r3, [r7, #32]
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d009      	beq.n	80057d8 <HAL_NAND_Write_Page_8b+0x292>
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057c8:	68fa      	ldr	r2, [r7, #12]
 80057ca:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80057cc:	fb02 f303 	mul.w	r3, r2, r3
 80057d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80057d2:	429a      	cmp	r2, r3
 80057d4:	f4ff aefa 	bcc.w	80055cc <HAL_NAND_Write_Page_8b+0x86>
    }

    /* Update the NAND controller state */
    hnand->State = HAL_NAND_STATE_READY;
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	2201      	movs	r2, #1
 80057dc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process unlocked */
    __HAL_UNLOCK(hnand);
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	2200      	movs	r2, #0
 80057e4:	f883 2020 	strb.w	r2, [r3, #32]
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 80057e8:	2300      	movs	r3, #0
 80057ea:	e000      	b.n	80057ee <HAL_NAND_Write_Page_8b+0x2a8>
    return HAL_ERROR;
 80057ec:	2301      	movs	r3, #1
}
 80057ee:	4618      	mov	r0, r3
 80057f0:	3730      	adds	r7, #48	; 0x30
 80057f2:	46bd      	mov	sp, r7
 80057f4:	bd80      	pop	{r7, pc}

080057f6 <HAL_NAND_Erase_Block>:
  *                the configuration information for NAND module.
  * @param  pAddress  pointer to NAND address structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_NAND_Erase_Block(NAND_HandleTypeDef *hnand, NAND_AddressTypeDef *pAddress)
{
 80057f6:	b480      	push	{r7}
 80057f8:	b085      	sub	sp, #20
 80057fa:	af00      	add	r7, sp, #0
 80057fc:	6078      	str	r0, [r7, #4]
 80057fe:	6039      	str	r1, [r7, #0]
  uint32_t deviceaddress;

  /* Check the NAND controller state */
  if (hnand->State == HAL_NAND_STATE_BUSY)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005806:	b2db      	uxtb	r3, r3
 8005808:	2b02      	cmp	r3, #2
 800580a:	d101      	bne.n	8005810 <HAL_NAND_Erase_Block+0x1a>
  {
    return HAL_BUSY;
 800580c:	2302      	movs	r3, #2
 800580e:	e089      	b.n	8005924 <HAL_NAND_Erase_Block+0x12e>
  }
  else if (hnand->State == HAL_NAND_STATE_READY)
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005816:	b2db      	uxtb	r3, r3
 8005818:	2b01      	cmp	r3, #1
 800581a:	f040 8082 	bne.w	8005922 <HAL_NAND_Erase_Block+0x12c>
  {
    /* Process Locked */
    __HAL_LOCK(hnand);
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005824:	2b01      	cmp	r3, #1
 8005826:	d101      	bne.n	800582c <HAL_NAND_Erase_Block+0x36>
 8005828:	2302      	movs	r3, #2
 800582a:	e07b      	b.n	8005924 <HAL_NAND_Erase_Block+0x12e>
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	2201      	movs	r2, #1
 8005830:	f883 2020 	strb.w	r2, [r3, #32]

    /* Update the NAND controller state */
    hnand->State = HAL_NAND_STATE_BUSY;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2202      	movs	r2, #2
 8005838:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    else
    {
      deviceaddress = NAND_DEVICE2;
    }
#else
    deviceaddress = NAND_DEVICE;
 800583c:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8005840:	60fb      	str	r3, [r7, #12]
#endif

    /* Send Erase block command sequence */
    *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_ERASE0;
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005848:	2260      	movs	r2, #96	; 0x60
 800584a:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 800584c:	f3bf 8f4f 	dsb	sy
}
 8005850:	bf00      	nop
    __DSB();
    *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_1ST_CYCLE(ARRAY_ADDRESS(pAddress, hnand));
 8005852:	683b      	ldr	r3, [r7, #0]
 8005854:	881b      	ldrh	r3, [r3, #0]
 8005856:	b2da      	uxtb	r2, r3
 8005858:	683b      	ldr	r3, [r7, #0]
 800585a:	889b      	ldrh	r3, [r3, #4]
 800585c:	4619      	mov	r1, r3
 800585e:	683b      	ldr	r3, [r7, #0]
 8005860:	885b      	ldrh	r3, [r3, #2]
 8005862:	4618      	mov	r0, r3
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005868:	fb00 f303 	mul.w	r3, r0, r3
 800586c:	440b      	add	r3, r1
 800586e:	b2d9      	uxtb	r1, r3
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005874:	b2db      	uxtb	r3, r3
 8005876:	fb11 f303 	smulbb	r3, r1, r3
 800587a:	b2db      	uxtb	r3, r3
 800587c:	68f9      	ldr	r1, [r7, #12]
 800587e:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8005882:	4413      	add	r3, r2
 8005884:	b2db      	uxtb	r3, r3
 8005886:	700b      	strb	r3, [r1, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8005888:	f3bf 8f4f 	dsb	sy
}
 800588c:	bf00      	nop
    __DSB();
    *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_2ND_CYCLE(ARRAY_ADDRESS(pAddress, hnand));
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	881b      	ldrh	r3, [r3, #0]
 8005892:	4619      	mov	r1, r3
 8005894:	683b      	ldr	r3, [r7, #0]
 8005896:	889b      	ldrh	r3, [r3, #4]
 8005898:	461a      	mov	r2, r3
 800589a:	683b      	ldr	r3, [r7, #0]
 800589c:	885b      	ldrh	r3, [r3, #2]
 800589e:	4618      	mov	r0, r3
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058a4:	fb00 f303 	mul.w	r3, r0, r3
 80058a8:	4413      	add	r3, r2
 80058aa:	687a      	ldr	r2, [r7, #4]
 80058ac:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80058ae:	fb02 f303 	mul.w	r3, r2, r3
 80058b2:	440b      	add	r3, r1
 80058b4:	0a1a      	lsrs	r2, r3, #8
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80058bc:	b2d2      	uxtb	r2, r2
 80058be:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80058c0:	f3bf 8f4f 	dsb	sy
}
 80058c4:	bf00      	nop
    __DSB();
    *(__IO uint8_t *)((uint32_t)(deviceaddress | ADDR_AREA)) = ADDR_3RD_CYCLE(ARRAY_ADDRESS(pAddress, hnand));
 80058c6:	683b      	ldr	r3, [r7, #0]
 80058c8:	881b      	ldrh	r3, [r3, #0]
 80058ca:	4619      	mov	r1, r3
 80058cc:	683b      	ldr	r3, [r7, #0]
 80058ce:	889b      	ldrh	r3, [r3, #4]
 80058d0:	461a      	mov	r2, r3
 80058d2:	683b      	ldr	r3, [r7, #0]
 80058d4:	885b      	ldrh	r3, [r3, #2]
 80058d6:	4618      	mov	r0, r3
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058dc:	fb00 f303 	mul.w	r3, r0, r3
 80058e0:	4413      	add	r3, r2
 80058e2:	687a      	ldr	r2, [r7, #4]
 80058e4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80058e6:	fb02 f303 	mul.w	r3, r2, r3
 80058ea:	440b      	add	r3, r1
 80058ec:	0c1a      	lsrs	r2, r3, #16
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80058f4:	b2d2      	uxtb	r2, r2
 80058f6:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 80058f8:	f3bf 8f4f 	dsb	sy
}
 80058fc:	bf00      	nop
    __DSB();

    *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_ERASE1;
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005904:	22d0      	movs	r2, #208	; 0xd0
 8005906:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8005908:	f3bf 8f4f 	dsb	sy
}
 800590c:	bf00      	nop
    __DSB();

    /* Update the NAND controller state */
    hnand->State = HAL_NAND_STATE_READY;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	2201      	movs	r2, #1
 8005912:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process unlocked */
    __HAL_UNLOCK(hnand);
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2200      	movs	r2, #0
 800591a:	f883 2020 	strb.w	r2, [r3, #32]
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 800591e:	2300      	movs	r3, #0
 8005920:	e000      	b.n	8005924 <HAL_NAND_Erase_Block+0x12e>
    return HAL_ERROR;
 8005922:	2301      	movs	r3, #1
}
 8005924:	4618      	mov	r0, r3
 8005926:	3714      	adds	r7, #20
 8005928:	46bd      	mov	sp, r7
 800592a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592e:	4770      	bx	lr

08005930 <HAL_NAND_GetState>:
  * @param  hnand pointer to a NAND_HandleTypeDef structure that contains
  *                the configuration information for NAND module.
  * @retval HAL state
  */
HAL_NAND_StateTypeDef HAL_NAND_GetState(NAND_HandleTypeDef *hnand)
{
 8005930:	b480      	push	{r7}
 8005932:	b083      	sub	sp, #12
 8005934:	af00      	add	r7, sp, #0
 8005936:	6078      	str	r0, [r7, #4]
  return hnand->State;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800593e:	b2db      	uxtb	r3, r3
}
 8005940:	4618      	mov	r0, r3
 8005942:	370c      	adds	r7, #12
 8005944:	46bd      	mov	sp, r7
 8005946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800594a:	4770      	bx	lr

0800594c <HAL_NAND_Read_Status>:
  * @param  hnand pointer to a NAND_HandleTypeDef structure that contains
  *                the configuration information for NAND module.
  * @retval NAND status
  */
uint32_t HAL_NAND_Read_Status(NAND_HandleTypeDef *hnand)
{
 800594c:	b480      	push	{r7}
 800594e:	b085      	sub	sp, #20
 8005950:	af00      	add	r7, sp, #0
 8005952:	6078      	str	r0, [r7, #4]
  else
  {
    deviceaddress = NAND_DEVICE2;
  }
#else
  deviceaddress = NAND_DEVICE;
 8005954:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8005958:	60fb      	str	r3, [r7, #12]
#endif

  /* Send Read status operation command */
  *(__IO uint8_t *)((uint32_t)(deviceaddress | CMD_AREA)) = NAND_CMD_STATUS;
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005960:	2270      	movs	r2, #112	; 0x70
 8005962:	701a      	strb	r2, [r3, #0]

  /* Read status register data */
  data = *(__IO uint8_t *)deviceaddress;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	781b      	ldrb	r3, [r3, #0]
 8005968:	b2db      	uxtb	r3, r3
 800596a:	60bb      	str	r3, [r7, #8]

  /* Return the status */
  if ((data & NAND_ERROR) == NAND_ERROR)
 800596c:	68bb      	ldr	r3, [r7, #8]
 800596e:	f003 0301 	and.w	r3, r3, #1
 8005972:	2b00      	cmp	r3, #0
 8005974:	d001      	beq.n	800597a <HAL_NAND_Read_Status+0x2e>
  {
    return NAND_ERROR;
 8005976:	2301      	movs	r3, #1
 8005978:	e007      	b.n	800598a <HAL_NAND_Read_Status+0x3e>
  }
  else if ((data & NAND_READY) == NAND_READY)
 800597a:	68bb      	ldr	r3, [r7, #8]
 800597c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005980:	2b00      	cmp	r3, #0
 8005982:	d001      	beq.n	8005988 <HAL_NAND_Read_Status+0x3c>
  {
    return NAND_READY;
 8005984:	2340      	movs	r3, #64	; 0x40
 8005986:	e000      	b.n	800598a <HAL_NAND_Read_Status+0x3e>
  }
  else
  {
    return NAND_BUSY;
 8005988:	2300      	movs	r3, #0
  }
}
 800598a:	4618      	mov	r0, r3
 800598c:	3714      	adds	r7, #20
 800598e:	46bd      	mov	sp, r7
 8005990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005994:	4770      	bx	lr
	...

08005998 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005998:	b580      	push	{r7, lr}
 800599a:	b086      	sub	sp, #24
 800599c:	af00      	add	r7, sp, #0
 800599e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d101      	bne.n	80059aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80059a6:	2301      	movs	r3, #1
 80059a8:	e267      	b.n	8005e7a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f003 0301 	and.w	r3, r3, #1
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d075      	beq.n	8005aa2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80059b6:	4b88      	ldr	r3, [pc, #544]	; (8005bd8 <HAL_RCC_OscConfig+0x240>)
 80059b8:	689b      	ldr	r3, [r3, #8]
 80059ba:	f003 030c 	and.w	r3, r3, #12
 80059be:	2b04      	cmp	r3, #4
 80059c0:	d00c      	beq.n	80059dc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80059c2:	4b85      	ldr	r3, [pc, #532]	; (8005bd8 <HAL_RCC_OscConfig+0x240>)
 80059c4:	689b      	ldr	r3, [r3, #8]
 80059c6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80059ca:	2b08      	cmp	r3, #8
 80059cc:	d112      	bne.n	80059f4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80059ce:	4b82      	ldr	r3, [pc, #520]	; (8005bd8 <HAL_RCC_OscConfig+0x240>)
 80059d0:	685b      	ldr	r3, [r3, #4]
 80059d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80059d6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80059da:	d10b      	bne.n	80059f4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80059dc:	4b7e      	ldr	r3, [pc, #504]	; (8005bd8 <HAL_RCC_OscConfig+0x240>)
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d05b      	beq.n	8005aa0 <HAL_RCC_OscConfig+0x108>
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	685b      	ldr	r3, [r3, #4]
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d157      	bne.n	8005aa0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80059f0:	2301      	movs	r3, #1
 80059f2:	e242      	b.n	8005e7a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	685b      	ldr	r3, [r3, #4]
 80059f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80059fc:	d106      	bne.n	8005a0c <HAL_RCC_OscConfig+0x74>
 80059fe:	4b76      	ldr	r3, [pc, #472]	; (8005bd8 <HAL_RCC_OscConfig+0x240>)
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	4a75      	ldr	r2, [pc, #468]	; (8005bd8 <HAL_RCC_OscConfig+0x240>)
 8005a04:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005a08:	6013      	str	r3, [r2, #0]
 8005a0a:	e01d      	b.n	8005a48 <HAL_RCC_OscConfig+0xb0>
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	685b      	ldr	r3, [r3, #4]
 8005a10:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005a14:	d10c      	bne.n	8005a30 <HAL_RCC_OscConfig+0x98>
 8005a16:	4b70      	ldr	r3, [pc, #448]	; (8005bd8 <HAL_RCC_OscConfig+0x240>)
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	4a6f      	ldr	r2, [pc, #444]	; (8005bd8 <HAL_RCC_OscConfig+0x240>)
 8005a1c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005a20:	6013      	str	r3, [r2, #0]
 8005a22:	4b6d      	ldr	r3, [pc, #436]	; (8005bd8 <HAL_RCC_OscConfig+0x240>)
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	4a6c      	ldr	r2, [pc, #432]	; (8005bd8 <HAL_RCC_OscConfig+0x240>)
 8005a28:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005a2c:	6013      	str	r3, [r2, #0]
 8005a2e:	e00b      	b.n	8005a48 <HAL_RCC_OscConfig+0xb0>
 8005a30:	4b69      	ldr	r3, [pc, #420]	; (8005bd8 <HAL_RCC_OscConfig+0x240>)
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	4a68      	ldr	r2, [pc, #416]	; (8005bd8 <HAL_RCC_OscConfig+0x240>)
 8005a36:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005a3a:	6013      	str	r3, [r2, #0]
 8005a3c:	4b66      	ldr	r3, [pc, #408]	; (8005bd8 <HAL_RCC_OscConfig+0x240>)
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	4a65      	ldr	r2, [pc, #404]	; (8005bd8 <HAL_RCC_OscConfig+0x240>)
 8005a42:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005a46:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	685b      	ldr	r3, [r3, #4]
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d013      	beq.n	8005a78 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a50:	f7fe fc1a 	bl	8004288 <HAL_GetTick>
 8005a54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a56:	e008      	b.n	8005a6a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005a58:	f7fe fc16 	bl	8004288 <HAL_GetTick>
 8005a5c:	4602      	mov	r2, r0
 8005a5e:	693b      	ldr	r3, [r7, #16]
 8005a60:	1ad3      	subs	r3, r2, r3
 8005a62:	2b64      	cmp	r3, #100	; 0x64
 8005a64:	d901      	bls.n	8005a6a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005a66:	2303      	movs	r3, #3
 8005a68:	e207      	b.n	8005e7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a6a:	4b5b      	ldr	r3, [pc, #364]	; (8005bd8 <HAL_RCC_OscConfig+0x240>)
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d0f0      	beq.n	8005a58 <HAL_RCC_OscConfig+0xc0>
 8005a76:	e014      	b.n	8005aa2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a78:	f7fe fc06 	bl	8004288 <HAL_GetTick>
 8005a7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005a7e:	e008      	b.n	8005a92 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005a80:	f7fe fc02 	bl	8004288 <HAL_GetTick>
 8005a84:	4602      	mov	r2, r0
 8005a86:	693b      	ldr	r3, [r7, #16]
 8005a88:	1ad3      	subs	r3, r2, r3
 8005a8a:	2b64      	cmp	r3, #100	; 0x64
 8005a8c:	d901      	bls.n	8005a92 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005a8e:	2303      	movs	r3, #3
 8005a90:	e1f3      	b.n	8005e7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005a92:	4b51      	ldr	r3, [pc, #324]	; (8005bd8 <HAL_RCC_OscConfig+0x240>)
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d1f0      	bne.n	8005a80 <HAL_RCC_OscConfig+0xe8>
 8005a9e:	e000      	b.n	8005aa2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005aa0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f003 0302 	and.w	r3, r3, #2
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d063      	beq.n	8005b76 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005aae:	4b4a      	ldr	r3, [pc, #296]	; (8005bd8 <HAL_RCC_OscConfig+0x240>)
 8005ab0:	689b      	ldr	r3, [r3, #8]
 8005ab2:	f003 030c 	and.w	r3, r3, #12
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d00b      	beq.n	8005ad2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005aba:	4b47      	ldr	r3, [pc, #284]	; (8005bd8 <HAL_RCC_OscConfig+0x240>)
 8005abc:	689b      	ldr	r3, [r3, #8]
 8005abe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005ac2:	2b08      	cmp	r3, #8
 8005ac4:	d11c      	bne.n	8005b00 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005ac6:	4b44      	ldr	r3, [pc, #272]	; (8005bd8 <HAL_RCC_OscConfig+0x240>)
 8005ac8:	685b      	ldr	r3, [r3, #4]
 8005aca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d116      	bne.n	8005b00 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005ad2:	4b41      	ldr	r3, [pc, #260]	; (8005bd8 <HAL_RCC_OscConfig+0x240>)
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	f003 0302 	and.w	r3, r3, #2
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d005      	beq.n	8005aea <HAL_RCC_OscConfig+0x152>
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	68db      	ldr	r3, [r3, #12]
 8005ae2:	2b01      	cmp	r3, #1
 8005ae4:	d001      	beq.n	8005aea <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005ae6:	2301      	movs	r3, #1
 8005ae8:	e1c7      	b.n	8005e7a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005aea:	4b3b      	ldr	r3, [pc, #236]	; (8005bd8 <HAL_RCC_OscConfig+0x240>)
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	691b      	ldr	r3, [r3, #16]
 8005af6:	00db      	lsls	r3, r3, #3
 8005af8:	4937      	ldr	r1, [pc, #220]	; (8005bd8 <HAL_RCC_OscConfig+0x240>)
 8005afa:	4313      	orrs	r3, r2
 8005afc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005afe:	e03a      	b.n	8005b76 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	68db      	ldr	r3, [r3, #12]
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d020      	beq.n	8005b4a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005b08:	4b34      	ldr	r3, [pc, #208]	; (8005bdc <HAL_RCC_OscConfig+0x244>)
 8005b0a:	2201      	movs	r2, #1
 8005b0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b0e:	f7fe fbbb 	bl	8004288 <HAL_GetTick>
 8005b12:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b14:	e008      	b.n	8005b28 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005b16:	f7fe fbb7 	bl	8004288 <HAL_GetTick>
 8005b1a:	4602      	mov	r2, r0
 8005b1c:	693b      	ldr	r3, [r7, #16]
 8005b1e:	1ad3      	subs	r3, r2, r3
 8005b20:	2b02      	cmp	r3, #2
 8005b22:	d901      	bls.n	8005b28 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005b24:	2303      	movs	r3, #3
 8005b26:	e1a8      	b.n	8005e7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b28:	4b2b      	ldr	r3, [pc, #172]	; (8005bd8 <HAL_RCC_OscConfig+0x240>)
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f003 0302 	and.w	r3, r3, #2
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d0f0      	beq.n	8005b16 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b34:	4b28      	ldr	r3, [pc, #160]	; (8005bd8 <HAL_RCC_OscConfig+0x240>)
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	691b      	ldr	r3, [r3, #16]
 8005b40:	00db      	lsls	r3, r3, #3
 8005b42:	4925      	ldr	r1, [pc, #148]	; (8005bd8 <HAL_RCC_OscConfig+0x240>)
 8005b44:	4313      	orrs	r3, r2
 8005b46:	600b      	str	r3, [r1, #0]
 8005b48:	e015      	b.n	8005b76 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005b4a:	4b24      	ldr	r3, [pc, #144]	; (8005bdc <HAL_RCC_OscConfig+0x244>)
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b50:	f7fe fb9a 	bl	8004288 <HAL_GetTick>
 8005b54:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005b56:	e008      	b.n	8005b6a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005b58:	f7fe fb96 	bl	8004288 <HAL_GetTick>
 8005b5c:	4602      	mov	r2, r0
 8005b5e:	693b      	ldr	r3, [r7, #16]
 8005b60:	1ad3      	subs	r3, r2, r3
 8005b62:	2b02      	cmp	r3, #2
 8005b64:	d901      	bls.n	8005b6a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005b66:	2303      	movs	r3, #3
 8005b68:	e187      	b.n	8005e7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005b6a:	4b1b      	ldr	r3, [pc, #108]	; (8005bd8 <HAL_RCC_OscConfig+0x240>)
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f003 0302 	and.w	r3, r3, #2
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d1f0      	bne.n	8005b58 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f003 0308 	and.w	r3, r3, #8
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d036      	beq.n	8005bf0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	695b      	ldr	r3, [r3, #20]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d016      	beq.n	8005bb8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005b8a:	4b15      	ldr	r3, [pc, #84]	; (8005be0 <HAL_RCC_OscConfig+0x248>)
 8005b8c:	2201      	movs	r2, #1
 8005b8e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b90:	f7fe fb7a 	bl	8004288 <HAL_GetTick>
 8005b94:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005b96:	e008      	b.n	8005baa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005b98:	f7fe fb76 	bl	8004288 <HAL_GetTick>
 8005b9c:	4602      	mov	r2, r0
 8005b9e:	693b      	ldr	r3, [r7, #16]
 8005ba0:	1ad3      	subs	r3, r2, r3
 8005ba2:	2b02      	cmp	r3, #2
 8005ba4:	d901      	bls.n	8005baa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005ba6:	2303      	movs	r3, #3
 8005ba8:	e167      	b.n	8005e7a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005baa:	4b0b      	ldr	r3, [pc, #44]	; (8005bd8 <HAL_RCC_OscConfig+0x240>)
 8005bac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005bae:	f003 0302 	and.w	r3, r3, #2
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d0f0      	beq.n	8005b98 <HAL_RCC_OscConfig+0x200>
 8005bb6:	e01b      	b.n	8005bf0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005bb8:	4b09      	ldr	r3, [pc, #36]	; (8005be0 <HAL_RCC_OscConfig+0x248>)
 8005bba:	2200      	movs	r2, #0
 8005bbc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005bbe:	f7fe fb63 	bl	8004288 <HAL_GetTick>
 8005bc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005bc4:	e00e      	b.n	8005be4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005bc6:	f7fe fb5f 	bl	8004288 <HAL_GetTick>
 8005bca:	4602      	mov	r2, r0
 8005bcc:	693b      	ldr	r3, [r7, #16]
 8005bce:	1ad3      	subs	r3, r2, r3
 8005bd0:	2b02      	cmp	r3, #2
 8005bd2:	d907      	bls.n	8005be4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005bd4:	2303      	movs	r3, #3
 8005bd6:	e150      	b.n	8005e7a <HAL_RCC_OscConfig+0x4e2>
 8005bd8:	40023800 	.word	0x40023800
 8005bdc:	42470000 	.word	0x42470000
 8005be0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005be4:	4b88      	ldr	r3, [pc, #544]	; (8005e08 <HAL_RCC_OscConfig+0x470>)
 8005be6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005be8:	f003 0302 	and.w	r3, r3, #2
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d1ea      	bne.n	8005bc6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f003 0304 	and.w	r3, r3, #4
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	f000 8097 	beq.w	8005d2c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005bfe:	2300      	movs	r3, #0
 8005c00:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005c02:	4b81      	ldr	r3, [pc, #516]	; (8005e08 <HAL_RCC_OscConfig+0x470>)
 8005c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d10f      	bne.n	8005c2e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005c0e:	2300      	movs	r3, #0
 8005c10:	60bb      	str	r3, [r7, #8]
 8005c12:	4b7d      	ldr	r3, [pc, #500]	; (8005e08 <HAL_RCC_OscConfig+0x470>)
 8005c14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c16:	4a7c      	ldr	r2, [pc, #496]	; (8005e08 <HAL_RCC_OscConfig+0x470>)
 8005c18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005c1c:	6413      	str	r3, [r2, #64]	; 0x40
 8005c1e:	4b7a      	ldr	r3, [pc, #488]	; (8005e08 <HAL_RCC_OscConfig+0x470>)
 8005c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c26:	60bb      	str	r3, [r7, #8]
 8005c28:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005c2a:	2301      	movs	r3, #1
 8005c2c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c2e:	4b77      	ldr	r3, [pc, #476]	; (8005e0c <HAL_RCC_OscConfig+0x474>)
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d118      	bne.n	8005c6c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005c3a:	4b74      	ldr	r3, [pc, #464]	; (8005e0c <HAL_RCC_OscConfig+0x474>)
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	4a73      	ldr	r2, [pc, #460]	; (8005e0c <HAL_RCC_OscConfig+0x474>)
 8005c40:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c44:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005c46:	f7fe fb1f 	bl	8004288 <HAL_GetTick>
 8005c4a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c4c:	e008      	b.n	8005c60 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005c4e:	f7fe fb1b 	bl	8004288 <HAL_GetTick>
 8005c52:	4602      	mov	r2, r0
 8005c54:	693b      	ldr	r3, [r7, #16]
 8005c56:	1ad3      	subs	r3, r2, r3
 8005c58:	2b02      	cmp	r3, #2
 8005c5a:	d901      	bls.n	8005c60 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005c5c:	2303      	movs	r3, #3
 8005c5e:	e10c      	b.n	8005e7a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c60:	4b6a      	ldr	r3, [pc, #424]	; (8005e0c <HAL_RCC_OscConfig+0x474>)
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d0f0      	beq.n	8005c4e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	689b      	ldr	r3, [r3, #8]
 8005c70:	2b01      	cmp	r3, #1
 8005c72:	d106      	bne.n	8005c82 <HAL_RCC_OscConfig+0x2ea>
 8005c74:	4b64      	ldr	r3, [pc, #400]	; (8005e08 <HAL_RCC_OscConfig+0x470>)
 8005c76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c78:	4a63      	ldr	r2, [pc, #396]	; (8005e08 <HAL_RCC_OscConfig+0x470>)
 8005c7a:	f043 0301 	orr.w	r3, r3, #1
 8005c7e:	6713      	str	r3, [r2, #112]	; 0x70
 8005c80:	e01c      	b.n	8005cbc <HAL_RCC_OscConfig+0x324>
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	689b      	ldr	r3, [r3, #8]
 8005c86:	2b05      	cmp	r3, #5
 8005c88:	d10c      	bne.n	8005ca4 <HAL_RCC_OscConfig+0x30c>
 8005c8a:	4b5f      	ldr	r3, [pc, #380]	; (8005e08 <HAL_RCC_OscConfig+0x470>)
 8005c8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c8e:	4a5e      	ldr	r2, [pc, #376]	; (8005e08 <HAL_RCC_OscConfig+0x470>)
 8005c90:	f043 0304 	orr.w	r3, r3, #4
 8005c94:	6713      	str	r3, [r2, #112]	; 0x70
 8005c96:	4b5c      	ldr	r3, [pc, #368]	; (8005e08 <HAL_RCC_OscConfig+0x470>)
 8005c98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c9a:	4a5b      	ldr	r2, [pc, #364]	; (8005e08 <HAL_RCC_OscConfig+0x470>)
 8005c9c:	f043 0301 	orr.w	r3, r3, #1
 8005ca0:	6713      	str	r3, [r2, #112]	; 0x70
 8005ca2:	e00b      	b.n	8005cbc <HAL_RCC_OscConfig+0x324>
 8005ca4:	4b58      	ldr	r3, [pc, #352]	; (8005e08 <HAL_RCC_OscConfig+0x470>)
 8005ca6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ca8:	4a57      	ldr	r2, [pc, #348]	; (8005e08 <HAL_RCC_OscConfig+0x470>)
 8005caa:	f023 0301 	bic.w	r3, r3, #1
 8005cae:	6713      	str	r3, [r2, #112]	; 0x70
 8005cb0:	4b55      	ldr	r3, [pc, #340]	; (8005e08 <HAL_RCC_OscConfig+0x470>)
 8005cb2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005cb4:	4a54      	ldr	r2, [pc, #336]	; (8005e08 <HAL_RCC_OscConfig+0x470>)
 8005cb6:	f023 0304 	bic.w	r3, r3, #4
 8005cba:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	689b      	ldr	r3, [r3, #8]
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d015      	beq.n	8005cf0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005cc4:	f7fe fae0 	bl	8004288 <HAL_GetTick>
 8005cc8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005cca:	e00a      	b.n	8005ce2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005ccc:	f7fe fadc 	bl	8004288 <HAL_GetTick>
 8005cd0:	4602      	mov	r2, r0
 8005cd2:	693b      	ldr	r3, [r7, #16]
 8005cd4:	1ad3      	subs	r3, r2, r3
 8005cd6:	f241 3288 	movw	r2, #5000	; 0x1388
 8005cda:	4293      	cmp	r3, r2
 8005cdc:	d901      	bls.n	8005ce2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005cde:	2303      	movs	r3, #3
 8005ce0:	e0cb      	b.n	8005e7a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ce2:	4b49      	ldr	r3, [pc, #292]	; (8005e08 <HAL_RCC_OscConfig+0x470>)
 8005ce4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ce6:	f003 0302 	and.w	r3, r3, #2
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d0ee      	beq.n	8005ccc <HAL_RCC_OscConfig+0x334>
 8005cee:	e014      	b.n	8005d1a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005cf0:	f7fe faca 	bl	8004288 <HAL_GetTick>
 8005cf4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005cf6:	e00a      	b.n	8005d0e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005cf8:	f7fe fac6 	bl	8004288 <HAL_GetTick>
 8005cfc:	4602      	mov	r2, r0
 8005cfe:	693b      	ldr	r3, [r7, #16]
 8005d00:	1ad3      	subs	r3, r2, r3
 8005d02:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d06:	4293      	cmp	r3, r2
 8005d08:	d901      	bls.n	8005d0e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005d0a:	2303      	movs	r3, #3
 8005d0c:	e0b5      	b.n	8005e7a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005d0e:	4b3e      	ldr	r3, [pc, #248]	; (8005e08 <HAL_RCC_OscConfig+0x470>)
 8005d10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d12:	f003 0302 	and.w	r3, r3, #2
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d1ee      	bne.n	8005cf8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005d1a:	7dfb      	ldrb	r3, [r7, #23]
 8005d1c:	2b01      	cmp	r3, #1
 8005d1e:	d105      	bne.n	8005d2c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005d20:	4b39      	ldr	r3, [pc, #228]	; (8005e08 <HAL_RCC_OscConfig+0x470>)
 8005d22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d24:	4a38      	ldr	r2, [pc, #224]	; (8005e08 <HAL_RCC_OscConfig+0x470>)
 8005d26:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005d2a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	699b      	ldr	r3, [r3, #24]
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	f000 80a1 	beq.w	8005e78 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005d36:	4b34      	ldr	r3, [pc, #208]	; (8005e08 <HAL_RCC_OscConfig+0x470>)
 8005d38:	689b      	ldr	r3, [r3, #8]
 8005d3a:	f003 030c 	and.w	r3, r3, #12
 8005d3e:	2b08      	cmp	r3, #8
 8005d40:	d05c      	beq.n	8005dfc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	699b      	ldr	r3, [r3, #24]
 8005d46:	2b02      	cmp	r3, #2
 8005d48:	d141      	bne.n	8005dce <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d4a:	4b31      	ldr	r3, [pc, #196]	; (8005e10 <HAL_RCC_OscConfig+0x478>)
 8005d4c:	2200      	movs	r2, #0
 8005d4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d50:	f7fe fa9a 	bl	8004288 <HAL_GetTick>
 8005d54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d56:	e008      	b.n	8005d6a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005d58:	f7fe fa96 	bl	8004288 <HAL_GetTick>
 8005d5c:	4602      	mov	r2, r0
 8005d5e:	693b      	ldr	r3, [r7, #16]
 8005d60:	1ad3      	subs	r3, r2, r3
 8005d62:	2b02      	cmp	r3, #2
 8005d64:	d901      	bls.n	8005d6a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005d66:	2303      	movs	r3, #3
 8005d68:	e087      	b.n	8005e7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d6a:	4b27      	ldr	r3, [pc, #156]	; (8005e08 <HAL_RCC_OscConfig+0x470>)
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d1f0      	bne.n	8005d58 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	69da      	ldr	r2, [r3, #28]
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	6a1b      	ldr	r3, [r3, #32]
 8005d7e:	431a      	orrs	r2, r3
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d84:	019b      	lsls	r3, r3, #6
 8005d86:	431a      	orrs	r2, r3
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d8c:	085b      	lsrs	r3, r3, #1
 8005d8e:	3b01      	subs	r3, #1
 8005d90:	041b      	lsls	r3, r3, #16
 8005d92:	431a      	orrs	r2, r3
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d98:	061b      	lsls	r3, r3, #24
 8005d9a:	491b      	ldr	r1, [pc, #108]	; (8005e08 <HAL_RCC_OscConfig+0x470>)
 8005d9c:	4313      	orrs	r3, r2
 8005d9e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005da0:	4b1b      	ldr	r3, [pc, #108]	; (8005e10 <HAL_RCC_OscConfig+0x478>)
 8005da2:	2201      	movs	r2, #1
 8005da4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005da6:	f7fe fa6f 	bl	8004288 <HAL_GetTick>
 8005daa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005dac:	e008      	b.n	8005dc0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005dae:	f7fe fa6b 	bl	8004288 <HAL_GetTick>
 8005db2:	4602      	mov	r2, r0
 8005db4:	693b      	ldr	r3, [r7, #16]
 8005db6:	1ad3      	subs	r3, r2, r3
 8005db8:	2b02      	cmp	r3, #2
 8005dba:	d901      	bls.n	8005dc0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005dbc:	2303      	movs	r3, #3
 8005dbe:	e05c      	b.n	8005e7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005dc0:	4b11      	ldr	r3, [pc, #68]	; (8005e08 <HAL_RCC_OscConfig+0x470>)
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d0f0      	beq.n	8005dae <HAL_RCC_OscConfig+0x416>
 8005dcc:	e054      	b.n	8005e78 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005dce:	4b10      	ldr	r3, [pc, #64]	; (8005e10 <HAL_RCC_OscConfig+0x478>)
 8005dd0:	2200      	movs	r2, #0
 8005dd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005dd4:	f7fe fa58 	bl	8004288 <HAL_GetTick>
 8005dd8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005dda:	e008      	b.n	8005dee <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005ddc:	f7fe fa54 	bl	8004288 <HAL_GetTick>
 8005de0:	4602      	mov	r2, r0
 8005de2:	693b      	ldr	r3, [r7, #16]
 8005de4:	1ad3      	subs	r3, r2, r3
 8005de6:	2b02      	cmp	r3, #2
 8005de8:	d901      	bls.n	8005dee <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005dea:	2303      	movs	r3, #3
 8005dec:	e045      	b.n	8005e7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005dee:	4b06      	ldr	r3, [pc, #24]	; (8005e08 <HAL_RCC_OscConfig+0x470>)
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d1f0      	bne.n	8005ddc <HAL_RCC_OscConfig+0x444>
 8005dfa:	e03d      	b.n	8005e78 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	699b      	ldr	r3, [r3, #24]
 8005e00:	2b01      	cmp	r3, #1
 8005e02:	d107      	bne.n	8005e14 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005e04:	2301      	movs	r3, #1
 8005e06:	e038      	b.n	8005e7a <HAL_RCC_OscConfig+0x4e2>
 8005e08:	40023800 	.word	0x40023800
 8005e0c:	40007000 	.word	0x40007000
 8005e10:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005e14:	4b1b      	ldr	r3, [pc, #108]	; (8005e84 <HAL_RCC_OscConfig+0x4ec>)
 8005e16:	685b      	ldr	r3, [r3, #4]
 8005e18:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	699b      	ldr	r3, [r3, #24]
 8005e1e:	2b01      	cmp	r3, #1
 8005e20:	d028      	beq.n	8005e74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005e2c:	429a      	cmp	r2, r3
 8005e2e:	d121      	bne.n	8005e74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e3a:	429a      	cmp	r2, r3
 8005e3c:	d11a      	bne.n	8005e74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005e3e:	68fa      	ldr	r2, [r7, #12]
 8005e40:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005e44:	4013      	ands	r3, r2
 8005e46:	687a      	ldr	r2, [r7, #4]
 8005e48:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005e4a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005e4c:	4293      	cmp	r3, r2
 8005e4e:	d111      	bne.n	8005e74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e5a:	085b      	lsrs	r3, r3, #1
 8005e5c:	3b01      	subs	r3, #1
 8005e5e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005e60:	429a      	cmp	r2, r3
 8005e62:	d107      	bne.n	8005e74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e6e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005e70:	429a      	cmp	r2, r3
 8005e72:	d001      	beq.n	8005e78 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005e74:	2301      	movs	r3, #1
 8005e76:	e000      	b.n	8005e7a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005e78:	2300      	movs	r3, #0
}
 8005e7a:	4618      	mov	r0, r3
 8005e7c:	3718      	adds	r7, #24
 8005e7e:	46bd      	mov	sp, r7
 8005e80:	bd80      	pop	{r7, pc}
 8005e82:	bf00      	nop
 8005e84:	40023800 	.word	0x40023800

08005e88 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005e88:	b580      	push	{r7, lr}
 8005e8a:	b084      	sub	sp, #16
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	6078      	str	r0, [r7, #4]
 8005e90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d101      	bne.n	8005e9c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005e98:	2301      	movs	r3, #1
 8005e9a:	e0cc      	b.n	8006036 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005e9c:	4b68      	ldr	r3, [pc, #416]	; (8006040 <HAL_RCC_ClockConfig+0x1b8>)
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	f003 0307 	and.w	r3, r3, #7
 8005ea4:	683a      	ldr	r2, [r7, #0]
 8005ea6:	429a      	cmp	r2, r3
 8005ea8:	d90c      	bls.n	8005ec4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005eaa:	4b65      	ldr	r3, [pc, #404]	; (8006040 <HAL_RCC_ClockConfig+0x1b8>)
 8005eac:	683a      	ldr	r2, [r7, #0]
 8005eae:	b2d2      	uxtb	r2, r2
 8005eb0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005eb2:	4b63      	ldr	r3, [pc, #396]	; (8006040 <HAL_RCC_ClockConfig+0x1b8>)
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	f003 0307 	and.w	r3, r3, #7
 8005eba:	683a      	ldr	r2, [r7, #0]
 8005ebc:	429a      	cmp	r2, r3
 8005ebe:	d001      	beq.n	8005ec4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005ec0:	2301      	movs	r3, #1
 8005ec2:	e0b8      	b.n	8006036 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	f003 0302 	and.w	r3, r3, #2
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d020      	beq.n	8005f12 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	f003 0304 	and.w	r3, r3, #4
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d005      	beq.n	8005ee8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005edc:	4b59      	ldr	r3, [pc, #356]	; (8006044 <HAL_RCC_ClockConfig+0x1bc>)
 8005ede:	689b      	ldr	r3, [r3, #8]
 8005ee0:	4a58      	ldr	r2, [pc, #352]	; (8006044 <HAL_RCC_ClockConfig+0x1bc>)
 8005ee2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005ee6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	f003 0308 	and.w	r3, r3, #8
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d005      	beq.n	8005f00 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005ef4:	4b53      	ldr	r3, [pc, #332]	; (8006044 <HAL_RCC_ClockConfig+0x1bc>)
 8005ef6:	689b      	ldr	r3, [r3, #8]
 8005ef8:	4a52      	ldr	r2, [pc, #328]	; (8006044 <HAL_RCC_ClockConfig+0x1bc>)
 8005efa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005efe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005f00:	4b50      	ldr	r3, [pc, #320]	; (8006044 <HAL_RCC_ClockConfig+0x1bc>)
 8005f02:	689b      	ldr	r3, [r3, #8]
 8005f04:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	689b      	ldr	r3, [r3, #8]
 8005f0c:	494d      	ldr	r1, [pc, #308]	; (8006044 <HAL_RCC_ClockConfig+0x1bc>)
 8005f0e:	4313      	orrs	r3, r2
 8005f10:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f003 0301 	and.w	r3, r3, #1
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d044      	beq.n	8005fa8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	685b      	ldr	r3, [r3, #4]
 8005f22:	2b01      	cmp	r3, #1
 8005f24:	d107      	bne.n	8005f36 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005f26:	4b47      	ldr	r3, [pc, #284]	; (8006044 <HAL_RCC_ClockConfig+0x1bc>)
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d119      	bne.n	8005f66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f32:	2301      	movs	r3, #1
 8005f34:	e07f      	b.n	8006036 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	685b      	ldr	r3, [r3, #4]
 8005f3a:	2b02      	cmp	r3, #2
 8005f3c:	d003      	beq.n	8005f46 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005f42:	2b03      	cmp	r3, #3
 8005f44:	d107      	bne.n	8005f56 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005f46:	4b3f      	ldr	r3, [pc, #252]	; (8006044 <HAL_RCC_ClockConfig+0x1bc>)
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d109      	bne.n	8005f66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f52:	2301      	movs	r3, #1
 8005f54:	e06f      	b.n	8006036 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f56:	4b3b      	ldr	r3, [pc, #236]	; (8006044 <HAL_RCC_ClockConfig+0x1bc>)
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f003 0302 	and.w	r3, r3, #2
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d101      	bne.n	8005f66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f62:	2301      	movs	r3, #1
 8005f64:	e067      	b.n	8006036 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005f66:	4b37      	ldr	r3, [pc, #220]	; (8006044 <HAL_RCC_ClockConfig+0x1bc>)
 8005f68:	689b      	ldr	r3, [r3, #8]
 8005f6a:	f023 0203 	bic.w	r2, r3, #3
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	685b      	ldr	r3, [r3, #4]
 8005f72:	4934      	ldr	r1, [pc, #208]	; (8006044 <HAL_RCC_ClockConfig+0x1bc>)
 8005f74:	4313      	orrs	r3, r2
 8005f76:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005f78:	f7fe f986 	bl	8004288 <HAL_GetTick>
 8005f7c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f7e:	e00a      	b.n	8005f96 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005f80:	f7fe f982 	bl	8004288 <HAL_GetTick>
 8005f84:	4602      	mov	r2, r0
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	1ad3      	subs	r3, r2, r3
 8005f8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f8e:	4293      	cmp	r3, r2
 8005f90:	d901      	bls.n	8005f96 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005f92:	2303      	movs	r3, #3
 8005f94:	e04f      	b.n	8006036 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f96:	4b2b      	ldr	r3, [pc, #172]	; (8006044 <HAL_RCC_ClockConfig+0x1bc>)
 8005f98:	689b      	ldr	r3, [r3, #8]
 8005f9a:	f003 020c 	and.w	r2, r3, #12
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	685b      	ldr	r3, [r3, #4]
 8005fa2:	009b      	lsls	r3, r3, #2
 8005fa4:	429a      	cmp	r2, r3
 8005fa6:	d1eb      	bne.n	8005f80 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005fa8:	4b25      	ldr	r3, [pc, #148]	; (8006040 <HAL_RCC_ClockConfig+0x1b8>)
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f003 0307 	and.w	r3, r3, #7
 8005fb0:	683a      	ldr	r2, [r7, #0]
 8005fb2:	429a      	cmp	r2, r3
 8005fb4:	d20c      	bcs.n	8005fd0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005fb6:	4b22      	ldr	r3, [pc, #136]	; (8006040 <HAL_RCC_ClockConfig+0x1b8>)
 8005fb8:	683a      	ldr	r2, [r7, #0]
 8005fba:	b2d2      	uxtb	r2, r2
 8005fbc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005fbe:	4b20      	ldr	r3, [pc, #128]	; (8006040 <HAL_RCC_ClockConfig+0x1b8>)
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	f003 0307 	and.w	r3, r3, #7
 8005fc6:	683a      	ldr	r2, [r7, #0]
 8005fc8:	429a      	cmp	r2, r3
 8005fca:	d001      	beq.n	8005fd0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005fcc:	2301      	movs	r3, #1
 8005fce:	e032      	b.n	8006036 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	f003 0304 	and.w	r3, r3, #4
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d008      	beq.n	8005fee <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005fdc:	4b19      	ldr	r3, [pc, #100]	; (8006044 <HAL_RCC_ClockConfig+0x1bc>)
 8005fde:	689b      	ldr	r3, [r3, #8]
 8005fe0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	68db      	ldr	r3, [r3, #12]
 8005fe8:	4916      	ldr	r1, [pc, #88]	; (8006044 <HAL_RCC_ClockConfig+0x1bc>)
 8005fea:	4313      	orrs	r3, r2
 8005fec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f003 0308 	and.w	r3, r3, #8
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d009      	beq.n	800600e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005ffa:	4b12      	ldr	r3, [pc, #72]	; (8006044 <HAL_RCC_ClockConfig+0x1bc>)
 8005ffc:	689b      	ldr	r3, [r3, #8]
 8005ffe:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	691b      	ldr	r3, [r3, #16]
 8006006:	00db      	lsls	r3, r3, #3
 8006008:	490e      	ldr	r1, [pc, #56]	; (8006044 <HAL_RCC_ClockConfig+0x1bc>)
 800600a:	4313      	orrs	r3, r2
 800600c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800600e:	f000 f821 	bl	8006054 <HAL_RCC_GetSysClockFreq>
 8006012:	4602      	mov	r2, r0
 8006014:	4b0b      	ldr	r3, [pc, #44]	; (8006044 <HAL_RCC_ClockConfig+0x1bc>)
 8006016:	689b      	ldr	r3, [r3, #8]
 8006018:	091b      	lsrs	r3, r3, #4
 800601a:	f003 030f 	and.w	r3, r3, #15
 800601e:	490a      	ldr	r1, [pc, #40]	; (8006048 <HAL_RCC_ClockConfig+0x1c0>)
 8006020:	5ccb      	ldrb	r3, [r1, r3]
 8006022:	fa22 f303 	lsr.w	r3, r2, r3
 8006026:	4a09      	ldr	r2, [pc, #36]	; (800604c <HAL_RCC_ClockConfig+0x1c4>)
 8006028:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800602a:	4b09      	ldr	r3, [pc, #36]	; (8006050 <HAL_RCC_ClockConfig+0x1c8>)
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	4618      	mov	r0, r3
 8006030:	f7fd ffbc 	bl	8003fac <HAL_InitTick>

  return HAL_OK;
 8006034:	2300      	movs	r3, #0
}
 8006036:	4618      	mov	r0, r3
 8006038:	3710      	adds	r7, #16
 800603a:	46bd      	mov	sp, r7
 800603c:	bd80      	pop	{r7, pc}
 800603e:	bf00      	nop
 8006040:	40023c00 	.word	0x40023c00
 8006044:	40023800 	.word	0x40023800
 8006048:	0800f824 	.word	0x0800f824
 800604c:	20000080 	.word	0x20000080
 8006050:	20000084 	.word	0x20000084

08006054 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006054:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006058:	b094      	sub	sp, #80	; 0x50
 800605a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800605c:	2300      	movs	r3, #0
 800605e:	647b      	str	r3, [r7, #68]	; 0x44
 8006060:	2300      	movs	r3, #0
 8006062:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006064:	2300      	movs	r3, #0
 8006066:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8006068:	2300      	movs	r3, #0
 800606a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800606c:	4b79      	ldr	r3, [pc, #484]	; (8006254 <HAL_RCC_GetSysClockFreq+0x200>)
 800606e:	689b      	ldr	r3, [r3, #8]
 8006070:	f003 030c 	and.w	r3, r3, #12
 8006074:	2b08      	cmp	r3, #8
 8006076:	d00d      	beq.n	8006094 <HAL_RCC_GetSysClockFreq+0x40>
 8006078:	2b08      	cmp	r3, #8
 800607a:	f200 80e1 	bhi.w	8006240 <HAL_RCC_GetSysClockFreq+0x1ec>
 800607e:	2b00      	cmp	r3, #0
 8006080:	d002      	beq.n	8006088 <HAL_RCC_GetSysClockFreq+0x34>
 8006082:	2b04      	cmp	r3, #4
 8006084:	d003      	beq.n	800608e <HAL_RCC_GetSysClockFreq+0x3a>
 8006086:	e0db      	b.n	8006240 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006088:	4b73      	ldr	r3, [pc, #460]	; (8006258 <HAL_RCC_GetSysClockFreq+0x204>)
 800608a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 800608c:	e0db      	b.n	8006246 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800608e:	4b73      	ldr	r3, [pc, #460]	; (800625c <HAL_RCC_GetSysClockFreq+0x208>)
 8006090:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006092:	e0d8      	b.n	8006246 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006094:	4b6f      	ldr	r3, [pc, #444]	; (8006254 <HAL_RCC_GetSysClockFreq+0x200>)
 8006096:	685b      	ldr	r3, [r3, #4]
 8006098:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800609c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800609e:	4b6d      	ldr	r3, [pc, #436]	; (8006254 <HAL_RCC_GetSysClockFreq+0x200>)
 80060a0:	685b      	ldr	r3, [r3, #4]
 80060a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d063      	beq.n	8006172 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80060aa:	4b6a      	ldr	r3, [pc, #424]	; (8006254 <HAL_RCC_GetSysClockFreq+0x200>)
 80060ac:	685b      	ldr	r3, [r3, #4]
 80060ae:	099b      	lsrs	r3, r3, #6
 80060b0:	2200      	movs	r2, #0
 80060b2:	63bb      	str	r3, [r7, #56]	; 0x38
 80060b4:	63fa      	str	r2, [r7, #60]	; 0x3c
 80060b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80060bc:	633b      	str	r3, [r7, #48]	; 0x30
 80060be:	2300      	movs	r3, #0
 80060c0:	637b      	str	r3, [r7, #52]	; 0x34
 80060c2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80060c6:	4622      	mov	r2, r4
 80060c8:	462b      	mov	r3, r5
 80060ca:	f04f 0000 	mov.w	r0, #0
 80060ce:	f04f 0100 	mov.w	r1, #0
 80060d2:	0159      	lsls	r1, r3, #5
 80060d4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80060d8:	0150      	lsls	r0, r2, #5
 80060da:	4602      	mov	r2, r0
 80060dc:	460b      	mov	r3, r1
 80060de:	4621      	mov	r1, r4
 80060e0:	1a51      	subs	r1, r2, r1
 80060e2:	6139      	str	r1, [r7, #16]
 80060e4:	4629      	mov	r1, r5
 80060e6:	eb63 0301 	sbc.w	r3, r3, r1
 80060ea:	617b      	str	r3, [r7, #20]
 80060ec:	f04f 0200 	mov.w	r2, #0
 80060f0:	f04f 0300 	mov.w	r3, #0
 80060f4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80060f8:	4659      	mov	r1, fp
 80060fa:	018b      	lsls	r3, r1, #6
 80060fc:	4651      	mov	r1, sl
 80060fe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006102:	4651      	mov	r1, sl
 8006104:	018a      	lsls	r2, r1, #6
 8006106:	4651      	mov	r1, sl
 8006108:	ebb2 0801 	subs.w	r8, r2, r1
 800610c:	4659      	mov	r1, fp
 800610e:	eb63 0901 	sbc.w	r9, r3, r1
 8006112:	f04f 0200 	mov.w	r2, #0
 8006116:	f04f 0300 	mov.w	r3, #0
 800611a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800611e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006122:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006126:	4690      	mov	r8, r2
 8006128:	4699      	mov	r9, r3
 800612a:	4623      	mov	r3, r4
 800612c:	eb18 0303 	adds.w	r3, r8, r3
 8006130:	60bb      	str	r3, [r7, #8]
 8006132:	462b      	mov	r3, r5
 8006134:	eb49 0303 	adc.w	r3, r9, r3
 8006138:	60fb      	str	r3, [r7, #12]
 800613a:	f04f 0200 	mov.w	r2, #0
 800613e:	f04f 0300 	mov.w	r3, #0
 8006142:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006146:	4629      	mov	r1, r5
 8006148:	024b      	lsls	r3, r1, #9
 800614a:	4621      	mov	r1, r4
 800614c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006150:	4621      	mov	r1, r4
 8006152:	024a      	lsls	r2, r1, #9
 8006154:	4610      	mov	r0, r2
 8006156:	4619      	mov	r1, r3
 8006158:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800615a:	2200      	movs	r2, #0
 800615c:	62bb      	str	r3, [r7, #40]	; 0x28
 800615e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006160:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006164:	f7fa fbe2 	bl	800092c <__aeabi_uldivmod>
 8006168:	4602      	mov	r2, r0
 800616a:	460b      	mov	r3, r1
 800616c:	4613      	mov	r3, r2
 800616e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006170:	e058      	b.n	8006224 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006172:	4b38      	ldr	r3, [pc, #224]	; (8006254 <HAL_RCC_GetSysClockFreq+0x200>)
 8006174:	685b      	ldr	r3, [r3, #4]
 8006176:	099b      	lsrs	r3, r3, #6
 8006178:	2200      	movs	r2, #0
 800617a:	4618      	mov	r0, r3
 800617c:	4611      	mov	r1, r2
 800617e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006182:	623b      	str	r3, [r7, #32]
 8006184:	2300      	movs	r3, #0
 8006186:	627b      	str	r3, [r7, #36]	; 0x24
 8006188:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800618c:	4642      	mov	r2, r8
 800618e:	464b      	mov	r3, r9
 8006190:	f04f 0000 	mov.w	r0, #0
 8006194:	f04f 0100 	mov.w	r1, #0
 8006198:	0159      	lsls	r1, r3, #5
 800619a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800619e:	0150      	lsls	r0, r2, #5
 80061a0:	4602      	mov	r2, r0
 80061a2:	460b      	mov	r3, r1
 80061a4:	4641      	mov	r1, r8
 80061a6:	ebb2 0a01 	subs.w	sl, r2, r1
 80061aa:	4649      	mov	r1, r9
 80061ac:	eb63 0b01 	sbc.w	fp, r3, r1
 80061b0:	f04f 0200 	mov.w	r2, #0
 80061b4:	f04f 0300 	mov.w	r3, #0
 80061b8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80061bc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80061c0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80061c4:	ebb2 040a 	subs.w	r4, r2, sl
 80061c8:	eb63 050b 	sbc.w	r5, r3, fp
 80061cc:	f04f 0200 	mov.w	r2, #0
 80061d0:	f04f 0300 	mov.w	r3, #0
 80061d4:	00eb      	lsls	r3, r5, #3
 80061d6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80061da:	00e2      	lsls	r2, r4, #3
 80061dc:	4614      	mov	r4, r2
 80061de:	461d      	mov	r5, r3
 80061e0:	4643      	mov	r3, r8
 80061e2:	18e3      	adds	r3, r4, r3
 80061e4:	603b      	str	r3, [r7, #0]
 80061e6:	464b      	mov	r3, r9
 80061e8:	eb45 0303 	adc.w	r3, r5, r3
 80061ec:	607b      	str	r3, [r7, #4]
 80061ee:	f04f 0200 	mov.w	r2, #0
 80061f2:	f04f 0300 	mov.w	r3, #0
 80061f6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80061fa:	4629      	mov	r1, r5
 80061fc:	028b      	lsls	r3, r1, #10
 80061fe:	4621      	mov	r1, r4
 8006200:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006204:	4621      	mov	r1, r4
 8006206:	028a      	lsls	r2, r1, #10
 8006208:	4610      	mov	r0, r2
 800620a:	4619      	mov	r1, r3
 800620c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800620e:	2200      	movs	r2, #0
 8006210:	61bb      	str	r3, [r7, #24]
 8006212:	61fa      	str	r2, [r7, #28]
 8006214:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006218:	f7fa fb88 	bl	800092c <__aeabi_uldivmod>
 800621c:	4602      	mov	r2, r0
 800621e:	460b      	mov	r3, r1
 8006220:	4613      	mov	r3, r2
 8006222:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006224:	4b0b      	ldr	r3, [pc, #44]	; (8006254 <HAL_RCC_GetSysClockFreq+0x200>)
 8006226:	685b      	ldr	r3, [r3, #4]
 8006228:	0c1b      	lsrs	r3, r3, #16
 800622a:	f003 0303 	and.w	r3, r3, #3
 800622e:	3301      	adds	r3, #1
 8006230:	005b      	lsls	r3, r3, #1
 8006232:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8006234:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006236:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006238:	fbb2 f3f3 	udiv	r3, r2, r3
 800623c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800623e:	e002      	b.n	8006246 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006240:	4b05      	ldr	r3, [pc, #20]	; (8006258 <HAL_RCC_GetSysClockFreq+0x204>)
 8006242:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006244:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006246:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8006248:	4618      	mov	r0, r3
 800624a:	3750      	adds	r7, #80	; 0x50
 800624c:	46bd      	mov	sp, r7
 800624e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006252:	bf00      	nop
 8006254:	40023800 	.word	0x40023800
 8006258:	00f42400 	.word	0x00f42400
 800625c:	007a1200 	.word	0x007a1200

08006260 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006260:	b480      	push	{r7}
 8006262:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006264:	4b03      	ldr	r3, [pc, #12]	; (8006274 <HAL_RCC_GetHCLKFreq+0x14>)
 8006266:	681b      	ldr	r3, [r3, #0]
}
 8006268:	4618      	mov	r0, r3
 800626a:	46bd      	mov	sp, r7
 800626c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006270:	4770      	bx	lr
 8006272:	bf00      	nop
 8006274:	20000080 	.word	0x20000080

08006278 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006278:	b580      	push	{r7, lr}
 800627a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800627c:	f7ff fff0 	bl	8006260 <HAL_RCC_GetHCLKFreq>
 8006280:	4602      	mov	r2, r0
 8006282:	4b05      	ldr	r3, [pc, #20]	; (8006298 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006284:	689b      	ldr	r3, [r3, #8]
 8006286:	0a9b      	lsrs	r3, r3, #10
 8006288:	f003 0307 	and.w	r3, r3, #7
 800628c:	4903      	ldr	r1, [pc, #12]	; (800629c <HAL_RCC_GetPCLK1Freq+0x24>)
 800628e:	5ccb      	ldrb	r3, [r1, r3]
 8006290:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006294:	4618      	mov	r0, r3
 8006296:	bd80      	pop	{r7, pc}
 8006298:	40023800 	.word	0x40023800
 800629c:	0800f834 	.word	0x0800f834

080062a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80062a0:	b580      	push	{r7, lr}
 80062a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80062a4:	f7ff ffdc 	bl	8006260 <HAL_RCC_GetHCLKFreq>
 80062a8:	4602      	mov	r2, r0
 80062aa:	4b05      	ldr	r3, [pc, #20]	; (80062c0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80062ac:	689b      	ldr	r3, [r3, #8]
 80062ae:	0b5b      	lsrs	r3, r3, #13
 80062b0:	f003 0307 	and.w	r3, r3, #7
 80062b4:	4903      	ldr	r1, [pc, #12]	; (80062c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80062b6:	5ccb      	ldrb	r3, [r1, r3]
 80062b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80062bc:	4618      	mov	r0, r3
 80062be:	bd80      	pop	{r7, pc}
 80062c0:	40023800 	.word	0x40023800
 80062c4:	0800f834 	.word	0x0800f834

080062c8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80062c8:	b480      	push	{r7}
 80062ca:	b083      	sub	sp, #12
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	6078      	str	r0, [r7, #4]
 80062d0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	220f      	movs	r2, #15
 80062d6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80062d8:	4b12      	ldr	r3, [pc, #72]	; (8006324 <HAL_RCC_GetClockConfig+0x5c>)
 80062da:	689b      	ldr	r3, [r3, #8]
 80062dc:	f003 0203 	and.w	r2, r3, #3
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80062e4:	4b0f      	ldr	r3, [pc, #60]	; (8006324 <HAL_RCC_GetClockConfig+0x5c>)
 80062e6:	689b      	ldr	r3, [r3, #8]
 80062e8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80062f0:	4b0c      	ldr	r3, [pc, #48]	; (8006324 <HAL_RCC_GetClockConfig+0x5c>)
 80062f2:	689b      	ldr	r3, [r3, #8]
 80062f4:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80062fc:	4b09      	ldr	r3, [pc, #36]	; (8006324 <HAL_RCC_GetClockConfig+0x5c>)
 80062fe:	689b      	ldr	r3, [r3, #8]
 8006300:	08db      	lsrs	r3, r3, #3
 8006302:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800630a:	4b07      	ldr	r3, [pc, #28]	; (8006328 <HAL_RCC_GetClockConfig+0x60>)
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	f003 0207 	and.w	r2, r3, #7
 8006312:	683b      	ldr	r3, [r7, #0]
 8006314:	601a      	str	r2, [r3, #0]
}
 8006316:	bf00      	nop
 8006318:	370c      	adds	r7, #12
 800631a:	46bd      	mov	sp, r7
 800631c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006320:	4770      	bx	lr
 8006322:	bf00      	nop
 8006324:	40023800 	.word	0x40023800
 8006328:	40023c00 	.word	0x40023c00

0800632c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800632c:	b580      	push	{r7, lr}
 800632e:	b086      	sub	sp, #24
 8006330:	af00      	add	r7, sp, #0
 8006332:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006334:	2300      	movs	r3, #0
 8006336:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006338:	2300      	movs	r3, #0
 800633a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	f003 0301 	and.w	r3, r3, #1
 8006344:	2b00      	cmp	r3, #0
 8006346:	d105      	bne.n	8006354 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006350:	2b00      	cmp	r3, #0
 8006352:	d035      	beq.n	80063c0 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006354:	4b62      	ldr	r3, [pc, #392]	; (80064e0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8006356:	2200      	movs	r2, #0
 8006358:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800635a:	f7fd ff95 	bl	8004288 <HAL_GetTick>
 800635e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006360:	e008      	b.n	8006374 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006362:	f7fd ff91 	bl	8004288 <HAL_GetTick>
 8006366:	4602      	mov	r2, r0
 8006368:	697b      	ldr	r3, [r7, #20]
 800636a:	1ad3      	subs	r3, r2, r3
 800636c:	2b02      	cmp	r3, #2
 800636e:	d901      	bls.n	8006374 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006370:	2303      	movs	r3, #3
 8006372:	e0b0      	b.n	80064d6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006374:	4b5b      	ldr	r3, [pc, #364]	; (80064e4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800637c:	2b00      	cmp	r3, #0
 800637e:	d1f0      	bne.n	8006362 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	685b      	ldr	r3, [r3, #4]
 8006384:	019a      	lsls	r2, r3, #6
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	689b      	ldr	r3, [r3, #8]
 800638a:	071b      	lsls	r3, r3, #28
 800638c:	4955      	ldr	r1, [pc, #340]	; (80064e4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800638e:	4313      	orrs	r3, r2
 8006390:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006394:	4b52      	ldr	r3, [pc, #328]	; (80064e0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8006396:	2201      	movs	r2, #1
 8006398:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800639a:	f7fd ff75 	bl	8004288 <HAL_GetTick>
 800639e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80063a0:	e008      	b.n	80063b4 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80063a2:	f7fd ff71 	bl	8004288 <HAL_GetTick>
 80063a6:	4602      	mov	r2, r0
 80063a8:	697b      	ldr	r3, [r7, #20]
 80063aa:	1ad3      	subs	r3, r2, r3
 80063ac:	2b02      	cmp	r3, #2
 80063ae:	d901      	bls.n	80063b4 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80063b0:	2303      	movs	r3, #3
 80063b2:	e090      	b.n	80064d6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80063b4:	4b4b      	ldr	r3, [pc, #300]	; (80064e4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d0f0      	beq.n	80063a2 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f003 0302 	and.w	r3, r3, #2
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	f000 8083 	beq.w	80064d4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80063ce:	2300      	movs	r3, #0
 80063d0:	60fb      	str	r3, [r7, #12]
 80063d2:	4b44      	ldr	r3, [pc, #272]	; (80064e4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80063d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063d6:	4a43      	ldr	r2, [pc, #268]	; (80064e4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80063d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80063dc:	6413      	str	r3, [r2, #64]	; 0x40
 80063de:	4b41      	ldr	r3, [pc, #260]	; (80064e4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80063e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80063e6:	60fb      	str	r3, [r7, #12]
 80063e8:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80063ea:	4b3f      	ldr	r3, [pc, #252]	; (80064e8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	4a3e      	ldr	r2, [pc, #248]	; (80064e8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80063f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80063f4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80063f6:	f7fd ff47 	bl	8004288 <HAL_GetTick>
 80063fa:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80063fc:	e008      	b.n	8006410 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80063fe:	f7fd ff43 	bl	8004288 <HAL_GetTick>
 8006402:	4602      	mov	r2, r0
 8006404:	697b      	ldr	r3, [r7, #20]
 8006406:	1ad3      	subs	r3, r2, r3
 8006408:	2b02      	cmp	r3, #2
 800640a:	d901      	bls.n	8006410 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 800640c:	2303      	movs	r3, #3
 800640e:	e062      	b.n	80064d6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006410:	4b35      	ldr	r3, [pc, #212]	; (80064e8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006418:	2b00      	cmp	r3, #0
 800641a:	d0f0      	beq.n	80063fe <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800641c:	4b31      	ldr	r3, [pc, #196]	; (80064e4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800641e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006420:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006424:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006426:	693b      	ldr	r3, [r7, #16]
 8006428:	2b00      	cmp	r3, #0
 800642a:	d02f      	beq.n	800648c <HAL_RCCEx_PeriphCLKConfig+0x160>
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	68db      	ldr	r3, [r3, #12]
 8006430:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006434:	693a      	ldr	r2, [r7, #16]
 8006436:	429a      	cmp	r2, r3
 8006438:	d028      	beq.n	800648c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800643a:	4b2a      	ldr	r3, [pc, #168]	; (80064e4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800643c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800643e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006442:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006444:	4b29      	ldr	r3, [pc, #164]	; (80064ec <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006446:	2201      	movs	r2, #1
 8006448:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800644a:	4b28      	ldr	r3, [pc, #160]	; (80064ec <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800644c:	2200      	movs	r2, #0
 800644e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006450:	4a24      	ldr	r2, [pc, #144]	; (80064e4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006452:	693b      	ldr	r3, [r7, #16]
 8006454:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006456:	4b23      	ldr	r3, [pc, #140]	; (80064e4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006458:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800645a:	f003 0301 	and.w	r3, r3, #1
 800645e:	2b01      	cmp	r3, #1
 8006460:	d114      	bne.n	800648c <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006462:	f7fd ff11 	bl	8004288 <HAL_GetTick>
 8006466:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006468:	e00a      	b.n	8006480 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800646a:	f7fd ff0d 	bl	8004288 <HAL_GetTick>
 800646e:	4602      	mov	r2, r0
 8006470:	697b      	ldr	r3, [r7, #20]
 8006472:	1ad3      	subs	r3, r2, r3
 8006474:	f241 3288 	movw	r2, #5000	; 0x1388
 8006478:	4293      	cmp	r3, r2
 800647a:	d901      	bls.n	8006480 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 800647c:	2303      	movs	r3, #3
 800647e:	e02a      	b.n	80064d6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006480:	4b18      	ldr	r3, [pc, #96]	; (80064e4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006482:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006484:	f003 0302 	and.w	r3, r3, #2
 8006488:	2b00      	cmp	r3, #0
 800648a:	d0ee      	beq.n	800646a <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	68db      	ldr	r3, [r3, #12]
 8006490:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006494:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006498:	d10d      	bne.n	80064b6 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800649a:	4b12      	ldr	r3, [pc, #72]	; (80064e4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800649c:	689b      	ldr	r3, [r3, #8]
 800649e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	68db      	ldr	r3, [r3, #12]
 80064a6:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80064aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80064ae:	490d      	ldr	r1, [pc, #52]	; (80064e4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80064b0:	4313      	orrs	r3, r2
 80064b2:	608b      	str	r3, [r1, #8]
 80064b4:	e005      	b.n	80064c2 <HAL_RCCEx_PeriphCLKConfig+0x196>
 80064b6:	4b0b      	ldr	r3, [pc, #44]	; (80064e4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80064b8:	689b      	ldr	r3, [r3, #8]
 80064ba:	4a0a      	ldr	r2, [pc, #40]	; (80064e4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80064bc:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80064c0:	6093      	str	r3, [r2, #8]
 80064c2:	4b08      	ldr	r3, [pc, #32]	; (80064e4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80064c4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	68db      	ldr	r3, [r3, #12]
 80064ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80064ce:	4905      	ldr	r1, [pc, #20]	; (80064e4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80064d0:	4313      	orrs	r3, r2
 80064d2:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80064d4:	2300      	movs	r3, #0
}
 80064d6:	4618      	mov	r0, r3
 80064d8:	3718      	adds	r7, #24
 80064da:	46bd      	mov	sp, r7
 80064dc:	bd80      	pop	{r7, pc}
 80064de:	bf00      	nop
 80064e0:	42470068 	.word	0x42470068
 80064e4:	40023800 	.word	0x40023800
 80064e8:	40007000 	.word	0x40007000
 80064ec:	42470e40 	.word	0x42470e40

080064f0 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80064f0:	b580      	push	{r7, lr}
 80064f2:	b084      	sub	sp, #16
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80064f8:	2301      	movs	r3, #1
 80064fa:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d101      	bne.n	8006506 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8006502:	2301      	movs	r3, #1
 8006504:	e066      	b.n	80065d4 <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	7f5b      	ldrb	r3, [r3, #29]
 800650a:	b2db      	uxtb	r3, r3
 800650c:	2b00      	cmp	r3, #0
 800650e:	d105      	bne.n	800651c <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	2200      	movs	r2, #0
 8006514:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8006516:	6878      	ldr	r0, [r7, #4]
 8006518:	f7fd fb88 	bl	8003c2c <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	2202      	movs	r2, #2
 8006520:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	22ca      	movs	r2, #202	; 0xca
 8006528:	625a      	str	r2, [r3, #36]	; 0x24
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	2253      	movs	r2, #83	; 0x53
 8006530:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006532:	6878      	ldr	r0, [r7, #4]
 8006534:	f000 fa45 	bl	80069c2 <RTC_EnterInitMode>
 8006538:	4603      	mov	r3, r0
 800653a:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 800653c:	7bfb      	ldrb	r3, [r7, #15]
 800653e:	2b00      	cmp	r3, #0
 8006540:	d12c      	bne.n	800659c <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	689b      	ldr	r3, [r3, #8]
 8006548:	687a      	ldr	r2, [r7, #4]
 800654a:	6812      	ldr	r2, [r2, #0]
 800654c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006550:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006554:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	6899      	ldr	r1, [r3, #8]
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	685a      	ldr	r2, [r3, #4]
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	691b      	ldr	r3, [r3, #16]
 8006564:	431a      	orrs	r2, r3
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	695b      	ldr	r3, [r3, #20]
 800656a:	431a      	orrs	r2, r3
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	430a      	orrs	r2, r1
 8006572:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	687a      	ldr	r2, [r7, #4]
 800657a:	68d2      	ldr	r2, [r2, #12]
 800657c:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	6919      	ldr	r1, [r3, #16]
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	689b      	ldr	r3, [r3, #8]
 8006588:	041a      	lsls	r2, r3, #16
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	430a      	orrs	r2, r1
 8006590:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006592:	6878      	ldr	r0, [r7, #4]
 8006594:	f000 fa4c 	bl	8006a30 <RTC_ExitInitMode>
 8006598:	4603      	mov	r3, r0
 800659a:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800659c:	7bfb      	ldrb	r3, [r7, #15]
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d113      	bne.n	80065ca <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80065b0:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	699a      	ldr	r2, [r3, #24]
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	430a      	orrs	r2, r1
 80065c2:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2201      	movs	r2, #1
 80065c8:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	22ff      	movs	r2, #255	; 0xff
 80065d0:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 80065d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80065d4:	4618      	mov	r0, r3
 80065d6:	3710      	adds	r7, #16
 80065d8:	46bd      	mov	sp, r7
 80065da:	bd80      	pop	{r7, pc}

080065dc <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80065dc:	b590      	push	{r4, r7, lr}
 80065de:	b087      	sub	sp, #28
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	60f8      	str	r0, [r7, #12]
 80065e4:	60b9      	str	r1, [r7, #8]
 80065e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80065e8:	2300      	movs	r3, #0
 80065ea:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	7f1b      	ldrb	r3, [r3, #28]
 80065f0:	2b01      	cmp	r3, #1
 80065f2:	d101      	bne.n	80065f8 <HAL_RTC_SetTime+0x1c>
 80065f4:	2302      	movs	r3, #2
 80065f6:	e087      	b.n	8006708 <HAL_RTC_SetTime+0x12c>
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	2201      	movs	r2, #1
 80065fc:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	2202      	movs	r2, #2
 8006602:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	2b00      	cmp	r3, #0
 8006608:	d126      	bne.n	8006658 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	689b      	ldr	r3, [r3, #8]
 8006610:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006614:	2b00      	cmp	r3, #0
 8006616:	d102      	bne.n	800661e <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006618:	68bb      	ldr	r3, [r7, #8]
 800661a:	2200      	movs	r2, #0
 800661c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800661e:	68bb      	ldr	r3, [r7, #8]
 8006620:	781b      	ldrb	r3, [r3, #0]
 8006622:	4618      	mov	r0, r3
 8006624:	f000 fa29 	bl	8006a7a <RTC_ByteToBcd2>
 8006628:	4603      	mov	r3, r0
 800662a:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800662c:	68bb      	ldr	r3, [r7, #8]
 800662e:	785b      	ldrb	r3, [r3, #1]
 8006630:	4618      	mov	r0, r3
 8006632:	f000 fa22 	bl	8006a7a <RTC_ByteToBcd2>
 8006636:	4603      	mov	r3, r0
 8006638:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800663a:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 800663c:	68bb      	ldr	r3, [r7, #8]
 800663e:	789b      	ldrb	r3, [r3, #2]
 8006640:	4618      	mov	r0, r3
 8006642:	f000 fa1a 	bl	8006a7a <RTC_ByteToBcd2>
 8006646:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006648:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 800664c:	68bb      	ldr	r3, [r7, #8]
 800664e:	78db      	ldrb	r3, [r3, #3]
 8006650:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006652:	4313      	orrs	r3, r2
 8006654:	617b      	str	r3, [r7, #20]
 8006656:	e018      	b.n	800668a <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	689b      	ldr	r3, [r3, #8]
 800665e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006662:	2b00      	cmp	r3, #0
 8006664:	d102      	bne.n	800666c <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006666:	68bb      	ldr	r3, [r7, #8]
 8006668:	2200      	movs	r2, #0
 800666a:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800666c:	68bb      	ldr	r3, [r7, #8]
 800666e:	781b      	ldrb	r3, [r3, #0]
 8006670:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8006672:	68bb      	ldr	r3, [r7, #8]
 8006674:	785b      	ldrb	r3, [r3, #1]
 8006676:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006678:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 800667a:	68ba      	ldr	r2, [r7, #8]
 800667c:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800667e:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8006680:	68bb      	ldr	r3, [r7, #8]
 8006682:	78db      	ldrb	r3, [r3, #3]
 8006684:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006686:	4313      	orrs	r3, r2
 8006688:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	22ca      	movs	r2, #202	; 0xca
 8006690:	625a      	str	r2, [r3, #36]	; 0x24
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	2253      	movs	r2, #83	; 0x53
 8006698:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800669a:	68f8      	ldr	r0, [r7, #12]
 800669c:	f000 f991 	bl	80069c2 <RTC_EnterInitMode>
 80066a0:	4603      	mov	r3, r0
 80066a2:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80066a4:	7cfb      	ldrb	r3, [r7, #19]
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d120      	bne.n	80066ec <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	681a      	ldr	r2, [r3, #0]
 80066ae:	697b      	ldr	r3, [r7, #20]
 80066b0:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80066b4:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80066b8:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	689a      	ldr	r2, [r3, #8]
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80066c8:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	6899      	ldr	r1, [r3, #8]
 80066d0:	68bb      	ldr	r3, [r7, #8]
 80066d2:	68da      	ldr	r2, [r3, #12]
 80066d4:	68bb      	ldr	r3, [r7, #8]
 80066d6:	691b      	ldr	r3, [r3, #16]
 80066d8:	431a      	orrs	r2, r3
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	430a      	orrs	r2, r1
 80066e0:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80066e2:	68f8      	ldr	r0, [r7, #12]
 80066e4:	f000 f9a4 	bl	8006a30 <RTC_ExitInitMode>
 80066e8:	4603      	mov	r3, r0
 80066ea:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80066ec:	7cfb      	ldrb	r3, [r7, #19]
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d102      	bne.n	80066f8 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	2201      	movs	r2, #1
 80066f6:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	22ff      	movs	r2, #255	; 0xff
 80066fe:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	2200      	movs	r2, #0
 8006704:	771a      	strb	r2, [r3, #28]

  return status;
 8006706:	7cfb      	ldrb	r3, [r7, #19]
}
 8006708:	4618      	mov	r0, r3
 800670a:	371c      	adds	r7, #28
 800670c:	46bd      	mov	sp, r7
 800670e:	bd90      	pop	{r4, r7, pc}

08006710 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006710:	b580      	push	{r7, lr}
 8006712:	b086      	sub	sp, #24
 8006714:	af00      	add	r7, sp, #0
 8006716:	60f8      	str	r0, [r7, #12]
 8006718:	60b9      	str	r1, [r7, #8]
 800671a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800671c:	2300      	movs	r3, #0
 800671e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006726:	68bb      	ldr	r3, [r7, #8]
 8006728:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	691b      	ldr	r3, [r3, #16]
 8006730:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8006734:	68bb      	ldr	r3, [r7, #8]
 8006736:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8006742:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8006746:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8006748:	697b      	ldr	r3, [r7, #20]
 800674a:	0c1b      	lsrs	r3, r3, #16
 800674c:	b2db      	uxtb	r3, r3
 800674e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006752:	b2da      	uxtb	r2, r3
 8006754:	68bb      	ldr	r3, [r7, #8]
 8006756:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8006758:	697b      	ldr	r3, [r7, #20]
 800675a:	0a1b      	lsrs	r3, r3, #8
 800675c:	b2db      	uxtb	r3, r3
 800675e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006762:	b2da      	uxtb	r2, r3
 8006764:	68bb      	ldr	r3, [r7, #8]
 8006766:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8006768:	697b      	ldr	r3, [r7, #20]
 800676a:	b2db      	uxtb	r3, r3
 800676c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006770:	b2da      	uxtb	r2, r3
 8006772:	68bb      	ldr	r3, [r7, #8]
 8006774:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8006776:	697b      	ldr	r3, [r7, #20]
 8006778:	0d9b      	lsrs	r3, r3, #22
 800677a:	b2db      	uxtb	r3, r3
 800677c:	f003 0301 	and.w	r3, r3, #1
 8006780:	b2da      	uxtb	r2, r3
 8006782:	68bb      	ldr	r3, [r7, #8]
 8006784:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	2b00      	cmp	r3, #0
 800678a:	d11a      	bne.n	80067c2 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800678c:	68bb      	ldr	r3, [r7, #8]
 800678e:	781b      	ldrb	r3, [r3, #0]
 8006790:	4618      	mov	r0, r3
 8006792:	f000 f98f 	bl	8006ab4 <RTC_Bcd2ToByte>
 8006796:	4603      	mov	r3, r0
 8006798:	461a      	mov	r2, r3
 800679a:	68bb      	ldr	r3, [r7, #8]
 800679c:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800679e:	68bb      	ldr	r3, [r7, #8]
 80067a0:	785b      	ldrb	r3, [r3, #1]
 80067a2:	4618      	mov	r0, r3
 80067a4:	f000 f986 	bl	8006ab4 <RTC_Bcd2ToByte>
 80067a8:	4603      	mov	r3, r0
 80067aa:	461a      	mov	r2, r3
 80067ac:	68bb      	ldr	r3, [r7, #8]
 80067ae:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80067b0:	68bb      	ldr	r3, [r7, #8]
 80067b2:	789b      	ldrb	r3, [r3, #2]
 80067b4:	4618      	mov	r0, r3
 80067b6:	f000 f97d 	bl	8006ab4 <RTC_Bcd2ToByte>
 80067ba:	4603      	mov	r3, r0
 80067bc:	461a      	mov	r2, r3
 80067be:	68bb      	ldr	r3, [r7, #8]
 80067c0:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80067c2:	2300      	movs	r3, #0
}
 80067c4:	4618      	mov	r0, r3
 80067c6:	3718      	adds	r7, #24
 80067c8:	46bd      	mov	sp, r7
 80067ca:	bd80      	pop	{r7, pc}

080067cc <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80067cc:	b590      	push	{r4, r7, lr}
 80067ce:	b087      	sub	sp, #28
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	60f8      	str	r0, [r7, #12]
 80067d4:	60b9      	str	r1, [r7, #8]
 80067d6:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80067d8:	2300      	movs	r3, #0
 80067da:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	7f1b      	ldrb	r3, [r3, #28]
 80067e0:	2b01      	cmp	r3, #1
 80067e2:	d101      	bne.n	80067e8 <HAL_RTC_SetDate+0x1c>
 80067e4:	2302      	movs	r3, #2
 80067e6:	e071      	b.n	80068cc <HAL_RTC_SetDate+0x100>
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	2201      	movs	r2, #1
 80067ec:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	2202      	movs	r2, #2
 80067f2:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d10e      	bne.n	8006818 <HAL_RTC_SetDate+0x4c>
 80067fa:	68bb      	ldr	r3, [r7, #8]
 80067fc:	785b      	ldrb	r3, [r3, #1]
 80067fe:	f003 0310 	and.w	r3, r3, #16
 8006802:	2b00      	cmp	r3, #0
 8006804:	d008      	beq.n	8006818 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8006806:	68bb      	ldr	r3, [r7, #8]
 8006808:	785b      	ldrb	r3, [r3, #1]
 800680a:	f023 0310 	bic.w	r3, r3, #16
 800680e:	b2db      	uxtb	r3, r3
 8006810:	330a      	adds	r3, #10
 8006812:	b2da      	uxtb	r2, r3
 8006814:	68bb      	ldr	r3, [r7, #8]
 8006816:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	2b00      	cmp	r3, #0
 800681c:	d11c      	bne.n	8006858 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800681e:	68bb      	ldr	r3, [r7, #8]
 8006820:	78db      	ldrb	r3, [r3, #3]
 8006822:	4618      	mov	r0, r3
 8006824:	f000 f929 	bl	8006a7a <RTC_ByteToBcd2>
 8006828:	4603      	mov	r3, r0
 800682a:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800682c:	68bb      	ldr	r3, [r7, #8]
 800682e:	785b      	ldrb	r3, [r3, #1]
 8006830:	4618      	mov	r0, r3
 8006832:	f000 f922 	bl	8006a7a <RTC_ByteToBcd2>
 8006836:	4603      	mov	r3, r0
 8006838:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800683a:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800683c:	68bb      	ldr	r3, [r7, #8]
 800683e:	789b      	ldrb	r3, [r3, #2]
 8006840:	4618      	mov	r0, r3
 8006842:	f000 f91a 	bl	8006a7a <RTC_ByteToBcd2>
 8006846:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006848:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800684c:	68bb      	ldr	r3, [r7, #8]
 800684e:	781b      	ldrb	r3, [r3, #0]
 8006850:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006852:	4313      	orrs	r3, r2
 8006854:	617b      	str	r3, [r7, #20]
 8006856:	e00e      	b.n	8006876 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006858:	68bb      	ldr	r3, [r7, #8]
 800685a:	78db      	ldrb	r3, [r3, #3]
 800685c:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800685e:	68bb      	ldr	r3, [r7, #8]
 8006860:	785b      	ldrb	r3, [r3, #1]
 8006862:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006864:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8006866:	68ba      	ldr	r2, [r7, #8]
 8006868:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800686a:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800686c:	68bb      	ldr	r3, [r7, #8]
 800686e:	781b      	ldrb	r3, [r3, #0]
 8006870:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006872:	4313      	orrs	r3, r2
 8006874:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	22ca      	movs	r2, #202	; 0xca
 800687c:	625a      	str	r2, [r3, #36]	; 0x24
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	2253      	movs	r2, #83	; 0x53
 8006884:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006886:	68f8      	ldr	r0, [r7, #12]
 8006888:	f000 f89b 	bl	80069c2 <RTC_EnterInitMode>
 800688c:	4603      	mov	r3, r0
 800688e:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8006890:	7cfb      	ldrb	r3, [r7, #19]
 8006892:	2b00      	cmp	r3, #0
 8006894:	d10c      	bne.n	80068b0 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	681a      	ldr	r2, [r3, #0]
 800689a:	697b      	ldr	r3, [r7, #20]
 800689c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80068a0:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80068a4:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80068a6:	68f8      	ldr	r0, [r7, #12]
 80068a8:	f000 f8c2 	bl	8006a30 <RTC_ExitInitMode>
 80068ac:	4603      	mov	r3, r0
 80068ae:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80068b0:	7cfb      	ldrb	r3, [r7, #19]
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d102      	bne.n	80068bc <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	2201      	movs	r2, #1
 80068ba:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	22ff      	movs	r2, #255	; 0xff
 80068c2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	2200      	movs	r2, #0
 80068c8:	771a      	strb	r2, [r3, #28]

  return status;
 80068ca:	7cfb      	ldrb	r3, [r7, #19]
}
 80068cc:	4618      	mov	r0, r3
 80068ce:	371c      	adds	r7, #28
 80068d0:	46bd      	mov	sp, r7
 80068d2:	bd90      	pop	{r4, r7, pc}

080068d4 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80068d4:	b580      	push	{r7, lr}
 80068d6:	b086      	sub	sp, #24
 80068d8:	af00      	add	r7, sp, #0
 80068da:	60f8      	str	r0, [r7, #12]
 80068dc:	60b9      	str	r1, [r7, #8]
 80068de:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80068e0:	2300      	movs	r3, #0
 80068e2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	685b      	ldr	r3, [r3, #4]
 80068ea:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80068ee:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80068f2:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80068f4:	697b      	ldr	r3, [r7, #20]
 80068f6:	0c1b      	lsrs	r3, r3, #16
 80068f8:	b2da      	uxtb	r2, r3
 80068fa:	68bb      	ldr	r3, [r7, #8]
 80068fc:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80068fe:	697b      	ldr	r3, [r7, #20]
 8006900:	0a1b      	lsrs	r3, r3, #8
 8006902:	b2db      	uxtb	r3, r3
 8006904:	f003 031f 	and.w	r3, r3, #31
 8006908:	b2da      	uxtb	r2, r3
 800690a:	68bb      	ldr	r3, [r7, #8]
 800690c:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800690e:	697b      	ldr	r3, [r7, #20]
 8006910:	b2db      	uxtb	r3, r3
 8006912:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006916:	b2da      	uxtb	r2, r3
 8006918:	68bb      	ldr	r3, [r7, #8]
 800691a:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 800691c:	697b      	ldr	r3, [r7, #20]
 800691e:	0b5b      	lsrs	r3, r3, #13
 8006920:	b2db      	uxtb	r3, r3
 8006922:	f003 0307 	and.w	r3, r3, #7
 8006926:	b2da      	uxtb	r2, r3
 8006928:	68bb      	ldr	r3, [r7, #8]
 800692a:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	2b00      	cmp	r3, #0
 8006930:	d11a      	bne.n	8006968 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8006932:	68bb      	ldr	r3, [r7, #8]
 8006934:	78db      	ldrb	r3, [r3, #3]
 8006936:	4618      	mov	r0, r3
 8006938:	f000 f8bc 	bl	8006ab4 <RTC_Bcd2ToByte>
 800693c:	4603      	mov	r3, r0
 800693e:	461a      	mov	r2, r3
 8006940:	68bb      	ldr	r3, [r7, #8]
 8006942:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8006944:	68bb      	ldr	r3, [r7, #8]
 8006946:	785b      	ldrb	r3, [r3, #1]
 8006948:	4618      	mov	r0, r3
 800694a:	f000 f8b3 	bl	8006ab4 <RTC_Bcd2ToByte>
 800694e:	4603      	mov	r3, r0
 8006950:	461a      	mov	r2, r3
 8006952:	68bb      	ldr	r3, [r7, #8]
 8006954:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8006956:	68bb      	ldr	r3, [r7, #8]
 8006958:	789b      	ldrb	r3, [r3, #2]
 800695a:	4618      	mov	r0, r3
 800695c:	f000 f8aa 	bl	8006ab4 <RTC_Bcd2ToByte>
 8006960:	4603      	mov	r3, r0
 8006962:	461a      	mov	r2, r3
 8006964:	68bb      	ldr	r3, [r7, #8]
 8006966:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8006968:	2300      	movs	r3, #0
}
 800696a:	4618      	mov	r0, r3
 800696c:	3718      	adds	r7, #24
 800696e:	46bd      	mov	sp, r7
 8006970:	bd80      	pop	{r7, pc}

08006972 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8006972:	b580      	push	{r7, lr}
 8006974:	b084      	sub	sp, #16
 8006976:	af00      	add	r7, sp, #0
 8006978:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800697a:	2300      	movs	r3, #0
 800697c:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	68da      	ldr	r2, [r3, #12]
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800698c:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800698e:	f7fd fc7b 	bl	8004288 <HAL_GetTick>
 8006992:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006994:	e009      	b.n	80069aa <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006996:	f7fd fc77 	bl	8004288 <HAL_GetTick>
 800699a:	4602      	mov	r2, r0
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	1ad3      	subs	r3, r2, r3
 80069a0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80069a4:	d901      	bls.n	80069aa <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 80069a6:	2303      	movs	r3, #3
 80069a8:	e007      	b.n	80069ba <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	68db      	ldr	r3, [r3, #12]
 80069b0:	f003 0320 	and.w	r3, r3, #32
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d0ee      	beq.n	8006996 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 80069b8:	2300      	movs	r3, #0
}
 80069ba:	4618      	mov	r0, r3
 80069bc:	3710      	adds	r7, #16
 80069be:	46bd      	mov	sp, r7
 80069c0:	bd80      	pop	{r7, pc}

080069c2 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80069c2:	b580      	push	{r7, lr}
 80069c4:	b084      	sub	sp, #16
 80069c6:	af00      	add	r7, sp, #0
 80069c8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80069ca:	2300      	movs	r3, #0
 80069cc:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80069ce:	2300      	movs	r3, #0
 80069d0:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	68db      	ldr	r3, [r3, #12]
 80069d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d122      	bne.n	8006a26 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	68da      	ldr	r2, [r3, #12]
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80069ee:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80069f0:	f7fd fc4a 	bl	8004288 <HAL_GetTick>
 80069f4:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80069f6:	e00c      	b.n	8006a12 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80069f8:	f7fd fc46 	bl	8004288 <HAL_GetTick>
 80069fc:	4602      	mov	r2, r0
 80069fe:	68bb      	ldr	r3, [r7, #8]
 8006a00:	1ad3      	subs	r3, r2, r3
 8006a02:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006a06:	d904      	bls.n	8006a12 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	2204      	movs	r2, #4
 8006a0c:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8006a0e:	2301      	movs	r3, #1
 8006a10:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	68db      	ldr	r3, [r3, #12]
 8006a18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d102      	bne.n	8006a26 <RTC_EnterInitMode+0x64>
 8006a20:	7bfb      	ldrb	r3, [r7, #15]
 8006a22:	2b01      	cmp	r3, #1
 8006a24:	d1e8      	bne.n	80069f8 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8006a26:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a28:	4618      	mov	r0, r3
 8006a2a:	3710      	adds	r7, #16
 8006a2c:	46bd      	mov	sp, r7
 8006a2e:	bd80      	pop	{r7, pc}

08006a30 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8006a30:	b580      	push	{r7, lr}
 8006a32:	b084      	sub	sp, #16
 8006a34:	af00      	add	r7, sp, #0
 8006a36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006a38:	2300      	movs	r3, #0
 8006a3a:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	68da      	ldr	r2, [r3, #12]
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006a4a:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	689b      	ldr	r3, [r3, #8]
 8006a52:	f003 0320 	and.w	r3, r3, #32
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d10a      	bne.n	8006a70 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006a5a:	6878      	ldr	r0, [r7, #4]
 8006a5c:	f7ff ff89 	bl	8006972 <HAL_RTC_WaitForSynchro>
 8006a60:	4603      	mov	r3, r0
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d004      	beq.n	8006a70 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	2204      	movs	r2, #4
 8006a6a:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8006a6c:	2301      	movs	r3, #1
 8006a6e:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8006a70:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a72:	4618      	mov	r0, r3
 8006a74:	3710      	adds	r7, #16
 8006a76:	46bd      	mov	sp, r7
 8006a78:	bd80      	pop	{r7, pc}

08006a7a <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8006a7a:	b480      	push	{r7}
 8006a7c:	b085      	sub	sp, #20
 8006a7e:	af00      	add	r7, sp, #0
 8006a80:	4603      	mov	r3, r0
 8006a82:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 8006a84:	2300      	movs	r3, #0
 8006a86:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 8006a88:	e005      	b.n	8006a96 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8006a8a:	7bfb      	ldrb	r3, [r7, #15]
 8006a8c:	3301      	adds	r3, #1
 8006a8e:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 8006a90:	79fb      	ldrb	r3, [r7, #7]
 8006a92:	3b0a      	subs	r3, #10
 8006a94:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8006a96:	79fb      	ldrb	r3, [r7, #7]
 8006a98:	2b09      	cmp	r3, #9
 8006a9a:	d8f6      	bhi.n	8006a8a <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8006a9c:	7bfb      	ldrb	r3, [r7, #15]
 8006a9e:	011b      	lsls	r3, r3, #4
 8006aa0:	b2da      	uxtb	r2, r3
 8006aa2:	79fb      	ldrb	r3, [r7, #7]
 8006aa4:	4313      	orrs	r3, r2
 8006aa6:	b2db      	uxtb	r3, r3
}
 8006aa8:	4618      	mov	r0, r3
 8006aaa:	3714      	adds	r7, #20
 8006aac:	46bd      	mov	sp, r7
 8006aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab2:	4770      	bx	lr

08006ab4 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8006ab4:	b480      	push	{r7}
 8006ab6:	b085      	sub	sp, #20
 8006ab8:	af00      	add	r7, sp, #0
 8006aba:	4603      	mov	r3, r0
 8006abc:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0U;
 8006abe:	2300      	movs	r3, #0
 8006ac0:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(number & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8006ac2:	79fb      	ldrb	r3, [r7, #7]
 8006ac4:	091b      	lsrs	r3, r3, #4
 8006ac6:	b2db      	uxtb	r3, r3
 8006ac8:	461a      	mov	r2, r3
 8006aca:	0092      	lsls	r2, r2, #2
 8006acc:	4413      	add	r3, r2
 8006ace:	005b      	lsls	r3, r3, #1
 8006ad0:	73fb      	strb	r3, [r7, #15]
  return (tmp + (number & (uint8_t)0x0F));
 8006ad2:	79fb      	ldrb	r3, [r7, #7]
 8006ad4:	f003 030f 	and.w	r3, r3, #15
 8006ad8:	b2da      	uxtb	r2, r3
 8006ada:	7bfb      	ldrb	r3, [r7, #15]
 8006adc:	4413      	add	r3, r2
 8006ade:	b2db      	uxtb	r3, r3
}
 8006ae0:	4618      	mov	r0, r3
 8006ae2:	3714      	adds	r7, #20
 8006ae4:	46bd      	mov	sp, r7
 8006ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aea:	4770      	bx	lr

08006aec <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006aec:	b580      	push	{r7, lr}
 8006aee:	b082      	sub	sp, #8
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d101      	bne.n	8006afe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006afa:	2301      	movs	r3, #1
 8006afc:	e07b      	b.n	8006bf6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d108      	bne.n	8006b18 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	685b      	ldr	r3, [r3, #4]
 8006b0a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006b0e:	d009      	beq.n	8006b24 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	2200      	movs	r2, #0
 8006b14:	61da      	str	r2, [r3, #28]
 8006b16:	e005      	b.n	8006b24 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	2200      	movs	r2, #0
 8006b1c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	2200      	movs	r2, #0
 8006b22:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	2200      	movs	r2, #0
 8006b28:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006b30:	b2db      	uxtb	r3, r3
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d106      	bne.n	8006b44 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	2200      	movs	r2, #0
 8006b3a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006b3e:	6878      	ldr	r0, [r7, #4]
 8006b40:	f7fd f8a0 	bl	8003c84 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	2202      	movs	r2, #2
 8006b48:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	681a      	ldr	r2, [r3, #0]
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006b5a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	685b      	ldr	r3, [r3, #4]
 8006b60:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	689b      	ldr	r3, [r3, #8]
 8006b68:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006b6c:	431a      	orrs	r2, r3
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	68db      	ldr	r3, [r3, #12]
 8006b72:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006b76:	431a      	orrs	r2, r3
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	691b      	ldr	r3, [r3, #16]
 8006b7c:	f003 0302 	and.w	r3, r3, #2
 8006b80:	431a      	orrs	r2, r3
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	695b      	ldr	r3, [r3, #20]
 8006b86:	f003 0301 	and.w	r3, r3, #1
 8006b8a:	431a      	orrs	r2, r3
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	699b      	ldr	r3, [r3, #24]
 8006b90:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006b94:	431a      	orrs	r2, r3
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	69db      	ldr	r3, [r3, #28]
 8006b9a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006b9e:	431a      	orrs	r2, r3
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	6a1b      	ldr	r3, [r3, #32]
 8006ba4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ba8:	ea42 0103 	orr.w	r1, r2, r3
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bb0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	430a      	orrs	r2, r1
 8006bba:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	699b      	ldr	r3, [r3, #24]
 8006bc0:	0c1b      	lsrs	r3, r3, #16
 8006bc2:	f003 0104 	and.w	r1, r3, #4
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bca:	f003 0210 	and.w	r2, r3, #16
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	430a      	orrs	r2, r1
 8006bd4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	69da      	ldr	r2, [r3, #28]
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006be4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	2200      	movs	r2, #0
 8006bea:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	2201      	movs	r2, #1
 8006bf0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006bf4:	2300      	movs	r3, #0
}
 8006bf6:	4618      	mov	r0, r3
 8006bf8:	3708      	adds	r7, #8
 8006bfa:	46bd      	mov	sp, r7
 8006bfc:	bd80      	pop	{r7, pc}

08006bfe <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006bfe:	b580      	push	{r7, lr}
 8006c00:	b088      	sub	sp, #32
 8006c02:	af00      	add	r7, sp, #0
 8006c04:	60f8      	str	r0, [r7, #12]
 8006c06:	60b9      	str	r1, [r7, #8]
 8006c08:	603b      	str	r3, [r7, #0]
 8006c0a:	4613      	mov	r3, r2
 8006c0c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006c0e:	2300      	movs	r3, #0
 8006c10:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006c18:	2b01      	cmp	r3, #1
 8006c1a:	d101      	bne.n	8006c20 <HAL_SPI_Transmit+0x22>
 8006c1c:	2302      	movs	r3, #2
 8006c1e:	e126      	b.n	8006e6e <HAL_SPI_Transmit+0x270>
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	2201      	movs	r2, #1
 8006c24:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006c28:	f7fd fb2e 	bl	8004288 <HAL_GetTick>
 8006c2c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006c2e:	88fb      	ldrh	r3, [r7, #6]
 8006c30:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006c38:	b2db      	uxtb	r3, r3
 8006c3a:	2b01      	cmp	r3, #1
 8006c3c:	d002      	beq.n	8006c44 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006c3e:	2302      	movs	r3, #2
 8006c40:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006c42:	e10b      	b.n	8006e5c <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8006c44:	68bb      	ldr	r3, [r7, #8]
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d002      	beq.n	8006c50 <HAL_SPI_Transmit+0x52>
 8006c4a:	88fb      	ldrh	r3, [r7, #6]
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d102      	bne.n	8006c56 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006c50:	2301      	movs	r3, #1
 8006c52:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006c54:	e102      	b.n	8006e5c <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	2203      	movs	r2, #3
 8006c5a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	2200      	movs	r2, #0
 8006c62:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	68ba      	ldr	r2, [r7, #8]
 8006c68:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	88fa      	ldrh	r2, [r7, #6]
 8006c6e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	88fa      	ldrh	r2, [r7, #6]
 8006c74:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	2200      	movs	r2, #0
 8006c7a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	2200      	movs	r2, #0
 8006c80:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	2200      	movs	r2, #0
 8006c86:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	2200      	movs	r2, #0
 8006c8c:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	2200      	movs	r2, #0
 8006c92:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	689b      	ldr	r3, [r3, #8]
 8006c98:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006c9c:	d10f      	bne.n	8006cbe <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	681a      	ldr	r2, [r3, #0]
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006cac:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	681a      	ldr	r2, [r3, #0]
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006cbc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006cc8:	2b40      	cmp	r3, #64	; 0x40
 8006cca:	d007      	beq.n	8006cdc <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	681a      	ldr	r2, [r3, #0]
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006cda:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	68db      	ldr	r3, [r3, #12]
 8006ce0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006ce4:	d14b      	bne.n	8006d7e <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	685b      	ldr	r3, [r3, #4]
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d002      	beq.n	8006cf4 <HAL_SPI_Transmit+0xf6>
 8006cee:	8afb      	ldrh	r3, [r7, #22]
 8006cf0:	2b01      	cmp	r3, #1
 8006cf2:	d13e      	bne.n	8006d72 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006cf8:	881a      	ldrh	r2, [r3, #0]
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d04:	1c9a      	adds	r2, r3, #2
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006d0e:	b29b      	uxth	r3, r3
 8006d10:	3b01      	subs	r3, #1
 8006d12:	b29a      	uxth	r2, r3
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006d18:	e02b      	b.n	8006d72 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	689b      	ldr	r3, [r3, #8]
 8006d20:	f003 0302 	and.w	r3, r3, #2
 8006d24:	2b02      	cmp	r3, #2
 8006d26:	d112      	bne.n	8006d4e <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d2c:	881a      	ldrh	r2, [r3, #0]
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d38:	1c9a      	adds	r2, r3, #2
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006d42:	b29b      	uxth	r3, r3
 8006d44:	3b01      	subs	r3, #1
 8006d46:	b29a      	uxth	r2, r3
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	86da      	strh	r2, [r3, #54]	; 0x36
 8006d4c:	e011      	b.n	8006d72 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006d4e:	f7fd fa9b 	bl	8004288 <HAL_GetTick>
 8006d52:	4602      	mov	r2, r0
 8006d54:	69bb      	ldr	r3, [r7, #24]
 8006d56:	1ad3      	subs	r3, r2, r3
 8006d58:	683a      	ldr	r2, [r7, #0]
 8006d5a:	429a      	cmp	r2, r3
 8006d5c:	d803      	bhi.n	8006d66 <HAL_SPI_Transmit+0x168>
 8006d5e:	683b      	ldr	r3, [r7, #0]
 8006d60:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006d64:	d102      	bne.n	8006d6c <HAL_SPI_Transmit+0x16e>
 8006d66:	683b      	ldr	r3, [r7, #0]
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d102      	bne.n	8006d72 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8006d6c:	2303      	movs	r3, #3
 8006d6e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006d70:	e074      	b.n	8006e5c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006d76:	b29b      	uxth	r3, r3
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d1ce      	bne.n	8006d1a <HAL_SPI_Transmit+0x11c>
 8006d7c:	e04c      	b.n	8006e18 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	685b      	ldr	r3, [r3, #4]
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d002      	beq.n	8006d8c <HAL_SPI_Transmit+0x18e>
 8006d86:	8afb      	ldrh	r3, [r7, #22]
 8006d88:	2b01      	cmp	r3, #1
 8006d8a:	d140      	bne.n	8006e0e <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	330c      	adds	r3, #12
 8006d96:	7812      	ldrb	r2, [r2, #0]
 8006d98:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d9e:	1c5a      	adds	r2, r3, #1
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006da8:	b29b      	uxth	r3, r3
 8006daa:	3b01      	subs	r3, #1
 8006dac:	b29a      	uxth	r2, r3
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006db2:	e02c      	b.n	8006e0e <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	689b      	ldr	r3, [r3, #8]
 8006dba:	f003 0302 	and.w	r3, r3, #2
 8006dbe:	2b02      	cmp	r3, #2
 8006dc0:	d113      	bne.n	8006dea <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	330c      	adds	r3, #12
 8006dcc:	7812      	ldrb	r2, [r2, #0]
 8006dce:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006dd4:	1c5a      	adds	r2, r3, #1
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006dde:	b29b      	uxth	r3, r3
 8006de0:	3b01      	subs	r3, #1
 8006de2:	b29a      	uxth	r2, r3
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	86da      	strh	r2, [r3, #54]	; 0x36
 8006de8:	e011      	b.n	8006e0e <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006dea:	f7fd fa4d 	bl	8004288 <HAL_GetTick>
 8006dee:	4602      	mov	r2, r0
 8006df0:	69bb      	ldr	r3, [r7, #24]
 8006df2:	1ad3      	subs	r3, r2, r3
 8006df4:	683a      	ldr	r2, [r7, #0]
 8006df6:	429a      	cmp	r2, r3
 8006df8:	d803      	bhi.n	8006e02 <HAL_SPI_Transmit+0x204>
 8006dfa:	683b      	ldr	r3, [r7, #0]
 8006dfc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006e00:	d102      	bne.n	8006e08 <HAL_SPI_Transmit+0x20a>
 8006e02:	683b      	ldr	r3, [r7, #0]
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d102      	bne.n	8006e0e <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8006e08:	2303      	movs	r3, #3
 8006e0a:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006e0c:	e026      	b.n	8006e5c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006e12:	b29b      	uxth	r3, r3
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d1cd      	bne.n	8006db4 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006e18:	69ba      	ldr	r2, [r7, #24]
 8006e1a:	6839      	ldr	r1, [r7, #0]
 8006e1c:	68f8      	ldr	r0, [r7, #12]
 8006e1e:	f000 fb13 	bl	8007448 <SPI_EndRxTxTransaction>
 8006e22:	4603      	mov	r3, r0
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d002      	beq.n	8006e2e <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	2220      	movs	r2, #32
 8006e2c:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	689b      	ldr	r3, [r3, #8]
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d10a      	bne.n	8006e4c <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006e36:	2300      	movs	r3, #0
 8006e38:	613b      	str	r3, [r7, #16]
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	68db      	ldr	r3, [r3, #12]
 8006e40:	613b      	str	r3, [r7, #16]
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	689b      	ldr	r3, [r3, #8]
 8006e48:	613b      	str	r3, [r7, #16]
 8006e4a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d002      	beq.n	8006e5a <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8006e54:	2301      	movs	r3, #1
 8006e56:	77fb      	strb	r3, [r7, #31]
 8006e58:	e000      	b.n	8006e5c <HAL_SPI_Transmit+0x25e>
  }

error:
 8006e5a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	2201      	movs	r2, #1
 8006e60:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	2200      	movs	r2, #0
 8006e68:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006e6c:	7ffb      	ldrb	r3, [r7, #31]
}
 8006e6e:	4618      	mov	r0, r3
 8006e70:	3720      	adds	r7, #32
 8006e72:	46bd      	mov	sp, r7
 8006e74:	bd80      	pop	{r7, pc}
	...

08006e78 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8006e78:	b580      	push	{r7, lr}
 8006e7a:	b086      	sub	sp, #24
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	60f8      	str	r0, [r7, #12]
 8006e80:	60b9      	str	r1, [r7, #8]
 8006e82:	4613      	mov	r3, r2
 8006e84:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006e86:	2300      	movs	r3, #0
 8006e88:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006e90:	2b01      	cmp	r3, #1
 8006e92:	d101      	bne.n	8006e98 <HAL_SPI_Transmit_DMA+0x20>
 8006e94:	2302      	movs	r3, #2
 8006e96:	e09b      	b.n	8006fd0 <HAL_SPI_Transmit_DMA+0x158>
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	2201      	movs	r2, #1
 8006e9c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006ea6:	b2db      	uxtb	r3, r3
 8006ea8:	2b01      	cmp	r3, #1
 8006eaa:	d002      	beq.n	8006eb2 <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 8006eac:	2302      	movs	r3, #2
 8006eae:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006eb0:	e089      	b.n	8006fc6 <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 8006eb2:	68bb      	ldr	r3, [r7, #8]
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d002      	beq.n	8006ebe <HAL_SPI_Transmit_DMA+0x46>
 8006eb8:	88fb      	ldrh	r3, [r7, #6]
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d102      	bne.n	8006ec4 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 8006ebe:	2301      	movs	r3, #1
 8006ec0:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006ec2:	e080      	b.n	8006fc6 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	2203      	movs	r2, #3
 8006ec8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	2200      	movs	r2, #0
 8006ed0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	68ba      	ldr	r2, [r7, #8]
 8006ed6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	88fa      	ldrh	r2, [r7, #6]
 8006edc:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	88fa      	ldrh	r2, [r7, #6]
 8006ee2:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	2200      	movs	r2, #0
 8006ee8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxISR       = NULL;
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	2200      	movs	r2, #0
 8006eee:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	2200      	movs	r2, #0
 8006ef4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	2200      	movs	r2, #0
 8006efa:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	2200      	movs	r2, #0
 8006f00:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	689b      	ldr	r3, [r3, #8]
 8006f06:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006f0a:	d10f      	bne.n	8006f2c <HAL_SPI_Transmit_DMA+0xb4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	681a      	ldr	r2, [r3, #0]
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006f1a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	681a      	ldr	r2, [r3, #0]
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006f2a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006f30:	4a29      	ldr	r2, [pc, #164]	; (8006fd8 <HAL_SPI_Transmit_DMA+0x160>)
 8006f32:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006f38:	4a28      	ldr	r2, [pc, #160]	; (8006fdc <HAL_SPI_Transmit_DMA+0x164>)
 8006f3a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006f40:	4a27      	ldr	r2, [pc, #156]	; (8006fe0 <HAL_SPI_Transmit_DMA+0x168>)
 8006f42:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006f48:	2200      	movs	r2, #0
 8006f4a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f54:	4619      	mov	r1, r3
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	330c      	adds	r3, #12
 8006f5c:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006f62:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006f64:	f7fd fb50 	bl	8004608 <HAL_DMA_Start_IT>
 8006f68:	4603      	mov	r3, r0
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d00c      	beq.n	8006f88 <HAL_SPI_Transmit_DMA+0x110>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f72:	f043 0210 	orr.w	r2, r3, #16
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8006f7a:	2301      	movs	r3, #1
 8006f7c:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	2201      	movs	r2, #1
 8006f82:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 8006f86:	e01e      	b.n	8006fc6 <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f92:	2b40      	cmp	r3, #64	; 0x40
 8006f94:	d007      	beq.n	8006fa6 <HAL_SPI_Transmit_DMA+0x12e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	681a      	ldr	r2, [r3, #0]
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006fa4:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	685a      	ldr	r2, [r3, #4]
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	f042 0220 	orr.w	r2, r2, #32
 8006fb4:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	685a      	ldr	r2, [r3, #4]
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	f042 0202 	orr.w	r2, r2, #2
 8006fc4:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	2200      	movs	r2, #0
 8006fca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006fce:	7dfb      	ldrb	r3, [r7, #23]
}
 8006fd0:	4618      	mov	r0, r3
 8006fd2:	3718      	adds	r7, #24
 8006fd4:	46bd      	mov	sp, r7
 8006fd6:	bd80      	pop	{r7, pc}
 8006fd8:	080072b5 	.word	0x080072b5
 8006fdc:	0800720d 	.word	0x0800720d
 8006fe0:	080072d1 	.word	0x080072d1

08006fe4 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8006fe4:	b580      	push	{r7, lr}
 8006fe6:	b088      	sub	sp, #32
 8006fe8:	af00      	add	r7, sp, #0
 8006fea:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	685b      	ldr	r3, [r3, #4]
 8006ff2:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	689b      	ldr	r3, [r3, #8]
 8006ffa:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006ffc:	69bb      	ldr	r3, [r7, #24]
 8006ffe:	099b      	lsrs	r3, r3, #6
 8007000:	f003 0301 	and.w	r3, r3, #1
 8007004:	2b00      	cmp	r3, #0
 8007006:	d10f      	bne.n	8007028 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007008:	69bb      	ldr	r3, [r7, #24]
 800700a:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800700e:	2b00      	cmp	r3, #0
 8007010:	d00a      	beq.n	8007028 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007012:	69fb      	ldr	r3, [r7, #28]
 8007014:	099b      	lsrs	r3, r3, #6
 8007016:	f003 0301 	and.w	r3, r3, #1
 800701a:	2b00      	cmp	r3, #0
 800701c:	d004      	beq.n	8007028 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007022:	6878      	ldr	r0, [r7, #4]
 8007024:	4798      	blx	r3
    return;
 8007026:	e0d7      	b.n	80071d8 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8007028:	69bb      	ldr	r3, [r7, #24]
 800702a:	085b      	lsrs	r3, r3, #1
 800702c:	f003 0301 	and.w	r3, r3, #1
 8007030:	2b00      	cmp	r3, #0
 8007032:	d00a      	beq.n	800704a <HAL_SPI_IRQHandler+0x66>
 8007034:	69fb      	ldr	r3, [r7, #28]
 8007036:	09db      	lsrs	r3, r3, #7
 8007038:	f003 0301 	and.w	r3, r3, #1
 800703c:	2b00      	cmp	r3, #0
 800703e:	d004      	beq.n	800704a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007044:	6878      	ldr	r0, [r7, #4]
 8007046:	4798      	blx	r3
    return;
 8007048:	e0c6      	b.n	80071d8 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800704a:	69bb      	ldr	r3, [r7, #24]
 800704c:	095b      	lsrs	r3, r3, #5
 800704e:	f003 0301 	and.w	r3, r3, #1
 8007052:	2b00      	cmp	r3, #0
 8007054:	d10c      	bne.n	8007070 <HAL_SPI_IRQHandler+0x8c>
 8007056:	69bb      	ldr	r3, [r7, #24]
 8007058:	099b      	lsrs	r3, r3, #6
 800705a:	f003 0301 	and.w	r3, r3, #1
 800705e:	2b00      	cmp	r3, #0
 8007060:	d106      	bne.n	8007070 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8007062:	69bb      	ldr	r3, [r7, #24]
 8007064:	0a1b      	lsrs	r3, r3, #8
 8007066:	f003 0301 	and.w	r3, r3, #1
 800706a:	2b00      	cmp	r3, #0
 800706c:	f000 80b4 	beq.w	80071d8 <HAL_SPI_IRQHandler+0x1f4>
 8007070:	69fb      	ldr	r3, [r7, #28]
 8007072:	095b      	lsrs	r3, r3, #5
 8007074:	f003 0301 	and.w	r3, r3, #1
 8007078:	2b00      	cmp	r3, #0
 800707a:	f000 80ad 	beq.w	80071d8 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800707e:	69bb      	ldr	r3, [r7, #24]
 8007080:	099b      	lsrs	r3, r3, #6
 8007082:	f003 0301 	and.w	r3, r3, #1
 8007086:	2b00      	cmp	r3, #0
 8007088:	d023      	beq.n	80070d2 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007090:	b2db      	uxtb	r3, r3
 8007092:	2b03      	cmp	r3, #3
 8007094:	d011      	beq.n	80070ba <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800709a:	f043 0204 	orr.w	r2, r3, #4
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80070a2:	2300      	movs	r3, #0
 80070a4:	617b      	str	r3, [r7, #20]
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	68db      	ldr	r3, [r3, #12]
 80070ac:	617b      	str	r3, [r7, #20]
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	689b      	ldr	r3, [r3, #8]
 80070b4:	617b      	str	r3, [r7, #20]
 80070b6:	697b      	ldr	r3, [r7, #20]
 80070b8:	e00b      	b.n	80070d2 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80070ba:	2300      	movs	r3, #0
 80070bc:	613b      	str	r3, [r7, #16]
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	68db      	ldr	r3, [r3, #12]
 80070c4:	613b      	str	r3, [r7, #16]
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	689b      	ldr	r3, [r3, #8]
 80070cc:	613b      	str	r3, [r7, #16]
 80070ce:	693b      	ldr	r3, [r7, #16]
        return;
 80070d0:	e082      	b.n	80071d8 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80070d2:	69bb      	ldr	r3, [r7, #24]
 80070d4:	095b      	lsrs	r3, r3, #5
 80070d6:	f003 0301 	and.w	r3, r3, #1
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d014      	beq.n	8007108 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80070e2:	f043 0201 	orr.w	r2, r3, #1
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80070ea:	2300      	movs	r3, #0
 80070ec:	60fb      	str	r3, [r7, #12]
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	689b      	ldr	r3, [r3, #8]
 80070f4:	60fb      	str	r3, [r7, #12]
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	681a      	ldr	r2, [r3, #0]
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007104:	601a      	str	r2, [r3, #0]
 8007106:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8007108:	69bb      	ldr	r3, [r7, #24]
 800710a:	0a1b      	lsrs	r3, r3, #8
 800710c:	f003 0301 	and.w	r3, r3, #1
 8007110:	2b00      	cmp	r3, #0
 8007112:	d00c      	beq.n	800712e <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007118:	f043 0208 	orr.w	r2, r3, #8
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8007120:	2300      	movs	r3, #0
 8007122:	60bb      	str	r3, [r7, #8]
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	689b      	ldr	r3, [r3, #8]
 800712a:	60bb      	str	r3, [r7, #8]
 800712c:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007132:	2b00      	cmp	r3, #0
 8007134:	d04f      	beq.n	80071d6 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	685a      	ldr	r2, [r3, #4]
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007144:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	2201      	movs	r2, #1
 800714a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800714e:	69fb      	ldr	r3, [r7, #28]
 8007150:	f003 0302 	and.w	r3, r3, #2
 8007154:	2b00      	cmp	r3, #0
 8007156:	d104      	bne.n	8007162 <HAL_SPI_IRQHandler+0x17e>
 8007158:	69fb      	ldr	r3, [r7, #28]
 800715a:	f003 0301 	and.w	r3, r3, #1
 800715e:	2b00      	cmp	r3, #0
 8007160:	d034      	beq.n	80071cc <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	685a      	ldr	r2, [r3, #4]
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	f022 0203 	bic.w	r2, r2, #3
 8007170:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007176:	2b00      	cmp	r3, #0
 8007178:	d011      	beq.n	800719e <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800717e:	4a18      	ldr	r2, [pc, #96]	; (80071e0 <HAL_SPI_IRQHandler+0x1fc>)
 8007180:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007186:	4618      	mov	r0, r3
 8007188:	f7fd fb06 	bl	8004798 <HAL_DMA_Abort_IT>
 800718c:	4603      	mov	r3, r0
 800718e:	2b00      	cmp	r3, #0
 8007190:	d005      	beq.n	800719e <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007196:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d016      	beq.n	80071d4 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80071aa:	4a0d      	ldr	r2, [pc, #52]	; (80071e0 <HAL_SPI_IRQHandler+0x1fc>)
 80071ac:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80071b2:	4618      	mov	r0, r3
 80071b4:	f7fd faf0 	bl	8004798 <HAL_DMA_Abort_IT>
 80071b8:	4603      	mov	r3, r0
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d00a      	beq.n	80071d4 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80071c2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 80071ca:	e003      	b.n	80071d4 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80071cc:	6878      	ldr	r0, [r7, #4]
 80071ce:	f000 f813 	bl	80071f8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80071d2:	e000      	b.n	80071d6 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 80071d4:	bf00      	nop
    return;
 80071d6:	bf00      	nop
  }
}
 80071d8:	3720      	adds	r7, #32
 80071da:	46bd      	mov	sp, r7
 80071dc:	bd80      	pop	{r7, pc}
 80071de:	bf00      	nop
 80071e0:	08007311 	.word	0x08007311

080071e4 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80071e4:	b480      	push	{r7}
 80071e6:	b083      	sub	sp, #12
 80071e8:	af00      	add	r7, sp, #0
 80071ea:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 80071ec:	bf00      	nop
 80071ee:	370c      	adds	r7, #12
 80071f0:	46bd      	mov	sp, r7
 80071f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f6:	4770      	bx	lr

080071f8 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80071f8:	b480      	push	{r7}
 80071fa:	b083      	sub	sp, #12
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8007200:	bf00      	nop
 8007202:	370c      	adds	r7, #12
 8007204:	46bd      	mov	sp, r7
 8007206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800720a:	4770      	bx	lr

0800720c <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800720c:	b580      	push	{r7, lr}
 800720e:	b086      	sub	sp, #24
 8007210:	af00      	add	r7, sp, #0
 8007212:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007218:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800721a:	f7fd f835 	bl	8004288 <HAL_GetTick>
 800721e:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800722a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800722e:	d03b      	beq.n	80072a8 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8007230:	697b      	ldr	r3, [r7, #20]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	685a      	ldr	r2, [r3, #4]
 8007236:	697b      	ldr	r3, [r7, #20]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	f022 0220 	bic.w	r2, r2, #32
 800723e:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8007240:	697b      	ldr	r3, [r7, #20]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	685a      	ldr	r2, [r3, #4]
 8007246:	697b      	ldr	r3, [r7, #20]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	f022 0202 	bic.w	r2, r2, #2
 800724e:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8007250:	693a      	ldr	r2, [r7, #16]
 8007252:	2164      	movs	r1, #100	; 0x64
 8007254:	6978      	ldr	r0, [r7, #20]
 8007256:	f000 f8f7 	bl	8007448 <SPI_EndRxTxTransaction>
 800725a:	4603      	mov	r3, r0
 800725c:	2b00      	cmp	r3, #0
 800725e:	d005      	beq.n	800726c <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007260:	697b      	ldr	r3, [r7, #20]
 8007262:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007264:	f043 0220 	orr.w	r2, r3, #32
 8007268:	697b      	ldr	r3, [r7, #20]
 800726a:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800726c:	697b      	ldr	r3, [r7, #20]
 800726e:	689b      	ldr	r3, [r3, #8]
 8007270:	2b00      	cmp	r3, #0
 8007272:	d10a      	bne.n	800728a <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007274:	2300      	movs	r3, #0
 8007276:	60fb      	str	r3, [r7, #12]
 8007278:	697b      	ldr	r3, [r7, #20]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	68db      	ldr	r3, [r3, #12]
 800727e:	60fb      	str	r3, [r7, #12]
 8007280:	697b      	ldr	r3, [r7, #20]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	689b      	ldr	r3, [r3, #8]
 8007286:	60fb      	str	r3, [r7, #12]
 8007288:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 800728a:	697b      	ldr	r3, [r7, #20]
 800728c:	2200      	movs	r2, #0
 800728e:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8007290:	697b      	ldr	r3, [r7, #20]
 8007292:	2201      	movs	r2, #1
 8007294:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007298:	697b      	ldr	r3, [r7, #20]
 800729a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800729c:	2b00      	cmp	r3, #0
 800729e:	d003      	beq.n	80072a8 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80072a0:	6978      	ldr	r0, [r7, #20]
 80072a2:	f7ff ffa9 	bl	80071f8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80072a6:	e002      	b.n	80072ae <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 80072a8:	6978      	ldr	r0, [r7, #20]
 80072aa:	f7fb f96f 	bl	800258c <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80072ae:	3718      	adds	r7, #24
 80072b0:	46bd      	mov	sp, r7
 80072b2:	bd80      	pop	{r7, pc}

080072b4 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 80072b4:	b580      	push	{r7, lr}
 80072b6:	b084      	sub	sp, #16
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072c0:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 80072c2:	68f8      	ldr	r0, [r7, #12]
 80072c4:	f7ff ff8e 	bl	80071e4 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80072c8:	bf00      	nop
 80072ca:	3710      	adds	r7, #16
 80072cc:	46bd      	mov	sp, r7
 80072ce:	bd80      	pop	{r7, pc}

080072d0 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 80072d0:	b580      	push	{r7, lr}
 80072d2:	b084      	sub	sp, #16
 80072d4:	af00      	add	r7, sp, #0
 80072d6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072dc:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	685a      	ldr	r2, [r3, #4]
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	f022 0203 	bic.w	r2, r2, #3
 80072ec:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072f2:	f043 0210 	orr.w	r2, r3, #16
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	2201      	movs	r2, #1
 80072fe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8007302:	68f8      	ldr	r0, [r7, #12]
 8007304:	f7ff ff78 	bl	80071f8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007308:	bf00      	nop
 800730a:	3710      	adds	r7, #16
 800730c:	46bd      	mov	sp, r7
 800730e:	bd80      	pop	{r7, pc}

08007310 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007310:	b580      	push	{r7, lr}
 8007312:	b084      	sub	sp, #16
 8007314:	af00      	add	r7, sp, #0
 8007316:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800731c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	2200      	movs	r2, #0
 8007322:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	2200      	movs	r2, #0
 8007328:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800732a:	68f8      	ldr	r0, [r7, #12]
 800732c:	f7ff ff64 	bl	80071f8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007330:	bf00      	nop
 8007332:	3710      	adds	r7, #16
 8007334:	46bd      	mov	sp, r7
 8007336:	bd80      	pop	{r7, pc}

08007338 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007338:	b580      	push	{r7, lr}
 800733a:	b088      	sub	sp, #32
 800733c:	af00      	add	r7, sp, #0
 800733e:	60f8      	str	r0, [r7, #12]
 8007340:	60b9      	str	r1, [r7, #8]
 8007342:	603b      	str	r3, [r7, #0]
 8007344:	4613      	mov	r3, r2
 8007346:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007348:	f7fc ff9e 	bl	8004288 <HAL_GetTick>
 800734c:	4602      	mov	r2, r0
 800734e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007350:	1a9b      	subs	r3, r3, r2
 8007352:	683a      	ldr	r2, [r7, #0]
 8007354:	4413      	add	r3, r2
 8007356:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007358:	f7fc ff96 	bl	8004288 <HAL_GetTick>
 800735c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800735e:	4b39      	ldr	r3, [pc, #228]	; (8007444 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	015b      	lsls	r3, r3, #5
 8007364:	0d1b      	lsrs	r3, r3, #20
 8007366:	69fa      	ldr	r2, [r7, #28]
 8007368:	fb02 f303 	mul.w	r3, r2, r3
 800736c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800736e:	e054      	b.n	800741a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007370:	683b      	ldr	r3, [r7, #0]
 8007372:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007376:	d050      	beq.n	800741a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007378:	f7fc ff86 	bl	8004288 <HAL_GetTick>
 800737c:	4602      	mov	r2, r0
 800737e:	69bb      	ldr	r3, [r7, #24]
 8007380:	1ad3      	subs	r3, r2, r3
 8007382:	69fa      	ldr	r2, [r7, #28]
 8007384:	429a      	cmp	r2, r3
 8007386:	d902      	bls.n	800738e <SPI_WaitFlagStateUntilTimeout+0x56>
 8007388:	69fb      	ldr	r3, [r7, #28]
 800738a:	2b00      	cmp	r3, #0
 800738c:	d13d      	bne.n	800740a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	685a      	ldr	r2, [r3, #4]
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800739c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	685b      	ldr	r3, [r3, #4]
 80073a2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80073a6:	d111      	bne.n	80073cc <SPI_WaitFlagStateUntilTimeout+0x94>
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	689b      	ldr	r3, [r3, #8]
 80073ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80073b0:	d004      	beq.n	80073bc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	689b      	ldr	r3, [r3, #8]
 80073b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80073ba:	d107      	bne.n	80073cc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	681a      	ldr	r2, [r3, #0]
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80073ca:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80073d4:	d10f      	bne.n	80073f6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	681a      	ldr	r2, [r3, #0]
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80073e4:	601a      	str	r2, [r3, #0]
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	681a      	ldr	r2, [r3, #0]
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80073f4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	2201      	movs	r2, #1
 80073fa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	2200      	movs	r2, #0
 8007402:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8007406:	2303      	movs	r3, #3
 8007408:	e017      	b.n	800743a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800740a:	697b      	ldr	r3, [r7, #20]
 800740c:	2b00      	cmp	r3, #0
 800740e:	d101      	bne.n	8007414 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007410:	2300      	movs	r3, #0
 8007412:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007414:	697b      	ldr	r3, [r7, #20]
 8007416:	3b01      	subs	r3, #1
 8007418:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	689a      	ldr	r2, [r3, #8]
 8007420:	68bb      	ldr	r3, [r7, #8]
 8007422:	4013      	ands	r3, r2
 8007424:	68ba      	ldr	r2, [r7, #8]
 8007426:	429a      	cmp	r2, r3
 8007428:	bf0c      	ite	eq
 800742a:	2301      	moveq	r3, #1
 800742c:	2300      	movne	r3, #0
 800742e:	b2db      	uxtb	r3, r3
 8007430:	461a      	mov	r2, r3
 8007432:	79fb      	ldrb	r3, [r7, #7]
 8007434:	429a      	cmp	r2, r3
 8007436:	d19b      	bne.n	8007370 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007438:	2300      	movs	r3, #0
}
 800743a:	4618      	mov	r0, r3
 800743c:	3720      	adds	r7, #32
 800743e:	46bd      	mov	sp, r7
 8007440:	bd80      	pop	{r7, pc}
 8007442:	bf00      	nop
 8007444:	20000080 	.word	0x20000080

08007448 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007448:	b580      	push	{r7, lr}
 800744a:	b088      	sub	sp, #32
 800744c:	af02      	add	r7, sp, #8
 800744e:	60f8      	str	r0, [r7, #12]
 8007450:	60b9      	str	r1, [r7, #8]
 8007452:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007454:	4b1b      	ldr	r3, [pc, #108]	; (80074c4 <SPI_EndRxTxTransaction+0x7c>)
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	4a1b      	ldr	r2, [pc, #108]	; (80074c8 <SPI_EndRxTxTransaction+0x80>)
 800745a:	fba2 2303 	umull	r2, r3, r2, r3
 800745e:	0d5b      	lsrs	r3, r3, #21
 8007460:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007464:	fb02 f303 	mul.w	r3, r2, r3
 8007468:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	685b      	ldr	r3, [r3, #4]
 800746e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007472:	d112      	bne.n	800749a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	9300      	str	r3, [sp, #0]
 8007478:	68bb      	ldr	r3, [r7, #8]
 800747a:	2200      	movs	r2, #0
 800747c:	2180      	movs	r1, #128	; 0x80
 800747e:	68f8      	ldr	r0, [r7, #12]
 8007480:	f7ff ff5a 	bl	8007338 <SPI_WaitFlagStateUntilTimeout>
 8007484:	4603      	mov	r3, r0
 8007486:	2b00      	cmp	r3, #0
 8007488:	d016      	beq.n	80074b8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800748e:	f043 0220 	orr.w	r2, r3, #32
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007496:	2303      	movs	r3, #3
 8007498:	e00f      	b.n	80074ba <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800749a:	697b      	ldr	r3, [r7, #20]
 800749c:	2b00      	cmp	r3, #0
 800749e:	d00a      	beq.n	80074b6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80074a0:	697b      	ldr	r3, [r7, #20]
 80074a2:	3b01      	subs	r3, #1
 80074a4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	689b      	ldr	r3, [r3, #8]
 80074ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80074b0:	2b80      	cmp	r3, #128	; 0x80
 80074b2:	d0f2      	beq.n	800749a <SPI_EndRxTxTransaction+0x52>
 80074b4:	e000      	b.n	80074b8 <SPI_EndRxTxTransaction+0x70>
        break;
 80074b6:	bf00      	nop
  }

  return HAL_OK;
 80074b8:	2300      	movs	r3, #0
}
 80074ba:	4618      	mov	r0, r3
 80074bc:	3718      	adds	r7, #24
 80074be:	46bd      	mov	sp, r7
 80074c0:	bd80      	pop	{r7, pc}
 80074c2:	bf00      	nop
 80074c4:	20000080 	.word	0x20000080
 80074c8:	165e9f81 	.word	0x165e9f81

080074cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80074cc:	b580      	push	{r7, lr}
 80074ce:	b082      	sub	sp, #8
 80074d0:	af00      	add	r7, sp, #0
 80074d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d101      	bne.n	80074de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80074da:	2301      	movs	r3, #1
 80074dc:	e041      	b.n	8007562 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80074e4:	b2db      	uxtb	r3, r3
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d106      	bne.n	80074f8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	2200      	movs	r2, #0
 80074ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80074f2:	6878      	ldr	r0, [r7, #4]
 80074f4:	f7fc fc52 	bl	8003d9c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	2202      	movs	r2, #2
 80074fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681a      	ldr	r2, [r3, #0]
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	3304      	adds	r3, #4
 8007508:	4619      	mov	r1, r3
 800750a:	4610      	mov	r0, r2
 800750c:	f000 fa96 	bl	8007a3c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	2201      	movs	r2, #1
 8007514:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	2201      	movs	r2, #1
 800751c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	2201      	movs	r2, #1
 8007524:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	2201      	movs	r2, #1
 800752c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	2201      	movs	r2, #1
 8007534:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	2201      	movs	r2, #1
 800753c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	2201      	movs	r2, #1
 8007544:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	2201      	movs	r2, #1
 800754c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	2201      	movs	r2, #1
 8007554:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	2201      	movs	r2, #1
 800755c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007560:	2300      	movs	r3, #0
}
 8007562:	4618      	mov	r0, r3
 8007564:	3708      	adds	r7, #8
 8007566:	46bd      	mov	sp, r7
 8007568:	bd80      	pop	{r7, pc}
	...

0800756c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800756c:	b480      	push	{r7}
 800756e:	b085      	sub	sp, #20
 8007570:	af00      	add	r7, sp, #0
 8007572:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800757a:	b2db      	uxtb	r3, r3
 800757c:	2b01      	cmp	r3, #1
 800757e:	d001      	beq.n	8007584 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007580:	2301      	movs	r3, #1
 8007582:	e04e      	b.n	8007622 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	2202      	movs	r2, #2
 8007588:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	68da      	ldr	r2, [r3, #12]
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	f042 0201 	orr.w	r2, r2, #1
 800759a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	4a23      	ldr	r2, [pc, #140]	; (8007630 <HAL_TIM_Base_Start_IT+0xc4>)
 80075a2:	4293      	cmp	r3, r2
 80075a4:	d022      	beq.n	80075ec <HAL_TIM_Base_Start_IT+0x80>
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80075ae:	d01d      	beq.n	80075ec <HAL_TIM_Base_Start_IT+0x80>
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	4a1f      	ldr	r2, [pc, #124]	; (8007634 <HAL_TIM_Base_Start_IT+0xc8>)
 80075b6:	4293      	cmp	r3, r2
 80075b8:	d018      	beq.n	80075ec <HAL_TIM_Base_Start_IT+0x80>
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	4a1e      	ldr	r2, [pc, #120]	; (8007638 <HAL_TIM_Base_Start_IT+0xcc>)
 80075c0:	4293      	cmp	r3, r2
 80075c2:	d013      	beq.n	80075ec <HAL_TIM_Base_Start_IT+0x80>
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	4a1c      	ldr	r2, [pc, #112]	; (800763c <HAL_TIM_Base_Start_IT+0xd0>)
 80075ca:	4293      	cmp	r3, r2
 80075cc:	d00e      	beq.n	80075ec <HAL_TIM_Base_Start_IT+0x80>
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	4a1b      	ldr	r2, [pc, #108]	; (8007640 <HAL_TIM_Base_Start_IT+0xd4>)
 80075d4:	4293      	cmp	r3, r2
 80075d6:	d009      	beq.n	80075ec <HAL_TIM_Base_Start_IT+0x80>
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	4a19      	ldr	r2, [pc, #100]	; (8007644 <HAL_TIM_Base_Start_IT+0xd8>)
 80075de:	4293      	cmp	r3, r2
 80075e0:	d004      	beq.n	80075ec <HAL_TIM_Base_Start_IT+0x80>
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	4a18      	ldr	r2, [pc, #96]	; (8007648 <HAL_TIM_Base_Start_IT+0xdc>)
 80075e8:	4293      	cmp	r3, r2
 80075ea:	d111      	bne.n	8007610 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	689b      	ldr	r3, [r3, #8]
 80075f2:	f003 0307 	and.w	r3, r3, #7
 80075f6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	2b06      	cmp	r3, #6
 80075fc:	d010      	beq.n	8007620 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	681a      	ldr	r2, [r3, #0]
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	f042 0201 	orr.w	r2, r2, #1
 800760c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800760e:	e007      	b.n	8007620 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	681a      	ldr	r2, [r3, #0]
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	f042 0201 	orr.w	r2, r2, #1
 800761e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007620:	2300      	movs	r3, #0
}
 8007622:	4618      	mov	r0, r3
 8007624:	3714      	adds	r7, #20
 8007626:	46bd      	mov	sp, r7
 8007628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800762c:	4770      	bx	lr
 800762e:	bf00      	nop
 8007630:	40010000 	.word	0x40010000
 8007634:	40000400 	.word	0x40000400
 8007638:	40000800 	.word	0x40000800
 800763c:	40000c00 	.word	0x40000c00
 8007640:	40010400 	.word	0x40010400
 8007644:	40014000 	.word	0x40014000
 8007648:	40001800 	.word	0x40001800

0800764c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800764c:	b580      	push	{r7, lr}
 800764e:	b082      	sub	sp, #8
 8007650:	af00      	add	r7, sp, #0
 8007652:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	691b      	ldr	r3, [r3, #16]
 800765a:	f003 0302 	and.w	r3, r3, #2
 800765e:	2b02      	cmp	r3, #2
 8007660:	d122      	bne.n	80076a8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	68db      	ldr	r3, [r3, #12]
 8007668:	f003 0302 	and.w	r3, r3, #2
 800766c:	2b02      	cmp	r3, #2
 800766e:	d11b      	bne.n	80076a8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	f06f 0202 	mvn.w	r2, #2
 8007678:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	2201      	movs	r2, #1
 800767e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	699b      	ldr	r3, [r3, #24]
 8007686:	f003 0303 	and.w	r3, r3, #3
 800768a:	2b00      	cmp	r3, #0
 800768c:	d003      	beq.n	8007696 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800768e:	6878      	ldr	r0, [r7, #4]
 8007690:	f000 f9b5 	bl	80079fe <HAL_TIM_IC_CaptureCallback>
 8007694:	e005      	b.n	80076a2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007696:	6878      	ldr	r0, [r7, #4]
 8007698:	f000 f9a7 	bl	80079ea <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800769c:	6878      	ldr	r0, [r7, #4]
 800769e:	f000 f9b8 	bl	8007a12 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	2200      	movs	r2, #0
 80076a6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	691b      	ldr	r3, [r3, #16]
 80076ae:	f003 0304 	and.w	r3, r3, #4
 80076b2:	2b04      	cmp	r3, #4
 80076b4:	d122      	bne.n	80076fc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	68db      	ldr	r3, [r3, #12]
 80076bc:	f003 0304 	and.w	r3, r3, #4
 80076c0:	2b04      	cmp	r3, #4
 80076c2:	d11b      	bne.n	80076fc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	f06f 0204 	mvn.w	r2, #4
 80076cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	2202      	movs	r2, #2
 80076d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	699b      	ldr	r3, [r3, #24]
 80076da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d003      	beq.n	80076ea <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80076e2:	6878      	ldr	r0, [r7, #4]
 80076e4:	f000 f98b 	bl	80079fe <HAL_TIM_IC_CaptureCallback>
 80076e8:	e005      	b.n	80076f6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80076ea:	6878      	ldr	r0, [r7, #4]
 80076ec:	f000 f97d 	bl	80079ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80076f0:	6878      	ldr	r0, [r7, #4]
 80076f2:	f000 f98e 	bl	8007a12 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	2200      	movs	r2, #0
 80076fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	691b      	ldr	r3, [r3, #16]
 8007702:	f003 0308 	and.w	r3, r3, #8
 8007706:	2b08      	cmp	r3, #8
 8007708:	d122      	bne.n	8007750 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	68db      	ldr	r3, [r3, #12]
 8007710:	f003 0308 	and.w	r3, r3, #8
 8007714:	2b08      	cmp	r3, #8
 8007716:	d11b      	bne.n	8007750 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	f06f 0208 	mvn.w	r2, #8
 8007720:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	2204      	movs	r2, #4
 8007726:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	69db      	ldr	r3, [r3, #28]
 800772e:	f003 0303 	and.w	r3, r3, #3
 8007732:	2b00      	cmp	r3, #0
 8007734:	d003      	beq.n	800773e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007736:	6878      	ldr	r0, [r7, #4]
 8007738:	f000 f961 	bl	80079fe <HAL_TIM_IC_CaptureCallback>
 800773c:	e005      	b.n	800774a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800773e:	6878      	ldr	r0, [r7, #4]
 8007740:	f000 f953 	bl	80079ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007744:	6878      	ldr	r0, [r7, #4]
 8007746:	f000 f964 	bl	8007a12 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	2200      	movs	r2, #0
 800774e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	691b      	ldr	r3, [r3, #16]
 8007756:	f003 0310 	and.w	r3, r3, #16
 800775a:	2b10      	cmp	r3, #16
 800775c:	d122      	bne.n	80077a4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	68db      	ldr	r3, [r3, #12]
 8007764:	f003 0310 	and.w	r3, r3, #16
 8007768:	2b10      	cmp	r3, #16
 800776a:	d11b      	bne.n	80077a4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	f06f 0210 	mvn.w	r2, #16
 8007774:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	2208      	movs	r2, #8
 800777a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	69db      	ldr	r3, [r3, #28]
 8007782:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007786:	2b00      	cmp	r3, #0
 8007788:	d003      	beq.n	8007792 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800778a:	6878      	ldr	r0, [r7, #4]
 800778c:	f000 f937 	bl	80079fe <HAL_TIM_IC_CaptureCallback>
 8007790:	e005      	b.n	800779e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007792:	6878      	ldr	r0, [r7, #4]
 8007794:	f000 f929 	bl	80079ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007798:	6878      	ldr	r0, [r7, #4]
 800779a:	f000 f93a 	bl	8007a12 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	2200      	movs	r2, #0
 80077a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	691b      	ldr	r3, [r3, #16]
 80077aa:	f003 0301 	and.w	r3, r3, #1
 80077ae:	2b01      	cmp	r3, #1
 80077b0:	d10e      	bne.n	80077d0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	68db      	ldr	r3, [r3, #12]
 80077b8:	f003 0301 	and.w	r3, r3, #1
 80077bc:	2b01      	cmp	r3, #1
 80077be:	d107      	bne.n	80077d0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	f06f 0201 	mvn.w	r2, #1
 80077c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80077ca:	6878      	ldr	r0, [r7, #4]
 80077cc:	f7fb fdd6 	bl	800337c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	691b      	ldr	r3, [r3, #16]
 80077d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80077da:	2b80      	cmp	r3, #128	; 0x80
 80077dc:	d10e      	bne.n	80077fc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	68db      	ldr	r3, [r3, #12]
 80077e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80077e8:	2b80      	cmp	r3, #128	; 0x80
 80077ea:	d107      	bne.n	80077fc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80077f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80077f6:	6878      	ldr	r0, [r7, #4]
 80077f8:	f000 fae0 	bl	8007dbc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	691b      	ldr	r3, [r3, #16]
 8007802:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007806:	2b40      	cmp	r3, #64	; 0x40
 8007808:	d10e      	bne.n	8007828 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	68db      	ldr	r3, [r3, #12]
 8007810:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007814:	2b40      	cmp	r3, #64	; 0x40
 8007816:	d107      	bne.n	8007828 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007820:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007822:	6878      	ldr	r0, [r7, #4]
 8007824:	f000 f8ff 	bl	8007a26 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	691b      	ldr	r3, [r3, #16]
 800782e:	f003 0320 	and.w	r3, r3, #32
 8007832:	2b20      	cmp	r3, #32
 8007834:	d10e      	bne.n	8007854 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	68db      	ldr	r3, [r3, #12]
 800783c:	f003 0320 	and.w	r3, r3, #32
 8007840:	2b20      	cmp	r3, #32
 8007842:	d107      	bne.n	8007854 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	f06f 0220 	mvn.w	r2, #32
 800784c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800784e:	6878      	ldr	r0, [r7, #4]
 8007850:	f000 faaa 	bl	8007da8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007854:	bf00      	nop
 8007856:	3708      	adds	r7, #8
 8007858:	46bd      	mov	sp, r7
 800785a:	bd80      	pop	{r7, pc}

0800785c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800785c:	b580      	push	{r7, lr}
 800785e:	b084      	sub	sp, #16
 8007860:	af00      	add	r7, sp, #0
 8007862:	6078      	str	r0, [r7, #4]
 8007864:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007866:	2300      	movs	r3, #0
 8007868:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007870:	2b01      	cmp	r3, #1
 8007872:	d101      	bne.n	8007878 <HAL_TIM_ConfigClockSource+0x1c>
 8007874:	2302      	movs	r3, #2
 8007876:	e0b4      	b.n	80079e2 <HAL_TIM_ConfigClockSource+0x186>
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	2201      	movs	r2, #1
 800787c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	2202      	movs	r2, #2
 8007884:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	689b      	ldr	r3, [r3, #8]
 800788e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007890:	68bb      	ldr	r3, [r7, #8]
 8007892:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007896:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007898:	68bb      	ldr	r3, [r7, #8]
 800789a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800789e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	68ba      	ldr	r2, [r7, #8]
 80078a6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80078a8:	683b      	ldr	r3, [r7, #0]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80078b0:	d03e      	beq.n	8007930 <HAL_TIM_ConfigClockSource+0xd4>
 80078b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80078b6:	f200 8087 	bhi.w	80079c8 <HAL_TIM_ConfigClockSource+0x16c>
 80078ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80078be:	f000 8086 	beq.w	80079ce <HAL_TIM_ConfigClockSource+0x172>
 80078c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80078c6:	d87f      	bhi.n	80079c8 <HAL_TIM_ConfigClockSource+0x16c>
 80078c8:	2b70      	cmp	r3, #112	; 0x70
 80078ca:	d01a      	beq.n	8007902 <HAL_TIM_ConfigClockSource+0xa6>
 80078cc:	2b70      	cmp	r3, #112	; 0x70
 80078ce:	d87b      	bhi.n	80079c8 <HAL_TIM_ConfigClockSource+0x16c>
 80078d0:	2b60      	cmp	r3, #96	; 0x60
 80078d2:	d050      	beq.n	8007976 <HAL_TIM_ConfigClockSource+0x11a>
 80078d4:	2b60      	cmp	r3, #96	; 0x60
 80078d6:	d877      	bhi.n	80079c8 <HAL_TIM_ConfigClockSource+0x16c>
 80078d8:	2b50      	cmp	r3, #80	; 0x50
 80078da:	d03c      	beq.n	8007956 <HAL_TIM_ConfigClockSource+0xfa>
 80078dc:	2b50      	cmp	r3, #80	; 0x50
 80078de:	d873      	bhi.n	80079c8 <HAL_TIM_ConfigClockSource+0x16c>
 80078e0:	2b40      	cmp	r3, #64	; 0x40
 80078e2:	d058      	beq.n	8007996 <HAL_TIM_ConfigClockSource+0x13a>
 80078e4:	2b40      	cmp	r3, #64	; 0x40
 80078e6:	d86f      	bhi.n	80079c8 <HAL_TIM_ConfigClockSource+0x16c>
 80078e8:	2b30      	cmp	r3, #48	; 0x30
 80078ea:	d064      	beq.n	80079b6 <HAL_TIM_ConfigClockSource+0x15a>
 80078ec:	2b30      	cmp	r3, #48	; 0x30
 80078ee:	d86b      	bhi.n	80079c8 <HAL_TIM_ConfigClockSource+0x16c>
 80078f0:	2b20      	cmp	r3, #32
 80078f2:	d060      	beq.n	80079b6 <HAL_TIM_ConfigClockSource+0x15a>
 80078f4:	2b20      	cmp	r3, #32
 80078f6:	d867      	bhi.n	80079c8 <HAL_TIM_ConfigClockSource+0x16c>
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d05c      	beq.n	80079b6 <HAL_TIM_ConfigClockSource+0x15a>
 80078fc:	2b10      	cmp	r3, #16
 80078fe:	d05a      	beq.n	80079b6 <HAL_TIM_ConfigClockSource+0x15a>
 8007900:	e062      	b.n	80079c8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	6818      	ldr	r0, [r3, #0]
 8007906:	683b      	ldr	r3, [r7, #0]
 8007908:	6899      	ldr	r1, [r3, #8]
 800790a:	683b      	ldr	r3, [r7, #0]
 800790c:	685a      	ldr	r2, [r3, #4]
 800790e:	683b      	ldr	r3, [r7, #0]
 8007910:	68db      	ldr	r3, [r3, #12]
 8007912:	f000 f9ad 	bl	8007c70 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	689b      	ldr	r3, [r3, #8]
 800791c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800791e:	68bb      	ldr	r3, [r7, #8]
 8007920:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007924:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	68ba      	ldr	r2, [r7, #8]
 800792c:	609a      	str	r2, [r3, #8]
      break;
 800792e:	e04f      	b.n	80079d0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	6818      	ldr	r0, [r3, #0]
 8007934:	683b      	ldr	r3, [r7, #0]
 8007936:	6899      	ldr	r1, [r3, #8]
 8007938:	683b      	ldr	r3, [r7, #0]
 800793a:	685a      	ldr	r2, [r3, #4]
 800793c:	683b      	ldr	r3, [r7, #0]
 800793e:	68db      	ldr	r3, [r3, #12]
 8007940:	f000 f996 	bl	8007c70 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	689a      	ldr	r2, [r3, #8]
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007952:	609a      	str	r2, [r3, #8]
      break;
 8007954:	e03c      	b.n	80079d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	6818      	ldr	r0, [r3, #0]
 800795a:	683b      	ldr	r3, [r7, #0]
 800795c:	6859      	ldr	r1, [r3, #4]
 800795e:	683b      	ldr	r3, [r7, #0]
 8007960:	68db      	ldr	r3, [r3, #12]
 8007962:	461a      	mov	r2, r3
 8007964:	f000 f90a 	bl	8007b7c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	2150      	movs	r1, #80	; 0x50
 800796e:	4618      	mov	r0, r3
 8007970:	f000 f963 	bl	8007c3a <TIM_ITRx_SetConfig>
      break;
 8007974:	e02c      	b.n	80079d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	6818      	ldr	r0, [r3, #0]
 800797a:	683b      	ldr	r3, [r7, #0]
 800797c:	6859      	ldr	r1, [r3, #4]
 800797e:	683b      	ldr	r3, [r7, #0]
 8007980:	68db      	ldr	r3, [r3, #12]
 8007982:	461a      	mov	r2, r3
 8007984:	f000 f929 	bl	8007bda <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	2160      	movs	r1, #96	; 0x60
 800798e:	4618      	mov	r0, r3
 8007990:	f000 f953 	bl	8007c3a <TIM_ITRx_SetConfig>
      break;
 8007994:	e01c      	b.n	80079d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	6818      	ldr	r0, [r3, #0]
 800799a:	683b      	ldr	r3, [r7, #0]
 800799c:	6859      	ldr	r1, [r3, #4]
 800799e:	683b      	ldr	r3, [r7, #0]
 80079a0:	68db      	ldr	r3, [r3, #12]
 80079a2:	461a      	mov	r2, r3
 80079a4:	f000 f8ea 	bl	8007b7c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	2140      	movs	r1, #64	; 0x40
 80079ae:	4618      	mov	r0, r3
 80079b0:	f000 f943 	bl	8007c3a <TIM_ITRx_SetConfig>
      break;
 80079b4:	e00c      	b.n	80079d0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	681a      	ldr	r2, [r3, #0]
 80079ba:	683b      	ldr	r3, [r7, #0]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	4619      	mov	r1, r3
 80079c0:	4610      	mov	r0, r2
 80079c2:	f000 f93a 	bl	8007c3a <TIM_ITRx_SetConfig>
      break;
 80079c6:	e003      	b.n	80079d0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80079c8:	2301      	movs	r3, #1
 80079ca:	73fb      	strb	r3, [r7, #15]
      break;
 80079cc:	e000      	b.n	80079d0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80079ce:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	2201      	movs	r2, #1
 80079d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	2200      	movs	r2, #0
 80079dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80079e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80079e2:	4618      	mov	r0, r3
 80079e4:	3710      	adds	r7, #16
 80079e6:	46bd      	mov	sp, r7
 80079e8:	bd80      	pop	{r7, pc}

080079ea <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80079ea:	b480      	push	{r7}
 80079ec:	b083      	sub	sp, #12
 80079ee:	af00      	add	r7, sp, #0
 80079f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80079f2:	bf00      	nop
 80079f4:	370c      	adds	r7, #12
 80079f6:	46bd      	mov	sp, r7
 80079f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079fc:	4770      	bx	lr

080079fe <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80079fe:	b480      	push	{r7}
 8007a00:	b083      	sub	sp, #12
 8007a02:	af00      	add	r7, sp, #0
 8007a04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007a06:	bf00      	nop
 8007a08:	370c      	adds	r7, #12
 8007a0a:	46bd      	mov	sp, r7
 8007a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a10:	4770      	bx	lr

08007a12 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007a12:	b480      	push	{r7}
 8007a14:	b083      	sub	sp, #12
 8007a16:	af00      	add	r7, sp, #0
 8007a18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007a1a:	bf00      	nop
 8007a1c:	370c      	adds	r7, #12
 8007a1e:	46bd      	mov	sp, r7
 8007a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a24:	4770      	bx	lr

08007a26 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007a26:	b480      	push	{r7}
 8007a28:	b083      	sub	sp, #12
 8007a2a:	af00      	add	r7, sp, #0
 8007a2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007a2e:	bf00      	nop
 8007a30:	370c      	adds	r7, #12
 8007a32:	46bd      	mov	sp, r7
 8007a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a38:	4770      	bx	lr
	...

08007a3c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007a3c:	b480      	push	{r7}
 8007a3e:	b085      	sub	sp, #20
 8007a40:	af00      	add	r7, sp, #0
 8007a42:	6078      	str	r0, [r7, #4]
 8007a44:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	4a40      	ldr	r2, [pc, #256]	; (8007b50 <TIM_Base_SetConfig+0x114>)
 8007a50:	4293      	cmp	r3, r2
 8007a52:	d013      	beq.n	8007a7c <TIM_Base_SetConfig+0x40>
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007a5a:	d00f      	beq.n	8007a7c <TIM_Base_SetConfig+0x40>
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	4a3d      	ldr	r2, [pc, #244]	; (8007b54 <TIM_Base_SetConfig+0x118>)
 8007a60:	4293      	cmp	r3, r2
 8007a62:	d00b      	beq.n	8007a7c <TIM_Base_SetConfig+0x40>
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	4a3c      	ldr	r2, [pc, #240]	; (8007b58 <TIM_Base_SetConfig+0x11c>)
 8007a68:	4293      	cmp	r3, r2
 8007a6a:	d007      	beq.n	8007a7c <TIM_Base_SetConfig+0x40>
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	4a3b      	ldr	r2, [pc, #236]	; (8007b5c <TIM_Base_SetConfig+0x120>)
 8007a70:	4293      	cmp	r3, r2
 8007a72:	d003      	beq.n	8007a7c <TIM_Base_SetConfig+0x40>
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	4a3a      	ldr	r2, [pc, #232]	; (8007b60 <TIM_Base_SetConfig+0x124>)
 8007a78:	4293      	cmp	r3, r2
 8007a7a:	d108      	bne.n	8007a8e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a82:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007a84:	683b      	ldr	r3, [r7, #0]
 8007a86:	685b      	ldr	r3, [r3, #4]
 8007a88:	68fa      	ldr	r2, [r7, #12]
 8007a8a:	4313      	orrs	r3, r2
 8007a8c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	4a2f      	ldr	r2, [pc, #188]	; (8007b50 <TIM_Base_SetConfig+0x114>)
 8007a92:	4293      	cmp	r3, r2
 8007a94:	d02b      	beq.n	8007aee <TIM_Base_SetConfig+0xb2>
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007a9c:	d027      	beq.n	8007aee <TIM_Base_SetConfig+0xb2>
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	4a2c      	ldr	r2, [pc, #176]	; (8007b54 <TIM_Base_SetConfig+0x118>)
 8007aa2:	4293      	cmp	r3, r2
 8007aa4:	d023      	beq.n	8007aee <TIM_Base_SetConfig+0xb2>
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	4a2b      	ldr	r2, [pc, #172]	; (8007b58 <TIM_Base_SetConfig+0x11c>)
 8007aaa:	4293      	cmp	r3, r2
 8007aac:	d01f      	beq.n	8007aee <TIM_Base_SetConfig+0xb2>
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	4a2a      	ldr	r2, [pc, #168]	; (8007b5c <TIM_Base_SetConfig+0x120>)
 8007ab2:	4293      	cmp	r3, r2
 8007ab4:	d01b      	beq.n	8007aee <TIM_Base_SetConfig+0xb2>
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	4a29      	ldr	r2, [pc, #164]	; (8007b60 <TIM_Base_SetConfig+0x124>)
 8007aba:	4293      	cmp	r3, r2
 8007abc:	d017      	beq.n	8007aee <TIM_Base_SetConfig+0xb2>
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	4a28      	ldr	r2, [pc, #160]	; (8007b64 <TIM_Base_SetConfig+0x128>)
 8007ac2:	4293      	cmp	r3, r2
 8007ac4:	d013      	beq.n	8007aee <TIM_Base_SetConfig+0xb2>
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	4a27      	ldr	r2, [pc, #156]	; (8007b68 <TIM_Base_SetConfig+0x12c>)
 8007aca:	4293      	cmp	r3, r2
 8007acc:	d00f      	beq.n	8007aee <TIM_Base_SetConfig+0xb2>
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	4a26      	ldr	r2, [pc, #152]	; (8007b6c <TIM_Base_SetConfig+0x130>)
 8007ad2:	4293      	cmp	r3, r2
 8007ad4:	d00b      	beq.n	8007aee <TIM_Base_SetConfig+0xb2>
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	4a25      	ldr	r2, [pc, #148]	; (8007b70 <TIM_Base_SetConfig+0x134>)
 8007ada:	4293      	cmp	r3, r2
 8007adc:	d007      	beq.n	8007aee <TIM_Base_SetConfig+0xb2>
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	4a24      	ldr	r2, [pc, #144]	; (8007b74 <TIM_Base_SetConfig+0x138>)
 8007ae2:	4293      	cmp	r3, r2
 8007ae4:	d003      	beq.n	8007aee <TIM_Base_SetConfig+0xb2>
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	4a23      	ldr	r2, [pc, #140]	; (8007b78 <TIM_Base_SetConfig+0x13c>)
 8007aea:	4293      	cmp	r3, r2
 8007aec:	d108      	bne.n	8007b00 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007af4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007af6:	683b      	ldr	r3, [r7, #0]
 8007af8:	68db      	ldr	r3, [r3, #12]
 8007afa:	68fa      	ldr	r2, [r7, #12]
 8007afc:	4313      	orrs	r3, r2
 8007afe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007b06:	683b      	ldr	r3, [r7, #0]
 8007b08:	695b      	ldr	r3, [r3, #20]
 8007b0a:	4313      	orrs	r3, r2
 8007b0c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	68fa      	ldr	r2, [r7, #12]
 8007b12:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007b14:	683b      	ldr	r3, [r7, #0]
 8007b16:	689a      	ldr	r2, [r3, #8]
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007b1c:	683b      	ldr	r3, [r7, #0]
 8007b1e:	681a      	ldr	r2, [r3, #0]
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	4a0a      	ldr	r2, [pc, #40]	; (8007b50 <TIM_Base_SetConfig+0x114>)
 8007b28:	4293      	cmp	r3, r2
 8007b2a:	d003      	beq.n	8007b34 <TIM_Base_SetConfig+0xf8>
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	4a0c      	ldr	r2, [pc, #48]	; (8007b60 <TIM_Base_SetConfig+0x124>)
 8007b30:	4293      	cmp	r3, r2
 8007b32:	d103      	bne.n	8007b3c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007b34:	683b      	ldr	r3, [r7, #0]
 8007b36:	691a      	ldr	r2, [r3, #16]
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	2201      	movs	r2, #1
 8007b40:	615a      	str	r2, [r3, #20]
}
 8007b42:	bf00      	nop
 8007b44:	3714      	adds	r7, #20
 8007b46:	46bd      	mov	sp, r7
 8007b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b4c:	4770      	bx	lr
 8007b4e:	bf00      	nop
 8007b50:	40010000 	.word	0x40010000
 8007b54:	40000400 	.word	0x40000400
 8007b58:	40000800 	.word	0x40000800
 8007b5c:	40000c00 	.word	0x40000c00
 8007b60:	40010400 	.word	0x40010400
 8007b64:	40014000 	.word	0x40014000
 8007b68:	40014400 	.word	0x40014400
 8007b6c:	40014800 	.word	0x40014800
 8007b70:	40001800 	.word	0x40001800
 8007b74:	40001c00 	.word	0x40001c00
 8007b78:	40002000 	.word	0x40002000

08007b7c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007b7c:	b480      	push	{r7}
 8007b7e:	b087      	sub	sp, #28
 8007b80:	af00      	add	r7, sp, #0
 8007b82:	60f8      	str	r0, [r7, #12]
 8007b84:	60b9      	str	r1, [r7, #8]
 8007b86:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	6a1b      	ldr	r3, [r3, #32]
 8007b8c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	6a1b      	ldr	r3, [r3, #32]
 8007b92:	f023 0201 	bic.w	r2, r3, #1
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	699b      	ldr	r3, [r3, #24]
 8007b9e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007ba0:	693b      	ldr	r3, [r7, #16]
 8007ba2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007ba6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	011b      	lsls	r3, r3, #4
 8007bac:	693a      	ldr	r2, [r7, #16]
 8007bae:	4313      	orrs	r3, r2
 8007bb0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007bb2:	697b      	ldr	r3, [r7, #20]
 8007bb4:	f023 030a 	bic.w	r3, r3, #10
 8007bb8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007bba:	697a      	ldr	r2, [r7, #20]
 8007bbc:	68bb      	ldr	r3, [r7, #8]
 8007bbe:	4313      	orrs	r3, r2
 8007bc0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	693a      	ldr	r2, [r7, #16]
 8007bc6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	697a      	ldr	r2, [r7, #20]
 8007bcc:	621a      	str	r2, [r3, #32]
}
 8007bce:	bf00      	nop
 8007bd0:	371c      	adds	r7, #28
 8007bd2:	46bd      	mov	sp, r7
 8007bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd8:	4770      	bx	lr

08007bda <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007bda:	b480      	push	{r7}
 8007bdc:	b087      	sub	sp, #28
 8007bde:	af00      	add	r7, sp, #0
 8007be0:	60f8      	str	r0, [r7, #12]
 8007be2:	60b9      	str	r1, [r7, #8]
 8007be4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	6a1b      	ldr	r3, [r3, #32]
 8007bea:	f023 0210 	bic.w	r2, r3, #16
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	699b      	ldr	r3, [r3, #24]
 8007bf6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	6a1b      	ldr	r3, [r3, #32]
 8007bfc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007bfe:	697b      	ldr	r3, [r7, #20]
 8007c00:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007c04:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	031b      	lsls	r3, r3, #12
 8007c0a:	697a      	ldr	r2, [r7, #20]
 8007c0c:	4313      	orrs	r3, r2
 8007c0e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007c10:	693b      	ldr	r3, [r7, #16]
 8007c12:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007c16:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007c18:	68bb      	ldr	r3, [r7, #8]
 8007c1a:	011b      	lsls	r3, r3, #4
 8007c1c:	693a      	ldr	r2, [r7, #16]
 8007c1e:	4313      	orrs	r3, r2
 8007c20:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	697a      	ldr	r2, [r7, #20]
 8007c26:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	693a      	ldr	r2, [r7, #16]
 8007c2c:	621a      	str	r2, [r3, #32]
}
 8007c2e:	bf00      	nop
 8007c30:	371c      	adds	r7, #28
 8007c32:	46bd      	mov	sp, r7
 8007c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c38:	4770      	bx	lr

08007c3a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007c3a:	b480      	push	{r7}
 8007c3c:	b085      	sub	sp, #20
 8007c3e:	af00      	add	r7, sp, #0
 8007c40:	6078      	str	r0, [r7, #4]
 8007c42:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	689b      	ldr	r3, [r3, #8]
 8007c48:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c50:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007c52:	683a      	ldr	r2, [r7, #0]
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	4313      	orrs	r3, r2
 8007c58:	f043 0307 	orr.w	r3, r3, #7
 8007c5c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	68fa      	ldr	r2, [r7, #12]
 8007c62:	609a      	str	r2, [r3, #8]
}
 8007c64:	bf00      	nop
 8007c66:	3714      	adds	r7, #20
 8007c68:	46bd      	mov	sp, r7
 8007c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c6e:	4770      	bx	lr

08007c70 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007c70:	b480      	push	{r7}
 8007c72:	b087      	sub	sp, #28
 8007c74:	af00      	add	r7, sp, #0
 8007c76:	60f8      	str	r0, [r7, #12]
 8007c78:	60b9      	str	r1, [r7, #8]
 8007c7a:	607a      	str	r2, [r7, #4]
 8007c7c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	689b      	ldr	r3, [r3, #8]
 8007c82:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007c84:	697b      	ldr	r3, [r7, #20]
 8007c86:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007c8a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007c8c:	683b      	ldr	r3, [r7, #0]
 8007c8e:	021a      	lsls	r2, r3, #8
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	431a      	orrs	r2, r3
 8007c94:	68bb      	ldr	r3, [r7, #8]
 8007c96:	4313      	orrs	r3, r2
 8007c98:	697a      	ldr	r2, [r7, #20]
 8007c9a:	4313      	orrs	r3, r2
 8007c9c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	697a      	ldr	r2, [r7, #20]
 8007ca2:	609a      	str	r2, [r3, #8]
}
 8007ca4:	bf00      	nop
 8007ca6:	371c      	adds	r7, #28
 8007ca8:	46bd      	mov	sp, r7
 8007caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cae:	4770      	bx	lr

08007cb0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007cb0:	b480      	push	{r7}
 8007cb2:	b085      	sub	sp, #20
 8007cb4:	af00      	add	r7, sp, #0
 8007cb6:	6078      	str	r0, [r7, #4]
 8007cb8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007cc0:	2b01      	cmp	r3, #1
 8007cc2:	d101      	bne.n	8007cc8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007cc4:	2302      	movs	r3, #2
 8007cc6:	e05a      	b.n	8007d7e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	2201      	movs	r2, #1
 8007ccc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	2202      	movs	r2, #2
 8007cd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	685b      	ldr	r3, [r3, #4]
 8007cde:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	689b      	ldr	r3, [r3, #8]
 8007ce6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007cee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007cf0:	683b      	ldr	r3, [r7, #0]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	68fa      	ldr	r2, [r7, #12]
 8007cf6:	4313      	orrs	r3, r2
 8007cf8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	68fa      	ldr	r2, [r7, #12]
 8007d00:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	4a21      	ldr	r2, [pc, #132]	; (8007d8c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007d08:	4293      	cmp	r3, r2
 8007d0a:	d022      	beq.n	8007d52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d14:	d01d      	beq.n	8007d52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	4a1d      	ldr	r2, [pc, #116]	; (8007d90 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007d1c:	4293      	cmp	r3, r2
 8007d1e:	d018      	beq.n	8007d52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	4a1b      	ldr	r2, [pc, #108]	; (8007d94 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007d26:	4293      	cmp	r3, r2
 8007d28:	d013      	beq.n	8007d52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	4a1a      	ldr	r2, [pc, #104]	; (8007d98 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007d30:	4293      	cmp	r3, r2
 8007d32:	d00e      	beq.n	8007d52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	4a18      	ldr	r2, [pc, #96]	; (8007d9c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007d3a:	4293      	cmp	r3, r2
 8007d3c:	d009      	beq.n	8007d52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	4a17      	ldr	r2, [pc, #92]	; (8007da0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007d44:	4293      	cmp	r3, r2
 8007d46:	d004      	beq.n	8007d52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	4a15      	ldr	r2, [pc, #84]	; (8007da4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007d4e:	4293      	cmp	r3, r2
 8007d50:	d10c      	bne.n	8007d6c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007d52:	68bb      	ldr	r3, [r7, #8]
 8007d54:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007d58:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007d5a:	683b      	ldr	r3, [r7, #0]
 8007d5c:	685b      	ldr	r3, [r3, #4]
 8007d5e:	68ba      	ldr	r2, [r7, #8]
 8007d60:	4313      	orrs	r3, r2
 8007d62:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	68ba      	ldr	r2, [r7, #8]
 8007d6a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	2201      	movs	r2, #1
 8007d70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	2200      	movs	r2, #0
 8007d78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007d7c:	2300      	movs	r3, #0
}
 8007d7e:	4618      	mov	r0, r3
 8007d80:	3714      	adds	r7, #20
 8007d82:	46bd      	mov	sp, r7
 8007d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d88:	4770      	bx	lr
 8007d8a:	bf00      	nop
 8007d8c:	40010000 	.word	0x40010000
 8007d90:	40000400 	.word	0x40000400
 8007d94:	40000800 	.word	0x40000800
 8007d98:	40000c00 	.word	0x40000c00
 8007d9c:	40010400 	.word	0x40010400
 8007da0:	40014000 	.word	0x40014000
 8007da4:	40001800 	.word	0x40001800

08007da8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007da8:	b480      	push	{r7}
 8007daa:	b083      	sub	sp, #12
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007db0:	bf00      	nop
 8007db2:	370c      	adds	r7, #12
 8007db4:	46bd      	mov	sp, r7
 8007db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dba:	4770      	bx	lr

08007dbc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007dbc:	b480      	push	{r7}
 8007dbe:	b083      	sub	sp, #12
 8007dc0:	af00      	add	r7, sp, #0
 8007dc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007dc4:	bf00      	nop
 8007dc6:	370c      	adds	r7, #12
 8007dc8:	46bd      	mov	sp, r7
 8007dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dce:	4770      	bx	lr

08007dd0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007dd0:	b580      	push	{r7, lr}
 8007dd2:	b082      	sub	sp, #8
 8007dd4:	af00      	add	r7, sp, #0
 8007dd6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d101      	bne.n	8007de2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007dde:	2301      	movs	r3, #1
 8007de0:	e03f      	b.n	8007e62 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007de8:	b2db      	uxtb	r3, r3
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d106      	bne.n	8007dfc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	2200      	movs	r2, #0
 8007df2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007df6:	6878      	ldr	r0, [r7, #4]
 8007df8:	f7fb fff6 	bl	8003de8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	2224      	movs	r2, #36	; 0x24
 8007e00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	68da      	ldr	r2, [r3, #12]
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007e12:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007e14:	6878      	ldr	r0, [r7, #4]
 8007e16:	f000 fe2b 	bl	8008a70 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	691a      	ldr	r2, [r3, #16]
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007e28:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	695a      	ldr	r2, [r3, #20]
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007e38:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	68da      	ldr	r2, [r3, #12]
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007e48:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	2200      	movs	r2, #0
 8007e4e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	2220      	movs	r2, #32
 8007e54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	2220      	movs	r2, #32
 8007e5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007e60:	2300      	movs	r3, #0
}
 8007e62:	4618      	mov	r0, r3
 8007e64:	3708      	adds	r7, #8
 8007e66:	46bd      	mov	sp, r7
 8007e68:	bd80      	pop	{r7, pc}

08007e6a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007e6a:	b580      	push	{r7, lr}
 8007e6c:	b084      	sub	sp, #16
 8007e6e:	af00      	add	r7, sp, #0
 8007e70:	60f8      	str	r0, [r7, #12]
 8007e72:	60b9      	str	r1, [r7, #8]
 8007e74:	4613      	mov	r3, r2
 8007e76:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007e7e:	b2db      	uxtb	r3, r3
 8007e80:	2b20      	cmp	r3, #32
 8007e82:	d11d      	bne.n	8007ec0 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8007e84:	68bb      	ldr	r3, [r7, #8]
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d002      	beq.n	8007e90 <HAL_UART_Receive_IT+0x26>
 8007e8a:	88fb      	ldrh	r3, [r7, #6]
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d101      	bne.n	8007e94 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007e90:	2301      	movs	r3, #1
 8007e92:	e016      	b.n	8007ec2 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007e9a:	2b01      	cmp	r3, #1
 8007e9c:	d101      	bne.n	8007ea2 <HAL_UART_Receive_IT+0x38>
 8007e9e:	2302      	movs	r3, #2
 8007ea0:	e00f      	b.n	8007ec2 <HAL_UART_Receive_IT+0x58>
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	2201      	movs	r2, #1
 8007ea6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	2200      	movs	r2, #0
 8007eae:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007eb0:	88fb      	ldrh	r3, [r7, #6]
 8007eb2:	461a      	mov	r2, r3
 8007eb4:	68b9      	ldr	r1, [r7, #8]
 8007eb6:	68f8      	ldr	r0, [r7, #12]
 8007eb8:	f000 fbd9 	bl	800866e <UART_Start_Receive_IT>
 8007ebc:	4603      	mov	r3, r0
 8007ebe:	e000      	b.n	8007ec2 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8007ec0:	2302      	movs	r3, #2
  }
}
 8007ec2:	4618      	mov	r0, r3
 8007ec4:	3710      	adds	r7, #16
 8007ec6:	46bd      	mov	sp, r7
 8007ec8:	bd80      	pop	{r7, pc}
	...

08007ecc <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8007ecc:	b580      	push	{r7, lr}
 8007ece:	b08c      	sub	sp, #48	; 0x30
 8007ed0:	af00      	add	r7, sp, #0
 8007ed2:	60f8      	str	r0, [r7, #12]
 8007ed4:	60b9      	str	r1, [r7, #8]
 8007ed6:	4613      	mov	r3, r2
 8007ed8:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ee0:	b2db      	uxtb	r3, r3
 8007ee2:	2b20      	cmp	r3, #32
 8007ee4:	d165      	bne.n	8007fb2 <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 8007ee6:	68bb      	ldr	r3, [r7, #8]
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d002      	beq.n	8007ef2 <HAL_UART_Transmit_DMA+0x26>
 8007eec:	88fb      	ldrh	r3, [r7, #6]
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d101      	bne.n	8007ef6 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8007ef2:	2301      	movs	r3, #1
 8007ef4:	e05e      	b.n	8007fb4 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007efc:	2b01      	cmp	r3, #1
 8007efe:	d101      	bne.n	8007f04 <HAL_UART_Transmit_DMA+0x38>
 8007f00:	2302      	movs	r3, #2
 8007f02:	e057      	b.n	8007fb4 <HAL_UART_Transmit_DMA+0xe8>
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	2201      	movs	r2, #1
 8007f08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8007f0c:	68ba      	ldr	r2, [r7, #8]
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	88fa      	ldrh	r2, [r7, #6]
 8007f16:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	88fa      	ldrh	r2, [r7, #6]
 8007f1c:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	2200      	movs	r2, #0
 8007f22:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	2221      	movs	r2, #33	; 0x21
 8007f28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f30:	4a22      	ldr	r2, [pc, #136]	; (8007fbc <HAL_UART_Transmit_DMA+0xf0>)
 8007f32:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f38:	4a21      	ldr	r2, [pc, #132]	; (8007fc0 <HAL_UART_Transmit_DMA+0xf4>)
 8007f3a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f40:	4a20      	ldr	r2, [pc, #128]	; (8007fc4 <HAL_UART_Transmit_DMA+0xf8>)
 8007f42:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f48:	2200      	movs	r2, #0
 8007f4a:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8007f4c:	f107 0308 	add.w	r3, r7, #8
 8007f50:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8007f56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f58:	6819      	ldr	r1, [r3, #0]
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	3304      	adds	r3, #4
 8007f60:	461a      	mov	r2, r3
 8007f62:	88fb      	ldrh	r3, [r7, #6]
 8007f64:	f7fc fb50 	bl	8004608 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007f70:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	2200      	movs	r2, #0
 8007f76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	3314      	adds	r3, #20
 8007f80:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f82:	69bb      	ldr	r3, [r7, #24]
 8007f84:	e853 3f00 	ldrex	r3, [r3]
 8007f88:	617b      	str	r3, [r7, #20]
   return(result);
 8007f8a:	697b      	ldr	r3, [r7, #20]
 8007f8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007f90:	62bb      	str	r3, [r7, #40]	; 0x28
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	3314      	adds	r3, #20
 8007f98:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007f9a:	627a      	str	r2, [r7, #36]	; 0x24
 8007f9c:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f9e:	6a39      	ldr	r1, [r7, #32]
 8007fa0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007fa2:	e841 2300 	strex	r3, r2, [r1]
 8007fa6:	61fb      	str	r3, [r7, #28]
   return(result);
 8007fa8:	69fb      	ldr	r3, [r7, #28]
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d1e5      	bne.n	8007f7a <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 8007fae:	2300      	movs	r3, #0
 8007fb0:	e000      	b.n	8007fb4 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 8007fb2:	2302      	movs	r3, #2
  }
}
 8007fb4:	4618      	mov	r0, r3
 8007fb6:	3730      	adds	r7, #48	; 0x30
 8007fb8:	46bd      	mov	sp, r7
 8007fba:	bd80      	pop	{r7, pc}
 8007fbc:	08008525 	.word	0x08008525
 8007fc0:	080085bf 	.word	0x080085bf
 8007fc4:	080085db 	.word	0x080085db

08007fc8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007fc8:	b580      	push	{r7, lr}
 8007fca:	b0ba      	sub	sp, #232	; 0xe8
 8007fcc:	af00      	add	r7, sp, #0
 8007fce:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	68db      	ldr	r3, [r3, #12]
 8007fe0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	695b      	ldr	r3, [r3, #20]
 8007fea:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8007fee:	2300      	movs	r3, #0
 8007ff0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8007ff4:	2300      	movs	r3, #0
 8007ff6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007ffa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007ffe:	f003 030f 	and.w	r3, r3, #15
 8008002:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8008006:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800800a:	2b00      	cmp	r3, #0
 800800c:	d10f      	bne.n	800802e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800800e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008012:	f003 0320 	and.w	r3, r3, #32
 8008016:	2b00      	cmp	r3, #0
 8008018:	d009      	beq.n	800802e <HAL_UART_IRQHandler+0x66>
 800801a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800801e:	f003 0320 	and.w	r3, r3, #32
 8008022:	2b00      	cmp	r3, #0
 8008024:	d003      	beq.n	800802e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008026:	6878      	ldr	r0, [r7, #4]
 8008028:	f000 fc66 	bl	80088f8 <UART_Receive_IT>
      return;
 800802c:	e256      	b.n	80084dc <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800802e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008032:	2b00      	cmp	r3, #0
 8008034:	f000 80de 	beq.w	80081f4 <HAL_UART_IRQHandler+0x22c>
 8008038:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800803c:	f003 0301 	and.w	r3, r3, #1
 8008040:	2b00      	cmp	r3, #0
 8008042:	d106      	bne.n	8008052 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008044:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008048:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800804c:	2b00      	cmp	r3, #0
 800804e:	f000 80d1 	beq.w	80081f4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008052:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008056:	f003 0301 	and.w	r3, r3, #1
 800805a:	2b00      	cmp	r3, #0
 800805c:	d00b      	beq.n	8008076 <HAL_UART_IRQHandler+0xae>
 800805e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008062:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008066:	2b00      	cmp	r3, #0
 8008068:	d005      	beq.n	8008076 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800806e:	f043 0201 	orr.w	r2, r3, #1
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008076:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800807a:	f003 0304 	and.w	r3, r3, #4
 800807e:	2b00      	cmp	r3, #0
 8008080:	d00b      	beq.n	800809a <HAL_UART_IRQHandler+0xd2>
 8008082:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008086:	f003 0301 	and.w	r3, r3, #1
 800808a:	2b00      	cmp	r3, #0
 800808c:	d005      	beq.n	800809a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008092:	f043 0202 	orr.w	r2, r3, #2
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800809a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800809e:	f003 0302 	and.w	r3, r3, #2
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d00b      	beq.n	80080be <HAL_UART_IRQHandler+0xf6>
 80080a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80080aa:	f003 0301 	and.w	r3, r3, #1
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d005      	beq.n	80080be <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080b6:	f043 0204 	orr.w	r2, r3, #4
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80080be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80080c2:	f003 0308 	and.w	r3, r3, #8
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d011      	beq.n	80080ee <HAL_UART_IRQHandler+0x126>
 80080ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80080ce:	f003 0320 	and.w	r3, r3, #32
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d105      	bne.n	80080e2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80080d6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80080da:	f003 0301 	and.w	r3, r3, #1
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d005      	beq.n	80080ee <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080e6:	f043 0208 	orr.w	r2, r3, #8
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	f000 81ed 	beq.w	80084d2 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80080f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80080fc:	f003 0320 	and.w	r3, r3, #32
 8008100:	2b00      	cmp	r3, #0
 8008102:	d008      	beq.n	8008116 <HAL_UART_IRQHandler+0x14e>
 8008104:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008108:	f003 0320 	and.w	r3, r3, #32
 800810c:	2b00      	cmp	r3, #0
 800810e:	d002      	beq.n	8008116 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008110:	6878      	ldr	r0, [r7, #4]
 8008112:	f000 fbf1 	bl	80088f8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	695b      	ldr	r3, [r3, #20]
 800811c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008120:	2b40      	cmp	r3, #64	; 0x40
 8008122:	bf0c      	ite	eq
 8008124:	2301      	moveq	r3, #1
 8008126:	2300      	movne	r3, #0
 8008128:	b2db      	uxtb	r3, r3
 800812a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008132:	f003 0308 	and.w	r3, r3, #8
 8008136:	2b00      	cmp	r3, #0
 8008138:	d103      	bne.n	8008142 <HAL_UART_IRQHandler+0x17a>
 800813a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800813e:	2b00      	cmp	r3, #0
 8008140:	d04f      	beq.n	80081e2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008142:	6878      	ldr	r0, [r7, #4]
 8008144:	f000 faf9 	bl	800873a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	695b      	ldr	r3, [r3, #20]
 800814e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008152:	2b40      	cmp	r3, #64	; 0x40
 8008154:	d141      	bne.n	80081da <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	3314      	adds	r3, #20
 800815c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008160:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008164:	e853 3f00 	ldrex	r3, [r3]
 8008168:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800816c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008170:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008174:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	3314      	adds	r3, #20
 800817e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8008182:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8008186:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800818a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800818e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8008192:	e841 2300 	strex	r3, r2, [r1]
 8008196:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800819a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d1d9      	bne.n	8008156 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d013      	beq.n	80081d2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081ae:	4a7d      	ldr	r2, [pc, #500]	; (80083a4 <HAL_UART_IRQHandler+0x3dc>)
 80081b0:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081b6:	4618      	mov	r0, r3
 80081b8:	f7fc faee 	bl	8004798 <HAL_DMA_Abort_IT>
 80081bc:	4603      	mov	r3, r0
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d016      	beq.n	80081f0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80081c8:	687a      	ldr	r2, [r7, #4]
 80081ca:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80081cc:	4610      	mov	r0, r2
 80081ce:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081d0:	e00e      	b.n	80081f0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80081d2:	6878      	ldr	r0, [r7, #4]
 80081d4:	f000 f990 	bl	80084f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081d8:	e00a      	b.n	80081f0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80081da:	6878      	ldr	r0, [r7, #4]
 80081dc:	f000 f98c 	bl	80084f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081e0:	e006      	b.n	80081f0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80081e2:	6878      	ldr	r0, [r7, #4]
 80081e4:	f000 f988 	bl	80084f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	2200      	movs	r2, #0
 80081ec:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80081ee:	e170      	b.n	80084d2 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081f0:	bf00      	nop
    return;
 80081f2:	e16e      	b.n	80084d2 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80081f8:	2b01      	cmp	r3, #1
 80081fa:	f040 814a 	bne.w	8008492 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80081fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008202:	f003 0310 	and.w	r3, r3, #16
 8008206:	2b00      	cmp	r3, #0
 8008208:	f000 8143 	beq.w	8008492 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800820c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008210:	f003 0310 	and.w	r3, r3, #16
 8008214:	2b00      	cmp	r3, #0
 8008216:	f000 813c 	beq.w	8008492 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800821a:	2300      	movs	r3, #0
 800821c:	60bb      	str	r3, [r7, #8]
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	60bb      	str	r3, [r7, #8]
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	685b      	ldr	r3, [r3, #4]
 800822c:	60bb      	str	r3, [r7, #8]
 800822e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	695b      	ldr	r3, [r3, #20]
 8008236:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800823a:	2b40      	cmp	r3, #64	; 0x40
 800823c:	f040 80b4 	bne.w	80083a8 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	685b      	ldr	r3, [r3, #4]
 8008248:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800824c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8008250:	2b00      	cmp	r3, #0
 8008252:	f000 8140 	beq.w	80084d6 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800825a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800825e:	429a      	cmp	r2, r3
 8008260:	f080 8139 	bcs.w	80084d6 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800826a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008270:	69db      	ldr	r3, [r3, #28]
 8008272:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008276:	f000 8088 	beq.w	800838a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	330c      	adds	r3, #12
 8008280:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008284:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008288:	e853 3f00 	ldrex	r3, [r3]
 800828c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8008290:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008294:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008298:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	330c      	adds	r3, #12
 80082a2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80082a6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80082aa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082ae:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80082b2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80082b6:	e841 2300 	strex	r3, r2, [r1]
 80082ba:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80082be:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d1d9      	bne.n	800827a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	3314      	adds	r3, #20
 80082cc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082ce:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80082d0:	e853 3f00 	ldrex	r3, [r3]
 80082d4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80082d6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80082d8:	f023 0301 	bic.w	r3, r3, #1
 80082dc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	3314      	adds	r3, #20
 80082e6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80082ea:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80082ee:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082f0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80082f2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80082f6:	e841 2300 	strex	r3, r2, [r1]
 80082fa:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80082fc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d1e1      	bne.n	80082c6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	3314      	adds	r3, #20
 8008308:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800830a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800830c:	e853 3f00 	ldrex	r3, [r3]
 8008310:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008312:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008314:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008318:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	3314      	adds	r3, #20
 8008322:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8008326:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008328:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800832a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800832c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800832e:	e841 2300 	strex	r3, r2, [r1]
 8008332:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008334:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008336:	2b00      	cmp	r3, #0
 8008338:	d1e3      	bne.n	8008302 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	2220      	movs	r2, #32
 800833e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	2200      	movs	r2, #0
 8008346:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	330c      	adds	r3, #12
 800834e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008350:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008352:	e853 3f00 	ldrex	r3, [r3]
 8008356:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008358:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800835a:	f023 0310 	bic.w	r3, r3, #16
 800835e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	330c      	adds	r3, #12
 8008368:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800836c:	65ba      	str	r2, [r7, #88]	; 0x58
 800836e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008370:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008372:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008374:	e841 2300 	strex	r3, r2, [r1]
 8008378:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800837a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800837c:	2b00      	cmp	r3, #0
 800837e:	d1e3      	bne.n	8008348 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008384:	4618      	mov	r0, r3
 8008386:	f7fc f997 	bl	80046b8 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008392:	b29b      	uxth	r3, r3
 8008394:	1ad3      	subs	r3, r2, r3
 8008396:	b29b      	uxth	r3, r3
 8008398:	4619      	mov	r1, r3
 800839a:	6878      	ldr	r0, [r7, #4]
 800839c:	f000 f8b6 	bl	800850c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80083a0:	e099      	b.n	80084d6 <HAL_UART_IRQHandler+0x50e>
 80083a2:	bf00      	nop
 80083a4:	08008801 	.word	0x08008801
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80083b0:	b29b      	uxth	r3, r3
 80083b2:	1ad3      	subs	r3, r2, r3
 80083b4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80083bc:	b29b      	uxth	r3, r3
 80083be:	2b00      	cmp	r3, #0
 80083c0:	f000 808b 	beq.w	80084da <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80083c4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	f000 8086 	beq.w	80084da <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	330c      	adds	r3, #12
 80083d4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083d8:	e853 3f00 	ldrex	r3, [r3]
 80083dc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80083de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80083e0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80083e4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	330c      	adds	r3, #12
 80083ee:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80083f2:	647a      	str	r2, [r7, #68]	; 0x44
 80083f4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083f6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80083f8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80083fa:	e841 2300 	strex	r3, r2, [r1]
 80083fe:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008400:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008402:	2b00      	cmp	r3, #0
 8008404:	d1e3      	bne.n	80083ce <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	3314      	adds	r3, #20
 800840c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800840e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008410:	e853 3f00 	ldrex	r3, [r3]
 8008414:	623b      	str	r3, [r7, #32]
   return(result);
 8008416:	6a3b      	ldr	r3, [r7, #32]
 8008418:	f023 0301 	bic.w	r3, r3, #1
 800841c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	3314      	adds	r3, #20
 8008426:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800842a:	633a      	str	r2, [r7, #48]	; 0x30
 800842c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800842e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008430:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008432:	e841 2300 	strex	r3, r2, [r1]
 8008436:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008438:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800843a:	2b00      	cmp	r3, #0
 800843c:	d1e3      	bne.n	8008406 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	2220      	movs	r2, #32
 8008442:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	2200      	movs	r2, #0
 800844a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	330c      	adds	r3, #12
 8008452:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008454:	693b      	ldr	r3, [r7, #16]
 8008456:	e853 3f00 	ldrex	r3, [r3]
 800845a:	60fb      	str	r3, [r7, #12]
   return(result);
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	f023 0310 	bic.w	r3, r3, #16
 8008462:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	330c      	adds	r3, #12
 800846c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8008470:	61fa      	str	r2, [r7, #28]
 8008472:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008474:	69b9      	ldr	r1, [r7, #24]
 8008476:	69fa      	ldr	r2, [r7, #28]
 8008478:	e841 2300 	strex	r3, r2, [r1]
 800847c:	617b      	str	r3, [r7, #20]
   return(result);
 800847e:	697b      	ldr	r3, [r7, #20]
 8008480:	2b00      	cmp	r3, #0
 8008482:	d1e3      	bne.n	800844c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008484:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008488:	4619      	mov	r1, r3
 800848a:	6878      	ldr	r0, [r7, #4]
 800848c:	f000 f83e 	bl	800850c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008490:	e023      	b.n	80084da <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008492:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008496:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800849a:	2b00      	cmp	r3, #0
 800849c:	d009      	beq.n	80084b2 <HAL_UART_IRQHandler+0x4ea>
 800849e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80084a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d003      	beq.n	80084b2 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80084aa:	6878      	ldr	r0, [r7, #4]
 80084ac:	f000 f9bc 	bl	8008828 <UART_Transmit_IT>
    return;
 80084b0:	e014      	b.n	80084dc <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80084b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80084b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d00e      	beq.n	80084dc <HAL_UART_IRQHandler+0x514>
 80084be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80084c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d008      	beq.n	80084dc <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80084ca:	6878      	ldr	r0, [r7, #4]
 80084cc:	f000 f9fc 	bl	80088c8 <UART_EndTransmit_IT>
    return;
 80084d0:	e004      	b.n	80084dc <HAL_UART_IRQHandler+0x514>
    return;
 80084d2:	bf00      	nop
 80084d4:	e002      	b.n	80084dc <HAL_UART_IRQHandler+0x514>
      return;
 80084d6:	bf00      	nop
 80084d8:	e000      	b.n	80084dc <HAL_UART_IRQHandler+0x514>
      return;
 80084da:	bf00      	nop
  }
}
 80084dc:	37e8      	adds	r7, #232	; 0xe8
 80084de:	46bd      	mov	sp, r7
 80084e0:	bd80      	pop	{r7, pc}
 80084e2:	bf00      	nop

080084e4 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80084e4:	b480      	push	{r7}
 80084e6:	b083      	sub	sp, #12
 80084e8:	af00      	add	r7, sp, #0
 80084ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80084ec:	bf00      	nop
 80084ee:	370c      	adds	r7, #12
 80084f0:	46bd      	mov	sp, r7
 80084f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f6:	4770      	bx	lr

080084f8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80084f8:	b480      	push	{r7}
 80084fa:	b083      	sub	sp, #12
 80084fc:	af00      	add	r7, sp, #0
 80084fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008500:	bf00      	nop
 8008502:	370c      	adds	r7, #12
 8008504:	46bd      	mov	sp, r7
 8008506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800850a:	4770      	bx	lr

0800850c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800850c:	b480      	push	{r7}
 800850e:	b083      	sub	sp, #12
 8008510:	af00      	add	r7, sp, #0
 8008512:	6078      	str	r0, [r7, #4]
 8008514:	460b      	mov	r3, r1
 8008516:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008518:	bf00      	nop
 800851a:	370c      	adds	r7, #12
 800851c:	46bd      	mov	sp, r7
 800851e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008522:	4770      	bx	lr

08008524 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008524:	b580      	push	{r7, lr}
 8008526:	b090      	sub	sp, #64	; 0x40
 8008528:	af00      	add	r7, sp, #0
 800852a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008530:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800853c:	2b00      	cmp	r3, #0
 800853e:	d137      	bne.n	80085b0 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8008540:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008542:	2200      	movs	r2, #0
 8008544:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008546:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	3314      	adds	r3, #20
 800854c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800854e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008550:	e853 3f00 	ldrex	r3, [r3]
 8008554:	623b      	str	r3, [r7, #32]
   return(result);
 8008556:	6a3b      	ldr	r3, [r7, #32]
 8008558:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800855c:	63bb      	str	r3, [r7, #56]	; 0x38
 800855e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	3314      	adds	r3, #20
 8008564:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008566:	633a      	str	r2, [r7, #48]	; 0x30
 8008568:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800856a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800856c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800856e:	e841 2300 	strex	r3, r2, [r1]
 8008572:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008574:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008576:	2b00      	cmp	r3, #0
 8008578:	d1e5      	bne.n	8008546 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800857a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	330c      	adds	r3, #12
 8008580:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008582:	693b      	ldr	r3, [r7, #16]
 8008584:	e853 3f00 	ldrex	r3, [r3]
 8008588:	60fb      	str	r3, [r7, #12]
   return(result);
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008590:	637b      	str	r3, [r7, #52]	; 0x34
 8008592:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	330c      	adds	r3, #12
 8008598:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800859a:	61fa      	str	r2, [r7, #28]
 800859c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800859e:	69b9      	ldr	r1, [r7, #24]
 80085a0:	69fa      	ldr	r2, [r7, #28]
 80085a2:	e841 2300 	strex	r3, r2, [r1]
 80085a6:	617b      	str	r3, [r7, #20]
   return(result);
 80085a8:	697b      	ldr	r3, [r7, #20]
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d1e5      	bne.n	800857a <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80085ae:	e002      	b.n	80085b6 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80085b0:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80085b2:	f7f9 ffd5 	bl	8002560 <HAL_UART_TxCpltCallback>
}
 80085b6:	bf00      	nop
 80085b8:	3740      	adds	r7, #64	; 0x40
 80085ba:	46bd      	mov	sp, r7
 80085bc:	bd80      	pop	{r7, pc}

080085be <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80085be:	b580      	push	{r7, lr}
 80085c0:	b084      	sub	sp, #16
 80085c2:	af00      	add	r7, sp, #0
 80085c4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085ca:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80085cc:	68f8      	ldr	r0, [r7, #12]
 80085ce:	f7ff ff89 	bl	80084e4 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80085d2:	bf00      	nop
 80085d4:	3710      	adds	r7, #16
 80085d6:	46bd      	mov	sp, r7
 80085d8:	bd80      	pop	{r7, pc}

080085da <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80085da:	b580      	push	{r7, lr}
 80085dc:	b084      	sub	sp, #16
 80085de:	af00      	add	r7, sp, #0
 80085e0:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80085e2:	2300      	movs	r3, #0
 80085e4:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085ea:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80085ec:	68bb      	ldr	r3, [r7, #8]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	695b      	ldr	r3, [r3, #20]
 80085f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80085f6:	2b80      	cmp	r3, #128	; 0x80
 80085f8:	bf0c      	ite	eq
 80085fa:	2301      	moveq	r3, #1
 80085fc:	2300      	movne	r3, #0
 80085fe:	b2db      	uxtb	r3, r3
 8008600:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8008602:	68bb      	ldr	r3, [r7, #8]
 8008604:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008608:	b2db      	uxtb	r3, r3
 800860a:	2b21      	cmp	r3, #33	; 0x21
 800860c:	d108      	bne.n	8008620 <UART_DMAError+0x46>
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	2b00      	cmp	r3, #0
 8008612:	d005      	beq.n	8008620 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8008614:	68bb      	ldr	r3, [r7, #8]
 8008616:	2200      	movs	r2, #0
 8008618:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800861a:	68b8      	ldr	r0, [r7, #8]
 800861c:	f000 f865 	bl	80086ea <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008620:	68bb      	ldr	r3, [r7, #8]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	695b      	ldr	r3, [r3, #20]
 8008626:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800862a:	2b40      	cmp	r3, #64	; 0x40
 800862c:	bf0c      	ite	eq
 800862e:	2301      	moveq	r3, #1
 8008630:	2300      	movne	r3, #0
 8008632:	b2db      	uxtb	r3, r3
 8008634:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8008636:	68bb      	ldr	r3, [r7, #8]
 8008638:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800863c:	b2db      	uxtb	r3, r3
 800863e:	2b22      	cmp	r3, #34	; 0x22
 8008640:	d108      	bne.n	8008654 <UART_DMAError+0x7a>
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	2b00      	cmp	r3, #0
 8008646:	d005      	beq.n	8008654 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8008648:	68bb      	ldr	r3, [r7, #8]
 800864a:	2200      	movs	r2, #0
 800864c:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800864e:	68b8      	ldr	r0, [r7, #8]
 8008650:	f000 f873 	bl	800873a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008654:	68bb      	ldr	r3, [r7, #8]
 8008656:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008658:	f043 0210 	orr.w	r2, r3, #16
 800865c:	68bb      	ldr	r3, [r7, #8]
 800865e:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008660:	68b8      	ldr	r0, [r7, #8]
 8008662:	f7ff ff49 	bl	80084f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008666:	bf00      	nop
 8008668:	3710      	adds	r7, #16
 800866a:	46bd      	mov	sp, r7
 800866c:	bd80      	pop	{r7, pc}

0800866e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800866e:	b480      	push	{r7}
 8008670:	b085      	sub	sp, #20
 8008672:	af00      	add	r7, sp, #0
 8008674:	60f8      	str	r0, [r7, #12]
 8008676:	60b9      	str	r1, [r7, #8]
 8008678:	4613      	mov	r3, r2
 800867a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	68ba      	ldr	r2, [r7, #8]
 8008680:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	88fa      	ldrh	r2, [r7, #6]
 8008686:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	88fa      	ldrh	r2, [r7, #6]
 800868c:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	2200      	movs	r2, #0
 8008692:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	2222      	movs	r2, #34	; 0x22
 8008698:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	2200      	movs	r2, #0
 80086a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	691b      	ldr	r3, [r3, #16]
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d007      	beq.n	80086bc <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	68da      	ldr	r2, [r3, #12]
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80086ba:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	695a      	ldr	r2, [r3, #20]
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	f042 0201 	orr.w	r2, r2, #1
 80086ca:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	68da      	ldr	r2, [r3, #12]
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	f042 0220 	orr.w	r2, r2, #32
 80086da:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80086dc:	2300      	movs	r3, #0
}
 80086de:	4618      	mov	r0, r3
 80086e0:	3714      	adds	r7, #20
 80086e2:	46bd      	mov	sp, r7
 80086e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e8:	4770      	bx	lr

080086ea <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80086ea:	b480      	push	{r7}
 80086ec:	b089      	sub	sp, #36	; 0x24
 80086ee:	af00      	add	r7, sp, #0
 80086f0:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	330c      	adds	r3, #12
 80086f8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	e853 3f00 	ldrex	r3, [r3]
 8008700:	60bb      	str	r3, [r7, #8]
   return(result);
 8008702:	68bb      	ldr	r3, [r7, #8]
 8008704:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8008708:	61fb      	str	r3, [r7, #28]
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	330c      	adds	r3, #12
 8008710:	69fa      	ldr	r2, [r7, #28]
 8008712:	61ba      	str	r2, [r7, #24]
 8008714:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008716:	6979      	ldr	r1, [r7, #20]
 8008718:	69ba      	ldr	r2, [r7, #24]
 800871a:	e841 2300 	strex	r3, r2, [r1]
 800871e:	613b      	str	r3, [r7, #16]
   return(result);
 8008720:	693b      	ldr	r3, [r7, #16]
 8008722:	2b00      	cmp	r3, #0
 8008724:	d1e5      	bne.n	80086f2 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	2220      	movs	r2, #32
 800872a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800872e:	bf00      	nop
 8008730:	3724      	adds	r7, #36	; 0x24
 8008732:	46bd      	mov	sp, r7
 8008734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008738:	4770      	bx	lr

0800873a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800873a:	b480      	push	{r7}
 800873c:	b095      	sub	sp, #84	; 0x54
 800873e:	af00      	add	r7, sp, #0
 8008740:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	330c      	adds	r3, #12
 8008748:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800874a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800874c:	e853 3f00 	ldrex	r3, [r3]
 8008750:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008752:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008754:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008758:	64fb      	str	r3, [r7, #76]	; 0x4c
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	330c      	adds	r3, #12
 8008760:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008762:	643a      	str	r2, [r7, #64]	; 0x40
 8008764:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008766:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008768:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800876a:	e841 2300 	strex	r3, r2, [r1]
 800876e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008770:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008772:	2b00      	cmp	r3, #0
 8008774:	d1e5      	bne.n	8008742 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	3314      	adds	r3, #20
 800877c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800877e:	6a3b      	ldr	r3, [r7, #32]
 8008780:	e853 3f00 	ldrex	r3, [r3]
 8008784:	61fb      	str	r3, [r7, #28]
   return(result);
 8008786:	69fb      	ldr	r3, [r7, #28]
 8008788:	f023 0301 	bic.w	r3, r3, #1
 800878c:	64bb      	str	r3, [r7, #72]	; 0x48
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	3314      	adds	r3, #20
 8008794:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008796:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008798:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800879a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800879c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800879e:	e841 2300 	strex	r3, r2, [r1]
 80087a2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80087a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d1e5      	bne.n	8008776 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80087ae:	2b01      	cmp	r3, #1
 80087b0:	d119      	bne.n	80087e6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	330c      	adds	r3, #12
 80087b8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	e853 3f00 	ldrex	r3, [r3]
 80087c0:	60bb      	str	r3, [r7, #8]
   return(result);
 80087c2:	68bb      	ldr	r3, [r7, #8]
 80087c4:	f023 0310 	bic.w	r3, r3, #16
 80087c8:	647b      	str	r3, [r7, #68]	; 0x44
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	330c      	adds	r3, #12
 80087d0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80087d2:	61ba      	str	r2, [r7, #24]
 80087d4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087d6:	6979      	ldr	r1, [r7, #20]
 80087d8:	69ba      	ldr	r2, [r7, #24]
 80087da:	e841 2300 	strex	r3, r2, [r1]
 80087de:	613b      	str	r3, [r7, #16]
   return(result);
 80087e0:	693b      	ldr	r3, [r7, #16]
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d1e5      	bne.n	80087b2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	2220      	movs	r2, #32
 80087ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	2200      	movs	r2, #0
 80087f2:	631a      	str	r2, [r3, #48]	; 0x30
}
 80087f4:	bf00      	nop
 80087f6:	3754      	adds	r7, #84	; 0x54
 80087f8:	46bd      	mov	sp, r7
 80087fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087fe:	4770      	bx	lr

08008800 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008800:	b580      	push	{r7, lr}
 8008802:	b084      	sub	sp, #16
 8008804:	af00      	add	r7, sp, #0
 8008806:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800880c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	2200      	movs	r2, #0
 8008812:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	2200      	movs	r2, #0
 8008818:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800881a:	68f8      	ldr	r0, [r7, #12]
 800881c:	f7ff fe6c 	bl	80084f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008820:	bf00      	nop
 8008822:	3710      	adds	r7, #16
 8008824:	46bd      	mov	sp, r7
 8008826:	bd80      	pop	{r7, pc}

08008828 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008828:	b480      	push	{r7}
 800882a:	b085      	sub	sp, #20
 800882c:	af00      	add	r7, sp, #0
 800882e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008836:	b2db      	uxtb	r3, r3
 8008838:	2b21      	cmp	r3, #33	; 0x21
 800883a:	d13e      	bne.n	80088ba <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	689b      	ldr	r3, [r3, #8]
 8008840:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008844:	d114      	bne.n	8008870 <UART_Transmit_IT+0x48>
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	691b      	ldr	r3, [r3, #16]
 800884a:	2b00      	cmp	r3, #0
 800884c:	d110      	bne.n	8008870 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	6a1b      	ldr	r3, [r3, #32]
 8008852:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	881b      	ldrh	r3, [r3, #0]
 8008858:	461a      	mov	r2, r3
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008862:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	6a1b      	ldr	r3, [r3, #32]
 8008868:	1c9a      	adds	r2, r3, #2
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	621a      	str	r2, [r3, #32]
 800886e:	e008      	b.n	8008882 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	6a1b      	ldr	r3, [r3, #32]
 8008874:	1c59      	adds	r1, r3, #1
 8008876:	687a      	ldr	r2, [r7, #4]
 8008878:	6211      	str	r1, [r2, #32]
 800887a:	781a      	ldrb	r2, [r3, #0]
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008886:	b29b      	uxth	r3, r3
 8008888:	3b01      	subs	r3, #1
 800888a:	b29b      	uxth	r3, r3
 800888c:	687a      	ldr	r2, [r7, #4]
 800888e:	4619      	mov	r1, r3
 8008890:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008892:	2b00      	cmp	r3, #0
 8008894:	d10f      	bne.n	80088b6 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	68da      	ldr	r2, [r3, #12]
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80088a4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	68da      	ldr	r2, [r3, #12]
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80088b4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80088b6:	2300      	movs	r3, #0
 80088b8:	e000      	b.n	80088bc <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80088ba:	2302      	movs	r3, #2
  }
}
 80088bc:	4618      	mov	r0, r3
 80088be:	3714      	adds	r7, #20
 80088c0:	46bd      	mov	sp, r7
 80088c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088c6:	4770      	bx	lr

080088c8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80088c8:	b580      	push	{r7, lr}
 80088ca:	b082      	sub	sp, #8
 80088cc:	af00      	add	r7, sp, #0
 80088ce:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	68da      	ldr	r2, [r3, #12]
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80088de:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	2220      	movs	r2, #32
 80088e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80088e8:	6878      	ldr	r0, [r7, #4]
 80088ea:	f7f9 fe39 	bl	8002560 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80088ee:	2300      	movs	r3, #0
}
 80088f0:	4618      	mov	r0, r3
 80088f2:	3708      	adds	r7, #8
 80088f4:	46bd      	mov	sp, r7
 80088f6:	bd80      	pop	{r7, pc}

080088f8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80088f8:	b580      	push	{r7, lr}
 80088fa:	b08c      	sub	sp, #48	; 0x30
 80088fc:	af00      	add	r7, sp, #0
 80088fe:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008906:	b2db      	uxtb	r3, r3
 8008908:	2b22      	cmp	r3, #34	; 0x22
 800890a:	f040 80ab 	bne.w	8008a64 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	689b      	ldr	r3, [r3, #8]
 8008912:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008916:	d117      	bne.n	8008948 <UART_Receive_IT+0x50>
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	691b      	ldr	r3, [r3, #16]
 800891c:	2b00      	cmp	r3, #0
 800891e:	d113      	bne.n	8008948 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008920:	2300      	movs	r3, #0
 8008922:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008928:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	685b      	ldr	r3, [r3, #4]
 8008930:	b29b      	uxth	r3, r3
 8008932:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008936:	b29a      	uxth	r2, r3
 8008938:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800893a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008940:	1c9a      	adds	r2, r3, #2
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	629a      	str	r2, [r3, #40]	; 0x28
 8008946:	e026      	b.n	8008996 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800894c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800894e:	2300      	movs	r3, #0
 8008950:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	689b      	ldr	r3, [r3, #8]
 8008956:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800895a:	d007      	beq.n	800896c <UART_Receive_IT+0x74>
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	689b      	ldr	r3, [r3, #8]
 8008960:	2b00      	cmp	r3, #0
 8008962:	d10a      	bne.n	800897a <UART_Receive_IT+0x82>
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	691b      	ldr	r3, [r3, #16]
 8008968:	2b00      	cmp	r3, #0
 800896a:	d106      	bne.n	800897a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	685b      	ldr	r3, [r3, #4]
 8008972:	b2da      	uxtb	r2, r3
 8008974:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008976:	701a      	strb	r2, [r3, #0]
 8008978:	e008      	b.n	800898c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	685b      	ldr	r3, [r3, #4]
 8008980:	b2db      	uxtb	r3, r3
 8008982:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008986:	b2da      	uxtb	r2, r3
 8008988:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800898a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008990:	1c5a      	adds	r2, r3, #1
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800899a:	b29b      	uxth	r3, r3
 800899c:	3b01      	subs	r3, #1
 800899e:	b29b      	uxth	r3, r3
 80089a0:	687a      	ldr	r2, [r7, #4]
 80089a2:	4619      	mov	r1, r3
 80089a4:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d15a      	bne.n	8008a60 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	68da      	ldr	r2, [r3, #12]
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	f022 0220 	bic.w	r2, r2, #32
 80089b8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	68da      	ldr	r2, [r3, #12]
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80089c8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	695a      	ldr	r2, [r3, #20]
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	681b      	ldr	r3, [r3, #0]
 80089d4:	f022 0201 	bic.w	r2, r2, #1
 80089d8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	2220      	movs	r2, #32
 80089de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089e6:	2b01      	cmp	r3, #1
 80089e8:	d135      	bne.n	8008a56 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	2200      	movs	r2, #0
 80089ee:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	330c      	adds	r3, #12
 80089f6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089f8:	697b      	ldr	r3, [r7, #20]
 80089fa:	e853 3f00 	ldrex	r3, [r3]
 80089fe:	613b      	str	r3, [r7, #16]
   return(result);
 8008a00:	693b      	ldr	r3, [r7, #16]
 8008a02:	f023 0310 	bic.w	r3, r3, #16
 8008a06:	627b      	str	r3, [r7, #36]	; 0x24
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	330c      	adds	r3, #12
 8008a0e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008a10:	623a      	str	r2, [r7, #32]
 8008a12:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a14:	69f9      	ldr	r1, [r7, #28]
 8008a16:	6a3a      	ldr	r2, [r7, #32]
 8008a18:	e841 2300 	strex	r3, r2, [r1]
 8008a1c:	61bb      	str	r3, [r7, #24]
   return(result);
 8008a1e:	69bb      	ldr	r3, [r7, #24]
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d1e5      	bne.n	80089f0 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	f003 0310 	and.w	r3, r3, #16
 8008a2e:	2b10      	cmp	r3, #16
 8008a30:	d10a      	bne.n	8008a48 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008a32:	2300      	movs	r3, #0
 8008a34:	60fb      	str	r3, [r7, #12]
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	60fb      	str	r3, [r7, #12]
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	685b      	ldr	r3, [r3, #4]
 8008a44:	60fb      	str	r3, [r7, #12]
 8008a46:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008a4c:	4619      	mov	r1, r3
 8008a4e:	6878      	ldr	r0, [r7, #4]
 8008a50:	f7ff fd5c 	bl	800850c <HAL_UARTEx_RxEventCallback>
 8008a54:	e002      	b.n	8008a5c <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008a56:	6878      	ldr	r0, [r7, #4]
 8008a58:	f7f9 faf6 	bl	8002048 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008a5c:	2300      	movs	r3, #0
 8008a5e:	e002      	b.n	8008a66 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8008a60:	2300      	movs	r3, #0
 8008a62:	e000      	b.n	8008a66 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8008a64:	2302      	movs	r3, #2
  }
}
 8008a66:	4618      	mov	r0, r3
 8008a68:	3730      	adds	r7, #48	; 0x30
 8008a6a:	46bd      	mov	sp, r7
 8008a6c:	bd80      	pop	{r7, pc}
	...

08008a70 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008a70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008a74:	b0c0      	sub	sp, #256	; 0x100
 8008a76:	af00      	add	r7, sp, #0
 8008a78:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008a7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	691b      	ldr	r3, [r3, #16]
 8008a84:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8008a88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008a8c:	68d9      	ldr	r1, [r3, #12]
 8008a8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008a92:	681a      	ldr	r2, [r3, #0]
 8008a94:	ea40 0301 	orr.w	r3, r0, r1
 8008a98:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008a9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008a9e:	689a      	ldr	r2, [r3, #8]
 8008aa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008aa4:	691b      	ldr	r3, [r3, #16]
 8008aa6:	431a      	orrs	r2, r3
 8008aa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008aac:	695b      	ldr	r3, [r3, #20]
 8008aae:	431a      	orrs	r2, r3
 8008ab0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008ab4:	69db      	ldr	r3, [r3, #28]
 8008ab6:	4313      	orrs	r3, r2
 8008ab8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008abc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	68db      	ldr	r3, [r3, #12]
 8008ac4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8008ac8:	f021 010c 	bic.w	r1, r1, #12
 8008acc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008ad0:	681a      	ldr	r2, [r3, #0]
 8008ad2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008ad6:	430b      	orrs	r3, r1
 8008ad8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008ada:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	695b      	ldr	r3, [r3, #20]
 8008ae2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8008ae6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008aea:	6999      	ldr	r1, [r3, #24]
 8008aec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008af0:	681a      	ldr	r2, [r3, #0]
 8008af2:	ea40 0301 	orr.w	r3, r0, r1
 8008af6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008af8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008afc:	681a      	ldr	r2, [r3, #0]
 8008afe:	4b8f      	ldr	r3, [pc, #572]	; (8008d3c <UART_SetConfig+0x2cc>)
 8008b00:	429a      	cmp	r2, r3
 8008b02:	d005      	beq.n	8008b10 <UART_SetConfig+0xa0>
 8008b04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008b08:	681a      	ldr	r2, [r3, #0]
 8008b0a:	4b8d      	ldr	r3, [pc, #564]	; (8008d40 <UART_SetConfig+0x2d0>)
 8008b0c:	429a      	cmp	r2, r3
 8008b0e:	d104      	bne.n	8008b1a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008b10:	f7fd fbc6 	bl	80062a0 <HAL_RCC_GetPCLK2Freq>
 8008b14:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8008b18:	e003      	b.n	8008b22 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008b1a:	f7fd fbad 	bl	8006278 <HAL_RCC_GetPCLK1Freq>
 8008b1e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008b22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008b26:	69db      	ldr	r3, [r3, #28]
 8008b28:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008b2c:	f040 810c 	bne.w	8008d48 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008b30:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008b34:	2200      	movs	r2, #0
 8008b36:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8008b3a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8008b3e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8008b42:	4622      	mov	r2, r4
 8008b44:	462b      	mov	r3, r5
 8008b46:	1891      	adds	r1, r2, r2
 8008b48:	65b9      	str	r1, [r7, #88]	; 0x58
 8008b4a:	415b      	adcs	r3, r3
 8008b4c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008b4e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8008b52:	4621      	mov	r1, r4
 8008b54:	eb12 0801 	adds.w	r8, r2, r1
 8008b58:	4629      	mov	r1, r5
 8008b5a:	eb43 0901 	adc.w	r9, r3, r1
 8008b5e:	f04f 0200 	mov.w	r2, #0
 8008b62:	f04f 0300 	mov.w	r3, #0
 8008b66:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008b6a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008b6e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008b72:	4690      	mov	r8, r2
 8008b74:	4699      	mov	r9, r3
 8008b76:	4623      	mov	r3, r4
 8008b78:	eb18 0303 	adds.w	r3, r8, r3
 8008b7c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008b80:	462b      	mov	r3, r5
 8008b82:	eb49 0303 	adc.w	r3, r9, r3
 8008b86:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008b8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008b8e:	685b      	ldr	r3, [r3, #4]
 8008b90:	2200      	movs	r2, #0
 8008b92:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8008b96:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8008b9a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8008b9e:	460b      	mov	r3, r1
 8008ba0:	18db      	adds	r3, r3, r3
 8008ba2:	653b      	str	r3, [r7, #80]	; 0x50
 8008ba4:	4613      	mov	r3, r2
 8008ba6:	eb42 0303 	adc.w	r3, r2, r3
 8008baa:	657b      	str	r3, [r7, #84]	; 0x54
 8008bac:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8008bb0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8008bb4:	f7f7 feba 	bl	800092c <__aeabi_uldivmod>
 8008bb8:	4602      	mov	r2, r0
 8008bba:	460b      	mov	r3, r1
 8008bbc:	4b61      	ldr	r3, [pc, #388]	; (8008d44 <UART_SetConfig+0x2d4>)
 8008bbe:	fba3 2302 	umull	r2, r3, r3, r2
 8008bc2:	095b      	lsrs	r3, r3, #5
 8008bc4:	011c      	lsls	r4, r3, #4
 8008bc6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008bca:	2200      	movs	r2, #0
 8008bcc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008bd0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8008bd4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8008bd8:	4642      	mov	r2, r8
 8008bda:	464b      	mov	r3, r9
 8008bdc:	1891      	adds	r1, r2, r2
 8008bde:	64b9      	str	r1, [r7, #72]	; 0x48
 8008be0:	415b      	adcs	r3, r3
 8008be2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008be4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8008be8:	4641      	mov	r1, r8
 8008bea:	eb12 0a01 	adds.w	sl, r2, r1
 8008bee:	4649      	mov	r1, r9
 8008bf0:	eb43 0b01 	adc.w	fp, r3, r1
 8008bf4:	f04f 0200 	mov.w	r2, #0
 8008bf8:	f04f 0300 	mov.w	r3, #0
 8008bfc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008c00:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008c04:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008c08:	4692      	mov	sl, r2
 8008c0a:	469b      	mov	fp, r3
 8008c0c:	4643      	mov	r3, r8
 8008c0e:	eb1a 0303 	adds.w	r3, sl, r3
 8008c12:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008c16:	464b      	mov	r3, r9
 8008c18:	eb4b 0303 	adc.w	r3, fp, r3
 8008c1c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8008c20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008c24:	685b      	ldr	r3, [r3, #4]
 8008c26:	2200      	movs	r2, #0
 8008c28:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008c2c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8008c30:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8008c34:	460b      	mov	r3, r1
 8008c36:	18db      	adds	r3, r3, r3
 8008c38:	643b      	str	r3, [r7, #64]	; 0x40
 8008c3a:	4613      	mov	r3, r2
 8008c3c:	eb42 0303 	adc.w	r3, r2, r3
 8008c40:	647b      	str	r3, [r7, #68]	; 0x44
 8008c42:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008c46:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8008c4a:	f7f7 fe6f 	bl	800092c <__aeabi_uldivmod>
 8008c4e:	4602      	mov	r2, r0
 8008c50:	460b      	mov	r3, r1
 8008c52:	4611      	mov	r1, r2
 8008c54:	4b3b      	ldr	r3, [pc, #236]	; (8008d44 <UART_SetConfig+0x2d4>)
 8008c56:	fba3 2301 	umull	r2, r3, r3, r1
 8008c5a:	095b      	lsrs	r3, r3, #5
 8008c5c:	2264      	movs	r2, #100	; 0x64
 8008c5e:	fb02 f303 	mul.w	r3, r2, r3
 8008c62:	1acb      	subs	r3, r1, r3
 8008c64:	00db      	lsls	r3, r3, #3
 8008c66:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8008c6a:	4b36      	ldr	r3, [pc, #216]	; (8008d44 <UART_SetConfig+0x2d4>)
 8008c6c:	fba3 2302 	umull	r2, r3, r3, r2
 8008c70:	095b      	lsrs	r3, r3, #5
 8008c72:	005b      	lsls	r3, r3, #1
 8008c74:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008c78:	441c      	add	r4, r3
 8008c7a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008c7e:	2200      	movs	r2, #0
 8008c80:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008c84:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8008c88:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8008c8c:	4642      	mov	r2, r8
 8008c8e:	464b      	mov	r3, r9
 8008c90:	1891      	adds	r1, r2, r2
 8008c92:	63b9      	str	r1, [r7, #56]	; 0x38
 8008c94:	415b      	adcs	r3, r3
 8008c96:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008c98:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008c9c:	4641      	mov	r1, r8
 8008c9e:	1851      	adds	r1, r2, r1
 8008ca0:	6339      	str	r1, [r7, #48]	; 0x30
 8008ca2:	4649      	mov	r1, r9
 8008ca4:	414b      	adcs	r3, r1
 8008ca6:	637b      	str	r3, [r7, #52]	; 0x34
 8008ca8:	f04f 0200 	mov.w	r2, #0
 8008cac:	f04f 0300 	mov.w	r3, #0
 8008cb0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8008cb4:	4659      	mov	r1, fp
 8008cb6:	00cb      	lsls	r3, r1, #3
 8008cb8:	4651      	mov	r1, sl
 8008cba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008cbe:	4651      	mov	r1, sl
 8008cc0:	00ca      	lsls	r2, r1, #3
 8008cc2:	4610      	mov	r0, r2
 8008cc4:	4619      	mov	r1, r3
 8008cc6:	4603      	mov	r3, r0
 8008cc8:	4642      	mov	r2, r8
 8008cca:	189b      	adds	r3, r3, r2
 8008ccc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008cd0:	464b      	mov	r3, r9
 8008cd2:	460a      	mov	r2, r1
 8008cd4:	eb42 0303 	adc.w	r3, r2, r3
 8008cd8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008cdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008ce0:	685b      	ldr	r3, [r3, #4]
 8008ce2:	2200      	movs	r2, #0
 8008ce4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8008ce8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8008cec:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8008cf0:	460b      	mov	r3, r1
 8008cf2:	18db      	adds	r3, r3, r3
 8008cf4:	62bb      	str	r3, [r7, #40]	; 0x28
 8008cf6:	4613      	mov	r3, r2
 8008cf8:	eb42 0303 	adc.w	r3, r2, r3
 8008cfc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008cfe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008d02:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8008d06:	f7f7 fe11 	bl	800092c <__aeabi_uldivmod>
 8008d0a:	4602      	mov	r2, r0
 8008d0c:	460b      	mov	r3, r1
 8008d0e:	4b0d      	ldr	r3, [pc, #52]	; (8008d44 <UART_SetConfig+0x2d4>)
 8008d10:	fba3 1302 	umull	r1, r3, r3, r2
 8008d14:	095b      	lsrs	r3, r3, #5
 8008d16:	2164      	movs	r1, #100	; 0x64
 8008d18:	fb01 f303 	mul.w	r3, r1, r3
 8008d1c:	1ad3      	subs	r3, r2, r3
 8008d1e:	00db      	lsls	r3, r3, #3
 8008d20:	3332      	adds	r3, #50	; 0x32
 8008d22:	4a08      	ldr	r2, [pc, #32]	; (8008d44 <UART_SetConfig+0x2d4>)
 8008d24:	fba2 2303 	umull	r2, r3, r2, r3
 8008d28:	095b      	lsrs	r3, r3, #5
 8008d2a:	f003 0207 	and.w	r2, r3, #7
 8008d2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	4422      	add	r2, r4
 8008d36:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008d38:	e105      	b.n	8008f46 <UART_SetConfig+0x4d6>
 8008d3a:	bf00      	nop
 8008d3c:	40011000 	.word	0x40011000
 8008d40:	40011400 	.word	0x40011400
 8008d44:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008d48:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008d4c:	2200      	movs	r2, #0
 8008d4e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8008d52:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8008d56:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8008d5a:	4642      	mov	r2, r8
 8008d5c:	464b      	mov	r3, r9
 8008d5e:	1891      	adds	r1, r2, r2
 8008d60:	6239      	str	r1, [r7, #32]
 8008d62:	415b      	adcs	r3, r3
 8008d64:	627b      	str	r3, [r7, #36]	; 0x24
 8008d66:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008d6a:	4641      	mov	r1, r8
 8008d6c:	1854      	adds	r4, r2, r1
 8008d6e:	4649      	mov	r1, r9
 8008d70:	eb43 0501 	adc.w	r5, r3, r1
 8008d74:	f04f 0200 	mov.w	r2, #0
 8008d78:	f04f 0300 	mov.w	r3, #0
 8008d7c:	00eb      	lsls	r3, r5, #3
 8008d7e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008d82:	00e2      	lsls	r2, r4, #3
 8008d84:	4614      	mov	r4, r2
 8008d86:	461d      	mov	r5, r3
 8008d88:	4643      	mov	r3, r8
 8008d8a:	18e3      	adds	r3, r4, r3
 8008d8c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8008d90:	464b      	mov	r3, r9
 8008d92:	eb45 0303 	adc.w	r3, r5, r3
 8008d96:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8008d9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d9e:	685b      	ldr	r3, [r3, #4]
 8008da0:	2200      	movs	r2, #0
 8008da2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8008da6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008daa:	f04f 0200 	mov.w	r2, #0
 8008dae:	f04f 0300 	mov.w	r3, #0
 8008db2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8008db6:	4629      	mov	r1, r5
 8008db8:	008b      	lsls	r3, r1, #2
 8008dba:	4621      	mov	r1, r4
 8008dbc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008dc0:	4621      	mov	r1, r4
 8008dc2:	008a      	lsls	r2, r1, #2
 8008dc4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8008dc8:	f7f7 fdb0 	bl	800092c <__aeabi_uldivmod>
 8008dcc:	4602      	mov	r2, r0
 8008dce:	460b      	mov	r3, r1
 8008dd0:	4b60      	ldr	r3, [pc, #384]	; (8008f54 <UART_SetConfig+0x4e4>)
 8008dd2:	fba3 2302 	umull	r2, r3, r3, r2
 8008dd6:	095b      	lsrs	r3, r3, #5
 8008dd8:	011c      	lsls	r4, r3, #4
 8008dda:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008dde:	2200      	movs	r2, #0
 8008de0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8008de4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8008de8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8008dec:	4642      	mov	r2, r8
 8008dee:	464b      	mov	r3, r9
 8008df0:	1891      	adds	r1, r2, r2
 8008df2:	61b9      	str	r1, [r7, #24]
 8008df4:	415b      	adcs	r3, r3
 8008df6:	61fb      	str	r3, [r7, #28]
 8008df8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008dfc:	4641      	mov	r1, r8
 8008dfe:	1851      	adds	r1, r2, r1
 8008e00:	6139      	str	r1, [r7, #16]
 8008e02:	4649      	mov	r1, r9
 8008e04:	414b      	adcs	r3, r1
 8008e06:	617b      	str	r3, [r7, #20]
 8008e08:	f04f 0200 	mov.w	r2, #0
 8008e0c:	f04f 0300 	mov.w	r3, #0
 8008e10:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008e14:	4659      	mov	r1, fp
 8008e16:	00cb      	lsls	r3, r1, #3
 8008e18:	4651      	mov	r1, sl
 8008e1a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008e1e:	4651      	mov	r1, sl
 8008e20:	00ca      	lsls	r2, r1, #3
 8008e22:	4610      	mov	r0, r2
 8008e24:	4619      	mov	r1, r3
 8008e26:	4603      	mov	r3, r0
 8008e28:	4642      	mov	r2, r8
 8008e2a:	189b      	adds	r3, r3, r2
 8008e2c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008e30:	464b      	mov	r3, r9
 8008e32:	460a      	mov	r2, r1
 8008e34:	eb42 0303 	adc.w	r3, r2, r3
 8008e38:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008e3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008e40:	685b      	ldr	r3, [r3, #4]
 8008e42:	2200      	movs	r2, #0
 8008e44:	67bb      	str	r3, [r7, #120]	; 0x78
 8008e46:	67fa      	str	r2, [r7, #124]	; 0x7c
 8008e48:	f04f 0200 	mov.w	r2, #0
 8008e4c:	f04f 0300 	mov.w	r3, #0
 8008e50:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8008e54:	4649      	mov	r1, r9
 8008e56:	008b      	lsls	r3, r1, #2
 8008e58:	4641      	mov	r1, r8
 8008e5a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008e5e:	4641      	mov	r1, r8
 8008e60:	008a      	lsls	r2, r1, #2
 8008e62:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8008e66:	f7f7 fd61 	bl	800092c <__aeabi_uldivmod>
 8008e6a:	4602      	mov	r2, r0
 8008e6c:	460b      	mov	r3, r1
 8008e6e:	4b39      	ldr	r3, [pc, #228]	; (8008f54 <UART_SetConfig+0x4e4>)
 8008e70:	fba3 1302 	umull	r1, r3, r3, r2
 8008e74:	095b      	lsrs	r3, r3, #5
 8008e76:	2164      	movs	r1, #100	; 0x64
 8008e78:	fb01 f303 	mul.w	r3, r1, r3
 8008e7c:	1ad3      	subs	r3, r2, r3
 8008e7e:	011b      	lsls	r3, r3, #4
 8008e80:	3332      	adds	r3, #50	; 0x32
 8008e82:	4a34      	ldr	r2, [pc, #208]	; (8008f54 <UART_SetConfig+0x4e4>)
 8008e84:	fba2 2303 	umull	r2, r3, r2, r3
 8008e88:	095b      	lsrs	r3, r3, #5
 8008e8a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008e8e:	441c      	add	r4, r3
 8008e90:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008e94:	2200      	movs	r2, #0
 8008e96:	673b      	str	r3, [r7, #112]	; 0x70
 8008e98:	677a      	str	r2, [r7, #116]	; 0x74
 8008e9a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8008e9e:	4642      	mov	r2, r8
 8008ea0:	464b      	mov	r3, r9
 8008ea2:	1891      	adds	r1, r2, r2
 8008ea4:	60b9      	str	r1, [r7, #8]
 8008ea6:	415b      	adcs	r3, r3
 8008ea8:	60fb      	str	r3, [r7, #12]
 8008eaa:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008eae:	4641      	mov	r1, r8
 8008eb0:	1851      	adds	r1, r2, r1
 8008eb2:	6039      	str	r1, [r7, #0]
 8008eb4:	4649      	mov	r1, r9
 8008eb6:	414b      	adcs	r3, r1
 8008eb8:	607b      	str	r3, [r7, #4]
 8008eba:	f04f 0200 	mov.w	r2, #0
 8008ebe:	f04f 0300 	mov.w	r3, #0
 8008ec2:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008ec6:	4659      	mov	r1, fp
 8008ec8:	00cb      	lsls	r3, r1, #3
 8008eca:	4651      	mov	r1, sl
 8008ecc:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008ed0:	4651      	mov	r1, sl
 8008ed2:	00ca      	lsls	r2, r1, #3
 8008ed4:	4610      	mov	r0, r2
 8008ed6:	4619      	mov	r1, r3
 8008ed8:	4603      	mov	r3, r0
 8008eda:	4642      	mov	r2, r8
 8008edc:	189b      	adds	r3, r3, r2
 8008ede:	66bb      	str	r3, [r7, #104]	; 0x68
 8008ee0:	464b      	mov	r3, r9
 8008ee2:	460a      	mov	r2, r1
 8008ee4:	eb42 0303 	adc.w	r3, r2, r3
 8008ee8:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008eea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008eee:	685b      	ldr	r3, [r3, #4]
 8008ef0:	2200      	movs	r2, #0
 8008ef2:	663b      	str	r3, [r7, #96]	; 0x60
 8008ef4:	667a      	str	r2, [r7, #100]	; 0x64
 8008ef6:	f04f 0200 	mov.w	r2, #0
 8008efa:	f04f 0300 	mov.w	r3, #0
 8008efe:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8008f02:	4649      	mov	r1, r9
 8008f04:	008b      	lsls	r3, r1, #2
 8008f06:	4641      	mov	r1, r8
 8008f08:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008f0c:	4641      	mov	r1, r8
 8008f0e:	008a      	lsls	r2, r1, #2
 8008f10:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8008f14:	f7f7 fd0a 	bl	800092c <__aeabi_uldivmod>
 8008f18:	4602      	mov	r2, r0
 8008f1a:	460b      	mov	r3, r1
 8008f1c:	4b0d      	ldr	r3, [pc, #52]	; (8008f54 <UART_SetConfig+0x4e4>)
 8008f1e:	fba3 1302 	umull	r1, r3, r3, r2
 8008f22:	095b      	lsrs	r3, r3, #5
 8008f24:	2164      	movs	r1, #100	; 0x64
 8008f26:	fb01 f303 	mul.w	r3, r1, r3
 8008f2a:	1ad3      	subs	r3, r2, r3
 8008f2c:	011b      	lsls	r3, r3, #4
 8008f2e:	3332      	adds	r3, #50	; 0x32
 8008f30:	4a08      	ldr	r2, [pc, #32]	; (8008f54 <UART_SetConfig+0x4e4>)
 8008f32:	fba2 2303 	umull	r2, r3, r2, r3
 8008f36:	095b      	lsrs	r3, r3, #5
 8008f38:	f003 020f 	and.w	r2, r3, #15
 8008f3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	4422      	add	r2, r4
 8008f44:	609a      	str	r2, [r3, #8]
}
 8008f46:	bf00      	nop
 8008f48:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8008f4c:	46bd      	mov	sp, r7
 8008f4e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008f52:	bf00      	nop
 8008f54:	51eb851f 	.word	0x51eb851f

08008f58 <FSMC_NAND_Init>:
  * @param  Device Pointer to NAND device instance
  * @param  Init Pointer to NAND Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NAND_Init(FSMC_NAND_TypeDef *Device, FSMC_NAND_InitTypeDef *Init)
{
 8008f58:	b480      	push	{r7}
 8008f5a:	b083      	sub	sp, #12
 8008f5c:	af00      	add	r7, sp, #0
 8008f5e:	6078      	str	r0, [r7, #4]
 8008f60:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_ECCPAGE_SIZE(Init->ECCPageSize));
  assert_param(IS_FSMC_TCLR_TIME(Init->TCLRSetupTime));
  assert_param(IS_FSMC_TAR_TIME(Init->TARSetupTime));

  /* Set NAND device control parameters */
  if (Init->NandBank == FSMC_NAND_BANK2)
 8008f62:	683b      	ldr	r3, [r7, #0]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	2b10      	cmp	r3, #16
 8008f68:	d11c      	bne.n	8008fa4 <FSMC_NAND_Init+0x4c>
  {
    /* NAND bank 2 registers configuration */
    MODIFY_REG(Device->PCR2, PCR_CLEAR_MASK, (Init->Waitfeature                                      |
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	681a      	ldr	r2, [r3, #0]
 8008f6e:	4b1f      	ldr	r3, [pc, #124]	; (8008fec <FSMC_NAND_Init+0x94>)
 8008f70:	4013      	ands	r3, r2
 8008f72:	683a      	ldr	r2, [r7, #0]
 8008f74:	6851      	ldr	r1, [r2, #4]
 8008f76:	683a      	ldr	r2, [r7, #0]
 8008f78:	6892      	ldr	r2, [r2, #8]
 8008f7a:	4311      	orrs	r1, r2
 8008f7c:	683a      	ldr	r2, [r7, #0]
 8008f7e:	68d2      	ldr	r2, [r2, #12]
 8008f80:	4311      	orrs	r1, r2
 8008f82:	683a      	ldr	r2, [r7, #0]
 8008f84:	6912      	ldr	r2, [r2, #16]
 8008f86:	4311      	orrs	r1, r2
 8008f88:	683a      	ldr	r2, [r7, #0]
 8008f8a:	6952      	ldr	r2, [r2, #20]
 8008f8c:	0252      	lsls	r2, r2, #9
 8008f8e:	4311      	orrs	r1, r2
 8008f90:	683a      	ldr	r2, [r7, #0]
 8008f92:	6992      	ldr	r2, [r2, #24]
 8008f94:	0352      	lsls	r2, r2, #13
 8008f96:	430a      	orrs	r2, r1
 8008f98:	4313      	orrs	r3, r2
 8008f9a:	f043 0208 	orr.w	r2, r3, #8
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	601a      	str	r2, [r3, #0]
 8008fa2:	e01b      	b.n	8008fdc <FSMC_NAND_Init+0x84>
                                              ((Init->TARSetupTime)  << FSMC_PCR2_TAR_Pos)));
  }
  else
  {
    /* NAND bank 3 registers configuration */
    MODIFY_REG(Device->PCR3, PCR_CLEAR_MASK, (Init->Waitfeature                                      |
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	6a1a      	ldr	r2, [r3, #32]
 8008fa8:	4b10      	ldr	r3, [pc, #64]	; (8008fec <FSMC_NAND_Init+0x94>)
 8008faa:	4013      	ands	r3, r2
 8008fac:	683a      	ldr	r2, [r7, #0]
 8008fae:	6851      	ldr	r1, [r2, #4]
 8008fb0:	683a      	ldr	r2, [r7, #0]
 8008fb2:	6892      	ldr	r2, [r2, #8]
 8008fb4:	4311      	orrs	r1, r2
 8008fb6:	683a      	ldr	r2, [r7, #0]
 8008fb8:	68d2      	ldr	r2, [r2, #12]
 8008fba:	4311      	orrs	r1, r2
 8008fbc:	683a      	ldr	r2, [r7, #0]
 8008fbe:	6912      	ldr	r2, [r2, #16]
 8008fc0:	4311      	orrs	r1, r2
 8008fc2:	683a      	ldr	r2, [r7, #0]
 8008fc4:	6952      	ldr	r2, [r2, #20]
 8008fc6:	0252      	lsls	r2, r2, #9
 8008fc8:	4311      	orrs	r1, r2
 8008fca:	683a      	ldr	r2, [r7, #0]
 8008fcc:	6992      	ldr	r2, [r2, #24]
 8008fce:	0352      	lsls	r2, r2, #13
 8008fd0:	430a      	orrs	r2, r1
 8008fd2:	4313      	orrs	r3, r2
 8008fd4:	f043 0208 	orr.w	r2, r3, #8
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	621a      	str	r2, [r3, #32]
                                              Init->ECCPageSize                                      |
                                              ((Init->TCLRSetupTime) << FSMC_PCR2_TCLR_Pos)  |
                                              ((Init->TARSetupTime)  << FSMC_PCR2_TAR_Pos)));
  }

  return HAL_OK;
 8008fdc:	2300      	movs	r3, #0
}
 8008fde:	4618      	mov	r0, r3
 8008fe0:	370c      	adds	r7, #12
 8008fe2:	46bd      	mov	sp, r7
 8008fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fe8:	4770      	bx	lr
 8008fea:	bf00      	nop
 8008fec:	fff00181 	.word	0xfff00181

08008ff0 <FSMC_NAND_CommonSpace_Timing_Init>:
  * @param  Bank NAND bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NAND_CommonSpace_Timing_Init(FSMC_NAND_TypeDef *Device,
                                                   FSMC_NAND_PCC_TimingTypeDef *Timing, uint32_t Bank)
{
 8008ff0:	b480      	push	{r7}
 8008ff2:	b085      	sub	sp, #20
 8008ff4:	af00      	add	r7, sp, #0
 8008ff6:	60f8      	str	r0, [r7, #12]
 8008ff8:	60b9      	str	r1, [r7, #8]
 8008ffa:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_HOLD_TIME(Timing->HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(Timing->HiZSetupTime));
  assert_param(IS_FSMC_NAND_BANK(Bank));

  /* Set FSMC_NAND device timing parameters */
  if (Bank == FSMC_NAND_BANK2)
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	2b10      	cmp	r3, #16
 8009000:	d112      	bne.n	8009028 <FSMC_NAND_CommonSpace_Timing_Init+0x38>
  {
    /* NAND bank 2 registers configuration */
    MODIFY_REG(Device->PMEM2, PMEM_CLEAR_MASK, (Timing->SetupTime                                             |
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	689b      	ldr	r3, [r3, #8]
 8009006:	68bb      	ldr	r3, [r7, #8]
 8009008:	681a      	ldr	r2, [r3, #0]
 800900a:	68bb      	ldr	r3, [r7, #8]
 800900c:	685b      	ldr	r3, [r3, #4]
 800900e:	021b      	lsls	r3, r3, #8
 8009010:	431a      	orrs	r2, r3
 8009012:	68bb      	ldr	r3, [r7, #8]
 8009014:	689b      	ldr	r3, [r3, #8]
 8009016:	041b      	lsls	r3, r3, #16
 8009018:	431a      	orrs	r2, r3
 800901a:	68bb      	ldr	r3, [r7, #8]
 800901c:	68db      	ldr	r3, [r3, #12]
 800901e:	061b      	lsls	r3, r3, #24
 8009020:	431a      	orrs	r2, r3
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	609a      	str	r2, [r3, #8]
 8009026:	e011      	b.n	800904c <FSMC_NAND_CommonSpace_Timing_Init+0x5c>
                                                ((Timing->HiZSetupTime)  << FSMC_PMEM2_MEMHIZ2_Pos)));
  }
  else
  {
    /* NAND bank 3 registers configuration */
    MODIFY_REG(Device->PMEM3, PMEM_CLEAR_MASK, (Timing->SetupTime                                             |
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800902c:	68bb      	ldr	r3, [r7, #8]
 800902e:	681a      	ldr	r2, [r3, #0]
 8009030:	68bb      	ldr	r3, [r7, #8]
 8009032:	685b      	ldr	r3, [r3, #4]
 8009034:	021b      	lsls	r3, r3, #8
 8009036:	431a      	orrs	r2, r3
 8009038:	68bb      	ldr	r3, [r7, #8]
 800903a:	689b      	ldr	r3, [r3, #8]
 800903c:	041b      	lsls	r3, r3, #16
 800903e:	431a      	orrs	r2, r3
 8009040:	68bb      	ldr	r3, [r7, #8]
 8009042:	68db      	ldr	r3, [r3, #12]
 8009044:	061b      	lsls	r3, r3, #24
 8009046:	431a      	orrs	r2, r3
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	629a      	str	r2, [r3, #40]	; 0x28
                                                ((Timing->WaitSetupTime) << FSMC_PMEM2_MEMWAIT2_Pos) |
                                                ((Timing->HoldSetupTime) << FSMC_PMEM2_MEMHOLD2_Pos) |
                                                ((Timing->HiZSetupTime)  << FSMC_PMEM2_MEMHIZ2_Pos)));
  }

  return HAL_OK;
 800904c:	2300      	movs	r3, #0
}
 800904e:	4618      	mov	r0, r3
 8009050:	3714      	adds	r7, #20
 8009052:	46bd      	mov	sp, r7
 8009054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009058:	4770      	bx	lr

0800905a <FSMC_NAND_AttributeSpace_Timing_Init>:
  * @param  Bank NAND bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NAND_AttributeSpace_Timing_Init(FSMC_NAND_TypeDef *Device,
                                                      FSMC_NAND_PCC_TimingTypeDef *Timing, uint32_t Bank)
{
 800905a:	b480      	push	{r7}
 800905c:	b085      	sub	sp, #20
 800905e:	af00      	add	r7, sp, #0
 8009060:	60f8      	str	r0, [r7, #12]
 8009062:	60b9      	str	r1, [r7, #8]
 8009064:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_HOLD_TIME(Timing->HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(Timing->HiZSetupTime));
  assert_param(IS_FSMC_NAND_BANK(Bank));

  /* Set FSMC_NAND device timing parameters */
  if (Bank == FSMC_NAND_BANK2)
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	2b10      	cmp	r3, #16
 800906a:	d112      	bne.n	8009092 <FSMC_NAND_AttributeSpace_Timing_Init+0x38>
  {
    /* NAND bank 2 registers configuration */
    MODIFY_REG(Device->PATT2, PATT_CLEAR_MASK, (Timing->SetupTime                                             |
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	68db      	ldr	r3, [r3, #12]
 8009070:	68bb      	ldr	r3, [r7, #8]
 8009072:	681a      	ldr	r2, [r3, #0]
 8009074:	68bb      	ldr	r3, [r7, #8]
 8009076:	685b      	ldr	r3, [r3, #4]
 8009078:	021b      	lsls	r3, r3, #8
 800907a:	431a      	orrs	r2, r3
 800907c:	68bb      	ldr	r3, [r7, #8]
 800907e:	689b      	ldr	r3, [r3, #8]
 8009080:	041b      	lsls	r3, r3, #16
 8009082:	431a      	orrs	r2, r3
 8009084:	68bb      	ldr	r3, [r7, #8]
 8009086:	68db      	ldr	r3, [r3, #12]
 8009088:	061b      	lsls	r3, r3, #24
 800908a:	431a      	orrs	r2, r3
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	60da      	str	r2, [r3, #12]
 8009090:	e011      	b.n	80090b6 <FSMC_NAND_AttributeSpace_Timing_Init+0x5c>
                                                ((Timing->HiZSetupTime)  << FSMC_PATT2_ATTHIZ2_Pos)));
  }
  else
  {
    /* NAND bank 3 registers configuration */
    MODIFY_REG(Device->PATT3, PATT_CLEAR_MASK, (Timing->SetupTime                                             |
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009096:	68bb      	ldr	r3, [r7, #8]
 8009098:	681a      	ldr	r2, [r3, #0]
 800909a:	68bb      	ldr	r3, [r7, #8]
 800909c:	685b      	ldr	r3, [r3, #4]
 800909e:	021b      	lsls	r3, r3, #8
 80090a0:	431a      	orrs	r2, r3
 80090a2:	68bb      	ldr	r3, [r7, #8]
 80090a4:	689b      	ldr	r3, [r3, #8]
 80090a6:	041b      	lsls	r3, r3, #16
 80090a8:	431a      	orrs	r2, r3
 80090aa:	68bb      	ldr	r3, [r7, #8]
 80090ac:	68db      	ldr	r3, [r3, #12]
 80090ae:	061b      	lsls	r3, r3, #24
 80090b0:	431a      	orrs	r2, r3
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	62da      	str	r2, [r3, #44]	; 0x2c
                                                ((Timing->WaitSetupTime) << FSMC_PATT2_ATTWAIT2_Pos) |
                                                ((Timing->HoldSetupTime) << FSMC_PATT2_ATTHOLD2_Pos) |
                                                ((Timing->HiZSetupTime)  << FSMC_PATT2_ATTHIZ2_Pos)));
  }

  return HAL_OK;
 80090b6:	2300      	movs	r3, #0
}
 80090b8:	4618      	mov	r0, r3
 80090ba:	3714      	adds	r7, #20
 80090bc:	46bd      	mov	sp, r7
 80090be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c2:	4770      	bx	lr

080090c4 <__NVIC_SetPriority>:
{
 80090c4:	b480      	push	{r7}
 80090c6:	b083      	sub	sp, #12
 80090c8:	af00      	add	r7, sp, #0
 80090ca:	4603      	mov	r3, r0
 80090cc:	6039      	str	r1, [r7, #0]
 80090ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80090d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	db0a      	blt.n	80090ee <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80090d8:	683b      	ldr	r3, [r7, #0]
 80090da:	b2da      	uxtb	r2, r3
 80090dc:	490c      	ldr	r1, [pc, #48]	; (8009110 <__NVIC_SetPriority+0x4c>)
 80090de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80090e2:	0112      	lsls	r2, r2, #4
 80090e4:	b2d2      	uxtb	r2, r2
 80090e6:	440b      	add	r3, r1
 80090e8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80090ec:	e00a      	b.n	8009104 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80090ee:	683b      	ldr	r3, [r7, #0]
 80090f0:	b2da      	uxtb	r2, r3
 80090f2:	4908      	ldr	r1, [pc, #32]	; (8009114 <__NVIC_SetPriority+0x50>)
 80090f4:	79fb      	ldrb	r3, [r7, #7]
 80090f6:	f003 030f 	and.w	r3, r3, #15
 80090fa:	3b04      	subs	r3, #4
 80090fc:	0112      	lsls	r2, r2, #4
 80090fe:	b2d2      	uxtb	r2, r2
 8009100:	440b      	add	r3, r1
 8009102:	761a      	strb	r2, [r3, #24]
}
 8009104:	bf00      	nop
 8009106:	370c      	adds	r7, #12
 8009108:	46bd      	mov	sp, r7
 800910a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800910e:	4770      	bx	lr
 8009110:	e000e100 	.word	0xe000e100
 8009114:	e000ed00 	.word	0xe000ed00

08009118 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8009118:	b580      	push	{r7, lr}
 800911a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800911c:	4b05      	ldr	r3, [pc, #20]	; (8009134 <SysTick_Handler+0x1c>)
 800911e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8009120:	f002 f856 	bl	800b1d0 <xTaskGetSchedulerState>
 8009124:	4603      	mov	r3, r0
 8009126:	2b01      	cmp	r3, #1
 8009128:	d001      	beq.n	800912e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800912a:	f002 fe3d 	bl	800bda8 <xPortSysTickHandler>
  }
}
 800912e:	bf00      	nop
 8009130:	bd80      	pop	{r7, pc}
 8009132:	bf00      	nop
 8009134:	e000e010 	.word	0xe000e010

08009138 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8009138:	b580      	push	{r7, lr}
 800913a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800913c:	2100      	movs	r1, #0
 800913e:	f06f 0004 	mvn.w	r0, #4
 8009142:	f7ff ffbf 	bl	80090c4 <__NVIC_SetPriority>
#endif
}
 8009146:	bf00      	nop
 8009148:	bd80      	pop	{r7, pc}
	...

0800914c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800914c:	b580      	push	{r7, lr}
 800914e:	b082      	sub	sp, #8
 8009150:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009152:	f3ef 8305 	mrs	r3, IPSR
 8009156:	603b      	str	r3, [r7, #0]
  return(result);
 8009158:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800915a:	2b00      	cmp	r3, #0
 800915c:	d003      	beq.n	8009166 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800915e:	f06f 0305 	mvn.w	r3, #5
 8009162:	607b      	str	r3, [r7, #4]
 8009164:	e00f      	b.n	8009186 <osKernelInitialize+0x3a>
  }
  else {
    if (KernelState == osKernelInactive) {
 8009166:	4b0a      	ldr	r3, [pc, #40]	; (8009190 <osKernelInitialize+0x44>)
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	2b00      	cmp	r3, #0
 800916c:	d108      	bne.n	8009180 <osKernelInitialize+0x34>
      #if defined(USE_TRACE_EVENT_RECORDER)
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
 800916e:	4809      	ldr	r0, [pc, #36]	; (8009194 <osKernelInitialize+0x48>)
 8009170:	f003 f816 	bl	800c1a0 <vPortDefineHeapRegions>
      #endif
      KernelState = osKernelReady;
 8009174:	4b06      	ldr	r3, [pc, #24]	; (8009190 <osKernelInitialize+0x44>)
 8009176:	2201      	movs	r2, #1
 8009178:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800917a:	2300      	movs	r3, #0
 800917c:	607b      	str	r3, [r7, #4]
 800917e:	e002      	b.n	8009186 <osKernelInitialize+0x3a>
    } else {
      stat = osError;
 8009180:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009184:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009186:	687b      	ldr	r3, [r7, #4]
}
 8009188:	4618      	mov	r0, r3
 800918a:	3708      	adds	r7, #8
 800918c:	46bd      	mov	sp, r7
 800918e:	bd80      	pop	{r7, pc}
 8009190:	20001be8 	.word	0x20001be8
 8009194:	2000008c 	.word	0x2000008c

08009198 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8009198:	b580      	push	{r7, lr}
 800919a:	b082      	sub	sp, #8
 800919c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800919e:	f3ef 8305 	mrs	r3, IPSR
 80091a2:	603b      	str	r3, [r7, #0]
  return(result);
 80091a4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d003      	beq.n	80091b2 <osKernelStart+0x1a>
    stat = osErrorISR;
 80091aa:	f06f 0305 	mvn.w	r3, #5
 80091ae:	607b      	str	r3, [r7, #4]
 80091b0:	e010      	b.n	80091d4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80091b2:	4b0b      	ldr	r3, [pc, #44]	; (80091e0 <osKernelStart+0x48>)
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	2b01      	cmp	r3, #1
 80091b8:	d109      	bne.n	80091ce <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80091ba:	f7ff ffbd 	bl	8009138 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80091be:	4b08      	ldr	r3, [pc, #32]	; (80091e0 <osKernelStart+0x48>)
 80091c0:	2202      	movs	r2, #2
 80091c2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80091c4:	f001 fba8 	bl	800a918 <vTaskStartScheduler>
      stat = osOK;
 80091c8:	2300      	movs	r3, #0
 80091ca:	607b      	str	r3, [r7, #4]
 80091cc:	e002      	b.n	80091d4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80091ce:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80091d2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80091d4:	687b      	ldr	r3, [r7, #4]
}
 80091d6:	4618      	mov	r0, r3
 80091d8:	3708      	adds	r7, #8
 80091da:	46bd      	mov	sp, r7
 80091dc:	bd80      	pop	{r7, pc}
 80091de:	bf00      	nop
 80091e0:	20001be8 	.word	0x20001be8

080091e4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80091e4:	b580      	push	{r7, lr}
 80091e6:	b08e      	sub	sp, #56	; 0x38
 80091e8:	af04      	add	r7, sp, #16
 80091ea:	60f8      	str	r0, [r7, #12]
 80091ec:	60b9      	str	r1, [r7, #8]
 80091ee:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80091f0:	2300      	movs	r3, #0
 80091f2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80091f4:	f3ef 8305 	mrs	r3, IPSR
 80091f8:	617b      	str	r3, [r7, #20]
  return(result);
 80091fa:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d17e      	bne.n	80092fe <osThreadNew+0x11a>
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	2b00      	cmp	r3, #0
 8009204:	d07b      	beq.n	80092fe <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8009206:	2380      	movs	r3, #128	; 0x80
 8009208:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800920a:	2318      	movs	r3, #24
 800920c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800920e:	2300      	movs	r3, #0
 8009210:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8009212:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009216:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	2b00      	cmp	r3, #0
 800921c:	d045      	beq.n	80092aa <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	2b00      	cmp	r3, #0
 8009224:	d002      	beq.n	800922c <osThreadNew+0x48>
        name = attr->name;
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	699b      	ldr	r3, [r3, #24]
 8009230:	2b00      	cmp	r3, #0
 8009232:	d002      	beq.n	800923a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	699b      	ldr	r3, [r3, #24]
 8009238:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800923a:	69fb      	ldr	r3, [r7, #28]
 800923c:	2b00      	cmp	r3, #0
 800923e:	d008      	beq.n	8009252 <osThreadNew+0x6e>
 8009240:	69fb      	ldr	r3, [r7, #28]
 8009242:	2b38      	cmp	r3, #56	; 0x38
 8009244:	d805      	bhi.n	8009252 <osThreadNew+0x6e>
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	685b      	ldr	r3, [r3, #4]
 800924a:	f003 0301 	and.w	r3, r3, #1
 800924e:	2b00      	cmp	r3, #0
 8009250:	d001      	beq.n	8009256 <osThreadNew+0x72>
        return (NULL);
 8009252:	2300      	movs	r3, #0
 8009254:	e054      	b.n	8009300 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	695b      	ldr	r3, [r3, #20]
 800925a:	2b00      	cmp	r3, #0
 800925c:	d003      	beq.n	8009266 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	695b      	ldr	r3, [r3, #20]
 8009262:	089b      	lsrs	r3, r3, #2
 8009264:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	689b      	ldr	r3, [r3, #8]
 800926a:	2b00      	cmp	r3, #0
 800926c:	d00e      	beq.n	800928c <osThreadNew+0xa8>
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	68db      	ldr	r3, [r3, #12]
 8009272:	2bbb      	cmp	r3, #187	; 0xbb
 8009274:	d90a      	bls.n	800928c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800927a:	2b00      	cmp	r3, #0
 800927c:	d006      	beq.n	800928c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	695b      	ldr	r3, [r3, #20]
 8009282:	2b00      	cmp	r3, #0
 8009284:	d002      	beq.n	800928c <osThreadNew+0xa8>
        mem = 1;
 8009286:	2301      	movs	r3, #1
 8009288:	61bb      	str	r3, [r7, #24]
 800928a:	e010      	b.n	80092ae <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	689b      	ldr	r3, [r3, #8]
 8009290:	2b00      	cmp	r3, #0
 8009292:	d10c      	bne.n	80092ae <osThreadNew+0xca>
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	68db      	ldr	r3, [r3, #12]
 8009298:	2b00      	cmp	r3, #0
 800929a:	d108      	bne.n	80092ae <osThreadNew+0xca>
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	691b      	ldr	r3, [r3, #16]
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d104      	bne.n	80092ae <osThreadNew+0xca>
          mem = 0;
 80092a4:	2300      	movs	r3, #0
 80092a6:	61bb      	str	r3, [r7, #24]
 80092a8:	e001      	b.n	80092ae <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80092aa:	2300      	movs	r3, #0
 80092ac:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80092ae:	69bb      	ldr	r3, [r7, #24]
 80092b0:	2b01      	cmp	r3, #1
 80092b2:	d110      	bne.n	80092d6 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80092b8:	687a      	ldr	r2, [r7, #4]
 80092ba:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80092bc:	9202      	str	r2, [sp, #8]
 80092be:	9301      	str	r3, [sp, #4]
 80092c0:	69fb      	ldr	r3, [r7, #28]
 80092c2:	9300      	str	r3, [sp, #0]
 80092c4:	68bb      	ldr	r3, [r7, #8]
 80092c6:	6a3a      	ldr	r2, [r7, #32]
 80092c8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80092ca:	68f8      	ldr	r0, [r7, #12]
 80092cc:	f001 f938 	bl	800a540 <xTaskCreateStatic>
 80092d0:	4603      	mov	r3, r0
 80092d2:	613b      	str	r3, [r7, #16]
 80092d4:	e013      	b.n	80092fe <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80092d6:	69bb      	ldr	r3, [r7, #24]
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d110      	bne.n	80092fe <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80092dc:	6a3b      	ldr	r3, [r7, #32]
 80092de:	b29a      	uxth	r2, r3
 80092e0:	f107 0310 	add.w	r3, r7, #16
 80092e4:	9301      	str	r3, [sp, #4]
 80092e6:	69fb      	ldr	r3, [r7, #28]
 80092e8:	9300      	str	r3, [sp, #0]
 80092ea:	68bb      	ldr	r3, [r7, #8]
 80092ec:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80092ee:	68f8      	ldr	r0, [r7, #12]
 80092f0:	f001 f983 	bl	800a5fa <xTaskCreate>
 80092f4:	4603      	mov	r3, r0
 80092f6:	2b01      	cmp	r3, #1
 80092f8:	d001      	beq.n	80092fe <osThreadNew+0x11a>
            hTask = NULL;
 80092fa:	2300      	movs	r3, #0
 80092fc:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80092fe:	693b      	ldr	r3, [r7, #16]
}
 8009300:	4618      	mov	r0, r3
 8009302:	3728      	adds	r7, #40	; 0x28
 8009304:	46bd      	mov	sp, r7
 8009306:	bd80      	pop	{r7, pc}

08009308 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8009308:	b580      	push	{r7, lr}
 800930a:	b084      	sub	sp, #16
 800930c:	af00      	add	r7, sp, #0
 800930e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009310:	f3ef 8305 	mrs	r3, IPSR
 8009314:	60bb      	str	r3, [r7, #8]
  return(result);
 8009316:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009318:	2b00      	cmp	r3, #0
 800931a:	d003      	beq.n	8009324 <osDelay+0x1c>
    stat = osErrorISR;
 800931c:	f06f 0305 	mvn.w	r3, #5
 8009320:	60fb      	str	r3, [r7, #12]
 8009322:	e007      	b.n	8009334 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8009324:	2300      	movs	r3, #0
 8009326:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	2b00      	cmp	r3, #0
 800932c:	d002      	beq.n	8009334 <osDelay+0x2c>
      vTaskDelay(ticks);
 800932e:	6878      	ldr	r0, [r7, #4]
 8009330:	f001 fabe 	bl	800a8b0 <vTaskDelay>
    }
  }

  return (stat);
 8009334:	68fb      	ldr	r3, [r7, #12]
}
 8009336:	4618      	mov	r0, r3
 8009338:	3710      	adds	r7, #16
 800933a:	46bd      	mov	sp, r7
 800933c:	bd80      	pop	{r7, pc}

0800933e <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800933e:	b580      	push	{r7, lr}
 8009340:	b08a      	sub	sp, #40	; 0x28
 8009342:	af02      	add	r7, sp, #8
 8009344:	60f8      	str	r0, [r7, #12]
 8009346:	60b9      	str	r1, [r7, #8]
 8009348:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800934a:	2300      	movs	r3, #0
 800934c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800934e:	f3ef 8305 	mrs	r3, IPSR
 8009352:	613b      	str	r3, [r7, #16]
  return(result);
 8009354:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8009356:	2b00      	cmp	r3, #0
 8009358:	d175      	bne.n	8009446 <osSemaphoreNew+0x108>
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	2b00      	cmp	r3, #0
 800935e:	d072      	beq.n	8009446 <osSemaphoreNew+0x108>
 8009360:	68ba      	ldr	r2, [r7, #8]
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	429a      	cmp	r2, r3
 8009366:	d86e      	bhi.n	8009446 <osSemaphoreNew+0x108>
    mem = -1;
 8009368:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800936c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	2b00      	cmp	r3, #0
 8009372:	d015      	beq.n	80093a0 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	689b      	ldr	r3, [r3, #8]
 8009378:	2b00      	cmp	r3, #0
 800937a:	d006      	beq.n	800938a <osSemaphoreNew+0x4c>
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	68db      	ldr	r3, [r3, #12]
 8009380:	2b4f      	cmp	r3, #79	; 0x4f
 8009382:	d902      	bls.n	800938a <osSemaphoreNew+0x4c>
        mem = 1;
 8009384:	2301      	movs	r3, #1
 8009386:	61bb      	str	r3, [r7, #24]
 8009388:	e00c      	b.n	80093a4 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	689b      	ldr	r3, [r3, #8]
 800938e:	2b00      	cmp	r3, #0
 8009390:	d108      	bne.n	80093a4 <osSemaphoreNew+0x66>
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	68db      	ldr	r3, [r3, #12]
 8009396:	2b00      	cmp	r3, #0
 8009398:	d104      	bne.n	80093a4 <osSemaphoreNew+0x66>
          mem = 0;
 800939a:	2300      	movs	r3, #0
 800939c:	61bb      	str	r3, [r7, #24]
 800939e:	e001      	b.n	80093a4 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 80093a0:	2300      	movs	r3, #0
 80093a2:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 80093a4:	69bb      	ldr	r3, [r7, #24]
 80093a6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80093aa:	d04c      	beq.n	8009446 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	2b01      	cmp	r3, #1
 80093b0:	d128      	bne.n	8009404 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 80093b2:	69bb      	ldr	r3, [r7, #24]
 80093b4:	2b01      	cmp	r3, #1
 80093b6:	d10a      	bne.n	80093ce <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	689b      	ldr	r3, [r3, #8]
 80093bc:	2203      	movs	r2, #3
 80093be:	9200      	str	r2, [sp, #0]
 80093c0:	2200      	movs	r2, #0
 80093c2:	2100      	movs	r1, #0
 80093c4:	2001      	movs	r0, #1
 80093c6:	f000 fac5 	bl	8009954 <xQueueGenericCreateStatic>
 80093ca:	61f8      	str	r0, [r7, #28]
 80093cc:	e005      	b.n	80093da <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 80093ce:	2203      	movs	r2, #3
 80093d0:	2100      	movs	r1, #0
 80093d2:	2001      	movs	r0, #1
 80093d4:	f000 fb36 	bl	8009a44 <xQueueGenericCreate>
 80093d8:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 80093da:	69fb      	ldr	r3, [r7, #28]
 80093dc:	2b00      	cmp	r3, #0
 80093de:	d022      	beq.n	8009426 <osSemaphoreNew+0xe8>
 80093e0:	68bb      	ldr	r3, [r7, #8]
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d01f      	beq.n	8009426 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80093e6:	2300      	movs	r3, #0
 80093e8:	2200      	movs	r2, #0
 80093ea:	2100      	movs	r1, #0
 80093ec:	69f8      	ldr	r0, [r7, #28]
 80093ee:	f000 fbf1 	bl	8009bd4 <xQueueGenericSend>
 80093f2:	4603      	mov	r3, r0
 80093f4:	2b01      	cmp	r3, #1
 80093f6:	d016      	beq.n	8009426 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 80093f8:	69f8      	ldr	r0, [r7, #28]
 80093fa:	f000 fee5 	bl	800a1c8 <vQueueDelete>
            hSemaphore = NULL;
 80093fe:	2300      	movs	r3, #0
 8009400:	61fb      	str	r3, [r7, #28]
 8009402:	e010      	b.n	8009426 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8009404:	69bb      	ldr	r3, [r7, #24]
 8009406:	2b01      	cmp	r3, #1
 8009408:	d108      	bne.n	800941c <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	689b      	ldr	r3, [r3, #8]
 800940e:	461a      	mov	r2, r3
 8009410:	68b9      	ldr	r1, [r7, #8]
 8009412:	68f8      	ldr	r0, [r7, #12]
 8009414:	f000 fb73 	bl	8009afe <xQueueCreateCountingSemaphoreStatic>
 8009418:	61f8      	str	r0, [r7, #28]
 800941a:	e004      	b.n	8009426 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800941c:	68b9      	ldr	r1, [r7, #8]
 800941e:	68f8      	ldr	r0, [r7, #12]
 8009420:	f000 fba4 	bl	8009b6c <xQueueCreateCountingSemaphore>
 8009424:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8009426:	69fb      	ldr	r3, [r7, #28]
 8009428:	2b00      	cmp	r3, #0
 800942a:	d00c      	beq.n	8009446 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	2b00      	cmp	r3, #0
 8009430:	d003      	beq.n	800943a <osSemaphoreNew+0xfc>
          name = attr->name;
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	617b      	str	r3, [r7, #20]
 8009438:	e001      	b.n	800943e <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800943a:	2300      	movs	r3, #0
 800943c:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800943e:	6979      	ldr	r1, [r7, #20]
 8009440:	69f8      	ldr	r0, [r7, #28]
 8009442:	f000 fff5 	bl	800a430 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8009446:	69fb      	ldr	r3, [r7, #28]
}
 8009448:	4618      	mov	r0, r3
 800944a:	3720      	adds	r7, #32
 800944c:	46bd      	mov	sp, r7
 800944e:	bd80      	pop	{r7, pc}

08009450 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8009450:	b580      	push	{r7, lr}
 8009452:	b08a      	sub	sp, #40	; 0x28
 8009454:	af02      	add	r7, sp, #8
 8009456:	60f8      	str	r0, [r7, #12]
 8009458:	60b9      	str	r1, [r7, #8]
 800945a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800945c:	2300      	movs	r3, #0
 800945e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009460:	f3ef 8305 	mrs	r3, IPSR
 8009464:	613b      	str	r3, [r7, #16]
  return(result);
 8009466:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8009468:	2b00      	cmp	r3, #0
 800946a:	d15f      	bne.n	800952c <osMessageQueueNew+0xdc>
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	2b00      	cmp	r3, #0
 8009470:	d05c      	beq.n	800952c <osMessageQueueNew+0xdc>
 8009472:	68bb      	ldr	r3, [r7, #8]
 8009474:	2b00      	cmp	r3, #0
 8009476:	d059      	beq.n	800952c <osMessageQueueNew+0xdc>
    mem = -1;
 8009478:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800947c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	2b00      	cmp	r3, #0
 8009482:	d029      	beq.n	80094d8 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	689b      	ldr	r3, [r3, #8]
 8009488:	2b00      	cmp	r3, #0
 800948a:	d012      	beq.n	80094b2 <osMessageQueueNew+0x62>
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	68db      	ldr	r3, [r3, #12]
 8009490:	2b4f      	cmp	r3, #79	; 0x4f
 8009492:	d90e      	bls.n	80094b2 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8009498:	2b00      	cmp	r3, #0
 800949a:	d00a      	beq.n	80094b2 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	695a      	ldr	r2, [r3, #20]
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	68b9      	ldr	r1, [r7, #8]
 80094a4:	fb01 f303 	mul.w	r3, r1, r3
 80094a8:	429a      	cmp	r2, r3
 80094aa:	d302      	bcc.n	80094b2 <osMessageQueueNew+0x62>
        mem = 1;
 80094ac:	2301      	movs	r3, #1
 80094ae:	61bb      	str	r3, [r7, #24]
 80094b0:	e014      	b.n	80094dc <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	689b      	ldr	r3, [r3, #8]
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d110      	bne.n	80094dc <osMessageQueueNew+0x8c>
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	68db      	ldr	r3, [r3, #12]
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d10c      	bne.n	80094dc <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d108      	bne.n	80094dc <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	695b      	ldr	r3, [r3, #20]
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d104      	bne.n	80094dc <osMessageQueueNew+0x8c>
          mem = 0;
 80094d2:	2300      	movs	r3, #0
 80094d4:	61bb      	str	r3, [r7, #24]
 80094d6:	e001      	b.n	80094dc <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 80094d8:	2300      	movs	r3, #0
 80094da:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80094dc:	69bb      	ldr	r3, [r7, #24]
 80094de:	2b01      	cmp	r3, #1
 80094e0:	d10b      	bne.n	80094fa <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	691a      	ldr	r2, [r3, #16]
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	689b      	ldr	r3, [r3, #8]
 80094ea:	2100      	movs	r1, #0
 80094ec:	9100      	str	r1, [sp, #0]
 80094ee:	68b9      	ldr	r1, [r7, #8]
 80094f0:	68f8      	ldr	r0, [r7, #12]
 80094f2:	f000 fa2f 	bl	8009954 <xQueueGenericCreateStatic>
 80094f6:	61f8      	str	r0, [r7, #28]
 80094f8:	e008      	b.n	800950c <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 80094fa:	69bb      	ldr	r3, [r7, #24]
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d105      	bne.n	800950c <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8009500:	2200      	movs	r2, #0
 8009502:	68b9      	ldr	r1, [r7, #8]
 8009504:	68f8      	ldr	r0, [r7, #12]
 8009506:	f000 fa9d 	bl	8009a44 <xQueueGenericCreate>
 800950a:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800950c:	69fb      	ldr	r3, [r7, #28]
 800950e:	2b00      	cmp	r3, #0
 8009510:	d00c      	beq.n	800952c <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	2b00      	cmp	r3, #0
 8009516:	d003      	beq.n	8009520 <osMessageQueueNew+0xd0>
        name = attr->name;
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	617b      	str	r3, [r7, #20]
 800951e:	e001      	b.n	8009524 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8009520:	2300      	movs	r3, #0
 8009522:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8009524:	6979      	ldr	r1, [r7, #20]
 8009526:	69f8      	ldr	r0, [r7, #28]
 8009528:	f000 ff82 	bl	800a430 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800952c:	69fb      	ldr	r3, [r7, #28]
}
 800952e:	4618      	mov	r0, r3
 8009530:	3720      	adds	r7, #32
 8009532:	46bd      	mov	sp, r7
 8009534:	bd80      	pop	{r7, pc}
	...

08009538 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8009538:	b580      	push	{r7, lr}
 800953a:	b088      	sub	sp, #32
 800953c:	af00      	add	r7, sp, #0
 800953e:	60f8      	str	r0, [r7, #12]
 8009540:	60b9      	str	r1, [r7, #8]
 8009542:	603b      	str	r3, [r7, #0]
 8009544:	4613      	mov	r3, r2
 8009546:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800954c:	2300      	movs	r3, #0
 800954e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009550:	f3ef 8305 	mrs	r3, IPSR
 8009554:	617b      	str	r3, [r7, #20]
  return(result);
 8009556:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8009558:	2b00      	cmp	r3, #0
 800955a:	d028      	beq.n	80095ae <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800955c:	69bb      	ldr	r3, [r7, #24]
 800955e:	2b00      	cmp	r3, #0
 8009560:	d005      	beq.n	800956e <osMessageQueuePut+0x36>
 8009562:	68bb      	ldr	r3, [r7, #8]
 8009564:	2b00      	cmp	r3, #0
 8009566:	d002      	beq.n	800956e <osMessageQueuePut+0x36>
 8009568:	683b      	ldr	r3, [r7, #0]
 800956a:	2b00      	cmp	r3, #0
 800956c:	d003      	beq.n	8009576 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800956e:	f06f 0303 	mvn.w	r3, #3
 8009572:	61fb      	str	r3, [r7, #28]
 8009574:	e038      	b.n	80095e8 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8009576:	2300      	movs	r3, #0
 8009578:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800957a:	f107 0210 	add.w	r2, r7, #16
 800957e:	2300      	movs	r3, #0
 8009580:	68b9      	ldr	r1, [r7, #8]
 8009582:	69b8      	ldr	r0, [r7, #24]
 8009584:	f000 fc24 	bl	8009dd0 <xQueueGenericSendFromISR>
 8009588:	4603      	mov	r3, r0
 800958a:	2b01      	cmp	r3, #1
 800958c:	d003      	beq.n	8009596 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800958e:	f06f 0302 	mvn.w	r3, #2
 8009592:	61fb      	str	r3, [r7, #28]
 8009594:	e028      	b.n	80095e8 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8009596:	693b      	ldr	r3, [r7, #16]
 8009598:	2b00      	cmp	r3, #0
 800959a:	d025      	beq.n	80095e8 <osMessageQueuePut+0xb0>
 800959c:	4b15      	ldr	r3, [pc, #84]	; (80095f4 <osMessageQueuePut+0xbc>)
 800959e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80095a2:	601a      	str	r2, [r3, #0]
 80095a4:	f3bf 8f4f 	dsb	sy
 80095a8:	f3bf 8f6f 	isb	sy
 80095ac:	e01c      	b.n	80095e8 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80095ae:	69bb      	ldr	r3, [r7, #24]
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d002      	beq.n	80095ba <osMessageQueuePut+0x82>
 80095b4:	68bb      	ldr	r3, [r7, #8]
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d103      	bne.n	80095c2 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 80095ba:	f06f 0303 	mvn.w	r3, #3
 80095be:	61fb      	str	r3, [r7, #28]
 80095c0:	e012      	b.n	80095e8 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80095c2:	2300      	movs	r3, #0
 80095c4:	683a      	ldr	r2, [r7, #0]
 80095c6:	68b9      	ldr	r1, [r7, #8]
 80095c8:	69b8      	ldr	r0, [r7, #24]
 80095ca:	f000 fb03 	bl	8009bd4 <xQueueGenericSend>
 80095ce:	4603      	mov	r3, r0
 80095d0:	2b01      	cmp	r3, #1
 80095d2:	d009      	beq.n	80095e8 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 80095d4:	683b      	ldr	r3, [r7, #0]
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d003      	beq.n	80095e2 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 80095da:	f06f 0301 	mvn.w	r3, #1
 80095de:	61fb      	str	r3, [r7, #28]
 80095e0:	e002      	b.n	80095e8 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 80095e2:	f06f 0302 	mvn.w	r3, #2
 80095e6:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80095e8:	69fb      	ldr	r3, [r7, #28]
}
 80095ea:	4618      	mov	r0, r3
 80095ec:	3720      	adds	r7, #32
 80095ee:	46bd      	mov	sp, r7
 80095f0:	bd80      	pop	{r7, pc}
 80095f2:	bf00      	nop
 80095f4:	e000ed04 	.word	0xe000ed04

080095f8 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 80095f8:	b580      	push	{r7, lr}
 80095fa:	b088      	sub	sp, #32
 80095fc:	af00      	add	r7, sp, #0
 80095fe:	60f8      	str	r0, [r7, #12]
 8009600:	60b9      	str	r1, [r7, #8]
 8009602:	607a      	str	r2, [r7, #4]
 8009604:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800960a:	2300      	movs	r3, #0
 800960c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800960e:	f3ef 8305 	mrs	r3, IPSR
 8009612:	617b      	str	r3, [r7, #20]
  return(result);
 8009614:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8009616:	2b00      	cmp	r3, #0
 8009618:	d028      	beq.n	800966c <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800961a:	69bb      	ldr	r3, [r7, #24]
 800961c:	2b00      	cmp	r3, #0
 800961e:	d005      	beq.n	800962c <osMessageQueueGet+0x34>
 8009620:	68bb      	ldr	r3, [r7, #8]
 8009622:	2b00      	cmp	r3, #0
 8009624:	d002      	beq.n	800962c <osMessageQueueGet+0x34>
 8009626:	683b      	ldr	r3, [r7, #0]
 8009628:	2b00      	cmp	r3, #0
 800962a:	d003      	beq.n	8009634 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800962c:	f06f 0303 	mvn.w	r3, #3
 8009630:	61fb      	str	r3, [r7, #28]
 8009632:	e037      	b.n	80096a4 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8009634:	2300      	movs	r3, #0
 8009636:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8009638:	f107 0310 	add.w	r3, r7, #16
 800963c:	461a      	mov	r2, r3
 800963e:	68b9      	ldr	r1, [r7, #8]
 8009640:	69b8      	ldr	r0, [r7, #24]
 8009642:	f000 fd41 	bl	800a0c8 <xQueueReceiveFromISR>
 8009646:	4603      	mov	r3, r0
 8009648:	2b01      	cmp	r3, #1
 800964a:	d003      	beq.n	8009654 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800964c:	f06f 0302 	mvn.w	r3, #2
 8009650:	61fb      	str	r3, [r7, #28]
 8009652:	e027      	b.n	80096a4 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8009654:	693b      	ldr	r3, [r7, #16]
 8009656:	2b00      	cmp	r3, #0
 8009658:	d024      	beq.n	80096a4 <osMessageQueueGet+0xac>
 800965a:	4b15      	ldr	r3, [pc, #84]	; (80096b0 <osMessageQueueGet+0xb8>)
 800965c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009660:	601a      	str	r2, [r3, #0]
 8009662:	f3bf 8f4f 	dsb	sy
 8009666:	f3bf 8f6f 	isb	sy
 800966a:	e01b      	b.n	80096a4 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800966c:	69bb      	ldr	r3, [r7, #24]
 800966e:	2b00      	cmp	r3, #0
 8009670:	d002      	beq.n	8009678 <osMessageQueueGet+0x80>
 8009672:	68bb      	ldr	r3, [r7, #8]
 8009674:	2b00      	cmp	r3, #0
 8009676:	d103      	bne.n	8009680 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8009678:	f06f 0303 	mvn.w	r3, #3
 800967c:	61fb      	str	r3, [r7, #28]
 800967e:	e011      	b.n	80096a4 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8009680:	683a      	ldr	r2, [r7, #0]
 8009682:	68b9      	ldr	r1, [r7, #8]
 8009684:	69b8      	ldr	r0, [r7, #24]
 8009686:	f000 fc3f 	bl	8009f08 <xQueueReceive>
 800968a:	4603      	mov	r3, r0
 800968c:	2b01      	cmp	r3, #1
 800968e:	d009      	beq.n	80096a4 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8009690:	683b      	ldr	r3, [r7, #0]
 8009692:	2b00      	cmp	r3, #0
 8009694:	d003      	beq.n	800969e <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8009696:	f06f 0301 	mvn.w	r3, #1
 800969a:	61fb      	str	r3, [r7, #28]
 800969c:	e002      	b.n	80096a4 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800969e:	f06f 0302 	mvn.w	r3, #2
 80096a2:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80096a4:	69fb      	ldr	r3, [r7, #28]
}
 80096a6:	4618      	mov	r0, r3
 80096a8:	3720      	adds	r7, #32
 80096aa:	46bd      	mov	sp, r7
 80096ac:	bd80      	pop	{r7, pc}
 80096ae:	bf00      	nop
 80096b0:	e000ed04 	.word	0xe000ed04

080096b4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80096b4:	b480      	push	{r7}
 80096b6:	b085      	sub	sp, #20
 80096b8:	af00      	add	r7, sp, #0
 80096ba:	60f8      	str	r0, [r7, #12]
 80096bc:	60b9      	str	r1, [r7, #8]
 80096be:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80096c0:	68fb      	ldr	r3, [r7, #12]
 80096c2:	4a07      	ldr	r2, [pc, #28]	; (80096e0 <vApplicationGetIdleTaskMemory+0x2c>)
 80096c4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80096c6:	68bb      	ldr	r3, [r7, #8]
 80096c8:	4a06      	ldr	r2, [pc, #24]	; (80096e4 <vApplicationGetIdleTaskMemory+0x30>)
 80096ca:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	2280      	movs	r2, #128	; 0x80
 80096d0:	601a      	str	r2, [r3, #0]
}
 80096d2:	bf00      	nop
 80096d4:	3714      	adds	r7, #20
 80096d6:	46bd      	mov	sp, r7
 80096d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096dc:	4770      	bx	lr
 80096de:	bf00      	nop
 80096e0:	20005bec 	.word	0x20005bec
 80096e4:	20005ca8 	.word	0x20005ca8

080096e8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80096e8:	b480      	push	{r7}
 80096ea:	b085      	sub	sp, #20
 80096ec:	af00      	add	r7, sp, #0
 80096ee:	60f8      	str	r0, [r7, #12]
 80096f0:	60b9      	str	r1, [r7, #8]
 80096f2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	4a07      	ldr	r2, [pc, #28]	; (8009714 <vApplicationGetTimerTaskMemory+0x2c>)
 80096f8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80096fa:	68bb      	ldr	r3, [r7, #8]
 80096fc:	4a06      	ldr	r2, [pc, #24]	; (8009718 <vApplicationGetTimerTaskMemory+0x30>)
 80096fe:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009706:	601a      	str	r2, [r3, #0]
}
 8009708:	bf00      	nop
 800970a:	3714      	adds	r7, #20
 800970c:	46bd      	mov	sp, r7
 800970e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009712:	4770      	bx	lr
 8009714:	20005ea8 	.word	0x20005ea8
 8009718:	20005f64 	.word	0x20005f64

0800971c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800971c:	b480      	push	{r7}
 800971e:	b083      	sub	sp, #12
 8009720:	af00      	add	r7, sp, #0
 8009722:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	f103 0208 	add.w	r2, r3, #8
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009734:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	f103 0208 	add.w	r2, r3, #8
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	f103 0208 	add.w	r2, r3, #8
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	2200      	movs	r2, #0
 800974e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009750:	bf00      	nop
 8009752:	370c      	adds	r7, #12
 8009754:	46bd      	mov	sp, r7
 8009756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800975a:	4770      	bx	lr

0800975c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800975c:	b480      	push	{r7}
 800975e:	b083      	sub	sp, #12
 8009760:	af00      	add	r7, sp, #0
 8009762:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	2200      	movs	r2, #0
 8009768:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800976a:	bf00      	nop
 800976c:	370c      	adds	r7, #12
 800976e:	46bd      	mov	sp, r7
 8009770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009774:	4770      	bx	lr

08009776 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009776:	b480      	push	{r7}
 8009778:	b085      	sub	sp, #20
 800977a:	af00      	add	r7, sp, #0
 800977c:	6078      	str	r0, [r7, #4]
 800977e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	685b      	ldr	r3, [r3, #4]
 8009784:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009786:	683b      	ldr	r3, [r7, #0]
 8009788:	68fa      	ldr	r2, [r7, #12]
 800978a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	689a      	ldr	r2, [r3, #8]
 8009790:	683b      	ldr	r3, [r7, #0]
 8009792:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	689b      	ldr	r3, [r3, #8]
 8009798:	683a      	ldr	r2, [r7, #0]
 800979a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	683a      	ldr	r2, [r7, #0]
 80097a0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80097a2:	683b      	ldr	r3, [r7, #0]
 80097a4:	687a      	ldr	r2, [r7, #4]
 80097a6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	1c5a      	adds	r2, r3, #1
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	601a      	str	r2, [r3, #0]
}
 80097b2:	bf00      	nop
 80097b4:	3714      	adds	r7, #20
 80097b6:	46bd      	mov	sp, r7
 80097b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097bc:	4770      	bx	lr

080097be <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80097be:	b480      	push	{r7}
 80097c0:	b085      	sub	sp, #20
 80097c2:	af00      	add	r7, sp, #0
 80097c4:	6078      	str	r0, [r7, #4]
 80097c6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80097c8:	683b      	ldr	r3, [r7, #0]
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80097ce:	68bb      	ldr	r3, [r7, #8]
 80097d0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80097d4:	d103      	bne.n	80097de <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	691b      	ldr	r3, [r3, #16]
 80097da:	60fb      	str	r3, [r7, #12]
 80097dc:	e00c      	b.n	80097f8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	3308      	adds	r3, #8
 80097e2:	60fb      	str	r3, [r7, #12]
 80097e4:	e002      	b.n	80097ec <vListInsert+0x2e>
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	685b      	ldr	r3, [r3, #4]
 80097ea:	60fb      	str	r3, [r7, #12]
 80097ec:	68fb      	ldr	r3, [r7, #12]
 80097ee:	685b      	ldr	r3, [r3, #4]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	68ba      	ldr	r2, [r7, #8]
 80097f4:	429a      	cmp	r2, r3
 80097f6:	d2f6      	bcs.n	80097e6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	685a      	ldr	r2, [r3, #4]
 80097fc:	683b      	ldr	r3, [r7, #0]
 80097fe:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009800:	683b      	ldr	r3, [r7, #0]
 8009802:	685b      	ldr	r3, [r3, #4]
 8009804:	683a      	ldr	r2, [r7, #0]
 8009806:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009808:	683b      	ldr	r3, [r7, #0]
 800980a:	68fa      	ldr	r2, [r7, #12]
 800980c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800980e:	68fb      	ldr	r3, [r7, #12]
 8009810:	683a      	ldr	r2, [r7, #0]
 8009812:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009814:	683b      	ldr	r3, [r7, #0]
 8009816:	687a      	ldr	r2, [r7, #4]
 8009818:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	1c5a      	adds	r2, r3, #1
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	601a      	str	r2, [r3, #0]
}
 8009824:	bf00      	nop
 8009826:	3714      	adds	r7, #20
 8009828:	46bd      	mov	sp, r7
 800982a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800982e:	4770      	bx	lr

08009830 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009830:	b480      	push	{r7}
 8009832:	b085      	sub	sp, #20
 8009834:	af00      	add	r7, sp, #0
 8009836:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	691b      	ldr	r3, [r3, #16]
 800983c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	685b      	ldr	r3, [r3, #4]
 8009842:	687a      	ldr	r2, [r7, #4]
 8009844:	6892      	ldr	r2, [r2, #8]
 8009846:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	689b      	ldr	r3, [r3, #8]
 800984c:	687a      	ldr	r2, [r7, #4]
 800984e:	6852      	ldr	r2, [r2, #4]
 8009850:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	685b      	ldr	r3, [r3, #4]
 8009856:	687a      	ldr	r2, [r7, #4]
 8009858:	429a      	cmp	r2, r3
 800985a:	d103      	bne.n	8009864 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	689a      	ldr	r2, [r3, #8]
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	2200      	movs	r2, #0
 8009868:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	1e5a      	subs	r2, r3, #1
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	681b      	ldr	r3, [r3, #0]
}
 8009878:	4618      	mov	r0, r3
 800987a:	3714      	adds	r7, #20
 800987c:	46bd      	mov	sp, r7
 800987e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009882:	4770      	bx	lr

08009884 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009884:	b580      	push	{r7, lr}
 8009886:	b084      	sub	sp, #16
 8009888:	af00      	add	r7, sp, #0
 800988a:	6078      	str	r0, [r7, #4]
 800988c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	2b00      	cmp	r3, #0
 8009896:	d10a      	bne.n	80098ae <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009898:	f04f 0350 	mov.w	r3, #80	; 0x50
 800989c:	f383 8811 	msr	BASEPRI, r3
 80098a0:	f3bf 8f6f 	isb	sy
 80098a4:	f3bf 8f4f 	dsb	sy
 80098a8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80098aa:	bf00      	nop
 80098ac:	e7fe      	b.n	80098ac <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80098ae:	f002 f9e9 	bl	800bc84 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	681a      	ldr	r2, [r3, #0]
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80098ba:	68f9      	ldr	r1, [r7, #12]
 80098bc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80098be:	fb01 f303 	mul.w	r3, r1, r3
 80098c2:	441a      	add	r2, r3
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	2200      	movs	r2, #0
 80098cc:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	681a      	ldr	r2, [r3, #0]
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	681a      	ldr	r2, [r3, #0]
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80098de:	3b01      	subs	r3, #1
 80098e0:	68f9      	ldr	r1, [r7, #12]
 80098e2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80098e4:	fb01 f303 	mul.w	r3, r1, r3
 80098e8:	441a      	add	r2, r3
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	22ff      	movs	r2, #255	; 0xff
 80098f2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	22ff      	movs	r2, #255	; 0xff
 80098fa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80098fe:	683b      	ldr	r3, [r7, #0]
 8009900:	2b00      	cmp	r3, #0
 8009902:	d114      	bne.n	800992e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	691b      	ldr	r3, [r3, #16]
 8009908:	2b00      	cmp	r3, #0
 800990a:	d01a      	beq.n	8009942 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	3310      	adds	r3, #16
 8009910:	4618      	mov	r0, r3
 8009912:	f001 fa9b 	bl	800ae4c <xTaskRemoveFromEventList>
 8009916:	4603      	mov	r3, r0
 8009918:	2b00      	cmp	r3, #0
 800991a:	d012      	beq.n	8009942 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800991c:	4b0c      	ldr	r3, [pc, #48]	; (8009950 <xQueueGenericReset+0xcc>)
 800991e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009922:	601a      	str	r2, [r3, #0]
 8009924:	f3bf 8f4f 	dsb	sy
 8009928:	f3bf 8f6f 	isb	sy
 800992c:	e009      	b.n	8009942 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	3310      	adds	r3, #16
 8009932:	4618      	mov	r0, r3
 8009934:	f7ff fef2 	bl	800971c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	3324      	adds	r3, #36	; 0x24
 800993c:	4618      	mov	r0, r3
 800993e:	f7ff feed 	bl	800971c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009942:	f002 f9cf 	bl	800bce4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009946:	2301      	movs	r3, #1
}
 8009948:	4618      	mov	r0, r3
 800994a:	3710      	adds	r7, #16
 800994c:	46bd      	mov	sp, r7
 800994e:	bd80      	pop	{r7, pc}
 8009950:	e000ed04 	.word	0xe000ed04

08009954 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8009954:	b580      	push	{r7, lr}
 8009956:	b08e      	sub	sp, #56	; 0x38
 8009958:	af02      	add	r7, sp, #8
 800995a:	60f8      	str	r0, [r7, #12]
 800995c:	60b9      	str	r1, [r7, #8]
 800995e:	607a      	str	r2, [r7, #4]
 8009960:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	2b00      	cmp	r3, #0
 8009966:	d10a      	bne.n	800997e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8009968:	f04f 0350 	mov.w	r3, #80	; 0x50
 800996c:	f383 8811 	msr	BASEPRI, r3
 8009970:	f3bf 8f6f 	isb	sy
 8009974:	f3bf 8f4f 	dsb	sy
 8009978:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800997a:	bf00      	nop
 800997c:	e7fe      	b.n	800997c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800997e:	683b      	ldr	r3, [r7, #0]
 8009980:	2b00      	cmp	r3, #0
 8009982:	d10a      	bne.n	800999a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8009984:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009988:	f383 8811 	msr	BASEPRI, r3
 800998c:	f3bf 8f6f 	isb	sy
 8009990:	f3bf 8f4f 	dsb	sy
 8009994:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009996:	bf00      	nop
 8009998:	e7fe      	b.n	8009998 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	2b00      	cmp	r3, #0
 800999e:	d002      	beq.n	80099a6 <xQueueGenericCreateStatic+0x52>
 80099a0:	68bb      	ldr	r3, [r7, #8]
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d001      	beq.n	80099aa <xQueueGenericCreateStatic+0x56>
 80099a6:	2301      	movs	r3, #1
 80099a8:	e000      	b.n	80099ac <xQueueGenericCreateStatic+0x58>
 80099aa:	2300      	movs	r3, #0
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d10a      	bne.n	80099c6 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80099b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099b4:	f383 8811 	msr	BASEPRI, r3
 80099b8:	f3bf 8f6f 	isb	sy
 80099bc:	f3bf 8f4f 	dsb	sy
 80099c0:	623b      	str	r3, [r7, #32]
}
 80099c2:	bf00      	nop
 80099c4:	e7fe      	b.n	80099c4 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d102      	bne.n	80099d2 <xQueueGenericCreateStatic+0x7e>
 80099cc:	68bb      	ldr	r3, [r7, #8]
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d101      	bne.n	80099d6 <xQueueGenericCreateStatic+0x82>
 80099d2:	2301      	movs	r3, #1
 80099d4:	e000      	b.n	80099d8 <xQueueGenericCreateStatic+0x84>
 80099d6:	2300      	movs	r3, #0
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d10a      	bne.n	80099f2 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80099dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099e0:	f383 8811 	msr	BASEPRI, r3
 80099e4:	f3bf 8f6f 	isb	sy
 80099e8:	f3bf 8f4f 	dsb	sy
 80099ec:	61fb      	str	r3, [r7, #28]
}
 80099ee:	bf00      	nop
 80099f0:	e7fe      	b.n	80099f0 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80099f2:	2350      	movs	r3, #80	; 0x50
 80099f4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80099f6:	697b      	ldr	r3, [r7, #20]
 80099f8:	2b50      	cmp	r3, #80	; 0x50
 80099fa:	d00a      	beq.n	8009a12 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80099fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a00:	f383 8811 	msr	BASEPRI, r3
 8009a04:	f3bf 8f6f 	isb	sy
 8009a08:	f3bf 8f4f 	dsb	sy
 8009a0c:	61bb      	str	r3, [r7, #24]
}
 8009a0e:	bf00      	nop
 8009a10:	e7fe      	b.n	8009a10 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009a12:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009a14:	683b      	ldr	r3, [r7, #0]
 8009a16:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8009a18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a1a:	2b00      	cmp	r3, #0
 8009a1c:	d00d      	beq.n	8009a3a <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8009a1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a20:	2201      	movs	r2, #1
 8009a22:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009a26:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8009a2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a2c:	9300      	str	r3, [sp, #0]
 8009a2e:	4613      	mov	r3, r2
 8009a30:	687a      	ldr	r2, [r7, #4]
 8009a32:	68b9      	ldr	r1, [r7, #8]
 8009a34:	68f8      	ldr	r0, [r7, #12]
 8009a36:	f000 f83f 	bl	8009ab8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009a3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8009a3c:	4618      	mov	r0, r3
 8009a3e:	3730      	adds	r7, #48	; 0x30
 8009a40:	46bd      	mov	sp, r7
 8009a42:	bd80      	pop	{r7, pc}

08009a44 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8009a44:	b580      	push	{r7, lr}
 8009a46:	b08a      	sub	sp, #40	; 0x28
 8009a48:	af02      	add	r7, sp, #8
 8009a4a:	60f8      	str	r0, [r7, #12]
 8009a4c:	60b9      	str	r1, [r7, #8]
 8009a4e:	4613      	mov	r3, r2
 8009a50:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d10a      	bne.n	8009a6e <xQueueGenericCreate+0x2a>
	__asm volatile
 8009a58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a5c:	f383 8811 	msr	BASEPRI, r3
 8009a60:	f3bf 8f6f 	isb	sy
 8009a64:	f3bf 8f4f 	dsb	sy
 8009a68:	613b      	str	r3, [r7, #16]
}
 8009a6a:	bf00      	nop
 8009a6c:	e7fe      	b.n	8009a6c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	68ba      	ldr	r2, [r7, #8]
 8009a72:	fb02 f303 	mul.w	r3, r2, r3
 8009a76:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8009a78:	69fb      	ldr	r3, [r7, #28]
 8009a7a:	3350      	adds	r3, #80	; 0x50
 8009a7c:	4618      	mov	r0, r3
 8009a7e:	f002 fa23 	bl	800bec8 <pvPortMalloc>
 8009a82:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8009a84:	69bb      	ldr	r3, [r7, #24]
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d011      	beq.n	8009aae <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8009a8a:	69bb      	ldr	r3, [r7, #24]
 8009a8c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009a8e:	697b      	ldr	r3, [r7, #20]
 8009a90:	3350      	adds	r3, #80	; 0x50
 8009a92:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8009a94:	69bb      	ldr	r3, [r7, #24]
 8009a96:	2200      	movs	r2, #0
 8009a98:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009a9c:	79fa      	ldrb	r2, [r7, #7]
 8009a9e:	69bb      	ldr	r3, [r7, #24]
 8009aa0:	9300      	str	r3, [sp, #0]
 8009aa2:	4613      	mov	r3, r2
 8009aa4:	697a      	ldr	r2, [r7, #20]
 8009aa6:	68b9      	ldr	r1, [r7, #8]
 8009aa8:	68f8      	ldr	r0, [r7, #12]
 8009aaa:	f000 f805 	bl	8009ab8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009aae:	69bb      	ldr	r3, [r7, #24]
	}
 8009ab0:	4618      	mov	r0, r3
 8009ab2:	3720      	adds	r7, #32
 8009ab4:	46bd      	mov	sp, r7
 8009ab6:	bd80      	pop	{r7, pc}

08009ab8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009ab8:	b580      	push	{r7, lr}
 8009aba:	b084      	sub	sp, #16
 8009abc:	af00      	add	r7, sp, #0
 8009abe:	60f8      	str	r0, [r7, #12]
 8009ac0:	60b9      	str	r1, [r7, #8]
 8009ac2:	607a      	str	r2, [r7, #4]
 8009ac4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8009ac6:	68bb      	ldr	r3, [r7, #8]
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	d103      	bne.n	8009ad4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009acc:	69bb      	ldr	r3, [r7, #24]
 8009ace:	69ba      	ldr	r2, [r7, #24]
 8009ad0:	601a      	str	r2, [r3, #0]
 8009ad2:	e002      	b.n	8009ada <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009ad4:	69bb      	ldr	r3, [r7, #24]
 8009ad6:	687a      	ldr	r2, [r7, #4]
 8009ad8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009ada:	69bb      	ldr	r3, [r7, #24]
 8009adc:	68fa      	ldr	r2, [r7, #12]
 8009ade:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009ae0:	69bb      	ldr	r3, [r7, #24]
 8009ae2:	68ba      	ldr	r2, [r7, #8]
 8009ae4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009ae6:	2101      	movs	r1, #1
 8009ae8:	69b8      	ldr	r0, [r7, #24]
 8009aea:	f7ff fecb 	bl	8009884 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8009aee:	69bb      	ldr	r3, [r7, #24]
 8009af0:	78fa      	ldrb	r2, [r7, #3]
 8009af2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009af6:	bf00      	nop
 8009af8:	3710      	adds	r7, #16
 8009afa:	46bd      	mov	sp, r7
 8009afc:	bd80      	pop	{r7, pc}

08009afe <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8009afe:	b580      	push	{r7, lr}
 8009b00:	b08a      	sub	sp, #40	; 0x28
 8009b02:	af02      	add	r7, sp, #8
 8009b04:	60f8      	str	r0, [r7, #12]
 8009b06:	60b9      	str	r1, [r7, #8]
 8009b08:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d10a      	bne.n	8009b26 <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 8009b10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b14:	f383 8811 	msr	BASEPRI, r3
 8009b18:	f3bf 8f6f 	isb	sy
 8009b1c:	f3bf 8f4f 	dsb	sy
 8009b20:	61bb      	str	r3, [r7, #24]
}
 8009b22:	bf00      	nop
 8009b24:	e7fe      	b.n	8009b24 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8009b26:	68ba      	ldr	r2, [r7, #8]
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	429a      	cmp	r2, r3
 8009b2c:	d90a      	bls.n	8009b44 <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 8009b2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b32:	f383 8811 	msr	BASEPRI, r3
 8009b36:	f3bf 8f6f 	isb	sy
 8009b3a:	f3bf 8f4f 	dsb	sy
 8009b3e:	617b      	str	r3, [r7, #20]
}
 8009b40:	bf00      	nop
 8009b42:	e7fe      	b.n	8009b42 <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8009b44:	2302      	movs	r3, #2
 8009b46:	9300      	str	r3, [sp, #0]
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	2200      	movs	r2, #0
 8009b4c:	2100      	movs	r1, #0
 8009b4e:	68f8      	ldr	r0, [r7, #12]
 8009b50:	f7ff ff00 	bl	8009954 <xQueueGenericCreateStatic>
 8009b54:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8009b56:	69fb      	ldr	r3, [r7, #28]
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d002      	beq.n	8009b62 <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8009b5c:	69fb      	ldr	r3, [r7, #28]
 8009b5e:	68ba      	ldr	r2, [r7, #8]
 8009b60:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8009b62:	69fb      	ldr	r3, [r7, #28]
	}
 8009b64:	4618      	mov	r0, r3
 8009b66:	3720      	adds	r7, #32
 8009b68:	46bd      	mov	sp, r7
 8009b6a:	bd80      	pop	{r7, pc}

08009b6c <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8009b6c:	b580      	push	{r7, lr}
 8009b6e:	b086      	sub	sp, #24
 8009b70:	af00      	add	r7, sp, #0
 8009b72:	6078      	str	r0, [r7, #4]
 8009b74:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d10a      	bne.n	8009b92 <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 8009b7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b80:	f383 8811 	msr	BASEPRI, r3
 8009b84:	f3bf 8f6f 	isb	sy
 8009b88:	f3bf 8f4f 	dsb	sy
 8009b8c:	613b      	str	r3, [r7, #16]
}
 8009b8e:	bf00      	nop
 8009b90:	e7fe      	b.n	8009b90 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8009b92:	683a      	ldr	r2, [r7, #0]
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	429a      	cmp	r2, r3
 8009b98:	d90a      	bls.n	8009bb0 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 8009b9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b9e:	f383 8811 	msr	BASEPRI, r3
 8009ba2:	f3bf 8f6f 	isb	sy
 8009ba6:	f3bf 8f4f 	dsb	sy
 8009baa:	60fb      	str	r3, [r7, #12]
}
 8009bac:	bf00      	nop
 8009bae:	e7fe      	b.n	8009bae <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8009bb0:	2202      	movs	r2, #2
 8009bb2:	2100      	movs	r1, #0
 8009bb4:	6878      	ldr	r0, [r7, #4]
 8009bb6:	f7ff ff45 	bl	8009a44 <xQueueGenericCreate>
 8009bba:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8009bbc:	697b      	ldr	r3, [r7, #20]
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d002      	beq.n	8009bc8 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8009bc2:	697b      	ldr	r3, [r7, #20]
 8009bc4:	683a      	ldr	r2, [r7, #0]
 8009bc6:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8009bc8:	697b      	ldr	r3, [r7, #20]
	}
 8009bca:	4618      	mov	r0, r3
 8009bcc:	3718      	adds	r7, #24
 8009bce:	46bd      	mov	sp, r7
 8009bd0:	bd80      	pop	{r7, pc}
	...

08009bd4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009bd4:	b580      	push	{r7, lr}
 8009bd6:	b08e      	sub	sp, #56	; 0x38
 8009bd8:	af00      	add	r7, sp, #0
 8009bda:	60f8      	str	r0, [r7, #12]
 8009bdc:	60b9      	str	r1, [r7, #8]
 8009bde:	607a      	str	r2, [r7, #4]
 8009be0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009be2:	2300      	movs	r3, #0
 8009be4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8009bea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d10a      	bne.n	8009c06 <xQueueGenericSend+0x32>
	__asm volatile
 8009bf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bf4:	f383 8811 	msr	BASEPRI, r3
 8009bf8:	f3bf 8f6f 	isb	sy
 8009bfc:	f3bf 8f4f 	dsb	sy
 8009c00:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009c02:	bf00      	nop
 8009c04:	e7fe      	b.n	8009c04 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009c06:	68bb      	ldr	r3, [r7, #8]
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	d103      	bne.n	8009c14 <xQueueGenericSend+0x40>
 8009c0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	d101      	bne.n	8009c18 <xQueueGenericSend+0x44>
 8009c14:	2301      	movs	r3, #1
 8009c16:	e000      	b.n	8009c1a <xQueueGenericSend+0x46>
 8009c18:	2300      	movs	r3, #0
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d10a      	bne.n	8009c34 <xQueueGenericSend+0x60>
	__asm volatile
 8009c1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c22:	f383 8811 	msr	BASEPRI, r3
 8009c26:	f3bf 8f6f 	isb	sy
 8009c2a:	f3bf 8f4f 	dsb	sy
 8009c2e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009c30:	bf00      	nop
 8009c32:	e7fe      	b.n	8009c32 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009c34:	683b      	ldr	r3, [r7, #0]
 8009c36:	2b02      	cmp	r3, #2
 8009c38:	d103      	bne.n	8009c42 <xQueueGenericSend+0x6e>
 8009c3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009c3e:	2b01      	cmp	r3, #1
 8009c40:	d101      	bne.n	8009c46 <xQueueGenericSend+0x72>
 8009c42:	2301      	movs	r3, #1
 8009c44:	e000      	b.n	8009c48 <xQueueGenericSend+0x74>
 8009c46:	2300      	movs	r3, #0
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d10a      	bne.n	8009c62 <xQueueGenericSend+0x8e>
	__asm volatile
 8009c4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c50:	f383 8811 	msr	BASEPRI, r3
 8009c54:	f3bf 8f6f 	isb	sy
 8009c58:	f3bf 8f4f 	dsb	sy
 8009c5c:	623b      	str	r3, [r7, #32]
}
 8009c5e:	bf00      	nop
 8009c60:	e7fe      	b.n	8009c60 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009c62:	f001 fab5 	bl	800b1d0 <xTaskGetSchedulerState>
 8009c66:	4603      	mov	r3, r0
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	d102      	bne.n	8009c72 <xQueueGenericSend+0x9e>
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d101      	bne.n	8009c76 <xQueueGenericSend+0xa2>
 8009c72:	2301      	movs	r3, #1
 8009c74:	e000      	b.n	8009c78 <xQueueGenericSend+0xa4>
 8009c76:	2300      	movs	r3, #0
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	d10a      	bne.n	8009c92 <xQueueGenericSend+0xbe>
	__asm volatile
 8009c7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c80:	f383 8811 	msr	BASEPRI, r3
 8009c84:	f3bf 8f6f 	isb	sy
 8009c88:	f3bf 8f4f 	dsb	sy
 8009c8c:	61fb      	str	r3, [r7, #28]
}
 8009c8e:	bf00      	nop
 8009c90:	e7fe      	b.n	8009c90 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009c92:	f001 fff7 	bl	800bc84 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009c96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c98:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009c9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009c9e:	429a      	cmp	r2, r3
 8009ca0:	d302      	bcc.n	8009ca8 <xQueueGenericSend+0xd4>
 8009ca2:	683b      	ldr	r3, [r7, #0]
 8009ca4:	2b02      	cmp	r3, #2
 8009ca6:	d129      	bne.n	8009cfc <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009ca8:	683a      	ldr	r2, [r7, #0]
 8009caa:	68b9      	ldr	r1, [r7, #8]
 8009cac:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009cae:	f000 faae 	bl	800a20e <prvCopyDataToQueue>
 8009cb2:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009cb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009cb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	d010      	beq.n	8009cde <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009cbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009cbe:	3324      	adds	r3, #36	; 0x24
 8009cc0:	4618      	mov	r0, r3
 8009cc2:	f001 f8c3 	bl	800ae4c <xTaskRemoveFromEventList>
 8009cc6:	4603      	mov	r3, r0
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d013      	beq.n	8009cf4 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009ccc:	4b3f      	ldr	r3, [pc, #252]	; (8009dcc <xQueueGenericSend+0x1f8>)
 8009cce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009cd2:	601a      	str	r2, [r3, #0]
 8009cd4:	f3bf 8f4f 	dsb	sy
 8009cd8:	f3bf 8f6f 	isb	sy
 8009cdc:	e00a      	b.n	8009cf4 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009cde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d007      	beq.n	8009cf4 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009ce4:	4b39      	ldr	r3, [pc, #228]	; (8009dcc <xQueueGenericSend+0x1f8>)
 8009ce6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009cea:	601a      	str	r2, [r3, #0]
 8009cec:	f3bf 8f4f 	dsb	sy
 8009cf0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009cf4:	f001 fff6 	bl	800bce4 <vPortExitCritical>
				return pdPASS;
 8009cf8:	2301      	movs	r3, #1
 8009cfa:	e063      	b.n	8009dc4 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d103      	bne.n	8009d0a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009d02:	f001 ffef 	bl	800bce4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8009d06:	2300      	movs	r3, #0
 8009d08:	e05c      	b.n	8009dc4 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009d0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	d106      	bne.n	8009d1e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009d10:	f107 0314 	add.w	r3, r7, #20
 8009d14:	4618      	mov	r0, r3
 8009d16:	f001 f8fd 	bl	800af14 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009d1a:	2301      	movs	r3, #1
 8009d1c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009d1e:	f001 ffe1 	bl	800bce4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009d22:	f000 fe69 	bl	800a9f8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009d26:	f001 ffad 	bl	800bc84 <vPortEnterCritical>
 8009d2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d2c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009d30:	b25b      	sxtb	r3, r3
 8009d32:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009d36:	d103      	bne.n	8009d40 <xQueueGenericSend+0x16c>
 8009d38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d3a:	2200      	movs	r2, #0
 8009d3c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009d40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d42:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009d46:	b25b      	sxtb	r3, r3
 8009d48:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009d4c:	d103      	bne.n	8009d56 <xQueueGenericSend+0x182>
 8009d4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d50:	2200      	movs	r2, #0
 8009d52:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009d56:	f001 ffc5 	bl	800bce4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009d5a:	1d3a      	adds	r2, r7, #4
 8009d5c:	f107 0314 	add.w	r3, r7, #20
 8009d60:	4611      	mov	r1, r2
 8009d62:	4618      	mov	r0, r3
 8009d64:	f001 f8ec 	bl	800af40 <xTaskCheckForTimeOut>
 8009d68:	4603      	mov	r3, r0
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d124      	bne.n	8009db8 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009d6e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009d70:	f000 fb45 	bl	800a3fe <prvIsQueueFull>
 8009d74:	4603      	mov	r3, r0
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d018      	beq.n	8009dac <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009d7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d7c:	3310      	adds	r3, #16
 8009d7e:	687a      	ldr	r2, [r7, #4]
 8009d80:	4611      	mov	r1, r2
 8009d82:	4618      	mov	r0, r3
 8009d84:	f001 f812 	bl	800adac <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009d88:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009d8a:	f000 fad0 	bl	800a32e <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009d8e:	f000 fe41 	bl	800aa14 <xTaskResumeAll>
 8009d92:	4603      	mov	r3, r0
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	f47f af7c 	bne.w	8009c92 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8009d9a:	4b0c      	ldr	r3, [pc, #48]	; (8009dcc <xQueueGenericSend+0x1f8>)
 8009d9c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009da0:	601a      	str	r2, [r3, #0]
 8009da2:	f3bf 8f4f 	dsb	sy
 8009da6:	f3bf 8f6f 	isb	sy
 8009daa:	e772      	b.n	8009c92 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009dac:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009dae:	f000 fabe 	bl	800a32e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009db2:	f000 fe2f 	bl	800aa14 <xTaskResumeAll>
 8009db6:	e76c      	b.n	8009c92 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009db8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009dba:	f000 fab8 	bl	800a32e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009dbe:	f000 fe29 	bl	800aa14 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009dc2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009dc4:	4618      	mov	r0, r3
 8009dc6:	3738      	adds	r7, #56	; 0x38
 8009dc8:	46bd      	mov	sp, r7
 8009dca:	bd80      	pop	{r7, pc}
 8009dcc:	e000ed04 	.word	0xe000ed04

08009dd0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009dd0:	b580      	push	{r7, lr}
 8009dd2:	b090      	sub	sp, #64	; 0x40
 8009dd4:	af00      	add	r7, sp, #0
 8009dd6:	60f8      	str	r0, [r7, #12]
 8009dd8:	60b9      	str	r1, [r7, #8]
 8009dda:	607a      	str	r2, [r7, #4]
 8009ddc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8009de2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d10a      	bne.n	8009dfe <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8009de8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009dec:	f383 8811 	msr	BASEPRI, r3
 8009df0:	f3bf 8f6f 	isb	sy
 8009df4:	f3bf 8f4f 	dsb	sy
 8009df8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8009dfa:	bf00      	nop
 8009dfc:	e7fe      	b.n	8009dfc <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009dfe:	68bb      	ldr	r3, [r7, #8]
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d103      	bne.n	8009e0c <xQueueGenericSendFromISR+0x3c>
 8009e04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d101      	bne.n	8009e10 <xQueueGenericSendFromISR+0x40>
 8009e0c:	2301      	movs	r3, #1
 8009e0e:	e000      	b.n	8009e12 <xQueueGenericSendFromISR+0x42>
 8009e10:	2300      	movs	r3, #0
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d10a      	bne.n	8009e2c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8009e16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e1a:	f383 8811 	msr	BASEPRI, r3
 8009e1e:	f3bf 8f6f 	isb	sy
 8009e22:	f3bf 8f4f 	dsb	sy
 8009e26:	627b      	str	r3, [r7, #36]	; 0x24
}
 8009e28:	bf00      	nop
 8009e2a:	e7fe      	b.n	8009e2a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009e2c:	683b      	ldr	r3, [r7, #0]
 8009e2e:	2b02      	cmp	r3, #2
 8009e30:	d103      	bne.n	8009e3a <xQueueGenericSendFromISR+0x6a>
 8009e32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009e36:	2b01      	cmp	r3, #1
 8009e38:	d101      	bne.n	8009e3e <xQueueGenericSendFromISR+0x6e>
 8009e3a:	2301      	movs	r3, #1
 8009e3c:	e000      	b.n	8009e40 <xQueueGenericSendFromISR+0x70>
 8009e3e:	2300      	movs	r3, #0
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d10a      	bne.n	8009e5a <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8009e44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e48:	f383 8811 	msr	BASEPRI, r3
 8009e4c:	f3bf 8f6f 	isb	sy
 8009e50:	f3bf 8f4f 	dsb	sy
 8009e54:	623b      	str	r3, [r7, #32]
}
 8009e56:	bf00      	nop
 8009e58:	e7fe      	b.n	8009e58 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009e5a:	f001 fff5 	bl	800be48 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009e5e:	f3ef 8211 	mrs	r2, BASEPRI
 8009e62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e66:	f383 8811 	msr	BASEPRI, r3
 8009e6a:	f3bf 8f6f 	isb	sy
 8009e6e:	f3bf 8f4f 	dsb	sy
 8009e72:	61fa      	str	r2, [r7, #28]
 8009e74:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009e76:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009e78:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009e7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e7c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009e7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009e82:	429a      	cmp	r2, r3
 8009e84:	d302      	bcc.n	8009e8c <xQueueGenericSendFromISR+0xbc>
 8009e86:	683b      	ldr	r3, [r7, #0]
 8009e88:	2b02      	cmp	r3, #2
 8009e8a:	d12f      	bne.n	8009eec <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009e8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e8e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009e92:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009e96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e9a:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009e9c:	683a      	ldr	r2, [r7, #0]
 8009e9e:	68b9      	ldr	r1, [r7, #8]
 8009ea0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009ea2:	f000 f9b4 	bl	800a20e <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009ea6:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8009eaa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009eae:	d112      	bne.n	8009ed6 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009eb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009eb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009eb4:	2b00      	cmp	r3, #0
 8009eb6:	d016      	beq.n	8009ee6 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009eb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009eba:	3324      	adds	r3, #36	; 0x24
 8009ebc:	4618      	mov	r0, r3
 8009ebe:	f000 ffc5 	bl	800ae4c <xTaskRemoveFromEventList>
 8009ec2:	4603      	mov	r3, r0
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	d00e      	beq.n	8009ee6 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	d00b      	beq.n	8009ee6 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	2201      	movs	r2, #1
 8009ed2:	601a      	str	r2, [r3, #0]
 8009ed4:	e007      	b.n	8009ee6 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009ed6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8009eda:	3301      	adds	r3, #1
 8009edc:	b2db      	uxtb	r3, r3
 8009ede:	b25a      	sxtb	r2, r3
 8009ee0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ee2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8009ee6:	2301      	movs	r3, #1
 8009ee8:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8009eea:	e001      	b.n	8009ef0 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009eec:	2300      	movs	r3, #0
 8009eee:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009ef0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009ef2:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009ef4:	697b      	ldr	r3, [r7, #20]
 8009ef6:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009efa:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009efc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8009efe:	4618      	mov	r0, r3
 8009f00:	3740      	adds	r7, #64	; 0x40
 8009f02:	46bd      	mov	sp, r7
 8009f04:	bd80      	pop	{r7, pc}
	...

08009f08 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8009f08:	b580      	push	{r7, lr}
 8009f0a:	b08c      	sub	sp, #48	; 0x30
 8009f0c:	af00      	add	r7, sp, #0
 8009f0e:	60f8      	str	r0, [r7, #12]
 8009f10:	60b9      	str	r1, [r7, #8]
 8009f12:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8009f14:	2300      	movs	r3, #0
 8009f16:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009f18:	68fb      	ldr	r3, [r7, #12]
 8009f1a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009f1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d10a      	bne.n	8009f38 <xQueueReceive+0x30>
	__asm volatile
 8009f22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f26:	f383 8811 	msr	BASEPRI, r3
 8009f2a:	f3bf 8f6f 	isb	sy
 8009f2e:	f3bf 8f4f 	dsb	sy
 8009f32:	623b      	str	r3, [r7, #32]
}
 8009f34:	bf00      	nop
 8009f36:	e7fe      	b.n	8009f36 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009f38:	68bb      	ldr	r3, [r7, #8]
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	d103      	bne.n	8009f46 <xQueueReceive+0x3e>
 8009f3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	d101      	bne.n	8009f4a <xQueueReceive+0x42>
 8009f46:	2301      	movs	r3, #1
 8009f48:	e000      	b.n	8009f4c <xQueueReceive+0x44>
 8009f4a:	2300      	movs	r3, #0
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d10a      	bne.n	8009f66 <xQueueReceive+0x5e>
	__asm volatile
 8009f50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f54:	f383 8811 	msr	BASEPRI, r3
 8009f58:	f3bf 8f6f 	isb	sy
 8009f5c:	f3bf 8f4f 	dsb	sy
 8009f60:	61fb      	str	r3, [r7, #28]
}
 8009f62:	bf00      	nop
 8009f64:	e7fe      	b.n	8009f64 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009f66:	f001 f933 	bl	800b1d0 <xTaskGetSchedulerState>
 8009f6a:	4603      	mov	r3, r0
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	d102      	bne.n	8009f76 <xQueueReceive+0x6e>
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	d101      	bne.n	8009f7a <xQueueReceive+0x72>
 8009f76:	2301      	movs	r3, #1
 8009f78:	e000      	b.n	8009f7c <xQueueReceive+0x74>
 8009f7a:	2300      	movs	r3, #0
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d10a      	bne.n	8009f96 <xQueueReceive+0x8e>
	__asm volatile
 8009f80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f84:	f383 8811 	msr	BASEPRI, r3
 8009f88:	f3bf 8f6f 	isb	sy
 8009f8c:	f3bf 8f4f 	dsb	sy
 8009f90:	61bb      	str	r3, [r7, #24]
}
 8009f92:	bf00      	nop
 8009f94:	e7fe      	b.n	8009f94 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009f96:	f001 fe75 	bl	800bc84 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009f9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f9e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009fa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d01f      	beq.n	8009fe6 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009fa6:	68b9      	ldr	r1, [r7, #8]
 8009fa8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009faa:	f000 f99a 	bl	800a2e2 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009fae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fb0:	1e5a      	subs	r2, r3, #1
 8009fb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009fb4:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009fb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009fb8:	691b      	ldr	r3, [r3, #16]
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	d00f      	beq.n	8009fde <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009fbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009fc0:	3310      	adds	r3, #16
 8009fc2:	4618      	mov	r0, r3
 8009fc4:	f000 ff42 	bl	800ae4c <xTaskRemoveFromEventList>
 8009fc8:	4603      	mov	r3, r0
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d007      	beq.n	8009fde <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009fce:	4b3d      	ldr	r3, [pc, #244]	; (800a0c4 <xQueueReceive+0x1bc>)
 8009fd0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009fd4:	601a      	str	r2, [r3, #0]
 8009fd6:	f3bf 8f4f 	dsb	sy
 8009fda:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009fde:	f001 fe81 	bl	800bce4 <vPortExitCritical>
				return pdPASS;
 8009fe2:	2301      	movs	r3, #1
 8009fe4:	e069      	b.n	800a0ba <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	2b00      	cmp	r3, #0
 8009fea:	d103      	bne.n	8009ff4 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009fec:	f001 fe7a 	bl	800bce4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009ff0:	2300      	movs	r3, #0
 8009ff2:	e062      	b.n	800a0ba <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009ff4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d106      	bne.n	800a008 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009ffa:	f107 0310 	add.w	r3, r7, #16
 8009ffe:	4618      	mov	r0, r3
 800a000:	f000 ff88 	bl	800af14 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a004:	2301      	movs	r3, #1
 800a006:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a008:	f001 fe6c 	bl	800bce4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a00c:	f000 fcf4 	bl	800a9f8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a010:	f001 fe38 	bl	800bc84 <vPortEnterCritical>
 800a014:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a016:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a01a:	b25b      	sxtb	r3, r3
 800a01c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a020:	d103      	bne.n	800a02a <xQueueReceive+0x122>
 800a022:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a024:	2200      	movs	r2, #0
 800a026:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a02a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a02c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a030:	b25b      	sxtb	r3, r3
 800a032:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a036:	d103      	bne.n	800a040 <xQueueReceive+0x138>
 800a038:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a03a:	2200      	movs	r2, #0
 800a03c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a040:	f001 fe50 	bl	800bce4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a044:	1d3a      	adds	r2, r7, #4
 800a046:	f107 0310 	add.w	r3, r7, #16
 800a04a:	4611      	mov	r1, r2
 800a04c:	4618      	mov	r0, r3
 800a04e:	f000 ff77 	bl	800af40 <xTaskCheckForTimeOut>
 800a052:	4603      	mov	r3, r0
 800a054:	2b00      	cmp	r3, #0
 800a056:	d123      	bne.n	800a0a0 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a058:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a05a:	f000 f9ba 	bl	800a3d2 <prvIsQueueEmpty>
 800a05e:	4603      	mov	r3, r0
 800a060:	2b00      	cmp	r3, #0
 800a062:	d017      	beq.n	800a094 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a064:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a066:	3324      	adds	r3, #36	; 0x24
 800a068:	687a      	ldr	r2, [r7, #4]
 800a06a:	4611      	mov	r1, r2
 800a06c:	4618      	mov	r0, r3
 800a06e:	f000 fe9d 	bl	800adac <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a072:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a074:	f000 f95b 	bl	800a32e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a078:	f000 fccc 	bl	800aa14 <xTaskResumeAll>
 800a07c:	4603      	mov	r3, r0
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d189      	bne.n	8009f96 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800a082:	4b10      	ldr	r3, [pc, #64]	; (800a0c4 <xQueueReceive+0x1bc>)
 800a084:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a088:	601a      	str	r2, [r3, #0]
 800a08a:	f3bf 8f4f 	dsb	sy
 800a08e:	f3bf 8f6f 	isb	sy
 800a092:	e780      	b.n	8009f96 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800a094:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a096:	f000 f94a 	bl	800a32e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a09a:	f000 fcbb 	bl	800aa14 <xTaskResumeAll>
 800a09e:	e77a      	b.n	8009f96 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800a0a0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a0a2:	f000 f944 	bl	800a32e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a0a6:	f000 fcb5 	bl	800aa14 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a0aa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a0ac:	f000 f991 	bl	800a3d2 <prvIsQueueEmpty>
 800a0b0:	4603      	mov	r3, r0
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	f43f af6f 	beq.w	8009f96 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a0b8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a0ba:	4618      	mov	r0, r3
 800a0bc:	3730      	adds	r7, #48	; 0x30
 800a0be:	46bd      	mov	sp, r7
 800a0c0:	bd80      	pop	{r7, pc}
 800a0c2:	bf00      	nop
 800a0c4:	e000ed04 	.word	0xe000ed04

0800a0c8 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800a0c8:	b580      	push	{r7, lr}
 800a0ca:	b08e      	sub	sp, #56	; 0x38
 800a0cc:	af00      	add	r7, sp, #0
 800a0ce:	60f8      	str	r0, [r7, #12]
 800a0d0:	60b9      	str	r1, [r7, #8]
 800a0d2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800a0d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d10a      	bne.n	800a0f4 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800a0de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0e2:	f383 8811 	msr	BASEPRI, r3
 800a0e6:	f3bf 8f6f 	isb	sy
 800a0ea:	f3bf 8f4f 	dsb	sy
 800a0ee:	623b      	str	r3, [r7, #32]
}
 800a0f0:	bf00      	nop
 800a0f2:	e7fe      	b.n	800a0f2 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a0f4:	68bb      	ldr	r3, [r7, #8]
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	d103      	bne.n	800a102 <xQueueReceiveFromISR+0x3a>
 800a0fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a0fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	d101      	bne.n	800a106 <xQueueReceiveFromISR+0x3e>
 800a102:	2301      	movs	r3, #1
 800a104:	e000      	b.n	800a108 <xQueueReceiveFromISR+0x40>
 800a106:	2300      	movs	r3, #0
 800a108:	2b00      	cmp	r3, #0
 800a10a:	d10a      	bne.n	800a122 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800a10c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a110:	f383 8811 	msr	BASEPRI, r3
 800a114:	f3bf 8f6f 	isb	sy
 800a118:	f3bf 8f4f 	dsb	sy
 800a11c:	61fb      	str	r3, [r7, #28]
}
 800a11e:	bf00      	nop
 800a120:	e7fe      	b.n	800a120 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a122:	f001 fe91 	bl	800be48 <vPortValidateInterruptPriority>
	__asm volatile
 800a126:	f3ef 8211 	mrs	r2, BASEPRI
 800a12a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a12e:	f383 8811 	msr	BASEPRI, r3
 800a132:	f3bf 8f6f 	isb	sy
 800a136:	f3bf 8f4f 	dsb	sy
 800a13a:	61ba      	str	r2, [r7, #24]
 800a13c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800a13e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a140:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a142:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a144:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a146:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a148:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	d02f      	beq.n	800a1ae <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800a14e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a150:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a154:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a158:	68b9      	ldr	r1, [r7, #8]
 800a15a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a15c:	f000 f8c1 	bl	800a2e2 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a160:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a162:	1e5a      	subs	r2, r3, #1
 800a164:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a166:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800a168:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800a16c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a170:	d112      	bne.n	800a198 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a172:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a174:	691b      	ldr	r3, [r3, #16]
 800a176:	2b00      	cmp	r3, #0
 800a178:	d016      	beq.n	800a1a8 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a17a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a17c:	3310      	adds	r3, #16
 800a17e:	4618      	mov	r0, r3
 800a180:	f000 fe64 	bl	800ae4c <xTaskRemoveFromEventList>
 800a184:	4603      	mov	r3, r0
 800a186:	2b00      	cmp	r3, #0
 800a188:	d00e      	beq.n	800a1a8 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d00b      	beq.n	800a1a8 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	2201      	movs	r2, #1
 800a194:	601a      	str	r2, [r3, #0]
 800a196:	e007      	b.n	800a1a8 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800a198:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a19c:	3301      	adds	r3, #1
 800a19e:	b2db      	uxtb	r3, r3
 800a1a0:	b25a      	sxtb	r2, r3
 800a1a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a1a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800a1a8:	2301      	movs	r3, #1
 800a1aa:	637b      	str	r3, [r7, #52]	; 0x34
 800a1ac:	e001      	b.n	800a1b2 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800a1ae:	2300      	movs	r3, #0
 800a1b0:	637b      	str	r3, [r7, #52]	; 0x34
 800a1b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a1b4:	613b      	str	r3, [r7, #16]
	__asm volatile
 800a1b6:	693b      	ldr	r3, [r7, #16]
 800a1b8:	f383 8811 	msr	BASEPRI, r3
}
 800a1bc:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a1be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800a1c0:	4618      	mov	r0, r3
 800a1c2:	3738      	adds	r7, #56	; 0x38
 800a1c4:	46bd      	mov	sp, r7
 800a1c6:	bd80      	pop	{r7, pc}

0800a1c8 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800a1c8:	b580      	push	{r7, lr}
 800a1ca:	b084      	sub	sp, #16
 800a1cc:	af00      	add	r7, sp, #0
 800a1ce:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a1d4:	68fb      	ldr	r3, [r7, #12]
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d10a      	bne.n	800a1f0 <vQueueDelete+0x28>
	__asm volatile
 800a1da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1de:	f383 8811 	msr	BASEPRI, r3
 800a1e2:	f3bf 8f6f 	isb	sy
 800a1e6:	f3bf 8f4f 	dsb	sy
 800a1ea:	60bb      	str	r3, [r7, #8]
}
 800a1ec:	bf00      	nop
 800a1ee:	e7fe      	b.n	800a1ee <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800a1f0:	68f8      	ldr	r0, [r7, #12]
 800a1f2:	f000 f947 	bl	800a484 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	d102      	bne.n	800a206 <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 800a200:	68f8      	ldr	r0, [r7, #12]
 800a202:	f001 ff05 	bl	800c010 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800a206:	bf00      	nop
 800a208:	3710      	adds	r7, #16
 800a20a:	46bd      	mov	sp, r7
 800a20c:	bd80      	pop	{r7, pc}

0800a20e <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800a20e:	b580      	push	{r7, lr}
 800a210:	b086      	sub	sp, #24
 800a212:	af00      	add	r7, sp, #0
 800a214:	60f8      	str	r0, [r7, #12]
 800a216:	60b9      	str	r1, [r7, #8]
 800a218:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800a21a:	2300      	movs	r3, #0
 800a21c:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a222:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a228:	2b00      	cmp	r3, #0
 800a22a:	d10d      	bne.n	800a248 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a22c:	68fb      	ldr	r3, [r7, #12]
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	2b00      	cmp	r3, #0
 800a232:	d14d      	bne.n	800a2d0 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	689b      	ldr	r3, [r3, #8]
 800a238:	4618      	mov	r0, r3
 800a23a:	f000 ffe7 	bl	800b20c <xTaskPriorityDisinherit>
 800a23e:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800a240:	68fb      	ldr	r3, [r7, #12]
 800a242:	2200      	movs	r2, #0
 800a244:	609a      	str	r2, [r3, #8]
 800a246:	e043      	b.n	800a2d0 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d119      	bne.n	800a282 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a24e:	68fb      	ldr	r3, [r7, #12]
 800a250:	6858      	ldr	r0, [r3, #4]
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a256:	461a      	mov	r2, r3
 800a258:	68b9      	ldr	r1, [r7, #8]
 800a25a:	f002 f957 	bl	800c50c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	685a      	ldr	r2, [r3, #4]
 800a262:	68fb      	ldr	r3, [r7, #12]
 800a264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a266:	441a      	add	r2, r3
 800a268:	68fb      	ldr	r3, [r7, #12]
 800a26a:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a26c:	68fb      	ldr	r3, [r7, #12]
 800a26e:	685a      	ldr	r2, [r3, #4]
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	689b      	ldr	r3, [r3, #8]
 800a274:	429a      	cmp	r2, r3
 800a276:	d32b      	bcc.n	800a2d0 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a278:	68fb      	ldr	r3, [r7, #12]
 800a27a:	681a      	ldr	r2, [r3, #0]
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	605a      	str	r2, [r3, #4]
 800a280:	e026      	b.n	800a2d0 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	68d8      	ldr	r0, [r3, #12]
 800a286:	68fb      	ldr	r3, [r7, #12]
 800a288:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a28a:	461a      	mov	r2, r3
 800a28c:	68b9      	ldr	r1, [r7, #8]
 800a28e:	f002 f93d 	bl	800c50c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	68da      	ldr	r2, [r3, #12]
 800a296:	68fb      	ldr	r3, [r7, #12]
 800a298:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a29a:	425b      	negs	r3, r3
 800a29c:	441a      	add	r2, r3
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a2a2:	68fb      	ldr	r3, [r7, #12]
 800a2a4:	68da      	ldr	r2, [r3, #12]
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	681b      	ldr	r3, [r3, #0]
 800a2aa:	429a      	cmp	r2, r3
 800a2ac:	d207      	bcs.n	800a2be <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800a2ae:	68fb      	ldr	r3, [r7, #12]
 800a2b0:	689a      	ldr	r2, [r3, #8]
 800a2b2:	68fb      	ldr	r3, [r7, #12]
 800a2b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2b6:	425b      	negs	r3, r3
 800a2b8:	441a      	add	r2, r3
 800a2ba:	68fb      	ldr	r3, [r7, #12]
 800a2bc:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	2b02      	cmp	r3, #2
 800a2c2:	d105      	bne.n	800a2d0 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a2c4:	693b      	ldr	r3, [r7, #16]
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d002      	beq.n	800a2d0 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800a2ca:	693b      	ldr	r3, [r7, #16]
 800a2cc:	3b01      	subs	r3, #1
 800a2ce:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a2d0:	693b      	ldr	r3, [r7, #16]
 800a2d2:	1c5a      	adds	r2, r3, #1
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800a2d8:	697b      	ldr	r3, [r7, #20]
}
 800a2da:	4618      	mov	r0, r3
 800a2dc:	3718      	adds	r7, #24
 800a2de:	46bd      	mov	sp, r7
 800a2e0:	bd80      	pop	{r7, pc}

0800a2e2 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800a2e2:	b580      	push	{r7, lr}
 800a2e4:	b082      	sub	sp, #8
 800a2e6:	af00      	add	r7, sp, #0
 800a2e8:	6078      	str	r0, [r7, #4]
 800a2ea:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d018      	beq.n	800a326 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	68da      	ldr	r2, [r3, #12]
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2fc:	441a      	add	r2, r3
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	68da      	ldr	r2, [r3, #12]
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	689b      	ldr	r3, [r3, #8]
 800a30a:	429a      	cmp	r2, r3
 800a30c:	d303      	bcc.n	800a316 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	681a      	ldr	r2, [r3, #0]
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	68d9      	ldr	r1, [r3, #12]
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a31e:	461a      	mov	r2, r3
 800a320:	6838      	ldr	r0, [r7, #0]
 800a322:	f002 f8f3 	bl	800c50c <memcpy>
	}
}
 800a326:	bf00      	nop
 800a328:	3708      	adds	r7, #8
 800a32a:	46bd      	mov	sp, r7
 800a32c:	bd80      	pop	{r7, pc}

0800a32e <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a32e:	b580      	push	{r7, lr}
 800a330:	b084      	sub	sp, #16
 800a332:	af00      	add	r7, sp, #0
 800a334:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a336:	f001 fca5 	bl	800bc84 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a340:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a342:	e011      	b.n	800a368 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d012      	beq.n	800a372 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	3324      	adds	r3, #36	; 0x24
 800a350:	4618      	mov	r0, r3
 800a352:	f000 fd7b 	bl	800ae4c <xTaskRemoveFromEventList>
 800a356:	4603      	mov	r3, r0
 800a358:	2b00      	cmp	r3, #0
 800a35a:	d001      	beq.n	800a360 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a35c:	f000 fe52 	bl	800b004 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a360:	7bfb      	ldrb	r3, [r7, #15]
 800a362:	3b01      	subs	r3, #1
 800a364:	b2db      	uxtb	r3, r3
 800a366:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a368:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	dce9      	bgt.n	800a344 <prvUnlockQueue+0x16>
 800a370:	e000      	b.n	800a374 <prvUnlockQueue+0x46>
					break;
 800a372:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	22ff      	movs	r2, #255	; 0xff
 800a378:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800a37c:	f001 fcb2 	bl	800bce4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a380:	f001 fc80 	bl	800bc84 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a38a:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a38c:	e011      	b.n	800a3b2 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	691b      	ldr	r3, [r3, #16]
 800a392:	2b00      	cmp	r3, #0
 800a394:	d012      	beq.n	800a3bc <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	3310      	adds	r3, #16
 800a39a:	4618      	mov	r0, r3
 800a39c:	f000 fd56 	bl	800ae4c <xTaskRemoveFromEventList>
 800a3a0:	4603      	mov	r3, r0
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d001      	beq.n	800a3aa <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a3a6:	f000 fe2d 	bl	800b004 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a3aa:	7bbb      	ldrb	r3, [r7, #14]
 800a3ac:	3b01      	subs	r3, #1
 800a3ae:	b2db      	uxtb	r3, r3
 800a3b0:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a3b2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	dce9      	bgt.n	800a38e <prvUnlockQueue+0x60>
 800a3ba:	e000      	b.n	800a3be <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a3bc:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	22ff      	movs	r2, #255	; 0xff
 800a3c2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800a3c6:	f001 fc8d 	bl	800bce4 <vPortExitCritical>
}
 800a3ca:	bf00      	nop
 800a3cc:	3710      	adds	r7, #16
 800a3ce:	46bd      	mov	sp, r7
 800a3d0:	bd80      	pop	{r7, pc}

0800a3d2 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a3d2:	b580      	push	{r7, lr}
 800a3d4:	b084      	sub	sp, #16
 800a3d6:	af00      	add	r7, sp, #0
 800a3d8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a3da:	f001 fc53 	bl	800bc84 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d102      	bne.n	800a3ec <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a3e6:	2301      	movs	r3, #1
 800a3e8:	60fb      	str	r3, [r7, #12]
 800a3ea:	e001      	b.n	800a3f0 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a3ec:	2300      	movs	r3, #0
 800a3ee:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a3f0:	f001 fc78 	bl	800bce4 <vPortExitCritical>

	return xReturn;
 800a3f4:	68fb      	ldr	r3, [r7, #12]
}
 800a3f6:	4618      	mov	r0, r3
 800a3f8:	3710      	adds	r7, #16
 800a3fa:	46bd      	mov	sp, r7
 800a3fc:	bd80      	pop	{r7, pc}

0800a3fe <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a3fe:	b580      	push	{r7, lr}
 800a400:	b084      	sub	sp, #16
 800a402:	af00      	add	r7, sp, #0
 800a404:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a406:	f001 fc3d 	bl	800bc84 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a412:	429a      	cmp	r2, r3
 800a414:	d102      	bne.n	800a41c <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a416:	2301      	movs	r3, #1
 800a418:	60fb      	str	r3, [r7, #12]
 800a41a:	e001      	b.n	800a420 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a41c:	2300      	movs	r3, #0
 800a41e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a420:	f001 fc60 	bl	800bce4 <vPortExitCritical>

	return xReturn;
 800a424:	68fb      	ldr	r3, [r7, #12]
}
 800a426:	4618      	mov	r0, r3
 800a428:	3710      	adds	r7, #16
 800a42a:	46bd      	mov	sp, r7
 800a42c:	bd80      	pop	{r7, pc}
	...

0800a430 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800a430:	b480      	push	{r7}
 800a432:	b085      	sub	sp, #20
 800a434:	af00      	add	r7, sp, #0
 800a436:	6078      	str	r0, [r7, #4]
 800a438:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a43a:	2300      	movs	r3, #0
 800a43c:	60fb      	str	r3, [r7, #12]
 800a43e:	e014      	b.n	800a46a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800a440:	4a0f      	ldr	r2, [pc, #60]	; (800a480 <vQueueAddToRegistry+0x50>)
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a448:	2b00      	cmp	r3, #0
 800a44a:	d10b      	bne.n	800a464 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800a44c:	490c      	ldr	r1, [pc, #48]	; (800a480 <vQueueAddToRegistry+0x50>)
 800a44e:	68fb      	ldr	r3, [r7, #12]
 800a450:	683a      	ldr	r2, [r7, #0]
 800a452:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800a456:	4a0a      	ldr	r2, [pc, #40]	; (800a480 <vQueueAddToRegistry+0x50>)
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	00db      	lsls	r3, r3, #3
 800a45c:	4413      	add	r3, r2
 800a45e:	687a      	ldr	r2, [r7, #4]
 800a460:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800a462:	e006      	b.n	800a472 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	3301      	adds	r3, #1
 800a468:	60fb      	str	r3, [r7, #12]
 800a46a:	68fb      	ldr	r3, [r7, #12]
 800a46c:	2b07      	cmp	r3, #7
 800a46e:	d9e7      	bls.n	800a440 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a470:	bf00      	nop
 800a472:	bf00      	nop
 800a474:	3714      	adds	r7, #20
 800a476:	46bd      	mov	sp, r7
 800a478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a47c:	4770      	bx	lr
 800a47e:	bf00      	nop
 800a480:	20006364 	.word	0x20006364

0800a484 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800a484:	b480      	push	{r7}
 800a486:	b085      	sub	sp, #20
 800a488:	af00      	add	r7, sp, #0
 800a48a:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a48c:	2300      	movs	r3, #0
 800a48e:	60fb      	str	r3, [r7, #12]
 800a490:	e016      	b.n	800a4c0 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800a492:	4a10      	ldr	r2, [pc, #64]	; (800a4d4 <vQueueUnregisterQueue+0x50>)
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	00db      	lsls	r3, r3, #3
 800a498:	4413      	add	r3, r2
 800a49a:	685b      	ldr	r3, [r3, #4]
 800a49c:	687a      	ldr	r2, [r7, #4]
 800a49e:	429a      	cmp	r2, r3
 800a4a0:	d10b      	bne.n	800a4ba <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800a4a2:	4a0c      	ldr	r2, [pc, #48]	; (800a4d4 <vQueueUnregisterQueue+0x50>)
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	2100      	movs	r1, #0
 800a4a8:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800a4ac:	4a09      	ldr	r2, [pc, #36]	; (800a4d4 <vQueueUnregisterQueue+0x50>)
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	00db      	lsls	r3, r3, #3
 800a4b2:	4413      	add	r3, r2
 800a4b4:	2200      	movs	r2, #0
 800a4b6:	605a      	str	r2, [r3, #4]
				break;
 800a4b8:	e006      	b.n	800a4c8 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	3301      	adds	r3, #1
 800a4be:	60fb      	str	r3, [r7, #12]
 800a4c0:	68fb      	ldr	r3, [r7, #12]
 800a4c2:	2b07      	cmp	r3, #7
 800a4c4:	d9e5      	bls.n	800a492 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800a4c6:	bf00      	nop
 800a4c8:	bf00      	nop
 800a4ca:	3714      	adds	r7, #20
 800a4cc:	46bd      	mov	sp, r7
 800a4ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4d2:	4770      	bx	lr
 800a4d4:	20006364 	.word	0x20006364

0800a4d8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a4d8:	b580      	push	{r7, lr}
 800a4da:	b086      	sub	sp, #24
 800a4dc:	af00      	add	r7, sp, #0
 800a4de:	60f8      	str	r0, [r7, #12]
 800a4e0:	60b9      	str	r1, [r7, #8]
 800a4e2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800a4e4:	68fb      	ldr	r3, [r7, #12]
 800a4e6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800a4e8:	f001 fbcc 	bl	800bc84 <vPortEnterCritical>
 800a4ec:	697b      	ldr	r3, [r7, #20]
 800a4ee:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a4f2:	b25b      	sxtb	r3, r3
 800a4f4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a4f8:	d103      	bne.n	800a502 <vQueueWaitForMessageRestricted+0x2a>
 800a4fa:	697b      	ldr	r3, [r7, #20]
 800a4fc:	2200      	movs	r2, #0
 800a4fe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a502:	697b      	ldr	r3, [r7, #20]
 800a504:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a508:	b25b      	sxtb	r3, r3
 800a50a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a50e:	d103      	bne.n	800a518 <vQueueWaitForMessageRestricted+0x40>
 800a510:	697b      	ldr	r3, [r7, #20]
 800a512:	2200      	movs	r2, #0
 800a514:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a518:	f001 fbe4 	bl	800bce4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800a51c:	697b      	ldr	r3, [r7, #20]
 800a51e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a520:	2b00      	cmp	r3, #0
 800a522:	d106      	bne.n	800a532 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800a524:	697b      	ldr	r3, [r7, #20]
 800a526:	3324      	adds	r3, #36	; 0x24
 800a528:	687a      	ldr	r2, [r7, #4]
 800a52a:	68b9      	ldr	r1, [r7, #8]
 800a52c:	4618      	mov	r0, r3
 800a52e:	f000 fc61 	bl	800adf4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800a532:	6978      	ldr	r0, [r7, #20]
 800a534:	f7ff fefb 	bl	800a32e <prvUnlockQueue>
	}
 800a538:	bf00      	nop
 800a53a:	3718      	adds	r7, #24
 800a53c:	46bd      	mov	sp, r7
 800a53e:	bd80      	pop	{r7, pc}

0800a540 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a540:	b580      	push	{r7, lr}
 800a542:	b08e      	sub	sp, #56	; 0x38
 800a544:	af04      	add	r7, sp, #16
 800a546:	60f8      	str	r0, [r7, #12]
 800a548:	60b9      	str	r1, [r7, #8]
 800a54a:	607a      	str	r2, [r7, #4]
 800a54c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a54e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a550:	2b00      	cmp	r3, #0
 800a552:	d10a      	bne.n	800a56a <xTaskCreateStatic+0x2a>
	__asm volatile
 800a554:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a558:	f383 8811 	msr	BASEPRI, r3
 800a55c:	f3bf 8f6f 	isb	sy
 800a560:	f3bf 8f4f 	dsb	sy
 800a564:	623b      	str	r3, [r7, #32]
}
 800a566:	bf00      	nop
 800a568:	e7fe      	b.n	800a568 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800a56a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a56c:	2b00      	cmp	r3, #0
 800a56e:	d10a      	bne.n	800a586 <xTaskCreateStatic+0x46>
	__asm volatile
 800a570:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a574:	f383 8811 	msr	BASEPRI, r3
 800a578:	f3bf 8f6f 	isb	sy
 800a57c:	f3bf 8f4f 	dsb	sy
 800a580:	61fb      	str	r3, [r7, #28]
}
 800a582:	bf00      	nop
 800a584:	e7fe      	b.n	800a584 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a586:	23bc      	movs	r3, #188	; 0xbc
 800a588:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a58a:	693b      	ldr	r3, [r7, #16]
 800a58c:	2bbc      	cmp	r3, #188	; 0xbc
 800a58e:	d00a      	beq.n	800a5a6 <xTaskCreateStatic+0x66>
	__asm volatile
 800a590:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a594:	f383 8811 	msr	BASEPRI, r3
 800a598:	f3bf 8f6f 	isb	sy
 800a59c:	f3bf 8f4f 	dsb	sy
 800a5a0:	61bb      	str	r3, [r7, #24]
}
 800a5a2:	bf00      	nop
 800a5a4:	e7fe      	b.n	800a5a4 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a5a6:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a5a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	d01e      	beq.n	800a5ec <xTaskCreateStatic+0xac>
 800a5ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	d01b      	beq.n	800a5ec <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a5b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a5b6:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a5b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5ba:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a5bc:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a5be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5c0:	2202      	movs	r2, #2
 800a5c2:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a5c6:	2300      	movs	r3, #0
 800a5c8:	9303      	str	r3, [sp, #12]
 800a5ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5cc:	9302      	str	r3, [sp, #8]
 800a5ce:	f107 0314 	add.w	r3, r7, #20
 800a5d2:	9301      	str	r3, [sp, #4]
 800a5d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a5d6:	9300      	str	r3, [sp, #0]
 800a5d8:	683b      	ldr	r3, [r7, #0]
 800a5da:	687a      	ldr	r2, [r7, #4]
 800a5dc:	68b9      	ldr	r1, [r7, #8]
 800a5de:	68f8      	ldr	r0, [r7, #12]
 800a5e0:	f000 f850 	bl	800a684 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a5e4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a5e6:	f000 f8f3 	bl	800a7d0 <prvAddNewTaskToReadyList>
 800a5ea:	e001      	b.n	800a5f0 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800a5ec:	2300      	movs	r3, #0
 800a5ee:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a5f0:	697b      	ldr	r3, [r7, #20]
	}
 800a5f2:	4618      	mov	r0, r3
 800a5f4:	3728      	adds	r7, #40	; 0x28
 800a5f6:	46bd      	mov	sp, r7
 800a5f8:	bd80      	pop	{r7, pc}

0800a5fa <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a5fa:	b580      	push	{r7, lr}
 800a5fc:	b08c      	sub	sp, #48	; 0x30
 800a5fe:	af04      	add	r7, sp, #16
 800a600:	60f8      	str	r0, [r7, #12]
 800a602:	60b9      	str	r1, [r7, #8]
 800a604:	603b      	str	r3, [r7, #0]
 800a606:	4613      	mov	r3, r2
 800a608:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a60a:	88fb      	ldrh	r3, [r7, #6]
 800a60c:	009b      	lsls	r3, r3, #2
 800a60e:	4618      	mov	r0, r3
 800a610:	f001 fc5a 	bl	800bec8 <pvPortMalloc>
 800a614:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a616:	697b      	ldr	r3, [r7, #20]
 800a618:	2b00      	cmp	r3, #0
 800a61a:	d00e      	beq.n	800a63a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a61c:	20bc      	movs	r0, #188	; 0xbc
 800a61e:	f001 fc53 	bl	800bec8 <pvPortMalloc>
 800a622:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a624:	69fb      	ldr	r3, [r7, #28]
 800a626:	2b00      	cmp	r3, #0
 800a628:	d003      	beq.n	800a632 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a62a:	69fb      	ldr	r3, [r7, #28]
 800a62c:	697a      	ldr	r2, [r7, #20]
 800a62e:	631a      	str	r2, [r3, #48]	; 0x30
 800a630:	e005      	b.n	800a63e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a632:	6978      	ldr	r0, [r7, #20]
 800a634:	f001 fcec 	bl	800c010 <vPortFree>
 800a638:	e001      	b.n	800a63e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a63a:	2300      	movs	r3, #0
 800a63c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a63e:	69fb      	ldr	r3, [r7, #28]
 800a640:	2b00      	cmp	r3, #0
 800a642:	d017      	beq.n	800a674 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a644:	69fb      	ldr	r3, [r7, #28]
 800a646:	2200      	movs	r2, #0
 800a648:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a64c:	88fa      	ldrh	r2, [r7, #6]
 800a64e:	2300      	movs	r3, #0
 800a650:	9303      	str	r3, [sp, #12]
 800a652:	69fb      	ldr	r3, [r7, #28]
 800a654:	9302      	str	r3, [sp, #8]
 800a656:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a658:	9301      	str	r3, [sp, #4]
 800a65a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a65c:	9300      	str	r3, [sp, #0]
 800a65e:	683b      	ldr	r3, [r7, #0]
 800a660:	68b9      	ldr	r1, [r7, #8]
 800a662:	68f8      	ldr	r0, [r7, #12]
 800a664:	f000 f80e 	bl	800a684 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a668:	69f8      	ldr	r0, [r7, #28]
 800a66a:	f000 f8b1 	bl	800a7d0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a66e:	2301      	movs	r3, #1
 800a670:	61bb      	str	r3, [r7, #24]
 800a672:	e002      	b.n	800a67a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a674:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a678:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a67a:	69bb      	ldr	r3, [r7, #24]
	}
 800a67c:	4618      	mov	r0, r3
 800a67e:	3720      	adds	r7, #32
 800a680:	46bd      	mov	sp, r7
 800a682:	bd80      	pop	{r7, pc}

0800a684 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a684:	b580      	push	{r7, lr}
 800a686:	b088      	sub	sp, #32
 800a688:	af00      	add	r7, sp, #0
 800a68a:	60f8      	str	r0, [r7, #12]
 800a68c:	60b9      	str	r1, [r7, #8]
 800a68e:	607a      	str	r2, [r7, #4]
 800a690:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800a692:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a694:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	009b      	lsls	r3, r3, #2
 800a69a:	461a      	mov	r2, r3
 800a69c:	21a5      	movs	r1, #165	; 0xa5
 800a69e:	f001 ff43 	bl	800c528 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a6a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6a4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800a6ac:	3b01      	subs	r3, #1
 800a6ae:	009b      	lsls	r3, r3, #2
 800a6b0:	4413      	add	r3, r2
 800a6b2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a6b4:	69bb      	ldr	r3, [r7, #24]
 800a6b6:	f023 0307 	bic.w	r3, r3, #7
 800a6ba:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a6bc:	69bb      	ldr	r3, [r7, #24]
 800a6be:	f003 0307 	and.w	r3, r3, #7
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	d00a      	beq.n	800a6dc <prvInitialiseNewTask+0x58>
	__asm volatile
 800a6c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6ca:	f383 8811 	msr	BASEPRI, r3
 800a6ce:	f3bf 8f6f 	isb	sy
 800a6d2:	f3bf 8f4f 	dsb	sy
 800a6d6:	617b      	str	r3, [r7, #20]
}
 800a6d8:	bf00      	nop
 800a6da:	e7fe      	b.n	800a6da <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a6dc:	68bb      	ldr	r3, [r7, #8]
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	d01f      	beq.n	800a722 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a6e2:	2300      	movs	r3, #0
 800a6e4:	61fb      	str	r3, [r7, #28]
 800a6e6:	e012      	b.n	800a70e <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a6e8:	68ba      	ldr	r2, [r7, #8]
 800a6ea:	69fb      	ldr	r3, [r7, #28]
 800a6ec:	4413      	add	r3, r2
 800a6ee:	7819      	ldrb	r1, [r3, #0]
 800a6f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a6f2:	69fb      	ldr	r3, [r7, #28]
 800a6f4:	4413      	add	r3, r2
 800a6f6:	3334      	adds	r3, #52	; 0x34
 800a6f8:	460a      	mov	r2, r1
 800a6fa:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a6fc:	68ba      	ldr	r2, [r7, #8]
 800a6fe:	69fb      	ldr	r3, [r7, #28]
 800a700:	4413      	add	r3, r2
 800a702:	781b      	ldrb	r3, [r3, #0]
 800a704:	2b00      	cmp	r3, #0
 800a706:	d006      	beq.n	800a716 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a708:	69fb      	ldr	r3, [r7, #28]
 800a70a:	3301      	adds	r3, #1
 800a70c:	61fb      	str	r3, [r7, #28]
 800a70e:	69fb      	ldr	r3, [r7, #28]
 800a710:	2b0f      	cmp	r3, #15
 800a712:	d9e9      	bls.n	800a6e8 <prvInitialiseNewTask+0x64>
 800a714:	e000      	b.n	800a718 <prvInitialiseNewTask+0x94>
			{
				break;
 800a716:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a718:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a71a:	2200      	movs	r2, #0
 800a71c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a720:	e003      	b.n	800a72a <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a722:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a724:	2200      	movs	r2, #0
 800a726:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a72a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a72c:	2b37      	cmp	r3, #55	; 0x37
 800a72e:	d901      	bls.n	800a734 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a730:	2337      	movs	r3, #55	; 0x37
 800a732:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a734:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a736:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a738:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a73a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a73c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a73e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800a740:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a742:	2200      	movs	r2, #0
 800a744:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a746:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a748:	3304      	adds	r3, #4
 800a74a:	4618      	mov	r0, r3
 800a74c:	f7ff f806 	bl	800975c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a750:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a752:	3318      	adds	r3, #24
 800a754:	4618      	mov	r0, r3
 800a756:	f7ff f801 	bl	800975c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a75a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a75c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a75e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a760:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a762:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800a766:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a768:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a76a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a76c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a76e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a770:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a772:	2200      	movs	r2, #0
 800a774:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a778:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a77a:	2200      	movs	r2, #0
 800a77c:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800a780:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a782:	3354      	adds	r3, #84	; 0x54
 800a784:	2260      	movs	r2, #96	; 0x60
 800a786:	2100      	movs	r1, #0
 800a788:	4618      	mov	r0, r3
 800a78a:	f001 fecd 	bl	800c528 <memset>
 800a78e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a790:	4a0c      	ldr	r2, [pc, #48]	; (800a7c4 <prvInitialiseNewTask+0x140>)
 800a792:	659a      	str	r2, [r3, #88]	; 0x58
 800a794:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a796:	4a0c      	ldr	r2, [pc, #48]	; (800a7c8 <prvInitialiseNewTask+0x144>)
 800a798:	65da      	str	r2, [r3, #92]	; 0x5c
 800a79a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a79c:	4a0b      	ldr	r2, [pc, #44]	; (800a7cc <prvInitialiseNewTask+0x148>)
 800a79e:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a7a0:	683a      	ldr	r2, [r7, #0]
 800a7a2:	68f9      	ldr	r1, [r7, #12]
 800a7a4:	69b8      	ldr	r0, [r7, #24]
 800a7a6:	f001 f941 	bl	800ba2c <pxPortInitialiseStack>
 800a7aa:	4602      	mov	r2, r0
 800a7ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7ae:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a7b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a7b2:	2b00      	cmp	r3, #0
 800a7b4:	d002      	beq.n	800a7bc <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a7b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a7b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a7ba:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a7bc:	bf00      	nop
 800a7be:	3720      	adds	r7, #32
 800a7c0:	46bd      	mov	sp, r7
 800a7c2:	bd80      	pop	{r7, pc}
 800a7c4:	0800f864 	.word	0x0800f864
 800a7c8:	0800f884 	.word	0x0800f884
 800a7cc:	0800f844 	.word	0x0800f844

0800a7d0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a7d0:	b580      	push	{r7, lr}
 800a7d2:	b082      	sub	sp, #8
 800a7d4:	af00      	add	r7, sp, #0
 800a7d6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a7d8:	f001 fa54 	bl	800bc84 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a7dc:	4b2d      	ldr	r3, [pc, #180]	; (800a894 <prvAddNewTaskToReadyList+0xc4>)
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	3301      	adds	r3, #1
 800a7e2:	4a2c      	ldr	r2, [pc, #176]	; (800a894 <prvAddNewTaskToReadyList+0xc4>)
 800a7e4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a7e6:	4b2c      	ldr	r3, [pc, #176]	; (800a898 <prvAddNewTaskToReadyList+0xc8>)
 800a7e8:	681b      	ldr	r3, [r3, #0]
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	d109      	bne.n	800a802 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a7ee:	4a2a      	ldr	r2, [pc, #168]	; (800a898 <prvAddNewTaskToReadyList+0xc8>)
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a7f4:	4b27      	ldr	r3, [pc, #156]	; (800a894 <prvAddNewTaskToReadyList+0xc4>)
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	2b01      	cmp	r3, #1
 800a7fa:	d110      	bne.n	800a81e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a7fc:	f000 fc26 	bl	800b04c <prvInitialiseTaskLists>
 800a800:	e00d      	b.n	800a81e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a802:	4b26      	ldr	r3, [pc, #152]	; (800a89c <prvAddNewTaskToReadyList+0xcc>)
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	2b00      	cmp	r3, #0
 800a808:	d109      	bne.n	800a81e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a80a:	4b23      	ldr	r3, [pc, #140]	; (800a898 <prvAddNewTaskToReadyList+0xc8>)
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a814:	429a      	cmp	r2, r3
 800a816:	d802      	bhi.n	800a81e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a818:	4a1f      	ldr	r2, [pc, #124]	; (800a898 <prvAddNewTaskToReadyList+0xc8>)
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a81e:	4b20      	ldr	r3, [pc, #128]	; (800a8a0 <prvAddNewTaskToReadyList+0xd0>)
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	3301      	adds	r3, #1
 800a824:	4a1e      	ldr	r2, [pc, #120]	; (800a8a0 <prvAddNewTaskToReadyList+0xd0>)
 800a826:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800a828:	4b1d      	ldr	r3, [pc, #116]	; (800a8a0 <prvAddNewTaskToReadyList+0xd0>)
 800a82a:	681a      	ldr	r2, [r3, #0]
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a834:	4b1b      	ldr	r3, [pc, #108]	; (800a8a4 <prvAddNewTaskToReadyList+0xd4>)
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	429a      	cmp	r2, r3
 800a83a:	d903      	bls.n	800a844 <prvAddNewTaskToReadyList+0x74>
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a840:	4a18      	ldr	r2, [pc, #96]	; (800a8a4 <prvAddNewTaskToReadyList+0xd4>)
 800a842:	6013      	str	r3, [r2, #0]
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a848:	4613      	mov	r3, r2
 800a84a:	009b      	lsls	r3, r3, #2
 800a84c:	4413      	add	r3, r2
 800a84e:	009b      	lsls	r3, r3, #2
 800a850:	4a15      	ldr	r2, [pc, #84]	; (800a8a8 <prvAddNewTaskToReadyList+0xd8>)
 800a852:	441a      	add	r2, r3
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	3304      	adds	r3, #4
 800a858:	4619      	mov	r1, r3
 800a85a:	4610      	mov	r0, r2
 800a85c:	f7fe ff8b 	bl	8009776 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a860:	f001 fa40 	bl	800bce4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a864:	4b0d      	ldr	r3, [pc, #52]	; (800a89c <prvAddNewTaskToReadyList+0xcc>)
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d00e      	beq.n	800a88a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a86c:	4b0a      	ldr	r3, [pc, #40]	; (800a898 <prvAddNewTaskToReadyList+0xc8>)
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a876:	429a      	cmp	r2, r3
 800a878:	d207      	bcs.n	800a88a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a87a:	4b0c      	ldr	r3, [pc, #48]	; (800a8ac <prvAddNewTaskToReadyList+0xdc>)
 800a87c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a880:	601a      	str	r2, [r3, #0]
 800a882:	f3bf 8f4f 	dsb	sy
 800a886:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a88a:	bf00      	nop
 800a88c:	3708      	adds	r7, #8
 800a88e:	46bd      	mov	sp, r7
 800a890:	bd80      	pop	{r7, pc}
 800a892:	bf00      	nop
 800a894:	20006878 	.word	0x20006878
 800a898:	200063a4 	.word	0x200063a4
 800a89c:	20006884 	.word	0x20006884
 800a8a0:	20006894 	.word	0x20006894
 800a8a4:	20006880 	.word	0x20006880
 800a8a8:	200063a8 	.word	0x200063a8
 800a8ac:	e000ed04 	.word	0xe000ed04

0800a8b0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a8b0:	b580      	push	{r7, lr}
 800a8b2:	b084      	sub	sp, #16
 800a8b4:	af00      	add	r7, sp, #0
 800a8b6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a8b8:	2300      	movs	r3, #0
 800a8ba:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	d017      	beq.n	800a8f2 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a8c2:	4b13      	ldr	r3, [pc, #76]	; (800a910 <vTaskDelay+0x60>)
 800a8c4:	681b      	ldr	r3, [r3, #0]
 800a8c6:	2b00      	cmp	r3, #0
 800a8c8:	d00a      	beq.n	800a8e0 <vTaskDelay+0x30>
	__asm volatile
 800a8ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8ce:	f383 8811 	msr	BASEPRI, r3
 800a8d2:	f3bf 8f6f 	isb	sy
 800a8d6:	f3bf 8f4f 	dsb	sy
 800a8da:	60bb      	str	r3, [r7, #8]
}
 800a8dc:	bf00      	nop
 800a8de:	e7fe      	b.n	800a8de <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800a8e0:	f000 f88a 	bl	800a9f8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a8e4:	2100      	movs	r1, #0
 800a8e6:	6878      	ldr	r0, [r7, #4]
 800a8e8:	f000 fcfe 	bl	800b2e8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a8ec:	f000 f892 	bl	800aa14 <xTaskResumeAll>
 800a8f0:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a8f2:	68fb      	ldr	r3, [r7, #12]
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	d107      	bne.n	800a908 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800a8f8:	4b06      	ldr	r3, [pc, #24]	; (800a914 <vTaskDelay+0x64>)
 800a8fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a8fe:	601a      	str	r2, [r3, #0]
 800a900:	f3bf 8f4f 	dsb	sy
 800a904:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a908:	bf00      	nop
 800a90a:	3710      	adds	r7, #16
 800a90c:	46bd      	mov	sp, r7
 800a90e:	bd80      	pop	{r7, pc}
 800a910:	200068a0 	.word	0x200068a0
 800a914:	e000ed04 	.word	0xe000ed04

0800a918 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a918:	b580      	push	{r7, lr}
 800a91a:	b08a      	sub	sp, #40	; 0x28
 800a91c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a91e:	2300      	movs	r3, #0
 800a920:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a922:	2300      	movs	r3, #0
 800a924:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a926:	463a      	mov	r2, r7
 800a928:	1d39      	adds	r1, r7, #4
 800a92a:	f107 0308 	add.w	r3, r7, #8
 800a92e:	4618      	mov	r0, r3
 800a930:	f7fe fec0 	bl	80096b4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a934:	6839      	ldr	r1, [r7, #0]
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	68ba      	ldr	r2, [r7, #8]
 800a93a:	9202      	str	r2, [sp, #8]
 800a93c:	9301      	str	r3, [sp, #4]
 800a93e:	2300      	movs	r3, #0
 800a940:	9300      	str	r3, [sp, #0]
 800a942:	2300      	movs	r3, #0
 800a944:	460a      	mov	r2, r1
 800a946:	4924      	ldr	r1, [pc, #144]	; (800a9d8 <vTaskStartScheduler+0xc0>)
 800a948:	4824      	ldr	r0, [pc, #144]	; (800a9dc <vTaskStartScheduler+0xc4>)
 800a94a:	f7ff fdf9 	bl	800a540 <xTaskCreateStatic>
 800a94e:	4603      	mov	r3, r0
 800a950:	4a23      	ldr	r2, [pc, #140]	; (800a9e0 <vTaskStartScheduler+0xc8>)
 800a952:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a954:	4b22      	ldr	r3, [pc, #136]	; (800a9e0 <vTaskStartScheduler+0xc8>)
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	2b00      	cmp	r3, #0
 800a95a:	d002      	beq.n	800a962 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a95c:	2301      	movs	r3, #1
 800a95e:	617b      	str	r3, [r7, #20]
 800a960:	e001      	b.n	800a966 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a962:	2300      	movs	r3, #0
 800a964:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800a966:	697b      	ldr	r3, [r7, #20]
 800a968:	2b01      	cmp	r3, #1
 800a96a:	d102      	bne.n	800a972 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800a96c:	f000 fd10 	bl	800b390 <xTimerCreateTimerTask>
 800a970:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a972:	697b      	ldr	r3, [r7, #20]
 800a974:	2b01      	cmp	r3, #1
 800a976:	d11b      	bne.n	800a9b0 <vTaskStartScheduler+0x98>
	__asm volatile
 800a978:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a97c:	f383 8811 	msr	BASEPRI, r3
 800a980:	f3bf 8f6f 	isb	sy
 800a984:	f3bf 8f4f 	dsb	sy
 800a988:	613b      	str	r3, [r7, #16]
}
 800a98a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a98c:	4b15      	ldr	r3, [pc, #84]	; (800a9e4 <vTaskStartScheduler+0xcc>)
 800a98e:	681b      	ldr	r3, [r3, #0]
 800a990:	3354      	adds	r3, #84	; 0x54
 800a992:	4a15      	ldr	r2, [pc, #84]	; (800a9e8 <vTaskStartScheduler+0xd0>)
 800a994:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a996:	4b15      	ldr	r3, [pc, #84]	; (800a9ec <vTaskStartScheduler+0xd4>)
 800a998:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a99c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a99e:	4b14      	ldr	r3, [pc, #80]	; (800a9f0 <vTaskStartScheduler+0xd8>)
 800a9a0:	2201      	movs	r2, #1
 800a9a2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a9a4:	4b13      	ldr	r3, [pc, #76]	; (800a9f4 <vTaskStartScheduler+0xdc>)
 800a9a6:	2200      	movs	r2, #0
 800a9a8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a9aa:	f001 f8c9 	bl	800bb40 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a9ae:	e00e      	b.n	800a9ce <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a9b0:	697b      	ldr	r3, [r7, #20]
 800a9b2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a9b6:	d10a      	bne.n	800a9ce <vTaskStartScheduler+0xb6>
	__asm volatile
 800a9b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9bc:	f383 8811 	msr	BASEPRI, r3
 800a9c0:	f3bf 8f6f 	isb	sy
 800a9c4:	f3bf 8f4f 	dsb	sy
 800a9c8:	60fb      	str	r3, [r7, #12]
}
 800a9ca:	bf00      	nop
 800a9cc:	e7fe      	b.n	800a9cc <vTaskStartScheduler+0xb4>
}
 800a9ce:	bf00      	nop
 800a9d0:	3718      	adds	r7, #24
 800a9d2:	46bd      	mov	sp, r7
 800a9d4:	bd80      	pop	{r7, pc}
 800a9d6:	bf00      	nop
 800a9d8:	0800d6f0 	.word	0x0800d6f0
 800a9dc:	0800b01d 	.word	0x0800b01d
 800a9e0:	2000689c 	.word	0x2000689c
 800a9e4:	200063a4 	.word	0x200063a4
 800a9e8:	200000a0 	.word	0x200000a0
 800a9ec:	20006898 	.word	0x20006898
 800a9f0:	20006884 	.word	0x20006884
 800a9f4:	2000687c 	.word	0x2000687c

0800a9f8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a9f8:	b480      	push	{r7}
 800a9fa:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800a9fc:	4b04      	ldr	r3, [pc, #16]	; (800aa10 <vTaskSuspendAll+0x18>)
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	3301      	adds	r3, #1
 800aa02:	4a03      	ldr	r2, [pc, #12]	; (800aa10 <vTaskSuspendAll+0x18>)
 800aa04:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800aa06:	bf00      	nop
 800aa08:	46bd      	mov	sp, r7
 800aa0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa0e:	4770      	bx	lr
 800aa10:	200068a0 	.word	0x200068a0

0800aa14 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800aa14:	b580      	push	{r7, lr}
 800aa16:	b084      	sub	sp, #16
 800aa18:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800aa1a:	2300      	movs	r3, #0
 800aa1c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800aa1e:	2300      	movs	r3, #0
 800aa20:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800aa22:	4b42      	ldr	r3, [pc, #264]	; (800ab2c <xTaskResumeAll+0x118>)
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d10a      	bne.n	800aa40 <xTaskResumeAll+0x2c>
	__asm volatile
 800aa2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa2e:	f383 8811 	msr	BASEPRI, r3
 800aa32:	f3bf 8f6f 	isb	sy
 800aa36:	f3bf 8f4f 	dsb	sy
 800aa3a:	603b      	str	r3, [r7, #0]
}
 800aa3c:	bf00      	nop
 800aa3e:	e7fe      	b.n	800aa3e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800aa40:	f001 f920 	bl	800bc84 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800aa44:	4b39      	ldr	r3, [pc, #228]	; (800ab2c <xTaskResumeAll+0x118>)
 800aa46:	681b      	ldr	r3, [r3, #0]
 800aa48:	3b01      	subs	r3, #1
 800aa4a:	4a38      	ldr	r2, [pc, #224]	; (800ab2c <xTaskResumeAll+0x118>)
 800aa4c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800aa4e:	4b37      	ldr	r3, [pc, #220]	; (800ab2c <xTaskResumeAll+0x118>)
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d162      	bne.n	800ab1c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800aa56:	4b36      	ldr	r3, [pc, #216]	; (800ab30 <xTaskResumeAll+0x11c>)
 800aa58:	681b      	ldr	r3, [r3, #0]
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	d05e      	beq.n	800ab1c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800aa5e:	e02f      	b.n	800aac0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aa60:	4b34      	ldr	r3, [pc, #208]	; (800ab34 <xTaskResumeAll+0x120>)
 800aa62:	68db      	ldr	r3, [r3, #12]
 800aa64:	68db      	ldr	r3, [r3, #12]
 800aa66:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800aa68:	68fb      	ldr	r3, [r7, #12]
 800aa6a:	3318      	adds	r3, #24
 800aa6c:	4618      	mov	r0, r3
 800aa6e:	f7fe fedf 	bl	8009830 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800aa72:	68fb      	ldr	r3, [r7, #12]
 800aa74:	3304      	adds	r3, #4
 800aa76:	4618      	mov	r0, r3
 800aa78:	f7fe feda 	bl	8009830 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800aa7c:	68fb      	ldr	r3, [r7, #12]
 800aa7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aa80:	4b2d      	ldr	r3, [pc, #180]	; (800ab38 <xTaskResumeAll+0x124>)
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	429a      	cmp	r2, r3
 800aa86:	d903      	bls.n	800aa90 <xTaskResumeAll+0x7c>
 800aa88:	68fb      	ldr	r3, [r7, #12]
 800aa8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa8c:	4a2a      	ldr	r2, [pc, #168]	; (800ab38 <xTaskResumeAll+0x124>)
 800aa8e:	6013      	str	r3, [r2, #0]
 800aa90:	68fb      	ldr	r3, [r7, #12]
 800aa92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aa94:	4613      	mov	r3, r2
 800aa96:	009b      	lsls	r3, r3, #2
 800aa98:	4413      	add	r3, r2
 800aa9a:	009b      	lsls	r3, r3, #2
 800aa9c:	4a27      	ldr	r2, [pc, #156]	; (800ab3c <xTaskResumeAll+0x128>)
 800aa9e:	441a      	add	r2, r3
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	3304      	adds	r3, #4
 800aaa4:	4619      	mov	r1, r3
 800aaa6:	4610      	mov	r0, r2
 800aaa8:	f7fe fe65 	bl	8009776 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800aaac:	68fb      	ldr	r3, [r7, #12]
 800aaae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aab0:	4b23      	ldr	r3, [pc, #140]	; (800ab40 <xTaskResumeAll+0x12c>)
 800aab2:	681b      	ldr	r3, [r3, #0]
 800aab4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aab6:	429a      	cmp	r2, r3
 800aab8:	d302      	bcc.n	800aac0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800aaba:	4b22      	ldr	r3, [pc, #136]	; (800ab44 <xTaskResumeAll+0x130>)
 800aabc:	2201      	movs	r2, #1
 800aabe:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800aac0:	4b1c      	ldr	r3, [pc, #112]	; (800ab34 <xTaskResumeAll+0x120>)
 800aac2:	681b      	ldr	r3, [r3, #0]
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	d1cb      	bne.n	800aa60 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800aac8:	68fb      	ldr	r3, [r7, #12]
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d001      	beq.n	800aad2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800aace:	f000 fb5f 	bl	800b190 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800aad2:	4b1d      	ldr	r3, [pc, #116]	; (800ab48 <xTaskResumeAll+0x134>)
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	2b00      	cmp	r3, #0
 800aadc:	d010      	beq.n	800ab00 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800aade:	f000 f847 	bl	800ab70 <xTaskIncrementTick>
 800aae2:	4603      	mov	r3, r0
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d002      	beq.n	800aaee <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800aae8:	4b16      	ldr	r3, [pc, #88]	; (800ab44 <xTaskResumeAll+0x130>)
 800aaea:	2201      	movs	r2, #1
 800aaec:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	3b01      	subs	r3, #1
 800aaf2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d1f1      	bne.n	800aade <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800aafa:	4b13      	ldr	r3, [pc, #76]	; (800ab48 <xTaskResumeAll+0x134>)
 800aafc:	2200      	movs	r2, #0
 800aafe:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800ab00:	4b10      	ldr	r3, [pc, #64]	; (800ab44 <xTaskResumeAll+0x130>)
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d009      	beq.n	800ab1c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800ab08:	2301      	movs	r3, #1
 800ab0a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800ab0c:	4b0f      	ldr	r3, [pc, #60]	; (800ab4c <xTaskResumeAll+0x138>)
 800ab0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ab12:	601a      	str	r2, [r3, #0]
 800ab14:	f3bf 8f4f 	dsb	sy
 800ab18:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ab1c:	f001 f8e2 	bl	800bce4 <vPortExitCritical>

	return xAlreadyYielded;
 800ab20:	68bb      	ldr	r3, [r7, #8]
}
 800ab22:	4618      	mov	r0, r3
 800ab24:	3710      	adds	r7, #16
 800ab26:	46bd      	mov	sp, r7
 800ab28:	bd80      	pop	{r7, pc}
 800ab2a:	bf00      	nop
 800ab2c:	200068a0 	.word	0x200068a0
 800ab30:	20006878 	.word	0x20006878
 800ab34:	20006838 	.word	0x20006838
 800ab38:	20006880 	.word	0x20006880
 800ab3c:	200063a8 	.word	0x200063a8
 800ab40:	200063a4 	.word	0x200063a4
 800ab44:	2000688c 	.word	0x2000688c
 800ab48:	20006888 	.word	0x20006888
 800ab4c:	e000ed04 	.word	0xe000ed04

0800ab50 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800ab50:	b480      	push	{r7}
 800ab52:	b083      	sub	sp, #12
 800ab54:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800ab56:	4b05      	ldr	r3, [pc, #20]	; (800ab6c <xTaskGetTickCount+0x1c>)
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800ab5c:	687b      	ldr	r3, [r7, #4]
}
 800ab5e:	4618      	mov	r0, r3
 800ab60:	370c      	adds	r7, #12
 800ab62:	46bd      	mov	sp, r7
 800ab64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab68:	4770      	bx	lr
 800ab6a:	bf00      	nop
 800ab6c:	2000687c 	.word	0x2000687c

0800ab70 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800ab70:	b580      	push	{r7, lr}
 800ab72:	b086      	sub	sp, #24
 800ab74:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800ab76:	2300      	movs	r3, #0
 800ab78:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ab7a:	4b4f      	ldr	r3, [pc, #316]	; (800acb8 <xTaskIncrementTick+0x148>)
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	f040 808f 	bne.w	800aca2 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800ab84:	4b4d      	ldr	r3, [pc, #308]	; (800acbc <xTaskIncrementTick+0x14c>)
 800ab86:	681b      	ldr	r3, [r3, #0]
 800ab88:	3301      	adds	r3, #1
 800ab8a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800ab8c:	4a4b      	ldr	r2, [pc, #300]	; (800acbc <xTaskIncrementTick+0x14c>)
 800ab8e:	693b      	ldr	r3, [r7, #16]
 800ab90:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800ab92:	693b      	ldr	r3, [r7, #16]
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	d120      	bne.n	800abda <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800ab98:	4b49      	ldr	r3, [pc, #292]	; (800acc0 <xTaskIncrementTick+0x150>)
 800ab9a:	681b      	ldr	r3, [r3, #0]
 800ab9c:	681b      	ldr	r3, [r3, #0]
 800ab9e:	2b00      	cmp	r3, #0
 800aba0:	d00a      	beq.n	800abb8 <xTaskIncrementTick+0x48>
	__asm volatile
 800aba2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aba6:	f383 8811 	msr	BASEPRI, r3
 800abaa:	f3bf 8f6f 	isb	sy
 800abae:	f3bf 8f4f 	dsb	sy
 800abb2:	603b      	str	r3, [r7, #0]
}
 800abb4:	bf00      	nop
 800abb6:	e7fe      	b.n	800abb6 <xTaskIncrementTick+0x46>
 800abb8:	4b41      	ldr	r3, [pc, #260]	; (800acc0 <xTaskIncrementTick+0x150>)
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	60fb      	str	r3, [r7, #12]
 800abbe:	4b41      	ldr	r3, [pc, #260]	; (800acc4 <xTaskIncrementTick+0x154>)
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	4a3f      	ldr	r2, [pc, #252]	; (800acc0 <xTaskIncrementTick+0x150>)
 800abc4:	6013      	str	r3, [r2, #0]
 800abc6:	4a3f      	ldr	r2, [pc, #252]	; (800acc4 <xTaskIncrementTick+0x154>)
 800abc8:	68fb      	ldr	r3, [r7, #12]
 800abca:	6013      	str	r3, [r2, #0]
 800abcc:	4b3e      	ldr	r3, [pc, #248]	; (800acc8 <xTaskIncrementTick+0x158>)
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	3301      	adds	r3, #1
 800abd2:	4a3d      	ldr	r2, [pc, #244]	; (800acc8 <xTaskIncrementTick+0x158>)
 800abd4:	6013      	str	r3, [r2, #0]
 800abd6:	f000 fadb 	bl	800b190 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800abda:	4b3c      	ldr	r3, [pc, #240]	; (800accc <xTaskIncrementTick+0x15c>)
 800abdc:	681b      	ldr	r3, [r3, #0]
 800abde:	693a      	ldr	r2, [r7, #16]
 800abe0:	429a      	cmp	r2, r3
 800abe2:	d349      	bcc.n	800ac78 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800abe4:	4b36      	ldr	r3, [pc, #216]	; (800acc0 <xTaskIncrementTick+0x150>)
 800abe6:	681b      	ldr	r3, [r3, #0]
 800abe8:	681b      	ldr	r3, [r3, #0]
 800abea:	2b00      	cmp	r3, #0
 800abec:	d104      	bne.n	800abf8 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800abee:	4b37      	ldr	r3, [pc, #220]	; (800accc <xTaskIncrementTick+0x15c>)
 800abf0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800abf4:	601a      	str	r2, [r3, #0]
					break;
 800abf6:	e03f      	b.n	800ac78 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800abf8:	4b31      	ldr	r3, [pc, #196]	; (800acc0 <xTaskIncrementTick+0x150>)
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	68db      	ldr	r3, [r3, #12]
 800abfe:	68db      	ldr	r3, [r3, #12]
 800ac00:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800ac02:	68bb      	ldr	r3, [r7, #8]
 800ac04:	685b      	ldr	r3, [r3, #4]
 800ac06:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800ac08:	693a      	ldr	r2, [r7, #16]
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	429a      	cmp	r2, r3
 800ac0e:	d203      	bcs.n	800ac18 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800ac10:	4a2e      	ldr	r2, [pc, #184]	; (800accc <xTaskIncrementTick+0x15c>)
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800ac16:	e02f      	b.n	800ac78 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ac18:	68bb      	ldr	r3, [r7, #8]
 800ac1a:	3304      	adds	r3, #4
 800ac1c:	4618      	mov	r0, r3
 800ac1e:	f7fe fe07 	bl	8009830 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800ac22:	68bb      	ldr	r3, [r7, #8]
 800ac24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	d004      	beq.n	800ac34 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ac2a:	68bb      	ldr	r3, [r7, #8]
 800ac2c:	3318      	adds	r3, #24
 800ac2e:	4618      	mov	r0, r3
 800ac30:	f7fe fdfe 	bl	8009830 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800ac34:	68bb      	ldr	r3, [r7, #8]
 800ac36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac38:	4b25      	ldr	r3, [pc, #148]	; (800acd0 <xTaskIncrementTick+0x160>)
 800ac3a:	681b      	ldr	r3, [r3, #0]
 800ac3c:	429a      	cmp	r2, r3
 800ac3e:	d903      	bls.n	800ac48 <xTaskIncrementTick+0xd8>
 800ac40:	68bb      	ldr	r3, [r7, #8]
 800ac42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac44:	4a22      	ldr	r2, [pc, #136]	; (800acd0 <xTaskIncrementTick+0x160>)
 800ac46:	6013      	str	r3, [r2, #0]
 800ac48:	68bb      	ldr	r3, [r7, #8]
 800ac4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac4c:	4613      	mov	r3, r2
 800ac4e:	009b      	lsls	r3, r3, #2
 800ac50:	4413      	add	r3, r2
 800ac52:	009b      	lsls	r3, r3, #2
 800ac54:	4a1f      	ldr	r2, [pc, #124]	; (800acd4 <xTaskIncrementTick+0x164>)
 800ac56:	441a      	add	r2, r3
 800ac58:	68bb      	ldr	r3, [r7, #8]
 800ac5a:	3304      	adds	r3, #4
 800ac5c:	4619      	mov	r1, r3
 800ac5e:	4610      	mov	r0, r2
 800ac60:	f7fe fd89 	bl	8009776 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ac64:	68bb      	ldr	r3, [r7, #8]
 800ac66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac68:	4b1b      	ldr	r3, [pc, #108]	; (800acd8 <xTaskIncrementTick+0x168>)
 800ac6a:	681b      	ldr	r3, [r3, #0]
 800ac6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac6e:	429a      	cmp	r2, r3
 800ac70:	d3b8      	bcc.n	800abe4 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800ac72:	2301      	movs	r3, #1
 800ac74:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ac76:	e7b5      	b.n	800abe4 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800ac78:	4b17      	ldr	r3, [pc, #92]	; (800acd8 <xTaskIncrementTick+0x168>)
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ac7e:	4915      	ldr	r1, [pc, #84]	; (800acd4 <xTaskIncrementTick+0x164>)
 800ac80:	4613      	mov	r3, r2
 800ac82:	009b      	lsls	r3, r3, #2
 800ac84:	4413      	add	r3, r2
 800ac86:	009b      	lsls	r3, r3, #2
 800ac88:	440b      	add	r3, r1
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	2b01      	cmp	r3, #1
 800ac8e:	d901      	bls.n	800ac94 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800ac90:	2301      	movs	r3, #1
 800ac92:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800ac94:	4b11      	ldr	r3, [pc, #68]	; (800acdc <xTaskIncrementTick+0x16c>)
 800ac96:	681b      	ldr	r3, [r3, #0]
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	d007      	beq.n	800acac <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800ac9c:	2301      	movs	r3, #1
 800ac9e:	617b      	str	r3, [r7, #20]
 800aca0:	e004      	b.n	800acac <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800aca2:	4b0f      	ldr	r3, [pc, #60]	; (800ace0 <xTaskIncrementTick+0x170>)
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	3301      	adds	r3, #1
 800aca8:	4a0d      	ldr	r2, [pc, #52]	; (800ace0 <xTaskIncrementTick+0x170>)
 800acaa:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800acac:	697b      	ldr	r3, [r7, #20]
}
 800acae:	4618      	mov	r0, r3
 800acb0:	3718      	adds	r7, #24
 800acb2:	46bd      	mov	sp, r7
 800acb4:	bd80      	pop	{r7, pc}
 800acb6:	bf00      	nop
 800acb8:	200068a0 	.word	0x200068a0
 800acbc:	2000687c 	.word	0x2000687c
 800acc0:	20006830 	.word	0x20006830
 800acc4:	20006834 	.word	0x20006834
 800acc8:	20006890 	.word	0x20006890
 800accc:	20006898 	.word	0x20006898
 800acd0:	20006880 	.word	0x20006880
 800acd4:	200063a8 	.word	0x200063a8
 800acd8:	200063a4 	.word	0x200063a4
 800acdc:	2000688c 	.word	0x2000688c
 800ace0:	20006888 	.word	0x20006888

0800ace4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800ace4:	b480      	push	{r7}
 800ace6:	b085      	sub	sp, #20
 800ace8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800acea:	4b2a      	ldr	r3, [pc, #168]	; (800ad94 <vTaskSwitchContext+0xb0>)
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	2b00      	cmp	r3, #0
 800acf0:	d003      	beq.n	800acfa <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800acf2:	4b29      	ldr	r3, [pc, #164]	; (800ad98 <vTaskSwitchContext+0xb4>)
 800acf4:	2201      	movs	r2, #1
 800acf6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800acf8:	e046      	b.n	800ad88 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800acfa:	4b27      	ldr	r3, [pc, #156]	; (800ad98 <vTaskSwitchContext+0xb4>)
 800acfc:	2200      	movs	r2, #0
 800acfe:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ad00:	4b26      	ldr	r3, [pc, #152]	; (800ad9c <vTaskSwitchContext+0xb8>)
 800ad02:	681b      	ldr	r3, [r3, #0]
 800ad04:	60fb      	str	r3, [r7, #12]
 800ad06:	e010      	b.n	800ad2a <vTaskSwitchContext+0x46>
 800ad08:	68fb      	ldr	r3, [r7, #12]
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	d10a      	bne.n	800ad24 <vTaskSwitchContext+0x40>
	__asm volatile
 800ad0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad12:	f383 8811 	msr	BASEPRI, r3
 800ad16:	f3bf 8f6f 	isb	sy
 800ad1a:	f3bf 8f4f 	dsb	sy
 800ad1e:	607b      	str	r3, [r7, #4]
}
 800ad20:	bf00      	nop
 800ad22:	e7fe      	b.n	800ad22 <vTaskSwitchContext+0x3e>
 800ad24:	68fb      	ldr	r3, [r7, #12]
 800ad26:	3b01      	subs	r3, #1
 800ad28:	60fb      	str	r3, [r7, #12]
 800ad2a:	491d      	ldr	r1, [pc, #116]	; (800ada0 <vTaskSwitchContext+0xbc>)
 800ad2c:	68fa      	ldr	r2, [r7, #12]
 800ad2e:	4613      	mov	r3, r2
 800ad30:	009b      	lsls	r3, r3, #2
 800ad32:	4413      	add	r3, r2
 800ad34:	009b      	lsls	r3, r3, #2
 800ad36:	440b      	add	r3, r1
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	d0e4      	beq.n	800ad08 <vTaskSwitchContext+0x24>
 800ad3e:	68fa      	ldr	r2, [r7, #12]
 800ad40:	4613      	mov	r3, r2
 800ad42:	009b      	lsls	r3, r3, #2
 800ad44:	4413      	add	r3, r2
 800ad46:	009b      	lsls	r3, r3, #2
 800ad48:	4a15      	ldr	r2, [pc, #84]	; (800ada0 <vTaskSwitchContext+0xbc>)
 800ad4a:	4413      	add	r3, r2
 800ad4c:	60bb      	str	r3, [r7, #8]
 800ad4e:	68bb      	ldr	r3, [r7, #8]
 800ad50:	685b      	ldr	r3, [r3, #4]
 800ad52:	685a      	ldr	r2, [r3, #4]
 800ad54:	68bb      	ldr	r3, [r7, #8]
 800ad56:	605a      	str	r2, [r3, #4]
 800ad58:	68bb      	ldr	r3, [r7, #8]
 800ad5a:	685a      	ldr	r2, [r3, #4]
 800ad5c:	68bb      	ldr	r3, [r7, #8]
 800ad5e:	3308      	adds	r3, #8
 800ad60:	429a      	cmp	r2, r3
 800ad62:	d104      	bne.n	800ad6e <vTaskSwitchContext+0x8a>
 800ad64:	68bb      	ldr	r3, [r7, #8]
 800ad66:	685b      	ldr	r3, [r3, #4]
 800ad68:	685a      	ldr	r2, [r3, #4]
 800ad6a:	68bb      	ldr	r3, [r7, #8]
 800ad6c:	605a      	str	r2, [r3, #4]
 800ad6e:	68bb      	ldr	r3, [r7, #8]
 800ad70:	685b      	ldr	r3, [r3, #4]
 800ad72:	68db      	ldr	r3, [r3, #12]
 800ad74:	4a0b      	ldr	r2, [pc, #44]	; (800ada4 <vTaskSwitchContext+0xc0>)
 800ad76:	6013      	str	r3, [r2, #0]
 800ad78:	4a08      	ldr	r2, [pc, #32]	; (800ad9c <vTaskSwitchContext+0xb8>)
 800ad7a:	68fb      	ldr	r3, [r7, #12]
 800ad7c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800ad7e:	4b09      	ldr	r3, [pc, #36]	; (800ada4 <vTaskSwitchContext+0xc0>)
 800ad80:	681b      	ldr	r3, [r3, #0]
 800ad82:	3354      	adds	r3, #84	; 0x54
 800ad84:	4a08      	ldr	r2, [pc, #32]	; (800ada8 <vTaskSwitchContext+0xc4>)
 800ad86:	6013      	str	r3, [r2, #0]
}
 800ad88:	bf00      	nop
 800ad8a:	3714      	adds	r7, #20
 800ad8c:	46bd      	mov	sp, r7
 800ad8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad92:	4770      	bx	lr
 800ad94:	200068a0 	.word	0x200068a0
 800ad98:	2000688c 	.word	0x2000688c
 800ad9c:	20006880 	.word	0x20006880
 800ada0:	200063a8 	.word	0x200063a8
 800ada4:	200063a4 	.word	0x200063a4
 800ada8:	200000a0 	.word	0x200000a0

0800adac <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800adac:	b580      	push	{r7, lr}
 800adae:	b084      	sub	sp, #16
 800adb0:	af00      	add	r7, sp, #0
 800adb2:	6078      	str	r0, [r7, #4]
 800adb4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	2b00      	cmp	r3, #0
 800adba:	d10a      	bne.n	800add2 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800adbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800adc0:	f383 8811 	msr	BASEPRI, r3
 800adc4:	f3bf 8f6f 	isb	sy
 800adc8:	f3bf 8f4f 	dsb	sy
 800adcc:	60fb      	str	r3, [r7, #12]
}
 800adce:	bf00      	nop
 800add0:	e7fe      	b.n	800add0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800add2:	4b07      	ldr	r3, [pc, #28]	; (800adf0 <vTaskPlaceOnEventList+0x44>)
 800add4:	681b      	ldr	r3, [r3, #0]
 800add6:	3318      	adds	r3, #24
 800add8:	4619      	mov	r1, r3
 800adda:	6878      	ldr	r0, [r7, #4]
 800addc:	f7fe fcef 	bl	80097be <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800ade0:	2101      	movs	r1, #1
 800ade2:	6838      	ldr	r0, [r7, #0]
 800ade4:	f000 fa80 	bl	800b2e8 <prvAddCurrentTaskToDelayedList>
}
 800ade8:	bf00      	nop
 800adea:	3710      	adds	r7, #16
 800adec:	46bd      	mov	sp, r7
 800adee:	bd80      	pop	{r7, pc}
 800adf0:	200063a4 	.word	0x200063a4

0800adf4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800adf4:	b580      	push	{r7, lr}
 800adf6:	b086      	sub	sp, #24
 800adf8:	af00      	add	r7, sp, #0
 800adfa:	60f8      	str	r0, [r7, #12]
 800adfc:	60b9      	str	r1, [r7, #8]
 800adfe:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800ae00:	68fb      	ldr	r3, [r7, #12]
 800ae02:	2b00      	cmp	r3, #0
 800ae04:	d10a      	bne.n	800ae1c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800ae06:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae0a:	f383 8811 	msr	BASEPRI, r3
 800ae0e:	f3bf 8f6f 	isb	sy
 800ae12:	f3bf 8f4f 	dsb	sy
 800ae16:	617b      	str	r3, [r7, #20]
}
 800ae18:	bf00      	nop
 800ae1a:	e7fe      	b.n	800ae1a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ae1c:	4b0a      	ldr	r3, [pc, #40]	; (800ae48 <vTaskPlaceOnEventListRestricted+0x54>)
 800ae1e:	681b      	ldr	r3, [r3, #0]
 800ae20:	3318      	adds	r3, #24
 800ae22:	4619      	mov	r1, r3
 800ae24:	68f8      	ldr	r0, [r7, #12]
 800ae26:	f7fe fca6 	bl	8009776 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	2b00      	cmp	r3, #0
 800ae2e:	d002      	beq.n	800ae36 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800ae30:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ae34:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800ae36:	6879      	ldr	r1, [r7, #4]
 800ae38:	68b8      	ldr	r0, [r7, #8]
 800ae3a:	f000 fa55 	bl	800b2e8 <prvAddCurrentTaskToDelayedList>
	}
 800ae3e:	bf00      	nop
 800ae40:	3718      	adds	r7, #24
 800ae42:	46bd      	mov	sp, r7
 800ae44:	bd80      	pop	{r7, pc}
 800ae46:	bf00      	nop
 800ae48:	200063a4 	.word	0x200063a4

0800ae4c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800ae4c:	b580      	push	{r7, lr}
 800ae4e:	b086      	sub	sp, #24
 800ae50:	af00      	add	r7, sp, #0
 800ae52:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	68db      	ldr	r3, [r3, #12]
 800ae58:	68db      	ldr	r3, [r3, #12]
 800ae5a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800ae5c:	693b      	ldr	r3, [r7, #16]
 800ae5e:	2b00      	cmp	r3, #0
 800ae60:	d10a      	bne.n	800ae78 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800ae62:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae66:	f383 8811 	msr	BASEPRI, r3
 800ae6a:	f3bf 8f6f 	isb	sy
 800ae6e:	f3bf 8f4f 	dsb	sy
 800ae72:	60fb      	str	r3, [r7, #12]
}
 800ae74:	bf00      	nop
 800ae76:	e7fe      	b.n	800ae76 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800ae78:	693b      	ldr	r3, [r7, #16]
 800ae7a:	3318      	adds	r3, #24
 800ae7c:	4618      	mov	r0, r3
 800ae7e:	f7fe fcd7 	bl	8009830 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ae82:	4b1e      	ldr	r3, [pc, #120]	; (800aefc <xTaskRemoveFromEventList+0xb0>)
 800ae84:	681b      	ldr	r3, [r3, #0]
 800ae86:	2b00      	cmp	r3, #0
 800ae88:	d11d      	bne.n	800aec6 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800ae8a:	693b      	ldr	r3, [r7, #16]
 800ae8c:	3304      	adds	r3, #4
 800ae8e:	4618      	mov	r0, r3
 800ae90:	f7fe fcce 	bl	8009830 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800ae94:	693b      	ldr	r3, [r7, #16]
 800ae96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ae98:	4b19      	ldr	r3, [pc, #100]	; (800af00 <xTaskRemoveFromEventList+0xb4>)
 800ae9a:	681b      	ldr	r3, [r3, #0]
 800ae9c:	429a      	cmp	r2, r3
 800ae9e:	d903      	bls.n	800aea8 <xTaskRemoveFromEventList+0x5c>
 800aea0:	693b      	ldr	r3, [r7, #16]
 800aea2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aea4:	4a16      	ldr	r2, [pc, #88]	; (800af00 <xTaskRemoveFromEventList+0xb4>)
 800aea6:	6013      	str	r3, [r2, #0]
 800aea8:	693b      	ldr	r3, [r7, #16]
 800aeaa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aeac:	4613      	mov	r3, r2
 800aeae:	009b      	lsls	r3, r3, #2
 800aeb0:	4413      	add	r3, r2
 800aeb2:	009b      	lsls	r3, r3, #2
 800aeb4:	4a13      	ldr	r2, [pc, #76]	; (800af04 <xTaskRemoveFromEventList+0xb8>)
 800aeb6:	441a      	add	r2, r3
 800aeb8:	693b      	ldr	r3, [r7, #16]
 800aeba:	3304      	adds	r3, #4
 800aebc:	4619      	mov	r1, r3
 800aebe:	4610      	mov	r0, r2
 800aec0:	f7fe fc59 	bl	8009776 <vListInsertEnd>
 800aec4:	e005      	b.n	800aed2 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800aec6:	693b      	ldr	r3, [r7, #16]
 800aec8:	3318      	adds	r3, #24
 800aeca:	4619      	mov	r1, r3
 800aecc:	480e      	ldr	r0, [pc, #56]	; (800af08 <xTaskRemoveFromEventList+0xbc>)
 800aece:	f7fe fc52 	bl	8009776 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800aed2:	693b      	ldr	r3, [r7, #16]
 800aed4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aed6:	4b0d      	ldr	r3, [pc, #52]	; (800af0c <xTaskRemoveFromEventList+0xc0>)
 800aed8:	681b      	ldr	r3, [r3, #0]
 800aeda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aedc:	429a      	cmp	r2, r3
 800aede:	d905      	bls.n	800aeec <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800aee0:	2301      	movs	r3, #1
 800aee2:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800aee4:	4b0a      	ldr	r3, [pc, #40]	; (800af10 <xTaskRemoveFromEventList+0xc4>)
 800aee6:	2201      	movs	r2, #1
 800aee8:	601a      	str	r2, [r3, #0]
 800aeea:	e001      	b.n	800aef0 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800aeec:	2300      	movs	r3, #0
 800aeee:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800aef0:	697b      	ldr	r3, [r7, #20]
}
 800aef2:	4618      	mov	r0, r3
 800aef4:	3718      	adds	r7, #24
 800aef6:	46bd      	mov	sp, r7
 800aef8:	bd80      	pop	{r7, pc}
 800aefa:	bf00      	nop
 800aefc:	200068a0 	.word	0x200068a0
 800af00:	20006880 	.word	0x20006880
 800af04:	200063a8 	.word	0x200063a8
 800af08:	20006838 	.word	0x20006838
 800af0c:	200063a4 	.word	0x200063a4
 800af10:	2000688c 	.word	0x2000688c

0800af14 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800af14:	b480      	push	{r7}
 800af16:	b083      	sub	sp, #12
 800af18:	af00      	add	r7, sp, #0
 800af1a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800af1c:	4b06      	ldr	r3, [pc, #24]	; (800af38 <vTaskInternalSetTimeOutState+0x24>)
 800af1e:	681a      	ldr	r2, [r3, #0]
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800af24:	4b05      	ldr	r3, [pc, #20]	; (800af3c <vTaskInternalSetTimeOutState+0x28>)
 800af26:	681a      	ldr	r2, [r3, #0]
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	605a      	str	r2, [r3, #4]
}
 800af2c:	bf00      	nop
 800af2e:	370c      	adds	r7, #12
 800af30:	46bd      	mov	sp, r7
 800af32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af36:	4770      	bx	lr
 800af38:	20006890 	.word	0x20006890
 800af3c:	2000687c 	.word	0x2000687c

0800af40 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800af40:	b580      	push	{r7, lr}
 800af42:	b088      	sub	sp, #32
 800af44:	af00      	add	r7, sp, #0
 800af46:	6078      	str	r0, [r7, #4]
 800af48:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	2b00      	cmp	r3, #0
 800af4e:	d10a      	bne.n	800af66 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800af50:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af54:	f383 8811 	msr	BASEPRI, r3
 800af58:	f3bf 8f6f 	isb	sy
 800af5c:	f3bf 8f4f 	dsb	sy
 800af60:	613b      	str	r3, [r7, #16]
}
 800af62:	bf00      	nop
 800af64:	e7fe      	b.n	800af64 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800af66:	683b      	ldr	r3, [r7, #0]
 800af68:	2b00      	cmp	r3, #0
 800af6a:	d10a      	bne.n	800af82 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800af6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af70:	f383 8811 	msr	BASEPRI, r3
 800af74:	f3bf 8f6f 	isb	sy
 800af78:	f3bf 8f4f 	dsb	sy
 800af7c:	60fb      	str	r3, [r7, #12]
}
 800af7e:	bf00      	nop
 800af80:	e7fe      	b.n	800af80 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800af82:	f000 fe7f 	bl	800bc84 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800af86:	4b1d      	ldr	r3, [pc, #116]	; (800affc <xTaskCheckForTimeOut+0xbc>)
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	685b      	ldr	r3, [r3, #4]
 800af90:	69ba      	ldr	r2, [r7, #24]
 800af92:	1ad3      	subs	r3, r2, r3
 800af94:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800af96:	683b      	ldr	r3, [r7, #0]
 800af98:	681b      	ldr	r3, [r3, #0]
 800af9a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800af9e:	d102      	bne.n	800afa6 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800afa0:	2300      	movs	r3, #0
 800afa2:	61fb      	str	r3, [r7, #28]
 800afa4:	e023      	b.n	800afee <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	681a      	ldr	r2, [r3, #0]
 800afaa:	4b15      	ldr	r3, [pc, #84]	; (800b000 <xTaskCheckForTimeOut+0xc0>)
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	429a      	cmp	r2, r3
 800afb0:	d007      	beq.n	800afc2 <xTaskCheckForTimeOut+0x82>
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	685b      	ldr	r3, [r3, #4]
 800afb6:	69ba      	ldr	r2, [r7, #24]
 800afb8:	429a      	cmp	r2, r3
 800afba:	d302      	bcc.n	800afc2 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800afbc:	2301      	movs	r3, #1
 800afbe:	61fb      	str	r3, [r7, #28]
 800afc0:	e015      	b.n	800afee <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800afc2:	683b      	ldr	r3, [r7, #0]
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	697a      	ldr	r2, [r7, #20]
 800afc8:	429a      	cmp	r2, r3
 800afca:	d20b      	bcs.n	800afe4 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800afcc:	683b      	ldr	r3, [r7, #0]
 800afce:	681a      	ldr	r2, [r3, #0]
 800afd0:	697b      	ldr	r3, [r7, #20]
 800afd2:	1ad2      	subs	r2, r2, r3
 800afd4:	683b      	ldr	r3, [r7, #0]
 800afd6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800afd8:	6878      	ldr	r0, [r7, #4]
 800afda:	f7ff ff9b 	bl	800af14 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800afde:	2300      	movs	r3, #0
 800afe0:	61fb      	str	r3, [r7, #28]
 800afe2:	e004      	b.n	800afee <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800afe4:	683b      	ldr	r3, [r7, #0]
 800afe6:	2200      	movs	r2, #0
 800afe8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800afea:	2301      	movs	r3, #1
 800afec:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800afee:	f000 fe79 	bl	800bce4 <vPortExitCritical>

	return xReturn;
 800aff2:	69fb      	ldr	r3, [r7, #28]
}
 800aff4:	4618      	mov	r0, r3
 800aff6:	3720      	adds	r7, #32
 800aff8:	46bd      	mov	sp, r7
 800affa:	bd80      	pop	{r7, pc}
 800affc:	2000687c 	.word	0x2000687c
 800b000:	20006890 	.word	0x20006890

0800b004 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b004:	b480      	push	{r7}
 800b006:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b008:	4b03      	ldr	r3, [pc, #12]	; (800b018 <vTaskMissedYield+0x14>)
 800b00a:	2201      	movs	r2, #1
 800b00c:	601a      	str	r2, [r3, #0]
}
 800b00e:	bf00      	nop
 800b010:	46bd      	mov	sp, r7
 800b012:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b016:	4770      	bx	lr
 800b018:	2000688c 	.word	0x2000688c

0800b01c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b01c:	b580      	push	{r7, lr}
 800b01e:	b082      	sub	sp, #8
 800b020:	af00      	add	r7, sp, #0
 800b022:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b024:	f000 f852 	bl	800b0cc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b028:	4b06      	ldr	r3, [pc, #24]	; (800b044 <prvIdleTask+0x28>)
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	2b01      	cmp	r3, #1
 800b02e:	d9f9      	bls.n	800b024 <prvIdleTask+0x8>
			{
				taskYIELD();
 800b030:	4b05      	ldr	r3, [pc, #20]	; (800b048 <prvIdleTask+0x2c>)
 800b032:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b036:	601a      	str	r2, [r3, #0]
 800b038:	f3bf 8f4f 	dsb	sy
 800b03c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800b040:	e7f0      	b.n	800b024 <prvIdleTask+0x8>
 800b042:	bf00      	nop
 800b044:	200063a8 	.word	0x200063a8
 800b048:	e000ed04 	.word	0xe000ed04

0800b04c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b04c:	b580      	push	{r7, lr}
 800b04e:	b082      	sub	sp, #8
 800b050:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b052:	2300      	movs	r3, #0
 800b054:	607b      	str	r3, [r7, #4]
 800b056:	e00c      	b.n	800b072 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b058:	687a      	ldr	r2, [r7, #4]
 800b05a:	4613      	mov	r3, r2
 800b05c:	009b      	lsls	r3, r3, #2
 800b05e:	4413      	add	r3, r2
 800b060:	009b      	lsls	r3, r3, #2
 800b062:	4a12      	ldr	r2, [pc, #72]	; (800b0ac <prvInitialiseTaskLists+0x60>)
 800b064:	4413      	add	r3, r2
 800b066:	4618      	mov	r0, r3
 800b068:	f7fe fb58 	bl	800971c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	3301      	adds	r3, #1
 800b070:	607b      	str	r3, [r7, #4]
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	2b37      	cmp	r3, #55	; 0x37
 800b076:	d9ef      	bls.n	800b058 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b078:	480d      	ldr	r0, [pc, #52]	; (800b0b0 <prvInitialiseTaskLists+0x64>)
 800b07a:	f7fe fb4f 	bl	800971c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b07e:	480d      	ldr	r0, [pc, #52]	; (800b0b4 <prvInitialiseTaskLists+0x68>)
 800b080:	f7fe fb4c 	bl	800971c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b084:	480c      	ldr	r0, [pc, #48]	; (800b0b8 <prvInitialiseTaskLists+0x6c>)
 800b086:	f7fe fb49 	bl	800971c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b08a:	480c      	ldr	r0, [pc, #48]	; (800b0bc <prvInitialiseTaskLists+0x70>)
 800b08c:	f7fe fb46 	bl	800971c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b090:	480b      	ldr	r0, [pc, #44]	; (800b0c0 <prvInitialiseTaskLists+0x74>)
 800b092:	f7fe fb43 	bl	800971c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b096:	4b0b      	ldr	r3, [pc, #44]	; (800b0c4 <prvInitialiseTaskLists+0x78>)
 800b098:	4a05      	ldr	r2, [pc, #20]	; (800b0b0 <prvInitialiseTaskLists+0x64>)
 800b09a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b09c:	4b0a      	ldr	r3, [pc, #40]	; (800b0c8 <prvInitialiseTaskLists+0x7c>)
 800b09e:	4a05      	ldr	r2, [pc, #20]	; (800b0b4 <prvInitialiseTaskLists+0x68>)
 800b0a0:	601a      	str	r2, [r3, #0]
}
 800b0a2:	bf00      	nop
 800b0a4:	3708      	adds	r7, #8
 800b0a6:	46bd      	mov	sp, r7
 800b0a8:	bd80      	pop	{r7, pc}
 800b0aa:	bf00      	nop
 800b0ac:	200063a8 	.word	0x200063a8
 800b0b0:	20006808 	.word	0x20006808
 800b0b4:	2000681c 	.word	0x2000681c
 800b0b8:	20006838 	.word	0x20006838
 800b0bc:	2000684c 	.word	0x2000684c
 800b0c0:	20006864 	.word	0x20006864
 800b0c4:	20006830 	.word	0x20006830
 800b0c8:	20006834 	.word	0x20006834

0800b0cc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b0cc:	b580      	push	{r7, lr}
 800b0ce:	b082      	sub	sp, #8
 800b0d0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b0d2:	e019      	b.n	800b108 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b0d4:	f000 fdd6 	bl	800bc84 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b0d8:	4b10      	ldr	r3, [pc, #64]	; (800b11c <prvCheckTasksWaitingTermination+0x50>)
 800b0da:	68db      	ldr	r3, [r3, #12]
 800b0dc:	68db      	ldr	r3, [r3, #12]
 800b0de:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	3304      	adds	r3, #4
 800b0e4:	4618      	mov	r0, r3
 800b0e6:	f7fe fba3 	bl	8009830 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b0ea:	4b0d      	ldr	r3, [pc, #52]	; (800b120 <prvCheckTasksWaitingTermination+0x54>)
 800b0ec:	681b      	ldr	r3, [r3, #0]
 800b0ee:	3b01      	subs	r3, #1
 800b0f0:	4a0b      	ldr	r2, [pc, #44]	; (800b120 <prvCheckTasksWaitingTermination+0x54>)
 800b0f2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b0f4:	4b0b      	ldr	r3, [pc, #44]	; (800b124 <prvCheckTasksWaitingTermination+0x58>)
 800b0f6:	681b      	ldr	r3, [r3, #0]
 800b0f8:	3b01      	subs	r3, #1
 800b0fa:	4a0a      	ldr	r2, [pc, #40]	; (800b124 <prvCheckTasksWaitingTermination+0x58>)
 800b0fc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b0fe:	f000 fdf1 	bl	800bce4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b102:	6878      	ldr	r0, [r7, #4]
 800b104:	f000 f810 	bl	800b128 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b108:	4b06      	ldr	r3, [pc, #24]	; (800b124 <prvCheckTasksWaitingTermination+0x58>)
 800b10a:	681b      	ldr	r3, [r3, #0]
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	d1e1      	bne.n	800b0d4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b110:	bf00      	nop
 800b112:	bf00      	nop
 800b114:	3708      	adds	r7, #8
 800b116:	46bd      	mov	sp, r7
 800b118:	bd80      	pop	{r7, pc}
 800b11a:	bf00      	nop
 800b11c:	2000684c 	.word	0x2000684c
 800b120:	20006878 	.word	0x20006878
 800b124:	20006860 	.word	0x20006860

0800b128 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b128:	b580      	push	{r7, lr}
 800b12a:	b084      	sub	sp, #16
 800b12c:	af00      	add	r7, sp, #0
 800b12e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	3354      	adds	r3, #84	; 0x54
 800b134:	4618      	mov	r0, r3
 800b136:	f001 fb03 	bl	800c740 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800b140:	2b00      	cmp	r3, #0
 800b142:	d108      	bne.n	800b156 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b148:	4618      	mov	r0, r3
 800b14a:	f000 ff61 	bl	800c010 <vPortFree>
				vPortFree( pxTCB );
 800b14e:	6878      	ldr	r0, [r7, #4]
 800b150:	f000 ff5e 	bl	800c010 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b154:	e018      	b.n	800b188 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800b15c:	2b01      	cmp	r3, #1
 800b15e:	d103      	bne.n	800b168 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800b160:	6878      	ldr	r0, [r7, #4]
 800b162:	f000 ff55 	bl	800c010 <vPortFree>
	}
 800b166:	e00f      	b.n	800b188 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800b16e:	2b02      	cmp	r3, #2
 800b170:	d00a      	beq.n	800b188 <prvDeleteTCB+0x60>
	__asm volatile
 800b172:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b176:	f383 8811 	msr	BASEPRI, r3
 800b17a:	f3bf 8f6f 	isb	sy
 800b17e:	f3bf 8f4f 	dsb	sy
 800b182:	60fb      	str	r3, [r7, #12]
}
 800b184:	bf00      	nop
 800b186:	e7fe      	b.n	800b186 <prvDeleteTCB+0x5e>
	}
 800b188:	bf00      	nop
 800b18a:	3710      	adds	r7, #16
 800b18c:	46bd      	mov	sp, r7
 800b18e:	bd80      	pop	{r7, pc}

0800b190 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b190:	b480      	push	{r7}
 800b192:	b083      	sub	sp, #12
 800b194:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b196:	4b0c      	ldr	r3, [pc, #48]	; (800b1c8 <prvResetNextTaskUnblockTime+0x38>)
 800b198:	681b      	ldr	r3, [r3, #0]
 800b19a:	681b      	ldr	r3, [r3, #0]
 800b19c:	2b00      	cmp	r3, #0
 800b19e:	d104      	bne.n	800b1aa <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b1a0:	4b0a      	ldr	r3, [pc, #40]	; (800b1cc <prvResetNextTaskUnblockTime+0x3c>)
 800b1a2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b1a6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b1a8:	e008      	b.n	800b1bc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b1aa:	4b07      	ldr	r3, [pc, #28]	; (800b1c8 <prvResetNextTaskUnblockTime+0x38>)
 800b1ac:	681b      	ldr	r3, [r3, #0]
 800b1ae:	68db      	ldr	r3, [r3, #12]
 800b1b0:	68db      	ldr	r3, [r3, #12]
 800b1b2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	685b      	ldr	r3, [r3, #4]
 800b1b8:	4a04      	ldr	r2, [pc, #16]	; (800b1cc <prvResetNextTaskUnblockTime+0x3c>)
 800b1ba:	6013      	str	r3, [r2, #0]
}
 800b1bc:	bf00      	nop
 800b1be:	370c      	adds	r7, #12
 800b1c0:	46bd      	mov	sp, r7
 800b1c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1c6:	4770      	bx	lr
 800b1c8:	20006830 	.word	0x20006830
 800b1cc:	20006898 	.word	0x20006898

0800b1d0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b1d0:	b480      	push	{r7}
 800b1d2:	b083      	sub	sp, #12
 800b1d4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b1d6:	4b0b      	ldr	r3, [pc, #44]	; (800b204 <xTaskGetSchedulerState+0x34>)
 800b1d8:	681b      	ldr	r3, [r3, #0]
 800b1da:	2b00      	cmp	r3, #0
 800b1dc:	d102      	bne.n	800b1e4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b1de:	2301      	movs	r3, #1
 800b1e0:	607b      	str	r3, [r7, #4]
 800b1e2:	e008      	b.n	800b1f6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b1e4:	4b08      	ldr	r3, [pc, #32]	; (800b208 <xTaskGetSchedulerState+0x38>)
 800b1e6:	681b      	ldr	r3, [r3, #0]
 800b1e8:	2b00      	cmp	r3, #0
 800b1ea:	d102      	bne.n	800b1f2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b1ec:	2302      	movs	r3, #2
 800b1ee:	607b      	str	r3, [r7, #4]
 800b1f0:	e001      	b.n	800b1f6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b1f2:	2300      	movs	r3, #0
 800b1f4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b1f6:	687b      	ldr	r3, [r7, #4]
	}
 800b1f8:	4618      	mov	r0, r3
 800b1fa:	370c      	adds	r7, #12
 800b1fc:	46bd      	mov	sp, r7
 800b1fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b202:	4770      	bx	lr
 800b204:	20006884 	.word	0x20006884
 800b208:	200068a0 	.word	0x200068a0

0800b20c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b20c:	b580      	push	{r7, lr}
 800b20e:	b086      	sub	sp, #24
 800b210:	af00      	add	r7, sp, #0
 800b212:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b218:	2300      	movs	r3, #0
 800b21a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	2b00      	cmp	r3, #0
 800b220:	d056      	beq.n	800b2d0 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b222:	4b2e      	ldr	r3, [pc, #184]	; (800b2dc <xTaskPriorityDisinherit+0xd0>)
 800b224:	681b      	ldr	r3, [r3, #0]
 800b226:	693a      	ldr	r2, [r7, #16]
 800b228:	429a      	cmp	r2, r3
 800b22a:	d00a      	beq.n	800b242 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800b22c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b230:	f383 8811 	msr	BASEPRI, r3
 800b234:	f3bf 8f6f 	isb	sy
 800b238:	f3bf 8f4f 	dsb	sy
 800b23c:	60fb      	str	r3, [r7, #12]
}
 800b23e:	bf00      	nop
 800b240:	e7fe      	b.n	800b240 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800b242:	693b      	ldr	r3, [r7, #16]
 800b244:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b246:	2b00      	cmp	r3, #0
 800b248:	d10a      	bne.n	800b260 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800b24a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b24e:	f383 8811 	msr	BASEPRI, r3
 800b252:	f3bf 8f6f 	isb	sy
 800b256:	f3bf 8f4f 	dsb	sy
 800b25a:	60bb      	str	r3, [r7, #8]
}
 800b25c:	bf00      	nop
 800b25e:	e7fe      	b.n	800b25e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800b260:	693b      	ldr	r3, [r7, #16]
 800b262:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b264:	1e5a      	subs	r2, r3, #1
 800b266:	693b      	ldr	r3, [r7, #16]
 800b268:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b26a:	693b      	ldr	r3, [r7, #16]
 800b26c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b26e:	693b      	ldr	r3, [r7, #16]
 800b270:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b272:	429a      	cmp	r2, r3
 800b274:	d02c      	beq.n	800b2d0 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b276:	693b      	ldr	r3, [r7, #16]
 800b278:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	d128      	bne.n	800b2d0 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b27e:	693b      	ldr	r3, [r7, #16]
 800b280:	3304      	adds	r3, #4
 800b282:	4618      	mov	r0, r3
 800b284:	f7fe fad4 	bl	8009830 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b288:	693b      	ldr	r3, [r7, #16]
 800b28a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b28c:	693b      	ldr	r3, [r7, #16]
 800b28e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b290:	693b      	ldr	r3, [r7, #16]
 800b292:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b294:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b298:	693b      	ldr	r3, [r7, #16]
 800b29a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b29c:	693b      	ldr	r3, [r7, #16]
 800b29e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b2a0:	4b0f      	ldr	r3, [pc, #60]	; (800b2e0 <xTaskPriorityDisinherit+0xd4>)
 800b2a2:	681b      	ldr	r3, [r3, #0]
 800b2a4:	429a      	cmp	r2, r3
 800b2a6:	d903      	bls.n	800b2b0 <xTaskPriorityDisinherit+0xa4>
 800b2a8:	693b      	ldr	r3, [r7, #16]
 800b2aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b2ac:	4a0c      	ldr	r2, [pc, #48]	; (800b2e0 <xTaskPriorityDisinherit+0xd4>)
 800b2ae:	6013      	str	r3, [r2, #0]
 800b2b0:	693b      	ldr	r3, [r7, #16]
 800b2b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b2b4:	4613      	mov	r3, r2
 800b2b6:	009b      	lsls	r3, r3, #2
 800b2b8:	4413      	add	r3, r2
 800b2ba:	009b      	lsls	r3, r3, #2
 800b2bc:	4a09      	ldr	r2, [pc, #36]	; (800b2e4 <xTaskPriorityDisinherit+0xd8>)
 800b2be:	441a      	add	r2, r3
 800b2c0:	693b      	ldr	r3, [r7, #16]
 800b2c2:	3304      	adds	r3, #4
 800b2c4:	4619      	mov	r1, r3
 800b2c6:	4610      	mov	r0, r2
 800b2c8:	f7fe fa55 	bl	8009776 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b2cc:	2301      	movs	r3, #1
 800b2ce:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b2d0:	697b      	ldr	r3, [r7, #20]
	}
 800b2d2:	4618      	mov	r0, r3
 800b2d4:	3718      	adds	r7, #24
 800b2d6:	46bd      	mov	sp, r7
 800b2d8:	bd80      	pop	{r7, pc}
 800b2da:	bf00      	nop
 800b2dc:	200063a4 	.word	0x200063a4
 800b2e0:	20006880 	.word	0x20006880
 800b2e4:	200063a8 	.word	0x200063a8

0800b2e8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b2e8:	b580      	push	{r7, lr}
 800b2ea:	b084      	sub	sp, #16
 800b2ec:	af00      	add	r7, sp, #0
 800b2ee:	6078      	str	r0, [r7, #4]
 800b2f0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b2f2:	4b21      	ldr	r3, [pc, #132]	; (800b378 <prvAddCurrentTaskToDelayedList+0x90>)
 800b2f4:	681b      	ldr	r3, [r3, #0]
 800b2f6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b2f8:	4b20      	ldr	r3, [pc, #128]	; (800b37c <prvAddCurrentTaskToDelayedList+0x94>)
 800b2fa:	681b      	ldr	r3, [r3, #0]
 800b2fc:	3304      	adds	r3, #4
 800b2fe:	4618      	mov	r0, r3
 800b300:	f7fe fa96 	bl	8009830 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b30a:	d10a      	bne.n	800b322 <prvAddCurrentTaskToDelayedList+0x3a>
 800b30c:	683b      	ldr	r3, [r7, #0]
 800b30e:	2b00      	cmp	r3, #0
 800b310:	d007      	beq.n	800b322 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b312:	4b1a      	ldr	r3, [pc, #104]	; (800b37c <prvAddCurrentTaskToDelayedList+0x94>)
 800b314:	681b      	ldr	r3, [r3, #0]
 800b316:	3304      	adds	r3, #4
 800b318:	4619      	mov	r1, r3
 800b31a:	4819      	ldr	r0, [pc, #100]	; (800b380 <prvAddCurrentTaskToDelayedList+0x98>)
 800b31c:	f7fe fa2b 	bl	8009776 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b320:	e026      	b.n	800b370 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b322:	68fa      	ldr	r2, [r7, #12]
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	4413      	add	r3, r2
 800b328:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b32a:	4b14      	ldr	r3, [pc, #80]	; (800b37c <prvAddCurrentTaskToDelayedList+0x94>)
 800b32c:	681b      	ldr	r3, [r3, #0]
 800b32e:	68ba      	ldr	r2, [r7, #8]
 800b330:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b332:	68ba      	ldr	r2, [r7, #8]
 800b334:	68fb      	ldr	r3, [r7, #12]
 800b336:	429a      	cmp	r2, r3
 800b338:	d209      	bcs.n	800b34e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b33a:	4b12      	ldr	r3, [pc, #72]	; (800b384 <prvAddCurrentTaskToDelayedList+0x9c>)
 800b33c:	681a      	ldr	r2, [r3, #0]
 800b33e:	4b0f      	ldr	r3, [pc, #60]	; (800b37c <prvAddCurrentTaskToDelayedList+0x94>)
 800b340:	681b      	ldr	r3, [r3, #0]
 800b342:	3304      	adds	r3, #4
 800b344:	4619      	mov	r1, r3
 800b346:	4610      	mov	r0, r2
 800b348:	f7fe fa39 	bl	80097be <vListInsert>
}
 800b34c:	e010      	b.n	800b370 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b34e:	4b0e      	ldr	r3, [pc, #56]	; (800b388 <prvAddCurrentTaskToDelayedList+0xa0>)
 800b350:	681a      	ldr	r2, [r3, #0]
 800b352:	4b0a      	ldr	r3, [pc, #40]	; (800b37c <prvAddCurrentTaskToDelayedList+0x94>)
 800b354:	681b      	ldr	r3, [r3, #0]
 800b356:	3304      	adds	r3, #4
 800b358:	4619      	mov	r1, r3
 800b35a:	4610      	mov	r0, r2
 800b35c:	f7fe fa2f 	bl	80097be <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b360:	4b0a      	ldr	r3, [pc, #40]	; (800b38c <prvAddCurrentTaskToDelayedList+0xa4>)
 800b362:	681b      	ldr	r3, [r3, #0]
 800b364:	68ba      	ldr	r2, [r7, #8]
 800b366:	429a      	cmp	r2, r3
 800b368:	d202      	bcs.n	800b370 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800b36a:	4a08      	ldr	r2, [pc, #32]	; (800b38c <prvAddCurrentTaskToDelayedList+0xa4>)
 800b36c:	68bb      	ldr	r3, [r7, #8]
 800b36e:	6013      	str	r3, [r2, #0]
}
 800b370:	bf00      	nop
 800b372:	3710      	adds	r7, #16
 800b374:	46bd      	mov	sp, r7
 800b376:	bd80      	pop	{r7, pc}
 800b378:	2000687c 	.word	0x2000687c
 800b37c:	200063a4 	.word	0x200063a4
 800b380:	20006864 	.word	0x20006864
 800b384:	20006834 	.word	0x20006834
 800b388:	20006830 	.word	0x20006830
 800b38c:	20006898 	.word	0x20006898

0800b390 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800b390:	b580      	push	{r7, lr}
 800b392:	b08a      	sub	sp, #40	; 0x28
 800b394:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800b396:	2300      	movs	r3, #0
 800b398:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800b39a:	f000 fb07 	bl	800b9ac <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800b39e:	4b1c      	ldr	r3, [pc, #112]	; (800b410 <xTimerCreateTimerTask+0x80>)
 800b3a0:	681b      	ldr	r3, [r3, #0]
 800b3a2:	2b00      	cmp	r3, #0
 800b3a4:	d021      	beq.n	800b3ea <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800b3a6:	2300      	movs	r3, #0
 800b3a8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800b3aa:	2300      	movs	r3, #0
 800b3ac:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800b3ae:	1d3a      	adds	r2, r7, #4
 800b3b0:	f107 0108 	add.w	r1, r7, #8
 800b3b4:	f107 030c 	add.w	r3, r7, #12
 800b3b8:	4618      	mov	r0, r3
 800b3ba:	f7fe f995 	bl	80096e8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800b3be:	6879      	ldr	r1, [r7, #4]
 800b3c0:	68bb      	ldr	r3, [r7, #8]
 800b3c2:	68fa      	ldr	r2, [r7, #12]
 800b3c4:	9202      	str	r2, [sp, #8]
 800b3c6:	9301      	str	r3, [sp, #4]
 800b3c8:	2302      	movs	r3, #2
 800b3ca:	9300      	str	r3, [sp, #0]
 800b3cc:	2300      	movs	r3, #0
 800b3ce:	460a      	mov	r2, r1
 800b3d0:	4910      	ldr	r1, [pc, #64]	; (800b414 <xTimerCreateTimerTask+0x84>)
 800b3d2:	4811      	ldr	r0, [pc, #68]	; (800b418 <xTimerCreateTimerTask+0x88>)
 800b3d4:	f7ff f8b4 	bl	800a540 <xTaskCreateStatic>
 800b3d8:	4603      	mov	r3, r0
 800b3da:	4a10      	ldr	r2, [pc, #64]	; (800b41c <xTimerCreateTimerTask+0x8c>)
 800b3dc:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800b3de:	4b0f      	ldr	r3, [pc, #60]	; (800b41c <xTimerCreateTimerTask+0x8c>)
 800b3e0:	681b      	ldr	r3, [r3, #0]
 800b3e2:	2b00      	cmp	r3, #0
 800b3e4:	d001      	beq.n	800b3ea <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800b3e6:	2301      	movs	r3, #1
 800b3e8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800b3ea:	697b      	ldr	r3, [r7, #20]
 800b3ec:	2b00      	cmp	r3, #0
 800b3ee:	d10a      	bne.n	800b406 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800b3f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3f4:	f383 8811 	msr	BASEPRI, r3
 800b3f8:	f3bf 8f6f 	isb	sy
 800b3fc:	f3bf 8f4f 	dsb	sy
 800b400:	613b      	str	r3, [r7, #16]
}
 800b402:	bf00      	nop
 800b404:	e7fe      	b.n	800b404 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800b406:	697b      	ldr	r3, [r7, #20]
}
 800b408:	4618      	mov	r0, r3
 800b40a:	3718      	adds	r7, #24
 800b40c:	46bd      	mov	sp, r7
 800b40e:	bd80      	pop	{r7, pc}
 800b410:	200068d4 	.word	0x200068d4
 800b414:	0800d6f8 	.word	0x0800d6f8
 800b418:	0800b555 	.word	0x0800b555
 800b41c:	200068d8 	.word	0x200068d8

0800b420 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800b420:	b580      	push	{r7, lr}
 800b422:	b08a      	sub	sp, #40	; 0x28
 800b424:	af00      	add	r7, sp, #0
 800b426:	60f8      	str	r0, [r7, #12]
 800b428:	60b9      	str	r1, [r7, #8]
 800b42a:	607a      	str	r2, [r7, #4]
 800b42c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800b42e:	2300      	movs	r3, #0
 800b430:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800b432:	68fb      	ldr	r3, [r7, #12]
 800b434:	2b00      	cmp	r3, #0
 800b436:	d10a      	bne.n	800b44e <xTimerGenericCommand+0x2e>
	__asm volatile
 800b438:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b43c:	f383 8811 	msr	BASEPRI, r3
 800b440:	f3bf 8f6f 	isb	sy
 800b444:	f3bf 8f4f 	dsb	sy
 800b448:	623b      	str	r3, [r7, #32]
}
 800b44a:	bf00      	nop
 800b44c:	e7fe      	b.n	800b44c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800b44e:	4b1a      	ldr	r3, [pc, #104]	; (800b4b8 <xTimerGenericCommand+0x98>)
 800b450:	681b      	ldr	r3, [r3, #0]
 800b452:	2b00      	cmp	r3, #0
 800b454:	d02a      	beq.n	800b4ac <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800b456:	68bb      	ldr	r3, [r7, #8]
 800b458:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800b45e:	68fb      	ldr	r3, [r7, #12]
 800b460:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800b462:	68bb      	ldr	r3, [r7, #8]
 800b464:	2b05      	cmp	r3, #5
 800b466:	dc18      	bgt.n	800b49a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800b468:	f7ff feb2 	bl	800b1d0 <xTaskGetSchedulerState>
 800b46c:	4603      	mov	r3, r0
 800b46e:	2b02      	cmp	r3, #2
 800b470:	d109      	bne.n	800b486 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800b472:	4b11      	ldr	r3, [pc, #68]	; (800b4b8 <xTimerGenericCommand+0x98>)
 800b474:	6818      	ldr	r0, [r3, #0]
 800b476:	f107 0110 	add.w	r1, r7, #16
 800b47a:	2300      	movs	r3, #0
 800b47c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b47e:	f7fe fba9 	bl	8009bd4 <xQueueGenericSend>
 800b482:	6278      	str	r0, [r7, #36]	; 0x24
 800b484:	e012      	b.n	800b4ac <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800b486:	4b0c      	ldr	r3, [pc, #48]	; (800b4b8 <xTimerGenericCommand+0x98>)
 800b488:	6818      	ldr	r0, [r3, #0]
 800b48a:	f107 0110 	add.w	r1, r7, #16
 800b48e:	2300      	movs	r3, #0
 800b490:	2200      	movs	r2, #0
 800b492:	f7fe fb9f 	bl	8009bd4 <xQueueGenericSend>
 800b496:	6278      	str	r0, [r7, #36]	; 0x24
 800b498:	e008      	b.n	800b4ac <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800b49a:	4b07      	ldr	r3, [pc, #28]	; (800b4b8 <xTimerGenericCommand+0x98>)
 800b49c:	6818      	ldr	r0, [r3, #0]
 800b49e:	f107 0110 	add.w	r1, r7, #16
 800b4a2:	2300      	movs	r3, #0
 800b4a4:	683a      	ldr	r2, [r7, #0]
 800b4a6:	f7fe fc93 	bl	8009dd0 <xQueueGenericSendFromISR>
 800b4aa:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800b4ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800b4ae:	4618      	mov	r0, r3
 800b4b0:	3728      	adds	r7, #40	; 0x28
 800b4b2:	46bd      	mov	sp, r7
 800b4b4:	bd80      	pop	{r7, pc}
 800b4b6:	bf00      	nop
 800b4b8:	200068d4 	.word	0x200068d4

0800b4bc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800b4bc:	b580      	push	{r7, lr}
 800b4be:	b088      	sub	sp, #32
 800b4c0:	af02      	add	r7, sp, #8
 800b4c2:	6078      	str	r0, [r7, #4]
 800b4c4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b4c6:	4b22      	ldr	r3, [pc, #136]	; (800b550 <prvProcessExpiredTimer+0x94>)
 800b4c8:	681b      	ldr	r3, [r3, #0]
 800b4ca:	68db      	ldr	r3, [r3, #12]
 800b4cc:	68db      	ldr	r3, [r3, #12]
 800b4ce:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b4d0:	697b      	ldr	r3, [r7, #20]
 800b4d2:	3304      	adds	r3, #4
 800b4d4:	4618      	mov	r0, r3
 800b4d6:	f7fe f9ab 	bl	8009830 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b4da:	697b      	ldr	r3, [r7, #20]
 800b4dc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b4e0:	f003 0304 	and.w	r3, r3, #4
 800b4e4:	2b00      	cmp	r3, #0
 800b4e6:	d022      	beq.n	800b52e <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800b4e8:	697b      	ldr	r3, [r7, #20]
 800b4ea:	699a      	ldr	r2, [r3, #24]
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	18d1      	adds	r1, r2, r3
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	683a      	ldr	r2, [r7, #0]
 800b4f4:	6978      	ldr	r0, [r7, #20]
 800b4f6:	f000 f8d1 	bl	800b69c <prvInsertTimerInActiveList>
 800b4fa:	4603      	mov	r3, r0
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	d01f      	beq.n	800b540 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b500:	2300      	movs	r3, #0
 800b502:	9300      	str	r3, [sp, #0]
 800b504:	2300      	movs	r3, #0
 800b506:	687a      	ldr	r2, [r7, #4]
 800b508:	2100      	movs	r1, #0
 800b50a:	6978      	ldr	r0, [r7, #20]
 800b50c:	f7ff ff88 	bl	800b420 <xTimerGenericCommand>
 800b510:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800b512:	693b      	ldr	r3, [r7, #16]
 800b514:	2b00      	cmp	r3, #0
 800b516:	d113      	bne.n	800b540 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800b518:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b51c:	f383 8811 	msr	BASEPRI, r3
 800b520:	f3bf 8f6f 	isb	sy
 800b524:	f3bf 8f4f 	dsb	sy
 800b528:	60fb      	str	r3, [r7, #12]
}
 800b52a:	bf00      	nop
 800b52c:	e7fe      	b.n	800b52c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b52e:	697b      	ldr	r3, [r7, #20]
 800b530:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b534:	f023 0301 	bic.w	r3, r3, #1
 800b538:	b2da      	uxtb	r2, r3
 800b53a:	697b      	ldr	r3, [r7, #20]
 800b53c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b540:	697b      	ldr	r3, [r7, #20]
 800b542:	6a1b      	ldr	r3, [r3, #32]
 800b544:	6978      	ldr	r0, [r7, #20]
 800b546:	4798      	blx	r3
}
 800b548:	bf00      	nop
 800b54a:	3718      	adds	r7, #24
 800b54c:	46bd      	mov	sp, r7
 800b54e:	bd80      	pop	{r7, pc}
 800b550:	200068cc 	.word	0x200068cc

0800b554 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800b554:	b580      	push	{r7, lr}
 800b556:	b084      	sub	sp, #16
 800b558:	af00      	add	r7, sp, #0
 800b55a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b55c:	f107 0308 	add.w	r3, r7, #8
 800b560:	4618      	mov	r0, r3
 800b562:	f000 f857 	bl	800b614 <prvGetNextExpireTime>
 800b566:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800b568:	68bb      	ldr	r3, [r7, #8]
 800b56a:	4619      	mov	r1, r3
 800b56c:	68f8      	ldr	r0, [r7, #12]
 800b56e:	f000 f803 	bl	800b578 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800b572:	f000 f8d5 	bl	800b720 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b576:	e7f1      	b.n	800b55c <prvTimerTask+0x8>

0800b578 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800b578:	b580      	push	{r7, lr}
 800b57a:	b084      	sub	sp, #16
 800b57c:	af00      	add	r7, sp, #0
 800b57e:	6078      	str	r0, [r7, #4]
 800b580:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800b582:	f7ff fa39 	bl	800a9f8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b586:	f107 0308 	add.w	r3, r7, #8
 800b58a:	4618      	mov	r0, r3
 800b58c:	f000 f866 	bl	800b65c <prvSampleTimeNow>
 800b590:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800b592:	68bb      	ldr	r3, [r7, #8]
 800b594:	2b00      	cmp	r3, #0
 800b596:	d130      	bne.n	800b5fa <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800b598:	683b      	ldr	r3, [r7, #0]
 800b59a:	2b00      	cmp	r3, #0
 800b59c:	d10a      	bne.n	800b5b4 <prvProcessTimerOrBlockTask+0x3c>
 800b59e:	687a      	ldr	r2, [r7, #4]
 800b5a0:	68fb      	ldr	r3, [r7, #12]
 800b5a2:	429a      	cmp	r2, r3
 800b5a4:	d806      	bhi.n	800b5b4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800b5a6:	f7ff fa35 	bl	800aa14 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800b5aa:	68f9      	ldr	r1, [r7, #12]
 800b5ac:	6878      	ldr	r0, [r7, #4]
 800b5ae:	f7ff ff85 	bl	800b4bc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800b5b2:	e024      	b.n	800b5fe <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800b5b4:	683b      	ldr	r3, [r7, #0]
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	d008      	beq.n	800b5cc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800b5ba:	4b13      	ldr	r3, [pc, #76]	; (800b608 <prvProcessTimerOrBlockTask+0x90>)
 800b5bc:	681b      	ldr	r3, [r3, #0]
 800b5be:	681b      	ldr	r3, [r3, #0]
 800b5c0:	2b00      	cmp	r3, #0
 800b5c2:	d101      	bne.n	800b5c8 <prvProcessTimerOrBlockTask+0x50>
 800b5c4:	2301      	movs	r3, #1
 800b5c6:	e000      	b.n	800b5ca <prvProcessTimerOrBlockTask+0x52>
 800b5c8:	2300      	movs	r3, #0
 800b5ca:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800b5cc:	4b0f      	ldr	r3, [pc, #60]	; (800b60c <prvProcessTimerOrBlockTask+0x94>)
 800b5ce:	6818      	ldr	r0, [r3, #0]
 800b5d0:	687a      	ldr	r2, [r7, #4]
 800b5d2:	68fb      	ldr	r3, [r7, #12]
 800b5d4:	1ad3      	subs	r3, r2, r3
 800b5d6:	683a      	ldr	r2, [r7, #0]
 800b5d8:	4619      	mov	r1, r3
 800b5da:	f7fe ff7d 	bl	800a4d8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800b5de:	f7ff fa19 	bl	800aa14 <xTaskResumeAll>
 800b5e2:	4603      	mov	r3, r0
 800b5e4:	2b00      	cmp	r3, #0
 800b5e6:	d10a      	bne.n	800b5fe <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800b5e8:	4b09      	ldr	r3, [pc, #36]	; (800b610 <prvProcessTimerOrBlockTask+0x98>)
 800b5ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b5ee:	601a      	str	r2, [r3, #0]
 800b5f0:	f3bf 8f4f 	dsb	sy
 800b5f4:	f3bf 8f6f 	isb	sy
}
 800b5f8:	e001      	b.n	800b5fe <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800b5fa:	f7ff fa0b 	bl	800aa14 <xTaskResumeAll>
}
 800b5fe:	bf00      	nop
 800b600:	3710      	adds	r7, #16
 800b602:	46bd      	mov	sp, r7
 800b604:	bd80      	pop	{r7, pc}
 800b606:	bf00      	nop
 800b608:	200068d0 	.word	0x200068d0
 800b60c:	200068d4 	.word	0x200068d4
 800b610:	e000ed04 	.word	0xe000ed04

0800b614 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800b614:	b480      	push	{r7}
 800b616:	b085      	sub	sp, #20
 800b618:	af00      	add	r7, sp, #0
 800b61a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800b61c:	4b0e      	ldr	r3, [pc, #56]	; (800b658 <prvGetNextExpireTime+0x44>)
 800b61e:	681b      	ldr	r3, [r3, #0]
 800b620:	681b      	ldr	r3, [r3, #0]
 800b622:	2b00      	cmp	r3, #0
 800b624:	d101      	bne.n	800b62a <prvGetNextExpireTime+0x16>
 800b626:	2201      	movs	r2, #1
 800b628:	e000      	b.n	800b62c <prvGetNextExpireTime+0x18>
 800b62a:	2200      	movs	r2, #0
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	681b      	ldr	r3, [r3, #0]
 800b634:	2b00      	cmp	r3, #0
 800b636:	d105      	bne.n	800b644 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b638:	4b07      	ldr	r3, [pc, #28]	; (800b658 <prvGetNextExpireTime+0x44>)
 800b63a:	681b      	ldr	r3, [r3, #0]
 800b63c:	68db      	ldr	r3, [r3, #12]
 800b63e:	681b      	ldr	r3, [r3, #0]
 800b640:	60fb      	str	r3, [r7, #12]
 800b642:	e001      	b.n	800b648 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800b644:	2300      	movs	r3, #0
 800b646:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800b648:	68fb      	ldr	r3, [r7, #12]
}
 800b64a:	4618      	mov	r0, r3
 800b64c:	3714      	adds	r7, #20
 800b64e:	46bd      	mov	sp, r7
 800b650:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b654:	4770      	bx	lr
 800b656:	bf00      	nop
 800b658:	200068cc 	.word	0x200068cc

0800b65c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800b65c:	b580      	push	{r7, lr}
 800b65e:	b084      	sub	sp, #16
 800b660:	af00      	add	r7, sp, #0
 800b662:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800b664:	f7ff fa74 	bl	800ab50 <xTaskGetTickCount>
 800b668:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800b66a:	4b0b      	ldr	r3, [pc, #44]	; (800b698 <prvSampleTimeNow+0x3c>)
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	68fa      	ldr	r2, [r7, #12]
 800b670:	429a      	cmp	r2, r3
 800b672:	d205      	bcs.n	800b680 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800b674:	f000 f936 	bl	800b8e4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	2201      	movs	r2, #1
 800b67c:	601a      	str	r2, [r3, #0]
 800b67e:	e002      	b.n	800b686 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	2200      	movs	r2, #0
 800b684:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800b686:	4a04      	ldr	r2, [pc, #16]	; (800b698 <prvSampleTimeNow+0x3c>)
 800b688:	68fb      	ldr	r3, [r7, #12]
 800b68a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800b68c:	68fb      	ldr	r3, [r7, #12]
}
 800b68e:	4618      	mov	r0, r3
 800b690:	3710      	adds	r7, #16
 800b692:	46bd      	mov	sp, r7
 800b694:	bd80      	pop	{r7, pc}
 800b696:	bf00      	nop
 800b698:	200068dc 	.word	0x200068dc

0800b69c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800b69c:	b580      	push	{r7, lr}
 800b69e:	b086      	sub	sp, #24
 800b6a0:	af00      	add	r7, sp, #0
 800b6a2:	60f8      	str	r0, [r7, #12]
 800b6a4:	60b9      	str	r1, [r7, #8]
 800b6a6:	607a      	str	r2, [r7, #4]
 800b6a8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800b6aa:	2300      	movs	r3, #0
 800b6ac:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800b6ae:	68fb      	ldr	r3, [r7, #12]
 800b6b0:	68ba      	ldr	r2, [r7, #8]
 800b6b2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b6b4:	68fb      	ldr	r3, [r7, #12]
 800b6b6:	68fa      	ldr	r2, [r7, #12]
 800b6b8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800b6ba:	68ba      	ldr	r2, [r7, #8]
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	429a      	cmp	r2, r3
 800b6c0:	d812      	bhi.n	800b6e8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b6c2:	687a      	ldr	r2, [r7, #4]
 800b6c4:	683b      	ldr	r3, [r7, #0]
 800b6c6:	1ad2      	subs	r2, r2, r3
 800b6c8:	68fb      	ldr	r3, [r7, #12]
 800b6ca:	699b      	ldr	r3, [r3, #24]
 800b6cc:	429a      	cmp	r2, r3
 800b6ce:	d302      	bcc.n	800b6d6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800b6d0:	2301      	movs	r3, #1
 800b6d2:	617b      	str	r3, [r7, #20]
 800b6d4:	e01b      	b.n	800b70e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800b6d6:	4b10      	ldr	r3, [pc, #64]	; (800b718 <prvInsertTimerInActiveList+0x7c>)
 800b6d8:	681a      	ldr	r2, [r3, #0]
 800b6da:	68fb      	ldr	r3, [r7, #12]
 800b6dc:	3304      	adds	r3, #4
 800b6de:	4619      	mov	r1, r3
 800b6e0:	4610      	mov	r0, r2
 800b6e2:	f7fe f86c 	bl	80097be <vListInsert>
 800b6e6:	e012      	b.n	800b70e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800b6e8:	687a      	ldr	r2, [r7, #4]
 800b6ea:	683b      	ldr	r3, [r7, #0]
 800b6ec:	429a      	cmp	r2, r3
 800b6ee:	d206      	bcs.n	800b6fe <prvInsertTimerInActiveList+0x62>
 800b6f0:	68ba      	ldr	r2, [r7, #8]
 800b6f2:	683b      	ldr	r3, [r7, #0]
 800b6f4:	429a      	cmp	r2, r3
 800b6f6:	d302      	bcc.n	800b6fe <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800b6f8:	2301      	movs	r3, #1
 800b6fa:	617b      	str	r3, [r7, #20]
 800b6fc:	e007      	b.n	800b70e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b6fe:	4b07      	ldr	r3, [pc, #28]	; (800b71c <prvInsertTimerInActiveList+0x80>)
 800b700:	681a      	ldr	r2, [r3, #0]
 800b702:	68fb      	ldr	r3, [r7, #12]
 800b704:	3304      	adds	r3, #4
 800b706:	4619      	mov	r1, r3
 800b708:	4610      	mov	r0, r2
 800b70a:	f7fe f858 	bl	80097be <vListInsert>
		}
	}

	return xProcessTimerNow;
 800b70e:	697b      	ldr	r3, [r7, #20]
}
 800b710:	4618      	mov	r0, r3
 800b712:	3718      	adds	r7, #24
 800b714:	46bd      	mov	sp, r7
 800b716:	bd80      	pop	{r7, pc}
 800b718:	200068d0 	.word	0x200068d0
 800b71c:	200068cc 	.word	0x200068cc

0800b720 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800b720:	b580      	push	{r7, lr}
 800b722:	b08e      	sub	sp, #56	; 0x38
 800b724:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b726:	e0ca      	b.n	800b8be <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	2b00      	cmp	r3, #0
 800b72c:	da18      	bge.n	800b760 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800b72e:	1d3b      	adds	r3, r7, #4
 800b730:	3304      	adds	r3, #4
 800b732:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800b734:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b736:	2b00      	cmp	r3, #0
 800b738:	d10a      	bne.n	800b750 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800b73a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b73e:	f383 8811 	msr	BASEPRI, r3
 800b742:	f3bf 8f6f 	isb	sy
 800b746:	f3bf 8f4f 	dsb	sy
 800b74a:	61fb      	str	r3, [r7, #28]
}
 800b74c:	bf00      	nop
 800b74e:	e7fe      	b.n	800b74e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800b750:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b752:	681b      	ldr	r3, [r3, #0]
 800b754:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b756:	6850      	ldr	r0, [r2, #4]
 800b758:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b75a:	6892      	ldr	r2, [r2, #8]
 800b75c:	4611      	mov	r1, r2
 800b75e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	2b00      	cmp	r3, #0
 800b764:	f2c0 80aa 	blt.w	800b8bc <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800b768:	68fb      	ldr	r3, [r7, #12]
 800b76a:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800b76c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b76e:	695b      	ldr	r3, [r3, #20]
 800b770:	2b00      	cmp	r3, #0
 800b772:	d004      	beq.n	800b77e <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b774:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b776:	3304      	adds	r3, #4
 800b778:	4618      	mov	r0, r3
 800b77a:	f7fe f859 	bl	8009830 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b77e:	463b      	mov	r3, r7
 800b780:	4618      	mov	r0, r3
 800b782:	f7ff ff6b 	bl	800b65c <prvSampleTimeNow>
 800b786:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	2b09      	cmp	r3, #9
 800b78c:	f200 8097 	bhi.w	800b8be <prvProcessReceivedCommands+0x19e>
 800b790:	a201      	add	r2, pc, #4	; (adr r2, 800b798 <prvProcessReceivedCommands+0x78>)
 800b792:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b796:	bf00      	nop
 800b798:	0800b7c1 	.word	0x0800b7c1
 800b79c:	0800b7c1 	.word	0x0800b7c1
 800b7a0:	0800b7c1 	.word	0x0800b7c1
 800b7a4:	0800b835 	.word	0x0800b835
 800b7a8:	0800b849 	.word	0x0800b849
 800b7ac:	0800b893 	.word	0x0800b893
 800b7b0:	0800b7c1 	.word	0x0800b7c1
 800b7b4:	0800b7c1 	.word	0x0800b7c1
 800b7b8:	0800b835 	.word	0x0800b835
 800b7bc:	0800b849 	.word	0x0800b849
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b7c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7c2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b7c6:	f043 0301 	orr.w	r3, r3, #1
 800b7ca:	b2da      	uxtb	r2, r3
 800b7cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7ce:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800b7d2:	68ba      	ldr	r2, [r7, #8]
 800b7d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7d6:	699b      	ldr	r3, [r3, #24]
 800b7d8:	18d1      	adds	r1, r2, r3
 800b7da:	68bb      	ldr	r3, [r7, #8]
 800b7dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b7de:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b7e0:	f7ff ff5c 	bl	800b69c <prvInsertTimerInActiveList>
 800b7e4:	4603      	mov	r3, r0
 800b7e6:	2b00      	cmp	r3, #0
 800b7e8:	d069      	beq.n	800b8be <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b7ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7ec:	6a1b      	ldr	r3, [r3, #32]
 800b7ee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b7f0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b7f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7f4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b7f8:	f003 0304 	and.w	r3, r3, #4
 800b7fc:	2b00      	cmp	r3, #0
 800b7fe:	d05e      	beq.n	800b8be <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800b800:	68ba      	ldr	r2, [r7, #8]
 800b802:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b804:	699b      	ldr	r3, [r3, #24]
 800b806:	441a      	add	r2, r3
 800b808:	2300      	movs	r3, #0
 800b80a:	9300      	str	r3, [sp, #0]
 800b80c:	2300      	movs	r3, #0
 800b80e:	2100      	movs	r1, #0
 800b810:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b812:	f7ff fe05 	bl	800b420 <xTimerGenericCommand>
 800b816:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800b818:	6a3b      	ldr	r3, [r7, #32]
 800b81a:	2b00      	cmp	r3, #0
 800b81c:	d14f      	bne.n	800b8be <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800b81e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b822:	f383 8811 	msr	BASEPRI, r3
 800b826:	f3bf 8f6f 	isb	sy
 800b82a:	f3bf 8f4f 	dsb	sy
 800b82e:	61bb      	str	r3, [r7, #24]
}
 800b830:	bf00      	nop
 800b832:	e7fe      	b.n	800b832 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b834:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b836:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b83a:	f023 0301 	bic.w	r3, r3, #1
 800b83e:	b2da      	uxtb	r2, r3
 800b840:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b842:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800b846:	e03a      	b.n	800b8be <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b848:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b84a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b84e:	f043 0301 	orr.w	r3, r3, #1
 800b852:	b2da      	uxtb	r2, r3
 800b854:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b856:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800b85a:	68ba      	ldr	r2, [r7, #8]
 800b85c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b85e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800b860:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b862:	699b      	ldr	r3, [r3, #24]
 800b864:	2b00      	cmp	r3, #0
 800b866:	d10a      	bne.n	800b87e <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800b868:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b86c:	f383 8811 	msr	BASEPRI, r3
 800b870:	f3bf 8f6f 	isb	sy
 800b874:	f3bf 8f4f 	dsb	sy
 800b878:	617b      	str	r3, [r7, #20]
}
 800b87a:	bf00      	nop
 800b87c:	e7fe      	b.n	800b87c <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800b87e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b880:	699a      	ldr	r2, [r3, #24]
 800b882:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b884:	18d1      	adds	r1, r2, r3
 800b886:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b888:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b88a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b88c:	f7ff ff06 	bl	800b69c <prvInsertTimerInActiveList>
					break;
 800b890:	e015      	b.n	800b8be <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800b892:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b894:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b898:	f003 0302 	and.w	r3, r3, #2
 800b89c:	2b00      	cmp	r3, #0
 800b89e:	d103      	bne.n	800b8a8 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800b8a0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b8a2:	f000 fbb5 	bl	800c010 <vPortFree>
 800b8a6:	e00a      	b.n	800b8be <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b8a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8aa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b8ae:	f023 0301 	bic.w	r3, r3, #1
 800b8b2:	b2da      	uxtb	r2, r3
 800b8b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b8b6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800b8ba:	e000      	b.n	800b8be <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800b8bc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b8be:	4b08      	ldr	r3, [pc, #32]	; (800b8e0 <prvProcessReceivedCommands+0x1c0>)
 800b8c0:	681b      	ldr	r3, [r3, #0]
 800b8c2:	1d39      	adds	r1, r7, #4
 800b8c4:	2200      	movs	r2, #0
 800b8c6:	4618      	mov	r0, r3
 800b8c8:	f7fe fb1e 	bl	8009f08 <xQueueReceive>
 800b8cc:	4603      	mov	r3, r0
 800b8ce:	2b00      	cmp	r3, #0
 800b8d0:	f47f af2a 	bne.w	800b728 <prvProcessReceivedCommands+0x8>
	}
}
 800b8d4:	bf00      	nop
 800b8d6:	bf00      	nop
 800b8d8:	3730      	adds	r7, #48	; 0x30
 800b8da:	46bd      	mov	sp, r7
 800b8dc:	bd80      	pop	{r7, pc}
 800b8de:	bf00      	nop
 800b8e0:	200068d4 	.word	0x200068d4

0800b8e4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800b8e4:	b580      	push	{r7, lr}
 800b8e6:	b088      	sub	sp, #32
 800b8e8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b8ea:	e048      	b.n	800b97e <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b8ec:	4b2d      	ldr	r3, [pc, #180]	; (800b9a4 <prvSwitchTimerLists+0xc0>)
 800b8ee:	681b      	ldr	r3, [r3, #0]
 800b8f0:	68db      	ldr	r3, [r3, #12]
 800b8f2:	681b      	ldr	r3, [r3, #0]
 800b8f4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b8f6:	4b2b      	ldr	r3, [pc, #172]	; (800b9a4 <prvSwitchTimerLists+0xc0>)
 800b8f8:	681b      	ldr	r3, [r3, #0]
 800b8fa:	68db      	ldr	r3, [r3, #12]
 800b8fc:	68db      	ldr	r3, [r3, #12]
 800b8fe:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b900:	68fb      	ldr	r3, [r7, #12]
 800b902:	3304      	adds	r3, #4
 800b904:	4618      	mov	r0, r3
 800b906:	f7fd ff93 	bl	8009830 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b90a:	68fb      	ldr	r3, [r7, #12]
 800b90c:	6a1b      	ldr	r3, [r3, #32]
 800b90e:	68f8      	ldr	r0, [r7, #12]
 800b910:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b912:	68fb      	ldr	r3, [r7, #12]
 800b914:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800b918:	f003 0304 	and.w	r3, r3, #4
 800b91c:	2b00      	cmp	r3, #0
 800b91e:	d02e      	beq.n	800b97e <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800b920:	68fb      	ldr	r3, [r7, #12]
 800b922:	699b      	ldr	r3, [r3, #24]
 800b924:	693a      	ldr	r2, [r7, #16]
 800b926:	4413      	add	r3, r2
 800b928:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800b92a:	68ba      	ldr	r2, [r7, #8]
 800b92c:	693b      	ldr	r3, [r7, #16]
 800b92e:	429a      	cmp	r2, r3
 800b930:	d90e      	bls.n	800b950 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800b932:	68fb      	ldr	r3, [r7, #12]
 800b934:	68ba      	ldr	r2, [r7, #8]
 800b936:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b938:	68fb      	ldr	r3, [r7, #12]
 800b93a:	68fa      	ldr	r2, [r7, #12]
 800b93c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b93e:	4b19      	ldr	r3, [pc, #100]	; (800b9a4 <prvSwitchTimerLists+0xc0>)
 800b940:	681a      	ldr	r2, [r3, #0]
 800b942:	68fb      	ldr	r3, [r7, #12]
 800b944:	3304      	adds	r3, #4
 800b946:	4619      	mov	r1, r3
 800b948:	4610      	mov	r0, r2
 800b94a:	f7fd ff38 	bl	80097be <vListInsert>
 800b94e:	e016      	b.n	800b97e <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b950:	2300      	movs	r3, #0
 800b952:	9300      	str	r3, [sp, #0]
 800b954:	2300      	movs	r3, #0
 800b956:	693a      	ldr	r2, [r7, #16]
 800b958:	2100      	movs	r1, #0
 800b95a:	68f8      	ldr	r0, [r7, #12]
 800b95c:	f7ff fd60 	bl	800b420 <xTimerGenericCommand>
 800b960:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	2b00      	cmp	r3, #0
 800b966:	d10a      	bne.n	800b97e <prvSwitchTimerLists+0x9a>
	__asm volatile
 800b968:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b96c:	f383 8811 	msr	BASEPRI, r3
 800b970:	f3bf 8f6f 	isb	sy
 800b974:	f3bf 8f4f 	dsb	sy
 800b978:	603b      	str	r3, [r7, #0]
}
 800b97a:	bf00      	nop
 800b97c:	e7fe      	b.n	800b97c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b97e:	4b09      	ldr	r3, [pc, #36]	; (800b9a4 <prvSwitchTimerLists+0xc0>)
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	681b      	ldr	r3, [r3, #0]
 800b984:	2b00      	cmp	r3, #0
 800b986:	d1b1      	bne.n	800b8ec <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800b988:	4b06      	ldr	r3, [pc, #24]	; (800b9a4 <prvSwitchTimerLists+0xc0>)
 800b98a:	681b      	ldr	r3, [r3, #0]
 800b98c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800b98e:	4b06      	ldr	r3, [pc, #24]	; (800b9a8 <prvSwitchTimerLists+0xc4>)
 800b990:	681b      	ldr	r3, [r3, #0]
 800b992:	4a04      	ldr	r2, [pc, #16]	; (800b9a4 <prvSwitchTimerLists+0xc0>)
 800b994:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800b996:	4a04      	ldr	r2, [pc, #16]	; (800b9a8 <prvSwitchTimerLists+0xc4>)
 800b998:	697b      	ldr	r3, [r7, #20]
 800b99a:	6013      	str	r3, [r2, #0]
}
 800b99c:	bf00      	nop
 800b99e:	3718      	adds	r7, #24
 800b9a0:	46bd      	mov	sp, r7
 800b9a2:	bd80      	pop	{r7, pc}
 800b9a4:	200068cc 	.word	0x200068cc
 800b9a8:	200068d0 	.word	0x200068d0

0800b9ac <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800b9ac:	b580      	push	{r7, lr}
 800b9ae:	b082      	sub	sp, #8
 800b9b0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800b9b2:	f000 f967 	bl	800bc84 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800b9b6:	4b15      	ldr	r3, [pc, #84]	; (800ba0c <prvCheckForValidListAndQueue+0x60>)
 800b9b8:	681b      	ldr	r3, [r3, #0]
 800b9ba:	2b00      	cmp	r3, #0
 800b9bc:	d120      	bne.n	800ba00 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800b9be:	4814      	ldr	r0, [pc, #80]	; (800ba10 <prvCheckForValidListAndQueue+0x64>)
 800b9c0:	f7fd feac 	bl	800971c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800b9c4:	4813      	ldr	r0, [pc, #76]	; (800ba14 <prvCheckForValidListAndQueue+0x68>)
 800b9c6:	f7fd fea9 	bl	800971c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800b9ca:	4b13      	ldr	r3, [pc, #76]	; (800ba18 <prvCheckForValidListAndQueue+0x6c>)
 800b9cc:	4a10      	ldr	r2, [pc, #64]	; (800ba10 <prvCheckForValidListAndQueue+0x64>)
 800b9ce:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800b9d0:	4b12      	ldr	r3, [pc, #72]	; (800ba1c <prvCheckForValidListAndQueue+0x70>)
 800b9d2:	4a10      	ldr	r2, [pc, #64]	; (800ba14 <prvCheckForValidListAndQueue+0x68>)
 800b9d4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800b9d6:	2300      	movs	r3, #0
 800b9d8:	9300      	str	r3, [sp, #0]
 800b9da:	4b11      	ldr	r3, [pc, #68]	; (800ba20 <prvCheckForValidListAndQueue+0x74>)
 800b9dc:	4a11      	ldr	r2, [pc, #68]	; (800ba24 <prvCheckForValidListAndQueue+0x78>)
 800b9de:	2110      	movs	r1, #16
 800b9e0:	200a      	movs	r0, #10
 800b9e2:	f7fd ffb7 	bl	8009954 <xQueueGenericCreateStatic>
 800b9e6:	4603      	mov	r3, r0
 800b9e8:	4a08      	ldr	r2, [pc, #32]	; (800ba0c <prvCheckForValidListAndQueue+0x60>)
 800b9ea:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800b9ec:	4b07      	ldr	r3, [pc, #28]	; (800ba0c <prvCheckForValidListAndQueue+0x60>)
 800b9ee:	681b      	ldr	r3, [r3, #0]
 800b9f0:	2b00      	cmp	r3, #0
 800b9f2:	d005      	beq.n	800ba00 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800b9f4:	4b05      	ldr	r3, [pc, #20]	; (800ba0c <prvCheckForValidListAndQueue+0x60>)
 800b9f6:	681b      	ldr	r3, [r3, #0]
 800b9f8:	490b      	ldr	r1, [pc, #44]	; (800ba28 <prvCheckForValidListAndQueue+0x7c>)
 800b9fa:	4618      	mov	r0, r3
 800b9fc:	f7fe fd18 	bl	800a430 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ba00:	f000 f970 	bl	800bce4 <vPortExitCritical>
}
 800ba04:	bf00      	nop
 800ba06:	46bd      	mov	sp, r7
 800ba08:	bd80      	pop	{r7, pc}
 800ba0a:	bf00      	nop
 800ba0c:	200068d4 	.word	0x200068d4
 800ba10:	200068a4 	.word	0x200068a4
 800ba14:	200068b8 	.word	0x200068b8
 800ba18:	200068cc 	.word	0x200068cc
 800ba1c:	200068d0 	.word	0x200068d0
 800ba20:	20006980 	.word	0x20006980
 800ba24:	200068e0 	.word	0x200068e0
 800ba28:	0800d700 	.word	0x0800d700

0800ba2c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800ba2c:	b480      	push	{r7}
 800ba2e:	b085      	sub	sp, #20
 800ba30:	af00      	add	r7, sp, #0
 800ba32:	60f8      	str	r0, [r7, #12]
 800ba34:	60b9      	str	r1, [r7, #8]
 800ba36:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800ba38:	68fb      	ldr	r3, [r7, #12]
 800ba3a:	3b04      	subs	r3, #4
 800ba3c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800ba3e:	68fb      	ldr	r3, [r7, #12]
 800ba40:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800ba44:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ba46:	68fb      	ldr	r3, [r7, #12]
 800ba48:	3b04      	subs	r3, #4
 800ba4a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800ba4c:	68bb      	ldr	r3, [r7, #8]
 800ba4e:	f023 0201 	bic.w	r2, r3, #1
 800ba52:	68fb      	ldr	r3, [r7, #12]
 800ba54:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ba56:	68fb      	ldr	r3, [r7, #12]
 800ba58:	3b04      	subs	r3, #4
 800ba5a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800ba5c:	4a0c      	ldr	r2, [pc, #48]	; (800ba90 <pxPortInitialiseStack+0x64>)
 800ba5e:	68fb      	ldr	r3, [r7, #12]
 800ba60:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800ba62:	68fb      	ldr	r3, [r7, #12]
 800ba64:	3b14      	subs	r3, #20
 800ba66:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800ba68:	687a      	ldr	r2, [r7, #4]
 800ba6a:	68fb      	ldr	r3, [r7, #12]
 800ba6c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800ba6e:	68fb      	ldr	r3, [r7, #12]
 800ba70:	3b04      	subs	r3, #4
 800ba72:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800ba74:	68fb      	ldr	r3, [r7, #12]
 800ba76:	f06f 0202 	mvn.w	r2, #2
 800ba7a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800ba7c:	68fb      	ldr	r3, [r7, #12]
 800ba7e:	3b20      	subs	r3, #32
 800ba80:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800ba82:	68fb      	ldr	r3, [r7, #12]
}
 800ba84:	4618      	mov	r0, r3
 800ba86:	3714      	adds	r7, #20
 800ba88:	46bd      	mov	sp, r7
 800ba8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba8e:	4770      	bx	lr
 800ba90:	0800ba95 	.word	0x0800ba95

0800ba94 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800ba94:	b480      	push	{r7}
 800ba96:	b085      	sub	sp, #20
 800ba98:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800ba9a:	2300      	movs	r3, #0
 800ba9c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800ba9e:	4b12      	ldr	r3, [pc, #72]	; (800bae8 <prvTaskExitError+0x54>)
 800baa0:	681b      	ldr	r3, [r3, #0]
 800baa2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800baa6:	d00a      	beq.n	800babe <prvTaskExitError+0x2a>
	__asm volatile
 800baa8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800baac:	f383 8811 	msr	BASEPRI, r3
 800bab0:	f3bf 8f6f 	isb	sy
 800bab4:	f3bf 8f4f 	dsb	sy
 800bab8:	60fb      	str	r3, [r7, #12]
}
 800baba:	bf00      	nop
 800babc:	e7fe      	b.n	800babc <prvTaskExitError+0x28>
	__asm volatile
 800babe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bac2:	f383 8811 	msr	BASEPRI, r3
 800bac6:	f3bf 8f6f 	isb	sy
 800baca:	f3bf 8f4f 	dsb	sy
 800bace:	60bb      	str	r3, [r7, #8]
}
 800bad0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800bad2:	bf00      	nop
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	2b00      	cmp	r3, #0
 800bad8:	d0fc      	beq.n	800bad4 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800bada:	bf00      	nop
 800badc:	bf00      	nop
 800bade:	3714      	adds	r7, #20
 800bae0:	46bd      	mov	sp, r7
 800bae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bae6:	4770      	bx	lr
 800bae8:	2000009c 	.word	0x2000009c
 800baec:	00000000 	.word	0x00000000

0800baf0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800baf0:	4b07      	ldr	r3, [pc, #28]	; (800bb10 <pxCurrentTCBConst2>)
 800baf2:	6819      	ldr	r1, [r3, #0]
 800baf4:	6808      	ldr	r0, [r1, #0]
 800baf6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bafa:	f380 8809 	msr	PSP, r0
 800bafe:	f3bf 8f6f 	isb	sy
 800bb02:	f04f 0000 	mov.w	r0, #0
 800bb06:	f380 8811 	msr	BASEPRI, r0
 800bb0a:	4770      	bx	lr
 800bb0c:	f3af 8000 	nop.w

0800bb10 <pxCurrentTCBConst2>:
 800bb10:	200063a4 	.word	0x200063a4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800bb14:	bf00      	nop
 800bb16:	bf00      	nop

0800bb18 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800bb18:	4808      	ldr	r0, [pc, #32]	; (800bb3c <prvPortStartFirstTask+0x24>)
 800bb1a:	6800      	ldr	r0, [r0, #0]
 800bb1c:	6800      	ldr	r0, [r0, #0]
 800bb1e:	f380 8808 	msr	MSP, r0
 800bb22:	f04f 0000 	mov.w	r0, #0
 800bb26:	f380 8814 	msr	CONTROL, r0
 800bb2a:	b662      	cpsie	i
 800bb2c:	b661      	cpsie	f
 800bb2e:	f3bf 8f4f 	dsb	sy
 800bb32:	f3bf 8f6f 	isb	sy
 800bb36:	df00      	svc	0
 800bb38:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800bb3a:	bf00      	nop
 800bb3c:	e000ed08 	.word	0xe000ed08

0800bb40 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800bb40:	b580      	push	{r7, lr}
 800bb42:	b086      	sub	sp, #24
 800bb44:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800bb46:	4b46      	ldr	r3, [pc, #280]	; (800bc60 <xPortStartScheduler+0x120>)
 800bb48:	681b      	ldr	r3, [r3, #0]
 800bb4a:	4a46      	ldr	r2, [pc, #280]	; (800bc64 <xPortStartScheduler+0x124>)
 800bb4c:	4293      	cmp	r3, r2
 800bb4e:	d10a      	bne.n	800bb66 <xPortStartScheduler+0x26>
	__asm volatile
 800bb50:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb54:	f383 8811 	msr	BASEPRI, r3
 800bb58:	f3bf 8f6f 	isb	sy
 800bb5c:	f3bf 8f4f 	dsb	sy
 800bb60:	613b      	str	r3, [r7, #16]
}
 800bb62:	bf00      	nop
 800bb64:	e7fe      	b.n	800bb64 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800bb66:	4b3e      	ldr	r3, [pc, #248]	; (800bc60 <xPortStartScheduler+0x120>)
 800bb68:	681b      	ldr	r3, [r3, #0]
 800bb6a:	4a3f      	ldr	r2, [pc, #252]	; (800bc68 <xPortStartScheduler+0x128>)
 800bb6c:	4293      	cmp	r3, r2
 800bb6e:	d10a      	bne.n	800bb86 <xPortStartScheduler+0x46>
	__asm volatile
 800bb70:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb74:	f383 8811 	msr	BASEPRI, r3
 800bb78:	f3bf 8f6f 	isb	sy
 800bb7c:	f3bf 8f4f 	dsb	sy
 800bb80:	60fb      	str	r3, [r7, #12]
}
 800bb82:	bf00      	nop
 800bb84:	e7fe      	b.n	800bb84 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800bb86:	4b39      	ldr	r3, [pc, #228]	; (800bc6c <xPortStartScheduler+0x12c>)
 800bb88:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800bb8a:	697b      	ldr	r3, [r7, #20]
 800bb8c:	781b      	ldrb	r3, [r3, #0]
 800bb8e:	b2db      	uxtb	r3, r3
 800bb90:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800bb92:	697b      	ldr	r3, [r7, #20]
 800bb94:	22ff      	movs	r2, #255	; 0xff
 800bb96:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800bb98:	697b      	ldr	r3, [r7, #20]
 800bb9a:	781b      	ldrb	r3, [r3, #0]
 800bb9c:	b2db      	uxtb	r3, r3
 800bb9e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800bba0:	78fb      	ldrb	r3, [r7, #3]
 800bba2:	b2db      	uxtb	r3, r3
 800bba4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800bba8:	b2da      	uxtb	r2, r3
 800bbaa:	4b31      	ldr	r3, [pc, #196]	; (800bc70 <xPortStartScheduler+0x130>)
 800bbac:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800bbae:	4b31      	ldr	r3, [pc, #196]	; (800bc74 <xPortStartScheduler+0x134>)
 800bbb0:	2207      	movs	r2, #7
 800bbb2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bbb4:	e009      	b.n	800bbca <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800bbb6:	4b2f      	ldr	r3, [pc, #188]	; (800bc74 <xPortStartScheduler+0x134>)
 800bbb8:	681b      	ldr	r3, [r3, #0]
 800bbba:	3b01      	subs	r3, #1
 800bbbc:	4a2d      	ldr	r2, [pc, #180]	; (800bc74 <xPortStartScheduler+0x134>)
 800bbbe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800bbc0:	78fb      	ldrb	r3, [r7, #3]
 800bbc2:	b2db      	uxtb	r3, r3
 800bbc4:	005b      	lsls	r3, r3, #1
 800bbc6:	b2db      	uxtb	r3, r3
 800bbc8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800bbca:	78fb      	ldrb	r3, [r7, #3]
 800bbcc:	b2db      	uxtb	r3, r3
 800bbce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bbd2:	2b80      	cmp	r3, #128	; 0x80
 800bbd4:	d0ef      	beq.n	800bbb6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800bbd6:	4b27      	ldr	r3, [pc, #156]	; (800bc74 <xPortStartScheduler+0x134>)
 800bbd8:	681b      	ldr	r3, [r3, #0]
 800bbda:	f1c3 0307 	rsb	r3, r3, #7
 800bbde:	2b04      	cmp	r3, #4
 800bbe0:	d00a      	beq.n	800bbf8 <xPortStartScheduler+0xb8>
	__asm volatile
 800bbe2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bbe6:	f383 8811 	msr	BASEPRI, r3
 800bbea:	f3bf 8f6f 	isb	sy
 800bbee:	f3bf 8f4f 	dsb	sy
 800bbf2:	60bb      	str	r3, [r7, #8]
}
 800bbf4:	bf00      	nop
 800bbf6:	e7fe      	b.n	800bbf6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800bbf8:	4b1e      	ldr	r3, [pc, #120]	; (800bc74 <xPortStartScheduler+0x134>)
 800bbfa:	681b      	ldr	r3, [r3, #0]
 800bbfc:	021b      	lsls	r3, r3, #8
 800bbfe:	4a1d      	ldr	r2, [pc, #116]	; (800bc74 <xPortStartScheduler+0x134>)
 800bc00:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800bc02:	4b1c      	ldr	r3, [pc, #112]	; (800bc74 <xPortStartScheduler+0x134>)
 800bc04:	681b      	ldr	r3, [r3, #0]
 800bc06:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800bc0a:	4a1a      	ldr	r2, [pc, #104]	; (800bc74 <xPortStartScheduler+0x134>)
 800bc0c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	b2da      	uxtb	r2, r3
 800bc12:	697b      	ldr	r3, [r7, #20]
 800bc14:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800bc16:	4b18      	ldr	r3, [pc, #96]	; (800bc78 <xPortStartScheduler+0x138>)
 800bc18:	681b      	ldr	r3, [r3, #0]
 800bc1a:	4a17      	ldr	r2, [pc, #92]	; (800bc78 <xPortStartScheduler+0x138>)
 800bc1c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800bc20:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800bc22:	4b15      	ldr	r3, [pc, #84]	; (800bc78 <xPortStartScheduler+0x138>)
 800bc24:	681b      	ldr	r3, [r3, #0]
 800bc26:	4a14      	ldr	r2, [pc, #80]	; (800bc78 <xPortStartScheduler+0x138>)
 800bc28:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800bc2c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800bc2e:	f000 f8dd 	bl	800bdec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800bc32:	4b12      	ldr	r3, [pc, #72]	; (800bc7c <xPortStartScheduler+0x13c>)
 800bc34:	2200      	movs	r2, #0
 800bc36:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800bc38:	f000 f8fc 	bl	800be34 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800bc3c:	4b10      	ldr	r3, [pc, #64]	; (800bc80 <xPortStartScheduler+0x140>)
 800bc3e:	681b      	ldr	r3, [r3, #0]
 800bc40:	4a0f      	ldr	r2, [pc, #60]	; (800bc80 <xPortStartScheduler+0x140>)
 800bc42:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800bc46:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800bc48:	f7ff ff66 	bl	800bb18 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800bc4c:	f7ff f84a 	bl	800ace4 <vTaskSwitchContext>
	prvTaskExitError();
 800bc50:	f7ff ff20 	bl	800ba94 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800bc54:	2300      	movs	r3, #0
}
 800bc56:	4618      	mov	r0, r3
 800bc58:	3718      	adds	r7, #24
 800bc5a:	46bd      	mov	sp, r7
 800bc5c:	bd80      	pop	{r7, pc}
 800bc5e:	bf00      	nop
 800bc60:	e000ed00 	.word	0xe000ed00
 800bc64:	410fc271 	.word	0x410fc271
 800bc68:	410fc270 	.word	0x410fc270
 800bc6c:	e000e400 	.word	0xe000e400
 800bc70:	200069d0 	.word	0x200069d0
 800bc74:	200069d4 	.word	0x200069d4
 800bc78:	e000ed20 	.word	0xe000ed20
 800bc7c:	2000009c 	.word	0x2000009c
 800bc80:	e000ef34 	.word	0xe000ef34

0800bc84 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800bc84:	b480      	push	{r7}
 800bc86:	b083      	sub	sp, #12
 800bc88:	af00      	add	r7, sp, #0
	__asm volatile
 800bc8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc8e:	f383 8811 	msr	BASEPRI, r3
 800bc92:	f3bf 8f6f 	isb	sy
 800bc96:	f3bf 8f4f 	dsb	sy
 800bc9a:	607b      	str	r3, [r7, #4]
}
 800bc9c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800bc9e:	4b0f      	ldr	r3, [pc, #60]	; (800bcdc <vPortEnterCritical+0x58>)
 800bca0:	681b      	ldr	r3, [r3, #0]
 800bca2:	3301      	adds	r3, #1
 800bca4:	4a0d      	ldr	r2, [pc, #52]	; (800bcdc <vPortEnterCritical+0x58>)
 800bca6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800bca8:	4b0c      	ldr	r3, [pc, #48]	; (800bcdc <vPortEnterCritical+0x58>)
 800bcaa:	681b      	ldr	r3, [r3, #0]
 800bcac:	2b01      	cmp	r3, #1
 800bcae:	d10f      	bne.n	800bcd0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800bcb0:	4b0b      	ldr	r3, [pc, #44]	; (800bce0 <vPortEnterCritical+0x5c>)
 800bcb2:	681b      	ldr	r3, [r3, #0]
 800bcb4:	b2db      	uxtb	r3, r3
 800bcb6:	2b00      	cmp	r3, #0
 800bcb8:	d00a      	beq.n	800bcd0 <vPortEnterCritical+0x4c>
	__asm volatile
 800bcba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcbe:	f383 8811 	msr	BASEPRI, r3
 800bcc2:	f3bf 8f6f 	isb	sy
 800bcc6:	f3bf 8f4f 	dsb	sy
 800bcca:	603b      	str	r3, [r7, #0]
}
 800bccc:	bf00      	nop
 800bcce:	e7fe      	b.n	800bcce <vPortEnterCritical+0x4a>
	}
}
 800bcd0:	bf00      	nop
 800bcd2:	370c      	adds	r7, #12
 800bcd4:	46bd      	mov	sp, r7
 800bcd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcda:	4770      	bx	lr
 800bcdc:	2000009c 	.word	0x2000009c
 800bce0:	e000ed04 	.word	0xe000ed04

0800bce4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800bce4:	b480      	push	{r7}
 800bce6:	b083      	sub	sp, #12
 800bce8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800bcea:	4b12      	ldr	r3, [pc, #72]	; (800bd34 <vPortExitCritical+0x50>)
 800bcec:	681b      	ldr	r3, [r3, #0]
 800bcee:	2b00      	cmp	r3, #0
 800bcf0:	d10a      	bne.n	800bd08 <vPortExitCritical+0x24>
	__asm volatile
 800bcf2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcf6:	f383 8811 	msr	BASEPRI, r3
 800bcfa:	f3bf 8f6f 	isb	sy
 800bcfe:	f3bf 8f4f 	dsb	sy
 800bd02:	607b      	str	r3, [r7, #4]
}
 800bd04:	bf00      	nop
 800bd06:	e7fe      	b.n	800bd06 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800bd08:	4b0a      	ldr	r3, [pc, #40]	; (800bd34 <vPortExitCritical+0x50>)
 800bd0a:	681b      	ldr	r3, [r3, #0]
 800bd0c:	3b01      	subs	r3, #1
 800bd0e:	4a09      	ldr	r2, [pc, #36]	; (800bd34 <vPortExitCritical+0x50>)
 800bd10:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800bd12:	4b08      	ldr	r3, [pc, #32]	; (800bd34 <vPortExitCritical+0x50>)
 800bd14:	681b      	ldr	r3, [r3, #0]
 800bd16:	2b00      	cmp	r3, #0
 800bd18:	d105      	bne.n	800bd26 <vPortExitCritical+0x42>
 800bd1a:	2300      	movs	r3, #0
 800bd1c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bd1e:	683b      	ldr	r3, [r7, #0]
 800bd20:	f383 8811 	msr	BASEPRI, r3
}
 800bd24:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800bd26:	bf00      	nop
 800bd28:	370c      	adds	r7, #12
 800bd2a:	46bd      	mov	sp, r7
 800bd2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd30:	4770      	bx	lr
 800bd32:	bf00      	nop
 800bd34:	2000009c 	.word	0x2000009c
	...

0800bd40 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800bd40:	f3ef 8009 	mrs	r0, PSP
 800bd44:	f3bf 8f6f 	isb	sy
 800bd48:	4b15      	ldr	r3, [pc, #84]	; (800bda0 <pxCurrentTCBConst>)
 800bd4a:	681a      	ldr	r2, [r3, #0]
 800bd4c:	f01e 0f10 	tst.w	lr, #16
 800bd50:	bf08      	it	eq
 800bd52:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800bd56:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd5a:	6010      	str	r0, [r2, #0]
 800bd5c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800bd60:	f04f 0050 	mov.w	r0, #80	; 0x50
 800bd64:	f380 8811 	msr	BASEPRI, r0
 800bd68:	f3bf 8f4f 	dsb	sy
 800bd6c:	f3bf 8f6f 	isb	sy
 800bd70:	f7fe ffb8 	bl	800ace4 <vTaskSwitchContext>
 800bd74:	f04f 0000 	mov.w	r0, #0
 800bd78:	f380 8811 	msr	BASEPRI, r0
 800bd7c:	bc09      	pop	{r0, r3}
 800bd7e:	6819      	ldr	r1, [r3, #0]
 800bd80:	6808      	ldr	r0, [r1, #0]
 800bd82:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd86:	f01e 0f10 	tst.w	lr, #16
 800bd8a:	bf08      	it	eq
 800bd8c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800bd90:	f380 8809 	msr	PSP, r0
 800bd94:	f3bf 8f6f 	isb	sy
 800bd98:	4770      	bx	lr
 800bd9a:	bf00      	nop
 800bd9c:	f3af 8000 	nop.w

0800bda0 <pxCurrentTCBConst>:
 800bda0:	200063a4 	.word	0x200063a4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800bda4:	bf00      	nop
 800bda6:	bf00      	nop

0800bda8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800bda8:	b580      	push	{r7, lr}
 800bdaa:	b082      	sub	sp, #8
 800bdac:	af00      	add	r7, sp, #0
	__asm volatile
 800bdae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdb2:	f383 8811 	msr	BASEPRI, r3
 800bdb6:	f3bf 8f6f 	isb	sy
 800bdba:	f3bf 8f4f 	dsb	sy
 800bdbe:	607b      	str	r3, [r7, #4]
}
 800bdc0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800bdc2:	f7fe fed5 	bl	800ab70 <xTaskIncrementTick>
 800bdc6:	4603      	mov	r3, r0
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	d003      	beq.n	800bdd4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800bdcc:	4b06      	ldr	r3, [pc, #24]	; (800bde8 <xPortSysTickHandler+0x40>)
 800bdce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bdd2:	601a      	str	r2, [r3, #0]
 800bdd4:	2300      	movs	r3, #0
 800bdd6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bdd8:	683b      	ldr	r3, [r7, #0]
 800bdda:	f383 8811 	msr	BASEPRI, r3
}
 800bdde:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800bde0:	bf00      	nop
 800bde2:	3708      	adds	r7, #8
 800bde4:	46bd      	mov	sp, r7
 800bde6:	bd80      	pop	{r7, pc}
 800bde8:	e000ed04 	.word	0xe000ed04

0800bdec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800bdec:	b480      	push	{r7}
 800bdee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800bdf0:	4b0b      	ldr	r3, [pc, #44]	; (800be20 <vPortSetupTimerInterrupt+0x34>)
 800bdf2:	2200      	movs	r2, #0
 800bdf4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800bdf6:	4b0b      	ldr	r3, [pc, #44]	; (800be24 <vPortSetupTimerInterrupt+0x38>)
 800bdf8:	2200      	movs	r2, #0
 800bdfa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800bdfc:	4b0a      	ldr	r3, [pc, #40]	; (800be28 <vPortSetupTimerInterrupt+0x3c>)
 800bdfe:	681b      	ldr	r3, [r3, #0]
 800be00:	4a0a      	ldr	r2, [pc, #40]	; (800be2c <vPortSetupTimerInterrupt+0x40>)
 800be02:	fba2 2303 	umull	r2, r3, r2, r3
 800be06:	099b      	lsrs	r3, r3, #6
 800be08:	4a09      	ldr	r2, [pc, #36]	; (800be30 <vPortSetupTimerInterrupt+0x44>)
 800be0a:	3b01      	subs	r3, #1
 800be0c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800be0e:	4b04      	ldr	r3, [pc, #16]	; (800be20 <vPortSetupTimerInterrupt+0x34>)
 800be10:	2207      	movs	r2, #7
 800be12:	601a      	str	r2, [r3, #0]
}
 800be14:	bf00      	nop
 800be16:	46bd      	mov	sp, r7
 800be18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be1c:	4770      	bx	lr
 800be1e:	bf00      	nop
 800be20:	e000e010 	.word	0xe000e010
 800be24:	e000e018 	.word	0xe000e018
 800be28:	20000080 	.word	0x20000080
 800be2c:	10624dd3 	.word	0x10624dd3
 800be30:	e000e014 	.word	0xe000e014

0800be34 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800be34:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800be44 <vPortEnableVFP+0x10>
 800be38:	6801      	ldr	r1, [r0, #0]
 800be3a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800be3e:	6001      	str	r1, [r0, #0]
 800be40:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800be42:	bf00      	nop
 800be44:	e000ed88 	.word	0xe000ed88

0800be48 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800be48:	b480      	push	{r7}
 800be4a:	b085      	sub	sp, #20
 800be4c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800be4e:	f3ef 8305 	mrs	r3, IPSR
 800be52:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800be54:	68fb      	ldr	r3, [r7, #12]
 800be56:	2b0f      	cmp	r3, #15
 800be58:	d914      	bls.n	800be84 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800be5a:	4a17      	ldr	r2, [pc, #92]	; (800beb8 <vPortValidateInterruptPriority+0x70>)
 800be5c:	68fb      	ldr	r3, [r7, #12]
 800be5e:	4413      	add	r3, r2
 800be60:	781b      	ldrb	r3, [r3, #0]
 800be62:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800be64:	4b15      	ldr	r3, [pc, #84]	; (800bebc <vPortValidateInterruptPriority+0x74>)
 800be66:	781b      	ldrb	r3, [r3, #0]
 800be68:	7afa      	ldrb	r2, [r7, #11]
 800be6a:	429a      	cmp	r2, r3
 800be6c:	d20a      	bcs.n	800be84 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800be6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be72:	f383 8811 	msr	BASEPRI, r3
 800be76:	f3bf 8f6f 	isb	sy
 800be7a:	f3bf 8f4f 	dsb	sy
 800be7e:	607b      	str	r3, [r7, #4]
}
 800be80:	bf00      	nop
 800be82:	e7fe      	b.n	800be82 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800be84:	4b0e      	ldr	r3, [pc, #56]	; (800bec0 <vPortValidateInterruptPriority+0x78>)
 800be86:	681b      	ldr	r3, [r3, #0]
 800be88:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800be8c:	4b0d      	ldr	r3, [pc, #52]	; (800bec4 <vPortValidateInterruptPriority+0x7c>)
 800be8e:	681b      	ldr	r3, [r3, #0]
 800be90:	429a      	cmp	r2, r3
 800be92:	d90a      	bls.n	800beaa <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800be94:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be98:	f383 8811 	msr	BASEPRI, r3
 800be9c:	f3bf 8f6f 	isb	sy
 800bea0:	f3bf 8f4f 	dsb	sy
 800bea4:	603b      	str	r3, [r7, #0]
}
 800bea6:	bf00      	nop
 800bea8:	e7fe      	b.n	800bea8 <vPortValidateInterruptPriority+0x60>
	}
 800beaa:	bf00      	nop
 800beac:	3714      	adds	r7, #20
 800beae:	46bd      	mov	sp, r7
 800beb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beb4:	4770      	bx	lr
 800beb6:	bf00      	nop
 800beb8:	e000e3f0 	.word	0xe000e3f0
 800bebc:	200069d0 	.word	0x200069d0
 800bec0:	e000ed0c 	.word	0xe000ed0c
 800bec4:	200069d4 	.word	0x200069d4

0800bec8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800bec8:	b580      	push	{r7, lr}
 800beca:	b088      	sub	sp, #32
 800becc:	af00      	add	r7, sp, #0
 800bece:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800bed0:	2300      	movs	r3, #0
 800bed2:	617b      	str	r3, [r7, #20]

	/* The heap must be initialised before the first call to
	prvPortMalloc(). */
	configASSERT( pxEnd );
 800bed4:	4b48      	ldr	r3, [pc, #288]	; (800bff8 <pvPortMalloc+0x130>)
 800bed6:	681b      	ldr	r3, [r3, #0]
 800bed8:	2b00      	cmp	r3, #0
 800beda:	d10a      	bne.n	800bef2 <pvPortMalloc+0x2a>
	__asm volatile
 800bedc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bee0:	f383 8811 	msr	BASEPRI, r3
 800bee4:	f3bf 8f6f 	isb	sy
 800bee8:	f3bf 8f4f 	dsb	sy
 800beec:	60fb      	str	r3, [r7, #12]
}
 800beee:	bf00      	nop
 800bef0:	e7fe      	b.n	800bef0 <pvPortMalloc+0x28>

	vTaskSuspendAll();
 800bef2:	f7fe fd81 	bl	800a9f8 <vTaskSuspendAll>
	{
		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800bef6:	4b41      	ldr	r3, [pc, #260]	; (800bffc <pvPortMalloc+0x134>)
 800bef8:	681a      	ldr	r2, [r3, #0]
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	4013      	ands	r3, r2
 800befe:	2b00      	cmp	r3, #0
 800bf00:	d172      	bne.n	800bfe8 <pvPortMalloc+0x120>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	2b00      	cmp	r3, #0
 800bf06:	d00d      	beq.n	800bf24 <pvPortMalloc+0x5c>
			{
				xWantedSize += xHeapStructSize;
 800bf08:	2208      	movs	r2, #8
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	4413      	add	r3, r2
 800bf0e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	f003 0307 	and.w	r3, r3, #7
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	d004      	beq.n	800bf24 <pvPortMalloc+0x5c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	f023 0307 	bic.w	r3, r3, #7
 800bf20:	3308      	adds	r3, #8
 800bf22:	607b      	str	r3, [r7, #4]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	2b00      	cmp	r3, #0
 800bf28:	d05e      	beq.n	800bfe8 <pvPortMalloc+0x120>
 800bf2a:	4b35      	ldr	r3, [pc, #212]	; (800c000 <pvPortMalloc+0x138>)
 800bf2c:	681b      	ldr	r3, [r3, #0]
 800bf2e:	687a      	ldr	r2, [r7, #4]
 800bf30:	429a      	cmp	r2, r3
 800bf32:	d859      	bhi.n	800bfe8 <pvPortMalloc+0x120>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800bf34:	4b33      	ldr	r3, [pc, #204]	; (800c004 <pvPortMalloc+0x13c>)
 800bf36:	61bb      	str	r3, [r7, #24]
				pxBlock = xStart.pxNextFreeBlock;
 800bf38:	4b32      	ldr	r3, [pc, #200]	; (800c004 <pvPortMalloc+0x13c>)
 800bf3a:	681b      	ldr	r3, [r3, #0]
 800bf3c:	61fb      	str	r3, [r7, #28]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800bf3e:	e004      	b.n	800bf4a <pvPortMalloc+0x82>
				{
					pxPreviousBlock = pxBlock;
 800bf40:	69fb      	ldr	r3, [r7, #28]
 800bf42:	61bb      	str	r3, [r7, #24]
					pxBlock = pxBlock->pxNextFreeBlock;
 800bf44:	69fb      	ldr	r3, [r7, #28]
 800bf46:	681b      	ldr	r3, [r3, #0]
 800bf48:	61fb      	str	r3, [r7, #28]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800bf4a:	69fb      	ldr	r3, [r7, #28]
 800bf4c:	685b      	ldr	r3, [r3, #4]
 800bf4e:	687a      	ldr	r2, [r7, #4]
 800bf50:	429a      	cmp	r2, r3
 800bf52:	d903      	bls.n	800bf5c <pvPortMalloc+0x94>
 800bf54:	69fb      	ldr	r3, [r7, #28]
 800bf56:	681b      	ldr	r3, [r3, #0]
 800bf58:	2b00      	cmp	r3, #0
 800bf5a:	d1f1      	bne.n	800bf40 <pvPortMalloc+0x78>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800bf5c:	4b26      	ldr	r3, [pc, #152]	; (800bff8 <pvPortMalloc+0x130>)
 800bf5e:	681b      	ldr	r3, [r3, #0]
 800bf60:	69fa      	ldr	r2, [r7, #28]
 800bf62:	429a      	cmp	r2, r3
 800bf64:	d040      	beq.n	800bfe8 <pvPortMalloc+0x120>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800bf66:	69bb      	ldr	r3, [r7, #24]
 800bf68:	681b      	ldr	r3, [r3, #0]
 800bf6a:	2208      	movs	r2, #8
 800bf6c:	4413      	add	r3, r2
 800bf6e:	617b      	str	r3, [r7, #20]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800bf70:	69fb      	ldr	r3, [r7, #28]
 800bf72:	681a      	ldr	r2, [r3, #0]
 800bf74:	69bb      	ldr	r3, [r7, #24]
 800bf76:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800bf78:	69fb      	ldr	r3, [r7, #28]
 800bf7a:	685a      	ldr	r2, [r3, #4]
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	1ad2      	subs	r2, r2, r3
 800bf80:	2308      	movs	r3, #8
 800bf82:	005b      	lsls	r3, r3, #1
 800bf84:	429a      	cmp	r2, r3
 800bf86:	d90f      	bls.n	800bfa8 <pvPortMalloc+0xe0>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800bf88:	69fa      	ldr	r2, [r7, #28]
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	4413      	add	r3, r2
 800bf8e:	613b      	str	r3, [r7, #16]

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800bf90:	69fb      	ldr	r3, [r7, #28]
 800bf92:	685a      	ldr	r2, [r3, #4]
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	1ad2      	subs	r2, r2, r3
 800bf98:	693b      	ldr	r3, [r7, #16]
 800bf9a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800bf9c:	69fb      	ldr	r3, [r7, #28]
 800bf9e:	687a      	ldr	r2, [r7, #4]
 800bfa0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
 800bfa2:	6938      	ldr	r0, [r7, #16]
 800bfa4:	f000 f8a2 	bl	800c0ec <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800bfa8:	4b15      	ldr	r3, [pc, #84]	; (800c000 <pvPortMalloc+0x138>)
 800bfaa:	681a      	ldr	r2, [r3, #0]
 800bfac:	69fb      	ldr	r3, [r7, #28]
 800bfae:	685b      	ldr	r3, [r3, #4]
 800bfb0:	1ad3      	subs	r3, r2, r3
 800bfb2:	4a13      	ldr	r2, [pc, #76]	; (800c000 <pvPortMalloc+0x138>)
 800bfb4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800bfb6:	4b12      	ldr	r3, [pc, #72]	; (800c000 <pvPortMalloc+0x138>)
 800bfb8:	681a      	ldr	r2, [r3, #0]
 800bfba:	4b13      	ldr	r3, [pc, #76]	; (800c008 <pvPortMalloc+0x140>)
 800bfbc:	681b      	ldr	r3, [r3, #0]
 800bfbe:	429a      	cmp	r2, r3
 800bfc0:	d203      	bcs.n	800bfca <pvPortMalloc+0x102>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800bfc2:	4b0f      	ldr	r3, [pc, #60]	; (800c000 <pvPortMalloc+0x138>)
 800bfc4:	681b      	ldr	r3, [r3, #0]
 800bfc6:	4a10      	ldr	r2, [pc, #64]	; (800c008 <pvPortMalloc+0x140>)
 800bfc8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800bfca:	69fb      	ldr	r3, [r7, #28]
 800bfcc:	685a      	ldr	r2, [r3, #4]
 800bfce:	4b0b      	ldr	r3, [pc, #44]	; (800bffc <pvPortMalloc+0x134>)
 800bfd0:	681b      	ldr	r3, [r3, #0]
 800bfd2:	431a      	orrs	r2, r3
 800bfd4:	69fb      	ldr	r3, [r7, #28]
 800bfd6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800bfd8:	69fb      	ldr	r3, [r7, #28]
 800bfda:	2200      	movs	r2, #0
 800bfdc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800bfde:	4b0b      	ldr	r3, [pc, #44]	; (800c00c <pvPortMalloc+0x144>)
 800bfe0:	681b      	ldr	r3, [r3, #0]
 800bfe2:	3301      	adds	r3, #1
 800bfe4:	4a09      	ldr	r2, [pc, #36]	; (800c00c <pvPortMalloc+0x144>)
 800bfe6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800bfe8:	f7fe fd14 	bl	800aa14 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	return pvReturn;
 800bfec:	697b      	ldr	r3, [r7, #20]
}
 800bfee:	4618      	mov	r0, r3
 800bff0:	3720      	adds	r7, #32
 800bff2:	46bd      	mov	sp, r7
 800bff4:	bd80      	pop	{r7, pc}
 800bff6:	bf00      	nop
 800bff8:	200069e0 	.word	0x200069e0
 800bffc:	200069f4 	.word	0x200069f4
 800c000:	200069e4 	.word	0x200069e4
 800c004:	200069d8 	.word	0x200069d8
 800c008:	200069e8 	.word	0x200069e8
 800c00c:	200069ec 	.word	0x200069ec

0800c010 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c010:	b580      	push	{r7, lr}
 800c012:	b086      	sub	sp, #24
 800c014:	af00      	add	r7, sp, #0
 800c016:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c01c:	687b      	ldr	r3, [r7, #4]
 800c01e:	2b00      	cmp	r3, #0
 800c020:	d04d      	beq.n	800c0be <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c022:	2308      	movs	r3, #8
 800c024:	425b      	negs	r3, r3
 800c026:	697a      	ldr	r2, [r7, #20]
 800c028:	4413      	add	r3, r2
 800c02a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c02c:	697b      	ldr	r3, [r7, #20]
 800c02e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c030:	693b      	ldr	r3, [r7, #16]
 800c032:	685a      	ldr	r2, [r3, #4]
 800c034:	4b24      	ldr	r3, [pc, #144]	; (800c0c8 <vPortFree+0xb8>)
 800c036:	681b      	ldr	r3, [r3, #0]
 800c038:	4013      	ands	r3, r2
 800c03a:	2b00      	cmp	r3, #0
 800c03c:	d10a      	bne.n	800c054 <vPortFree+0x44>
	__asm volatile
 800c03e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c042:	f383 8811 	msr	BASEPRI, r3
 800c046:	f3bf 8f6f 	isb	sy
 800c04a:	f3bf 8f4f 	dsb	sy
 800c04e:	60fb      	str	r3, [r7, #12]
}
 800c050:	bf00      	nop
 800c052:	e7fe      	b.n	800c052 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c054:	693b      	ldr	r3, [r7, #16]
 800c056:	681b      	ldr	r3, [r3, #0]
 800c058:	2b00      	cmp	r3, #0
 800c05a:	d00a      	beq.n	800c072 <vPortFree+0x62>
	__asm volatile
 800c05c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c060:	f383 8811 	msr	BASEPRI, r3
 800c064:	f3bf 8f6f 	isb	sy
 800c068:	f3bf 8f4f 	dsb	sy
 800c06c:	60bb      	str	r3, [r7, #8]
}
 800c06e:	bf00      	nop
 800c070:	e7fe      	b.n	800c070 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c072:	693b      	ldr	r3, [r7, #16]
 800c074:	685a      	ldr	r2, [r3, #4]
 800c076:	4b14      	ldr	r3, [pc, #80]	; (800c0c8 <vPortFree+0xb8>)
 800c078:	681b      	ldr	r3, [r3, #0]
 800c07a:	4013      	ands	r3, r2
 800c07c:	2b00      	cmp	r3, #0
 800c07e:	d01e      	beq.n	800c0be <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c080:	693b      	ldr	r3, [r7, #16]
 800c082:	681b      	ldr	r3, [r3, #0]
 800c084:	2b00      	cmp	r3, #0
 800c086:	d11a      	bne.n	800c0be <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c088:	693b      	ldr	r3, [r7, #16]
 800c08a:	685a      	ldr	r2, [r3, #4]
 800c08c:	4b0e      	ldr	r3, [pc, #56]	; (800c0c8 <vPortFree+0xb8>)
 800c08e:	681b      	ldr	r3, [r3, #0]
 800c090:	43db      	mvns	r3, r3
 800c092:	401a      	ands	r2, r3
 800c094:	693b      	ldr	r3, [r7, #16]
 800c096:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c098:	f7fe fcae 	bl	800a9f8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c09c:	693b      	ldr	r3, [r7, #16]
 800c09e:	685a      	ldr	r2, [r3, #4]
 800c0a0:	4b0a      	ldr	r3, [pc, #40]	; (800c0cc <vPortFree+0xbc>)
 800c0a2:	681b      	ldr	r3, [r3, #0]
 800c0a4:	4413      	add	r3, r2
 800c0a6:	4a09      	ldr	r2, [pc, #36]	; (800c0cc <vPortFree+0xbc>)
 800c0a8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c0aa:	6938      	ldr	r0, [r7, #16]
 800c0ac:	f000 f81e 	bl	800c0ec <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800c0b0:	4b07      	ldr	r3, [pc, #28]	; (800c0d0 <vPortFree+0xc0>)
 800c0b2:	681b      	ldr	r3, [r3, #0]
 800c0b4:	3301      	adds	r3, #1
 800c0b6:	4a06      	ldr	r2, [pc, #24]	; (800c0d0 <vPortFree+0xc0>)
 800c0b8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800c0ba:	f7fe fcab 	bl	800aa14 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c0be:	bf00      	nop
 800c0c0:	3718      	adds	r7, #24
 800c0c2:	46bd      	mov	sp, r7
 800c0c4:	bd80      	pop	{r7, pc}
 800c0c6:	bf00      	nop
 800c0c8:	200069f4 	.word	0x200069f4
 800c0cc:	200069e4 	.word	0x200069e4
 800c0d0:	200069f0 	.word	0x200069f0

0800c0d4 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
 800c0d4:	b480      	push	{r7}
 800c0d6:	af00      	add	r7, sp, #0
	return xFreeBytesRemaining;
 800c0d8:	4b03      	ldr	r3, [pc, #12]	; (800c0e8 <xPortGetFreeHeapSize+0x14>)
 800c0da:	681b      	ldr	r3, [r3, #0]
}
 800c0dc:	4618      	mov	r0, r3
 800c0de:	46bd      	mov	sp, r7
 800c0e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0e4:	4770      	bx	lr
 800c0e6:	bf00      	nop
 800c0e8:	200069e4 	.word	0x200069e4

0800c0ec <prvInsertBlockIntoFreeList>:
	return xMinimumEverFreeBytesRemaining;
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c0ec:	b480      	push	{r7}
 800c0ee:	b085      	sub	sp, #20
 800c0f0:	af00      	add	r7, sp, #0
 800c0f2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c0f4:	4b28      	ldr	r3, [pc, #160]	; (800c198 <prvInsertBlockIntoFreeList+0xac>)
 800c0f6:	60fb      	str	r3, [r7, #12]
 800c0f8:	e002      	b.n	800c100 <prvInsertBlockIntoFreeList+0x14>
 800c0fa:	68fb      	ldr	r3, [r7, #12]
 800c0fc:	681b      	ldr	r3, [r3, #0]
 800c0fe:	60fb      	str	r3, [r7, #12]
 800c100:	68fb      	ldr	r3, [r7, #12]
 800c102:	681b      	ldr	r3, [r3, #0]
 800c104:	687a      	ldr	r2, [r7, #4]
 800c106:	429a      	cmp	r2, r3
 800c108:	d8f7      	bhi.n	800c0fa <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c10a:	68fb      	ldr	r3, [r7, #12]
 800c10c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c10e:	68fb      	ldr	r3, [r7, #12]
 800c110:	685b      	ldr	r3, [r3, #4]
 800c112:	68ba      	ldr	r2, [r7, #8]
 800c114:	4413      	add	r3, r2
 800c116:	687a      	ldr	r2, [r7, #4]
 800c118:	429a      	cmp	r2, r3
 800c11a:	d108      	bne.n	800c12e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c11c:	68fb      	ldr	r3, [r7, #12]
 800c11e:	685a      	ldr	r2, [r3, #4]
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	685b      	ldr	r3, [r3, #4]
 800c124:	441a      	add	r2, r3
 800c126:	68fb      	ldr	r3, [r7, #12]
 800c128:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c12a:	68fb      	ldr	r3, [r7, #12]
 800c12c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c132:	687b      	ldr	r3, [r7, #4]
 800c134:	685b      	ldr	r3, [r3, #4]
 800c136:	68ba      	ldr	r2, [r7, #8]
 800c138:	441a      	add	r2, r3
 800c13a:	68fb      	ldr	r3, [r7, #12]
 800c13c:	681b      	ldr	r3, [r3, #0]
 800c13e:	429a      	cmp	r2, r3
 800c140:	d118      	bne.n	800c174 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c142:	68fb      	ldr	r3, [r7, #12]
 800c144:	681a      	ldr	r2, [r3, #0]
 800c146:	4b15      	ldr	r3, [pc, #84]	; (800c19c <prvInsertBlockIntoFreeList+0xb0>)
 800c148:	681b      	ldr	r3, [r3, #0]
 800c14a:	429a      	cmp	r2, r3
 800c14c:	d00d      	beq.n	800c16a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	685a      	ldr	r2, [r3, #4]
 800c152:	68fb      	ldr	r3, [r7, #12]
 800c154:	681b      	ldr	r3, [r3, #0]
 800c156:	685b      	ldr	r3, [r3, #4]
 800c158:	441a      	add	r2, r3
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c15e:	68fb      	ldr	r3, [r7, #12]
 800c160:	681b      	ldr	r3, [r3, #0]
 800c162:	681a      	ldr	r2, [r3, #0]
 800c164:	687b      	ldr	r3, [r7, #4]
 800c166:	601a      	str	r2, [r3, #0]
 800c168:	e008      	b.n	800c17c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c16a:	4b0c      	ldr	r3, [pc, #48]	; (800c19c <prvInsertBlockIntoFreeList+0xb0>)
 800c16c:	681a      	ldr	r2, [r3, #0]
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	601a      	str	r2, [r3, #0]
 800c172:	e003      	b.n	800c17c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c174:	68fb      	ldr	r3, [r7, #12]
 800c176:	681a      	ldr	r2, [r3, #0]
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c17c:	68fa      	ldr	r2, [r7, #12]
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	429a      	cmp	r2, r3
 800c182:	d002      	beq.n	800c18a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c184:	68fb      	ldr	r3, [r7, #12]
 800c186:	687a      	ldr	r2, [r7, #4]
 800c188:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c18a:	bf00      	nop
 800c18c:	3714      	adds	r7, #20
 800c18e:	46bd      	mov	sp, r7
 800c190:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c194:	4770      	bx	lr
 800c196:	bf00      	nop
 800c198:	200069d8 	.word	0x200069d8
 800c19c:	200069e0 	.word	0x200069e0

0800c1a0 <vPortDefineHeapRegions>:
/*-----------------------------------------------------------*/

void vPortDefineHeapRegions( const HeapRegion_t * const pxHeapRegions )
{
 800c1a0:	b480      	push	{r7}
 800c1a2:	b08f      	sub	sp, #60	; 0x3c
 800c1a4:	af00      	add	r7, sp, #0
 800c1a6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxFirstFreeBlockInRegion = NULL, *pxPreviousFreeBlock;
 800c1a8:	2300      	movs	r3, #0
 800c1aa:	623b      	str	r3, [r7, #32]
size_t xAlignedHeap;
size_t xTotalRegionSize, xTotalHeapSize = 0;
 800c1ac:	2300      	movs	r3, #0
 800c1ae:	633b      	str	r3, [r7, #48]	; 0x30
BaseType_t xDefinedRegions = 0;
 800c1b0:	2300      	movs	r3, #0
 800c1b2:	62fb      	str	r3, [r7, #44]	; 0x2c
size_t xAddress;
const HeapRegion_t *pxHeapRegion;

	/* Can only call once! */
	configASSERT( pxEnd == NULL );
 800c1b4:	4b5a      	ldr	r3, [pc, #360]	; (800c320 <vPortDefineHeapRegions+0x180>)
 800c1b6:	681b      	ldr	r3, [r3, #0]
 800c1b8:	2b00      	cmp	r3, #0
 800c1ba:	d00a      	beq.n	800c1d2 <vPortDefineHeapRegions+0x32>
	__asm volatile
 800c1bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1c0:	f383 8811 	msr	BASEPRI, r3
 800c1c4:	f3bf 8f6f 	isb	sy
 800c1c8:	f3bf 8f4f 	dsb	sy
 800c1cc:	617b      	str	r3, [r7, #20]
}
 800c1ce:	bf00      	nop
 800c1d0:	e7fe      	b.n	800c1d0 <vPortDefineHeapRegions+0x30>

	pxHeapRegion = &( pxHeapRegions[ xDefinedRegions ] );
 800c1d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c1d4:	00db      	lsls	r3, r3, #3
 800c1d6:	687a      	ldr	r2, [r7, #4]
 800c1d8:	4413      	add	r3, r2
 800c1da:	627b      	str	r3, [r7, #36]	; 0x24

	while( pxHeapRegion->xSizeInBytes > 0 )
 800c1dc:	e07d      	b.n	800c2da <vPortDefineHeapRegions+0x13a>
	{
		xTotalRegionSize = pxHeapRegion->xSizeInBytes;
 800c1de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c1e0:	685b      	ldr	r3, [r3, #4]
 800c1e2:	637b      	str	r3, [r7, #52]	; 0x34

		/* Ensure the heap region starts on a correctly aligned boundary. */
		xAddress = ( size_t ) pxHeapRegion->pucStartAddress;
 800c1e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c1e6:	681b      	ldr	r3, [r3, #0]
 800c1e8:	62bb      	str	r3, [r7, #40]	; 0x28
		if( ( xAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c1ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1ec:	f003 0307 	and.w	r3, r3, #7
 800c1f0:	2b00      	cmp	r3, #0
 800c1f2:	d00e      	beq.n	800c212 <vPortDefineHeapRegions+0x72>
		{
			xAddress += ( portBYTE_ALIGNMENT - 1 );
 800c1f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1f6:	3307      	adds	r3, #7
 800c1f8:	62bb      	str	r3, [r7, #40]	; 0x28
			xAddress &= ~portBYTE_ALIGNMENT_MASK;
 800c1fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c1fc:	f023 0307 	bic.w	r3, r3, #7
 800c200:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Adjust the size for the bytes lost to alignment. */
			xTotalRegionSize -= xAddress - ( size_t ) pxHeapRegion->pucStartAddress;
 800c202:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c204:	681b      	ldr	r3, [r3, #0]
 800c206:	461a      	mov	r2, r3
 800c208:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c20a:	1ad3      	subs	r3, r2, r3
 800c20c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c20e:	4413      	add	r3, r2
 800c210:	637b      	str	r3, [r7, #52]	; 0x34
		}

		xAlignedHeap = xAddress;
 800c212:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c214:	61fb      	str	r3, [r7, #28]

		/* Set xStart if it has not already been set. */
		if( xDefinedRegions == 0 )
 800c216:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c218:	2b00      	cmp	r3, #0
 800c21a:	d106      	bne.n	800c22a <vPortDefineHeapRegions+0x8a>
		{
			/* xStart is used to hold a pointer to the first item in the list of
			free blocks.  The void cast is used to prevent compiler warnings. */
			xStart.pxNextFreeBlock = ( BlockLink_t * ) xAlignedHeap;
 800c21c:	69fb      	ldr	r3, [r7, #28]
 800c21e:	4a41      	ldr	r2, [pc, #260]	; (800c324 <vPortDefineHeapRegions+0x184>)
 800c220:	6013      	str	r3, [r2, #0]
			xStart.xBlockSize = ( size_t ) 0;
 800c222:	4b40      	ldr	r3, [pc, #256]	; (800c324 <vPortDefineHeapRegions+0x184>)
 800c224:	2200      	movs	r2, #0
 800c226:	605a      	str	r2, [r3, #4]
 800c228:	e01f      	b.n	800c26a <vPortDefineHeapRegions+0xca>
		}
		else
		{
			/* Should only get here if one region has already been added to the
			heap. */
			configASSERT( pxEnd != NULL );
 800c22a:	4b3d      	ldr	r3, [pc, #244]	; (800c320 <vPortDefineHeapRegions+0x180>)
 800c22c:	681b      	ldr	r3, [r3, #0]
 800c22e:	2b00      	cmp	r3, #0
 800c230:	d10a      	bne.n	800c248 <vPortDefineHeapRegions+0xa8>
	__asm volatile
 800c232:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c236:	f383 8811 	msr	BASEPRI, r3
 800c23a:	f3bf 8f6f 	isb	sy
 800c23e:	f3bf 8f4f 	dsb	sy
 800c242:	613b      	str	r3, [r7, #16]
}
 800c244:	bf00      	nop
 800c246:	e7fe      	b.n	800c246 <vPortDefineHeapRegions+0xa6>

			/* Check blocks are passed in with increasing start addresses. */
			configASSERT( xAddress > ( size_t ) pxEnd );
 800c248:	4b35      	ldr	r3, [pc, #212]	; (800c320 <vPortDefineHeapRegions+0x180>)
 800c24a:	681b      	ldr	r3, [r3, #0]
 800c24c:	461a      	mov	r2, r3
 800c24e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c250:	4293      	cmp	r3, r2
 800c252:	d80a      	bhi.n	800c26a <vPortDefineHeapRegions+0xca>
	__asm volatile
 800c254:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c258:	f383 8811 	msr	BASEPRI, r3
 800c25c:	f3bf 8f6f 	isb	sy
 800c260:	f3bf 8f4f 	dsb	sy
 800c264:	60fb      	str	r3, [r7, #12]
}
 800c266:	bf00      	nop
 800c268:	e7fe      	b.n	800c268 <vPortDefineHeapRegions+0xc8>
		}

		/* Remember the location of the end marker in the previous region, if
		any. */
		pxPreviousFreeBlock = pxEnd;
 800c26a:	4b2d      	ldr	r3, [pc, #180]	; (800c320 <vPortDefineHeapRegions+0x180>)
 800c26c:	681b      	ldr	r3, [r3, #0]
 800c26e:	61bb      	str	r3, [r7, #24]

		/* pxEnd is used to mark the end of the list of free blocks and is
		inserted at the end of the region space. */
		xAddress = xAlignedHeap + xTotalRegionSize;
 800c270:	69fa      	ldr	r2, [r7, #28]
 800c272:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c274:	4413      	add	r3, r2
 800c276:	62bb      	str	r3, [r7, #40]	; 0x28
		xAddress -= xHeapStructSize;
 800c278:	2208      	movs	r2, #8
 800c27a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c27c:	1a9b      	subs	r3, r3, r2
 800c27e:	62bb      	str	r3, [r7, #40]	; 0x28
		xAddress &= ~portBYTE_ALIGNMENT_MASK;
 800c280:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c282:	f023 0307 	bic.w	r3, r3, #7
 800c286:	62bb      	str	r3, [r7, #40]	; 0x28
		pxEnd = ( BlockLink_t * ) xAddress;
 800c288:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c28a:	4a25      	ldr	r2, [pc, #148]	; (800c320 <vPortDefineHeapRegions+0x180>)
 800c28c:	6013      	str	r3, [r2, #0]
		pxEnd->xBlockSize = 0;
 800c28e:	4b24      	ldr	r3, [pc, #144]	; (800c320 <vPortDefineHeapRegions+0x180>)
 800c290:	681b      	ldr	r3, [r3, #0]
 800c292:	2200      	movs	r2, #0
 800c294:	605a      	str	r2, [r3, #4]
		pxEnd->pxNextFreeBlock = NULL;
 800c296:	4b22      	ldr	r3, [pc, #136]	; (800c320 <vPortDefineHeapRegions+0x180>)
 800c298:	681b      	ldr	r3, [r3, #0]
 800c29a:	2200      	movs	r2, #0
 800c29c:	601a      	str	r2, [r3, #0]

		/* To start with there is a single free block in this region that is
		sized to take up the entire heap region minus the space taken by the
		free block structure. */
		pxFirstFreeBlockInRegion = ( BlockLink_t * ) xAlignedHeap;
 800c29e:	69fb      	ldr	r3, [r7, #28]
 800c2a0:	623b      	str	r3, [r7, #32]
		pxFirstFreeBlockInRegion->xBlockSize = xAddress - ( size_t ) pxFirstFreeBlockInRegion;
 800c2a2:	6a3b      	ldr	r3, [r7, #32]
 800c2a4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c2a6:	1ad2      	subs	r2, r2, r3
 800c2a8:	6a3b      	ldr	r3, [r7, #32]
 800c2aa:	605a      	str	r2, [r3, #4]
		pxFirstFreeBlockInRegion->pxNextFreeBlock = pxEnd;
 800c2ac:	4b1c      	ldr	r3, [pc, #112]	; (800c320 <vPortDefineHeapRegions+0x180>)
 800c2ae:	681a      	ldr	r2, [r3, #0]
 800c2b0:	6a3b      	ldr	r3, [r7, #32]
 800c2b2:	601a      	str	r2, [r3, #0]

		/* If this is not the first region that makes up the entire heap space
		then link the previous region to this region. */
		if( pxPreviousFreeBlock != NULL )
 800c2b4:	69bb      	ldr	r3, [r7, #24]
 800c2b6:	2b00      	cmp	r3, #0
 800c2b8:	d002      	beq.n	800c2c0 <vPortDefineHeapRegions+0x120>
		{
			pxPreviousFreeBlock->pxNextFreeBlock = pxFirstFreeBlockInRegion;
 800c2ba:	69bb      	ldr	r3, [r7, #24]
 800c2bc:	6a3a      	ldr	r2, [r7, #32]
 800c2be:	601a      	str	r2, [r3, #0]
		}

		xTotalHeapSize += pxFirstFreeBlockInRegion->xBlockSize;
 800c2c0:	6a3b      	ldr	r3, [r7, #32]
 800c2c2:	685b      	ldr	r3, [r3, #4]
 800c2c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c2c6:	4413      	add	r3, r2
 800c2c8:	633b      	str	r3, [r7, #48]	; 0x30

		/* Move onto the next HeapRegion_t structure. */
		xDefinedRegions++;
 800c2ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c2cc:	3301      	adds	r3, #1
 800c2ce:	62fb      	str	r3, [r7, #44]	; 0x2c
		pxHeapRegion = &( pxHeapRegions[ xDefinedRegions ] );
 800c2d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c2d2:	00db      	lsls	r3, r3, #3
 800c2d4:	687a      	ldr	r2, [r7, #4]
 800c2d6:	4413      	add	r3, r2
 800c2d8:	627b      	str	r3, [r7, #36]	; 0x24
	while( pxHeapRegion->xSizeInBytes > 0 )
 800c2da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c2dc:	685b      	ldr	r3, [r3, #4]
 800c2de:	2b00      	cmp	r3, #0
 800c2e0:	f47f af7d 	bne.w	800c1de <vPortDefineHeapRegions+0x3e>
	}

	xMinimumEverFreeBytesRemaining = xTotalHeapSize;
 800c2e4:	4a10      	ldr	r2, [pc, #64]	; (800c328 <vPortDefineHeapRegions+0x188>)
 800c2e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2e8:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = xTotalHeapSize;
 800c2ea:	4a10      	ldr	r2, [pc, #64]	; (800c32c <vPortDefineHeapRegions+0x18c>)
 800c2ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2ee:	6013      	str	r3, [r2, #0]

	/* Check something was actually defined before it is accessed. */
	configASSERT( xTotalHeapSize );
 800c2f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2f2:	2b00      	cmp	r3, #0
 800c2f4:	d10a      	bne.n	800c30c <vPortDefineHeapRegions+0x16c>
	__asm volatile
 800c2f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2fa:	f383 8811 	msr	BASEPRI, r3
 800c2fe:	f3bf 8f6f 	isb	sy
 800c302:	f3bf 8f4f 	dsb	sy
 800c306:	60bb      	str	r3, [r7, #8]
}
 800c308:	bf00      	nop
 800c30a:	e7fe      	b.n	800c30a <vPortDefineHeapRegions+0x16a>

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c30c:	4b08      	ldr	r3, [pc, #32]	; (800c330 <vPortDefineHeapRegions+0x190>)
 800c30e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800c312:	601a      	str	r2, [r3, #0]
}
 800c314:	bf00      	nop
 800c316:	373c      	adds	r7, #60	; 0x3c
 800c318:	46bd      	mov	sp, r7
 800c31a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c31e:	4770      	bx	lr
 800c320:	200069e0 	.word	0x200069e0
 800c324:	200069d8 	.word	0x200069d8
 800c328:	200069e8 	.word	0x200069e8
 800c32c:	200069e4 	.word	0x200069e4
 800c330:	200069f4 	.word	0x200069f4

0800c334 <atol>:
 800c334:	220a      	movs	r2, #10
 800c336:	2100      	movs	r1, #0
 800c338:	f000 bb5e 	b.w	800c9f8 <strtol>

0800c33c <calloc>:
 800c33c:	4b02      	ldr	r3, [pc, #8]	; (800c348 <calloc+0xc>)
 800c33e:	460a      	mov	r2, r1
 800c340:	4601      	mov	r1, r0
 800c342:	6818      	ldr	r0, [r3, #0]
 800c344:	f000 b8f8 	b.w	800c538 <_calloc_r>
 800c348:	200000a0 	.word	0x200000a0

0800c34c <__errno>:
 800c34c:	4b01      	ldr	r3, [pc, #4]	; (800c354 <__errno+0x8>)
 800c34e:	6818      	ldr	r0, [r3, #0]
 800c350:	4770      	bx	lr
 800c352:	bf00      	nop
 800c354:	200000a0 	.word	0x200000a0

0800c358 <gmtime_r>:
 800c358:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c35c:	e9d0 6700 	ldrd	r6, r7, [r0]
 800c360:	460c      	mov	r4, r1
 800c362:	4a4f      	ldr	r2, [pc, #316]	; (800c4a0 <gmtime_r+0x148>)
 800c364:	2300      	movs	r3, #0
 800c366:	4630      	mov	r0, r6
 800c368:	4639      	mov	r1, r7
 800c36a:	f7f4 fa8f 	bl	800088c <__aeabi_ldivmod>
 800c36e:	4639      	mov	r1, r7
 800c370:	4605      	mov	r5, r0
 800c372:	4a4b      	ldr	r2, [pc, #300]	; (800c4a0 <gmtime_r+0x148>)
 800c374:	4630      	mov	r0, r6
 800c376:	2300      	movs	r3, #0
 800c378:	f7f4 fa88 	bl	800088c <__aeabi_ldivmod>
 800c37c:	2a00      	cmp	r2, #0
 800c37e:	f505 202f 	add.w	r0, r5, #716800	; 0xaf000
 800c382:	bfb7      	itett	lt
 800c384:	f502 32a8 	addlt.w	r2, r2, #86016	; 0x15000
 800c388:	f600 236c 	addwge	r3, r0, #2668	; 0xa6c
 800c38c:	f600 236b 	addwlt	r3, r0, #2667	; 0xa6b
 800c390:	f502 72c0 	addlt.w	r2, r2, #384	; 0x180
 800c394:	f44f 6061 	mov.w	r0, #3600	; 0xe10
 800c398:	fbb2 f1f0 	udiv	r1, r2, r0
 800c39c:	fb00 2211 	mls	r2, r0, r1, r2
 800c3a0:	203c      	movs	r0, #60	; 0x3c
 800c3a2:	60a1      	str	r1, [r4, #8]
 800c3a4:	fbb2 f1f0 	udiv	r1, r2, r0
 800c3a8:	fb00 2211 	mls	r2, r0, r1, r2
 800c3ac:	6061      	str	r1, [r4, #4]
 800c3ae:	6022      	str	r2, [r4, #0]
 800c3b0:	2107      	movs	r1, #7
 800c3b2:	1cda      	adds	r2, r3, #3
 800c3b4:	fb92 f1f1 	sdiv	r1, r2, r1
 800c3b8:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 800c3bc:	1a52      	subs	r2, r2, r1
 800c3be:	bf48      	it	mi
 800c3c0:	3207      	addmi	r2, #7
 800c3c2:	4d38      	ldr	r5, [pc, #224]	; (800c4a4 <gmtime_r+0x14c>)
 800c3c4:	4838      	ldr	r0, [pc, #224]	; (800c4a8 <gmtime_r+0x150>)
 800c3c6:	61a2      	str	r2, [r4, #24]
 800c3c8:	2b00      	cmp	r3, #0
 800c3ca:	bfb7      	itett	lt
 800c3cc:	f5a3 320e 	sublt.w	r2, r3, #145408	; 0x23800
 800c3d0:	fb93 f5f5 	sdivge	r5, r3, r5
 800c3d4:	f5a2 722c 	sublt.w	r2, r2, #688	; 0x2b0
 800c3d8:	fb92 f5f5 	sdivlt	r5, r2, r5
 800c3dc:	fb00 3005 	mla	r0, r0, r5, r3
 800c3e0:	f648 62ac 	movw	r2, #36524	; 0x8eac
 800c3e4:	fbb0 f2f2 	udiv	r2, r0, r2
 800c3e8:	4402      	add	r2, r0
 800c3ea:	f240 53b4 	movw	r3, #1460	; 0x5b4
 800c3ee:	fbb0 f1f3 	udiv	r1, r0, r3
 800c3f2:	1a52      	subs	r2, r2, r1
 800c3f4:	f240 1c6d 	movw	ip, #365	; 0x16d
 800c3f8:	492c      	ldr	r1, [pc, #176]	; (800c4ac <gmtime_r+0x154>)
 800c3fa:	fbb0 f1f1 	udiv	r1, r0, r1
 800c3fe:	2764      	movs	r7, #100	; 0x64
 800c400:	1a52      	subs	r2, r2, r1
 800c402:	fbb2 f1fc 	udiv	r1, r2, ip
 800c406:	fbb2 f3f3 	udiv	r3, r2, r3
 800c40a:	fbb1 f6f7 	udiv	r6, r1, r7
 800c40e:	1af3      	subs	r3, r6, r3
 800c410:	4403      	add	r3, r0
 800c412:	fb0c 3311 	mls	r3, ip, r1, r3
 800c416:	2299      	movs	r2, #153	; 0x99
 800c418:	eb03 0e83 	add.w	lr, r3, r3, lsl #2
 800c41c:	f10e 0e02 	add.w	lr, lr, #2
 800c420:	f103 0c01 	add.w	ip, r3, #1
 800c424:	fbbe f0f2 	udiv	r0, lr, r2
 800c428:	4342      	muls	r2, r0
 800c42a:	3202      	adds	r2, #2
 800c42c:	f04f 0805 	mov.w	r8, #5
 800c430:	fbb2 f2f8 	udiv	r2, r2, r8
 800c434:	ebac 0c02 	sub.w	ip, ip, r2
 800c438:	f240 52f9 	movw	r2, #1529	; 0x5f9
 800c43c:	4596      	cmp	lr, r2
 800c43e:	bf94      	ite	ls
 800c440:	2202      	movls	r2, #2
 800c442:	f06f 0209 	mvnhi.w	r2, #9
 800c446:	4410      	add	r0, r2
 800c448:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800c44c:	fb02 1505 	mla	r5, r2, r5, r1
 800c450:	2801      	cmp	r0, #1
 800c452:	bf98      	it	ls
 800c454:	3501      	addls	r5, #1
 800c456:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 800c45a:	d30d      	bcc.n	800c478 <gmtime_r+0x120>
 800c45c:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 800c460:	61e3      	str	r3, [r4, #28]
 800c462:	f2a5 756c 	subw	r5, r5, #1900	; 0x76c
 800c466:	2300      	movs	r3, #0
 800c468:	e9c4 0504 	strd	r0, r5, [r4, #16]
 800c46c:	f8c4 c00c 	str.w	ip, [r4, #12]
 800c470:	6223      	str	r3, [r4, #32]
 800c472:	4620      	mov	r0, r4
 800c474:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c478:	078a      	lsls	r2, r1, #30
 800c47a:	d102      	bne.n	800c482 <gmtime_r+0x12a>
 800c47c:	fb07 1616 	mls	r6, r7, r6, r1
 800c480:	b95e      	cbnz	r6, 800c49a <gmtime_r+0x142>
 800c482:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800c486:	fbb1 f6f2 	udiv	r6, r1, r2
 800c48a:	fb02 1216 	mls	r2, r2, r6, r1
 800c48e:	fab2 f282 	clz	r2, r2
 800c492:	0952      	lsrs	r2, r2, #5
 800c494:	333b      	adds	r3, #59	; 0x3b
 800c496:	4413      	add	r3, r2
 800c498:	e7e2      	b.n	800c460 <gmtime_r+0x108>
 800c49a:	2201      	movs	r2, #1
 800c49c:	e7fa      	b.n	800c494 <gmtime_r+0x13c>
 800c49e:	bf00      	nop
 800c4a0:	00015180 	.word	0x00015180
 800c4a4:	00023ab1 	.word	0x00023ab1
 800c4a8:	fffdc54f 	.word	0xfffdc54f
 800c4ac:	00023ab0 	.word	0x00023ab0

0800c4b0 <__libc_init_array>:
 800c4b0:	b570      	push	{r4, r5, r6, lr}
 800c4b2:	4d0d      	ldr	r5, [pc, #52]	; (800c4e8 <__libc_init_array+0x38>)
 800c4b4:	4c0d      	ldr	r4, [pc, #52]	; (800c4ec <__libc_init_array+0x3c>)
 800c4b6:	1b64      	subs	r4, r4, r5
 800c4b8:	10a4      	asrs	r4, r4, #2
 800c4ba:	2600      	movs	r6, #0
 800c4bc:	42a6      	cmp	r6, r4
 800c4be:	d109      	bne.n	800c4d4 <__libc_init_array+0x24>
 800c4c0:	4d0b      	ldr	r5, [pc, #44]	; (800c4f0 <__libc_init_array+0x40>)
 800c4c2:	4c0c      	ldr	r4, [pc, #48]	; (800c4f4 <__libc_init_array+0x44>)
 800c4c4:	f000 fe2a 	bl	800d11c <_init>
 800c4c8:	1b64      	subs	r4, r4, r5
 800c4ca:	10a4      	asrs	r4, r4, #2
 800c4cc:	2600      	movs	r6, #0
 800c4ce:	42a6      	cmp	r6, r4
 800c4d0:	d105      	bne.n	800c4de <__libc_init_array+0x2e>
 800c4d2:	bd70      	pop	{r4, r5, r6, pc}
 800c4d4:	f855 3b04 	ldr.w	r3, [r5], #4
 800c4d8:	4798      	blx	r3
 800c4da:	3601      	adds	r6, #1
 800c4dc:	e7ee      	b.n	800c4bc <__libc_init_array+0xc>
 800c4de:	f855 3b04 	ldr.w	r3, [r5], #4
 800c4e2:	4798      	blx	r3
 800c4e4:	3601      	adds	r6, #1
 800c4e6:	e7f2      	b.n	800c4ce <__libc_init_array+0x1e>
 800c4e8:	0800f9e0 	.word	0x0800f9e0
 800c4ec:	0800f9e0 	.word	0x0800f9e0
 800c4f0:	0800f9e0 	.word	0x0800f9e0
 800c4f4:	0800f9e4 	.word	0x0800f9e4

0800c4f8 <__retarget_lock_acquire_recursive>:
 800c4f8:	4770      	bx	lr

0800c4fa <__retarget_lock_release_recursive>:
 800c4fa:	4770      	bx	lr

0800c4fc <free>:
 800c4fc:	4b02      	ldr	r3, [pc, #8]	; (800c508 <free+0xc>)
 800c4fe:	4601      	mov	r1, r0
 800c500:	6818      	ldr	r0, [r3, #0]
 800c502:	f000 b82f 	b.w	800c564 <_free_r>
 800c506:	bf00      	nop
 800c508:	200000a0 	.word	0x200000a0

0800c50c <memcpy>:
 800c50c:	440a      	add	r2, r1
 800c50e:	4291      	cmp	r1, r2
 800c510:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800c514:	d100      	bne.n	800c518 <memcpy+0xc>
 800c516:	4770      	bx	lr
 800c518:	b510      	push	{r4, lr}
 800c51a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c51e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c522:	4291      	cmp	r1, r2
 800c524:	d1f9      	bne.n	800c51a <memcpy+0xe>
 800c526:	bd10      	pop	{r4, pc}

0800c528 <memset>:
 800c528:	4402      	add	r2, r0
 800c52a:	4603      	mov	r3, r0
 800c52c:	4293      	cmp	r3, r2
 800c52e:	d100      	bne.n	800c532 <memset+0xa>
 800c530:	4770      	bx	lr
 800c532:	f803 1b01 	strb.w	r1, [r3], #1
 800c536:	e7f9      	b.n	800c52c <memset+0x4>

0800c538 <_calloc_r>:
 800c538:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c53a:	fba1 2402 	umull	r2, r4, r1, r2
 800c53e:	b94c      	cbnz	r4, 800c554 <_calloc_r+0x1c>
 800c540:	4611      	mov	r1, r2
 800c542:	9201      	str	r2, [sp, #4]
 800c544:	f000 f87a 	bl	800c63c <_malloc_r>
 800c548:	9a01      	ldr	r2, [sp, #4]
 800c54a:	4605      	mov	r5, r0
 800c54c:	b930      	cbnz	r0, 800c55c <_calloc_r+0x24>
 800c54e:	4628      	mov	r0, r5
 800c550:	b003      	add	sp, #12
 800c552:	bd30      	pop	{r4, r5, pc}
 800c554:	220c      	movs	r2, #12
 800c556:	6002      	str	r2, [r0, #0]
 800c558:	2500      	movs	r5, #0
 800c55a:	e7f8      	b.n	800c54e <_calloc_r+0x16>
 800c55c:	4621      	mov	r1, r4
 800c55e:	f7ff ffe3 	bl	800c528 <memset>
 800c562:	e7f4      	b.n	800c54e <_calloc_r+0x16>

0800c564 <_free_r>:
 800c564:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c566:	2900      	cmp	r1, #0
 800c568:	d044      	beq.n	800c5f4 <_free_r+0x90>
 800c56a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c56e:	9001      	str	r0, [sp, #4]
 800c570:	2b00      	cmp	r3, #0
 800c572:	f1a1 0404 	sub.w	r4, r1, #4
 800c576:	bfb8      	it	lt
 800c578:	18e4      	addlt	r4, r4, r3
 800c57a:	f000 fa81 	bl	800ca80 <__malloc_lock>
 800c57e:	4a1e      	ldr	r2, [pc, #120]	; (800c5f8 <_free_r+0x94>)
 800c580:	9801      	ldr	r0, [sp, #4]
 800c582:	6813      	ldr	r3, [r2, #0]
 800c584:	b933      	cbnz	r3, 800c594 <_free_r+0x30>
 800c586:	6063      	str	r3, [r4, #4]
 800c588:	6014      	str	r4, [r2, #0]
 800c58a:	b003      	add	sp, #12
 800c58c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c590:	f000 ba7c 	b.w	800ca8c <__malloc_unlock>
 800c594:	42a3      	cmp	r3, r4
 800c596:	d908      	bls.n	800c5aa <_free_r+0x46>
 800c598:	6825      	ldr	r5, [r4, #0]
 800c59a:	1961      	adds	r1, r4, r5
 800c59c:	428b      	cmp	r3, r1
 800c59e:	bf01      	itttt	eq
 800c5a0:	6819      	ldreq	r1, [r3, #0]
 800c5a2:	685b      	ldreq	r3, [r3, #4]
 800c5a4:	1949      	addeq	r1, r1, r5
 800c5a6:	6021      	streq	r1, [r4, #0]
 800c5a8:	e7ed      	b.n	800c586 <_free_r+0x22>
 800c5aa:	461a      	mov	r2, r3
 800c5ac:	685b      	ldr	r3, [r3, #4]
 800c5ae:	b10b      	cbz	r3, 800c5b4 <_free_r+0x50>
 800c5b0:	42a3      	cmp	r3, r4
 800c5b2:	d9fa      	bls.n	800c5aa <_free_r+0x46>
 800c5b4:	6811      	ldr	r1, [r2, #0]
 800c5b6:	1855      	adds	r5, r2, r1
 800c5b8:	42a5      	cmp	r5, r4
 800c5ba:	d10b      	bne.n	800c5d4 <_free_r+0x70>
 800c5bc:	6824      	ldr	r4, [r4, #0]
 800c5be:	4421      	add	r1, r4
 800c5c0:	1854      	adds	r4, r2, r1
 800c5c2:	42a3      	cmp	r3, r4
 800c5c4:	6011      	str	r1, [r2, #0]
 800c5c6:	d1e0      	bne.n	800c58a <_free_r+0x26>
 800c5c8:	681c      	ldr	r4, [r3, #0]
 800c5ca:	685b      	ldr	r3, [r3, #4]
 800c5cc:	6053      	str	r3, [r2, #4]
 800c5ce:	4421      	add	r1, r4
 800c5d0:	6011      	str	r1, [r2, #0]
 800c5d2:	e7da      	b.n	800c58a <_free_r+0x26>
 800c5d4:	d902      	bls.n	800c5dc <_free_r+0x78>
 800c5d6:	230c      	movs	r3, #12
 800c5d8:	6003      	str	r3, [r0, #0]
 800c5da:	e7d6      	b.n	800c58a <_free_r+0x26>
 800c5dc:	6825      	ldr	r5, [r4, #0]
 800c5de:	1961      	adds	r1, r4, r5
 800c5e0:	428b      	cmp	r3, r1
 800c5e2:	bf04      	itt	eq
 800c5e4:	6819      	ldreq	r1, [r3, #0]
 800c5e6:	685b      	ldreq	r3, [r3, #4]
 800c5e8:	6063      	str	r3, [r4, #4]
 800c5ea:	bf04      	itt	eq
 800c5ec:	1949      	addeq	r1, r1, r5
 800c5ee:	6021      	streq	r1, [r4, #0]
 800c5f0:	6054      	str	r4, [r2, #4]
 800c5f2:	e7ca      	b.n	800c58a <_free_r+0x26>
 800c5f4:	b003      	add	sp, #12
 800c5f6:	bd30      	pop	{r4, r5, pc}
 800c5f8:	200069fc 	.word	0x200069fc

0800c5fc <sbrk_aligned>:
 800c5fc:	b570      	push	{r4, r5, r6, lr}
 800c5fe:	4e0e      	ldr	r6, [pc, #56]	; (800c638 <sbrk_aligned+0x3c>)
 800c600:	460c      	mov	r4, r1
 800c602:	6831      	ldr	r1, [r6, #0]
 800c604:	4605      	mov	r5, r0
 800c606:	b911      	cbnz	r1, 800c60e <sbrk_aligned+0x12>
 800c608:	f000 f8f6 	bl	800c7f8 <_sbrk_r>
 800c60c:	6030      	str	r0, [r6, #0]
 800c60e:	4621      	mov	r1, r4
 800c610:	4628      	mov	r0, r5
 800c612:	f000 f8f1 	bl	800c7f8 <_sbrk_r>
 800c616:	1c43      	adds	r3, r0, #1
 800c618:	d00a      	beq.n	800c630 <sbrk_aligned+0x34>
 800c61a:	1cc4      	adds	r4, r0, #3
 800c61c:	f024 0403 	bic.w	r4, r4, #3
 800c620:	42a0      	cmp	r0, r4
 800c622:	d007      	beq.n	800c634 <sbrk_aligned+0x38>
 800c624:	1a21      	subs	r1, r4, r0
 800c626:	4628      	mov	r0, r5
 800c628:	f000 f8e6 	bl	800c7f8 <_sbrk_r>
 800c62c:	3001      	adds	r0, #1
 800c62e:	d101      	bne.n	800c634 <sbrk_aligned+0x38>
 800c630:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800c634:	4620      	mov	r0, r4
 800c636:	bd70      	pop	{r4, r5, r6, pc}
 800c638:	20006a00 	.word	0x20006a00

0800c63c <_malloc_r>:
 800c63c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c640:	1ccd      	adds	r5, r1, #3
 800c642:	f025 0503 	bic.w	r5, r5, #3
 800c646:	3508      	adds	r5, #8
 800c648:	2d0c      	cmp	r5, #12
 800c64a:	bf38      	it	cc
 800c64c:	250c      	movcc	r5, #12
 800c64e:	2d00      	cmp	r5, #0
 800c650:	4607      	mov	r7, r0
 800c652:	db01      	blt.n	800c658 <_malloc_r+0x1c>
 800c654:	42a9      	cmp	r1, r5
 800c656:	d905      	bls.n	800c664 <_malloc_r+0x28>
 800c658:	230c      	movs	r3, #12
 800c65a:	603b      	str	r3, [r7, #0]
 800c65c:	2600      	movs	r6, #0
 800c65e:	4630      	mov	r0, r6
 800c660:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c664:	4e2e      	ldr	r6, [pc, #184]	; (800c720 <_malloc_r+0xe4>)
 800c666:	f000 fa0b 	bl	800ca80 <__malloc_lock>
 800c66a:	6833      	ldr	r3, [r6, #0]
 800c66c:	461c      	mov	r4, r3
 800c66e:	bb34      	cbnz	r4, 800c6be <_malloc_r+0x82>
 800c670:	4629      	mov	r1, r5
 800c672:	4638      	mov	r0, r7
 800c674:	f7ff ffc2 	bl	800c5fc <sbrk_aligned>
 800c678:	1c43      	adds	r3, r0, #1
 800c67a:	4604      	mov	r4, r0
 800c67c:	d14d      	bne.n	800c71a <_malloc_r+0xde>
 800c67e:	6834      	ldr	r4, [r6, #0]
 800c680:	4626      	mov	r6, r4
 800c682:	2e00      	cmp	r6, #0
 800c684:	d140      	bne.n	800c708 <_malloc_r+0xcc>
 800c686:	6823      	ldr	r3, [r4, #0]
 800c688:	4631      	mov	r1, r6
 800c68a:	4638      	mov	r0, r7
 800c68c:	eb04 0803 	add.w	r8, r4, r3
 800c690:	f000 f8b2 	bl	800c7f8 <_sbrk_r>
 800c694:	4580      	cmp	r8, r0
 800c696:	d13a      	bne.n	800c70e <_malloc_r+0xd2>
 800c698:	6821      	ldr	r1, [r4, #0]
 800c69a:	3503      	adds	r5, #3
 800c69c:	1a6d      	subs	r5, r5, r1
 800c69e:	f025 0503 	bic.w	r5, r5, #3
 800c6a2:	3508      	adds	r5, #8
 800c6a4:	2d0c      	cmp	r5, #12
 800c6a6:	bf38      	it	cc
 800c6a8:	250c      	movcc	r5, #12
 800c6aa:	4629      	mov	r1, r5
 800c6ac:	4638      	mov	r0, r7
 800c6ae:	f7ff ffa5 	bl	800c5fc <sbrk_aligned>
 800c6b2:	3001      	adds	r0, #1
 800c6b4:	d02b      	beq.n	800c70e <_malloc_r+0xd2>
 800c6b6:	6823      	ldr	r3, [r4, #0]
 800c6b8:	442b      	add	r3, r5
 800c6ba:	6023      	str	r3, [r4, #0]
 800c6bc:	e00e      	b.n	800c6dc <_malloc_r+0xa0>
 800c6be:	6822      	ldr	r2, [r4, #0]
 800c6c0:	1b52      	subs	r2, r2, r5
 800c6c2:	d41e      	bmi.n	800c702 <_malloc_r+0xc6>
 800c6c4:	2a0b      	cmp	r2, #11
 800c6c6:	d916      	bls.n	800c6f6 <_malloc_r+0xba>
 800c6c8:	1961      	adds	r1, r4, r5
 800c6ca:	42a3      	cmp	r3, r4
 800c6cc:	6025      	str	r5, [r4, #0]
 800c6ce:	bf18      	it	ne
 800c6d0:	6059      	strne	r1, [r3, #4]
 800c6d2:	6863      	ldr	r3, [r4, #4]
 800c6d4:	bf08      	it	eq
 800c6d6:	6031      	streq	r1, [r6, #0]
 800c6d8:	5162      	str	r2, [r4, r5]
 800c6da:	604b      	str	r3, [r1, #4]
 800c6dc:	4638      	mov	r0, r7
 800c6de:	f104 060b 	add.w	r6, r4, #11
 800c6e2:	f000 f9d3 	bl	800ca8c <__malloc_unlock>
 800c6e6:	f026 0607 	bic.w	r6, r6, #7
 800c6ea:	1d23      	adds	r3, r4, #4
 800c6ec:	1af2      	subs	r2, r6, r3
 800c6ee:	d0b6      	beq.n	800c65e <_malloc_r+0x22>
 800c6f0:	1b9b      	subs	r3, r3, r6
 800c6f2:	50a3      	str	r3, [r4, r2]
 800c6f4:	e7b3      	b.n	800c65e <_malloc_r+0x22>
 800c6f6:	6862      	ldr	r2, [r4, #4]
 800c6f8:	42a3      	cmp	r3, r4
 800c6fa:	bf0c      	ite	eq
 800c6fc:	6032      	streq	r2, [r6, #0]
 800c6fe:	605a      	strne	r2, [r3, #4]
 800c700:	e7ec      	b.n	800c6dc <_malloc_r+0xa0>
 800c702:	4623      	mov	r3, r4
 800c704:	6864      	ldr	r4, [r4, #4]
 800c706:	e7b2      	b.n	800c66e <_malloc_r+0x32>
 800c708:	4634      	mov	r4, r6
 800c70a:	6876      	ldr	r6, [r6, #4]
 800c70c:	e7b9      	b.n	800c682 <_malloc_r+0x46>
 800c70e:	230c      	movs	r3, #12
 800c710:	603b      	str	r3, [r7, #0]
 800c712:	4638      	mov	r0, r7
 800c714:	f000 f9ba 	bl	800ca8c <__malloc_unlock>
 800c718:	e7a1      	b.n	800c65e <_malloc_r+0x22>
 800c71a:	6025      	str	r5, [r4, #0]
 800c71c:	e7de      	b.n	800c6dc <_malloc_r+0xa0>
 800c71e:	bf00      	nop
 800c720:	200069fc 	.word	0x200069fc

0800c724 <cleanup_glue>:
 800c724:	b538      	push	{r3, r4, r5, lr}
 800c726:	460c      	mov	r4, r1
 800c728:	6809      	ldr	r1, [r1, #0]
 800c72a:	4605      	mov	r5, r0
 800c72c:	b109      	cbz	r1, 800c732 <cleanup_glue+0xe>
 800c72e:	f7ff fff9 	bl	800c724 <cleanup_glue>
 800c732:	4621      	mov	r1, r4
 800c734:	4628      	mov	r0, r5
 800c736:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c73a:	f7ff bf13 	b.w	800c564 <_free_r>
	...

0800c740 <_reclaim_reent>:
 800c740:	4b2c      	ldr	r3, [pc, #176]	; (800c7f4 <_reclaim_reent+0xb4>)
 800c742:	681b      	ldr	r3, [r3, #0]
 800c744:	4283      	cmp	r3, r0
 800c746:	b570      	push	{r4, r5, r6, lr}
 800c748:	4604      	mov	r4, r0
 800c74a:	d051      	beq.n	800c7f0 <_reclaim_reent+0xb0>
 800c74c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800c74e:	b143      	cbz	r3, 800c762 <_reclaim_reent+0x22>
 800c750:	68db      	ldr	r3, [r3, #12]
 800c752:	2b00      	cmp	r3, #0
 800c754:	d14a      	bne.n	800c7ec <_reclaim_reent+0xac>
 800c756:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c758:	6819      	ldr	r1, [r3, #0]
 800c75a:	b111      	cbz	r1, 800c762 <_reclaim_reent+0x22>
 800c75c:	4620      	mov	r0, r4
 800c75e:	f7ff ff01 	bl	800c564 <_free_r>
 800c762:	6961      	ldr	r1, [r4, #20]
 800c764:	b111      	cbz	r1, 800c76c <_reclaim_reent+0x2c>
 800c766:	4620      	mov	r0, r4
 800c768:	f7ff fefc 	bl	800c564 <_free_r>
 800c76c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800c76e:	b111      	cbz	r1, 800c776 <_reclaim_reent+0x36>
 800c770:	4620      	mov	r0, r4
 800c772:	f7ff fef7 	bl	800c564 <_free_r>
 800c776:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800c778:	b111      	cbz	r1, 800c780 <_reclaim_reent+0x40>
 800c77a:	4620      	mov	r0, r4
 800c77c:	f7ff fef2 	bl	800c564 <_free_r>
 800c780:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800c782:	b111      	cbz	r1, 800c78a <_reclaim_reent+0x4a>
 800c784:	4620      	mov	r0, r4
 800c786:	f7ff feed 	bl	800c564 <_free_r>
 800c78a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800c78c:	b111      	cbz	r1, 800c794 <_reclaim_reent+0x54>
 800c78e:	4620      	mov	r0, r4
 800c790:	f7ff fee8 	bl	800c564 <_free_r>
 800c794:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800c796:	b111      	cbz	r1, 800c79e <_reclaim_reent+0x5e>
 800c798:	4620      	mov	r0, r4
 800c79a:	f7ff fee3 	bl	800c564 <_free_r>
 800c79e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800c7a0:	b111      	cbz	r1, 800c7a8 <_reclaim_reent+0x68>
 800c7a2:	4620      	mov	r0, r4
 800c7a4:	f7ff fede 	bl	800c564 <_free_r>
 800c7a8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c7aa:	b111      	cbz	r1, 800c7b2 <_reclaim_reent+0x72>
 800c7ac:	4620      	mov	r0, r4
 800c7ae:	f7ff fed9 	bl	800c564 <_free_r>
 800c7b2:	69a3      	ldr	r3, [r4, #24]
 800c7b4:	b1e3      	cbz	r3, 800c7f0 <_reclaim_reent+0xb0>
 800c7b6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800c7b8:	4620      	mov	r0, r4
 800c7ba:	4798      	blx	r3
 800c7bc:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800c7be:	b1b9      	cbz	r1, 800c7f0 <_reclaim_reent+0xb0>
 800c7c0:	4620      	mov	r0, r4
 800c7c2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800c7c6:	f7ff bfad 	b.w	800c724 <cleanup_glue>
 800c7ca:	5949      	ldr	r1, [r1, r5]
 800c7cc:	b941      	cbnz	r1, 800c7e0 <_reclaim_reent+0xa0>
 800c7ce:	3504      	adds	r5, #4
 800c7d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c7d2:	2d80      	cmp	r5, #128	; 0x80
 800c7d4:	68d9      	ldr	r1, [r3, #12]
 800c7d6:	d1f8      	bne.n	800c7ca <_reclaim_reent+0x8a>
 800c7d8:	4620      	mov	r0, r4
 800c7da:	f7ff fec3 	bl	800c564 <_free_r>
 800c7de:	e7ba      	b.n	800c756 <_reclaim_reent+0x16>
 800c7e0:	680e      	ldr	r6, [r1, #0]
 800c7e2:	4620      	mov	r0, r4
 800c7e4:	f7ff febe 	bl	800c564 <_free_r>
 800c7e8:	4631      	mov	r1, r6
 800c7ea:	e7ef      	b.n	800c7cc <_reclaim_reent+0x8c>
 800c7ec:	2500      	movs	r5, #0
 800c7ee:	e7ef      	b.n	800c7d0 <_reclaim_reent+0x90>
 800c7f0:	bd70      	pop	{r4, r5, r6, pc}
 800c7f2:	bf00      	nop
 800c7f4:	200000a0 	.word	0x200000a0

0800c7f8 <_sbrk_r>:
 800c7f8:	b538      	push	{r3, r4, r5, lr}
 800c7fa:	4d06      	ldr	r5, [pc, #24]	; (800c814 <_sbrk_r+0x1c>)
 800c7fc:	2300      	movs	r3, #0
 800c7fe:	4604      	mov	r4, r0
 800c800:	4608      	mov	r0, r1
 800c802:	602b      	str	r3, [r5, #0]
 800c804:	f7f7 fc94 	bl	8004130 <_sbrk>
 800c808:	1c43      	adds	r3, r0, #1
 800c80a:	d102      	bne.n	800c812 <_sbrk_r+0x1a>
 800c80c:	682b      	ldr	r3, [r5, #0]
 800c80e:	b103      	cbz	r3, 800c812 <_sbrk_r+0x1a>
 800c810:	6023      	str	r3, [r4, #0]
 800c812:	bd38      	pop	{r3, r4, r5, pc}
 800c814:	20006a04 	.word	0x20006a04

0800c818 <siprintf>:
 800c818:	b40e      	push	{r1, r2, r3}
 800c81a:	b500      	push	{lr}
 800c81c:	b09c      	sub	sp, #112	; 0x70
 800c81e:	ab1d      	add	r3, sp, #116	; 0x74
 800c820:	9002      	str	r0, [sp, #8]
 800c822:	9006      	str	r0, [sp, #24]
 800c824:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800c828:	4809      	ldr	r0, [pc, #36]	; (800c850 <siprintf+0x38>)
 800c82a:	9107      	str	r1, [sp, #28]
 800c82c:	9104      	str	r1, [sp, #16]
 800c82e:	4909      	ldr	r1, [pc, #36]	; (800c854 <siprintf+0x3c>)
 800c830:	f853 2b04 	ldr.w	r2, [r3], #4
 800c834:	9105      	str	r1, [sp, #20]
 800c836:	6800      	ldr	r0, [r0, #0]
 800c838:	9301      	str	r3, [sp, #4]
 800c83a:	a902      	add	r1, sp, #8
 800c83c:	f000 f988 	bl	800cb50 <_svfiprintf_r>
 800c840:	9b02      	ldr	r3, [sp, #8]
 800c842:	2200      	movs	r2, #0
 800c844:	701a      	strb	r2, [r3, #0]
 800c846:	b01c      	add	sp, #112	; 0x70
 800c848:	f85d eb04 	ldr.w	lr, [sp], #4
 800c84c:	b003      	add	sp, #12
 800c84e:	4770      	bx	lr
 800c850:	200000a0 	.word	0x200000a0
 800c854:	ffff0208 	.word	0xffff0208

0800c858 <strcat>:
 800c858:	b510      	push	{r4, lr}
 800c85a:	4602      	mov	r2, r0
 800c85c:	7814      	ldrb	r4, [r2, #0]
 800c85e:	4613      	mov	r3, r2
 800c860:	3201      	adds	r2, #1
 800c862:	2c00      	cmp	r4, #0
 800c864:	d1fa      	bne.n	800c85c <strcat+0x4>
 800c866:	3b01      	subs	r3, #1
 800c868:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c86c:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c870:	2a00      	cmp	r2, #0
 800c872:	d1f9      	bne.n	800c868 <strcat+0x10>
 800c874:	bd10      	pop	{r4, pc}

0800c876 <strchr>:
 800c876:	b2c9      	uxtb	r1, r1
 800c878:	4603      	mov	r3, r0
 800c87a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c87e:	b11a      	cbz	r2, 800c888 <strchr+0x12>
 800c880:	428a      	cmp	r2, r1
 800c882:	d1f9      	bne.n	800c878 <strchr+0x2>
 800c884:	4618      	mov	r0, r3
 800c886:	4770      	bx	lr
 800c888:	2900      	cmp	r1, #0
 800c88a:	bf18      	it	ne
 800c88c:	2300      	movne	r3, #0
 800c88e:	e7f9      	b.n	800c884 <strchr+0xe>

0800c890 <strcpy>:
 800c890:	4603      	mov	r3, r0
 800c892:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c896:	f803 2b01 	strb.w	r2, [r3], #1
 800c89a:	2a00      	cmp	r2, #0
 800c89c:	d1f9      	bne.n	800c892 <strcpy+0x2>
 800c89e:	4770      	bx	lr

0800c8a0 <strncpy>:
 800c8a0:	b510      	push	{r4, lr}
 800c8a2:	3901      	subs	r1, #1
 800c8a4:	4603      	mov	r3, r0
 800c8a6:	b132      	cbz	r2, 800c8b6 <strncpy+0x16>
 800c8a8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800c8ac:	f803 4b01 	strb.w	r4, [r3], #1
 800c8b0:	3a01      	subs	r2, #1
 800c8b2:	2c00      	cmp	r4, #0
 800c8b4:	d1f7      	bne.n	800c8a6 <strncpy+0x6>
 800c8b6:	441a      	add	r2, r3
 800c8b8:	2100      	movs	r1, #0
 800c8ba:	4293      	cmp	r3, r2
 800c8bc:	d100      	bne.n	800c8c0 <strncpy+0x20>
 800c8be:	bd10      	pop	{r4, pc}
 800c8c0:	f803 1b01 	strb.w	r1, [r3], #1
 800c8c4:	e7f9      	b.n	800c8ba <strncpy+0x1a>

0800c8c6 <strstr>:
 800c8c6:	780a      	ldrb	r2, [r1, #0]
 800c8c8:	b570      	push	{r4, r5, r6, lr}
 800c8ca:	b96a      	cbnz	r2, 800c8e8 <strstr+0x22>
 800c8cc:	bd70      	pop	{r4, r5, r6, pc}
 800c8ce:	429a      	cmp	r2, r3
 800c8d0:	d109      	bne.n	800c8e6 <strstr+0x20>
 800c8d2:	460c      	mov	r4, r1
 800c8d4:	4605      	mov	r5, r0
 800c8d6:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800c8da:	2b00      	cmp	r3, #0
 800c8dc:	d0f6      	beq.n	800c8cc <strstr+0x6>
 800c8de:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800c8e2:	429e      	cmp	r6, r3
 800c8e4:	d0f7      	beq.n	800c8d6 <strstr+0x10>
 800c8e6:	3001      	adds	r0, #1
 800c8e8:	7803      	ldrb	r3, [r0, #0]
 800c8ea:	2b00      	cmp	r3, #0
 800c8ec:	d1ef      	bne.n	800c8ce <strstr+0x8>
 800c8ee:	4618      	mov	r0, r3
 800c8f0:	e7ec      	b.n	800c8cc <strstr+0x6>
	...

0800c8f4 <_strtol_l.constprop.0>:
 800c8f4:	2b01      	cmp	r3, #1
 800c8f6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c8fa:	d001      	beq.n	800c900 <_strtol_l.constprop.0+0xc>
 800c8fc:	2b24      	cmp	r3, #36	; 0x24
 800c8fe:	d906      	bls.n	800c90e <_strtol_l.constprop.0+0x1a>
 800c900:	f7ff fd24 	bl	800c34c <__errno>
 800c904:	2316      	movs	r3, #22
 800c906:	6003      	str	r3, [r0, #0]
 800c908:	2000      	movs	r0, #0
 800c90a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c90e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800c9f4 <_strtol_l.constprop.0+0x100>
 800c912:	460d      	mov	r5, r1
 800c914:	462e      	mov	r6, r5
 800c916:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c91a:	f814 700c 	ldrb.w	r7, [r4, ip]
 800c91e:	f017 0708 	ands.w	r7, r7, #8
 800c922:	d1f7      	bne.n	800c914 <_strtol_l.constprop.0+0x20>
 800c924:	2c2d      	cmp	r4, #45	; 0x2d
 800c926:	d132      	bne.n	800c98e <_strtol_l.constprop.0+0x9a>
 800c928:	782c      	ldrb	r4, [r5, #0]
 800c92a:	2701      	movs	r7, #1
 800c92c:	1cb5      	adds	r5, r6, #2
 800c92e:	2b00      	cmp	r3, #0
 800c930:	d05b      	beq.n	800c9ea <_strtol_l.constprop.0+0xf6>
 800c932:	2b10      	cmp	r3, #16
 800c934:	d109      	bne.n	800c94a <_strtol_l.constprop.0+0x56>
 800c936:	2c30      	cmp	r4, #48	; 0x30
 800c938:	d107      	bne.n	800c94a <_strtol_l.constprop.0+0x56>
 800c93a:	782c      	ldrb	r4, [r5, #0]
 800c93c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800c940:	2c58      	cmp	r4, #88	; 0x58
 800c942:	d14d      	bne.n	800c9e0 <_strtol_l.constprop.0+0xec>
 800c944:	786c      	ldrb	r4, [r5, #1]
 800c946:	2310      	movs	r3, #16
 800c948:	3502      	adds	r5, #2
 800c94a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800c94e:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800c952:	f04f 0c00 	mov.w	ip, #0
 800c956:	fbb8 f9f3 	udiv	r9, r8, r3
 800c95a:	4666      	mov	r6, ip
 800c95c:	fb03 8a19 	mls	sl, r3, r9, r8
 800c960:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800c964:	f1be 0f09 	cmp.w	lr, #9
 800c968:	d816      	bhi.n	800c998 <_strtol_l.constprop.0+0xa4>
 800c96a:	4674      	mov	r4, lr
 800c96c:	42a3      	cmp	r3, r4
 800c96e:	dd24      	ble.n	800c9ba <_strtol_l.constprop.0+0xc6>
 800c970:	f1bc 0f00 	cmp.w	ip, #0
 800c974:	db1e      	blt.n	800c9b4 <_strtol_l.constprop.0+0xc0>
 800c976:	45b1      	cmp	r9, r6
 800c978:	d31c      	bcc.n	800c9b4 <_strtol_l.constprop.0+0xc0>
 800c97a:	d101      	bne.n	800c980 <_strtol_l.constprop.0+0x8c>
 800c97c:	45a2      	cmp	sl, r4
 800c97e:	db19      	blt.n	800c9b4 <_strtol_l.constprop.0+0xc0>
 800c980:	fb06 4603 	mla	r6, r6, r3, r4
 800c984:	f04f 0c01 	mov.w	ip, #1
 800c988:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c98c:	e7e8      	b.n	800c960 <_strtol_l.constprop.0+0x6c>
 800c98e:	2c2b      	cmp	r4, #43	; 0x2b
 800c990:	bf04      	itt	eq
 800c992:	782c      	ldrbeq	r4, [r5, #0]
 800c994:	1cb5      	addeq	r5, r6, #2
 800c996:	e7ca      	b.n	800c92e <_strtol_l.constprop.0+0x3a>
 800c998:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800c99c:	f1be 0f19 	cmp.w	lr, #25
 800c9a0:	d801      	bhi.n	800c9a6 <_strtol_l.constprop.0+0xb2>
 800c9a2:	3c37      	subs	r4, #55	; 0x37
 800c9a4:	e7e2      	b.n	800c96c <_strtol_l.constprop.0+0x78>
 800c9a6:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800c9aa:	f1be 0f19 	cmp.w	lr, #25
 800c9ae:	d804      	bhi.n	800c9ba <_strtol_l.constprop.0+0xc6>
 800c9b0:	3c57      	subs	r4, #87	; 0x57
 800c9b2:	e7db      	b.n	800c96c <_strtol_l.constprop.0+0x78>
 800c9b4:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 800c9b8:	e7e6      	b.n	800c988 <_strtol_l.constprop.0+0x94>
 800c9ba:	f1bc 0f00 	cmp.w	ip, #0
 800c9be:	da05      	bge.n	800c9cc <_strtol_l.constprop.0+0xd8>
 800c9c0:	2322      	movs	r3, #34	; 0x22
 800c9c2:	6003      	str	r3, [r0, #0]
 800c9c4:	4646      	mov	r6, r8
 800c9c6:	b942      	cbnz	r2, 800c9da <_strtol_l.constprop.0+0xe6>
 800c9c8:	4630      	mov	r0, r6
 800c9ca:	e79e      	b.n	800c90a <_strtol_l.constprop.0+0x16>
 800c9cc:	b107      	cbz	r7, 800c9d0 <_strtol_l.constprop.0+0xdc>
 800c9ce:	4276      	negs	r6, r6
 800c9d0:	2a00      	cmp	r2, #0
 800c9d2:	d0f9      	beq.n	800c9c8 <_strtol_l.constprop.0+0xd4>
 800c9d4:	f1bc 0f00 	cmp.w	ip, #0
 800c9d8:	d000      	beq.n	800c9dc <_strtol_l.constprop.0+0xe8>
 800c9da:	1e69      	subs	r1, r5, #1
 800c9dc:	6011      	str	r1, [r2, #0]
 800c9de:	e7f3      	b.n	800c9c8 <_strtol_l.constprop.0+0xd4>
 800c9e0:	2430      	movs	r4, #48	; 0x30
 800c9e2:	2b00      	cmp	r3, #0
 800c9e4:	d1b1      	bne.n	800c94a <_strtol_l.constprop.0+0x56>
 800c9e6:	2308      	movs	r3, #8
 800c9e8:	e7af      	b.n	800c94a <_strtol_l.constprop.0+0x56>
 800c9ea:	2c30      	cmp	r4, #48	; 0x30
 800c9ec:	d0a5      	beq.n	800c93a <_strtol_l.constprop.0+0x46>
 800c9ee:	230a      	movs	r3, #10
 800c9f0:	e7ab      	b.n	800c94a <_strtol_l.constprop.0+0x56>
 800c9f2:	bf00      	nop
 800c9f4:	0800f8a5 	.word	0x0800f8a5

0800c9f8 <strtol>:
 800c9f8:	4613      	mov	r3, r2
 800c9fa:	460a      	mov	r2, r1
 800c9fc:	4601      	mov	r1, r0
 800c9fe:	4802      	ldr	r0, [pc, #8]	; (800ca08 <strtol+0x10>)
 800ca00:	6800      	ldr	r0, [r0, #0]
 800ca02:	f7ff bf77 	b.w	800c8f4 <_strtol_l.constprop.0>
 800ca06:	bf00      	nop
 800ca08:	200000a0 	.word	0x200000a0

0800ca0c <_vsniprintf_r>:
 800ca0c:	b530      	push	{r4, r5, lr}
 800ca0e:	4614      	mov	r4, r2
 800ca10:	2c00      	cmp	r4, #0
 800ca12:	b09b      	sub	sp, #108	; 0x6c
 800ca14:	4605      	mov	r5, r0
 800ca16:	461a      	mov	r2, r3
 800ca18:	da05      	bge.n	800ca26 <_vsniprintf_r+0x1a>
 800ca1a:	238b      	movs	r3, #139	; 0x8b
 800ca1c:	6003      	str	r3, [r0, #0]
 800ca1e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ca22:	b01b      	add	sp, #108	; 0x6c
 800ca24:	bd30      	pop	{r4, r5, pc}
 800ca26:	f44f 7302 	mov.w	r3, #520	; 0x208
 800ca2a:	f8ad 300c 	strh.w	r3, [sp, #12]
 800ca2e:	bf14      	ite	ne
 800ca30:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 800ca34:	4623      	moveq	r3, r4
 800ca36:	9302      	str	r3, [sp, #8]
 800ca38:	9305      	str	r3, [sp, #20]
 800ca3a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800ca3e:	9100      	str	r1, [sp, #0]
 800ca40:	9104      	str	r1, [sp, #16]
 800ca42:	f8ad 300e 	strh.w	r3, [sp, #14]
 800ca46:	4669      	mov	r1, sp
 800ca48:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800ca4a:	f000 f881 	bl	800cb50 <_svfiprintf_r>
 800ca4e:	1c43      	adds	r3, r0, #1
 800ca50:	bfbc      	itt	lt
 800ca52:	238b      	movlt	r3, #139	; 0x8b
 800ca54:	602b      	strlt	r3, [r5, #0]
 800ca56:	2c00      	cmp	r4, #0
 800ca58:	d0e3      	beq.n	800ca22 <_vsniprintf_r+0x16>
 800ca5a:	9b00      	ldr	r3, [sp, #0]
 800ca5c:	2200      	movs	r2, #0
 800ca5e:	701a      	strb	r2, [r3, #0]
 800ca60:	e7df      	b.n	800ca22 <_vsniprintf_r+0x16>
	...

0800ca64 <vsniprintf>:
 800ca64:	b507      	push	{r0, r1, r2, lr}
 800ca66:	9300      	str	r3, [sp, #0]
 800ca68:	4613      	mov	r3, r2
 800ca6a:	460a      	mov	r2, r1
 800ca6c:	4601      	mov	r1, r0
 800ca6e:	4803      	ldr	r0, [pc, #12]	; (800ca7c <vsniprintf+0x18>)
 800ca70:	6800      	ldr	r0, [r0, #0]
 800ca72:	f7ff ffcb 	bl	800ca0c <_vsniprintf_r>
 800ca76:	b003      	add	sp, #12
 800ca78:	f85d fb04 	ldr.w	pc, [sp], #4
 800ca7c:	200000a0 	.word	0x200000a0

0800ca80 <__malloc_lock>:
 800ca80:	4801      	ldr	r0, [pc, #4]	; (800ca88 <__malloc_lock+0x8>)
 800ca82:	f7ff bd39 	b.w	800c4f8 <__retarget_lock_acquire_recursive>
 800ca86:	bf00      	nop
 800ca88:	200069f8 	.word	0x200069f8

0800ca8c <__malloc_unlock>:
 800ca8c:	4801      	ldr	r0, [pc, #4]	; (800ca94 <__malloc_unlock+0x8>)
 800ca8e:	f7ff bd34 	b.w	800c4fa <__retarget_lock_release_recursive>
 800ca92:	bf00      	nop
 800ca94:	200069f8 	.word	0x200069f8

0800ca98 <__ssputs_r>:
 800ca98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ca9c:	688e      	ldr	r6, [r1, #8]
 800ca9e:	429e      	cmp	r6, r3
 800caa0:	4682      	mov	sl, r0
 800caa2:	460c      	mov	r4, r1
 800caa4:	4690      	mov	r8, r2
 800caa6:	461f      	mov	r7, r3
 800caa8:	d838      	bhi.n	800cb1c <__ssputs_r+0x84>
 800caaa:	898a      	ldrh	r2, [r1, #12]
 800caac:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800cab0:	d032      	beq.n	800cb18 <__ssputs_r+0x80>
 800cab2:	6825      	ldr	r5, [r4, #0]
 800cab4:	6909      	ldr	r1, [r1, #16]
 800cab6:	eba5 0901 	sub.w	r9, r5, r1
 800caba:	6965      	ldr	r5, [r4, #20]
 800cabc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800cac0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800cac4:	3301      	adds	r3, #1
 800cac6:	444b      	add	r3, r9
 800cac8:	106d      	asrs	r5, r5, #1
 800caca:	429d      	cmp	r5, r3
 800cacc:	bf38      	it	cc
 800cace:	461d      	movcc	r5, r3
 800cad0:	0553      	lsls	r3, r2, #21
 800cad2:	d531      	bpl.n	800cb38 <__ssputs_r+0xa0>
 800cad4:	4629      	mov	r1, r5
 800cad6:	f7ff fdb1 	bl	800c63c <_malloc_r>
 800cada:	4606      	mov	r6, r0
 800cadc:	b950      	cbnz	r0, 800caf4 <__ssputs_r+0x5c>
 800cade:	230c      	movs	r3, #12
 800cae0:	f8ca 3000 	str.w	r3, [sl]
 800cae4:	89a3      	ldrh	r3, [r4, #12]
 800cae6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800caea:	81a3      	strh	r3, [r4, #12]
 800caec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800caf0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800caf4:	6921      	ldr	r1, [r4, #16]
 800caf6:	464a      	mov	r2, r9
 800caf8:	f7ff fd08 	bl	800c50c <memcpy>
 800cafc:	89a3      	ldrh	r3, [r4, #12]
 800cafe:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800cb02:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cb06:	81a3      	strh	r3, [r4, #12]
 800cb08:	6126      	str	r6, [r4, #16]
 800cb0a:	6165      	str	r5, [r4, #20]
 800cb0c:	444e      	add	r6, r9
 800cb0e:	eba5 0509 	sub.w	r5, r5, r9
 800cb12:	6026      	str	r6, [r4, #0]
 800cb14:	60a5      	str	r5, [r4, #8]
 800cb16:	463e      	mov	r6, r7
 800cb18:	42be      	cmp	r6, r7
 800cb1a:	d900      	bls.n	800cb1e <__ssputs_r+0x86>
 800cb1c:	463e      	mov	r6, r7
 800cb1e:	6820      	ldr	r0, [r4, #0]
 800cb20:	4632      	mov	r2, r6
 800cb22:	4641      	mov	r1, r8
 800cb24:	f000 faa8 	bl	800d078 <memmove>
 800cb28:	68a3      	ldr	r3, [r4, #8]
 800cb2a:	1b9b      	subs	r3, r3, r6
 800cb2c:	60a3      	str	r3, [r4, #8]
 800cb2e:	6823      	ldr	r3, [r4, #0]
 800cb30:	4433      	add	r3, r6
 800cb32:	6023      	str	r3, [r4, #0]
 800cb34:	2000      	movs	r0, #0
 800cb36:	e7db      	b.n	800caf0 <__ssputs_r+0x58>
 800cb38:	462a      	mov	r2, r5
 800cb3a:	f000 fab7 	bl	800d0ac <_realloc_r>
 800cb3e:	4606      	mov	r6, r0
 800cb40:	2800      	cmp	r0, #0
 800cb42:	d1e1      	bne.n	800cb08 <__ssputs_r+0x70>
 800cb44:	6921      	ldr	r1, [r4, #16]
 800cb46:	4650      	mov	r0, sl
 800cb48:	f7ff fd0c 	bl	800c564 <_free_r>
 800cb4c:	e7c7      	b.n	800cade <__ssputs_r+0x46>
	...

0800cb50 <_svfiprintf_r>:
 800cb50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb54:	4698      	mov	r8, r3
 800cb56:	898b      	ldrh	r3, [r1, #12]
 800cb58:	061b      	lsls	r3, r3, #24
 800cb5a:	b09d      	sub	sp, #116	; 0x74
 800cb5c:	4607      	mov	r7, r0
 800cb5e:	460d      	mov	r5, r1
 800cb60:	4614      	mov	r4, r2
 800cb62:	d50e      	bpl.n	800cb82 <_svfiprintf_r+0x32>
 800cb64:	690b      	ldr	r3, [r1, #16]
 800cb66:	b963      	cbnz	r3, 800cb82 <_svfiprintf_r+0x32>
 800cb68:	2140      	movs	r1, #64	; 0x40
 800cb6a:	f7ff fd67 	bl	800c63c <_malloc_r>
 800cb6e:	6028      	str	r0, [r5, #0]
 800cb70:	6128      	str	r0, [r5, #16]
 800cb72:	b920      	cbnz	r0, 800cb7e <_svfiprintf_r+0x2e>
 800cb74:	230c      	movs	r3, #12
 800cb76:	603b      	str	r3, [r7, #0]
 800cb78:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800cb7c:	e0d1      	b.n	800cd22 <_svfiprintf_r+0x1d2>
 800cb7e:	2340      	movs	r3, #64	; 0x40
 800cb80:	616b      	str	r3, [r5, #20]
 800cb82:	2300      	movs	r3, #0
 800cb84:	9309      	str	r3, [sp, #36]	; 0x24
 800cb86:	2320      	movs	r3, #32
 800cb88:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cb8c:	f8cd 800c 	str.w	r8, [sp, #12]
 800cb90:	2330      	movs	r3, #48	; 0x30
 800cb92:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800cd3c <_svfiprintf_r+0x1ec>
 800cb96:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cb9a:	f04f 0901 	mov.w	r9, #1
 800cb9e:	4623      	mov	r3, r4
 800cba0:	469a      	mov	sl, r3
 800cba2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cba6:	b10a      	cbz	r2, 800cbac <_svfiprintf_r+0x5c>
 800cba8:	2a25      	cmp	r2, #37	; 0x25
 800cbaa:	d1f9      	bne.n	800cba0 <_svfiprintf_r+0x50>
 800cbac:	ebba 0b04 	subs.w	fp, sl, r4
 800cbb0:	d00b      	beq.n	800cbca <_svfiprintf_r+0x7a>
 800cbb2:	465b      	mov	r3, fp
 800cbb4:	4622      	mov	r2, r4
 800cbb6:	4629      	mov	r1, r5
 800cbb8:	4638      	mov	r0, r7
 800cbba:	f7ff ff6d 	bl	800ca98 <__ssputs_r>
 800cbbe:	3001      	adds	r0, #1
 800cbc0:	f000 80aa 	beq.w	800cd18 <_svfiprintf_r+0x1c8>
 800cbc4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cbc6:	445a      	add	r2, fp
 800cbc8:	9209      	str	r2, [sp, #36]	; 0x24
 800cbca:	f89a 3000 	ldrb.w	r3, [sl]
 800cbce:	2b00      	cmp	r3, #0
 800cbd0:	f000 80a2 	beq.w	800cd18 <_svfiprintf_r+0x1c8>
 800cbd4:	2300      	movs	r3, #0
 800cbd6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800cbda:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cbde:	f10a 0a01 	add.w	sl, sl, #1
 800cbe2:	9304      	str	r3, [sp, #16]
 800cbe4:	9307      	str	r3, [sp, #28]
 800cbe6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cbea:	931a      	str	r3, [sp, #104]	; 0x68
 800cbec:	4654      	mov	r4, sl
 800cbee:	2205      	movs	r2, #5
 800cbf0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cbf4:	4851      	ldr	r0, [pc, #324]	; (800cd3c <_svfiprintf_r+0x1ec>)
 800cbf6:	f7f3 faf3 	bl	80001e0 <memchr>
 800cbfa:	9a04      	ldr	r2, [sp, #16]
 800cbfc:	b9d8      	cbnz	r0, 800cc36 <_svfiprintf_r+0xe6>
 800cbfe:	06d0      	lsls	r0, r2, #27
 800cc00:	bf44      	itt	mi
 800cc02:	2320      	movmi	r3, #32
 800cc04:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cc08:	0711      	lsls	r1, r2, #28
 800cc0a:	bf44      	itt	mi
 800cc0c:	232b      	movmi	r3, #43	; 0x2b
 800cc0e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cc12:	f89a 3000 	ldrb.w	r3, [sl]
 800cc16:	2b2a      	cmp	r3, #42	; 0x2a
 800cc18:	d015      	beq.n	800cc46 <_svfiprintf_r+0xf6>
 800cc1a:	9a07      	ldr	r2, [sp, #28]
 800cc1c:	4654      	mov	r4, sl
 800cc1e:	2000      	movs	r0, #0
 800cc20:	f04f 0c0a 	mov.w	ip, #10
 800cc24:	4621      	mov	r1, r4
 800cc26:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cc2a:	3b30      	subs	r3, #48	; 0x30
 800cc2c:	2b09      	cmp	r3, #9
 800cc2e:	d94e      	bls.n	800ccce <_svfiprintf_r+0x17e>
 800cc30:	b1b0      	cbz	r0, 800cc60 <_svfiprintf_r+0x110>
 800cc32:	9207      	str	r2, [sp, #28]
 800cc34:	e014      	b.n	800cc60 <_svfiprintf_r+0x110>
 800cc36:	eba0 0308 	sub.w	r3, r0, r8
 800cc3a:	fa09 f303 	lsl.w	r3, r9, r3
 800cc3e:	4313      	orrs	r3, r2
 800cc40:	9304      	str	r3, [sp, #16]
 800cc42:	46a2      	mov	sl, r4
 800cc44:	e7d2      	b.n	800cbec <_svfiprintf_r+0x9c>
 800cc46:	9b03      	ldr	r3, [sp, #12]
 800cc48:	1d19      	adds	r1, r3, #4
 800cc4a:	681b      	ldr	r3, [r3, #0]
 800cc4c:	9103      	str	r1, [sp, #12]
 800cc4e:	2b00      	cmp	r3, #0
 800cc50:	bfbb      	ittet	lt
 800cc52:	425b      	neglt	r3, r3
 800cc54:	f042 0202 	orrlt.w	r2, r2, #2
 800cc58:	9307      	strge	r3, [sp, #28]
 800cc5a:	9307      	strlt	r3, [sp, #28]
 800cc5c:	bfb8      	it	lt
 800cc5e:	9204      	strlt	r2, [sp, #16]
 800cc60:	7823      	ldrb	r3, [r4, #0]
 800cc62:	2b2e      	cmp	r3, #46	; 0x2e
 800cc64:	d10c      	bne.n	800cc80 <_svfiprintf_r+0x130>
 800cc66:	7863      	ldrb	r3, [r4, #1]
 800cc68:	2b2a      	cmp	r3, #42	; 0x2a
 800cc6a:	d135      	bne.n	800ccd8 <_svfiprintf_r+0x188>
 800cc6c:	9b03      	ldr	r3, [sp, #12]
 800cc6e:	1d1a      	adds	r2, r3, #4
 800cc70:	681b      	ldr	r3, [r3, #0]
 800cc72:	9203      	str	r2, [sp, #12]
 800cc74:	2b00      	cmp	r3, #0
 800cc76:	bfb8      	it	lt
 800cc78:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800cc7c:	3402      	adds	r4, #2
 800cc7e:	9305      	str	r3, [sp, #20]
 800cc80:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800cd4c <_svfiprintf_r+0x1fc>
 800cc84:	7821      	ldrb	r1, [r4, #0]
 800cc86:	2203      	movs	r2, #3
 800cc88:	4650      	mov	r0, sl
 800cc8a:	f7f3 faa9 	bl	80001e0 <memchr>
 800cc8e:	b140      	cbz	r0, 800cca2 <_svfiprintf_r+0x152>
 800cc90:	2340      	movs	r3, #64	; 0x40
 800cc92:	eba0 000a 	sub.w	r0, r0, sl
 800cc96:	fa03 f000 	lsl.w	r0, r3, r0
 800cc9a:	9b04      	ldr	r3, [sp, #16]
 800cc9c:	4303      	orrs	r3, r0
 800cc9e:	3401      	adds	r4, #1
 800cca0:	9304      	str	r3, [sp, #16]
 800cca2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cca6:	4826      	ldr	r0, [pc, #152]	; (800cd40 <_svfiprintf_r+0x1f0>)
 800cca8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ccac:	2206      	movs	r2, #6
 800ccae:	f7f3 fa97 	bl	80001e0 <memchr>
 800ccb2:	2800      	cmp	r0, #0
 800ccb4:	d038      	beq.n	800cd28 <_svfiprintf_r+0x1d8>
 800ccb6:	4b23      	ldr	r3, [pc, #140]	; (800cd44 <_svfiprintf_r+0x1f4>)
 800ccb8:	bb1b      	cbnz	r3, 800cd02 <_svfiprintf_r+0x1b2>
 800ccba:	9b03      	ldr	r3, [sp, #12]
 800ccbc:	3307      	adds	r3, #7
 800ccbe:	f023 0307 	bic.w	r3, r3, #7
 800ccc2:	3308      	adds	r3, #8
 800ccc4:	9303      	str	r3, [sp, #12]
 800ccc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ccc8:	4433      	add	r3, r6
 800ccca:	9309      	str	r3, [sp, #36]	; 0x24
 800cccc:	e767      	b.n	800cb9e <_svfiprintf_r+0x4e>
 800ccce:	fb0c 3202 	mla	r2, ip, r2, r3
 800ccd2:	460c      	mov	r4, r1
 800ccd4:	2001      	movs	r0, #1
 800ccd6:	e7a5      	b.n	800cc24 <_svfiprintf_r+0xd4>
 800ccd8:	2300      	movs	r3, #0
 800ccda:	3401      	adds	r4, #1
 800ccdc:	9305      	str	r3, [sp, #20]
 800ccde:	4619      	mov	r1, r3
 800cce0:	f04f 0c0a 	mov.w	ip, #10
 800cce4:	4620      	mov	r0, r4
 800cce6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ccea:	3a30      	subs	r2, #48	; 0x30
 800ccec:	2a09      	cmp	r2, #9
 800ccee:	d903      	bls.n	800ccf8 <_svfiprintf_r+0x1a8>
 800ccf0:	2b00      	cmp	r3, #0
 800ccf2:	d0c5      	beq.n	800cc80 <_svfiprintf_r+0x130>
 800ccf4:	9105      	str	r1, [sp, #20]
 800ccf6:	e7c3      	b.n	800cc80 <_svfiprintf_r+0x130>
 800ccf8:	fb0c 2101 	mla	r1, ip, r1, r2
 800ccfc:	4604      	mov	r4, r0
 800ccfe:	2301      	movs	r3, #1
 800cd00:	e7f0      	b.n	800cce4 <_svfiprintf_r+0x194>
 800cd02:	ab03      	add	r3, sp, #12
 800cd04:	9300      	str	r3, [sp, #0]
 800cd06:	462a      	mov	r2, r5
 800cd08:	4b0f      	ldr	r3, [pc, #60]	; (800cd48 <_svfiprintf_r+0x1f8>)
 800cd0a:	a904      	add	r1, sp, #16
 800cd0c:	4638      	mov	r0, r7
 800cd0e:	f3af 8000 	nop.w
 800cd12:	1c42      	adds	r2, r0, #1
 800cd14:	4606      	mov	r6, r0
 800cd16:	d1d6      	bne.n	800ccc6 <_svfiprintf_r+0x176>
 800cd18:	89ab      	ldrh	r3, [r5, #12]
 800cd1a:	065b      	lsls	r3, r3, #25
 800cd1c:	f53f af2c 	bmi.w	800cb78 <_svfiprintf_r+0x28>
 800cd20:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cd22:	b01d      	add	sp, #116	; 0x74
 800cd24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd28:	ab03      	add	r3, sp, #12
 800cd2a:	9300      	str	r3, [sp, #0]
 800cd2c:	462a      	mov	r2, r5
 800cd2e:	4b06      	ldr	r3, [pc, #24]	; (800cd48 <_svfiprintf_r+0x1f8>)
 800cd30:	a904      	add	r1, sp, #16
 800cd32:	4638      	mov	r0, r7
 800cd34:	f000 f87a 	bl	800ce2c <_printf_i>
 800cd38:	e7eb      	b.n	800cd12 <_svfiprintf_r+0x1c2>
 800cd3a:	bf00      	nop
 800cd3c:	0800f9a5 	.word	0x0800f9a5
 800cd40:	0800f9af 	.word	0x0800f9af
 800cd44:	00000000 	.word	0x00000000
 800cd48:	0800ca99 	.word	0x0800ca99
 800cd4c:	0800f9ab 	.word	0x0800f9ab

0800cd50 <_printf_common>:
 800cd50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cd54:	4616      	mov	r6, r2
 800cd56:	4699      	mov	r9, r3
 800cd58:	688a      	ldr	r2, [r1, #8]
 800cd5a:	690b      	ldr	r3, [r1, #16]
 800cd5c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800cd60:	4293      	cmp	r3, r2
 800cd62:	bfb8      	it	lt
 800cd64:	4613      	movlt	r3, r2
 800cd66:	6033      	str	r3, [r6, #0]
 800cd68:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800cd6c:	4607      	mov	r7, r0
 800cd6e:	460c      	mov	r4, r1
 800cd70:	b10a      	cbz	r2, 800cd76 <_printf_common+0x26>
 800cd72:	3301      	adds	r3, #1
 800cd74:	6033      	str	r3, [r6, #0]
 800cd76:	6823      	ldr	r3, [r4, #0]
 800cd78:	0699      	lsls	r1, r3, #26
 800cd7a:	bf42      	ittt	mi
 800cd7c:	6833      	ldrmi	r3, [r6, #0]
 800cd7e:	3302      	addmi	r3, #2
 800cd80:	6033      	strmi	r3, [r6, #0]
 800cd82:	6825      	ldr	r5, [r4, #0]
 800cd84:	f015 0506 	ands.w	r5, r5, #6
 800cd88:	d106      	bne.n	800cd98 <_printf_common+0x48>
 800cd8a:	f104 0a19 	add.w	sl, r4, #25
 800cd8e:	68e3      	ldr	r3, [r4, #12]
 800cd90:	6832      	ldr	r2, [r6, #0]
 800cd92:	1a9b      	subs	r3, r3, r2
 800cd94:	42ab      	cmp	r3, r5
 800cd96:	dc26      	bgt.n	800cde6 <_printf_common+0x96>
 800cd98:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800cd9c:	1e13      	subs	r3, r2, #0
 800cd9e:	6822      	ldr	r2, [r4, #0]
 800cda0:	bf18      	it	ne
 800cda2:	2301      	movne	r3, #1
 800cda4:	0692      	lsls	r2, r2, #26
 800cda6:	d42b      	bmi.n	800ce00 <_printf_common+0xb0>
 800cda8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800cdac:	4649      	mov	r1, r9
 800cdae:	4638      	mov	r0, r7
 800cdb0:	47c0      	blx	r8
 800cdb2:	3001      	adds	r0, #1
 800cdb4:	d01e      	beq.n	800cdf4 <_printf_common+0xa4>
 800cdb6:	6823      	ldr	r3, [r4, #0]
 800cdb8:	68e5      	ldr	r5, [r4, #12]
 800cdba:	6832      	ldr	r2, [r6, #0]
 800cdbc:	f003 0306 	and.w	r3, r3, #6
 800cdc0:	2b04      	cmp	r3, #4
 800cdc2:	bf08      	it	eq
 800cdc4:	1aad      	subeq	r5, r5, r2
 800cdc6:	68a3      	ldr	r3, [r4, #8]
 800cdc8:	6922      	ldr	r2, [r4, #16]
 800cdca:	bf0c      	ite	eq
 800cdcc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800cdd0:	2500      	movne	r5, #0
 800cdd2:	4293      	cmp	r3, r2
 800cdd4:	bfc4      	itt	gt
 800cdd6:	1a9b      	subgt	r3, r3, r2
 800cdd8:	18ed      	addgt	r5, r5, r3
 800cdda:	2600      	movs	r6, #0
 800cddc:	341a      	adds	r4, #26
 800cdde:	42b5      	cmp	r5, r6
 800cde0:	d11a      	bne.n	800ce18 <_printf_common+0xc8>
 800cde2:	2000      	movs	r0, #0
 800cde4:	e008      	b.n	800cdf8 <_printf_common+0xa8>
 800cde6:	2301      	movs	r3, #1
 800cde8:	4652      	mov	r2, sl
 800cdea:	4649      	mov	r1, r9
 800cdec:	4638      	mov	r0, r7
 800cdee:	47c0      	blx	r8
 800cdf0:	3001      	adds	r0, #1
 800cdf2:	d103      	bne.n	800cdfc <_printf_common+0xac>
 800cdf4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800cdf8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cdfc:	3501      	adds	r5, #1
 800cdfe:	e7c6      	b.n	800cd8e <_printf_common+0x3e>
 800ce00:	18e1      	adds	r1, r4, r3
 800ce02:	1c5a      	adds	r2, r3, #1
 800ce04:	2030      	movs	r0, #48	; 0x30
 800ce06:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ce0a:	4422      	add	r2, r4
 800ce0c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ce10:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ce14:	3302      	adds	r3, #2
 800ce16:	e7c7      	b.n	800cda8 <_printf_common+0x58>
 800ce18:	2301      	movs	r3, #1
 800ce1a:	4622      	mov	r2, r4
 800ce1c:	4649      	mov	r1, r9
 800ce1e:	4638      	mov	r0, r7
 800ce20:	47c0      	blx	r8
 800ce22:	3001      	adds	r0, #1
 800ce24:	d0e6      	beq.n	800cdf4 <_printf_common+0xa4>
 800ce26:	3601      	adds	r6, #1
 800ce28:	e7d9      	b.n	800cdde <_printf_common+0x8e>
	...

0800ce2c <_printf_i>:
 800ce2c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ce30:	7e0f      	ldrb	r7, [r1, #24]
 800ce32:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800ce34:	2f78      	cmp	r7, #120	; 0x78
 800ce36:	4691      	mov	r9, r2
 800ce38:	4680      	mov	r8, r0
 800ce3a:	460c      	mov	r4, r1
 800ce3c:	469a      	mov	sl, r3
 800ce3e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800ce42:	d807      	bhi.n	800ce54 <_printf_i+0x28>
 800ce44:	2f62      	cmp	r7, #98	; 0x62
 800ce46:	d80a      	bhi.n	800ce5e <_printf_i+0x32>
 800ce48:	2f00      	cmp	r7, #0
 800ce4a:	f000 80d8 	beq.w	800cffe <_printf_i+0x1d2>
 800ce4e:	2f58      	cmp	r7, #88	; 0x58
 800ce50:	f000 80a3 	beq.w	800cf9a <_printf_i+0x16e>
 800ce54:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ce58:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800ce5c:	e03a      	b.n	800ced4 <_printf_i+0xa8>
 800ce5e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ce62:	2b15      	cmp	r3, #21
 800ce64:	d8f6      	bhi.n	800ce54 <_printf_i+0x28>
 800ce66:	a101      	add	r1, pc, #4	; (adr r1, 800ce6c <_printf_i+0x40>)
 800ce68:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ce6c:	0800cec5 	.word	0x0800cec5
 800ce70:	0800ced9 	.word	0x0800ced9
 800ce74:	0800ce55 	.word	0x0800ce55
 800ce78:	0800ce55 	.word	0x0800ce55
 800ce7c:	0800ce55 	.word	0x0800ce55
 800ce80:	0800ce55 	.word	0x0800ce55
 800ce84:	0800ced9 	.word	0x0800ced9
 800ce88:	0800ce55 	.word	0x0800ce55
 800ce8c:	0800ce55 	.word	0x0800ce55
 800ce90:	0800ce55 	.word	0x0800ce55
 800ce94:	0800ce55 	.word	0x0800ce55
 800ce98:	0800cfe5 	.word	0x0800cfe5
 800ce9c:	0800cf09 	.word	0x0800cf09
 800cea0:	0800cfc7 	.word	0x0800cfc7
 800cea4:	0800ce55 	.word	0x0800ce55
 800cea8:	0800ce55 	.word	0x0800ce55
 800ceac:	0800d007 	.word	0x0800d007
 800ceb0:	0800ce55 	.word	0x0800ce55
 800ceb4:	0800cf09 	.word	0x0800cf09
 800ceb8:	0800ce55 	.word	0x0800ce55
 800cebc:	0800ce55 	.word	0x0800ce55
 800cec0:	0800cfcf 	.word	0x0800cfcf
 800cec4:	682b      	ldr	r3, [r5, #0]
 800cec6:	1d1a      	adds	r2, r3, #4
 800cec8:	681b      	ldr	r3, [r3, #0]
 800ceca:	602a      	str	r2, [r5, #0]
 800cecc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ced0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ced4:	2301      	movs	r3, #1
 800ced6:	e0a3      	b.n	800d020 <_printf_i+0x1f4>
 800ced8:	6820      	ldr	r0, [r4, #0]
 800ceda:	6829      	ldr	r1, [r5, #0]
 800cedc:	0606      	lsls	r6, r0, #24
 800cede:	f101 0304 	add.w	r3, r1, #4
 800cee2:	d50a      	bpl.n	800cefa <_printf_i+0xce>
 800cee4:	680e      	ldr	r6, [r1, #0]
 800cee6:	602b      	str	r3, [r5, #0]
 800cee8:	2e00      	cmp	r6, #0
 800ceea:	da03      	bge.n	800cef4 <_printf_i+0xc8>
 800ceec:	232d      	movs	r3, #45	; 0x2d
 800ceee:	4276      	negs	r6, r6
 800cef0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cef4:	485e      	ldr	r0, [pc, #376]	; (800d070 <_printf_i+0x244>)
 800cef6:	230a      	movs	r3, #10
 800cef8:	e019      	b.n	800cf2e <_printf_i+0x102>
 800cefa:	680e      	ldr	r6, [r1, #0]
 800cefc:	602b      	str	r3, [r5, #0]
 800cefe:	f010 0f40 	tst.w	r0, #64	; 0x40
 800cf02:	bf18      	it	ne
 800cf04:	b236      	sxthne	r6, r6
 800cf06:	e7ef      	b.n	800cee8 <_printf_i+0xbc>
 800cf08:	682b      	ldr	r3, [r5, #0]
 800cf0a:	6820      	ldr	r0, [r4, #0]
 800cf0c:	1d19      	adds	r1, r3, #4
 800cf0e:	6029      	str	r1, [r5, #0]
 800cf10:	0601      	lsls	r1, r0, #24
 800cf12:	d501      	bpl.n	800cf18 <_printf_i+0xec>
 800cf14:	681e      	ldr	r6, [r3, #0]
 800cf16:	e002      	b.n	800cf1e <_printf_i+0xf2>
 800cf18:	0646      	lsls	r6, r0, #25
 800cf1a:	d5fb      	bpl.n	800cf14 <_printf_i+0xe8>
 800cf1c:	881e      	ldrh	r6, [r3, #0]
 800cf1e:	4854      	ldr	r0, [pc, #336]	; (800d070 <_printf_i+0x244>)
 800cf20:	2f6f      	cmp	r7, #111	; 0x6f
 800cf22:	bf0c      	ite	eq
 800cf24:	2308      	moveq	r3, #8
 800cf26:	230a      	movne	r3, #10
 800cf28:	2100      	movs	r1, #0
 800cf2a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800cf2e:	6865      	ldr	r5, [r4, #4]
 800cf30:	60a5      	str	r5, [r4, #8]
 800cf32:	2d00      	cmp	r5, #0
 800cf34:	bfa2      	ittt	ge
 800cf36:	6821      	ldrge	r1, [r4, #0]
 800cf38:	f021 0104 	bicge.w	r1, r1, #4
 800cf3c:	6021      	strge	r1, [r4, #0]
 800cf3e:	b90e      	cbnz	r6, 800cf44 <_printf_i+0x118>
 800cf40:	2d00      	cmp	r5, #0
 800cf42:	d04d      	beq.n	800cfe0 <_printf_i+0x1b4>
 800cf44:	4615      	mov	r5, r2
 800cf46:	fbb6 f1f3 	udiv	r1, r6, r3
 800cf4a:	fb03 6711 	mls	r7, r3, r1, r6
 800cf4e:	5dc7      	ldrb	r7, [r0, r7]
 800cf50:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800cf54:	4637      	mov	r7, r6
 800cf56:	42bb      	cmp	r3, r7
 800cf58:	460e      	mov	r6, r1
 800cf5a:	d9f4      	bls.n	800cf46 <_printf_i+0x11a>
 800cf5c:	2b08      	cmp	r3, #8
 800cf5e:	d10b      	bne.n	800cf78 <_printf_i+0x14c>
 800cf60:	6823      	ldr	r3, [r4, #0]
 800cf62:	07de      	lsls	r6, r3, #31
 800cf64:	d508      	bpl.n	800cf78 <_printf_i+0x14c>
 800cf66:	6923      	ldr	r3, [r4, #16]
 800cf68:	6861      	ldr	r1, [r4, #4]
 800cf6a:	4299      	cmp	r1, r3
 800cf6c:	bfde      	ittt	le
 800cf6e:	2330      	movle	r3, #48	; 0x30
 800cf70:	f805 3c01 	strble.w	r3, [r5, #-1]
 800cf74:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800cf78:	1b52      	subs	r2, r2, r5
 800cf7a:	6122      	str	r2, [r4, #16]
 800cf7c:	f8cd a000 	str.w	sl, [sp]
 800cf80:	464b      	mov	r3, r9
 800cf82:	aa03      	add	r2, sp, #12
 800cf84:	4621      	mov	r1, r4
 800cf86:	4640      	mov	r0, r8
 800cf88:	f7ff fee2 	bl	800cd50 <_printf_common>
 800cf8c:	3001      	adds	r0, #1
 800cf8e:	d14c      	bne.n	800d02a <_printf_i+0x1fe>
 800cf90:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800cf94:	b004      	add	sp, #16
 800cf96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cf9a:	4835      	ldr	r0, [pc, #212]	; (800d070 <_printf_i+0x244>)
 800cf9c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800cfa0:	6829      	ldr	r1, [r5, #0]
 800cfa2:	6823      	ldr	r3, [r4, #0]
 800cfa4:	f851 6b04 	ldr.w	r6, [r1], #4
 800cfa8:	6029      	str	r1, [r5, #0]
 800cfaa:	061d      	lsls	r5, r3, #24
 800cfac:	d514      	bpl.n	800cfd8 <_printf_i+0x1ac>
 800cfae:	07df      	lsls	r7, r3, #31
 800cfb0:	bf44      	itt	mi
 800cfb2:	f043 0320 	orrmi.w	r3, r3, #32
 800cfb6:	6023      	strmi	r3, [r4, #0]
 800cfb8:	b91e      	cbnz	r6, 800cfc2 <_printf_i+0x196>
 800cfba:	6823      	ldr	r3, [r4, #0]
 800cfbc:	f023 0320 	bic.w	r3, r3, #32
 800cfc0:	6023      	str	r3, [r4, #0]
 800cfc2:	2310      	movs	r3, #16
 800cfc4:	e7b0      	b.n	800cf28 <_printf_i+0xfc>
 800cfc6:	6823      	ldr	r3, [r4, #0]
 800cfc8:	f043 0320 	orr.w	r3, r3, #32
 800cfcc:	6023      	str	r3, [r4, #0]
 800cfce:	2378      	movs	r3, #120	; 0x78
 800cfd0:	4828      	ldr	r0, [pc, #160]	; (800d074 <_printf_i+0x248>)
 800cfd2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800cfd6:	e7e3      	b.n	800cfa0 <_printf_i+0x174>
 800cfd8:	0659      	lsls	r1, r3, #25
 800cfda:	bf48      	it	mi
 800cfdc:	b2b6      	uxthmi	r6, r6
 800cfde:	e7e6      	b.n	800cfae <_printf_i+0x182>
 800cfe0:	4615      	mov	r5, r2
 800cfe2:	e7bb      	b.n	800cf5c <_printf_i+0x130>
 800cfe4:	682b      	ldr	r3, [r5, #0]
 800cfe6:	6826      	ldr	r6, [r4, #0]
 800cfe8:	6961      	ldr	r1, [r4, #20]
 800cfea:	1d18      	adds	r0, r3, #4
 800cfec:	6028      	str	r0, [r5, #0]
 800cfee:	0635      	lsls	r5, r6, #24
 800cff0:	681b      	ldr	r3, [r3, #0]
 800cff2:	d501      	bpl.n	800cff8 <_printf_i+0x1cc>
 800cff4:	6019      	str	r1, [r3, #0]
 800cff6:	e002      	b.n	800cffe <_printf_i+0x1d2>
 800cff8:	0670      	lsls	r0, r6, #25
 800cffa:	d5fb      	bpl.n	800cff4 <_printf_i+0x1c8>
 800cffc:	8019      	strh	r1, [r3, #0]
 800cffe:	2300      	movs	r3, #0
 800d000:	6123      	str	r3, [r4, #16]
 800d002:	4615      	mov	r5, r2
 800d004:	e7ba      	b.n	800cf7c <_printf_i+0x150>
 800d006:	682b      	ldr	r3, [r5, #0]
 800d008:	1d1a      	adds	r2, r3, #4
 800d00a:	602a      	str	r2, [r5, #0]
 800d00c:	681d      	ldr	r5, [r3, #0]
 800d00e:	6862      	ldr	r2, [r4, #4]
 800d010:	2100      	movs	r1, #0
 800d012:	4628      	mov	r0, r5
 800d014:	f7f3 f8e4 	bl	80001e0 <memchr>
 800d018:	b108      	cbz	r0, 800d01e <_printf_i+0x1f2>
 800d01a:	1b40      	subs	r0, r0, r5
 800d01c:	6060      	str	r0, [r4, #4]
 800d01e:	6863      	ldr	r3, [r4, #4]
 800d020:	6123      	str	r3, [r4, #16]
 800d022:	2300      	movs	r3, #0
 800d024:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d028:	e7a8      	b.n	800cf7c <_printf_i+0x150>
 800d02a:	6923      	ldr	r3, [r4, #16]
 800d02c:	462a      	mov	r2, r5
 800d02e:	4649      	mov	r1, r9
 800d030:	4640      	mov	r0, r8
 800d032:	47d0      	blx	sl
 800d034:	3001      	adds	r0, #1
 800d036:	d0ab      	beq.n	800cf90 <_printf_i+0x164>
 800d038:	6823      	ldr	r3, [r4, #0]
 800d03a:	079b      	lsls	r3, r3, #30
 800d03c:	d413      	bmi.n	800d066 <_printf_i+0x23a>
 800d03e:	68e0      	ldr	r0, [r4, #12]
 800d040:	9b03      	ldr	r3, [sp, #12]
 800d042:	4298      	cmp	r0, r3
 800d044:	bfb8      	it	lt
 800d046:	4618      	movlt	r0, r3
 800d048:	e7a4      	b.n	800cf94 <_printf_i+0x168>
 800d04a:	2301      	movs	r3, #1
 800d04c:	4632      	mov	r2, r6
 800d04e:	4649      	mov	r1, r9
 800d050:	4640      	mov	r0, r8
 800d052:	47d0      	blx	sl
 800d054:	3001      	adds	r0, #1
 800d056:	d09b      	beq.n	800cf90 <_printf_i+0x164>
 800d058:	3501      	adds	r5, #1
 800d05a:	68e3      	ldr	r3, [r4, #12]
 800d05c:	9903      	ldr	r1, [sp, #12]
 800d05e:	1a5b      	subs	r3, r3, r1
 800d060:	42ab      	cmp	r3, r5
 800d062:	dcf2      	bgt.n	800d04a <_printf_i+0x21e>
 800d064:	e7eb      	b.n	800d03e <_printf_i+0x212>
 800d066:	2500      	movs	r5, #0
 800d068:	f104 0619 	add.w	r6, r4, #25
 800d06c:	e7f5      	b.n	800d05a <_printf_i+0x22e>
 800d06e:	bf00      	nop
 800d070:	0800f9b6 	.word	0x0800f9b6
 800d074:	0800f9c7 	.word	0x0800f9c7

0800d078 <memmove>:
 800d078:	4288      	cmp	r0, r1
 800d07a:	b510      	push	{r4, lr}
 800d07c:	eb01 0402 	add.w	r4, r1, r2
 800d080:	d902      	bls.n	800d088 <memmove+0x10>
 800d082:	4284      	cmp	r4, r0
 800d084:	4623      	mov	r3, r4
 800d086:	d807      	bhi.n	800d098 <memmove+0x20>
 800d088:	1e43      	subs	r3, r0, #1
 800d08a:	42a1      	cmp	r1, r4
 800d08c:	d008      	beq.n	800d0a0 <memmove+0x28>
 800d08e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d092:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d096:	e7f8      	b.n	800d08a <memmove+0x12>
 800d098:	4402      	add	r2, r0
 800d09a:	4601      	mov	r1, r0
 800d09c:	428a      	cmp	r2, r1
 800d09e:	d100      	bne.n	800d0a2 <memmove+0x2a>
 800d0a0:	bd10      	pop	{r4, pc}
 800d0a2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d0a6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d0aa:	e7f7      	b.n	800d09c <memmove+0x24>

0800d0ac <_realloc_r>:
 800d0ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d0b0:	4680      	mov	r8, r0
 800d0b2:	4614      	mov	r4, r2
 800d0b4:	460e      	mov	r6, r1
 800d0b6:	b921      	cbnz	r1, 800d0c2 <_realloc_r+0x16>
 800d0b8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d0bc:	4611      	mov	r1, r2
 800d0be:	f7ff babd 	b.w	800c63c <_malloc_r>
 800d0c2:	b92a      	cbnz	r2, 800d0d0 <_realloc_r+0x24>
 800d0c4:	f7ff fa4e 	bl	800c564 <_free_r>
 800d0c8:	4625      	mov	r5, r4
 800d0ca:	4628      	mov	r0, r5
 800d0cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d0d0:	f000 f81b 	bl	800d10a <_malloc_usable_size_r>
 800d0d4:	4284      	cmp	r4, r0
 800d0d6:	4607      	mov	r7, r0
 800d0d8:	d802      	bhi.n	800d0e0 <_realloc_r+0x34>
 800d0da:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d0de:	d812      	bhi.n	800d106 <_realloc_r+0x5a>
 800d0e0:	4621      	mov	r1, r4
 800d0e2:	4640      	mov	r0, r8
 800d0e4:	f7ff faaa 	bl	800c63c <_malloc_r>
 800d0e8:	4605      	mov	r5, r0
 800d0ea:	2800      	cmp	r0, #0
 800d0ec:	d0ed      	beq.n	800d0ca <_realloc_r+0x1e>
 800d0ee:	42bc      	cmp	r4, r7
 800d0f0:	4622      	mov	r2, r4
 800d0f2:	4631      	mov	r1, r6
 800d0f4:	bf28      	it	cs
 800d0f6:	463a      	movcs	r2, r7
 800d0f8:	f7ff fa08 	bl	800c50c <memcpy>
 800d0fc:	4631      	mov	r1, r6
 800d0fe:	4640      	mov	r0, r8
 800d100:	f7ff fa30 	bl	800c564 <_free_r>
 800d104:	e7e1      	b.n	800d0ca <_realloc_r+0x1e>
 800d106:	4635      	mov	r5, r6
 800d108:	e7df      	b.n	800d0ca <_realloc_r+0x1e>

0800d10a <_malloc_usable_size_r>:
 800d10a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d10e:	1f18      	subs	r0, r3, #4
 800d110:	2b00      	cmp	r3, #0
 800d112:	bfbc      	itt	lt
 800d114:	580b      	ldrlt	r3, [r1, r0]
 800d116:	18c0      	addlt	r0, r0, r3
 800d118:	4770      	bx	lr
	...

0800d11c <_init>:
 800d11c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d11e:	bf00      	nop
 800d120:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d122:	bc08      	pop	{r3}
 800d124:	469e      	mov	lr, r3
 800d126:	4770      	bx	lr

0800d128 <_fini>:
 800d128:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d12a:	bf00      	nop
 800d12c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d12e:	bc08      	pop	{r3}
 800d130:	469e      	mov	lr, r3
 800d132:	4770      	bx	lr
