<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>MicroOpQueueStage.h source code [llvm/llvm/include/llvm/MCA/Stages/MicroOpQueueStage.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::mca::MicroOpQueueStage "/>
<link rel="stylesheet" href="../../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/include/llvm/MCA/Stages/MicroOpQueueStage.h'; var root_path = '../../../../../..'; var data_path = '../../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>llvm</a>/<a href='../../..'>include</a>/<a href='../..'>llvm</a>/<a href='..'>MCA</a>/<a href='./'>Stages</a>/<a href='MicroOpQueueStage.h.html'>MicroOpQueueStage.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===---------------------- MicroOpQueueStage.h -----------------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>/// \file</i></td></tr>
<tr><th id="9">9</th><td><i>///</i></td></tr>
<tr><th id="10">10</th><td><i>/// This file defines a stage that implements a queue of micro opcodes.</i></td></tr>
<tr><th id="11">11</th><td><i>/// It can be used to simulate a hardware micro-op queue that serves opcodes to</i></td></tr>
<tr><th id="12">12</th><td><i>/// the out of order backend.</i></td></tr>
<tr><th id="13">13</th><td><i>///</i></td></tr>
<tr><th id="14">14</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#<span data-ppcond="16">ifndef</span> <span class="macro" data-ref="_M/LLVM_MCA_MICRO_OP_QUEUE_STAGE_H">LLVM_MCA_MICRO_OP_QUEUE_STAGE_H</span></u></td></tr>
<tr><th id="17">17</th><td><u>#define <dfn class="macro" id="_M/LLVM_MCA_MICRO_OP_QUEUE_STAGE_H" data-ref="_M/LLVM_MCA_MICRO_OP_QUEUE_STAGE_H">LLVM_MCA_MICRO_OP_QUEUE_STAGE_H</dfn></u></td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="Stage.h.html">"llvm/MCA/Stages/Stage.h"</a></u></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="23">23</th><td><b>namespace</b> <span class="namespace">mca</span> {</td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><i class="doc">/// A stage that simulates a queue of instruction opcodes.</i></td></tr>
<tr><th id="26">26</th><td><b>class</b> <dfn class="type def" id="llvm::mca::MicroOpQueueStage" title='llvm::mca::MicroOpQueueStage' data-ref="llvm::mca::MicroOpQueueStage" data-ref-filename="llvm..mca..MicroOpQueueStage">MicroOpQueueStage</dfn> : <b>public</b> <a class="type" href="Stage.h.html#llvm::mca::Stage" title='llvm::mca::Stage' data-ref="llvm::mca::Stage" data-ref-filename="llvm..mca..Stage">Stage</a> {</td></tr>
<tr><th id="27">27</th><td>  <a class="type" href="../../ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a>, <var>8</var>&gt; <dfn class="decl field" id="llvm::mca::MicroOpQueueStage::Buffer" title='llvm::mca::MicroOpQueueStage::Buffer' data-ref="llvm::mca::MicroOpQueueStage::Buffer" data-ref-filename="llvm..mca..MicroOpQueueStage..Buffer">Buffer</dfn>;</td></tr>
<tr><th id="28">28</th><td>  <em>unsigned</em> <dfn class="decl field" id="llvm::mca::MicroOpQueueStage::NextAvailableSlotIdx" title='llvm::mca::MicroOpQueueStage::NextAvailableSlotIdx' data-ref="llvm::mca::MicroOpQueueStage::NextAvailableSlotIdx" data-ref-filename="llvm..mca..MicroOpQueueStage..NextAvailableSlotIdx">NextAvailableSlotIdx</dfn>;</td></tr>
<tr><th id="29">29</th><td>  <em>unsigned</em> <dfn class="decl field" id="llvm::mca::MicroOpQueueStage::CurrentInstructionSlotIdx" title='llvm::mca::MicroOpQueueStage::CurrentInstructionSlotIdx' data-ref="llvm::mca::MicroOpQueueStage::CurrentInstructionSlotIdx" data-ref-filename="llvm..mca..MicroOpQueueStage..CurrentInstructionSlotIdx">CurrentInstructionSlotIdx</dfn>;</td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td>  <i>// Limits the number of instructions that can be written to this buffer every</i></td></tr>
<tr><th id="32">32</th><td><i>  // cycle. A value of zero means that there is no limit to the instruction</i></td></tr>
<tr><th id="33">33</th><td><i>  // throughput in input.</i></td></tr>
<tr><th id="34">34</th><td>  <em>const</em> <em>unsigned</em> <dfn class="decl field" id="llvm::mca::MicroOpQueueStage::MaxIPC" title='llvm::mca::MicroOpQueueStage::MaxIPC' data-ref="llvm::mca::MicroOpQueueStage::MaxIPC" data-ref-filename="llvm..mca..MicroOpQueueStage..MaxIPC">MaxIPC</dfn>;</td></tr>
<tr><th id="35">35</th><td>  <em>unsigned</em> <dfn class="decl field" id="llvm::mca::MicroOpQueueStage::CurrentIPC" title='llvm::mca::MicroOpQueueStage::CurrentIPC' data-ref="llvm::mca::MicroOpQueueStage::CurrentIPC" data-ref-filename="llvm..mca..MicroOpQueueStage..CurrentIPC">CurrentIPC</dfn>;</td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td>  <i>// Number of entries that are available during this cycle.</i></td></tr>
<tr><th id="38">38</th><td>  <em>unsigned</em> <dfn class="decl field" id="llvm::mca::MicroOpQueueStage::AvailableEntries" title='llvm::mca::MicroOpQueueStage::AvailableEntries' data-ref="llvm::mca::MicroOpQueueStage::AvailableEntries" data-ref-filename="llvm..mca..MicroOpQueueStage..AvailableEntries">AvailableEntries</dfn>;</td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td>  <i>// True if instructions dispatched to this stage don't need to wait for the</i></td></tr>
<tr><th id="41">41</th><td><i>  // next cycle before moving to the next stage.</i></td></tr>
<tr><th id="42">42</th><td><i>  // False if this buffer acts as a one cycle delay in the execution pipeline.</i></td></tr>
<tr><th id="43">43</th><td>  <em>bool</em> <dfn class="decl field" id="llvm::mca::MicroOpQueueStage::IsZeroLatencyStage" title='llvm::mca::MicroOpQueueStage::IsZeroLatencyStage' data-ref="llvm::mca::MicroOpQueueStage::IsZeroLatencyStage" data-ref-filename="llvm..mca..MicroOpQueueStage..IsZeroLatencyStage">IsZeroLatencyStage</dfn>;</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td>  <dfn class="decl def fn" id="_ZN4llvm3mca17MicroOpQueueStageC1ERKS1_" title='llvm::mca::MicroOpQueueStage::MicroOpQueueStage' data-ref="_ZN4llvm3mca17MicroOpQueueStageC1ERKS1_" data-ref-filename="_ZN4llvm3mca17MicroOpQueueStageC1ERKS1_">MicroOpQueueStage</dfn>(<em>const</em> <a class="type" href="#llvm::mca::MicroOpQueueStage" title='llvm::mca::MicroOpQueueStage' data-ref="llvm::mca::MicroOpQueueStage" data-ref-filename="llvm..mca..MicroOpQueueStage">MicroOpQueueStage</a> &amp;<dfn class="local col1 decl" id="311Other" title='Other' data-type='const llvm::mca::MicroOpQueueStage &amp;' data-ref="311Other" data-ref-filename="311Other">Other</dfn>) = <b>delete</b>;</td></tr>
<tr><th id="46">46</th><td>  <a class="type" href="#llvm::mca::MicroOpQueueStage" title='llvm::mca::MicroOpQueueStage' data-ref="llvm::mca::MicroOpQueueStage" data-ref-filename="llvm..mca..MicroOpQueueStage">MicroOpQueueStage</a> &amp;<dfn class="decl def fn" id="_ZN4llvm3mca17MicroOpQueueStageaSERKS1_" title='llvm::mca::MicroOpQueueStage::operator=' data-ref="_ZN4llvm3mca17MicroOpQueueStageaSERKS1_" data-ref-filename="_ZN4llvm3mca17MicroOpQueueStageaSERKS1_"><b>operator</b>=</dfn>(<em>const</em> <a class="type" href="#llvm::mca::MicroOpQueueStage" title='llvm::mca::MicroOpQueueStage' data-ref="llvm::mca::MicroOpQueueStage" data-ref-filename="llvm..mca..MicroOpQueueStage">MicroOpQueueStage</a> &amp;<dfn class="local col2 decl" id="312Other" title='Other' data-type='const llvm::mca::MicroOpQueueStage &amp;' data-ref="312Other" data-ref-filename="312Other">Other</dfn>) = <b>delete</b>;</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td>  <i>// By default, an instruction consumes a number of buffer entries equal to its</i></td></tr>
<tr><th id="49">49</th><td><i>  // number of micro opcodes (see field `InstrDesc::NumMicroOpcodes`).  The</i></td></tr>
<tr><th id="50">50</th><td><i>  // number of entries consumed by an instruction is normalized to the</i></td></tr>
<tr><th id="51">51</th><td><i>  // minimum value between NumMicroOpcodes and the buffer size. This is to avoid</i></td></tr>
<tr><th id="52">52</th><td><i>  // problems with (microcoded) instructions that generate a number of micro</i></td></tr>
<tr><th id="53">53</th><td><i>  // opcodes than doesn't fit in the buffer.</i></td></tr>
<tr><th id="54">54</th><td>  <em>unsigned</em> <dfn class="decl def fn" id="_ZNK4llvm3mca17MicroOpQueueStage20getNormalizedOpcodesERKNS0_7InstRefE" title='llvm::mca::MicroOpQueueStage::getNormalizedOpcodes' data-ref="_ZNK4llvm3mca17MicroOpQueueStage20getNormalizedOpcodesERKNS0_7InstRefE" data-ref-filename="_ZNK4llvm3mca17MicroOpQueueStage20getNormalizedOpcodesERKNS0_7InstRefE">getNormalizedOpcodes</dfn>(<em>const</em> <a class="type" href="../Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a> &amp;<dfn class="local col3 decl" id="313IR" title='IR' data-type='const llvm::mca::InstRef &amp;' data-ref="313IR" data-ref-filename="313IR">IR</dfn>) <em>const</em> {</td></tr>
<tr><th id="55">55</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="314NormalizedOpcodes" title='NormalizedOpcodes' data-type='unsigned int' data-ref="314NormalizedOpcodes" data-ref-filename="314NormalizedOpcodes">NormalizedOpcodes</dfn> =</td></tr>
<tr><th id="56">56</th><td>        <span class="namespace">std::</span><span class='ref fn' title='std::min' data-ref="_ZSt3minRKT_S1_" data-ref-filename="_ZSt3minRKT_S1_">min</span>(<b>static_cast</b>&lt;<em>unsigned</em>&gt;(<a class="member field" href="#llvm::mca::MicroOpQueueStage::Buffer" title='llvm::mca::MicroOpQueueStage::Buffer' data-ref="llvm::mca::MicroOpQueueStage::Buffer" data-ref-filename="llvm..mca..MicroOpQueueStage..Buffer">Buffer</a>.<a class="ref fn" href="../../ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>()),</td></tr>
<tr><th id="57">57</th><td>                 <a class="local col3 ref" href="#313IR" title='IR' data-ref="313IR" data-ref-filename="313IR">IR</a>.<a class="ref fn" href="../Instruction.h.html#_ZNK4llvm3mca7InstRef14getInstructionEv" title='llvm::mca::InstRef::getInstruction' data-ref="_ZNK4llvm3mca7InstRef14getInstructionEv" data-ref-filename="_ZNK4llvm3mca7InstRef14getInstructionEv">getInstruction</a>()-&gt;<a class="ref fn" href="../Instruction.h.html#_ZNK4llvm3mca15InstructionBase7getDescEv" title='llvm::mca::InstructionBase::getDesc' data-ref="_ZNK4llvm3mca15InstructionBase7getDescEv" data-ref-filename="_ZNK4llvm3mca15InstructionBase7getDescEv">getDesc</a>().<a class="ref field" href="../Instruction.h.html#llvm::mca::InstrDesc::NumMicroOps" title='llvm::mca::InstrDesc::NumMicroOps' data-ref="llvm::mca::InstrDesc::NumMicroOps" data-ref-filename="llvm..mca..InstrDesc..NumMicroOps">NumMicroOps</a>);</td></tr>
<tr><th id="58">58</th><td>    <b>return</b> <a class="local col4 ref" href="#314NormalizedOpcodes" title='NormalizedOpcodes' data-ref="314NormalizedOpcodes" data-ref-filename="314NormalizedOpcodes">NormalizedOpcodes</a> ? <a class="local col4 ref" href="#314NormalizedOpcodes" title='NormalizedOpcodes' data-ref="314NormalizedOpcodes" data-ref-filename="314NormalizedOpcodes">NormalizedOpcodes</a> : <var>1U</var>;</td></tr>
<tr><th id="59">59</th><td>  }</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td>  <a class="type" href="../../Support/Error.h.html#llvm::Error" title='llvm::Error' data-ref="llvm::Error" data-ref-filename="llvm..Error">Error</a> <dfn class="decl fn" id="_ZN4llvm3mca17MicroOpQueueStage16moveInstructionsEv" title='llvm::mca::MicroOpQueueStage::moveInstructions' data-ref="_ZN4llvm3mca17MicroOpQueueStage16moveInstructionsEv" data-ref-filename="_ZN4llvm3mca17MicroOpQueueStage16moveInstructionsEv">moveInstructions</dfn>();</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><b>public</b>:</td></tr>
<tr><th id="64">64</th><td>  <dfn class="decl fn" id="_ZN4llvm3mca17MicroOpQueueStageC1Ejjb" title='llvm::mca::MicroOpQueueStage::MicroOpQueueStage' data-ref="_ZN4llvm3mca17MicroOpQueueStageC1Ejjb" data-ref-filename="_ZN4llvm3mca17MicroOpQueueStageC1Ejjb">MicroOpQueueStage</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="315Size" title='Size' data-type='unsigned int' data-ref="315Size" data-ref-filename="315Size">Size</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="316IPC" title='IPC' data-type='unsigned int' data-ref="316IPC" data-ref-filename="316IPC">IPC</dfn> = <var>0</var>,</td></tr>
<tr><th id="65">65</th><td>                    <em>bool</em> <dfn class="local col7 decl" id="317ZeroLatencyStage" title='ZeroLatencyStage' data-type='bool' data-ref="317ZeroLatencyStage" data-ref-filename="317ZeroLatencyStage">ZeroLatencyStage</dfn> = <b>true</b>);</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td>  <em>bool</em> <dfn class="virtual decl def fn" id="_ZNK4llvm3mca17MicroOpQueueStage11isAvailableERKNS0_7InstRefE" title='llvm::mca::MicroOpQueueStage::isAvailable' data-ref="_ZNK4llvm3mca17MicroOpQueueStage11isAvailableERKNS0_7InstRefE" data-ref-filename="_ZNK4llvm3mca17MicroOpQueueStage11isAvailableERKNS0_7InstRefE">isAvailable</dfn>(<em>const</em> <a class="type" href="../Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a> &amp;<dfn class="local col8 decl" id="318IR" title='IR' data-type='const llvm::mca::InstRef &amp;' data-ref="318IR" data-ref-filename="318IR">IR</dfn>) <em>const</em> override {</td></tr>
<tr><th id="68">68</th><td>    <b>if</b> (<a class="member field" href="#llvm::mca::MicroOpQueueStage::MaxIPC" title='llvm::mca::MicroOpQueueStage::MaxIPC' data-ref="llvm::mca::MicroOpQueueStage::MaxIPC" data-ref-filename="llvm..mca..MicroOpQueueStage..MaxIPC">MaxIPC</a> &amp;&amp; <a class="member field" href="#llvm::mca::MicroOpQueueStage::CurrentIPC" title='llvm::mca::MicroOpQueueStage::CurrentIPC' data-ref="llvm::mca::MicroOpQueueStage::CurrentIPC" data-ref-filename="llvm..mca..MicroOpQueueStage..CurrentIPC">CurrentIPC</a> == <a class="member field" href="#llvm::mca::MicroOpQueueStage::MaxIPC" title='llvm::mca::MicroOpQueueStage::MaxIPC' data-ref="llvm::mca::MicroOpQueueStage::MaxIPC" data-ref-filename="llvm..mca..MicroOpQueueStage..MaxIPC">MaxIPC</a>)</td></tr>
<tr><th id="69">69</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="70">70</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="319NormalizedOpcodes" title='NormalizedOpcodes' data-type='unsigned int' data-ref="319NormalizedOpcodes" data-ref-filename="319NormalizedOpcodes">NormalizedOpcodes</dfn> = <a class="member fn" href="#_ZNK4llvm3mca17MicroOpQueueStage20getNormalizedOpcodesERKNS0_7InstRefE" title='llvm::mca::MicroOpQueueStage::getNormalizedOpcodes' data-ref="_ZNK4llvm3mca17MicroOpQueueStage20getNormalizedOpcodesERKNS0_7InstRefE" data-ref-filename="_ZNK4llvm3mca17MicroOpQueueStage20getNormalizedOpcodesERKNS0_7InstRefE">getNormalizedOpcodes</a>(<a class="local col8 ref" href="#318IR" title='IR' data-ref="318IR" data-ref-filename="318IR">IR</a>);</td></tr>
<tr><th id="71">71</th><td>    <b>if</b> (<a class="local col9 ref" href="#319NormalizedOpcodes" title='NormalizedOpcodes' data-ref="319NormalizedOpcodes" data-ref-filename="319NormalizedOpcodes">NormalizedOpcodes</a> &gt; <a class="member field" href="#llvm::mca::MicroOpQueueStage::AvailableEntries" title='llvm::mca::MicroOpQueueStage::AvailableEntries' data-ref="llvm::mca::MicroOpQueueStage::AvailableEntries" data-ref-filename="llvm..mca..MicroOpQueueStage..AvailableEntries">AvailableEntries</a>)</td></tr>
<tr><th id="72">72</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="73">73</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="74">74</th><td>  }</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td>  <em>bool</em> <dfn class="virtual decl def fn" id="_ZNK4llvm3mca17MicroOpQueueStage17hasWorkToCompleteEv" title='llvm::mca::MicroOpQueueStage::hasWorkToComplete' data-ref="_ZNK4llvm3mca17MicroOpQueueStage17hasWorkToCompleteEv" data-ref-filename="_ZNK4llvm3mca17MicroOpQueueStage17hasWorkToCompleteEv">hasWorkToComplete</dfn>() <em>const</em> override {</td></tr>
<tr><th id="77">77</th><td>    <b>return</b> <a class="member field" href="#llvm::mca::MicroOpQueueStage::AvailableEntries" title='llvm::mca::MicroOpQueueStage::AvailableEntries' data-ref="llvm::mca::MicroOpQueueStage::AvailableEntries" data-ref-filename="llvm..mca..MicroOpQueueStage..AvailableEntries">AvailableEntries</a> != <a class="member field" href="#llvm::mca::MicroOpQueueStage::Buffer" title='llvm::mca::MicroOpQueueStage::Buffer' data-ref="llvm::mca::MicroOpQueueStage::Buffer" data-ref-filename="llvm..mca..MicroOpQueueStage..Buffer">Buffer</a>.<a class="ref fn" href="../../ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>();</td></tr>
<tr><th id="78">78</th><td>  }</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td>  <a class="type" href="../../Support/Error.h.html#llvm::Error" title='llvm::Error' data-ref="llvm::Error" data-ref-filename="llvm..Error">Error</a> <dfn class="virtual decl fn" id="_ZN4llvm3mca17MicroOpQueueStage7executeERNS0_7InstRefE" title='llvm::mca::MicroOpQueueStage::execute' data-ref="_ZN4llvm3mca17MicroOpQueueStage7executeERNS0_7InstRefE" data-ref-filename="_ZN4llvm3mca17MicroOpQueueStage7executeERNS0_7InstRefE">execute</dfn>(<a class="type" href="../Instruction.h.html#llvm::mca::InstRef" title='llvm::mca::InstRef' data-ref="llvm::mca::InstRef" data-ref-filename="llvm..mca..InstRef">InstRef</a> &amp;<dfn class="local col0 decl" id="320IR" title='IR' data-type='llvm::mca::InstRef &amp;' data-ref="320IR" data-ref-filename="320IR">IR</dfn>) override;</td></tr>
<tr><th id="81">81</th><td>  <a class="type" href="../../Support/Error.h.html#llvm::Error" title='llvm::Error' data-ref="llvm::Error" data-ref-filename="llvm..Error">Error</a> <dfn class="virtual decl fn" id="_ZN4llvm3mca17MicroOpQueueStage10cycleStartEv" title='llvm::mca::MicroOpQueueStage::cycleStart' data-ref="_ZN4llvm3mca17MicroOpQueueStage10cycleStartEv" data-ref-filename="_ZN4llvm3mca17MicroOpQueueStage10cycleStartEv">cycleStart</dfn>() override;</td></tr>
<tr><th id="82">82</th><td>  <a class="type" href="../../Support/Error.h.html#llvm::Error" title='llvm::Error' data-ref="llvm::Error" data-ref-filename="llvm..Error">Error</a> <dfn class="virtual decl fn" id="_ZN4llvm3mca17MicroOpQueueStage8cycleEndEv" title='llvm::mca::MicroOpQueueStage::cycleEnd' data-ref="_ZN4llvm3mca17MicroOpQueueStage8cycleEndEv" data-ref-filename="_ZN4llvm3mca17MicroOpQueueStage8cycleEndEv">cycleEnd</dfn>() override;</td></tr>
<tr><th id="83">83</th><td>};</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td>} <i>// namespace mca</i></td></tr>
<tr><th id="86">86</th><td>} <i>// namespace llvm</i></td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td><u>#<span data-ppcond="16">endif</span> // LLVM_MCA_MICRO_OP_QUEUE_STAGE_H</u></td></tr>
<tr><th id="89">89</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../lib/MCA/Context.cpp.html'>llvm/llvm/lib/MCA/Context.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>