Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar 19 00:51:36 2024
| Host         : 7R74KS3-A081 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file KittCar_control_sets_placed.rpt
| Design       : KittCar
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    21 |
|    Minimum number of control sets                        |    21 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   129 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    21 |
| >= 0 to < 4        |    18 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |            8 |
| Yes          | No                    | No                     |              53 |           28 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+------------------+------------------+------------------+----------------+--------------+
|      Clock Signal      |   Enable Signal  | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------+------------------+------------------+------------------+----------------+--------------+
|  slow_clk_reg_n_0_BUFG |                  |                  |                1 |              1 |         1.00 |
|  slow_clk_reg_n_0_BUFG | led[1]_i_1_n_0   |                  |                1 |              1 |         1.00 |
|  slow_clk_reg_n_0_BUFG | led[14]_i_1_n_0  |                  |                1 |              1 |         1.00 |
|  slow_clk_reg_n_0_BUFG | led[13]_i_1_n_0  |                  |                1 |              1 |         1.00 |
|  slow_clk_reg_n_0_BUFG | led[15]_i_1_n_0  |                  |                1 |              1 |         1.00 |
|  slow_clk_reg_n_0_BUFG | led[12]_i_1_n_0  |                  |                1 |              1 |         1.00 |
|  slow_clk_reg_n_0_BUFG | led[4]_i_1_n_0   |                  |                1 |              1 |         1.00 |
|  slow_clk_reg_n_0_BUFG | led[9]_i_1_n_0   |                  |                1 |              1 |         1.00 |
|  slow_clk_reg_n_0_BUFG | led[3]_i_1_n_0   |                  |                1 |              1 |         1.00 |
|  slow_clk_reg_n_0_BUFG | led[2]_i_1_n_0   |                  |                1 |              1 |         1.00 |
|  slow_clk_reg_n_0_BUFG | led[5]_i_1_n_0   |                  |                1 |              1 |         1.00 |
|  slow_clk_reg_n_0_BUFG | led[7]_i_1_n_0   |                  |                1 |              1 |         1.00 |
|  slow_clk_reg_n_0_BUFG | led[8]_i_1_n_0   |                  |                1 |              1 |         1.00 |
|  slow_clk_reg_n_0_BUFG | led[6]_i_1_n_0   |                  |                1 |              1 |         1.00 |
|  slow_clk_reg_n_0_BUFG | led[11]_i_1_n_0  |                  |                1 |              1 |         1.00 |
|  slow_clk_reg_n_0_BUFG | led[0]_i_1_n_0   |                  |                1 |              1 |         1.00 |
|  slow_clk_reg_n_0_BUFG | led[10]_i_1_n_0  |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG         |                  |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG         | coeff            |                  |                4 |              5 |         1.25 |
|  slow_clk_reg_n_0_BUFG | count[0]_i_1_n_0 |                  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG         |                  | clear            |                8 |             32 |         4.00 |
+------------------------+------------------+------------------+------------------+----------------+--------------+


