# //  ModelSim SE-64 10.4b May 26 2015 Linux 3.16.0-41-generic
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 12:13:05 on Nov 18,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v 
# -- Compiling module lab4_alu
# 
# Top level modules:
# 	lab4_alu
# End time: 12:13:05 on Nov 18,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 12:13:05 on Nov 18,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v 
# -- Compiling module lab4_controller
# 
# Top level modules:
# 	lab4_controller
# End time: 12:13:05 on Nov 18,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 12:13:05 on Nov 18,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v 
# -- Compiling module lab4_cpu
# 
# Top level modules:
# 	lab4_cpu
# End time: 12:13:05 on Nov 18,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 12:13:05 on Nov 18,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v 
# -- Compiling module lab4_fetch
# 
# Top level modules:
# 	lab4_fetch
# End time: 12:13:05 on Nov 18,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 12:13:05 on Nov 18,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v 
# -- Compiling module lab4_register
# 
# Top level modules:
# 	lab4_register
# End time: 12:13:05 on Nov 18,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 12:13:05 on Nov 18,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v 
# -- Compiling module lab4_testbench
# 
# Top level modules:
# 	lab4_testbench
# End time: 12:13:05 on Nov 18,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 12:13:07 on Nov 18,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v 
# -- Compiling module lab4_alu
# 
# Top level modules:
# 	lab4_alu
# End time: 12:13:07 on Nov 18,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 12:13:07 on Nov 18,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v 
# -- Compiling module lab4_controller
# 
# Top level modules:
# 	lab4_controller
# End time: 12:13:07 on Nov 18,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 12:13:07 on Nov 18,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v 
# -- Compiling module lab4_cpu
# 
# Top level modules:
# 	lab4_cpu
# End time: 12:13:07 on Nov 18,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 12:13:07 on Nov 18,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v 
# -- Compiling module lab4_fetch
# 
# Top level modules:
# 	lab4_fetch
# End time: 12:13:07 on Nov 18,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 12:13:07 on Nov 18,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v 
# -- Compiling module lab4_register
# 
# Top level modules:
# 	lab4_register
# End time: 12:13:07 on Nov 18,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 12:13:07 on Nov 18,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v 
# -- Compiling module lab4_testbench
# 
# Top level modules:
# 	lab4_testbench
# End time: 12:13:07 on Nov 18,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.lab4_testbench -novopt
# vsim work.lab4_testbench -novopt 
# Start time: 12:13:20 on Nov 18,2016
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_testbench
# Loading work.lab4_testbench
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_cpu
# Loading work.lab4_cpu
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_fetch
# Loading work.lab4_fetch
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_register
# Loading work.lab4_register
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_controller
# Loading work.lab4_controller
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_alu
# Loading work.lab4_alu
run 300
# cycle xxxxxxxx
# cycle 00201820
# cycle 00402021
# cycle 00032822
# cycle 00043023
# cycle 00860018
# cycle 00003812
# cycle 00004010
# cycle 00860019
# cycle 00004812
# cycle 00005010
# cycle 00645824
# cycle 00646025
# cycle 00646826
# cycle 00647027
# cycle 00000000
# cycle 00037840
# cycle 00058842
# cycle 00059843
# cycle 00c4a82a
# cycle 00c4b02b
# cycle xxxxxxxx
# cycle xxxxxxxx
# cycle xxxxxxxx
# cycle xxxxxxxx
# cycle xxxxxxxx
# cycle xxxxxxxx
# cycle xxxxxxxx
# cycle xxxxxxxx
# cycle xxxxxxxx
# cycle xxxxxxxx
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 12:15:01 on Nov 18,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v 
# -- Compiling module lab4_alu
# 
# Top level modules:
# 	lab4_alu
# End time: 12:15:01 on Nov 18,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 12:15:01 on Nov 18,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v 
# -- Compiling module lab4_controller
# 
# Top level modules:
# 	lab4_controller
# End time: 12:15:01 on Nov 18,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 12:15:01 on Nov 18,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v 
# -- Compiling module lab4_cpu
# 
# Top level modules:
# 	lab4_cpu
# End time: 12:15:01 on Nov 18,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 12:15:01 on Nov 18,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v 
# -- Compiling module lab4_fetch
# 
# Top level modules:
# 	lab4_fetch
# End time: 12:15:02 on Nov 18,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 12:15:02 on Nov 18,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v 
# -- Compiling module lab4_register
# 
# Top level modules:
# 	lab4_register
# End time: 12:15:02 on Nov 18,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 12:15:02 on Nov 18,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v 
# -- Compiling module lab4_testbench
# 
# Top level modules:
# 	lab4_testbench
# End time: 12:15:02 on Nov 18,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_testbench
# Loading work.lab4_testbench
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_cpu
# Loading work.lab4_cpu
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_fetch
# Loading work.lab4_fetch
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_register
# Loading work.lab4_register
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_controller
# Loading work.lab4_controller
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_alu
# Loading work.lab4_alu
run 300
# cycle xxxxxxxx
# cycle 00402021
# cycle 00032822
# cycle 00043023
# cycle 00860018
# cycle 00003812
# cycle 00004010
# cycle 00860019
# cycle 00004812
# cycle 00005010
# cycle 00645824
# cycle 00646025
# cycle 00646826
# cycle 00647027
# cycle 00000000
# cycle 00037840
# cycle 00058842
# cycle 00059843
# cycle 00c4a82a
# cycle 00c4b02b
# cycle xxxxxxxx
# cycle xxxxxxxx
# cycle xxxxxxxx
# cycle xxxxxxxx
# cycle xxxxxxxx
# cycle xxxxxxxx
# cycle xxxxxxxx
# cycle xxxxxxxx
# cycle xxxxxxxx
# cycle xxxxxxxx
# cycle xxxxxxxx
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 12:15:49 on Nov 18,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v 
# -- Compiling module lab4_alu
# 
# Top level modules:
# 	lab4_alu
# End time: 12:15:49 on Nov 18,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 12:15:49 on Nov 18,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v 
# -- Compiling module lab4_controller
# 
# Top level modules:
# 	lab4_controller
# End time: 12:15:49 on Nov 18,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 12:15:49 on Nov 18,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v 
# -- Compiling module lab4_cpu
# 
# Top level modules:
# 	lab4_cpu
# End time: 12:15:49 on Nov 18,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 12:15:49 on Nov 18,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v 
# -- Compiling module lab4_fetch
# 
# Top level modules:
# 	lab4_fetch
# End time: 12:15:49 on Nov 18,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 12:15:49 on Nov 18,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v 
# -- Compiling module lab4_register
# 
# Top level modules:
# 	lab4_register
# End time: 12:15:49 on Nov 18,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 12:15:49 on Nov 18,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v 
# -- Compiling module lab4_testbench
# 
# Top level modules:
# 	lab4_testbench
# End time: 12:15:49 on Nov 18,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_testbench
# Loading work.lab4_testbench
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_cpu
# Loading work.lab4_cpu
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_fetch
# Loading work.lab4_fetch
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_register
# Loading work.lab4_register
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_controller
# Loading work.lab4_controller
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_alu
# Loading work.lab4_alu
run 300
# cycle xxxxxxxx
# cycle 00402021
# cycle 00032822
# cycle 00043023
# cycle 00860018
# cycle 00003812
# cycle 00004010
# cycle 00860019
# cycle 00004812
# cycle 00005010
# cycle 00645824
# cycle 00646025
# cycle 00646826
# cycle 00647027
# cycle 00000000
# cycle 00037840
# cycle 00058842
# cycle 00059843
# cycle 00c4a82a
# cycle 00c4b02b
# cycle xxxxxxxx
# cycle xxxxxxxx
# cycle xxxxxxxx
# cycle xxxxxxxx
# cycle xxxxxxxx
# cycle xxxxxxxx
# cycle xxxxxxxx
# cycle xxxxxxxx
# cycle xxxxxxxx
# cycle xxxxxxxx
# cycle xxxxxxxx
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 12:16:29 on Nov 18,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v 
# -- Compiling module lab4_alu
# 
# Top level modules:
# 	lab4_alu
# End time: 12:16:29 on Nov 18,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 12:16:29 on Nov 18,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v 
# -- Compiling module lab4_controller
# 
# Top level modules:
# 	lab4_controller
# End time: 12:16:29 on Nov 18,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 12:16:29 on Nov 18,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v 
# -- Compiling module lab4_cpu
# 
# Top level modules:
# 	lab4_cpu
# End time: 12:16:29 on Nov 18,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 12:16:29 on Nov 18,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v 
# -- Compiling module lab4_fetch
# 
# Top level modules:
# 	lab4_fetch
# End time: 12:16:29 on Nov 18,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 12:16:29 on Nov 18,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v 
# -- Compiling module lab4_register
# 
# Top level modules:
# 	lab4_register
# End time: 12:16:29 on Nov 18,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 12:16:29 on Nov 18,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v 
# -- Compiling module lab4_testbench
# 
# Top level modules:
# 	lab4_testbench
# End time: 12:16:29 on Nov 18,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_testbench
# Loading work.lab4_testbench
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_cpu
# Loading work.lab4_cpu
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_fetch
# Loading work.lab4_fetch
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_register
# Loading work.lab4_register
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_controller
# Loading work.lab4_controller
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_alu
# Loading work.lab4_alu
run 300
# cycle xxxxxxxx
# cycle 00201820
# cycle 00402021
# cycle 00032822
# cycle 00043023
# cycle 00860018
# cycle 00003812
# cycle 00004010
# cycle 00860019
# cycle 00004812
# cycle 00005010
# cycle 00645824
# cycle 00646025
# cycle 00646826
# cycle 00647027
# cycle 00000000
# cycle 00037840
# cycle 00058842
# cycle 00059843
# cycle 00c4a82a
# cycle 00c4b02b
# cycle xxxxxxxx
# cycle xxxxxxxx
# cycle xxxxxxxx
# cycle xxxxxxxx
# cycle xxxxxxxx
# cycle xxxxxxxx
# cycle xxxxxxxx
# cycle xxxxxxxx
# cycle xxxxxxxx
# cycle xxxxxxxx
restart -f
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
run 250
# cycle xxxxxxxx
# cycle 00201820
# cycle 00402021
# cycle 00032822
# cycle 00043023
# cycle 00860018
# cycle 00003812
# cycle 00004010
# cycle 00860019
# cycle 00004812
# cycle 00005010
# cycle 00645824
# cycle 00646025
# cycle 00646826
# cycle 00647027
# cycle 00000000
# cycle 00037840
# cycle 00058842
# cycle 00059843
# cycle 00c4a82a
# cycle 00c4b02b
# cycle xxxxxxxx
# cycle xxxxxxxx
# cycle xxxxxxxx
# cycle xxxxxxxx
# cycle xxxxxxxx
restart -f
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
run 200
# cycle xxxxxxxx
# cycle 00201820
# cycle 00402021
# cycle 00032822
# cycle 00043023
# cycle 00860018
# cycle 00003812
# cycle 00004010
# cycle 00860019
# cycle 00004812
# cycle 00005010
# cycle 00645824
# cycle 00646025
# cycle 00646826
# cycle 00647027
# cycle 00000000
# cycle 00037840
# cycle 00058842
# cycle 00059843
# cycle 00c4a82a
# cycle 00c4b02b
run 200
# cycle xxxxxxxx
# cycle xxxxxxxx
# cycle xxxxxxxx
# cycle xxxxxxxx
# cycle xxxxxxxx
# cycle xxxxxxxx
# cycle xxxxxxxx
# cycle xxxxxxxx
# cycle xxxxxxxx
# cycle xxxxxxxx
# cycle xxxxxxxx
# cycle xxxxxxxx
# cycle xxxxxxxx
# cycle xxxxxxxx
# cycle xxxxxxxx
# cycle xxxxxxxx
# cycle xxxxxxxx
# cycle xxxxxxxx
# cycle xxxxxxxx
# cycle xxxxxxxx
restart -f
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
run 200
# cycle xxxxxxxx
# cycle 00201820
# cycle 00402021
# cycle 00032822
# cycle 00043023
# cycle 00860018
# cycle 00003812
# cycle 00004010
# cycle 00860019
# cycle 00004812
# cycle 00005010
# cycle 00645824
# cycle 00646025
# cycle 00646826
# cycle 00647027
# cycle 00000000
# cycle 00037840
# cycle 00058842
# cycle 00059843
# cycle 00c4a82a
# cycle 00c4b02b
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:16:54 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v 
# -- Compiling module lab4_alu
# 
# Top level modules:
# 	lab4_alu
# End time: 01:16:54 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:16:54 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v 
# -- Compiling module lab4_controller
# 
# Top level modules:
# 	lab4_controller
# End time: 01:16:54 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:16:54 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v 
# -- Compiling module lab4_cpu
# 
# Top level modules:
# 	lab4_cpu
# End time: 01:16:54 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:16:54 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v 
# -- Compiling module lab4_fetch
# 
# Top level modules:
# 	lab4_fetch
# End time: 01:16:54 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:16:54 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v 
# -- Compiling module lab4_register
# 
# Top level modules:
# 	lab4_register
# End time: 01:16:54 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:16:54 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v 
# -- Compiling module lab4_testbench
# 
# Top level modules:
# 	lab4_testbench
# End time: 01:16:54 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_testbench
# Loading work.lab4_testbench
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_cpu
# Loading work.lab4_cpu
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_fetch
# Loading work.lab4_fetch
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_register
# Loading work.lab4_register
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_controller
# Loading work.lab4_controller
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_alu
# Loading work.lab4_alu
run 200
# cycle xxxxxxxx
# cycle 00201820
# cycle 00402021
# cycle 00032822
# cycle 00043023
# cycle 00860018
# cycle 00003812
# cycle 00004010
# cycle 00860019
# cycle 00004812
# cycle 00005010
# cycle 00645824
# cycle 00646025
# cycle 00646826
# cycle 00647027
# cycle 00000000
# cycle 00037840
# cycle 00058842
# cycle 00059843
# cycle 00c4a82a
# cycle 00c4b02b
restart -f
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
run 200
# cycle xxxxxxxx
# cycle 00201820
# cycle 00402021
# cycle 00032822
# cycle 00043023
# cycle 00860018
# cycle 00003812
# cycle 00004010
# cycle 00860019
# cycle 00004812
# cycle 00005010
# cycle 00645824
# cycle 00646025
# cycle 00646826
# cycle 00647027
# cycle 00000000
# cycle 00037840
# cycle 00058842
# cycle 00059843
# cycle 00c4a82a
# cycle 00c4b02b
restart -f
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:26:14 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v 
# -- Compiling module lab4_alu
# 
# Top level modules:
# 	lab4_alu
# End time: 01:26:14 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:26:14 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v 
# -- Compiling module lab4_controller
# 
# Top level modules:
# 	lab4_controller
# End time: 01:26:14 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:26:14 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v 
# -- Compiling module lab4_cpu
# 
# Top level modules:
# 	lab4_cpu
# End time: 01:26:14 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:26:14 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v 
# -- Compiling module lab4_fetch
# 
# Top level modules:
# 	lab4_fetch
# End time: 01:26:14 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:26:14 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v 
# -- Compiling module lab4_register
# 
# Top level modules:
# 	lab4_register
# End time: 01:26:14 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:26:14 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v 
# -- Compiling module lab4_testbench
# 
# Top level modules:
# 	lab4_testbench
# End time: 01:26:14 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_testbench
# Loading work.lab4_testbench
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_cpu
# Loading work.lab4_cpu
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_fetch
# Loading work.lab4_fetch
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_register
# Loading work.lab4_register
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_controller
# Loading work.lab4_controller
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_alu
# Loading work.lab4_alu
run 200
# cycle xxxxxxxx
# cycle 00000000
# cycle 00000000
# cycle 0000000a
# cycle 00cccccd
# cycle xxxxxxxx
# cycle xxxxxxxx
# cycle xxxxxxxx
# cycle 00000000
# cycle 00000000
# cycle xxxxxxxx
# cycle 00000000
# cycle 00000000
# cycle xxxxxxxx
# cycle xxxxxxxx
# cycle xxxxxxxx
# cycle xxxxxxxx
# cycle 00000000
# cycle xxxxxxxX
# cycle Xxxxxxxx
# cycle xxxxxxxx
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:31:18 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v 
# -- Compiling module lab4_alu
# 
# Top level modules:
# 	lab4_alu
# End time: 01:31:18 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:31:18 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v 
# -- Compiling module lab4_controller
# 
# Top level modules:
# 	lab4_controller
# End time: 01:31:18 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:31:18 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v 
# -- Compiling module lab4_cpu
# 
# Top level modules:
# 	lab4_cpu
# End time: 01:31:18 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:31:18 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v 
# -- Compiling module lab4_fetch
# 
# Top level modules:
# 	lab4_fetch
# End time: 01:31:18 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:31:18 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v 
# -- Compiling module lab4_register
# 
# Top level modules:
# 	lab4_register
# End time: 01:31:18 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:31:18 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v 
# -- Compiling module lab4_testbench
# 
# Top level modules:
# 	lab4_testbench
# End time: 01:31:18 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_testbench
# Loading work.lab4_testbench
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_cpu
# Loading work.lab4_cpu
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_fetch
# Loading work.lab4_fetch
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_register
# Loading work.lab4_register
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_controller
# Loading work.lab4_controller
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_alu
# Loading work.lab4_alu
run 200
# cycle          x
# cycle          0
# cycle          0
# cycle         10
# cycle   13421773
# cycle          x
# cycle          x
# cycle          x
# cycle          0
# cycle          0
# cycle          x
# cycle          0
# cycle          0
# cycle          x
# cycle          x
# cycle          x
# cycle          x
# cycle          0
# cycle          X
# cycle          X
# cycle          x
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:34:38 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v 
# -- Compiling module lab4_alu
# 
# Top level modules:
# 	lab4_alu
# End time: 01:34:38 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:34:38 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v 
# -- Compiling module lab4_controller
# 
# Top level modules:
# 	lab4_controller
# End time: 01:34:38 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:34:38 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v 
# -- Compiling module lab4_cpu
# 
# Top level modules:
# 	lab4_cpu
# End time: 01:34:38 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:34:38 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v 
# -- Compiling module lab4_fetch
# 
# Top level modules:
# 	lab4_fetch
# End time: 01:34:38 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:34:38 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v 
# -- Compiling module lab4_register
# 
# Top level modules:
# 	lab4_register
# End time: 01:34:38 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:34:38 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v 
# -- Compiling module lab4_testbench
# 
# Top level modules:
# 	lab4_testbench
# End time: 01:34:38 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_testbench
# Loading work.lab4_testbench
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_cpu
# Loading work.lab4_cpu
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_fetch
# Loading work.lab4_fetch
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_register
# Loading work.lab4_register
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_controller
# Loading work.lab4_controller
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_alu
# Loading work.lab4_alu
run 200
# cycle 0:          x
# cycle 1:          0
# cycle 0:          0
# cycle 1:         10
# cycle 0:   13421773
# cycle 1:          x
# cycle 0:          x
# cycle 1:          x
# cycle 0:          0
# cycle 1:          0
# cycle 0:          x
# cycle 1:          0
# cycle 0:          0
# cycle 1:          x
# cycle 0:          x
# cycle 1:          x
# cycle 0:          x
# cycle 1:          0
# cycle 0:          X
# cycle 1:          X
# cycle 0:          x
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:36:50 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v 
# -- Compiling module lab4_alu
# 
# Top level modules:
# 	lab4_alu
# End time: 01:36:50 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:36:50 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v 
# -- Compiling module lab4_controller
# 
# Top level modules:
# 	lab4_controller
# End time: 01:36:50 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:36:50 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v 
# -- Compiling module lab4_cpu
# 
# Top level modules:
# 	lab4_cpu
# End time: 01:36:50 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:36:50 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v 
# -- Compiling module lab4_fetch
# 
# Top level modules:
# 	lab4_fetch
# End time: 01:36:50 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:36:50 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v 
# -- Compiling module lab4_register
# 
# Top level modules:
# 	lab4_register
# End time: 01:36:50 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:36:50 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v 
# -- Compiling module lab4_testbench
# 
# Top level modules:
# 	lab4_testbench
# End time: 01:36:51 on Nov 19,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart -f
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_testbench
# Loading work.lab4_testbench
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_cpu
# Loading work.lab4_cpu
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_fetch
# Loading work.lab4_fetch
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_register
# Loading work.lab4_register
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_controller
# Loading work.lab4_controller
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_alu
# Loading work.lab4_alu
run 200
# cycle 0:          x
# cycle 1:          0
# cycle 0:          0
# cycle 1:         10
# cycle 0:   13421773
# cycle 1:          x
# cycle 0:          x
# cycle 1:          x
# cycle 0:          0
# cycle 1:          0
# cycle 0:          x
# cycle 1:          0
# cycle 0:          0
# cycle 1:          x
# cycle 0:          x
# cycle 1:          x
# cycle 0:          x
# cycle 1:          0
# cycle 0:          X
# cycle 1:          X
# cycle 0:          x
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:37:54 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v 
# -- Compiling module lab4_alu
# 
# Top level modules:
# 	lab4_alu
# End time: 01:37:54 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:37:54 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v 
# -- Compiling module lab4_controller
# 
# Top level modules:
# 	lab4_controller
# End time: 01:37:54 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:37:54 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v 
# -- Compiling module lab4_cpu
# 
# Top level modules:
# 	lab4_cpu
# End time: 01:37:55 on Nov 19,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:37:55 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v 
# -- Compiling module lab4_fetch
# 
# Top level modules:
# 	lab4_fetch
# End time: 01:37:55 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:37:55 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v 
# -- Compiling module lab4_register
# 
# Top level modules:
# 	lab4_register
# End time: 01:37:55 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:37:55 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v 
# -- Compiling module lab4_testbench
# 
# Top level modules:
# 	lab4_testbench
# End time: 01:37:55 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_testbench
# Loading work.lab4_testbench
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_cpu
# Loading work.lab4_cpu
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_fetch
# Loading work.lab4_fetch
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_register
# Loading work.lab4_register
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_controller
# Loading work.lab4_controller
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_alu
# Loading work.lab4_alu
run 200
# cycle 0:          x
# cycle 1:          0
# cycle 0:          0
# cycle 1:         10
# cycle 0:   13421773
# cycle 1:          x
# cycle 0:          x
# cycle 1:          x
# cycle 0:          0
# cycle 1:          0
# cycle 0:          x
# cycle 1:          0
# cycle 0:          0
# cycle 1:          x
# cycle 0:          x
# cycle 1:          x
# cycle 0:          x
# cycle 1:          0
# cycle 0:          X
# cycle 1:          X
# cycle 0:          x
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:39:15 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v 
# -- Compiling module lab4_alu
# 
# Top level modules:
# 	lab4_alu
# End time: 01:39:15 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:39:15 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v 
# -- Compiling module lab4_controller
# 
# Top level modules:
# 	lab4_controller
# End time: 01:39:15 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:39:15 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v 
# -- Compiling module lab4_cpu
# 
# Top level modules:
# 	lab4_cpu
# End time: 01:39:15 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:39:15 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v 
# -- Compiling module lab4_fetch
# 
# Top level modules:
# 	lab4_fetch
# End time: 01:39:15 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:39:15 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v 
# -- Compiling module lab4_register
# 
# Top level modules:
# 	lab4_register
# End time: 01:39:15 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:39:15 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v 
# -- Compiling module lab4_testbench
# 
# Top level modules:
# 	lab4_testbench
# End time: 01:39:15 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_testbench
# Loading work.lab4_testbench
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_cpu
# Loading work.lab4_cpu
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_fetch
# Loading work.lab4_fetch
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_register
# Loading work.lab4_register
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_controller
# Loading work.lab4_controller
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_alu
# Loading work.lab4_alu
run 200
# cycle 0:          x
# cycle 1:          0
# cycle 0:          0
# cycle 1:         10
# cycle 0:   13421773
# cycle 1:          x
# cycle 0:          x
# cycle 1:          x
# cycle 0:          0
# cycle 1:          0
# cycle 0:          x
# cycle 1:          0
# cycle 0:          0
# cycle 1:          x
# cycle 0:          x
# cycle 1:          x
# cycle 0:          x
# cycle 1:          0
# cycle 0:          X
# cycle 1:          X
# cycle 0:          x
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:39:51 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v 
# -- Compiling module lab4_alu
# 
# Top level modules:
# 	lab4_alu
# End time: 01:39:51 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:39:51 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v 
# -- Compiling module lab4_controller
# 
# Top level modules:
# 	lab4_controller
# End time: 01:39:51 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:39:51 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v 
# -- Compiling module lab4_cpu
# 
# Top level modules:
# 	lab4_cpu
# End time: 01:39:51 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:39:51 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v 
# -- Compiling module lab4_fetch
# 
# Top level modules:
# 	lab4_fetch
# End time: 01:39:51 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:39:51 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v 
# -- Compiling module lab4_register
# 
# Top level modules:
# 	lab4_register
# End time: 01:39:51 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:39:51 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v 
# -- Compiling module lab4_testbench
# ** Error: /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v(14): (vlog-2110) Illegal reference to net "cycle_counter".
# End time: 01:39:52 on Nov 19,2016, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:40:40 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v 
# -- Compiling module lab4_alu
# 
# Top level modules:
# 	lab4_alu
# End time: 01:40:40 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:40:40 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v 
# -- Compiling module lab4_controller
# 
# Top level modules:
# 	lab4_controller
# End time: 01:40:40 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:40:40 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v 
# -- Compiling module lab4_cpu
# 
# Top level modules:
# 	lab4_cpu
# End time: 01:40:41 on Nov 19,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:40:41 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v 
# -- Compiling module lab4_fetch
# 
# Top level modules:
# 	lab4_fetch
# End time: 01:40:41 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:40:41 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v 
# -- Compiling module lab4_register
# 
# Top level modules:
# 	lab4_register
# End time: 01:40:41 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:40:41 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v 
# -- Compiling module lab4_testbench
# 
# Top level modules:
# 	lab4_testbench
# End time: 01:40:41 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_testbench
# Loading work.lab4_testbench
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_cpu
# Loading work.lab4_cpu
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_fetch
# Loading work.lab4_fetch
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_register
# Loading work.lab4_register
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_controller
# Loading work.lab4_controller
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_alu
# Loading work.lab4_alu
run 200
# cycle    0:          x
# cycle    1:          0
# cycle    2:          0
# cycle    3:         10
# cycle    4:   13421773
# cycle    5:          x
# cycle    6:          x
# cycle    7:          x
# cycle    8:          0
# cycle    9:          0
# cycle   10:          x
# cycle   11:          0
# cycle   12:          0
# cycle   13:          x
# cycle   14:          x
# cycle   15:          x
# cycle   16:          x
# cycle   17:          0
# cycle   18:          X
# cycle   19:          X
# cycle   20:          x
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:43:23 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v 
# -- Compiling module lab4_alu
# 
# Top level modules:
# 	lab4_alu
# End time: 01:43:23 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:43:23 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v 
# -- Compiling module lab4_controller
# 
# Top level modules:
# 	lab4_controller
# End time: 01:43:23 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:43:23 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v 
# -- Compiling module lab4_cpu
# 
# Top level modules:
# 	lab4_cpu
# End time: 01:43:23 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:43:23 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v 
# -- Compiling module lab4_fetch
# 
# Top level modules:
# 	lab4_fetch
# End time: 01:43:23 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:43:23 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v 
# -- Compiling module lab4_register
# 
# Top level modules:
# 	lab4_register
# End time: 01:43:23 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:43:23 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v 
# -- Compiling module lab4_testbench
# 
# Top level modules:
# 	lab4_testbench
# End time: 01:43:23 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_testbench
# Loading work.lab4_testbench
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_cpu
# Loading work.lab4_cpu
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_fetch
# Loading work.lab4_fetch
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_register
# Loading work.lab4_register
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_controller
# Loading work.lab4_controller
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_alu
# Loading work.lab4_alu
run 200
# cycle    0:          x
# cycle    1:          0
# cycle    2:          0
# cycle    3:          x
# cycle    4:          x
# cycle    5: 4294967285
# cycle    6: 4294967279
# cycle    7:          x
# cycle    8:          0
# cycle    9:          0
# cycle   10:          x
# cycle   11:          0
# cycle   12:          0
# cycle   13:          1
# cycle   14:         27
# cycle   15:         26
# cycle   16: 4294967268
# cycle   17:          0
# cycle   18:         22
# cycle   19:          X
# cycle   20:          x
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:44:58 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v 
# -- Compiling module lab4_alu
# 
# Top level modules:
# 	lab4_alu
# End time: 01:44:58 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:44:58 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v 
# -- Compiling module lab4_controller
# 
# Top level modules:
# 	lab4_controller
# End time: 01:44:58 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:44:58 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v 
# -- Compiling module lab4_cpu
# 
# Top level modules:
# 	lab4_cpu
# End time: 01:44:58 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:44:58 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v 
# -- Compiling module lab4_fetch
# 
# Top level modules:
# 	lab4_fetch
# End time: 01:44:58 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:44:58 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v 
# -- Compiling module lab4_register
# 
# Top level modules:
# 	lab4_register
# End time: 01:44:58 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 01:44:58 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v 
# -- Compiling module lab4_testbench
# 
# Top level modules:
# 	lab4_testbench
# End time: 01:44:58 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_testbench
# Loading work.lab4_testbench
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_cpu
# Loading work.lab4_cpu
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_fetch
# Loading work.lab4_fetch
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_register
# Loading work.lab4_register
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_controller
# Loading work.lab4_controller
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_alu
# Loading work.lab4_alu
run 200
# cycle    0:          x
# cycle    1:          x
# cycle    2:          x
# cycle    3:          x
# cycle    4:          x
# cycle    5:          x
# cycle    6:          x
# cycle    7:          x
# cycle    8:          x
# cycle    9:          x
# cycle   10:          x
# cycle   11:          x
# cycle   12:          x
# cycle   13:          x
# cycle   14:          x
# cycle   15:          x
# cycle   16:          x
# cycle   17:          x
# cycle   18:          x
# cycle   19:          x
# cycle   20:          x
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 02:06:56 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v 
# -- Compiling module lab4_alu
# 
# Top level modules:
# 	lab4_alu
# End time: 02:06:56 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 02:06:56 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v 
# -- Compiling module lab4_controller
# 
# Top level modules:
# 	lab4_controller
# End time: 02:06:56 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 02:06:56 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v 
# -- Compiling module lab4_cpu
# 
# Top level modules:
# 	lab4_cpu
# End time: 02:06:56 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 02:06:56 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v 
# -- Compiling module lab4_fetch
# 
# Top level modules:
# 	lab4_fetch
# End time: 02:06:56 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 02:06:56 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v 
# -- Compiling module lab4_register
# 
# Top level modules:
# 	lab4_register
# End time: 02:06:57 on Nov 19,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 02:06:57 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v 
# -- Compiling module lab4_testbench
# 
# Top level modules:
# 	lab4_testbench
# End time: 02:06:57 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_testbench
# Loading work.lab4_testbench
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_cpu
# Loading work.lab4_cpu
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_fetch
# Loading work.lab4_fetch
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_register
# Loading work.lab4_register
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_controller
# Loading work.lab4_controller
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_alu
# Loading work.lab4_alu
run 200
# cycle    0:          x
# cycle    1:          x
# cycle    2:          x
# cycle    3:          x
# cycle    4:          x
# cycle    5:          x
# cycle    6:          x
# cycle    7:          x
# cycle    8:          x
# cycle    9:          x
# cycle   10:          x
# cycle   11:          x
# cycle   12:          x
# cycle   13:          x
# cycle   14:          x
# cycle   15:          x
# cycle   16:          x
# cycle   17:          x
# cycle   18:          x
# cycle   19:          x
# cycle   20:          x
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 02:08:53 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v 
# -- Compiling module lab4_alu
# 
# Top level modules:
# 	lab4_alu
# End time: 02:08:53 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 02:08:53 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v 
# -- Compiling module lab4_controller
# 
# Top level modules:
# 	lab4_controller
# End time: 02:08:53 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 02:08:53 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v 
# -- Compiling module lab4_cpu
# 
# Top level modules:
# 	lab4_cpu
# End time: 02:08:53 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 02:08:53 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v 
# -- Compiling module lab4_fetch
# 
# Top level modules:
# 	lab4_fetch
# End time: 02:08:53 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 02:08:53 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v 
# -- Compiling module lab4_register
# 
# Top level modules:
# 	lab4_register
# End time: 02:08:53 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 02:08:53 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v 
# -- Compiling module lab4_testbench
# 
# Top level modules:
# 	lab4_testbench
# End time: 02:08:53 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_testbench
# Loading work.lab4_testbench
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_cpu
# Loading work.lab4_cpu
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_fetch
# Loading work.lab4_fetch
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_register
# Loading work.lab4_register
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_controller
# Loading work.lab4_controller
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_alu
# Loading work.lab4_alu
run 200
# cycle    0:          x
# cycle    1:          x
# cycle    2:          0
# cycle    3:          0
# cycle    4:          x
# cycle    5:          x
# cycle    6:          0
# cycle    7:          0
# cycle    8:          x
# cycle    9:          0
# cycle   10:          0
# cycle   11:          x
# cycle   12:          0
# cycle   13:          0
# cycle   14:          0
# cycle   15:          0
# cycle   16:          0
# cycle   17: 4294967295
# cycle   18:          0
# cycle   19:          0
# cycle   20:          X
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 02:12:45 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v 
# -- Compiling module lab4_alu
# 
# Top level modules:
# 	lab4_alu
# End time: 02:12:45 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 02:12:45 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v 
# -- Compiling module lab4_controller
# 
# Top level modules:
# 	lab4_controller
# End time: 02:12:45 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 02:12:45 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v 
# -- Compiling module lab4_cpu
# 
# Top level modules:
# 	lab4_cpu
# End time: 02:12:45 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 02:12:45 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v 
# -- Compiling module lab4_fetch
# 
# Top level modules:
# 	lab4_fetch
# End time: 02:12:45 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 02:12:45 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v 
# -- Compiling module lab4_register
# 
# Top level modules:
# 	lab4_register
# End time: 02:12:45 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 02:12:45 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v 
# -- Compiling module lab4_testbench
# 
# Top level modules:
# 	lab4_testbench
# End time: 02:12:45 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_testbench
# Loading work.lab4_testbench
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_cpu
# Loading work.lab4_cpu
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_fetch
# Loading work.lab4_fetch
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_register
# Loading work.lab4_register
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_controller
# Loading work.lab4_controller
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_alu
# Loading work.lab4_alu
run 200
# cycle    0:          X
# cycle    1:          X
# cycle    2:          0
# cycle    3:          0
# cycle    4:          0
# cycle    5:          0
# cycle    6:          0
# cycle    7:          0
# cycle    8:          0
# cycle    9:          0
# cycle   10:          0
# cycle   11:          0
# cycle   12:          0
# cycle   13:          0
# cycle   14:          0
# cycle   15:          0
# cycle   16:          0
# cycle   17:          0
# cycle   18:          0
# cycle   19:          0
# cycle   20:          0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 02:13:36 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v 
# -- Compiling module lab4_alu
# 
# Top level modules:
# 	lab4_alu
# End time: 02:13:36 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 02:13:36 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v 
# -- Compiling module lab4_controller
# 
# Top level modules:
# 	lab4_controller
# End time: 02:13:36 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 02:13:36 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v 
# -- Compiling module lab4_cpu
# 
# Top level modules:
# 	lab4_cpu
# End time: 02:13:36 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 02:13:36 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v 
# -- Compiling module lab4_fetch
# 
# Top level modules:
# 	lab4_fetch
# End time: 02:13:36 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 02:13:36 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v 
# -- Compiling module lab4_register
# 
# Top level modules:
# 	lab4_register
# End time: 02:13:36 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 02:13:36 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v 
# -- Compiling module lab4_testbench
# 
# Top level modules:
# 	lab4_testbench
# End time: 02:13:36 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_testbench
# Loading work.lab4_testbench
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_cpu
# Loading work.lab4_cpu
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_fetch
# Loading work.lab4_fetch
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_register
# Loading work.lab4_register
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_controller
# Loading work.lab4_controller
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_alu
# Loading work.lab4_alu
run 200
# cycle    0:          X
# cycle    1:          X
# cycle    2:          0
# cycle    3:          0
# cycle    4:          0
# cycle    5:          0
# cycle    6:          0
# cycle    7:          0
# cycle    8:          0
# cycle    9:          0
# cycle   10:          0
# cycle   11:          0
# cycle   12:          0
# cycle   13:          0
# cycle   14:          0
# cycle   15:          0
# cycle   16:          0
# cycle   17:          0
# cycle   18:          0
# cycle   19:          0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 02:15:14 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v 
# -- Compiling module lab4_alu
# 
# Top level modules:
# 	lab4_alu
# End time: 02:15:14 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 02:15:14 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v 
# -- Compiling module lab4_controller
# 
# Top level modules:
# 	lab4_controller
# End time: 02:15:14 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 02:15:14 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v 
# -- Compiling module lab4_cpu
# 
# Top level modules:
# 	lab4_cpu
# End time: 02:15:14 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 02:15:14 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v 
# -- Compiling module lab4_fetch
# 
# Top level modules:
# 	lab4_fetch
# End time: 02:15:14 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 02:15:14 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v 
# -- Compiling module lab4_register
# 
# Top level modules:
# 	lab4_register
# End time: 02:15:14 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 02:15:14 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v 
# -- Compiling module lab4_testbench
# 
# Top level modules:
# 	lab4_testbench
# End time: 02:15:14 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_testbench
# Loading work.lab4_testbench
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_cpu
# Loading work.lab4_cpu
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_fetch
# Loading work.lab4_fetch
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_register
# Loading work.lab4_register
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_controller
# Loading work.lab4_controller
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_alu
# Loading work.lab4_alu
run 200
# cycle    0:          x
# cycle    1:    2103328
# cycle    2:    4202529
# cycle    3:     206882
# cycle    4:     274467
# cycle    5:    8781848
# cycle    6:      14354
# cycle    7:      16400
# cycle    8:    8781849
# cycle    9:      18450
# cycle   10:      20496
# cycle   11:    6576164
# cycle   12:    6578213
# cycle   13:    6580262
# cycle   14:    6582311
# cycle   15:          0
# cycle   16:     227392
# cycle   17:     362562
# cycle   18:     366659
# cycle   19:   12888106
# cycle   20:   12890155
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 02:17:32 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v 
# -- Compiling module lab4_alu
# 
# Top level modules:
# 	lab4_alu
# End time: 02:17:32 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 02:17:32 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v 
# -- Compiling module lab4_controller
# 
# Top level modules:
# 	lab4_controller
# End time: 02:17:32 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 02:17:32 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v 
# -- Compiling module lab4_cpu
# 
# Top level modules:
# 	lab4_cpu
# End time: 02:17:32 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 02:17:32 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v 
# -- Compiling module lab4_fetch
# 
# Top level modules:
# 	lab4_fetch
# End time: 02:17:32 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 02:17:32 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v 
# -- Compiling module lab4_register
# 
# Top level modules:
# 	lab4_register
# End time: 02:17:32 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 02:17:32 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v 
# -- Compiling module lab4_testbench
# 
# Top level modules:
# 	lab4_testbench
# End time: 02:17:32 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_testbench
# Loading work.lab4_testbench
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_cpu
# Loading work.lab4_cpu
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_fetch
# Loading work.lab4_fetch
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_register
# Loading work.lab4_register
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_controller
# Loading work.lab4_controller
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_alu
# Loading work.lab4_alu
run 200
# cycle    0:          X
# cycle    1:          X
# cycle    2:          0
# cycle    3:          0
# cycle    4:          0
# cycle    5:          0
# cycle    6:          0
# cycle    7:          0
# cycle    8:          0
# cycle    9:          0
# cycle   10:          0
# cycle   11:          0
# cycle   12:          0
# cycle   13:          0
# cycle   14:          0
# cycle   15:          0
# cycle   16:          0
# cycle   17:          0
# cycle   18:          0
# cycle   19:          0
# cycle   20:          0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 02:20:40 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v 
# -- Compiling module lab4_alu
# 
# Top level modules:
# 	lab4_alu
# End time: 02:20:40 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 02:20:40 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v 
# -- Compiling module lab4_controller
# 
# Top level modules:
# 	lab4_controller
# End time: 02:20:40 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 02:20:40 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v 
# -- Compiling module lab4_cpu
# 
# Top level modules:
# 	lab4_cpu
# End time: 02:20:41 on Nov 19,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 02:20:41 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v 
# -- Compiling module lab4_fetch
# 
# Top level modules:
# 	lab4_fetch
# End time: 02:20:41 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 02:20:41 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v 
# -- Compiling module lab4_register
# 
# Top level modules:
# 	lab4_register
# End time: 02:20:41 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 02:20:41 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v 
# -- Compiling module lab4_testbench
# 
# Top level modules:
# 	lab4_testbench
# End time: 02:20:41 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_testbench
# Loading work.lab4_testbench
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_cpu
# Loading work.lab4_cpu
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_fetch
# Loading work.lab4_fetch
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_register
# Loading work.lab4_register
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_controller
# Loading work.lab4_controller
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_alu
# Loading work.lab4_alu
run 200
# cycle    0:          X
# cycle    1:          X
# cycle    2:          4
# cycle    3:          4
# cycle    4:          5
# cycle    5:          5
# cycle    6:          6
# cycle    7:          6
# cycle    8:          6
# cycle    9:          7
# cycle   10:          7
# cycle   11:          7
# cycle   12:          0
# cycle   13:          1
# cycle   14:          3
# cycle   15:          2
# cycle   16:          8
# cycle   17:          8
# cycle   18:          9
# cycle   19:         10
# cycle   20:         12
restart -f
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
run 250
# cycle    0:          X
# cycle    1:          X
# cycle    2:          4
# cycle    3:          4
# cycle    4:          5
# cycle    5:          5
# cycle    6:          6
# cycle    7:          6
# cycle    8:          6
# cycle    9:          7
# cycle   10:          7
# cycle   11:          7
# cycle   12:          0
# cycle   13:          1
# cycle   14:          3
# cycle   15:          2
# cycle   16:          8
# cycle   17:          8
# cycle   18:          9
# cycle   19:         10
# cycle   20:         12
# cycle   21:         13
# cycle   22:         13
# cycle   23:         13
# cycle   24:         13
# cycle   25:         13
restart -f
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
run 300
# cycle    0:          X
# cycle    1:          X
# cycle    2:          4
# cycle    3:          4
# cycle    4:          5
# cycle    5:          5
# cycle    6:          6
# cycle    7:          6
# cycle    8:          6
# cycle    9:          7
# cycle   10:          7
# cycle   11:          7
# cycle   12:          0
# cycle   13:          1
# cycle   14:          3
# cycle   15:          2
# cycle   16:          8
# cycle   17:          8
# cycle   18:          9
# cycle   19:         10
# cycle   20:         12
# cycle   21:         13
# cycle   22:         13
# cycle   23:         13
# cycle   24:         13
# cycle   25:         13
# cycle   26:         13
# cycle   27:         13
# cycle   28:         13
# cycle   29:         13
# cycle   30:         13
restart -f
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
run 210
# cycle    0:          X
# cycle    1:          X
# cycle    2:          4
# cycle    3:          4
# cycle    4:          5
# cycle    5:          5
# cycle    6:          6
# cycle    7:          6
# cycle    8:          6
# cycle    9:          7
# cycle   10:          7
# cycle   11:          7
# cycle   12:          0
# cycle   13:          1
# cycle   14:          3
# cycle   15:          2
# cycle   16:          8
# cycle   17:          8
# cycle   18:          9
# cycle   19:         10
# cycle   20:         12
# cycle   21:         13
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 05:16:20 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v 
# -- Compiling module lab4_alu
# 
# Top level modules:
# 	lab4_alu
# End time: 05:16:20 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 05:16:20 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v 
# -- Compiling module lab4_controller
# 
# Top level modules:
# 	lab4_controller
# End time: 05:16:20 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 05:16:20 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v 
# -- Compiling module lab4_cpu
# 
# Top level modules:
# 	lab4_cpu
# End time: 05:16:20 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 05:16:20 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v 
# -- Compiling module lab4_fetch
# 
# Top level modules:
# 	lab4_fetch
# End time: 05:16:20 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 05:16:20 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v 
# -- Compiling module lab4_register
# 
# Top level modules:
# 	lab4_register
# End time: 05:16:20 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 05:16:20 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v 
# -- Compiling module lab4_testbench
# 
# Top level modules:
# 	lab4_testbench
# End time: 05:16:20 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_testbench
# Loading work.lab4_testbench
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_cpu
# Loading work.lab4_cpu
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_fetch
# Loading work.lab4_fetch
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_register
# Loading work.lab4_register
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_controller
# Loading work.lab4_controller
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_alu
# Loading work.lab4_alu
run 210
# cycle    0:          X
# cycle    1:          X
# cycle    2:          4
# cycle    3:          4
# cycle    4:          5
# cycle    5:          5
# cycle    6:          6
# cycle    7:          0
# cycle    8:          0
# cycle    9:          7
# cycle   10:          0
# cycle   11:          0
# cycle   12:          0
# cycle   13:          1
# cycle   14:          3
# cycle   15:          2
# cycle   16:          8
# cycle   17:          8
# cycle   18:          9
# cycle   19:         10
# cycle   20:         12
# cycle   21:         12
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 05:29:58 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v 
# -- Compiling module lab4_alu
# 
# Top level modules:
# 	lab4_alu
# End time: 05:29:58 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 05:29:59 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v 
# -- Compiling module lab4_controller
# 
# Top level modules:
# 	lab4_controller
# End time: 05:29:59 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 05:29:59 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v 
# -- Compiling module lab4_cpu
# 
# Top level modules:
# 	lab4_cpu
# End time: 05:29:59 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 05:29:59 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v 
# -- Compiling module lab4_fetch
# 
# Top level modules:
# 	lab4_fetch
# End time: 05:29:59 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 05:29:59 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v 
# -- Compiling module lab4_register
# 
# Top level modules:
# 	lab4_register
# End time: 05:29:59 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 05:29:59 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v 
# -- Compiling module lab4_testbench
# 
# Top level modules:
# 	lab4_testbench
# End time: 05:29:59 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_testbench
# Loading work.lab4_testbench
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_cpu
# Loading work.lab4_cpu
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_fetch
# Loading work.lab4_fetch
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_register
# Loading work.lab4_register
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_controller
# Loading work.lab4_controller
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_alu
# Loading work.lab4_alu
run 210
# cycle    0:          X
# cycle    1:          X
# cycle    2:          X
# cycle    3:          4
# cycle    4:          4
# cycle    5:          5
# cycle    6:          5
# cycle    7:          6
# cycle    8:          0
# cycle    9:          0
# cycle   10:          7
# cycle   11:          0
# cycle   12:          0
# cycle   13:          0
# cycle   14:          1
# cycle   15:          3
# cycle   16:          2
# cycle   17:          8
# cycle   18:          8
# cycle   19:          9
# cycle   20:         10
# cycle   21:         12
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 05:32:23 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v 
# -- Compiling module lab4_alu
# 
# Top level modules:
# 	lab4_alu
# End time: 05:32:23 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 05:32:23 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v 
# -- Compiling module lab4_controller
# 
# Top level modules:
# 	lab4_controller
# End time: 05:32:23 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 05:32:23 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v 
# -- Compiling module lab4_cpu
# 
# Top level modules:
# 	lab4_cpu
# End time: 05:32:23 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 05:32:23 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v 
# -- Compiling module lab4_fetch
# 
# Top level modules:
# 	lab4_fetch
# End time: 05:32:23 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 05:32:23 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v 
# -- Compiling module lab4_register
# 
# Top level modules:
# 	lab4_register
# End time: 05:32:23 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 05:32:23 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v 
# -- Compiling module lab4_testbench
# 
# Top level modules:
# 	lab4_testbench
# End time: 05:32:23 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_testbench
# Loading work.lab4_testbench
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_cpu
# Loading work.lab4_cpu
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_fetch
# Loading work.lab4_fetch
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_register
# Loading work.lab4_register
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_controller
# Loading work.lab4_controller
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_alu
# Loading work.lab4_alu
run 210
# cycle    0:          x
# cycle    1:          0
# cycle    2:          0
# cycle    3:          x
# cycle    4:          x
# cycle    5:          0
# cycle    6:          0
# cycle    7:          x
# cycle    8:          0
# cycle    9:          0
# cycle   10:          x
# cycle   11:          0
# cycle   12:          0
# cycle   13:          0
# cycle   14:          0
# cycle   15:          0
# cycle   16: 4294967295
# cycle   17:          0
# cycle   18:          0
# cycle   19:          X
# cycle   20:          x
# cycle   21:          0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 05:55:44 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v 
# -- Compiling module lab4_alu
# 
# Top level modules:
# 	lab4_alu
# End time: 05:55:44 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 05:55:44 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v 
# -- Compiling module lab4_controller
# 
# Top level modules:
# 	lab4_controller
# End time: 05:55:44 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 05:55:44 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v 
# -- Compiling module lab4_cpu
# 
# Top level modules:
# 	lab4_cpu
# End time: 05:55:44 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 05:55:44 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v 
# -- Compiling module lab4_fetch
# 
# Top level modules:
# 	lab4_fetch
# End time: 05:55:44 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 05:55:44 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v 
# -- Compiling module lab4_register
# 
# Top level modules:
# 	lab4_register
# End time: 05:55:44 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 05:55:44 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v 
# -- Compiling module lab4_testbench
# 
# Top level modules:
# 	lab4_testbench
# End time: 05:55:44 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_testbench
# Loading work.lab4_testbench
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_cpu
# Loading work.lab4_cpu
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_fetch
# Loading work.lab4_fetch
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_register
# Loading work.lab4_register
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_controller
# Loading work.lab4_controller
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_alu
# Loading work.lab4_alu
run 210
# cycle    0:          x
# cycle    1:          0
# cycle    2:          0
# cycle    3:          x
# cycle    4:          x
# cycle    5: 4294967285
# cycle    6: 4294967279
# cycle    7:          x
# cycle    8:          0
# cycle    9:          0
# cycle   10:          x
# cycle   11:          0
# cycle   12:          0
# cycle   13:          1
# cycle   14:         27
# cycle   15:         26
# cycle   16: 4294967268
# cycle   17:          0
# cycle   18:         22
# cycle   19:          X
# cycle   20:          x
# cycle   21:          0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 05:57:43 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v 
# -- Compiling module lab4_alu
# 
# Top level modules:
# 	lab4_alu
# End time: 05:57:43 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 05:57:43 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v 
# -- Compiling module lab4_controller
# 
# Top level modules:
# 	lab4_controller
# End time: 05:57:44 on Nov 19,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 05:57:44 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v 
# -- Compiling module lab4_cpu
# 
# Top level modules:
# 	lab4_cpu
# End time: 05:57:44 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 05:57:44 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v 
# -- Compiling module lab4_fetch
# 
# Top level modules:
# 	lab4_fetch
# End time: 05:57:44 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 05:57:44 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v 
# -- Compiling module lab4_register
# 
# Top level modules:
# 	lab4_register
# End time: 05:57:44 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 05:57:44 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v 
# -- Compiling module lab4_testbench
# 
# Top level modules:
# 	lab4_testbench
# End time: 05:57:44 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_testbench
# Loading work.lab4_testbench
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_cpu
# Loading work.lab4_cpu
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_fetch
# Loading work.lab4_fetch
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_register
# Loading work.lab4_register
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_controller
# Loading work.lab4_controller
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_alu
# Loading work.lab4_alu
run 210
# cycle    0:          x
# cycle    1:          0
# cycle    2:          0
# cycle    3:         11
# cycle    4:         17
# cycle    5:          x
# cycle    6:          x
# cycle    7:          x
# cycle    8:          0
# cycle    9:          0
# cycle   10:          x
# cycle   11:          0
# cycle   12:          0
# cycle   13:          x
# cycle   14:          x
# cycle   15:          x
# cycle   16:          x
# cycle   17:          0
# cycle   18:          X
# cycle   19:          X
# cycle   20:          x
# cycle   21:          0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 05:58:41 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v 
# -- Compiling module lab4_alu
# 
# Top level modules:
# 	lab4_alu
# End time: 05:58:41 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 05:58:41 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v 
# -- Compiling module lab4_controller
# 
# Top level modules:
# 	lab4_controller
# End time: 05:58:41 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 05:58:41 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v 
# -- Compiling module lab4_cpu
# 
# Top level modules:
# 	lab4_cpu
# End time: 05:58:41 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 05:58:41 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v 
# -- Compiling module lab4_fetch
# 
# Top level modules:
# 	lab4_fetch
# End time: 05:58:41 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 05:58:41 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v 
# -- Compiling module lab4_register
# 
# Top level modules:
# 	lab4_register
# End time: 05:58:41 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 05:58:41 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v 
# -- Compiling module lab4_testbench
# 
# Top level modules:
# 	lab4_testbench
# End time: 05:58:41 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_testbench
# Loading work.lab4_testbench
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_cpu
# Loading work.lab4_cpu
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_fetch
# Loading work.lab4_fetch
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_register
# Loading work.lab4_register
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_controller
# Loading work.lab4_controller
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_alu
# Loading work.lab4_alu
run 210
# cycle    0:          x
# cycle    1:          0
# cycle    2:          0
# cycle    3:         11
# cycle    4:         17
# cycle    5:          x
# cycle    6:          x
# cycle    7:          x
# cycle    8:          0
# cycle    9:          0
# cycle   10:          x
# cycle   11:          0
# cycle   12:          0
# cycle   13:          x
# cycle   14:          x
# cycle   15:          x
# cycle   16:          x
# cycle   17:          0
# cycle   18:          X
# cycle   19:          X
# cycle   20:          x
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:03:00 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v 
# -- Compiling module lab4_alu
# 
# Top level modules:
# 	lab4_alu
# End time: 06:03:00 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:03:00 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v 
# -- Compiling module lab4_controller
# 
# Top level modules:
# 	lab4_controller
# End time: 06:03:00 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:03:00 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v 
# -- Compiling module lab4_cpu
# 
# Top level modules:
# 	lab4_cpu
# End time: 06:03:00 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:03:00 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v 
# -- Compiling module lab4_fetch
# 
# Top level modules:
# 	lab4_fetch
# End time: 06:03:00 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:03:00 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v 
# -- Compiling module lab4_register
# 
# Top level modules:
# 	lab4_register
# End time: 06:03:00 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:03:00 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v 
# -- Compiling module lab4_testbench
# 
# Top level modules:
# 	lab4_testbench
# End time: 06:03:00 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_testbench
# Loading work.lab4_testbench
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_cpu
# Loading work.lab4_cpu
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_fetch
# Loading work.lab4_fetch
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_register
# Loading work.lab4_register
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_controller
# Loading work.lab4_controller
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_alu
# Loading work.lab4_alu
run 210
# cycle    0:          X
# cycle    1:          X
# cycle    2:          X
# cycle    3:          X
# cycle    4:          X
# cycle    5:          X
# cycle    6:          X
# cycle    7:          X
# cycle    8:          X
# cycle    9:          X
# cycle   10:          X
# cycle   11:          X
# cycle   12:          X
# cycle   13:          X
# cycle   14:          X
# cycle   15:          X
# cycle   16:          X
# cycle   17:          X
# cycle   18:          X
# cycle   19:          X
# cycle   20:          X
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:04:06 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v 
# -- Compiling module lab4_alu
# 
# Top level modules:
# 	lab4_alu
# End time: 06:04:06 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:04:06 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v 
# -- Compiling module lab4_controller
# 
# Top level modules:
# 	lab4_controller
# End time: 06:04:06 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:04:06 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v 
# -- Compiling module lab4_cpu
# 
# Top level modules:
# 	lab4_cpu
# End time: 06:04:06 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:04:06 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v 
# -- Compiling module lab4_fetch
# 
# Top level modules:
# 	lab4_fetch
# End time: 06:04:06 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:04:06 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v 
# -- Compiling module lab4_register
# 
# Top level modules:
# 	lab4_register
# End time: 06:04:06 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:04:06 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v 
# -- Compiling module lab4_testbench
# 
# Top level modules:
# 	lab4_testbench
# End time: 06:04:06 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_testbench
# Loading work.lab4_testbench
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_cpu
# Loading work.lab4_cpu
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_fetch
# Loading work.lab4_fetch
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_register
# Loading work.lab4_register
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_controller
# Loading work.lab4_controller
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_alu
# Loading work.lab4_alu
run 210
# cycle    0:          X
# cycle    1:          3
# cycle    2:          4
# cycle    3:          5
# cycle    4:          6
# cycle    5:          0
# cycle    6:          7
# cycle    7:          8
# cycle    8:          0
# cycle    9:          9
# cycle   10:         10
# cycle   11:         11
# cycle   12:         12
# cycle   13:         13
# cycle   14:         14
# cycle   15:          0
# cycle   16:         15
# cycle   17:         17
# cycle   18:         19
# cycle   19:         21
# cycle   20:         22
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:07:13 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v 
# -- Compiling module lab4_alu
# 
# Top level modules:
# 	lab4_alu
# End time: 06:07:13 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:07:13 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v 
# -- Compiling module lab4_controller
# 
# Top level modules:
# 	lab4_controller
# End time: 06:07:13 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:07:13 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v 
# -- Compiling module lab4_cpu
# 
# Top level modules:
# 	lab4_cpu
# End time: 06:07:13 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:07:13 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v 
# -- Compiling module lab4_fetch
# 
# Top level modules:
# 	lab4_fetch
# End time: 06:07:13 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:07:13 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v 
# -- Compiling module lab4_register
# 
# Top level modules:
# 	lab4_register
# End time: 06:07:13 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:07:13 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v 
# -- Compiling module lab4_testbench
# 
# Top level modules:
# 	lab4_testbench
# End time: 06:07:13 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_testbench
# Loading work.lab4_testbench
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_cpu
# Loading work.lab4_cpu
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_fetch
# Loading work.lab4_fetch
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_register
# Loading work.lab4_register
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_controller
# Loading work.lab4_controller
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_alu
# Loading work.lab4_alu
run 210
# cycle    0:          X
# cycle    1:          X
# cycle    2:          4
# cycle    3:          4
# cycle    4:          5
# cycle    5:          5
# cycle    6:          6
# cycle    7:          0
# cycle    8:          0
# cycle    9:          7
# cycle   10:          0
# cycle   11:          0
# cycle   12:          0
# cycle   13:          1
# cycle   14:          3
# cycle   15:          2
# cycle   16:          8
# cycle   17:          8
# cycle   18:          9
# cycle   19:         10
# cycle   20:         12
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:09:39 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v 
# -- Compiling module lab4_alu
# 
# Top level modules:
# 	lab4_alu
# End time: 06:09:39 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:09:39 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v 
# -- Compiling module lab4_controller
# 
# Top level modules:
# 	lab4_controller
# End time: 06:09:39 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:09:39 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v 
# -- Compiling module lab4_cpu
# 
# Top level modules:
# 	lab4_cpu
# End time: 06:09:39 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:09:39 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v 
# -- Compiling module lab4_fetch
# 
# Top level modules:
# 	lab4_fetch
# End time: 06:09:39 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:09:39 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v 
# -- Compiling module lab4_register
# 
# Top level modules:
# 	lab4_register
# End time: 06:09:39 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:09:39 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v 
# -- Compiling module lab4_testbench
# 
# Top level modules:
# 	lab4_testbench
# End time: 06:09:40 on Nov 19,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart -f
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_testbench
# Loading work.lab4_testbench
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_cpu
# Loading work.lab4_cpu
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_fetch
# Loading work.lab4_fetch
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_register
# Loading work.lab4_register
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_controller
# Loading work.lab4_controller
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_alu
# Loading work.lab4_alu
run 210
# cycle    0:          x
# cycle    1:          0
# cycle    2:          0
# cycle    3:         11
# cycle    4:         17
# cycle    5:          0
# cycle    6:          0
# cycle    7:          0
# cycle    8:          0
# cycle    9:          0
# cycle   10:          0
# cycle   11:          0
# cycle   12:          0
# cycle   13:          0
# cycle   14:          0
# cycle   15:          0
# cycle   16: 4294967295
# cycle   17:          0
# cycle   18:          0
# cycle   19:          5
# cycle   20:          5
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:14:26 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v 
# -- Compiling module lab4_alu
# 
# Top level modules:
# 	lab4_alu
# End time: 06:14:26 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:14:26 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v 
# -- Compiling module lab4_controller
# 
# Top level modules:
# 	lab4_controller
# End time: 06:14:26 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:14:26 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v 
# -- Compiling module lab4_cpu
# 
# Top level modules:
# 	lab4_cpu
# End time: 06:14:26 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:14:26 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v 
# -- Compiling module lab4_fetch
# 
# Top level modules:
# 	lab4_fetch
# End time: 06:14:26 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:14:26 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v 
# -- Compiling module lab4_register
# 
# Top level modules:
# 	lab4_register
# End time: 06:14:26 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:14:26 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v 
# -- Compiling module lab4_testbench
# 
# Top level modules:
# 	lab4_testbench
# End time: 06:14:26 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_testbench
# Loading work.lab4_testbench
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_cpu
# Loading work.lab4_cpu
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_fetch
# Loading work.lab4_fetch
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_register
# Loading work.lab4_register
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_controller
# Loading work.lab4_controller
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_alu
# Loading work.lab4_alu
run 210
# cycle    0:          X          x
# cycle    1:          3          0
# cycle    2:          4          0
# cycle    3:          5         11
# cycle    4:          6         17
# cycle    5:          0          0
# cycle    6:          7          0
# cycle    7:          8          0
# cycle    8:          0          0
# cycle    9:          9          0
# cycle   10:         10          0
# cycle   11:         11          0
# cycle   12:         12          0
# cycle   13:         13          0
# cycle   14:         14          0
# cycle   15:          0          0
# cycle   16:         15 4294967295
# cycle   17:         17          0
# cycle   18:         19          0
# cycle   19:         21          5
# cycle   20:         22          5
# cycle   21:          X          0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:26:37 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v 
# -- Compiling module lab4_alu
# 
# Top level modules:
# 	lab4_alu
# End time: 06:26:37 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:26:37 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v 
# -- Compiling module lab4_controller
# 
# Top level modules:
# 	lab4_controller
# End time: 06:26:37 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:26:37 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v 
# -- Compiling module lab4_cpu
# 
# Top level modules:
# 	lab4_cpu
# End time: 06:26:37 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:26:37 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v 
# -- Compiling module lab4_fetch
# 
# Top level modules:
# 	lab4_fetch
# End time: 06:26:37 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:26:37 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v 
# -- Compiling module lab4_register
# 
# Top level modules:
# 	lab4_register
# End time: 06:26:37 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:26:37 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v 
# -- Compiling module lab4_testbench
# 
# Top level modules:
# 	lab4_testbench
# End time: 06:26:37 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:26:37 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v 
# -- Compiling module lab4_alu
# 
# Top level modules:
# 	lab4_alu
# End time: 06:26:38 on Nov 19,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:26:38 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v 
# -- Compiling module lab4_controller
# 
# Top level modules:
# 	lab4_controller
# End time: 06:26:38 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:26:38 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v 
# -- Compiling module lab4_cpu
# 
# Top level modules:
# 	lab4_cpu
# End time: 06:26:38 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:26:38 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v 
# -- Compiling module lab4_fetch
# 
# Top level modules:
# 	lab4_fetch
# End time: 06:26:38 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:26:38 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v 
# -- Compiling module lab4_register
# 
# Top level modules:
# 	lab4_register
# End time: 06:26:38 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:26:38 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v 
# -- Compiling module lab4_testbench
# 
# Top level modules:
# 	lab4_testbench
# End time: 06:26:38 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_testbench
# Loading work.lab4_testbench
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_cpu
# Loading work.lab4_cpu
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_fetch
# Loading work.lab4_fetch
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_register
# Loading work.lab4_register
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_controller
# Loading work.lab4_controller
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_alu
# Loading work.lab4_alu
run 210
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  x
# 	 rgstr_ra1_in <=  x
# 	 rgstr_ra2_in <=  x
# 	 ctrl_shift_in  <=  x
# 	 ctrl_funct_in  <=  x
# 	 alu_a_in  <=          x
# 	 alu_b_in  <=          x
# 	 alu_shamt_in <=   x
# 	 alu_op_in <=  x
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=  x
# 	 rgsr_wd_in <=          x
# Begin always @ *
# 	 rgstr_wa_in <=  x
# 	 rgsr_wd_in <=          x
# Begin always @ *
# 	 rgstr_wa_in <=  3
# 	 rgsr_wd_in <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  x
# 	 rgstr_ra1_in <=  x
# 	 rgstr_ra2_in <=  x
# 	 ctrl_shift_in  <=  x
# 	 ctrl_funct_in  <=  x
# 	 alu_a_in  <=          x
# 	 alu_b_in  <=          x
# 	 alu_shamt_in <=   X
# 	 alu_op_in <=  x
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=  3
# 	 rgsr_wd_in <=          0
# Begin always @ *
# 	 rgstr_wa_in <=  4
# 	 rgsr_wd_in <=          0
# Begin always @ *
# 	 rgstr_wa_in <=  4
# 	 rgsr_wd_in <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  1
# 	 rgstr_ra2_in <=  0
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 32
# 	 alu_a_in  <=          x
# 	 alu_b_in  <=          x
# 	 alu_shamt_in <=   X
# 	 alu_op_in <=  x
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=  4
# 	 rgsr_wd_in <=          0
# Begin always @ *
# 	 rgstr_wa_in <=  5
# 	 rgsr_wd_in <=          0
# Begin always @ *
# 	 rgstr_wa_in <=  5
# 	 rgsr_wd_in <=          0
# Begin always @ *
# 	 rgstr_wa_in <=  5
# 	 rgsr_wd_in <=         11
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  2
# 	 rgstr_ra2_in <=  0
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 33
# 	 alu_a_in  <=         11
# 	 alu_b_in  <=          0
# 	 alu_shamt_in <=   0
# 	 alu_op_in <=  4
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=  5
# 	 rgsr_wd_in <=         11
# Begin always @ *
# 	 rgstr_wa_in <=  6
# 	 rgsr_wd_in <=         11
# Begin always @ *
# 	 rgstr_wa_in <=  6
# 	 rgsr_wd_in <=         11
# Begin always @ *
# 	 rgstr_wa_in <=  6
# 	 rgsr_wd_in <=         17
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  0
# 	 rgstr_ra2_in <=  3
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 34
# 	 alu_a_in  <=         17
# 	 alu_b_in  <=          0
# 	 alu_shamt_in <=   0
# 	 alu_op_in <=  4
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=  6
# 	 rgsr_wd_in <=         17
# Begin always @ *
# 	 rgstr_wa_in <=  0
# 	 rgsr_wd_in <=         17
# Begin always @ *
# 	 rgstr_wa_in <=  0
# 	 rgsr_wd_in <=         17
# Begin always @ *
# 	 rgstr_wa_in <=  0
# 	 rgsr_wd_in <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  0
# 	 rgstr_ra2_in <=  4
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 35
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=          0
# 	 alu_shamt_in <=   0
# 	 alu_op_in <=  5
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=  0
# 	 rgsr_wd_in <=          0
# Begin always @ *
# 	 rgstr_wa_in <=  7
# 	 rgsr_wd_in <=          0
# Begin always @ *
# 	 rgstr_wa_in <=  7
# 	 rgsr_wd_in <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  4
# 	 rgstr_ra2_in <=  6
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 24
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=          0
# 	 alu_shamt_in <=   0
# 	 alu_op_in <=  5
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=  7
# 	 rgsr_wd_in <=          0
# Begin always @ *
# 	 rgstr_wa_in <=  8
# 	 rgsr_wd_in <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  0
# 	 rgstr_ra2_in <=  0
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 18
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=         17
# 	 alu_shamt_in <=   0
# 	 alu_op_in <=  6
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=  8
# 	 rgsr_wd_in <=          0
# Begin always @ *
# 	 rgstr_wa_in <=  0
# 	 rgsr_wd_in <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  0
# 	 rgstr_ra2_in <=  0
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 16
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=          0
# 	 alu_shamt_in <=   0
# 	 alu_op_in <=  0
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=  0
# 	 rgsr_wd_in <=          0
# Begin always @ *
# 	 rgstr_wa_in <=  9
# 	 rgsr_wd_in <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  4
# 	 rgstr_ra2_in <=  6
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 25
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=          0
# 	 alu_shamt_in <=   0
# 	 alu_op_in <=  0
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=  9
# 	 rgsr_wd_in <=          0
# Begin always @ *
# 	 rgstr_wa_in <= 10
# 	 rgsr_wd_in <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  0
# 	 rgstr_ra2_in <=  0
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 18
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=         17
# 	 alu_shamt_in <=   0
# 	 alu_op_in <=  7
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <= 10
# 	 rgsr_wd_in <=          0
# Begin always @ *
# 	 rgstr_wa_in <= 11
# 	 rgsr_wd_in <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  0
# 	 rgstr_ra2_in <=  0
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 16
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=          0
# 	 alu_shamt_in <=   0
# 	 alu_op_in <=  0
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <= 11
# 	 rgsr_wd_in <=          0
# Begin always @ *
# 	 rgstr_wa_in <= 12
# 	 rgsr_wd_in <=          0
# Begin always @ *
# 	 rgstr_wa_in <= 12
# 	 rgsr_wd_in <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  3
# 	 rgstr_ra2_in <=  4
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 36
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=          0
# 	 alu_shamt_in <=   0
# 	 alu_op_in <=  0
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <= 12
# 	 rgsr_wd_in <=          0
# Begin always @ *
# 	 rgstr_wa_in <= 13
# 	 rgsr_wd_in <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  3
# 	 rgstr_ra2_in <=  4
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 37
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=          0
# 	 alu_shamt_in <=   0
# 	 alu_op_in <=  0
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <= 13
# 	 rgsr_wd_in <=          0
# Begin always @ *
# 	 rgstr_wa_in <= 14
# 	 rgsr_wd_in <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  3
# 	 rgstr_ra2_in <=  4
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 38
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=          0
# 	 alu_shamt_in <=   0
# 	 alu_op_in <=  1
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <= 14
# 	 rgsr_wd_in <=          0
# Begin always @ *
# 	 rgstr_wa_in <=  0
# 	 rgsr_wd_in <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  3
# 	 rgstr_ra2_in <=  4
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 39
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=          0
# 	 alu_shamt_in <=   0
# 	 alu_op_in <=  3
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=  0
# 	 rgsr_wd_in <=          0
# Begin always @ *
# 	 rgstr_wa_in <= 15
# 	 rgsr_wd_in <=          0
# Begin always @ *
# 	 rgstr_wa_in <= 15
# 	 rgsr_wd_in <=          0
# Begin always @ *
# 	 rgstr_wa_in <= 15
# 	 rgsr_wd_in <= 4294967295
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  0
# 	 rgstr_ra2_in <=  0
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <=  0
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=          0
# 	 alu_shamt_in <=   0
# 	 alu_op_in <=  2
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <= 15
# 	 rgsr_wd_in <= 4294967295
# Begin always @ *
# 	 rgstr_wa_in <= 17
# 	 rgsr_wd_in <= 4294967295
# Begin always @ *
# 	 rgstr_wa_in <= 17
# 	 rgsr_wd_in <= 4294967295
# Begin always @ *
# 	 rgstr_wa_in <= 17
# 	 rgsr_wd_in <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  0
# 	 rgstr_ra2_in <=  3
# 	 ctrl_shift_in  <=  1
# 	 ctrl_funct_in  <=  0
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=          0
# 	 alu_shamt_in <=   0
# 	 alu_op_in <=  8
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <= 17
# 	 rgsr_wd_in <=          0
# Begin always @ *
# 	 rgstr_wa_in <= 19
# 	 rgsr_wd_in <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  0
# 	 rgstr_ra2_in <=  5
# 	 ctrl_shift_in  <=  1
# 	 ctrl_funct_in  <=  2
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=          0
# 	 alu_shamt_in <=   1
# 	 alu_op_in <=  8
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <= 19
# 	 rgsr_wd_in <=          0
# Begin always @ *
# 	 rgstr_wa_in <= 21
# 	 rgsr_wd_in <=          0
# Begin always @ *
# 	 rgstr_wa_in <= 21
# 	 rgsr_wd_in <=          0
# Begin always @ *
# 	 rgstr_wa_in <= 21
# 	 rgsr_wd_in <=          5
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  0
# 	 rgstr_ra2_in <=  5
# 	 ctrl_shift_in  <=  1
# 	 ctrl_funct_in  <=  3
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=         11
# 	 alu_shamt_in <=   1
# 	 alu_op_in <=  9
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <= 21
# 	 rgsr_wd_in <=          5
# Begin always @ *
# 	 rgstr_wa_in <= 22
# 	 rgsr_wd_in <=          5
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  6
# 	 rgstr_ra2_in <=  4
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 42
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=         11
# 	 alu_shamt_in <=   1
# 	 alu_op_in <= 10
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <= 22
# 	 rgsr_wd_in <=          5
# Begin always @ *
# 	 rgstr_wa_in <=  x
# 	 rgsr_wd_in <=          5
# Begin always @ *
# 	 rgstr_wa_in <=  x
# 	 rgsr_wd_in <=          5
# Begin always @ *
# 	 rgstr_wa_in <=  x
# 	 rgsr_wd_in <=          0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:30:46 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v 
# -- Compiling module lab4_alu
# 
# Top level modules:
# 	lab4_alu
# End time: 06:30:46 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:30:46 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v 
# -- Compiling module lab4_controller
# 
# Top level modules:
# 	lab4_controller
# End time: 06:30:46 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:30:46 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v 
# -- Compiling module lab4_cpu
# ** Error: (vlog-13069) /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v(93): near ")": syntax error, unexpected ')'.
# ** Error: /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v(95): (vlog-13205) Syntax error found in the scope following 'rgstr_wa_in'. Is there a missing '::'?
# End time: 06:30:46 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:30:46 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v 
# -- Compiling module lab4_fetch
# 
# Top level modules:
# 	lab4_fetch
# End time: 06:30:46 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:30:46 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v 
# -- Compiling module lab4_register
# 
# Top level modules:
# 	lab4_register
# End time: 06:30:46 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:30:46 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v 
# -- Compiling module lab4_testbench
# 
# Top level modules:
# 	lab4_testbench
# End time: 06:30:46 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:31:10 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v 
# -- Compiling module lab4_alu
# 
# Top level modules:
# 	lab4_alu
# End time: 06:31:10 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:31:10 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v 
# -- Compiling module lab4_controller
# 
# Top level modules:
# 	lab4_controller
# End time: 06:31:11 on Nov 19,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:31:11 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v 
# -- Compiling module lab4_cpu
# 
# Top level modules:
# 	lab4_cpu
# End time: 06:31:11 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:31:11 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v 
# -- Compiling module lab4_fetch
# 
# Top level modules:
# 	lab4_fetch
# End time: 06:31:11 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:31:11 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v 
# -- Compiling module lab4_register
# 
# Top level modules:
# 	lab4_register
# End time: 06:31:11 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:31:11 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v 
# -- Compiling module lab4_testbench
# 
# Top level modules:
# 	lab4_testbench
# End time: 06:31:11 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_testbench
# Loading work.lab4_testbench
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_cpu
# Loading work.lab4_cpu
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_fetch
# Loading work.lab4_fetch
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_register
# Loading work.lab4_register
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_controller
# Loading work.lab4_controller
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_alu
# Loading work.lab4_alu
run 210
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  x
# 	 rgstr_ra1_in <=  x
# 	 rgstr_ra2_in <=  x
# 	 ctrl_shift_in  <=  x
# 	 ctrl_funct_in  <=  x
# 	 alu_a_in  <=          x
# 	 alu_b_in  <=          x
# 	 alu_shamt_in <=   x
# 	 alu_op_in <=  x
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=  x
# 	 rgsr_wd_in <=          x
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  x
# 	 rgstr_ra1_in <=  x
# 	 rgstr_ra2_in <=  x
# 	 ctrl_shift_in  <=  x
# 	 ctrl_funct_in  <=  x
# 	 alu_a_in  <=          x
# 	 alu_b_in  <=          x
# 	 alu_shamt_in <=   X
# 	 alu_op_in <=  x
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=  3
# 	 rgsr_wd_in <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  1
# 	 rgstr_ra2_in <=  0
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 32
# 	 alu_a_in  <=          x
# 	 alu_b_in  <=          x
# 	 alu_shamt_in <=   X
# 	 alu_op_in <=  x
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=  4
# 	 rgsr_wd_in <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  2
# 	 rgstr_ra2_in <=  0
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 33
# 	 alu_a_in  <=         11
# 	 alu_b_in  <=          0
# 	 alu_shamt_in <=   0
# 	 alu_op_in <=  4
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=  5
# 	 rgsr_wd_in <=         11
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  0
# 	 rgstr_ra2_in <=  3
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 34
# 	 alu_a_in  <=         17
# 	 alu_b_in  <=          0
# 	 alu_shamt_in <=   0
# 	 alu_op_in <=  4
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=  6
# 	 rgsr_wd_in <=         17
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  0
# 	 rgstr_ra2_in <=  4
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 35
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=          0
# 	 alu_shamt_in <=   0
# 	 alu_op_in <=  5
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=  0
# 	 rgsr_wd_in <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  4
# 	 rgstr_ra2_in <=  6
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 24
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=          0
# 	 alu_shamt_in <=   0
# 	 alu_op_in <=  5
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=  7
# 	 rgsr_wd_in <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  0
# 	 rgstr_ra2_in <=  0
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 18
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=         17
# 	 alu_shamt_in <=   0
# 	 alu_op_in <=  6
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=  8
# 	 rgsr_wd_in <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  0
# 	 rgstr_ra2_in <=  0
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 16
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=          0
# 	 alu_shamt_in <=   0
# 	 alu_op_in <=  0
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=  0
# 	 rgsr_wd_in <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  4
# 	 rgstr_ra2_in <=  6
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 25
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=          0
# 	 alu_shamt_in <=   0
# 	 alu_op_in <=  0
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=  9
# 	 rgsr_wd_in <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  0
# 	 rgstr_ra2_in <=  0
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 18
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=         17
# 	 alu_shamt_in <=   0
# 	 alu_op_in <=  7
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <= 10
# 	 rgsr_wd_in <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  0
# 	 rgstr_ra2_in <=  0
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 16
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=          0
# 	 alu_shamt_in <=   0
# 	 alu_op_in <=  0
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <= 11
# 	 rgsr_wd_in <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  3
# 	 rgstr_ra2_in <=  4
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 36
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=          0
# 	 alu_shamt_in <=   0
# 	 alu_op_in <=  0
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <= 12
# 	 rgsr_wd_in <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  3
# 	 rgstr_ra2_in <=  4
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 37
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=          0
# 	 alu_shamt_in <=   0
# 	 alu_op_in <=  0
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <= 13
# 	 rgsr_wd_in <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  3
# 	 rgstr_ra2_in <=  4
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 38
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=          0
# 	 alu_shamt_in <=   0
# 	 alu_op_in <=  1
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <= 14
# 	 rgsr_wd_in <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  3
# 	 rgstr_ra2_in <=  4
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 39
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=          0
# 	 alu_shamt_in <=   0
# 	 alu_op_in <=  3
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=  0
# 	 rgsr_wd_in <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  0
# 	 rgstr_ra2_in <=  0
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <=  0
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=          0
# 	 alu_shamt_in <=   0
# 	 alu_op_in <=  2
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <= 15
# 	 rgsr_wd_in <= 4294967295
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  0
# 	 rgstr_ra2_in <=  3
# 	 ctrl_shift_in  <=  1
# 	 ctrl_funct_in  <=  0
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=          0
# 	 alu_shamt_in <=   0
# 	 alu_op_in <=  8
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <= 17
# 	 rgsr_wd_in <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  0
# 	 rgstr_ra2_in <=  5
# 	 ctrl_shift_in  <=  1
# 	 ctrl_funct_in  <=  2
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=          0
# 	 alu_shamt_in <=   1
# 	 alu_op_in <=  8
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <= 19
# 	 rgsr_wd_in <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  0
# 	 rgstr_ra2_in <=  5
# 	 ctrl_shift_in  <=  1
# 	 ctrl_funct_in  <=  3
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=         11
# 	 alu_shamt_in <=   1
# 	 alu_op_in <=  9
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <= 21
# 	 rgsr_wd_in <=          5
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  6
# 	 rgstr_ra2_in <=  4
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 42
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=         11
# 	 alu_shamt_in <=   1
# 	 alu_op_in <= 10
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <= 22
# 	 rgsr_wd_in <=          5
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:32:39 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v 
# -- Compiling module lab4_alu
# 
# Top level modules:
# 	lab4_alu
# End time: 06:32:39 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:32:39 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v 
# -- Compiling module lab4_controller
# 
# Top level modules:
# 	lab4_controller
# End time: 06:32:39 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:32:39 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v 
# -- Compiling module lab4_cpu
# 
# Top level modules:
# 	lab4_cpu
# End time: 06:32:39 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:32:39 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v 
# -- Compiling module lab4_fetch
# 
# Top level modules:
# 	lab4_fetch
# End time: 06:32:39 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:32:39 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v 
# -- Compiling module lab4_register
# 
# Top level modules:
# 	lab4_register
# End time: 06:32:39 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:32:39 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v 
# -- Compiling module lab4_testbench
# 
# Top level modules:
# 	lab4_testbench
# End time: 06:32:39 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Load canceled
restart -f
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_testbench
# Loading work.lab4_testbench
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_cpu
# Loading work.lab4_cpu
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_fetch
# Loading work.lab4_fetch
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_register
# Loading work.lab4_register
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_controller
# Loading work.lab4_controller
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_alu
# Loading work.lab4_alu
run 210
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  x
# 	 rgstr_ra1_in <=  x
# 	 rgstr_ra2_in <=  x
# 	 ctrl_shift_in  <=  x
# 	 ctrl_funct_in  <=  x
# 	 alu_a_in  <=          x
# 	 alu_b_in  <=          x
# 	 alu_shamt_in <=   x
# 	 alu_op_in <=  x
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=  x
# 	 rgsr_wd_in <=          x
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  x
# 	 rgstr_ra1_in <=  x
# 	 rgstr_ra2_in <=  x
# 	 ctrl_shift_in  <=  x
# 	 ctrl_funct_in  <=  x
# 	 alu_a_in  <=          x
# 	 alu_b_in  <=          x
# 	 alu_shamt_in <=   X
# 	 alu_op_in <=  x
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=  x
# 	 rgsr_wd_in <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  1
# 	 rgstr_ra2_in <=  0
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 32
# 	 alu_a_in  <=          x
# 	 alu_b_in  <=          x
# 	 alu_shamt_in <=   X
# 	 alu_op_in <=  x
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=  3
# 	 rgsr_wd_in <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  2
# 	 rgstr_ra2_in <=  0
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 33
# 	 alu_a_in  <=         11
# 	 alu_b_in  <=          0
# 	 alu_shamt_in <=   0
# 	 alu_op_in <=  4
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=  4
# 	 rgsr_wd_in <=         11
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  0
# 	 rgstr_ra2_in <=  3
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 34
# 	 alu_a_in  <=         17
# 	 alu_b_in  <=          0
# 	 alu_shamt_in <=   0
# 	 alu_op_in <=  4
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=  5
# 	 rgsr_wd_in <=         17
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  0
# 	 rgstr_ra2_in <=  4
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 35
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=          0
# 	 alu_shamt_in <=   0
# 	 alu_op_in <=  5
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=  6
# 	 rgsr_wd_in <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  4
# 	 rgstr_ra2_in <=  6
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 24
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=         11
# 	 alu_shamt_in <=   0
# 	 alu_op_in <=  5
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=  0
# 	 rgsr_wd_in <= 4294967285
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  0
# 	 rgstr_ra2_in <=  0
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 18
# 	 alu_a_in  <=         11
# 	 alu_b_in  <=          0
# 	 alu_shamt_in <=   0
# 	 alu_op_in <=  6
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=  7
# 	 rgsr_wd_in <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  0
# 	 rgstr_ra2_in <=  0
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 16
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=          0
# 	 alu_shamt_in <=   0
# 	 alu_op_in <=  0
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=  8
# 	 rgsr_wd_in <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  4
# 	 rgstr_ra2_in <=  6
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 25
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=          0
# 	 alu_shamt_in <=   0
# 	 alu_op_in <=  0
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=  0
# 	 rgsr_wd_in <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  0
# 	 rgstr_ra2_in <=  0
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 18
# 	 alu_a_in  <=         11
# 	 alu_b_in  <=          0
# 	 alu_shamt_in <=   0
# 	 alu_op_in <=  7
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=  9
# 	 rgsr_wd_in <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  0
# 	 rgstr_ra2_in <=  0
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 16
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=          0
# 	 alu_shamt_in <=   0
# 	 alu_op_in <=  0
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <= 10
# 	 rgsr_wd_in <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  3
# 	 rgstr_ra2_in <=  4
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 36
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=          0
# 	 alu_shamt_in <=   0
# 	 alu_op_in <=  0
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <= 11
# 	 rgsr_wd_in <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  3
# 	 rgstr_ra2_in <=  4
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 37
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=         11
# 	 alu_shamt_in <=   0
# 	 alu_op_in <=  0
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <= 12
# 	 rgsr_wd_in <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  3
# 	 rgstr_ra2_in <=  4
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 38
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=         11
# 	 alu_shamt_in <=   0
# 	 alu_op_in <=  1
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <= 13
# 	 rgsr_wd_in <=         11
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  3
# 	 rgstr_ra2_in <=  4
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 39
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=         11
# 	 alu_shamt_in <=   0
# 	 alu_op_in <=  3
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <= 14
# 	 rgsr_wd_in <=         11
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  0
# 	 rgstr_ra2_in <=  0
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <=  0
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=         11
# 	 alu_shamt_in <=   0
# 	 alu_op_in <=  2
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=  0
# 	 rgsr_wd_in <= 4294967284
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  0
# 	 rgstr_ra2_in <=  3
# 	 ctrl_shift_in  <=  1
# 	 ctrl_funct_in  <=  0
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=          0
# 	 alu_shamt_in <=   0
# 	 alu_op_in <=  8
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <= 15
# 	 rgsr_wd_in <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  0
# 	 rgstr_ra2_in <=  5
# 	 ctrl_shift_in  <=  1
# 	 ctrl_funct_in  <=  2
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=          0
# 	 alu_shamt_in <=   1
# 	 alu_op_in <=  8
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <= 17
# 	 rgsr_wd_in <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  0
# 	 rgstr_ra2_in <=  5
# 	 ctrl_shift_in  <=  1
# 	 ctrl_funct_in  <=  3
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=         17
# 	 alu_shamt_in <=   1
# 	 alu_op_in <=  9
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <= 19
# 	 rgsr_wd_in <=          8
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  6
# 	 rgstr_ra2_in <=  4
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 42
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=         17
# 	 alu_shamt_in <=   1
# 	 alu_op_in <= 10
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <= 21
# 	 rgsr_wd_in <=          8
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  6
# 	 rgstr_ra2_in <=  4
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 43
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=         11
# 	 alu_shamt_in <=   0
# 	 alu_op_in <= 12
# 	 we is true
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:37:45 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v 
# -- Compiling module lab4_alu
# 
# Top level modules:
# 	lab4_alu
# End time: 06:37:45 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:37:45 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v 
# -- Compiling module lab4_controller
# 
# Top level modules:
# 	lab4_controller
# End time: 06:37:45 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:37:45 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v 
# -- Compiling module lab4_cpu
# 
# Top level modules:
# 	lab4_cpu
# End time: 06:37:45 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:37:45 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v 
# -- Compiling module lab4_fetch
# 
# Top level modules:
# 	lab4_fetch
# End time: 06:37:45 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:37:46 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v 
# -- Compiling module lab4_register
# 
# Top level modules:
# 	lab4_register
# End time: 06:37:46 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:37:46 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v 
# -- Compiling module lab4_testbench
# 
# Top level modules:
# 	lab4_testbench
# End time: 06:37:46 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_testbench
# Loading work.lab4_testbench
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_cpu
# Loading work.lab4_cpu
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_fetch
# Loading work.lab4_fetch
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_register
# Loading work.lab4_register
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_controller
# Loading work.lab4_controller
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_alu
# Loading work.lab4_alu
run 210
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  x
# 	 rgstr_ra1_in <=  x
# 	 rgstr_ra2_in <=  x
# 	 ctrl_shift_in  <=  x
# 	 ctrl_funct_in  <=  x
# 	 alu_a_in  <=          x
# 	 alu_b_in  <=          x
# 	 alu_shamt_in <=   x
# 	 alu_op_in <=  x
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=                    x
# 	 rgsr_wd_in <=                    x
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  x
# 	 rgstr_ra1_in <=  x
# 	 rgstr_ra2_in <=  x
# 	 ctrl_shift_in  <=  x
# 	 ctrl_funct_in  <=  x
# 	 alu_a_in  <=          x
# 	 alu_b_in  <=          x
# 	 alu_shamt_in <=   X
# 	 alu_op_in <=  x
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=                    x
# 	 rgsr_wd_in <=                    0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  1
# 	 rgstr_ra2_in <=  0
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 32
# 	 alu_a_in  <=          x
# 	 alu_b_in  <=          x
# 	 alu_shamt_in <=   X
# 	 alu_op_in <=  x
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=                    3
# 	 rgsr_wd_in <=                    0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  2
# 	 rgstr_ra2_in <=  0
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 33
# 	 alu_a_in  <=         11
# 	 alu_b_in  <=          0
# 	 alu_shamt_in <=   0
# 	 alu_op_in <=  4
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=                    4
# 	 rgsr_wd_in <=                   11
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  0
# 	 rgstr_ra2_in <=  3
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 34
# 	 alu_a_in  <=         17
# 	 alu_b_in  <=          0
# 	 alu_shamt_in <=   0
# 	 alu_op_in <=  4
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=                    5
# 	 rgsr_wd_in <=                   17
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  0
# 	 rgstr_ra2_in <=  4
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 35
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=          0
# 	 alu_shamt_in <=   0
# 	 alu_op_in <=  5
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=                    6
# 	 rgsr_wd_in <=                    0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  4
# 	 rgstr_ra2_in <=  6
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 24
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=         11
# 	 alu_shamt_in <=   0
# 	 alu_op_in <=  5
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=                    0
# 	 rgsr_wd_in <=           4294967285
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  0
# 	 rgstr_ra2_in <=  0
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 18
# 	 alu_a_in  <=         11
# 	 alu_b_in  <=          0
# 	 alu_shamt_in <=   0
# 	 alu_op_in <=  6
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=                    7
# 	 rgsr_wd_in <=                    0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  0
# 	 rgstr_ra2_in <=  0
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 16
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=          0
# 	 alu_shamt_in <=   0
# 	 alu_op_in <=  0
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=                    8
# 	 rgsr_wd_in <=                    0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  4
# 	 rgstr_ra2_in <=  6
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 25
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=          0
# 	 alu_shamt_in <=   0
# 	 alu_op_in <=  0
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=                    0
# 	 rgsr_wd_in <=                    0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  0
# 	 rgstr_ra2_in <=  0
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 18
# 	 alu_a_in  <=         11
# 	 alu_b_in  <=          0
# 	 alu_shamt_in <=   0
# 	 alu_op_in <=  7
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=                    9
# 	 rgsr_wd_in <=                    0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  0
# 	 rgstr_ra2_in <=  0
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 16
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=          0
# 	 alu_shamt_in <=   0
# 	 alu_op_in <=  0
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=                   10
# 	 rgsr_wd_in <=                    0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  3
# 	 rgstr_ra2_in <=  4
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 36
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=          0
# 	 alu_shamt_in <=   0
# 	 alu_op_in <=  0
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=                   11
# 	 rgsr_wd_in <=                    0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  3
# 	 rgstr_ra2_in <=  4
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 37
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=         11
# 	 alu_shamt_in <=   0
# 	 alu_op_in <=  0
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=                   12
# 	 rgsr_wd_in <=                    0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  3
# 	 rgstr_ra2_in <=  4
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 38
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=         11
# 	 alu_shamt_in <=   0
# 	 alu_op_in <=  1
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=                   13
# 	 rgsr_wd_in <=                   11
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  3
# 	 rgstr_ra2_in <=  4
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 39
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=         11
# 	 alu_shamt_in <=   0
# 	 alu_op_in <=  3
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=                   14
# 	 rgsr_wd_in <=                   11
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  0
# 	 rgstr_ra2_in <=  0
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <=  0
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=         11
# 	 alu_shamt_in <=   0
# 	 alu_op_in <=  2
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=                    0
# 	 rgsr_wd_in <=           4294967284
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  0
# 	 rgstr_ra2_in <=  3
# 	 ctrl_shift_in  <=  1
# 	 ctrl_funct_in  <=  0
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=          0
# 	 alu_shamt_in <=   0
# 	 alu_op_in <=  8
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=                   15
# 	 rgsr_wd_in <=                    0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  0
# 	 rgstr_ra2_in <=  5
# 	 ctrl_shift_in  <=  1
# 	 ctrl_funct_in  <=  2
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=          0
# 	 alu_shamt_in <=   1
# 	 alu_op_in <=  8
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=                   17
# 	 rgsr_wd_in <=                    0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  0
# 	 rgstr_ra2_in <=  5
# 	 ctrl_shift_in  <=  1
# 	 ctrl_funct_in  <=  3
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=         17
# 	 alu_shamt_in <=   1
# 	 alu_op_in <=  9
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=                   19
# 	 rgsr_wd_in <=                    8
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  6
# 	 rgstr_ra2_in <=  4
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 42
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=         17
# 	 alu_shamt_in <=   1
# 	 alu_op_in <= 10
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=                   21
# 	 rgsr_wd_in <=                    8
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=  0
# 	 rgstr_ra1_in <=  6
# 	 rgstr_ra2_in <=  4
# 	 ctrl_shift_in  <=  0
# 	 ctrl_funct_in  <= 43
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=         11
# 	 alu_shamt_in <=   0
# 	 alu_op_in <= 12
# 	 we is true
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:38:49 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v 
# -- Compiling module lab4_alu
# 
# Top level modules:
# 	lab4_alu
# End time: 06:38:49 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:38:49 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v 
# -- Compiling module lab4_controller
# 
# Top level modules:
# 	lab4_controller
# End time: 06:38:50 on Nov 19,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:38:50 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v 
# -- Compiling module lab4_cpu
# 
# Top level modules:
# 	lab4_cpu
# End time: 06:38:50 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:38:50 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v 
# -- Compiling module lab4_fetch
# 
# Top level modules:
# 	lab4_fetch
# End time: 06:38:50 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:38:50 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v 
# -- Compiling module lab4_register
# 
# Top level modules:
# 	lab4_register
# End time: 06:38:50 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:38:50 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v 
# -- Compiling module lab4_testbench
# 
# Top level modules:
# 	lab4_testbench
# End time: 06:38:50 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_testbench
# Loading work.lab4_testbench
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_cpu
# Loading work.lab4_cpu
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_fetch
# Loading work.lab4_fetch
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_register
# Loading work.lab4_register
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_controller
# Loading work.lab4_controller
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_alu
# Loading work.lab4_alu
run 210
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=          x
# 	 rgstr_ra1_in <=          x
# 	 rgstr_ra2_in <=          x
# 	 ctrl_shift_in  <=          x
# 	 ctrl_funct_in  <=          x
# 	 alu_a_in  <=          x
# 	 alu_b_in  <=          x
# 	 alu_shamt_in <=          x
# 	 alu_op_in <=          x
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=          x
# 	 rgsr_wd_in <=          x
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=          x
# 	 rgstr_ra1_in <=          x
# 	 rgstr_ra2_in <=          x
# 	 ctrl_shift_in  <=          x
# 	 ctrl_funct_in  <=          x
# 	 alu_a_in  <=          x
# 	 alu_b_in  <=          x
# 	 alu_shamt_in <=          X
# 	 alu_op_in <=          x
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=          x
# 	 rgsr_wd_in <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in <=          1
# 	 rgstr_ra2_in <=          0
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         32
# 	 alu_a_in  <=          x
# 	 alu_b_in  <=          x
# 	 alu_shamt_in <=          X
# 	 alu_op_in <=          x
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=          3
# 	 rgsr_wd_in <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in <=          2
# 	 rgstr_ra2_in <=          0
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         33
# 	 alu_a_in  <=         11
# 	 alu_b_in  <=          0
# 	 alu_shamt_in <=          0
# 	 alu_op_in <=          4
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=          4
# 	 rgsr_wd_in <=         11
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in <=          0
# 	 rgstr_ra2_in <=          3
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         34
# 	 alu_a_in  <=         17
# 	 alu_b_in  <=          0
# 	 alu_shamt_in <=          0
# 	 alu_op_in <=          4
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=          5
# 	 rgsr_wd_in <=         17
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in <=          0
# 	 rgstr_ra2_in <=          4
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         35
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=          0
# 	 alu_shamt_in <=          0
# 	 alu_op_in <=          5
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=          6
# 	 rgsr_wd_in <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in <=          4
# 	 rgstr_ra2_in <=          6
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         24
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=         11
# 	 alu_shamt_in <=          0
# 	 alu_op_in <=          5
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=          0
# 	 rgsr_wd_in <= 4294967285
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in <=          0
# 	 rgstr_ra2_in <=          0
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         18
# 	 alu_a_in  <=         11
# 	 alu_b_in  <=          0
# 	 alu_shamt_in <=          0
# 	 alu_op_in <=          6
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=          7
# 	 rgsr_wd_in <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in <=          0
# 	 rgstr_ra2_in <=          0
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         16
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=          0
# 	 alu_shamt_in <=          0
# 	 alu_op_in <=          0
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=          8
# 	 rgsr_wd_in <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in <=          4
# 	 rgstr_ra2_in <=          6
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         25
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=          0
# 	 alu_shamt_in <=          0
# 	 alu_op_in <=          0
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=          0
# 	 rgsr_wd_in <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in <=          0
# 	 rgstr_ra2_in <=          0
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         18
# 	 alu_a_in  <=         11
# 	 alu_b_in  <=          0
# 	 alu_shamt_in <=          0
# 	 alu_op_in <=          7
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=          9
# 	 rgsr_wd_in <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in <=          0
# 	 rgstr_ra2_in <=          0
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         16
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=          0
# 	 alu_shamt_in <=          0
# 	 alu_op_in <=          0
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=         10
# 	 rgsr_wd_in <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in <=          3
# 	 rgstr_ra2_in <=          4
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         36
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=          0
# 	 alu_shamt_in <=          0
# 	 alu_op_in <=          0
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=         11
# 	 rgsr_wd_in <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in <=          3
# 	 rgstr_ra2_in <=          4
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         37
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=         11
# 	 alu_shamt_in <=          0
# 	 alu_op_in <=          0
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=         12
# 	 rgsr_wd_in <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in <=          3
# 	 rgstr_ra2_in <=          4
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         38
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=         11
# 	 alu_shamt_in <=          0
# 	 alu_op_in <=          1
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=         13
# 	 rgsr_wd_in <=         11
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in <=          3
# 	 rgstr_ra2_in <=          4
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         39
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=         11
# 	 alu_shamt_in <=          0
# 	 alu_op_in <=          3
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=         14
# 	 rgsr_wd_in <=         11
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in <=          0
# 	 rgstr_ra2_in <=          0
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=          0
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=         11
# 	 alu_shamt_in <=          0
# 	 alu_op_in <=          2
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=          0
# 	 rgsr_wd_in <= 4294967284
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in <=          0
# 	 rgstr_ra2_in <=          3
# 	 ctrl_shift_in  <=          1
# 	 ctrl_funct_in  <=          0
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=          0
# 	 alu_shamt_in <=          0
# 	 alu_op_in <=          8
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=         15
# 	 rgsr_wd_in <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in <=          0
# 	 rgstr_ra2_in <=          5
# 	 ctrl_shift_in  <=          1
# 	 ctrl_funct_in  <=          2
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=          0
# 	 alu_shamt_in <=          1
# 	 alu_op_in <=          8
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=         17
# 	 rgsr_wd_in <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in <=          0
# 	 rgstr_ra2_in <=          5
# 	 ctrl_shift_in  <=          1
# 	 ctrl_funct_in  <=          3
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=         17
# 	 alu_shamt_in <=          1
# 	 alu_op_in <=          9
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=         19
# 	 rgsr_wd_in <=          8
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in <=          6
# 	 rgstr_ra2_in <=          4
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         42
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=         17
# 	 alu_shamt_in <=          1
# 	 alu_op_in <=         10
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in <=         21
# 	 rgsr_wd_in <=          8
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in <=          6
# 	 rgstr_ra2_in <=          4
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         43
# 	 alu_a_in  <=          0
# 	 alu_b_in  <=         11
# 	 alu_shamt_in <=          0
# 	 alu_op_in <=         12
# 	 we is true
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:41:40 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v 
# -- Compiling module lab4_alu
# 
# Top level modules:
# 	lab4_alu
# End time: 06:41:40 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:41:40 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v 
# -- Compiling module lab4_controller
# 
# Top level modules:
# 	lab4_controller
# End time: 06:41:40 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:41:40 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v 
# -- Compiling module lab4_cpu
# 
# Top level modules:
# 	lab4_cpu
# End time: 06:41:40 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:41:40 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v 
# -- Compiling module lab4_fetch
# 
# Top level modules:
# 	lab4_fetch
# End time: 06:41:40 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:41:40 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v 
# -- Compiling module lab4_register
# 
# Top level modules:
# 	lab4_register
# End time: 06:41:40 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:41:40 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v 
# -- Compiling module lab4_testbench
# 
# Top level modules:
# 	lab4_testbench
# End time: 06:41:40 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_testbench
# Loading work.lab4_testbench
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_cpu
# Loading work.lab4_cpu
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_fetch
# Loading work.lab4_fetch
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_register
# Loading work.lab4_register
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_controller
# Loading work.lab4_controller
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_alu
# Loading work.lab4_alu
run 210
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=          x
# 	 rgstr_ra1_in   <=          x
# 	 rgstr_ra2_in   <=          x
# 	 ctrl_shift_in  <=          x
# 	 ctrl_funct_in  <=          x
# 	 alu_a_in       <=          x
# 	 alu_b_in       <=          x
# 	 alu_shamt_in   <=          x
# 	 alu_op_in      <=          x
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in    <=          x
# 	 rgsr_wd_in     <=          x
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=          x
# 	 rgstr_ra1_in   <=          x
# 	 rgstr_ra2_in   <=          x
# 	 ctrl_shift_in  <=          x
# 	 ctrl_funct_in  <=          x
# 	 alu_a_in       <=          x
# 	 alu_b_in       <=          x
# 	 alu_shamt_in   <=          X
# 	 alu_op_in      <=          x
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in    <=          x
# 	 rgsr_wd_in     <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in   <=          1
# 	 rgstr_ra2_in   <=          0
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         32
# 	 alu_a_in       <=          x
# 	 alu_b_in       <=          x
# 	 alu_shamt_in   <=          X
# 	 alu_op_in      <=          x
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in    <=          3
# 	 rgsr_wd_in     <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in   <=          2
# 	 rgstr_ra2_in   <=          0
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         33
# 	 alu_a_in       <=         11
# 	 alu_b_in       <=          0
# 	 alu_shamt_in   <=          0
# 	 alu_op_in      <=          4
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in    <=          4
# 	 rgsr_wd_in     <=         11
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in   <=          0
# 	 rgstr_ra2_in   <=          3
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         34
# 	 alu_a_in       <=         17
# 	 alu_b_in       <=          0
# 	 alu_shamt_in   <=          0
# 	 alu_op_in      <=          4
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in    <=          5
# 	 rgsr_wd_in     <=         17
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in   <=          0
# 	 rgstr_ra2_in   <=          4
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         35
# 	 alu_a_in       <=          0
# 	 alu_b_in       <=          0
# 	 alu_shamt_in   <=          0
# 	 alu_op_in      <=          5
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in    <=          6
# 	 rgsr_wd_in     <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in   <=          4
# 	 rgstr_ra2_in   <=          6
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         24
# 	 alu_a_in       <=          0
# 	 alu_b_in       <=         11
# 	 alu_shamt_in   <=          0
# 	 alu_op_in      <=          5
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in    <=          0
# 	 rgsr_wd_in     <= 4294967285
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in   <=          0
# 	 rgstr_ra2_in   <=          0
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         18
# 	 alu_a_in       <=         11
# 	 alu_b_in       <=          0
# 	 alu_shamt_in   <=          0
# 	 alu_op_in      <=          6
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in    <=          7
# 	 rgsr_wd_in     <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in   <=          0
# 	 rgstr_ra2_in   <=          0
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         16
# 	 alu_a_in       <=          0
# 	 alu_b_in       <=          0
# 	 alu_shamt_in   <=          0
# 	 alu_op_in      <=          0
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in    <=          8
# 	 rgsr_wd_in     <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in   <=          4
# 	 rgstr_ra2_in   <=          6
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         25
# 	 alu_a_in       <=          0
# 	 alu_b_in       <=          0
# 	 alu_shamt_in   <=          0
# 	 alu_op_in      <=          0
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in    <=          0
# 	 rgsr_wd_in     <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in   <=          0
# 	 rgstr_ra2_in   <=          0
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         18
# 	 alu_a_in       <=         11
# 	 alu_b_in       <=          0
# 	 alu_shamt_in   <=          0
# 	 alu_op_in      <=          7
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in    <=          9
# 	 rgsr_wd_in     <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in   <=          0
# 	 rgstr_ra2_in   <=          0
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         16
# 	 alu_a_in       <=          0
# 	 alu_b_in       <=          0
# 	 alu_shamt_in   <=          0
# 	 alu_op_in      <=          0
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in    <=         10
# 	 rgsr_wd_in     <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in   <=          3
# 	 rgstr_ra2_in   <=          4
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         36
# 	 alu_a_in       <=          0
# 	 alu_b_in       <=          0
# 	 alu_shamt_in   <=          0
# 	 alu_op_in      <=          0
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in    <=         11
# 	 rgsr_wd_in     <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in   <=          3
# 	 rgstr_ra2_in   <=          4
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         37
# 	 alu_a_in       <=          0
# 	 alu_b_in       <=         11
# 	 alu_shamt_in   <=          0
# 	 alu_op_in      <=          0
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in    <=         12
# 	 rgsr_wd_in     <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in   <=          3
# 	 rgstr_ra2_in   <=          4
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         38
# 	 alu_a_in       <=          0
# 	 alu_b_in       <=         11
# 	 alu_shamt_in   <=          0
# 	 alu_op_in      <=          1
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in    <=         13
# 	 rgsr_wd_in     <=         11
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in   <=          3
# 	 rgstr_ra2_in   <=          4
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         39
# 	 alu_a_in       <=          0
# 	 alu_b_in       <=         11
# 	 alu_shamt_in   <=          0
# 	 alu_op_in      <=          3
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in    <=         14
# 	 rgsr_wd_in     <=         11
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in   <=          0
# 	 rgstr_ra2_in   <=          0
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=          0
# 	 alu_a_in       <=          0
# 	 alu_b_in       <=         11
# 	 alu_shamt_in   <=          0
# 	 alu_op_in      <=          2
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in    <=          0
# 	 rgsr_wd_in     <= 4294967284
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in   <=          0
# 	 rgstr_ra2_in   <=          3
# 	 ctrl_shift_in  <=          1
# 	 ctrl_funct_in  <=          0
# 	 alu_a_in       <=          0
# 	 alu_b_in       <=          0
# 	 alu_shamt_in   <=          0
# 	 alu_op_in      <=          8
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in    <=         15
# 	 rgsr_wd_in     <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in   <=          0
# 	 rgstr_ra2_in   <=          5
# 	 ctrl_shift_in  <=          1
# 	 ctrl_funct_in  <=          2
# 	 alu_a_in       <=          0
# 	 alu_b_in       <=          0
# 	 alu_shamt_in   <=          1
# 	 alu_op_in      <=          8
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in    <=         17
# 	 rgsr_wd_in     <=          0
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in   <=          0
# 	 rgstr_ra2_in   <=          5
# 	 ctrl_shift_in  <=          1
# 	 ctrl_funct_in  <=          3
# 	 alu_a_in       <=          0
# 	 alu_b_in       <=         17
# 	 alu_shamt_in   <=          1
# 	 alu_op_in      <=          9
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in    <=         19
# 	 rgsr_wd_in     <=          8
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in   <=          6
# 	 rgstr_ra2_in   <=          4
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         42
# 	 alu_a_in       <=          0
# 	 alu_b_in       <=         17
# 	 alu_shamt_in   <=          1
# 	 alu_op_in      <=         10
# 	 we is true
# Begin always @ *
# 	 rgstr_wa_in    <=         21
# 	 rgsr_wd_in     <=          8
# Begin always @ posedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in   <=          6
# 	 rgstr_ra2_in   <=          4
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         43
# 	 alu_a_in       <=          0
# 	 alu_b_in       <=         11
# 	 alu_shamt_in   <=          0
# 	 alu_op_in      <=         12
# 	 we is true
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:45:08 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v 
# -- Compiling module lab4_alu
# 
# Top level modules:
# 	lab4_alu
# End time: 06:45:08 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:45:08 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v 
# -- Compiling module lab4_controller
# 
# Top level modules:
# 	lab4_controller
# End time: 06:45:08 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:45:08 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v 
# -- Compiling module lab4_cpu
# 
# Top level modules:
# 	lab4_cpu
# End time: 06:45:08 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:45:08 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v 
# -- Compiling module lab4_fetch
# 
# Top level modules:
# 	lab4_fetch
# End time: 06:45:08 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:45:08 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v 
# -- Compiling module lab4_register
# 
# Top level modules:
# 	lab4_register
# End time: 06:45:08 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v
# Model Technology ModelSim SE-64 vlog 10.4b Compiler 2015.05 May 26 2015
# Start time: 06:45:08 on Nov 19,2016
# vlog -reportprogress 300 -work work /acct/sagerje/Downloads/master/611work/quartus_work/lab4_testbench.v 
# -- Compiling module lab4_testbench
# 
# Top level modules:
# 	lab4_testbench
# End time: 06:45:08 on Nov 19,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_testbench
# Loading work.lab4_testbench
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_cpu
# Loading work.lab4_cpu
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_fetch
# Loading work.lab4_fetch
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_register
# Loading work.lab4_register
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_controller
# Loading work.lab4_controller
# Refreshing /acct/sagerje/Downloads/master/611work/quartus_work/work.lab4_alu
# Loading work.lab4_alu
run 210
# Begin always @ negedge
# 	 we is false
# 	 ctrl_opcode_in <=          x
# 	 rgstr_ra1_in   <=          x
# 	 rgstr_ra2_in   <=          x
# 	 ctrl_shift_in  <=          x
# 	 ctrl_funct_in  <=          x
# 	 alu_a_in       <=          x
# 	 alu_b_in       <=          x
# 	 alu_shamt_in   <=          x
# 	 alu_op_in      <=          x
# 	 we is true
# Begin always @ posedge
# 	 rgstr_wa_in    <=          x
# 	 rgsr_wd_in     <=          x
# Begin always @ negedge
# 	 we is false
# 	 ctrl_opcode_in <=          x
# 	 rgstr_ra1_in   <=          x
# 	 rgstr_ra2_in   <=          x
# 	 ctrl_shift_in  <=          x
# 	 ctrl_funct_in  <=          x
# 	 alu_a_in       <=          x
# 	 alu_b_in       <=          x
# 	 alu_shamt_in   <=          X
# 	 alu_op_in      <=          x
# 	 we is true
# Begin always @ posedge
# 	 rgstr_wa_in    <=          x
# 	 rgsr_wd_in     <=          0
# Begin always @ negedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in   <=          1
# 	 rgstr_ra2_in   <=          0
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         32
# 	 alu_a_in       <=          x
# 	 alu_b_in       <=          x
# 	 alu_shamt_in   <=          X
# 	 alu_op_in      <=          x
# 	 we is true
# Begin always @ posedge
# 	 rgstr_wa_in    <=          3
# 	 rgsr_wd_in     <=          0
# Begin always @ negedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in   <=          2
# 	 rgstr_ra2_in   <=          0
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         33
# 	 alu_a_in       <=         11
# 	 alu_b_in       <=          0
# 	 alu_shamt_in   <=          0
# 	 alu_op_in      <=          4
# 	 we is true
# Begin always @ posedge
# 	 rgstr_wa_in    <=          4
# 	 rgsr_wd_in     <=         11
# Begin always @ negedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in   <=          0
# 	 rgstr_ra2_in   <=          3
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         34
# 	 alu_a_in       <=         17
# 	 alu_b_in       <=          0
# 	 alu_shamt_in   <=          0
# 	 alu_op_in      <=          4
# 	 we is true
# Begin always @ posedge
# 	 rgstr_wa_in    <=          5
# 	 rgsr_wd_in     <=         17
# Begin always @ negedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in   <=          0
# 	 rgstr_ra2_in   <=          4
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         35
# 	 alu_a_in       <=          0
# 	 alu_b_in       <=          0
# 	 alu_shamt_in   <=          0
# 	 alu_op_in      <=          5
# 	 we is true
# Begin always @ posedge
# 	 rgstr_wa_in    <=          6
# 	 rgsr_wd_in     <=          0
# Begin always @ negedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in   <=          4
# 	 rgstr_ra2_in   <=          6
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         24
# 	 alu_a_in       <=          0
# 	 alu_b_in       <=         11
# 	 alu_shamt_in   <=          0
# 	 alu_op_in      <=          5
# 	 we is true
# Begin always @ posedge
# 	 rgstr_wa_in    <=          0
# 	 rgsr_wd_in     <= 4294967285
# Begin always @ negedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in   <=          0
# 	 rgstr_ra2_in   <=          0
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         18
# 	 alu_a_in       <=         11
# 	 alu_b_in       <=          0
# 	 alu_shamt_in   <=          0
# 	 alu_op_in      <=          6
# 	 we is true
# Begin always @ posedge
# 	 rgstr_wa_in    <=          7
# 	 rgsr_wd_in     <=          0
# Begin always @ negedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in   <=          0
# 	 rgstr_ra2_in   <=          0
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         16
# 	 alu_a_in       <=          0
# 	 alu_b_in       <=          0
# 	 alu_shamt_in   <=          0
# 	 alu_op_in      <=          0
# 	 we is true
# Begin always @ posedge
# 	 rgstr_wa_in    <=          8
# 	 rgsr_wd_in     <=          0
# Begin always @ negedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in   <=          4
# 	 rgstr_ra2_in   <=          6
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         25
# 	 alu_a_in       <=          0
# 	 alu_b_in       <=          0
# 	 alu_shamt_in   <=          0
# 	 alu_op_in      <=          0
# 	 we is true
# Begin always @ posedge
# 	 rgstr_wa_in    <=          0
# 	 rgsr_wd_in     <=          0
# Begin always @ negedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in   <=          0
# 	 rgstr_ra2_in   <=          0
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         18
# 	 alu_a_in       <=         11
# 	 alu_b_in       <=          0
# 	 alu_shamt_in   <=          0
# 	 alu_op_in      <=          7
# 	 we is true
# Begin always @ posedge
# 	 rgstr_wa_in    <=          9
# 	 rgsr_wd_in     <=          0
# Begin always @ negedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in   <=          0
# 	 rgstr_ra2_in   <=          0
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         16
# 	 alu_a_in       <=          0
# 	 alu_b_in       <=          0
# 	 alu_shamt_in   <=          0
# 	 alu_op_in      <=          0
# 	 we is true
# Begin always @ posedge
# 	 rgstr_wa_in    <=         10
# 	 rgsr_wd_in     <=          0
# Begin always @ negedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in   <=          3
# 	 rgstr_ra2_in   <=          4
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         36
# 	 alu_a_in       <=          0
# 	 alu_b_in       <=          0
# 	 alu_shamt_in   <=          0
# 	 alu_op_in      <=          0
# 	 we is true
# Begin always @ posedge
# 	 rgstr_wa_in    <=         11
# 	 rgsr_wd_in     <=          0
# Begin always @ negedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in   <=          3
# 	 rgstr_ra2_in   <=          4
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         37
# 	 alu_a_in       <=          0
# 	 alu_b_in       <=         11
# 	 alu_shamt_in   <=          0
# 	 alu_op_in      <=          0
# 	 we is true
# Begin always @ posedge
# 	 rgstr_wa_in    <=         12
# 	 rgsr_wd_in     <=          0
# Begin always @ negedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in   <=          3
# 	 rgstr_ra2_in   <=          4
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         38
# 	 alu_a_in       <=          0
# 	 alu_b_in       <=         11
# 	 alu_shamt_in   <=          0
# 	 alu_op_in      <=          1
# 	 we is true
# Begin always @ posedge
# 	 rgstr_wa_in    <=         13
# 	 rgsr_wd_in     <=         11
# Begin always @ negedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in   <=          3
# 	 rgstr_ra2_in   <=          4
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         39
# 	 alu_a_in       <=          0
# 	 alu_b_in       <=         11
# 	 alu_shamt_in   <=          0
# 	 alu_op_in      <=          3
# 	 we is true
# Begin always @ posedge
# 	 rgstr_wa_in    <=         14
# 	 rgsr_wd_in     <=         11
# Begin always @ negedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in   <=          0
# 	 rgstr_ra2_in   <=          0
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=          0
# 	 alu_a_in       <=          0
# 	 alu_b_in       <=         11
# 	 alu_shamt_in   <=          0
# 	 alu_op_in      <=          2
# 	 we is true
# Begin always @ posedge
# 	 rgstr_wa_in    <=          0
# 	 rgsr_wd_in     <= 4294967284
# Begin always @ negedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in   <=          0
# 	 rgstr_ra2_in   <=          3
# 	 ctrl_shift_in  <=          1
# 	 ctrl_funct_in  <=          0
# 	 alu_a_in       <=          0
# 	 alu_b_in       <=          0
# 	 alu_shamt_in   <=          0
# 	 alu_op_in      <=          8
# 	 we is true
# Begin always @ posedge
# 	 rgstr_wa_in    <=         15
# 	 rgsr_wd_in     <=          0
# Begin always @ negedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in   <=          0
# 	 rgstr_ra2_in   <=          5
# 	 ctrl_shift_in  <=          1
# 	 ctrl_funct_in  <=          2
# 	 alu_a_in       <=          0
# 	 alu_b_in       <=          0
# 	 alu_shamt_in   <=          1
# 	 alu_op_in      <=          8
# 	 we is true
# Begin always @ posedge
# 	 rgstr_wa_in    <=         17
# 	 rgsr_wd_in     <=          0
# Begin always @ negedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in   <=          0
# 	 rgstr_ra2_in   <=          5
# 	 ctrl_shift_in  <=          1
# 	 ctrl_funct_in  <=          3
# 	 alu_a_in       <=          0
# 	 alu_b_in       <=         17
# 	 alu_shamt_in   <=          1
# 	 alu_op_in      <=          9
# 	 we is true
# Begin always @ posedge
# 	 rgstr_wa_in    <=         19
# 	 rgsr_wd_in     <=          8
# Begin always @ negedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in   <=          6
# 	 rgstr_ra2_in   <=          4
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         42
# 	 alu_a_in       <=          0
# 	 alu_b_in       <=         17
# 	 alu_shamt_in   <=          1
# 	 alu_op_in      <=         10
# 	 we is true
# Begin always @ posedge
# 	 rgstr_wa_in    <=         21
# 	 rgsr_wd_in     <=          8
# Begin always @ negedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in   <=          6
# 	 rgstr_ra2_in   <=          4
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         43
# 	 alu_a_in       <=          0
# 	 alu_b_in       <=         11
# 	 alu_shamt_in   <=          0
# 	 alu_op_in      <=         12
# 	 we is true
restart -f
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
run 225
# Begin always @ negedge
# 	 we is false
# 	 ctrl_opcode_in <=          x
# 	 rgstr_ra1_in   <=          x
# 	 rgstr_ra2_in   <=          x
# 	 ctrl_shift_in  <=          x
# 	 ctrl_funct_in  <=          x
# 	 alu_a_in       <=          x
# 	 alu_b_in       <=          x
# 	 alu_shamt_in   <=          x
# 	 alu_op_in      <=          x
# 	 we is true
# Begin always @ posedge
# 	 rgstr_wa_in    <=          x
# 	 rgsr_wd_in     <=          x
# Begin always @ negedge
# 	 we is false
# 	 ctrl_opcode_in <=          x
# 	 rgstr_ra1_in   <=          x
# 	 rgstr_ra2_in   <=          x
# 	 ctrl_shift_in  <=          x
# 	 ctrl_funct_in  <=          x
# 	 alu_a_in       <=          x
# 	 alu_b_in       <=          x
# 	 alu_shamt_in   <=          X
# 	 alu_op_in      <=          x
# 	 we is true
# Begin always @ posedge
# 	 rgstr_wa_in    <=          x
# 	 rgsr_wd_in     <=          0
# Begin always @ negedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in   <=          1
# 	 rgstr_ra2_in   <=          0
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         32
# 	 alu_a_in       <=          x
# 	 alu_b_in       <=          x
# 	 alu_shamt_in   <=          X
# 	 alu_op_in      <=          x
# 	 we is true
# Begin always @ posedge
# 	 rgstr_wa_in    <=          3
# 	 rgsr_wd_in     <=          0
# Begin always @ negedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in   <=          2
# 	 rgstr_ra2_in   <=          0
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         33
# 	 alu_a_in       <=         11
# 	 alu_b_in       <=          0
# 	 alu_shamt_in   <=          0
# 	 alu_op_in      <=          4
# 	 we is true
# Begin always @ posedge
# 	 rgstr_wa_in    <=          4
# 	 rgsr_wd_in     <=         11
# Begin always @ negedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in   <=          0
# 	 rgstr_ra2_in   <=          3
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         34
# 	 alu_a_in       <=         17
# 	 alu_b_in       <=          0
# 	 alu_shamt_in   <=          0
# 	 alu_op_in      <=          4
# 	 we is true
# Begin always @ posedge
# 	 rgstr_wa_in    <=          5
# 	 rgsr_wd_in     <=         17
# Begin always @ negedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in   <=          0
# 	 rgstr_ra2_in   <=          4
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         35
# 	 alu_a_in       <=          0
# 	 alu_b_in       <=          0
# 	 alu_shamt_in   <=          0
# 	 alu_op_in      <=          5
# 	 we is true
# Begin always @ posedge
# 	 rgstr_wa_in    <=          6
# 	 rgsr_wd_in     <=          0
# Begin always @ negedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in   <=          4
# 	 rgstr_ra2_in   <=          6
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         24
# 	 alu_a_in       <=          0
# 	 alu_b_in       <=         11
# 	 alu_shamt_in   <=          0
# 	 alu_op_in      <=          5
# 	 we is true
# Begin always @ posedge
# 	 rgstr_wa_in    <=          0
# 	 rgsr_wd_in     <= 4294967285
# Begin always @ negedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in   <=          0
# 	 rgstr_ra2_in   <=          0
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         18
# 	 alu_a_in       <=         11
# 	 alu_b_in       <=          0
# 	 alu_shamt_in   <=          0
# 	 alu_op_in      <=          6
# 	 we is true
# Begin always @ posedge
# 	 rgstr_wa_in    <=          7
# 	 rgsr_wd_in     <=          0
# Begin always @ negedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in   <=          0
# 	 rgstr_ra2_in   <=          0
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         16
# 	 alu_a_in       <=          0
# 	 alu_b_in       <=          0
# 	 alu_shamt_in   <=          0
# 	 alu_op_in      <=          0
# 	 we is true
# Begin always @ posedge
# 	 rgstr_wa_in    <=          8
# 	 rgsr_wd_in     <=          0
# Begin always @ negedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in   <=          4
# 	 rgstr_ra2_in   <=          6
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         25
# 	 alu_a_in       <=          0
# 	 alu_b_in       <=          0
# 	 alu_shamt_in   <=          0
# 	 alu_op_in      <=          0
# 	 we is true
# Begin always @ posedge
# 	 rgstr_wa_in    <=          0
# 	 rgsr_wd_in     <=          0
# Begin always @ negedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in   <=          0
# 	 rgstr_ra2_in   <=          0
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         18
# 	 alu_a_in       <=         11
# 	 alu_b_in       <=          0
# 	 alu_shamt_in   <=          0
# 	 alu_op_in      <=          7
# 	 we is true
# Begin always @ posedge
# 	 rgstr_wa_in    <=          9
# 	 rgsr_wd_in     <=          0
# Begin always @ negedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in   <=          0
# 	 rgstr_ra2_in   <=          0
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         16
# 	 alu_a_in       <=          0
# 	 alu_b_in       <=          0
# 	 alu_shamt_in   <=          0
# 	 alu_op_in      <=          0
# 	 we is true
# Begin always @ posedge
# 	 rgstr_wa_in    <=         10
# 	 rgsr_wd_in     <=          0
# Begin always @ negedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in   <=          3
# 	 rgstr_ra2_in   <=          4
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         36
# 	 alu_a_in       <=          0
# 	 alu_b_in       <=          0
# 	 alu_shamt_in   <=          0
# 	 alu_op_in      <=          0
# 	 we is true
# Begin always @ posedge
# 	 rgstr_wa_in    <=         11
# 	 rgsr_wd_in     <=          0
# Begin always @ negedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in   <=          3
# 	 rgstr_ra2_in   <=          4
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         37
# 	 alu_a_in       <=          0
# 	 alu_b_in       <=         11
# 	 alu_shamt_in   <=          0
# 	 alu_op_in      <=          0
# 	 we is true
# Begin always @ posedge
# 	 rgstr_wa_in    <=         12
# 	 rgsr_wd_in     <=          0
# Begin always @ negedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in   <=          3
# 	 rgstr_ra2_in   <=          4
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         38
# 	 alu_a_in       <=          0
# 	 alu_b_in       <=         11
# 	 alu_shamt_in   <=          0
# 	 alu_op_in      <=          1
# 	 we is true
# Begin always @ posedge
# 	 rgstr_wa_in    <=         13
# 	 rgsr_wd_in     <=         11
# Begin always @ negedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in   <=          3
# 	 rgstr_ra2_in   <=          4
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         39
# 	 alu_a_in       <=          0
# 	 alu_b_in       <=         11
# 	 alu_shamt_in   <=          0
# 	 alu_op_in      <=          3
# 	 we is true
# Begin always @ posedge
# 	 rgstr_wa_in    <=         14
# 	 rgsr_wd_in     <=         11
# Begin always @ negedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in   <=          0
# 	 rgstr_ra2_in   <=          0
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=          0
# 	 alu_a_in       <=          0
# 	 alu_b_in       <=         11
# 	 alu_shamt_in   <=          0
# 	 alu_op_in      <=          2
# 	 we is true
# Begin always @ posedge
# 	 rgstr_wa_in    <=          0
# 	 rgsr_wd_in     <= 4294967284
# Begin always @ negedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in   <=          0
# 	 rgstr_ra2_in   <=          3
# 	 ctrl_shift_in  <=          1
# 	 ctrl_funct_in  <=          0
# 	 alu_a_in       <=          0
# 	 alu_b_in       <=          0
# 	 alu_shamt_in   <=          0
# 	 alu_op_in      <=          8
# 	 we is true
# Begin always @ posedge
# 	 rgstr_wa_in    <=         15
# 	 rgsr_wd_in     <=          0
# Begin always @ negedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in   <=          0
# 	 rgstr_ra2_in   <=          5
# 	 ctrl_shift_in  <=          1
# 	 ctrl_funct_in  <=          2
# 	 alu_a_in       <=          0
# 	 alu_b_in       <=          0
# 	 alu_shamt_in   <=          1
# 	 alu_op_in      <=          8
# 	 we is true
# Begin always @ posedge
# 	 rgstr_wa_in    <=         17
# 	 rgsr_wd_in     <=          0
# Begin always @ negedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in   <=          0
# 	 rgstr_ra2_in   <=          5
# 	 ctrl_shift_in  <=          1
# 	 ctrl_funct_in  <=          3
# 	 alu_a_in       <=          0
# 	 alu_b_in       <=         17
# 	 alu_shamt_in   <=          1
# 	 alu_op_in      <=          9
# 	 we is true
# Begin always @ posedge
# 	 rgstr_wa_in    <=         19
# 	 rgsr_wd_in     <=          8
# Begin always @ negedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in   <=          6
# 	 rgstr_ra2_in   <=          4
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         42
# 	 alu_a_in       <=          0
# 	 alu_b_in       <=         17
# 	 alu_shamt_in   <=          1
# 	 alu_op_in      <=         10
# 	 we is true
# Begin always @ posedge
# 	 rgstr_wa_in    <=         21
# 	 rgsr_wd_in     <=          8
# Begin always @ negedge
# 	 we is false
# 	 ctrl_opcode_in <=          0
# 	 rgstr_ra1_in   <=          6
# 	 rgstr_ra2_in   <=          4
# 	 ctrl_shift_in  <=          0
# 	 ctrl_funct_in  <=         43
# 	 alu_a_in       <=          0
# 	 alu_b_in       <=         11
# 	 alu_shamt_in   <=          0
# 	 alu_op_in      <=         12
# 	 we is true
# Begin always @ posedge
# 	 rgstr_wa_in    <=         22
# 	 rgsr_wd_in     <=          1
# Begin always @ negedge
# 	 we is false
# 	 ctrl_opcode_in <=          x
# 	 rgstr_ra1_in   <=          x
# 	 rgstr_ra2_in   <=          x
# 	 ctrl_shift_in  <=          x
# 	 ctrl_funct_in  <=          x
# 	 alu_a_in       <=          0
# 	 alu_b_in       <=         11
# 	 alu_shamt_in   <=          0
# 	 alu_op_in      <=         12
# 	 we is true
# Begin always @ posedge
# 	 rgstr_wa_in    <=          x
# 	 rgsr_wd_in     <=          1
# End time: 07:08:25 on Nov 19,2016, Elapsed time: 18:55:05
# Errors: 4, Warnings: 48
