$date
	Sun Aug 13 13:47:41 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module FSM_1010_Moore_tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ rst $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 $ rst $end
$var parameter 32 % s0 $end
$var parameter 32 & s1 $end
$var parameter 32 ' s2 $end
$var parameter 32 ( s3 $end
$var parameter 32 ) s4 $end
$var reg 3 * NS [2:0] $end
$var reg 3 + PS [2:0] $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 )
b11 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
bx +
bx *
1$
x#
0"
x!
$end
#5
b0x *
b0 +
0!
1"
#10
0"
#15
b0 *
1"
0#
0$
#20
0"
#25
b1 +
b1 *
1"
1#
#30
0"
#35
b10 +
b0 *
1"
0#
#40
0"
#45
b11 +
b1 *
1"
1#
#50
0"
#55
1!
b100 +
b0 *
1"
0#
#60
0"
#65
0!
b11 +
b1 *
1"
1#
#70
0"
#75
1!
b100 +
b0 *
1"
0#
#80
0"
#85
0!
b11 +
b1 *
1"
1#
#90
0"
#95
b1 +
1"
#100
0"
#105
1"
