<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="VPX_BRD_SP3AN_CTRL.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="CLK_DCM.v"/>
    <file xil_pn:fileType="FILE_UCF" xil_pn:name="CLK_DCM_arwz.ucf" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="VPX_BRD_SP3AN_CTRL.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="VPX_BRD_SP3AN_CTRL.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="VPX_BRD_SP3AN_CTRL.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="VPX_BRD_SP3AN_CTRL.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="VPX_BRD_SP3AN_CTRL.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="VPX_BRD_SP3AN_CTRL.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="VPX_BRD_SP3AN_CTRL.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="VPX_BRD_SP3AN_CTRL.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="VPX_BRD_SP3AN_CTRL.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="VPX_BRD_SP3AN_CTRL.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="VPX_BRD_SP3AN_CTRL.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="VPX_BRD_SP3AN_CTRL.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="VPX_BRD_SP3AN_CTRL.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="VPX_BRD_SP3AN_CTRL.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="VPX_BRD_SP3AN_CTRL.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="VPX_BRD_SP3AN_CTRL.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="VPX_BRD_SP3AN_CTRL.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="VPX_BRD_SP3AN_CTRL.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="VPX_BRD_SP3AN_CTRL.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="VPX_BRD_SP3AN_CTRL.xst"/>
    <file xil_pn:fileType="FILE_BLIF" xil_pn:name="VPX_BRD_SP3AN_CTRL_cs.blc"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="VPX_BRD_SP3AN_CTRL_cs.ngc"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="VPX_BRD_SP3AN_CTRL_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="VPX_BRD_SP3AN_CTRL_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="VPX_BRD_SP3AN_CTRL_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="VPX_BRD_SP3AN_CTRL_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="VPX_BRD_SP3AN_CTRL_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="VPX_BRD_SP3AN_CTRL_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="VPX_BRD_SP3AN_CTRL_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="VPX_BRD_SP3AN_CTRL_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="VPX_BRD_SP3AN_CTRL_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="VPX_BRD_SP3AN_CTRL_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="VPX_BRD_SP3AN_CTRL_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="VPX_BRD_SP3AN_CTRL_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="VPX_BRD_SP3AN_CTRL_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="VPX_BRD_SP3AN_CTRL_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="VPX_BRD_SP3AN_CTRL_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/CLK_DCM.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="vpx_brd_sp3an_ctrl.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="vpx_brd_sp3an_ctrl.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="vpx_brd_sp3an_ctrl.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="xaw2verilog.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1436080369" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-207624987143226388" xil_pn:start_ts="1436080369">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1436080369" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3986722672855212296" xil_pn:start_ts="1436080369">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1436080369" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1436080369">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1436080371" xil_pn:in_ck="3915134042102747674" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5378742240750912828" xil_pn:start_ts="1436080369">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="CLK_DCM.v"/>
    </transform>
    <transform xil_pn:end_ts="1436080371" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="7800170070725010553" xil_pn:start_ts="1436080371">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1436080371" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5232418199181190398" xil_pn:start_ts="1436080371">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1436082952" xil_pn:in_ck="-8121435824042416434" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="4834670950421247344" xil_pn:start_ts="1436082937">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="VPX_BRD_SP3AN_CTRL.lso"/>
      <outfile xil_pn:name="VPX_BRD_SP3AN_CTRL.ngc"/>
      <outfile xil_pn:name="VPX_BRD_SP3AN_CTRL.ngr"/>
      <outfile xil_pn:name="VPX_BRD_SP3AN_CTRL.prj"/>
      <outfile xil_pn:name="VPX_BRD_SP3AN_CTRL.stx"/>
      <outfile xil_pn:name="VPX_BRD_SP3AN_CTRL.syr"/>
      <outfile xil_pn:name="VPX_BRD_SP3AN_CTRL.xst"/>
      <outfile xil_pn:name="VPX_BRD_SP3AN_CTRL_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1436080386" xil_pn:in_ck="-8690858790693908423" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4610375909136125295" xil_pn:start_ts="1436080386">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1436082964" xil_pn:in_ck="-1777509499665427253" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-70576949281371163" xil_pn:start_ts="1436082952">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="VPX_BRD_SP3AN_CTRL.bld"/>
      <outfile xil_pn:name="VPX_BRD_SP3AN_CTRL.ngd"/>
      <outfile xil_pn:name="VPX_BRD_SP3AN_CTRL_cs.blc"/>
      <outfile xil_pn:name="VPX_BRD_SP3AN_CTRL_cs.ngc"/>
      <outfile xil_pn:name="VPX_BRD_SP3AN_CTRL_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1436082980" xil_pn:in_ck="5336710433350111789" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="6121574151906000219" xil_pn:start_ts="1436082964">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="VPX_BRD_SP3AN_CTRL.pcf"/>
      <outfile xil_pn:name="VPX_BRD_SP3AN_CTRL_map.map"/>
      <outfile xil_pn:name="VPX_BRD_SP3AN_CTRL_map.mrp"/>
      <outfile xil_pn:name="VPX_BRD_SP3AN_CTRL_map.ncd"/>
      <outfile xil_pn:name="VPX_BRD_SP3AN_CTRL_map.ngm"/>
      <outfile xil_pn:name="VPX_BRD_SP3AN_CTRL_map.xrpt"/>
      <outfile xil_pn:name="VPX_BRD_SP3AN_CTRL_summary.xml"/>
      <outfile xil_pn:name="VPX_BRD_SP3AN_CTRL_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1436082998" xil_pn:in_ck="-8151129813064689274" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1630648938267686031" xil_pn:start_ts="1436082980">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="VPX_BRD_SP3AN_CTRL.ncd"/>
      <outfile xil_pn:name="VPX_BRD_SP3AN_CTRL.pad"/>
      <outfile xil_pn:name="VPX_BRD_SP3AN_CTRL.par"/>
      <outfile xil_pn:name="VPX_BRD_SP3AN_CTRL.ptwx"/>
      <outfile xil_pn:name="VPX_BRD_SP3AN_CTRL.unroutes"/>
      <outfile xil_pn:name="VPX_BRD_SP3AN_CTRL.xpi"/>
      <outfile xil_pn:name="VPX_BRD_SP3AN_CTRL_pad.csv"/>
      <outfile xil_pn:name="VPX_BRD_SP3AN_CTRL_pad.txt"/>
      <outfile xil_pn:name="VPX_BRD_SP3AN_CTRL_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1436083015" xil_pn:in_ck="-8690858790693916048" xil_pn:name="TRANEXT_bitFile_spartan3a" xil_pn:prop_ck="4258789547869808998" xil_pn:start_ts="1436082998">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="VPX_BRD_SP3AN_CTRL.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="vpx_brd_sp3an_ctrl.bgn"/>
      <outfile xil_pn:name="vpx_brd_sp3an_ctrl.bit"/>
      <outfile xil_pn:name="vpx_brd_sp3an_ctrl.drc"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1436083250" xil_pn:in_ck="-5564218335806440966" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="3725548802311211136" xil_pn:start_ts="1436083249">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1436082998" xil_pn:in_ck="249495431729280681" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1436082993">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="VPX_BRD_SP3AN_CTRL.twr"/>
      <outfile xil_pn:name="VPX_BRD_SP3AN_CTRL.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
