ARM GAS  /tmp/cctW1TiG.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"dma.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_DMA_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_DMA_Init
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	MX_DMA_Init:
  26              	.LFB126:
  27              		.file 1 "Src/dma.c"
   1:Src/dma.c     **** /**
   2:Src/dma.c     ****   ******************************************************************************
   3:Src/dma.c     ****   * File Name          : dma.c
   4:Src/dma.c     ****   * Description        : This file provides code for the configuration
   5:Src/dma.c     ****   *                      of all the requested memory to memory DMA transfers.
   6:Src/dma.c     ****   ******************************************************************************
   7:Src/dma.c     ****   ** This notice applies to any and all portions of this file
   8:Src/dma.c     ****   * that are not between comment pairs USER CODE BEGIN and
   9:Src/dma.c     ****   * USER CODE END. Other portions of this file, whether 
  10:Src/dma.c     ****   * inserted by the user or by software development tools
  11:Src/dma.c     ****   * are owned by their respective copyright owners.
  12:Src/dma.c     ****   *
  13:Src/dma.c     ****   * COPYRIGHT(c) 2018 STMicroelectronics
  14:Src/dma.c     ****   *
  15:Src/dma.c     ****   * Redistribution and use in source and binary forms, with or without modification,
  16:Src/dma.c     ****   * are permitted provided that the following conditions are met:
  17:Src/dma.c     ****   *   1. Redistributions of source code must retain the above copyright notice,
  18:Src/dma.c     ****   *      this list of conditions and the following disclaimer.
  19:Src/dma.c     ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  20:Src/dma.c     ****   *      this list of conditions and the following disclaimer in the documentation
  21:Src/dma.c     ****   *      and/or other materials provided with the distribution.
  22:Src/dma.c     ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  23:Src/dma.c     ****   *      may be used to endorse or promote products derived from this software
  24:Src/dma.c     ****   *      without specific prior written permission.
  25:Src/dma.c     ****   *
  26:Src/dma.c     ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:Src/dma.c     ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  28:Src/dma.c     ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  29:Src/dma.c     ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  30:Src/dma.c     ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  31:Src/dma.c     ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
ARM GAS  /tmp/cctW1TiG.s 			page 2


  32:Src/dma.c     ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  33:Src/dma.c     ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  34:Src/dma.c     ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  35:Src/dma.c     ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  36:Src/dma.c     ****   *
  37:Src/dma.c     ****   ******************************************************************************
  38:Src/dma.c     ****   */
  39:Src/dma.c     **** /* Includes ------------------------------------------------------------------*/
  40:Src/dma.c     **** #include "dma.h"
  41:Src/dma.c     **** 
  42:Src/dma.c     **** /* USER CODE BEGIN 0 */
  43:Src/dma.c     **** 
  44:Src/dma.c     **** /* USER CODE END 0 */
  45:Src/dma.c     **** 
  46:Src/dma.c     **** /*----------------------------------------------------------------------------*/
  47:Src/dma.c     **** /* Configure DMA                                                              */
  48:Src/dma.c     **** /*----------------------------------------------------------------------------*/
  49:Src/dma.c     **** 
  50:Src/dma.c     **** /* USER CODE BEGIN 1 */
  51:Src/dma.c     **** 
  52:Src/dma.c     **** /* USER CODE END 1 */
  53:Src/dma.c     **** 
  54:Src/dma.c     **** /** 
  55:Src/dma.c     ****   * Enable DMA controller clock
  56:Src/dma.c     ****   */
  57:Src/dma.c     **** void MX_DMA_Init(void) 
  58:Src/dma.c     **** {
  28              		.loc 1 58 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 10B5     		push	{r4, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 4, -8
  36              		.cfi_offset 14, -4
  37 0002 82B0     		sub	sp, sp, #8
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  40              	.LBB2:
  59:Src/dma.c     ****   /* DMA controller clock enable */
  60:Src/dma.c     ****   __HAL_RCC_DMA2_CLK_ENABLE();
  41              		.loc 1 60 0
  42 0004 0024     		movs	r4, #0
  43 0006 0094     		str	r4, [sp]
  44 0008 164B     		ldr	r3, .L3
  45 000a 1A6B     		ldr	r2, [r3, #48]
  46 000c 42F48002 		orr	r2, r2, #4194304
  47 0010 1A63     		str	r2, [r3, #48]
  48 0012 1A6B     		ldr	r2, [r3, #48]
  49 0014 02F48002 		and	r2, r2, #4194304
  50 0018 0092     		str	r2, [sp]
  51 001a 009A     		ldr	r2, [sp]
  52              	.LBE2:
  53              	.LBB3:
  61:Src/dma.c     ****   __HAL_RCC_DMA1_CLK_ENABLE();
  54              		.loc 1 61 0
ARM GAS  /tmp/cctW1TiG.s 			page 3


  55 001c 0194     		str	r4, [sp, #4]
  56 001e 1A6B     		ldr	r2, [r3, #48]
  57 0020 42F40012 		orr	r2, r2, #2097152
  58 0024 1A63     		str	r2, [r3, #48]
  59 0026 1B6B     		ldr	r3, [r3, #48]
  60 0028 03F40013 		and	r3, r3, #2097152
  61 002c 0193     		str	r3, [sp, #4]
  62 002e 019B     		ldr	r3, [sp, #4]
  63              	.LBE3:
  62:Src/dma.c     **** 
  63:Src/dma.c     ****   /* DMA interrupt init */
  64:Src/dma.c     ****   /* DMA1_Stream5_IRQn interrupt configuration */
  65:Src/dma.c     ****   HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
  64              		.loc 1 65 0
  65 0030 2246     		mov	r2, r4
  66 0032 2146     		mov	r1, r4
  67 0034 1020     		movs	r0, #16
  68 0036 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  69              	.LVL0:
  66:Src/dma.c     ****   HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
  70              		.loc 1 66 0
  71 003a 1020     		movs	r0, #16
  72 003c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  73              	.LVL1:
  67:Src/dma.c     ****   /* DMA2_Stream1_IRQn interrupt configuration */
  68:Src/dma.c     ****   HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
  74              		.loc 1 68 0
  75 0040 2246     		mov	r2, r4
  76 0042 2146     		mov	r1, r4
  77 0044 3920     		movs	r0, #57
  78 0046 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  79              	.LVL2:
  69:Src/dma.c     ****   HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
  80              		.loc 1 69 0
  81 004a 3920     		movs	r0, #57
  82 004c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  83              	.LVL3:
  70:Src/dma.c     ****   /* DMA2_Stream2_IRQn interrupt configuration */
  71:Src/dma.c     ****   HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
  84              		.loc 1 71 0
  85 0050 2246     		mov	r2, r4
  86 0052 2146     		mov	r1, r4
  87 0054 3A20     		movs	r0, #58
  88 0056 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  89              	.LVL4:
  72:Src/dma.c     ****   HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
  90              		.loc 1 72 0
  91 005a 3A20     		movs	r0, #58
  92 005c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  93              	.LVL5:
  73:Src/dma.c     **** 
  74:Src/dma.c     **** }
  94              		.loc 1 74 0
  95 0060 02B0     		add	sp, sp, #8
  96              	.LCFI2:
  97              		.cfi_def_cfa_offset 8
  98              		@ sp needed
ARM GAS  /tmp/cctW1TiG.s 			page 4


  99 0062 10BD     		pop	{r4, pc}
 100              	.L4:
 101              		.align	2
 102              	.L3:
 103 0064 00380240 		.word	1073887232
 104              		.cfi_endproc
 105              	.LFE126:
 107              		.text
 108              	.Letext0:
 109              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 110              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 111              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 112              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 113              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xe.h"
 114              		.file 7 "/usr/arm-none-eabi/include/sys/lock.h"
 115              		.file 8 "/usr/arm-none-eabi/include/sys/_types.h"
 116              		.file 9 "/usr/lib/gcc/arm-none-eabi/7.3.0/include/stddef.h"
 117              		.file 10 "/usr/arm-none-eabi/include/sys/reent.h"
 118              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  /tmp/cctW1TiG.s 			page 5


DEFINED SYMBOLS
                            *ABS*:0000000000000000 dma.c
     /tmp/cctW1TiG.s:18     .text.MX_DMA_Init:0000000000000000 $t
     /tmp/cctW1TiG.s:25     .text.MX_DMA_Init:0000000000000000 MX_DMA_Init
     /tmp/cctW1TiG.s:103    .text.MX_DMA_Init:0000000000000064 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
