// Seed: 3164761296
module module_0;
  module_2 modCall_1 ();
  assign modCall_1.id_2 = 0;
  always_latch if (-1'b0 & id_1 ^ id_1) id_2 = id_1;
  assign id_1 = id_1;
endmodule
module module_1 (
    output wor id_0,
    output tri0 id_1,
    input supply1 id_2,
    input tri1 id_3,
    output supply0 id_4,
    input tri0 id_5,
    input wand id_6
);
  xor primCall (id_0, id_2, id_3, id_5, id_6);
  module_0 modCall_1 ();
endmodule
module module_2;
  reg id_1;
  final id_2 = 1 == -1;
  parameter id_3 = (1);
  initial begin : LABEL_0
    id_1 <= {1, id_1, ~-1, id_1, -1, id_1, id_3};
  end
endmodule
