# Soc_design_Lab4-2_caravel_fir

## Simulation for FIR
```sh
cd ~/caravel-soc_fpga-lab/lab-exmem-fir/testbench/counter_la_fir
source run_clean
source run_sim
```

## Run Simulation:  
![/run_sim](/run_sim.png) 

## wb2axi block design:  
![/wb2axi_bd](/wb2axi_bd.jpg) 
