INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:42:17 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.054ns  (required time - arrival time)
  Source:                 lsq4/handshake_lsq_lsq4_core/ldq_head_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.655ns period=5.310ns})
  Destination:            lsq4/handshake_lsq_lsq4_core/stq_data_1_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.655ns period=5.310ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.310ns  (clk rise@5.310ns - clk rise@0.000ns)
  Data Path Delay:        5.094ns  (logic 1.529ns (30.014%)  route 3.565ns (69.986%))
  Logic Levels:           12  (CARRY4=6 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.793 - 5.310 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3876, unset)         0.508     0.508    lsq4/handshake_lsq_lsq4_core/clk
    SLICE_X48Y123        FDCE                                         r  lsq4/handshake_lsq_lsq4_core/ldq_head_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y123        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq4/handshake_lsq_lsq4_core/ldq_head_q_reg[2]/Q
                         net (fo=41, routed)          0.539     1.263    lsq4/handshake_lsq_lsq4_core/ldq_head_q[2]
    SLICE_X49Y124        LUT5 (Prop_lut5_I4_O)        0.043     1.306 r  lsq4/handshake_lsq_lsq4_core/ldq_alloc_3_q_i_24/O
                         net (fo=1, routed)           0.000     1.306    lsq4/handshake_lsq_lsq4_core/ldq_alloc_3_q_i_24_n_0
    SLICE_X49Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.563 r  lsq4/handshake_lsq_lsq4_core/ldq_alloc_3_q_reg_i_7/CO[3]
                         net (fo=1, routed)           0.007     1.570    lsq4/handshake_lsq_lsq4_core/ldq_alloc_3_q_reg_i_7_n_0
    SLICE_X49Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.619 r  lsq4/handshake_lsq_lsq4_core/dataReg_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.619    lsq4/handshake_lsq_lsq4_core/dataReg_reg[31]_i_7_n_0
    SLICE_X49Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     1.764 f  lsq4/handshake_lsq_lsq4_core/ldq_alloc_3_q_reg_i_6/O[3]
                         net (fo=1, routed)           0.260     2.024    lsq4/handshake_lsq_lsq4_core/handshake_lsq_lsq4_core_ldd_dispatcher/TEMP_1_double_out_01[11]
    SLICE_X50Y126        LUT4 (Prop_lut4_I0_O)        0.120     2.144 r  lsq4/handshake_lsq_lsq4_core/ldq_alloc_3_q_i_4/O
                         net (fo=35, routed)          0.853     2.997    lsq4/handshake_lsq_lsq4_core/ldq_alloc_3_q_i_4_n_0
    SLICE_X62Y118        LUT6 (Prop_lut6_I0_O)        0.043     3.040 r  lsq4/handshake_lsq_lsq4_core/dataReg[20]_i_3__0/O
                         net (fo=1, routed)           0.329     3.369    lsq4/handshake_lsq_lsq4_core/dataReg[20]_i_3__0_n_0
    SLICE_X61Y118        LUT6 (Prop_lut6_I5_O)        0.043     3.412 r  lsq4/handshake_lsq_lsq4_core/dataReg[20]_i_1__0/O
                         net (fo=3, routed)           0.654     4.066    load5/data_tehb/control/Memory_reg[0][31][20]
    SLICE_X46Y125        LUT4 (Prop_lut4_I0_O)        0.043     4.109 r  load5/data_tehb/control/Memory[0][23]_i_9__0/O
                         net (fo=1, routed)           0.000     4.109    addi1/Memory_reg[0][23][0]
    SLICE_X46Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     4.347 r  addi1/Memory_reg[0][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.347    addi1/Memory_reg[0][23]_i_1_n_0
    SLICE_X46Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.397 r  addi1/Memory_reg[0][27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.397    addi1/Memory_reg[0][27]_i_1_n_0
    SLICE_X46Y127        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     4.551 r  addi1/Memory_reg[0][31]_i_2/O[3]
                         net (fo=2, routed)           0.351     4.902    buffer56/fifo/D[31]
    SLICE_X48Y127        LUT3 (Prop_lut3_I1_O)        0.128     5.030 r  buffer56/fifo/stq_data_0_q[31]_i_3__0/O
                         net (fo=8, routed)           0.572     5.602    lsq4/handshake_lsq_lsq4_core/buffer56_outs[31]
    SLICE_X53Y134        FDRE                                         r  lsq4/handshake_lsq_lsq4_core/stq_data_1_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.310     5.310 r  
                                                      0.000     5.310 r  clk (IN)
                         net (fo=3876, unset)         0.483     5.793    lsq4/handshake_lsq_lsq4_core/clk
    SLICE_X53Y134        FDRE                                         r  lsq4/handshake_lsq_lsq4_core/stq_data_1_q_reg[31]/C
                         clock pessimism              0.000     5.793    
                         clock uncertainty           -0.035     5.757    
    SLICE_X53Y134        FDRE (Setup_fdre_C_D)       -0.101     5.656    lsq4/handshake_lsq_lsq4_core/stq_data_1_q_reg[31]
  -------------------------------------------------------------------
                         required time                          5.656    
                         arrival time                          -5.602    
  -------------------------------------------------------------------
                         slack                                  0.054    




