
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//clear_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400b28 <.init>:
  400b28:	stp	x29, x30, [sp, #-16]!
  400b2c:	mov	x29, sp
  400b30:	bl	400d40 <tigetstr@plt+0x60>
  400b34:	ldp	x29, x30, [sp], #16
  400b38:	ret

Disassembly of section .plt:

0000000000400b40 <exit@plt-0x20>:
  400b40:	stp	x16, x30, [sp, #-16]!
  400b44:	adrp	x16, 411000 <tigetstr@plt+0x10320>
  400b48:	ldr	x17, [x16, #4088]
  400b4c:	add	x16, x16, #0xff8
  400b50:	br	x17
  400b54:	nop
  400b58:	nop
  400b5c:	nop

0000000000400b60 <exit@plt>:
  400b60:	adrp	x16, 412000 <tigetstr@plt+0x11320>
  400b64:	ldr	x17, [x16]
  400b68:	add	x16, x16, #0x0
  400b6c:	br	x17

0000000000400b70 <setupterm@plt>:
  400b70:	adrp	x16, 412000 <tigetstr@plt+0x11320>
  400b74:	ldr	x17, [x16, #8]
  400b78:	add	x16, x16, #0x8
  400b7c:	br	x17

0000000000400b80 <tputs@plt>:
  400b80:	adrp	x16, 412000 <tigetstr@plt+0x11320>
  400b84:	ldr	x17, [x16, #16]
  400b88:	add	x16, x16, #0x10
  400b8c:	br	x17

0000000000400b90 <putc@plt>:
  400b90:	adrp	x16, 412000 <tigetstr@plt+0x11320>
  400b94:	ldr	x17, [x16, #24]
  400b98:	add	x16, x16, #0x18
  400b9c:	br	x17

0000000000400ba0 <fputc@plt>:
  400ba0:	adrp	x16, 412000 <tigetstr@plt+0x11320>
  400ba4:	ldr	x17, [x16, #32]
  400ba8:	add	x16, x16, #0x20
  400bac:	br	x17

0000000000400bb0 <curses_version@plt>:
  400bb0:	adrp	x16, 412000 <tigetstr@plt+0x11320>
  400bb4:	ldr	x17, [x16, #40]
  400bb8:	add	x16, x16, #0x28
  400bbc:	br	x17

0000000000400bc0 <tcgetattr@plt>:
  400bc0:	adrp	x16, 412000 <tigetstr@plt+0x11320>
  400bc4:	ldr	x17, [x16, #48]
  400bc8:	add	x16, x16, #0x30
  400bcc:	br	x17

0000000000400bd0 <fileno@plt>:
  400bd0:	adrp	x16, 412000 <tigetstr@plt+0x11320>
  400bd4:	ldr	x17, [x16, #56]
  400bd8:	add	x16, x16, #0x38
  400bdc:	br	x17

0000000000400be0 <open@plt>:
  400be0:	adrp	x16, 412000 <tigetstr@plt+0x11320>
  400be4:	ldr	x17, [x16, #64]
  400be8:	add	x16, x16, #0x40
  400bec:	br	x17

0000000000400bf0 <__libc_start_main@plt>:
  400bf0:	adrp	x16, 412000 <tigetstr@plt+0x11320>
  400bf4:	ldr	x17, [x16, #72]
  400bf8:	add	x16, x16, #0x48
  400bfc:	br	x17

0000000000400c00 <getopt@plt>:
  400c00:	adrp	x16, 412000 <tigetstr@plt+0x11320>
  400c04:	ldr	x17, [x16, #80]
  400c08:	add	x16, x16, #0x50
  400c0c:	br	x17

0000000000400c10 <use_tioctl@plt>:
  400c10:	adrp	x16, 412000 <tigetstr@plt+0x11320>
  400c14:	ldr	x17, [x16, #88]
  400c18:	add	x16, x16, #0x58
  400c1c:	br	x17

0000000000400c20 <strerror@plt>:
  400c20:	adrp	x16, 412000 <tigetstr@plt+0x11320>
  400c24:	ldr	x17, [x16, #96]
  400c28:	add	x16, x16, #0x60
  400c2c:	br	x17

0000000000400c30 <__gmon_start__@plt>:
  400c30:	adrp	x16, 412000 <tigetstr@plt+0x11320>
  400c34:	ldr	x17, [x16, #104]
  400c38:	add	x16, x16, #0x68
  400c3c:	br	x17

0000000000400c40 <abort@plt>:
  400c40:	adrp	x16, 412000 <tigetstr@plt+0x11320>
  400c44:	ldr	x17, [x16, #112]
  400c48:	add	x16, x16, #0x70
  400c4c:	br	x17

0000000000400c50 <puts@plt>:
  400c50:	adrp	x16, 412000 <tigetstr@plt+0x11320>
  400c54:	ldr	x17, [x16, #120]
  400c58:	add	x16, x16, #0x78
  400c5c:	br	x17

0000000000400c60 <memcmp@plt>:
  400c60:	adrp	x16, 412000 <tigetstr@plt+0x11320>
  400c64:	ldr	x17, [x16, #128]
  400c68:	add	x16, x16, #0x80
  400c6c:	br	x17

0000000000400c70 <_nc_rootname@plt>:
  400c70:	adrp	x16, 412000 <tigetstr@plt+0x11320>
  400c74:	ldr	x17, [x16, #136]
  400c78:	add	x16, x16, #0x88
  400c7c:	br	x17

0000000000400c80 <fwrite@plt>:
  400c80:	adrp	x16, 412000 <tigetstr@plt+0x11320>
  400c84:	ldr	x17, [x16, #144]
  400c88:	add	x16, x16, #0x90
  400c8c:	br	x17

0000000000400c90 <tcsetattr@plt>:
  400c90:	adrp	x16, 412000 <tigetstr@plt+0x11320>
  400c94:	ldr	x17, [x16, #152]
  400c98:	add	x16, x16, #0x98
  400c9c:	br	x17

0000000000400ca0 <use_env@plt>:
  400ca0:	adrp	x16, 412000 <tigetstr@plt+0x11320>
  400ca4:	ldr	x17, [x16, #160]
  400ca8:	add	x16, x16, #0xa0
  400cac:	br	x17

0000000000400cb0 <__errno_location@plt>:
  400cb0:	adrp	x16, 412000 <tigetstr@plt+0x11320>
  400cb4:	ldr	x17, [x16, #168]
  400cb8:	add	x16, x16, #0xa8
  400cbc:	br	x17

0000000000400cc0 <getenv@plt>:
  400cc0:	adrp	x16, 412000 <tigetstr@plt+0x11320>
  400cc4:	ldr	x17, [x16, #176]
  400cc8:	add	x16, x16, #0xb0
  400ccc:	br	x17

0000000000400cd0 <fprintf@plt>:
  400cd0:	adrp	x16, 412000 <tigetstr@plt+0x11320>
  400cd4:	ldr	x17, [x16, #184]
  400cd8:	add	x16, x16, #0xb8
  400cdc:	br	x17

0000000000400ce0 <tigetstr@plt>:
  400ce0:	adrp	x16, 412000 <tigetstr@plt+0x11320>
  400ce4:	ldr	x17, [x16, #192]
  400ce8:	add	x16, x16, #0xc0
  400cec:	br	x17

Disassembly of section .text:

0000000000400cf0 <.text>:
  400cf0:	mov	x29, #0x0                   	// #0
  400cf4:	mov	x30, #0x0                   	// #0
  400cf8:	mov	x5, x0
  400cfc:	ldr	x1, [sp]
  400d00:	add	x2, sp, #0x8
  400d04:	mov	x6, sp
  400d08:	movz	x0, #0x0, lsl #48
  400d0c:	movk	x0, #0x0, lsl #32
  400d10:	movk	x0, #0x40, lsl #16
  400d14:	movk	x0, #0xe90
  400d18:	movz	x3, #0x0, lsl #48
  400d1c:	movk	x3, #0x0, lsl #32
  400d20:	movk	x3, #0x40, lsl #16
  400d24:	movk	x3, #0x1250
  400d28:	movz	x4, #0x0, lsl #48
  400d2c:	movk	x4, #0x0, lsl #32
  400d30:	movk	x4, #0x40, lsl #16
  400d34:	movk	x4, #0x12d0
  400d38:	bl	400bf0 <__libc_start_main@plt>
  400d3c:	bl	400c40 <abort@plt>
  400d40:	adrp	x0, 411000 <tigetstr@plt+0x10320>
  400d44:	ldr	x0, [x0, #4048]
  400d48:	cbz	x0, 400d50 <tigetstr@plt+0x70>
  400d4c:	b	400c30 <__gmon_start__@plt>
  400d50:	ret
  400d54:	adrp	x0, 412000 <tigetstr@plt+0x11320>
  400d58:	add	x0, x0, #0xe0
  400d5c:	adrp	x1, 412000 <tigetstr@plt+0x11320>
  400d60:	add	x1, x1, #0xe0
  400d64:	cmp	x0, x1
  400d68:	b.eq	400d9c <tigetstr@plt+0xbc>  // b.none
  400d6c:	stp	x29, x30, [sp, #-32]!
  400d70:	mov	x29, sp
  400d74:	adrp	x0, 401000 <tigetstr@plt+0x320>
  400d78:	ldr	x0, [x0, #752]
  400d7c:	str	x0, [sp, #24]
  400d80:	mov	x1, x0
  400d84:	cbz	x1, 400d94 <tigetstr@plt+0xb4>
  400d88:	adrp	x0, 412000 <tigetstr@plt+0x11320>
  400d8c:	add	x0, x0, #0xe0
  400d90:	blr	x1
  400d94:	ldp	x29, x30, [sp], #32
  400d98:	ret
  400d9c:	ret
  400da0:	adrp	x0, 412000 <tigetstr@plt+0x11320>
  400da4:	add	x0, x0, #0xe0
  400da8:	adrp	x1, 412000 <tigetstr@plt+0x11320>
  400dac:	add	x1, x1, #0xe0
  400db0:	sub	x0, x0, x1
  400db4:	lsr	x1, x0, #63
  400db8:	add	x0, x1, x0, asr #3
  400dbc:	cmp	xzr, x0, asr #1
  400dc0:	b.eq	400df8 <tigetstr@plt+0x118>  // b.none
  400dc4:	stp	x29, x30, [sp, #-32]!
  400dc8:	mov	x29, sp
  400dcc:	asr	x1, x0, #1
  400dd0:	adrp	x0, 401000 <tigetstr@plt+0x320>
  400dd4:	ldr	x0, [x0, #760]
  400dd8:	str	x0, [sp, #24]
  400ddc:	mov	x2, x0
  400de0:	cbz	x2, 400df0 <tigetstr@plt+0x110>
  400de4:	adrp	x0, 412000 <tigetstr@plt+0x11320>
  400de8:	add	x0, x0, #0xe0
  400dec:	blr	x2
  400df0:	ldp	x29, x30, [sp], #32
  400df4:	ret
  400df8:	ret
  400dfc:	adrp	x0, 412000 <tigetstr@plt+0x11320>
  400e00:	ldrb	w0, [x0, #224]
  400e04:	cbnz	w0, 400e28 <tigetstr@plt+0x148>
  400e08:	stp	x29, x30, [sp, #-16]!
  400e0c:	mov	x29, sp
  400e10:	bl	400d54 <tigetstr@plt+0x74>
  400e14:	adrp	x0, 412000 <tigetstr@plt+0x11320>
  400e18:	mov	w1, #0x1                   	// #1
  400e1c:	strb	w1, [x0, #224]
  400e20:	ldp	x29, x30, [sp], #16
  400e24:	ret
  400e28:	ret
  400e2c:	stp	x29, x30, [sp, #-16]!
  400e30:	mov	x29, sp
  400e34:	bl	400da0 <tigetstr@plt+0xc0>
  400e38:	ldp	x29, x30, [sp], #16
  400e3c:	ret
  400e40:	stp	x29, x30, [sp, #-32]!
  400e44:	mov	x29, sp
  400e48:	str	x19, [sp, #16]
  400e4c:	adrp	x19, 411000 <tigetstr@plt+0x10320>
  400e50:	ldr	x19, [x19, #4016]
  400e54:	adrp	x0, 411000 <tigetstr@plt+0x10320>
  400e58:	ldr	x0, [x0, #4056]
  400e5c:	ldr	x2, [x0]
  400e60:	adrp	x1, 401000 <tigetstr@plt+0x320>
  400e64:	add	x1, x1, #0x300
  400e68:	ldr	x0, [x19]
  400e6c:	bl	400cd0 <fprintf@plt>
  400e70:	ldr	x3, [x19]
  400e74:	mov	x2, #0x82                  	// #130
  400e78:	mov	x1, #0x1                   	// #1
  400e7c:	adrp	x0, 401000 <tigetstr@plt+0x320>
  400e80:	add	x0, x0, #0x330
  400e84:	bl	400c80 <fwrite@plt>
  400e88:	mov	w0, #0x1                   	// #1
  400e8c:	bl	400b60 <exit@plt>
  400e90:	stp	x29, x30, [sp, #-144]!
  400e94:	mov	x29, sp
  400e98:	stp	x19, x20, [sp, #16]
  400e9c:	stp	x21, x22, [sp, #32]
  400ea0:	stp	x23, x24, [sp, #48]
  400ea4:	str	x25, [sp, #64]
  400ea8:	mov	w20, w0
  400eac:	mov	x19, x1
  400eb0:	ldr	x0, [x1]
  400eb4:	bl	400c70 <_nc_rootname@plt>
  400eb8:	adrp	x1, 411000 <tigetstr@plt+0x10320>
  400ebc:	ldr	x1, [x1, #4056]
  400ec0:	str	x0, [x1]
  400ec4:	adrp	x0, 401000 <tigetstr@plt+0x320>
  400ec8:	add	x0, x0, #0x318
  400ecc:	bl	400cc0 <getenv@plt>
  400ed0:	mov	x23, x0
  400ed4:	mov	w24, #0x0                   	// #0
  400ed8:	adrp	x21, 401000 <tigetstr@plt+0x320>
  400edc:	add	x21, x21, #0x320
  400ee0:	mov	w25, #0x1                   	// #1
  400ee4:	adrp	x1, 411000 <tigetstr@plt+0x10320>
  400ee8:	ldr	x22, [x1, #4024]
  400eec:	mov	x2, x21
  400ef0:	mov	x1, x19
  400ef4:	mov	w0, w20
  400ef8:	bl	400c00 <getopt@plt>
  400efc:	cmn	w0, #0x1
  400f00:	b.eq	400f50 <tigetstr@plt+0x270>  // b.none
  400f04:	cmp	w0, #0x56
  400f08:	b.eq	400f38 <tigetstr@plt+0x258>  // b.none
  400f0c:	cmp	w0, #0x78
  400f10:	b.eq	400f48 <tigetstr@plt+0x268>  // b.none
  400f14:	cmp	w0, #0x54
  400f18:	b.eq	400f20 <tigetstr@plt+0x240>  // b.none
  400f1c:	bl	400e40 <tigetstr@plt+0x160>
  400f20:	mov	w0, #0x0                   	// #0
  400f24:	bl	400ca0 <use_env@plt>
  400f28:	mov	w0, #0x1                   	// #1
  400f2c:	bl	400c10 <use_tioctl@plt>
  400f30:	ldr	x23, [x22]
  400f34:	b	400eec <tigetstr@plt+0x20c>
  400f38:	bl	400bb0 <curses_version@plt>
  400f3c:	bl	400c50 <puts@plt>
  400f40:	mov	w0, #0x0                   	// #0
  400f44:	bl	400b60 <exit@plt>
  400f48:	mov	w24, w25
  400f4c:	b	400eec <tigetstr@plt+0x20c>
  400f50:	adrp	x0, 411000 <tigetstr@plt+0x10320>
  400f54:	ldr	x0, [x0, #4032]
  400f58:	ldr	w0, [x0]
  400f5c:	cmp	w0, w20
  400f60:	b.ge	400f68 <tigetstr@plt+0x288>  // b.tcont
  400f64:	bl	400e40 <tigetstr@plt+0x160>
  400f68:	mov	w1, #0x0                   	// #0
  400f6c:	add	x0, sp, #0x50
  400f70:	bl	4010c4 <tigetstr@plt+0x3e4>
  400f74:	mov	x2, #0x0                   	// #0
  400f78:	mov	w1, w0
  400f7c:	mov	x0, x23
  400f80:	bl	400b70 <setupterm@plt>
  400f84:	mov	w0, w24
  400f88:	bl	400fb8 <tigetstr@plt+0x2d8>
  400f8c:	cmn	w0, #0x1
  400f90:	cset	w0, eq  // eq = none
  400f94:	bl	400b60 <exit@plt>
  400f98:	stp	x29, x30, [sp, #-16]!
  400f9c:	mov	x29, sp
  400fa0:	adrp	x1, 411000 <tigetstr@plt+0x10320>
  400fa4:	ldr	x1, [x1, #4040]
  400fa8:	ldr	x1, [x1]
  400fac:	bl	400b90 <putc@plt>
  400fb0:	ldp	x29, x30, [sp], #16
  400fb4:	ret
  400fb8:	stp	x29, x30, [sp, #-32]!
  400fbc:	mov	x29, sp
  400fc0:	stp	x19, x20, [sp, #16]
  400fc4:	and	w20, w0, #0xff
  400fc8:	adrp	x0, 411000 <tigetstr@plt+0x10320>
  400fcc:	ldr	x0, [x0, #4064]
  400fd0:	ldr	x0, [x0]
  400fd4:	ldr	x1, [x0, #24]
  400fd8:	ldrsh	w2, [x1, #4]
  400fdc:	ldrh	w1, [x1, #4]
  400fe0:	cmp	w2, #0x0
  400fe4:	csinc	w1, w1, wzr, gt
  400fe8:	ldr	x0, [x0, #32]
  400fec:	adrp	x2, 400000 <exit@plt-0xb60>
  400ff0:	add	x2, x2, #0xf98
  400ff4:	sxth	w1, w1
  400ff8:	ldr	x0, [x0, #40]
  400ffc:	bl	400b80 <tputs@plt>
  401000:	mov	w19, w0
  401004:	cbz	w20, 401018 <tigetstr@plt+0x338>
  401008:	mov	w0, w19
  40100c:	ldp	x19, x20, [sp, #16]
  401010:	ldp	x29, x30, [sp], #32
  401014:	ret
  401018:	adrp	x0, 401000 <tigetstr@plt+0x320>
  40101c:	add	x0, x0, #0x3b8
  401020:	bl	400ce0 <tigetstr@plt>
  401024:	cbz	x0, 401008 <tigetstr@plt+0x328>
  401028:	adrp	x1, 411000 <tigetstr@plt+0x10320>
  40102c:	ldr	x1, [x1, #4064]
  401030:	ldr	x1, [x1]
  401034:	ldr	x1, [x1, #24]
  401038:	ldrsh	w2, [x1, #4]
  40103c:	ldrh	w1, [x1, #4]
  401040:	cmp	w2, #0x0
  401044:	csinc	w1, w1, wzr, gt
  401048:	adrp	x2, 400000 <exit@plt-0xb60>
  40104c:	add	x2, x2, #0xf98
  401050:	sxth	w1, w1
  401054:	bl	400b80 <tputs@plt>
  401058:	b	401008 <tigetstr@plt+0x328>
  40105c:	adrp	x2, 412000 <tigetstr@plt+0x11320>
  401060:	str	w0, [x2, #232]
  401064:	tbz	w0, #31, 401070 <tigetstr@plt+0x390>
  401068:	mov	w0, #0x0                   	// #0
  40106c:	ret
  401070:	stp	x29, x30, [sp, #-16]!
  401074:	mov	x29, sp
  401078:	bl	400bc0 <tcgetattr@plt>
  40107c:	mvn	w0, w0
  401080:	lsr	w0, w0, #31
  401084:	ldp	x29, x30, [sp], #16
  401088:	ret
  40108c:	adrp	x0, 412000 <tigetstr@plt+0x11320>
  401090:	ldrb	w0, [x0, #236]
  401094:	cbnz	w0, 40109c <tigetstr@plt+0x3bc>
  401098:	ret
  40109c:	stp	x29, x30, [sp, #-16]!
  4010a0:	mov	x29, sp
  4010a4:	adrp	x0, 412000 <tigetstr@plt+0x11320>
  4010a8:	add	x2, x0, #0xe8
  4010ac:	add	x2, x2, #0x8
  4010b0:	mov	w1, #0x1                   	// #1
  4010b4:	ldr	w0, [x0, #232]
  4010b8:	bl	400c90 <tcsetattr@plt>
  4010bc:	ldp	x29, x30, [sp], #16
  4010c0:	ret
  4010c4:	stp	x29, x30, [sp, #-48]!
  4010c8:	mov	x29, sp
  4010cc:	stp	x19, x20, [sp, #16]
  4010d0:	mov	x19, x0
  4010d4:	and	w20, w1, #0xff
  4010d8:	mov	x1, x0
  4010dc:	mov	w0, #0x2                   	// #2
  4010e0:	bl	40105c <tigetstr@plt+0x37c>
  4010e4:	and	w0, w0, #0xff
  4010e8:	cbz	w0, 40113c <tigetstr@plt+0x45c>
  4010ec:	adrp	x0, 412000 <tigetstr@plt+0x11320>
  4010f0:	add	x0, x0, #0xe8
  4010f4:	mov	w1, #0x1                   	// #1
  4010f8:	strb	w1, [x0, #4]
  4010fc:	add	x1, x0, #0x8
  401100:	ldp	x2, x3, [x19]
  401104:	stp	x2, x3, [x0, #8]
  401108:	ldp	x2, x3, [x19, #16]
  40110c:	stp	x2, x3, [x0, #24]
  401110:	ldp	x2, x3, [x19, #32]
  401114:	stp	x2, x3, [x0, #40]
  401118:	ldr	x0, [x19, #48]
  40111c:	str	x0, [x1, #48]
  401120:	ldr	w0, [x19, #56]
  401124:	str	w0, [x1, #56]
  401128:	adrp	x0, 412000 <tigetstr@plt+0x11320>
  40112c:	ldr	w0, [x0, #232]
  401130:	ldp	x19, x20, [sp, #16]
  401134:	ldp	x29, x30, [sp], #48
  401138:	ret
  40113c:	mov	x1, x19
  401140:	mov	w0, #0x1                   	// #1
  401144:	bl	40105c <tigetstr@plt+0x37c>
  401148:	and	w0, w0, #0xff
  40114c:	cbnz	w0, 4010ec <tigetstr@plt+0x40c>
  401150:	mov	x1, x19
  401154:	bl	40105c <tigetstr@plt+0x37c>
  401158:	and	w0, w0, #0xff
  40115c:	cbnz	w0, 4010ec <tigetstr@plt+0x40c>
  401160:	mov	w1, #0x2                   	// #2
  401164:	adrp	x0, 401000 <tigetstr@plt+0x320>
  401168:	add	x0, x0, #0x3c0
  40116c:	bl	400be0 <open@plt>
  401170:	mov	x1, x19
  401174:	bl	40105c <tigetstr@plt+0x37c>
  401178:	and	w0, w0, #0xff
  40117c:	cbnz	w0, 4010ec <tigetstr@plt+0x40c>
  401180:	cbnz	w20, 4011a0 <tigetstr@plt+0x4c0>
  401184:	adrp	x0, 411000 <tigetstr@plt+0x10320>
  401188:	ldr	x0, [x0, #4040]
  40118c:	ldr	x0, [x0]
  401190:	bl	400bd0 <fileno@plt>
  401194:	adrp	x1, 412000 <tigetstr@plt+0x11320>
  401198:	str	w0, [x1, #232]
  40119c:	b	401128 <tigetstr@plt+0x448>
  4011a0:	stp	x21, x22, [sp, #32]
  4011a4:	bl	400cb0 <__errno_location@plt>
  4011a8:	ldr	w20, [x0]
  4011ac:	adrp	x19, 411000 <tigetstr@plt+0x10320>
  4011b0:	ldr	x19, [x19, #4016]
  4011b4:	ldr	x21, [x19]
  4011b8:	adrp	x0, 411000 <tigetstr@plt+0x10320>
  4011bc:	ldr	x0, [x0, #4056]
  4011c0:	ldr	x22, [x0]
  4011c4:	mov	w0, w20
  4011c8:	bl	400c20 <strerror@plt>
  4011cc:	mov	x4, x0
  4011d0:	adrp	x3, 401000 <tigetstr@plt+0x320>
  4011d4:	add	x3, x3, #0x3d0
  4011d8:	mov	x2, x22
  4011dc:	adrp	x1, 401000 <tigetstr@plt+0x320>
  4011e0:	add	x1, x1, #0x3e8
  4011e4:	mov	x0, x21
  4011e8:	bl	400cd0 <fprintf@plt>
  4011ec:	bl	40108c <tigetstr@plt+0x3ac>
  4011f0:	ldr	x1, [x19]
  4011f4:	mov	w0, #0xa                   	// #10
  4011f8:	bl	400ba0 <fputc@plt>
  4011fc:	add	w0, w20, #0x4
  401200:	bl	400b60 <exit@plt>
  401204:	stp	x29, x30, [sp, #-32]!
  401208:	mov	x29, sp
  40120c:	str	x19, [sp, #16]
  401210:	mov	x19, x1
  401214:	mov	x2, #0x3c                  	// #60
  401218:	mov	x1, x0
  40121c:	mov	x0, x19
  401220:	bl	400c60 <memcmp@plt>
  401224:	cbnz	w0, 401234 <tigetstr@plt+0x554>
  401228:	ldr	x19, [sp, #16]
  40122c:	ldp	x29, x30, [sp], #32
  401230:	ret
  401234:	mov	x2, x19
  401238:	mov	w1, #0x1                   	// #1
  40123c:	adrp	x0, 412000 <tigetstr@plt+0x11320>
  401240:	ldr	w0, [x0, #232]
  401244:	bl	400c90 <tcsetattr@plt>
  401248:	b	401228 <tigetstr@plt+0x548>
  40124c:	nop
  401250:	stp	x29, x30, [sp, #-64]!
  401254:	mov	x29, sp
  401258:	stp	x19, x20, [sp, #16]
  40125c:	adrp	x20, 411000 <tigetstr@plt+0x10320>
  401260:	add	x20, x20, #0xdb0
  401264:	stp	x21, x22, [sp, #32]
  401268:	adrp	x21, 411000 <tigetstr@plt+0x10320>
  40126c:	add	x21, x21, #0xda8
  401270:	sub	x20, x20, x21
  401274:	mov	w22, w0
  401278:	stp	x23, x24, [sp, #48]
  40127c:	mov	x23, x1
  401280:	mov	x24, x2
  401284:	bl	400b28 <exit@plt-0x38>
  401288:	cmp	xzr, x20, asr #3
  40128c:	b.eq	4012b8 <tigetstr@plt+0x5d8>  // b.none
  401290:	asr	x20, x20, #3
  401294:	mov	x19, #0x0                   	// #0
  401298:	ldr	x3, [x21, x19, lsl #3]
  40129c:	mov	x2, x24
  4012a0:	add	x19, x19, #0x1
  4012a4:	mov	x1, x23
  4012a8:	mov	w0, w22
  4012ac:	blr	x3
  4012b0:	cmp	x20, x19
  4012b4:	b.ne	401298 <tigetstr@plt+0x5b8>  // b.any
  4012b8:	ldp	x19, x20, [sp, #16]
  4012bc:	ldp	x21, x22, [sp, #32]
  4012c0:	ldp	x23, x24, [sp, #48]
  4012c4:	ldp	x29, x30, [sp], #64
  4012c8:	ret
  4012cc:	nop
  4012d0:	ret

Disassembly of section .fini:

00000000004012d4 <.fini>:
  4012d4:	stp	x29, x30, [sp, #-16]!
  4012d8:	mov	x29, sp
  4012dc:	ldp	x29, x30, [sp], #16
  4012e0:	ret
