
SignalSnagger.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000034  00804000  00003628  000036dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00003628  00000000  00000000  000000b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000000f3  00804034  00804034  00003710  2**0
                  ALLOC
  3 .eeprom       00000112  00810000  00810000  00003710  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .comment      0000005c  00000000  00000000  00003822  2**0
                  CONTENTS, READONLY
  5 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00003880  2**2
                  CONTENTS, READONLY
  6 .debug_aranges 00000648  00000000  00000000  000038c0  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000ede4  00000000  00000000  00003f08  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00005670  00000000  00000000  00012cec  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00004c39  00000000  00000000  0001835c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  0000118c  00000000  00000000  0001cf98  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000058fe  00000000  00000000  0001e124  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000591a  00000000  00000000  00023a22  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000005f0  00000000  00000000  0002933c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 78 00 	jmp	0xf0	; 0xf0 <__dtors_end>
       4:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
       8:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
       c:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      10:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      14:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      18:	0c 94 6e 03 	jmp	0x6dc	; 0x6dc <__vector_6>
      1c:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      20:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      24:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      28:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      2c:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      30:	0c 94 d5 00 	jmp	0x1aa	; 0x1aa <__vector_12>
      34:	0c 94 4e 15 	jmp	0x2a9c	; 0x2a9c <__vector_13>
      38:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      3c:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      40:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      44:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      48:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      4c:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      50:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      54:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      58:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      5c:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      60:	0c 94 1e 06 	jmp	0xc3c	; 0xc3c <__vector_24>
      64:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      68:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      6c:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      70:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      74:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      78:	0c 94 1b 15 	jmp	0x2a36	; 0x2a36 <__vector_30>
      7c:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      80:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      84:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      88:	0c 94 c6 00 	jmp	0x18c	; 0x18c <__vector_34>
      8c:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      90:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      94:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      98:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      9c:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      a0:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      a4:	0c 94 4e 09 	jmp	0x129c	; 0x129c <__vector_41>
      a8:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      ac:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      b0:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      b4:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      b8:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      bc:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      c0:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      c4:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      c8:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      cc:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      d0:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      d4:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      d8:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      dc:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      e0:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>
      e4:	0c 94 a2 00 	jmp	0x144	; 0x144 <__bad_interrupt>

000000e8 <__ctors_start>:
      e8:	23 05       	cpc	r18, r3
      ea:	4f 06       	cpc	r4, r31

000000ec <__ctors_end>:
      ec:	32 05       	cpc	r19, r2
      ee:	60 06       	cpc	r6, r16

000000f0 <__dtors_end>:
      f0:	11 24       	eor	r1, r1
      f2:	1f be       	out	0x3f, r1	; 63
      f4:	cf ef       	ldi	r28, 0xFF	; 255
      f6:	cd bf       	out	0x3d, r28	; 61
      f8:	df e7       	ldi	r29, 0x7F	; 127
      fa:	de bf       	out	0x3e, r29	; 62

000000fc <__do_copy_data>:
      fc:	10 e4       	ldi	r17, 0x40	; 64
      fe:	a0 e0       	ldi	r26, 0x00	; 0
     100:	b0 e4       	ldi	r27, 0x40	; 64
     102:	e8 e2       	ldi	r30, 0x28	; 40
     104:	f6 e3       	ldi	r31, 0x36	; 54
     106:	00 e0       	ldi	r16, 0x00	; 0
     108:	0b bf       	out	0x3b, r16	; 59
     10a:	02 c0       	rjmp	.+4      	; 0x110 <__do_copy_data+0x14>
     10c:	07 90       	elpm	r0, Z+
     10e:	0d 92       	st	X+, r0
     110:	a4 33       	cpi	r26, 0x34	; 52
     112:	b1 07       	cpc	r27, r17
     114:	d9 f7       	brne	.-10     	; 0x10c <__do_copy_data+0x10>

00000116 <__do_clear_bss>:
     116:	21 e4       	ldi	r18, 0x41	; 65
     118:	a4 e3       	ldi	r26, 0x34	; 52
     11a:	b0 e4       	ldi	r27, 0x40	; 64
     11c:	01 c0       	rjmp	.+2      	; 0x120 <.do_clear_bss_start>

0000011e <.do_clear_bss_loop>:
     11e:	1d 92       	st	X+, r1

00000120 <.do_clear_bss_start>:
     120:	a7 32       	cpi	r26, 0x27	; 39
     122:	b2 07       	cpc	r27, r18
     124:	e1 f7       	brne	.-8      	; 0x11e <.do_clear_bss_loop>

00000126 <__do_global_ctors>:
     126:	10 e0       	ldi	r17, 0x00	; 0
     128:	c6 e7       	ldi	r28, 0x76	; 118
     12a:	d0 e0       	ldi	r29, 0x00	; 0
     12c:	04 c0       	rjmp	.+8      	; 0x136 <__do_global_ctors+0x10>
     12e:	21 97       	sbiw	r28, 0x01	; 1
     130:	fe 01       	movw	r30, r28
     132:	0e 94 f4 16 	call	0x2de8	; 0x2de8 <__tablejump2__>
     136:	c4 37       	cpi	r28, 0x74	; 116
     138:	d1 07       	cpc	r29, r17
     13a:	c9 f7       	brne	.-14     	; 0x12e <__do_global_ctors+0x8>
     13c:	0e 94 80 03 	call	0x700	; 0x700 <main>
     140:	0c 94 07 1b 	jmp	0x360e	; 0x360e <__do_global_dtors>

00000144 <__bad_interrupt>:
     144:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000148 <set_system_time>:
     148:	0f b6       	in	r0, 0x3f	; 63
     14a:	f8 94       	cli
     14c:	60 93 23 41 	sts	0x4123, r22	; 0x804123 <__system_time>
     150:	70 93 24 41 	sts	0x4124, r23	; 0x804124 <__system_time+0x1>
     154:	80 93 25 41 	sts	0x4125, r24	; 0x804125 <__system_time+0x2>
     158:	90 93 26 41 	sts	0x4126, r25	; 0x804126 <__system_time+0x3>
     15c:	0f be       	out	0x3f, r0	; 63
     15e:	08 95       	ret

00000160 <time>:
     160:	fc 01       	movw	r30, r24
     162:	0f b6       	in	r0, 0x3f	; 63
     164:	f8 94       	cli
     166:	60 91 23 41 	lds	r22, 0x4123	; 0x804123 <__system_time>
     16a:	70 91 24 41 	lds	r23, 0x4124	; 0x804124 <__system_time+0x1>
     16e:	80 91 25 41 	lds	r24, 0x4125	; 0x804125 <__system_time+0x2>
     172:	90 91 26 41 	lds	r25, 0x4126	; 0x804126 <__system_time+0x3>
     176:	0f be       	out	0x3f, r0	; 63
     178:	30 97       	sbiw	r30, 0x00	; 0
     17a:	21 f0       	breq	.+8      	; 0x184 <time+0x24>
     17c:	60 83       	st	Z, r22
     17e:	71 83       	std	Z+1, r23	; 0x01
     180:	82 83       	std	Z+2, r24	; 0x02
     182:	93 83       	std	Z+3, r25	; 0x03
     184:	08 95       	ret

00000186 <atmel_start_init>:
/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
	system_init();
     186:	0e 94 d1 07 	call	0xfa2	; 0xfa2 <system_init>
}
     18a:	08 95       	ret

0000018c <__vector_34>:
			str[5] = '\0';
			return str;
		}
	}
				
	return str;
     18c:	1f 92       	push	r1
     18e:	0f 92       	push	r0
     190:	0f b6       	in	r0, 0x3f	; 63
     192:	0f 92       	push	r0
     194:	11 24       	eor	r1, r1
     196:	8f 93       	push	r24
     198:	8f b1       	in	r24, 0x0f	; 15
     19a:	8f ef       	ldi	r24, 0xFF	; 255
     19c:	8f b9       	out	0x0f, r24	; 15
     19e:	8f 91       	pop	r24
     1a0:	0f 90       	pop	r0
     1a2:	0f be       	out	0x3f, r0	; 63
     1a4:	0f 90       	pop	r0
     1a6:	1f 90       	pop	r1
     1a8:	18 95       	reti

000001aa <__vector_12>:
     1aa:	1f 92       	push	r1
     1ac:	0f 92       	push	r0
     1ae:	0f b6       	in	r0, 0x3f	; 63
     1b0:	0f 92       	push	r0
     1b2:	11 24       	eor	r1, r1
     1b4:	0b b6       	in	r0, 0x3b	; 59
     1b6:	0f 92       	push	r0
     1b8:	0f 93       	push	r16
     1ba:	1f 93       	push	r17
     1bc:	2f 93       	push	r18
     1be:	3f 93       	push	r19
     1c0:	4f 93       	push	r20
     1c2:	5f 93       	push	r21
     1c4:	6f 93       	push	r22
     1c6:	7f 93       	push	r23
     1c8:	8f 93       	push	r24
     1ca:	9f 93       	push	r25
     1cc:	af 93       	push	r26
     1ce:	bf 93       	push	r27
     1d0:	cf 93       	push	r28
     1d2:	df 93       	push	r29
     1d4:	ef 93       	push	r30
     1d6:	ff 93       	push	r31
     1d8:	80 91 06 0b 	lds	r24, 0x0B06	; 0x800b06 <__TEXT_REGION_LENGTH__+0x7e0b06>
     1dc:	80 ff       	sbrs	r24, 0
     1de:	1f c2       	rjmp	.+1086   	; 0x61e <__LOCK_REGION_LENGTH__+0x21e>
     1e0:	20 91 09 40 	lds	r18, 0x4009	; 0x804009 <_ZZ11__vector_12E7fiftyMS>
     1e4:	2f 5f       	subi	r18, 0xFF	; 255
     1e6:	20 93 09 40 	sts	0x4009, r18	; 0x804009 <_ZZ11__vector_12E7fiftyMS>
     1ea:	8b ea       	ldi	r24, 0xAB	; 171
     1ec:	28 9f       	mul	r18, r24
     1ee:	81 2d       	mov	r24, r1
     1f0:	11 24       	eor	r1, r1
     1f2:	86 95       	lsr	r24
     1f4:	86 95       	lsr	r24
     1f6:	98 2f       	mov	r25, r24
     1f8:	99 0f       	add	r25, r25
     1fa:	89 0f       	add	r24, r25
     1fc:	88 0f       	add	r24, r24
     1fe:	28 17       	cp	r18, r24
     200:	59 f0       	breq	.+22     	; 0x218 <__EEPROM_REGION_LENGTH__+0x18>
     202:	80 91 3e 40 	lds	r24, 0x403E	; 0x80403e <_ZZ11__vector_12E19conversionInProcess>
     206:	81 11       	cpse	r24, r1
     208:	3e c2       	rjmp	.+1148   	; 0x686 <__LOCK_REGION_LENGTH__+0x286>
     20a:	8f ef       	ldi	r24, 0xFF	; 255
     20c:	80 93 3d 40 	sts	0x403D, r24	; 0x80403d <_ZZ11__vector_12E24indexConversionInProcess>
     210:	90 e0       	ldi	r25, 0x00	; 0
     212:	80 e0       	ldi	r24, 0x00	; 0
     214:	2f ef       	ldi	r18, 0xFF	; 255
     216:	df c1       	rjmp	.+958    	; 0x5d6 <__LOCK_REGION_LENGTH__+0x1d6>
     218:	0e 94 90 06 	call	0xd20	; 0xd20 <_Z18portAdebouncedValsv>
     21c:	c8 2f       	mov	r28, r24
     21e:	d8 2f       	mov	r29, r24
     220:	d7 70       	andi	r29, 0x07	; 7
     222:	0e 94 65 06 	call	0xcca	; 0xcca <_Z8debouncev>
     226:	0e 94 90 06 	call	0xd20	; 0xd20 <_Z18portAdebouncedValsv>
     22a:	98 2f       	mov	r25, r24
     22c:	97 70       	andi	r25, 0x07	; 7
     22e:	d9 17       	cp	r29, r25
     230:	09 f4       	brne	.+2      	; 0x234 <__EEPROM_REGION_LENGTH__+0x34>
     232:	d7 c0       	rjmp	.+430    	; 0x3e2 <__EEPROM_REGION_LENGTH__+0x1e2>
     234:	9d 2f       	mov	r25, r29
     236:	92 70       	andi	r25, 0x02	; 2
     238:	0d 2f       	mov	r16, r29
     23a:	01 70       	andi	r16, 0x01	; 1
     23c:	d4 70       	andi	r29, 0x04	; 4
     23e:	c8 27       	eor	r28, r24
     240:	1c 2f       	mov	r17, r28
     242:	17 70       	andi	r17, 0x07	; 7
     244:	c1 ff       	sbrs	r28, 1
     246:	42 c0       	rjmp	.+132    	; 0x2cc <__EEPROM_REGION_LENGTH__+0xcc>
     248:	99 23       	and	r25, r25
     24a:	a9 f0       	breq	.+42     	; 0x276 <__EEPROM_REGION_LENGTH__+0x76>
     24c:	8a e4       	ldi	r24, 0x4A	; 74
     24e:	90 e4       	ldi	r25, 0x40	; 64
     250:	0e 94 63 0a 	call	0x14c6	; 0x14c6 <_ZN4leds6activeEv>
     254:	88 23       	and	r24, r24
     256:	61 f0       	breq	.+24     	; 0x270 <__EEPROM_REGION_LENGTH__+0x70>
     258:	80 91 52 40 	lds	r24, 0x4052	; 0x804052 <g_leftsense_presses_count>
     25c:	90 91 53 40 	lds	r25, 0x4053	; 0x804053 <g_leftsense_presses_count+0x1>
     260:	01 96       	adiw	r24, 0x01	; 1
     262:	80 93 52 40 	sts	0x4052, r24	; 0x804052 <g_leftsense_presses_count>
     266:	90 93 53 40 	sts	0x4053, r25	; 0x804053 <g_leftsense_presses_count+0x1>
     26a:	10 92 36 40 	sts	0x4036, r1	; 0x804036 <_ZZ11__vector_12E17leftsenseReleased>
     26e:	13 c0       	rjmp	.+38     	; 0x296 <__EEPROM_REGION_LENGTH__+0x96>
     270:	10 92 08 40 	sts	0x4008, r1	; 0x804008 <_ZZ11__vector_12E25leftsenseLongPressEnabled>
     274:	10 c0       	rjmp	.+32     	; 0x296 <__EEPROM_REGION_LENGTH__+0x96>
     276:	8a e4       	ldi	r24, 0x4A	; 74
     278:	90 e4       	ldi	r25, 0x40	; 64
     27a:	0e 94 63 0a 	call	0x14c6	; 0x14c6 <_ZN4leds6activeEv>
     27e:	88 23       	and	r24, r24
     280:	01 f1       	breq	.+64     	; 0x2c2 <__EEPROM_REGION_LENGTH__+0xc2>
     282:	10 92 5e 40 	sts	0x405E, r1	; 0x80405e <g_leftsense_closed_time>
     286:	10 92 5f 40 	sts	0x405F, r1	; 0x80405f <g_leftsense_closed_time+0x1>
     28a:	81 e0       	ldi	r24, 0x01	; 1
     28c:	80 93 36 40 	sts	0x4036, r24	; 0x804036 <_ZZ11__vector_12E17leftsenseReleased>
     290:	81 e0       	ldi	r24, 0x01	; 1
     292:	80 93 08 40 	sts	0x4008, r24	; 0x804008 <_ZZ11__vector_12E25leftsenseLongPressEnabled>
     296:	10 ff       	sbrs	r17, 0
     298:	6c c0       	rjmp	.+216    	; 0x372 <__EEPROM_REGION_LENGTH__+0x172>
     29a:	00 23       	and	r16, r16
     29c:	f1 f1       	breq	.+124    	; 0x31a <__EEPROM_REGION_LENGTH__+0x11a>
     29e:	8a e4       	ldi	r24, 0x4A	; 74
     2a0:	90 e4       	ldi	r25, 0x40	; 64
     2a2:	0e 94 63 0a 	call	0x14c6	; 0x14c6 <_ZN4leds6activeEv>
     2a6:	88 23       	and	r24, r24
     2a8:	a9 f1       	breq	.+106    	; 0x314 <__EEPROM_REGION_LENGTH__+0x114>
     2aa:	80 91 50 40 	lds	r24, 0x4050	; 0x804050 <g_rightsense_presses_count>
     2ae:	90 91 51 40 	lds	r25, 0x4051	; 0x804051 <g_rightsense_presses_count+0x1>
     2b2:	01 96       	adiw	r24, 0x01	; 1
     2b4:	80 93 50 40 	sts	0x4050, r24	; 0x804050 <g_rightsense_presses_count>
     2b8:	90 93 51 40 	sts	0x4051, r25	; 0x804051 <g_rightsense_presses_count+0x1>
     2bc:	10 92 35 40 	sts	0x4035, r1	; 0x804035 <_ZZ11__vector_12E18rightsenseReleased>
     2c0:	3c c0       	rjmp	.+120    	; 0x33a <__EEPROM_REGION_LENGTH__+0x13a>
     2c2:	8a e4       	ldi	r24, 0x4A	; 74
     2c4:	90 e4       	ldi	r25, 0x40	; 64
     2c6:	0e 94 eb 0c 	call	0x19d6	; 0x19d6 <_ZN4leds4initEv>
     2ca:	e2 cf       	rjmp	.-60     	; 0x290 <__EEPROM_REGION_LENGTH__+0x90>
     2cc:	91 11       	cpse	r25, r1
     2ce:	e3 cf       	rjmp	.-58     	; 0x296 <__EEPROM_REGION_LENGTH__+0x96>
     2d0:	80 91 4d 40 	lds	r24, 0x404D	; 0x80404d <g_long_leftsense_press>
     2d4:	81 11       	cpse	r24, r1
     2d6:	df cf       	rjmp	.-66     	; 0x296 <__EEPROM_REGION_LENGTH__+0x96>
     2d8:	80 91 08 40 	lds	r24, 0x4008	; 0x804008 <_ZZ11__vector_12E25leftsenseLongPressEnabled>
     2dc:	88 23       	and	r24, r24
     2de:	d9 f2       	breq	.-74     	; 0x296 <__EEPROM_REGION_LENGTH__+0x96>
     2e0:	80 91 5e 40 	lds	r24, 0x405E	; 0x80405e <g_leftsense_closed_time>
     2e4:	90 91 5f 40 	lds	r25, 0x405F	; 0x80405f <g_leftsense_closed_time+0x1>
     2e8:	01 96       	adiw	r24, 0x01	; 1
     2ea:	80 93 5e 40 	sts	0x405E, r24	; 0x80405e <g_leftsense_closed_time>
     2ee:	90 93 5f 40 	sts	0x405F, r25	; 0x80405f <g_leftsense_closed_time+0x1>
     2f2:	88 3c       	cpi	r24, 0xC8	; 200
     2f4:	91 05       	cpc	r25, r1
     2f6:	78 f2       	brcs	.-98     	; 0x296 <__EEPROM_REGION_LENGTH__+0x96>
     2f8:	81 e0       	ldi	r24, 0x01	; 1
     2fa:	80 93 4d 40 	sts	0x404D, r24	; 0x80404d <g_long_leftsense_press>
     2fe:	10 92 5e 40 	sts	0x405E, r1	; 0x80405e <g_leftsense_closed_time>
     302:	10 92 5f 40 	sts	0x405F, r1	; 0x80405f <g_leftsense_closed_time+0x1>
     306:	10 92 52 40 	sts	0x4052, r1	; 0x804052 <g_leftsense_presses_count>
     30a:	10 92 53 40 	sts	0x4053, r1	; 0x804053 <g_leftsense_presses_count+0x1>
     30e:	10 92 08 40 	sts	0x4008, r1	; 0x804008 <_ZZ11__vector_12E25leftsenseLongPressEnabled>
     312:	c1 cf       	rjmp	.-126    	; 0x296 <__EEPROM_REGION_LENGTH__+0x96>
     314:	10 92 07 40 	sts	0x4007, r1	; 0x804007 <_ZZ11__vector_12E26rightsenseLongPressEnabled>
     318:	10 c0       	rjmp	.+32     	; 0x33a <__EEPROM_REGION_LENGTH__+0x13a>
     31a:	8a e4       	ldi	r24, 0x4A	; 74
     31c:	90 e4       	ldi	r25, 0x40	; 64
     31e:	0e 94 63 0a 	call	0x14c6	; 0x14c6 <_ZN4leds6activeEv>
     322:	88 23       	and	r24, r24
     324:	09 f1       	breq	.+66     	; 0x368 <__EEPROM_REGION_LENGTH__+0x168>
     326:	10 92 5c 40 	sts	0x405C, r1	; 0x80405c <g_rightsense_closed_time>
     32a:	10 92 5d 40 	sts	0x405D, r1	; 0x80405d <g_rightsense_closed_time+0x1>
     32e:	81 e0       	ldi	r24, 0x01	; 1
     330:	80 93 35 40 	sts	0x4035, r24	; 0x804035 <_ZZ11__vector_12E18rightsenseReleased>
     334:	81 e0       	ldi	r24, 0x01	; 1
     336:	80 93 07 40 	sts	0x4007, r24	; 0x804007 <_ZZ11__vector_12E26rightsenseLongPressEnabled>
     33a:	14 70       	andi	r17, 0x04	; 4
     33c:	09 f4       	brne	.+2      	; 0x340 <__EEPROM_REGION_LENGTH__+0x140>
     33e:	ca c0       	rjmp	.+404    	; 0x4d4 <__LOCK_REGION_LENGTH__+0xd4>
     340:	dd 23       	and	r29, r29
     342:	f1 f1       	breq	.+124    	; 0x3c0 <__EEPROM_REGION_LENGTH__+0x1c0>
     344:	8a e4       	ldi	r24, 0x4A	; 74
     346:	90 e4       	ldi	r25, 0x40	; 64
     348:	0e 94 63 0a 	call	0x14c6	; 0x14c6 <_ZN4leds6activeEv>
     34c:	88 23       	and	r24, r24
     34e:	a9 f1       	breq	.+106    	; 0x3ba <__EEPROM_REGION_LENGTH__+0x1ba>
     350:	80 91 4e 40 	lds	r24, 0x404E	; 0x80404e <g_encoder_presses_count>
     354:	90 91 4f 40 	lds	r25, 0x404F	; 0x80404f <g_encoder_presses_count+0x1>
     358:	01 96       	adiw	r24, 0x01	; 1
     35a:	80 93 4e 40 	sts	0x404E, r24	; 0x80404e <g_encoder_presses_count>
     35e:	90 93 4f 40 	sts	0x404F, r25	; 0x80404f <g_encoder_presses_count+0x1>
     362:	10 92 34 40 	sts	0x4034, r1	; 0x804034 <__data_end>
     366:	3d c0       	rjmp	.+122    	; 0x3e2 <__EEPROM_REGION_LENGTH__+0x1e2>
     368:	8a e4       	ldi	r24, 0x4A	; 74
     36a:	90 e4       	ldi	r25, 0x40	; 64
     36c:	0e 94 eb 0c 	call	0x19d6	; 0x19d6 <_ZN4leds4initEv>
     370:	e1 cf       	rjmp	.-62     	; 0x334 <__EEPROM_REGION_LENGTH__+0x134>
     372:	01 11       	cpse	r16, r1
     374:	e2 cf       	rjmp	.-60     	; 0x33a <__EEPROM_REGION_LENGTH__+0x13a>
     376:	80 91 4c 40 	lds	r24, 0x404C	; 0x80404c <g_long_rightsense_press>
     37a:	81 11       	cpse	r24, r1
     37c:	de cf       	rjmp	.-68     	; 0x33a <__EEPROM_REGION_LENGTH__+0x13a>
     37e:	80 91 07 40 	lds	r24, 0x4007	; 0x804007 <_ZZ11__vector_12E26rightsenseLongPressEnabled>
     382:	88 23       	and	r24, r24
     384:	d1 f2       	breq	.-76     	; 0x33a <__EEPROM_REGION_LENGTH__+0x13a>
     386:	80 91 5c 40 	lds	r24, 0x405C	; 0x80405c <g_rightsense_closed_time>
     38a:	90 91 5d 40 	lds	r25, 0x405D	; 0x80405d <g_rightsense_closed_time+0x1>
     38e:	01 96       	adiw	r24, 0x01	; 1
     390:	80 93 5c 40 	sts	0x405C, r24	; 0x80405c <g_rightsense_closed_time>
     394:	90 93 5d 40 	sts	0x405D, r25	; 0x80405d <g_rightsense_closed_time+0x1>
     398:	88 3c       	cpi	r24, 0xC8	; 200
     39a:	91 05       	cpc	r25, r1
     39c:	70 f2       	brcs	.-100    	; 0x33a <__EEPROM_REGION_LENGTH__+0x13a>
     39e:	81 e0       	ldi	r24, 0x01	; 1
     3a0:	80 93 4c 40 	sts	0x404C, r24	; 0x80404c <g_long_rightsense_press>
     3a4:	10 92 5c 40 	sts	0x405C, r1	; 0x80405c <g_rightsense_closed_time>
     3a8:	10 92 5d 40 	sts	0x405D, r1	; 0x80405d <g_rightsense_closed_time+0x1>
     3ac:	10 92 50 40 	sts	0x4050, r1	; 0x804050 <g_rightsense_presses_count>
     3b0:	10 92 51 40 	sts	0x4051, r1	; 0x804051 <g_rightsense_presses_count+0x1>
     3b4:	10 92 07 40 	sts	0x4007, r1	; 0x804007 <_ZZ11__vector_12E26rightsenseLongPressEnabled>
     3b8:	c0 cf       	rjmp	.-128    	; 0x33a <__EEPROM_REGION_LENGTH__+0x13a>
     3ba:	10 92 06 40 	sts	0x4006, r1	; 0x804006 <_ZZ11__vector_12E23encoderLongPressEnabled>
     3be:	11 c0       	rjmp	.+34     	; 0x3e2 <__EEPROM_REGION_LENGTH__+0x1e2>
     3c0:	8a e4       	ldi	r24, 0x4A	; 74
     3c2:	90 e4       	ldi	r25, 0x40	; 64
     3c4:	0e 94 63 0a 	call	0x14c6	; 0x14c6 <_ZN4leds6activeEv>
     3c8:	88 23       	and	r24, r24
     3ca:	09 f4       	brne	.+2      	; 0x3ce <__EEPROM_REGION_LENGTH__+0x1ce>
     3cc:	7e c0       	rjmp	.+252    	; 0x4ca <__LOCK_REGION_LENGTH__+0xca>
     3ce:	10 92 5a 40 	sts	0x405A, r1	; 0x80405a <g_encoder_closed_time>
     3d2:	10 92 5b 40 	sts	0x405B, r1	; 0x80405b <g_encoder_closed_time+0x1>
     3d6:	81 e0       	ldi	r24, 0x01	; 1
     3d8:	80 93 34 40 	sts	0x4034, r24	; 0x804034 <__data_end>
     3dc:	81 e0       	ldi	r24, 0x01	; 1
     3de:	80 93 06 40 	sts	0x4006, r24	; 0x804006 <_ZZ11__vector_12E23encoderLongPressEnabled>
     3e2:	80 91 3b 40 	lds	r24, 0x403B	; 0x80403b <_ZZ11__vector_12E31leftsense_closures_count_period>
     3e6:	90 91 3c 40 	lds	r25, 0x403C	; 0x80403c <_ZZ11__vector_12E31leftsense_closures_count_period+0x1>
     3ea:	00 97       	sbiw	r24, 0x00	; 0
     3ec:	09 f4       	brne	.+2      	; 0x3f0 <__EEPROM_REGION_LENGTH__+0x1f0>
     3ee:	98 c0       	rjmp	.+304    	; 0x520 <__LOCK_REGION_LENGTH__+0x120>
     3f0:	01 97       	sbiw	r24, 0x01	; 1
     3f2:	80 93 3b 40 	sts	0x403B, r24	; 0x80403b <_ZZ11__vector_12E31leftsense_closures_count_period>
     3f6:	90 93 3c 40 	sts	0x403C, r25	; 0x80403c <_ZZ11__vector_12E31leftsense_closures_count_period+0x1>
     3fa:	89 2b       	or	r24, r25
     3fc:	c1 f4       	brne	.+48     	; 0x42e <__LOCK_REGION_LENGTH__+0x2e>
     3fe:	80 91 52 40 	lds	r24, 0x4052	; 0x804052 <g_leftsense_presses_count>
     402:	90 91 53 40 	lds	r25, 0x4053	; 0x804053 <g_leftsense_presses_count+0x1>
     406:	89 2b       	or	r24, r25
     408:	71 f0       	breq	.+28     	; 0x426 <__LOCK_REGION_LENGTH__+0x26>
     40a:	80 91 52 40 	lds	r24, 0x4052	; 0x804052 <g_leftsense_presses_count>
     40e:	90 91 53 40 	lds	r25, 0x4053	; 0x804053 <g_leftsense_presses_count+0x1>
     412:	03 97       	sbiw	r24, 0x03	; 3
     414:	40 f4       	brcc	.+16     	; 0x426 <__LOCK_REGION_LENGTH__+0x26>
     416:	80 91 52 40 	lds	r24, 0x4052	; 0x804052 <g_leftsense_presses_count>
     41a:	90 91 53 40 	lds	r25, 0x4053	; 0x804053 <g_leftsense_presses_count+0x1>
     41e:	80 93 58 40 	sts	0x4058, r24	; 0x804058 <g_handle_counted_leftsense_presses>
     422:	90 93 59 40 	sts	0x4059, r25	; 0x804059 <g_handle_counted_leftsense_presses+0x1>
     426:	10 92 52 40 	sts	0x4052, r1	; 0x804052 <g_leftsense_presses_count>
     42a:	10 92 53 40 	sts	0x4053, r1	; 0x804053 <g_leftsense_presses_count+0x1>
     42e:	80 91 39 40 	lds	r24, 0x4039	; 0x804039 <_ZZ11__vector_12E32rightsense_closures_count_period>
     432:	90 91 3a 40 	lds	r25, 0x403A	; 0x80403a <_ZZ11__vector_12E32rightsense_closures_count_period+0x1>
     436:	00 97       	sbiw	r24, 0x00	; 0
     438:	09 f4       	brne	.+2      	; 0x43c <__LOCK_REGION_LENGTH__+0x3c>
     43a:	8f c0       	rjmp	.+286    	; 0x55a <__LOCK_REGION_LENGTH__+0x15a>
     43c:	01 97       	sbiw	r24, 0x01	; 1
     43e:	80 93 39 40 	sts	0x4039, r24	; 0x804039 <_ZZ11__vector_12E32rightsense_closures_count_period>
     442:	90 93 3a 40 	sts	0x403A, r25	; 0x80403a <_ZZ11__vector_12E32rightsense_closures_count_period+0x1>
     446:	89 2b       	or	r24, r25
     448:	c1 f4       	brne	.+48     	; 0x47a <__LOCK_REGION_LENGTH__+0x7a>
     44a:	80 91 50 40 	lds	r24, 0x4050	; 0x804050 <g_rightsense_presses_count>
     44e:	90 91 51 40 	lds	r25, 0x4051	; 0x804051 <g_rightsense_presses_count+0x1>
     452:	89 2b       	or	r24, r25
     454:	71 f0       	breq	.+28     	; 0x472 <__LOCK_REGION_LENGTH__+0x72>
     456:	80 91 50 40 	lds	r24, 0x4050	; 0x804050 <g_rightsense_presses_count>
     45a:	90 91 51 40 	lds	r25, 0x4051	; 0x804051 <g_rightsense_presses_count+0x1>
     45e:	03 97       	sbiw	r24, 0x03	; 3
     460:	40 f4       	brcc	.+16     	; 0x472 <__LOCK_REGION_LENGTH__+0x72>
     462:	80 91 50 40 	lds	r24, 0x4050	; 0x804050 <g_rightsense_presses_count>
     466:	90 91 51 40 	lds	r25, 0x4051	; 0x804051 <g_rightsense_presses_count+0x1>
     46a:	80 93 56 40 	sts	0x4056, r24	; 0x804056 <g_handle_counted_rightsense_presses>
     46e:	90 93 57 40 	sts	0x4057, r25	; 0x804057 <g_handle_counted_rightsense_presses+0x1>
     472:	10 92 50 40 	sts	0x4050, r1	; 0x804050 <g_rightsense_presses_count>
     476:	10 92 51 40 	sts	0x4051, r1	; 0x804051 <g_rightsense_presses_count+0x1>
     47a:	80 91 37 40 	lds	r24, 0x4037	; 0x804037 <_ZZ11__vector_12E29encoder_closures_count_period>
     47e:	90 91 38 40 	lds	r25, 0x4038	; 0x804038 <_ZZ11__vector_12E29encoder_closures_count_period+0x1>
     482:	00 97       	sbiw	r24, 0x00	; 0
     484:	09 f4       	brne	.+2      	; 0x488 <__LOCK_REGION_LENGTH__+0x88>
     486:	86 c0       	rjmp	.+268    	; 0x594 <__LOCK_REGION_LENGTH__+0x194>
     488:	01 97       	sbiw	r24, 0x01	; 1
     48a:	80 93 37 40 	sts	0x4037, r24	; 0x804037 <_ZZ11__vector_12E29encoder_closures_count_period>
     48e:	90 93 38 40 	sts	0x4038, r25	; 0x804038 <_ZZ11__vector_12E29encoder_closures_count_period+0x1>
     492:	89 2b       	or	r24, r25
     494:	09 f0       	breq	.+2      	; 0x498 <__LOCK_REGION_LENGTH__+0x98>
     496:	b5 ce       	rjmp	.-662    	; 0x202 <__EEPROM_REGION_LENGTH__+0x2>
     498:	80 91 4e 40 	lds	r24, 0x404E	; 0x80404e <g_encoder_presses_count>
     49c:	90 91 4f 40 	lds	r25, 0x404F	; 0x80404f <g_encoder_presses_count+0x1>
     4a0:	89 2b       	or	r24, r25
     4a2:	71 f0       	breq	.+28     	; 0x4c0 <__LOCK_REGION_LENGTH__+0xc0>
     4a4:	80 91 4e 40 	lds	r24, 0x404E	; 0x80404e <g_encoder_presses_count>
     4a8:	90 91 4f 40 	lds	r25, 0x404F	; 0x80404f <g_encoder_presses_count+0x1>
     4ac:	03 97       	sbiw	r24, 0x03	; 3
     4ae:	40 f4       	brcc	.+16     	; 0x4c0 <__LOCK_REGION_LENGTH__+0xc0>
     4b0:	80 91 4e 40 	lds	r24, 0x404E	; 0x80404e <g_encoder_presses_count>
     4b4:	90 91 4f 40 	lds	r25, 0x404F	; 0x80404f <g_encoder_presses_count+0x1>
     4b8:	80 93 54 40 	sts	0x4054, r24	; 0x804054 <g_handle_counted_encoder_presses>
     4bc:	90 93 55 40 	sts	0x4055, r25	; 0x804055 <g_handle_counted_encoder_presses+0x1>
     4c0:	10 92 4e 40 	sts	0x404E, r1	; 0x80404e <g_encoder_presses_count>
     4c4:	10 92 4f 40 	sts	0x404F, r1	; 0x80404f <g_encoder_presses_count+0x1>
     4c8:	9c ce       	rjmp	.-712    	; 0x202 <__EEPROM_REGION_LENGTH__+0x2>
     4ca:	8a e4       	ldi	r24, 0x4A	; 74
     4cc:	90 e4       	ldi	r25, 0x40	; 64
     4ce:	0e 94 eb 0c 	call	0x19d6	; 0x19d6 <_ZN4leds4initEv>
     4d2:	84 cf       	rjmp	.-248    	; 0x3dc <__EEPROM_REGION_LENGTH__+0x1dc>
     4d4:	d1 11       	cpse	r29, r1
     4d6:	85 cf       	rjmp	.-246    	; 0x3e2 <__EEPROM_REGION_LENGTH__+0x1e2>
     4d8:	80 91 4b 40 	lds	r24, 0x404B	; 0x80404b <g_long_encoder_press>
     4dc:	81 11       	cpse	r24, r1
     4de:	81 cf       	rjmp	.-254    	; 0x3e2 <__EEPROM_REGION_LENGTH__+0x1e2>
     4e0:	80 91 06 40 	lds	r24, 0x4006	; 0x804006 <_ZZ11__vector_12E23encoderLongPressEnabled>
     4e4:	88 23       	and	r24, r24
     4e6:	09 f4       	brne	.+2      	; 0x4ea <__LOCK_REGION_LENGTH__+0xea>
     4e8:	7c cf       	rjmp	.-264    	; 0x3e2 <__EEPROM_REGION_LENGTH__+0x1e2>
     4ea:	80 91 5a 40 	lds	r24, 0x405A	; 0x80405a <g_encoder_closed_time>
     4ee:	90 91 5b 40 	lds	r25, 0x405B	; 0x80405b <g_encoder_closed_time+0x1>
     4f2:	01 96       	adiw	r24, 0x01	; 1
     4f4:	80 93 5a 40 	sts	0x405A, r24	; 0x80405a <g_encoder_closed_time>
     4f8:	90 93 5b 40 	sts	0x405B, r25	; 0x80405b <g_encoder_closed_time+0x1>
     4fc:	88 3c       	cpi	r24, 0xC8	; 200
     4fe:	91 05       	cpc	r25, r1
     500:	08 f4       	brcc	.+2      	; 0x504 <__LOCK_REGION_LENGTH__+0x104>
     502:	6f cf       	rjmp	.-290    	; 0x3e2 <__EEPROM_REGION_LENGTH__+0x1e2>
     504:	81 e0       	ldi	r24, 0x01	; 1
     506:	80 93 4b 40 	sts	0x404B, r24	; 0x80404b <g_long_encoder_press>
     50a:	10 92 5a 40 	sts	0x405A, r1	; 0x80405a <g_encoder_closed_time>
     50e:	10 92 5b 40 	sts	0x405B, r1	; 0x80405b <g_encoder_closed_time+0x1>
     512:	10 92 4e 40 	sts	0x404E, r1	; 0x80404e <g_encoder_presses_count>
     516:	10 92 4f 40 	sts	0x404F, r1	; 0x80404f <g_encoder_presses_count+0x1>
     51a:	10 92 06 40 	sts	0x4006, r1	; 0x804006 <_ZZ11__vector_12E23encoderLongPressEnabled>
     51e:	61 cf       	rjmp	.-318    	; 0x3e2 <__EEPROM_REGION_LENGTH__+0x1e2>
     520:	80 91 52 40 	lds	r24, 0x4052	; 0x804052 <g_leftsense_presses_count>
     524:	90 91 53 40 	lds	r25, 0x4053	; 0x804053 <g_leftsense_presses_count+0x1>
     528:	01 97       	sbiw	r24, 0x01	; 1
     52a:	61 f0       	breq	.+24     	; 0x544 <__LOCK_REGION_LENGTH__+0x144>
     52c:	80 91 52 40 	lds	r24, 0x4052	; 0x804052 <g_leftsense_presses_count>
     530:	90 91 53 40 	lds	r25, 0x4053	; 0x804053 <g_leftsense_presses_count+0x1>
     534:	03 97       	sbiw	r24, 0x03	; 3
     536:	08 f4       	brcc	.+2      	; 0x53a <__LOCK_REGION_LENGTH__+0x13a>
     538:	7a cf       	rjmp	.-268    	; 0x42e <__LOCK_REGION_LENGTH__+0x2e>
     53a:	10 92 52 40 	sts	0x4052, r1	; 0x804052 <g_leftsense_presses_count>
     53e:	10 92 53 40 	sts	0x4053, r1	; 0x804053 <g_leftsense_presses_count+0x1>
     542:	75 cf       	rjmp	.-278    	; 0x42e <__LOCK_REGION_LENGTH__+0x2e>
     544:	80 91 36 40 	lds	r24, 0x4036	; 0x804036 <_ZZ11__vector_12E17leftsenseReleased>
     548:	88 23       	and	r24, r24
     54a:	81 f3       	breq	.-32     	; 0x52c <__LOCK_REGION_LENGTH__+0x12c>
     54c:	82 e3       	ldi	r24, 0x32	; 50
     54e:	90 e0       	ldi	r25, 0x00	; 0
     550:	80 93 3b 40 	sts	0x403B, r24	; 0x80403b <_ZZ11__vector_12E31leftsense_closures_count_period>
     554:	90 93 3c 40 	sts	0x403C, r25	; 0x80403c <_ZZ11__vector_12E31leftsense_closures_count_period+0x1>
     558:	6a cf       	rjmp	.-300    	; 0x42e <__LOCK_REGION_LENGTH__+0x2e>
     55a:	80 91 50 40 	lds	r24, 0x4050	; 0x804050 <g_rightsense_presses_count>
     55e:	90 91 51 40 	lds	r25, 0x4051	; 0x804051 <g_rightsense_presses_count+0x1>
     562:	01 97       	sbiw	r24, 0x01	; 1
     564:	61 f0       	breq	.+24     	; 0x57e <__LOCK_REGION_LENGTH__+0x17e>
     566:	80 91 50 40 	lds	r24, 0x4050	; 0x804050 <g_rightsense_presses_count>
     56a:	90 91 51 40 	lds	r25, 0x4051	; 0x804051 <g_rightsense_presses_count+0x1>
     56e:	03 97       	sbiw	r24, 0x03	; 3
     570:	08 f4       	brcc	.+2      	; 0x574 <__LOCK_REGION_LENGTH__+0x174>
     572:	83 cf       	rjmp	.-250    	; 0x47a <__LOCK_REGION_LENGTH__+0x7a>
     574:	10 92 50 40 	sts	0x4050, r1	; 0x804050 <g_rightsense_presses_count>
     578:	10 92 51 40 	sts	0x4051, r1	; 0x804051 <g_rightsense_presses_count+0x1>
     57c:	7e cf       	rjmp	.-260    	; 0x47a <__LOCK_REGION_LENGTH__+0x7a>
     57e:	80 91 35 40 	lds	r24, 0x4035	; 0x804035 <_ZZ11__vector_12E18rightsenseReleased>
     582:	88 23       	and	r24, r24
     584:	81 f3       	breq	.-32     	; 0x566 <__LOCK_REGION_LENGTH__+0x166>
     586:	82 e3       	ldi	r24, 0x32	; 50
     588:	90 e0       	ldi	r25, 0x00	; 0
     58a:	80 93 39 40 	sts	0x4039, r24	; 0x804039 <_ZZ11__vector_12E32rightsense_closures_count_period>
     58e:	90 93 3a 40 	sts	0x403A, r25	; 0x80403a <_ZZ11__vector_12E32rightsense_closures_count_period+0x1>
     592:	73 cf       	rjmp	.-282    	; 0x47a <__LOCK_REGION_LENGTH__+0x7a>
     594:	80 91 4e 40 	lds	r24, 0x404E	; 0x80404e <g_encoder_presses_count>
     598:	90 91 4f 40 	lds	r25, 0x404F	; 0x80404f <g_encoder_presses_count+0x1>
     59c:	01 97       	sbiw	r24, 0x01	; 1
     59e:	61 f0       	breq	.+24     	; 0x5b8 <__LOCK_REGION_LENGTH__+0x1b8>
     5a0:	80 91 4e 40 	lds	r24, 0x404E	; 0x80404e <g_encoder_presses_count>
     5a4:	90 91 4f 40 	lds	r25, 0x404F	; 0x80404f <g_encoder_presses_count+0x1>
     5a8:	03 97       	sbiw	r24, 0x03	; 3
     5aa:	08 f4       	brcc	.+2      	; 0x5ae <__LOCK_REGION_LENGTH__+0x1ae>
     5ac:	2a ce       	rjmp	.-940    	; 0x202 <__EEPROM_REGION_LENGTH__+0x2>
     5ae:	10 92 4e 40 	sts	0x404E, r1	; 0x80404e <g_encoder_presses_count>
     5b2:	10 92 4f 40 	sts	0x404F, r1	; 0x80404f <g_encoder_presses_count+0x1>
     5b6:	25 ce       	rjmp	.-950    	; 0x202 <__EEPROM_REGION_LENGTH__+0x2>
     5b8:	80 91 34 40 	lds	r24, 0x4034	; 0x804034 <__data_end>
     5bc:	88 23       	and	r24, r24
     5be:	81 f3       	breq	.-32     	; 0x5a0 <__LOCK_REGION_LENGTH__+0x1a0>
     5c0:	82 e3       	ldi	r24, 0x32	; 50
     5c2:	90 e0       	ldi	r25, 0x00	; 0
     5c4:	80 93 37 40 	sts	0x4037, r24	; 0x804037 <_ZZ11__vector_12E29encoder_closures_count_period>
     5c8:	90 93 38 40 	sts	0x4038, r25	; 0x804038 <_ZZ11__vector_12E29encoder_closures_count_period+0x1>
     5cc:	1a ce       	rjmp	.-972    	; 0x202 <__EEPROM_REGION_LENGTH__+0x2>
     5ce:	01 96       	adiw	r24, 0x01	; 1
     5d0:	83 30       	cpi	r24, 0x03	; 3
     5d2:	91 05       	cpc	r25, r1
     5d4:	01 f1       	breq	.+64     	; 0x616 <__LOCK_REGION_LENGTH__+0x216>
     5d6:	fc 01       	movw	r30, r24
     5d8:	dc 01       	movw	r26, r24
     5da:	aa 0f       	add	r26, r26
     5dc:	bb 1f       	adc	r27, r27
     5de:	a6 5f       	subi	r26, 0xF6	; 246
     5e0:	bf 4b       	sbci	r27, 0xBF	; 191
     5e2:	4d 91       	ld	r20, X+
     5e4:	5c 91       	ld	r21, X
     5e6:	45 2b       	or	r20, r21
     5e8:	61 f0       	breq	.+24     	; 0x602 <__LOCK_REGION_LENGTH__+0x202>
     5ea:	dc 01       	movw	r26, r24
     5ec:	aa 0f       	add	r26, r26
     5ee:	bb 1f       	adc	r27, r27
     5f0:	a6 5f       	subi	r26, 0xF6	; 246
     5f2:	bf 4b       	sbci	r27, 0xBF	; 191
     5f4:	4d 91       	ld	r20, X+
     5f6:	5c 91       	ld	r21, X
     5f8:	11 97       	sbiw	r26, 0x01	; 1
     5fa:	41 50       	subi	r20, 0x01	; 1
     5fc:	51 09       	sbc	r21, r1
     5fe:	4d 93       	st	X+, r20
     600:	5c 93       	st	X, r21
     602:	ee 0f       	add	r30, r30
     604:	ff 1f       	adc	r31, r31
     606:	e6 5f       	subi	r30, 0xF6	; 246
     608:	ff 4b       	sbci	r31, 0xBF	; 191
     60a:	40 81       	ld	r20, Z
     60c:	51 81       	ldd	r21, Z+1	; 0x01
     60e:	45 2b       	or	r20, r21
     610:	f1 f6       	brne	.-68     	; 0x5ce <__LOCK_REGION_LENGTH__+0x1ce>
     612:	28 2f       	mov	r18, r24
     614:	dc cf       	rjmp	.-72     	; 0x5ce <__LOCK_REGION_LENGTH__+0x1ce>
     616:	20 93 3d 40 	sts	0x403D, r18	; 0x80403d <_ZZ11__vector_12E24indexConversionInProcess>
     61a:	22 23       	and	r18, r18
     61c:	d4 f4       	brge	.+52     	; 0x652 <__LOCK_REGION_LENGTH__+0x252>
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	80 93 06 0b 	sts	0x0B06, r24	; 0x800b06 <__TEXT_REGION_LENGTH__+0x7e0b06>
     624:	ff 91       	pop	r31
     626:	ef 91       	pop	r30
     628:	df 91       	pop	r29
     62a:	cf 91       	pop	r28
     62c:	bf 91       	pop	r27
     62e:	af 91       	pop	r26
     630:	9f 91       	pop	r25
     632:	8f 91       	pop	r24
     634:	7f 91       	pop	r23
     636:	6f 91       	pop	r22
     638:	5f 91       	pop	r21
     63a:	4f 91       	pop	r20
     63c:	3f 91       	pop	r19
     63e:	2f 91       	pop	r18
     640:	1f 91       	pop	r17
     642:	0f 91       	pop	r16
     644:	0f 90       	pop	r0
     646:	0b be       	out	0x3b, r0	; 59
     648:	0f 90       	pop	r0
     64a:	0f be       	out	0x3f, r0	; 63
     64c:	0f 90       	pop	r0
     64e:	1f 90       	pop	r1
     650:	18 95       	reti
     652:	82 2f       	mov	r24, r18
     654:	88 0f       	add	r24, r24
     656:	99 0b       	sbc	r25, r25
     658:	fc 01       	movw	r30, r24
     65a:	e9 5d       	subi	r30, 0xD9	; 217
     65c:	ff 4b       	sbci	r31, 0xBF	; 191
     65e:	20 81       	ld	r18, Z
     660:	31 81       	ldd	r19, Z+1	; 0x01
     662:	fc 01       	movw	r30, r24
     664:	e6 5f       	subi	r30, 0xF6	; 246
     666:	ff 4b       	sbci	r31, 0xBF	; 191
     668:	20 83       	st	Z, r18
     66a:	31 83       	std	Z+1, r19	; 0x01
     66c:	83 5d       	subi	r24, 0xD3	; 211
     66e:	9f 4b       	sbci	r25, 0xBF	; 191
     670:	dc 01       	movw	r26, r24
     672:	8d 91       	ld	r24, X+
     674:	9c 91       	ld	r25, X
     676:	0e 94 87 05 	call	0xb0e	; 0xb0e <_Z18ADC0_setADCChannel20ADC_Active_Channel_t>
     67a:	0e 94 09 06 	call	0xc12	; 0xc12 <_Z20ADC0_startConversionv>
     67e:	81 e0       	ldi	r24, 0x01	; 1
     680:	80 93 3e 40 	sts	0x403E, r24	; 0x80403e <_ZZ11__vector_12E19conversionInProcess>
     684:	cc cf       	rjmp	.-104    	; 0x61e <__LOCK_REGION_LENGTH__+0x21e>
     686:	0e 94 15 06 	call	0xc2a	; 0xc2a <_Z19ADC0_conversionDonev>
     68a:	88 23       	and	r24, r24
     68c:	41 f2       	breq	.-112    	; 0x61e <__LOCK_REGION_LENGTH__+0x21e>
     68e:	0e 94 19 06 	call	0xc32	; 0xc32 <_Z9ADC0_readv>
     692:	9c 01       	movw	r18, r24
     694:	2b 50       	subi	r18, 0x0B	; 11
     696:	31 09       	sbc	r19, r1
     698:	2f 3e       	cpi	r18, 0xEF	; 239
     69a:	3f 40       	sbci	r19, 0x0F	; 15
     69c:	b0 f4       	brcc	.+44     	; 0x6ca <__LOCK_REGION_LENGTH__+0x2ca>
     69e:	20 91 3d 40 	lds	r18, 0x403D	; 0x80403d <_ZZ11__vector_12E24indexConversionInProcess>
     6a2:	02 2e       	mov	r0, r18
     6a4:	00 0c       	add	r0, r0
     6a6:	33 0b       	sbc	r19, r19
     6a8:	f9 01       	movw	r30, r18
     6aa:	ee 0f       	add	r30, r30
     6ac:	ff 1f       	adc	r31, r31
     6ae:	e0 5a       	subi	r30, 0xA0	; 160
     6b0:	ff 4b       	sbci	r31, 0xBF	; 191
     6b2:	40 81       	ld	r20, Z
     6b4:	51 81       	ldd	r21, Z+1	; 0x01
     6b6:	2a 59       	subi	r18, 0x9A	; 154
     6b8:	3f 4b       	sbci	r19, 0xBF	; 191
     6ba:	41 e0       	ldi	r20, 0x01	; 1
     6bc:	d9 01       	movw	r26, r18
     6be:	4c 93       	st	X, r20
     6c0:	80 83       	st	Z, r24
     6c2:	91 83       	std	Z+1, r25	; 0x01
     6c4:	10 92 3e 40 	sts	0x403E, r1	; 0x80403e <_ZZ11__vector_12E19conversionInProcess>
     6c8:	aa cf       	rjmp	.-172    	; 0x61e <__LOCK_REGION_LENGTH__+0x21e>
     6ca:	e0 91 3d 40 	lds	r30, 0x403D	; 0x80403d <_ZZ11__vector_12E24indexConversionInProcess>
     6ce:	ee 0f       	add	r30, r30
     6d0:	ff 0b       	sbc	r31, r31
     6d2:	e0 5a       	subi	r30, 0xA0	; 160
     6d4:	ff 4b       	sbci	r31, 0xBF	; 191
     6d6:	80 81       	ld	r24, Z
     6d8:	91 81       	ldd	r25, Z+1	; 0x01
     6da:	f4 cf       	rjmp	.-24     	; 0x6c4 <__LOCK_REGION_LENGTH__+0x2c4>

000006dc <__vector_6>:
     6dc:	1f 92       	push	r1
     6de:	0f 92       	push	r0
     6e0:	0f b6       	in	r0, 0x3f	; 63
     6e2:	0f 92       	push	r0
     6e4:	11 24       	eor	r1, r1
     6e6:	8f 93       	push	r24
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	83 b9       	out	0x03, r24	; 3
     6ec:	8f 91       	pop	r24
     6ee:	0f 90       	pop	r0
     6f0:	0f be       	out	0x3f, r0	; 63
     6f2:	0f 90       	pop	r0
     6f4:	1f 90       	pop	r1
     6f6:	18 95       	reti

000006f8 <_Z11powerDown5Vv>:
     6f8:	0b 98       	cbi	0x01, 3	; 1
     6fa:	08 95       	ret

000006fc <_Z9powerUp5Vv>:
     6fc:	0b 9a       	sbi	0x01, 3	; 1
     6fe:	08 95       	ret

00000700 <main>:
     700:	0e 94 c3 00 	call	0x186	; 0x186 <atmel_start_init>
     704:	60 e5       	ldi	r22, 0x50	; 80
     706:	79 e7       	ldi	r23, 0x79	; 121
     708:	86 e3       	ldi	r24, 0x36	; 54
     70a:	90 e0       	ldi	r25, 0x00	; 0
     70c:	0e 94 ea 15 	call	0x2bd4	; 0x2bd4 <_Z13init_receiverm>
     710:	60 e8       	ldi	r22, 0x80	; 128
     712:	73 e4       	ldi	r23, 0x43	; 67
     714:	8d e6       	ldi	r24, 0x6D	; 109
     716:	98 e3       	ldi	r25, 0x38	; 56
     718:	0e 94 a4 00 	call	0x148	; 0x148 <set_system_time>
     71c:	90 e0       	ldi	r25, 0x00	; 0
     71e:	80 e0       	ldi	r24, 0x00	; 0
     720:	0e 94 b0 00 	call	0x160	; 0x160 <time>
     724:	6b 01       	movw	r12, r22
     726:	7c 01       	movw	r14, r24
     728:	60 ed       	ldi	r22, 0xD0	; 208
     72a:	77 e0       	ldi	r23, 0x07	; 7
     72c:	80 e0       	ldi	r24, 0x00	; 0
     72e:	90 e0       	ldi	r25, 0x00	; 0
     730:	0e 94 91 14 	call	0x2922	; 0x2922 <util_delay_ms>
     734:	88 23       	and	r24, r24
     736:	49 f0       	breq	.+18     	; 0x74a <main+0x4a>
     738:	90 e0       	ldi	r25, 0x00	; 0
     73a:	80 e0       	ldi	r24, 0x00	; 0
     73c:	0e 94 b0 00 	call	0x160	; 0x160 <time>
     740:	6c 15       	cp	r22, r12
     742:	7d 05       	cpc	r23, r13
     744:	8e 05       	cpc	r24, r14
     746:	9f 05       	cpc	r25, r15
     748:	79 f3       	breq	.-34     	; 0x728 <main+0x28>
     74a:	90 e0       	ldi	r25, 0x00	; 0
     74c:	80 e0       	ldi	r24, 0x00	; 0
     74e:	0e 94 b0 00 	call	0x160	; 0x160 <time>
     752:	6c 15       	cp	r22, r12
     754:	7d 05       	cpc	r23, r13
     756:	8e 05       	cpc	r24, r14
     758:	9f 05       	cpc	r25, r15
     75a:	91 f4       	brne	.+36     	; 0x780 <main+0x80>
     75c:	80 91 6b 40 	lds	r24, 0x406B	; 0x80406b <_ZL16g_hardware_error>
     760:	90 91 6c 40 	lds	r25, 0x406C	; 0x80406c <_ZL16g_hardware_error+0x1>
     764:	81 60       	ori	r24, 0x01	; 1
     766:	80 93 6b 40 	sts	0x406B, r24	; 0x80406b <_ZL16g_hardware_error>
     76a:	90 93 6c 40 	sts	0x406C, r25	; 0x80406c <_ZL16g_hardware_error+0x1>
     76e:	0e 94 51 0d 	call	0x1aa2	; 0x1aa2 <_Z15RTC_init_backupv>
     772:	41 e0       	ldi	r20, 0x01	; 1
     774:	70 e0       	ldi	r23, 0x00	; 0
     776:	60 e0       	ldi	r22, 0x00	; 0
     778:	8a e4       	ldi	r24, 0x4A	; 74
     77a:	90 e4       	ldi	r25, 0x40	; 64
     77c:	0e 94 8e 0a 	call	0x151c	; 0x151c <_ZN4leds5blinkE7Blink_tb>
     780:	0f 2e       	mov	r0, r31
     782:	f4 e2       	ldi	r31, 0x24	; 36
     784:	ef 2e       	mov	r14, r31
     786:	f0 e4       	ldi	r31, 0x40	; 64
     788:	ff 2e       	mov	r15, r31
     78a:	f0 2d       	mov	r31, r0
     78c:	01 e7       	ldi	r16, 0x71	; 113
     78e:	10 e4       	ldi	r17, 0x40	; 64
     790:	c0 e5       	ldi	r28, 0x50	; 80
     792:	d0 e0       	ldi	r29, 0x00	; 0
     794:	0f 2e       	mov	r0, r31
     796:	fd ee       	ldi	r31, 0xED	; 237
     798:	cf 2e       	mov	r12, r31
     79a:	d1 2c       	mov	r13, r1
     79c:	f0 2d       	mov	r31, r0
     79e:	72 c0       	rjmp	.+228    	; 0x884 <main+0x184>
     7a0:	41 e0       	ldi	r20, 0x01	; 1
     7a2:	65 e0       	ldi	r22, 0x05	; 5
     7a4:	70 e0       	ldi	r23, 0x00	; 0
     7a6:	8a e4       	ldi	r24, 0x4A	; 74
     7a8:	90 e4       	ldi	r25, 0x40	; 64
     7aa:	0e 94 8e 0a 	call	0x151c	; 0x151c <_ZN4leds5blinkE7Blink_tb>
     7ae:	7e c0       	rjmp	.+252    	; 0x8ac <main+0x1ac>
     7b0:	66 e0       	ldi	r22, 0x06	; 6
     7b2:	70 e0       	ldi	r23, 0x00	; 0
     7b4:	8a e4       	ldi	r24, 0x4A	; 74
     7b6:	90 e4       	ldi	r25, 0x40	; 64
     7b8:	0e 94 ab 0c 	call	0x1956	; 0x1956 <_ZN4leds5blinkE7Blink_t>
     7bc:	77 c0       	rjmp	.+238    	; 0x8ac <main+0x1ac>
     7be:	68 e0       	ldi	r22, 0x08	; 8
     7c0:	70 e0       	ldi	r23, 0x00	; 0
     7c2:	8a e4       	ldi	r24, 0x4A	; 74
     7c4:	90 e4       	ldi	r25, 0x40	; 64
     7c6:	0e 94 ab 0c 	call	0x1956	; 0x1956 <_ZN4leds5blinkE7Blink_t>
     7ca:	67 e0       	ldi	r22, 0x07	; 7
     7cc:	70 e0       	ldi	r23, 0x00	; 0
     7ce:	8a e4       	ldi	r24, 0x4A	; 74
     7d0:	90 e4       	ldi	r25, 0x40	; 64
     7d2:	0e 94 ab 0c 	call	0x1956	; 0x1956 <_ZN4leds5blinkE7Blink_t>
     7d6:	76 c0       	rjmp	.+236    	; 0x8c4 <main+0x1c4>
     7d8:	10 92 4d 40 	sts	0x404D, r1	; 0x80404d <g_long_leftsense_press>
     7dc:	68 e0       	ldi	r22, 0x08	; 8
     7de:	70 e0       	ldi	r23, 0x00	; 0
     7e0:	8a e4       	ldi	r24, 0x4A	; 74
     7e2:	90 e4       	ldi	r25, 0x40	; 64
     7e4:	0e 94 c8 0c 	call	0x1990	; 0x1990 <_ZN4leds4initE7Blink_t>
     7e8:	71 c0       	rjmp	.+226    	; 0x8cc <main+0x1cc>
     7ea:	41 e0       	ldi	r20, 0x01	; 1
     7ec:	63 e0       	ldi	r22, 0x03	; 3
     7ee:	70 e0       	ldi	r23, 0x00	; 0
     7f0:	8a e4       	ldi	r24, 0x4A	; 74
     7f2:	90 e4       	ldi	r25, 0x40	; 64
     7f4:	0e 94 8e 0a 	call	0x151c	; 0x151c <_ZN4leds5blinkE7Blink_tb>
     7f8:	7d c0       	rjmp	.+250    	; 0x8f4 <main+0x1f4>
     7fa:	64 e0       	ldi	r22, 0x04	; 4
     7fc:	70 e0       	ldi	r23, 0x00	; 0
     7fe:	8a e4       	ldi	r24, 0x4A	; 74
     800:	90 e4       	ldi	r25, 0x40	; 64
     802:	0e 94 ab 0c 	call	0x1956	; 0x1956 <_ZN4leds5blinkE7Blink_t>
     806:	76 c0       	rjmp	.+236    	; 0x8f4 <main+0x1f4>
     808:	68 e0       	ldi	r22, 0x08	; 8
     80a:	70 e0       	ldi	r23, 0x00	; 0
     80c:	8a e4       	ldi	r24, 0x4A	; 74
     80e:	90 e4       	ldi	r25, 0x40	; 64
     810:	0e 94 ab 0c 	call	0x1956	; 0x1956 <_ZN4leds5blinkE7Blink_t>
     814:	67 e0       	ldi	r22, 0x07	; 7
     816:	70 e0       	ldi	r23, 0x00	; 0
     818:	8a e4       	ldi	r24, 0x4A	; 74
     81a:	90 e4       	ldi	r25, 0x40	; 64
     81c:	0e 94 ab 0c 	call	0x1956	; 0x1956 <_ZN4leds5blinkE7Blink_t>
     820:	75 c0       	rjmp	.+234    	; 0x90c <main+0x20c>
     822:	10 92 4c 40 	sts	0x404C, r1	; 0x80404c <g_long_rightsense_press>
     826:	68 e0       	ldi	r22, 0x08	; 8
     828:	70 e0       	ldi	r23, 0x00	; 0
     82a:	8a e4       	ldi	r24, 0x4A	; 74
     82c:	90 e4       	ldi	r25, 0x40	; 64
     82e:	0e 94 c8 0c 	call	0x1990	; 0x1990 <_ZN4leds4initE7Blink_t>
     832:	70 c0       	rjmp	.+224    	; 0x914 <main+0x214>
     834:	6b e0       	ldi	r22, 0x0B	; 11
     836:	70 e0       	ldi	r23, 0x00	; 0
     838:	8a e4       	ldi	r24, 0x4A	; 74
     83a:	90 e4       	ldi	r25, 0x40	; 64
     83c:	0e 94 ab 0c 	call	0x1956	; 0x1956 <_ZN4leds5blinkE7Blink_t>
     840:	10 92 54 40 	sts	0x4054, r1	; 0x804054 <g_handle_counted_encoder_presses>
     844:	10 92 55 40 	sts	0x4055, r1	; 0x804055 <g_handle_counted_encoder_presses+0x1>
     848:	80 91 5a 40 	lds	r24, 0x405A	; 0x80405a <g_encoder_closed_time>
     84c:	90 91 5b 40 	lds	r25, 0x405B	; 0x80405b <g_encoder_closed_time+0x1>
     850:	88 3e       	cpi	r24, 0xE8	; 232
     852:	93 40       	sbci	r25, 0x03	; 3
     854:	08 f0       	brcs	.+2      	; 0x858 <main+0x158>
     856:	7a c0       	rjmp	.+244    	; 0x94c <main+0x24c>
     858:	80 91 4b 40 	lds	r24, 0x404B	; 0x80404b <g_long_encoder_press>
     85c:	81 11       	cpse	r24, r1
     85e:	83 c0       	rjmp	.+262    	; 0x966 <main+0x266>
     860:	80 91 6f 40 	lds	r24, 0x406F	; 0x80406f <_ZL17g_last_error_code>
     864:	90 91 70 40 	lds	r25, 0x4070	; 0x804070 <_ZL17g_last_error_code+0x1>
     868:	89 2b       	or	r24, r25
     86a:	09 f0       	breq	.+2      	; 0x86e <main+0x16e>
     86c:	85 c0       	rjmp	.+266    	; 0x978 <main+0x278>
     86e:	80 91 6d 40 	lds	r24, 0x406D	; 0x80406d <_ZL18g_last_status_code>
     872:	90 91 6e 40 	lds	r25, 0x406E	; 0x80406e <_ZL18g_last_status_code+0x1>
     876:	89 2b       	or	r24, r25
     878:	09 f0       	breq	.+2      	; 0x87c <main+0x17c>
     87a:	95 c0       	rjmp	.+298    	; 0x9a6 <main+0x2a6>
     87c:	80 91 6a 40 	lds	r24, 0x406A	; 0x80406a <_ZL17g_go_to_sleep_now>
     880:	81 11       	cpse	r24, r1
     882:	a8 c0       	rjmp	.+336    	; 0x9d4 <main+0x2d4>
     884:	80 91 58 40 	lds	r24, 0x4058	; 0x804058 <g_handle_counted_leftsense_presses>
     888:	90 91 59 40 	lds	r25, 0x4059	; 0x804059 <g_handle_counted_leftsense_presses+0x1>
     88c:	89 2b       	or	r24, r25
     88e:	91 f0       	breq	.+36     	; 0x8b4 <main+0x1b4>
     890:	80 91 58 40 	lds	r24, 0x4058	; 0x804058 <g_handle_counted_leftsense_presses>
     894:	90 91 59 40 	lds	r25, 0x4059	; 0x804059 <g_handle_counted_leftsense_presses+0x1>
     898:	01 97       	sbiw	r24, 0x01	; 1
     89a:	09 f4       	brne	.+2      	; 0x89e <main+0x19e>
     89c:	81 cf       	rjmp	.-254    	; 0x7a0 <main+0xa0>
     89e:	80 91 58 40 	lds	r24, 0x4058	; 0x804058 <g_handle_counted_leftsense_presses>
     8a2:	90 91 59 40 	lds	r25, 0x4059	; 0x804059 <g_handle_counted_leftsense_presses+0x1>
     8a6:	02 97       	sbiw	r24, 0x02	; 2
     8a8:	09 f4       	brne	.+2      	; 0x8ac <main+0x1ac>
     8aa:	82 cf       	rjmp	.-252    	; 0x7b0 <main+0xb0>
     8ac:	10 92 58 40 	sts	0x4058, r1	; 0x804058 <g_handle_counted_leftsense_presses>
     8b0:	10 92 59 40 	sts	0x4059, r1	; 0x804059 <g_handle_counted_leftsense_presses+0x1>
     8b4:	80 91 5e 40 	lds	r24, 0x405E	; 0x80405e <g_leftsense_closed_time>
     8b8:	90 91 5f 40 	lds	r25, 0x405F	; 0x80405f <g_leftsense_closed_time+0x1>
     8bc:	88 3e       	cpi	r24, 0xE8	; 232
     8be:	93 40       	sbci	r25, 0x03	; 3
     8c0:	08 f0       	brcs	.+2      	; 0x8c4 <main+0x1c4>
     8c2:	7d cf       	rjmp	.-262    	; 0x7be <main+0xbe>
     8c4:	80 91 4d 40 	lds	r24, 0x404D	; 0x80404d <g_long_leftsense_press>
     8c8:	81 11       	cpse	r24, r1
     8ca:	86 cf       	rjmp	.-244    	; 0x7d8 <main+0xd8>
     8cc:	80 91 56 40 	lds	r24, 0x4056	; 0x804056 <g_handle_counted_rightsense_presses>
     8d0:	90 91 57 40 	lds	r25, 0x4057	; 0x804057 <g_handle_counted_rightsense_presses+0x1>
     8d4:	89 2b       	or	r24, r25
     8d6:	91 f0       	breq	.+36     	; 0x8fc <main+0x1fc>
     8d8:	80 91 56 40 	lds	r24, 0x4056	; 0x804056 <g_handle_counted_rightsense_presses>
     8dc:	90 91 57 40 	lds	r25, 0x4057	; 0x804057 <g_handle_counted_rightsense_presses+0x1>
     8e0:	01 97       	sbiw	r24, 0x01	; 1
     8e2:	09 f4       	brne	.+2      	; 0x8e6 <main+0x1e6>
     8e4:	82 cf       	rjmp	.-252    	; 0x7ea <main+0xea>
     8e6:	80 91 56 40 	lds	r24, 0x4056	; 0x804056 <g_handle_counted_rightsense_presses>
     8ea:	90 91 57 40 	lds	r25, 0x4057	; 0x804057 <g_handle_counted_rightsense_presses+0x1>
     8ee:	02 97       	sbiw	r24, 0x02	; 2
     8f0:	09 f4       	brne	.+2      	; 0x8f4 <main+0x1f4>
     8f2:	83 cf       	rjmp	.-250    	; 0x7fa <main+0xfa>
     8f4:	10 92 56 40 	sts	0x4056, r1	; 0x804056 <g_handle_counted_rightsense_presses>
     8f8:	10 92 57 40 	sts	0x4057, r1	; 0x804057 <g_handle_counted_rightsense_presses+0x1>
     8fc:	80 91 5c 40 	lds	r24, 0x405C	; 0x80405c <g_rightsense_closed_time>
     900:	90 91 5d 40 	lds	r25, 0x405D	; 0x80405d <g_rightsense_closed_time+0x1>
     904:	88 3e       	cpi	r24, 0xE8	; 232
     906:	93 40       	sbci	r25, 0x03	; 3
     908:	08 f0       	brcs	.+2      	; 0x90c <main+0x20c>
     90a:	7e cf       	rjmp	.-260    	; 0x808 <main+0x108>
     90c:	80 91 4c 40 	lds	r24, 0x404C	; 0x80404c <g_long_rightsense_press>
     910:	81 11       	cpse	r24, r1
     912:	87 cf       	rjmp	.-242    	; 0x822 <main+0x122>
     914:	80 91 54 40 	lds	r24, 0x4054	; 0x804054 <g_handle_counted_encoder_presses>
     918:	90 91 55 40 	lds	r25, 0x4055	; 0x804055 <g_handle_counted_encoder_presses+0x1>
     91c:	89 2b       	or	r24, r25
     91e:	09 f4       	brne	.+2      	; 0x922 <main+0x222>
     920:	93 cf       	rjmp	.-218    	; 0x848 <main+0x148>
     922:	80 91 54 40 	lds	r24, 0x4054	; 0x804054 <g_handle_counted_encoder_presses>
     926:	90 91 55 40 	lds	r25, 0x4055	; 0x804055 <g_handle_counted_encoder_presses+0x1>
     92a:	01 97       	sbiw	r24, 0x01	; 1
     92c:	09 f4       	brne	.+2      	; 0x930 <main+0x230>
     92e:	82 cf       	rjmp	.-252    	; 0x834 <main+0x134>
     930:	80 91 54 40 	lds	r24, 0x4054	; 0x804054 <g_handle_counted_encoder_presses>
     934:	90 91 55 40 	lds	r25, 0x4055	; 0x804055 <g_handle_counted_encoder_presses+0x1>
     938:	02 97       	sbiw	r24, 0x02	; 2
     93a:	09 f0       	breq	.+2      	; 0x93e <main+0x23e>
     93c:	81 cf       	rjmp	.-254    	; 0x840 <main+0x140>
     93e:	6c e0       	ldi	r22, 0x0C	; 12
     940:	70 e0       	ldi	r23, 0x00	; 0
     942:	8a e4       	ldi	r24, 0x4A	; 74
     944:	90 e4       	ldi	r25, 0x40	; 64
     946:	0e 94 ab 0c 	call	0x1956	; 0x1956 <_ZN4leds5blinkE7Blink_t>
     94a:	7a cf       	rjmp	.-268    	; 0x840 <main+0x140>
     94c:	68 e0       	ldi	r22, 0x08	; 8
     94e:	70 e0       	ldi	r23, 0x00	; 0
     950:	8a e4       	ldi	r24, 0x4A	; 74
     952:	90 e4       	ldi	r25, 0x40	; 64
     954:	0e 94 ab 0c 	call	0x1956	; 0x1956 <_ZN4leds5blinkE7Blink_t>
     958:	67 e0       	ldi	r22, 0x07	; 7
     95a:	70 e0       	ldi	r23, 0x00	; 0
     95c:	8a e4       	ldi	r24, 0x4A	; 74
     95e:	90 e4       	ldi	r25, 0x40	; 64
     960:	0e 94 ab 0c 	call	0x1956	; 0x1956 <_ZN4leds5blinkE7Blink_t>
     964:	79 cf       	rjmp	.-270    	; 0x858 <main+0x158>
     966:	10 92 4b 40 	sts	0x404B, r1	; 0x80404b <g_long_encoder_press>
     96a:	68 e0       	ldi	r22, 0x08	; 8
     96c:	70 e0       	ldi	r23, 0x00	; 0
     96e:	8a e4       	ldi	r24, 0x4A	; 74
     970:	90 e4       	ldi	r25, 0x40	; 64
     972:	0e 94 c8 0c 	call	0x1990	; 0x1990 <_ZN4leds4initE7Blink_t>
     976:	74 cf       	rjmp	.-280    	; 0x860 <main+0x160>
     978:	80 91 6f 40 	lds	r24, 0x406F	; 0x80406f <_ZL17g_last_error_code>
     97c:	90 91 70 40 	lds	r25, 0x4070	; 0x804070 <_ZL17g_last_error_code+0x1>
     980:	9f 93       	push	r25
     982:	8f 93       	push	r24
     984:	ff 92       	push	r15
     986:	ef 92       	push	r14
     988:	1f 93       	push	r17
     98a:	0f 93       	push	r16
     98c:	0e 94 3c 18 	call	0x3078	; 0x3078 <sprintf>
     990:	10 92 6f 40 	sts	0x406F, r1	; 0x80406f <_ZL17g_last_error_code>
     994:	10 92 70 40 	sts	0x4070, r1	; 0x804070 <_ZL17g_last_error_code+0x1>
     998:	0f 90       	pop	r0
     99a:	0f 90       	pop	r0
     99c:	0f 90       	pop	r0
     99e:	0f 90       	pop	r0
     9a0:	0f 90       	pop	r0
     9a2:	0f 90       	pop	r0
     9a4:	64 cf       	rjmp	.-312    	; 0x86e <main+0x16e>
     9a6:	80 91 6d 40 	lds	r24, 0x406D	; 0x80406d <_ZL18g_last_status_code>
     9aa:	90 91 6e 40 	lds	r25, 0x406E	; 0x80406e <_ZL18g_last_status_code+0x1>
     9ae:	9f 93       	push	r25
     9b0:	8f 93       	push	r24
     9b2:	ff 92       	push	r15
     9b4:	ef 92       	push	r14
     9b6:	1f 93       	push	r17
     9b8:	0f 93       	push	r16
     9ba:	0e 94 3c 18 	call	0x3078	; 0x3078 <sprintf>
     9be:	10 92 6d 40 	sts	0x406D, r1	; 0x80406d <_ZL18g_last_status_code>
     9c2:	10 92 6e 40 	sts	0x406E, r1	; 0x80406e <_ZL18g_last_status_code+0x1>
     9c6:	0f 90       	pop	r0
     9c8:	0f 90       	pop	r0
     9ca:	0f 90       	pop	r0
     9cc:	0f 90       	pop	r0
     9ce:	0f 90       	pop	r0
     9d0:	0f 90       	pop	r0
     9d2:	54 cf       	rjmp	.-344    	; 0x87c <main+0x17c>
     9d4:	8a e4       	ldi	r24, 0x4A	; 74
     9d6:	90 e4       	ldi	r25, 0x40	; 64
     9d8:	0e 94 75 0a 	call	0x14ea	; 0x14ea <_ZN4leds10deactivateEv>
     9dc:	0e 94 7c 03 	call	0x6f8	; 0x6f8 <_Z11powerDown5Vv>
     9e0:	0e 94 e2 07 	call	0xfc4	; 0xfc4 <system_sleep_settings>
     9e4:	82 e0       	ldi	r24, 0x02	; 2
     9e6:	90 e0       	ldi	r25, 0x00	; 0
     9e8:	0e 94 5b 14 	call	0x28b6	; 0x28b6 <SLPCTRL_set_sleep_mode>
     9ec:	81 e0       	ldi	r24, 0x01	; 1
     9ee:	80 93 69 40 	sts	0x4069, r24	; 0x804069 <_ZL10g_sleeping>
     9f2:	10 92 10 40 	sts	0x4010, r1	; 0x804010 <_ZL12g_awakenedBy>
     9f6:	10 92 11 40 	sts	0x4011, r1	; 0x804011 <_ZL12g_awakenedBy+0x1>
     9fa:	80 91 6a 40 	lds	r24, 0x406A	; 0x80406a <_ZL17g_go_to_sleep_now>
     9fe:	88 23       	and	r24, r24
     a00:	89 f0       	breq	.+34     	; 0xa24 <main+0x324>
     a02:	88 81       	ld	r24, Y
     a04:	89 7f       	andi	r24, 0xF9	; 249
     a06:	82 60       	ori	r24, 0x02	; 2
     a08:	88 83       	st	Y, r24
     a0a:	f8 94       	cli
     a0c:	88 81       	ld	r24, Y
     a0e:	81 60       	ori	r24, 0x01	; 1
     a10:	88 83       	st	Y, r24
     a12:	78 94       	sei
     a14:	88 95       	sleep
     a16:	88 81       	ld	r24, Y
     a18:	8e 7f       	andi	r24, 0xFE	; 254
     a1a:	88 83       	st	Y, r24
     a1c:	80 91 6a 40 	lds	r24, 0x406A	; 0x80406a <_ZL17g_go_to_sleep_now>
     a20:	81 11       	cpse	r24, r1
     a22:	ef cf       	rjmp	.-34     	; 0xa02 <main+0x302>
     a24:	10 92 69 40 	sts	0x4069, r1	; 0x804069 <_ZL10g_sleeping>
     a28:	0e 94 c3 00 	call	0x186	; 0x186 <atmel_start_init>
     a2c:	0e 94 7e 03 	call	0x6fc	; 0x6fc <_Z9powerUp5Vv>
     a30:	0e 94 f5 15 	call	0x2bea	; 0x2bea <_Z13init_receiverv>
     a34:	80 91 10 40 	lds	r24, 0x4010	; 0x804010 <_ZL12g_awakenedBy>
     a38:	90 91 11 40 	lds	r25, 0x4011	; 0x804011 <_ZL12g_awakenedBy+0x1>
     a3c:	c0 92 6d 40 	sts	0x406D, r12	; 0x80406d <_ZL18g_last_status_code>
     a40:	d0 92 6e 40 	sts	0x406E, r13	; 0x80406e <_ZL18g_last_status_code+0x1>
     a44:	1f cf       	rjmp	.-450    	; 0x884 <main+0x184>

00000a46 <_GLOBAL__sub_I_g_antenna_connect_state>:

volatile uint16_t g_check_temperature = 0;

Enunciation_t g_enunciator = LED_ONLY;

leds LEDS = leds();
     a46:	8a e4       	ldi	r24, 0x4A	; 74
     a48:	90 e4       	ldi	r25, 0x40	; 64
     a4a:	0e 94 4c 09 	call	0x1298	; 0x1298 <_ZN4ledsC1Ev>
CircularStringBuff g_text_buff = CircularStringBuff(TEXT_BUFF_SIZE);
     a4e:	64 e6       	ldi	r22, 0x64	; 100
     a50:	70 e0       	ldi	r23, 0x00	; 0
     a52:	80 e4       	ldi	r24, 0x40	; 64
     a54:	90 e4       	ldi	r25, 0x40	; 64
     a56:	0e 94 49 07 	call	0xe92	; 0xe92 <_ZN18CircularStringBuffC1Ej>

EepromManager g_ee_mgr;
     a5a:	8f e3       	ldi	r24, 0x3F	; 63
     a5c:	90 e4       	ldi	r25, 0x40	; 64
     a5e:	0e 94 ed 07 	call	0xfda	; 0xfda <_ZN13EepromManagerC1Ev>

  // Write new null terminator character
  end[1] = '\0';

  return str;
     a62:	08 95       	ret

00000a64 <_GLOBAL__sub_D_g_antenna_connect_state>:
Enunciation_t g_enunciator = LED_ONLY;

leds LEDS = leds();
CircularStringBuff g_text_buff = CircularStringBuff(TEXT_BUFF_SIZE);

EepromManager g_ee_mgr;
     a64:	8f e3       	ldi	r24, 0x3F	; 63
     a66:	90 e4       	ldi	r25, 0x40	; 64
     a68:	0e 94 ee 07 	call	0xfdc	; 0xfdc <_ZN13EepromManagerD1Ev>
volatile uint16_t g_check_temperature = 0;

Enunciation_t g_enunciator = LED_ONLY;

leds LEDS = leds();
CircularStringBuff g_text_buff = CircularStringBuff(TEXT_BUFF_SIZE);
     a6c:	80 e4       	ldi	r24, 0x40	; 64
     a6e:	90 e4       	ldi	r25, 0x40	; 64
     a70:	0e 94 61 07 	call	0xec2	; 0xec2 <_ZN18CircularStringBuffD1Ev>

volatile uint16_t g_check_temperature = 0;

Enunciation_t g_enunciator = LED_ONLY;

leds LEDS = leds();
     a74:	8a e4       	ldi	r24, 0x4A	; 74
     a76:	90 e4       	ldi	r25, 0x40	; 64
     a78:	0e 94 4d 09 	call	0x129a	; 0x129a <_ZN4ledsD1Ev>

  // Write new null terminator character
  end[1] = '\0';

  return str;
     a7c:	08 95       	ret

00000a7e <_ZL16ADC0_SYSTEM_initb>:
{
	uint16_t sigrow_offset = SIGROW.TEMPSENSE1; // Read unsigned value from signature row
	uint16_t sigrow_slope = SIGROW.TEMPSENSE0; // Read unsigned value from signature row
	static uint32_t wait = 10000;
	uint16_t adc_reading;
	int16_t temperature_in_C = -273.15;
     a7e:	e0 e6       	ldi	r30, 0x60	; 96
     a80:	f4 e0       	ldi	r31, 0x04	; 4
     a82:	92 89       	ldd	r25, Z+18	; 0x12
     a84:	98 7f       	andi	r25, 0xF8	; 248
     a86:	92 8b       	std	Z+18, r25	; 0x12
     a88:	92 89       	ldd	r25, Z+18	; 0x12
     a8a:	94 60       	ori	r25, 0x04	; 4
     a8c:	92 8b       	std	Z+18, r25	; 0x12
     a8e:	93 89       	ldd	r25, Z+19	; 0x13
     a90:	98 7f       	andi	r25, 0xF8	; 248
     a92:	93 8b       	std	Z+19, r25	; 0x13
     a94:	93 89       	ldd	r25, Z+19	; 0x13
     a96:	94 60       	ori	r25, 0x04	; 4
     a98:	93 8b       	std	Z+19, r25	; 0x13
     a9a:	94 89       	ldd	r25, Z+20	; 0x14
     a9c:	98 7f       	andi	r25, 0xF8	; 248
     a9e:	94 8b       	std	Z+20, r25	; 0x14
     aa0:	94 89       	ldd	r25, Z+20	; 0x14
     aa2:	94 60       	ori	r25, 0x04	; 4
     aa4:	94 8b       	std	Z+20, r25	; 0x14
     aa6:	95 89       	ldd	r25, Z+21	; 0x15
     aa8:	98 7f       	andi	r25, 0xF8	; 248
     aaa:	95 8b       	std	Z+21, r25	; 0x15
     aac:	95 89       	ldd	r25, Z+21	; 0x15
     aae:	94 60       	ori	r25, 0x04	; 4
     ab0:	95 8b       	std	Z+21, r25	; 0x15
     ab2:	92 89       	ldd	r25, Z+18	; 0x12
     ab4:	97 7f       	andi	r25, 0xF7	; 247
     ab6:	92 8b       	std	Z+18, r25	; 0x12
     ab8:	93 89       	ldd	r25, Z+19	; 0x13
     aba:	97 7f       	andi	r25, 0xF7	; 247
     abc:	93 8b       	std	Z+19, r25	; 0x13
     abe:	94 89       	ldd	r25, Z+20	; 0x14
     ac0:	97 7f       	andi	r25, 0xF7	; 247
     ac2:	94 8b       	std	Z+20, r25	; 0x14
     ac4:	95 89       	ldd	r25, Z+21	; 0x15
     ac6:	97 7f       	andi	r25, 0xF7	; 247
     ac8:	95 8b       	std	Z+21, r25	; 0x15
     aca:	91 e0       	ldi	r25, 0x01	; 1
     acc:	90 93 a0 00 	sts	0x00A0, r25	; 0x8000a0 <__TEXT_REGION_LENGTH__+0x7e00a0>
     ad0:	9a e0       	ldi	r25, 0x0A	; 10
     ad2:	90 93 02 06 	sts	0x0602, r25	; 0x800602 <__TEXT_REGION_LENGTH__+0x7e0602>
     ad6:	81 11       	cpse	r24, r1
     ad8:	0c c0       	rjmp	.+24     	; 0xaf2 <_ZL16ADC0_SYSTEM_initb+0x74>
     ada:	e0 e0       	ldi	r30, 0x00	; 0
     adc:	f6 e0       	ldi	r31, 0x06	; 6
     ade:	81 e0       	ldi	r24, 0x01	; 1
     ae0:	80 83       	st	Z, r24
     ae2:	14 86       	std	Z+12, r1	; 0x0c
     ae4:	82 e0       	ldi	r24, 0x02	; 2
     ae6:	90 e0       	ldi	r25, 0x00	; 0
     ae8:	80 93 d5 40 	sts	0x40D5, r24	; 0x8040d5 <_ZL20g_adc_initialization>
     aec:	90 93 d6 40 	sts	0x40D6, r25	; 0x8040d6 <_ZL20g_adc_initialization+0x1>
     af0:	08 95       	ret
     af2:	e0 e0       	ldi	r30, 0x00	; 0
     af4:	f6 e0       	ldi	r31, 0x06	; 6
     af6:	83 e0       	ldi	r24, 0x03	; 3
     af8:	80 83       	st	Z, r24
     afa:	81 e0       	ldi	r24, 0x01	; 1
     afc:	84 87       	std	Z+12, r24	; 0x0c
     afe:	82 87       	std	Z+10, r24	; 0x0a
     b00:	81 e0       	ldi	r24, 0x01	; 1
     b02:	90 e0       	ldi	r25, 0x00	; 0
     b04:	80 93 d5 40 	sts	0x40D5, r24	; 0x8040d5 <_ZL20g_adc_initialization>
     b08:	90 93 d6 40 	sts	0x40D6, r25	; 0x8040d6 <_ZL20g_adc_initialization+0x1>
     b0c:	08 95       	ret

00000b0e <_Z18ADC0_setADCChannel20ADC_Active_Channel_t>:
     b0e:	89 30       	cpi	r24, 0x09	; 9
     b10:	91 05       	cpc	r25, r1
     b12:	08 f0       	brcs	.+2      	; 0xb16 <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0x8>
     b14:	75 c0       	rjmp	.+234    	; 0xc00 <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0xf2>
     b16:	fc 01       	movw	r30, r24
     b18:	e0 57       	subi	r30, 0x70	; 112
     b1a:	fa 4f       	sbci	r31, 0xFA	; 250
     b1c:	0c 94 f4 16 	jmp	0x2de8	; 0x2de8 <__tablejump2__>
     b20:	99 05       	cpc	r25, r9
     b22:	a5 05       	cpc	r26, r5
     b24:	b2 05       	cpc	r27, r2
     b26:	bf 05       	cpc	r27, r15
     b28:	cc 05       	cpc	r28, r12
     b2a:	d9 05       	cpc	r29, r9
     b2c:	00 06       	cpc	r0, r16
     b2e:	e6 05       	cpc	r30, r6
     b30:	f3 05       	cpc	r31, r3
     b32:	80 91 d5 40 	lds	r24, 0x40D5	; 0x8040d5 <_ZL20g_adc_initialization>
     b36:	90 91 d6 40 	lds	r25, 0x40D6	; 0x8040d6 <_ZL20g_adc_initialization+0x1>
     b3a:	01 97       	sbiw	r24, 0x01	; 1
     b3c:	19 f0       	breq	.+6      	; 0xb44 <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0x36>
     b3e:	81 e0       	ldi	r24, 0x01	; 1
     b40:	0e 94 3f 05 	call	0xa7e	; 0xa7e <_ZL16ADC0_SYSTEM_initb>
     b44:	10 92 08 06 	sts	0x0608, r1	; 0x800608 <__TEXT_REGION_LENGTH__+0x7e0608>
     b48:	08 95       	ret
     b4a:	80 91 d5 40 	lds	r24, 0x40D5	; 0x8040d5 <_ZL20g_adc_initialization>
     b4e:	90 91 d6 40 	lds	r25, 0x40D6	; 0x8040d6 <_ZL20g_adc_initialization+0x1>
     b52:	01 97       	sbiw	r24, 0x01	; 1
     b54:	19 f0       	breq	.+6      	; 0xb5c <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0x4e>
     b56:	81 e0       	ldi	r24, 0x01	; 1
     b58:	0e 94 3f 05 	call	0xa7e	; 0xa7e <_ZL16ADC0_SYSTEM_initb>
     b5c:	81 e0       	ldi	r24, 0x01	; 1
     b5e:	80 93 08 06 	sts	0x0608, r24	; 0x800608 <__TEXT_REGION_LENGTH__+0x7e0608>
     b62:	08 95       	ret
     b64:	80 91 d5 40 	lds	r24, 0x40D5	; 0x8040d5 <_ZL20g_adc_initialization>
     b68:	90 91 d6 40 	lds	r25, 0x40D6	; 0x8040d6 <_ZL20g_adc_initialization+0x1>
     b6c:	01 97       	sbiw	r24, 0x01	; 1
     b6e:	19 f0       	breq	.+6      	; 0xb76 <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0x68>
     b70:	81 e0       	ldi	r24, 0x01	; 1
     b72:	0e 94 3f 05 	call	0xa7e	; 0xa7e <_ZL16ADC0_SYSTEM_initb>
     b76:	82 e0       	ldi	r24, 0x02	; 2
     b78:	80 93 08 06 	sts	0x0608, r24	; 0x800608 <__TEXT_REGION_LENGTH__+0x7e0608>
     b7c:	08 95       	ret
     b7e:	80 91 d5 40 	lds	r24, 0x40D5	; 0x8040d5 <_ZL20g_adc_initialization>
     b82:	90 91 d6 40 	lds	r25, 0x40D6	; 0x8040d6 <_ZL20g_adc_initialization+0x1>
     b86:	01 97       	sbiw	r24, 0x01	; 1
     b88:	19 f0       	breq	.+6      	; 0xb90 <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0x82>
     b8a:	81 e0       	ldi	r24, 0x01	; 1
     b8c:	0e 94 3f 05 	call	0xa7e	; 0xa7e <_ZL16ADC0_SYSTEM_initb>
     b90:	83 e0       	ldi	r24, 0x03	; 3
     b92:	80 93 08 06 	sts	0x0608, r24	; 0x800608 <__TEXT_REGION_LENGTH__+0x7e0608>
     b96:	08 95       	ret
     b98:	80 91 d5 40 	lds	r24, 0x40D5	; 0x8040d5 <_ZL20g_adc_initialization>
     b9c:	90 91 d6 40 	lds	r25, 0x40D6	; 0x8040d6 <_ZL20g_adc_initialization+0x1>
     ba0:	02 97       	sbiw	r24, 0x02	; 2
     ba2:	19 f0       	breq	.+6      	; 0xbaa <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0x9c>
     ba4:	80 e0       	ldi	r24, 0x00	; 0
     ba6:	0e 94 3f 05 	call	0xa7e	; 0xa7e <_ZL16ADC0_SYSTEM_initb>
     baa:	84 e0       	ldi	r24, 0x04	; 4
     bac:	80 93 08 06 	sts	0x0608, r24	; 0x800608 <__TEXT_REGION_LENGTH__+0x7e0608>
     bb0:	08 95       	ret
     bb2:	80 91 d5 40 	lds	r24, 0x40D5	; 0x8040d5 <_ZL20g_adc_initialization>
     bb6:	90 91 d6 40 	lds	r25, 0x40D6	; 0x8040d6 <_ZL20g_adc_initialization+0x1>
     bba:	02 97       	sbiw	r24, 0x02	; 2
     bbc:	19 f0       	breq	.+6      	; 0xbc4 <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0xb6>
     bbe:	80 e0       	ldi	r24, 0x00	; 0
     bc0:	0e 94 3f 05 	call	0xa7e	; 0xa7e <_ZL16ADC0_SYSTEM_initb>
     bc4:	85 e0       	ldi	r24, 0x05	; 5
     bc6:	80 93 08 06 	sts	0x0608, r24	; 0x800608 <__TEXT_REGION_LENGTH__+0x7e0608>
     bca:	08 95       	ret
     bcc:	80 91 d5 40 	lds	r24, 0x40D5	; 0x8040d5 <_ZL20g_adc_initialization>
     bd0:	90 91 d6 40 	lds	r25, 0x40D6	; 0x8040d6 <_ZL20g_adc_initialization+0x1>
     bd4:	02 97       	sbiw	r24, 0x02	; 2
     bd6:	19 f0       	breq	.+6      	; 0xbde <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0xd0>
     bd8:	80 e0       	ldi	r24, 0x00	; 0
     bda:	0e 94 3f 05 	call	0xa7e	; 0xa7e <_ZL16ADC0_SYSTEM_initb>
     bde:	87 e0       	ldi	r24, 0x07	; 7
     be0:	80 93 08 06 	sts	0x0608, r24	; 0x800608 <__TEXT_REGION_LENGTH__+0x7e0608>
     be4:	08 95       	ret
     be6:	80 91 d5 40 	lds	r24, 0x40D5	; 0x8040d5 <_ZL20g_adc_initialization>
     bea:	90 91 d6 40 	lds	r25, 0x40D6	; 0x8040d6 <_ZL20g_adc_initialization+0x1>
     bee:	02 97       	sbiw	r24, 0x02	; 2
     bf0:	19 f0       	breq	.+6      	; 0xbf8 <_Z18ADC0_setADCChannel20ADC_Active_Channel_t+0xea>
     bf2:	80 e0       	ldi	r24, 0x00	; 0
     bf4:	0e 94 3f 05 	call	0xa7e	; 0xa7e <_ZL16ADC0_SYSTEM_initb>
     bf8:	82 e4       	ldi	r24, 0x42	; 66
     bfa:	80 93 08 06 	sts	0x0608, r24	; 0x800608 <__TEXT_REGION_LENGTH__+0x7e0608>
     bfe:	08 95       	ret
     c00:	e0 e0       	ldi	r30, 0x00	; 0
     c02:	f6 e0       	ldi	r31, 0x06	; 6
     c04:	14 86       	std	Z+12, r1	; 0x0c
     c06:	10 82       	st	Z, r1
     c08:	10 92 d5 40 	sts	0x40D5, r1	; 0x8040d5 <_ZL20g_adc_initialization>
     c0c:	10 92 d6 40 	sts	0x40D6, r1	; 0x8040d6 <_ZL20g_adc_initialization+0x1>
     c10:	08 95       	ret

00000c12 <_Z20ADC0_startConversionv>:
     c12:	80 91 d5 40 	lds	r24, 0x40D5	; 0x8040d5 <_ZL20g_adc_initialization>
     c16:	90 91 d6 40 	lds	r25, 0x40D6	; 0x8040d6 <_ZL20g_adc_initialization+0x1>
     c1a:	89 2b       	or	r24, r25
     c1c:	29 f0       	breq	.+10     	; 0xc28 <_Z20ADC0_startConversionv+0x16>
     c1e:	e0 e0       	ldi	r30, 0x00	; 0
     c20:	f6 e0       	ldi	r31, 0x06	; 6
     c22:	14 86       	std	Z+12, r1	; 0x0c
     c24:	81 e0       	ldi	r24, 0x01	; 1
     c26:	82 87       	std	Z+10, r24	; 0x0a
     c28:	08 95       	ret

00000c2a <_Z19ADC0_conversionDonev>:
     c2a:	80 91 0d 06 	lds	r24, 0x060D	; 0x80060d <__TEXT_REGION_LENGTH__+0x7e060d>
     c2e:	81 70       	andi	r24, 0x01	; 1
     c30:	08 95       	ret

00000c32 <_Z9ADC0_readv>:
     c32:	80 91 10 06 	lds	r24, 0x0610	; 0x800610 <__TEXT_REGION_LENGTH__+0x7e0610>
     c36:	90 91 11 06 	lds	r25, 0x0611	; 0x800611 <__TEXT_REGION_LENGTH__+0x7e0611>
     c3a:	08 95       	ret

00000c3c <__vector_24>:
	ADC0.CTRLA = ADC_RESSEL_12BIT_gc; /* Turn off ADC leaving 12-bit resolution set */
	g_adc_initialization = ADC_NOT_INITIALIZED;
}

ISR(ADC0_RESRDY_vect)
{
     c3c:	1f 92       	push	r1
     c3e:	0f 92       	push	r0
     c40:	0f b6       	in	r0, 0x3f	; 63
     c42:	0f 92       	push	r0
     c44:	11 24       	eor	r1, r1
     c46:	0b b6       	in	r0, 0x3b	; 59
     c48:	0f 92       	push	r0
     c4a:	2f 93       	push	r18
     c4c:	3f 93       	push	r19
     c4e:	4f 93       	push	r20
     c50:	5f 93       	push	r21
     c52:	6f 93       	push	r22
     c54:	7f 93       	push	r23
     c56:	8f 93       	push	r24
     c58:	9f 93       	push	r25
     c5a:	af 93       	push	r26
     c5c:	bf 93       	push	r27
     c5e:	ef 93       	push	r30
     c60:	ff 93       	push	r31
	return (ADC0.INTFLAGS & ADC_RESRDY_bm);
}

int ADC0_read(void)
{
	return ADC0.RES; 	/* Reading the result also clears the interrupt flag */
     c62:	60 91 10 06 	lds	r22, 0x0610	; 0x800610 <__TEXT_REGION_LENGTH__+0x7e0610>
     c66:	70 91 11 06 	lds	r23, 0x0611	; 0x800611 <__TEXT_REGION_LENGTH__+0x7e0611>
ISR(ADC0_RESRDY_vect)
{
	/* Clear the interrupt flag by reading the result */
	int val = ADC0_read();
//	LED_toggle_level();
	if(g_goertzel.DataPoint(val))
     c6a:	87 ed       	ldi	r24, 0xD7	; 215
     c6c:	90 e4       	ldi	r25, 0x40	; 64
     c6e:	0e 94 46 08 	call	0x108c	; 0x108c <_ZN8Goertzel9DataPointEi>
     c72:	81 11       	cpse	r24, r1
	{
		ADC0.INTCTRL = 0x00; /* disable ADC interrupt */
     c74:	10 92 0c 06 	sts	0x060C, r1	; 0x80060c <__TEXT_REGION_LENGTH__+0x7e060c>
	}
     c78:	ff 91       	pop	r31
     c7a:	ef 91       	pop	r30
     c7c:	bf 91       	pop	r27
     c7e:	af 91       	pop	r26
     c80:	9f 91       	pop	r25
     c82:	8f 91       	pop	r24
     c84:	7f 91       	pop	r23
     c86:	6f 91       	pop	r22
     c88:	5f 91       	pop	r21
     c8a:	4f 91       	pop	r20
     c8c:	3f 91       	pop	r19
     c8e:	2f 91       	pop	r18
     c90:	0f 90       	pop	r0
     c92:	0b be       	out	0x3b, r0	; 59
     c94:	0f 90       	pop	r0
     c96:	0f be       	out	0x3f, r0	; 63
     c98:	0f 90       	pop	r0
     c9a:	1f 90       	pop	r1
     c9c:	18 95       	reti

00000c9e <_GLOBAL__sub_I_g_adcVal>:
     c9e:	0f 93       	push	r16
     ca0:	1f 93       	push	r17
	
#define FREE_RUNNING true
#define SINGLE_CONVERSION false
	
volatile int16_t g_adcVal;
Goertzel g_goertzel(N, sampling_freq);
     ca2:	00 e0       	ldi	r16, 0x00	; 0
     ca4:	10 e4       	ldi	r17, 0x40	; 64
     ca6:	2c eb       	ldi	r18, 0xBC	; 188
     ca8:	36 e4       	ldi	r19, 0x46	; 70
     caa:	40 e0       	ldi	r20, 0x00	; 0
     cac:	50 e0       	ldi	r21, 0x00	; 0
     cae:	69 e4       	ldi	r22, 0x49	; 73
     cb0:	73 e4       	ldi	r23, 0x43	; 67
     cb2:	87 ed       	ldi	r24, 0xD7	; 215
     cb4:	90 e4       	ldi	r25, 0x40	; 64
     cb6:	0e 94 ef 07 	call	0xfde	; 0xfde <_ZN8GoertzelC1Eff>
//	LED_toggle_level();
	if(g_goertzel.DataPoint(val))
	{
		ADC0.INTCTRL = 0x00; /* disable ADC interrupt */
	}
     cba:	1f 91       	pop	r17
     cbc:	0f 91       	pop	r16
     cbe:	08 95       	ret

00000cc0 <_GLOBAL__sub_D_g_adcVal>:
	
#define FREE_RUNNING true
#define SINGLE_CONVERSION false
	
volatile int16_t g_adcVal;
Goertzel g_goertzel(N, sampling_freq);
     cc0:	87 ed       	ldi	r24, 0xD7	; 215
     cc2:	90 e4       	ldi	r25, 0x40	; 64
     cc4:	0e 94 3f 08 	call	0x107e	; 0x107e <_ZN8GoertzelD1Ev>
//	LED_toggle_level();
	if(g_goertzel.DataPoint(val))
	{
		ADC0.INTCTRL = 0x00; /* disable ADC interrupt */
	}
     cc8:	08 95       	ret

00000cca <_Z8debouncev>:
}

uint8_t portFdebouncedVals(void)
{
	return portFdebounced;
}
     cca:	ea ed       	ldi	r30, 0xDA	; 218
     ccc:	f0 e4       	ldi	r31, 0x40	; 64
     cce:	21 81       	ldd	r18, Z+1	; 0x01
     cd0:	22 83       	std	Z+2, r18	; 0x02
     cd2:	30 81       	ld	r19, Z
     cd4:	31 83       	std	Z+1, r19	; 0x01
     cd6:	ad ed       	ldi	r26, 0xDD	; 221
     cd8:	b0 e4       	ldi	r27, 0x40	; 64
     cda:	11 96       	adiw	r26, 0x01	; 1
     cdc:	5c 91       	ld	r21, X
     cde:	11 97       	sbiw	r26, 0x01	; 1
     ce0:	12 96       	adiw	r26, 0x02	; 2
     ce2:	5c 93       	st	X, r21
     ce4:	12 97       	sbiw	r26, 0x02	; 2
     ce6:	6c 91       	ld	r22, X
     ce8:	11 96       	adiw	r26, 0x01	; 1
     cea:	6c 93       	st	X, r22
     cec:	11 97       	sbiw	r26, 0x01	; 1
     cee:	92 b1       	in	r25, 0x02	; 2
     cf0:	9c 93       	st	X, r25
     cf2:	86 b3       	in	r24, 0x16	; 22
     cf4:	80 83       	st	Z, r24
     cf6:	40 91 d9 40 	lds	r20, 0x40D9	; 0x8040d9 <portAdebounced>
     cfa:	94 27       	eor	r25, r20
     cfc:	64 27       	eor	r22, r20
     cfe:	96 23       	and	r25, r22
     d00:	54 27       	eor	r21, r20
     d02:	95 23       	and	r25, r21
     d04:	94 27       	eor	r25, r20
     d06:	90 93 d9 40 	sts	0x40D9, r25	; 0x8040d9 <portAdebounced>
     d0a:	90 91 d8 40 	lds	r25, 0x40D8	; 0x8040d8 <portFdebounced>
     d0e:	89 27       	eor	r24, r25
     d10:	39 27       	eor	r19, r25
     d12:	83 23       	and	r24, r19
     d14:	29 27       	eor	r18, r25
     d16:	82 23       	and	r24, r18
     d18:	89 27       	eor	r24, r25
     d1a:	80 93 d8 40 	sts	0x40D8, r24	; 0x8040d8 <portFdebounced>
     d1e:	08 95       	ret

00000d20 <_Z18portAdebouncedValsv>:
     d20:	80 91 d9 40 	lds	r24, 0x40D9	; 0x8040d9 <portAdebounced>
     d24:	08 95       	ret

00000d26 <_Z10BINIO_initv>:
 */
static inline void PORTA_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
     d26:	00 98       	cbi	0x00, 0	; 0
static inline void PORTA_set_pin_pull_mode(const uint8_t pin, const enum port_pull_mode pull_mode)
{
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTA + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
     d28:	e0 e1       	ldi	r30, 0x10	; 16
     d2a:	f4 e0       	ldi	r31, 0x04	; 4
     d2c:	80 81       	ld	r24, Z
     d2e:	88 60       	ori	r24, 0x08	; 8
     d30:	80 83       	st	Z, r24
 */
static inline void PORTA_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
     d32:	01 98       	cbi	0x00, 1	; 0
static inline void PORTA_set_pin_pull_mode(const uint8_t pin, const enum port_pull_mode pull_mode)
{
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTA + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
     d34:	e1 e1       	ldi	r30, 0x11	; 17
     d36:	f4 e0       	ldi	r31, 0x04	; 4
     d38:	80 81       	ld	r24, Z
     d3a:	88 60       	ori	r24, 0x08	; 8
     d3c:	80 83       	st	Z, r24
 */
static inline void PORTA_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
     d3e:	02 98       	cbi	0x00, 2	; 0
static inline void PORTA_set_pin_pull_mode(const uint8_t pin, const enum port_pull_mode pull_mode)
{
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTA + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
     d40:	e2 e1       	ldi	r30, 0x12	; 18
     d42:	f4 e0       	ldi	r31, 0x04	; 4
     d44:	80 81       	ld	r24, Z
     d46:	88 60       	ori	r24, 0x08	; 8
     d48:	80 83       	st	Z, r24
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTA.DIR |= (1 << pin);
     d4a:	03 9a       	sbi	0x00, 3	; 0
 *                  false = Pin level set to "low" state
 */
static inline void PORTA_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTA.OUT |= (1 << pin);
     d4c:	0b 9a       	sbi	0x01, 3	; 1
 */
static inline void PORTA_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
     d4e:	04 98       	cbi	0x00, 4	; 0
static inline void PORTA_set_pin_pull_mode(const uint8_t pin, const enum port_pull_mode pull_mode)
{
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTA + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
     d50:	e4 e1       	ldi	r30, 0x14	; 20
     d52:	f4 e0       	ldi	r31, 0x04	; 4
     d54:	80 81       	ld	r24, Z
     d56:	88 60       	ori	r24, 0x08	; 8
     d58:	80 83       	st	Z, r24
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTA.DIR |= (1 << pin);
     d5a:	05 9a       	sbi	0x00, 5	; 0
static inline void PORTA_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTA.OUT |= (1 << pin);
	} else {
		VPORTA.OUT &= ~(1 << pin);
     d5c:	0d 98       	cbi	0x01, 5	; 1
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTA.DIR |= (1 << pin);
     d5e:	06 9a       	sbi	0x00, 6	; 0
static inline void PORTA_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTA.OUT |= (1 << pin);
	} else {
		VPORTA.OUT &= ~(1 << pin);
     d60:	0e 98       	cbi	0x01, 6	; 1
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTA.DIR |= (1 << pin);
     d62:	07 9a       	sbi	0x00, 7	; 0
 *                  false = Pin level set to "low" state
 */
static inline void PORTA_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTA.OUT |= (1 << pin);
     d64:	0f 9a       	sbi	0x01, 7	; 1
	switch (dir) {
	case PORT_DIR_IN:
		VPORTB.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTB.DIR |= (1 << pin);
     d66:	24 9a       	sbi	0x04, 4	; 4
 *                  false = Pin level set to "low" state
 */
static inline void PORTB_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTB.OUT |= (1 << pin);
     d68:	2c 9a       	sbi	0x05, 4	; 5
 */
static inline void PORTC_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
	switch (dir) {
	case PORT_DIR_IN:
		VPORTC.DIR &= ~(1 << pin);
     d6a:	42 98       	cbi	0x08, 2	; 8
static inline void PORTC_set_pin_pull_mode(const uint8_t pin, const enum port_pull_mode pull_mode)
{
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTC + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
     d6c:	e2 e5       	ldi	r30, 0x52	; 82
     d6e:	f4 e0       	ldi	r31, 0x04	; 4
     d70:	80 81       	ld	r24, Z
     d72:	88 60       	ori	r24, 0x08	; 8
     d74:	80 83       	st	Z, r24
 */
static inline void PORTC_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
	switch (dir) {
	case PORT_DIR_IN:
		VPORTC.DIR &= ~(1 << pin);
     d76:	43 98       	cbi	0x08, 3	; 8
static inline void PORTC_set_pin_pull_mode(const uint8_t pin, const enum port_pull_mode pull_mode)
{
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTC + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
     d78:	e3 e5       	ldi	r30, 0x53	; 83
     d7a:	f4 e0       	ldi	r31, 0x04	; 4
     d7c:	80 81       	ld	r24, Z
     d7e:	88 60       	ori	r24, 0x08	; 8
     d80:	80 83       	st	Z, r24
	switch (dir) {
	case PORT_DIR_IN:
		VPORTC.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTC.DIR |= (1 << pin);
     d82:	44 9a       	sbi	0x08, 4	; 8
 *                  false = Pin level set to "low" state
 */
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTC.OUT |= (1 << pin);
     d84:	4c 9a       	sbi	0x09, 4	; 9
	switch (dir) {
	case PORT_DIR_IN:
		VPORTC.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTC.DIR |= (1 << pin);
     d86:	45 9a       	sbi	0x08, 5	; 8
 *                  false = Pin level set to "low" state
 */
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTC.OUT |= (1 << pin);
     d88:	4d 9a       	sbi	0x09, 5	; 9
		break;
	case PORT_DIR_OUT:
		VPORTE.DIR |= (1 << pin);
		break;
	case PORT_DIR_OFF:
		*((uint8_t *)&PORTE + 0x10 + pin) |= 1 << PORT_PULLUPEN_bp;
     d8a:	e0 e9       	ldi	r30, 0x90	; 144
     d8c:	f4 e0       	ldi	r31, 0x04	; 4
     d8e:	80 81       	ld	r24, Z
     d90:	88 60       	ori	r24, 0x08	; 8
     d92:	80 83       	st	Z, r24
     d94:	e1 e9       	ldi	r30, 0x91	; 145
     d96:	f4 e0       	ldi	r31, 0x04	; 4
     d98:	80 81       	ld	r24, Z
     d9a:	88 60       	ori	r24, 0x08	; 8
     d9c:	80 83       	st	Z, r24
     d9e:	e2 e9       	ldi	r30, 0x92	; 146
     da0:	f4 e0       	ldi	r31, 0x04	; 4
     da2:	80 81       	ld	r24, Z
     da4:	88 60       	ori	r24, 0x08	; 8
     da6:	80 83       	st	Z, r24
	switch (dir) {
	case PORT_DIR_IN:
		VPORTE.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTE.DIR |= (1 << pin);
     da8:	83 9a       	sbi	0x10, 3	; 16
static inline void PORTE_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTE.OUT |= (1 << pin);
	} else {
		VPORTE.OUT &= ~(1 << pin);
     daa:	8b 98       	cbi	0x11, 3	; 17
		break;
	case PORT_DIR_OUT:
		VPORTF.DIR |= (1 << pin);
		break;
	case PORT_DIR_OFF:
		*((uint8_t *)&PORTF + 0x10 + pin) |= 1 << PORT_PULLUPEN_bp;
     dac:	e0 eb       	ldi	r30, 0xB0	; 176
     dae:	f4 e0       	ldi	r31, 0x04	; 4
     db0:	80 81       	ld	r24, Z
     db2:	88 60       	ori	r24, 0x08	; 8
     db4:	80 83       	st	Z, r24
     db6:	e1 eb       	ldi	r30, 0xB1	; 177
     db8:	f4 e0       	ldi	r31, 0x04	; 4
     dba:	80 81       	ld	r24, Z
     dbc:	88 60       	ori	r24, 0x08	; 8
     dbe:	80 83       	st	Z, r24
	switch (dir) {
	case PORT_DIR_IN:
		VPORTF.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTF.DIR |= (1 << pin);
     dc0:	a2 9a       	sbi	0x14, 2	; 20
 *                  false = Pin level set to "low" state
 */
static inline void PORTF_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTF.OUT |= (1 << pin);
     dc2:	aa 9a       	sbi	0x15, 2	; 21
 */
static inline void PORTF_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
	switch (dir) {
	case PORT_DIR_IN:
		VPORTF.DIR &= ~(1 << pin);
     dc4:	a3 98       	cbi	0x14, 3	; 20
     dc6:	a4 98       	cbi	0x14, 4	; 20
		break;
	case PORT_DIR_OUT:
		VPORTF.DIR |= (1 << pin);
     dc8:	a5 9a       	sbi	0x14, 5	; 20
 *                  false = Pin level set to "low" state
 */
static inline void PORTF_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTF.OUT |= (1 << pin);
     dca:	ad 9a       	sbi	0x15, 5	; 21
		break;
	case PORT_DIR_OUT:
		VPORTF.DIR |= (1 << pin);
		break;
	case PORT_DIR_OFF:
		*((uint8_t *)&PORTF + 0x10 + pin) |= 1 << PORT_PULLUPEN_bp;
     dcc:	e6 eb       	ldi	r30, 0xB6	; 182
     dce:	f4 e0       	ldi	r31, 0x04	; 4
     dd0:	80 81       	ld	r24, Z
     dd2:	88 60       	ori	r24, 0x08	; 8
     dd4:	80 83       	st	Z, r24
	PORTF_set_pin_dir(6, PORT_DIR_OFF); /* Unused */
	
	/* PORT Pin Interrupts */
// 	PORTA.PIN2CTRL = 0x0A; /* Enable RTC SQW 1-sec interrupts */
// 	PORTD.PIN1CTRL = 0x09; /* Enable antenna change interrupts */
}
     dd6:	08 95       	ret

00000dd8 <_Z11BINIO_sleepv>:
 */
static inline void PORTA_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
     dd8:	00 98       	cbi	0x00, 0	; 0
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTA + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
	} else if (pull_mode == PORT_PULL_OFF) {
		*port_pin_ctrl &= ~PORT_PULLUPEN_bm;
     dda:	e0 e1       	ldi	r30, 0x10	; 16
     ddc:	f4 e0       	ldi	r31, 0x04	; 4
     dde:	80 81       	ld	r24, Z
     de0:	87 7f       	andi	r24, 0xF7	; 247
     de2:	80 83       	st	Z, r24
 */
static inline void PORTA_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
     de4:	01 98       	cbi	0x00, 1	; 0
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTA + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
	} else if (pull_mode == PORT_PULL_OFF) {
		*port_pin_ctrl &= ~PORT_PULLUPEN_bm;
     de6:	e1 e1       	ldi	r30, 0x11	; 17
     de8:	f4 e0       	ldi	r31, 0x04	; 4
     dea:	80 81       	ld	r24, Z
     dec:	87 7f       	andi	r24, 0xF7	; 247
     dee:	80 83       	st	Z, r24
 */
static inline void PORTA_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
     df0:	02 98       	cbi	0x00, 2	; 0
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTA + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
	} else if (pull_mode == PORT_PULL_OFF) {
		*port_pin_ctrl &= ~PORT_PULLUPEN_bm;
     df2:	e2 e1       	ldi	r30, 0x12	; 18
     df4:	f4 e0       	ldi	r31, 0x04	; 4
     df6:	80 81       	ld	r24, Z
     df8:	87 7f       	andi	r24, 0xF7	; 247
     dfa:	80 83       	st	Z, r24
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTA.DIR |= (1 << pin);
     dfc:	03 9a       	sbi	0x00, 3	; 0
static inline void PORTA_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTA.OUT |= (1 << pin);
	} else {
		VPORTA.OUT &= ~(1 << pin);
     dfe:	0b 98       	cbi	0x01, 3	; 1
 */
static inline void PORTA_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
     e00:	04 98       	cbi	0x00, 4	; 0
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTA + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
	} else if (pull_mode == PORT_PULL_OFF) {
		*port_pin_ctrl &= ~PORT_PULLUPEN_bm;
     e02:	e4 e1       	ldi	r30, 0x14	; 20
     e04:	f4 e0       	ldi	r31, 0x04	; 4
     e06:	80 81       	ld	r24, Z
     e08:	87 7f       	andi	r24, 0xF7	; 247
     e0a:	80 83       	st	Z, r24
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTA.DIR |= (1 << pin);
     e0c:	05 9a       	sbi	0x00, 5	; 0
static inline void PORTA_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTA.OUT |= (1 << pin);
	} else {
		VPORTA.OUT &= ~(1 << pin);
     e0e:	0d 98       	cbi	0x01, 5	; 1
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTA.DIR |= (1 << pin);
     e10:	06 9a       	sbi	0x00, 6	; 0
static inline void PORTA_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTA.OUT |= (1 << pin);
	} else {
		VPORTA.OUT &= ~(1 << pin);
     e12:	0e 98       	cbi	0x01, 6	; 1
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTA.DIR |= (1 << pin);
     e14:	07 9a       	sbi	0x00, 7	; 0
 *                  false = Pin level set to "low" state
 */
static inline void PORTA_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTA.OUT |= (1 << pin);
     e16:	0f 9a       	sbi	0x01, 7	; 1
	switch (dir) {
	case PORT_DIR_IN:
		VPORTB.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTB.DIR |= (1 << pin);
     e18:	24 9a       	sbi	0x04, 4	; 4
static inline void PORTB_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTB.OUT |= (1 << pin);
	} else {
		VPORTB.OUT &= ~(1 << pin);
     e1a:	2c 98       	cbi	0x05, 4	; 5
 */
static inline void PORTC_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
	switch (dir) {
	case PORT_DIR_IN:
		VPORTC.DIR &= ~(1 << pin);
     e1c:	42 98       	cbi	0x08, 2	; 8
static inline void PORTC_set_pin_pull_mode(const uint8_t pin, const enum port_pull_mode pull_mode)
{
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTC + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
     e1e:	e2 e5       	ldi	r30, 0x52	; 82
     e20:	f4 e0       	ldi	r31, 0x04	; 4
     e22:	80 81       	ld	r24, Z
     e24:	88 60       	ori	r24, 0x08	; 8
     e26:	80 83       	st	Z, r24
 */
static inline void PORTC_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
	switch (dir) {
	case PORT_DIR_IN:
		VPORTC.DIR &= ~(1 << pin);
     e28:	43 98       	cbi	0x08, 3	; 8
static inline void PORTC_set_pin_pull_mode(const uint8_t pin, const enum port_pull_mode pull_mode)
{
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTC + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
     e2a:	e3 e5       	ldi	r30, 0x53	; 83
     e2c:	f4 e0       	ldi	r31, 0x04	; 4
     e2e:	80 81       	ld	r24, Z
     e30:	88 60       	ori	r24, 0x08	; 8
     e32:	80 83       	st	Z, r24
	switch (dir) {
	case PORT_DIR_IN:
		VPORTC.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTC.DIR |= (1 << pin);
     e34:	44 9a       	sbi	0x08, 4	; 8
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTC.OUT |= (1 << pin);
	} else {
		VPORTC.OUT &= ~(1 << pin);
     e36:	4c 98       	cbi	0x09, 4	; 9
	switch (dir) {
	case PORT_DIR_IN:
		VPORTC.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTC.DIR |= (1 << pin);
     e38:	45 9a       	sbi	0x08, 5	; 8
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTC.OUT |= (1 << pin);
	} else {
		VPORTC.OUT &= ~(1 << pin);
     e3a:	4d 98       	cbi	0x09, 5	; 9
		break;
	case PORT_DIR_OUT:
		VPORTE.DIR |= (1 << pin);
		break;
	case PORT_DIR_OFF:
		*((uint8_t *)&PORTE + 0x10 + pin) |= 1 << PORT_PULLUPEN_bp;
     e3c:	e0 e9       	ldi	r30, 0x90	; 144
     e3e:	f4 e0       	ldi	r31, 0x04	; 4
     e40:	80 81       	ld	r24, Z
     e42:	88 60       	ori	r24, 0x08	; 8
     e44:	80 83       	st	Z, r24
     e46:	e1 e9       	ldi	r30, 0x91	; 145
     e48:	f4 e0       	ldi	r31, 0x04	; 4
     e4a:	80 81       	ld	r24, Z
     e4c:	88 60       	ori	r24, 0x08	; 8
     e4e:	80 83       	st	Z, r24
     e50:	e2 e9       	ldi	r30, 0x92	; 146
     e52:	f4 e0       	ldi	r31, 0x04	; 4
     e54:	80 81       	ld	r24, Z
     e56:	88 60       	ori	r24, 0x08	; 8
     e58:	80 83       	st	Z, r24
	switch (dir) {
	case PORT_DIR_IN:
		VPORTE.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTE.DIR |= (1 << pin);
     e5a:	83 9a       	sbi	0x10, 3	; 16
static inline void PORTE_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTE.OUT |= (1 << pin);
	} else {
		VPORTE.OUT &= ~(1 << pin);
     e5c:	8b 98       	cbi	0x11, 3	; 17
		break;
	case PORT_DIR_OUT:
		VPORTF.DIR |= (1 << pin);
		break;
	case PORT_DIR_OFF:
		*((uint8_t *)&PORTF + 0x10 + pin) |= 1 << PORT_PULLUPEN_bp;
     e5e:	e0 eb       	ldi	r30, 0xB0	; 176
     e60:	f4 e0       	ldi	r31, 0x04	; 4
     e62:	80 81       	ld	r24, Z
     e64:	88 60       	ori	r24, 0x08	; 8
     e66:	80 83       	st	Z, r24
     e68:	e1 eb       	ldi	r30, 0xB1	; 177
     e6a:	f4 e0       	ldi	r31, 0x04	; 4
     e6c:	80 81       	ld	r24, Z
     e6e:	88 60       	ori	r24, 0x08	; 8
     e70:	80 83       	st	Z, r24
	switch (dir) {
	case PORT_DIR_IN:
		VPORTF.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTF.DIR |= (1 << pin);
     e72:	a2 9a       	sbi	0x14, 2	; 20
static inline void PORTF_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTF.OUT |= (1 << pin);
	} else {
		VPORTF.OUT &= ~(1 << pin);
     e74:	aa 98       	cbi	0x15, 2	; 21
 */
static inline void PORTF_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
	switch (dir) {
	case PORT_DIR_IN:
		VPORTF.DIR &= ~(1 << pin);
     e76:	a3 98       	cbi	0x14, 3	; 20
     e78:	a4 98       	cbi	0x14, 4	; 20
		break;
	case PORT_DIR_OUT:
		VPORTF.DIR |= (1 << pin);
     e7a:	a5 9a       	sbi	0x14, 5	; 20
static inline void PORTF_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTF.OUT |= (1 << pin);
	} else {
		VPORTF.OUT &= ~(1 << pin);
     e7c:	ad 98       	cbi	0x15, 5	; 21
		break;
	case PORT_DIR_OUT:
		VPORTF.DIR |= (1 << pin);
		break;
	case PORT_DIR_OFF:
		*((uint8_t *)&PORTF + 0x10 + pin) |= 1 << PORT_PULLUPEN_bp;
     e7e:	e6 eb       	ldi	r30, 0xB6	; 182
     e80:	f4 e0       	ldi	r31, 0x04	; 4
     e82:	80 81       	ld	r24, Z
     e84:	88 60       	ori	r24, 0x08	; 8
     e86:	80 83       	st	Z, r24
	PORTF_set_pin_dir(6, PORT_DIR_OFF); /* Unused */
	
	/* PORT Pin Interrupts */
	// 	PORTA.PIN2CTRL = 0x0A; /* Enable RTC SQW 1-sec interrupts */
	// 	PORTD.PIN1CTRL = 0x09; /* Enable antenna change interrupts */
}
     e88:	08 95       	ret

00000e8a <BOD_init>:
int8_t BOD_init()
{

	// ccp_write_io((void*)&(BOD.CTRLA),BOD_SLEEP_DIS_gc /* Disabled */);

	BOD.INTCTRL = 0 << BOD_VLMIE_bp        /* voltage level monitor interrrupt enable: disabled */
     e8a:	10 92 89 00 	sts	0x0089, r1	; 0x800089 <__TEXT_REGION_LENGTH__+0x7e0089>
	              | BOD_VLMCFG_FALLING_gc; /* Interrupt when supply goes below VLM level */

	// BOD.VLMCTRLA = BOD_VLMLVL_5ABOVE_gc; /* VLM threshold 5% above BOD level */

	return 0;
}
     e8e:	80 e0       	ldi	r24, 0x00	; 0
     e90:	08 95       	ret

00000e92 <_ZN18CircularStringBuffC1Ej>:
**********************************************************************************************/
#include "CircularStringBuff.h"
#include <stdlib.h>
#include <ctype.h>

CircularStringBuff::CircularStringBuff(size_t size)
     e92:	0f 93       	push	r16
     e94:	1f 93       	push	r17
     e96:	cf 93       	push	r28
     e98:	df 93       	push	r29
     e9a:	ec 01       	movw	r28, r24
     e9c:	8b 01       	movw	r16, r22
{
  buf_ = (char*)malloc(size);
     e9e:	cb 01       	movw	r24, r22
     ea0:	0e 94 17 17 	call	0x2e2e	; 0x2e2e <malloc>
     ea4:	8d 83       	std	Y+5, r24	; 0x05
     ea6:	9e 83       	std	Y+6, r25	; 0x06
  max_size_ = size;
     ea8:	0f 83       	std	Y+7, r16	; 0x07
     eaa:	18 87       	std	Y+8, r17	; 0x08
  head_ = 0;
     eac:	18 82       	st	Y, r1
     eae:	19 82       	std	Y+1, r1	; 0x01
  tail_ = 0;
     eb0:	1a 82       	std	Y+2, r1	; 0x02
     eb2:	1b 82       	std	Y+3, r1	; 0x03
  full_ = false;
     eb4:	1c 82       	std	Y+4, r1	; 0x04
  busy_ = false;
     eb6:	19 86       	std	Y+9, r1	; 0x09
}
     eb8:	df 91       	pop	r29
     eba:	cf 91       	pop	r28
     ebc:	1f 91       	pop	r17
     ebe:	0f 91       	pop	r16
     ec0:	08 95       	ret

00000ec2 <_ZN18CircularStringBuffD1Ev>:

CircularStringBuff::~CircularStringBuff() {
	free(buf_);
     ec2:	fc 01       	movw	r30, r24
     ec4:	85 81       	ldd	r24, Z+5	; 0x05
     ec6:	96 81       	ldd	r25, Z+6	; 0x06
     ec8:	0e 94 b3 17 	call	0x2f66	; 0x2f66 <free>
}
     ecc:	08 95       	ret

00000ece <_ZN18CircularStringBuff5resetEv>:


void CircularStringBuff::reset()
{
     ece:	fc 01       	movw	r30, r24
  head_ = tail_;
     ed0:	82 81       	ldd	r24, Z+2	; 0x02
     ed2:	93 81       	ldd	r25, Z+3	; 0x03
     ed4:	80 83       	st	Z, r24
     ed6:	91 83       	std	Z+1, r25	; 0x01
  full_ = false;
     ed8:	14 82       	std	Z+4, r1	; 0x04
  busy_ = false;
     eda:	11 86       	std	Z+9, r1	; 0x09
}
     edc:	08 95       	ret

00000ede <CLKCTRL_init>:
 *       on calling convention. The memory model is not visible to the
 *       preprocessor, so it must be defined in the Assembler preprocessor directives.
 */
static inline void ccp_write_io(void *addr, uint8_t value)
{
	protected_write_io(addr, CCP_IOREG_gc, value);
     ede:	45 e8       	ldi	r20, 0x85	; 133
     ee0:	68 ed       	ldi	r22, 0xD8	; 216
     ee2:	8c e7       	ldi	r24, 0x7C	; 124
     ee4:	90 e0       	ldi	r25, 0x00	; 0
     ee6:	0e 94 f0 0c 	call	0x19e0	; 0x19e0 <protected_write_io>
     eea:	45 e2       	ldi	r20, 0x25	; 37
     eec:	68 ed       	ldi	r22, 0xD8	; 216
     eee:	88 e6       	ldi	r24, 0x68	; 104
     ef0:	90 e0       	ldi	r25, 0x00	; 0
     ef2:	0e 94 f0 0c 	call	0x19e0	; 0x19e0 <protected_write_io>
	//		 | 0 << CLKCTRL_CLKOUT_bp /* System clock out: disabled */);

	// ccp_write_io((void*)&(CLKCTRL.MCLKLOCK),0 << CLKCTRL_LOCKEN_bp /* lock enable: disabled */);

	return 0;
}
     ef6:	80 e0       	ldi	r24, 0x00	; 0
     ef8:	08 95       	ret

00000efa <CPUINT_init>:

	// CPUINT.LVL0PRI = 0x0 << CPUINT_LVL0PRI_gp; /* Interrupt Level Priority: 0x0 */

	// CPUINT.LVL1VEC = 0x0 << CPUINT_LVL1VEC_gp; /* Interrupt Vector with High Priority: 0x0 */

	ENABLE_INTERRUPTS();
     efa:	78 94       	sei

	return 0;
}
     efc:	80 e0       	ldi	r24, 0x00	; 0
     efe:	08 95       	ret

00000f00 <_Z9DAC0_initv>:

static void VREF_init(void)
{
//	VREF.DAC0REF = VREF_REFSEL_VDD_gc; /* Select the 2.048V Internal Voltage Reference for DAC */
//	VREF.DAC0REF = VREF_REFSEL_2V048_gc; /* Select the 2.048V Internal Voltage Reference for DAC */
	VREF.DAC0REF = VREF_REFSEL_2V500_gc; /* Select the 2.500V Internal Voltage Reference for DAC */
     f00:	83 e0       	ldi	r24, 0x03	; 3
     f02:	80 93 a2 00 	sts	0x00A2, r24	; 0x8000a2 <__TEXT_REGION_LENGTH__+0x7e00a2>
//	| VREF_ALWAYSON_bm;    /* Set the Voltage Reference in Always On mode */
//	VREF.DAC0REF = VREF_REFSEL_2V500_gc; /* Select the 2.048V Internal Voltage Reference for DAC */
	/* Wait VREF start-up time */
	while(util_delay_ms(VREF_STARTUP_TIME_MS));
     f06:	6a e0       	ldi	r22, 0x0A	; 10
     f08:	70 e0       	ldi	r23, 0x00	; 0
     f0a:	80 e0       	ldi	r24, 0x00	; 0
     f0c:	90 e0       	ldi	r25, 0x00	; 0
     f0e:	0e 94 91 14 	call	0x2922	; 0x2922 <util_delay_ms>
     f12:	81 11       	cpse	r24, r1
     f14:	f8 cf       	rjmp	.-16     	; 0xf06 <_Z9DAC0_initv+0x6>
void DAC0_init(void)
{
	VREF_init();
	
    /* Disable digital input buffer */
    PORTD.PIN6CTRL &= ~PORT_ISC_gm;
     f16:	e0 e6       	ldi	r30, 0x60	; 96
     f18:	f4 e0       	ldi	r31, 0x04	; 4
     f1a:	86 89       	ldd	r24, Z+22	; 0x16
     f1c:	88 7f       	andi	r24, 0xF8	; 248
     f1e:	86 8b       	std	Z+22, r24	; 0x16
    PORTD.PIN6CTRL |= PORT_ISC_INPUT_DISABLE_gc;
     f20:	86 89       	ldd	r24, Z+22	; 0x16
     f22:	84 60       	ori	r24, 0x04	; 4
     f24:	86 8b       	std	Z+22, r24	; 0x16
    /* Disable pull-up resistor */
    PORTD.PIN6CTRL &= ~PORT_PULLUPEN_bm;   
     f26:	86 89       	ldd	r24, Z+22	; 0x16
     f28:	87 7f       	andi	r24, 0xF7	; 247
     f2a:	86 8b       	std	Z+22, r24	; 0x16
    DAC0.CTRLA = DAC_ENABLE_bm          /* Enable DAC */
     f2c:	81 ec       	ldi	r24, 0xC1	; 193
     f2e:	80 93 a0 06 	sts	0x06A0, r24	; 0x8006a0 <__TEXT_REGION_LENGTH__+0x7e06a0>
// 	PORTD.PIN6CTRL &= ~PORT_PULLUPEN_bm;
// 	DAC0.CTRLA = DAC_ENABLE_bm          /* Enable DAC */
// 	| DAC_OUTEN_bm;           /* Enable output buffer */
// 	
// 	DAC0_setVal(DAC_DEFAULT_VALUE);
}
     f32:	08 95       	ret

00000f34 <mcu_init>:
#ifdef __cplusplus
extern "C" {
#endif

void mcu_init(void)
{
     f34:	e0 e1       	ldi	r30, 0x10	; 16
     f36:	f4 e0       	ldi	r31, 0x04	; 4
	 * peripheral if used */

	/* Set all pins to low power mode */

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTA + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
     f38:	80 81       	ld	r24, Z
     f3a:	88 60       	ori	r24, 0x08	; 8
     f3c:	81 93       	st	Z+, r24
	 * disables all peripherals to save power. Driver shall enable
	 * peripheral if used */

	/* Set all pins to low power mode */

	for (uint8_t i = 0; i < 8; i++) {
     f3e:	e8 31       	cpi	r30, 0x18	; 24
     f40:	84 e0       	ldi	r24, 0x04	; 4
     f42:	f8 07       	cpc	r31, r24
     f44:	c9 f7       	brne	.-14     	; 0xf38 <mcu_init+0x4>
     f46:	e0 e3       	ldi	r30, 0x30	; 48
     f48:	f4 e0       	ldi	r31, 0x04	; 4
		*((uint8_t *)&PORTA + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTB + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
     f4a:	80 81       	ld	r24, Z
     f4c:	88 60       	ori	r24, 0x08	; 8
     f4e:	81 93       	st	Z+, r24

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTA + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
     f50:	e8 33       	cpi	r30, 0x38	; 56
     f52:	84 e0       	ldi	r24, 0x04	; 4
     f54:	f8 07       	cpc	r31, r24
     f56:	c9 f7       	brne	.-14     	; 0xf4a <mcu_init+0x16>
     f58:	e0 e5       	ldi	r30, 0x50	; 80
     f5a:	f4 e0       	ldi	r31, 0x04	; 4
		*((uint8_t *)&PORTB + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTC + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
     f5c:	80 81       	ld	r24, Z
     f5e:	88 60       	ori	r24, 0x08	; 8
     f60:	81 93       	st	Z+, r24

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTB + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
     f62:	e8 35       	cpi	r30, 0x58	; 88
     f64:	84 e0       	ldi	r24, 0x04	; 4
     f66:	f8 07       	cpc	r31, r24
     f68:	c9 f7       	brne	.-14     	; 0xf5c <mcu_init+0x28>
     f6a:	e0 e7       	ldi	r30, 0x70	; 112
     f6c:	f4 e0       	ldi	r31, 0x04	; 4
		*((uint8_t *)&PORTC + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTD + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
     f6e:	80 81       	ld	r24, Z
     f70:	88 60       	ori	r24, 0x08	; 8
     f72:	81 93       	st	Z+, r24

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTC + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
     f74:	e8 37       	cpi	r30, 0x78	; 120
     f76:	84 e0       	ldi	r24, 0x04	; 4
     f78:	f8 07       	cpc	r31, r24
     f7a:	c9 f7       	brne	.-14     	; 0xf6e <mcu_init+0x3a>
     f7c:	e0 e9       	ldi	r30, 0x90	; 144
     f7e:	f4 e0       	ldi	r31, 0x04	; 4
		*((uint8_t *)&PORTD + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTE + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
     f80:	80 81       	ld	r24, Z
     f82:	88 60       	ori	r24, 0x08	; 8
     f84:	81 93       	st	Z+, r24

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTD + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
     f86:	e8 39       	cpi	r30, 0x98	; 152
     f88:	84 e0       	ldi	r24, 0x04	; 4
     f8a:	f8 07       	cpc	r31, r24
     f8c:	c9 f7       	brne	.-14     	; 0xf80 <mcu_init+0x4c>
     f8e:	e0 eb       	ldi	r30, 0xB0	; 176
     f90:	f4 e0       	ldi	r31, 0x04	; 4
		*((uint8_t *)&PORTE + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTF + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
     f92:	80 81       	ld	r24, Z
     f94:	88 60       	ori	r24, 0x08	; 8
     f96:	81 93       	st	Z+, r24

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTE + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
     f98:	e8 3b       	cpi	r30, 0xB8	; 184
     f9a:	84 e0       	ldi	r24, 0x04	; 4
     f9c:	f8 07       	cpc	r31, r24
     f9e:	c9 f7       	brne	.-14     	; 0xf92 <mcu_init+0x5e>
		*((uint8_t *)&PORTF + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}
}
     fa0:	08 95       	ret

00000fa2 <system_init>:
/**
 * \brief System initialization
 */
void system_init()
{
	mcu_init();
     fa2:	0e 94 9a 07 	call	0xf34	; 0xf34 <mcu_init>

	CLKCTRL_init(); /* Set CPU clock speed appropriately */
     fa6:	0e 94 6f 07 	call	0xede	; 0xede <CLKCTRL_init>
	TIMERB_init(); /* Timers must be initialized before utility_delay functions will work */
     faa:	0e 94 63 14 	call	0x28c6	; 0x28c6 <TIMERB_init>
	CPUINT_init(); /* Interrupts must also be enabled before timer interrupts will function */
     fae:	0e 94 7d 07 	call	0xefa	; 0xefa <CPUINT_init>
	BINIO_init();
     fb2:	0e 94 93 06 	call	0xd26	; 0xd26 <_Z10BINIO_initv>
// 	LED_set_RED_dir(PORT_DIR_OUT);
// 	LED_set_RED_level(OFF);
// 	LED_set_GREEN_dir(PORT_DIR_OUT);
// 	LED_set_GREEN_level(OFF);

	SLPCTRL_init();
     fb6:	0e 94 57 14 	call	0x28ae	; 0x28ae <SLPCTRL_init>
	
	DAC0_init();
     fba:	0e 94 80 07 	call	0xf00	; 0xf00 <_Z9DAC0_initv>

	BOD_init();
     fbe:	0e 94 45 07 	call	0xe8a	; 0xe8a <BOD_init>
}
     fc2:	08 95       	ret

00000fc4 <system_sleep_settings>:

void system_sleep_settings()
{
	mcu_init();
     fc4:	0e 94 9a 07 	call	0xf34	; 0xf34 <mcu_init>

//	CLKCTRL_init(); /* Set CPU clock speed appropriately */
	TIMERB_sleep(); /* Timers must be initialized before utility_delay functions will work */
     fc8:	0e 94 81 15 	call	0x2b02	; 0x2b02 <TIMERB_sleep>
//	CPUINT_init(); /* Interrupts must also be enabled before timer interrupts will function */
	BINIO_sleep();
     fcc:	0e 94 ec 06 	call	0xdd8	; 0xdd8 <_Z11BINIO_sleepv>
	switch (dir) {
	case PORT_DIR_IN:
		VPORTC.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTC.DIR |= (1 << pin);
     fd0:	46 9a       	sbi	0x08, 6	; 8
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTC.OUT |= (1 << pin);
	} else {
		VPORTC.OUT &= ~(1 << pin);
     fd2:	4e 98       	cbi	0x09, 6	; 9
	switch (dir) {
	case PORT_DIR_IN:
		VPORTC.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTC.DIR |= (1 << pin);
     fd4:	45 9a       	sbi	0x08, 5	; 8
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTC.OUT |= (1 << pin);
	} else {
		VPORTC.OUT &= ~(1 << pin);
     fd6:	4d 98       	cbi	0x09, 5	; 9
	LED_set_RED_dir(PORT_DIR_OUT);
	LED_set_RED_level(OFF);
	LED_set_GREEN_dir(PORT_DIR_OUT);
	LED_set_GREEN_level(OFF);

}
     fd8:	08 95       	ret

00000fda <_ZN13EepromManagerC1Ev>:
extern char g_tempStr[];

/* default constructor */
EepromManager::EepromManager()
{
}   /*EepromManager */
     fda:	08 95       	ret

00000fdc <_ZN13EepromManagerD1Ev>:

/* default destructor */
EepromManager::~EepromManager()
{
}   /*~EepromManager */
     fdc:	08 95       	ret

00000fde <_ZN8GoertzelC1Eff>:
		highValueCount++;
	}

	Q2 = Q1;
	Q1 = Q0;
}
     fde:	cf 92       	push	r12
     fe0:	df 92       	push	r13
     fe2:	ef 92       	push	r14
     fe4:	ff 92       	push	r15
     fe6:	0f 93       	push	r16
     fe8:	1f 93       	push	r17
     fea:	6a 01       	movw	r12, r20
     fec:	7b 01       	movw	r14, r22
     fee:	00 93 e7 40 	sts	0x40E7, r16	; 0x8040e7 <_SAMPLING_FREQUENCY>
     ff2:	10 93 e8 40 	sts	0x40E8, r17	; 0x8040e8 <_SAMPLING_FREQUENCY+0x1>
     ff6:	20 93 e9 40 	sts	0x40E9, r18	; 0x8040e9 <_SAMPLING_FREQUENCY+0x2>
     ffa:	30 93 ea 40 	sts	0x40EA, r19	; 0x8040ea <_SAMPLING_FREQUENCY+0x3>
     ffe:	20 e0       	ldi	r18, 0x00	; 0
    1000:	30 e0       	ldi	r19, 0x00	; 0
    1002:	41 e5       	ldi	r20, 0x51	; 81
    1004:	53 e4       	ldi	r21, 0x43	; 67
    1006:	cb 01       	movw	r24, r22
    1008:	b6 01       	movw	r22, r12
    100a:	0e 94 bd 16 	call	0x2d7a	; 0x2d7a <__gesf2>
    100e:	18 16       	cp	r1, r24
    1010:	9c f0       	brlt	.+38     	; 0x1038 <_ZN8GoertzelC1Eff+0x5a>
    1012:	20 e0       	ldi	r18, 0x00	; 0
    1014:	30 e0       	ldi	r19, 0x00	; 0
    1016:	48 ec       	ldi	r20, 0xC8	; 200
    1018:	52 e4       	ldi	r21, 0x42	; 66
    101a:	c7 01       	movw	r24, r14
    101c:	b6 01       	movw	r22, r12
    101e:	0e 94 35 16 	call	0x2c6a	; 0x2c6a <__cmpsf2>
    1022:	88 23       	and	r24, r24
    1024:	8c f4       	brge	.+34     	; 0x1048 <_ZN8GoertzelC1Eff+0x6a>
    1026:	0f 2e       	mov	r0, r31
    1028:	c1 2c       	mov	r12, r1
    102a:	d1 2c       	mov	r13, r1
    102c:	f8 ec       	ldi	r31, 0xC8	; 200
    102e:	ef 2e       	mov	r14, r31
    1030:	f2 e4       	ldi	r31, 0x42	; 66
    1032:	ff 2e       	mov	r15, r31
    1034:	f0 2d       	mov	r31, r0
    1036:	08 c0       	rjmp	.+16     	; 0x1048 <_ZN8GoertzelC1Eff+0x6a>
    1038:	0f 2e       	mov	r0, r31
    103a:	c1 2c       	mov	r12, r1
    103c:	d1 2c       	mov	r13, r1
    103e:	f1 e5       	ldi	r31, 0x51	; 81
    1040:	ef 2e       	mov	r14, r31
    1042:	f3 e4       	ldi	r31, 0x43	; 67
    1044:	ff 2e       	mov	r15, r31
    1046:	f0 2d       	mov	r31, r0
    1048:	c7 01       	movw	r24, r14
    104a:	b6 01       	movw	r22, r12
    104c:	0e 94 3a 16 	call	0x2c74	; 0x2c74 <__fixsfsi>
    1050:	60 93 e5 40 	sts	0x40E5, r22	; 0x8040e5 <_N>
    1054:	70 93 e6 40 	sts	0x40E6, r23	; 0x8040e6 <_N+0x1>
    1058:	80 91 e5 40 	lds	r24, 0x40E5	; 0x8040e5 <_N>
    105c:	90 91 e6 40 	lds	r25, 0x40E6	; 0x8040e6 <_N+0x1>
    1060:	88 0f       	add	r24, r24
    1062:	99 1f       	adc	r25, r25
    1064:	0e 94 17 17 	call	0x2e2e	; 0x2e2e <malloc>
    1068:	80 93 e0 40 	sts	0x40E0, r24	; 0x8040e0 <testData>
    106c:	90 93 e1 40 	sts	0x40E1, r25	; 0x8040e1 <testData+0x1>
    1070:	1f 91       	pop	r17
    1072:	0f 91       	pop	r16
    1074:	ff 90       	pop	r15
    1076:	ef 90       	pop	r14
    1078:	df 90       	pop	r13
    107a:	cf 90       	pop	r12
    107c:	08 95       	ret

0000107e <_ZN8GoertzelD1Ev>:
    107e:	80 91 e0 40 	lds	r24, 0x40E0	; 0x8040e0 <testData>
    1082:	90 91 e1 40 	lds	r25, 0x40E1	; 0x8040e1 <testData+0x1>
    1086:	0e 94 b3 17 	call	0x2f66	; 0x2f66 <free>
    108a:	08 95       	ret

0000108c <_ZN8Goertzel9DataPointEi>:

bool Goertzel::DataPoint(int data)
{
	if(_samplesReady)
    108c:	80 91 e2 40 	lds	r24, 0x40E2	; 0x8040e2 <_samplesReady>
    1090:	81 11       	cpse	r24, r1
    1092:	2c c0       	rjmp	.+88     	; 0x10ec <_ZN8Goertzel9DataPointEi+0x60>
	{
		return(_samplesReady);
	}

	testData[_index] = data;
    1094:	80 91 e3 40 	lds	r24, 0x40E3	; 0x8040e3 <_index>
    1098:	90 91 e4 40 	lds	r25, 0x40E4	; 0x8040e4 <_index+0x1>
    109c:	88 0f       	add	r24, r24
    109e:	99 1f       	adc	r25, r25
    10a0:	e0 91 e0 40 	lds	r30, 0x40E0	; 0x8040e0 <testData>
    10a4:	f0 91 e1 40 	lds	r31, 0x40E1	; 0x8040e1 <testData+0x1>
    10a8:	e8 0f       	add	r30, r24
    10aa:	f9 1f       	adc	r31, r25
    10ac:	60 83       	st	Z, r22
    10ae:	71 83       	std	Z+1, r23	; 0x01
	_index++;
    10b0:	80 91 e3 40 	lds	r24, 0x40E3	; 0x8040e3 <_index>
    10b4:	90 91 e4 40 	lds	r25, 0x40E4	; 0x8040e4 <_index+0x1>
    10b8:	01 96       	adiw	r24, 0x01	; 1
    10ba:	80 93 e3 40 	sts	0x40E3, r24	; 0x8040e3 <_index>
    10be:	90 93 e4 40 	sts	0x40E4, r25	; 0x8040e4 <_index+0x1>
	if(_index >= _N)
    10c2:	20 91 e3 40 	lds	r18, 0x40E3	; 0x8040e3 <_index>
    10c6:	30 91 e4 40 	lds	r19, 0x40E4	; 0x8040e4 <_index+0x1>
    10ca:	80 91 e5 40 	lds	r24, 0x40E5	; 0x8040e5 <_N>
    10ce:	90 91 e6 40 	lds	r25, 0x40E6	; 0x8040e6 <_N+0x1>
    10d2:	28 17       	cp	r18, r24
    10d4:	39 07       	cpc	r19, r25
    10d6:	3c f0       	brlt	.+14     	; 0x10e6 <_ZN8Goertzel9DataPointEi+0x5a>
	{
		_index = 0;
    10d8:	10 92 e3 40 	sts	0x40E3, r1	; 0x8040e3 <_index>
    10dc:	10 92 e4 40 	sts	0x40E4, r1	; 0x8040e4 <_index+0x1>
		_samplesReady = true;
    10e0:	81 e0       	ldi	r24, 0x01	; 1
    10e2:	80 93 e2 40 	sts	0x40E2, r24	; 0x8040e2 <_samplesReady>
	}

	return(_samplesReady);
    10e6:	80 91 e2 40 	lds	r24, 0x40E2	; 0x8040e2 <_samplesReady>
}
    10ea:	08 95       	ret

bool Goertzel::DataPoint(int data)
{
	if(_samplesReady)
	{
		return(_samplesReady);
    10ec:	80 91 e2 40 	lds	r24, 0x40E2	; 0x8040e2 <_samplesReady>
    10f0:	08 95       	ret

000010f2 <_ZL11i2c_0_WaitWv>:
void I2C_0_Shutdown(void)
{
	/* Set bus state idle */
	TWI0.MSTATUS = TWI_BUSSTATE_IDLE_gc;
	TWI0.MCTRLA = 0;
}
    10f2:	82 e3       	ldi	r24, 0x32	; 50
    10f4:	90 e0       	ldi	r25, 0x00	; 0
    10f6:	80 93 14 40 	sts	0x4014, r24	; 0x804014 <g_i2c0_timeout_ticks>
    10fa:	90 93 15 40 	sts	0x4015, r25	; 0x804015 <g_i2c0_timeout_ticks+0x1>
    10fe:	e0 e0       	ldi	r30, 0x00	; 0
    1100:	f9 e0       	ldi	r31, 0x09	; 9
    1102:	85 81       	ldd	r24, Z+5	; 0x05
    1104:	80 7c       	andi	r24, 0xC0	; 192
    1106:	59 f4       	brne	.+22     	; 0x111e <_ZL11i2c_0_WaitWv+0x2c>
    1108:	85 81       	ldd	r24, Z+5	; 0x05
    110a:	8c 70       	andi	r24, 0x0C	; 12
    110c:	81 f4       	brne	.+32     	; 0x112e <_ZL11i2c_0_WaitWv+0x3c>
    110e:	80 91 14 40 	lds	r24, 0x4014	; 0x804014 <g_i2c0_timeout_ticks>
    1112:	90 91 15 40 	lds	r25, 0x4015	; 0x804015 <g_i2c0_timeout_ticks+0x1>
    1116:	89 2b       	or	r24, r25
    1118:	a1 f7       	brne	.-24     	; 0x1102 <_ZL11i2c_0_WaitWv+0x10>
    111a:	80 e0       	ldi	r24, 0x00	; 0
    111c:	09 c0       	rjmp	.+18     	; 0x1130 <_ZL11i2c_0_WaitWv+0x3e>
    111e:	80 91 05 09 	lds	r24, 0x0905	; 0x800905 <__TEXT_REGION_LENGTH__+0x7e0905>
    1122:	84 ff       	sbrs	r24, 4
    1124:	02 c0       	rjmp	.+4      	; 0x112a <_ZL11i2c_0_WaitWv+0x38>
    1126:	82 e0       	ldi	r24, 0x02	; 2
    1128:	03 c0       	rjmp	.+6      	; 0x1130 <_ZL11i2c_0_WaitWv+0x3e>
    112a:	81 e0       	ldi	r24, 0x01	; 1
    112c:	01 c0       	rjmp	.+2      	; 0x1130 <_ZL11i2c_0_WaitWv+0x3e>
    112e:	84 e0       	ldi	r24, 0x04	; 4
    1130:	20 91 14 40 	lds	r18, 0x4014	; 0x804014 <g_i2c0_timeout_ticks>
    1134:	30 91 15 40 	lds	r19, 0x4015	; 0x804015 <g_i2c0_timeout_ticks+0x1>
    1138:	23 2b       	or	r18, r19
    113a:	09 f0       	breq	.+2      	; 0x113e <_ZL11i2c_0_WaitWv+0x4c>
    113c:	08 95       	ret
    113e:	84 e0       	ldi	r24, 0x04	; 4
    1140:	fd cf       	rjmp	.-6      	; 0x113c <_ZL11i2c_0_WaitWv+0x4a>

00001142 <I2C_0_Init>:

void I2C_0_Init(void)
{
	PORTMUX.TWIROUTEA &= 0x0A;
    1142:	e0 ee       	ldi	r30, 0xE0	; 224
    1144:	f5 e0       	ldi	r31, 0x05	; 5
    1146:	85 81       	ldd	r24, Z+5	; 0x05
    1148:	8a 70       	andi	r24, 0x0A	; 10
    114a:	85 83       	std	Z+5, r24	; 0x05
	PORTMUX.TWIROUTEA |= 0x02;
    114c:	85 81       	ldd	r24, Z+5	; 0x05
    114e:	82 60       	ori	r24, 0x02	; 2
    1150:	85 83       	std	Z+5, r24	; 0x05
	
	/* Host Baud Rate Control */
//	TWI0.MBAUD = TWI0_BAUD((I2C_SCL_FREQ), 0.3);
	TWI0.MBAUD = (uint8_t)TWI0_BAUD(I2C_SCL_FREQ, 0);
    1152:	e0 e0       	ldi	r30, 0x00	; 0
    1154:	f9 e0       	ldi	r31, 0x09	; 9
    1156:	83 e7       	ldi	r24, 0x73	; 115
    1158:	86 83       	std	Z+6, r24	; 0x06
	
	/* Enable TWI */
	TWI0.MCTRLA = TWI_ENABLE_bm;
    115a:	81 e0       	ldi	r24, 0x01	; 1
    115c:	83 83       	std	Z+3, r24	; 0x03
	
	/* Initialize the address register */
	TWI0.MADDR = 0x00;
    115e:	17 82       	std	Z+7, r1	; 0x07
	
	/* Initialize the data register */
	TWI0.MDATA = 0x00;
    1160:	10 86       	std	Z+8, r1	; 0x08
	
	/* Set bus state idle */
	TWI0.MSTATUS = TWI_BUSSTATE_IDLE_gc;
    1162:	85 83       	std	Z+5, r24	; 0x05
	/* Select I2C pins PC2/PC3 */
}
    1164:	08 95       	ret

00001166 <I2C_0_SendData>:
	return state;
}

/* Returns how many bytes have been sent, -1 means NACK at address, 0 means client ACKed to client address */
uint8_t I2C_0_SendData(uint8_t slaveAddr, uint8_t regAddr, uint8_t *pData, uint8_t len)
{
    1166:	cf 92       	push	r12
    1168:	df 92       	push	r13
    116a:	ff 92       	push	r15
    116c:	0f 93       	push	r16
    116e:	1f 93       	push	r17
    1170:	cf 93       	push	r28
    1172:	df 93       	push	r29
    1174:	16 2f       	mov	r17, r22
    1176:	ea 01       	movw	r28, r20
    1178:	f2 2e       	mov	r15, r18
	uint8_t retVal = (uint8_t) - 1;
	
	/* Send slave address */
	TWI0.MADDR = slaveAddr;
    117a:	80 93 07 09 	sts	0x0907, r24	; 0x800907 <__TEXT_REGION_LENGTH__+0x7e0907>
	if(i2c_0_WaitW() != I2C_ACKED)
    117e:	0e 94 79 08 	call	0x10f2	; 0x10f2 <_ZL11i2c_0_WaitWv>
    1182:	81 30       	cpi	r24, 0x01	; 1
    1184:	51 f0       	breq	.+20     	; 0x119a <I2C_0_SendData+0x34>
	{
		return retVal;
    1186:	cf ef       	ldi	r28, 0xFF	; 255
			}
		}
	}
	
	return retVal;
}
    1188:	8c 2f       	mov	r24, r28
    118a:	df 91       	pop	r29
    118c:	cf 91       	pop	r28
    118e:	1f 91       	pop	r17
    1190:	0f 91       	pop	r16
    1192:	ff 90       	pop	r15
    1194:	df 90       	pop	r13
    1196:	cf 90       	pop	r12
    1198:	08 95       	ret
	{
		return retVal;
	}
	
	/* Send the register address */
	TWI0.MDATA = regAddr;
    119a:	10 93 08 09 	sts	0x0908, r17	; 0x800908 <__TEXT_REGION_LENGTH__+0x7e0908>
	if(i2c_0_WaitW() != I2C_ACKED)
    119e:	0e 94 79 08 	call	0x10f2	; 0x10f2 <_ZL11i2c_0_WaitWv>
    11a2:	81 30       	cpi	r24, 0x01	; 1
    11a4:	01 f5       	brne	.+64     	; 0x11e6 <I2C_0_SendData+0x80>
	{
		return retVal;
	}

	retVal = 0;
	if((len != 0) && (pData != null))
    11a6:	ff 20       	and	r15, r15
    11a8:	01 f1       	breq	.+64     	; 0x11ea <I2C_0_SendData+0x84>
    11aa:	20 97       	sbiw	r28, 0x00	; 0
    11ac:	b9 f0       	breq	.+46     	; 0x11dc <I2C_0_SendData+0x76>
    11ae:	8e 01       	movw	r16, r28
	if(i2c_0_WaitW() != I2C_ACKED)
	{
		return retVal;
	}

	retVal = 0;
    11b0:	c0 e0       	ldi	r28, 0x00	; 0
	if((len != 0) && (pData != null))
	{
		while(len--)
		{
			TWI0.MDATA = *pData;
    11b2:	0f 2e       	mov	r0, r31
    11b4:	c1 2c       	mov	r12, r1
    11b6:	f9 e0       	ldi	r31, 0x09	; 9
    11b8:	df 2e       	mov	r13, r31
    11ba:	f0 2d       	mov	r31, r0
	return retVal;
}

void I2C_0_EndSession(void)
{
	TWI0.MCTRLB = TWI_MCMD_STOP_gc;
    11bc:	d3 e0       	ldi	r29, 0x03	; 3
	retVal = 0;
	if((len != 0) && (pData != null))
	{
		while(len--)
		{
			TWI0.MDATA = *pData;
    11be:	f8 01       	movw	r30, r16
    11c0:	81 91       	ld	r24, Z+
    11c2:	8f 01       	movw	r16, r30
    11c4:	f6 01       	movw	r30, r12
    11c6:	80 87       	std	Z+8, r24	; 0x08
			if(i2c_0_WaitW() == I2C_ACKED)
    11c8:	0e 94 79 08 	call	0x10f2	; 0x10f2 <_ZL11i2c_0_WaitWv>
    11cc:	81 30       	cpi	r24, 0x01	; 1
    11ce:	e1 f6       	brne	.-72     	; 0x1188 <I2C_0_SendData+0x22>
			{
				retVal++;
    11d0:	cf 5f       	subi	r28, 0xFF	; 255
				pData++;
				if(!len) I2C_0_EndSession();
    11d2:	fc 16       	cp	r15, r28
    11d4:	29 f0       	breq	.+10     	; 0x11e0 <I2C_0_SendData+0x7a>
	}

	retVal = 0;
	if((len != 0) && (pData != null))
	{
		while(len--)
    11d6:	fc 12       	cpse	r15, r28
    11d8:	f2 cf       	rjmp	.-28     	; 0x11be <I2C_0_SendData+0x58>
    11da:	d6 cf       	rjmp	.-84     	; 0x1188 <I2C_0_SendData+0x22>
	if(i2c_0_WaitW() != I2C_ACKED)
	{
		return retVal;
	}

	retVal = 0;
    11dc:	c0 e0       	ldi	r28, 0x00	; 0
    11de:	d4 cf       	rjmp	.-88     	; 0x1188 <I2C_0_SendData+0x22>
	return retVal;
}

void I2C_0_EndSession(void)
{
	TWI0.MCTRLB = TWI_MCMD_STOP_gc;
    11e0:	f6 01       	movw	r30, r12
    11e2:	d4 83       	std	Z+4, r29	; 0x04
    11e4:	f8 cf       	rjmp	.-16     	; 0x11d6 <I2C_0_SendData+0x70>
	
	/* Send the register address */
	TWI0.MDATA = regAddr;
	if(i2c_0_WaitW() != I2C_ACKED)
	{
		return retVal;
    11e6:	cf ef       	ldi	r28, 0xFF	; 255
    11e8:	cf cf       	rjmp	.-98     	; 0x1188 <I2C_0_SendData+0x22>
	}

	retVal = 0;
    11ea:	cf 2d       	mov	r28, r15
    11ec:	cd cf       	rjmp	.-102    	; 0x1188 <I2C_0_SendData+0x22>

000011ee <I2C_0_GetData>:
	return retVal;
}

/* Returns how many bytes have been received, -1 means NACK at address */
uint8_t I2C_0_GetData(uint8_t slaveAddr, uint8_t regAddr, uint8_t *pData, uint8_t len)
{
    11ee:	ef 92       	push	r14
    11f0:	ff 92       	push	r15
    11f2:	1f 93       	push	r17
    11f4:	cf 93       	push	r28
    11f6:	df 93       	push	r29
    11f8:	c8 2f       	mov	r28, r24
    11fa:	d6 2f       	mov	r29, r22
    11fc:	7a 01       	movw	r14, r20
    11fe:	12 2f       	mov	r17, r18
	uint8_t retVal = (uint8_t) -1;
	
	/* Send the client address for write */
	TWI0.MADDR = slaveAddr;
    1200:	80 93 07 09 	sts	0x0907, r24	; 0x800907 <__TEXT_REGION_LENGTH__+0x7e0907>
	if(i2c_0_WaitW() != I2C_ACKED)
    1204:	0e 94 79 08 	call	0x10f2	; 0x10f2 <_ZL11i2c_0_WaitWv>
    1208:	81 30       	cpi	r24, 0x01	; 1
    120a:	39 f0       	breq	.+14     	; 0x121a <I2C_0_GetData+0x2c>
	{
		return retVal;
    120c:	8f ef       	ldi	r24, 0xFF	; 255
			break;
		}
	}
	
	return retVal;
}
    120e:	df 91       	pop	r29
    1210:	cf 91       	pop	r28
    1212:	1f 91       	pop	r17
    1214:	ff 90       	pop	r15
    1216:	ef 90       	pop	r14
    1218:	08 95       	ret
	{
		return retVal;
	}
	
	/* Send the register address */
	TWI0.MDATA = regAddr;
    121a:	d0 93 08 09 	sts	0x0908, r29	; 0x800908 <__TEXT_REGION_LENGTH__+0x7e0908>
	if(i2c_0_WaitW() != I2C_ACKED)
    121e:	0e 94 79 08 	call	0x10f2	; 0x10f2 <_ZL11i2c_0_WaitWv>
    1222:	81 30       	cpi	r24, 0x01	; 1
    1224:	11 f0       	breq	.+4      	; 0x122a <I2C_0_GetData+0x3c>
	{
		return retVal;
    1226:	8f ef       	ldi	r24, 0xFF	; 255
    1228:	f2 cf       	rjmp	.-28     	; 0x120e <I2C_0_GetData+0x20>
	}
	
	/* Send the client address for read */
	TWI0.MADDR = slaveAddr | 0x01;
    122a:	c1 60       	ori	r28, 0x01	; 1
    122c:	c0 93 07 09 	sts	0x0907, r28	; 0x800907 <__TEXT_REGION_LENGTH__+0x7e0907>
	if(i2c_0_WaitW() != I2C_ACKED)
    1230:	0e 94 79 08 	call	0x10f2	; 0x10f2 <_ZL11i2c_0_WaitWv>
    1234:	81 30       	cpi	r24, 0x01	; 1
    1236:	01 f5       	brne	.+64     	; 0x1278 <I2C_0_GetData+0x8a>
	{
		return retVal;
	}
	
	retVal = 0;
    1238:	81 2f       	mov	r24, r17
	if((len != 0) && (pData !=null ))
    123a:	11 23       	and	r17, r17
    123c:	41 f3       	breq	.-48     	; 0x120e <I2C_0_GetData+0x20>
	if(i2c_0_WaitW() != I2C_ACKED)
	{
		return retVal;
	}
	
	retVal = 0;
    123e:	80 e0       	ldi	r24, 0x00	; 0
	if((len != 0) && (pData !=null ))
    1240:	e1 14       	cp	r14, r1
    1242:	f1 04       	cpc	r15, r1
    1244:	21 f3       	breq	.-56     	; 0x120e <I2C_0_GetData+0x20>
	{
		while(len--)
    1246:	6f ef       	ldi	r22, 0xFF	; 255
    1248:	61 0f       	add	r22, r17
	if(i2c_0_WaitW() != I2C_ACKED)
	{
		return retVal;
	}
	
	retVal = 0;
    124a:	80 e0       	ldi	r24, 0x00	; 0

static uint8_t i2c_0_WaitR(void)
{
	uint8_t state = I2C_INIT;
	
	g_i2c0_timeout_ticks = 50;
    124c:	42 e3       	ldi	r20, 0x32	; 50
    124e:	50 e0       	ldi	r21, 0x00	; 0
	
	do
	{
		if(TWI0.MSTATUS & (TWI_WIF_bm | TWI_RIF_bm))
    1250:	e0 e0       	ldi	r30, 0x00	; 0
    1252:	f9 e0       	ldi	r31, 0x09	; 9
		while(len--)
		{
			if(i2c_0_WaitR() == I2C_READY)
			{
				*pData = TWI0.MDATA;
				TWI0.MCTRLB = (len == 0)? TWI_ACKACT_bm | TWI_MCMD_STOP_gc : TWI_MCMD_RECVTRANS_gc;
    1254:	72 e0       	ldi	r23, 0x02	; 2

static uint8_t i2c_0_WaitR(void)
{
	uint8_t state = I2C_INIT;
	
	g_i2c0_timeout_ticks = 50;
    1256:	40 93 14 40 	sts	0x4014, r20	; 0x804014 <g_i2c0_timeout_ticks>
    125a:	50 93 15 40 	sts	0x4015, r21	; 0x804015 <g_i2c0_timeout_ticks+0x1>
	
	do
	{
		if(TWI0.MSTATUS & (TWI_WIF_bm | TWI_RIF_bm))
    125e:	95 81       	ldd	r25, Z+5	; 0x05
    1260:	90 7c       	andi	r25, 0xC0	; 192
    1262:	61 f4       	brne	.+24     	; 0x127c <I2C_0_GetData+0x8e>
		{
			state = I2C_READY;
		}
		else if(TWI0.MSTATUS & (TWI_BUSERR_bm | TWI_ARBLOST_bm))
    1264:	95 81       	ldd	r25, Z+5	; 0x05
    1266:	9c 70       	andi	r25, 0x0C	; 12
    1268:	91 f6       	brne	.-92     	; 0x120e <I2C_0_GetData+0x20>
		{
			/* get here only in case of bus error or arbitration lost - M4 state */
			state = I2C_ERROR;
		}
	} while(!state && g_i2c0_timeout_ticks);
    126a:	20 91 14 40 	lds	r18, 0x4014	; 0x804014 <g_i2c0_timeout_ticks>
    126e:	30 91 15 40 	lds	r19, 0x4015	; 0x804015 <g_i2c0_timeout_ticks+0x1>
    1272:	23 2b       	or	r18, r19
    1274:	a1 f7       	brne	.-24     	; 0x125e <I2C_0_GetData+0x70>
    1276:	cb cf       	rjmp	.-106    	; 0x120e <I2C_0_GetData+0x20>
	
	/* Send the client address for read */
	TWI0.MADDR = slaveAddr | 0x01;
	if(i2c_0_WaitW() != I2C_ACKED)
	{
		return retVal;
    1278:	8f ef       	ldi	r24, 0xFF	; 255
    127a:	c9 cf       	rjmp	.-110    	; 0x120e <I2C_0_GetData+0x20>
	{
		while(len--)
		{
			if(i2c_0_WaitR() == I2C_READY)
			{
				*pData = TWI0.MDATA;
    127c:	90 85       	ldd	r25, Z+8	; 0x08
    127e:	d7 01       	movw	r26, r14
    1280:	9d 93       	st	X+, r25
    1282:	7d 01       	movw	r14, r26
				TWI0.MCTRLB = (len == 0)? TWI_ACKACT_bm | TWI_MCMD_STOP_gc : TWI_MCMD_RECVTRANS_gc;
    1284:	68 13       	cpse	r22, r24
    1286:	05 c0       	rjmp	.+10     	; 0x1292 <I2C_0_GetData+0xa4>
    1288:	87 e0       	ldi	r24, 0x07	; 7
    128a:	80 93 04 09 	sts	0x0904, r24	; 0x800904 <__TEXT_REGION_LENGTH__+0x7e0904>
				retVal++;
    128e:	81 2f       	mov	r24, r17
    1290:	be cf       	rjmp	.-132    	; 0x120e <I2C_0_GetData+0x20>
		while(len--)
		{
			if(i2c_0_WaitR() == I2C_READY)
			{
				*pData = TWI0.MDATA;
				TWI0.MCTRLB = (len == 0)? TWI_ACKACT_bm | TWI_MCMD_STOP_gc : TWI_MCMD_RECVTRANS_gc;
    1292:	74 83       	std	Z+4, r23	; 0x04
				retVal++;
    1294:	8f 5f       	subi	r24, 0xFF	; 255
    1296:	df cf       	rjmp	.-66     	; 0x1256 <I2C_0_GetData+0x68>

00001298 <_ZN4ledsC1Ev>:
	while(!g_text_buff.full() && i<lenstr && i<TEXT_BUFF_SIZE)
	{
		g_text_buff.put(str[i++]);
	}
	
	timer_red_blink_inhibit = true; /* Prevent timer from controlling LED */
    1298:	08 95       	ret

0000129a <_ZN4ledsD1Ev>:
    129a:	08 95       	ret

0000129c <__vector_41>:
    129c:	1f 92       	push	r1
    129e:	0f 92       	push	r0
    12a0:	0f b6       	in	r0, 0x3f	; 63
    12a2:	0f 92       	push	r0
    12a4:	11 24       	eor	r1, r1
    12a6:	2f 93       	push	r18
    12a8:	8f 93       	push	r24
    12aa:	9f 93       	push	r25
    12ac:	af 93       	push	r26
    12ae:	bf 93       	push	r27
    12b0:	80 91 36 0b 	lds	r24, 0x0B36	; 0x800b36 <__TEXT_REGION_LENGTH__+0x7e0b36>
    12b4:	80 ff       	sbrs	r24, 0
    12b6:	8c c0       	rjmp	.+280    	; 0x13d0 <__vector_41+0x134>
    12b8:	80 91 16 40 	lds	r24, 0x4016	; 0x804016 <_ZL17led_timeout_count>
    12bc:	90 91 17 40 	lds	r25, 0x4017	; 0x804017 <_ZL17led_timeout_count+0x1>
    12c0:	a0 91 18 40 	lds	r26, 0x4018	; 0x804018 <_ZL17led_timeout_count+0x2>
    12c4:	b0 91 19 40 	lds	r27, 0x4019	; 0x804019 <_ZL17led_timeout_count+0x3>
    12c8:	89 2b       	or	r24, r25
    12ca:	8a 2b       	or	r24, r26
    12cc:	8b 2b       	or	r24, r27
    12ce:	09 f1       	breq	.+66     	; 0x1312 <__vector_41+0x76>
    12d0:	80 91 16 40 	lds	r24, 0x4016	; 0x804016 <_ZL17led_timeout_count>
    12d4:	90 91 17 40 	lds	r25, 0x4017	; 0x804017 <_ZL17led_timeout_count+0x1>
    12d8:	a0 91 18 40 	lds	r26, 0x4018	; 0x804018 <_ZL17led_timeout_count+0x2>
    12dc:	b0 91 19 40 	lds	r27, 0x4019	; 0x804019 <_ZL17led_timeout_count+0x3>
    12e0:	01 97       	sbiw	r24, 0x01	; 1
    12e2:	a1 09       	sbc	r26, r1
    12e4:	b1 09       	sbc	r27, r1
    12e6:	80 93 16 40 	sts	0x4016, r24	; 0x804016 <_ZL17led_timeout_count>
    12ea:	90 93 17 40 	sts	0x4017, r25	; 0x804017 <_ZL17led_timeout_count+0x1>
    12ee:	a0 93 18 40 	sts	0x4018, r26	; 0x804018 <_ZL17led_timeout_count+0x2>
    12f2:	b0 93 19 40 	sts	0x4019, r27	; 0x804019 <_ZL17led_timeout_count+0x3>
    12f6:	80 91 16 40 	lds	r24, 0x4016	; 0x804016 <_ZL17led_timeout_count>
    12fa:	90 91 17 40 	lds	r25, 0x4017	; 0x804017 <_ZL17led_timeout_count+0x1>
    12fe:	a0 91 18 40 	lds	r26, 0x4018	; 0x804018 <_ZL17led_timeout_count+0x2>
    1302:	b0 91 19 40 	lds	r27, 0x4019	; 0x804019 <_ZL17led_timeout_count+0x3>
    1306:	89 2b       	or	r24, r25
    1308:	8a 2b       	or	r24, r26
    130a:	8b 2b       	or	r24, r27
    130c:	11 f4       	brne	.+4      	; 0x1312 <__vector_41+0x76>
    130e:	4e 98       	cbi	0x09, 6	; 9
    1310:	4d 98       	cbi	0x09, 5	; 9
    1312:	80 91 16 40 	lds	r24, 0x4016	; 0x804016 <_ZL17led_timeout_count>
    1316:	90 91 17 40 	lds	r25, 0x4017	; 0x804017 <_ZL17led_timeout_count+0x1>
    131a:	a0 91 18 40 	lds	r26, 0x4018	; 0x804018 <_ZL17led_timeout_count+0x2>
    131e:	b0 91 19 40 	lds	r27, 0x4019	; 0x804019 <_ZL17led_timeout_count+0x3>
    1322:	89 2b       	or	r24, r25
    1324:	8a 2b       	or	r24, r26
    1326:	8b 2b       	or	r24, r27
    1328:	09 f4       	brne	.+2      	; 0x132c <__vector_41+0x90>
    132a:	52 c0       	rjmp	.+164    	; 0x13d0 <__vector_41+0x134>
    132c:	80 91 ef 40 	lds	r24, 0x40EF	; 0x8040ef <_ZL15red_blink_count>
    1330:	90 91 f0 40 	lds	r25, 0x40F0	; 0x8040f0 <_ZL15red_blink_count+0x1>
    1334:	89 2b       	or	r24, r25
    1336:	19 f1       	breq	.+70     	; 0x137e <__vector_41+0xe2>
    1338:	80 91 00 41 	lds	r24, 0x4100	; 0x804100 <_ZL23timer_red_blink_inhibit>
    133c:	81 11       	cpse	r24, r1
    133e:	1f c0       	rjmp	.+62     	; 0x137e <__vector_41+0xe2>
    1340:	80 91 ef 40 	lds	r24, 0x40EF	; 0x8040ef <_ZL15red_blink_count>
    1344:	90 91 f0 40 	lds	r25, 0x40F0	; 0x8040f0 <_ZL15red_blink_count+0x1>
    1348:	02 97       	sbiw	r24, 0x02	; 2
    134a:	0c f4       	brge	.+2      	; 0x134e <__vector_41+0xb2>
    134c:	4e c0       	rjmp	.+156    	; 0x13ea <__vector_41+0x14e>
    134e:	4e 9a       	sbi	0x09, 6	; 9
    1350:	80 91 ef 40 	lds	r24, 0x40EF	; 0x8040ef <_ZL15red_blink_count>
    1354:	90 91 f0 40 	lds	r25, 0x40F0	; 0x8040f0 <_ZL15red_blink_count+0x1>
    1358:	01 97       	sbiw	r24, 0x01	; 1
    135a:	80 93 ef 40 	sts	0x40EF, r24	; 0x8040ef <_ZL15red_blink_count>
    135e:	90 93 f0 40 	sts	0x40F0, r25	; 0x8040f0 <_ZL15red_blink_count+0x1>
    1362:	80 91 ef 40 	lds	r24, 0x40EF	; 0x8040ef <_ZL15red_blink_count>
    1366:	90 91 f0 40 	lds	r25, 0x40F0	; 0x8040f0 <_ZL15red_blink_count+0x1>
    136a:	01 97       	sbiw	r24, 0x01	; 1
    136c:	09 f4       	brne	.+2      	; 0x1370 <__vector_41+0xd4>
    136e:	50 c0       	rjmp	.+160    	; 0x1410 <__vector_41+0x174>
    1370:	80 91 ef 40 	lds	r24, 0x40EF	; 0x8040ef <_ZL15red_blink_count>
    1374:	90 91 f0 40 	lds	r25, 0x40F0	; 0x8040f0 <_ZL15red_blink_count+0x1>
    1378:	01 96       	adiw	r24, 0x01	; 1
    137a:	09 f4       	brne	.+2      	; 0x137e <__vector_41+0xe2>
    137c:	64 c0       	rjmp	.+200    	; 0x1446 <__vector_41+0x1aa>
    137e:	80 91 ed 40 	lds	r24, 0x40ED	; 0x8040ed <_ZL17green_blink_count>
    1382:	90 91 ee 40 	lds	r25, 0x40EE	; 0x8040ee <_ZL17green_blink_count+0x1>
    1386:	89 2b       	or	r24, r25
    1388:	19 f1       	breq	.+70     	; 0x13d0 <__vector_41+0x134>
    138a:	80 91 ff 40 	lds	r24, 0x40FF	; 0x8040ff <_ZL25timer_green_blink_inhibit>
    138e:	81 11       	cpse	r24, r1
    1390:	1f c0       	rjmp	.+62     	; 0x13d0 <__vector_41+0x134>
    1392:	80 91 ed 40 	lds	r24, 0x40ED	; 0x8040ed <_ZL17green_blink_count>
    1396:	90 91 ee 40 	lds	r25, 0x40EE	; 0x8040ee <_ZL17green_blink_count+0x1>
    139a:	02 97       	sbiw	r24, 0x02	; 2
    139c:	0c f4       	brge	.+2      	; 0x13a0 <__vector_41+0x104>
    139e:	5c c0       	rjmp	.+184    	; 0x1458 <__vector_41+0x1bc>
    13a0:	4d 9a       	sbi	0x09, 5	; 9
    13a2:	80 91 ed 40 	lds	r24, 0x40ED	; 0x8040ed <_ZL17green_blink_count>
    13a6:	90 91 ee 40 	lds	r25, 0x40EE	; 0x8040ee <_ZL17green_blink_count+0x1>
    13aa:	01 97       	sbiw	r24, 0x01	; 1
    13ac:	80 93 ed 40 	sts	0x40ED, r24	; 0x8040ed <_ZL17green_blink_count>
    13b0:	90 93 ee 40 	sts	0x40EE, r25	; 0x8040ee <_ZL17green_blink_count+0x1>
    13b4:	80 91 ed 40 	lds	r24, 0x40ED	; 0x8040ed <_ZL17green_blink_count>
    13b8:	90 91 ee 40 	lds	r25, 0x40EE	; 0x8040ee <_ZL17green_blink_count+0x1>
    13bc:	01 97       	sbiw	r24, 0x01	; 1
    13be:	09 f4       	brne	.+2      	; 0x13c2 <__vector_41+0x126>
    13c0:	5e c0       	rjmp	.+188    	; 0x147e <__vector_41+0x1e2>
    13c2:	80 91 ed 40 	lds	r24, 0x40ED	; 0x8040ed <_ZL17green_blink_count>
    13c6:	90 91 ee 40 	lds	r25, 0x40EE	; 0x8040ee <_ZL17green_blink_count+0x1>
    13ca:	01 96       	adiw	r24, 0x01	; 1
    13cc:	09 f4       	brne	.+2      	; 0x13d0 <__vector_41+0x134>
    13ce:	72 c0       	rjmp	.+228    	; 0x14b4 <__vector_41+0x218>
    13d0:	83 e0       	ldi	r24, 0x03	; 3
    13d2:	80 93 36 0b 	sts	0x0B36, r24	; 0x800b36 <__TEXT_REGION_LENGTH__+0x7e0b36>
    13d6:	bf 91       	pop	r27
    13d8:	af 91       	pop	r26
    13da:	9f 91       	pop	r25
    13dc:	8f 91       	pop	r24
    13de:	2f 91       	pop	r18
    13e0:	0f 90       	pop	r0
    13e2:	0f be       	out	0x3f, r0	; 63
    13e4:	0f 90       	pop	r0
    13e6:	1f 90       	pop	r1
    13e8:	18 95       	reti
    13ea:	80 91 ef 40 	lds	r24, 0x40EF	; 0x8040ef <_ZL15red_blink_count>
    13ee:	90 91 f0 40 	lds	r25, 0x40F0	; 0x8040f0 <_ZL15red_blink_count+0x1>
    13f2:	8f 3f       	cpi	r24, 0xFF	; 255
    13f4:	9f 4f       	sbci	r25, 0xFF	; 255
    13f6:	0c f0       	brlt	.+2      	; 0x13fa <__vector_41+0x15e>
    13f8:	b4 cf       	rjmp	.-152    	; 0x1362 <__vector_41+0xc6>
    13fa:	4e 98       	cbi	0x09, 6	; 9
    13fc:	80 91 ef 40 	lds	r24, 0x40EF	; 0x8040ef <_ZL15red_blink_count>
    1400:	90 91 f0 40 	lds	r25, 0x40F0	; 0x8040f0 <_ZL15red_blink_count+0x1>
    1404:	01 96       	adiw	r24, 0x01	; 1
    1406:	80 93 ef 40 	sts	0x40EF, r24	; 0x8040ef <_ZL15red_blink_count>
    140a:	90 93 f0 40 	sts	0x40F0, r25	; 0x8040f0 <_ZL15red_blink_count+0x1>
    140e:	a9 cf       	rjmp	.-174    	; 0x1362 <__vector_41+0xc6>
    1410:	80 91 f5 40 	lds	r24, 0x40F5	; 0x8040f5 <_ZL20red_blink_off_period>
    1414:	90 91 f6 40 	lds	r25, 0x40F6	; 0x8040f6 <_ZL20red_blink_off_period+0x1>
    1418:	89 2b       	or	r24, r25
    141a:	61 f0       	breq	.+24     	; 0x1434 <__vector_41+0x198>
    141c:	80 91 f5 40 	lds	r24, 0x40F5	; 0x8040f5 <_ZL20red_blink_off_period>
    1420:	90 91 f6 40 	lds	r25, 0x40F6	; 0x8040f6 <_ZL20red_blink_off_period+0x1>
    1424:	91 95       	neg	r25
    1426:	81 95       	neg	r24
    1428:	91 09       	sbc	r25, r1
    142a:	80 93 ef 40 	sts	0x40EF, r24	; 0x8040ef <_ZL15red_blink_count>
    142e:	90 93 f0 40 	sts	0x40F0, r25	; 0x8040f0 <_ZL15red_blink_count+0x1>
    1432:	a5 cf       	rjmp	.-182    	; 0x137e <__vector_41+0xe2>
    1434:	80 91 f7 40 	lds	r24, 0x40F7	; 0x8040f7 <_ZL19red_blink_on_period>
    1438:	90 91 f8 40 	lds	r25, 0x40F8	; 0x8040f8 <_ZL19red_blink_on_period+0x1>
    143c:	80 93 ef 40 	sts	0x40EF, r24	; 0x8040ef <_ZL15red_blink_count>
    1440:	90 93 f0 40 	sts	0x40F0, r25	; 0x8040f0 <_ZL15red_blink_count+0x1>
    1444:	9c cf       	rjmp	.-200    	; 0x137e <__vector_41+0xe2>
    1446:	80 91 f7 40 	lds	r24, 0x40F7	; 0x8040f7 <_ZL19red_blink_on_period>
    144a:	90 91 f8 40 	lds	r25, 0x40F8	; 0x8040f8 <_ZL19red_blink_on_period+0x1>
    144e:	80 93 ef 40 	sts	0x40EF, r24	; 0x8040ef <_ZL15red_blink_count>
    1452:	90 93 f0 40 	sts	0x40F0, r25	; 0x8040f0 <_ZL15red_blink_count+0x1>
    1456:	93 cf       	rjmp	.-218    	; 0x137e <__vector_41+0xe2>
    1458:	80 91 ed 40 	lds	r24, 0x40ED	; 0x8040ed <_ZL17green_blink_count>
    145c:	90 91 ee 40 	lds	r25, 0x40EE	; 0x8040ee <_ZL17green_blink_count+0x1>
    1460:	8f 3f       	cpi	r24, 0xFF	; 255
    1462:	9f 4f       	sbci	r25, 0xFF	; 255
    1464:	0c f0       	brlt	.+2      	; 0x1468 <__vector_41+0x1cc>
    1466:	a6 cf       	rjmp	.-180    	; 0x13b4 <__vector_41+0x118>
    1468:	4d 98       	cbi	0x09, 5	; 9
    146a:	80 91 ed 40 	lds	r24, 0x40ED	; 0x8040ed <_ZL17green_blink_count>
    146e:	90 91 ee 40 	lds	r25, 0x40EE	; 0x8040ee <_ZL17green_blink_count+0x1>
    1472:	01 96       	adiw	r24, 0x01	; 1
    1474:	80 93 ed 40 	sts	0x40ED, r24	; 0x8040ed <_ZL17green_blink_count>
    1478:	90 93 ee 40 	sts	0x40EE, r25	; 0x8040ee <_ZL17green_blink_count+0x1>
    147c:	9b cf       	rjmp	.-202    	; 0x13b4 <__vector_41+0x118>
    147e:	80 91 f1 40 	lds	r24, 0x40F1	; 0x8040f1 <_ZL22green_blink_off_period>
    1482:	90 91 f2 40 	lds	r25, 0x40F2	; 0x8040f2 <_ZL22green_blink_off_period+0x1>
    1486:	89 2b       	or	r24, r25
    1488:	61 f0       	breq	.+24     	; 0x14a2 <__vector_41+0x206>
    148a:	80 91 f1 40 	lds	r24, 0x40F1	; 0x8040f1 <_ZL22green_blink_off_period>
    148e:	90 91 f2 40 	lds	r25, 0x40F2	; 0x8040f2 <_ZL22green_blink_off_period+0x1>
    1492:	91 95       	neg	r25
    1494:	81 95       	neg	r24
    1496:	91 09       	sbc	r25, r1
    1498:	80 93 ed 40 	sts	0x40ED, r24	; 0x8040ed <_ZL17green_blink_count>
    149c:	90 93 ee 40 	sts	0x40EE, r25	; 0x8040ee <_ZL17green_blink_count+0x1>
    14a0:	97 cf       	rjmp	.-210    	; 0x13d0 <__vector_41+0x134>
    14a2:	80 91 f3 40 	lds	r24, 0x40F3	; 0x8040f3 <_ZL21green_blink_on_period>
    14a6:	90 91 f4 40 	lds	r25, 0x40F4	; 0x8040f4 <_ZL21green_blink_on_period+0x1>
    14aa:	80 93 ed 40 	sts	0x40ED, r24	; 0x8040ed <_ZL17green_blink_count>
    14ae:	90 93 ee 40 	sts	0x40EE, r25	; 0x8040ee <_ZL17green_blink_count+0x1>
    14b2:	8e cf       	rjmp	.-228    	; 0x13d0 <__vector_41+0x134>
    14b4:	80 91 f3 40 	lds	r24, 0x40F3	; 0x8040f3 <_ZL21green_blink_on_period>
    14b8:	90 91 f4 40 	lds	r25, 0x40F4	; 0x8040f4 <_ZL21green_blink_on_period+0x1>
    14bc:	80 93 ed 40 	sts	0x40ED, r24	; 0x8040ed <_ZL17green_blink_count>
    14c0:	90 93 ee 40 	sts	0x40EE, r25	; 0x8040ee <_ZL17green_blink_count+0x1>
    14c4:	85 cf       	rjmp	.-246    	; 0x13d0 <__vector_41+0x134>

000014c6 <_ZN4leds6activeEv>:
    14c6:	80 91 16 40 	lds	r24, 0x4016	; 0x804016 <_ZL17led_timeout_count>
    14ca:	90 91 17 40 	lds	r25, 0x4017	; 0x804017 <_ZL17led_timeout_count+0x1>
    14ce:	a0 91 18 40 	lds	r26, 0x4018	; 0x804018 <_ZL17led_timeout_count+0x2>
    14d2:	b0 91 19 40 	lds	r27, 0x4019	; 0x804019 <_ZL17led_timeout_count+0x3>
    14d6:	89 2b       	or	r24, r25
    14d8:	8a 2b       	or	r24, r26
    14da:	8b 2b       	or	r24, r27
    14dc:	21 f0       	breq	.+8      	; 0x14e6 <_ZN4leds6activeEv+0x20>
    14de:	80 91 35 0b 	lds	r24, 0x0B35	; 0x800b35 <__TEXT_REGION_LENGTH__+0x7e0b35>
    14e2:	81 70       	andi	r24, 0x01	; 1
    14e4:	08 95       	ret
    14e6:	80 e0       	ldi	r24, 0x00	; 0
    14e8:	08 95       	ret

000014ea <_ZN4leds10deactivateEv>:
    14ea:	e0 e3       	ldi	r30, 0x30	; 48
    14ec:	fb e0       	ldi	r31, 0x0B	; 11
    14ee:	85 81       	ldd	r24, Z+5	; 0x05
    14f0:	8e 7f       	andi	r24, 0xFE	; 254
    14f2:	85 83       	std	Z+5, r24	; 0x05
    14f4:	4e 98       	cbi	0x09, 6	; 9
    14f6:	4d 98       	cbi	0x09, 5	; 9
    14f8:	80 e4       	ldi	r24, 0x40	; 64
    14fa:	90 e4       	ldi	r25, 0x40	; 64
    14fc:	0e 94 67 07 	call	0xece	; 0xece <_ZN18CircularStringBuff5resetEv>
    1500:	81 e0       	ldi	r24, 0x01	; 1
    1502:	80 93 ff 40 	sts	0x40FF, r24	; 0x8040ff <_ZL25timer_green_blink_inhibit>
    1506:	80 93 00 41 	sts	0x4100, r24	; 0x804100 <_ZL23timer_red_blink_inhibit>
    150a:	10 92 16 40 	sts	0x4016, r1	; 0x804016 <_ZL17led_timeout_count>
    150e:	10 92 17 40 	sts	0x4017, r1	; 0x804017 <_ZL17led_timeout_count+0x1>
    1512:	10 92 18 40 	sts	0x4018, r1	; 0x804018 <_ZL17led_timeout_count+0x2>
    1516:	10 92 19 40 	sts	0x4019, r1	; 0x804019 <_ZL17led_timeout_count+0x3>
    151a:	08 95       	ret

0000151c <_ZN4leds5blinkE7Blink_tb>:
	blink(blinkMode, false);
}

void leds::blink(Blink_t blinkMode, bool resetTimeout)
{
	if(resetTimeout)
    151c:	44 23       	and	r20, r20
    151e:	61 f0       	breq	.+24     	; 0x1538 <_ZN4leds5blinkE7Blink_tb+0x1c>
	{
		led_timeout_count = LED_TIMEOUT_DELAY;
    1520:	80 e6       	ldi	r24, 0x60	; 96
    1522:	9a ee       	ldi	r25, 0xEA	; 234
    1524:	a0 e0       	ldi	r26, 0x00	; 0
    1526:	b0 e0       	ldi	r27, 0x00	; 0
    1528:	80 93 16 40 	sts	0x4016, r24	; 0x804016 <_ZL17led_timeout_count>
    152c:	90 93 17 40 	sts	0x4017, r25	; 0x804017 <_ZL17led_timeout_count+0x1>
    1530:	a0 93 18 40 	sts	0x4018, r26	; 0x804018 <_ZL17led_timeout_count+0x2>
    1534:	b0 93 19 40 	sts	0x4019, r27	; 0x804019 <_ZL17led_timeout_count+0x3>
	}
	
	if(!led_timeout_count && (blinkMode != LEDS_OFF)) return;
    1538:	80 91 16 40 	lds	r24, 0x4016	; 0x804016 <_ZL17led_timeout_count>
    153c:	90 91 17 40 	lds	r25, 0x4017	; 0x804017 <_ZL17led_timeout_count+0x1>
    1540:	a0 91 18 40 	lds	r26, 0x4018	; 0x804018 <_ZL17led_timeout_count+0x2>
    1544:	b0 91 19 40 	lds	r27, 0x4019	; 0x804019 <_ZL17led_timeout_count+0x3>
    1548:	89 2b       	or	r24, r25
    154a:	8a 2b       	or	r24, r26
    154c:	8b 2b       	or	r24, r27
    154e:	91 f4       	brne	.+36     	; 0x1574 <_ZN4leds5blinkE7Blink_tb+0x58>
    1550:	61 15       	cp	r22, r1
    1552:	71 05       	cpc	r23, r1
    1554:	71 f4       	brne	.+28     	; 0x1572 <_ZN4leds5blinkE7Blink_tb+0x56>
	
	bool isRed = ((blinkMode == LEDS_RED_OFF) || (blinkMode == LEDS_RED_BLINK_FAST) || (blinkMode == LEDS_RED_BLINK_SLOW) || (blinkMode == LEDS_RED_ON_CONSTANT));
    1556:	81 e0       	ldi	r24, 0x01	; 1
    1558:	67 30       	cpi	r22, 0x07	; 7
    155a:	71 05       	cpc	r23, r1
    155c:	09 f0       	breq	.+2      	; 0x1560 <_ZN4leds5blinkE7Blink_tb+0x44>
    155e:	80 e0       	ldi	r24, 0x00	; 0
	bool isGreen = ((blinkMode == LEDS_GREEN_OFF) || (blinkMode == LEDS_GREEN_BLINK_FAST) || (blinkMode == LEDS_GREEN_BLINK_SLOW) || (blinkMode == LEDS_GREEN_ON_CONSTANT));
    1560:	9b 01       	movw	r18, r22
    1562:	25 50       	subi	r18, 0x05	; 5
    1564:	31 09       	sbc	r19, r1
    1566:	22 30       	cpi	r18, 0x02	; 2
    1568:	31 05       	cpc	r19, r1
    156a:	08 f0       	brcs	.+2      	; 0x156e <_ZN4leds5blinkE7Blink_tb+0x52>
    156c:	45 c0       	rjmp	.+138    	; 0x15f8 <_ZN4leds5blinkE7Blink_tb+0xdc>
    156e:	21 e0       	ldi	r18, 0x01	; 1
    1570:	0e c0       	rjmp	.+28     	; 0x158e <_ZN4leds5blinkE7Blink_tb+0x72>
    1572:	08 95       	ret
		led_timeout_count = LED_TIMEOUT_DELAY;
	}
	
	if(!led_timeout_count && (blinkMode != LEDS_OFF)) return;
	
	bool isRed = ((blinkMode == LEDS_RED_OFF) || (blinkMode == LEDS_RED_BLINK_FAST) || (blinkMode == LEDS_RED_BLINK_SLOW) || (blinkMode == LEDS_RED_ON_CONSTANT));
    1574:	61 30       	cpi	r22, 0x01	; 1
    1576:	71 05       	cpc	r23, r1
    1578:	21 f0       	breq	.+8      	; 0x1582 <_ZN4leds5blinkE7Blink_tb+0x66>
    157a:	cb 01       	movw	r24, r22
    157c:	03 97       	sbiw	r24, 0x03	; 3
    157e:	02 97       	sbiw	r24, 0x02	; 2
    1580:	68 f5       	brcc	.+90     	; 0x15dc <_ZN4leds5blinkE7Blink_tb+0xc0>
	bool isGreen = ((blinkMode == LEDS_GREEN_OFF) || (blinkMode == LEDS_GREEN_BLINK_FAST) || (blinkMode == LEDS_GREEN_BLINK_SLOW) || (blinkMode == LEDS_GREEN_ON_CONSTANT));
    1582:	21 e0       	ldi	r18, 0x01	; 1
    1584:	68 30       	cpi	r22, 0x08	; 8
    1586:	71 05       	cpc	r23, r1
    1588:	09 f0       	breq	.+2      	; 0x158c <_ZN4leds5blinkE7Blink_tb+0x70>
    158a:	20 e0       	ldi	r18, 0x00	; 0
    158c:	81 e0       	ldi	r24, 0x01	; 1
	bool isBoth = !isRed && !isGreen;	
		
	if((isRed && (blinkMode != lastRedBlinkSetting)) || (isGreen && (blinkMode != lastGreenBlinkSetting)) || (isBoth && (blinkMode != lastBothBlinkSetting)))
    158e:	88 23       	and	r24, r24
    1590:	09 f4       	brne	.+2      	; 0x1594 <_ZN4leds5blinkE7Blink_tb+0x78>
    1592:	46 c0       	rjmp	.+140    	; 0x1620 <_ZN4leds5blinkE7Blink_tb+0x104>
    1594:	40 91 fd 40 	lds	r20, 0x40FD	; 0x8040fd <_ZL19lastRedBlinkSetting>
    1598:	50 91 fe 40 	lds	r21, 0x40FE	; 0x8040fe <_ZL19lastRedBlinkSetting+0x1>
    159c:	46 17       	cp	r20, r22
    159e:	57 07       	cpc	r21, r23
    15a0:	09 f4       	brne	.+2      	; 0x15a4 <_ZN4leds5blinkE7Blink_tb+0x88>
    15a2:	3e c0       	rjmp	.+124    	; 0x1620 <_ZN4leds5blinkE7Blink_tb+0x104>
    15a4:	81 e0       	ldi	r24, 0x01	; 1
	{
		TCB3.INTCTRL &= ~TCB_CAPT_bm;   /* Capture or Timeout: disabled */
    15a6:	e0 e3       	ldi	r30, 0x30	; 48
    15a8:	fb e0       	ldi	r31, 0x0B	; 11
    15aa:	95 81       	ldd	r25, Z+5	; 0x05
    15ac:	9e 7f       	andi	r25, 0xFE	; 254
    15ae:	95 83       	std	Z+5, r25	; 0x05

		switch(blinkMode)
    15b0:	6d 30       	cpi	r22, 0x0D	; 13
    15b2:	71 05       	cpc	r23, r1
    15b4:	08 f0       	brcs	.+2      	; 0x15b8 <_ZN4leds5blinkE7Blink_tb+0x9c>
    15b6:	4f c0       	rjmp	.+158    	; 0x1656 <_ZN4leds5blinkE7Blink_tb+0x13a>
    15b8:	fb 01       	movw	r30, r22
    15ba:	ef 51       	subi	r30, 0x1F	; 31
    15bc:	f5 4f       	sbci	r31, 0xF5	; 245
    15be:	0c 94 f4 16 	jmp	0x2de8	; 0x2de8 <__tablejump2__>
    15c2:	1d 0b       	sbc	r17, r29
    15c4:	3a 0b       	sbc	r19, r26
    15c6:	42 0b       	sbc	r20, r18
    15c8:	4a 0b       	sbc	r20, r26
    15ca:	7e 0b       	sbc	r23, r30
    15cc:	64 0b       	sbc	r22, r20
    15ce:	98 0b       	sbc	r25, r24
    15d0:	6c 0c       	add	r6, r12
    15d2:	84 0c       	add	r8, r4
    15d4:	40 0c       	add	r4, r0
    15d6:	12 0c       	add	r1, r2
    15d8:	e3 0b       	sbc	r30, r19
    15da:	b2 0b       	sbc	r27, r18
		led_timeout_count = LED_TIMEOUT_DELAY;
	}
	
	if(!led_timeout_count && (blinkMode != LEDS_OFF)) return;
	
	bool isRed = ((blinkMode == LEDS_RED_OFF) || (blinkMode == LEDS_RED_BLINK_FAST) || (blinkMode == LEDS_RED_BLINK_SLOW) || (blinkMode == LEDS_RED_ON_CONSTANT));
    15dc:	81 e0       	ldi	r24, 0x01	; 1
    15de:	67 30       	cpi	r22, 0x07	; 7
    15e0:	71 05       	cpc	r23, r1
    15e2:	09 f0       	breq	.+2      	; 0x15e6 <_ZN4leds5blinkE7Blink_tb+0xca>
    15e4:	80 e0       	ldi	r24, 0x00	; 0
	bool isGreen = ((blinkMode == LEDS_GREEN_OFF) || (blinkMode == LEDS_GREEN_BLINK_FAST) || (blinkMode == LEDS_GREEN_BLINK_SLOW) || (blinkMode == LEDS_GREEN_ON_CONSTANT));
    15e6:	62 30       	cpi	r22, 0x02	; 2
    15e8:	71 05       	cpc	r23, r1
    15ea:	09 f0       	breq	.+2      	; 0x15ee <_ZN4leds5blinkE7Blink_tb+0xd2>
    15ec:	b9 cf       	rjmp	.-142    	; 0x1560 <_ZN4leds5blinkE7Blink_tb+0x44>
	bool isBoth = !isRed && !isGreen;	
		
	if((isRed && (blinkMode != lastRedBlinkSetting)) || (isGreen && (blinkMode != lastGreenBlinkSetting)) || (isBoth && (blinkMode != lastBothBlinkSetting)))
    15ee:	21 e0       	ldi	r18, 0x01	; 1
    15f0:	67 30       	cpi	r22, 0x07	; 7
    15f2:	71 05       	cpc	r23, r1
    15f4:	79 f2       	breq	.-98     	; 0x1594 <_ZN4leds5blinkE7Blink_tb+0x78>
    15f6:	17 c0       	rjmp	.+46     	; 0x1626 <_ZN4leds5blinkE7Blink_tb+0x10a>
	}
	
	if(!led_timeout_count && (blinkMode != LEDS_OFF)) return;
	
	bool isRed = ((blinkMode == LEDS_RED_OFF) || (blinkMode == LEDS_RED_BLINK_FAST) || (blinkMode == LEDS_RED_BLINK_SLOW) || (blinkMode == LEDS_RED_ON_CONSTANT));
	bool isGreen = ((blinkMode == LEDS_GREEN_OFF) || (blinkMode == LEDS_GREEN_BLINK_FAST) || (blinkMode == LEDS_GREEN_BLINK_SLOW) || (blinkMode == LEDS_GREEN_ON_CONSTANT));
    15f8:	21 e0       	ldi	r18, 0x01	; 1
    15fa:	68 30       	cpi	r22, 0x08	; 8
    15fc:	71 05       	cpc	r23, r1
    15fe:	09 f0       	breq	.+2      	; 0x1602 <_ZN4leds5blinkE7Blink_tb+0xe6>
    1600:	20 e0       	ldi	r18, 0x00	; 0
	bool isBoth = !isRed && !isGreen;	
    1602:	81 11       	cpse	r24, r1
    1604:	c7 cf       	rjmp	.-114    	; 0x1594 <_ZN4leds5blinkE7Blink_tb+0x78>
    1606:	68 30       	cpi	r22, 0x08	; 8
    1608:	71 05       	cpc	r23, r1
    160a:	69 f0       	breq	.+26     	; 0x1626 <_ZN4leds5blinkE7Blink_tb+0x10a>
		
	if((isRed && (blinkMode != lastRedBlinkSetting)) || (isGreen && (blinkMode != lastGreenBlinkSetting)) || (isBoth && (blinkMode != lastBothBlinkSetting)))
    160c:	20 91 f9 40 	lds	r18, 0x40F9	; 0x8040f9 <_ZL20lastBothBlinkSetting>
    1610:	30 91 fa 40 	lds	r19, 0x40FA	; 0x8040fa <_ZL20lastBothBlinkSetting+0x1>
    1614:	26 17       	cp	r18, r22
    1616:	37 07       	cpc	r19, r23
    1618:	09 f4       	brne	.+2      	; 0x161c <_ZN4leds5blinkE7Blink_tb+0x100>
    161a:	98 c1       	rjmp	.+816    	; 0x194c <_ZN4leds5blinkE7Blink_tb+0x430>
    161c:	28 2f       	mov	r18, r24
    161e:	c3 cf       	rjmp	.-122    	; 0x15a6 <_ZN4leds5blinkE7Blink_tb+0x8a>
    1620:	22 23       	and	r18, r18
    1622:	09 f4       	brne	.+2      	; 0x1626 <_ZN4leds5blinkE7Blink_tb+0x10a>
    1624:	91 c1       	rjmp	.+802    	; 0x1948 <_ZN4leds5blinkE7Blink_tb+0x42c>
    1626:	20 91 fb 40 	lds	r18, 0x40FB	; 0x8040fb <_ZL21lastGreenBlinkSetting>
    162a:	30 91 fc 40 	lds	r19, 0x40FC	; 0x8040fc <_ZL21lastGreenBlinkSetting+0x1>
    162e:	26 17       	cp	r18, r22
    1630:	37 07       	cpc	r19, r23
    1632:	09 f4       	brne	.+2      	; 0x1636 <_ZN4leds5blinkE7Blink_tb+0x11a>
    1634:	81 c1       	rjmp	.+770    	; 0x1938 <_ZN4leds5blinkE7Blink_tb+0x41c>
    1636:	21 e0       	ldi	r18, 0x01	; 1
    1638:	b6 cf       	rjmp	.-148    	; 0x15a6 <_ZN4leds5blinkE7Blink_tb+0x8a>

		switch(blinkMode)
		{
			case LEDS_OFF:
			{
				red_blink_count = 0;
    163a:	10 92 ef 40 	sts	0x40EF, r1	; 0x8040ef <_ZL15red_blink_count>
    163e:	10 92 f0 40 	sts	0x40F0, r1	; 0x8040f0 <_ZL15red_blink_count+0x1>
				green_blink_count = 0;
    1642:	10 92 ed 40 	sts	0x40ED, r1	; 0x8040ed <_ZL17green_blink_count>
    1646:	10 92 ee 40 	sts	0x40EE, r1	; 0x8040ee <_ZL17green_blink_count+0x1>
    164a:	4e 98       	cbi	0x09, 6	; 9
    164c:	4d 98       	cbi	0x09, 5	; 9
				LED_set_RED_level(OFF);
				LED_set_GREEN_level(OFF);
				red_led_configured = false;
    164e:	10 92 ec 40 	sts	0x40EC, r1	; 0x8040ec <_ZL18red_led_configured>
				green_led_configured = false;
    1652:	10 92 eb 40 	sts	0x40EB, r1	; 0x8040eb <_ZL20green_led_configured>
				
			}
			break;
		}
		
		TCB3.INTCTRL |= TCB_CAPT_bm;   /* Capture or Timeout: enabled */
    1656:	e0 e3       	ldi	r30, 0x30	; 48
    1658:	fb e0       	ldi	r31, 0x0B	; 11
    165a:	95 81       	ldd	r25, Z+5	; 0x05
    165c:	91 60       	ori	r25, 0x01	; 1
    165e:	95 83       	std	Z+5, r25	; 0x05
	}
	
	if(isRed)
    1660:	81 11       	cpse	r24, r1
    1662:	6d c1       	rjmp	.+730    	; 0x193e <_ZN4leds5blinkE7Blink_tb+0x422>
	{
		lastRedBlinkSetting = blinkMode;
	}
	else if(isGreen)
    1664:	22 23       	and	r18, r18
    1666:	09 f4       	brne	.+2      	; 0x166a <_ZN4leds5blinkE7Blink_tb+0x14e>
    1668:	71 c1       	rjmp	.+738    	; 0x194c <_ZN4leds5blinkE7Blink_tb+0x430>
	{
		lastGreenBlinkSetting = blinkMode;
    166a:	60 93 fb 40 	sts	0x40FB, r22	; 0x8040fb <_ZL21lastGreenBlinkSetting>
    166e:	70 93 fc 40 	sts	0x40FC, r23	; 0x8040fc <_ZL21lastGreenBlinkSetting+0x1>
    1672:	08 95       	ret
    1674:	4e 98       	cbi	0x09, 6	; 9
			break;
			
			case LEDS_RED_OFF:
			{
				LED_set_RED_level(OFF);
				red_blink_count = 0;
    1676:	10 92 ef 40 	sts	0x40EF, r1	; 0x8040ef <_ZL15red_blink_count>
    167a:	10 92 f0 40 	sts	0x40F0, r1	; 0x8040f0 <_ZL15red_blink_count+0x1>
				red_led_configured = false;
    167e:	10 92 ec 40 	sts	0x40EC, r1	; 0x8040ec <_ZL18red_led_configured>
			}
			break;
    1682:	e9 cf       	rjmp	.-46     	; 0x1656 <_ZN4leds5blinkE7Blink_tb+0x13a>
    1684:	4d 98       	cbi	0x09, 5	; 9
			
			case LEDS_GREEN_OFF:
			{
				LED_set_GREEN_level(OFF);
				green_blink_count = 0;
    1686:	10 92 ed 40 	sts	0x40ED, r1	; 0x8040ed <_ZL17green_blink_count>
    168a:	10 92 ee 40 	sts	0x40EE, r1	; 0x8040ee <_ZL17green_blink_count+0x1>
				green_led_configured = false;
    168e:	10 92 eb 40 	sts	0x40EB, r1	; 0x8040eb <_ZL20green_led_configured>
			}
			break;
    1692:	e1 cf       	rjmp	.-62     	; 0x1656 <_ZN4leds5blinkE7Blink_tb+0x13a>
			
			case LEDS_RED_BLINK_FAST:
			{
				red_blink_on_period = BRIEF_ON;
    1694:	4f e0       	ldi	r20, 0x0F	; 15
    1696:	50 e0       	ldi	r21, 0x00	; 0
    1698:	40 93 f7 40 	sts	0x40F7, r20	; 0x8040f7 <_ZL19red_blink_on_period>
    169c:	50 93 f8 40 	sts	0x40F8, r21	; 0x8040f8 <_ZL19red_blink_on_period+0x1>
				red_blink_off_period = BRIEF_OFF;
    16a0:	42 e3       	ldi	r20, 0x32	; 50
    16a2:	50 e0       	ldi	r21, 0x00	; 0
    16a4:	40 93 f5 40 	sts	0x40F5, r20	; 0x8040f5 <_ZL20red_blink_off_period>
    16a8:	50 93 f6 40 	sts	0x40F6, r21	; 0x8040f6 <_ZL20red_blink_off_period+0x1>
				red_blink_count = red_blink_on_period;	
    16ac:	40 91 f7 40 	lds	r20, 0x40F7	; 0x8040f7 <_ZL19red_blink_on_period>
    16b0:	50 91 f8 40 	lds	r21, 0x40F8	; 0x8040f8 <_ZL19red_blink_on_period+0x1>
    16b4:	40 93 ef 40 	sts	0x40EF, r20	; 0x8040ef <_ZL15red_blink_count>
    16b8:	50 93 f0 40 	sts	0x40F0, r21	; 0x8040f0 <_ZL15red_blink_count+0x1>
				red_led_configured = true;			
    16bc:	91 e0       	ldi	r25, 0x01	; 1
    16be:	90 93 ec 40 	sts	0x40EC, r25	; 0x8040ec <_ZL18red_led_configured>
				timer_red_blink_inhibit = false; /* Enable timer LED control */
    16c2:	10 92 00 41 	sts	0x4100, r1	; 0x804100 <_ZL23timer_red_blink_inhibit>
			}
			break;
    16c6:	c7 cf       	rjmp	.-114    	; 0x1656 <_ZN4leds5blinkE7Blink_tb+0x13a>
			
			case LEDS_GREEN_BLINK_FAST:
			{
				green_blink_on_period = BRIEF_ON;
    16c8:	4f e0       	ldi	r20, 0x0F	; 15
    16ca:	50 e0       	ldi	r21, 0x00	; 0
    16cc:	40 93 f3 40 	sts	0x40F3, r20	; 0x8040f3 <_ZL21green_blink_on_period>
    16d0:	50 93 f4 40 	sts	0x40F4, r21	; 0x8040f4 <_ZL21green_blink_on_period+0x1>
				green_blink_off_period = BRIEF_OFF;	
    16d4:	42 e3       	ldi	r20, 0x32	; 50
    16d6:	50 e0       	ldi	r21, 0x00	; 0
    16d8:	40 93 f1 40 	sts	0x40F1, r20	; 0x8040f1 <_ZL22green_blink_off_period>
    16dc:	50 93 f2 40 	sts	0x40F2, r21	; 0x8040f2 <_ZL22green_blink_off_period+0x1>
				green_blink_count = green_blink_on_period;			
    16e0:	40 91 f3 40 	lds	r20, 0x40F3	; 0x8040f3 <_ZL21green_blink_on_period>
    16e4:	50 91 f4 40 	lds	r21, 0x40F4	; 0x8040f4 <_ZL21green_blink_on_period+0x1>
    16e8:	40 93 ed 40 	sts	0x40ED, r20	; 0x8040ed <_ZL17green_blink_count>
    16ec:	50 93 ee 40 	sts	0x40EE, r21	; 0x8040ee <_ZL17green_blink_count+0x1>
				green_led_configured = true;			
    16f0:	91 e0       	ldi	r25, 0x01	; 1
    16f2:	90 93 eb 40 	sts	0x40EB, r25	; 0x8040eb <_ZL20green_led_configured>
				timer_green_blink_inhibit = false; /* Enable timer LED control */
    16f6:	10 92 ff 40 	sts	0x40FF, r1	; 0x8040ff <_ZL25timer_green_blink_inhibit>
			}
			break;
    16fa:	ad cf       	rjmp	.-166    	; 0x1656 <_ZN4leds5blinkE7Blink_tb+0x13a>
			
			case LEDS_RED_BLINK_SLOW:
			{
				red_blink_on_period = SLOW_ON;
    16fc:	49 e1       	ldi	r20, 0x19	; 25
    16fe:	50 e0       	ldi	r21, 0x00	; 0
    1700:	40 93 f7 40 	sts	0x40F7, r20	; 0x8040f7 <_ZL19red_blink_on_period>
    1704:	50 93 f8 40 	sts	0x40F8, r21	; 0x8040f8 <_ZL19red_blink_on_period+0x1>
				red_blink_off_period = SLOW_OFF;
    1708:	44 ef       	ldi	r20, 0xF4	; 244
    170a:	51 e0       	ldi	r21, 0x01	; 1
    170c:	40 93 f5 40 	sts	0x40F5, r20	; 0x8040f5 <_ZL20red_blink_off_period>
    1710:	50 93 f6 40 	sts	0x40F6, r21	; 0x8040f6 <_ZL20red_blink_off_period+0x1>
				red_blink_count = red_blink_on_period;				
    1714:	40 91 f7 40 	lds	r20, 0x40F7	; 0x8040f7 <_ZL19red_blink_on_period>
    1718:	50 91 f8 40 	lds	r21, 0x40F8	; 0x8040f8 <_ZL19red_blink_on_period+0x1>
    171c:	40 93 ef 40 	sts	0x40EF, r20	; 0x8040ef <_ZL15red_blink_count>
    1720:	50 93 f0 40 	sts	0x40F0, r21	; 0x8040f0 <_ZL15red_blink_count+0x1>
				red_led_configured = true;			
    1724:	91 e0       	ldi	r25, 0x01	; 1
    1726:	90 93 ec 40 	sts	0x40EC, r25	; 0x8040ec <_ZL18red_led_configured>
				timer_red_blink_inhibit = false; /* Enable timer LED control */
    172a:	10 92 00 41 	sts	0x4100, r1	; 0x804100 <_ZL23timer_red_blink_inhibit>
			}
			break;
    172e:	93 cf       	rjmp	.-218    	; 0x1656 <_ZN4leds5blinkE7Blink_tb+0x13a>
			
			case LEDS_GREEN_BLINK_SLOW:
			{
				green_blink_on_period = SLOW_ON;
    1730:	49 e1       	ldi	r20, 0x19	; 25
    1732:	50 e0       	ldi	r21, 0x00	; 0
    1734:	40 93 f3 40 	sts	0x40F3, r20	; 0x8040f3 <_ZL21green_blink_on_period>
    1738:	50 93 f4 40 	sts	0x40F4, r21	; 0x8040f4 <_ZL21green_blink_on_period+0x1>
				green_blink_off_period = SLOW_OFF;	
    173c:	44 ef       	ldi	r20, 0xF4	; 244
    173e:	51 e0       	ldi	r21, 0x01	; 1
    1740:	40 93 f1 40 	sts	0x40F1, r20	; 0x8040f1 <_ZL22green_blink_off_period>
    1744:	50 93 f2 40 	sts	0x40F2, r21	; 0x8040f2 <_ZL22green_blink_off_period+0x1>
				green_blink_count = green_blink_on_period;			
    1748:	40 91 f3 40 	lds	r20, 0x40F3	; 0x8040f3 <_ZL21green_blink_on_period>
    174c:	50 91 f4 40 	lds	r21, 0x40F4	; 0x8040f4 <_ZL21green_blink_on_period+0x1>
    1750:	40 93 ed 40 	sts	0x40ED, r20	; 0x8040ed <_ZL17green_blink_count>
    1754:	50 93 ee 40 	sts	0x40EE, r21	; 0x8040ee <_ZL17green_blink_count+0x1>
				green_led_configured = true;			
    1758:	91 e0       	ldi	r25, 0x01	; 1
    175a:	90 93 eb 40 	sts	0x40EB, r25	; 0x8040eb <_ZL20green_led_configured>
				timer_green_blink_inhibit = false; /* Enable timer LED control */
    175e:	10 92 ff 40 	sts	0x40FF, r1	; 0x8040ff <_ZL25timer_green_blink_inhibit>
			}
			break;
    1762:	79 cf       	rjmp	.-270    	; 0x1656 <_ZN4leds5blinkE7Blink_tb+0x13a>
			
			case LEDS_RED_THEN_GREEN_BLINK_SLOW:
			{
				green_blink_on_period = SLOW_ON;
    1764:	a9 e1       	ldi	r26, 0x19	; 25
    1766:	b0 e0       	ldi	r27, 0x00	; 0
    1768:	a0 93 f3 40 	sts	0x40F3, r26	; 0x8040f3 <_ZL21green_blink_on_period>
    176c:	b0 93 f4 40 	sts	0x40F4, r27	; 0x8040f4 <_ZL21green_blink_on_period+0x1>
				green_blink_off_period = SLOW_OFF;	
    1770:	e4 ef       	ldi	r30, 0xF4	; 244
    1772:	f1 e0       	ldi	r31, 0x01	; 1
    1774:	e0 93 f1 40 	sts	0x40F1, r30	; 0x8040f1 <_ZL22green_blink_off_period>
    1778:	f0 93 f2 40 	sts	0x40F2, r31	; 0x8040f2 <_ZL22green_blink_off_period+0x1>
				green_blink_count = -green_blink_on_period;			
    177c:	40 91 f3 40 	lds	r20, 0x40F3	; 0x8040f3 <_ZL21green_blink_on_period>
    1780:	50 91 f4 40 	lds	r21, 0x40F4	; 0x8040f4 <_ZL21green_blink_on_period+0x1>
    1784:	51 95       	neg	r21
    1786:	41 95       	neg	r20
    1788:	51 09       	sbc	r21, r1
    178a:	40 93 ed 40 	sts	0x40ED, r20	; 0x8040ed <_ZL17green_blink_count>
    178e:	50 93 ee 40 	sts	0x40EE, r21	; 0x8040ee <_ZL17green_blink_count+0x1>
				red_blink_on_period = SLOW_ON;
    1792:	a0 93 f7 40 	sts	0x40F7, r26	; 0x8040f7 <_ZL19red_blink_on_period>
    1796:	b0 93 f8 40 	sts	0x40F8, r27	; 0x8040f8 <_ZL19red_blink_on_period+0x1>
				red_blink_off_period = SLOW_OFF;
    179a:	e0 93 f5 40 	sts	0x40F5, r30	; 0x8040f5 <_ZL20red_blink_off_period>
    179e:	f0 93 f6 40 	sts	0x40F6, r31	; 0x8040f6 <_ZL20red_blink_off_period+0x1>
				red_blink_count = red_blink_on_period;				
    17a2:	40 91 f7 40 	lds	r20, 0x40F7	; 0x8040f7 <_ZL19red_blink_on_period>
    17a6:	50 91 f8 40 	lds	r21, 0x40F8	; 0x8040f8 <_ZL19red_blink_on_period+0x1>
    17aa:	40 93 ef 40 	sts	0x40EF, r20	; 0x8040ef <_ZL15red_blink_count>
    17ae:	50 93 f0 40 	sts	0x40F0, r21	; 0x8040f0 <_ZL15red_blink_count+0x1>
				red_led_configured = true;			
    17b2:	91 e0       	ldi	r25, 0x01	; 1
    17b4:	90 93 ec 40 	sts	0x40EC, r25	; 0x8040ec <_ZL18red_led_configured>
				green_led_configured = true;			
    17b8:	90 93 eb 40 	sts	0x40EB, r25	; 0x8040eb <_ZL20green_led_configured>
				timer_red_blink_inhibit = timer_green_blink_inhibit = false; /* Enable timer LED control */
    17bc:	10 92 ff 40 	sts	0x40FF, r1	; 0x8040ff <_ZL25timer_green_blink_inhibit>
    17c0:	10 92 00 41 	sts	0x4100, r1	; 0x804100 <_ZL23timer_red_blink_inhibit>
			}
			break;
    17c4:	48 cf       	rjmp	.-368    	; 0x1656 <_ZN4leds5blinkE7Blink_tb+0x13a>
			
			case LEDS_RED_THEN_GREEN_BLINK_FAST:
			{
				green_blink_on_period = FAST_ON;
    17c6:	49 e1       	ldi	r20, 0x19	; 25
    17c8:	50 e0       	ldi	r21, 0x00	; 0
    17ca:	40 93 f3 40 	sts	0x40F3, r20	; 0x8040f3 <_ZL21green_blink_on_period>
    17ce:	50 93 f4 40 	sts	0x40F4, r21	; 0x8040f4 <_ZL21green_blink_on_period+0x1>
				green_blink_off_period = FAST_OFF;	
    17d2:	40 93 f1 40 	sts	0x40F1, r20	; 0x8040f1 <_ZL22green_blink_off_period>
    17d6:	50 93 f2 40 	sts	0x40F2, r21	; 0x8040f2 <_ZL22green_blink_off_period+0x1>
				green_blink_count = -green_blink_on_period;			
    17da:	e0 91 f3 40 	lds	r30, 0x40F3	; 0x8040f3 <_ZL21green_blink_on_period>
    17de:	f0 91 f4 40 	lds	r31, 0x40F4	; 0x8040f4 <_ZL21green_blink_on_period+0x1>
    17e2:	f1 95       	neg	r31
    17e4:	e1 95       	neg	r30
    17e6:	f1 09       	sbc	r31, r1
    17e8:	e0 93 ed 40 	sts	0x40ED, r30	; 0x8040ed <_ZL17green_blink_count>
    17ec:	f0 93 ee 40 	sts	0x40EE, r31	; 0x8040ee <_ZL17green_blink_count+0x1>
				red_blink_on_period = FAST_ON;
    17f0:	40 93 f7 40 	sts	0x40F7, r20	; 0x8040f7 <_ZL19red_blink_on_period>
    17f4:	50 93 f8 40 	sts	0x40F8, r21	; 0x8040f8 <_ZL19red_blink_on_period+0x1>
				red_blink_off_period = FAST_OFF;
    17f8:	40 93 f5 40 	sts	0x40F5, r20	; 0x8040f5 <_ZL20red_blink_off_period>
    17fc:	50 93 f6 40 	sts	0x40F6, r21	; 0x8040f6 <_ZL20red_blink_off_period+0x1>
				red_blink_count = red_blink_on_period;				
    1800:	40 91 f7 40 	lds	r20, 0x40F7	; 0x8040f7 <_ZL19red_blink_on_period>
    1804:	50 91 f8 40 	lds	r21, 0x40F8	; 0x8040f8 <_ZL19red_blink_on_period+0x1>
    1808:	40 93 ef 40 	sts	0x40EF, r20	; 0x8040ef <_ZL15red_blink_count>
    180c:	50 93 f0 40 	sts	0x40F0, r21	; 0x8040f0 <_ZL15red_blink_count+0x1>
				red_led_configured = true;			
    1810:	91 e0       	ldi	r25, 0x01	; 1
    1812:	90 93 ec 40 	sts	0x40EC, r25	; 0x8040ec <_ZL18red_led_configured>
				green_led_configured = true;			
    1816:	90 93 eb 40 	sts	0x40EB, r25	; 0x8040eb <_ZL20green_led_configured>
				timer_red_blink_inhibit = timer_green_blink_inhibit = false; /* Enable timer LED control */
    181a:	10 92 ff 40 	sts	0x40FF, r1	; 0x8040ff <_ZL25timer_green_blink_inhibit>
    181e:	10 92 00 41 	sts	0x4100, r1	; 0x804100 <_ZL23timer_red_blink_inhibit>
			}
			break;
    1822:	19 cf       	rjmp	.-462    	; 0x1656 <_ZN4leds5blinkE7Blink_tb+0x13a>
			
			case LEDS_RED_AND_GREEN_BLINK_SLOW:
			{
				green_blink_on_period = SLOW_ON;
    1824:	e9 e1       	ldi	r30, 0x19	; 25
    1826:	f0 e0       	ldi	r31, 0x00	; 0
    1828:	e0 93 f3 40 	sts	0x40F3, r30	; 0x8040f3 <_ZL21green_blink_on_period>
    182c:	f0 93 f4 40 	sts	0x40F4, r31	; 0x8040f4 <_ZL21green_blink_on_period+0x1>
				green_blink_off_period = SLOW_OFF;	
    1830:	44 ef       	ldi	r20, 0xF4	; 244
    1832:	51 e0       	ldi	r21, 0x01	; 1
    1834:	40 93 f1 40 	sts	0x40F1, r20	; 0x8040f1 <_ZL22green_blink_off_period>
    1838:	50 93 f2 40 	sts	0x40F2, r21	; 0x8040f2 <_ZL22green_blink_off_period+0x1>
				green_blink_count = green_blink_on_period;			
    183c:	a0 91 f3 40 	lds	r26, 0x40F3	; 0x8040f3 <_ZL21green_blink_on_period>
    1840:	b0 91 f4 40 	lds	r27, 0x40F4	; 0x8040f4 <_ZL21green_blink_on_period+0x1>
    1844:	a0 93 ed 40 	sts	0x40ED, r26	; 0x8040ed <_ZL17green_blink_count>
    1848:	b0 93 ee 40 	sts	0x40EE, r27	; 0x8040ee <_ZL17green_blink_count+0x1>
				red_blink_on_period = SLOW_ON;
    184c:	e0 93 f7 40 	sts	0x40F7, r30	; 0x8040f7 <_ZL19red_blink_on_period>
    1850:	f0 93 f8 40 	sts	0x40F8, r31	; 0x8040f8 <_ZL19red_blink_on_period+0x1>
				red_blink_off_period = SLOW_OFF;
    1854:	40 93 f5 40 	sts	0x40F5, r20	; 0x8040f5 <_ZL20red_blink_off_period>
    1858:	50 93 f6 40 	sts	0x40F6, r21	; 0x8040f6 <_ZL20red_blink_off_period+0x1>
				red_blink_count = red_blink_on_period;				
    185c:	40 91 f7 40 	lds	r20, 0x40F7	; 0x8040f7 <_ZL19red_blink_on_period>
    1860:	50 91 f8 40 	lds	r21, 0x40F8	; 0x8040f8 <_ZL19red_blink_on_period+0x1>
    1864:	40 93 ef 40 	sts	0x40EF, r20	; 0x8040ef <_ZL15red_blink_count>
    1868:	50 93 f0 40 	sts	0x40F0, r21	; 0x8040f0 <_ZL15red_blink_count+0x1>
				red_led_configured = true;			
    186c:	91 e0       	ldi	r25, 0x01	; 1
    186e:	90 93 ec 40 	sts	0x40EC, r25	; 0x8040ec <_ZL18red_led_configured>
				green_led_configured = true;			
    1872:	90 93 eb 40 	sts	0x40EB, r25	; 0x8040eb <_ZL20green_led_configured>
				timer_red_blink_inhibit = timer_green_blink_inhibit = false; /* Enable timer LED control */
    1876:	10 92 ff 40 	sts	0x40FF, r1	; 0x8040ff <_ZL25timer_green_blink_inhibit>
    187a:	10 92 00 41 	sts	0x4100, r1	; 0x804100 <_ZL23timer_red_blink_inhibit>
			}
			break;
    187e:	eb ce       	rjmp	.-554    	; 0x1656 <_ZN4leds5blinkE7Blink_tb+0x13a>
			
			case LEDS_RED_AND_GREEN_BLINK_FAST:
			{
				green_blink_on_period = FAST_ON;
    1880:	49 e1       	ldi	r20, 0x19	; 25
    1882:	50 e0       	ldi	r21, 0x00	; 0
    1884:	40 93 f3 40 	sts	0x40F3, r20	; 0x8040f3 <_ZL21green_blink_on_period>
    1888:	50 93 f4 40 	sts	0x40F4, r21	; 0x8040f4 <_ZL21green_blink_on_period+0x1>
				green_blink_off_period = FAST_OFF;	
    188c:	40 93 f1 40 	sts	0x40F1, r20	; 0x8040f1 <_ZL22green_blink_off_period>
    1890:	50 93 f2 40 	sts	0x40F2, r21	; 0x8040f2 <_ZL22green_blink_off_period+0x1>
				green_blink_count = green_blink_on_period;			
    1894:	e0 91 f3 40 	lds	r30, 0x40F3	; 0x8040f3 <_ZL21green_blink_on_period>
    1898:	f0 91 f4 40 	lds	r31, 0x40F4	; 0x8040f4 <_ZL21green_blink_on_period+0x1>
    189c:	e0 93 ed 40 	sts	0x40ED, r30	; 0x8040ed <_ZL17green_blink_count>
    18a0:	f0 93 ee 40 	sts	0x40EE, r31	; 0x8040ee <_ZL17green_blink_count+0x1>
				red_blink_on_period = FAST_ON;
    18a4:	40 93 f7 40 	sts	0x40F7, r20	; 0x8040f7 <_ZL19red_blink_on_period>
    18a8:	50 93 f8 40 	sts	0x40F8, r21	; 0x8040f8 <_ZL19red_blink_on_period+0x1>
				red_blink_off_period = FAST_OFF;
    18ac:	40 93 f5 40 	sts	0x40F5, r20	; 0x8040f5 <_ZL20red_blink_off_period>
    18b0:	50 93 f6 40 	sts	0x40F6, r21	; 0x8040f6 <_ZL20red_blink_off_period+0x1>
				red_blink_count = red_blink_on_period;				
    18b4:	40 91 f7 40 	lds	r20, 0x40F7	; 0x8040f7 <_ZL19red_blink_on_period>
    18b8:	50 91 f8 40 	lds	r21, 0x40F8	; 0x8040f8 <_ZL19red_blink_on_period+0x1>
    18bc:	40 93 ef 40 	sts	0x40EF, r20	; 0x8040ef <_ZL15red_blink_count>
    18c0:	50 93 f0 40 	sts	0x40F0, r21	; 0x8040f0 <_ZL15red_blink_count+0x1>
				red_led_configured = true;			
    18c4:	91 e0       	ldi	r25, 0x01	; 1
    18c6:	90 93 ec 40 	sts	0x40EC, r25	; 0x8040ec <_ZL18red_led_configured>
				green_led_configured = true;			
    18ca:	90 93 eb 40 	sts	0x40EB, r25	; 0x8040eb <_ZL20green_led_configured>
				timer_red_blink_inhibit = timer_green_blink_inhibit = false; /* Enable timer LED control */
    18ce:	10 92 ff 40 	sts	0x40FF, r1	; 0x8040ff <_ZL25timer_green_blink_inhibit>
    18d2:	10 92 00 41 	sts	0x4100, r1	; 0x804100 <_ZL23timer_red_blink_inhibit>
			}
			break;
    18d6:	bf ce       	rjmp	.-642    	; 0x1656 <_ZN4leds5blinkE7Blink_tb+0x13a>
			
			case LEDS_RED_ON_CONSTANT:
			{
				red_blink_on_period = SLOW_ON;
    18d8:	49 e1       	ldi	r20, 0x19	; 25
    18da:	50 e0       	ldi	r21, 0x00	; 0
    18dc:	40 93 f7 40 	sts	0x40F7, r20	; 0x8040f7 <_ZL19red_blink_on_period>
    18e0:	50 93 f8 40 	sts	0x40F8, r21	; 0x8040f8 <_ZL19red_blink_on_period+0x1>
				red_blink_off_period = 0;
    18e4:	10 92 f5 40 	sts	0x40F5, r1	; 0x8040f5 <_ZL20red_blink_off_period>
    18e8:	10 92 f6 40 	sts	0x40F6, r1	; 0x8040f6 <_ZL20red_blink_off_period+0x1>
				red_blink_count = red_blink_on_period;
    18ec:	40 91 f7 40 	lds	r20, 0x40F7	; 0x8040f7 <_ZL19red_blink_on_period>
    18f0:	50 91 f8 40 	lds	r21, 0x40F8	; 0x8040f8 <_ZL19red_blink_on_period+0x1>
    18f4:	40 93 ef 40 	sts	0x40EF, r20	; 0x8040ef <_ZL15red_blink_count>
    18f8:	50 93 f0 40 	sts	0x40F0, r21	; 0x8040f0 <_ZL15red_blink_count+0x1>
				red_led_configured = true;			
    18fc:	91 e0       	ldi	r25, 0x01	; 1
    18fe:	90 93 ec 40 	sts	0x40EC, r25	; 0x8040ec <_ZL18red_led_configured>
				timer_red_blink_inhibit = false; /* Enable timer LED control */
    1902:	10 92 00 41 	sts	0x4100, r1	; 0x804100 <_ZL23timer_red_blink_inhibit>
			}
			break;
    1906:	a7 ce       	rjmp	.-690    	; 0x1656 <_ZN4leds5blinkE7Blink_tb+0x13a>
			
			case LEDS_GREEN_ON_CONSTANT:
			{
				green_blink_on_period = SLOW_ON;
    1908:	49 e1       	ldi	r20, 0x19	; 25
    190a:	50 e0       	ldi	r21, 0x00	; 0
    190c:	40 93 f3 40 	sts	0x40F3, r20	; 0x8040f3 <_ZL21green_blink_on_period>
    1910:	50 93 f4 40 	sts	0x40F4, r21	; 0x8040f4 <_ZL21green_blink_on_period+0x1>
				green_blink_off_period = 0;
    1914:	10 92 f1 40 	sts	0x40F1, r1	; 0x8040f1 <_ZL22green_blink_off_period>
    1918:	10 92 f2 40 	sts	0x40F2, r1	; 0x8040f2 <_ZL22green_blink_off_period+0x1>
				green_blink_count = green_blink_on_period;
    191c:	40 91 f3 40 	lds	r20, 0x40F3	; 0x8040f3 <_ZL21green_blink_on_period>
    1920:	50 91 f4 40 	lds	r21, 0x40F4	; 0x8040f4 <_ZL21green_blink_on_period+0x1>
    1924:	40 93 ed 40 	sts	0x40ED, r20	; 0x8040ed <_ZL17green_blink_count>
    1928:	50 93 ee 40 	sts	0x40EE, r21	; 0x8040ee <_ZL17green_blink_count+0x1>
				green_led_configured = true;			
    192c:	91 e0       	ldi	r25, 0x01	; 1
    192e:	90 93 eb 40 	sts	0x40EB, r25	; 0x8040eb <_ZL20green_led_configured>
				timer_green_blink_inhibit = false; /* Enable timer LED control */
    1932:	10 92 ff 40 	sts	0x40FF, r1	; 0x8040ff <_ZL25timer_green_blink_inhibit>
			}
			break;
    1936:	8f ce       	rjmp	.-738    	; 0x1656 <_ZN4leds5blinkE7Blink_tb+0x13a>
		}
		
		TCB3.INTCTRL |= TCB_CAPT_bm;   /* Capture or Timeout: enabled */
	}
	
	if(isRed)
    1938:	88 23       	and	r24, r24
    193a:	09 f4       	brne	.+2      	; 0x193e <_ZN4leds5blinkE7Blink_tb+0x422>
    193c:	96 ce       	rjmp	.-724    	; 0x166a <_ZN4leds5blinkE7Blink_tb+0x14e>
	{
		lastRedBlinkSetting = blinkMode;
    193e:	60 93 fd 40 	sts	0x40FD, r22	; 0x8040fd <_ZL19lastRedBlinkSetting>
    1942:	70 93 fe 40 	sts	0x40FE, r23	; 0x8040fe <_ZL19lastRedBlinkSetting+0x1>
    1946:	08 95       	ret
		}
		
		TCB3.INTCTRL |= TCB_CAPT_bm;   /* Capture or Timeout: enabled */
	}
	
	if(isRed)
    1948:	81 11       	cpse	r24, r1
    194a:	f9 cf       	rjmp	.-14     	; 0x193e <_ZN4leds5blinkE7Blink_tb+0x422>
	{
		lastGreenBlinkSetting = blinkMode;
	}
	else
	{
		lastBothBlinkSetting = blinkMode;
    194c:	60 93 f9 40 	sts	0x40F9, r22	; 0x8040f9 <_ZL20lastBothBlinkSetting>
    1950:	70 93 fa 40 	sts	0x40FA, r23	; 0x8040fa <_ZL20lastBothBlinkSetting+0x1>
	}
}
    1954:	08 95       	ret

00001956 <_ZN4leds5blinkE7Blink_t>:
	timer_red_blink_inhibit = true; /* Prevent timer from controlling LED */
}

void leds::blink(Blink_t blinkMode)
{
	blink(blinkMode, false);
    1956:	40 e0       	ldi	r20, 0x00	; 0
    1958:	0e 94 8e 0a 	call	0x151c	; 0x151c <_ZN4leds5blinkE7Blink_tb>
}
    195c:	08 95       	ret

0000195e <_ZN4leds5resetEv>:
}

/* Turns off LEDs, resets the text buffer, and disables LED character transmissions. Re-enables LED timer blink functionality. */
void leds::reset(void)
{
	blink(LEDS_OFF);
    195e:	70 e0       	ldi	r23, 0x00	; 0
    1960:	60 e0       	ldi	r22, 0x00	; 0
    1962:	0e 94 ab 0c 	call	0x1956	; 0x1956 <_ZN4leds5blinkE7Blink_t>
	g_text_buff.reset();
    1966:	80 e4       	ldi	r24, 0x40	; 64
    1968:	90 e4       	ldi	r25, 0x40	; 64
    196a:	0e 94 67 07 	call	0xece	; 0xece <_ZN18CircularStringBuff5resetEv>
	timer_red_blink_inhibit = timer_green_blink_inhibit = false; /* Enable timer LED control */
    196e:	10 92 ff 40 	sts	0x40FF, r1	; 0x8040ff <_ZL25timer_green_blink_inhibit>
    1972:	10 92 00 41 	sts	0x4100, r1	; 0x804100 <_ZL23timer_red_blink_inhibit>
	led_timeout_count = LED_TIMEOUT_DELAY;
    1976:	80 e6       	ldi	r24, 0x60	; 96
    1978:	9a ee       	ldi	r25, 0xEA	; 234
    197a:	a0 e0       	ldi	r26, 0x00	; 0
    197c:	b0 e0       	ldi	r27, 0x00	; 0
    197e:	80 93 16 40 	sts	0x4016, r24	; 0x804016 <_ZL17led_timeout_count>
    1982:	90 93 17 40 	sts	0x4017, r25	; 0x804017 <_ZL17led_timeout_count+0x1>
    1986:	a0 93 18 40 	sts	0x4018, r26	; 0x804018 <_ZL17led_timeout_count+0x2>
    198a:	b0 93 19 40 	sts	0x4019, r27	; 0x804019 <_ZL17led_timeout_count+0x3>
}
    198e:	08 95       	ret

00001990 <_ZN4leds4initE7Blink_t>:
{
	init(LEDS_OFF);
}

void leds::init(Blink_t setBlink)
{
    1990:	ef 92       	push	r14
    1992:	ff 92       	push	r15
    1994:	0f 93       	push	r16
    1996:	1f 93       	push	r17
    1998:	cf 93       	push	r28
    199a:	df 93       	push	r29
    199c:	8c 01       	movw	r16, r24
    199e:	7b 01       	movw	r14, r22
	TCB3.INTCTRL &= ~TCB_CAPT_bm; /* Disable timer interrupt */
    19a0:	c0 e3       	ldi	r28, 0x30	; 48
    19a2:	db e0       	ldi	r29, 0x0B	; 11
    19a4:	8d 81       	ldd	r24, Y+5	; 0x05
    19a6:	8e 7f       	andi	r24, 0xFE	; 254
    19a8:	8d 83       	std	Y+5, r24	; 0x05
	reset();
    19aa:	c8 01       	movw	r24, r16
    19ac:	0e 94 af 0c 	call	0x195e	; 0x195e <_ZN4leds5resetEv>
	TCB3.INTCTRL |= TCB_CAPT_bm;   /* Capture or Timeout: enabled */
    19b0:	8d 81       	ldd	r24, Y+5	; 0x05
    19b2:	81 60       	ori	r24, 0x01	; 1
    19b4:	8d 83       	std	Y+5, r24	; 0x05
	if(setBlink != LEDS_OFF) blink(setBlink, true);
    19b6:	e1 14       	cp	r14, r1
    19b8:	f1 04       	cpc	r15, r1
    19ba:	39 f4       	brne	.+14     	; 0x19ca <_ZN4leds4initE7Blink_t+0x3a>
}
    19bc:	df 91       	pop	r29
    19be:	cf 91       	pop	r28
    19c0:	1f 91       	pop	r17
    19c2:	0f 91       	pop	r16
    19c4:	ff 90       	pop	r15
    19c6:	ef 90       	pop	r14
    19c8:	08 95       	ret
void leds::init(Blink_t setBlink)
{
	TCB3.INTCTRL &= ~TCB_CAPT_bm; /* Disable timer interrupt */
	reset();
	TCB3.INTCTRL |= TCB_CAPT_bm;   /* Capture or Timeout: enabled */
	if(setBlink != LEDS_OFF) blink(setBlink, true);
    19ca:	41 e0       	ldi	r20, 0x01	; 1
    19cc:	b7 01       	movw	r22, r14
    19ce:	c8 01       	movw	r24, r16
    19d0:	0e 94 8e 0a 	call	0x151c	; 0x151c <_ZN4leds5blinkE7Blink_tb>
}
    19d4:	f3 cf       	rjmp	.-26     	; 0x19bc <_ZN4leds4initE7Blink_t+0x2c>

000019d6 <_ZN4leds4initEv>:
}

/* Disables LED timer while resetting settings for interrupt safety. */
void leds::init(void)
{
	init(LEDS_OFF);
    19d6:	70 e0       	ldi	r23, 0x00	; 0
    19d8:	60 e0       	ldi	r22, 0x00	; 0
    19da:	0e 94 c8 0c 	call	0x1990	; 0x1990 <_ZN4leds4initE7Blink_t>
}
    19de:	08 95       	ret

000019e0 <protected_write_io>:
	PUBLIC_FUNCTION(protected_write_io)

#if defined(__GNUC__)
  
#ifdef RAMPZ
	out     _SFR_IO_ADDR(RAMPZ), r1         // Clear bits 23:16 of Z
    19e0:	1b be       	out	0x3b, r1	; 59
#endif
	movw    r30, r24                // Load addr into Z
    19e2:	fc 01       	movw	r30, r24
	out     CCP, r22                // Start CCP handshake
    19e4:	64 bf       	out	0x34, r22	; 52
	st      Z, r20                  // Write value to I/O register
    19e6:	40 83       	st	Z, r20
	ret                             // Return to caller
    19e8:	08 95       	ret

000019ea <_Z15RTC_init_backupj>:

void RTC_zero(void)
{
	if(use_backup_clock)
	{
		RTC_init_backup(g_clock_calibration);
    19ea:	0f 93       	push	r16
    19ec:	1f 93       	push	r17
    19ee:	cf 93       	push	r28
    19f0:	df 93       	push	r29
    19f2:	08 2f       	mov	r16, r24
    19f4:	19 2f       	mov	r17, r25
    19f6:	80 93 1a 40 	sts	0x401A, r24	; 0x80401a <g_clock_calibration>
    19fa:	90 93 1b 40 	sts	0x401B, r25	; 0x80401b <g_clock_calibration+0x1>
    19fe:	81 e0       	ldi	r24, 0x01	; 1
    1a00:	80 93 01 41 	sts	0x4101, r24	; 0x804101 <_ZL16use_backup_clock>
    1a04:	40 e8       	ldi	r20, 0x80	; 128
    1a06:	68 ed       	ldi	r22, 0xD8	; 216
    1a08:	88 e7       	ldi	r24, 0x78	; 120
    1a0a:	90 e0       	ldi	r25, 0x00	; 0
    1a0c:	0e 94 f0 0c 	call	0x19e0	; 0x19e0 <protected_write_io>
    1a10:	60 e0       	ldi	r22, 0x00	; 0
    1a12:	70 e0       	ldi	r23, 0x00	; 0
    1a14:	cb 01       	movw	r24, r22
    1a16:	0e 94 91 14 	call	0x2922	; 0x2922 <util_delay_ms>
    1a1a:	c0 e4       	ldi	r28, 0x40	; 64
    1a1c:	d1 e0       	ldi	r29, 0x01	; 1
    1a1e:	89 81       	ldd	r24, Y+1	; 0x01
    1a20:	88 23       	and	r24, r24
    1a22:	41 f0       	breq	.+16     	; 0x1a34 <_Z15RTC_init_backupj+0x4a>
    1a24:	64 ef       	ldi	r22, 0xF4	; 244
    1a26:	71 e0       	ldi	r23, 0x01	; 1
    1a28:	80 e0       	ldi	r24, 0x00	; 0
    1a2a:	90 e0       	ldi	r25, 0x00	; 0
    1a2c:	0e 94 91 14 	call	0x2922	; 0x2922 <util_delay_ms>
    1a30:	81 11       	cpse	r24, r1
    1a32:	f5 cf       	rjmp	.-22     	; 0x1a1e <_Z15RTC_init_backupj+0x34>
    1a34:	e0 e4       	ldi	r30, 0x40	; 64
    1a36:	f1 e0       	ldi	r31, 0x01	; 1
    1a38:	14 86       	std	Z+12, r1	; 0x0c
    1a3a:	15 86       	std	Z+13, r1	; 0x0d
    1a3c:	10 86       	std	Z+8, r1	; 0x08
    1a3e:	11 86       	std	Z+9, r1	; 0x09
    1a40:	80 2f       	mov	r24, r16
    1a42:	91 2f       	mov	r25, r17
    1a44:	85 3f       	cpi	r24, 0xF5	; 245
    1a46:	2f e7       	ldi	r18, 0x7F	; 127
    1a48:	92 07       	cpc	r25, r18
    1a4a:	10 f4       	brcc	.+4      	; 0x1a50 <_Z15RTC_init_backupj+0x66>
    1a4c:	85 ef       	ldi	r24, 0xF5	; 245
    1a4e:	9f e7       	ldi	r25, 0x7F	; 127
    1a50:	8a 30       	cpi	r24, 0x0A	; 10
    1a52:	20 e8       	ldi	r18, 0x80	; 128
    1a54:	92 07       	cpc	r25, r18
    1a56:	10 f0       	brcs	.+4      	; 0x1a5c <_Z15RTC_init_backupj+0x72>
    1a58:	89 e0       	ldi	r24, 0x09	; 9
    1a5a:	90 e8       	ldi	r25, 0x80	; 128
    1a5c:	e0 e4       	ldi	r30, 0x40	; 64
    1a5e:	f1 e0       	ldi	r31, 0x01	; 1
    1a60:	82 87       	std	Z+10, r24	; 0x0a
    1a62:	93 87       	std	Z+11, r25	; 0x0b
    1a64:	17 82       	std	Z+7, r1	; 0x07
    1a66:	81 e0       	ldi	r24, 0x01	; 1
    1a68:	82 83       	std	Z+2, r24	; 0x02
    1a6a:	91 e8       	ldi	r25, 0x81	; 129
    1a6c:	90 83       	st	Z, r25
    1a6e:	85 83       	std	Z+5, r24	; 0x05
    1a70:	60 e0       	ldi	r22, 0x00	; 0
    1a72:	70 e0       	ldi	r23, 0x00	; 0
    1a74:	cb 01       	movw	r24, r22
    1a76:	0e 94 91 14 	call	0x2922	; 0x2922 <util_delay_ms>
    1a7a:	c0 e4       	ldi	r28, 0x40	; 64
    1a7c:	d1 e0       	ldi	r29, 0x01	; 1
    1a7e:	88 89       	ldd	r24, Y+16	; 0x10
    1a80:	88 23       	and	r24, r24
    1a82:	41 f0       	breq	.+16     	; 0x1a94 <_Z15RTC_init_backupj+0xaa>
    1a84:	64 ef       	ldi	r22, 0xF4	; 244
    1a86:	71 e0       	ldi	r23, 0x01	; 1
    1a88:	80 e0       	ldi	r24, 0x00	; 0
    1a8a:	90 e0       	ldi	r25, 0x00	; 0
    1a8c:	0e 94 91 14 	call	0x2922	; 0x2922 <util_delay_ms>
    1a90:	81 11       	cpse	r24, r1
    1a92:	f5 cf       	rjmp	.-22     	; 0x1a7e <_Z15RTC_init_backupj+0x94>
    1a94:	10 92 52 01 	sts	0x0152, r1	; 0x800152 <__TEXT_REGION_LENGTH__+0x7e0152>
    1a98:	df 91       	pop	r29
    1a9a:	cf 91       	pop	r28
    1a9c:	1f 91       	pop	r17
    1a9e:	0f 91       	pop	r16
    1aa0:	08 95       	ret

00001aa2 <_Z15RTC_init_backupv>:
	return RTC.PER;
}

void RTC_init_backup(void)
{
	RTC_init_backup(EEPROM_CLOCK_CALIBRATION_DEFAULT);
    1aa2:	8f ef       	ldi	r24, 0xFF	; 255
    1aa4:	9f e7       	ldi	r25, 0x7F	; 127
    1aa6:	0e 94 f5 0c 	call	0x19ea	; 0x19ea <_Z15RTC_init_backupj>
}
    1aaa:	08 95       	ret

00001aac <_Z13reduce_by_gcdPmS_>:
	void si5351_set_vcoB_freq(Frequency_Hz freq_VCO)
	{
		freqVCOB = freq_VCO;
		set_pll(freq_VCO, SI5351_PLLB);
		return;
	}
    1aac:	4f 92       	push	r4
    1aae:	5f 92       	push	r5
    1ab0:	6f 92       	push	r6
    1ab2:	7f 92       	push	r7
    1ab4:	8f 92       	push	r8
    1ab6:	9f 92       	push	r9
    1ab8:	af 92       	push	r10
    1aba:	bf 92       	push	r11
    1abc:	cf 92       	push	r12
    1abe:	df 92       	push	r13
    1ac0:	ef 92       	push	r14
    1ac2:	ff 92       	push	r15
    1ac4:	0f 93       	push	r16
    1ac6:	1f 93       	push	r17
    1ac8:	cf 93       	push	r28
    1aca:	df 93       	push	r29
    1acc:	ec 01       	movw	r28, r24
    1ace:	8b 01       	movw	r16, r22
    1ad0:	48 80       	ld	r4, Y
    1ad2:	59 80       	ldd	r5, Y+1	; 0x01
    1ad4:	6a 80       	ldd	r6, Y+2	; 0x02
    1ad6:	7b 80       	ldd	r7, Y+3	; 0x03
    1ad8:	41 14       	cp	r4, r1
    1ada:	51 04       	cpc	r5, r1
    1adc:	61 04       	cpc	r6, r1
    1ade:	71 04       	cpc	r7, r1
    1ae0:	09 f4       	brne	.+2      	; 0x1ae4 <_Z13reduce_by_gcdPmS_+0x38>
    1ae2:	47 c0       	rjmp	.+142    	; 0x1b72 <_Z13reduce_by_gcdPmS_+0xc6>
    1ae4:	fb 01       	movw	r30, r22
    1ae6:	80 80       	ld	r8, Z
    1ae8:	91 80       	ldd	r9, Z+1	; 0x01
    1aea:	a2 80       	ldd	r10, Z+2	; 0x02
    1aec:	b3 80       	ldd	r11, Z+3	; 0x03
    1aee:	81 14       	cp	r8, r1
    1af0:	91 04       	cpc	r9, r1
    1af2:	a1 04       	cpc	r10, r1
    1af4:	b1 04       	cpc	r11, r1
    1af6:	e9 f1       	breq	.+122    	; 0x1b72 <_Z13reduce_by_gcdPmS_+0xc6>
    1af8:	c3 01       	movw	r24, r6
    1afa:	b2 01       	movw	r22, r4
    1afc:	a5 01       	movw	r20, r10
    1afe:	94 01       	movw	r18, r8
    1b00:	0e 94 d2 16 	call	0x2da4	; 0x2da4 <__udivmodsi4>
    1b04:	6b 01       	movw	r12, r22
    1b06:	7c 01       	movw	r14, r24
    1b08:	c1 14       	cp	r12, r1
    1b0a:	d1 04       	cpc	r13, r1
    1b0c:	e1 04       	cpc	r14, r1
    1b0e:	f1 04       	cpc	r15, r1
    1b10:	29 f4       	brne	.+10     	; 0x1b1c <_Z13reduce_by_gcdPmS_+0x70>
    1b12:	75 01       	movw	r14, r10
    1b14:	64 01       	movw	r12, r8
    1b16:	0f c0       	rjmp	.+30     	; 0x1b36 <_Z13reduce_by_gcdPmS_+0x8a>
    1b18:	6b 01       	movw	r12, r22
    1b1a:	7c 01       	movw	r14, r24
    1b1c:	c5 01       	movw	r24, r10
    1b1e:	b4 01       	movw	r22, r8
    1b20:	a7 01       	movw	r20, r14
    1b22:	96 01       	movw	r18, r12
    1b24:	0e 94 d2 16 	call	0x2da4	; 0x2da4 <__udivmodsi4>
    1b28:	46 01       	movw	r8, r12
    1b2a:	57 01       	movw	r10, r14
    1b2c:	61 15       	cp	r22, r1
    1b2e:	71 05       	cpc	r23, r1
    1b30:	81 05       	cpc	r24, r1
    1b32:	91 05       	cpc	r25, r1
    1b34:	89 f7       	brne	.-30     	; 0x1b18 <_Z13reduce_by_gcdPmS_+0x6c>
    1b36:	f2 e0       	ldi	r31, 0x02	; 2
    1b38:	cf 16       	cp	r12, r31
    1b3a:	d1 04       	cpc	r13, r1
    1b3c:	e1 04       	cpc	r14, r1
    1b3e:	f1 04       	cpc	r15, r1
    1b40:	c0 f0       	brcs	.+48     	; 0x1b72 <_Z13reduce_by_gcdPmS_+0xc6>
    1b42:	c3 01       	movw	r24, r6
    1b44:	b2 01       	movw	r22, r4
    1b46:	a7 01       	movw	r20, r14
    1b48:	96 01       	movw	r18, r12
    1b4a:	0e 94 d2 16 	call	0x2da4	; 0x2da4 <__udivmodsi4>
    1b4e:	28 83       	st	Y, r18
    1b50:	39 83       	std	Y+1, r19	; 0x01
    1b52:	4a 83       	std	Y+2, r20	; 0x02
    1b54:	5b 83       	std	Y+3, r21	; 0x03
    1b56:	f8 01       	movw	r30, r16
    1b58:	60 81       	ld	r22, Z
    1b5a:	71 81       	ldd	r23, Z+1	; 0x01
    1b5c:	82 81       	ldd	r24, Z+2	; 0x02
    1b5e:	93 81       	ldd	r25, Z+3	; 0x03
    1b60:	a7 01       	movw	r20, r14
    1b62:	96 01       	movw	r18, r12
    1b64:	0e 94 d2 16 	call	0x2da4	; 0x2da4 <__udivmodsi4>
    1b68:	f8 01       	movw	r30, r16
    1b6a:	20 83       	st	Z, r18
    1b6c:	31 83       	std	Z+1, r19	; 0x01
    1b6e:	42 83       	std	Z+2, r20	; 0x02
    1b70:	53 83       	std	Z+3, r21	; 0x03
    1b72:	df 91       	pop	r29
    1b74:	cf 91       	pop	r28
    1b76:	1f 91       	pop	r17
    1b78:	0f 91       	pop	r16
    1b7a:	ff 90       	pop	r15
    1b7c:	ef 90       	pop	r14
    1b7e:	df 90       	pop	r13
    1b80:	cf 90       	pop	r12
    1b82:	bf 90       	pop	r11
    1b84:	af 90       	pop	r10
    1b86:	9f 90       	pop	r9
    1b88:	8f 90       	pop	r8
    1b8a:	7f 90       	pop	r7
    1b8c:	6f 90       	pop	r6
    1b8e:	5f 90       	pop	r5
    1b90:	4f 90       	pop	r4
    1b92:	08 95       	ret

00001b94 <_Z8pll_calcmP13u_si5351_regs>:
    1b94:	8f 92       	push	r8
    1b96:	9f 92       	push	r9
    1b98:	af 92       	push	r10
    1b9a:	bf 92       	push	r11
    1b9c:	cf 92       	push	r12
    1b9e:	df 92       	push	r13
    1ba0:	ef 92       	push	r14
    1ba2:	ff 92       	push	r15
    1ba4:	0f 93       	push	r16
    1ba6:	1f 93       	push	r17
    1ba8:	cf 93       	push	r28
    1baa:	df 93       	push	r29
    1bac:	cd b7       	in	r28, 0x3d	; 61
    1bae:	de b7       	in	r29, 0x3e	; 62
    1bb0:	28 97       	sbiw	r28, 0x08	; 8
    1bb2:	cd bf       	out	0x3d, r28	; 61
    1bb4:	de bf       	out	0x3e, r29	; 62
    1bb6:	8a 01       	movw	r16, r20
    1bb8:	80 90 1c 40 	lds	r8, 0x401C	; 0x80401c <_ZL9xtal_freq>
    1bbc:	90 90 1d 40 	lds	r9, 0x401D	; 0x80401d <_ZL9xtal_freq+0x1>
    1bc0:	a0 90 1e 40 	lds	r10, 0x401E	; 0x80401e <_ZL9xtal_freq+0x2>
    1bc4:	b0 90 1f 40 	lds	r11, 0x401F	; 0x80401f <_ZL9xtal_freq+0x3>
    1bc8:	a5 01       	movw	r20, r10
    1bca:	94 01       	movw	r18, r8
    1bcc:	0e 94 d2 16 	call	0x2da4	; 0x2da4 <__udivmodsi4>
    1bd0:	69 01       	movw	r12, r18
    1bd2:	7a 01       	movw	r14, r20
    1bd4:	69 83       	std	Y+1, r22	; 0x01
    1bd6:	7a 83       	std	Y+2, r23	; 0x02
    1bd8:	8b 83       	std	Y+3, r24	; 0x03
    1bda:	9c 83       	std	Y+4, r25	; 0x04
    1bdc:	8d 82       	std	Y+5, r8	; 0x05
    1bde:	9e 82       	std	Y+6, r9	; 0x06
    1be0:	af 82       	std	Y+7, r10	; 0x07
    1be2:	b8 86       	std	Y+8, r11	; 0x08
    1be4:	be 01       	movw	r22, r28
    1be6:	6b 5f       	subi	r22, 0xFB	; 251
    1be8:	7f 4f       	sbci	r23, 0xFF	; 255
    1bea:	ce 01       	movw	r24, r28
    1bec:	01 96       	adiw	r24, 0x01	; 1
    1bee:	0e 94 56 0d 	call	0x1aac	; 0x1aac <_Z13reduce_by_gcdPmS_>
    1bf2:	69 81       	ldd	r22, Y+1	; 0x01
    1bf4:	7a 81       	ldd	r23, Y+2	; 0x02
    1bf6:	8b 81       	ldd	r24, Y+3	; 0x03
    1bf8:	9c 81       	ldd	r25, Y+4	; 0x04
    1bfa:	66 0f       	add	r22, r22
    1bfc:	77 1f       	adc	r23, r23
    1bfe:	88 1f       	adc	r24, r24
    1c00:	99 1f       	adc	r25, r25
    1c02:	66 0f       	add	r22, r22
    1c04:	77 1f       	adc	r23, r23
    1c06:	88 1f       	adc	r24, r24
    1c08:	99 1f       	adc	r25, r25
    1c0a:	66 0f       	add	r22, r22
    1c0c:	77 1f       	adc	r23, r23
    1c0e:	88 1f       	adc	r24, r24
    1c10:	99 1f       	adc	r25, r25
    1c12:	66 0f       	add	r22, r22
    1c14:	77 1f       	adc	r23, r23
    1c16:	88 1f       	adc	r24, r24
    1c18:	99 1f       	adc	r25, r25
    1c1a:	66 0f       	add	r22, r22
    1c1c:	77 1f       	adc	r23, r23
    1c1e:	88 1f       	adc	r24, r24
    1c20:	99 1f       	adc	r25, r25
    1c22:	66 0f       	add	r22, r22
    1c24:	77 1f       	adc	r23, r23
    1c26:	88 1f       	adc	r24, r24
    1c28:	99 1f       	adc	r25, r25
    1c2a:	66 0f       	add	r22, r22
    1c2c:	77 1f       	adc	r23, r23
    1c2e:	88 1f       	adc	r24, r24
    1c30:	99 1f       	adc	r25, r25
    1c32:	8d 80       	ldd	r8, Y+5	; 0x05
    1c34:	9e 80       	ldd	r9, Y+6	; 0x06
    1c36:	af 80       	ldd	r10, Y+7	; 0x07
    1c38:	b8 84       	ldd	r11, Y+8	; 0x08
    1c3a:	a5 01       	movw	r20, r10
    1c3c:	94 01       	movw	r18, r8
    1c3e:	0e 94 d2 16 	call	0x2da4	; 0x2da4 <__udivmodsi4>
    1c42:	32 50       	subi	r19, 0x02	; 2
    1c44:	41 09       	sbc	r20, r1
    1c46:	51 09       	sbc	r21, r1
    1c48:	cc 0c       	add	r12, r12
    1c4a:	dd 1c       	adc	r13, r13
    1c4c:	ee 1c       	adc	r14, r14
    1c4e:	ff 1c       	adc	r15, r15
    1c50:	cc 0c       	add	r12, r12
    1c52:	dd 1c       	adc	r13, r13
    1c54:	ee 1c       	adc	r14, r14
    1c56:	ff 1c       	adc	r15, r15
    1c58:	cc 0c       	add	r12, r12
    1c5a:	dd 1c       	adc	r13, r13
    1c5c:	ee 1c       	adc	r14, r14
    1c5e:	ff 1c       	adc	r15, r15
    1c60:	cc 0c       	add	r12, r12
    1c62:	dd 1c       	adc	r13, r13
    1c64:	ee 1c       	adc	r14, r14
    1c66:	ff 1c       	adc	r15, r15
    1c68:	cc 0c       	add	r12, r12
    1c6a:	dd 1c       	adc	r13, r13
    1c6c:	ee 1c       	adc	r14, r14
    1c6e:	ff 1c       	adc	r15, r15
    1c70:	cc 0c       	add	r12, r12
    1c72:	dd 1c       	adc	r13, r13
    1c74:	ee 1c       	adc	r14, r14
    1c76:	ff 1c       	adc	r15, r15
    1c78:	cc 0c       	add	r12, r12
    1c7a:	dd 1c       	adc	r13, r13
    1c7c:	ee 1c       	adc	r14, r14
    1c7e:	ff 1c       	adc	r15, r15
    1c80:	c2 0e       	add	r12, r18
    1c82:	d3 1e       	adc	r13, r19
    1c84:	e4 1e       	adc	r14, r20
    1c86:	f5 1e       	adc	r15, r21
    1c88:	f8 01       	movw	r30, r16
    1c8a:	c0 82       	st	Z, r12
    1c8c:	d1 82       	std	Z+1, r13	; 0x01
    1c8e:	e2 82       	std	Z+2, r14	; 0x02
    1c90:	f3 82       	std	Z+3, r15	; 0x03
    1c92:	64 83       	std	Z+4, r22	; 0x04
    1c94:	75 83       	std	Z+5, r23	; 0x05
    1c96:	86 83       	std	Z+6, r24	; 0x06
    1c98:	97 83       	std	Z+7, r25	; 0x07
    1c9a:	80 86       	std	Z+8, r8	; 0x08
    1c9c:	91 86       	std	Z+9, r9	; 0x09
    1c9e:	a2 86       	std	Z+10, r10	; 0x0a
    1ca0:	b3 86       	std	Z+11, r11	; 0x0b
    1ca2:	80 e0       	ldi	r24, 0x00	; 0
    1ca4:	28 96       	adiw	r28, 0x08	; 8
    1ca6:	cd bf       	out	0x3d, r28	; 61
    1ca8:	de bf       	out	0x3e, r29	; 62
    1caa:	df 91       	pop	r29
    1cac:	cf 91       	pop	r28
    1cae:	1f 91       	pop	r17
    1cb0:	0f 91       	pop	r16
    1cb2:	ff 90       	pop	r15
    1cb4:	ef 90       	pop	r14
    1cb6:	df 90       	pop	r13
    1cb8:	cf 90       	pop	r12
    1cba:	bf 90       	pop	r11
    1cbc:	af 90       	pop	r10
    1cbe:	9f 90       	pop	r9
    1cc0:	8f 90       	pop	r8
    1cc2:	08 95       	ret

00001cc4 <_Z15multisynth_calcmP13u_si5351_regsPbS1_>:
    1cc4:	3f 92       	push	r3
    1cc6:	4f 92       	push	r4
    1cc8:	5f 92       	push	r5
    1cca:	6f 92       	push	r6
    1ccc:	7f 92       	push	r7
    1cce:	8f 92       	push	r8
    1cd0:	9f 92       	push	r9
    1cd2:	af 92       	push	r10
    1cd4:	bf 92       	push	r11
    1cd6:	cf 92       	push	r12
    1cd8:	df 92       	push	r13
    1cda:	ef 92       	push	r14
    1cdc:	ff 92       	push	r15
    1cde:	0f 93       	push	r16
    1ce0:	1f 93       	push	r17
    1ce2:	cf 93       	push	r28
    1ce4:	df 93       	push	r29
    1ce6:	4b 01       	movw	r8, r22
    1ce8:	5c 01       	movw	r10, r24
    1cea:	ea 01       	movw	r28, r20
    1cec:	81 e0       	ldi	r24, 0x01	; 1
    1cee:	f9 01       	movw	r30, r18
    1cf0:	80 83       	st	Z, r24
    1cf2:	f0 e8       	ldi	r31, 0x80	; 128
    1cf4:	8f 16       	cp	r8, r31
    1cf6:	f1 ed       	ldi	r31, 0xD1	; 209
    1cf8:	9f 06       	cpc	r9, r31
    1cfa:	f0 ef       	ldi	r31, 0xF0	; 240
    1cfc:	af 06       	cpc	r10, r31
    1cfe:	f8 e0       	ldi	r31, 0x08	; 8
    1d00:	bf 06       	cpc	r11, r31
    1d02:	08 f0       	brcs	.+2      	; 0x1d06 <_Z15multisynth_calcmP13u_si5351_regsPbS1_+0x42>
    1d04:	87 c0       	rjmp	.+270    	; 0x1e14 <_Z15multisynth_calcmP13u_si5351_regsPbS1_+0x150>
    1d06:	68 94       	set
    1d08:	33 24       	eor	r3, r3
    1d0a:	31 f8       	bld	r3, 1
    1d0c:	60 e0       	ldi	r22, 0x00	; 0
    1d0e:	79 ee       	ldi	r23, 0xE9	; 233
    1d10:	84 ea       	ldi	r24, 0xA4	; 164
    1d12:	95 e3       	ldi	r25, 0x35	; 53
    1d14:	0f 2e       	mov	r0, r31
    1d16:	41 2c       	mov	r4, r1
    1d18:	f9 ee       	ldi	r31, 0xE9	; 233
    1d1a:	5f 2e       	mov	r5, r31
    1d1c:	f4 ea       	ldi	r31, 0xA4	; 164
    1d1e:	6f 2e       	mov	r6, r31
    1d20:	f5 e3       	ldi	r31, 0x35	; 53
    1d22:	7f 2e       	mov	r7, r31
    1d24:	f0 2d       	mov	r31, r0
    1d26:	a5 01       	movw	r20, r10
    1d28:	94 01       	movw	r18, r8
    1d2a:	0e 94 d2 16 	call	0x2da4	; 0x2da4 <__udivmodsi4>
    1d2e:	69 01       	movw	r12, r18
    1d30:	7a 01       	movw	r14, r20
    1d32:	44 e0       	ldi	r20, 0x04	; 4
    1d34:	c4 16       	cp	r12, r20
    1d36:	d1 04       	cpc	r13, r1
    1d38:	e1 04       	cpc	r14, r1
    1d3a:	f1 04       	cpc	r15, r1
    1d3c:	08 f0       	brcs	.+2      	; 0x1d40 <_Z15multisynth_calcmP13u_si5351_regsPbS1_+0x7c>
    1d3e:	79 c0       	rjmp	.+242    	; 0x1e32 <_Z15multisynth_calcmP13u_si5351_regsPbS1_+0x16e>
    1d40:	a3 2d       	mov	r26, r3
    1d42:	b0 e0       	ldi	r27, 0x00	; 0
    1d44:	a5 01       	movw	r20, r10
    1d46:	94 01       	movw	r18, r8
    1d48:	0e 94 0c 17 	call	0x2e18	; 0x2e18 <__muluhisi3>
    1d4c:	a3 01       	movw	r20, r6
    1d4e:	92 01       	movw	r18, r4
    1d50:	26 1b       	sub	r18, r22
    1d52:	37 0b       	sbc	r19, r23
    1d54:	48 0b       	sbc	r20, r24
    1d56:	59 0b       	sbc	r21, r25
    1d58:	ca 01       	movw	r24, r20
    1d5a:	b9 01       	movw	r22, r18
    1d5c:	33 94       	inc	r3
    1d5e:	33 94       	inc	r3
    1d60:	61 15       	cp	r22, r1
    1d62:	36 e4       	ldi	r19, 0x46	; 70
    1d64:	73 07       	cpc	r23, r19
    1d66:	33 ec       	ldi	r19, 0xC3	; 195
    1d68:	83 07       	cpc	r24, r19
    1d6a:	33 e2       	ldi	r19, 0x23	; 35
    1d6c:	93 07       	cpc	r25, r19
    1d6e:	d8 f6       	brcc	.-74     	; 0x1d26 <_Z15multisynth_calcmP13u_si5351_regsPbS1_+0x62>
    1d70:	60 e0       	ldi	r22, 0x00	; 0
    1d72:	70 e0       	ldi	r23, 0x00	; 0
    1d74:	cb 01       	movw	r24, r22
    1d76:	c1 2c       	mov	r12, r1
    1d78:	d1 2c       	mov	r13, r1
    1d7a:	76 01       	movw	r14, r12
    1d7c:	21 e0       	ldi	r18, 0x01	; 1
    1d7e:	54 e0       	ldi	r21, 0x04	; 4
    1d80:	c5 16       	cp	r12, r21
    1d82:	d1 04       	cpc	r13, r1
    1d84:	e1 04       	cpc	r14, r1
    1d86:	f1 04       	cpc	r15, r1
    1d88:	09 f0       	breq	.+2      	; 0x1d8c <_Z15multisynth_calcmP13u_si5351_regsPbS1_+0xc8>
    1d8a:	20 e0       	ldi	r18, 0x00	; 0
    1d8c:	f8 01       	movw	r30, r16
    1d8e:	20 83       	st	Z, r18
    1d90:	cc 0c       	add	r12, r12
    1d92:	dd 1c       	adc	r13, r13
    1d94:	ee 1c       	adc	r14, r14
    1d96:	ff 1c       	adc	r15, r15
    1d98:	cc 0c       	add	r12, r12
    1d9a:	dd 1c       	adc	r13, r13
    1d9c:	ee 1c       	adc	r14, r14
    1d9e:	ff 1c       	adc	r15, r15
    1da0:	cc 0c       	add	r12, r12
    1da2:	dd 1c       	adc	r13, r13
    1da4:	ee 1c       	adc	r14, r14
    1da6:	ff 1c       	adc	r15, r15
    1da8:	cc 0c       	add	r12, r12
    1daa:	dd 1c       	adc	r13, r13
    1dac:	ee 1c       	adc	r14, r14
    1dae:	ff 1c       	adc	r15, r15
    1db0:	cc 0c       	add	r12, r12
    1db2:	dd 1c       	adc	r13, r13
    1db4:	ee 1c       	adc	r14, r14
    1db6:	ff 1c       	adc	r15, r15
    1db8:	cc 0c       	add	r12, r12
    1dba:	dd 1c       	adc	r13, r13
    1dbc:	ee 1c       	adc	r14, r14
    1dbe:	ff 1c       	adc	r15, r15
    1dc0:	cc 0c       	add	r12, r12
    1dc2:	dd 1c       	adc	r13, r13
    1dc4:	ee 1c       	adc	r14, r14
    1dc6:	ff 1c       	adc	r15, r15
    1dc8:	f2 e0       	ldi	r31, 0x02	; 2
    1dca:	df 1a       	sub	r13, r31
    1dcc:	e1 08       	sbc	r14, r1
    1dce:	f1 08       	sbc	r15, r1
    1dd0:	c8 82       	st	Y, r12
    1dd2:	d9 82       	std	Y+1, r13	; 0x01
    1dd4:	ea 82       	std	Y+2, r14	; 0x02
    1dd6:	fb 82       	std	Y+3, r15	; 0x03
    1dd8:	1c 82       	std	Y+4, r1	; 0x04
    1dda:	1d 82       	std	Y+5, r1	; 0x05
    1ddc:	1e 82       	std	Y+6, r1	; 0x06
    1dde:	1f 82       	std	Y+7, r1	; 0x07
    1de0:	01 e0       	ldi	r16, 0x01	; 1
    1de2:	10 e0       	ldi	r17, 0x00	; 0
    1de4:	20 e0       	ldi	r18, 0x00	; 0
    1de6:	30 e0       	ldi	r19, 0x00	; 0
    1de8:	08 87       	std	Y+8, r16	; 0x08
    1dea:	19 87       	std	Y+9, r17	; 0x09
    1dec:	2a 87       	std	Y+10, r18	; 0x0a
    1dee:	3b 87       	std	Y+11, r19	; 0x0b
    1df0:	df 91       	pop	r29
    1df2:	cf 91       	pop	r28
    1df4:	1f 91       	pop	r17
    1df6:	0f 91       	pop	r16
    1df8:	ff 90       	pop	r15
    1dfa:	ef 90       	pop	r14
    1dfc:	df 90       	pop	r13
    1dfe:	cf 90       	pop	r12
    1e00:	bf 90       	pop	r11
    1e02:	af 90       	pop	r10
    1e04:	9f 90       	pop	r9
    1e06:	8f 90       	pop	r8
    1e08:	7f 90       	pop	r7
    1e0a:	6f 90       	pop	r6
    1e0c:	5f 90       	pop	r5
    1e0e:	4f 90       	pop	r4
    1e10:	3f 90       	pop	r3
    1e12:	08 95       	ret
    1e14:	c5 01       	movw	r24, r10
    1e16:	66 0f       	add	r22, r22
    1e18:	77 1f       	adc	r23, r23
    1e1a:	88 1f       	adc	r24, r24
    1e1c:	99 1f       	adc	r25, r25
    1e1e:	66 0f       	add	r22, r22
    1e20:	77 1f       	adc	r23, r23
    1e22:	88 1f       	adc	r24, r24
    1e24:	99 1f       	adc	r25, r25
    1e26:	c1 2c       	mov	r12, r1
    1e28:	d1 2c       	mov	r13, r1
    1e2a:	76 01       	movw	r14, r12
    1e2c:	68 94       	set
    1e2e:	c2 f8       	bld	r12, 2
    1e30:	a5 cf       	rjmp	.-182    	; 0x1d7c <_Z15multisynth_calcmP13u_si5351_regsPbS1_+0xb8>
    1e32:	a5 01       	movw	r20, r10
    1e34:	94 01       	movw	r18, r8
    1e36:	c7 01       	movw	r24, r14
    1e38:	b6 01       	movw	r22, r12
    1e3a:	0e 94 c2 16 	call	0x2d84	; 0x2d84 <__mulsi3>
    1e3e:	9e cf       	rjmp	.-196    	; 0x1d7c <_Z15multisynth_calcmP13u_si5351_regsPbS1_+0xb8>

00001e40 <_Z19multisynth_estimatemP13u_si5351_regsPbS1_>:
    1e40:	2f 92       	push	r2
    1e42:	3f 92       	push	r3
    1e44:	4f 92       	push	r4
    1e46:	5f 92       	push	r5
    1e48:	6f 92       	push	r6
    1e4a:	7f 92       	push	r7
    1e4c:	8f 92       	push	r8
    1e4e:	9f 92       	push	r9
    1e50:	af 92       	push	r10
    1e52:	bf 92       	push	r11
    1e54:	cf 92       	push	r12
    1e56:	df 92       	push	r13
    1e58:	ef 92       	push	r14
    1e5a:	ff 92       	push	r15
    1e5c:	0f 93       	push	r16
    1e5e:	1f 93       	push	r17
    1e60:	cf 93       	push	r28
    1e62:	df 93       	push	r29
    1e64:	cd b7       	in	r28, 0x3d	; 61
    1e66:	de b7       	in	r29, 0x3e	; 62
    1e68:	62 97       	sbiw	r28, 0x12	; 18
    1e6a:	cd bf       	out	0x3d, r28	; 61
    1e6c:	de bf       	out	0x3e, r29	; 62
    1e6e:	4b 01       	movw	r8, r22
    1e70:	5c 01       	movw	r10, r24
    1e72:	1a 01       	movw	r2, r20
    1e74:	2d 87       	std	Y+13, r18	; 0x0d
    1e76:	3e 87       	std	Y+14, r19	; 0x0e
    1e78:	80 91 11 41 	lds	r24, 0x4111	; 0x804111 <_ZL8freqVCOB>
    1e7c:	90 91 12 41 	lds	r25, 0x4112	; 0x804112 <_ZL8freqVCOB+0x1>
    1e80:	a0 91 13 41 	lds	r26, 0x4113	; 0x804113 <_ZL8freqVCOB+0x2>
    1e84:	b0 91 14 41 	lds	r27, 0x4114	; 0x804114 <_ZL8freqVCOB+0x3>
    1e88:	89 87       	std	Y+9, r24	; 0x09
    1e8a:	9a 87       	std	Y+10, r25	; 0x0a
    1e8c:	ab 87       	std	Y+11, r26	; 0x0b
    1e8e:	bc 87       	std	Y+12, r27	; 0x0c
    1e90:	bc 01       	movw	r22, r24
    1e92:	cd 01       	movw	r24, r26
    1e94:	a5 01       	movw	r20, r10
    1e96:	94 01       	movw	r18, r8
    1e98:	0e 94 d2 16 	call	0x2da4	; 0x2da4 <__udivmodsi4>
    1e9c:	69 01       	movw	r12, r18
    1e9e:	7a 01       	movw	r14, r20
    1ea0:	cf 86       	std	Y+15, r12	; 0x0f
    1ea2:	d8 8a       	std	Y+16, r13	; 0x10
    1ea4:	e9 8a       	std	Y+17, r14	; 0x11
    1ea6:	fa 8a       	std	Y+18, r15	; 0x12
    1ea8:	69 83       	std	Y+1, r22	; 0x01
    1eaa:	7a 83       	std	Y+2, r23	; 0x02
    1eac:	8b 83       	std	Y+3, r24	; 0x03
    1eae:	9c 83       	std	Y+4, r25	; 0x04
    1eb0:	8d 82       	std	Y+5, r8	; 0x05
    1eb2:	9e 82       	std	Y+6, r9	; 0x06
    1eb4:	af 82       	std	Y+7, r10	; 0x07
    1eb6:	b8 86       	std	Y+8, r11	; 0x08
    1eb8:	be 01       	movw	r22, r28
    1eba:	6b 5f       	subi	r22, 0xFB	; 251
    1ebc:	7f 4f       	sbci	r23, 0xFF	; 255
    1ebe:	ce 01       	movw	r24, r28
    1ec0:	01 96       	adiw	r24, 0x01	; 1
    1ec2:	0e 94 56 0d 	call	0x1aac	; 0x1aac <_Z13reduce_by_gcdPmS_>
    1ec6:	4d 80       	ldd	r4, Y+5	; 0x05
    1ec8:	5e 80       	ldd	r5, Y+6	; 0x06
    1eca:	6f 80       	ldd	r6, Y+7	; 0x07
    1ecc:	78 84       	ldd	r7, Y+8	; 0x08
    1ece:	89 80       	ldd	r8, Y+1	; 0x01
    1ed0:	9a 80       	ldd	r9, Y+2	; 0x02
    1ed2:	ab 80       	ldd	r10, Y+3	; 0x03
    1ed4:	bc 80       	ldd	r11, Y+4	; 0x04
    1ed6:	a3 01       	movw	r20, r6
    1ed8:	92 01       	movw	r18, r4
    1eda:	c7 01       	movw	r24, r14
    1edc:	b6 01       	movw	r22, r12
    1ede:	0e 94 c2 16 	call	0x2d84	; 0x2d84 <__mulsi3>
    1ee2:	9b 01       	movw	r18, r22
    1ee4:	ac 01       	movw	r20, r24
    1ee6:	28 0d       	add	r18, r8
    1ee8:	39 1d       	adc	r19, r9
    1eea:	4a 1d       	adc	r20, r10
    1eec:	5b 1d       	adc	r21, r11
    1eee:	69 85       	ldd	r22, Y+9	; 0x09
    1ef0:	7a 85       	ldd	r23, Y+10	; 0x0a
    1ef2:	8b 85       	ldd	r24, Y+11	; 0x0b
    1ef4:	9c 85       	ldd	r25, Y+12	; 0x0c
    1ef6:	0e 94 d2 16 	call	0x2da4	; 0x2da4 <__udivmodsi4>
    1efa:	c3 01       	movw	r24, r6
    1efc:	b2 01       	movw	r22, r4
    1efe:	0e 94 c2 16 	call	0x2d84	; 0x2d84 <__mulsi3>
    1f02:	69 87       	std	Y+9, r22	; 0x09
    1f04:	7a 87       	std	Y+10, r23	; 0x0a
    1f06:	8b 87       	std	Y+11, r24	; 0x0b
    1f08:	9c 87       	std	Y+12, r25	; 0x0c
    1f0a:	81 14       	cp	r8, r1
    1f0c:	91 04       	cpc	r9, r1
    1f0e:	a1 04       	cpc	r10, r1
    1f10:	b1 04       	cpc	r11, r1
    1f12:	11 f4       	brne	.+4      	; 0x1f18 <_Z19multisynth_estimatemP13u_si5351_regsPbS1_+0xd8>
    1f14:	c0 fe       	sbrs	r12, 0
    1f16:	71 c0       	rjmp	.+226    	; 0x1ffa <_Z19multisynth_estimatemP13u_si5351_regsPbS1_+0x1ba>
    1f18:	ad 85       	ldd	r26, Y+13	; 0x0d
    1f1a:	be 85       	ldd	r27, Y+14	; 0x0e
    1f1c:	1c 92       	st	X, r1
    1f1e:	d8 01       	movw	r26, r16
    1f20:	1c 92       	st	X, r1
    1f22:	88 0c       	add	r8, r8
    1f24:	99 1c       	adc	r9, r9
    1f26:	aa 1c       	adc	r10, r10
    1f28:	bb 1c       	adc	r11, r11
    1f2a:	88 0c       	add	r8, r8
    1f2c:	99 1c       	adc	r9, r9
    1f2e:	aa 1c       	adc	r10, r10
    1f30:	bb 1c       	adc	r11, r11
    1f32:	c5 01       	movw	r24, r10
    1f34:	b4 01       	movw	r22, r8
    1f36:	66 0f       	add	r22, r22
    1f38:	77 1f       	adc	r23, r23
    1f3a:	88 1f       	adc	r24, r24
    1f3c:	99 1f       	adc	r25, r25
    1f3e:	66 0f       	add	r22, r22
    1f40:	77 1f       	adc	r23, r23
    1f42:	88 1f       	adc	r24, r24
    1f44:	99 1f       	adc	r25, r25
    1f46:	66 0f       	add	r22, r22
    1f48:	77 1f       	adc	r23, r23
    1f4a:	88 1f       	adc	r24, r24
    1f4c:	99 1f       	adc	r25, r25
    1f4e:	66 0f       	add	r22, r22
    1f50:	77 1f       	adc	r23, r23
    1f52:	88 1f       	adc	r24, r24
    1f54:	99 1f       	adc	r25, r25
    1f56:	66 0f       	add	r22, r22
    1f58:	77 1f       	adc	r23, r23
    1f5a:	88 1f       	adc	r24, r24
    1f5c:	99 1f       	adc	r25, r25
    1f5e:	a3 01       	movw	r20, r6
    1f60:	92 01       	movw	r18, r4
    1f62:	0e 94 d2 16 	call	0x2da4	; 0x2da4 <__udivmodsi4>
    1f66:	32 50       	subi	r19, 0x02	; 2
    1f68:	41 09       	sbc	r20, r1
    1f6a:	51 09       	sbc	r21, r1
    1f6c:	cc 0c       	add	r12, r12
    1f6e:	dd 1c       	adc	r13, r13
    1f70:	ee 1c       	adc	r14, r14
    1f72:	ff 1c       	adc	r15, r15
    1f74:	cc 0c       	add	r12, r12
    1f76:	dd 1c       	adc	r13, r13
    1f78:	ee 1c       	adc	r14, r14
    1f7a:	ff 1c       	adc	r15, r15
    1f7c:	cc 0c       	add	r12, r12
    1f7e:	dd 1c       	adc	r13, r13
    1f80:	ee 1c       	adc	r14, r14
    1f82:	ff 1c       	adc	r15, r15
    1f84:	cc 0c       	add	r12, r12
    1f86:	dd 1c       	adc	r13, r13
    1f88:	ee 1c       	adc	r14, r14
    1f8a:	ff 1c       	adc	r15, r15
    1f8c:	cc 0c       	add	r12, r12
    1f8e:	dd 1c       	adc	r13, r13
    1f90:	ee 1c       	adc	r14, r14
    1f92:	ff 1c       	adc	r15, r15
    1f94:	cc 0c       	add	r12, r12
    1f96:	dd 1c       	adc	r13, r13
    1f98:	ee 1c       	adc	r14, r14
    1f9a:	ff 1c       	adc	r15, r15
    1f9c:	cc 0c       	add	r12, r12
    1f9e:	dd 1c       	adc	r13, r13
    1fa0:	ee 1c       	adc	r14, r14
    1fa2:	ff 1c       	adc	r15, r15
    1fa4:	c2 0e       	add	r12, r18
    1fa6:	d3 1e       	adc	r13, r19
    1fa8:	e4 1e       	adc	r14, r20
    1faa:	f5 1e       	adc	r15, r21
    1fac:	f1 01       	movw	r30, r2
    1fae:	c0 82       	st	Z, r12
    1fb0:	d1 82       	std	Z+1, r13	; 0x01
    1fb2:	e2 82       	std	Z+2, r14	; 0x02
    1fb4:	f3 82       	std	Z+3, r15	; 0x03
    1fb6:	64 83       	std	Z+4, r22	; 0x04
    1fb8:	75 83       	std	Z+5, r23	; 0x05
    1fba:	86 83       	std	Z+6, r24	; 0x06
    1fbc:	97 83       	std	Z+7, r25	; 0x07
    1fbe:	40 86       	std	Z+8, r4	; 0x08
    1fc0:	51 86       	std	Z+9, r5	; 0x09
    1fc2:	62 86       	std	Z+10, r6	; 0x0a
    1fc4:	73 86       	std	Z+11, r7	; 0x0b
    1fc6:	69 85       	ldd	r22, Y+9	; 0x09
    1fc8:	7a 85       	ldd	r23, Y+10	; 0x0a
    1fca:	8b 85       	ldd	r24, Y+11	; 0x0b
    1fcc:	9c 85       	ldd	r25, Y+12	; 0x0c
    1fce:	62 96       	adiw	r28, 0x12	; 18
    1fd0:	cd bf       	out	0x3d, r28	; 61
    1fd2:	de bf       	out	0x3e, r29	; 62
    1fd4:	df 91       	pop	r29
    1fd6:	cf 91       	pop	r28
    1fd8:	1f 91       	pop	r17
    1fda:	0f 91       	pop	r16
    1fdc:	ff 90       	pop	r15
    1fde:	ef 90       	pop	r14
    1fe0:	df 90       	pop	r13
    1fe2:	cf 90       	pop	r12
    1fe4:	bf 90       	pop	r11
    1fe6:	af 90       	pop	r10
    1fe8:	9f 90       	pop	r9
    1fea:	8f 90       	pop	r8
    1fec:	7f 90       	pop	r7
    1fee:	6f 90       	pop	r6
    1ff0:	5f 90       	pop	r5
    1ff2:	4f 90       	pop	r4
    1ff4:	3f 90       	pop	r3
    1ff6:	2f 90       	pop	r2
    1ff8:	08 95       	ret
    1ffa:	81 e0       	ldi	r24, 0x01	; 1
    1ffc:	ad 85       	ldd	r26, Y+13	; 0x0d
    1ffe:	be 85       	ldd	r27, Y+14	; 0x0e
    2000:	8c 93       	st	X, r24
    2002:	8f 85       	ldd	r24, Y+15	; 0x0f
    2004:	98 89       	ldd	r25, Y+16	; 0x10
    2006:	a9 89       	ldd	r26, Y+17	; 0x11
    2008:	ba 89       	ldd	r27, Y+18	; 0x12
    200a:	04 97       	sbiw	r24, 0x04	; 4
    200c:	a1 05       	cpc	r26, r1
    200e:	b1 05       	cpc	r27, r1
    2010:	09 f0       	breq	.+2      	; 0x2014 <_Z19multisynth_estimatemP13u_si5351_regsPbS1_+0x1d4>
    2012:	85 cf       	rjmp	.-246    	; 0x1f1e <_Z19multisynth_estimatemP13u_si5351_regsPbS1_+0xde>
    2014:	81 e0       	ldi	r24, 0x01	; 1
    2016:	d8 01       	movw	r26, r16
    2018:	8c 93       	st	X, r24
    201a:	f1 01       	movw	r30, r2
    201c:	10 82       	st	Z, r1
    201e:	11 82       	std	Z+1, r1	; 0x01
    2020:	12 82       	std	Z+2, r1	; 0x02
    2022:	13 82       	std	Z+3, r1	; 0x03
    2024:	14 82       	std	Z+4, r1	; 0x04
    2026:	15 82       	std	Z+5, r1	; 0x05
    2028:	16 82       	std	Z+6, r1	; 0x06
    202a:	17 82       	std	Z+7, r1	; 0x07
    202c:	81 e0       	ldi	r24, 0x01	; 1
    202e:	90 e0       	ldi	r25, 0x00	; 0
    2030:	a0 e0       	ldi	r26, 0x00	; 0
    2032:	b0 e0       	ldi	r27, 0x00	; 0
    2034:	80 87       	std	Z+8, r24	; 0x08
    2036:	91 87       	std	Z+9, r25	; 0x09
    2038:	a2 87       	std	Z+10, r26	; 0x0a
    203a:	b3 87       	std	Z+11, r27	; 0x0b
    203c:	c4 cf       	rjmp	.-120    	; 0x1fc6 <_Z19multisynth_estimatemP13u_si5351_regsPbS1_+0x186>

0000203e <_Z17si5351_write_bulkhPhh>:
    203e:	ff 92       	push	r15
    2040:	0f 93       	push	r16
    2042:	1f 93       	push	r17
    2044:	cf 93       	push	r28
    2046:	df 93       	push	r29
    2048:	f8 2e       	mov	r15, r24
    204a:	8b 01       	movw	r16, r22
    204c:	d4 2f       	mov	r29, r20
    204e:	c5 e0       	ldi	r28, 0x05	; 5
    2050:	2d 2f       	mov	r18, r29
    2052:	a8 01       	movw	r20, r16
    2054:	6f 2d       	mov	r22, r15
    2056:	80 ec       	ldi	r24, 0xC0	; 192
    2058:	0e 94 b3 08 	call	0x1166	; 0x1166 <I2C_0_SendData>
    205c:	8d 17       	cp	r24, r29
    205e:	49 f0       	breq	.+18     	; 0x2072 <_Z17si5351_write_bulkhPhh+0x34>
    2060:	c1 50       	subi	r28, 0x01	; 1
    2062:	b1 f7       	brne	.-20     	; 0x2050 <_Z17si5351_write_bulkhPhh+0x12>
    2064:	81 e0       	ldi	r24, 0x01	; 1
    2066:	df 91       	pop	r29
    2068:	cf 91       	pop	r28
    206a:	1f 91       	pop	r17
    206c:	0f 91       	pop	r16
    206e:	ff 90       	pop	r15
    2070:	08 95       	ret
    2072:	80 e0       	ldi	r24, 0x00	; 0
    2074:	f8 cf       	rjmp	.-16     	; 0x2066 <_Z17si5351_write_bulkhPhh+0x28>

00002076 <_Z7set_pllm10si5351_pll>:
    2076:	0f 93       	push	r16
    2078:	1f 93       	push	r17
    207a:	cf 93       	push	r28
    207c:	df 93       	push	r29
    207e:	cd b7       	in	r28, 0x3d	; 61
    2080:	de b7       	in	r29, 0x3e	; 62
    2082:	66 97       	sbiw	r28, 0x16	; 22
    2084:	cd bf       	out	0x3d, r28	; 61
    2086:	de bf       	out	0x3e, r29	; 62
    2088:	8a 01       	movw	r16, r20
    208a:	ae 01       	movw	r20, r28
    208c:	4f 5f       	subi	r20, 0xFF	; 255
    208e:	5f 4f       	sbci	r21, 0xFF	; 255
    2090:	0e 94 ca 0d 	call	0x1b94	; 0x1b94 <_Z8pll_calcmP13u_si5351_regs>
    2094:	81 11       	cpse	r24, r1
    2096:	20 c0       	rjmp	.+64     	; 0x20d8 <_Z7set_pllm10si5351_pll+0x62>
    2098:	8a 85       	ldd	r24, Y+10	; 0x0a
    209a:	8d 87       	std	Y+13, r24	; 0x0d
    209c:	89 85       	ldd	r24, Y+9	; 0x09
    209e:	8e 87       	std	Y+14, r24	; 0x0e
    20a0:	8b 81       	ldd	r24, Y+3	; 0x03
    20a2:	83 70       	andi	r24, 0x03	; 3
    20a4:	8f 87       	std	Y+15, r24	; 0x0f
    20a6:	8a 81       	ldd	r24, Y+2	; 0x02
    20a8:	88 8b       	std	Y+16, r24	; 0x10
    20aa:	89 81       	ldd	r24, Y+1	; 0x01
    20ac:	89 8b       	std	Y+17, r24	; 0x11
    20ae:	8b 85       	ldd	r24, Y+11	; 0x0b
    20b0:	82 95       	swap	r24
    20b2:	80 7f       	andi	r24, 0xF0	; 240
    20b4:	9f 81       	ldd	r25, Y+7	; 0x07
    20b6:	9f 70       	andi	r25, 0x0F	; 15
    20b8:	89 0f       	add	r24, r25
    20ba:	8a 8b       	std	Y+18, r24	; 0x12
    20bc:	8e 81       	ldd	r24, Y+6	; 0x06
    20be:	8b 8b       	std	Y+19, r24	; 0x13
    20c0:	8d 81       	ldd	r24, Y+5	; 0x05
    20c2:	8c 8b       	std	Y+20, r24	; 0x14
    20c4:	01 30       	cpi	r16, 0x01	; 1
    20c6:	11 05       	cpc	r17, r1
    20c8:	79 f0       	breq	.+30     	; 0x20e8 <_Z7set_pllm10si5351_pll+0x72>
    20ca:	48 e0       	ldi	r20, 0x08	; 8
    20cc:	be 01       	movw	r22, r28
    20ce:	63 5f       	subi	r22, 0xF3	; 243
    20d0:	7f 4f       	sbci	r23, 0xFF	; 255
    20d2:	82 e2       	ldi	r24, 0x22	; 34
    20d4:	0e 94 1f 10 	call	0x203e	; 0x203e <_Z17si5351_write_bulkhPhh>
    20d8:	66 96       	adiw	r28, 0x16	; 22
    20da:	cd bf       	out	0x3d, r28	; 61
    20dc:	de bf       	out	0x3e, r29	; 62
    20de:	df 91       	pop	r29
    20e0:	cf 91       	pop	r28
    20e2:	1f 91       	pop	r17
    20e4:	0f 91       	pop	r16
    20e6:	08 95       	ret
    20e8:	48 e0       	ldi	r20, 0x08	; 8
    20ea:	be 01       	movw	r22, r28
    20ec:	63 5f       	subi	r22, 0xF3	; 243
    20ee:	7f 4f       	sbci	r23, 0xFF	; 255
    20f0:	8a e1       	ldi	r24, 0x1A	; 26
    20f2:	0e 94 1f 10 	call	0x203e	; 0x203e <_Z17si5351_write_bulkhPhh>
    20f6:	f0 cf       	rjmp	.-32     	; 0x20d8 <_Z7set_pllm10si5351_pll+0x62>

000020f8 <_Z16si5351_read_bulkhPhh>:
		while(tries-- && (fail = I2C_0_SendData(SI5351_I2C_SLAVE_ADDR, regAddr, data, bytes) != bytes));
		return(fail);
	}

	bool si5351_read_bulk(uint8_t regAddr, uint8_t *data, uint8_t bytes)
	{
    20f8:	ff 92       	push	r15
    20fa:	0f 93       	push	r16
    20fc:	1f 93       	push	r17
    20fe:	cf 93       	push	r28
    2100:	df 93       	push	r29
    2102:	f8 2e       	mov	r15, r24
    2104:	8b 01       	movw	r16, r22
    2106:	d4 2f       	mov	r29, r20
    2108:	c5 e0       	ldi	r28, 0x05	; 5
		uint8_t tries = 5;
		bool fail;
		while(tries-- && (fail = I2C_0_GetData(SI5351_I2C_SLAVE_ADDR, regAddr, data, bytes) != bytes));
    210a:	2d 2f       	mov	r18, r29
    210c:	a8 01       	movw	r20, r16
    210e:	6f 2d       	mov	r22, r15
    2110:	80 ec       	ldi	r24, 0xC0	; 192
    2112:	0e 94 f7 08 	call	0x11ee	; 0x11ee <I2C_0_GetData>
    2116:	8d 17       	cp	r24, r29
    2118:	49 f0       	breq	.+18     	; 0x212c <_Z16si5351_read_bulkhPhh+0x34>
    211a:	c1 50       	subi	r28, 0x01	; 1
    211c:	b1 f7       	brne	.-20     	; 0x210a <_Z16si5351_read_bulkhPhh+0x12>
    211e:	81 e0       	ldi	r24, 0x01	; 1
		return(fail);
	}
    2120:	df 91       	pop	r29
    2122:	cf 91       	pop	r28
    2124:	1f 91       	pop	r17
    2126:	0f 91       	pop	r16
    2128:	ff 90       	pop	r15
    212a:	08 95       	ret

	bool si5351_read_bulk(uint8_t regAddr, uint8_t *data, uint8_t bytes)
	{
		uint8_t tries = 5;
		bool fail;
		while(tries-- && (fail = I2C_0_GetData(SI5351_I2C_SLAVE_ADDR, regAddr, data, bytes) != bytes));
    212c:	80 e0       	ldi	r24, 0x00	; 0
    212e:	f8 cf       	rjmp	.-16     	; 0x2120 <_Z16si5351_read_bulkhPhh+0x28>

00002130 <si5351_init>:
 * xtal_load_c - Crystal load capacitance.
 * ref_osc_freq - Crystal/reference oscillator frequency (Hz).
 *
 */
	bool si5351_init(Si5351_Xtal_load_pF xtal_load_c, Frequency_Hz ref_osc_freq)
	{
    2130:	cf 92       	push	r12
    2132:	df 92       	push	r13
    2134:	ef 92       	push	r14
    2136:	ff 92       	push	r15
    2138:	1f 93       	push	r17
    213a:	cf 93       	push	r28
    213c:	df 93       	push	r29
    213e:	00 d0       	rcall	.+0      	; 0x2140 <si5351_init+0x10>
    2140:	cd b7       	in	r28, 0x3d	; 61
    2142:	de b7       	in	r29, 0x3e	; 62
    2144:	18 2f       	mov	r17, r24
    2146:	6a 01       	movw	r12, r20
    2148:	7b 01       	movw	r14, r22
		static bool err = false;
		uint8_t data[2];
		
#ifndef DEBUG_WITHOUT_I2C
			/* Start I2C comms */
			I2C_0_Init();
    214a:	0e 94 a1 08 	call	0x1142	; 0x1142 <I2C_0_Init>
			uint8_t result_val = 0x00;
			bool result = false;
#endif
		uint8_t reg_val;

		freqVCOB = 0;
    214e:	10 92 11 41 	sts	0x4111, r1	; 0x804111 <_ZL8freqVCOB>
    2152:	10 92 12 41 	sts	0x4112, r1	; 0x804112 <_ZL8freqVCOB+0x1>
    2156:	10 92 13 41 	sts	0x4113, r1	; 0x804113 <_ZL8freqVCOB+0x2>
    215a:	10 92 14 41 	sts	0x4114, r1	; 0x804114 <_ZL8freqVCOB+0x3>
		xtal_freq = SI5351_XTAL_FREQ;
    215e:	80 e4       	ldi	r24, 0x40	; 64
    2160:	98 e7       	ldi	r25, 0x78	; 120
    2162:	ad e7       	ldi	r26, 0x7D	; 125
    2164:	b1 e0       	ldi	r27, 0x01	; 1
    2166:	80 93 1c 40 	sts	0x401C, r24	; 0x80401c <_ZL9xtal_freq>
    216a:	90 93 1d 40 	sts	0x401D, r25	; 0x80401d <_ZL9xtal_freq+0x1>
    216e:	a0 93 1e 40 	sts	0x401E, r26	; 0x80401e <_ZL9xtal_freq+0x2>
    2172:	b0 93 1f 40 	sts	0x401F, r27	; 0x80401f <_ZL9xtal_freq+0x3>
		enabledClocksMask = 0x00;
    2176:	10 92 10 41 	sts	0x4110, r1	; 0x804110 <_ZL17enabledClocksMask>

		/* Disable Outputs */
		/* Set CLKx_DIS high; Reg. 3 = 0xFF */
		data[0] = 0xFF;
    217a:	8f ef       	ldi	r24, 0xFF	; 255
    217c:	89 83       	std	Y+1, r24	; 0x01
		err = si5351_write_bulk(0x03, data, 1);
    217e:	41 e0       	ldi	r20, 0x01	; 1
    2180:	be 01       	movw	r22, r28
    2182:	6f 5f       	subi	r22, 0xFF	; 255
    2184:	7f 4f       	sbci	r23, 0xFF	; 255
    2186:	83 e0       	ldi	r24, 0x03	; 3
    2188:	0e 94 1f 10 	call	0x203e	; 0x203e <_Z17si5351_write_bulkhPhh>
    218c:	80 93 02 41 	sts	0x4102, r24	; 0x804102 <_ZZ11si5351_initE3err>
		
		if(err) return err;
    2190:	88 23       	and	r24, r24
    2192:	51 f0       	breq	.+20     	; 0x21a8 <si5351_init+0x78>
		}
		
		g_si5351_initialized = !err;

		return err;
	}
    2194:	0f 90       	pop	r0
    2196:	0f 90       	pop	r0
    2198:	df 91       	pop	r29
    219a:	cf 91       	pop	r28
    219c:	1f 91       	pop	r17
    219e:	ff 90       	pop	r15
    21a0:	ef 90       	pop	r14
    21a2:	df 90       	pop	r13
    21a4:	cf 90       	pop	r12
    21a6:	08 95       	ret
		data[0] = 0xFF;
		err = si5351_write_bulk(0x03, data, 1);
		
		if(err) return err;
		/* Power down clocks */
		data[0] = 0xCC;
    21a8:	8c ec       	ldi	r24, 0xCC	; 204
    21aa:	89 83       	std	Y+1, r24	; 0x01
		err |= si5351_write_bulk(0x10, data, 1);
    21ac:	41 e0       	ldi	r20, 0x01	; 1
    21ae:	be 01       	movw	r22, r28
    21b0:	6f 5f       	subi	r22, 0xFF	; 255
    21b2:	7f 4f       	sbci	r23, 0xFF	; 255
    21b4:	80 e1       	ldi	r24, 0x10	; 16
    21b6:	0e 94 1f 10 	call	0x203e	; 0x203e <_Z17si5351_write_bulkhPhh>
    21ba:	90 91 02 41 	lds	r25, 0x4102	; 0x804102 <_ZZ11si5351_initE3err>
    21be:	89 2b       	or	r24, r25
    21c0:	80 93 02 41 	sts	0x4102, r24	; 0x804102 <_ZZ11si5351_initE3err>
		err |= si5351_write_bulk(0x11, data, 1);
    21c4:	41 e0       	ldi	r20, 0x01	; 1
    21c6:	be 01       	movw	r22, r28
    21c8:	6f 5f       	subi	r22, 0xFF	; 255
    21ca:	7f 4f       	sbci	r23, 0xFF	; 255
    21cc:	81 e1       	ldi	r24, 0x11	; 17
    21ce:	0e 94 1f 10 	call	0x203e	; 0x203e <_Z17si5351_write_bulkhPhh>
    21d2:	90 91 02 41 	lds	r25, 0x4102	; 0x804102 <_ZZ11si5351_initE3err>
    21d6:	89 2b       	or	r24, r25
    21d8:	80 93 02 41 	sts	0x4102, r24	; 0x804102 <_ZZ11si5351_initE3err>
		err |= si5351_write_bulk(0x12, data, 1);
    21dc:	41 e0       	ldi	r20, 0x01	; 1
    21de:	be 01       	movw	r22, r28
    21e0:	6f 5f       	subi	r22, 0xFF	; 255
    21e2:	7f 4f       	sbci	r23, 0xFF	; 255
    21e4:	82 e1       	ldi	r24, 0x12	; 18
    21e6:	0e 94 1f 10 	call	0x203e	; 0x203e <_Z17si5351_write_bulkhPhh>
    21ea:	90 91 02 41 	lds	r25, 0x4102	; 0x804102 <_ZZ11si5351_initE3err>
    21ee:	89 2b       	or	r24, r25
    21f0:	80 93 02 41 	sts	0x4102, r24	; 0x804102 <_ZZ11si5351_initE3err>

		/* Set crystal load capacitance */
		reg_val = 0x12; /* 0b010010 reserved value bits */
		reg_val |= xtal_load_c;
    21f4:	12 61       	ori	r17, 0x12	; 18

		data[0] = reg_val;
    21f6:	19 83       	std	Y+1, r17	; 0x01
		err |= si5351_write_bulk(SI5351_CRYSTAL_LOAD, data, 1);
    21f8:	41 e0       	ldi	r20, 0x01	; 1
    21fa:	be 01       	movw	r22, r28
    21fc:	6f 5f       	subi	r22, 0xFF	; 255
    21fe:	7f 4f       	sbci	r23, 0xFF	; 255
    2200:	87 eb       	ldi	r24, 0xB7	; 183
    2202:	0e 94 1f 10 	call	0x203e	; 0x203e <_Z17si5351_write_bulkhPhh>
    2206:	90 91 02 41 	lds	r25, 0x4102	; 0x804102 <_ZZ11si5351_initE3err>
    220a:	89 2b       	or	r24, r25
    220c:	80 93 02 41 	sts	0x4102, r24	; 0x804102 <_ZZ11si5351_initE3err>

		if(!ref_osc_freq)
    2210:	c1 14       	cp	r12, r1
    2212:	d1 04       	cpc	r13, r1
    2214:	e1 04       	cpc	r14, r1
    2216:	f1 04       	cpc	r15, r1
    2218:	51 f4       	brne	.+20     	; 0x222e <si5351_init+0xfe>
		{
			ref_osc_freq = SI5351_XTAL_FREQ;
    221a:	0f 2e       	mov	r0, r31
    221c:	f0 e4       	ldi	r31, 0x40	; 64
    221e:	cf 2e       	mov	r12, r31
    2220:	f8 e7       	ldi	r31, 0x78	; 120
    2222:	df 2e       	mov	r13, r31
    2224:	fd e7       	ldi	r31, 0x7D	; 125
    2226:	ef 2e       	mov	r14, r31
    2228:	ff 24       	eor	r15, r15
    222a:	f3 94       	inc	r15
    222c:	f0 2d       	mov	r31, r0
		}

		/* Change the ref osc freq if different from default */
		if(ref_osc_freq != xtal_freq)
    222e:	80 91 1c 40 	lds	r24, 0x401C	; 0x80401c <_ZL9xtal_freq>
    2232:	90 91 1d 40 	lds	r25, 0x401D	; 0x80401d <_ZL9xtal_freq+0x1>
    2236:	a0 91 1e 40 	lds	r26, 0x401E	; 0x80401e <_ZL9xtal_freq+0x2>
    223a:	b0 91 1f 40 	lds	r27, 0x401F	; 0x80401f <_ZL9xtal_freq+0x3>
    223e:	8c 15       	cp	r24, r12
    2240:	9d 05       	cpc	r25, r13
    2242:	ae 05       	cpc	r26, r14
    2244:	bf 05       	cpc	r27, r15
    2246:	39 f4       	brne	.+14     	; 0x2256 <si5351_init+0x126>

			data[0] = reg_val;
			err |= si5351_write_bulk(SI5351_PLL_INPUT_SOURCE, data, 1);
		}
		
		g_si5351_initialized = !err;
    2248:	80 91 02 41 	lds	r24, 0x4102	; 0x804102 <_ZZ11si5351_initE3err>
    224c:	91 e0       	ldi	r25, 0x01	; 1
    224e:	98 27       	eor	r25, r24
    2250:	90 93 03 41 	sts	0x4103, r25	; 0x804103 <g_si5351_initialized>

		return err;
    2254:	9f cf       	rjmp	.-194    	; 0x2194 <si5351_init+0x64>
		}

		/* Change the ref osc freq if different from default */
		if(ref_osc_freq != xtal_freq)
		{
			if(si5351_read_bulk(SI5351_PLL_INPUT_SOURCE, data, 1))
    2256:	41 e0       	ldi	r20, 0x01	; 1
    2258:	be 01       	movw	r22, r28
    225a:	6f 5f       	subi	r22, 0xFF	; 255
    225c:	7f 4f       	sbci	r23, 0xFF	; 255
    225e:	8f e0       	ldi	r24, 0x0F	; 15
    2260:	0e 94 7c 10 	call	0x20f8	; 0x20f8 <_Z16si5351_read_bulkhPhh>
    2264:	81 11       	cpse	r24, r1
    2266:	96 cf       	rjmp	.-212    	; 0x2194 <si5351_init+0x64>
			{
				return true;
			}
			
			reg_val = data[0];
    2268:	89 81       	ldd	r24, Y+1	; 0x01

			/* Clear the bits first */
			reg_val &= ~(SI5351_CLKIN_DIV_MASK);

			xtal_freq = ref_osc_freq;
    226a:	c0 92 1c 40 	sts	0x401C, r12	; 0x80401c <_ZL9xtal_freq>
    226e:	d0 92 1d 40 	sts	0x401D, r13	; 0x80401d <_ZL9xtal_freq+0x1>
    2272:	e0 92 1e 40 	sts	0x401E, r14	; 0x80401e <_ZL9xtal_freq+0x2>
    2276:	f0 92 1f 40 	sts	0x401F, r15	; 0x80401f <_ZL9xtal_freq+0x3>
			}
			
			reg_val = data[0];

			/* Clear the bits first */
			reg_val &= ~(SI5351_CLKIN_DIV_MASK);
    227a:	8f 73       	andi	r24, 0x3F	; 63
					reg_val |= SI5351_CLKIN_DIV_4;
				}

#endif  /* #ifndef DIVIDE_XTAL_FREQ_IF_NEEDED */

			data[0] = reg_val;
    227c:	89 83       	std	Y+1, r24	; 0x01
			err |= si5351_write_bulk(SI5351_PLL_INPUT_SOURCE, data, 1);
    227e:	41 e0       	ldi	r20, 0x01	; 1
    2280:	be 01       	movw	r22, r28
    2282:	6f 5f       	subi	r22, 0xFF	; 255
    2284:	7f 4f       	sbci	r23, 0xFF	; 255
    2286:	8f e0       	ldi	r24, 0x0F	; 15
    2288:	0e 94 1f 10 	call	0x203e	; 0x203e <_Z17si5351_write_bulkhPhh>
    228c:	90 91 02 41 	lds	r25, 0x4102	; 0x804102 <_ZZ11si5351_initE3err>
    2290:	89 2b       	or	r24, r25
    2292:	80 93 02 41 	sts	0x4102, r24	; 0x804102 <_ZZ11si5351_initE3err>
    2296:	d8 cf       	rjmp	.-80     	; 0x2248 <si5351_init+0x118>

00002298 <si5351_clock_enable>:
 * clk - Clock output
 * enable - 1 to enable, 0 to disable
 *
 */
	EC si5351_clock_enable(Si5351_clock clk, bool enable)
	{
    2298:	0f 93       	push	r16
    229a:	1f 93       	push	r17
    229c:	cf 93       	push	r28
    229e:	df 93       	push	r29
    22a0:	00 d0       	rcall	.+0      	; 0x22a2 <si5351_clock_enable+0xa>
    22a2:	cd b7       	in	r28, 0x3d	; 61
    22a4:	de b7       	in	r29, 0x3e	; 62
    22a6:	18 2f       	mov	r17, r24
    22a8:	06 2f       	mov	r16, r22
		uint8_t reg_val;
		uint8_t data[2];
		
		if(si5351_read_bulk(SI5351_OUTPUT_ENABLE_CTRL, data, 1)) 
    22aa:	41 e0       	ldi	r20, 0x01	; 1
    22ac:	be 01       	movw	r22, r28
    22ae:	6f 5f       	subi	r22, 0xFF	; 255
    22b0:	7f 4f       	sbci	r23, 0xFF	; 255
    22b2:	83 e0       	ldi	r24, 0x03	; 3
    22b4:	0e 94 7c 10 	call	0x20f8	; 0x20f8 <_Z16si5351_read_bulkhPhh>
    22b8:	81 11       	cpse	r24, r1
    22ba:	28 c0       	rjmp	.+80     	; 0x230c <si5351_clock_enable+0x74>
		{
			return ERROR_CODE_RTC_NONRESPONSIVE;
		}
		
		reg_val = data[0];
    22bc:	89 81       	ldd	r24, Y+1	; 0x01

		if(enable)
    22be:	00 23       	and	r16, r16
    22c0:	e1 f0       	breq	.+56     	; 0x22fa <si5351_clock_enable+0x62>
		{
			reg_val &= ~(1 << (uint8_t)clk);
    22c2:	21 e0       	ldi	r18, 0x01	; 1
    22c4:	30 e0       	ldi	r19, 0x00	; 0
    22c6:	02 c0       	rjmp	.+4      	; 0x22cc <si5351_clock_enable+0x34>
    22c8:	22 0f       	add	r18, r18
    22ca:	33 1f       	adc	r19, r19
    22cc:	1a 95       	dec	r17
    22ce:	e2 f7       	brpl	.-8      	; 0x22c8 <si5351_clock_enable+0x30>
    22d0:	20 95       	com	r18
    22d2:	82 23       	and	r24, r18
		else
		{
			reg_val |= (1 << (uint8_t)clk);
		}

		data[0] = reg_val;
    22d4:	89 83       	std	Y+1, r24	; 0x01
		if(si5351_write_bulk(SI5351_OUTPUT_ENABLE_CTRL, data, 1)) return ERROR_CODE_RTC_NONRESPONSIVE;
    22d6:	41 e0       	ldi	r20, 0x01	; 1
    22d8:	be 01       	movw	r22, r28
    22da:	6f 5f       	subi	r22, 0xFF	; 255
    22dc:	7f 4f       	sbci	r23, 0xFF	; 255
    22de:	83 e0       	ldi	r24, 0x03	; 3
    22e0:	0e 94 1f 10 	call	0x203e	; 0x203e <_Z17si5351_write_bulkhPhh>
    22e4:	81 11       	cpse	r24, r1
    22e6:	15 c0       	rjmp	.+42     	; 0x2312 <si5351_clock_enable+0x7a>

		return ERROR_CODE_NO_ERROR;
    22e8:	90 e0       	ldi	r25, 0x00	; 0
    22ea:	80 e0       	ldi	r24, 0x00	; 0
	}
    22ec:	0f 90       	pop	r0
    22ee:	0f 90       	pop	r0
    22f0:	df 91       	pop	r29
    22f2:	cf 91       	pop	r28
    22f4:	1f 91       	pop	r17
    22f6:	0f 91       	pop	r16
    22f8:	08 95       	ret
		{
			reg_val &= ~(1 << (uint8_t)clk);
		}
		else
		{
			reg_val |= (1 << (uint8_t)clk);
    22fa:	21 e0       	ldi	r18, 0x01	; 1
    22fc:	30 e0       	ldi	r19, 0x00	; 0
    22fe:	02 c0       	rjmp	.+4      	; 0x2304 <si5351_clock_enable+0x6c>
    2300:	22 0f       	add	r18, r18
    2302:	33 1f       	adc	r19, r19
    2304:	1a 95       	dec	r17
    2306:	e2 f7       	brpl	.-8      	; 0x2300 <si5351_clock_enable+0x68>
    2308:	82 2b       	or	r24, r18
    230a:	e4 cf       	rjmp	.-56     	; 0x22d4 <si5351_clock_enable+0x3c>
		uint8_t reg_val;
		uint8_t data[2];
		
		if(si5351_read_bulk(SI5351_OUTPUT_ENABLE_CTRL, data, 1)) 
		{
			return ERROR_CODE_RTC_NONRESPONSIVE;
    230c:	8c ef       	ldi	r24, 0xFC	; 252
    230e:	90 e0       	ldi	r25, 0x00	; 0
    2310:	ed cf       	rjmp	.-38     	; 0x22ec <si5351_clock_enable+0x54>
		{
			reg_val |= (1 << (uint8_t)clk);
		}

		data[0] = reg_val;
		if(si5351_write_bulk(SI5351_OUTPUT_ENABLE_CTRL, data, 1)) return ERROR_CODE_RTC_NONRESPONSIVE;
    2312:	8c ef       	ldi	r24, 0xFC	; 252
    2314:	90 e0       	ldi	r25, 0x00	; 0
    2316:	ea cf       	rjmp	.-44     	; 0x22ec <si5351_clock_enable+0x54>

00002318 <si5351_drive_strength>:
 * clk - Clock output
 * drive - Desired drive level
 *
 */
	EC si5351_drive_strength(Si5351_clock clk, Si5351_drive drive)
	{
    2318:	ff 92       	push	r15
    231a:	0f 93       	push	r16
    231c:	1f 93       	push	r17
    231e:	cf 93       	push	r28
    2320:	df 93       	push	r29
    2322:	00 d0       	rcall	.+0      	; 0x2324 <si5351_drive_strength+0xc>
    2324:	cd b7       	in	r28, 0x3d	; 61
    2326:	de b7       	in	r29, 0x3e	; 62
    2328:	8b 01       	movw	r16, r22
		uint8_t reg_val;
		uint8_t data[2];
		const uint8_t mask = 0x03;

		if(si5351_read_bulk(SI5351_CLK0_CTRL + (uint8_t)clk, data, 1))
    232a:	68 94       	set
    232c:	ff 24       	eor	r15, r15
    232e:	f4 f8       	bld	r15, 4
    2330:	f8 0e       	add	r15, r24
    2332:	41 e0       	ldi	r20, 0x01	; 1
    2334:	be 01       	movw	r22, r28
    2336:	6f 5f       	subi	r22, 0xFF	; 255
    2338:	7f 4f       	sbci	r23, 0xFF	; 255
    233a:	8f 2d       	mov	r24, r15
    233c:	0e 94 7c 10 	call	0x20f8	; 0x20f8 <_Z16si5351_read_bulkhPhh>
    2340:	81 11       	cpse	r24, r1
    2342:	29 c0       	rjmp	.+82     	; 0x2396 <si5351_drive_strength+0x7e>
		{
			return ERROR_CODE_CLKGEN_NONRESPONSIVE;
		}
		
		reg_val = data[0];
    2344:	89 81       	ldd	r24, Y+1	; 0x01

		switch(drive)
    2346:	01 30       	cpi	r16, 0x01	; 1
    2348:	11 05       	cpc	r17, r1
    234a:	e9 f0       	breq	.+58     	; 0x2386 <si5351_drive_strength+0x6e>
    234c:	d0 f0       	brcs	.+52     	; 0x2382 <si5351_drive_strength+0x6a>
    234e:	02 30       	cpi	r16, 0x02	; 2
    2350:	11 05       	cpc	r17, r1
    2352:	e1 f0       	breq	.+56     	; 0x238c <si5351_drive_strength+0x74>
    2354:	03 30       	cpi	r16, 0x03	; 3
    2356:	11 05       	cpc	r17, r1
    2358:	e1 f0       	breq	.+56     	; 0x2392 <si5351_drive_strength+0x7a>
			{
			}
			break;
		}

		data[0] = reg_val;
    235a:	89 83       	std	Y+1, r24	; 0x01
		if(si5351_write_bulk(SI5351_CLK0_CTRL + (uint8_t)clk, data, 1)) return ERROR_CODE_CLKGEN_NONRESPONSIVE;
    235c:	41 e0       	ldi	r20, 0x01	; 1
    235e:	be 01       	movw	r22, r28
    2360:	6f 5f       	subi	r22, 0xFF	; 255
    2362:	7f 4f       	sbci	r23, 0xFF	; 255
    2364:	8f 2d       	mov	r24, r15
    2366:	0e 94 1f 10 	call	0x203e	; 0x203e <_Z17si5351_write_bulkhPhh>
    236a:	81 11       	cpse	r24, r1
    236c:	17 c0       	rjmp	.+46     	; 0x239c <si5351_drive_strength+0x84>

		return ERROR_CODE_NO_ERROR;
    236e:	90 e0       	ldi	r25, 0x00	; 0
    2370:	80 e0       	ldi	r24, 0x00	; 0
	}
    2372:	0f 90       	pop	r0
    2374:	0f 90       	pop	r0
    2376:	df 91       	pop	r29
    2378:	cf 91       	pop	r28
    237a:	1f 91       	pop	r17
    237c:	0f 91       	pop	r16
    237e:	ff 90       	pop	r15
    2380:	08 95       	ret

		switch(drive)
		{
			case SI5351_DRIVE_2MA:
			{
				reg_val &= ~(mask);
    2382:	8c 7f       	andi	r24, 0xFC	; 252
				reg_val |= 0x00;
			}
			break;
    2384:	ea cf       	rjmp	.-44     	; 0x235a <si5351_drive_strength+0x42>

			case SI5351_DRIVE_4MA:
			{
				reg_val &= ~(mask);
    2386:	8c 7f       	andi	r24, 0xFC	; 252
				reg_val |= 0x01;
    2388:	81 60       	ori	r24, 0x01	; 1
			}
			break;
    238a:	e7 cf       	rjmp	.-50     	; 0x235a <si5351_drive_strength+0x42>

			case SI5351_DRIVE_6MA:
			{
				reg_val &= ~(mask);
    238c:	8c 7f       	andi	r24, 0xFC	; 252
				reg_val |= 0x02;
    238e:	82 60       	ori	r24, 0x02	; 2
			}
			break;
    2390:	e4 cf       	rjmp	.-56     	; 0x235a <si5351_drive_strength+0x42>

			case SI5351_DRIVE_8MA:
			{
				reg_val &= ~(mask);
				reg_val |= 0x03;
    2392:	83 60       	ori	r24, 0x03	; 3
			}
			break;
    2394:	e2 cf       	rjmp	.-60     	; 0x235a <si5351_drive_strength+0x42>
		uint8_t data[2];
		const uint8_t mask = 0x03;

		if(si5351_read_bulk(SI5351_CLK0_CTRL + (uint8_t)clk, data, 1))
		{
			return ERROR_CODE_CLKGEN_NONRESPONSIVE;
    2396:	8b ef       	ldi	r24, 0xFB	; 251
    2398:	90 e0       	ldi	r25, 0x00	; 0
    239a:	eb cf       	rjmp	.-42     	; 0x2372 <si5351_drive_strength+0x5a>
			}
			break;
		}

		data[0] = reg_val;
		if(si5351_write_bulk(SI5351_CLK0_CTRL + (uint8_t)clk, data, 1)) return ERROR_CODE_CLKGEN_NONRESPONSIVE;
    239c:	8b ef       	ldi	r24, 0xFB	; 251
    239e:	90 e0       	ldi	r25, 0x00	; 0
    23a0:	e8 cf       	rjmp	.-48     	; 0x2372 <si5351_drive_strength+0x5a>

000023a2 <_Z31set_multisynth_registers_source12si5351_clock10si5351_pll>:
 *
 * Set the desired PLL source for a multisynth.
 *
 */
	bool set_multisynth_registers_source(Si5351_clock clk, Si5351_pll pll)
	{
    23a2:	ef 92       	push	r14
    23a4:	ff 92       	push	r15
    23a6:	1f 93       	push	r17
    23a8:	cf 93       	push	r28
    23aa:	df 93       	push	r29
    23ac:	00 d0       	rcall	.+0      	; 0x23ae <_Z31set_multisynth_registers_source12si5351_clock10si5351_pll+0xc>
    23ae:	cd b7       	in	r28, 0x3d	; 61
    23b0:	de b7       	in	r29, 0x3e	; 62
    23b2:	7b 01       	movw	r14, r22
		uint8_t reg_val;
		uint8_t data[2];
		
		if(si5351_read_bulk(SI5351_CLK0_CTRL + (uint8_t)clk, data, 1))
    23b4:	10 e1       	ldi	r17, 0x10	; 16
    23b6:	18 0f       	add	r17, r24
    23b8:	41 e0       	ldi	r20, 0x01	; 1
    23ba:	be 01       	movw	r22, r28
    23bc:	6f 5f       	subi	r22, 0xFF	; 255
    23be:	7f 4f       	sbci	r23, 0xFF	; 255
    23c0:	81 2f       	mov	r24, r17
    23c2:	0e 94 7c 10 	call	0x20f8	; 0x20f8 <_Z16si5351_read_bulkhPhh>
    23c6:	81 11       	cpse	r24, r1
    23c8:	11 c0       	rjmp	.+34     	; 0x23ec <_Z31set_multisynth_registers_source12si5351_clock10si5351_pll+0x4a>
		{
			return(true);
		}
		
		reg_val = data[0];
    23ca:	89 81       	ldd	r24, Y+1	; 0x01

		if(pll == SI5351_PLLA)
    23cc:	91 e0       	ldi	r25, 0x01	; 1
    23ce:	e9 16       	cp	r14, r25
    23d0:	f1 04       	cpc	r15, r1
    23d2:	a1 f0       	breq	.+40     	; 0x23fc <_Z31set_multisynth_registers_source12si5351_clock10si5351_pll+0x5a>
		{
			reg_val &= ~(SI5351_CLK_PLL_SELECT);
		}
		else if(pll == SI5351_PLLB)
    23d4:	92 e0       	ldi	r25, 0x02	; 2
    23d6:	e9 16       	cp	r14, r25
    23d8:	f1 04       	cpc	r15, r1
    23da:	91 f0       	breq	.+36     	; 0x2400 <_Z31set_multisynth_registers_source12si5351_clock10si5351_pll+0x5e>
		{
			reg_val |= SI5351_CLK_PLL_SELECT;
		}

		data[0] = reg_val;
    23dc:	89 83       	std	Y+1, r24	; 0x01
		if(si5351_write_bulk(SI5351_CLK0_CTRL + (uint8_t)clk, data, 1))
    23de:	41 e0       	ldi	r20, 0x01	; 1
    23e0:	be 01       	movw	r22, r28
    23e2:	6f 5f       	subi	r22, 0xFF	; 255
    23e4:	7f 4f       	sbci	r23, 0xFF	; 255
    23e6:	81 2f       	mov	r24, r17
    23e8:	0e 94 1f 10 	call	0x203e	; 0x203e <_Z17si5351_write_bulkhPhh>
		{
			return(true);
		}
		
		return(false);
	}
    23ec:	0f 90       	pop	r0
    23ee:	0f 90       	pop	r0
    23f0:	df 91       	pop	r29
    23f2:	cf 91       	pop	r28
    23f4:	1f 91       	pop	r17
    23f6:	ff 90       	pop	r15
    23f8:	ef 90       	pop	r14
    23fa:	08 95       	ret
		
		reg_val = data[0];

		if(pll == SI5351_PLLA)
		{
			reg_val &= ~(SI5351_CLK_PLL_SELECT);
    23fc:	8f 7d       	andi	r24, 0xDF	; 223
    23fe:	ee cf       	rjmp	.-36     	; 0x23dc <_Z31set_multisynth_registers_source12si5351_clock10si5351_pll+0x3a>
		}
		else if(pll == SI5351_PLLB)
		{
			reg_val |= SI5351_CLK_PLL_SELECT;
    2400:	80 62       	ori	r24, 0x20	; 32
    2402:	ec cf       	rjmp	.-40     	; 0x23dc <_Z31set_multisynth_registers_source12si5351_clock10si5351_pll+0x3a>

00002404 <_Z16set_integer_mode12si5351_clockb>:
 * enable - 1 to enable, 0 to disable
 *
 * Set the indicated multisynth into integer mode.
 */
	bool set_integer_mode(Si5351_clock clk, bool enable)
	{
    2404:	0f 93       	push	r16
    2406:	1f 93       	push	r17
    2408:	cf 93       	push	r28
    240a:	df 93       	push	r29
    240c:	00 d0       	rcall	.+0      	; 0x240e <_Z16set_integer_mode12si5351_clockb+0xa>
    240e:	cd b7       	in	r28, 0x3d	; 61
    2410:	de b7       	in	r29, 0x3e	; 62
    2412:	06 2f       	mov	r16, r22
		uint8_t reg_val;
		uint8_t data[2];

		if(si5351_read_bulk(SI5351_CLK0_CTRL + (uint8_t)clk, data, 1))
    2414:	10 e1       	ldi	r17, 0x10	; 16
    2416:	18 0f       	add	r17, r24
    2418:	41 e0       	ldi	r20, 0x01	; 1
    241a:	be 01       	movw	r22, r28
    241c:	6f 5f       	subi	r22, 0xFF	; 255
    241e:	7f 4f       	sbci	r23, 0xFF	; 255
    2420:	81 2f       	mov	r24, r17
    2422:	0e 94 7c 10 	call	0x20f8	; 0x20f8 <_Z16si5351_read_bulkhPhh>
    2426:	81 11       	cpse	r24, r1
    2428:	0c c0       	rjmp	.+24     	; 0x2442 <_Z16set_integer_mode12si5351_clockb+0x3e>
		{
			return(true);
		}
		
		reg_val = data[0];
    242a:	89 81       	ldd	r24, Y+1	; 0x01

		if(enable)
    242c:	00 23       	and	r16, r16
    242e:	81 f0       	breq	.+32     	; 0x2450 <_Z16set_integer_mode12si5351_clockb+0x4c>
		{
			reg_val |= (SI5351_CLK_INTEGER_MODE);
    2430:	80 64       	ori	r24, 0x40	; 64
		else
		{
			reg_val &= ~(SI5351_CLK_INTEGER_MODE);
		}

		data[0] = reg_val;
    2432:	89 83       	std	Y+1, r24	; 0x01
		return(si5351_write_bulk(SI5351_CLK0_CTRL + (uint8_t)clk, data, 1));
    2434:	41 e0       	ldi	r20, 0x01	; 1
    2436:	be 01       	movw	r22, r28
    2438:	6f 5f       	subi	r22, 0xFF	; 255
    243a:	7f 4f       	sbci	r23, 0xFF	; 255
    243c:	81 2f       	mov	r24, r17
    243e:	0e 94 1f 10 	call	0x203e	; 0x203e <_Z17si5351_write_bulkhPhh>
	}
    2442:	0f 90       	pop	r0
    2444:	0f 90       	pop	r0
    2446:	df 91       	pop	r29
    2448:	cf 91       	pop	r28
    244a:	1f 91       	pop	r17
    244c:	0f 91       	pop	r16
    244e:	08 95       	ret
		{
			reg_val |= (SI5351_CLK_INTEGER_MODE);
		}
		else
		{
			reg_val &= ~(SI5351_CLK_INTEGER_MODE);
    2450:	8f 7b       	andi	r24, 0xBF	; 191
    2452:	ef cf       	rjmp	.-34     	; 0x2432 <_Z16set_integer_mode12si5351_clockb+0x2e>

00002454 <_Z6ms_div12si5351_clockhb>:
		return(si5351_write_bulk(SI5351_CLK0_CTRL + (uint8_t)clk, data, 1));
	}


	bool ms_div(Si5351_clock clk, uint8_t r_div, bool div_by_4)
	{
    2454:	ff 92       	push	r15
    2456:	0f 93       	push	r16
    2458:	1f 93       	push	r17
    245a:	cf 93       	push	r28
    245c:	df 93       	push	r29
    245e:	00 d0       	rcall	.+0      	; 0x2460 <_Z6ms_div12si5351_clockhb+0xc>
    2460:	cd b7       	in	r28, 0x3d	; 61
    2462:	de b7       	in	r29, 0x3e	; 62
		uint8_t reg_val, reg_addr;
		uint8_t data[2];

		switch(clk)
    2464:	81 30       	cpi	r24, 0x01	; 1
    2466:	91 05       	cpc	r25, r1
    2468:	29 f0       	breq	.+10     	; 0x2474 <_Z6ms_div12si5351_clockhb+0x20>
    246a:	88 f1       	brcs	.+98     	; 0x24ce <_Z6ms_div12si5351_clockhb+0x7a>
    246c:	02 97       	sbiw	r24, 0x02	; 2
    246e:	51 f1       	breq	.+84     	; 0x24c4 <_Z6ms_div12si5351_clockhb+0x70>
				reg_addr = SI5351_CLK2_PARAMETERS + 2;
			}
			break;

			default:
				return(true);
    2470:	81 e0       	ldi	r24, 0x01	; 1
    2472:	20 c0       	rjmp	.+64     	; 0x24b4 <_Z6ms_div12si5351_clockhb+0x60>
			}
			break;

			case SI5351_CLK1:
			{
				reg_addr = SI5351_CLK1_PARAMETERS + 2;
    2474:	0f 2e       	mov	r0, r31
    2476:	f4 e3       	ldi	r31, 0x34	; 52
    2478:	ff 2e       	mov	r15, r31
    247a:	f0 2d       	mov	r31, r0
    247c:	04 2f       	mov	r16, r20
    247e:	16 2f       	mov	r17, r22

			default:
				return(true);
		}

		if(si5351_read_bulk(reg_addr, data, 1))
    2480:	41 e0       	ldi	r20, 0x01	; 1
    2482:	be 01       	movw	r22, r28
    2484:	6f 5f       	subi	r22, 0xFF	; 255
    2486:	7f 4f       	sbci	r23, 0xFF	; 255
    2488:	8f 2d       	mov	r24, r15
    248a:	0e 94 7c 10 	call	0x20f8	; 0x20f8 <_Z16si5351_read_bulkhPhh>
    248e:	81 11       	cpse	r24, r1
    2490:	11 c0       	rjmp	.+34     	; 0x24b4 <_Z6ms_div12si5351_clockhb+0x60>
		{
			return(true);
		}
		
		reg_val = data[0];
    2492:	89 81       	ldd	r24, Y+1	; 0x01

		/* Clear the appropriate bits */
		reg_val &= ~(0x7c);
    2494:	83 78       	andi	r24, 0x83	; 131

		if(div_by_4)
    2496:	01 11       	cpse	r16, r1
		{
			reg_val |= (SI5351_OUTPUT_CLK_DIVBY4);
    2498:	8c 60       	ori	r24, 0x0C	; 12
		else
		{
			reg_val &= ~(SI5351_OUTPUT_CLK_DIVBY4);
		}

		reg_val |= (r_div << SI5351_OUTPUT_CLK_DIV_SHIFT);
    249a:	90 e1       	ldi	r25, 0x10	; 16
    249c:	19 9f       	mul	r17, r25
    249e:	b0 01       	movw	r22, r0
    24a0:	11 24       	eor	r1, r1
    24a2:	68 2b       	or	r22, r24

		data[0] = reg_val;
    24a4:	69 83       	std	Y+1, r22	; 0x01
		return(si5351_write_bulk(reg_addr, data, 1));
    24a6:	41 e0       	ldi	r20, 0x01	; 1
    24a8:	be 01       	movw	r22, r28
    24aa:	6f 5f       	subi	r22, 0xFF	; 255
    24ac:	7f 4f       	sbci	r23, 0xFF	; 255
    24ae:	8f 2d       	mov	r24, r15
    24b0:	0e 94 1f 10 	call	0x203e	; 0x203e <_Z17si5351_write_bulkhPhh>
	}
    24b4:	0f 90       	pop	r0
    24b6:	0f 90       	pop	r0
    24b8:	df 91       	pop	r29
    24ba:	cf 91       	pop	r28
    24bc:	1f 91       	pop	r17
    24be:	0f 91       	pop	r16
    24c0:	ff 90       	pop	r15
    24c2:	08 95       	ret
			}
			break;

			case SI5351_CLK2:
			{
				reg_addr = SI5351_CLK2_PARAMETERS + 2;
    24c4:	0f 2e       	mov	r0, r31
    24c6:	fc e3       	ldi	r31, 0x3C	; 60
    24c8:	ff 2e       	mov	r15, r31
    24ca:	f0 2d       	mov	r31, r0
			}
			break;
    24cc:	d7 cf       	rjmp	.-82     	; 0x247c <_Z6ms_div12si5351_clockhb+0x28>

		switch(clk)
		{
			case SI5351_CLK0:
			{
				reg_addr = SI5351_CLK0_PARAMETERS + 2;
    24ce:	0f 2e       	mov	r0, r31
    24d0:	fc e2       	ldi	r31, 0x2C	; 44
    24d2:	ff 2e       	mov	r15, r31
    24d4:	f0 2d       	mov	r31, r0
    24d6:	d2 cf       	rjmp	.-92     	; 0x247c <_Z6ms_div12si5351_clockhb+0x28>

000024d8 <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb>:
 * r_div - Desired r_div ratio
 * div_by_4 - 1 Divide By 4 mode: 0 to disable
 *
 */
	bool set_multisynth_registers(Si5351_clock clk, Union_si5351_regs ms_reg, bool int_mode, uint8_t r_div, bool div_by_4)
	{
    24d8:	6f 92       	push	r6
    24da:	7f 92       	push	r7
    24dc:	8f 92       	push	r8
    24de:	af 92       	push	r10
    24e0:	cf 92       	push	r12
    24e2:	df 92       	push	r13
    24e4:	ef 92       	push	r14
    24e6:	ff 92       	push	r15
    24e8:	0f 93       	push	r16
    24ea:	1f 93       	push	r17
    24ec:	cf 93       	push	r28
    24ee:	df 93       	push	r29
    24f0:	cd b7       	in	r28, 0x3d	; 61
    24f2:	de b7       	in	r29, 0x3e	; 62
    24f4:	69 97       	sbiw	r28, 0x19	; 25
    24f6:	cd bf       	out	0x3d, r28	; 61
    24f8:	de bf       	out	0x3e, r29	; 62
    24fa:	3c 01       	movw	r6, r24
    24fc:	ce 86       	std	Y+14, r12	; 0x0e
    24fe:	df 86       	std	Y+15, r13	; 0x0f
    2500:	e8 8a       	std	Y+16, r14	; 0x10
    2502:	0a 8b       	std	Y+18, r16	; 0x12
    2504:	1b 8b       	std	Y+19, r17	; 0x13
    2506:	2c 8b       	std	Y+20, r18	; 0x14
    2508:	68 8f       	std	Y+24, r22	; 0x18
		uint8_t i = 0;
		uint8_t reg_val;
		uint8_t data[2];

		/* Registers 42-43 for CLK0; 50-51 for CLK1 */
		params[i++] = ms_reg.reg.p3_1;
    250a:	59 83       	std	Y+1, r21	; 0x01
		params[i++] = ms_reg.reg.p3_0;
    250c:	4a 83       	std	Y+2, r20	; 0x02

		/* Register 44 for CLK0; 52 for CLK1 */
		if(si5351_read_bulk((SI5351_CLK0_PARAMETERS + 2) + (clk * 8), data, 1))
    250e:	88 0f       	add	r24, r24
    2510:	88 0f       	add	r24, r24
    2512:	88 0f       	add	r24, r24
    2514:	41 e0       	ldi	r20, 0x01	; 1
    2516:	be 01       	movw	r22, r28
    2518:	64 5f       	subi	r22, 0xF4	; 244
    251a:	7f 4f       	sbci	r23, 0xFF	; 255
    251c:	84 5d       	subi	r24, 0xD4	; 212
    251e:	0e 94 7c 10 	call	0x20f8	; 0x20f8 <_Z16si5351_read_bulkhPhh>
    2522:	81 11       	cpse	r24, r1
    2524:	24 c0       	rjmp	.+72     	; 0x256e <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0x96>
		{
			return(true);
		}
		
		reg_val = data[0];
    2526:	9c 85       	ldd	r25, Y+12	; 0x0c

		reg_val &= 0xFC;    /*~(0x03); */
		params[i++] = reg_val | (ms_reg.reg.p1_2 & 0x03);
    2528:	88 89       	ldd	r24, Y+16	; 0x10
    252a:	83 70       	andi	r24, 0x03	; 3
			return(true);
		}
		
		reg_val = data[0];

		reg_val &= 0xFC;    /*~(0x03); */
    252c:	9c 7f       	andi	r25, 0xFC	; 252
		params[i++] = reg_val | (ms_reg.reg.p1_2 & 0x03);
    252e:	89 2b       	or	r24, r25
    2530:	8b 83       	std	Y+3, r24	; 0x03

		/* Registers 45-46 for CLK0 */
		params[i++] = ms_reg.reg.p1_1;
    2532:	8f 85       	ldd	r24, Y+15	; 0x0f
    2534:	8c 83       	std	Y+4, r24	; 0x04
		params[i++] = ms_reg.reg.p1_0;
    2536:	8e 85       	ldd	r24, Y+14	; 0x0e
    2538:	8d 83       	std	Y+5, r24	; 0x05

		/* Register 47 for CLK0 */
		params[i] = (ms_reg.reg.p3_2 << 4);
    253a:	88 8d       	ldd	r24, Y+24	; 0x18
    253c:	82 95       	swap	r24
    253e:	80 7f       	andi	r24, 0xF0	; 240
		params[i++] += (ms_reg.reg.p2_2 & 0x0F);
    2540:	9c 89       	ldd	r25, Y+20	; 0x14
    2542:	9f 70       	andi	r25, 0x0F	; 15
    2544:	89 0f       	add	r24, r25
    2546:	8e 83       	std	Y+6, r24	; 0x06

		/* Registers 48-49 for CLK0 */
		params[i++] = ms_reg.reg.p2_1;
    2548:	8b 89       	ldd	r24, Y+19	; 0x13
    254a:	8f 83       	std	Y+7, r24	; 0x07
		params[i++] = ms_reg.reg.p2_0;
    254c:	8a 89       	ldd	r24, Y+18	; 0x12
    254e:	88 87       	std	Y+8, r24	; 0x08

		/* Write the parameters */

		switch(clk)
    2550:	81 e0       	ldi	r24, 0x01	; 1
    2552:	68 16       	cp	r6, r24
    2554:	71 04       	cpc	r7, r1
    2556:	29 f1       	breq	.+74     	; 0x25a2 <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0xca>
    2558:	d0 f0       	brcs	.+52     	; 0x258e <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0xb6>
    255a:	82 e0       	ldi	r24, 0x02	; 2
    255c:	68 16       	cp	r6, r24
    255e:	71 04       	cpc	r7, r1
    2560:	51 f1       	breq	.+84     	; 0x25b6 <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0xde>
			{
			}
			break;
		}

		if(set_integer_mode(clk, int_mode))
    2562:	6a 2d       	mov	r22, r10
    2564:	c3 01       	movw	r24, r6
    2566:	0e 94 02 12 	call	0x2404	; 0x2404 <_Z16set_integer_mode12si5351_clockb>
    256a:	88 23       	and	r24, r24
    256c:	71 f1       	breq	.+92     	; 0x25ca <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0xf2>
		{
			return(true);
		}
		
		return(false);
	}
    256e:	69 96       	adiw	r28, 0x19	; 25
    2570:	cd bf       	out	0x3d, r28	; 61
    2572:	de bf       	out	0x3e, r29	; 62
    2574:	df 91       	pop	r29
    2576:	cf 91       	pop	r28
    2578:	1f 91       	pop	r17
    257a:	0f 91       	pop	r16
    257c:	ff 90       	pop	r15
    257e:	ef 90       	pop	r14
    2580:	df 90       	pop	r13
    2582:	cf 90       	pop	r12
    2584:	af 90       	pop	r10
    2586:	8f 90       	pop	r8
    2588:	7f 90       	pop	r7
    258a:	6f 90       	pop	r6
    258c:	08 95       	ret

		switch(clk)
		{
			case SI5351_CLK0:
			{
				if(si5351_write_bulk(SI5351_CLK0_PARAMETERS, params, i))
    258e:	48 e0       	ldi	r20, 0x08	; 8
    2590:	be 01       	movw	r22, r28
    2592:	6f 5f       	subi	r22, 0xFF	; 255
    2594:	7f 4f       	sbci	r23, 0xFF	; 255
    2596:	8a e2       	ldi	r24, 0x2A	; 42
    2598:	0e 94 1f 10 	call	0x203e	; 0x203e <_Z17si5351_write_bulkhPhh>
    259c:	88 23       	and	r24, r24
    259e:	09 f3       	breq	.-62     	; 0x2562 <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0x8a>
    25a0:	e6 cf       	rjmp	.-52     	; 0x256e <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0x96>
			}
			break;

			case SI5351_CLK1:
			{
				if(si5351_write_bulk(SI5351_CLK1_PARAMETERS, params, i))
    25a2:	48 e0       	ldi	r20, 0x08	; 8
    25a4:	be 01       	movw	r22, r28
    25a6:	6f 5f       	subi	r22, 0xFF	; 255
    25a8:	7f 4f       	sbci	r23, 0xFF	; 255
    25aa:	82 e3       	ldi	r24, 0x32	; 50
    25ac:	0e 94 1f 10 	call	0x203e	; 0x203e <_Z17si5351_write_bulkhPhh>
    25b0:	88 23       	and	r24, r24
    25b2:	b9 f2       	breq	.-82     	; 0x2562 <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0x8a>
    25b4:	dc cf       	rjmp	.-72     	; 0x256e <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0x96>
			}
			break;

			case SI5351_CLK2:
			{
				if(si5351_write_bulk(SI5351_CLK2_PARAMETERS, params, i))
    25b6:	48 e0       	ldi	r20, 0x08	; 8
    25b8:	be 01       	movw	r22, r28
    25ba:	6f 5f       	subi	r22, 0xFF	; 255
    25bc:	7f 4f       	sbci	r23, 0xFF	; 255
    25be:	8a e3       	ldi	r24, 0x3A	; 58
    25c0:	0e 94 1f 10 	call	0x203e	; 0x203e <_Z17si5351_write_bulkhPhh>
    25c4:	88 23       	and	r24, r24
    25c6:	69 f2       	breq	.-102    	; 0x2562 <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0x8a>
    25c8:	d2 cf       	rjmp	.-92     	; 0x256e <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0x96>
		if(set_integer_mode(clk, int_mode))
		{
			return(true);
		}
		
		if(ms_div(clk, r_div, div_by_4))
    25ca:	48 a5       	ldd	r20, Y+40	; 0x28
    25cc:	68 2d       	mov	r22, r8
    25ce:	c3 01       	movw	r24, r6
    25d0:	0e 94 2a 12 	call	0x2454	; 0x2454 <_Z6ms_div12si5351_clockhb>
    25d4:	cc cf       	rjmp	.-104    	; 0x256e <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb+0x96>

000025d6 <si5351_set_freq>:
 *
 * Returns true on failure
 *
 */
	bool si5351_set_freq(Frequency_Hz freq_Fout, Si5351_clock clk, bool clocksOff)
	{
    25d6:	4f 92       	push	r4
    25d8:	5f 92       	push	r5
    25da:	6f 92       	push	r6
    25dc:	7f 92       	push	r7
    25de:	8f 92       	push	r8
    25e0:	9f 92       	push	r9
    25e2:	af 92       	push	r10
    25e4:	bf 92       	push	r11
    25e6:	cf 92       	push	r12
    25e8:	df 92       	push	r13
    25ea:	ef 92       	push	r14
    25ec:	ff 92       	push	r15
    25ee:	0f 93       	push	r16
    25f0:	1f 93       	push	r17
    25f2:	cf 93       	push	r28
    25f4:	df 93       	push	r29
    25f6:	cd b7       	in	r28, 0x3d	; 61
    25f8:	de b7       	in	r29, 0x3e	; 62
    25fa:	64 97       	sbiw	r28, 0x14	; 20
    25fc:	cd bf       	out	0x3d, r28	; 61
    25fe:	de bf       	out	0x3e, r29	; 62
    2600:	6b 01       	movw	r12, r22
    2602:	7c 01       	movw	r14, r24
    2604:	3a 01       	movw	r6, r20
    2606:	b2 2e       	mov	r11, r18
		Union_si5351_regs ms_reg;
		Frequency_Hz freq_VCO = 0;
		Si5351_pll target_pll;
		uint8_t clock_ctrl_addr;
		uint8_t r_div = SI5351_OUTPUT_CLK_DIV_1;
		bool int_mode = false;
    2608:	1d 86       	std	Y+13, r1	; 0x0d
		bool div_by_4 = false;
    260a:	1e 86       	std	Y+14, r1	; 0x0e
		uint8_t data[2];

#ifdef DEBUGGING_ONLY
			uint32_t div = 0;
#endif
		if(!g_si5351_initialized) return(true);
    260c:	10 91 03 41 	lds	r17, 0x4103	; 0x804103 <g_si5351_initialized>
    2610:	11 23       	and	r17, r17
    2612:	09 f4       	brne	.+2      	; 0x2616 <si5351_set_freq+0x40>
    2614:	32 c1       	rjmp	.+612    	; 0x287a <si5351_set_freq+0x2a4>
#endif

#ifdef PREVENT_UNACHIEVABLE_FREQUENCIES
			/* Prevent unachievable frequencies from being entered. The Si5351 will accept these, but some may result */
			/* in no clock output. */
			if(freq_Fout > 999999)
    2616:	80 e4       	ldi	r24, 0x40	; 64
    2618:	c8 16       	cp	r12, r24
    261a:	82 e4       	ldi	r24, 0x42	; 66
    261c:	d8 06       	cpc	r13, r24
    261e:	8f e0       	ldi	r24, 0x0F	; 15
    2620:	e8 06       	cpc	r14, r24
    2622:	f1 04       	cpc	r15, r1
    2624:	68 f0       	brcs	.+26     	; 0x2640 <si5351_set_freq+0x6a>
			{
				freq_Fout /= 100;
    2626:	c7 01       	movw	r24, r14
    2628:	24 e6       	ldi	r18, 0x64	; 100
    262a:	30 e0       	ldi	r19, 0x00	; 0
    262c:	40 e0       	ldi	r20, 0x00	; 0
    262e:	50 e0       	ldi	r21, 0x00	; 0
    2630:	0e 94 d2 16 	call	0x2da4	; 0x2da4 <__udivmodsi4>
				freq_Fout *= 100;
    2634:	a4 e6       	ldi	r26, 0x64	; 100
    2636:	b0 e0       	ldi	r27, 0x00	; 0
    2638:	0e 94 0c 17 	call	0x2e18	; 0x2e18 <__muluhisi3>
    263c:	6b 01       	movw	r12, r22
    263e:	7c 01       	movw	r14, r24
		/* Determine which PLL to use: CLK0 gets PLLA, CLK1 and CLK2 get PLLB */
		/* The first of CLK1 or CLK2 to be configured, determines the VCO frequency used for PLLB. */
		/* The second of CLK1 or CLK2 to be configured will attempt to achieve Fout by adjusting the */
		/* Multisynth Divider values only. */
		/* Only good for Si5351A3 variant */
		switch(clk)
    2640:	91 e0       	ldi	r25, 0x01	; 1
    2642:	69 16       	cp	r6, r25
    2644:	71 04       	cpc	r7, r1
    2646:	09 f4       	brne	.+2      	; 0x264a <si5351_set_freq+0x74>
    2648:	a4 c0       	rjmp	.+328    	; 0x2792 <si5351_set_freq+0x1bc>
    264a:	20 f1       	brcs	.+72     	; 0x2694 <si5351_set_freq+0xbe>
    264c:	b2 e0       	ldi	r27, 0x02	; 2
    264e:	6b 16       	cp	r6, r27
    2650:	71 04       	cpc	r7, r1
    2652:	09 f0       	breq	.+2      	; 0x2656 <si5351_set_freq+0x80>
    2654:	13 c1       	rjmp	.+550    	; 0x287c <si5351_set_freq+0x2a6>
			case SI5351_CLK2:
			{
				/* No checking is performed to ensure that PLLB is not unavailable due to other output being < 1.024 MHz or >= 112.5 MHz */
				/* User must ensure the clock design is valid before setting clocks */

				enabledClocksMask |= 0x04;
    2656:	80 91 10 41 	lds	r24, 0x4110	; 0x804110 <_ZL17enabledClocksMask>
    265a:	84 60       	ori	r24, 0x04	; 4
    265c:	80 93 10 41 	sts	0x4110, r24	; 0x804110 <_ZL17enabledClocksMask>
				clock_ctrl_addr = 18;

				/* Block 1: Disable Outputs */
				/* Set CLKx_DIS high; Reg. 3 = 0xFF */
 				data[0] = ~enabledClocksMask | 0xFC; /* only disable CLK2 */
    2660:	80 95       	com	r24
    2662:	8c 6f       	ori	r24, 0xFC	; 252
    2664:	8f 87       	std	Y+15, r24	; 0x0f
 				if(si5351_write_bulk(0x03, data, 1)) /* only disable CLK1 */
    2666:	41 e0       	ldi	r20, 0x01	; 1
    2668:	be 01       	movw	r22, r28
    266a:	61 5f       	subi	r22, 0xF1	; 241
    266c:	7f 4f       	sbci	r23, 0xFF	; 255
    266e:	83 e0       	ldi	r24, 0x03	; 3
    2670:	0e 94 1f 10 	call	0x203e	; 0x203e <_Z17si5351_write_bulkhPhh>
    2674:	18 2f       	mov	r17, r24
    2676:	81 11       	cpse	r24, r1
    2678:	01 c1       	rjmp	.+514    	; 0x287c <si5351_set_freq+0x2a6>
				{
					return true;
				} 

				target_pll = SI5351_PLLB;
				clock_out[SI5351_CLK2] = freq_Fout;         /* store the value for reference */
    267a:	c0 92 0c 41 	sts	0x410C, r12	; 0x80410c <_ZL9clock_out+0x8>
    267e:	d0 92 0d 41 	sts	0x410D, r13	; 0x80410d <_ZL9clock_out+0x9>
    2682:	e0 92 0e 41 	sts	0x410E, r14	; 0x80410e <_ZL9clock_out+0xa>
    2686:	f0 92 0f 41 	sts	0x410F, r15	; 0x80410f <_ZL9clock_out+0xb>
			{
				/* No checking is performed to ensure that PLLB is not unavailable due to other output being < 1.024 MHz or >= 112.5 MHz */
				/* User must ensure the clock design is valid before setting clocks */

				enabledClocksMask |= 0x04;
				clock_ctrl_addr = 18;
    268a:	0f 2e       	mov	r0, r31
    268c:	f2 e1       	ldi	r31, 0x12	; 18
    268e:	9f 2e       	mov	r9, r31
    2690:	f0 2d       	mov	r31, r0
    2692:	9d c0       	rjmp	.+314    	; 0x27ce <si5351_set_freq+0x1f8>
		/* Only good for Si5351A3 variant */
		switch(clk)
		{
			case SI5351_CLK0:
			{
				enabledClocksMask |= 0x01;
    2694:	80 91 10 41 	lds	r24, 0x4110	; 0x804110 <_ZL17enabledClocksMask>
    2698:	81 60       	ori	r24, 0x01	; 1
    269a:	80 93 10 41 	sts	0x4110, r24	; 0x804110 <_ZL17enabledClocksMask>
				/* Set CLKx_DIS high; Reg. 3 = 0xFF */
// 				data[0] = ~enabledClocksMask | 0xF9;
/*			si5351_write_bulk(0x03, data, 1); // only disable CLK0 */

				target_pll = SI5351_PLLA;
				clock_out[SI5351_CLK0] = freq_Fout; /* store the value for reference */
    269e:	c0 92 04 41 	sts	0x4104, r12	; 0x804104 <_ZL9clock_out>
    26a2:	d0 92 05 41 	sts	0x4105, r13	; 0x804105 <_ZL9clock_out+0x1>
    26a6:	e0 92 06 41 	sts	0x4106, r14	; 0x804106 <_ZL9clock_out+0x2>
    26aa:	f0 92 07 41 	sts	0x4107, r15	; 0x804107 <_ZL9clock_out+0x3>
		switch(clk)
		{
			case SI5351_CLK0:
			{
				enabledClocksMask |= 0x01;
				clock_ctrl_addr = 16;
    26ae:	68 94       	set
    26b0:	99 24       	eor	r9, r9
    26b2:	94 f8       	bld	r9, 4
				/* Block 1: Disable Outputs */
				/* Set CLKx_DIS high; Reg. 3 = 0xFF */
// 				data[0] = ~enabledClocksMask | 0xF9;
/*			si5351_write_bulk(0x03, data, 1); // only disable CLK0 */

				target_pll = SI5351_PLLA;
    26b4:	44 24       	eor	r4, r4
    26b6:	43 94       	inc	r4
    26b8:	51 2c       	mov	r5, r1
		if((target_pll == SI5351_PLLA) || !freqVCOB)
		{
#ifdef DEBUGGING_ONLY
				freq_VCO = multisynth_calc(freq_Fout, &ms_reg, &int_mode, &div_by_4, &div);
#else
				freq_VCO = multisynth_calc(freq_Fout, &ms_reg, &int_mode, &div_by_4);
    26ba:	8e 01       	movw	r16, r28
    26bc:	02 5f       	subi	r16, 0xF2	; 242
    26be:	1f 4f       	sbci	r17, 0xFF	; 255
    26c0:	9e 01       	movw	r18, r28
    26c2:	23 5f       	subi	r18, 0xF3	; 243
    26c4:	3f 4f       	sbci	r19, 0xFF	; 255
    26c6:	ae 01       	movw	r20, r28
    26c8:	4f 5f       	subi	r20, 0xFF	; 255
    26ca:	5f 4f       	sbci	r21, 0xFF	; 255
    26cc:	c7 01       	movw	r24, r14
    26ce:	b6 01       	movw	r22, r12
    26d0:	0e 94 62 0e 	call	0x1cc4	; 0x1cc4 <_Z15multisynth_calcmP13u_si5351_regsPbS1_>
    26d4:	69 8b       	std	Y+17, r22	; 0x11
    26d6:	7a 8b       	std	Y+18, r23	; 0x12
    26d8:	8b 8b       	std	Y+19, r24	; 0x13
    26da:	9c 8b       	std	Y+20, r25	; 0x14
#endif
			freq_Fout = multisynth_estimate(freq_Fout, &ms_reg, &int_mode, &div_by_4);
		}

		/* Set multisynth registers (MS must be set before PLL) */
		if(set_multisynth_registers_source(clk, target_pll))
    26dc:	b2 01       	movw	r22, r4
    26de:	c3 01       	movw	r24, r6
    26e0:	0e 94 d1 11 	call	0x23a2	; 0x23a2 <_Z31set_multisynth_registers_source12si5351_clock10si5351_pll>
    26e4:	18 2f       	mov	r17, r24
    26e6:	81 11       	cpse	r24, r1
    26e8:	c9 c0       	rjmp	.+402    	; 0x287c <si5351_set_freq+0x2a6>
		{
			return(true);
		}
		
		if(set_multisynth_registers(clk, ms_reg, int_mode, r_div, div_by_4))
    26ea:	8e 85       	ldd	r24, Y+14	; 0x0e
    26ec:	8f 93       	push	r24
    26ee:	81 2c       	mov	r8, r1
    26f0:	ad 84       	ldd	r10, Y+13	; 0x0d
    26f2:	c9 80       	ldd	r12, Y+1	; 0x01
    26f4:	da 80       	ldd	r13, Y+2	; 0x02
    26f6:	eb 80       	ldd	r14, Y+3	; 0x03
    26f8:	fc 80       	ldd	r15, Y+4	; 0x04
    26fa:	0d 81       	ldd	r16, Y+5	; 0x05
    26fc:	1e 81       	ldd	r17, Y+6	; 0x06
    26fe:	2f 81       	ldd	r18, Y+7	; 0x07
    2700:	38 85       	ldd	r19, Y+8	; 0x08
    2702:	49 85       	ldd	r20, Y+9	; 0x09
    2704:	5a 85       	ldd	r21, Y+10	; 0x0a
    2706:	6b 85       	ldd	r22, Y+11	; 0x0b
    2708:	7c 85       	ldd	r23, Y+12	; 0x0c
    270a:	c3 01       	movw	r24, r6
    270c:	0e 94 6c 12 	call	0x24d8	; 0x24d8 <_Z24set_multisynth_registers12si5351_clock13u_si5351_regsbhb>
    2710:	18 2f       	mov	r17, r24
    2712:	0f 90       	pop	r0
    2714:	81 11       	cpse	r24, r1
    2716:	b2 c0       	rjmp	.+356    	; 0x287c <si5351_set_freq+0x2a6>
				fout_calc = freq_VCO_calc / div;
			}

			f_err = freq_Fout - fout_calc;
#else
			if(freq_VCO)
    2718:	89 89       	ldd	r24, Y+17	; 0x11
    271a:	9a 89       	ldd	r25, Y+18	; 0x12
    271c:	ab 89       	ldd	r26, Y+19	; 0x13
    271e:	bc 89       	ldd	r27, Y+20	; 0x14
    2720:	00 97       	sbiw	r24, 0x00	; 0
    2722:	a1 05       	cpc	r26, r1
    2724:	b1 05       	cpc	r27, r1
    2726:	09 f0       	breq	.+2      	; 0x272a <si5351_set_freq+0x154>
    2728:	79 c0       	rjmp	.+242    	; 0x281c <si5351_set_freq+0x246>
/*	pll_reset(target_pll); */

		/* Block 6: */
		/* Enable desired outputs */
		/* (see Register 3) */
		if(clocksOff)
    272a:	bb 20       	and	r11, r11
    272c:	09 f4       	brne	.+2      	; 0x2730 <si5351_set_freq+0x15a>
    272e:	7c c0       	rjmp	.+248    	; 0x2828 <si5351_set_freq+0x252>
		{
 			data[0] = enabledClocksMask;
    2730:	80 91 10 41 	lds	r24, 0x4110	; 0x804110 <_ZL17enabledClocksMask>
    2734:	8f 87       	std	Y+15, r24	; 0x0f
			if(si5351_write_bulk(0x03, data, 1))    /* disable clock(s) in use */
    2736:	41 e0       	ldi	r20, 0x01	; 1
    2738:	be 01       	movw	r22, r28
    273a:	61 5f       	subi	r22, 0xF1	; 241
    273c:	7f 4f       	sbci	r23, 0xFF	; 255
    273e:	83 e0       	ldi	r24, 0x03	; 3
    2740:	0e 94 1f 10 	call	0x203e	; 0x203e <_Z17si5351_write_bulkhPhh>
    2744:	81 11       	cpse	r24, r1
    2746:	af c0       	rjmp	.+350    	; 0x28a6 <si5351_set_freq+0x2d0>
				return true;
			} 
		}

		/* power up the clock */
		if(target_pll == SI5351_PLLA)
    2748:	4a 94       	dec	r4
    274a:	45 28       	or	r4, r5
    274c:	09 f4       	brne	.+2      	; 0x2750 <si5351_set_freq+0x17a>
    274e:	7c c0       	rjmp	.+248    	; 0x2848 <si5351_set_freq+0x272>
			/*   o Integer mode set */
			/*   o Clock powered up */
		}
		else
		{
			if(int_mode)
    2750:	8d 85       	ldd	r24, Y+13	; 0x0d
    2752:	88 23       	and	r24, r24
    2754:	09 f4       	brne	.+2      	; 0x2758 <si5351_set_freq+0x182>
    2756:	83 c0       	rjmp	.+262    	; 0x285e <si5351_set_freq+0x288>
			{
 				data[0] = 0x6C;
    2758:	8c e6       	ldi	r24, 0x6C	; 108
    275a:	8f 87       	std	Y+15, r24	; 0x0f
 				if(si5351_write_bulk(clock_ctrl_addr, data, 1))  /* power up only clock being set, leaving that clock configured as follows: */
    275c:	41 e0       	ldi	r20, 0x01	; 1
    275e:	be 01       	movw	r22, r28
    2760:	61 5f       	subi	r22, 0xF1	; 241
    2762:	7f 4f       	sbci	r23, 0xFF	; 255
    2764:	89 2d       	mov	r24, r9
    2766:	0e 94 1f 10 	call	0x203e	; 0x203e <_Z17si5351_write_bulkhPhh>
    276a:	81 11       	cpse	r24, r1
    276c:	9e c0       	rjmp	.+316    	; 0x28aa <si5351_set_freq+0x2d4>
				/*   o PLLB is multisynth source */
				/*   o Integer mode cleared */
				/*   o Clock powered up */
			}

			if(freq_VCO)
    276e:	89 89       	ldd	r24, Y+17	; 0x11
    2770:	9a 89       	ldd	r25, Y+18	; 0x12
    2772:	ab 89       	ldd	r26, Y+19	; 0x13
    2774:	bc 89       	ldd	r27, Y+20	; 0x14
    2776:	00 97       	sbiw	r24, 0x00	; 0
    2778:	a1 05       	cpc	r26, r1
    277a:	b1 05       	cpc	r27, r1
    277c:	09 f4       	brne	.+2      	; 0x2780 <si5351_set_freq+0x1aa>
    277e:	7e c0       	rjmp	.+252    	; 0x287c <si5351_set_freq+0x2a6>
			{
				freqVCOB = freq_VCO;
    2780:	80 93 11 41 	sts	0x4111, r24	; 0x804111 <_ZL8freqVCOB>
    2784:	90 93 12 41 	sts	0x4112, r25	; 0x804112 <_ZL8freqVCOB+0x1>
    2788:	a0 93 13 41 	sts	0x4113, r26	; 0x804113 <_ZL8freqVCOB+0x2>
    278c:	b0 93 14 41 	sts	0x4114, r27	; 0x804114 <_ZL8freqVCOB+0x3>
    2790:	75 c0       	rjmp	.+234    	; 0x287c <si5351_set_freq+0x2a6>
			case SI5351_CLK1:
			{
				/* No checking is performed to ensure that PLLB is not unavailable due to other output being < 1.024 MHz or >= 112.5 MHz */
				/* User must ensure the clock design is valid before setting clocks */

				enabledClocksMask |= 0x02;
    2792:	80 91 10 41 	lds	r24, 0x4110	; 0x804110 <_ZL17enabledClocksMask>
    2796:	82 60       	ori	r24, 0x02	; 2
    2798:	80 93 10 41 	sts	0x4110, r24	; 0x804110 <_ZL17enabledClocksMask>
				clock_ctrl_addr = 17;

				/* Block 1: Disable Outputs */
				/* Set CLKx_DIS high; Reg. 3 = 0xFF */
 				data[0] = ~enabledClocksMask | 0xFA;
    279c:	80 95       	com	r24
    279e:	8a 6f       	ori	r24, 0xFA	; 250
    27a0:	8f 87       	std	Y+15, r24	; 0x0f
				if(si5351_write_bulk(0x03, data, 1)) /* only disable CLK1 */
    27a2:	41 e0       	ldi	r20, 0x01	; 1
    27a4:	be 01       	movw	r22, r28
    27a6:	61 5f       	subi	r22, 0xF1	; 241
    27a8:	7f 4f       	sbci	r23, 0xFF	; 255
    27aa:	83 e0       	ldi	r24, 0x03	; 3
    27ac:	0e 94 1f 10 	call	0x203e	; 0x203e <_Z17si5351_write_bulkhPhh>
    27b0:	18 2f       	mov	r17, r24
    27b2:	81 11       	cpse	r24, r1
    27b4:	63 c0       	rjmp	.+198    	; 0x287c <si5351_set_freq+0x2a6>
				{
					return true;
				} 

				target_pll = SI5351_PLLB;
				clock_out[SI5351_CLK1] = freq_Fout;         /* store the value for reference */
    27b6:	c0 92 08 41 	sts	0x4108, r12	; 0x804108 <_ZL9clock_out+0x4>
    27ba:	d0 92 09 41 	sts	0x4109, r13	; 0x804109 <_ZL9clock_out+0x5>
    27be:	e0 92 0a 41 	sts	0x410A, r14	; 0x80410a <_ZL9clock_out+0x6>
    27c2:	f0 92 0b 41 	sts	0x410B, r15	; 0x80410b <_ZL9clock_out+0x7>
			{
				/* No checking is performed to ensure that PLLB is not unavailable due to other output being < 1.024 MHz or >= 112.5 MHz */
				/* User must ensure the clock design is valid before setting clocks */

				enabledClocksMask |= 0x02;
				clock_ctrl_addr = 17;
    27c6:	0f 2e       	mov	r0, r31
    27c8:	f1 e1       	ldi	r31, 0x11	; 17
    27ca:	9f 2e       	mov	r9, r31
    27cc:	f0 2d       	mov	r31, r0
			Frequency_Hz freq_VCO_calc;
			Frequency_Hz fout_calc;
			int32_t f_err;
#endif

		if((target_pll == SI5351_PLLA) || !freqVCOB)
    27ce:	80 91 11 41 	lds	r24, 0x4111	; 0x804111 <_ZL8freqVCOB>
    27d2:	90 91 12 41 	lds	r25, 0x4112	; 0x804112 <_ZL8freqVCOB+0x1>
    27d6:	a0 91 13 41 	lds	r26, 0x4113	; 0x804113 <_ZL8freqVCOB+0x2>
    27da:	b0 91 14 41 	lds	r27, 0x4114	; 0x804114 <_ZL8freqVCOB+0x3>
    27de:	89 2b       	or	r24, r25
    27e0:	8a 2b       	or	r24, r26
    27e2:	8b 2b       	or	r24, r27
    27e4:	29 f4       	brne	.+10     	; 0x27f0 <si5351_set_freq+0x21a>
    27e6:	68 94       	set
    27e8:	44 24       	eor	r4, r4
    27ea:	41 f8       	bld	r4, 1
    27ec:	51 2c       	mov	r5, r1
    27ee:	65 cf       	rjmp	.-310    	; 0x26ba <si5351_set_freq+0xe4>
		else
		{
#ifdef DEBUGGING_ONLY
				fout_calc = freq_Fout;  /* save the intended output frequency */
#endif
			freq_Fout = multisynth_estimate(freq_Fout, &ms_reg, &int_mode, &div_by_4);
    27f0:	8e 01       	movw	r16, r28
    27f2:	02 5f       	subi	r16, 0xF2	; 242
    27f4:	1f 4f       	sbci	r17, 0xFF	; 255
    27f6:	9e 01       	movw	r18, r28
    27f8:	23 5f       	subi	r18, 0xF3	; 243
    27fa:	3f 4f       	sbci	r19, 0xFF	; 255
    27fc:	ae 01       	movw	r20, r28
    27fe:	4f 5f       	subi	r20, 0xFF	; 255
    2800:	5f 4f       	sbci	r21, 0xFF	; 255
    2802:	c7 01       	movw	r24, r14
    2804:	b6 01       	movw	r22, r12
    2806:	0e 94 20 0f 	call	0x1e40	; 0x1e40 <_Z19multisynth_estimatemP13u_si5351_regsPbS1_>
    280a:	68 94       	set
    280c:	44 24       	eor	r4, r4
    280e:	41 f8       	bld	r4, 1
    2810:	51 2c       	mov	r5, r1
 *
 */
	bool si5351_set_freq(Frequency_Hz freq_Fout, Si5351_clock clk, bool clocksOff)
	{
		Union_si5351_regs ms_reg;
		Frequency_Hz freq_VCO = 0;
    2812:	19 8a       	std	Y+17, r1	; 0x11
    2814:	1a 8a       	std	Y+18, r1	; 0x12
    2816:	1b 8a       	std	Y+19, r1	; 0x13
    2818:	1c 8a       	std	Y+20, r1	; 0x14
    281a:	60 cf       	rjmp	.-320    	; 0x26dc <si5351_set_freq+0x106>

			f_err = freq_Fout - fout_calc;
#else
			if(freq_VCO)
			{
				set_pll(freq_VCO, target_pll);
    281c:	a2 01       	movw	r20, r4
    281e:	bc 01       	movw	r22, r24
    2820:	cd 01       	movw	r24, r26
    2822:	0e 94 3b 10 	call	0x2076	; 0x2076 <_Z7set_pllm10si5351_pll>
    2826:	81 cf       	rjmp	.-254    	; 0x272a <si5351_set_freq+0x154>
				return true;
			} 
		}
		else
		{
 			data[0] = ~enabledClocksMask;
    2828:	80 91 10 41 	lds	r24, 0x4110	; 0x804110 <_ZL17enabledClocksMask>
    282c:	80 95       	com	r24
    282e:	8f 87       	std	Y+15, r24	; 0x0f
 			if(si5351_write_bulk(0x03, data, 1))  /* only enable clock(s) in use */
    2830:	41 e0       	ldi	r20, 0x01	; 1
    2832:	be 01       	movw	r22, r28
    2834:	61 5f       	subi	r22, 0xF1	; 241
    2836:	7f 4f       	sbci	r23, 0xFF	; 255
    2838:	83 e0       	ldi	r24, 0x03	; 3
    283a:	0e 94 1f 10 	call	0x203e	; 0x203e <_Z17si5351_write_bulkhPhh>
    283e:	88 23       	and	r24, r24
    2840:	09 f4       	brne	.+2      	; 0x2844 <si5351_set_freq+0x26e>
    2842:	82 cf       	rjmp	.-252    	; 0x2748 <si5351_set_freq+0x172>
			{
				return true;
    2844:	18 2f       	mov	r17, r24
    2846:	1a c0       	rjmp	.+52     	; 0x287c <si5351_set_freq+0x2a6>
		}

		/* power up the clock */
		if(target_pll == SI5351_PLLA)
		{
 			data[0] = 0x4C;
    2848:	8c e4       	ldi	r24, 0x4C	; 76
    284a:	8f 87       	std	Y+15, r24	; 0x0f
 			if(si5351_write_bulk(clock_ctrl_addr, data, 1))  /* power up only clock being set, leaving that clock configured as follows: */
    284c:	41 e0       	ldi	r20, 0x01	; 1
    284e:	be 01       	movw	r22, r28
    2850:	61 5f       	subi	r22, 0xF1	; 241
    2852:	7f 4f       	sbci	r23, 0xFF	; 255
    2854:	89 2d       	mov	r24, r9
    2856:	0e 94 1f 10 	call	0x203e	; 0x203e <_Z17si5351_write_bulkhPhh>
    285a:	18 2f       	mov	r17, r24
    285c:	0f c0       	rjmp	.+30     	; 0x287c <si5351_set_freq+0x2a6>
				/*   o Integer mode set */
				/*   o Clock powered up */
			}
			else
			{
 				data[0] = 0x2C;
    285e:	8c e2       	ldi	r24, 0x2C	; 44
    2860:	8f 87       	std	Y+15, r24	; 0x0f
 				if(si5351_write_bulk(clock_ctrl_addr, data, 1))  /* power up only clock being set, leaving that clock configured as follows: */
    2862:	41 e0       	ldi	r20, 0x01	; 1
    2864:	be 01       	movw	r22, r28
    2866:	61 5f       	subi	r22, 0xF1	; 241
    2868:	7f 4f       	sbci	r23, 0xFF	; 255
    286a:	89 2d       	mov	r24, r9
    286c:	0e 94 1f 10 	call	0x203e	; 0x203e <_Z17si5351_write_bulkhPhh>
    2870:	88 23       	and	r24, r24
    2872:	09 f4       	brne	.+2      	; 0x2876 <si5351_set_freq+0x2a0>
    2874:	7c cf       	rjmp	.-264    	; 0x276e <si5351_set_freq+0x198>
				{
					return true;
    2876:	18 2f       	mov	r17, r24
    2878:	01 c0       	rjmp	.+2      	; 0x287c <si5351_set_freq+0x2a6>
		uint8_t data[2];

#ifdef DEBUGGING_ONLY
			uint32_t div = 0;
#endif
		if(!g_si5351_initialized) return(true);
    287a:	11 e0       	ldi	r17, 0x01	; 1
				freqVCOB = freq_VCO;
			}
		}

		return(false);
	}
    287c:	81 2f       	mov	r24, r17
    287e:	64 96       	adiw	r28, 0x14	; 20
    2880:	cd bf       	out	0x3d, r28	; 61
    2882:	de bf       	out	0x3e, r29	; 62
    2884:	df 91       	pop	r29
    2886:	cf 91       	pop	r28
    2888:	1f 91       	pop	r17
    288a:	0f 91       	pop	r16
    288c:	ff 90       	pop	r15
    288e:	ef 90       	pop	r14
    2890:	df 90       	pop	r13
    2892:	cf 90       	pop	r12
    2894:	bf 90       	pop	r11
    2896:	af 90       	pop	r10
    2898:	9f 90       	pop	r9
    289a:	8f 90       	pop	r8
    289c:	7f 90       	pop	r7
    289e:	6f 90       	pop	r6
    28a0:	5f 90       	pop	r5
    28a2:	4f 90       	pop	r4
    28a4:	08 95       	ret
		if(clocksOff)
		{
 			data[0] = enabledClocksMask;
			if(si5351_write_bulk(0x03, data, 1))    /* disable clock(s) in use */
			{
				return true;
    28a6:	18 2f       	mov	r17, r24
    28a8:	e9 cf       	rjmp	.-46     	; 0x287c <si5351_set_freq+0x2a6>
			if(int_mode)
			{
 				data[0] = 0x6C;
 				if(si5351_write_bulk(clock_ctrl_addr, data, 1))  /* power up only clock being set, leaving that clock configured as follows: */
				{
					return true;
    28aa:	18 2f       	mov	r17, r24
    28ac:	e7 cf       	rjmp	.-50     	; 0x287c <si5351_set_freq+0x2a6>

000028ae <SLPCTRL_init>:
 * \return Initialization status.
 */
int8_t SLPCTRL_init()
{

	SLPCTRL.CTRLA = 0 << SLPCTRL_SEN_bp; /* Sleep enable: disabled */
    28ae:	10 92 50 00 	sts	0x0050, r1	; 0x800050 <__TEXT_REGION_LENGTH__+0x7e0050>
//			 | SLPCTRL_SMODE_IDLE_gc;  /* Idle mode */
//			 | SLPCTRL_SMODE_STDBY_gc; /* Standby Mode */
//			 | SLPCTRL_SMODE_PDOWN_gc; /* Power-down Mode */

	return 0;
}
    28b2:	80 e0       	ldi	r24, 0x00	; 0
    28b4:	08 95       	ret

000028b6 <SLPCTRL_set_sleep_mode>:

void SLPCTRL_set_sleep_mode(SLPCTRL_SMODE_t setmode)
{
	SLPCTRL.CTRLA = (SLPCTRL.CTRLA & ~SLPCTRL_SMODE_gm) | (setmode & SLPCTRL_SMODE_gm);
    28b6:	e0 e5       	ldi	r30, 0x50	; 80
    28b8:	f0 e0       	ldi	r31, 0x00	; 0
    28ba:	90 81       	ld	r25, Z
    28bc:	99 7f       	andi	r25, 0xF9	; 249
    28be:	86 70       	andi	r24, 0x06	; 6
    28c0:	98 2b       	or	r25, r24
    28c2:	90 83       	st	Z, r25
}
    28c4:	08 95       	ret

000028c6 <TIMERB_init>:
 *
 * \return Initialization status.
 */
int8_t TIMERB_init()
{
TCB0.INTCTRL = 1 << TCB_CAPT_bp   /* Capture or Timeout: enabled */
    28c6:	e0 e0       	ldi	r30, 0x00	; 0
    28c8:	fb e0       	ldi	r31, 0x0B	; 11
    28ca:	81 e0       	ldi	r24, 0x01	; 1
    28cc:	85 83       	std	Z+5, r24	; 0x05
| 0 << TCB_OVF_bp; /* OverFlow Interrupt: disabled */

// Set TOP
TCB0.CCMP = 0x9C40;
    28ce:	20 e4       	ldi	r18, 0x40	; 64
    28d0:	3c e9       	ldi	r19, 0x9C	; 156
    28d2:	24 87       	std	Z+12, r18	; 0x0c
    28d4:	35 87       	std	Z+13, r19	; 0x0d

TCB0.CTRLA = TCB_CLKSEL_DIV2_gc     /* CLK_PER */
    28d6:	93 e0       	ldi	r25, 0x03	; 3
    28d8:	90 83       	st	Z, r25
| 1 << TCB_ENABLE_bp   /* Enable: enabled */
| 0 << TCB_RUNSTDBY_bp /* Run Standby: disabled */
| 0 << TCB_SYNCUPD_bp  /* Synchronize Update: disabled */
| 0 << TCB_CASCADE_bp; /* Cascade Two Timer/Counters: disabled */

TCB0.INTFLAGS = (TCB_CAPT_bm | TCB_OVF_bm); /* Clear flag */
    28da:	96 83       	std	Z+6, r25	; 0x06

/********************************************************************************/
/** 
LED Timer
*/
TCB1.INTCTRL = 1 << TCB_CAPT_bp   /* Capture or Timeout: enabled */
    28dc:	e0 e1       	ldi	r30, 0x10	; 16
    28de:	fb e0       	ldi	r31, 0x0B	; 11
    28e0:	85 83       	std	Z+5, r24	; 0x05
| 0 << TCB_OVF_bp; /* OverFlow Interrupt: disabled */

// Set TOP
TCB1.CCMP = 0x5DC0;
    28e2:	40 ec       	ldi	r20, 0xC0	; 192
    28e4:	5d e5       	ldi	r21, 0x5D	; 93
    28e6:	44 87       	std	Z+12, r20	; 0x0c
    28e8:	55 87       	std	Z+13, r21	; 0x0d

TCB1.CTRLA = TCB_CLKSEL_DIV1_gc     /* CLK_PER */
    28ea:	80 83       	st	Z, r24
| 1 << TCB_ENABLE_bp   /* Enable: enabled */
| 0 << TCB_RUNSTDBY_bp /* Run Standby: disabled */
| 0 << TCB_SYNCUPD_bp  /* Synchronize Update: disabled */
| 0 << TCB_CASCADE_bp; /* Cascade Two Timer/Counters: disabled */

TCB1.INTFLAGS = TCB_CAPT_bm; /* Clear flag */
    28ec:	86 83       	std	Z+6, r24	; 0x06
/********************************************************************************/
/** 
I2C Timeout Flag Timer
*/

CPUINT.LVL1VEC = 30; /* Set to level 1 - highest priority interrupt */
    28ee:	a0 e1       	ldi	r26, 0x10	; 16
    28f0:	b1 e0       	ldi	r27, 0x01	; 1
    28f2:	4e e1       	ldi	r20, 0x1E	; 30
    28f4:	13 96       	adiw	r26, 0x03	; 3
    28f6:	4c 93       	st	X, r20
    28f8:	13 97       	sbiw	r26, 0x03	; 3
TCB2.INTCTRL = 1 << TCB_CAPT_bp   /* Capture or Timeout: enabled */
    28fa:	e0 e2       	ldi	r30, 0x20	; 32
    28fc:	fb e0       	ldi	r31, 0x0B	; 11
    28fe:	85 83       	std	Z+5, r24	; 0x05
| 0 << TCB_OVF_bp; /* OverFlow Interrupt: disabled */

// Set TOP
TCB2.CCMP = 0xFFFF;
    2900:	6f ef       	ldi	r22, 0xFF	; 255
    2902:	7f ef       	ldi	r23, 0xFF	; 255
    2904:	64 87       	std	Z+12, r22	; 0x0c
    2906:	75 87       	std	Z+13, r23	; 0x0d

TCB2.CTRLA = TCB_CLKSEL_DIV2_gc     /* CLK_PER */
    2908:	90 83       	st	Z, r25
| 1 << TCB_ENABLE_bp   /* Enable: enabled */
| 0 << TCB_RUNSTDBY_bp /* Run Standby: disabled */
| 0 << TCB_SYNCUPD_bp  /* Synchronize Update: disabled */
| 0 << TCB_CASCADE_bp; /* Cascade Two Timer/Counters: disabled */

TCB2.INTFLAGS = TCB_CAPT_bm; /* Clear flag */
    290a:	86 83       	std	Z+6, r24	; 0x06
CPUINT.LVL1VEC = 30; /* Set to level 1 - highest priority interrupt */
    290c:	13 96       	adiw	r26, 0x03	; 3
    290e:	4c 93       	st	X, r20


/********************************************************************************/

TCB3.INTCTRL = 1 << TCB_CAPT_bp   /* Capture or Timeout: enabled */
    2910:	e0 e3       	ldi	r30, 0x30	; 48
    2912:	fb e0       	ldi	r31, 0x0B	; 11
    2914:	85 83       	std	Z+5, r24	; 0x05
| 0 << TCB_OVF_bp; /* OverFlow Interrupt: disabled */

// Set TOP
TCB3.CCMP = 0x9C40;
    2916:	24 87       	std	Z+12, r18	; 0x0c
    2918:	35 87       	std	Z+13, r19	; 0x0d

TCB3.CTRLA = TCB_CLKSEL_DIV2_gc     /* CLK_PER */
    291a:	90 83       	st	Z, r25
| 1 << TCB_ENABLE_bp   /* Enable: enabled */
| 0 << TCB_RUNSTDBY_bp /* Run Standby: disabled */
| 0 << TCB_SYNCUPD_bp  /* Synchronize Update: disabled */
| 0 << TCB_CASCADE_bp; /* Cascade Two Timer/Counters: disabled */

TCB3.INTFLAGS = TCB_CAPT_bm; /* Clear flag */
    291c:	86 83       	std	Z+6, r24	; 0x06

	return 0;
}
    291e:	80 e0       	ldi	r24, 0x00	; 0
    2920:	08 95       	ret

00002922 <util_delay_ms>:


bool util_delay_ms(uint32_t delayValue)
{
    2922:	0f 93       	push	r16
    2924:	1f 93       	push	r17
	static uint32_t countdownValue=0;
	static bool counting = false;
	
	if(delayValue)
    2926:	61 15       	cp	r22, r1
    2928:	71 05       	cpc	r23, r1
    292a:	81 05       	cpc	r24, r1
    292c:	91 05       	cpc	r25, r1
    292e:	09 f4       	brne	.+2      	; 0x2932 <util_delay_ms+0x10>
    2930:	6a c0       	rjmp	.+212    	; 0x2a06 <util_delay_ms+0xe4>
	{
		if(counting)
    2932:	20 91 15 41 	lds	r18, 0x4115	; 0x804115 <_ZZ13util_delay_msE8counting>
    2936:	22 23       	and	r18, r18
    2938:	f1 f1       	breq	.+124    	; 0x29b6 <util_delay_ms+0x94>
		{
			if(!g_ms_counter)
    293a:	00 91 1a 41 	lds	r16, 0x411A	; 0x80411a <_ZL12g_ms_counter>
    293e:	10 91 1b 41 	lds	r17, 0x411B	; 0x80411b <_ZL12g_ms_counter+0x1>
    2942:	20 91 1c 41 	lds	r18, 0x411C	; 0x80411c <_ZL12g_ms_counter+0x2>
    2946:	30 91 1d 41 	lds	r19, 0x411D	; 0x80411d <_ZL12g_ms_counter+0x3>
    294a:	01 2b       	or	r16, r17
    294c:	02 2b       	or	r16, r18
    294e:	03 2b       	or	r16, r19
    2950:	21 f1       	breq	.+72     	; 0x299a <util_delay_ms+0x78>

				counting = false;
				countdownValue = 0;
				return(false); /* time expired */
			}
			else if(delayValue != countdownValue) /* countdown delay changed */
    2952:	00 91 16 41 	lds	r16, 0x4116	; 0x804116 <_ZZ13util_delay_msE14countdownValue>
    2956:	10 91 17 41 	lds	r17, 0x4117	; 0x804117 <_ZZ13util_delay_msE14countdownValue+0x1>
    295a:	20 91 18 41 	lds	r18, 0x4118	; 0x804118 <_ZZ13util_delay_msE14countdownValue+0x2>
    295e:	30 91 19 41 	lds	r19, 0x4119	; 0x804119 <_ZZ13util_delay_msE14countdownValue+0x3>
    2962:	06 17       	cp	r16, r22
    2964:	17 07       	cpc	r17, r23
    2966:	28 07       	cpc	r18, r24
    2968:	39 07       	cpc	r19, r25
    296a:	09 f4       	brne	.+2      	; 0x296e <util_delay_ms+0x4c>
    296c:	48 c0       	rjmp	.+144    	; 0x29fe <util_delay_ms+0xdc>
			{
				TCB1.CNT = 0x0000;
    296e:	10 92 1a 0b 	sts	0x0B1A, r1	; 0x800b1a <__TEXT_REGION_LENGTH__+0x7e0b1a>
    2972:	10 92 1b 0b 	sts	0x0B1B, r1	; 0x800b1b <__TEXT_REGION_LENGTH__+0x7e0b1b>
				countdownValue = delayValue;
    2976:	60 93 16 41 	sts	0x4116, r22	; 0x804116 <_ZZ13util_delay_msE14countdownValue>
    297a:	70 93 17 41 	sts	0x4117, r23	; 0x804117 <_ZZ13util_delay_msE14countdownValue+0x1>
    297e:	80 93 18 41 	sts	0x4118, r24	; 0x804118 <_ZZ13util_delay_msE14countdownValue+0x2>
    2982:	90 93 19 41 	sts	0x4119, r25	; 0x804119 <_ZZ13util_delay_msE14countdownValue+0x3>
				g_ms_counter = delayValue;
    2986:	60 93 1a 41 	sts	0x411A, r22	; 0x80411a <_ZL12g_ms_counter>
    298a:	70 93 1b 41 	sts	0x411B, r23	; 0x80411b <_ZL12g_ms_counter+0x1>
    298e:	80 93 1c 41 	sts	0x411C, r24	; 0x80411c <_ZL12g_ms_counter+0x2>
    2992:	90 93 1d 41 	sts	0x411D, r25	; 0x80411d <_ZL12g_ms_counter+0x3>
				return(false);
    2996:	80 e0       	ldi	r24, 0x00	; 0
    2998:	4b c0       	rjmp	.+150    	; 0x2a30 <util_delay_ms+0x10e>
	{
		if(counting)
		{
			if(!g_ms_counter)
			{
				TCB1.INTCTRL = 0 << TCB_CAPT_bp   /* Capture or Timeout: disabled */
    299a:	10 92 15 0b 	sts	0x0B15, r1	; 0x800b15 <__TEXT_REGION_LENGTH__+0x7e0b15>
				| 0 << TCB_OVF_bp; /* OverFlow Interrupt: disabled */

				counting = false;
    299e:	10 92 15 41 	sts	0x4115, r1	; 0x804115 <_ZZ13util_delay_msE8counting>
				countdownValue = 0;
    29a2:	10 92 16 41 	sts	0x4116, r1	; 0x804116 <_ZZ13util_delay_msE14countdownValue>
    29a6:	10 92 17 41 	sts	0x4117, r1	; 0x804117 <_ZZ13util_delay_msE14countdownValue+0x1>
    29aa:	10 92 18 41 	sts	0x4118, r1	; 0x804118 <_ZZ13util_delay_msE14countdownValue+0x2>
    29ae:	10 92 19 41 	sts	0x4119, r1	; 0x804119 <_ZZ13util_delay_msE14countdownValue+0x3>
				return(false); /* time expired */
    29b2:	80 e0       	ldi	r24, 0x00	; 0
    29b4:	3d c0       	rjmp	.+122    	; 0x2a30 <util_delay_ms+0x10e>
				countdownValue = delayValue;
				g_ms_counter = delayValue;
				return(false);
			}
		}
		else if(delayValue != countdownValue)
    29b6:	00 91 16 41 	lds	r16, 0x4116	; 0x804116 <_ZZ13util_delay_msE14countdownValue>
    29ba:	10 91 17 41 	lds	r17, 0x4117	; 0x804117 <_ZZ13util_delay_msE14countdownValue+0x1>
    29be:	20 91 18 41 	lds	r18, 0x4118	; 0x804118 <_ZZ13util_delay_msE14countdownValue+0x2>
    29c2:	30 91 19 41 	lds	r19, 0x4119	; 0x804119 <_ZZ13util_delay_msE14countdownValue+0x3>
    29c6:	06 17       	cp	r16, r22
    29c8:	17 07       	cpc	r17, r23
    29ca:	28 07       	cpc	r18, r24
    29cc:	39 07       	cpc	r19, r25
    29ce:	b9 f0       	breq	.+46     	; 0x29fe <util_delay_ms+0xdc>
		{
			TCB1.CNT = 0x0000;
    29d0:	10 92 1a 0b 	sts	0x0B1A, r1	; 0x800b1a <__TEXT_REGION_LENGTH__+0x7e0b1a>
    29d4:	10 92 1b 0b 	sts	0x0B1B, r1	; 0x800b1b <__TEXT_REGION_LENGTH__+0x7e0b1b>
			countdownValue = delayValue;
    29d8:	60 93 16 41 	sts	0x4116, r22	; 0x804116 <_ZZ13util_delay_msE14countdownValue>
    29dc:	70 93 17 41 	sts	0x4117, r23	; 0x804117 <_ZZ13util_delay_msE14countdownValue+0x1>
    29e0:	80 93 18 41 	sts	0x4118, r24	; 0x804118 <_ZZ13util_delay_msE14countdownValue+0x2>
    29e4:	90 93 19 41 	sts	0x4119, r25	; 0x804119 <_ZZ13util_delay_msE14countdownValue+0x3>
			g_ms_counter = delayValue;
    29e8:	60 93 1a 41 	sts	0x411A, r22	; 0x80411a <_ZL12g_ms_counter>
    29ec:	70 93 1b 41 	sts	0x411B, r23	; 0x80411b <_ZL12g_ms_counter+0x1>
    29f0:	80 93 1c 41 	sts	0x411C, r24	; 0x80411c <_ZL12g_ms_counter+0x2>
    29f4:	90 93 1d 41 	sts	0x411D, r25	; 0x80411d <_ZL12g_ms_counter+0x3>
			counting = true;
    29f8:	81 e0       	ldi	r24, 0x01	; 1
    29fa:	80 93 15 41 	sts	0x4115, r24	; 0x804115 <_ZZ13util_delay_msE8counting>
		countdownValue = 0;
		g_ms_counter = 0;
		return(false); /* timer reset */
	}
	
	TCB1.INTCTRL = 1 << TCB_CAPT_bp   /* Capture or Timeout: enabled */
    29fe:	81 e0       	ldi	r24, 0x01	; 1
    2a00:	80 93 15 0b 	sts	0x0B15, r24	; 0x800b15 <__TEXT_REGION_LENGTH__+0x7e0b15>
	| 0 << TCB_OVF_bp; /* OverFlow Interrupt: disabled */
	
	return(true);
    2a04:	15 c0       	rjmp	.+42     	; 0x2a30 <util_delay_ms+0x10e>
			counting = true;
		}
	}
	else
	{
		TCB1.INTCTRL = 0 << TCB_CAPT_bp   /* Capture or Timeout: disabled */
    2a06:	10 92 15 0b 	sts	0x0B15, r1	; 0x800b15 <__TEXT_REGION_LENGTH__+0x7e0b15>
		| 0 << TCB_OVF_bp; /* OverFlow Interrupt: disabled */

		counting = false;
    2a0a:	10 92 15 41 	sts	0x4115, r1	; 0x804115 <_ZZ13util_delay_msE8counting>
		countdownValue = 0;
    2a0e:	10 92 16 41 	sts	0x4116, r1	; 0x804116 <_ZZ13util_delay_msE14countdownValue>
    2a12:	10 92 17 41 	sts	0x4117, r1	; 0x804117 <_ZZ13util_delay_msE14countdownValue+0x1>
    2a16:	10 92 18 41 	sts	0x4118, r1	; 0x804118 <_ZZ13util_delay_msE14countdownValue+0x2>
    2a1a:	10 92 19 41 	sts	0x4119, r1	; 0x804119 <_ZZ13util_delay_msE14countdownValue+0x3>
		g_ms_counter = 0;
    2a1e:	10 92 1a 41 	sts	0x411A, r1	; 0x80411a <_ZL12g_ms_counter>
    2a22:	10 92 1b 41 	sts	0x411B, r1	; 0x80411b <_ZL12g_ms_counter+0x1>
    2a26:	10 92 1c 41 	sts	0x411C, r1	; 0x80411c <_ZL12g_ms_counter+0x2>
    2a2a:	10 92 1d 41 	sts	0x411D, r1	; 0x80411d <_ZL12g_ms_counter+0x3>
		return(false); /* timer reset */
    2a2e:	80 e0       	ldi	r24, 0x00	; 0
	
	TCB1.INTCTRL = 1 << TCB_CAPT_bp   /* Capture or Timeout: enabled */
	| 0 << TCB_OVF_bp; /* OverFlow Interrupt: disabled */
	
	return(true);
}
    2a30:	1f 91       	pop	r17
    2a32:	0f 91       	pop	r16
    2a34:	08 95       	ret

00002a36 <__vector_30>:

ISR(TCB2_INT_vect)
{
    2a36:	1f 92       	push	r1
    2a38:	0f 92       	push	r0
    2a3a:	0f b6       	in	r0, 0x3f	; 63
    2a3c:	0f 92       	push	r0
    2a3e:	11 24       	eor	r1, r1
    2a40:	8f 93       	push	r24
    2a42:	9f 93       	push	r25
	if(TCB2.INTFLAGS & TCB_CAPT_bm)
    2a44:	80 91 26 0b 	lds	r24, 0x0B26	; 0x800b26 <__TEXT_REGION_LENGTH__+0x7e0b26>
    2a48:	80 ff       	sbrs	r24, 0
    2a4a:	1e c0       	rjmp	.+60     	; 0x2a88 <__vector_30+0x52>
	{
		if(g_i2c1_timeout_ticks) g_i2c1_timeout_ticks--;
    2a4c:	80 91 12 40 	lds	r24, 0x4012	; 0x804012 <g_i2c1_timeout_ticks>
    2a50:	90 91 13 40 	lds	r25, 0x4013	; 0x804013 <g_i2c1_timeout_ticks+0x1>
    2a54:	89 2b       	or	r24, r25
    2a56:	49 f0       	breq	.+18     	; 0x2a6a <__vector_30+0x34>
    2a58:	80 91 12 40 	lds	r24, 0x4012	; 0x804012 <g_i2c1_timeout_ticks>
    2a5c:	90 91 13 40 	lds	r25, 0x4013	; 0x804013 <g_i2c1_timeout_ticks+0x1>
    2a60:	01 97       	sbiw	r24, 0x01	; 1
    2a62:	80 93 12 40 	sts	0x4012, r24	; 0x804012 <g_i2c1_timeout_ticks>
    2a66:	90 93 13 40 	sts	0x4013, r25	; 0x804013 <g_i2c1_timeout_ticks+0x1>
		if(g_i2c0_timeout_ticks) g_i2c0_timeout_ticks--;
    2a6a:	80 91 14 40 	lds	r24, 0x4014	; 0x804014 <g_i2c0_timeout_ticks>
    2a6e:	90 91 15 40 	lds	r25, 0x4015	; 0x804015 <g_i2c0_timeout_ticks+0x1>
    2a72:	89 2b       	or	r24, r25
    2a74:	49 f0       	breq	.+18     	; 0x2a88 <__vector_30+0x52>
    2a76:	80 91 14 40 	lds	r24, 0x4014	; 0x804014 <g_i2c0_timeout_ticks>
    2a7a:	90 91 15 40 	lds	r25, 0x4015	; 0x804015 <g_i2c0_timeout_ticks+0x1>
    2a7e:	01 97       	sbiw	r24, 0x01	; 1
    2a80:	80 93 14 40 	sts	0x4014, r24	; 0x804014 <g_i2c0_timeout_ticks>
    2a84:	90 93 15 40 	sts	0x4015, r25	; 0x804015 <g_i2c0_timeout_ticks+0x1>
	}
	TCB2.INTFLAGS = TCB_CAPT_bm | TCB_OVF_bm; /* Clear flags */
    2a88:	83 e0       	ldi	r24, 0x03	; 3
    2a8a:	80 93 26 0b 	sts	0x0B26, r24	; 0x800b26 <__TEXT_REGION_LENGTH__+0x7e0b26>
}
    2a8e:	9f 91       	pop	r25
    2a90:	8f 91       	pop	r24
    2a92:	0f 90       	pop	r0
    2a94:	0f be       	out	0x3f, r0	; 63
    2a96:	0f 90       	pop	r0
    2a98:	1f 90       	pop	r1
    2a9a:	18 95       	reti

00002a9c <__vector_13>:

/**
One millisecond utility counter based on CPU clock.
*/
ISR(TCB1_INT_vect)
{
    2a9c:	1f 92       	push	r1
    2a9e:	0f 92       	push	r0
    2aa0:	0f b6       	in	r0, 0x3f	; 63
    2aa2:	0f 92       	push	r0
    2aa4:	11 24       	eor	r1, r1
    2aa6:	8f 93       	push	r24
    2aa8:	9f 93       	push	r25
    2aaa:	af 93       	push	r26
    2aac:	bf 93       	push	r27
    if(TCB1.INTFLAGS & TCB_CAPT_bm)
    2aae:	80 91 16 0b 	lds	r24, 0x0B16	; 0x800b16 <__TEXT_REGION_LENGTH__+0x7e0b16>
    2ab2:	80 ff       	sbrs	r24, 0
    2ab4:	0e c0       	rjmp	.+28     	; 0x2ad2 <__vector_13+0x36>
    {
		if(g_ms_counter) /* check for 1-second interval */
    2ab6:	80 91 1a 41 	lds	r24, 0x411A	; 0x80411a <_ZL12g_ms_counter>
    2aba:	90 91 1b 41 	lds	r25, 0x411B	; 0x80411b <_ZL12g_ms_counter+0x1>
    2abe:	a0 91 1c 41 	lds	r26, 0x411C	; 0x80411c <_ZL12g_ms_counter+0x2>
    2ac2:	b0 91 1d 41 	lds	r27, 0x411D	; 0x80411d <_ZL12g_ms_counter+0x3>
    2ac6:	00 97       	sbiw	r24, 0x00	; 0
    2ac8:	a1 05       	cpc	r26, r1
    2aca:	b1 05       	cpc	r27, r1
    2acc:	71 f4       	brne	.+28     	; 0x2aea <__vector_13+0x4e>
		{
			g_ms_counter--;	
		}
		else
		{
			TCB1.INTCTRL = 0 << TCB_CAPT_bp   /* Capture or Timeout: disabled */
    2ace:	10 92 15 0b 	sts	0x0B15, r1	; 0x800b15 <__TEXT_REGION_LENGTH__+0x7e0b15>
			| 0 << TCB_OVF_bp; /* OverFlow Interrupt: disabled */
		}
    }

    TCB1.INTFLAGS = TCB_CAPT_bm | TCB_OVF_bm; /* clear interrupt flags */
    2ad2:	83 e0       	ldi	r24, 0x03	; 3
    2ad4:	80 93 16 0b 	sts	0x0B16, r24	; 0x800b16 <__TEXT_REGION_LENGTH__+0x7e0b16>
}
    2ad8:	bf 91       	pop	r27
    2ada:	af 91       	pop	r26
    2adc:	9f 91       	pop	r25
    2ade:	8f 91       	pop	r24
    2ae0:	0f 90       	pop	r0
    2ae2:	0f be       	out	0x3f, r0	; 63
    2ae4:	0f 90       	pop	r0
    2ae6:	1f 90       	pop	r1
    2ae8:	18 95       	reti
{
    if(TCB1.INTFLAGS & TCB_CAPT_bm)
    {
		if(g_ms_counter) /* check for 1-second interval */
		{
			g_ms_counter--;	
    2aea:	01 97       	sbiw	r24, 0x01	; 1
    2aec:	a1 09       	sbc	r26, r1
    2aee:	b1 09       	sbc	r27, r1
    2af0:	80 93 1a 41 	sts	0x411A, r24	; 0x80411a <_ZL12g_ms_counter>
    2af4:	90 93 1b 41 	sts	0x411B, r25	; 0x80411b <_ZL12g_ms_counter+0x1>
    2af8:	a0 93 1c 41 	sts	0x411C, r26	; 0x80411c <_ZL12g_ms_counter+0x2>
    2afc:	b0 93 1d 41 	sts	0x411D, r27	; 0x80411d <_ZL12g_ms_counter+0x3>
    2b00:	e8 cf       	rjmp	.-48     	; 0x2ad2 <__vector_13+0x36>

00002b02 <TIMERB_sleep>:
    TCB1.INTFLAGS = TCB_CAPT_bm | TCB_OVF_bm; /* clear interrupt flags */
}

int8_t TIMERB_sleep()
{
	TCB0.INTCTRL = 0;   /* Capture or Timeout: disable interrupts */
    2b02:	e0 e0       	ldi	r30, 0x00	; 0
    2b04:	fb e0       	ldi	r31, 0x0B	; 11
    2b06:	15 82       	std	Z+5, r1	; 0x05
	TCB0.CTRLA = 0; /* Disable timer */
    2b08:	10 82       	st	Z, r1

	/********************************************************************************/

	TCB1.INTCTRL = 0; /* OverFlow Interrupt: disabled */
    2b0a:	e0 e1       	ldi	r30, 0x10	; 16
    2b0c:	fb e0       	ldi	r31, 0x0B	; 11
    2b0e:	15 82       	std	Z+5, r1	; 0x05
	TCB1.CTRLA = 0; /* Disable timer */
    2b10:	10 82       	st	Z, r1

	/********************************************************************************/

	TCB2.INTCTRL = 0; /* OverFlow Interrupt: disabled */
    2b12:	e0 e2       	ldi	r30, 0x20	; 32
    2b14:	fb e0       	ldi	r31, 0x0B	; 11
    2b16:	15 82       	std	Z+5, r1	; 0x05
	TCB2.CTRLA = 0; /* Disable timer */
    2b18:	10 82       	st	Z, r1

	/********************************************************************************/

	TCB3.INTCTRL = 0; /* OverFlow Interrupt: disabled */
    2b1a:	e0 e3       	ldi	r30, 0x30	; 48
    2b1c:	fb e0       	ldi	r31, 0x0B	; 11
    2b1e:	15 82       	std	Z+5, r1	; 0x05
	TCB3.CTRLA = 0; /* Disable timer */
    2b20:	10 82       	st	Z, r1


	return 0;
}
    2b22:	80 e0       	ldi	r24, 0x00	; 0
    2b24:	08 95       	ret

00002b26 <_Z14rxSetFrequencyPmb>:
	}
	
	void restart_receiver(void)
	{
		si5351_start_comms();
	}
    2b26:	cf 92       	push	r12
    2b28:	df 92       	push	r13
    2b2a:	ef 92       	push	r14
    2b2c:	ff 92       	push	r15
    2b2e:	0f 93       	push	r16
    2b30:	1f 93       	push	r17
    2b32:	cf 93       	push	r28
    2b34:	df 93       	push	r29
    2b36:	06 2f       	mov	r16, r22
    2b38:	11 e0       	ldi	r17, 0x01	; 1
    2b3a:	00 97       	sbiw	r24, 0x00	; 0
    2b3c:	89 f0       	breq	.+34     	; 0x2b60 <_Z14rxSetFrequencyPmb+0x3a>
    2b3e:	fc 01       	movw	r30, r24
    2b40:	c0 80       	ld	r12, Z
    2b42:	d1 80       	ldd	r13, Z+1	; 0x01
    2b44:	e2 80       	ldd	r14, Z+2	; 0x02
    2b46:	f3 80       	ldd	r15, Z+3	; 0x03
    2b48:	b7 01       	movw	r22, r14
    2b4a:	a6 01       	movw	r20, r12
    2b4c:	41 5e       	subi	r20, 0xE1	; 225
    2b4e:	57 46       	sbci	r21, 0x67	; 103
    2b50:	65 43       	sbci	r22, 0x35	; 53
    2b52:	71 09       	sbc	r23, r1
    2b54:	11 e0       	ldi	r17, 0x01	; 1
    2b56:	4f 31       	cpi	r20, 0x1F	; 31
    2b58:	51 4a       	sbci	r21, 0xA1	; 161
    2b5a:	67 40       	sbci	r22, 0x07	; 7
    2b5c:	71 05       	cpc	r23, r1
    2b5e:	50 f0       	brcs	.+20     	; 0x2b74 <_Z14rxSetFrequencyPmb+0x4e>
    2b60:	81 2f       	mov	r24, r17
    2b62:	df 91       	pop	r29
    2b64:	cf 91       	pop	r28
    2b66:	1f 91       	pop	r17
    2b68:	0f 91       	pop	r16
    2b6a:	ff 90       	pop	r15
    2b6c:	ef 90       	pop	r14
    2b6e:	df 90       	pop	r13
    2b70:	cf 90       	pop	r12
    2b72:	08 95       	ret
    2b74:	ec 01       	movw	r28, r24
    2b76:	20 2f       	mov	r18, r16
    2b78:	50 e0       	ldi	r21, 0x00	; 0
    2b7a:	40 e0       	ldi	r20, 0x00	; 0
    2b7c:	c7 01       	movw	r24, r14
    2b7e:	b6 01       	movw	r22, r12
    2b80:	0e 94 eb 12 	call	0x25d6	; 0x25d6 <si5351_set_freq>
    2b84:	18 2f       	mov	r17, r24
    2b86:	81 11       	cpse	r24, r1
    2b88:	0c c0       	rjmp	.+24     	; 0x2ba2 <_Z14rxSetFrequencyPmb+0x7c>
    2b8a:	88 81       	ld	r24, Y
    2b8c:	99 81       	ldd	r25, Y+1	; 0x01
    2b8e:	aa 81       	ldd	r26, Y+2	; 0x02
    2b90:	bb 81       	ldd	r27, Y+3	; 0x03
    2b92:	80 93 20 40 	sts	0x4020, r24	; 0x804020 <g_rx_frequency>
    2b96:	90 93 21 40 	sts	0x4021, r25	; 0x804021 <g_rx_frequency+0x1>
    2b9a:	a0 93 22 40 	sts	0x4022, r26	; 0x804022 <g_rx_frequency+0x2>
    2b9e:	b0 93 23 40 	sts	0x4023, r27	; 0x804023 <g_rx_frequency+0x3>
    2ba2:	68 81       	ld	r22, Y
    2ba4:	79 81       	ldd	r23, Y+1	; 0x01
    2ba6:	8a 81       	ldd	r24, Y+2	; 0x02
    2ba8:	9b 81       	ldd	r25, Y+3	; 0x03
    2baa:	20 2f       	mov	r18, r16
    2bac:	41 e0       	ldi	r20, 0x01	; 1
    2bae:	50 e0       	ldi	r21, 0x00	; 0
    2bb0:	0e 94 eb 12 	call	0x25d6	; 0x25d6 <si5351_set_freq>
    2bb4:	81 11       	cpse	r24, r1
    2bb6:	d4 cf       	rjmp	.-88     	; 0x2b60 <_Z14rxSetFrequencyPmb+0x3a>
    2bb8:	48 81       	ld	r20, Y
    2bba:	59 81       	ldd	r21, Y+1	; 0x01
    2bbc:	6a 81       	ldd	r22, Y+2	; 0x02
    2bbe:	7b 81       	ldd	r23, Y+3	; 0x03
    2bc0:	40 93 20 40 	sts	0x4020, r20	; 0x804020 <g_rx_frequency>
    2bc4:	50 93 21 40 	sts	0x4021, r21	; 0x804021 <g_rx_frequency+0x1>
    2bc8:	60 93 22 40 	sts	0x4022, r22	; 0x804022 <g_rx_frequency+0x2>
    2bcc:	70 93 23 40 	sts	0x4023, r23	; 0x804023 <g_rx_frequency+0x3>
    2bd0:	18 2f       	mov	r17, r24
    2bd2:	c6 cf       	rjmp	.-116    	; 0x2b60 <_Z14rxSetFrequencyPmb+0x3a>

00002bd4 <_Z13init_receiverm>:

	EC init_receiver(Frequency_Hz freq)
	{
		g_rx_frequency = freq;
    2bd4:	60 93 20 40 	sts	0x4020, r22	; 0x804020 <g_rx_frequency>
    2bd8:	70 93 21 40 	sts	0x4021, r23	; 0x804021 <g_rx_frequency+0x1>
    2bdc:	80 93 22 40 	sts	0x4022, r24	; 0x804022 <g_rx_frequency+0x2>
    2be0:	90 93 23 40 	sts	0x4023, r25	; 0x804023 <g_rx_frequency+0x3>
		return init_receiver();
    2be4:	0e 94 f5 15 	call	0x2bea	; 0x2bea <_Z13init_receiverv>
	}
    2be8:	08 95       	ret

00002bea <_Z13init_receiverv>:
	
	EC init_receiver(void)
	{
    2bea:	cf 93       	push	r28
    2bec:	df 93       	push	r29
		EC code;
		bool err;
		
		DAC0_init();
    2bee:	0e 94 80 07 	call	0xf00	; 0xf00 <_Z9DAC0_initv>

		if((err = si5351_init(SI5351_CRYSTAL_LOAD_6PF, 0)))
    2bf2:	40 e0       	ldi	r20, 0x00	; 0
    2bf4:	50 e0       	ldi	r21, 0x00	; 0
    2bf6:	ba 01       	movw	r22, r20
    2bf8:	80 e4       	ldi	r24, 0x40	; 64
    2bfa:	90 e0       	ldi	r25, 0x00	; 0
    2bfc:	0e 94 98 10 	call	0x2130	; 0x2130 <si5351_init>
		{
			return(ERROR_CODE_RF_OSCILLATOR_ERROR);
    2c00:	c2 ed       	ldi	r28, 0xD2	; 210
    2c02:	d0 e0       	ldi	r29, 0x00	; 0
		EC code;
		bool err;
		
		DAC0_init();

		if((err = si5351_init(SI5351_CRYSTAL_LOAD_6PF, 0)))
    2c04:	81 11       	cpse	r24, r1
    2c06:	09 c0       	rjmp	.+18     	; 0x2c1a <_Z13init_receiverv+0x30>
		{
			return(ERROR_CODE_RF_OSCILLATOR_ERROR);
		}

		if((code = si5351_drive_strength(SI5351_CLK0, SI5351_DRIVE_8MA)))
    2c08:	63 e0       	ldi	r22, 0x03	; 3
    2c0a:	70 e0       	ldi	r23, 0x00	; 0
    2c0c:	90 e0       	ldi	r25, 0x00	; 0
    2c0e:	80 e0       	ldi	r24, 0x00	; 0
    2c10:	0e 94 8c 11 	call	0x2318	; 0x2318 <si5351_drive_strength>
    2c14:	ec 01       	movw	r28, r24
    2c16:	89 2b       	or	r24, r25
    2c18:	21 f0       	breq	.+8      	; 0x2c22 <_Z13init_receiverv+0x38>
		{
			g_rx_initialized = true;
		}

		return( code);
    2c1a:	ce 01       	movw	r24, r28
    2c1c:	df 91       	pop	r29
    2c1e:	cf 91       	pop	r28
    2c20:	08 95       	ret
		if((code = si5351_drive_strength(SI5351_CLK0, SI5351_DRIVE_8MA)))
		{
			return( code);
		}

		if((code = si5351_clock_enable(SI5351_CLK0, SI5351_CLK_DISABLED)))
    2c22:	60 e0       	ldi	r22, 0x00	; 0
    2c24:	90 e0       	ldi	r25, 0x00	; 0
    2c26:	80 e0       	ldi	r24, 0x00	; 0
    2c28:	0e 94 4c 11 	call	0x2298	; 0x2298 <si5351_clock_enable>
    2c2c:	ec 01       	movw	r28, r24
    2c2e:	89 2b       	or	r24, r25
    2c30:	a1 f7       	brne	.-24     	; 0x2c1a <_Z13init_receiverv+0x30>
		{
			return( code);
		}

		if((code = si5351_drive_strength(SI5351_CLK1, SI5351_DRIVE_8MA)))
    2c32:	63 e0       	ldi	r22, 0x03	; 3
    2c34:	70 e0       	ldi	r23, 0x00	; 0
    2c36:	81 e0       	ldi	r24, 0x01	; 1
    2c38:	90 e0       	ldi	r25, 0x00	; 0
    2c3a:	0e 94 8c 11 	call	0x2318	; 0x2318 <si5351_drive_strength>
    2c3e:	ec 01       	movw	r28, r24
    2c40:	89 2b       	or	r24, r25
    2c42:	59 f7       	brne	.-42     	; 0x2c1a <_Z13init_receiverv+0x30>
		{
			return( code);
		}

		if((code = si5351_clock_enable(SI5351_CLK1, SI5351_CLK_DISABLED)))
    2c44:	60 e0       	ldi	r22, 0x00	; 0
    2c46:	81 e0       	ldi	r24, 0x01	; 1
    2c48:	90 e0       	ldi	r25, 0x00	; 0
    2c4a:	0e 94 4c 11 	call	0x2298	; 0x2298 <si5351_clock_enable>
    2c4e:	ec 01       	movw	r28, r24
    2c50:	89 2b       	or	r24, r25
    2c52:	19 f7       	brne	.-58     	; 0x2c1a <_Z13init_receiverv+0x30>
		{
			return( code);
		}

		err = rxSetFrequency((Frequency_Hz*)&g_rx_frequency, false);
    2c54:	60 e0       	ldi	r22, 0x00	; 0
    2c56:	80 e2       	ldi	r24, 0x20	; 32
    2c58:	90 e4       	ldi	r25, 0x40	; 64
    2c5a:	0e 94 93 15 	call	0x2b26	; 0x2b26 <_Z14rxSetFrequencyPmb>
		if(!err)
    2c5e:	81 11       	cpse	r24, r1
    2c60:	dc cf       	rjmp	.-72     	; 0x2c1a <_Z13init_receiverv+0x30>
		{
			g_rx_initialized = true;
    2c62:	81 e0       	ldi	r24, 0x01	; 1
    2c64:	80 93 1e 41 	sts	0x411E, r24	; 0x80411e <_ZL16g_rx_initialized>
    2c68:	d8 cf       	rjmp	.-80     	; 0x2c1a <_Z13init_receiverv+0x30>

00002c6a <__cmpsf2>:
    2c6a:	0e 94 70 16 	call	0x2ce0	; 0x2ce0 <__fp_cmp>
    2c6e:	08 f4       	brcc	.+2      	; 0x2c72 <__cmpsf2+0x8>
    2c70:	81 e0       	ldi	r24, 0x01	; 1
    2c72:	08 95       	ret

00002c74 <__fixsfsi>:
    2c74:	0e 94 41 16 	call	0x2c82	; 0x2c82 <__fixunssfsi>
    2c78:	68 94       	set
    2c7a:	b1 11       	cpse	r27, r1
    2c7c:	0c 94 b7 16 	jmp	0x2d6e	; 0x2d6e <__fp_szero>
    2c80:	08 95       	ret

00002c82 <__fixunssfsi>:
    2c82:	0e 94 9c 16 	call	0x2d38	; 0x2d38 <__fp_splitA>
    2c86:	88 f0       	brcs	.+34     	; 0x2caa <__fixunssfsi+0x28>
    2c88:	9f 57       	subi	r25, 0x7F	; 127
    2c8a:	98 f0       	brcs	.+38     	; 0x2cb2 <__fixunssfsi+0x30>
    2c8c:	b9 2f       	mov	r27, r25
    2c8e:	99 27       	eor	r25, r25
    2c90:	b7 51       	subi	r27, 0x17	; 23
    2c92:	b0 f0       	brcs	.+44     	; 0x2cc0 <__fixunssfsi+0x3e>
    2c94:	e1 f0       	breq	.+56     	; 0x2cce <__fixunssfsi+0x4c>
    2c96:	66 0f       	add	r22, r22
    2c98:	77 1f       	adc	r23, r23
    2c9a:	88 1f       	adc	r24, r24
    2c9c:	99 1f       	adc	r25, r25
    2c9e:	1a f0       	brmi	.+6      	; 0x2ca6 <__fixunssfsi+0x24>
    2ca0:	ba 95       	dec	r27
    2ca2:	c9 f7       	brne	.-14     	; 0x2c96 <__fixunssfsi+0x14>
    2ca4:	14 c0       	rjmp	.+40     	; 0x2cce <__fixunssfsi+0x4c>
    2ca6:	b1 30       	cpi	r27, 0x01	; 1
    2ca8:	91 f0       	breq	.+36     	; 0x2cce <__fixunssfsi+0x4c>
    2caa:	0e 94 b6 16 	call	0x2d6c	; 0x2d6c <__fp_zero>
    2cae:	b1 e0       	ldi	r27, 0x01	; 1
    2cb0:	08 95       	ret
    2cb2:	0c 94 b6 16 	jmp	0x2d6c	; 0x2d6c <__fp_zero>
    2cb6:	67 2f       	mov	r22, r23
    2cb8:	78 2f       	mov	r23, r24
    2cba:	88 27       	eor	r24, r24
    2cbc:	b8 5f       	subi	r27, 0xF8	; 248
    2cbe:	39 f0       	breq	.+14     	; 0x2cce <__fixunssfsi+0x4c>
    2cc0:	b9 3f       	cpi	r27, 0xF9	; 249
    2cc2:	cc f3       	brlt	.-14     	; 0x2cb6 <__fixunssfsi+0x34>
    2cc4:	86 95       	lsr	r24
    2cc6:	77 95       	ror	r23
    2cc8:	67 95       	ror	r22
    2cca:	b3 95       	inc	r27
    2ccc:	d9 f7       	brne	.-10     	; 0x2cc4 <__fixunssfsi+0x42>
    2cce:	3e f4       	brtc	.+14     	; 0x2cde <__fixunssfsi+0x5c>
    2cd0:	90 95       	com	r25
    2cd2:	80 95       	com	r24
    2cd4:	70 95       	com	r23
    2cd6:	61 95       	neg	r22
    2cd8:	7f 4f       	sbci	r23, 0xFF	; 255
    2cda:	8f 4f       	sbci	r24, 0xFF	; 255
    2cdc:	9f 4f       	sbci	r25, 0xFF	; 255
    2cde:	08 95       	ret

00002ce0 <__fp_cmp>:
    2ce0:	99 0f       	add	r25, r25
    2ce2:	00 08       	sbc	r0, r0
    2ce4:	55 0f       	add	r21, r21
    2ce6:	aa 0b       	sbc	r26, r26
    2ce8:	e0 e8       	ldi	r30, 0x80	; 128
    2cea:	fe ef       	ldi	r31, 0xFE	; 254
    2cec:	16 16       	cp	r1, r22
    2cee:	17 06       	cpc	r1, r23
    2cf0:	e8 07       	cpc	r30, r24
    2cf2:	f9 07       	cpc	r31, r25
    2cf4:	c0 f0       	brcs	.+48     	; 0x2d26 <__fp_cmp+0x46>
    2cf6:	12 16       	cp	r1, r18
    2cf8:	13 06       	cpc	r1, r19
    2cfa:	e4 07       	cpc	r30, r20
    2cfc:	f5 07       	cpc	r31, r21
    2cfe:	98 f0       	brcs	.+38     	; 0x2d26 <__fp_cmp+0x46>
    2d00:	62 1b       	sub	r22, r18
    2d02:	73 0b       	sbc	r23, r19
    2d04:	84 0b       	sbc	r24, r20
    2d06:	95 0b       	sbc	r25, r21
    2d08:	39 f4       	brne	.+14     	; 0x2d18 <__fp_cmp+0x38>
    2d0a:	0a 26       	eor	r0, r26
    2d0c:	61 f0       	breq	.+24     	; 0x2d26 <__fp_cmp+0x46>
    2d0e:	23 2b       	or	r18, r19
    2d10:	24 2b       	or	r18, r20
    2d12:	25 2b       	or	r18, r21
    2d14:	21 f4       	brne	.+8      	; 0x2d1e <__fp_cmp+0x3e>
    2d16:	08 95       	ret
    2d18:	0a 26       	eor	r0, r26
    2d1a:	09 f4       	brne	.+2      	; 0x2d1e <__fp_cmp+0x3e>
    2d1c:	a1 40       	sbci	r26, 0x01	; 1
    2d1e:	a6 95       	lsr	r26
    2d20:	8f ef       	ldi	r24, 0xFF	; 255
    2d22:	81 1d       	adc	r24, r1
    2d24:	81 1d       	adc	r24, r1
    2d26:	08 95       	ret

00002d28 <__fp_split3>:
    2d28:	57 fd       	sbrc	r21, 7
    2d2a:	90 58       	subi	r25, 0x80	; 128
    2d2c:	44 0f       	add	r20, r20
    2d2e:	55 1f       	adc	r21, r21
    2d30:	59 f0       	breq	.+22     	; 0x2d48 <__fp_splitA+0x10>
    2d32:	5f 3f       	cpi	r21, 0xFF	; 255
    2d34:	71 f0       	breq	.+28     	; 0x2d52 <__fp_splitA+0x1a>
    2d36:	47 95       	ror	r20

00002d38 <__fp_splitA>:
    2d38:	88 0f       	add	r24, r24
    2d3a:	97 fb       	bst	r25, 7
    2d3c:	99 1f       	adc	r25, r25
    2d3e:	61 f0       	breq	.+24     	; 0x2d58 <__fp_splitA+0x20>
    2d40:	9f 3f       	cpi	r25, 0xFF	; 255
    2d42:	79 f0       	breq	.+30     	; 0x2d62 <__fp_splitA+0x2a>
    2d44:	87 95       	ror	r24
    2d46:	08 95       	ret
    2d48:	12 16       	cp	r1, r18
    2d4a:	13 06       	cpc	r1, r19
    2d4c:	14 06       	cpc	r1, r20
    2d4e:	55 1f       	adc	r21, r21
    2d50:	f2 cf       	rjmp	.-28     	; 0x2d36 <__fp_split3+0xe>
    2d52:	46 95       	lsr	r20
    2d54:	f1 df       	rcall	.-30     	; 0x2d38 <__fp_splitA>
    2d56:	08 c0       	rjmp	.+16     	; 0x2d68 <__fp_splitA+0x30>
    2d58:	16 16       	cp	r1, r22
    2d5a:	17 06       	cpc	r1, r23
    2d5c:	18 06       	cpc	r1, r24
    2d5e:	99 1f       	adc	r25, r25
    2d60:	f1 cf       	rjmp	.-30     	; 0x2d44 <__fp_splitA+0xc>
    2d62:	86 95       	lsr	r24
    2d64:	71 05       	cpc	r23, r1
    2d66:	61 05       	cpc	r22, r1
    2d68:	08 94       	sec
    2d6a:	08 95       	ret

00002d6c <__fp_zero>:
    2d6c:	e8 94       	clt

00002d6e <__fp_szero>:
    2d6e:	bb 27       	eor	r27, r27
    2d70:	66 27       	eor	r22, r22
    2d72:	77 27       	eor	r23, r23
    2d74:	cb 01       	movw	r24, r22
    2d76:	97 f9       	bld	r25, 7
    2d78:	08 95       	ret

00002d7a <__gesf2>:
    2d7a:	0e 94 70 16 	call	0x2ce0	; 0x2ce0 <__fp_cmp>
    2d7e:	08 f4       	brcc	.+2      	; 0x2d82 <__gesf2+0x8>
    2d80:	8f ef       	ldi	r24, 0xFF	; 255
    2d82:	08 95       	ret

00002d84 <__mulsi3>:
    2d84:	db 01       	movw	r26, r22
    2d86:	8f 93       	push	r24
    2d88:	9f 93       	push	r25
    2d8a:	0e 94 0c 17 	call	0x2e18	; 0x2e18 <__muluhisi3>
    2d8e:	bf 91       	pop	r27
    2d90:	af 91       	pop	r26
    2d92:	a2 9f       	mul	r26, r18
    2d94:	80 0d       	add	r24, r0
    2d96:	91 1d       	adc	r25, r1
    2d98:	a3 9f       	mul	r26, r19
    2d9a:	90 0d       	add	r25, r0
    2d9c:	b2 9f       	mul	r27, r18
    2d9e:	90 0d       	add	r25, r0
    2da0:	11 24       	eor	r1, r1
    2da2:	08 95       	ret

00002da4 <__udivmodsi4>:
    2da4:	a1 e2       	ldi	r26, 0x21	; 33
    2da6:	1a 2e       	mov	r1, r26
    2da8:	aa 1b       	sub	r26, r26
    2daa:	bb 1b       	sub	r27, r27
    2dac:	fd 01       	movw	r30, r26
    2dae:	0d c0       	rjmp	.+26     	; 0x2dca <__udivmodsi4_ep>

00002db0 <__udivmodsi4_loop>:
    2db0:	aa 1f       	adc	r26, r26
    2db2:	bb 1f       	adc	r27, r27
    2db4:	ee 1f       	adc	r30, r30
    2db6:	ff 1f       	adc	r31, r31
    2db8:	a2 17       	cp	r26, r18
    2dba:	b3 07       	cpc	r27, r19
    2dbc:	e4 07       	cpc	r30, r20
    2dbe:	f5 07       	cpc	r31, r21
    2dc0:	20 f0       	brcs	.+8      	; 0x2dca <__udivmodsi4_ep>
    2dc2:	a2 1b       	sub	r26, r18
    2dc4:	b3 0b       	sbc	r27, r19
    2dc6:	e4 0b       	sbc	r30, r20
    2dc8:	f5 0b       	sbc	r31, r21

00002dca <__udivmodsi4_ep>:
    2dca:	66 1f       	adc	r22, r22
    2dcc:	77 1f       	adc	r23, r23
    2dce:	88 1f       	adc	r24, r24
    2dd0:	99 1f       	adc	r25, r25
    2dd2:	1a 94       	dec	r1
    2dd4:	69 f7       	brne	.-38     	; 0x2db0 <__udivmodsi4_loop>
    2dd6:	60 95       	com	r22
    2dd8:	70 95       	com	r23
    2dda:	80 95       	com	r24
    2ddc:	90 95       	com	r25
    2dde:	9b 01       	movw	r18, r22
    2de0:	ac 01       	movw	r20, r24
    2de2:	bd 01       	movw	r22, r26
    2de4:	cf 01       	movw	r24, r30
    2de6:	08 95       	ret

00002de8 <__tablejump2__>:
    2de8:	ee 0f       	add	r30, r30
    2dea:	ff 1f       	adc	r31, r31
    2dec:	00 24       	eor	r0, r0
    2dee:	00 1c       	adc	r0, r0
    2df0:	0b be       	out	0x3b, r0	; 59
    2df2:	07 90       	elpm	r0, Z+
    2df4:	f6 91       	elpm	r31, Z
    2df6:	e0 2d       	mov	r30, r0
    2df8:	09 94       	ijmp

00002dfa <__umulhisi3>:
    2dfa:	a2 9f       	mul	r26, r18
    2dfc:	b0 01       	movw	r22, r0
    2dfe:	b3 9f       	mul	r27, r19
    2e00:	c0 01       	movw	r24, r0
    2e02:	a3 9f       	mul	r26, r19
    2e04:	70 0d       	add	r23, r0
    2e06:	81 1d       	adc	r24, r1
    2e08:	11 24       	eor	r1, r1
    2e0a:	91 1d       	adc	r25, r1
    2e0c:	b2 9f       	mul	r27, r18
    2e0e:	70 0d       	add	r23, r0
    2e10:	81 1d       	adc	r24, r1
    2e12:	11 24       	eor	r1, r1
    2e14:	91 1d       	adc	r25, r1
    2e16:	08 95       	ret

00002e18 <__muluhisi3>:
    2e18:	0e 94 fd 16 	call	0x2dfa	; 0x2dfa <__umulhisi3>
    2e1c:	a5 9f       	mul	r26, r21
    2e1e:	90 0d       	add	r25, r0
    2e20:	b4 9f       	mul	r27, r20
    2e22:	90 0d       	add	r25, r0
    2e24:	a4 9f       	mul	r26, r20
    2e26:	80 0d       	add	r24, r0
    2e28:	91 1d       	adc	r25, r1
    2e2a:	11 24       	eor	r1, r1
    2e2c:	08 95       	ret

00002e2e <malloc>:
    2e2e:	0f 93       	push	r16
    2e30:	1f 93       	push	r17
    2e32:	cf 93       	push	r28
    2e34:	df 93       	push	r29
    2e36:	82 30       	cpi	r24, 0x02	; 2
    2e38:	91 05       	cpc	r25, r1
    2e3a:	10 f4       	brcc	.+4      	; 0x2e40 <malloc+0x12>
    2e3c:	82 e0       	ldi	r24, 0x02	; 2
    2e3e:	90 e0       	ldi	r25, 0x00	; 0
    2e40:	e0 91 21 41 	lds	r30, 0x4121	; 0x804121 <__flp>
    2e44:	f0 91 22 41 	lds	r31, 0x4122	; 0x804122 <__flp+0x1>
    2e48:	30 e0       	ldi	r19, 0x00	; 0
    2e4a:	20 e0       	ldi	r18, 0x00	; 0
    2e4c:	b0 e0       	ldi	r27, 0x00	; 0
    2e4e:	a0 e0       	ldi	r26, 0x00	; 0
    2e50:	30 97       	sbiw	r30, 0x00	; 0
    2e52:	99 f4       	brne	.+38     	; 0x2e7a <malloc+0x4c>
    2e54:	21 15       	cp	r18, r1
    2e56:	31 05       	cpc	r19, r1
    2e58:	09 f4       	brne	.+2      	; 0x2e5c <malloc+0x2e>
    2e5a:	4a c0       	rjmp	.+148    	; 0x2ef0 <malloc+0xc2>
    2e5c:	28 1b       	sub	r18, r24
    2e5e:	39 0b       	sbc	r19, r25
    2e60:	24 30       	cpi	r18, 0x04	; 4
    2e62:	31 05       	cpc	r19, r1
    2e64:	d8 f5       	brcc	.+118    	; 0x2edc <malloc+0xae>
    2e66:	8a 81       	ldd	r24, Y+2	; 0x02
    2e68:	9b 81       	ldd	r25, Y+3	; 0x03
    2e6a:	61 15       	cp	r22, r1
    2e6c:	71 05       	cpc	r23, r1
    2e6e:	89 f1       	breq	.+98     	; 0x2ed2 <malloc+0xa4>
    2e70:	fb 01       	movw	r30, r22
    2e72:	82 83       	std	Z+2, r24	; 0x02
    2e74:	93 83       	std	Z+3, r25	; 0x03
    2e76:	fe 01       	movw	r30, r28
    2e78:	11 c0       	rjmp	.+34     	; 0x2e9c <malloc+0x6e>
    2e7a:	40 81       	ld	r20, Z
    2e7c:	51 81       	ldd	r21, Z+1	; 0x01
    2e7e:	02 81       	ldd	r16, Z+2	; 0x02
    2e80:	13 81       	ldd	r17, Z+3	; 0x03
    2e82:	48 17       	cp	r20, r24
    2e84:	59 07       	cpc	r21, r25
    2e86:	e0 f0       	brcs	.+56     	; 0x2ec0 <malloc+0x92>
    2e88:	48 17       	cp	r20, r24
    2e8a:	59 07       	cpc	r21, r25
    2e8c:	99 f4       	brne	.+38     	; 0x2eb4 <malloc+0x86>
    2e8e:	10 97       	sbiw	r26, 0x00	; 0
    2e90:	61 f0       	breq	.+24     	; 0x2eaa <malloc+0x7c>
    2e92:	12 96       	adiw	r26, 0x02	; 2
    2e94:	0c 93       	st	X, r16
    2e96:	12 97       	sbiw	r26, 0x02	; 2
    2e98:	13 96       	adiw	r26, 0x03	; 3
    2e9a:	1c 93       	st	X, r17
    2e9c:	32 96       	adiw	r30, 0x02	; 2
    2e9e:	cf 01       	movw	r24, r30
    2ea0:	df 91       	pop	r29
    2ea2:	cf 91       	pop	r28
    2ea4:	1f 91       	pop	r17
    2ea6:	0f 91       	pop	r16
    2ea8:	08 95       	ret
    2eaa:	00 93 21 41 	sts	0x4121, r16	; 0x804121 <__flp>
    2eae:	10 93 22 41 	sts	0x4122, r17	; 0x804122 <__flp+0x1>
    2eb2:	f4 cf       	rjmp	.-24     	; 0x2e9c <malloc+0x6e>
    2eb4:	21 15       	cp	r18, r1
    2eb6:	31 05       	cpc	r19, r1
    2eb8:	51 f0       	breq	.+20     	; 0x2ece <malloc+0xa0>
    2eba:	42 17       	cp	r20, r18
    2ebc:	53 07       	cpc	r21, r19
    2ebe:	38 f0       	brcs	.+14     	; 0x2ece <malloc+0xa0>
    2ec0:	a9 01       	movw	r20, r18
    2ec2:	db 01       	movw	r26, r22
    2ec4:	9a 01       	movw	r18, r20
    2ec6:	bd 01       	movw	r22, r26
    2ec8:	df 01       	movw	r26, r30
    2eca:	f8 01       	movw	r30, r16
    2ecc:	c1 cf       	rjmp	.-126    	; 0x2e50 <malloc+0x22>
    2ece:	ef 01       	movw	r28, r30
    2ed0:	f9 cf       	rjmp	.-14     	; 0x2ec4 <malloc+0x96>
    2ed2:	80 93 21 41 	sts	0x4121, r24	; 0x804121 <__flp>
    2ed6:	90 93 22 41 	sts	0x4122, r25	; 0x804122 <__flp+0x1>
    2eda:	cd cf       	rjmp	.-102    	; 0x2e76 <malloc+0x48>
    2edc:	fe 01       	movw	r30, r28
    2ede:	e2 0f       	add	r30, r18
    2ee0:	f3 1f       	adc	r31, r19
    2ee2:	81 93       	st	Z+, r24
    2ee4:	91 93       	st	Z+, r25
    2ee6:	22 50       	subi	r18, 0x02	; 2
    2ee8:	31 09       	sbc	r19, r1
    2eea:	28 83       	st	Y, r18
    2eec:	39 83       	std	Y+1, r19	; 0x01
    2eee:	d7 cf       	rjmp	.-82     	; 0x2e9e <malloc+0x70>
    2ef0:	20 91 1f 41 	lds	r18, 0x411F	; 0x80411f <__brkval>
    2ef4:	30 91 20 41 	lds	r19, 0x4120	; 0x804120 <__brkval+0x1>
    2ef8:	23 2b       	or	r18, r19
    2efa:	41 f4       	brne	.+16     	; 0x2f0c <malloc+0xde>
    2efc:	20 91 02 40 	lds	r18, 0x4002	; 0x804002 <__malloc_heap_start>
    2f00:	30 91 03 40 	lds	r19, 0x4003	; 0x804003 <__malloc_heap_start+0x1>
    2f04:	20 93 1f 41 	sts	0x411F, r18	; 0x80411f <__brkval>
    2f08:	30 93 20 41 	sts	0x4120, r19	; 0x804120 <__brkval+0x1>
    2f0c:	20 91 00 40 	lds	r18, 0x4000	; 0x804000 <__DATA_REGION_ORIGIN__>
    2f10:	30 91 01 40 	lds	r19, 0x4001	; 0x804001 <__DATA_REGION_ORIGIN__+0x1>
    2f14:	21 15       	cp	r18, r1
    2f16:	31 05       	cpc	r19, r1
    2f18:	41 f4       	brne	.+16     	; 0x2f2a <malloc+0xfc>
    2f1a:	2d b7       	in	r18, 0x3d	; 61
    2f1c:	3e b7       	in	r19, 0x3e	; 62
    2f1e:	40 91 04 40 	lds	r20, 0x4004	; 0x804004 <__malloc_margin>
    2f22:	50 91 05 40 	lds	r21, 0x4005	; 0x804005 <__malloc_margin+0x1>
    2f26:	24 1b       	sub	r18, r20
    2f28:	35 0b       	sbc	r19, r21
    2f2a:	e0 91 1f 41 	lds	r30, 0x411F	; 0x80411f <__brkval>
    2f2e:	f0 91 20 41 	lds	r31, 0x4120	; 0x804120 <__brkval+0x1>
    2f32:	e2 17       	cp	r30, r18
    2f34:	f3 07       	cpc	r31, r19
    2f36:	a0 f4       	brcc	.+40     	; 0x2f60 <malloc+0x132>
    2f38:	2e 1b       	sub	r18, r30
    2f3a:	3f 0b       	sbc	r19, r31
    2f3c:	28 17       	cp	r18, r24
    2f3e:	39 07       	cpc	r19, r25
    2f40:	78 f0       	brcs	.+30     	; 0x2f60 <malloc+0x132>
    2f42:	ac 01       	movw	r20, r24
    2f44:	4e 5f       	subi	r20, 0xFE	; 254
    2f46:	5f 4f       	sbci	r21, 0xFF	; 255
    2f48:	24 17       	cp	r18, r20
    2f4a:	35 07       	cpc	r19, r21
    2f4c:	48 f0       	brcs	.+18     	; 0x2f60 <malloc+0x132>
    2f4e:	4e 0f       	add	r20, r30
    2f50:	5f 1f       	adc	r21, r31
    2f52:	40 93 1f 41 	sts	0x411F, r20	; 0x80411f <__brkval>
    2f56:	50 93 20 41 	sts	0x4120, r21	; 0x804120 <__brkval+0x1>
    2f5a:	81 93       	st	Z+, r24
    2f5c:	91 93       	st	Z+, r25
    2f5e:	9f cf       	rjmp	.-194    	; 0x2e9e <malloc+0x70>
    2f60:	f0 e0       	ldi	r31, 0x00	; 0
    2f62:	e0 e0       	ldi	r30, 0x00	; 0
    2f64:	9c cf       	rjmp	.-200    	; 0x2e9e <malloc+0x70>

00002f66 <free>:
    2f66:	cf 93       	push	r28
    2f68:	df 93       	push	r29
    2f6a:	00 97       	sbiw	r24, 0x00	; 0
    2f6c:	e9 f0       	breq	.+58     	; 0x2fa8 <free+0x42>
    2f6e:	fc 01       	movw	r30, r24
    2f70:	32 97       	sbiw	r30, 0x02	; 2
    2f72:	12 82       	std	Z+2, r1	; 0x02
    2f74:	13 82       	std	Z+3, r1	; 0x03
    2f76:	a0 91 21 41 	lds	r26, 0x4121	; 0x804121 <__flp>
    2f7a:	b0 91 22 41 	lds	r27, 0x4122	; 0x804122 <__flp+0x1>
    2f7e:	ed 01       	movw	r28, r26
    2f80:	30 e0       	ldi	r19, 0x00	; 0
    2f82:	20 e0       	ldi	r18, 0x00	; 0
    2f84:	10 97       	sbiw	r26, 0x00	; 0
    2f86:	a1 f4       	brne	.+40     	; 0x2fb0 <free+0x4a>
    2f88:	20 81       	ld	r18, Z
    2f8a:	31 81       	ldd	r19, Z+1	; 0x01
    2f8c:	82 0f       	add	r24, r18
    2f8e:	93 1f       	adc	r25, r19
    2f90:	20 91 1f 41 	lds	r18, 0x411F	; 0x80411f <__brkval>
    2f94:	30 91 20 41 	lds	r19, 0x4120	; 0x804120 <__brkval+0x1>
    2f98:	28 17       	cp	r18, r24
    2f9a:	39 07       	cpc	r19, r25
    2f9c:	09 f0       	breq	.+2      	; 0x2fa0 <free+0x3a>
    2f9e:	61 c0       	rjmp	.+194    	; 0x3062 <free+0xfc>
    2fa0:	e0 93 1f 41 	sts	0x411F, r30	; 0x80411f <__brkval>
    2fa4:	f0 93 20 41 	sts	0x4120, r31	; 0x804120 <__brkval+0x1>
    2fa8:	df 91       	pop	r29
    2faa:	cf 91       	pop	r28
    2fac:	08 95       	ret
    2fae:	ea 01       	movw	r28, r20
    2fb0:	ce 17       	cp	r28, r30
    2fb2:	df 07       	cpc	r29, r31
    2fb4:	e8 f5       	brcc	.+122    	; 0x3030 <free+0xca>
    2fb6:	4a 81       	ldd	r20, Y+2	; 0x02
    2fb8:	5b 81       	ldd	r21, Y+3	; 0x03
    2fba:	9e 01       	movw	r18, r28
    2fbc:	41 15       	cp	r20, r1
    2fbe:	51 05       	cpc	r21, r1
    2fc0:	b1 f7       	brne	.-20     	; 0x2fae <free+0x48>
    2fc2:	e9 01       	movw	r28, r18
    2fc4:	ea 83       	std	Y+2, r30	; 0x02
    2fc6:	fb 83       	std	Y+3, r31	; 0x03
    2fc8:	49 91       	ld	r20, Y+
    2fca:	59 91       	ld	r21, Y+
    2fcc:	c4 0f       	add	r28, r20
    2fce:	d5 1f       	adc	r29, r21
    2fd0:	ec 17       	cp	r30, r28
    2fd2:	fd 07       	cpc	r31, r29
    2fd4:	61 f4       	brne	.+24     	; 0x2fee <free+0x88>
    2fd6:	80 81       	ld	r24, Z
    2fd8:	91 81       	ldd	r25, Z+1	; 0x01
    2fda:	02 96       	adiw	r24, 0x02	; 2
    2fdc:	84 0f       	add	r24, r20
    2fde:	95 1f       	adc	r25, r21
    2fe0:	e9 01       	movw	r28, r18
    2fe2:	88 83       	st	Y, r24
    2fe4:	99 83       	std	Y+1, r25	; 0x01
    2fe6:	82 81       	ldd	r24, Z+2	; 0x02
    2fe8:	93 81       	ldd	r25, Z+3	; 0x03
    2fea:	8a 83       	std	Y+2, r24	; 0x02
    2fec:	9b 83       	std	Y+3, r25	; 0x03
    2fee:	f0 e0       	ldi	r31, 0x00	; 0
    2ff0:	e0 e0       	ldi	r30, 0x00	; 0
    2ff2:	12 96       	adiw	r26, 0x02	; 2
    2ff4:	8d 91       	ld	r24, X+
    2ff6:	9c 91       	ld	r25, X
    2ff8:	13 97       	sbiw	r26, 0x03	; 3
    2ffa:	00 97       	sbiw	r24, 0x00	; 0
    2ffc:	b9 f5       	brne	.+110    	; 0x306c <free+0x106>
    2ffe:	2d 91       	ld	r18, X+
    3000:	3c 91       	ld	r19, X
    3002:	11 97       	sbiw	r26, 0x01	; 1
    3004:	cd 01       	movw	r24, r26
    3006:	02 96       	adiw	r24, 0x02	; 2
    3008:	82 0f       	add	r24, r18
    300a:	93 1f       	adc	r25, r19
    300c:	20 91 1f 41 	lds	r18, 0x411F	; 0x80411f <__brkval>
    3010:	30 91 20 41 	lds	r19, 0x4120	; 0x804120 <__brkval+0x1>
    3014:	28 17       	cp	r18, r24
    3016:	39 07       	cpc	r19, r25
    3018:	39 f6       	brne	.-114    	; 0x2fa8 <free+0x42>
    301a:	30 97       	sbiw	r30, 0x00	; 0
    301c:	51 f5       	brne	.+84     	; 0x3072 <free+0x10c>
    301e:	10 92 21 41 	sts	0x4121, r1	; 0x804121 <__flp>
    3022:	10 92 22 41 	sts	0x4122, r1	; 0x804122 <__flp+0x1>
    3026:	a0 93 1f 41 	sts	0x411F, r26	; 0x80411f <__brkval>
    302a:	b0 93 20 41 	sts	0x4120, r27	; 0x804120 <__brkval+0x1>
    302e:	bc cf       	rjmp	.-136    	; 0x2fa8 <free+0x42>
    3030:	c2 83       	std	Z+2, r28	; 0x02
    3032:	d3 83       	std	Z+3, r29	; 0x03
    3034:	40 81       	ld	r20, Z
    3036:	51 81       	ldd	r21, Z+1	; 0x01
    3038:	84 0f       	add	r24, r20
    303a:	95 1f       	adc	r25, r21
    303c:	c8 17       	cp	r28, r24
    303e:	d9 07       	cpc	r29, r25
    3040:	61 f4       	brne	.+24     	; 0x305a <free+0xf4>
    3042:	4e 5f       	subi	r20, 0xFE	; 254
    3044:	5f 4f       	sbci	r21, 0xFF	; 255
    3046:	88 81       	ld	r24, Y
    3048:	99 81       	ldd	r25, Y+1	; 0x01
    304a:	48 0f       	add	r20, r24
    304c:	59 1f       	adc	r21, r25
    304e:	40 83       	st	Z, r20
    3050:	51 83       	std	Z+1, r21	; 0x01
    3052:	8a 81       	ldd	r24, Y+2	; 0x02
    3054:	9b 81       	ldd	r25, Y+3	; 0x03
    3056:	82 83       	std	Z+2, r24	; 0x02
    3058:	93 83       	std	Z+3, r25	; 0x03
    305a:	21 15       	cp	r18, r1
    305c:	31 05       	cpc	r19, r1
    305e:	09 f0       	breq	.+2      	; 0x3062 <free+0xfc>
    3060:	b0 cf       	rjmp	.-160    	; 0x2fc2 <free+0x5c>
    3062:	e0 93 21 41 	sts	0x4121, r30	; 0x804121 <__flp>
    3066:	f0 93 22 41 	sts	0x4122, r31	; 0x804122 <__flp+0x1>
    306a:	9e cf       	rjmp	.-196    	; 0x2fa8 <free+0x42>
    306c:	fd 01       	movw	r30, r26
    306e:	dc 01       	movw	r26, r24
    3070:	c0 cf       	rjmp	.-128    	; 0x2ff2 <free+0x8c>
    3072:	12 82       	std	Z+2, r1	; 0x02
    3074:	13 82       	std	Z+3, r1	; 0x03
    3076:	d7 cf       	rjmp	.-82     	; 0x3026 <free+0xc0>

00003078 <sprintf>:
    3078:	0f 93       	push	r16
    307a:	1f 93       	push	r17
    307c:	cf 93       	push	r28
    307e:	df 93       	push	r29
    3080:	cd b7       	in	r28, 0x3d	; 61
    3082:	de b7       	in	r29, 0x3e	; 62
    3084:	2e 97       	sbiw	r28, 0x0e	; 14
    3086:	cd bf       	out	0x3d, r28	; 61
    3088:	de bf       	out	0x3e, r29	; 62
    308a:	0d 89       	ldd	r16, Y+21	; 0x15
    308c:	1e 89       	ldd	r17, Y+22	; 0x16
    308e:	86 e0       	ldi	r24, 0x06	; 6
    3090:	8c 83       	std	Y+4, r24	; 0x04
    3092:	09 83       	std	Y+1, r16	; 0x01
    3094:	1a 83       	std	Y+2, r17	; 0x02
    3096:	8f ef       	ldi	r24, 0xFF	; 255
    3098:	9f e7       	ldi	r25, 0x7F	; 127
    309a:	8d 83       	std	Y+5, r24	; 0x05
    309c:	9e 83       	std	Y+6, r25	; 0x06
    309e:	ae 01       	movw	r20, r28
    30a0:	47 5e       	subi	r20, 0xE7	; 231
    30a2:	5f 4f       	sbci	r21, 0xFF	; 255
    30a4:	6f 89       	ldd	r22, Y+23	; 0x17
    30a6:	78 8d       	ldd	r23, Y+24	; 0x18
    30a8:	ce 01       	movw	r24, r28
    30aa:	01 96       	adiw	r24, 0x01	; 1
    30ac:	0e 94 66 18 	call	0x30cc	; 0x30cc <vfprintf>
    30b0:	2f 81       	ldd	r18, Y+7	; 0x07
    30b2:	38 85       	ldd	r19, Y+8	; 0x08
    30b4:	02 0f       	add	r16, r18
    30b6:	13 1f       	adc	r17, r19
    30b8:	f8 01       	movw	r30, r16
    30ba:	10 82       	st	Z, r1
    30bc:	2e 96       	adiw	r28, 0x0e	; 14
    30be:	cd bf       	out	0x3d, r28	; 61
    30c0:	de bf       	out	0x3e, r29	; 62
    30c2:	df 91       	pop	r29
    30c4:	cf 91       	pop	r28
    30c6:	1f 91       	pop	r17
    30c8:	0f 91       	pop	r16
    30ca:	08 95       	ret

000030cc <vfprintf>:
    30cc:	2f 92       	push	r2
    30ce:	3f 92       	push	r3
    30d0:	4f 92       	push	r4
    30d2:	5f 92       	push	r5
    30d4:	6f 92       	push	r6
    30d6:	7f 92       	push	r7
    30d8:	8f 92       	push	r8
    30da:	9f 92       	push	r9
    30dc:	af 92       	push	r10
    30de:	bf 92       	push	r11
    30e0:	cf 92       	push	r12
    30e2:	df 92       	push	r13
    30e4:	ef 92       	push	r14
    30e6:	ff 92       	push	r15
    30e8:	0f 93       	push	r16
    30ea:	1f 93       	push	r17
    30ec:	cf 93       	push	r28
    30ee:	df 93       	push	r29
    30f0:	cd b7       	in	r28, 0x3d	; 61
    30f2:	de b7       	in	r29, 0x3e	; 62
    30f4:	2b 97       	sbiw	r28, 0x0b	; 11
    30f6:	cd bf       	out	0x3d, r28	; 61
    30f8:	de bf       	out	0x3e, r29	; 62
    30fa:	7c 01       	movw	r14, r24
    30fc:	3b 01       	movw	r6, r22
    30fe:	8a 01       	movw	r16, r20
    3100:	fc 01       	movw	r30, r24
    3102:	16 82       	std	Z+6, r1	; 0x06
    3104:	17 82       	std	Z+7, r1	; 0x07
    3106:	83 81       	ldd	r24, Z+3	; 0x03
    3108:	81 ff       	sbrs	r24, 1
    310a:	da c1       	rjmp	.+948    	; 0x34c0 <vfprintf+0x3f4>
    310c:	ce 01       	movw	r24, r28
    310e:	01 96       	adiw	r24, 0x01	; 1
    3110:	5c 01       	movw	r10, r24
    3112:	f7 01       	movw	r30, r14
    3114:	93 81       	ldd	r25, Z+3	; 0x03
    3116:	f3 01       	movw	r30, r6
    3118:	93 fd       	sbrc	r25, 3
    311a:	85 91       	lpm	r24, Z+
    311c:	93 ff       	sbrs	r25, 3
    311e:	81 91       	ld	r24, Z+
    3120:	3f 01       	movw	r6, r30
    3122:	88 23       	and	r24, r24
    3124:	09 f4       	brne	.+2      	; 0x3128 <vfprintf+0x5c>
    3126:	53 c1       	rjmp	.+678    	; 0x33ce <vfprintf+0x302>
    3128:	85 32       	cpi	r24, 0x25	; 37
    312a:	39 f4       	brne	.+14     	; 0x313a <vfprintf+0x6e>
    312c:	93 fd       	sbrc	r25, 3
    312e:	85 91       	lpm	r24, Z+
    3130:	93 ff       	sbrs	r25, 3
    3132:	81 91       	ld	r24, Z+
    3134:	3f 01       	movw	r6, r30
    3136:	85 32       	cpi	r24, 0x25	; 37
    3138:	29 f4       	brne	.+10     	; 0x3144 <vfprintf+0x78>
    313a:	b7 01       	movw	r22, r14
    313c:	90 e0       	ldi	r25, 0x00	; 0
    313e:	0e 94 79 1a 	call	0x34f2	; 0x34f2 <fputc>
    3142:	e7 cf       	rjmp	.-50     	; 0x3112 <vfprintf+0x46>
    3144:	91 2c       	mov	r9, r1
    3146:	21 2c       	mov	r2, r1
    3148:	31 2c       	mov	r3, r1
    314a:	ff e1       	ldi	r31, 0x1F	; 31
    314c:	f3 15       	cp	r31, r3
    314e:	38 f0       	brcs	.+14     	; 0x315e <vfprintf+0x92>
    3150:	8b 32       	cpi	r24, 0x2B	; 43
    3152:	11 f1       	breq	.+68     	; 0x3198 <vfprintf+0xcc>
    3154:	90 f4       	brcc	.+36     	; 0x317a <vfprintf+0xae>
    3156:	80 32       	cpi	r24, 0x20	; 32
    3158:	09 f1       	breq	.+66     	; 0x319c <vfprintf+0xd0>
    315a:	83 32       	cpi	r24, 0x23	; 35
    315c:	29 f1       	breq	.+74     	; 0x31a8 <vfprintf+0xdc>
    315e:	37 fc       	sbrc	r3, 7
    3160:	3c c0       	rjmp	.+120    	; 0x31da <vfprintf+0x10e>
    3162:	20 ed       	ldi	r18, 0xD0	; 208
    3164:	28 0f       	add	r18, r24
    3166:	2a 30       	cpi	r18, 0x0A	; 10
    3168:	50 f5       	brcc	.+84     	; 0x31be <vfprintf+0xf2>
    316a:	36 fe       	sbrs	r3, 6
    316c:	20 c0       	rjmp	.+64     	; 0x31ae <vfprintf+0xe2>
    316e:	8a e0       	ldi	r24, 0x0A	; 10
    3170:	98 9e       	mul	r9, r24
    3172:	20 0d       	add	r18, r0
    3174:	11 24       	eor	r1, r1
    3176:	92 2e       	mov	r9, r18
    3178:	06 c0       	rjmp	.+12     	; 0x3186 <vfprintf+0xba>
    317a:	8d 32       	cpi	r24, 0x2D	; 45
    317c:	91 f0       	breq	.+36     	; 0x31a2 <vfprintf+0xd6>
    317e:	80 33       	cpi	r24, 0x30	; 48
    3180:	71 f7       	brne	.-36     	; 0x315e <vfprintf+0x92>
    3182:	68 94       	set
    3184:	30 f8       	bld	r3, 0
    3186:	f3 01       	movw	r30, r6
    3188:	93 fd       	sbrc	r25, 3
    318a:	85 91       	lpm	r24, Z+
    318c:	93 ff       	sbrs	r25, 3
    318e:	81 91       	ld	r24, Z+
    3190:	3f 01       	movw	r6, r30
    3192:	81 11       	cpse	r24, r1
    3194:	da cf       	rjmp	.-76     	; 0x314a <vfprintf+0x7e>
    3196:	21 c0       	rjmp	.+66     	; 0x31da <vfprintf+0x10e>
    3198:	68 94       	set
    319a:	31 f8       	bld	r3, 1
    319c:	68 94       	set
    319e:	32 f8       	bld	r3, 2
    31a0:	f2 cf       	rjmp	.-28     	; 0x3186 <vfprintf+0xba>
    31a2:	68 94       	set
    31a4:	33 f8       	bld	r3, 3
    31a6:	ef cf       	rjmp	.-34     	; 0x3186 <vfprintf+0xba>
    31a8:	68 94       	set
    31aa:	34 f8       	bld	r3, 4
    31ac:	ec cf       	rjmp	.-40     	; 0x3186 <vfprintf+0xba>
    31ae:	ea e0       	ldi	r30, 0x0A	; 10
    31b0:	2e 9e       	mul	r2, r30
    31b2:	20 0d       	add	r18, r0
    31b4:	11 24       	eor	r1, r1
    31b6:	22 2e       	mov	r2, r18
    31b8:	68 94       	set
    31ba:	35 f8       	bld	r3, 5
    31bc:	e4 cf       	rjmp	.-56     	; 0x3186 <vfprintf+0xba>
    31be:	8e 32       	cpi	r24, 0x2E	; 46
    31c0:	29 f4       	brne	.+10     	; 0x31cc <vfprintf+0x100>
    31c2:	36 fc       	sbrc	r3, 6
    31c4:	04 c1       	rjmp	.+520    	; 0x33ce <vfprintf+0x302>
    31c6:	68 94       	set
    31c8:	36 f8       	bld	r3, 6
    31ca:	dd cf       	rjmp	.-70     	; 0x3186 <vfprintf+0xba>
    31cc:	8c 36       	cpi	r24, 0x6C	; 108
    31ce:	19 f4       	brne	.+6      	; 0x31d6 <vfprintf+0x10a>
    31d0:	68 94       	set
    31d2:	37 f8       	bld	r3, 7
    31d4:	d8 cf       	rjmp	.-80     	; 0x3186 <vfprintf+0xba>
    31d6:	88 36       	cpi	r24, 0x68	; 104
    31d8:	b1 f2       	breq	.-84     	; 0x3186 <vfprintf+0xba>
    31da:	98 2f       	mov	r25, r24
    31dc:	9f 7d       	andi	r25, 0xDF	; 223
    31de:	95 54       	subi	r25, 0x45	; 69
    31e0:	93 30       	cpi	r25, 0x03	; 3
    31e2:	e0 f0       	brcs	.+56     	; 0x321c <vfprintf+0x150>
    31e4:	83 36       	cpi	r24, 0x63	; 99
    31e6:	a1 f1       	breq	.+104    	; 0x3250 <vfprintf+0x184>
    31e8:	83 37       	cpi	r24, 0x73	; 115
    31ea:	c1 f1       	breq	.+112    	; 0x325c <vfprintf+0x190>
    31ec:	83 35       	cpi	r24, 0x53	; 83
    31ee:	09 f0       	breq	.+2      	; 0x31f2 <vfprintf+0x126>
    31f0:	63 c0       	rjmp	.+198    	; 0x32b8 <vfprintf+0x1ec>
    31f2:	28 01       	movw	r4, r16
    31f4:	f2 e0       	ldi	r31, 0x02	; 2
    31f6:	4f 0e       	add	r4, r31
    31f8:	51 1c       	adc	r5, r1
    31fa:	f8 01       	movw	r30, r16
    31fc:	c0 80       	ld	r12, Z
    31fe:	d1 80       	ldd	r13, Z+1	; 0x01
    3200:	69 2d       	mov	r22, r9
    3202:	70 e0       	ldi	r23, 0x00	; 0
    3204:	36 fc       	sbrc	r3, 6
    3206:	02 c0       	rjmp	.+4      	; 0x320c <vfprintf+0x140>
    3208:	6f ef       	ldi	r22, 0xFF	; 255
    320a:	7f ef       	ldi	r23, 0xFF	; 255
    320c:	c6 01       	movw	r24, r12
    320e:	0e 94 63 1a 	call	0x34c6	; 0x34c6 <strnlen_P>
    3212:	4c 01       	movw	r8, r24
    3214:	68 94       	set
    3216:	37 f8       	bld	r3, 7
    3218:	82 01       	movw	r16, r4
    321a:	0a c0       	rjmp	.+20     	; 0x3230 <vfprintf+0x164>
    321c:	0c 5f       	subi	r16, 0xFC	; 252
    321e:	1f 4f       	sbci	r17, 0xFF	; 255
    3220:	ff e3       	ldi	r31, 0x3F	; 63
    3222:	f9 83       	std	Y+1, r31	; 0x01
    3224:	88 24       	eor	r8, r8
    3226:	83 94       	inc	r8
    3228:	91 2c       	mov	r9, r1
    322a:	65 01       	movw	r12, r10
    322c:	e8 94       	clt
    322e:	37 f8       	bld	r3, 7
    3230:	33 fe       	sbrs	r3, 3
    3232:	2d c0       	rjmp	.+90     	; 0x328e <vfprintf+0x1c2>
    3234:	52 2c       	mov	r5, r2
    3236:	81 14       	cp	r8, r1
    3238:	91 04       	cpc	r9, r1
    323a:	71 f5       	brne	.+92     	; 0x3298 <vfprintf+0x1cc>
    323c:	55 20       	and	r5, r5
    323e:	09 f4       	brne	.+2      	; 0x3242 <vfprintf+0x176>
    3240:	68 cf       	rjmp	.-304    	; 0x3112 <vfprintf+0x46>
    3242:	b7 01       	movw	r22, r14
    3244:	80 e2       	ldi	r24, 0x20	; 32
    3246:	90 e0       	ldi	r25, 0x00	; 0
    3248:	0e 94 79 1a 	call	0x34f2	; 0x34f2 <fputc>
    324c:	5a 94       	dec	r5
    324e:	f6 cf       	rjmp	.-20     	; 0x323c <vfprintf+0x170>
    3250:	f8 01       	movw	r30, r16
    3252:	80 81       	ld	r24, Z
    3254:	89 83       	std	Y+1, r24	; 0x01
    3256:	0e 5f       	subi	r16, 0xFE	; 254
    3258:	1f 4f       	sbci	r17, 0xFF	; 255
    325a:	e4 cf       	rjmp	.-56     	; 0x3224 <vfprintf+0x158>
    325c:	28 01       	movw	r4, r16
    325e:	f2 e0       	ldi	r31, 0x02	; 2
    3260:	4f 0e       	add	r4, r31
    3262:	51 1c       	adc	r5, r1
    3264:	f8 01       	movw	r30, r16
    3266:	c0 80       	ld	r12, Z
    3268:	d1 80       	ldd	r13, Z+1	; 0x01
    326a:	69 2d       	mov	r22, r9
    326c:	70 e0       	ldi	r23, 0x00	; 0
    326e:	36 fc       	sbrc	r3, 6
    3270:	02 c0       	rjmp	.+4      	; 0x3276 <vfprintf+0x1aa>
    3272:	6f ef       	ldi	r22, 0xFF	; 255
    3274:	7f ef       	ldi	r23, 0xFF	; 255
    3276:	c6 01       	movw	r24, r12
    3278:	0e 94 6e 1a 	call	0x34dc	; 0x34dc <strnlen>
    327c:	4c 01       	movw	r8, r24
    327e:	82 01       	movw	r16, r4
    3280:	d5 cf       	rjmp	.-86     	; 0x322c <vfprintf+0x160>
    3282:	b7 01       	movw	r22, r14
    3284:	80 e2       	ldi	r24, 0x20	; 32
    3286:	90 e0       	ldi	r25, 0x00	; 0
    3288:	0e 94 79 1a 	call	0x34f2	; 0x34f2 <fputc>
    328c:	2a 94       	dec	r2
    328e:	28 14       	cp	r2, r8
    3290:	19 04       	cpc	r1, r9
    3292:	09 f0       	breq	.+2      	; 0x3296 <vfprintf+0x1ca>
    3294:	b0 f7       	brcc	.-20     	; 0x3282 <vfprintf+0x1b6>
    3296:	ce cf       	rjmp	.-100    	; 0x3234 <vfprintf+0x168>
    3298:	f6 01       	movw	r30, r12
    329a:	37 fc       	sbrc	r3, 7
    329c:	85 91       	lpm	r24, Z+
    329e:	37 fe       	sbrs	r3, 7
    32a0:	81 91       	ld	r24, Z+
    32a2:	6f 01       	movw	r12, r30
    32a4:	b7 01       	movw	r22, r14
    32a6:	90 e0       	ldi	r25, 0x00	; 0
    32a8:	0e 94 79 1a 	call	0x34f2	; 0x34f2 <fputc>
    32ac:	51 10       	cpse	r5, r1
    32ae:	5a 94       	dec	r5
    32b0:	f1 e0       	ldi	r31, 0x01	; 1
    32b2:	8f 1a       	sub	r8, r31
    32b4:	91 08       	sbc	r9, r1
    32b6:	bf cf       	rjmp	.-130    	; 0x3236 <vfprintf+0x16a>
    32b8:	84 36       	cpi	r24, 0x64	; 100
    32ba:	19 f0       	breq	.+6      	; 0x32c2 <vfprintf+0x1f6>
    32bc:	89 36       	cpi	r24, 0x69	; 105
    32be:	09 f0       	breq	.+2      	; 0x32c2 <vfprintf+0x1f6>
    32c0:	77 c0       	rjmp	.+238    	; 0x33b0 <vfprintf+0x2e4>
    32c2:	f8 01       	movw	r30, r16
    32c4:	37 fe       	sbrs	r3, 7
    32c6:	6b c0       	rjmp	.+214    	; 0x339e <vfprintf+0x2d2>
    32c8:	60 81       	ld	r22, Z
    32ca:	71 81       	ldd	r23, Z+1	; 0x01
    32cc:	82 81       	ldd	r24, Z+2	; 0x02
    32ce:	93 81       	ldd	r25, Z+3	; 0x03
    32d0:	0c 5f       	subi	r16, 0xFC	; 252
    32d2:	1f 4f       	sbci	r17, 0xFF	; 255
    32d4:	f3 2d       	mov	r31, r3
    32d6:	ff 76       	andi	r31, 0x6F	; 111
    32d8:	3f 2e       	mov	r3, r31
    32da:	97 ff       	sbrs	r25, 7
    32dc:	09 c0       	rjmp	.+18     	; 0x32f0 <vfprintf+0x224>
    32de:	90 95       	com	r25
    32e0:	80 95       	com	r24
    32e2:	70 95       	com	r23
    32e4:	61 95       	neg	r22
    32e6:	7f 4f       	sbci	r23, 0xFF	; 255
    32e8:	8f 4f       	sbci	r24, 0xFF	; 255
    32ea:	9f 4f       	sbci	r25, 0xFF	; 255
    32ec:	68 94       	set
    32ee:	37 f8       	bld	r3, 7
    32f0:	2a e0       	ldi	r18, 0x0A	; 10
    32f2:	30 e0       	ldi	r19, 0x00	; 0
    32f4:	a5 01       	movw	r20, r10
    32f6:	0e 94 a9 1a 	call	0x3552	; 0x3552 <__ultoa_invert>
    32fa:	c8 2e       	mov	r12, r24
    32fc:	ca 18       	sub	r12, r10
    32fe:	8c 2c       	mov	r8, r12
    3300:	43 2c       	mov	r4, r3
    3302:	36 fe       	sbrs	r3, 6
    3304:	0c c0       	rjmp	.+24     	; 0x331e <vfprintf+0x252>
    3306:	e8 94       	clt
    3308:	40 f8       	bld	r4, 0
    330a:	c9 14       	cp	r12, r9
    330c:	40 f4       	brcc	.+16     	; 0x331e <vfprintf+0x252>
    330e:	34 fe       	sbrs	r3, 4
    3310:	05 c0       	rjmp	.+10     	; 0x331c <vfprintf+0x250>
    3312:	32 fc       	sbrc	r3, 2
    3314:	03 c0       	rjmp	.+6      	; 0x331c <vfprintf+0x250>
    3316:	f3 2d       	mov	r31, r3
    3318:	fe 7e       	andi	r31, 0xEE	; 238
    331a:	4f 2e       	mov	r4, r31
    331c:	89 2c       	mov	r8, r9
    331e:	44 fe       	sbrs	r4, 4
    3320:	a7 c0       	rjmp	.+334    	; 0x3470 <vfprintf+0x3a4>
    3322:	fe 01       	movw	r30, r28
    3324:	ec 0d       	add	r30, r12
    3326:	f1 1d       	adc	r31, r1
    3328:	80 81       	ld	r24, Z
    332a:	80 33       	cpi	r24, 0x30	; 48
    332c:	09 f0       	breq	.+2      	; 0x3330 <vfprintf+0x264>
    332e:	99 c0       	rjmp	.+306    	; 0x3462 <vfprintf+0x396>
    3330:	24 2d       	mov	r18, r4
    3332:	29 7e       	andi	r18, 0xE9	; 233
    3334:	42 2e       	mov	r4, r18
    3336:	84 2d       	mov	r24, r4
    3338:	88 70       	andi	r24, 0x08	; 8
    333a:	58 2e       	mov	r5, r24
    333c:	43 fc       	sbrc	r4, 3
    333e:	a7 c0       	rjmp	.+334    	; 0x348e <vfprintf+0x3c2>
    3340:	40 fe       	sbrs	r4, 0
    3342:	a1 c0       	rjmp	.+322    	; 0x3486 <vfprintf+0x3ba>
    3344:	9c 2c       	mov	r9, r12
    3346:	82 14       	cp	r8, r2
    3348:	18 f4       	brcc	.+6      	; 0x3350 <vfprintf+0x284>
    334a:	2c 0c       	add	r2, r12
    334c:	92 2c       	mov	r9, r2
    334e:	98 18       	sub	r9, r8
    3350:	44 fe       	sbrs	r4, 4
    3352:	a3 c0       	rjmp	.+326    	; 0x349a <vfprintf+0x3ce>
    3354:	b7 01       	movw	r22, r14
    3356:	80 e3       	ldi	r24, 0x30	; 48
    3358:	90 e0       	ldi	r25, 0x00	; 0
    335a:	0e 94 79 1a 	call	0x34f2	; 0x34f2 <fputc>
    335e:	42 fe       	sbrs	r4, 2
    3360:	09 c0       	rjmp	.+18     	; 0x3374 <vfprintf+0x2a8>
    3362:	88 e7       	ldi	r24, 0x78	; 120
    3364:	90 e0       	ldi	r25, 0x00	; 0
    3366:	41 fe       	sbrs	r4, 1
    3368:	02 c0       	rjmp	.+4      	; 0x336e <vfprintf+0x2a2>
    336a:	88 e5       	ldi	r24, 0x58	; 88
    336c:	90 e0       	ldi	r25, 0x00	; 0
    336e:	b7 01       	movw	r22, r14
    3370:	0e 94 79 1a 	call	0x34f2	; 0x34f2 <fputc>
    3374:	c9 14       	cp	r12, r9
    3376:	08 f4       	brcc	.+2      	; 0x337a <vfprintf+0x2ae>
    3378:	9c c0       	rjmp	.+312    	; 0x34b2 <vfprintf+0x3e6>
    337a:	ca 94       	dec	r12
    337c:	d1 2c       	mov	r13, r1
    337e:	9f ef       	ldi	r25, 0xFF	; 255
    3380:	c9 1a       	sub	r12, r25
    3382:	d9 0a       	sbc	r13, r25
    3384:	ca 0c       	add	r12, r10
    3386:	db 1c       	adc	r13, r11
    3388:	f6 01       	movw	r30, r12
    338a:	82 91       	ld	r24, -Z
    338c:	6f 01       	movw	r12, r30
    338e:	b7 01       	movw	r22, r14
    3390:	90 e0       	ldi	r25, 0x00	; 0
    3392:	0e 94 79 1a 	call	0x34f2	; 0x34f2 <fputc>
    3396:	ac 14       	cp	r10, r12
    3398:	bd 04       	cpc	r11, r13
    339a:	b1 f7       	brne	.-20     	; 0x3388 <vfprintf+0x2bc>
    339c:	4f cf       	rjmp	.-354    	; 0x323c <vfprintf+0x170>
    339e:	60 81       	ld	r22, Z
    33a0:	71 81       	ldd	r23, Z+1	; 0x01
    33a2:	07 2e       	mov	r0, r23
    33a4:	00 0c       	add	r0, r0
    33a6:	88 0b       	sbc	r24, r24
    33a8:	99 0b       	sbc	r25, r25
    33aa:	0e 5f       	subi	r16, 0xFE	; 254
    33ac:	1f 4f       	sbci	r17, 0xFF	; 255
    33ae:	92 cf       	rjmp	.-220    	; 0x32d4 <vfprintf+0x208>
    33b0:	d3 2c       	mov	r13, r3
    33b2:	e8 94       	clt
    33b4:	d4 f8       	bld	r13, 4
    33b6:	2a e0       	ldi	r18, 0x0A	; 10
    33b8:	30 e0       	ldi	r19, 0x00	; 0
    33ba:	85 37       	cpi	r24, 0x75	; 117
    33bc:	c9 f1       	breq	.+114    	; 0x3430 <vfprintf+0x364>
    33be:	23 2d       	mov	r18, r3
    33c0:	29 7f       	andi	r18, 0xF9	; 249
    33c2:	d2 2e       	mov	r13, r18
    33c4:	8f 36       	cpi	r24, 0x6F	; 111
    33c6:	91 f1       	breq	.+100    	; 0x342c <vfprintf+0x360>
    33c8:	d8 f4       	brcc	.+54     	; 0x3400 <vfprintf+0x334>
    33ca:	88 35       	cpi	r24, 0x58	; 88
    33cc:	39 f1       	breq	.+78     	; 0x341c <vfprintf+0x350>
    33ce:	f7 01       	movw	r30, r14
    33d0:	86 81       	ldd	r24, Z+6	; 0x06
    33d2:	97 81       	ldd	r25, Z+7	; 0x07
    33d4:	2b 96       	adiw	r28, 0x0b	; 11
    33d6:	cd bf       	out	0x3d, r28	; 61
    33d8:	de bf       	out	0x3e, r29	; 62
    33da:	df 91       	pop	r29
    33dc:	cf 91       	pop	r28
    33de:	1f 91       	pop	r17
    33e0:	0f 91       	pop	r16
    33e2:	ff 90       	pop	r15
    33e4:	ef 90       	pop	r14
    33e6:	df 90       	pop	r13
    33e8:	cf 90       	pop	r12
    33ea:	bf 90       	pop	r11
    33ec:	af 90       	pop	r10
    33ee:	9f 90       	pop	r9
    33f0:	8f 90       	pop	r8
    33f2:	7f 90       	pop	r7
    33f4:	6f 90       	pop	r6
    33f6:	5f 90       	pop	r5
    33f8:	4f 90       	pop	r4
    33fa:	3f 90       	pop	r3
    33fc:	2f 90       	pop	r2
    33fe:	08 95       	ret
    3400:	80 37       	cpi	r24, 0x70	; 112
    3402:	49 f0       	breq	.+18     	; 0x3416 <vfprintf+0x34a>
    3404:	88 37       	cpi	r24, 0x78	; 120
    3406:	19 f7       	brne	.-58     	; 0x33ce <vfprintf+0x302>
    3408:	d4 fe       	sbrs	r13, 4
    340a:	02 c0       	rjmp	.+4      	; 0x3410 <vfprintf+0x344>
    340c:	68 94       	set
    340e:	d2 f8       	bld	r13, 2
    3410:	20 e1       	ldi	r18, 0x10	; 16
    3412:	30 e0       	ldi	r19, 0x00	; 0
    3414:	0d c0       	rjmp	.+26     	; 0x3430 <vfprintf+0x364>
    3416:	68 94       	set
    3418:	d4 f8       	bld	r13, 4
    341a:	f6 cf       	rjmp	.-20     	; 0x3408 <vfprintf+0x33c>
    341c:	34 fe       	sbrs	r3, 4
    341e:	03 c0       	rjmp	.+6      	; 0x3426 <vfprintf+0x35a>
    3420:	82 2f       	mov	r24, r18
    3422:	86 60       	ori	r24, 0x06	; 6
    3424:	d8 2e       	mov	r13, r24
    3426:	20 e1       	ldi	r18, 0x10	; 16
    3428:	32 e0       	ldi	r19, 0x02	; 2
    342a:	02 c0       	rjmp	.+4      	; 0x3430 <vfprintf+0x364>
    342c:	28 e0       	ldi	r18, 0x08	; 8
    342e:	30 e0       	ldi	r19, 0x00	; 0
    3430:	f8 01       	movw	r30, r16
    3432:	d7 fe       	sbrs	r13, 7
    3434:	0f c0       	rjmp	.+30     	; 0x3454 <vfprintf+0x388>
    3436:	60 81       	ld	r22, Z
    3438:	71 81       	ldd	r23, Z+1	; 0x01
    343a:	82 81       	ldd	r24, Z+2	; 0x02
    343c:	93 81       	ldd	r25, Z+3	; 0x03
    343e:	0c 5f       	subi	r16, 0xFC	; 252
    3440:	1f 4f       	sbci	r17, 0xFF	; 255
    3442:	a5 01       	movw	r20, r10
    3444:	0e 94 a9 1a 	call	0x3552	; 0x3552 <__ultoa_invert>
    3448:	c8 2e       	mov	r12, r24
    344a:	ca 18       	sub	r12, r10
    344c:	3d 2c       	mov	r3, r13
    344e:	e8 94       	clt
    3450:	37 f8       	bld	r3, 7
    3452:	55 cf       	rjmp	.-342    	; 0x32fe <vfprintf+0x232>
    3454:	60 81       	ld	r22, Z
    3456:	71 81       	ldd	r23, Z+1	; 0x01
    3458:	90 e0       	ldi	r25, 0x00	; 0
    345a:	80 e0       	ldi	r24, 0x00	; 0
    345c:	0e 5f       	subi	r16, 0xFE	; 254
    345e:	1f 4f       	sbci	r17, 0xFF	; 255
    3460:	f0 cf       	rjmp	.-32     	; 0x3442 <vfprintf+0x376>
    3462:	42 fc       	sbrc	r4, 2
    3464:	02 c0       	rjmp	.+4      	; 0x346a <vfprintf+0x39e>
    3466:	83 94       	inc	r8
    3468:	66 cf       	rjmp	.-308    	; 0x3336 <vfprintf+0x26a>
    346a:	83 94       	inc	r8
    346c:	83 94       	inc	r8
    346e:	63 cf       	rjmp	.-314    	; 0x3336 <vfprintf+0x26a>
    3470:	84 2d       	mov	r24, r4
    3472:	86 78       	andi	r24, 0x86	; 134
    3474:	09 f4       	brne	.+2      	; 0x3478 <vfprintf+0x3ac>
    3476:	5f cf       	rjmp	.-322    	; 0x3336 <vfprintf+0x26a>
    3478:	f6 cf       	rjmp	.-20     	; 0x3466 <vfprintf+0x39a>
    347a:	b7 01       	movw	r22, r14
    347c:	80 e2       	ldi	r24, 0x20	; 32
    347e:	90 e0       	ldi	r25, 0x00	; 0
    3480:	0e 94 79 1a 	call	0x34f2	; 0x34f2 <fputc>
    3484:	83 94       	inc	r8
    3486:	82 14       	cp	r8, r2
    3488:	c0 f3       	brcs	.-16     	; 0x347a <vfprintf+0x3ae>
    348a:	51 2c       	mov	r5, r1
    348c:	61 cf       	rjmp	.-318    	; 0x3350 <vfprintf+0x284>
    348e:	52 2c       	mov	r5, r2
    3490:	58 18       	sub	r5, r8
    3492:	82 14       	cp	r8, r2
    3494:	08 f4       	brcc	.+2      	; 0x3498 <vfprintf+0x3cc>
    3496:	5c cf       	rjmp	.-328    	; 0x3350 <vfprintf+0x284>
    3498:	f8 cf       	rjmp	.-16     	; 0x348a <vfprintf+0x3be>
    349a:	84 2d       	mov	r24, r4
    349c:	86 78       	andi	r24, 0x86	; 134
    349e:	09 f4       	brne	.+2      	; 0x34a2 <vfprintf+0x3d6>
    34a0:	69 cf       	rjmp	.-302    	; 0x3374 <vfprintf+0x2a8>
    34a2:	8b e2       	ldi	r24, 0x2B	; 43
    34a4:	41 fe       	sbrs	r4, 1
    34a6:	80 e2       	ldi	r24, 0x20	; 32
    34a8:	47 fc       	sbrc	r4, 7
    34aa:	8d e2       	ldi	r24, 0x2D	; 45
    34ac:	b7 01       	movw	r22, r14
    34ae:	90 e0       	ldi	r25, 0x00	; 0
    34b0:	5f cf       	rjmp	.-322    	; 0x3370 <vfprintf+0x2a4>
    34b2:	b7 01       	movw	r22, r14
    34b4:	80 e3       	ldi	r24, 0x30	; 48
    34b6:	90 e0       	ldi	r25, 0x00	; 0
    34b8:	0e 94 79 1a 	call	0x34f2	; 0x34f2 <fputc>
    34bc:	9a 94       	dec	r9
    34be:	5a cf       	rjmp	.-332    	; 0x3374 <vfprintf+0x2a8>
    34c0:	8f ef       	ldi	r24, 0xFF	; 255
    34c2:	9f ef       	ldi	r25, 0xFF	; 255
    34c4:	87 cf       	rjmp	.-242    	; 0x33d4 <vfprintf+0x308>

000034c6 <strnlen_P>:
    34c6:	fc 01       	movw	r30, r24
    34c8:	05 90       	lpm	r0, Z+
    34ca:	61 50       	subi	r22, 0x01	; 1
    34cc:	70 40       	sbci	r23, 0x00	; 0
    34ce:	01 10       	cpse	r0, r1
    34d0:	d8 f7       	brcc	.-10     	; 0x34c8 <strnlen_P+0x2>
    34d2:	80 95       	com	r24
    34d4:	90 95       	com	r25
    34d6:	8e 0f       	add	r24, r30
    34d8:	9f 1f       	adc	r25, r31
    34da:	08 95       	ret

000034dc <strnlen>:
    34dc:	fc 01       	movw	r30, r24
    34de:	61 50       	subi	r22, 0x01	; 1
    34e0:	70 40       	sbci	r23, 0x00	; 0
    34e2:	01 90       	ld	r0, Z+
    34e4:	01 10       	cpse	r0, r1
    34e6:	d8 f7       	brcc	.-10     	; 0x34de <strnlen+0x2>
    34e8:	80 95       	com	r24
    34ea:	90 95       	com	r25
    34ec:	8e 0f       	add	r24, r30
    34ee:	9f 1f       	adc	r25, r31
    34f0:	08 95       	ret

000034f2 <fputc>:
    34f2:	0f 93       	push	r16
    34f4:	1f 93       	push	r17
    34f6:	cf 93       	push	r28
    34f8:	df 93       	push	r29
    34fa:	18 2f       	mov	r17, r24
    34fc:	09 2f       	mov	r16, r25
    34fe:	eb 01       	movw	r28, r22
    3500:	8b 81       	ldd	r24, Y+3	; 0x03
    3502:	81 fd       	sbrc	r24, 1
    3504:	09 c0       	rjmp	.+18     	; 0x3518 <fputc+0x26>
    3506:	1f ef       	ldi	r17, 0xFF	; 255
    3508:	0f ef       	ldi	r16, 0xFF	; 255
    350a:	81 2f       	mov	r24, r17
    350c:	90 2f       	mov	r25, r16
    350e:	df 91       	pop	r29
    3510:	cf 91       	pop	r28
    3512:	1f 91       	pop	r17
    3514:	0f 91       	pop	r16
    3516:	08 95       	ret
    3518:	82 ff       	sbrs	r24, 2
    351a:	14 c0       	rjmp	.+40     	; 0x3544 <fputc+0x52>
    351c:	2e 81       	ldd	r18, Y+6	; 0x06
    351e:	3f 81       	ldd	r19, Y+7	; 0x07
    3520:	8c 81       	ldd	r24, Y+4	; 0x04
    3522:	9d 81       	ldd	r25, Y+5	; 0x05
    3524:	28 17       	cp	r18, r24
    3526:	39 07       	cpc	r19, r25
    3528:	3c f4       	brge	.+14     	; 0x3538 <fputc+0x46>
    352a:	e8 81       	ld	r30, Y
    352c:	f9 81       	ldd	r31, Y+1	; 0x01
    352e:	cf 01       	movw	r24, r30
    3530:	01 96       	adiw	r24, 0x01	; 1
    3532:	88 83       	st	Y, r24
    3534:	99 83       	std	Y+1, r25	; 0x01
    3536:	10 83       	st	Z, r17
    3538:	8e 81       	ldd	r24, Y+6	; 0x06
    353a:	9f 81       	ldd	r25, Y+7	; 0x07
    353c:	01 96       	adiw	r24, 0x01	; 1
    353e:	8e 83       	std	Y+6, r24	; 0x06
    3540:	9f 83       	std	Y+7, r25	; 0x07
    3542:	e3 cf       	rjmp	.-58     	; 0x350a <fputc+0x18>
    3544:	e8 85       	ldd	r30, Y+8	; 0x08
    3546:	f9 85       	ldd	r31, Y+9	; 0x09
    3548:	81 2f       	mov	r24, r17
    354a:	09 95       	icall
    354c:	89 2b       	or	r24, r25
    354e:	a1 f3       	breq	.-24     	; 0x3538 <fputc+0x46>
    3550:	da cf       	rjmp	.-76     	; 0x3506 <fputc+0x14>

00003552 <__ultoa_invert>:
    3552:	fa 01       	movw	r30, r20
    3554:	aa 27       	eor	r26, r26
    3556:	28 30       	cpi	r18, 0x08	; 8
    3558:	51 f1       	breq	.+84     	; 0x35ae <__ultoa_invert+0x5c>
    355a:	20 31       	cpi	r18, 0x10	; 16
    355c:	81 f1       	breq	.+96     	; 0x35be <__ultoa_invert+0x6c>
    355e:	e8 94       	clt
    3560:	6f 93       	push	r22
    3562:	6e 7f       	andi	r22, 0xFE	; 254
    3564:	6e 5f       	subi	r22, 0xFE	; 254
    3566:	7f 4f       	sbci	r23, 0xFF	; 255
    3568:	8f 4f       	sbci	r24, 0xFF	; 255
    356a:	9f 4f       	sbci	r25, 0xFF	; 255
    356c:	af 4f       	sbci	r26, 0xFF	; 255
    356e:	b1 e0       	ldi	r27, 0x01	; 1
    3570:	3e d0       	rcall	.+124    	; 0x35ee <__ultoa_invert+0x9c>
    3572:	b4 e0       	ldi	r27, 0x04	; 4
    3574:	3c d0       	rcall	.+120    	; 0x35ee <__ultoa_invert+0x9c>
    3576:	67 0f       	add	r22, r23
    3578:	78 1f       	adc	r23, r24
    357a:	89 1f       	adc	r24, r25
    357c:	9a 1f       	adc	r25, r26
    357e:	a1 1d       	adc	r26, r1
    3580:	68 0f       	add	r22, r24
    3582:	79 1f       	adc	r23, r25
    3584:	8a 1f       	adc	r24, r26
    3586:	91 1d       	adc	r25, r1
    3588:	a1 1d       	adc	r26, r1
    358a:	6a 0f       	add	r22, r26
    358c:	71 1d       	adc	r23, r1
    358e:	81 1d       	adc	r24, r1
    3590:	91 1d       	adc	r25, r1
    3592:	a1 1d       	adc	r26, r1
    3594:	20 d0       	rcall	.+64     	; 0x35d6 <__ultoa_invert+0x84>
    3596:	09 f4       	brne	.+2      	; 0x359a <__ultoa_invert+0x48>
    3598:	68 94       	set
    359a:	3f 91       	pop	r19
    359c:	2a e0       	ldi	r18, 0x0A	; 10
    359e:	26 9f       	mul	r18, r22
    35a0:	11 24       	eor	r1, r1
    35a2:	30 19       	sub	r19, r0
    35a4:	30 5d       	subi	r19, 0xD0	; 208
    35a6:	31 93       	st	Z+, r19
    35a8:	de f6       	brtc	.-74     	; 0x3560 <__ultoa_invert+0xe>
    35aa:	cf 01       	movw	r24, r30
    35ac:	08 95       	ret
    35ae:	46 2f       	mov	r20, r22
    35b0:	47 70       	andi	r20, 0x07	; 7
    35b2:	40 5d       	subi	r20, 0xD0	; 208
    35b4:	41 93       	st	Z+, r20
    35b6:	b3 e0       	ldi	r27, 0x03	; 3
    35b8:	0f d0       	rcall	.+30     	; 0x35d8 <__ultoa_invert+0x86>
    35ba:	c9 f7       	brne	.-14     	; 0x35ae <__ultoa_invert+0x5c>
    35bc:	f6 cf       	rjmp	.-20     	; 0x35aa <__ultoa_invert+0x58>
    35be:	46 2f       	mov	r20, r22
    35c0:	4f 70       	andi	r20, 0x0F	; 15
    35c2:	40 5d       	subi	r20, 0xD0	; 208
    35c4:	4a 33       	cpi	r20, 0x3A	; 58
    35c6:	18 f0       	brcs	.+6      	; 0x35ce <__ultoa_invert+0x7c>
    35c8:	49 5d       	subi	r20, 0xD9	; 217
    35ca:	31 fd       	sbrc	r19, 1
    35cc:	40 52       	subi	r20, 0x20	; 32
    35ce:	41 93       	st	Z+, r20
    35d0:	02 d0       	rcall	.+4      	; 0x35d6 <__ultoa_invert+0x84>
    35d2:	a9 f7       	brne	.-22     	; 0x35be <__ultoa_invert+0x6c>
    35d4:	ea cf       	rjmp	.-44     	; 0x35aa <__ultoa_invert+0x58>
    35d6:	b4 e0       	ldi	r27, 0x04	; 4
    35d8:	a6 95       	lsr	r26
    35da:	97 95       	ror	r25
    35dc:	87 95       	ror	r24
    35de:	77 95       	ror	r23
    35e0:	67 95       	ror	r22
    35e2:	ba 95       	dec	r27
    35e4:	c9 f7       	brne	.-14     	; 0x35d8 <__ultoa_invert+0x86>
    35e6:	00 97       	sbiw	r24, 0x00	; 0
    35e8:	61 05       	cpc	r22, r1
    35ea:	71 05       	cpc	r23, r1
    35ec:	08 95       	ret
    35ee:	9b 01       	movw	r18, r22
    35f0:	ac 01       	movw	r20, r24
    35f2:	0a 2e       	mov	r0, r26
    35f4:	06 94       	lsr	r0
    35f6:	57 95       	ror	r21
    35f8:	47 95       	ror	r20
    35fa:	37 95       	ror	r19
    35fc:	27 95       	ror	r18
    35fe:	ba 95       	dec	r27
    3600:	c9 f7       	brne	.-14     	; 0x35f4 <__ultoa_invert+0xa2>
    3602:	62 0f       	add	r22, r18
    3604:	73 1f       	adc	r23, r19
    3606:	84 1f       	adc	r24, r20
    3608:	95 1f       	adc	r25, r21
    360a:	a0 1d       	adc	r26, r0
    360c:	08 95       	ret

0000360e <__do_global_dtors>:
    360e:	10 e0       	ldi	r17, 0x00	; 0
    3610:	c6 e7       	ldi	r28, 0x76	; 118
    3612:	d0 e0       	ldi	r29, 0x00	; 0
    3614:	04 c0       	rjmp	.+8      	; 0x361e <__do_global_dtors+0x10>
    3616:	fe 01       	movw	r30, r28
    3618:	0e 94 f4 16 	call	0x2de8	; 0x2de8 <__tablejump2__>
    361c:	21 96       	adiw	r28, 0x01	; 1
    361e:	c8 37       	cpi	r28, 0x78	; 120
    3620:	d1 07       	cpc	r29, r17
    3622:	c9 f7       	brne	.-14     	; 0x3616 <__do_global_dtors+0x8>
    3624:	f8 94       	cli

00003626 <__stop_program>:
    3626:	ff cf       	rjmp	.-2      	; 0x3626 <__stop_program>
