{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1430791356686 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MiniProject_DE270_Top EP2C70F896C6 " "Selected device EP2C70F896C6 for design \"MiniProject_DE270_Top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1430791356816 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1430791356846 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1430791356846 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "VIDEO_PLL:VIDEO_PLL_inst\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"VIDEO_PLL:VIDEO_PLL_inst\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VIDEO_PLL:VIDEO_PLL_inst\|altpll:altpll_component\|_clk0 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for VIDEO_PLL:VIDEO_PLL_inst\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 1348 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1430791356906 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VIDEO_PLL:VIDEO_PLL_inst\|altpll:altpll_component\|_clk1 1 2 180 20000 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 180 degrees (20000 ps) for VIDEO_PLL:VIDEO_PLL_inst\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 1349 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1430791356906 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VIDEO_PLL:VIDEO_PLL_inst\|altpll:altpll_component\|_clk2 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for VIDEO_PLL:VIDEO_PLL_inst\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } } { "" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 1350 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1430791356906 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 1348 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1430791356906 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1430791357146 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1430791357156 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1430791358276 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Pin ~ASDO~ is reserved at location G7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 19698 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1430791358306 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Pin ~nCSO~ is reserved at location K9" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 19699 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1430791358306 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1430791358306 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1430791358376 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MiniProject_DE270_Top.sdc " "Synopsys Design Constraints File file not found: 'MiniProject_DE270_Top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1430791359726 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1430791359736 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1430791359786 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1430791359796 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1430791359926 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1430791359926 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1430791359936 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1430791359936 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1430791359936 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 VIDEO_PLL_inst\|altpll_component\|pll\|clk\[0\] " "  40.000 VIDEO_PLL_inst\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1430791359936 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 VIDEO_PLL_inst\|altpll_component\|pll\|clk\[1\] " "  40.000 VIDEO_PLL_inst\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1430791359936 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 VIDEO_PLL_inst\|altpll_component\|pll\|clk\[2\] " " 100.000 VIDEO_PLL_inst\|altpll_component\|pll\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1430791359936 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1430791359936 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN AD15 (CLK13, LVDSCLK6p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN AD15 (CLK13, LVDSCLK6p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1430791360906 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC_CLKA " "Destination node ADC_CLKA" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADC_CLKA } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLKA" } } } } { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 58 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_CLKA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 253 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430791360906 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC_CLKB " "Destination node ADC_CLKB" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ADC_CLKB } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLKB" } } } } { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 59 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_CLKB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 254 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430791360906 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC_WRTB " "Destination node DAC_WRTB" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DAC_WRTB } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_WRTB" } } } } { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 79 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC_WRTB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430791360906 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC_WRTA " "Destination node DAC_WRTA" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DAC_WRTA } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_WRTA" } } } } { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 76 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC_WRTA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430791360906 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC_CLKB " "Destination node DAC_CLKB" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DAC_CLKB } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_CLKB" } } } } { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 73 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC_CLKB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430791360906 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC_CLKA " "Destination node DAC_CLKA" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DAC_CLKA } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_CLKA" } } } } { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 72 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC_CLKA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430791360906 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1430791360906 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1430791360906 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VIDEO_PLL:VIDEO_PLL_inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_4) " "Automatically promoted node VIDEO_PLL:VIDEO_PLL_inst\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1430791360906 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VIDEO_PLL:VIDEO_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 1348 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1430791360906 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VIDEO_PLL:VIDEO_PLL_inst\|altpll:altpll_component\|_clk1 (placed in counter C2 of PLL_4) " "Automatically promoted node VIDEO_PLL:VIDEO_PLL_inst\|altpll:altpll_component\|_clk1 (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1430791360906 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VIDEO_PLL:VIDEO_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 1348 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1430791360906 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VIDEO_PLL:VIDEO_PLL_inst\|altpll:altpll_component\|_clk2 (placed in counter C1 of PLL_4) " "Automatically promoted node VIDEO_PLL:VIDEO_PLL_inst\|altpll:altpll_component\|_clk2 (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1430791360906 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VIDEO_PLL:VIDEO_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 1348 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1430791360906 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|decode_6oa:decode2\|w_anode840w\[3\]~0  " "Automatically promoted node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|decode_6oa:decode2\|w_anode840w\[3\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1430791360906 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a48 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a48" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 1783 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a48 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 389 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430791360906 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a49 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a49" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 1819 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a49 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 391 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430791360906 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a50 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a50" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 1855 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 393 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430791360906 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a51 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a51" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 1891 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a51 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 395 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430791360906 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a52 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a52" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 1927 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a52 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 397 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430791360906 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a53 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a53" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 1963 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a53 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 399 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430791360906 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a54 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a54" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 1999 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a54 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 401 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430791360906 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a55 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a55" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 2035 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a55 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 403 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430791360906 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a56 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a56" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 2071 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a56 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 405 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430791360906 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a57 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a57" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 2107 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a57 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 407 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430791360906 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1430791360906 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1430791360906 ""}  } { { "db/decode_6oa.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/decode_6oa.tdf" 37 13 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|decode_6oa:decode2|w_anode840w[3]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 9788 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1430791360906 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|decode_6oa:decode_a\|w_anode793w\[3\]  " "Automatically promoted node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|decode_6oa:decode_a\|w_anode793w\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1430791360906 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a0 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 55 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430791360906 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a1 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 91 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 295 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430791360906 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a2 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 127 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 297 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430791360906 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a3 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 163 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 299 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430791360906 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a4 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 199 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 301 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430791360906 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a5 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 235 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 303 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430791360906 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a6 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 271 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 305 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430791360906 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a7 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 307 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 307 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430791360906 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a8 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 343 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 309 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430791360906 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a9 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a9" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 379 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 311 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430791360906 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1430791360906 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1430791360906 ""}  } { { "db/decode_6oa.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/decode_6oa.tdf" 33 13 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|decode_6oa:decode_a|w_anode793w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 280 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1430791360906 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|decode_6oa:decode_a\|w_anode810w\[2\]~0  " "Automatically promoted node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|decode_6oa:decode_a\|w_anode810w\[2\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1430791360916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a24 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a24" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 919 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a24 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 341 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430791360916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a25 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a25" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 955 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 343 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430791360916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a26 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 991 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 345 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430791360916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a27 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a27" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 1027 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 347 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430791360916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a28 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a28" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 1063 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a28 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 349 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430791360916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a29 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a29" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 1099 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a29 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 351 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430791360916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a30 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 1135 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a30 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 353 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430791360916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a31 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 1171 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a31 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 355 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430791360916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a32 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a32" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 1207 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a32 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 357 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430791360916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a33 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a33" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 1243 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a33 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 359 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430791360916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1430791360916 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1430791360916 ""}  } { { "db/decode_6oa.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/decode_6oa.tdf" 34 13 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|decode_6oa:decode_a|w_anode810w[2]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 11400 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1430791360916 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|decode_6oa:decode_a\|w_anode810w\[2\]~1  " "Automatically promoted node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|decode_6oa:decode_a\|w_anode810w\[2\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1430791360916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a12 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a12" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 487 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 317 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430791360916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a13 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a13" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 523 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 319 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430791360916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a14 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a14" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 559 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 321 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430791360916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a15 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a15" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 595 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 323 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430791360916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a16 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a16" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 631 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 325 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430791360916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a17 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a17" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 667 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 327 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430791360916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a18 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a18" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 703 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 329 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430791360916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a19 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a19" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 739 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 331 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430791360916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a20 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a20" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 775 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 333 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430791360916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a21 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a21" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 811 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 335 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430791360916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1430791360916 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1430791360916 ""}  } { { "db/decode_6oa.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/decode_6oa.tdf" 34 13 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|decode_6oa:decode_a|w_anode810w[2]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 11402 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1430791360916 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|decode_6oa:decode_a\|w_anode810w\[2\]~2  " "Automatically promoted node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|decode_6oa:decode_a\|w_anode810w\[2\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1430791360916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a36 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a36" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 1351 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a36 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 365 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430791360916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a37 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a37" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 1387 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a37 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 367 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430791360916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a38 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a38" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 1423 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a38 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 369 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430791360916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a39 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a39" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 1459 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a39 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 371 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430791360916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a40 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a40" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 1495 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a40 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 373 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430791360916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a41 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a41" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 1531 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a41 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 375 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430791360916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a42 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a42" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 1567 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a42 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 377 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430791360916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a43 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a43" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 1603 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a43 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 379 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430791360916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a44 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a44" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 1639 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a44 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 381 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430791360916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a45 " "Destination node VGA_LCD_Driver:VGA_LCD_Driver_inst\|screen_buffer:SB\|altsyncram:altsyncram_component\|altsyncram_o062:auto_generated\|ram_block1a45" {  } { { "db/altsyncram_o062.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/altsyncram_o062.tdf" 1675 2 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|ram_block1a45 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 383 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1430791360916 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1430791360916 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1430791360916 ""}  } { { "db/decode_6oa.tdf" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/db/decode_6oa.tdf" 34 13 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_LCD_Driver:VGA_LCD_Driver_inst|screen_buffer:SB|altsyncram:altsyncram_component|altsyncram_o062:auto_generated|decode_6oa:decode_a|w_anode810w[2]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 0 { 0 ""} 0 11404 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1430791360916 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1430791362196 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1430791362226 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1430791362226 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1430791362246 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1430791362266 ""}
{ "Info" "IFSAC_FSAC_OPTIMIZE_IOC_REGISTER_PLACEMENT_FOR_TIMING_EXTRA_EFFORT" "" "The fitter is attempting to aggressively pack all registers connected to the input, output, or output enable pins into I/Os." {  } {  } 0 176221 "The fitter is attempting to aggressively pack all registers connected to the input, output, or output enable pins into I/Os." 0 0 "Fitter" 0 -1 1430791362266 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1430791362286 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1430791362286 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1430791362306 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1430791363266 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "79 I/O " "Packed 79 registers into blocks of type I/O" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1430791363286 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1430791363286 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1430791364336 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1430791364556 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "VIDEO_PLL:VIDEO_PLL_inst\|altpll:altpll_component\|pll clk\[1\] VGA_CLK " "PLL \"VIDEO_PLL:VIDEO_PLL_inst\|altpll:altpll_component\|pll\" output port clk\[1\] feeds output pin \"VGA_CLK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "../components/VGA_LCD_Driver/ip/VIDEO_PLL/VIDEO_PLL.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/components/VGA_LCD_Driver/ip/VIDEO_PLL/VIDEO_PLL.v" 98 0 0 } } { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 251 0 0 } } { "hdl/MiniProject_DE270_Top.v" "" { Text "Z:/VMW764/ELEC5563M/MiniProject/quartusii/hdl/MiniProject_DE270_Top.v" 46 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1430791364726 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1430791364876 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1430791369796 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1430791370036 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1430791370256 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:10 " "Fitter placement preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1430791379476 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1430791379496 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1430791429773 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:50 " "Fitter placement operations ending: elapsed time is 00:00:50" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1430791429783 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1430791431823 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1430791434413 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1430791434643 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "32 X36_Y13 X47_Y25 " "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X36_Y13 to location X47_Y25" {  } { { "loc" "" { Generic "Z:/VMW764/ELEC5563M/MiniProject/quartusii/" { { 1 { 0 "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X36_Y13 to location X47_Y25"} { { 11 { 0 "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X36_Y13 to location X47_Y25"} 36 13 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1430791459302 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1430791459302 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:04 " "Fitter routing operations ending: elapsed time is 00:01:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1430791498160 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "33.95 " "Total time spent on timing analysis during the Fitter is 33.95 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1430791498600 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1430791498640 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "142 " "Found 142 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR_17 0 " "Pin \"LEDR_17\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[16\] 0 " "Pin \"LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[8\] 0 " "Pin \"LEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[0\] 0 " "Pin \"HEX0_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[1\] 0 " "Pin \"HEX0_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[2\] 0 " "Pin \"HEX0_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[3\] 0 " "Pin \"HEX0_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[4\] 0 " "Pin \"HEX0_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[5\] 0 " "Pin \"HEX0_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[6\] 0 " "Pin \"HEX0_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[0\] 0 " "Pin \"HEX1_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[1\] 0 " "Pin \"HEX1_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[2\] 0 " "Pin \"HEX1_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[3\] 0 " "Pin \"HEX1_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[4\] 0 " "Pin \"HEX1_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[5\] 0 " "Pin \"HEX1_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[6\] 0 " "Pin \"HEX1_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[0\] 0 " "Pin \"HEX2_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[1\] 0 " "Pin \"HEX2_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[2\] 0 " "Pin \"HEX2_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[3\] 0 " "Pin \"HEX2_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[4\] 0 " "Pin \"HEX2_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[5\] 0 " "Pin \"HEX2_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[6\] 0 " "Pin \"HEX2_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[0\] 0 " "Pin \"HEX3_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[1\] 0 " "Pin \"HEX3_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[2\] 0 " "Pin \"HEX3_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[3\] 0 " "Pin \"HEX3_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[4\] 0 " "Pin \"HEX3_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[5\] 0 " "Pin \"HEX3_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[6\] 0 " "Pin \"HEX3_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[0\] 0 " "Pin \"HEX4_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[1\] 0 " "Pin \"HEX4_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[2\] 0 " "Pin \"HEX4_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[3\] 0 " "Pin \"HEX4_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[4\] 0 " "Pin \"HEX4_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[5\] 0 " "Pin \"HEX4_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[6\] 0 " "Pin \"HEX4_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[0\] 0 " "Pin \"HEX5_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[1\] 0 " "Pin \"HEX5_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[2\] 0 " "Pin \"HEX5_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[3\] 0 " "Pin \"HEX5_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[4\] 0 " "Pin \"HEX5_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[5\] 0 " "Pin \"HEX5_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[6\] 0 " "Pin \"HEX5_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_CLK 0 " "Pin \"VGA_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLANK 0 " "Pin \"VGA_BLANK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_SYNC 0 " "Pin \"VGA_SYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[4\] 0 " "Pin \"VGA_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[5\] 0 " "Pin \"VGA_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[6\] 0 " "Pin \"VGA_R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[7\] 0 " "Pin \"VGA_R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[8\] 0 " "Pin \"VGA_R\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[9\] 0 " "Pin \"VGA_R\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[4\] 0 " "Pin \"VGA_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[5\] 0 " "Pin \"VGA_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[6\] 0 " "Pin \"VGA_G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[7\] 0 " "Pin \"VGA_G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[8\] 0 " "Pin \"VGA_G\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[9\] 0 " "Pin \"VGA_G\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[4\] 0 " "Pin \"VGA_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[5\] 0 " "Pin \"VGA_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[6\] 0 " "Pin \"VGA_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[7\] 0 " "Pin \"VGA_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[8\] 0 " "Pin \"VGA_B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[9\] 0 " "Pin \"VGA_B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADC_CLKA 0 " "Pin \"ADC_CLKA\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADC_CLKB 0 " "Pin \"ADC_CLKB\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADC_OEA 0 " "Pin \"ADC_OEA\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADC_OEB 0 " "Pin \"ADC_OEB\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADC_PWDN_AB 0 " "Pin \"ADC_PWDN_AB\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_CLKA 0 " "Pin \"DAC_CLKA\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_CLKB 0 " "Pin \"DAC_CLKB\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_DA\[0\] 0 " "Pin \"DAC_DA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_DA\[1\] 0 " "Pin \"DAC_DA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_DA\[2\] 0 " "Pin \"DAC_DA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_DA\[3\] 0 " "Pin \"DAC_DA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_DA\[4\] 0 " "Pin \"DAC_DA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_DA\[5\] 0 " "Pin \"DAC_DA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_DA\[6\] 0 " "Pin \"DAC_DA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_DA\[7\] 0 " "Pin \"DAC_DA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_DA\[8\] 0 " "Pin \"DAC_DA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_DA\[9\] 0 " "Pin \"DAC_DA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_DA\[10\] 0 " "Pin \"DAC_DA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_DA\[11\] 0 " "Pin \"DAC_DA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_DA\[12\] 0 " "Pin \"DAC_DA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_DA\[13\] 0 " "Pin \"DAC_DA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_WRTA 0 " "Pin \"DAC_WRTA\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_DB\[0\] 0 " "Pin \"DAC_DB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_DB\[1\] 0 " "Pin \"DAC_DB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_DB\[2\] 0 " "Pin \"DAC_DB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_DB\[3\] 0 " "Pin \"DAC_DB\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_DB\[4\] 0 " "Pin \"DAC_DB\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_DB\[5\] 0 " "Pin \"DAC_DB\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_DB\[6\] 0 " "Pin \"DAC_DB\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_DB\[7\] 0 " "Pin \"DAC_DB\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_DB\[8\] 0 " "Pin \"DAC_DB\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_DB\[9\] 0 " "Pin \"DAC_DB\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_DB\[10\] 0 " "Pin \"DAC_DB\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_DB\[11\] 0 " "Pin \"DAC_DB\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_DB\[12\] 0 " "Pin \"DAC_DB\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1430791498860 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DAC_DB\[13\] 0 " "Pin \"DAC_DB\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specif