
MOTION_ANALYSIS_F401CCU6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009c50  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0001410c  08009df0  08009df0  0000adf0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801defc  0801defc  0001f1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801defc  0801defc  0001eefc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801df04  0801df04  0001f1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801df04  0801df04  0001ef04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801df08  0801df08  0001ef08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0801df0c  0001f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001f10  200001d4  0801e0e0  0001f1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200020e4  0801e0e0  000200e4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001f1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cccf  00000000  00000000  0001f204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001fce  00000000  00000000  0002bed3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ae0  00000000  00000000  0002dea8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007af  00000000  00000000  0002e988  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017124  00000000  00000000  0002f137  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e09d  00000000  00000000  0004625b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c18b  00000000  00000000  000542f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000b1  00000000  00000000  000e0483  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000411c  00000000  00000000  000e0534  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  000e4650  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    0000322a  00000000  00000000  000e46a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00000140  00000000  00000000  000e78d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d4 	.word	0x200001d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009dd8 	.word	0x08009dd8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	08009dd8 	.word	0x08009dd8

080001e0 <arm_bitreversal_32>:
 80001e0:	1c4b      	adds	r3, r1, #1
 80001e2:	2b01      	cmp	r3, #1
 80001e4:	bf98      	it	ls
 80001e6:	4770      	bxls	lr
 80001e8:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 80001ec:	1c91      	adds	r1, r2, #2
 80001ee:	089b      	lsrs	r3, r3, #2

080001f0 <arm_bitreversal_32_0>:
 80001f0:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 80001f4:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 80001f8:	880a      	ldrh	r2, [r1, #0]
 80001fa:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 80001fe:	4480      	add	r8, r0
 8000200:	4481      	add	r9, r0
 8000202:	4402      	add	r2, r0
 8000204:	4484      	add	ip, r0
 8000206:	f8d9 7000 	ldr.w	r7, [r9]
 800020a:	f8d8 6000 	ldr.w	r6, [r8]
 800020e:	6815      	ldr	r5, [r2, #0]
 8000210:	f8dc 4000 	ldr.w	r4, [ip]
 8000214:	f8c9 6000 	str.w	r6, [r9]
 8000218:	f8c8 7000 	str.w	r7, [r8]
 800021c:	f8cc 5000 	str.w	r5, [ip]
 8000220:	6014      	str	r4, [r2, #0]
 8000222:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8000226:	f8d8 6004 	ldr.w	r6, [r8, #4]
 800022a:	6855      	ldr	r5, [r2, #4]
 800022c:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8000230:	f8c9 6004 	str.w	r6, [r9, #4]
 8000234:	f8c8 7004 	str.w	r7, [r8, #4]
 8000238:	f8cc 5004 	str.w	r5, [ip, #4]
 800023c:	6054      	str	r4, [r2, #4]
 800023e:	3108      	adds	r1, #8
 8000240:	3b01      	subs	r3, #1
 8000242:	d1d5      	bne.n	80001f0 <arm_bitreversal_32_0>
 8000244:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8000248:	4770      	bx	lr

0800024a <arm_bitreversal_16>:
 800024a:	1c4b      	adds	r3, r1, #1
 800024c:	2b01      	cmp	r3, #1
 800024e:	bf98      	it	ls
 8000250:	4770      	bxls	lr
 8000252:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8000256:	1c91      	adds	r1, r2, #2
 8000258:	089b      	lsrs	r3, r3, #2

0800025a <arm_bitreversal_16_0>:
 800025a:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 800025e:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000262:	880a      	ldrh	r2, [r1, #0]
 8000264:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 8000268:	eb00 0858 	add.w	r8, r0, r8, lsr #1
 800026c:	eb00 0959 	add.w	r9, r0, r9, lsr #1
 8000270:	eb00 0252 	add.w	r2, r0, r2, lsr #1
 8000274:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
 8000278:	f8d9 7000 	ldr.w	r7, [r9]
 800027c:	f8d8 6000 	ldr.w	r6, [r8]
 8000280:	6815      	ldr	r5, [r2, #0]
 8000282:	f8dc 4000 	ldr.w	r4, [ip]
 8000286:	f8c9 6000 	str.w	r6, [r9]
 800028a:	f8c8 7000 	str.w	r7, [r8]
 800028e:	f8cc 5000 	str.w	r5, [ip]
 8000292:	6014      	str	r4, [r2, #0]
 8000294:	3108      	adds	r1, #8
 8000296:	3b01      	subs	r3, #1
 8000298:	d1df      	bne.n	800025a <arm_bitreversal_16_0>
 800029a:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 800029e:	4770      	bx	lr

080002a0 <memchr>:
 80002a0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002a4:	2a10      	cmp	r2, #16
 80002a6:	db2b      	blt.n	8000300 <memchr+0x60>
 80002a8:	f010 0f07 	tst.w	r0, #7
 80002ac:	d008      	beq.n	80002c0 <memchr+0x20>
 80002ae:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b2:	3a01      	subs	r2, #1
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d02d      	beq.n	8000314 <memchr+0x74>
 80002b8:	f010 0f07 	tst.w	r0, #7
 80002bc:	b342      	cbz	r2, 8000310 <memchr+0x70>
 80002be:	d1f6      	bne.n	80002ae <memchr+0xe>
 80002c0:	b4f0      	push	{r4, r5, r6, r7}
 80002c2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002c6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002ca:	f022 0407 	bic.w	r4, r2, #7
 80002ce:	f07f 0700 	mvns.w	r7, #0
 80002d2:	2300      	movs	r3, #0
 80002d4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002d8:	3c08      	subs	r4, #8
 80002da:	ea85 0501 	eor.w	r5, r5, r1
 80002de:	ea86 0601 	eor.w	r6, r6, r1
 80002e2:	fa85 f547 	uadd8	r5, r5, r7
 80002e6:	faa3 f587 	sel	r5, r3, r7
 80002ea:	fa86 f647 	uadd8	r6, r6, r7
 80002ee:	faa5 f687 	sel	r6, r5, r7
 80002f2:	b98e      	cbnz	r6, 8000318 <memchr+0x78>
 80002f4:	d1ee      	bne.n	80002d4 <memchr+0x34>
 80002f6:	bcf0      	pop	{r4, r5, r6, r7}
 80002f8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002fc:	f002 0207 	and.w	r2, r2, #7
 8000300:	b132      	cbz	r2, 8000310 <memchr+0x70>
 8000302:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000306:	3a01      	subs	r2, #1
 8000308:	ea83 0301 	eor.w	r3, r3, r1
 800030c:	b113      	cbz	r3, 8000314 <memchr+0x74>
 800030e:	d1f8      	bne.n	8000302 <memchr+0x62>
 8000310:	2000      	movs	r0, #0
 8000312:	4770      	bx	lr
 8000314:	3801      	subs	r0, #1
 8000316:	4770      	bx	lr
 8000318:	2d00      	cmp	r5, #0
 800031a:	bf06      	itte	eq
 800031c:	4635      	moveq	r5, r6
 800031e:	3803      	subeq	r0, #3
 8000320:	3807      	subne	r0, #7
 8000322:	f015 0f01 	tst.w	r5, #1
 8000326:	d107      	bne.n	8000338 <memchr+0x98>
 8000328:	3001      	adds	r0, #1
 800032a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800032e:	bf02      	ittt	eq
 8000330:	3001      	addeq	r0, #1
 8000332:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000336:	3001      	addeq	r0, #1
 8000338:	bcf0      	pop	{r4, r5, r6, r7}
 800033a:	3801      	subs	r0, #1
 800033c:	4770      	bx	lr
 800033e:	bf00      	nop

08000340 <strlen>:
 8000340:	4603      	mov	r3, r0
 8000342:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000346:	2a00      	cmp	r2, #0
 8000348:	d1fb      	bne.n	8000342 <strlen+0x2>
 800034a:	1a18      	subs	r0, r3, r0
 800034c:	3801      	subs	r0, #1
 800034e:	4770      	bx	lr

08000350 <__aeabi_drsub>:
 8000350:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000354:	e002      	b.n	800035c <__adddf3>
 8000356:	bf00      	nop

08000358 <__aeabi_dsub>:
 8000358:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800035c <__adddf3>:
 800035c:	b530      	push	{r4, r5, lr}
 800035e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000362:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	bf1f      	itttt	ne
 8000372:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000376:	ea55 0c02 	orrsne.w	ip, r5, r2
 800037a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800037e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000382:	f000 80e2 	beq.w	800054a <__adddf3+0x1ee>
 8000386:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800038a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800038e:	bfb8      	it	lt
 8000390:	426d      	neglt	r5, r5
 8000392:	dd0c      	ble.n	80003ae <__adddf3+0x52>
 8000394:	442c      	add	r4, r5
 8000396:	ea80 0202 	eor.w	r2, r0, r2
 800039a:	ea81 0303 	eor.w	r3, r1, r3
 800039e:	ea82 0000 	eor.w	r0, r2, r0
 80003a2:	ea83 0101 	eor.w	r1, r3, r1
 80003a6:	ea80 0202 	eor.w	r2, r0, r2
 80003aa:	ea81 0303 	eor.w	r3, r1, r3
 80003ae:	2d36      	cmp	r5, #54	@ 0x36
 80003b0:	bf88      	it	hi
 80003b2:	bd30      	pophi	{r4, r5, pc}
 80003b4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80003b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003bc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80003c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80003c4:	d002      	beq.n	80003cc <__adddf3+0x70>
 80003c6:	4240      	negs	r0, r0
 80003c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003cc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80003d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80003d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80003d8:	d002      	beq.n	80003e0 <__adddf3+0x84>
 80003da:	4252      	negs	r2, r2
 80003dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003e0:	ea94 0f05 	teq	r4, r5
 80003e4:	f000 80a7 	beq.w	8000536 <__adddf3+0x1da>
 80003e8:	f1a4 0401 	sub.w	r4, r4, #1
 80003ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80003f0:	db0d      	blt.n	800040e <__adddf3+0xb2>
 80003f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80003f6:	fa22 f205 	lsr.w	r2, r2, r5
 80003fa:	1880      	adds	r0, r0, r2
 80003fc:	f141 0100 	adc.w	r1, r1, #0
 8000400:	fa03 f20e 	lsl.w	r2, r3, lr
 8000404:	1880      	adds	r0, r0, r2
 8000406:	fa43 f305 	asr.w	r3, r3, r5
 800040a:	4159      	adcs	r1, r3
 800040c:	e00e      	b.n	800042c <__adddf3+0xd0>
 800040e:	f1a5 0520 	sub.w	r5, r5, #32
 8000412:	f10e 0e20 	add.w	lr, lr, #32
 8000416:	2a01      	cmp	r2, #1
 8000418:	fa03 fc0e 	lsl.w	ip, r3, lr
 800041c:	bf28      	it	cs
 800041e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000422:	fa43 f305 	asr.w	r3, r3, r5
 8000426:	18c0      	adds	r0, r0, r3
 8000428:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800042c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000430:	d507      	bpl.n	8000442 <__adddf3+0xe6>
 8000432:	f04f 0e00 	mov.w	lr, #0
 8000436:	f1dc 0c00 	rsbs	ip, ip, #0
 800043a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800043e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000442:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000446:	d31b      	bcc.n	8000480 <__adddf3+0x124>
 8000448:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800044c:	d30c      	bcc.n	8000468 <__adddf3+0x10c>
 800044e:	0849      	lsrs	r1, r1, #1
 8000450:	ea5f 0030 	movs.w	r0, r0, rrx
 8000454:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000458:	f104 0401 	add.w	r4, r4, #1
 800045c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000460:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000464:	f080 809a 	bcs.w	800059c <__adddf3+0x240>
 8000468:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800046c:	bf08      	it	eq
 800046e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000472:	f150 0000 	adcs.w	r0, r0, #0
 8000476:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800047a:	ea41 0105 	orr.w	r1, r1, r5
 800047e:	bd30      	pop	{r4, r5, pc}
 8000480:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000484:	4140      	adcs	r0, r0
 8000486:	eb41 0101 	adc.w	r1, r1, r1
 800048a:	3c01      	subs	r4, #1
 800048c:	bf28      	it	cs
 800048e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000492:	d2e9      	bcs.n	8000468 <__adddf3+0x10c>
 8000494:	f091 0f00 	teq	r1, #0
 8000498:	bf04      	itt	eq
 800049a:	4601      	moveq	r1, r0
 800049c:	2000      	moveq	r0, #0
 800049e:	fab1 f381 	clz	r3, r1
 80004a2:	bf08      	it	eq
 80004a4:	3320      	addeq	r3, #32
 80004a6:	f1a3 030b 	sub.w	r3, r3, #11
 80004aa:	f1b3 0220 	subs.w	r2, r3, #32
 80004ae:	da0c      	bge.n	80004ca <__adddf3+0x16e>
 80004b0:	320c      	adds	r2, #12
 80004b2:	dd08      	ble.n	80004c6 <__adddf3+0x16a>
 80004b4:	f102 0c14 	add.w	ip, r2, #20
 80004b8:	f1c2 020c 	rsb	r2, r2, #12
 80004bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80004c0:	fa21 f102 	lsr.w	r1, r1, r2
 80004c4:	e00c      	b.n	80004e0 <__adddf3+0x184>
 80004c6:	f102 0214 	add.w	r2, r2, #20
 80004ca:	bfd8      	it	le
 80004cc:	f1c2 0c20 	rsble	ip, r2, #32
 80004d0:	fa01 f102 	lsl.w	r1, r1, r2
 80004d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80004d8:	bfdc      	itt	le
 80004da:	ea41 010c 	orrle.w	r1, r1, ip
 80004de:	4090      	lslle	r0, r2
 80004e0:	1ae4      	subs	r4, r4, r3
 80004e2:	bfa2      	ittt	ge
 80004e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80004e8:	4329      	orrge	r1, r5
 80004ea:	bd30      	popge	{r4, r5, pc}
 80004ec:	ea6f 0404 	mvn.w	r4, r4
 80004f0:	3c1f      	subs	r4, #31
 80004f2:	da1c      	bge.n	800052e <__adddf3+0x1d2>
 80004f4:	340c      	adds	r4, #12
 80004f6:	dc0e      	bgt.n	8000516 <__adddf3+0x1ba>
 80004f8:	f104 0414 	add.w	r4, r4, #20
 80004fc:	f1c4 0220 	rsb	r2, r4, #32
 8000500:	fa20 f004 	lsr.w	r0, r0, r4
 8000504:	fa01 f302 	lsl.w	r3, r1, r2
 8000508:	ea40 0003 	orr.w	r0, r0, r3
 800050c:	fa21 f304 	lsr.w	r3, r1, r4
 8000510:	ea45 0103 	orr.w	r1, r5, r3
 8000514:	bd30      	pop	{r4, r5, pc}
 8000516:	f1c4 040c 	rsb	r4, r4, #12
 800051a:	f1c4 0220 	rsb	r2, r4, #32
 800051e:	fa20 f002 	lsr.w	r0, r0, r2
 8000522:	fa01 f304 	lsl.w	r3, r1, r4
 8000526:	ea40 0003 	orr.w	r0, r0, r3
 800052a:	4629      	mov	r1, r5
 800052c:	bd30      	pop	{r4, r5, pc}
 800052e:	fa21 f004 	lsr.w	r0, r1, r4
 8000532:	4629      	mov	r1, r5
 8000534:	bd30      	pop	{r4, r5, pc}
 8000536:	f094 0f00 	teq	r4, #0
 800053a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800053e:	bf06      	itte	eq
 8000540:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000544:	3401      	addeq	r4, #1
 8000546:	3d01      	subne	r5, #1
 8000548:	e74e      	b.n	80003e8 <__adddf3+0x8c>
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf18      	it	ne
 8000550:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000554:	d029      	beq.n	80005aa <__adddf3+0x24e>
 8000556:	ea94 0f05 	teq	r4, r5
 800055a:	bf08      	it	eq
 800055c:	ea90 0f02 	teqeq	r0, r2
 8000560:	d005      	beq.n	800056e <__adddf3+0x212>
 8000562:	ea54 0c00 	orrs.w	ip, r4, r0
 8000566:	bf04      	itt	eq
 8000568:	4619      	moveq	r1, r3
 800056a:	4610      	moveq	r0, r2
 800056c:	bd30      	pop	{r4, r5, pc}
 800056e:	ea91 0f03 	teq	r1, r3
 8000572:	bf1e      	ittt	ne
 8000574:	2100      	movne	r1, #0
 8000576:	2000      	movne	r0, #0
 8000578:	bd30      	popne	{r4, r5, pc}
 800057a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800057e:	d105      	bne.n	800058c <__adddf3+0x230>
 8000580:	0040      	lsls	r0, r0, #1
 8000582:	4149      	adcs	r1, r1
 8000584:	bf28      	it	cs
 8000586:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800058a:	bd30      	pop	{r4, r5, pc}
 800058c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000590:	bf3c      	itt	cc
 8000592:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000596:	bd30      	popcc	{r4, r5, pc}
 8000598:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800059c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005a0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005a4:	f04f 0000 	mov.w	r0, #0
 80005a8:	bd30      	pop	{r4, r5, pc}
 80005aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ae:	bf1a      	itte	ne
 80005b0:	4619      	movne	r1, r3
 80005b2:	4610      	movne	r0, r2
 80005b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005b8:	bf1c      	itt	ne
 80005ba:	460b      	movne	r3, r1
 80005bc:	4602      	movne	r2, r0
 80005be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80005c2:	bf06      	itte	eq
 80005c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80005c8:	ea91 0f03 	teqeq	r1, r3
 80005cc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80005d0:	bd30      	pop	{r4, r5, pc}
 80005d2:	bf00      	nop

080005d4 <__aeabi_ui2d>:
 80005d4:	f090 0f00 	teq	r0, #0
 80005d8:	bf04      	itt	eq
 80005da:	2100      	moveq	r1, #0
 80005dc:	4770      	bxeq	lr
 80005de:	b530      	push	{r4, r5, lr}
 80005e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005e8:	f04f 0500 	mov.w	r5, #0
 80005ec:	f04f 0100 	mov.w	r1, #0
 80005f0:	e750      	b.n	8000494 <__adddf3+0x138>
 80005f2:	bf00      	nop

080005f4 <__aeabi_i2d>:
 80005f4:	f090 0f00 	teq	r0, #0
 80005f8:	bf04      	itt	eq
 80005fa:	2100      	moveq	r1, #0
 80005fc:	4770      	bxeq	lr
 80005fe:	b530      	push	{r4, r5, lr}
 8000600:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000604:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000608:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800060c:	bf48      	it	mi
 800060e:	4240      	negmi	r0, r0
 8000610:	f04f 0100 	mov.w	r1, #0
 8000614:	e73e      	b.n	8000494 <__adddf3+0x138>
 8000616:	bf00      	nop

08000618 <__aeabi_f2d>:
 8000618:	0042      	lsls	r2, r0, #1
 800061a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800061e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000622:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000626:	bf1f      	itttt	ne
 8000628:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800062c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000630:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000634:	4770      	bxne	lr
 8000636:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800063a:	bf08      	it	eq
 800063c:	4770      	bxeq	lr
 800063e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000642:	bf04      	itt	eq
 8000644:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000648:	4770      	bxeq	lr
 800064a:	b530      	push	{r4, r5, lr}
 800064c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000650:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000654:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000658:	e71c      	b.n	8000494 <__adddf3+0x138>
 800065a:	bf00      	nop

0800065c <__aeabi_ul2d>:
 800065c:	ea50 0201 	orrs.w	r2, r0, r1
 8000660:	bf08      	it	eq
 8000662:	4770      	bxeq	lr
 8000664:	b530      	push	{r4, r5, lr}
 8000666:	f04f 0500 	mov.w	r5, #0
 800066a:	e00a      	b.n	8000682 <__aeabi_l2d+0x16>

0800066c <__aeabi_l2d>:
 800066c:	ea50 0201 	orrs.w	r2, r0, r1
 8000670:	bf08      	it	eq
 8000672:	4770      	bxeq	lr
 8000674:	b530      	push	{r4, r5, lr}
 8000676:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800067a:	d502      	bpl.n	8000682 <__aeabi_l2d+0x16>
 800067c:	4240      	negs	r0, r0
 800067e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000682:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000686:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800068a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800068e:	f43f aed8 	beq.w	8000442 <__adddf3+0xe6>
 8000692:	f04f 0203 	mov.w	r2, #3
 8000696:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800069a:	bf18      	it	ne
 800069c:	3203      	addne	r2, #3
 800069e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006a2:	bf18      	it	ne
 80006a4:	3203      	addne	r2, #3
 80006a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006aa:	f1c2 0320 	rsb	r3, r2, #32
 80006ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80006b2:	fa20 f002 	lsr.w	r0, r0, r2
 80006b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006ba:	ea40 000e 	orr.w	r0, r0, lr
 80006be:	fa21 f102 	lsr.w	r1, r1, r2
 80006c2:	4414      	add	r4, r2
 80006c4:	e6bd      	b.n	8000442 <__adddf3+0xe6>
 80006c6:	bf00      	nop

080006c8 <__aeabi_dmul>:
 80006c8:	b570      	push	{r4, r5, r6, lr}
 80006ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80006ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80006d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80006d6:	bf1d      	ittte	ne
 80006d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80006dc:	ea94 0f0c 	teqne	r4, ip
 80006e0:	ea95 0f0c 	teqne	r5, ip
 80006e4:	f000 f8de 	bleq	80008a4 <__aeabi_dmul+0x1dc>
 80006e8:	442c      	add	r4, r5
 80006ea:	ea81 0603 	eor.w	r6, r1, r3
 80006ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80006f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80006f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80006fa:	bf18      	it	ne
 80006fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000700:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000704:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000708:	d038      	beq.n	800077c <__aeabi_dmul+0xb4>
 800070a:	fba0 ce02 	umull	ip, lr, r0, r2
 800070e:	f04f 0500 	mov.w	r5, #0
 8000712:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000716:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800071a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800071e:	f04f 0600 	mov.w	r6, #0
 8000722:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000726:	f09c 0f00 	teq	ip, #0
 800072a:	bf18      	it	ne
 800072c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000730:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000734:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000738:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800073c:	d204      	bcs.n	8000748 <__aeabi_dmul+0x80>
 800073e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000742:	416d      	adcs	r5, r5
 8000744:	eb46 0606 	adc.w	r6, r6, r6
 8000748:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800074c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000750:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000754:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000758:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800075c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000760:	bf88      	it	hi
 8000762:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000766:	d81e      	bhi.n	80007a6 <__aeabi_dmul+0xde>
 8000768:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800076c:	bf08      	it	eq
 800076e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000772:	f150 0000 	adcs.w	r0, r0, #0
 8000776:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000780:	ea46 0101 	orr.w	r1, r6, r1
 8000784:	ea40 0002 	orr.w	r0, r0, r2
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000790:	bfc2      	ittt	gt
 8000792:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000796:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800079a:	bd70      	popgt	{r4, r5, r6, pc}
 800079c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80007a0:	f04f 0e00 	mov.w	lr, #0
 80007a4:	3c01      	subs	r4, #1
 80007a6:	f300 80ab 	bgt.w	8000900 <__aeabi_dmul+0x238>
 80007aa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80007ae:	bfde      	ittt	le
 80007b0:	2000      	movle	r0, #0
 80007b2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80007b6:	bd70      	pople	{r4, r5, r6, pc}
 80007b8:	f1c4 0400 	rsb	r4, r4, #0
 80007bc:	3c20      	subs	r4, #32
 80007be:	da35      	bge.n	800082c <__aeabi_dmul+0x164>
 80007c0:	340c      	adds	r4, #12
 80007c2:	dc1b      	bgt.n	80007fc <__aeabi_dmul+0x134>
 80007c4:	f104 0414 	add.w	r4, r4, #20
 80007c8:	f1c4 0520 	rsb	r5, r4, #32
 80007cc:	fa00 f305 	lsl.w	r3, r0, r5
 80007d0:	fa20 f004 	lsr.w	r0, r0, r4
 80007d4:	fa01 f205 	lsl.w	r2, r1, r5
 80007d8:	ea40 0002 	orr.w	r0, r0, r2
 80007dc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80007e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80007e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007e8:	fa21 f604 	lsr.w	r6, r1, r4
 80007ec:	eb42 0106 	adc.w	r1, r2, r6
 80007f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007f4:	bf08      	it	eq
 80007f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007fa:	bd70      	pop	{r4, r5, r6, pc}
 80007fc:	f1c4 040c 	rsb	r4, r4, #12
 8000800:	f1c4 0520 	rsb	r5, r4, #32
 8000804:	fa00 f304 	lsl.w	r3, r0, r4
 8000808:	fa20 f005 	lsr.w	r0, r0, r5
 800080c:	fa01 f204 	lsl.w	r2, r1, r4
 8000810:	ea40 0002 	orr.w	r0, r0, r2
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800081c:	f141 0100 	adc.w	r1, r1, #0
 8000820:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000824:	bf08      	it	eq
 8000826:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800082a:	bd70      	pop	{r4, r5, r6, pc}
 800082c:	f1c4 0520 	rsb	r5, r4, #32
 8000830:	fa00 f205 	lsl.w	r2, r0, r5
 8000834:	ea4e 0e02 	orr.w	lr, lr, r2
 8000838:	fa20 f304 	lsr.w	r3, r0, r4
 800083c:	fa01 f205 	lsl.w	r2, r1, r5
 8000840:	ea43 0302 	orr.w	r3, r3, r2
 8000844:	fa21 f004 	lsr.w	r0, r1, r4
 8000848:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800084c:	fa21 f204 	lsr.w	r2, r1, r4
 8000850:	ea20 0002 	bic.w	r0, r0, r2
 8000854:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000858:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800085c:	bf08      	it	eq
 800085e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000862:	bd70      	pop	{r4, r5, r6, pc}
 8000864:	f094 0f00 	teq	r4, #0
 8000868:	d10f      	bne.n	800088a <__aeabi_dmul+0x1c2>
 800086a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800086e:	0040      	lsls	r0, r0, #1
 8000870:	eb41 0101 	adc.w	r1, r1, r1
 8000874:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000878:	bf08      	it	eq
 800087a:	3c01      	subeq	r4, #1
 800087c:	d0f7      	beq.n	800086e <__aeabi_dmul+0x1a6>
 800087e:	ea41 0106 	orr.w	r1, r1, r6
 8000882:	f095 0f00 	teq	r5, #0
 8000886:	bf18      	it	ne
 8000888:	4770      	bxne	lr
 800088a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800088e:	0052      	lsls	r2, r2, #1
 8000890:	eb43 0303 	adc.w	r3, r3, r3
 8000894:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000898:	bf08      	it	eq
 800089a:	3d01      	subeq	r5, #1
 800089c:	d0f7      	beq.n	800088e <__aeabi_dmul+0x1c6>
 800089e:	ea43 0306 	orr.w	r3, r3, r6
 80008a2:	4770      	bx	lr
 80008a4:	ea94 0f0c 	teq	r4, ip
 80008a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008ac:	bf18      	it	ne
 80008ae:	ea95 0f0c 	teqne	r5, ip
 80008b2:	d00c      	beq.n	80008ce <__aeabi_dmul+0x206>
 80008b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008b8:	bf18      	it	ne
 80008ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008be:	d1d1      	bne.n	8000864 <__aeabi_dmul+0x19c>
 80008c0:	ea81 0103 	eor.w	r1, r1, r3
 80008c4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80008c8:	f04f 0000 	mov.w	r0, #0
 80008cc:	bd70      	pop	{r4, r5, r6, pc}
 80008ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d2:	bf06      	itte	eq
 80008d4:	4610      	moveq	r0, r2
 80008d6:	4619      	moveq	r1, r3
 80008d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008dc:	d019      	beq.n	8000912 <__aeabi_dmul+0x24a>
 80008de:	ea94 0f0c 	teq	r4, ip
 80008e2:	d102      	bne.n	80008ea <__aeabi_dmul+0x222>
 80008e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80008e8:	d113      	bne.n	8000912 <__aeabi_dmul+0x24a>
 80008ea:	ea95 0f0c 	teq	r5, ip
 80008ee:	d105      	bne.n	80008fc <__aeabi_dmul+0x234>
 80008f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80008f4:	bf1c      	itt	ne
 80008f6:	4610      	movne	r0, r2
 80008f8:	4619      	movne	r1, r3
 80008fa:	d10a      	bne.n	8000912 <__aeabi_dmul+0x24a>
 80008fc:	ea81 0103 	eor.w	r1, r1, r3
 8000900:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000904:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000908:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800090c:	f04f 0000 	mov.w	r0, #0
 8000910:	bd70      	pop	{r4, r5, r6, pc}
 8000912:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000916:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800091a:	bd70      	pop	{r4, r5, r6, pc}

0800091c <__aeabi_ddiv>:
 800091c:	b570      	push	{r4, r5, r6, lr}
 800091e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000922:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000926:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800092a:	bf1d      	ittte	ne
 800092c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000930:	ea94 0f0c 	teqne	r4, ip
 8000934:	ea95 0f0c 	teqne	r5, ip
 8000938:	f000 f8a7 	bleq	8000a8a <__aeabi_ddiv+0x16e>
 800093c:	eba4 0405 	sub.w	r4, r4, r5
 8000940:	ea81 0e03 	eor.w	lr, r1, r3
 8000944:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000948:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800094c:	f000 8088 	beq.w	8000a60 <__aeabi_ddiv+0x144>
 8000950:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000954:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000958:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800095c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000960:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000964:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000968:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800096c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000970:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000974:	429d      	cmp	r5, r3
 8000976:	bf08      	it	eq
 8000978:	4296      	cmpeq	r6, r2
 800097a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800097e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000982:	d202      	bcs.n	800098a <__aeabi_ddiv+0x6e>
 8000984:	085b      	lsrs	r3, r3, #1
 8000986:	ea4f 0232 	mov.w	r2, r2, rrx
 800098a:	1ab6      	subs	r6, r6, r2
 800098c:	eb65 0503 	sbc.w	r5, r5, r3
 8000990:	085b      	lsrs	r3, r3, #1
 8000992:	ea4f 0232 	mov.w	r2, r2, rrx
 8000996:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800099a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800099e:	ebb6 0e02 	subs.w	lr, r6, r2
 80009a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009a6:	bf22      	ittt	cs
 80009a8:	1ab6      	subcs	r6, r6, r2
 80009aa:	4675      	movcs	r5, lr
 80009ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80009b0:	085b      	lsrs	r3, r3, #1
 80009b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009be:	bf22      	ittt	cs
 80009c0:	1ab6      	subcs	r6, r6, r2
 80009c2:	4675      	movcs	r5, lr
 80009c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80009c8:	085b      	lsrs	r3, r3, #1
 80009ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80009ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80009d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009d6:	bf22      	ittt	cs
 80009d8:	1ab6      	subcs	r6, r6, r2
 80009da:	4675      	movcs	r5, lr
 80009dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80009e0:	085b      	lsrs	r3, r3, #1
 80009e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009ee:	bf22      	ittt	cs
 80009f0:	1ab6      	subcs	r6, r6, r2
 80009f2:	4675      	movcs	r5, lr
 80009f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80009f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80009fc:	d018      	beq.n	8000a30 <__aeabi_ddiv+0x114>
 80009fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000a02:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000a06:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000a0a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000a0e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000a12:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000a16:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000a1a:	d1c0      	bne.n	800099e <__aeabi_ddiv+0x82>
 8000a1c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a20:	d10b      	bne.n	8000a3a <__aeabi_ddiv+0x11e>
 8000a22:	ea41 0100 	orr.w	r1, r1, r0
 8000a26:	f04f 0000 	mov.w	r0, #0
 8000a2a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000a2e:	e7b6      	b.n	800099e <__aeabi_ddiv+0x82>
 8000a30:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a34:	bf04      	itt	eq
 8000a36:	4301      	orreq	r1, r0
 8000a38:	2000      	moveq	r0, #0
 8000a3a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000a3e:	bf88      	it	hi
 8000a40:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000a44:	f63f aeaf 	bhi.w	80007a6 <__aeabi_dmul+0xde>
 8000a48:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a4c:	bf04      	itt	eq
 8000a4e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000a52:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000a56:	f150 0000 	adcs.w	r0, r0, #0
 8000a5a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000a5e:	bd70      	pop	{r4, r5, r6, pc}
 8000a60:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000a64:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a68:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a6c:	bfc2      	ittt	gt
 8000a6e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a72:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a76:	bd70      	popgt	{r4, r5, r6, pc}
 8000a78:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a7c:	f04f 0e00 	mov.w	lr, #0
 8000a80:	3c01      	subs	r4, #1
 8000a82:	e690      	b.n	80007a6 <__aeabi_dmul+0xde>
 8000a84:	ea45 0e06 	orr.w	lr, r5, r6
 8000a88:	e68d      	b.n	80007a6 <__aeabi_dmul+0xde>
 8000a8a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a8e:	ea94 0f0c 	teq	r4, ip
 8000a92:	bf08      	it	eq
 8000a94:	ea95 0f0c 	teqeq	r5, ip
 8000a98:	f43f af3b 	beq.w	8000912 <__aeabi_dmul+0x24a>
 8000a9c:	ea94 0f0c 	teq	r4, ip
 8000aa0:	d10a      	bne.n	8000ab8 <__aeabi_ddiv+0x19c>
 8000aa2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000aa6:	f47f af34 	bne.w	8000912 <__aeabi_dmul+0x24a>
 8000aaa:	ea95 0f0c 	teq	r5, ip
 8000aae:	f47f af25 	bne.w	80008fc <__aeabi_dmul+0x234>
 8000ab2:	4610      	mov	r0, r2
 8000ab4:	4619      	mov	r1, r3
 8000ab6:	e72c      	b.n	8000912 <__aeabi_dmul+0x24a>
 8000ab8:	ea95 0f0c 	teq	r5, ip
 8000abc:	d106      	bne.n	8000acc <__aeabi_ddiv+0x1b0>
 8000abe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000ac2:	f43f aefd 	beq.w	80008c0 <__aeabi_dmul+0x1f8>
 8000ac6:	4610      	mov	r0, r2
 8000ac8:	4619      	mov	r1, r3
 8000aca:	e722      	b.n	8000912 <__aeabi_dmul+0x24a>
 8000acc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000ad0:	bf18      	it	ne
 8000ad2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000ad6:	f47f aec5 	bne.w	8000864 <__aeabi_dmul+0x19c>
 8000ada:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000ade:	f47f af0d 	bne.w	80008fc <__aeabi_dmul+0x234>
 8000ae2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000ae6:	f47f aeeb 	bne.w	80008c0 <__aeabi_dmul+0x1f8>
 8000aea:	e712      	b.n	8000912 <__aeabi_dmul+0x24a>

08000aec <__gedf2>:
 8000aec:	f04f 3cff 	mov.w	ip, #4294967295
 8000af0:	e006      	b.n	8000b00 <__cmpdf2+0x4>
 8000af2:	bf00      	nop

08000af4 <__ledf2>:
 8000af4:	f04f 0c01 	mov.w	ip, #1
 8000af8:	e002      	b.n	8000b00 <__cmpdf2+0x4>
 8000afa:	bf00      	nop

08000afc <__cmpdf2>:
 8000afc:	f04f 0c01 	mov.w	ip, #1
 8000b00:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000b04:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b08:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b10:	bf18      	it	ne
 8000b12:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000b16:	d01b      	beq.n	8000b50 <__cmpdf2+0x54>
 8000b18:	b001      	add	sp, #4
 8000b1a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000b1e:	bf0c      	ite	eq
 8000b20:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000b24:	ea91 0f03 	teqne	r1, r3
 8000b28:	bf02      	ittt	eq
 8000b2a:	ea90 0f02 	teqeq	r0, r2
 8000b2e:	2000      	moveq	r0, #0
 8000b30:	4770      	bxeq	lr
 8000b32:	f110 0f00 	cmn.w	r0, #0
 8000b36:	ea91 0f03 	teq	r1, r3
 8000b3a:	bf58      	it	pl
 8000b3c:	4299      	cmppl	r1, r3
 8000b3e:	bf08      	it	eq
 8000b40:	4290      	cmpeq	r0, r2
 8000b42:	bf2c      	ite	cs
 8000b44:	17d8      	asrcs	r0, r3, #31
 8000b46:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000b4a:	f040 0001 	orr.w	r0, r0, #1
 8000b4e:	4770      	bx	lr
 8000b50:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b58:	d102      	bne.n	8000b60 <__cmpdf2+0x64>
 8000b5a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5e:	d107      	bne.n	8000b70 <__cmpdf2+0x74>
 8000b60:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b64:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b68:	d1d6      	bne.n	8000b18 <__cmpdf2+0x1c>
 8000b6a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6e:	d0d3      	beq.n	8000b18 <__cmpdf2+0x1c>
 8000b70:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b74:	4770      	bx	lr
 8000b76:	bf00      	nop

08000b78 <__aeabi_cdrcmple>:
 8000b78:	4684      	mov	ip, r0
 8000b7a:	4610      	mov	r0, r2
 8000b7c:	4662      	mov	r2, ip
 8000b7e:	468c      	mov	ip, r1
 8000b80:	4619      	mov	r1, r3
 8000b82:	4663      	mov	r3, ip
 8000b84:	e000      	b.n	8000b88 <__aeabi_cdcmpeq>
 8000b86:	bf00      	nop

08000b88 <__aeabi_cdcmpeq>:
 8000b88:	b501      	push	{r0, lr}
 8000b8a:	f7ff ffb7 	bl	8000afc <__cmpdf2>
 8000b8e:	2800      	cmp	r0, #0
 8000b90:	bf48      	it	mi
 8000b92:	f110 0f00 	cmnmi.w	r0, #0
 8000b96:	bd01      	pop	{r0, pc}

08000b98 <__aeabi_dcmpeq>:
 8000b98:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b9c:	f7ff fff4 	bl	8000b88 <__aeabi_cdcmpeq>
 8000ba0:	bf0c      	ite	eq
 8000ba2:	2001      	moveq	r0, #1
 8000ba4:	2000      	movne	r0, #0
 8000ba6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000baa:	bf00      	nop

08000bac <__aeabi_dcmplt>:
 8000bac:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bb0:	f7ff ffea 	bl	8000b88 <__aeabi_cdcmpeq>
 8000bb4:	bf34      	ite	cc
 8000bb6:	2001      	movcc	r0, #1
 8000bb8:	2000      	movcs	r0, #0
 8000bba:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bbe:	bf00      	nop

08000bc0 <__aeabi_dcmple>:
 8000bc0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bc4:	f7ff ffe0 	bl	8000b88 <__aeabi_cdcmpeq>
 8000bc8:	bf94      	ite	ls
 8000bca:	2001      	movls	r0, #1
 8000bcc:	2000      	movhi	r0, #0
 8000bce:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bd2:	bf00      	nop

08000bd4 <__aeabi_dcmpge>:
 8000bd4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bd8:	f7ff ffce 	bl	8000b78 <__aeabi_cdrcmple>
 8000bdc:	bf94      	ite	ls
 8000bde:	2001      	movls	r0, #1
 8000be0:	2000      	movhi	r0, #0
 8000be2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000be6:	bf00      	nop

08000be8 <__aeabi_dcmpgt>:
 8000be8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bec:	f7ff ffc4 	bl	8000b78 <__aeabi_cdrcmple>
 8000bf0:	bf34      	ite	cc
 8000bf2:	2001      	movcc	r0, #1
 8000bf4:	2000      	movcs	r0, #0
 8000bf6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bfa:	bf00      	nop

08000bfc <__aeabi_dcmpun>:
 8000bfc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000c00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c04:	d102      	bne.n	8000c0c <__aeabi_dcmpun+0x10>
 8000c06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000c0a:	d10a      	bne.n	8000c22 <__aeabi_dcmpun+0x26>
 8000c0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000c10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c14:	d102      	bne.n	8000c1c <__aeabi_dcmpun+0x20>
 8000c16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_dcmpun+0x26>
 8000c1c:	f04f 0000 	mov.w	r0, #0
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0001 	mov.w	r0, #1
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2iz>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c30:	d215      	bcs.n	8000c5e <__aeabi_d2iz+0x36>
 8000c32:	d511      	bpl.n	8000c58 <__aeabi_d2iz+0x30>
 8000c34:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c38:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c3c:	d912      	bls.n	8000c64 <__aeabi_d2iz+0x3c>
 8000c3e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c42:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c46:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c4a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c4e:	fa23 f002 	lsr.w	r0, r3, r2
 8000c52:	bf18      	it	ne
 8000c54:	4240      	negne	r0, r0
 8000c56:	4770      	bx	lr
 8000c58:	f04f 0000 	mov.w	r0, #0
 8000c5c:	4770      	bx	lr
 8000c5e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c62:	d105      	bne.n	8000c70 <__aeabi_d2iz+0x48>
 8000c64:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	bf08      	it	eq
 8000c6a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000c6e:	4770      	bx	lr
 8000c70:	f04f 0000 	mov.w	r0, #0
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop

08000c78 <__aeabi_d2uiz>:
 8000c78:	004a      	lsls	r2, r1, #1
 8000c7a:	d211      	bcs.n	8000ca0 <__aeabi_d2uiz+0x28>
 8000c7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c80:	d211      	bcs.n	8000ca6 <__aeabi_d2uiz+0x2e>
 8000c82:	d50d      	bpl.n	8000ca0 <__aeabi_d2uiz+0x28>
 8000c84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c8c:	d40e      	bmi.n	8000cac <__aeabi_d2uiz+0x34>
 8000c8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c9a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c9e:	4770      	bx	lr
 8000ca0:	f04f 0000 	mov.w	r0, #0
 8000ca4:	4770      	bx	lr
 8000ca6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000caa:	d102      	bne.n	8000cb2 <__aeabi_d2uiz+0x3a>
 8000cac:	f04f 30ff 	mov.w	r0, #4294967295
 8000cb0:	4770      	bx	lr
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2f>:
 8000cb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000cbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000cc0:	bf24      	itt	cs
 8000cc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000cc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000cca:	d90d      	bls.n	8000ce8 <__aeabi_d2f+0x30>
 8000ccc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000cd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000cd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000cd8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000cdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ce0:	bf08      	it	eq
 8000ce2:	f020 0001 	biceq.w	r0, r0, #1
 8000ce6:	4770      	bx	lr
 8000ce8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000cec:	d121      	bne.n	8000d32 <__aeabi_d2f+0x7a>
 8000cee:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000cf2:	bfbc      	itt	lt
 8000cf4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000cf8:	4770      	bxlt	lr
 8000cfa:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000cfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000d02:	f1c2 0218 	rsb	r2, r2, #24
 8000d06:	f1c2 0c20 	rsb	ip, r2, #32
 8000d0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000d0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000d12:	bf18      	it	ne
 8000d14:	f040 0001 	orrne.w	r0, r0, #1
 8000d18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000d1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000d20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000d24:	ea40 000c 	orr.w	r0, r0, ip
 8000d28:	fa23 f302 	lsr.w	r3, r3, r2
 8000d2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000d30:	e7cc      	b.n	8000ccc <__aeabi_d2f+0x14>
 8000d32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000d36:	d107      	bne.n	8000d48 <__aeabi_d2f+0x90>
 8000d38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000d3c:	bf1e      	ittt	ne
 8000d3e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000d42:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000d46:	4770      	bxne	lr
 8000d48:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000d4c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000d50:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d54:	4770      	bx	lr
 8000d56:	bf00      	nop

08000d58 <__aeabi_uldivmod>:
 8000d58:	b953      	cbnz	r3, 8000d70 <__aeabi_uldivmod+0x18>
 8000d5a:	b94a      	cbnz	r2, 8000d70 <__aeabi_uldivmod+0x18>
 8000d5c:	2900      	cmp	r1, #0
 8000d5e:	bf08      	it	eq
 8000d60:	2800      	cmpeq	r0, #0
 8000d62:	bf1c      	itt	ne
 8000d64:	f04f 31ff 	movne.w	r1, #4294967295
 8000d68:	f04f 30ff 	movne.w	r0, #4294967295
 8000d6c:	f000 b9be 	b.w	80010ec <__aeabi_idiv0>
 8000d70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d78:	f000 f83c 	bl	8000df4 <__udivmoddi4>
 8000d7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d84:	b004      	add	sp, #16
 8000d86:	4770      	bx	lr

08000d88 <__aeabi_d2lz>:
 8000d88:	b538      	push	{r3, r4, r5, lr}
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	4604      	mov	r4, r0
 8000d90:	460d      	mov	r5, r1
 8000d92:	f7ff ff0b 	bl	8000bac <__aeabi_dcmplt>
 8000d96:	b928      	cbnz	r0, 8000da4 <__aeabi_d2lz+0x1c>
 8000d98:	4620      	mov	r0, r4
 8000d9a:	4629      	mov	r1, r5
 8000d9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000da0:	f000 b80a 	b.w	8000db8 <__aeabi_d2ulz>
 8000da4:	4620      	mov	r0, r4
 8000da6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000daa:	f000 f805 	bl	8000db8 <__aeabi_d2ulz>
 8000dae:	4240      	negs	r0, r0
 8000db0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000db4:	bd38      	pop	{r3, r4, r5, pc}
 8000db6:	bf00      	nop

08000db8 <__aeabi_d2ulz>:
 8000db8:	b5d0      	push	{r4, r6, r7, lr}
 8000dba:	4b0c      	ldr	r3, [pc, #48]	@ (8000dec <__aeabi_d2ulz+0x34>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	4606      	mov	r6, r0
 8000dc0:	460f      	mov	r7, r1
 8000dc2:	f7ff fc81 	bl	80006c8 <__aeabi_dmul>
 8000dc6:	f7ff ff57 	bl	8000c78 <__aeabi_d2uiz>
 8000dca:	4604      	mov	r4, r0
 8000dcc:	f7ff fc02 	bl	80005d4 <__aeabi_ui2d>
 8000dd0:	4b07      	ldr	r3, [pc, #28]	@ (8000df0 <__aeabi_d2ulz+0x38>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	f7ff fc78 	bl	80006c8 <__aeabi_dmul>
 8000dd8:	4602      	mov	r2, r0
 8000dda:	460b      	mov	r3, r1
 8000ddc:	4630      	mov	r0, r6
 8000dde:	4639      	mov	r1, r7
 8000de0:	f7ff faba 	bl	8000358 <__aeabi_dsub>
 8000de4:	f7ff ff48 	bl	8000c78 <__aeabi_d2uiz>
 8000de8:	4621      	mov	r1, r4
 8000dea:	bdd0      	pop	{r4, r6, r7, pc}
 8000dec:	3df00000 	.word	0x3df00000
 8000df0:	41f00000 	.word	0x41f00000

08000df4 <__udivmoddi4>:
 8000df4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000df8:	9d08      	ldr	r5, [sp, #32]
 8000dfa:	468e      	mov	lr, r1
 8000dfc:	4604      	mov	r4, r0
 8000dfe:	4688      	mov	r8, r1
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d14a      	bne.n	8000e9a <__udivmoddi4+0xa6>
 8000e04:	428a      	cmp	r2, r1
 8000e06:	4617      	mov	r7, r2
 8000e08:	d962      	bls.n	8000ed0 <__udivmoddi4+0xdc>
 8000e0a:	fab2 f682 	clz	r6, r2
 8000e0e:	b14e      	cbz	r6, 8000e24 <__udivmoddi4+0x30>
 8000e10:	f1c6 0320 	rsb	r3, r6, #32
 8000e14:	fa01 f806 	lsl.w	r8, r1, r6
 8000e18:	fa20 f303 	lsr.w	r3, r0, r3
 8000e1c:	40b7      	lsls	r7, r6
 8000e1e:	ea43 0808 	orr.w	r8, r3, r8
 8000e22:	40b4      	lsls	r4, r6
 8000e24:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e28:	fa1f fc87 	uxth.w	ip, r7
 8000e2c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000e30:	0c23      	lsrs	r3, r4, #16
 8000e32:	fb0e 8811 	mls	r8, lr, r1, r8
 8000e36:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e3a:	fb01 f20c 	mul.w	r2, r1, ip
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	d909      	bls.n	8000e56 <__udivmoddi4+0x62>
 8000e42:	18fb      	adds	r3, r7, r3
 8000e44:	f101 30ff 	add.w	r0, r1, #4294967295
 8000e48:	f080 80ea 	bcs.w	8001020 <__udivmoddi4+0x22c>
 8000e4c:	429a      	cmp	r2, r3
 8000e4e:	f240 80e7 	bls.w	8001020 <__udivmoddi4+0x22c>
 8000e52:	3902      	subs	r1, #2
 8000e54:	443b      	add	r3, r7
 8000e56:	1a9a      	subs	r2, r3, r2
 8000e58:	b2a3      	uxth	r3, r4
 8000e5a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000e5e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000e62:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e66:	fb00 fc0c 	mul.w	ip, r0, ip
 8000e6a:	459c      	cmp	ip, r3
 8000e6c:	d909      	bls.n	8000e82 <__udivmoddi4+0x8e>
 8000e6e:	18fb      	adds	r3, r7, r3
 8000e70:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e74:	f080 80d6 	bcs.w	8001024 <__udivmoddi4+0x230>
 8000e78:	459c      	cmp	ip, r3
 8000e7a:	f240 80d3 	bls.w	8001024 <__udivmoddi4+0x230>
 8000e7e:	443b      	add	r3, r7
 8000e80:	3802      	subs	r0, #2
 8000e82:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e86:	eba3 030c 	sub.w	r3, r3, ip
 8000e8a:	2100      	movs	r1, #0
 8000e8c:	b11d      	cbz	r5, 8000e96 <__udivmoddi4+0xa2>
 8000e8e:	40f3      	lsrs	r3, r6
 8000e90:	2200      	movs	r2, #0
 8000e92:	e9c5 3200 	strd	r3, r2, [r5]
 8000e96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e9a:	428b      	cmp	r3, r1
 8000e9c:	d905      	bls.n	8000eaa <__udivmoddi4+0xb6>
 8000e9e:	b10d      	cbz	r5, 8000ea4 <__udivmoddi4+0xb0>
 8000ea0:	e9c5 0100 	strd	r0, r1, [r5]
 8000ea4:	2100      	movs	r1, #0
 8000ea6:	4608      	mov	r0, r1
 8000ea8:	e7f5      	b.n	8000e96 <__udivmoddi4+0xa2>
 8000eaa:	fab3 f183 	clz	r1, r3
 8000eae:	2900      	cmp	r1, #0
 8000eb0:	d146      	bne.n	8000f40 <__udivmoddi4+0x14c>
 8000eb2:	4573      	cmp	r3, lr
 8000eb4:	d302      	bcc.n	8000ebc <__udivmoddi4+0xc8>
 8000eb6:	4282      	cmp	r2, r0
 8000eb8:	f200 8105 	bhi.w	80010c6 <__udivmoddi4+0x2d2>
 8000ebc:	1a84      	subs	r4, r0, r2
 8000ebe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ec2:	2001      	movs	r0, #1
 8000ec4:	4690      	mov	r8, r2
 8000ec6:	2d00      	cmp	r5, #0
 8000ec8:	d0e5      	beq.n	8000e96 <__udivmoddi4+0xa2>
 8000eca:	e9c5 4800 	strd	r4, r8, [r5]
 8000ece:	e7e2      	b.n	8000e96 <__udivmoddi4+0xa2>
 8000ed0:	2a00      	cmp	r2, #0
 8000ed2:	f000 8090 	beq.w	8000ff6 <__udivmoddi4+0x202>
 8000ed6:	fab2 f682 	clz	r6, r2
 8000eda:	2e00      	cmp	r6, #0
 8000edc:	f040 80a4 	bne.w	8001028 <__udivmoddi4+0x234>
 8000ee0:	1a8a      	subs	r2, r1, r2
 8000ee2:	0c03      	lsrs	r3, r0, #16
 8000ee4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ee8:	b280      	uxth	r0, r0
 8000eea:	b2bc      	uxth	r4, r7
 8000eec:	2101      	movs	r1, #1
 8000eee:	fbb2 fcfe 	udiv	ip, r2, lr
 8000ef2:	fb0e 221c 	mls	r2, lr, ip, r2
 8000ef6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000efa:	fb04 f20c 	mul.w	r2, r4, ip
 8000efe:	429a      	cmp	r2, r3
 8000f00:	d907      	bls.n	8000f12 <__udivmoddi4+0x11e>
 8000f02:	18fb      	adds	r3, r7, r3
 8000f04:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000f08:	d202      	bcs.n	8000f10 <__udivmoddi4+0x11c>
 8000f0a:	429a      	cmp	r2, r3
 8000f0c:	f200 80e0 	bhi.w	80010d0 <__udivmoddi4+0x2dc>
 8000f10:	46c4      	mov	ip, r8
 8000f12:	1a9b      	subs	r3, r3, r2
 8000f14:	fbb3 f2fe 	udiv	r2, r3, lr
 8000f18:	fb0e 3312 	mls	r3, lr, r2, r3
 8000f1c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000f20:	fb02 f404 	mul.w	r4, r2, r4
 8000f24:	429c      	cmp	r4, r3
 8000f26:	d907      	bls.n	8000f38 <__udivmoddi4+0x144>
 8000f28:	18fb      	adds	r3, r7, r3
 8000f2a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000f2e:	d202      	bcs.n	8000f36 <__udivmoddi4+0x142>
 8000f30:	429c      	cmp	r4, r3
 8000f32:	f200 80ca 	bhi.w	80010ca <__udivmoddi4+0x2d6>
 8000f36:	4602      	mov	r2, r0
 8000f38:	1b1b      	subs	r3, r3, r4
 8000f3a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000f3e:	e7a5      	b.n	8000e8c <__udivmoddi4+0x98>
 8000f40:	f1c1 0620 	rsb	r6, r1, #32
 8000f44:	408b      	lsls	r3, r1
 8000f46:	fa22 f706 	lsr.w	r7, r2, r6
 8000f4a:	431f      	orrs	r7, r3
 8000f4c:	fa0e f401 	lsl.w	r4, lr, r1
 8000f50:	fa20 f306 	lsr.w	r3, r0, r6
 8000f54:	fa2e fe06 	lsr.w	lr, lr, r6
 8000f58:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000f5c:	4323      	orrs	r3, r4
 8000f5e:	fa00 f801 	lsl.w	r8, r0, r1
 8000f62:	fa1f fc87 	uxth.w	ip, r7
 8000f66:	fbbe f0f9 	udiv	r0, lr, r9
 8000f6a:	0c1c      	lsrs	r4, r3, #16
 8000f6c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000f70:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000f74:	fb00 fe0c 	mul.w	lr, r0, ip
 8000f78:	45a6      	cmp	lr, r4
 8000f7a:	fa02 f201 	lsl.w	r2, r2, r1
 8000f7e:	d909      	bls.n	8000f94 <__udivmoddi4+0x1a0>
 8000f80:	193c      	adds	r4, r7, r4
 8000f82:	f100 3aff 	add.w	sl, r0, #4294967295
 8000f86:	f080 809c 	bcs.w	80010c2 <__udivmoddi4+0x2ce>
 8000f8a:	45a6      	cmp	lr, r4
 8000f8c:	f240 8099 	bls.w	80010c2 <__udivmoddi4+0x2ce>
 8000f90:	3802      	subs	r0, #2
 8000f92:	443c      	add	r4, r7
 8000f94:	eba4 040e 	sub.w	r4, r4, lr
 8000f98:	fa1f fe83 	uxth.w	lr, r3
 8000f9c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000fa0:	fb09 4413 	mls	r4, r9, r3, r4
 8000fa4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000fa8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000fac:	45a4      	cmp	ip, r4
 8000fae:	d908      	bls.n	8000fc2 <__udivmoddi4+0x1ce>
 8000fb0:	193c      	adds	r4, r7, r4
 8000fb2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000fb6:	f080 8082 	bcs.w	80010be <__udivmoddi4+0x2ca>
 8000fba:	45a4      	cmp	ip, r4
 8000fbc:	d97f      	bls.n	80010be <__udivmoddi4+0x2ca>
 8000fbe:	3b02      	subs	r3, #2
 8000fc0:	443c      	add	r4, r7
 8000fc2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000fc6:	eba4 040c 	sub.w	r4, r4, ip
 8000fca:	fba0 ec02 	umull	lr, ip, r0, r2
 8000fce:	4564      	cmp	r4, ip
 8000fd0:	4673      	mov	r3, lr
 8000fd2:	46e1      	mov	r9, ip
 8000fd4:	d362      	bcc.n	800109c <__udivmoddi4+0x2a8>
 8000fd6:	d05f      	beq.n	8001098 <__udivmoddi4+0x2a4>
 8000fd8:	b15d      	cbz	r5, 8000ff2 <__udivmoddi4+0x1fe>
 8000fda:	ebb8 0203 	subs.w	r2, r8, r3
 8000fde:	eb64 0409 	sbc.w	r4, r4, r9
 8000fe2:	fa04 f606 	lsl.w	r6, r4, r6
 8000fe6:	fa22 f301 	lsr.w	r3, r2, r1
 8000fea:	431e      	orrs	r6, r3
 8000fec:	40cc      	lsrs	r4, r1
 8000fee:	e9c5 6400 	strd	r6, r4, [r5]
 8000ff2:	2100      	movs	r1, #0
 8000ff4:	e74f      	b.n	8000e96 <__udivmoddi4+0xa2>
 8000ff6:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ffa:	0c01      	lsrs	r1, r0, #16
 8000ffc:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8001000:	b280      	uxth	r0, r0
 8001002:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8001006:	463b      	mov	r3, r7
 8001008:	4638      	mov	r0, r7
 800100a:	463c      	mov	r4, r7
 800100c:	46b8      	mov	r8, r7
 800100e:	46be      	mov	lr, r7
 8001010:	2620      	movs	r6, #32
 8001012:	fbb1 f1f7 	udiv	r1, r1, r7
 8001016:	eba2 0208 	sub.w	r2, r2, r8
 800101a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800101e:	e766      	b.n	8000eee <__udivmoddi4+0xfa>
 8001020:	4601      	mov	r1, r0
 8001022:	e718      	b.n	8000e56 <__udivmoddi4+0x62>
 8001024:	4610      	mov	r0, r2
 8001026:	e72c      	b.n	8000e82 <__udivmoddi4+0x8e>
 8001028:	f1c6 0220 	rsb	r2, r6, #32
 800102c:	fa2e f302 	lsr.w	r3, lr, r2
 8001030:	40b7      	lsls	r7, r6
 8001032:	40b1      	lsls	r1, r6
 8001034:	fa20 f202 	lsr.w	r2, r0, r2
 8001038:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800103c:	430a      	orrs	r2, r1
 800103e:	fbb3 f8fe 	udiv	r8, r3, lr
 8001042:	b2bc      	uxth	r4, r7
 8001044:	fb0e 3318 	mls	r3, lr, r8, r3
 8001048:	0c11      	lsrs	r1, r2, #16
 800104a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800104e:	fb08 f904 	mul.w	r9, r8, r4
 8001052:	40b0      	lsls	r0, r6
 8001054:	4589      	cmp	r9, r1
 8001056:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800105a:	b280      	uxth	r0, r0
 800105c:	d93e      	bls.n	80010dc <__udivmoddi4+0x2e8>
 800105e:	1879      	adds	r1, r7, r1
 8001060:	f108 3cff 	add.w	ip, r8, #4294967295
 8001064:	d201      	bcs.n	800106a <__udivmoddi4+0x276>
 8001066:	4589      	cmp	r9, r1
 8001068:	d81f      	bhi.n	80010aa <__udivmoddi4+0x2b6>
 800106a:	eba1 0109 	sub.w	r1, r1, r9
 800106e:	fbb1 f9fe 	udiv	r9, r1, lr
 8001072:	fb09 f804 	mul.w	r8, r9, r4
 8001076:	fb0e 1119 	mls	r1, lr, r9, r1
 800107a:	b292      	uxth	r2, r2
 800107c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001080:	4542      	cmp	r2, r8
 8001082:	d229      	bcs.n	80010d8 <__udivmoddi4+0x2e4>
 8001084:	18ba      	adds	r2, r7, r2
 8001086:	f109 31ff 	add.w	r1, r9, #4294967295
 800108a:	d2c4      	bcs.n	8001016 <__udivmoddi4+0x222>
 800108c:	4542      	cmp	r2, r8
 800108e:	d2c2      	bcs.n	8001016 <__udivmoddi4+0x222>
 8001090:	f1a9 0102 	sub.w	r1, r9, #2
 8001094:	443a      	add	r2, r7
 8001096:	e7be      	b.n	8001016 <__udivmoddi4+0x222>
 8001098:	45f0      	cmp	r8, lr
 800109a:	d29d      	bcs.n	8000fd8 <__udivmoddi4+0x1e4>
 800109c:	ebbe 0302 	subs.w	r3, lr, r2
 80010a0:	eb6c 0c07 	sbc.w	ip, ip, r7
 80010a4:	3801      	subs	r0, #1
 80010a6:	46e1      	mov	r9, ip
 80010a8:	e796      	b.n	8000fd8 <__udivmoddi4+0x1e4>
 80010aa:	eba7 0909 	sub.w	r9, r7, r9
 80010ae:	4449      	add	r1, r9
 80010b0:	f1a8 0c02 	sub.w	ip, r8, #2
 80010b4:	fbb1 f9fe 	udiv	r9, r1, lr
 80010b8:	fb09 f804 	mul.w	r8, r9, r4
 80010bc:	e7db      	b.n	8001076 <__udivmoddi4+0x282>
 80010be:	4673      	mov	r3, lr
 80010c0:	e77f      	b.n	8000fc2 <__udivmoddi4+0x1ce>
 80010c2:	4650      	mov	r0, sl
 80010c4:	e766      	b.n	8000f94 <__udivmoddi4+0x1a0>
 80010c6:	4608      	mov	r0, r1
 80010c8:	e6fd      	b.n	8000ec6 <__udivmoddi4+0xd2>
 80010ca:	443b      	add	r3, r7
 80010cc:	3a02      	subs	r2, #2
 80010ce:	e733      	b.n	8000f38 <__udivmoddi4+0x144>
 80010d0:	f1ac 0c02 	sub.w	ip, ip, #2
 80010d4:	443b      	add	r3, r7
 80010d6:	e71c      	b.n	8000f12 <__udivmoddi4+0x11e>
 80010d8:	4649      	mov	r1, r9
 80010da:	e79c      	b.n	8001016 <__udivmoddi4+0x222>
 80010dc:	eba1 0109 	sub.w	r1, r1, r9
 80010e0:	46c4      	mov	ip, r8
 80010e2:	fbb1 f9fe 	udiv	r9, r1, lr
 80010e6:	fb09 f804 	mul.w	r8, r9, r4
 80010ea:	e7c4      	b.n	8001076 <__udivmoddi4+0x282>

080010ec <__aeabi_idiv0>:
 80010ec:	4770      	bx	lr
 80010ee:	bf00      	nop

080010f0 <MPU6050_Init>:
float Ax, Ay, Az, Gx, Gy, Gz;
char buf[200];


void MPU6050_Init (void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b086      	sub	sp, #24
 80010f4:	af04      	add	r7, sp, #16
	uint8_t check;
	uint8_t Data;

	// check device ID WHO_AM_I

	HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR,WHO_AM_I_REG,1, &check, 1, 1000);
 80010f6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010fa:	9302      	str	r3, [sp, #8]
 80010fc:	2301      	movs	r3, #1
 80010fe:	9301      	str	r3, [sp, #4]
 8001100:	1dfb      	adds	r3, r7, #7
 8001102:	9300      	str	r3, [sp, #0]
 8001104:	2301      	movs	r3, #1
 8001106:	2275      	movs	r2, #117	@ 0x75
 8001108:	21d0      	movs	r1, #208	@ 0xd0
 800110a:	482a      	ldr	r0, [pc, #168]	@ (80011b4 <MPU6050_Init+0xc4>)
 800110c:	f001 fb56 	bl	80027bc <HAL_I2C_Mem_Read>

	if (check == 104)  // 0x68 will be returned by the sensor if everything goes well
 8001110:	79fb      	ldrb	r3, [r7, #7]
 8001112:	2b68      	cmp	r3, #104	@ 0x68
 8001114:	d14a      	bne.n	80011ac <MPU6050_Init+0xbc>
	{
		// power management register 0X6B we should write all 0's to wake the sensor up
		Data = 0;
 8001116:	2300      	movs	r3, #0
 8001118:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, PWR_MGMT_1_REG, 1,&Data, 1, 1000);
 800111a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800111e:	9302      	str	r3, [sp, #8]
 8001120:	2301      	movs	r3, #1
 8001122:	9301      	str	r3, [sp, #4]
 8001124:	1dbb      	adds	r3, r7, #6
 8001126:	9300      	str	r3, [sp, #0]
 8001128:	2301      	movs	r3, #1
 800112a:	226b      	movs	r2, #107	@ 0x6b
 800112c:	21d0      	movs	r1, #208	@ 0xd0
 800112e:	4821      	ldr	r0, [pc, #132]	@ (80011b4 <MPU6050_Init+0xc4>)
 8001130:	f001 fa4a 	bl	80025c8 <HAL_I2C_Mem_Write>

		// Set DATA RATE of 1KHz by writing SMPLRT_DIV register
		Data = 0x1;
 8001134:	2301      	movs	r3, #1
 8001136:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, 1000);
 8001138:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800113c:	9302      	str	r3, [sp, #8]
 800113e:	2301      	movs	r3, #1
 8001140:	9301      	str	r3, [sp, #4]
 8001142:	1dbb      	adds	r3, r7, #6
 8001144:	9300      	str	r3, [sp, #0]
 8001146:	2301      	movs	r3, #1
 8001148:	2219      	movs	r2, #25
 800114a:	21d0      	movs	r1, #208	@ 0xd0
 800114c:	4819      	ldr	r0, [pc, #100]	@ (80011b4 <MPU6050_Init+0xc4>)
 800114e:	f001 fa3b 	bl	80025c8 <HAL_I2C_Mem_Write>

		uint8_t data = 0x03;
 8001152:	2303      	movs	r3, #3
 8001154:	717b      	strb	r3, [r7, #5]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, 0x1A, 1, &data, 1, 1000);
 8001156:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800115a:	9302      	str	r3, [sp, #8]
 800115c:	2301      	movs	r3, #1
 800115e:	9301      	str	r3, [sp, #4]
 8001160:	1d7b      	adds	r3, r7, #5
 8001162:	9300      	str	r3, [sp, #0]
 8001164:	2301      	movs	r3, #1
 8001166:	221a      	movs	r2, #26
 8001168:	21d0      	movs	r1, #208	@ 0xd0
 800116a:	4812      	ldr	r0, [pc, #72]	@ (80011b4 <MPU6050_Init+0xc4>)
 800116c:	f001 fa2c 	bl	80025c8 <HAL_I2C_Mem_Write>

		// Set accelerometer configuration in ACCEL_CONFIG Register
		// XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  2g
		Data = 0x00;
 8001170:	2300      	movs	r3, #0
 8001172:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, 1000);
 8001174:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001178:	9302      	str	r3, [sp, #8]
 800117a:	2301      	movs	r3, #1
 800117c:	9301      	str	r3, [sp, #4]
 800117e:	1dbb      	adds	r3, r7, #6
 8001180:	9300      	str	r3, [sp, #0]
 8001182:	2301      	movs	r3, #1
 8001184:	221c      	movs	r2, #28
 8001186:	21d0      	movs	r1, #208	@ 0xd0
 8001188:	480a      	ldr	r0, [pc, #40]	@ (80011b4 <MPU6050_Init+0xc4>)
 800118a:	f001 fa1d 	bl	80025c8 <HAL_I2C_Mem_Write>

		// Set Gyroscopic configuration in GYRO_CONFIG Register
		// XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 ->  250 /s
		Data = 0x00;
 800118e:	2300      	movs	r3, #0
 8001190:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, 1000);
 8001192:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001196:	9302      	str	r3, [sp, #8]
 8001198:	2301      	movs	r3, #1
 800119a:	9301      	str	r3, [sp, #4]
 800119c:	1dbb      	adds	r3, r7, #6
 800119e:	9300      	str	r3, [sp, #0]
 80011a0:	2301      	movs	r3, #1
 80011a2:	221b      	movs	r2, #27
 80011a4:	21d0      	movs	r1, #208	@ 0xd0
 80011a6:	4803      	ldr	r0, [pc, #12]	@ (80011b4 <MPU6050_Init+0xc4>)
 80011a8:	f001 fa0e 	bl	80025c8 <HAL_I2C_Mem_Write>
	}

}
 80011ac:	bf00      	nop
 80011ae:	3708      	adds	r7, #8
 80011b0:	46bd      	mov	sp, r7
 80011b2:	bd80      	pop	{r7, pc}
 80011b4:	20001e10 	.word	0x20001e10

080011b8 <MPU6050_Read_Accel>:


void MPU6050_Read_Accel (void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b086      	sub	sp, #24
 80011bc:	af04      	add	r7, sp, #16
	uint8_t Rec_Data[6];

	// Read 6 BYTES of data starting from ACCEL_XOUT_H register

	HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 6, 1000);
 80011be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011c2:	9302      	str	r3, [sp, #8]
 80011c4:	2306      	movs	r3, #6
 80011c6:	9301      	str	r3, [sp, #4]
 80011c8:	463b      	mov	r3, r7
 80011ca:	9300      	str	r3, [sp, #0]
 80011cc:	2301      	movs	r3, #1
 80011ce:	223b      	movs	r2, #59	@ 0x3b
 80011d0:	21d0      	movs	r1, #208	@ 0xd0
 80011d2:	4830      	ldr	r0, [pc, #192]	@ (8001294 <MPU6050_Read_Accel+0xdc>)
 80011d4:	f001 faf2 	bl	80027bc <HAL_I2C_Mem_Read>

	Accel_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data [1]);
 80011d8:	783b      	ldrb	r3, [r7, #0]
 80011da:	b21b      	sxth	r3, r3
 80011dc:	021b      	lsls	r3, r3, #8
 80011de:	b21a      	sxth	r2, r3
 80011e0:	787b      	ldrb	r3, [r7, #1]
 80011e2:	b21b      	sxth	r3, r3
 80011e4:	4313      	orrs	r3, r2
 80011e6:	b21a      	sxth	r2, r3
 80011e8:	4b2b      	ldr	r3, [pc, #172]	@ (8001298 <MPU6050_Read_Accel+0xe0>)
 80011ea:	801a      	strh	r2, [r3, #0]
	Accel_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data [3]);
 80011ec:	78bb      	ldrb	r3, [r7, #2]
 80011ee:	b21b      	sxth	r3, r3
 80011f0:	021b      	lsls	r3, r3, #8
 80011f2:	b21a      	sxth	r2, r3
 80011f4:	78fb      	ldrb	r3, [r7, #3]
 80011f6:	b21b      	sxth	r3, r3
 80011f8:	4313      	orrs	r3, r2
 80011fa:	b21a      	sxth	r2, r3
 80011fc:	4b27      	ldr	r3, [pc, #156]	@ (800129c <MPU6050_Read_Accel+0xe4>)
 80011fe:	801a      	strh	r2, [r3, #0]
	Accel_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data [5]);
 8001200:	793b      	ldrb	r3, [r7, #4]
 8001202:	b21b      	sxth	r3, r3
 8001204:	021b      	lsls	r3, r3, #8
 8001206:	b21a      	sxth	r2, r3
 8001208:	797b      	ldrb	r3, [r7, #5]
 800120a:	b21b      	sxth	r3, r3
 800120c:	4313      	orrs	r3, r2
 800120e:	b21a      	sxth	r2, r3
 8001210:	4b23      	ldr	r3, [pc, #140]	@ (80012a0 <MPU6050_Read_Accel+0xe8>)
 8001212:	801a      	strh	r2, [r3, #0]
	/*** convert the RAW values into acceleration in 'g'
	     we have to divide according to the Full scale value set in FS_SEL
	     I have configured FS_SEL = 0. So I am dividing by 16384.0
	     for more details check ACCEL_CONFIG Register              ****/

	Ax = Accel_X_RAW/16384.0;
 8001214:	4b20      	ldr	r3, [pc, #128]	@ (8001298 <MPU6050_Read_Accel+0xe0>)
 8001216:	f9b3 3000 	ldrsh.w	r3, [r3]
 800121a:	4618      	mov	r0, r3
 800121c:	f7ff f9ea 	bl	80005f4 <__aeabi_i2d>
 8001220:	f04f 0200 	mov.w	r2, #0
 8001224:	4b1f      	ldr	r3, [pc, #124]	@ (80012a4 <MPU6050_Read_Accel+0xec>)
 8001226:	f7ff fb79 	bl	800091c <__aeabi_ddiv>
 800122a:	4602      	mov	r2, r0
 800122c:	460b      	mov	r3, r1
 800122e:	4610      	mov	r0, r2
 8001230:	4619      	mov	r1, r3
 8001232:	f7ff fd41 	bl	8000cb8 <__aeabi_d2f>
 8001236:	4603      	mov	r3, r0
 8001238:	4a1b      	ldr	r2, [pc, #108]	@ (80012a8 <MPU6050_Read_Accel+0xf0>)
 800123a:	6013      	str	r3, [r2, #0]
	Ay = Accel_Y_RAW/16384.0;
 800123c:	4b17      	ldr	r3, [pc, #92]	@ (800129c <MPU6050_Read_Accel+0xe4>)
 800123e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001242:	4618      	mov	r0, r3
 8001244:	f7ff f9d6 	bl	80005f4 <__aeabi_i2d>
 8001248:	f04f 0200 	mov.w	r2, #0
 800124c:	4b15      	ldr	r3, [pc, #84]	@ (80012a4 <MPU6050_Read_Accel+0xec>)
 800124e:	f7ff fb65 	bl	800091c <__aeabi_ddiv>
 8001252:	4602      	mov	r2, r0
 8001254:	460b      	mov	r3, r1
 8001256:	4610      	mov	r0, r2
 8001258:	4619      	mov	r1, r3
 800125a:	f7ff fd2d 	bl	8000cb8 <__aeabi_d2f>
 800125e:	4603      	mov	r3, r0
 8001260:	4a12      	ldr	r2, [pc, #72]	@ (80012ac <MPU6050_Read_Accel+0xf4>)
 8001262:	6013      	str	r3, [r2, #0]
	Az = Accel_Z_RAW/16384.0;
 8001264:	4b0e      	ldr	r3, [pc, #56]	@ (80012a0 <MPU6050_Read_Accel+0xe8>)
 8001266:	f9b3 3000 	ldrsh.w	r3, [r3]
 800126a:	4618      	mov	r0, r3
 800126c:	f7ff f9c2 	bl	80005f4 <__aeabi_i2d>
 8001270:	f04f 0200 	mov.w	r2, #0
 8001274:	4b0b      	ldr	r3, [pc, #44]	@ (80012a4 <MPU6050_Read_Accel+0xec>)
 8001276:	f7ff fb51 	bl	800091c <__aeabi_ddiv>
 800127a:	4602      	mov	r2, r0
 800127c:	460b      	mov	r3, r1
 800127e:	4610      	mov	r0, r2
 8001280:	4619      	mov	r1, r3
 8001282:	f7ff fd19 	bl	8000cb8 <__aeabi_d2f>
 8001286:	4603      	mov	r3, r0
 8001288:	4a09      	ldr	r2, [pc, #36]	@ (80012b0 <MPU6050_Read_Accel+0xf8>)
 800128a:	6013      	str	r3, [r2, #0]
}
 800128c:	bf00      	nop
 800128e:	3708      	adds	r7, #8
 8001290:	46bd      	mov	sp, r7
 8001292:	bd80      	pop	{r7, pc}
 8001294:	20001e10 	.word	0x20001e10
 8001298:	20001eac 	.word	0x20001eac
 800129c:	20001eae 	.word	0x20001eae
 80012a0:	20001eb0 	.word	0x20001eb0
 80012a4:	40d00000 	.word	0x40d00000
 80012a8:	20001eb4 	.word	0x20001eb4
 80012ac:	20001eb8 	.word	0x20001eb8
 80012b0:	20001ebc 	.word	0x20001ebc

080012b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b090      	sub	sp, #64	@ 0x40
 80012b8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012ba:	f000 fd41 	bl	8001d40 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012be:	f000 fa61 	bl	8001784 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012c2:	f000 fb17 	bl	80018f4 <MX_GPIO_Init>
  MX_I2C1_Init();
 80012c6:	f000 fabd 	bl	8001844 <MX_I2C1_Init>

  MX_USART1_UART_Init();
 80012ca:	f000 fae9 	bl	80018a0 <MX_USART1_UART_Init>
  MPU6050_Init();
 80012ce:	f7ff ff0f 	bl	80010f0 <MPU6050_Init>
  arm_rfft_fast_init_f32(&fft_instance, FFT_SIZE);
 80012d2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80012d6:	48bf      	ldr	r0, [pc, #764]	@ (80015d4 <main+0x320>)
 80012d8:	f003 f8ba 	bl	8004450 <arm_rfft_fast_init_f32>

  HAL_Delay (1000);
 80012dc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80012e0:	f000 fda0 	bl	8001e24 <HAL_Delay>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  MPU6050_Read_Accel();
 80012e4:	f7ff ff68 	bl	80011b8 <MPU6050_Read_Accel>

//	      accel_buffer[sample_index++] = Ax;
	      float acc_mag = sqrtf(Ax*Ax + Ay*Ay + Az*Az);
 80012e8:	4bbb      	ldr	r3, [pc, #748]	@ (80015d8 <main+0x324>)
 80012ea:	ed93 7a00 	vldr	s14, [r3]
 80012ee:	4bba      	ldr	r3, [pc, #744]	@ (80015d8 <main+0x324>)
 80012f0:	edd3 7a00 	vldr	s15, [r3]
 80012f4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80012f8:	4bb8      	ldr	r3, [pc, #736]	@ (80015dc <main+0x328>)
 80012fa:	edd3 6a00 	vldr	s13, [r3]
 80012fe:	4bb7      	ldr	r3, [pc, #732]	@ (80015dc <main+0x328>)
 8001300:	edd3 7a00 	vldr	s15, [r3]
 8001304:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001308:	ee37 7a27 	vadd.f32	s14, s14, s15
 800130c:	4bb4      	ldr	r3, [pc, #720]	@ (80015e0 <main+0x32c>)
 800130e:	edd3 6a00 	vldr	s13, [r3]
 8001312:	4bb3      	ldr	r3, [pc, #716]	@ (80015e0 <main+0x32c>)
 8001314:	edd3 7a00 	vldr	s15, [r3]
 8001318:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800131c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001320:	eeb0 0a67 	vmov.f32	s0, s15
 8001324:	f008 fd36 	bl	8009d94 <sqrtf>
 8001328:	ed87 0a03 	vstr	s0, [r7, #12]
	      accel_buffer[sample_index++] = acc_mag;
 800132c:	4bad      	ldr	r3, [pc, #692]	@ (80015e4 <main+0x330>)
 800132e:	881b      	ldrh	r3, [r3, #0]
 8001330:	1c5a      	adds	r2, r3, #1
 8001332:	b291      	uxth	r1, r2
 8001334:	4aab      	ldr	r2, [pc, #684]	@ (80015e4 <main+0x330>)
 8001336:	8011      	strh	r1, [r2, #0]
 8001338:	4aab      	ldr	r2, [pc, #684]	@ (80015e8 <main+0x334>)
 800133a:	009b      	lsls	r3, r3, #2
 800133c:	4413      	add	r3, r2
 800133e:	68fa      	ldr	r2, [r7, #12]
 8001340:	601a      	str	r2, [r3, #0]

	      HAL_Delay(10);  // (we will improve this later)
 8001342:	200a      	movs	r0, #10
 8001344:	f000 fd6e 	bl	8001e24 <HAL_Delay>

	      if (sample_index >= FFT_SIZE)
 8001348:	4ba6      	ldr	r3, [pc, #664]	@ (80015e4 <main+0x330>)
 800134a:	881b      	ldrh	r3, [r3, #0]
 800134c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001350:	d302      	bcc.n	8001358 <main+0xa4>
	      {
	          buffer_full = 1;
 8001352:	4ba6      	ldr	r3, [pc, #664]	@ (80015ec <main+0x338>)
 8001354:	2201      	movs	r2, #1
 8001356:	701a      	strb	r2, [r3, #0]
	      }

	      if (buffer_full)
 8001358:	4ba4      	ldr	r3, [pc, #656]	@ (80015ec <main+0x338>)
 800135a:	781b      	ldrb	r3, [r3, #0]
 800135c:	2b00      	cmp	r3, #0
 800135e:	d0c1      	beq.n	80012e4 <main+0x30>
	      {
	          // ----------- DC Removal + Window -----------
	          float mean = 0.0f;
 8001360:	f04f 0300 	mov.w	r3, #0
 8001364:	637b      	str	r3, [r7, #52]	@ 0x34

	          for (int i = 0; i < FFT_SIZE; i++)
 8001366:	2300      	movs	r3, #0
 8001368:	633b      	str	r3, [r7, #48]	@ 0x30
 800136a:	e00e      	b.n	800138a <main+0xd6>
	              mean += accel_buffer[i];
 800136c:	4a9e      	ldr	r2, [pc, #632]	@ (80015e8 <main+0x334>)
 800136e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001370:	009b      	lsls	r3, r3, #2
 8001372:	4413      	add	r3, r2
 8001374:	edd3 7a00 	vldr	s15, [r3]
 8001378:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 800137c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001380:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
	          for (int i = 0; i < FFT_SIZE; i++)
 8001384:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001386:	3301      	adds	r3, #1
 8001388:	633b      	str	r3, [r7, #48]	@ 0x30
 800138a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800138c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001390:	dbec      	blt.n	800136c <main+0xb8>

	          mean /= FFT_SIZE;
 8001392:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8001396:	eddf 6a96 	vldr	s13, [pc, #600]	@ 80015f0 <main+0x33c>
 800139a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800139e:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

	          for (int i = 0; i < FFT_SIZE; i++)
 80013a2:	2300      	movs	r3, #0
 80013a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80013a6:	e033      	b.n	8001410 <main+0x15c>
	          {
	              float window = 0.5f *
	                  (1.0f - arm_cos_f32((2.0f * PI * i) / (FFT_SIZE - 1)));
 80013a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013aa:	ee07 3a90 	vmov	s15, r3
 80013ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013b2:	ed9f 7a90 	vldr	s14, [pc, #576]	@ 80015f4 <main+0x340>
 80013b6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013ba:	eddf 6a8f 	vldr	s13, [pc, #572]	@ 80015f8 <main+0x344>
 80013be:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80013c2:	eeb0 0a47 	vmov.f32	s0, s14
 80013c6:	f003 fe19 	bl	8004ffc <arm_cos_f32>
 80013ca:	eef0 7a40 	vmov.f32	s15, s0
 80013ce:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80013d2:	ee77 7a67 	vsub.f32	s15, s14, s15
	              float window = 0.5f *
 80013d6:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80013da:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013de:	edc7 7a01 	vstr	s15, [r7, #4]

	              fft_input[i] = (accel_buffer[i] - mean) * window;
 80013e2:	4a81      	ldr	r2, [pc, #516]	@ (80015e8 <main+0x334>)
 80013e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013e6:	009b      	lsls	r3, r3, #2
 80013e8:	4413      	add	r3, r2
 80013ea:	ed93 7a00 	vldr	s14, [r3]
 80013ee:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80013f2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80013f6:	edd7 7a01 	vldr	s15, [r7, #4]
 80013fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013fe:	4a7f      	ldr	r2, [pc, #508]	@ (80015fc <main+0x348>)
 8001400:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001402:	009b      	lsls	r3, r3, #2
 8001404:	4413      	add	r3, r2
 8001406:	edc3 7a00 	vstr	s15, [r3]
	          for (int i = 0; i < FFT_SIZE; i++)
 800140a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800140c:	3301      	adds	r3, #1
 800140e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001410:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001412:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001416:	dbc7      	blt.n	80013a8 <main+0xf4>
	          }

	          // ----------- FFT -----------
	          arm_rfft_fast_f32(&fft_instance, fft_input, fft_output, 0);
 8001418:	2300      	movs	r3, #0
 800141a:	4a79      	ldr	r2, [pc, #484]	@ (8001600 <main+0x34c>)
 800141c:	4977      	ldr	r1, [pc, #476]	@ (80015fc <main+0x348>)
 800141e:	486d      	ldr	r0, [pc, #436]	@ (80015d4 <main+0x320>)
 8001420:	f003 f898 	bl	8004554 <arm_rfft_fast_f32>
	          arm_cmplx_mag_f32(fft_output, fft_mag, FFT_SIZE/2);
 8001424:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001428:	4976      	ldr	r1, [pc, #472]	@ (8001604 <main+0x350>)
 800142a:	4875      	ldr	r0, [pc, #468]	@ (8001600 <main+0x34c>)
 800142c:	f003 fcfe 	bl	8004e2c <arm_cmplx_mag_f32>

	          float rms = 0.0f;
 8001430:	f04f 0300 	mov.w	r3, #0
 8001434:	62bb      	str	r3, [r7, #40]	@ 0x28

	          for (int i = 0; i < FFT_SIZE; i++)
 8001436:	2300      	movs	r3, #0
 8001438:	627b      	str	r3, [r7, #36]	@ 0x24
 800143a:	e016      	b.n	800146a <main+0x1b6>
	          {
	              rms += fft_input[i] * fft_input[i];
 800143c:	4a6f      	ldr	r2, [pc, #444]	@ (80015fc <main+0x348>)
 800143e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001440:	009b      	lsls	r3, r3, #2
 8001442:	4413      	add	r3, r2
 8001444:	ed93 7a00 	vldr	s14, [r3]
 8001448:	4a6c      	ldr	r2, [pc, #432]	@ (80015fc <main+0x348>)
 800144a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800144c:	009b      	lsls	r3, r3, #2
 800144e:	4413      	add	r3, r2
 8001450:	edd3 7a00 	vldr	s15, [r3]
 8001454:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001458:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800145c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001460:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
	          for (int i = 0; i < FFT_SIZE; i++)
 8001464:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001466:	3301      	adds	r3, #1
 8001468:	627b      	str	r3, [r7, #36]	@ 0x24
 800146a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800146c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001470:	dbe4      	blt.n	800143c <main+0x188>
	          }

	          rms = sqrtf(rms / FFT_SIZE);
 8001472:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001476:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 80015f0 <main+0x33c>
 800147a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800147e:	eeb0 0a47 	vmov.f32	s0, s14
 8001482:	f008 fc87 	bl	8009d94 <sqrtf>
 8001486:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28
	          snprintf(buf, sizeof(buf),
 800148a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800148c:	f7ff f8c4 	bl	8000618 <__aeabi_f2d>
 8001490:	4602      	mov	r2, r0
 8001492:	460b      	mov	r3, r1
 8001494:	e9cd 2300 	strd	r2, r3, [sp]
 8001498:	4a5b      	ldr	r2, [pc, #364]	@ (8001608 <main+0x354>)
 800149a:	21c8      	movs	r1, #200	@ 0xc8
 800149c:	485b      	ldr	r0, [pc, #364]	@ (800160c <main+0x358>)
 800149e:	f005 f805 	bl	80064ac <sniprintf>
	         	                   "RMS Value: %.2f Hz\r\n",
	         	                   rms);

	         	          HAL_UART_Transmit(&huart1,
	         	                            (uint8_t*)buf,
	         	                            strlen(buf),
 80014a2:	485a      	ldr	r0, [pc, #360]	@ (800160c <main+0x358>)
 80014a4:	f7fe ff4c 	bl	8000340 <strlen>
 80014a8:	4603      	mov	r3, r0
	         	          HAL_UART_Transmit(&huart1,
 80014aa:	b29a      	uxth	r2, r3
 80014ac:	f04f 33ff 	mov.w	r3, #4294967295
 80014b0:	4956      	ldr	r1, [pc, #344]	@ (800160c <main+0x358>)
 80014b2:	4857      	ldr	r0, [pc, #348]	@ (8001610 <main+0x35c>)
 80014b4:	f002 fc10 	bl	8003cd8 <HAL_UART_Transmit>
	         	                            HAL_MAX_DELAY);

	          // ----------- Find Peak -----------
	          float max_val = 0;
 80014b8:	f04f 0300 	mov.w	r3, #0
 80014bc:	623b      	str	r3, [r7, #32]
	          uint32_t max_index = 0;
 80014be:	2300      	movs	r3, #0
 80014c0:	61fb      	str	r3, [r7, #28]

	          for (int i = 1; i < FFT_SIZE/2; i++)
 80014c2:	2301      	movs	r3, #1
 80014c4:	61bb      	str	r3, [r7, #24]
 80014c6:	e02f      	b.n	8001528 <main+0x274>
	          {
	        	  float freq = (i * SAMPLE_RATE_HZ) / FFT_SIZE;
 80014c8:	69bb      	ldr	r3, [r7, #24]
 80014ca:	ee07 3a90 	vmov	s15, r3
 80014ce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014d2:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 8001614 <main+0x360>
 80014d6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80014da:	eddf 6a45 	vldr	s13, [pc, #276]	@ 80015f0 <main+0x33c>
 80014de:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014e2:	edc7 7a02 	vstr	s15, [r7, #8]

	        	      if (freq > 10.0f)   // Ignore high frequency noise
 80014e6:	edd7 7a02 	vldr	s15, [r7, #8]
 80014ea:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80014ee:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014f6:	dc1b      	bgt.n	8001530 <main+0x27c>
	        	          break;
	              if (fft_mag[i] > max_val)
 80014f8:	4a42      	ldr	r2, [pc, #264]	@ (8001604 <main+0x350>)
 80014fa:	69bb      	ldr	r3, [r7, #24]
 80014fc:	009b      	lsls	r3, r3, #2
 80014fe:	4413      	add	r3, r2
 8001500:	edd3 7a00 	vldr	s15, [r3]
 8001504:	ed97 7a08 	vldr	s14, [r7, #32]
 8001508:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800150c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001510:	d507      	bpl.n	8001522 <main+0x26e>
	              {
	                  max_val = fft_mag[i];
 8001512:	4a3c      	ldr	r2, [pc, #240]	@ (8001604 <main+0x350>)
 8001514:	69bb      	ldr	r3, [r7, #24]
 8001516:	009b      	lsls	r3, r3, #2
 8001518:	4413      	add	r3, r2
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	623b      	str	r3, [r7, #32]
	                  max_index = i;
 800151e:	69bb      	ldr	r3, [r7, #24]
 8001520:	61fb      	str	r3, [r7, #28]
	          for (int i = 1; i < FFT_SIZE/2; i++)
 8001522:	69bb      	ldr	r3, [r7, #24]
 8001524:	3301      	adds	r3, #1
 8001526:	61bb      	str	r3, [r7, #24]
 8001528:	69bb      	ldr	r3, [r7, #24]
 800152a:	2bff      	cmp	r3, #255	@ 0xff
 800152c:	ddcc      	ble.n	80014c8 <main+0x214>
 800152e:	e000      	b.n	8001532 <main+0x27e>
	        	          break;
 8001530:	bf00      	nop
	              }
	          }

	          float dominant_freq =
	              (max_index * SAMPLE_RATE_HZ) / FFT_SIZE;
 8001532:	69fb      	ldr	r3, [r7, #28]
 8001534:	ee07 3a90 	vmov	s15, r3
 8001538:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800153c:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 8001614 <main+0x360>
 8001540:	ee27 7a87 	vmul.f32	s14, s15, s14
	          float dominant_freq =
 8001544:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 80015f0 <main+0x33c>
 8001548:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800154c:	edc7 7a05 	vstr	s15, [r7, #20]

	          if (rms < 0.8f)
 8001550:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001554:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8001624 <main+0x370>
 8001558:	eef4 7ac7 	vcmpe.f32	s15, s14
 800155c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001560:	d502      	bpl.n	8001568 <main+0x2b4>
	          {
	              dominant_freq = 0.0f;  // No motion
 8001562:	f04f 0300 	mov.w	r3, #0
 8001566:	617b      	str	r3, [r7, #20]
	          }

	          static float last_freq = 0;
	          static uint8_t stable_count = 0;

	          if (fabs(dominant_freq - last_freq) < 0.5f)
 8001568:	4b2b      	ldr	r3, [pc, #172]	@ (8001618 <main+0x364>)
 800156a:	edd3 7a00 	vldr	s15, [r3]
 800156e:	ed97 7a05 	vldr	s14, [r7, #20]
 8001572:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001576:	eef0 7ae7 	vabs.f32	s15, s15
 800157a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800157e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001582:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001586:	d506      	bpl.n	8001596 <main+0x2e2>
	          {
	              stable_count++;
 8001588:	4b24      	ldr	r3, [pc, #144]	@ (800161c <main+0x368>)
 800158a:	781b      	ldrb	r3, [r3, #0]
 800158c:	3301      	adds	r3, #1
 800158e:	b2da      	uxtb	r2, r3
 8001590:	4b22      	ldr	r3, [pc, #136]	@ (800161c <main+0x368>)
 8001592:	701a      	strb	r2, [r3, #0]
 8001594:	e002      	b.n	800159c <main+0x2e8>
	          }
	          else
	          {
	              stable_count = 0;
 8001596:	4b21      	ldr	r3, [pc, #132]	@ (800161c <main+0x368>)
 8001598:	2200      	movs	r2, #0
 800159a:	701a      	strb	r2, [r3, #0]
	          }

	          last_freq = dominant_freq;
 800159c:	4a1e      	ldr	r2, [pc, #120]	@ (8001618 <main+0x364>)
 800159e:	697b      	ldr	r3, [r7, #20]
 80015a0:	6013      	str	r3, [r2, #0]

	          if (stable_count < 4)
 80015a2:	4b1e      	ldr	r3, [pc, #120]	@ (800161c <main+0x368>)
 80015a4:	781b      	ldrb	r3, [r3, #0]
 80015a6:	2b03      	cmp	r3, #3
 80015a8:	d802      	bhi.n	80015b0 <main+0x2fc>
	          {
	              dominant_freq = 0;   // Ignore unstable spike
 80015aa:	f04f 0300 	mov.w	r3, #0
 80015ae:	617b      	str	r3, [r7, #20]
	          }

	          if (stable_count >= 4)
 80015b0:	4b1a      	ldr	r3, [pc, #104]	@ (800161c <main+0x368>)
 80015b2:	781b      	ldrb	r3, [r3, #0]
 80015b4:	2b03      	cmp	r3, #3
 80015b6:	d965      	bls.n	8001684 <main+0x3d0>
	          {
	              if (rms < 0.8f)
 80015b8:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80015bc:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8001624 <main+0x370>
 80015c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015c8:	d530      	bpl.n	800162c <main+0x378>
	              {
	                  current_state = STATE_STANDING;
 80015ca:	4b15      	ldr	r3, [pc, #84]	@ (8001620 <main+0x36c>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	701a      	strb	r2, [r3, #0]
 80015d0:	e05c      	b.n	800168c <main+0x3d8>
 80015d2:	bf00      	nop
 80015d4:	20001df4 	.word	0x20001df4
 80015d8:	20001eb4 	.word	0x20001eb4
 80015dc:	20001eb8 	.word	0x20001eb8
 80015e0:	20001ebc 	.word	0x20001ebc
 80015e4:	20001df0 	.word	0x20001df0
 80015e8:	200001f0 	.word	0x200001f0
 80015ec:	20001df2 	.word	0x20001df2
 80015f0:	44000000 	.word	0x44000000
 80015f4:	40c90fdb 	.word	0x40c90fdb
 80015f8:	43ff8000 	.word	0x43ff8000
 80015fc:	200009f0 	.word	0x200009f0
 8001600:	200011f0 	.word	0x200011f0
 8001604:	200019f0 	.word	0x200019f0
 8001608:	08009df0 	.word	0x08009df0
 800160c:	20001ec0 	.word	0x20001ec0
 8001610:	20001e64 	.word	0x20001e64
 8001614:	42c80000 	.word	0x42c80000
 8001618:	20001f88 	.word	0x20001f88
 800161c:	20001f8c 	.word	0x20001f8c
 8001620:	20001e0c 	.word	0x20001e0c
 8001624:	3f4ccccd 	.word	0x3f4ccccd
 8001628:	40733333 	.word	0x40733333
	              }
	              else if (dominant_freq >= 0.8f && dominant_freq < 3.8f)
 800162c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001630:	ed1f 7a04 	vldr	s14, [pc, #-16]	@ 8001624 <main+0x370>
 8001634:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001638:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800163c:	db0c      	blt.n	8001658 <main+0x3a4>
 800163e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001642:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8001628 <main+0x374>
 8001646:	eef4 7ac7 	vcmpe.f32	s15, s14
 800164a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800164e:	d503      	bpl.n	8001658 <main+0x3a4>
	              {
	                  current_state = STATE_WALKING;
 8001650:	4b40      	ldr	r3, [pc, #256]	@ (8001754 <main+0x4a0>)
 8001652:	2201      	movs	r2, #1
 8001654:	701a      	strb	r2, [r3, #0]
 8001656:	e019      	b.n	800168c <main+0x3d8>
	              }
	              else if (dominant_freq >= 3.8f && dominant_freq <= 10.0f)
 8001658:	edd7 7a05 	vldr	s15, [r7, #20]
 800165c:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 8001758 <main+0x4a4>
 8001660:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001664:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001668:	db10      	blt.n	800168c <main+0x3d8>
 800166a:	edd7 7a05 	vldr	s15, [r7, #20]
 800166e:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001672:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001676:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800167a:	d807      	bhi.n	800168c <main+0x3d8>
	              {
	                  current_state = STATE_RUNNING;
 800167c:	4b35      	ldr	r3, [pc, #212]	@ (8001754 <main+0x4a0>)
 800167e:	2202      	movs	r2, #2
 8001680:	701a      	strb	r2, [r3, #0]
 8001682:	e003      	b.n	800168c <main+0x3d8>
	              }
	          }
	          else
	          {
	              // Not stable  do not change state
	              current_state = previous_state;
 8001684:	4b35      	ldr	r3, [pc, #212]	@ (800175c <main+0x4a8>)
 8001686:	781a      	ldrb	r2, [r3, #0]
 8001688:	4b32      	ldr	r3, [pc, #200]	@ (8001754 <main+0x4a0>)
 800168a:	701a      	strb	r2, [r3, #0]





	          snprintf(buf, sizeof(buf),
 800168c:	6978      	ldr	r0, [r7, #20]
 800168e:	f7fe ffc3 	bl	8000618 <__aeabi_f2d>
 8001692:	4602      	mov	r2, r0
 8001694:	460b      	mov	r3, r1
 8001696:	e9cd 2300 	strd	r2, r3, [sp]
 800169a:	4a31      	ldr	r2, [pc, #196]	@ (8001760 <main+0x4ac>)
 800169c:	21c8      	movs	r1, #200	@ 0xc8
 800169e:	4831      	ldr	r0, [pc, #196]	@ (8001764 <main+0x4b0>)
 80016a0:	f004 ff04 	bl	80064ac <sniprintf>
	                   "Dominant Frequency: %.2f Hz\r\n",
	                   dominant_freq);

	          HAL_UART_Transmit(&huart1,
	                            (uint8_t*)buf,
	                            strlen(buf),
 80016a4:	482f      	ldr	r0, [pc, #188]	@ (8001764 <main+0x4b0>)
 80016a6:	f7fe fe4b 	bl	8000340 <strlen>
 80016aa:	4603      	mov	r3, r0
	          HAL_UART_Transmit(&huart1,
 80016ac:	b29a      	uxth	r2, r3
 80016ae:	f04f 33ff 	mov.w	r3, #4294967295
 80016b2:	492c      	ldr	r1, [pc, #176]	@ (8001764 <main+0x4b0>)
 80016b4:	482c      	ldr	r0, [pc, #176]	@ (8001768 <main+0x4b4>)
 80016b6:	f002 fb0f 	bl	8003cd8 <HAL_UART_Transmit>
	                            HAL_MAX_DELAY);

	          if (current_state != previous_state)
 80016ba:	4b26      	ldr	r3, [pc, #152]	@ (8001754 <main+0x4a0>)
 80016bc:	781a      	ldrb	r2, [r3, #0]
 80016be:	4b27      	ldr	r3, [pc, #156]	@ (800175c <main+0x4a8>)
 80016c0:	781b      	ldrb	r3, [r3, #0]
 80016c2:	429a      	cmp	r2, r3
 80016c4:	d028      	beq.n	8001718 <main+0x464>
	          {
	              switch(current_state)
 80016c6:	4b23      	ldr	r3, [pc, #140]	@ (8001754 <main+0x4a0>)
 80016c8:	781b      	ldrb	r3, [r3, #0]
 80016ca:	2b02      	cmp	r3, #2
 80016cc:	d010      	beq.n	80016f0 <main+0x43c>
 80016ce:	2b02      	cmp	r3, #2
 80016d0:	dc13      	bgt.n	80016fa <main+0x446>
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d002      	beq.n	80016dc <main+0x428>
 80016d6:	2b01      	cmp	r3, #1
 80016d8:	d005      	beq.n	80016e6 <main+0x432>
 80016da:	e00e      	b.n	80016fa <main+0x446>
	              {
	                  case STATE_STANDING:
	                      sprintf(buf, "STANDING\r\n");
 80016dc:	4923      	ldr	r1, [pc, #140]	@ (800176c <main+0x4b8>)
 80016de:	4821      	ldr	r0, [pc, #132]	@ (8001764 <main+0x4b0>)
 80016e0:	f004 ff1a 	bl	8006518 <siprintf>
	                      break;
 80016e4:	e009      	b.n	80016fa <main+0x446>

	                  case STATE_WALKING:
	                      sprintf(buf, "WALKING DETECTED\r\n");
 80016e6:	4922      	ldr	r1, [pc, #136]	@ (8001770 <main+0x4bc>)
 80016e8:	481e      	ldr	r0, [pc, #120]	@ (8001764 <main+0x4b0>)
 80016ea:	f004 ff15 	bl	8006518 <siprintf>
	                      break;
 80016ee:	e004      	b.n	80016fa <main+0x446>

	                  case STATE_RUNNING:
	                      sprintf(buf, "RUNNING DETECTED\r\n");
 80016f0:	4920      	ldr	r1, [pc, #128]	@ (8001774 <main+0x4c0>)
 80016f2:	481c      	ldr	r0, [pc, #112]	@ (8001764 <main+0x4b0>)
 80016f4:	f004 ff10 	bl	8006518 <siprintf>
	                      break;
 80016f8:	bf00      	nop
	              }

	              HAL_UART_Transmit(&huart1,
	                                (uint8_t*)buf,
	                                strlen(buf),
 80016fa:	481a      	ldr	r0, [pc, #104]	@ (8001764 <main+0x4b0>)
 80016fc:	f7fe fe20 	bl	8000340 <strlen>
 8001700:	4603      	mov	r3, r0
	              HAL_UART_Transmit(&huart1,
 8001702:	b29a      	uxth	r2, r3
 8001704:	f04f 33ff 	mov.w	r3, #4294967295
 8001708:	4916      	ldr	r1, [pc, #88]	@ (8001764 <main+0x4b0>)
 800170a:	4817      	ldr	r0, [pc, #92]	@ (8001768 <main+0x4b4>)
 800170c:	f002 fae4 	bl	8003cd8 <HAL_UART_Transmit>
	                                HAL_MAX_DELAY);

	              previous_state = current_state;
 8001710:	4b10      	ldr	r3, [pc, #64]	@ (8001754 <main+0x4a0>)
 8001712:	781a      	ldrb	r2, [r3, #0]
 8001714:	4b11      	ldr	r3, [pc, #68]	@ (800175c <main+0x4a8>)
 8001716:	701a      	strb	r2, [r3, #0]
	          }


	          // ----------- Overlap Shift -----------
	          // Move last 256 samples to beginning
	          for (int i = 0; i < OVERLAP_SIZE; i++)
 8001718:	2300      	movs	r3, #0
 800171a:	613b      	str	r3, [r7, #16]
 800171c:	e00e      	b.n	800173c <main+0x488>
	          {
	              accel_buffer[i] = accel_buffer[i + OVERLAP_SIZE];
 800171e:	693b      	ldr	r3, [r7, #16]
 8001720:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001724:	4a14      	ldr	r2, [pc, #80]	@ (8001778 <main+0x4c4>)
 8001726:	009b      	lsls	r3, r3, #2
 8001728:	4413      	add	r3, r2
 800172a:	681a      	ldr	r2, [r3, #0]
 800172c:	4912      	ldr	r1, [pc, #72]	@ (8001778 <main+0x4c4>)
 800172e:	693b      	ldr	r3, [r7, #16]
 8001730:	009b      	lsls	r3, r3, #2
 8001732:	440b      	add	r3, r1
 8001734:	601a      	str	r2, [r3, #0]
	          for (int i = 0; i < OVERLAP_SIZE; i++)
 8001736:	693b      	ldr	r3, [r7, #16]
 8001738:	3301      	adds	r3, #1
 800173a:	613b      	str	r3, [r7, #16]
 800173c:	693b      	ldr	r3, [r7, #16]
 800173e:	2bff      	cmp	r3, #255	@ 0xff
 8001740:	dded      	ble.n	800171e <main+0x46a>
	          }

	          sample_index = OVERLAP_SIZE;
 8001742:	4b0e      	ldr	r3, [pc, #56]	@ (800177c <main+0x4c8>)
 8001744:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001748:	801a      	strh	r2, [r3, #0]
	          buffer_full = 0;
 800174a:	4b0d      	ldr	r3, [pc, #52]	@ (8001780 <main+0x4cc>)
 800174c:	2200      	movs	r2, #0
 800174e:	701a      	strb	r2, [r3, #0]
  {
 8001750:	e5c8      	b.n	80012e4 <main+0x30>
 8001752:	bf00      	nop
 8001754:	20001e0c 	.word	0x20001e0c
 8001758:	40733333 	.word	0x40733333
 800175c:	20001e0d 	.word	0x20001e0d
 8001760:	08009e08 	.word	0x08009e08
 8001764:	20001ec0 	.word	0x20001ec0
 8001768:	20001e64 	.word	0x20001e64
 800176c:	08009e28 	.word	0x08009e28
 8001770:	08009e34 	.word	0x08009e34
 8001774:	08009e48 	.word	0x08009e48
 8001778:	200001f0 	.word	0x200001f0
 800177c:	20001df0 	.word	0x20001df0
 8001780:	20001df2 	.word	0x20001df2

08001784 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b094      	sub	sp, #80	@ 0x50
 8001788:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800178a:	f107 0320 	add.w	r3, r7, #32
 800178e:	2230      	movs	r2, #48	@ 0x30
 8001790:	2100      	movs	r1, #0
 8001792:	4618      	mov	r0, r3
 8001794:	f004 ff25 	bl	80065e2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001798:	f107 030c 	add.w	r3, r7, #12
 800179c:	2200      	movs	r2, #0
 800179e:	601a      	str	r2, [r3, #0]
 80017a0:	605a      	str	r2, [r3, #4]
 80017a2:	609a      	str	r2, [r3, #8]
 80017a4:	60da      	str	r2, [r3, #12]
 80017a6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80017a8:	2300      	movs	r3, #0
 80017aa:	60bb      	str	r3, [r7, #8]
 80017ac:	4b23      	ldr	r3, [pc, #140]	@ (800183c <SystemClock_Config+0xb8>)
 80017ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017b0:	4a22      	ldr	r2, [pc, #136]	@ (800183c <SystemClock_Config+0xb8>)
 80017b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017b6:	6413      	str	r3, [r2, #64]	@ 0x40
 80017b8:	4b20      	ldr	r3, [pc, #128]	@ (800183c <SystemClock_Config+0xb8>)
 80017ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017c0:	60bb      	str	r3, [r7, #8]
 80017c2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80017c4:	2300      	movs	r3, #0
 80017c6:	607b      	str	r3, [r7, #4]
 80017c8:	4b1d      	ldr	r3, [pc, #116]	@ (8001840 <SystemClock_Config+0xbc>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80017d0:	4a1b      	ldr	r2, [pc, #108]	@ (8001840 <SystemClock_Config+0xbc>)
 80017d2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80017d6:	6013      	str	r3, [r2, #0]
 80017d8:	4b19      	ldr	r3, [pc, #100]	@ (8001840 <SystemClock_Config+0xbc>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80017e0:	607b      	str	r3, [r7, #4]
 80017e2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80017e4:	2302      	movs	r3, #2
 80017e6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80017e8:	2301      	movs	r3, #1
 80017ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80017ec:	2310      	movs	r3, #16
 80017ee:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80017f0:	2300      	movs	r3, #0
 80017f2:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017f4:	f107 0320 	add.w	r3, r7, #32
 80017f8:	4618      	mov	r0, r3
 80017fa:	f001 fdc5 	bl	8003388 <HAL_RCC_OscConfig>
 80017fe:	4603      	mov	r3, r0
 8001800:	2b00      	cmp	r3, #0
 8001802:	d001      	beq.n	8001808 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001804:	f000 f8ac 	bl	8001960 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001808:	230f      	movs	r3, #15
 800180a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800180c:	2300      	movs	r3, #0
 800180e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001810:	2300      	movs	r3, #0
 8001812:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001814:	2300      	movs	r3, #0
 8001816:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001818:	2300      	movs	r3, #0
 800181a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800181c:	f107 030c 	add.w	r3, r7, #12
 8001820:	2100      	movs	r1, #0
 8001822:	4618      	mov	r0, r3
 8001824:	f002 f828 	bl	8003878 <HAL_RCC_ClockConfig>
 8001828:	4603      	mov	r3, r0
 800182a:	2b00      	cmp	r3, #0
 800182c:	d001      	beq.n	8001832 <SystemClock_Config+0xae>
  {
    Error_Handler();
 800182e:	f000 f897 	bl	8001960 <Error_Handler>
  }
}
 8001832:	bf00      	nop
 8001834:	3750      	adds	r7, #80	@ 0x50
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	40023800 	.word	0x40023800
 8001840:	40007000 	.word	0x40007000

08001844 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001848:	4b12      	ldr	r3, [pc, #72]	@ (8001894 <MX_I2C1_Init+0x50>)
 800184a:	4a13      	ldr	r2, [pc, #76]	@ (8001898 <MX_I2C1_Init+0x54>)
 800184c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800184e:	4b11      	ldr	r3, [pc, #68]	@ (8001894 <MX_I2C1_Init+0x50>)
 8001850:	4a12      	ldr	r2, [pc, #72]	@ (800189c <MX_I2C1_Init+0x58>)
 8001852:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001854:	4b0f      	ldr	r3, [pc, #60]	@ (8001894 <MX_I2C1_Init+0x50>)
 8001856:	2200      	movs	r2, #0
 8001858:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800185a:	4b0e      	ldr	r3, [pc, #56]	@ (8001894 <MX_I2C1_Init+0x50>)
 800185c:	2200      	movs	r2, #0
 800185e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001860:	4b0c      	ldr	r3, [pc, #48]	@ (8001894 <MX_I2C1_Init+0x50>)
 8001862:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001866:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001868:	4b0a      	ldr	r3, [pc, #40]	@ (8001894 <MX_I2C1_Init+0x50>)
 800186a:	2200      	movs	r2, #0
 800186c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800186e:	4b09      	ldr	r3, [pc, #36]	@ (8001894 <MX_I2C1_Init+0x50>)
 8001870:	2200      	movs	r2, #0
 8001872:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001874:	4b07      	ldr	r3, [pc, #28]	@ (8001894 <MX_I2C1_Init+0x50>)
 8001876:	2200      	movs	r2, #0
 8001878:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800187a:	4b06      	ldr	r3, [pc, #24]	@ (8001894 <MX_I2C1_Init+0x50>)
 800187c:	2200      	movs	r2, #0
 800187e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001880:	4804      	ldr	r0, [pc, #16]	@ (8001894 <MX_I2C1_Init+0x50>)
 8001882:	f000 fd5d 	bl	8002340 <HAL_I2C_Init>
 8001886:	4603      	mov	r3, r0
 8001888:	2b00      	cmp	r3, #0
 800188a:	d001      	beq.n	8001890 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800188c:	f000 f868 	bl	8001960 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001890:	bf00      	nop
 8001892:	bd80      	pop	{r7, pc}
 8001894:	20001e10 	.word	0x20001e10
 8001898:	40005400 	.word	0x40005400
 800189c:	000186a0 	.word	0x000186a0

080018a0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80018a4:	4b11      	ldr	r3, [pc, #68]	@ (80018ec <MX_USART1_UART_Init+0x4c>)
 80018a6:	4a12      	ldr	r2, [pc, #72]	@ (80018f0 <MX_USART1_UART_Init+0x50>)
 80018a8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80018aa:	4b10      	ldr	r3, [pc, #64]	@ (80018ec <MX_USART1_UART_Init+0x4c>)
 80018ac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80018b0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80018b2:	4b0e      	ldr	r3, [pc, #56]	@ (80018ec <MX_USART1_UART_Init+0x4c>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80018b8:	4b0c      	ldr	r3, [pc, #48]	@ (80018ec <MX_USART1_UART_Init+0x4c>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80018be:	4b0b      	ldr	r3, [pc, #44]	@ (80018ec <MX_USART1_UART_Init+0x4c>)
 80018c0:	2200      	movs	r2, #0
 80018c2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80018c4:	4b09      	ldr	r3, [pc, #36]	@ (80018ec <MX_USART1_UART_Init+0x4c>)
 80018c6:	220c      	movs	r2, #12
 80018c8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018ca:	4b08      	ldr	r3, [pc, #32]	@ (80018ec <MX_USART1_UART_Init+0x4c>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80018d0:	4b06      	ldr	r3, [pc, #24]	@ (80018ec <MX_USART1_UART_Init+0x4c>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80018d6:	4805      	ldr	r0, [pc, #20]	@ (80018ec <MX_USART1_UART_Init+0x4c>)
 80018d8:	f002 f9ae 	bl	8003c38 <HAL_UART_Init>
 80018dc:	4603      	mov	r3, r0
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d001      	beq.n	80018e6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80018e2:	f000 f83d 	bl	8001960 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80018e6:	bf00      	nop
 80018e8:	bd80      	pop	{r7, pc}
 80018ea:	bf00      	nop
 80018ec:	20001e64 	.word	0x20001e64
 80018f0:	40011000 	.word	0x40011000

080018f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80018f4:	b480      	push	{r7}
 80018f6:	b085      	sub	sp, #20
 80018f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80018fa:	2300      	movs	r3, #0
 80018fc:	60fb      	str	r3, [r7, #12]
 80018fe:	4b17      	ldr	r3, [pc, #92]	@ (800195c <MX_GPIO_Init+0x68>)
 8001900:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001902:	4a16      	ldr	r2, [pc, #88]	@ (800195c <MX_GPIO_Init+0x68>)
 8001904:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001908:	6313      	str	r3, [r2, #48]	@ 0x30
 800190a:	4b14      	ldr	r3, [pc, #80]	@ (800195c <MX_GPIO_Init+0x68>)
 800190c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800190e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001912:	60fb      	str	r3, [r7, #12]
 8001914:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001916:	2300      	movs	r3, #0
 8001918:	60bb      	str	r3, [r7, #8]
 800191a:	4b10      	ldr	r3, [pc, #64]	@ (800195c <MX_GPIO_Init+0x68>)
 800191c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800191e:	4a0f      	ldr	r2, [pc, #60]	@ (800195c <MX_GPIO_Init+0x68>)
 8001920:	f043 0301 	orr.w	r3, r3, #1
 8001924:	6313      	str	r3, [r2, #48]	@ 0x30
 8001926:	4b0d      	ldr	r3, [pc, #52]	@ (800195c <MX_GPIO_Init+0x68>)
 8001928:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800192a:	f003 0301 	and.w	r3, r3, #1
 800192e:	60bb      	str	r3, [r7, #8]
 8001930:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001932:	2300      	movs	r3, #0
 8001934:	607b      	str	r3, [r7, #4]
 8001936:	4b09      	ldr	r3, [pc, #36]	@ (800195c <MX_GPIO_Init+0x68>)
 8001938:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800193a:	4a08      	ldr	r2, [pc, #32]	@ (800195c <MX_GPIO_Init+0x68>)
 800193c:	f043 0302 	orr.w	r3, r3, #2
 8001940:	6313      	str	r3, [r2, #48]	@ 0x30
 8001942:	4b06      	ldr	r3, [pc, #24]	@ (800195c <MX_GPIO_Init+0x68>)
 8001944:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001946:	f003 0302 	and.w	r3, r3, #2
 800194a:	607b      	str	r3, [r7, #4]
 800194c:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800194e:	bf00      	nop
 8001950:	3714      	adds	r7, #20
 8001952:	46bd      	mov	sp, r7
 8001954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001958:	4770      	bx	lr
 800195a:	bf00      	nop
 800195c:	40023800 	.word	0x40023800

08001960 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001960:	b480      	push	{r7}
 8001962:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001964:	b672      	cpsid	i
}
 8001966:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001968:	bf00      	nop
 800196a:	e7fd      	b.n	8001968 <Error_Handler+0x8>

0800196c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800196c:	b480      	push	{r7}
 800196e:	b083      	sub	sp, #12
 8001970:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001972:	2300      	movs	r3, #0
 8001974:	607b      	str	r3, [r7, #4]
 8001976:	4b10      	ldr	r3, [pc, #64]	@ (80019b8 <HAL_MspInit+0x4c>)
 8001978:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800197a:	4a0f      	ldr	r2, [pc, #60]	@ (80019b8 <HAL_MspInit+0x4c>)
 800197c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001980:	6453      	str	r3, [r2, #68]	@ 0x44
 8001982:	4b0d      	ldr	r3, [pc, #52]	@ (80019b8 <HAL_MspInit+0x4c>)
 8001984:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001986:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800198a:	607b      	str	r3, [r7, #4]
 800198c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800198e:	2300      	movs	r3, #0
 8001990:	603b      	str	r3, [r7, #0]
 8001992:	4b09      	ldr	r3, [pc, #36]	@ (80019b8 <HAL_MspInit+0x4c>)
 8001994:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001996:	4a08      	ldr	r2, [pc, #32]	@ (80019b8 <HAL_MspInit+0x4c>)
 8001998:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800199c:	6413      	str	r3, [r2, #64]	@ 0x40
 800199e:	4b06      	ldr	r3, [pc, #24]	@ (80019b8 <HAL_MspInit+0x4c>)
 80019a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019a6:	603b      	str	r3, [r7, #0]
 80019a8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019aa:	bf00      	nop
 80019ac:	370c      	adds	r7, #12
 80019ae:	46bd      	mov	sp, r7
 80019b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b4:	4770      	bx	lr
 80019b6:	bf00      	nop
 80019b8:	40023800 	.word	0x40023800

080019bc <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b08a      	sub	sp, #40	@ 0x28
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019c4:	f107 0314 	add.w	r3, r7, #20
 80019c8:	2200      	movs	r2, #0
 80019ca:	601a      	str	r2, [r3, #0]
 80019cc:	605a      	str	r2, [r3, #4]
 80019ce:	609a      	str	r2, [r3, #8]
 80019d0:	60da      	str	r2, [r3, #12]
 80019d2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	4a19      	ldr	r2, [pc, #100]	@ (8001a40 <HAL_I2C_MspInit+0x84>)
 80019da:	4293      	cmp	r3, r2
 80019dc:	d12b      	bne.n	8001a36 <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019de:	2300      	movs	r3, #0
 80019e0:	613b      	str	r3, [r7, #16]
 80019e2:	4b18      	ldr	r3, [pc, #96]	@ (8001a44 <HAL_I2C_MspInit+0x88>)
 80019e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019e6:	4a17      	ldr	r2, [pc, #92]	@ (8001a44 <HAL_I2C_MspInit+0x88>)
 80019e8:	f043 0302 	orr.w	r3, r3, #2
 80019ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80019ee:	4b15      	ldr	r3, [pc, #84]	@ (8001a44 <HAL_I2C_MspInit+0x88>)
 80019f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019f2:	f003 0302 	and.w	r3, r3, #2
 80019f6:	613b      	str	r3, [r7, #16]
 80019f8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80019fa:	23c0      	movs	r3, #192	@ 0xc0
 80019fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80019fe:	2312      	movs	r3, #18
 8001a00:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a02:	2300      	movs	r3, #0
 8001a04:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a06:	2303      	movs	r3, #3
 8001a08:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001a0a:	2304      	movs	r3, #4
 8001a0c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a0e:	f107 0314 	add.w	r3, r7, #20
 8001a12:	4619      	mov	r1, r3
 8001a14:	480c      	ldr	r0, [pc, #48]	@ (8001a48 <HAL_I2C_MspInit+0x8c>)
 8001a16:	f000 fb0f 	bl	8002038 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	60fb      	str	r3, [r7, #12]
 8001a1e:	4b09      	ldr	r3, [pc, #36]	@ (8001a44 <HAL_I2C_MspInit+0x88>)
 8001a20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a22:	4a08      	ldr	r2, [pc, #32]	@ (8001a44 <HAL_I2C_MspInit+0x88>)
 8001a24:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001a28:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a2a:	4b06      	ldr	r3, [pc, #24]	@ (8001a44 <HAL_I2C_MspInit+0x88>)
 8001a2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a2e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a32:	60fb      	str	r3, [r7, #12]
 8001a34:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001a36:	bf00      	nop
 8001a38:	3728      	adds	r7, #40	@ 0x28
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}
 8001a3e:	bf00      	nop
 8001a40:	40005400 	.word	0x40005400
 8001a44:	40023800 	.word	0x40023800
 8001a48:	40020400 	.word	0x40020400

08001a4c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b08a      	sub	sp, #40	@ 0x28
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a54:	f107 0314 	add.w	r3, r7, #20
 8001a58:	2200      	movs	r2, #0
 8001a5a:	601a      	str	r2, [r3, #0]
 8001a5c:	605a      	str	r2, [r3, #4]
 8001a5e:	609a      	str	r2, [r3, #8]
 8001a60:	60da      	str	r2, [r3, #12]
 8001a62:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	4a19      	ldr	r2, [pc, #100]	@ (8001ad0 <HAL_UART_MspInit+0x84>)
 8001a6a:	4293      	cmp	r3, r2
 8001a6c:	d12c      	bne.n	8001ac8 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001a6e:	2300      	movs	r3, #0
 8001a70:	613b      	str	r3, [r7, #16]
 8001a72:	4b18      	ldr	r3, [pc, #96]	@ (8001ad4 <HAL_UART_MspInit+0x88>)
 8001a74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a76:	4a17      	ldr	r2, [pc, #92]	@ (8001ad4 <HAL_UART_MspInit+0x88>)
 8001a78:	f043 0310 	orr.w	r3, r3, #16
 8001a7c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a7e:	4b15      	ldr	r3, [pc, #84]	@ (8001ad4 <HAL_UART_MspInit+0x88>)
 8001a80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a82:	f003 0310 	and.w	r3, r3, #16
 8001a86:	613b      	str	r3, [r7, #16]
 8001a88:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	60fb      	str	r3, [r7, #12]
 8001a8e:	4b11      	ldr	r3, [pc, #68]	@ (8001ad4 <HAL_UART_MspInit+0x88>)
 8001a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a92:	4a10      	ldr	r2, [pc, #64]	@ (8001ad4 <HAL_UART_MspInit+0x88>)
 8001a94:	f043 0301 	orr.w	r3, r3, #1
 8001a98:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a9a:	4b0e      	ldr	r3, [pc, #56]	@ (8001ad4 <HAL_UART_MspInit+0x88>)
 8001a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a9e:	f003 0301 	and.w	r3, r3, #1
 8001aa2:	60fb      	str	r3, [r7, #12]
 8001aa4:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001aa6:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001aaa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aac:	2302      	movs	r3, #2
 8001aae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ab4:	2303      	movs	r3, #3
 8001ab6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001ab8:	2307      	movs	r3, #7
 8001aba:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001abc:	f107 0314 	add.w	r3, r7, #20
 8001ac0:	4619      	mov	r1, r3
 8001ac2:	4805      	ldr	r0, [pc, #20]	@ (8001ad8 <HAL_UART_MspInit+0x8c>)
 8001ac4:	f000 fab8 	bl	8002038 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001ac8:	bf00      	nop
 8001aca:	3728      	adds	r7, #40	@ 0x28
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bd80      	pop	{r7, pc}
 8001ad0:	40011000 	.word	0x40011000
 8001ad4:	40023800 	.word	0x40023800
 8001ad8:	40020000 	.word	0x40020000

08001adc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001adc:	b480      	push	{r7}
 8001ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ae0:	bf00      	nop
 8001ae2:	e7fd      	b.n	8001ae0 <NMI_Handler+0x4>

08001ae4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ae8:	bf00      	nop
 8001aea:	e7fd      	b.n	8001ae8 <HardFault_Handler+0x4>

08001aec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001aec:	b480      	push	{r7}
 8001aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001af0:	bf00      	nop
 8001af2:	e7fd      	b.n	8001af0 <MemManage_Handler+0x4>

08001af4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001af4:	b480      	push	{r7}
 8001af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001af8:	bf00      	nop
 8001afa:	e7fd      	b.n	8001af8 <BusFault_Handler+0x4>

08001afc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001afc:	b480      	push	{r7}
 8001afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b00:	bf00      	nop
 8001b02:	e7fd      	b.n	8001b00 <UsageFault_Handler+0x4>

08001b04 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b04:	b480      	push	{r7}
 8001b06:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b08:	bf00      	nop
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b10:	4770      	bx	lr

08001b12 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b12:	b480      	push	{r7}
 8001b14:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b16:	bf00      	nop
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1e:	4770      	bx	lr

08001b20 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b20:	b480      	push	{r7}
 8001b22:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b24:	bf00      	nop
 8001b26:	46bd      	mov	sp, r7
 8001b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2c:	4770      	bx	lr

08001b2e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b2e:	b580      	push	{r7, lr}
 8001b30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b32:	f000 f957 	bl	8001de4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b36:	bf00      	nop
 8001b38:	bd80      	pop	{r7, pc}

08001b3a <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b3a:	b480      	push	{r7}
 8001b3c:	af00      	add	r7, sp, #0
  return 1;
 8001b3e:	2301      	movs	r3, #1
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	46bd      	mov	sp, r7
 8001b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b48:	4770      	bx	lr

08001b4a <_kill>:

int _kill(int pid, int sig)
{
 8001b4a:	b580      	push	{r7, lr}
 8001b4c:	b082      	sub	sp, #8
 8001b4e:	af00      	add	r7, sp, #0
 8001b50:	6078      	str	r0, [r7, #4]
 8001b52:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001b54:	f004 fd98 	bl	8006688 <__errno>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	2216      	movs	r2, #22
 8001b5c:	601a      	str	r2, [r3, #0]
  return -1;
 8001b5e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b62:	4618      	mov	r0, r3
 8001b64:	3708      	adds	r7, #8
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}

08001b6a <_exit>:

void _exit (int status)
{
 8001b6a:	b580      	push	{r7, lr}
 8001b6c:	b082      	sub	sp, #8
 8001b6e:	af00      	add	r7, sp, #0
 8001b70:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001b72:	f04f 31ff 	mov.w	r1, #4294967295
 8001b76:	6878      	ldr	r0, [r7, #4]
 8001b78:	f7ff ffe7 	bl	8001b4a <_kill>
  while (1) {}    /* Make sure we hang here */
 8001b7c:	bf00      	nop
 8001b7e:	e7fd      	b.n	8001b7c <_exit+0x12>

08001b80 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b086      	sub	sp, #24
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	60f8      	str	r0, [r7, #12]
 8001b88:	60b9      	str	r1, [r7, #8]
 8001b8a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	617b      	str	r3, [r7, #20]
 8001b90:	e00a      	b.n	8001ba8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b92:	f3af 8000 	nop.w
 8001b96:	4601      	mov	r1, r0
 8001b98:	68bb      	ldr	r3, [r7, #8]
 8001b9a:	1c5a      	adds	r2, r3, #1
 8001b9c:	60ba      	str	r2, [r7, #8]
 8001b9e:	b2ca      	uxtb	r2, r1
 8001ba0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ba2:	697b      	ldr	r3, [r7, #20]
 8001ba4:	3301      	adds	r3, #1
 8001ba6:	617b      	str	r3, [r7, #20]
 8001ba8:	697a      	ldr	r2, [r7, #20]
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	429a      	cmp	r2, r3
 8001bae:	dbf0      	blt.n	8001b92 <_read+0x12>
  }

  return len;
 8001bb0:	687b      	ldr	r3, [r7, #4]
}
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	3718      	adds	r7, #24
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bd80      	pop	{r7, pc}

08001bba <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001bba:	b580      	push	{r7, lr}
 8001bbc:	b086      	sub	sp, #24
 8001bbe:	af00      	add	r7, sp, #0
 8001bc0:	60f8      	str	r0, [r7, #12]
 8001bc2:	60b9      	str	r1, [r7, #8]
 8001bc4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	617b      	str	r3, [r7, #20]
 8001bca:	e009      	b.n	8001be0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001bcc:	68bb      	ldr	r3, [r7, #8]
 8001bce:	1c5a      	adds	r2, r3, #1
 8001bd0:	60ba      	str	r2, [r7, #8]
 8001bd2:	781b      	ldrb	r3, [r3, #0]
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bda:	697b      	ldr	r3, [r7, #20]
 8001bdc:	3301      	adds	r3, #1
 8001bde:	617b      	str	r3, [r7, #20]
 8001be0:	697a      	ldr	r2, [r7, #20]
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	429a      	cmp	r2, r3
 8001be6:	dbf1      	blt.n	8001bcc <_write+0x12>
  }
  return len;
 8001be8:	687b      	ldr	r3, [r7, #4]
}
 8001bea:	4618      	mov	r0, r3
 8001bec:	3718      	adds	r7, #24
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bd80      	pop	{r7, pc}

08001bf2 <_close>:

int _close(int file)
{
 8001bf2:	b480      	push	{r7}
 8001bf4:	b083      	sub	sp, #12
 8001bf6:	af00      	add	r7, sp, #0
 8001bf8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001bfa:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001bfe:	4618      	mov	r0, r3
 8001c00:	370c      	adds	r7, #12
 8001c02:	46bd      	mov	sp, r7
 8001c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c08:	4770      	bx	lr

08001c0a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c0a:	b480      	push	{r7}
 8001c0c:	b083      	sub	sp, #12
 8001c0e:	af00      	add	r7, sp, #0
 8001c10:	6078      	str	r0, [r7, #4]
 8001c12:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001c1a:	605a      	str	r2, [r3, #4]
  return 0;
 8001c1c:	2300      	movs	r3, #0
}
 8001c1e:	4618      	mov	r0, r3
 8001c20:	370c      	adds	r7, #12
 8001c22:	46bd      	mov	sp, r7
 8001c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c28:	4770      	bx	lr

08001c2a <_isatty>:

int _isatty(int file)
{
 8001c2a:	b480      	push	{r7}
 8001c2c:	b083      	sub	sp, #12
 8001c2e:	af00      	add	r7, sp, #0
 8001c30:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001c32:	2301      	movs	r3, #1
}
 8001c34:	4618      	mov	r0, r3
 8001c36:	370c      	adds	r7, #12
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3e:	4770      	bx	lr

08001c40 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c40:	b480      	push	{r7}
 8001c42:	b085      	sub	sp, #20
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	60f8      	str	r0, [r7, #12]
 8001c48:	60b9      	str	r1, [r7, #8]
 8001c4a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001c4c:	2300      	movs	r3, #0
}
 8001c4e:	4618      	mov	r0, r3
 8001c50:	3714      	adds	r7, #20
 8001c52:	46bd      	mov	sp, r7
 8001c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c58:	4770      	bx	lr
	...

08001c5c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b086      	sub	sp, #24
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c64:	4a14      	ldr	r2, [pc, #80]	@ (8001cb8 <_sbrk+0x5c>)
 8001c66:	4b15      	ldr	r3, [pc, #84]	@ (8001cbc <_sbrk+0x60>)
 8001c68:	1ad3      	subs	r3, r2, r3
 8001c6a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c6c:	697b      	ldr	r3, [r7, #20]
 8001c6e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c70:	4b13      	ldr	r3, [pc, #76]	@ (8001cc0 <_sbrk+0x64>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d102      	bne.n	8001c7e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c78:	4b11      	ldr	r3, [pc, #68]	@ (8001cc0 <_sbrk+0x64>)
 8001c7a:	4a12      	ldr	r2, [pc, #72]	@ (8001cc4 <_sbrk+0x68>)
 8001c7c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c7e:	4b10      	ldr	r3, [pc, #64]	@ (8001cc0 <_sbrk+0x64>)
 8001c80:	681a      	ldr	r2, [r3, #0]
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	4413      	add	r3, r2
 8001c86:	693a      	ldr	r2, [r7, #16]
 8001c88:	429a      	cmp	r2, r3
 8001c8a:	d207      	bcs.n	8001c9c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c8c:	f004 fcfc 	bl	8006688 <__errno>
 8001c90:	4603      	mov	r3, r0
 8001c92:	220c      	movs	r2, #12
 8001c94:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c96:	f04f 33ff 	mov.w	r3, #4294967295
 8001c9a:	e009      	b.n	8001cb0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c9c:	4b08      	ldr	r3, [pc, #32]	@ (8001cc0 <_sbrk+0x64>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ca2:	4b07      	ldr	r3, [pc, #28]	@ (8001cc0 <_sbrk+0x64>)
 8001ca4:	681a      	ldr	r2, [r3, #0]
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	4413      	add	r3, r2
 8001caa:	4a05      	ldr	r2, [pc, #20]	@ (8001cc0 <_sbrk+0x64>)
 8001cac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001cae:	68fb      	ldr	r3, [r7, #12]
}
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	3718      	adds	r7, #24
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd80      	pop	{r7, pc}
 8001cb8:	20010000 	.word	0x20010000
 8001cbc:	00000400 	.word	0x00000400
 8001cc0:	20001f90 	.word	0x20001f90
 8001cc4:	200020e8 	.word	0x200020e8

08001cc8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ccc:	4b06      	ldr	r3, [pc, #24]	@ (8001ce8 <SystemInit+0x20>)
 8001cce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001cd2:	4a05      	ldr	r2, [pc, #20]	@ (8001ce8 <SystemInit+0x20>)
 8001cd4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001cd8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001cdc:	bf00      	nop
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce4:	4770      	bx	lr
 8001ce6:	bf00      	nop
 8001ce8:	e000ed00 	.word	0xe000ed00

08001cec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001cec:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001d24 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001cf0:	f7ff ffea 	bl	8001cc8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001cf4:	480c      	ldr	r0, [pc, #48]	@ (8001d28 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001cf6:	490d      	ldr	r1, [pc, #52]	@ (8001d2c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001cf8:	4a0d      	ldr	r2, [pc, #52]	@ (8001d30 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001cfa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001cfc:	e002      	b.n	8001d04 <LoopCopyDataInit>

08001cfe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001cfe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d00:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d02:	3304      	adds	r3, #4

08001d04 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d04:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d06:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d08:	d3f9      	bcc.n	8001cfe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d0a:	4a0a      	ldr	r2, [pc, #40]	@ (8001d34 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001d0c:	4c0a      	ldr	r4, [pc, #40]	@ (8001d38 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001d0e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d10:	e001      	b.n	8001d16 <LoopFillZerobss>

08001d12 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d12:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d14:	3204      	adds	r2, #4

08001d16 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d16:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d18:	d3fb      	bcc.n	8001d12 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001d1a:	f004 fcbb 	bl	8006694 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d1e:	f7ff fac9 	bl	80012b4 <main>
  bx  lr    
 8001d22:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001d24:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001d28:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d2c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001d30:	0801df0c 	.word	0x0801df0c
  ldr r2, =_sbss
 8001d34:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001d38:	200020e4 	.word	0x200020e4

08001d3c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d3c:	e7fe      	b.n	8001d3c <ADC_IRQHandler>
	...

08001d40 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001d44:	4b0e      	ldr	r3, [pc, #56]	@ (8001d80 <HAL_Init+0x40>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	4a0d      	ldr	r2, [pc, #52]	@ (8001d80 <HAL_Init+0x40>)
 8001d4a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d4e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001d50:	4b0b      	ldr	r3, [pc, #44]	@ (8001d80 <HAL_Init+0x40>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	4a0a      	ldr	r2, [pc, #40]	@ (8001d80 <HAL_Init+0x40>)
 8001d56:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001d5a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d5c:	4b08      	ldr	r3, [pc, #32]	@ (8001d80 <HAL_Init+0x40>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4a07      	ldr	r2, [pc, #28]	@ (8001d80 <HAL_Init+0x40>)
 8001d62:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d66:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d68:	2003      	movs	r0, #3
 8001d6a:	f000 f931 	bl	8001fd0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d6e:	200f      	movs	r0, #15
 8001d70:	f000 f808 	bl	8001d84 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d74:	f7ff fdfa 	bl	800196c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d78:	2300      	movs	r3, #0
}
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	bf00      	nop
 8001d80:	40023c00 	.word	0x40023c00

08001d84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b082      	sub	sp, #8
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d8c:	4b12      	ldr	r3, [pc, #72]	@ (8001dd8 <HAL_InitTick+0x54>)
 8001d8e:	681a      	ldr	r2, [r3, #0]
 8001d90:	4b12      	ldr	r3, [pc, #72]	@ (8001ddc <HAL_InitTick+0x58>)
 8001d92:	781b      	ldrb	r3, [r3, #0]
 8001d94:	4619      	mov	r1, r3
 8001d96:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d9a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001da2:	4618      	mov	r0, r3
 8001da4:	f000 f93b 	bl	800201e <HAL_SYSTICK_Config>
 8001da8:	4603      	mov	r3, r0
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d001      	beq.n	8001db2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001dae:	2301      	movs	r3, #1
 8001db0:	e00e      	b.n	8001dd0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	2b0f      	cmp	r3, #15
 8001db6:	d80a      	bhi.n	8001dce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001db8:	2200      	movs	r2, #0
 8001dba:	6879      	ldr	r1, [r7, #4]
 8001dbc:	f04f 30ff 	mov.w	r0, #4294967295
 8001dc0:	f000 f911 	bl	8001fe6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001dc4:	4a06      	ldr	r2, [pc, #24]	@ (8001de0 <HAL_InitTick+0x5c>)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	e000      	b.n	8001dd0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001dce:	2301      	movs	r3, #1
}
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	3708      	adds	r7, #8
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bd80      	pop	{r7, pc}
 8001dd8:	20000000 	.word	0x20000000
 8001ddc:	20000008 	.word	0x20000008
 8001de0:	20000004 	.word	0x20000004

08001de4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001de4:	b480      	push	{r7}
 8001de6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001de8:	4b06      	ldr	r3, [pc, #24]	@ (8001e04 <HAL_IncTick+0x20>)
 8001dea:	781b      	ldrb	r3, [r3, #0]
 8001dec:	461a      	mov	r2, r3
 8001dee:	4b06      	ldr	r3, [pc, #24]	@ (8001e08 <HAL_IncTick+0x24>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	4413      	add	r3, r2
 8001df4:	4a04      	ldr	r2, [pc, #16]	@ (8001e08 <HAL_IncTick+0x24>)
 8001df6:	6013      	str	r3, [r2, #0]
}
 8001df8:	bf00      	nop
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e00:	4770      	bx	lr
 8001e02:	bf00      	nop
 8001e04:	20000008 	.word	0x20000008
 8001e08:	20001f94 	.word	0x20001f94

08001e0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	af00      	add	r7, sp, #0
  return uwTick;
 8001e10:	4b03      	ldr	r3, [pc, #12]	@ (8001e20 <HAL_GetTick+0x14>)
 8001e12:	681b      	ldr	r3, [r3, #0]
}
 8001e14:	4618      	mov	r0, r3
 8001e16:	46bd      	mov	sp, r7
 8001e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1c:	4770      	bx	lr
 8001e1e:	bf00      	nop
 8001e20:	20001f94 	.word	0x20001f94

08001e24 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b084      	sub	sp, #16
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e2c:	f7ff ffee 	bl	8001e0c <HAL_GetTick>
 8001e30:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e3c:	d005      	beq.n	8001e4a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e3e:	4b0a      	ldr	r3, [pc, #40]	@ (8001e68 <HAL_Delay+0x44>)
 8001e40:	781b      	ldrb	r3, [r3, #0]
 8001e42:	461a      	mov	r2, r3
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	4413      	add	r3, r2
 8001e48:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001e4a:	bf00      	nop
 8001e4c:	f7ff ffde 	bl	8001e0c <HAL_GetTick>
 8001e50:	4602      	mov	r2, r0
 8001e52:	68bb      	ldr	r3, [r7, #8]
 8001e54:	1ad3      	subs	r3, r2, r3
 8001e56:	68fa      	ldr	r2, [r7, #12]
 8001e58:	429a      	cmp	r2, r3
 8001e5a:	d8f7      	bhi.n	8001e4c <HAL_Delay+0x28>
  {
  }
}
 8001e5c:	bf00      	nop
 8001e5e:	bf00      	nop
 8001e60:	3710      	adds	r7, #16
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd80      	pop	{r7, pc}
 8001e66:	bf00      	nop
 8001e68:	20000008 	.word	0x20000008

08001e6c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	b085      	sub	sp, #20
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	f003 0307 	and.w	r3, r3, #7
 8001e7a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e7c:	4b0c      	ldr	r3, [pc, #48]	@ (8001eb0 <__NVIC_SetPriorityGrouping+0x44>)
 8001e7e:	68db      	ldr	r3, [r3, #12]
 8001e80:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e82:	68ba      	ldr	r2, [r7, #8]
 8001e84:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001e88:	4013      	ands	r3, r2
 8001e8a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e90:	68bb      	ldr	r3, [r7, #8]
 8001e92:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e94:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001e98:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e9c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e9e:	4a04      	ldr	r2, [pc, #16]	@ (8001eb0 <__NVIC_SetPriorityGrouping+0x44>)
 8001ea0:	68bb      	ldr	r3, [r7, #8]
 8001ea2:	60d3      	str	r3, [r2, #12]
}
 8001ea4:	bf00      	nop
 8001ea6:	3714      	adds	r7, #20
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eae:	4770      	bx	lr
 8001eb0:	e000ed00 	.word	0xe000ed00

08001eb4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001eb8:	4b04      	ldr	r3, [pc, #16]	@ (8001ecc <__NVIC_GetPriorityGrouping+0x18>)
 8001eba:	68db      	ldr	r3, [r3, #12]
 8001ebc:	0a1b      	lsrs	r3, r3, #8
 8001ebe:	f003 0307 	and.w	r3, r3, #7
}
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eca:	4770      	bx	lr
 8001ecc:	e000ed00 	.word	0xe000ed00

08001ed0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	b083      	sub	sp, #12
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	6039      	str	r1, [r7, #0]
 8001eda:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001edc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	db0a      	blt.n	8001efa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	b2da      	uxtb	r2, r3
 8001ee8:	490c      	ldr	r1, [pc, #48]	@ (8001f1c <__NVIC_SetPriority+0x4c>)
 8001eea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eee:	0112      	lsls	r2, r2, #4
 8001ef0:	b2d2      	uxtb	r2, r2
 8001ef2:	440b      	add	r3, r1
 8001ef4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ef8:	e00a      	b.n	8001f10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	b2da      	uxtb	r2, r3
 8001efe:	4908      	ldr	r1, [pc, #32]	@ (8001f20 <__NVIC_SetPriority+0x50>)
 8001f00:	79fb      	ldrb	r3, [r7, #7]
 8001f02:	f003 030f 	and.w	r3, r3, #15
 8001f06:	3b04      	subs	r3, #4
 8001f08:	0112      	lsls	r2, r2, #4
 8001f0a:	b2d2      	uxtb	r2, r2
 8001f0c:	440b      	add	r3, r1
 8001f0e:	761a      	strb	r2, [r3, #24]
}
 8001f10:	bf00      	nop
 8001f12:	370c      	adds	r7, #12
 8001f14:	46bd      	mov	sp, r7
 8001f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1a:	4770      	bx	lr
 8001f1c:	e000e100 	.word	0xe000e100
 8001f20:	e000ed00 	.word	0xe000ed00

08001f24 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f24:	b480      	push	{r7}
 8001f26:	b089      	sub	sp, #36	@ 0x24
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	60f8      	str	r0, [r7, #12]
 8001f2c:	60b9      	str	r1, [r7, #8]
 8001f2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	f003 0307 	and.w	r3, r3, #7
 8001f36:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f38:	69fb      	ldr	r3, [r7, #28]
 8001f3a:	f1c3 0307 	rsb	r3, r3, #7
 8001f3e:	2b04      	cmp	r3, #4
 8001f40:	bf28      	it	cs
 8001f42:	2304      	movcs	r3, #4
 8001f44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f46:	69fb      	ldr	r3, [r7, #28]
 8001f48:	3304      	adds	r3, #4
 8001f4a:	2b06      	cmp	r3, #6
 8001f4c:	d902      	bls.n	8001f54 <NVIC_EncodePriority+0x30>
 8001f4e:	69fb      	ldr	r3, [r7, #28]
 8001f50:	3b03      	subs	r3, #3
 8001f52:	e000      	b.n	8001f56 <NVIC_EncodePriority+0x32>
 8001f54:	2300      	movs	r3, #0
 8001f56:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f58:	f04f 32ff 	mov.w	r2, #4294967295
 8001f5c:	69bb      	ldr	r3, [r7, #24]
 8001f5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f62:	43da      	mvns	r2, r3
 8001f64:	68bb      	ldr	r3, [r7, #8]
 8001f66:	401a      	ands	r2, r3
 8001f68:	697b      	ldr	r3, [r7, #20]
 8001f6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f6c:	f04f 31ff 	mov.w	r1, #4294967295
 8001f70:	697b      	ldr	r3, [r7, #20]
 8001f72:	fa01 f303 	lsl.w	r3, r1, r3
 8001f76:	43d9      	mvns	r1, r3
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f7c:	4313      	orrs	r3, r2
         );
}
 8001f7e:	4618      	mov	r0, r3
 8001f80:	3724      	adds	r7, #36	@ 0x24
 8001f82:	46bd      	mov	sp, r7
 8001f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f88:	4770      	bx	lr
	...

08001f8c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b082      	sub	sp, #8
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	3b01      	subs	r3, #1
 8001f98:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001f9c:	d301      	bcc.n	8001fa2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	e00f      	b.n	8001fc2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001fa2:	4a0a      	ldr	r2, [pc, #40]	@ (8001fcc <SysTick_Config+0x40>)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	3b01      	subs	r3, #1
 8001fa8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001faa:	210f      	movs	r1, #15
 8001fac:	f04f 30ff 	mov.w	r0, #4294967295
 8001fb0:	f7ff ff8e 	bl	8001ed0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001fb4:	4b05      	ldr	r3, [pc, #20]	@ (8001fcc <SysTick_Config+0x40>)
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001fba:	4b04      	ldr	r3, [pc, #16]	@ (8001fcc <SysTick_Config+0x40>)
 8001fbc:	2207      	movs	r2, #7
 8001fbe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001fc0:	2300      	movs	r3, #0
}
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	3708      	adds	r7, #8
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd80      	pop	{r7, pc}
 8001fca:	bf00      	nop
 8001fcc:	e000e010 	.word	0xe000e010

08001fd0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b082      	sub	sp, #8
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001fd8:	6878      	ldr	r0, [r7, #4]
 8001fda:	f7ff ff47 	bl	8001e6c <__NVIC_SetPriorityGrouping>
}
 8001fde:	bf00      	nop
 8001fe0:	3708      	adds	r7, #8
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}

08001fe6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001fe6:	b580      	push	{r7, lr}
 8001fe8:	b086      	sub	sp, #24
 8001fea:	af00      	add	r7, sp, #0
 8001fec:	4603      	mov	r3, r0
 8001fee:	60b9      	str	r1, [r7, #8]
 8001ff0:	607a      	str	r2, [r7, #4]
 8001ff2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ff8:	f7ff ff5c 	bl	8001eb4 <__NVIC_GetPriorityGrouping>
 8001ffc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ffe:	687a      	ldr	r2, [r7, #4]
 8002000:	68b9      	ldr	r1, [r7, #8]
 8002002:	6978      	ldr	r0, [r7, #20]
 8002004:	f7ff ff8e 	bl	8001f24 <NVIC_EncodePriority>
 8002008:	4602      	mov	r2, r0
 800200a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800200e:	4611      	mov	r1, r2
 8002010:	4618      	mov	r0, r3
 8002012:	f7ff ff5d 	bl	8001ed0 <__NVIC_SetPriority>
}
 8002016:	bf00      	nop
 8002018:	3718      	adds	r7, #24
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}

0800201e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800201e:	b580      	push	{r7, lr}
 8002020:	b082      	sub	sp, #8
 8002022:	af00      	add	r7, sp, #0
 8002024:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002026:	6878      	ldr	r0, [r7, #4]
 8002028:	f7ff ffb0 	bl	8001f8c <SysTick_Config>
 800202c:	4603      	mov	r3, r0
}
 800202e:	4618      	mov	r0, r3
 8002030:	3708      	adds	r7, #8
 8002032:	46bd      	mov	sp, r7
 8002034:	bd80      	pop	{r7, pc}
	...

08002038 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002038:	b480      	push	{r7}
 800203a:	b089      	sub	sp, #36	@ 0x24
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
 8002040:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002042:	2300      	movs	r3, #0
 8002044:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002046:	2300      	movs	r3, #0
 8002048:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800204a:	2300      	movs	r3, #0
 800204c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800204e:	2300      	movs	r3, #0
 8002050:	61fb      	str	r3, [r7, #28]
 8002052:	e159      	b.n	8002308 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002054:	2201      	movs	r2, #1
 8002056:	69fb      	ldr	r3, [r7, #28]
 8002058:	fa02 f303 	lsl.w	r3, r2, r3
 800205c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	697a      	ldr	r2, [r7, #20]
 8002064:	4013      	ands	r3, r2
 8002066:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002068:	693a      	ldr	r2, [r7, #16]
 800206a:	697b      	ldr	r3, [r7, #20]
 800206c:	429a      	cmp	r2, r3
 800206e:	f040 8148 	bne.w	8002302 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	685b      	ldr	r3, [r3, #4]
 8002076:	f003 0303 	and.w	r3, r3, #3
 800207a:	2b01      	cmp	r3, #1
 800207c:	d005      	beq.n	800208a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	685b      	ldr	r3, [r3, #4]
 8002082:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002086:	2b02      	cmp	r3, #2
 8002088:	d130      	bne.n	80020ec <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	689b      	ldr	r3, [r3, #8]
 800208e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002090:	69fb      	ldr	r3, [r7, #28]
 8002092:	005b      	lsls	r3, r3, #1
 8002094:	2203      	movs	r2, #3
 8002096:	fa02 f303 	lsl.w	r3, r2, r3
 800209a:	43db      	mvns	r3, r3
 800209c:	69ba      	ldr	r2, [r7, #24]
 800209e:	4013      	ands	r3, r2
 80020a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	68da      	ldr	r2, [r3, #12]
 80020a6:	69fb      	ldr	r3, [r7, #28]
 80020a8:	005b      	lsls	r3, r3, #1
 80020aa:	fa02 f303 	lsl.w	r3, r2, r3
 80020ae:	69ba      	ldr	r2, [r7, #24]
 80020b0:	4313      	orrs	r3, r2
 80020b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	69ba      	ldr	r2, [r7, #24]
 80020b8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	685b      	ldr	r3, [r3, #4]
 80020be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80020c0:	2201      	movs	r2, #1
 80020c2:	69fb      	ldr	r3, [r7, #28]
 80020c4:	fa02 f303 	lsl.w	r3, r2, r3
 80020c8:	43db      	mvns	r3, r3
 80020ca:	69ba      	ldr	r2, [r7, #24]
 80020cc:	4013      	ands	r3, r2
 80020ce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	685b      	ldr	r3, [r3, #4]
 80020d4:	091b      	lsrs	r3, r3, #4
 80020d6:	f003 0201 	and.w	r2, r3, #1
 80020da:	69fb      	ldr	r3, [r7, #28]
 80020dc:	fa02 f303 	lsl.w	r3, r2, r3
 80020e0:	69ba      	ldr	r2, [r7, #24]
 80020e2:	4313      	orrs	r3, r2
 80020e4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	69ba      	ldr	r2, [r7, #24]
 80020ea:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	f003 0303 	and.w	r3, r3, #3
 80020f4:	2b03      	cmp	r3, #3
 80020f6:	d017      	beq.n	8002128 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	68db      	ldr	r3, [r3, #12]
 80020fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80020fe:	69fb      	ldr	r3, [r7, #28]
 8002100:	005b      	lsls	r3, r3, #1
 8002102:	2203      	movs	r2, #3
 8002104:	fa02 f303 	lsl.w	r3, r2, r3
 8002108:	43db      	mvns	r3, r3
 800210a:	69ba      	ldr	r2, [r7, #24]
 800210c:	4013      	ands	r3, r2
 800210e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	689a      	ldr	r2, [r3, #8]
 8002114:	69fb      	ldr	r3, [r7, #28]
 8002116:	005b      	lsls	r3, r3, #1
 8002118:	fa02 f303 	lsl.w	r3, r2, r3
 800211c:	69ba      	ldr	r2, [r7, #24]
 800211e:	4313      	orrs	r3, r2
 8002120:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	69ba      	ldr	r2, [r7, #24]
 8002126:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	f003 0303 	and.w	r3, r3, #3
 8002130:	2b02      	cmp	r3, #2
 8002132:	d123      	bne.n	800217c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002134:	69fb      	ldr	r3, [r7, #28]
 8002136:	08da      	lsrs	r2, r3, #3
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	3208      	adds	r2, #8
 800213c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002140:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002142:	69fb      	ldr	r3, [r7, #28]
 8002144:	f003 0307 	and.w	r3, r3, #7
 8002148:	009b      	lsls	r3, r3, #2
 800214a:	220f      	movs	r2, #15
 800214c:	fa02 f303 	lsl.w	r3, r2, r3
 8002150:	43db      	mvns	r3, r3
 8002152:	69ba      	ldr	r2, [r7, #24]
 8002154:	4013      	ands	r3, r2
 8002156:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	691a      	ldr	r2, [r3, #16]
 800215c:	69fb      	ldr	r3, [r7, #28]
 800215e:	f003 0307 	and.w	r3, r3, #7
 8002162:	009b      	lsls	r3, r3, #2
 8002164:	fa02 f303 	lsl.w	r3, r2, r3
 8002168:	69ba      	ldr	r2, [r7, #24]
 800216a:	4313      	orrs	r3, r2
 800216c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800216e:	69fb      	ldr	r3, [r7, #28]
 8002170:	08da      	lsrs	r2, r3, #3
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	3208      	adds	r2, #8
 8002176:	69b9      	ldr	r1, [r7, #24]
 8002178:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002182:	69fb      	ldr	r3, [r7, #28]
 8002184:	005b      	lsls	r3, r3, #1
 8002186:	2203      	movs	r2, #3
 8002188:	fa02 f303 	lsl.w	r3, r2, r3
 800218c:	43db      	mvns	r3, r3
 800218e:	69ba      	ldr	r2, [r7, #24]
 8002190:	4013      	ands	r3, r2
 8002192:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	685b      	ldr	r3, [r3, #4]
 8002198:	f003 0203 	and.w	r2, r3, #3
 800219c:	69fb      	ldr	r3, [r7, #28]
 800219e:	005b      	lsls	r3, r3, #1
 80021a0:	fa02 f303 	lsl.w	r3, r2, r3
 80021a4:	69ba      	ldr	r2, [r7, #24]
 80021a6:	4313      	orrs	r3, r2
 80021a8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	69ba      	ldr	r2, [r7, #24]
 80021ae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	685b      	ldr	r3, [r3, #4]
 80021b4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	f000 80a2 	beq.w	8002302 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021be:	2300      	movs	r3, #0
 80021c0:	60fb      	str	r3, [r7, #12]
 80021c2:	4b57      	ldr	r3, [pc, #348]	@ (8002320 <HAL_GPIO_Init+0x2e8>)
 80021c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021c6:	4a56      	ldr	r2, [pc, #344]	@ (8002320 <HAL_GPIO_Init+0x2e8>)
 80021c8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80021cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80021ce:	4b54      	ldr	r3, [pc, #336]	@ (8002320 <HAL_GPIO_Init+0x2e8>)
 80021d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80021d6:	60fb      	str	r3, [r7, #12]
 80021d8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80021da:	4a52      	ldr	r2, [pc, #328]	@ (8002324 <HAL_GPIO_Init+0x2ec>)
 80021dc:	69fb      	ldr	r3, [r7, #28]
 80021de:	089b      	lsrs	r3, r3, #2
 80021e0:	3302      	adds	r3, #2
 80021e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80021e8:	69fb      	ldr	r3, [r7, #28]
 80021ea:	f003 0303 	and.w	r3, r3, #3
 80021ee:	009b      	lsls	r3, r3, #2
 80021f0:	220f      	movs	r2, #15
 80021f2:	fa02 f303 	lsl.w	r3, r2, r3
 80021f6:	43db      	mvns	r3, r3
 80021f8:	69ba      	ldr	r2, [r7, #24]
 80021fa:	4013      	ands	r3, r2
 80021fc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	4a49      	ldr	r2, [pc, #292]	@ (8002328 <HAL_GPIO_Init+0x2f0>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d019      	beq.n	800223a <HAL_GPIO_Init+0x202>
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	4a48      	ldr	r2, [pc, #288]	@ (800232c <HAL_GPIO_Init+0x2f4>)
 800220a:	4293      	cmp	r3, r2
 800220c:	d013      	beq.n	8002236 <HAL_GPIO_Init+0x1fe>
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	4a47      	ldr	r2, [pc, #284]	@ (8002330 <HAL_GPIO_Init+0x2f8>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d00d      	beq.n	8002232 <HAL_GPIO_Init+0x1fa>
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	4a46      	ldr	r2, [pc, #280]	@ (8002334 <HAL_GPIO_Init+0x2fc>)
 800221a:	4293      	cmp	r3, r2
 800221c:	d007      	beq.n	800222e <HAL_GPIO_Init+0x1f6>
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	4a45      	ldr	r2, [pc, #276]	@ (8002338 <HAL_GPIO_Init+0x300>)
 8002222:	4293      	cmp	r3, r2
 8002224:	d101      	bne.n	800222a <HAL_GPIO_Init+0x1f2>
 8002226:	2304      	movs	r3, #4
 8002228:	e008      	b.n	800223c <HAL_GPIO_Init+0x204>
 800222a:	2307      	movs	r3, #7
 800222c:	e006      	b.n	800223c <HAL_GPIO_Init+0x204>
 800222e:	2303      	movs	r3, #3
 8002230:	e004      	b.n	800223c <HAL_GPIO_Init+0x204>
 8002232:	2302      	movs	r3, #2
 8002234:	e002      	b.n	800223c <HAL_GPIO_Init+0x204>
 8002236:	2301      	movs	r3, #1
 8002238:	e000      	b.n	800223c <HAL_GPIO_Init+0x204>
 800223a:	2300      	movs	r3, #0
 800223c:	69fa      	ldr	r2, [r7, #28]
 800223e:	f002 0203 	and.w	r2, r2, #3
 8002242:	0092      	lsls	r2, r2, #2
 8002244:	4093      	lsls	r3, r2
 8002246:	69ba      	ldr	r2, [r7, #24]
 8002248:	4313      	orrs	r3, r2
 800224a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800224c:	4935      	ldr	r1, [pc, #212]	@ (8002324 <HAL_GPIO_Init+0x2ec>)
 800224e:	69fb      	ldr	r3, [r7, #28]
 8002250:	089b      	lsrs	r3, r3, #2
 8002252:	3302      	adds	r3, #2
 8002254:	69ba      	ldr	r2, [r7, #24]
 8002256:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800225a:	4b38      	ldr	r3, [pc, #224]	@ (800233c <HAL_GPIO_Init+0x304>)
 800225c:	689b      	ldr	r3, [r3, #8]
 800225e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002260:	693b      	ldr	r3, [r7, #16]
 8002262:	43db      	mvns	r3, r3
 8002264:	69ba      	ldr	r2, [r7, #24]
 8002266:	4013      	ands	r3, r2
 8002268:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	685b      	ldr	r3, [r3, #4]
 800226e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002272:	2b00      	cmp	r3, #0
 8002274:	d003      	beq.n	800227e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002276:	69ba      	ldr	r2, [r7, #24]
 8002278:	693b      	ldr	r3, [r7, #16]
 800227a:	4313      	orrs	r3, r2
 800227c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800227e:	4a2f      	ldr	r2, [pc, #188]	@ (800233c <HAL_GPIO_Init+0x304>)
 8002280:	69bb      	ldr	r3, [r7, #24]
 8002282:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002284:	4b2d      	ldr	r3, [pc, #180]	@ (800233c <HAL_GPIO_Init+0x304>)
 8002286:	68db      	ldr	r3, [r3, #12]
 8002288:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800228a:	693b      	ldr	r3, [r7, #16]
 800228c:	43db      	mvns	r3, r3
 800228e:	69ba      	ldr	r2, [r7, #24]
 8002290:	4013      	ands	r3, r2
 8002292:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800229c:	2b00      	cmp	r3, #0
 800229e:	d003      	beq.n	80022a8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80022a0:	69ba      	ldr	r2, [r7, #24]
 80022a2:	693b      	ldr	r3, [r7, #16]
 80022a4:	4313      	orrs	r3, r2
 80022a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80022a8:	4a24      	ldr	r2, [pc, #144]	@ (800233c <HAL_GPIO_Init+0x304>)
 80022aa:	69bb      	ldr	r3, [r7, #24]
 80022ac:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80022ae:	4b23      	ldr	r3, [pc, #140]	@ (800233c <HAL_GPIO_Init+0x304>)
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022b4:	693b      	ldr	r3, [r7, #16]
 80022b6:	43db      	mvns	r3, r3
 80022b8:	69ba      	ldr	r2, [r7, #24]
 80022ba:	4013      	ands	r3, r2
 80022bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d003      	beq.n	80022d2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80022ca:	69ba      	ldr	r2, [r7, #24]
 80022cc:	693b      	ldr	r3, [r7, #16]
 80022ce:	4313      	orrs	r3, r2
 80022d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80022d2:	4a1a      	ldr	r2, [pc, #104]	@ (800233c <HAL_GPIO_Init+0x304>)
 80022d4:	69bb      	ldr	r3, [r7, #24]
 80022d6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80022d8:	4b18      	ldr	r3, [pc, #96]	@ (800233c <HAL_GPIO_Init+0x304>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022de:	693b      	ldr	r3, [r7, #16]
 80022e0:	43db      	mvns	r3, r3
 80022e2:	69ba      	ldr	r2, [r7, #24]
 80022e4:	4013      	ands	r3, r2
 80022e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d003      	beq.n	80022fc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80022f4:	69ba      	ldr	r2, [r7, #24]
 80022f6:	693b      	ldr	r3, [r7, #16]
 80022f8:	4313      	orrs	r3, r2
 80022fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80022fc:	4a0f      	ldr	r2, [pc, #60]	@ (800233c <HAL_GPIO_Init+0x304>)
 80022fe:	69bb      	ldr	r3, [r7, #24]
 8002300:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002302:	69fb      	ldr	r3, [r7, #28]
 8002304:	3301      	adds	r3, #1
 8002306:	61fb      	str	r3, [r7, #28]
 8002308:	69fb      	ldr	r3, [r7, #28]
 800230a:	2b0f      	cmp	r3, #15
 800230c:	f67f aea2 	bls.w	8002054 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002310:	bf00      	nop
 8002312:	bf00      	nop
 8002314:	3724      	adds	r7, #36	@ 0x24
 8002316:	46bd      	mov	sp, r7
 8002318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231c:	4770      	bx	lr
 800231e:	bf00      	nop
 8002320:	40023800 	.word	0x40023800
 8002324:	40013800 	.word	0x40013800
 8002328:	40020000 	.word	0x40020000
 800232c:	40020400 	.word	0x40020400
 8002330:	40020800 	.word	0x40020800
 8002334:	40020c00 	.word	0x40020c00
 8002338:	40021000 	.word	0x40021000
 800233c:	40013c00 	.word	0x40013c00

08002340 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b084      	sub	sp, #16
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	2b00      	cmp	r3, #0
 800234c:	d101      	bne.n	8002352 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800234e:	2301      	movs	r3, #1
 8002350:	e12b      	b.n	80025aa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002358:	b2db      	uxtb	r3, r3
 800235a:	2b00      	cmp	r3, #0
 800235c:	d106      	bne.n	800236c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	2200      	movs	r2, #0
 8002362:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002366:	6878      	ldr	r0, [r7, #4]
 8002368:	f7ff fb28 	bl	80019bc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	2224      	movs	r2, #36	@ 0x24
 8002370:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	681a      	ldr	r2, [r3, #0]
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f022 0201 	bic.w	r2, r2, #1
 8002382:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	681a      	ldr	r2, [r3, #0]
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002392:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	681a      	ldr	r2, [r3, #0]
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80023a2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80023a4:	f001 fc20 	bl	8003be8 <HAL_RCC_GetPCLK1Freq>
 80023a8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	685b      	ldr	r3, [r3, #4]
 80023ae:	4a81      	ldr	r2, [pc, #516]	@ (80025b4 <HAL_I2C_Init+0x274>)
 80023b0:	4293      	cmp	r3, r2
 80023b2:	d807      	bhi.n	80023c4 <HAL_I2C_Init+0x84>
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	4a80      	ldr	r2, [pc, #512]	@ (80025b8 <HAL_I2C_Init+0x278>)
 80023b8:	4293      	cmp	r3, r2
 80023ba:	bf94      	ite	ls
 80023bc:	2301      	movls	r3, #1
 80023be:	2300      	movhi	r3, #0
 80023c0:	b2db      	uxtb	r3, r3
 80023c2:	e006      	b.n	80023d2 <HAL_I2C_Init+0x92>
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	4a7d      	ldr	r2, [pc, #500]	@ (80025bc <HAL_I2C_Init+0x27c>)
 80023c8:	4293      	cmp	r3, r2
 80023ca:	bf94      	ite	ls
 80023cc:	2301      	movls	r3, #1
 80023ce:	2300      	movhi	r3, #0
 80023d0:	b2db      	uxtb	r3, r3
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d001      	beq.n	80023da <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80023d6:	2301      	movs	r3, #1
 80023d8:	e0e7      	b.n	80025aa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	4a78      	ldr	r2, [pc, #480]	@ (80025c0 <HAL_I2C_Init+0x280>)
 80023de:	fba2 2303 	umull	r2, r3, r2, r3
 80023e2:	0c9b      	lsrs	r3, r3, #18
 80023e4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	685b      	ldr	r3, [r3, #4]
 80023ec:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	68ba      	ldr	r2, [r7, #8]
 80023f6:	430a      	orrs	r2, r1
 80023f8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	6a1b      	ldr	r3, [r3, #32]
 8002400:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	685b      	ldr	r3, [r3, #4]
 8002408:	4a6a      	ldr	r2, [pc, #424]	@ (80025b4 <HAL_I2C_Init+0x274>)
 800240a:	4293      	cmp	r3, r2
 800240c:	d802      	bhi.n	8002414 <HAL_I2C_Init+0xd4>
 800240e:	68bb      	ldr	r3, [r7, #8]
 8002410:	3301      	adds	r3, #1
 8002412:	e009      	b.n	8002428 <HAL_I2C_Init+0xe8>
 8002414:	68bb      	ldr	r3, [r7, #8]
 8002416:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800241a:	fb02 f303 	mul.w	r3, r2, r3
 800241e:	4a69      	ldr	r2, [pc, #420]	@ (80025c4 <HAL_I2C_Init+0x284>)
 8002420:	fba2 2303 	umull	r2, r3, r2, r3
 8002424:	099b      	lsrs	r3, r3, #6
 8002426:	3301      	adds	r3, #1
 8002428:	687a      	ldr	r2, [r7, #4]
 800242a:	6812      	ldr	r2, [r2, #0]
 800242c:	430b      	orrs	r3, r1
 800242e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	69db      	ldr	r3, [r3, #28]
 8002436:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800243a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	685b      	ldr	r3, [r3, #4]
 8002442:	495c      	ldr	r1, [pc, #368]	@ (80025b4 <HAL_I2C_Init+0x274>)
 8002444:	428b      	cmp	r3, r1
 8002446:	d819      	bhi.n	800247c <HAL_I2C_Init+0x13c>
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	1e59      	subs	r1, r3, #1
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	685b      	ldr	r3, [r3, #4]
 8002450:	005b      	lsls	r3, r3, #1
 8002452:	fbb1 f3f3 	udiv	r3, r1, r3
 8002456:	1c59      	adds	r1, r3, #1
 8002458:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800245c:	400b      	ands	r3, r1
 800245e:	2b00      	cmp	r3, #0
 8002460:	d00a      	beq.n	8002478 <HAL_I2C_Init+0x138>
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	1e59      	subs	r1, r3, #1
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	685b      	ldr	r3, [r3, #4]
 800246a:	005b      	lsls	r3, r3, #1
 800246c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002470:	3301      	adds	r3, #1
 8002472:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002476:	e051      	b.n	800251c <HAL_I2C_Init+0x1dc>
 8002478:	2304      	movs	r3, #4
 800247a:	e04f      	b.n	800251c <HAL_I2C_Init+0x1dc>
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	689b      	ldr	r3, [r3, #8]
 8002480:	2b00      	cmp	r3, #0
 8002482:	d111      	bne.n	80024a8 <HAL_I2C_Init+0x168>
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	1e58      	subs	r0, r3, #1
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	6859      	ldr	r1, [r3, #4]
 800248c:	460b      	mov	r3, r1
 800248e:	005b      	lsls	r3, r3, #1
 8002490:	440b      	add	r3, r1
 8002492:	fbb0 f3f3 	udiv	r3, r0, r3
 8002496:	3301      	adds	r3, #1
 8002498:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800249c:	2b00      	cmp	r3, #0
 800249e:	bf0c      	ite	eq
 80024a0:	2301      	moveq	r3, #1
 80024a2:	2300      	movne	r3, #0
 80024a4:	b2db      	uxtb	r3, r3
 80024a6:	e012      	b.n	80024ce <HAL_I2C_Init+0x18e>
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	1e58      	subs	r0, r3, #1
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6859      	ldr	r1, [r3, #4]
 80024b0:	460b      	mov	r3, r1
 80024b2:	009b      	lsls	r3, r3, #2
 80024b4:	440b      	add	r3, r1
 80024b6:	0099      	lsls	r1, r3, #2
 80024b8:	440b      	add	r3, r1
 80024ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80024be:	3301      	adds	r3, #1
 80024c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	bf0c      	ite	eq
 80024c8:	2301      	moveq	r3, #1
 80024ca:	2300      	movne	r3, #0
 80024cc:	b2db      	uxtb	r3, r3
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d001      	beq.n	80024d6 <HAL_I2C_Init+0x196>
 80024d2:	2301      	movs	r3, #1
 80024d4:	e022      	b.n	800251c <HAL_I2C_Init+0x1dc>
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	689b      	ldr	r3, [r3, #8]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d10e      	bne.n	80024fc <HAL_I2C_Init+0x1bc>
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	1e58      	subs	r0, r3, #1
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6859      	ldr	r1, [r3, #4]
 80024e6:	460b      	mov	r3, r1
 80024e8:	005b      	lsls	r3, r3, #1
 80024ea:	440b      	add	r3, r1
 80024ec:	fbb0 f3f3 	udiv	r3, r0, r3
 80024f0:	3301      	adds	r3, #1
 80024f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80024f6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80024fa:	e00f      	b.n	800251c <HAL_I2C_Init+0x1dc>
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	1e58      	subs	r0, r3, #1
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6859      	ldr	r1, [r3, #4]
 8002504:	460b      	mov	r3, r1
 8002506:	009b      	lsls	r3, r3, #2
 8002508:	440b      	add	r3, r1
 800250a:	0099      	lsls	r1, r3, #2
 800250c:	440b      	add	r3, r1
 800250e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002512:	3301      	adds	r3, #1
 8002514:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002518:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800251c:	6879      	ldr	r1, [r7, #4]
 800251e:	6809      	ldr	r1, [r1, #0]
 8002520:	4313      	orrs	r3, r2
 8002522:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	69da      	ldr	r2, [r3, #28]
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6a1b      	ldr	r3, [r3, #32]
 8002536:	431a      	orrs	r2, r3
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	430a      	orrs	r2, r1
 800253e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	689b      	ldr	r3, [r3, #8]
 8002546:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800254a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800254e:	687a      	ldr	r2, [r7, #4]
 8002550:	6911      	ldr	r1, [r2, #16]
 8002552:	687a      	ldr	r2, [r7, #4]
 8002554:	68d2      	ldr	r2, [r2, #12]
 8002556:	4311      	orrs	r1, r2
 8002558:	687a      	ldr	r2, [r7, #4]
 800255a:	6812      	ldr	r2, [r2, #0]
 800255c:	430b      	orrs	r3, r1
 800255e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	68db      	ldr	r3, [r3, #12]
 8002566:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	695a      	ldr	r2, [r3, #20]
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	699b      	ldr	r3, [r3, #24]
 8002572:	431a      	orrs	r2, r3
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	430a      	orrs	r2, r1
 800257a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	681a      	ldr	r2, [r3, #0]
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f042 0201 	orr.w	r2, r2, #1
 800258a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2200      	movs	r2, #0
 8002590:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	2220      	movs	r2, #32
 8002596:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	2200      	movs	r2, #0
 800259e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2200      	movs	r2, #0
 80025a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80025a8:	2300      	movs	r3, #0
}
 80025aa:	4618      	mov	r0, r3
 80025ac:	3710      	adds	r7, #16
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	bf00      	nop
 80025b4:	000186a0 	.word	0x000186a0
 80025b8:	001e847f 	.word	0x001e847f
 80025bc:	003d08ff 	.word	0x003d08ff
 80025c0:	431bde83 	.word	0x431bde83
 80025c4:	10624dd3 	.word	0x10624dd3

080025c8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b088      	sub	sp, #32
 80025cc:	af02      	add	r7, sp, #8
 80025ce:	60f8      	str	r0, [r7, #12]
 80025d0:	4608      	mov	r0, r1
 80025d2:	4611      	mov	r1, r2
 80025d4:	461a      	mov	r2, r3
 80025d6:	4603      	mov	r3, r0
 80025d8:	817b      	strh	r3, [r7, #10]
 80025da:	460b      	mov	r3, r1
 80025dc:	813b      	strh	r3, [r7, #8]
 80025de:	4613      	mov	r3, r2
 80025e0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80025e2:	f7ff fc13 	bl	8001e0c <HAL_GetTick>
 80025e6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80025ee:	b2db      	uxtb	r3, r3
 80025f0:	2b20      	cmp	r3, #32
 80025f2:	f040 80d9 	bne.w	80027a8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80025f6:	697b      	ldr	r3, [r7, #20]
 80025f8:	9300      	str	r3, [sp, #0]
 80025fa:	2319      	movs	r3, #25
 80025fc:	2201      	movs	r2, #1
 80025fe:	496d      	ldr	r1, [pc, #436]	@ (80027b4 <HAL_I2C_Mem_Write+0x1ec>)
 8002600:	68f8      	ldr	r0, [r7, #12]
 8002602:	f000 fc8b 	bl	8002f1c <I2C_WaitOnFlagUntilTimeout>
 8002606:	4603      	mov	r3, r0
 8002608:	2b00      	cmp	r3, #0
 800260a:	d001      	beq.n	8002610 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800260c:	2302      	movs	r3, #2
 800260e:	e0cc      	b.n	80027aa <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002616:	2b01      	cmp	r3, #1
 8002618:	d101      	bne.n	800261e <HAL_I2C_Mem_Write+0x56>
 800261a:	2302      	movs	r3, #2
 800261c:	e0c5      	b.n	80027aa <HAL_I2C_Mem_Write+0x1e2>
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	2201      	movs	r2, #1
 8002622:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f003 0301 	and.w	r3, r3, #1
 8002630:	2b01      	cmp	r3, #1
 8002632:	d007      	beq.n	8002644 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	681a      	ldr	r2, [r3, #0]
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f042 0201 	orr.w	r2, r2, #1
 8002642:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	681a      	ldr	r2, [r3, #0]
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002652:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	2221      	movs	r2, #33	@ 0x21
 8002658:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	2240      	movs	r2, #64	@ 0x40
 8002660:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	2200      	movs	r2, #0
 8002668:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	6a3a      	ldr	r2, [r7, #32]
 800266e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002674:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800267a:	b29a      	uxth	r2, r3
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	4a4d      	ldr	r2, [pc, #308]	@ (80027b8 <HAL_I2C_Mem_Write+0x1f0>)
 8002684:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002686:	88f8      	ldrh	r0, [r7, #6]
 8002688:	893a      	ldrh	r2, [r7, #8]
 800268a:	8979      	ldrh	r1, [r7, #10]
 800268c:	697b      	ldr	r3, [r7, #20]
 800268e:	9301      	str	r3, [sp, #4]
 8002690:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002692:	9300      	str	r3, [sp, #0]
 8002694:	4603      	mov	r3, r0
 8002696:	68f8      	ldr	r0, [r7, #12]
 8002698:	f000 fac2 	bl	8002c20 <I2C_RequestMemoryWrite>
 800269c:	4603      	mov	r3, r0
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d052      	beq.n	8002748 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80026a2:	2301      	movs	r3, #1
 80026a4:	e081      	b.n	80027aa <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80026a6:	697a      	ldr	r2, [r7, #20]
 80026a8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80026aa:	68f8      	ldr	r0, [r7, #12]
 80026ac:	f000 fd50 	bl	8003150 <I2C_WaitOnTXEFlagUntilTimeout>
 80026b0:	4603      	mov	r3, r0
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d00d      	beq.n	80026d2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026ba:	2b04      	cmp	r3, #4
 80026bc:	d107      	bne.n	80026ce <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	681a      	ldr	r2, [r3, #0]
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80026cc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80026ce:	2301      	movs	r3, #1
 80026d0:	e06b      	b.n	80027aa <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026d6:	781a      	ldrb	r2, [r3, #0]
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026e2:	1c5a      	adds	r2, r3, #1
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026ec:	3b01      	subs	r3, #1
 80026ee:	b29a      	uxth	r2, r3
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026f8:	b29b      	uxth	r3, r3
 80026fa:	3b01      	subs	r3, #1
 80026fc:	b29a      	uxth	r2, r3
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	695b      	ldr	r3, [r3, #20]
 8002708:	f003 0304 	and.w	r3, r3, #4
 800270c:	2b04      	cmp	r3, #4
 800270e:	d11b      	bne.n	8002748 <HAL_I2C_Mem_Write+0x180>
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002714:	2b00      	cmp	r3, #0
 8002716:	d017      	beq.n	8002748 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800271c:	781a      	ldrb	r2, [r3, #0]
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002728:	1c5a      	adds	r2, r3, #1
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002732:	3b01      	subs	r3, #1
 8002734:	b29a      	uxth	r2, r3
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800273e:	b29b      	uxth	r3, r3
 8002740:	3b01      	subs	r3, #1
 8002742:	b29a      	uxth	r2, r3
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800274c:	2b00      	cmp	r3, #0
 800274e:	d1aa      	bne.n	80026a6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002750:	697a      	ldr	r2, [r7, #20]
 8002752:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002754:	68f8      	ldr	r0, [r7, #12]
 8002756:	f000 fd43 	bl	80031e0 <I2C_WaitOnBTFFlagUntilTimeout>
 800275a:	4603      	mov	r3, r0
 800275c:	2b00      	cmp	r3, #0
 800275e:	d00d      	beq.n	800277c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002764:	2b04      	cmp	r3, #4
 8002766:	d107      	bne.n	8002778 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	681a      	ldr	r2, [r3, #0]
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002776:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002778:	2301      	movs	r3, #1
 800277a:	e016      	b.n	80027aa <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	681a      	ldr	r2, [r3, #0]
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800278a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	2220      	movs	r2, #32
 8002790:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	2200      	movs	r2, #0
 8002798:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	2200      	movs	r2, #0
 80027a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80027a4:	2300      	movs	r3, #0
 80027a6:	e000      	b.n	80027aa <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80027a8:	2302      	movs	r3, #2
  }
}
 80027aa:	4618      	mov	r0, r3
 80027ac:	3718      	adds	r7, #24
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bd80      	pop	{r7, pc}
 80027b2:	bf00      	nop
 80027b4:	00100002 	.word	0x00100002
 80027b8:	ffff0000 	.word	0xffff0000

080027bc <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b08c      	sub	sp, #48	@ 0x30
 80027c0:	af02      	add	r7, sp, #8
 80027c2:	60f8      	str	r0, [r7, #12]
 80027c4:	4608      	mov	r0, r1
 80027c6:	4611      	mov	r1, r2
 80027c8:	461a      	mov	r2, r3
 80027ca:	4603      	mov	r3, r0
 80027cc:	817b      	strh	r3, [r7, #10]
 80027ce:	460b      	mov	r3, r1
 80027d0:	813b      	strh	r3, [r7, #8]
 80027d2:	4613      	mov	r3, r2
 80027d4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80027d6:	f7ff fb19 	bl	8001e0c <HAL_GetTick>
 80027da:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80027e2:	b2db      	uxtb	r3, r3
 80027e4:	2b20      	cmp	r3, #32
 80027e6:	f040 8214 	bne.w	8002c12 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80027ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027ec:	9300      	str	r3, [sp, #0]
 80027ee:	2319      	movs	r3, #25
 80027f0:	2201      	movs	r2, #1
 80027f2:	497b      	ldr	r1, [pc, #492]	@ (80029e0 <HAL_I2C_Mem_Read+0x224>)
 80027f4:	68f8      	ldr	r0, [r7, #12]
 80027f6:	f000 fb91 	bl	8002f1c <I2C_WaitOnFlagUntilTimeout>
 80027fa:	4603      	mov	r3, r0
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d001      	beq.n	8002804 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8002800:	2302      	movs	r3, #2
 8002802:	e207      	b.n	8002c14 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800280a:	2b01      	cmp	r3, #1
 800280c:	d101      	bne.n	8002812 <HAL_I2C_Mem_Read+0x56>
 800280e:	2302      	movs	r3, #2
 8002810:	e200      	b.n	8002c14 <HAL_I2C_Mem_Read+0x458>
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	2201      	movs	r2, #1
 8002816:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f003 0301 	and.w	r3, r3, #1
 8002824:	2b01      	cmp	r3, #1
 8002826:	d007      	beq.n	8002838 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	681a      	ldr	r2, [r3, #0]
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f042 0201 	orr.w	r2, r2, #1
 8002836:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	681a      	ldr	r2, [r3, #0]
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002846:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	2222      	movs	r2, #34	@ 0x22
 800284c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	2240      	movs	r2, #64	@ 0x40
 8002854:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	2200      	movs	r2, #0
 800285c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002862:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8002868:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800286e:	b29a      	uxth	r2, r3
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	4a5b      	ldr	r2, [pc, #364]	@ (80029e4 <HAL_I2C_Mem_Read+0x228>)
 8002878:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800287a:	88f8      	ldrh	r0, [r7, #6]
 800287c:	893a      	ldrh	r2, [r7, #8]
 800287e:	8979      	ldrh	r1, [r7, #10]
 8002880:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002882:	9301      	str	r3, [sp, #4]
 8002884:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002886:	9300      	str	r3, [sp, #0]
 8002888:	4603      	mov	r3, r0
 800288a:	68f8      	ldr	r0, [r7, #12]
 800288c:	f000 fa5e 	bl	8002d4c <I2C_RequestMemoryRead>
 8002890:	4603      	mov	r3, r0
 8002892:	2b00      	cmp	r3, #0
 8002894:	d001      	beq.n	800289a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8002896:	2301      	movs	r3, #1
 8002898:	e1bc      	b.n	8002c14 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d113      	bne.n	80028ca <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80028a2:	2300      	movs	r3, #0
 80028a4:	623b      	str	r3, [r7, #32]
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	695b      	ldr	r3, [r3, #20]
 80028ac:	623b      	str	r3, [r7, #32]
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	699b      	ldr	r3, [r3, #24]
 80028b4:	623b      	str	r3, [r7, #32]
 80028b6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	681a      	ldr	r2, [r3, #0]
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80028c6:	601a      	str	r2, [r3, #0]
 80028c8:	e190      	b.n	8002bec <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028ce:	2b01      	cmp	r3, #1
 80028d0:	d11b      	bne.n	800290a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	681a      	ldr	r2, [r3, #0]
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80028e0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80028e2:	2300      	movs	r3, #0
 80028e4:	61fb      	str	r3, [r7, #28]
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	695b      	ldr	r3, [r3, #20]
 80028ec:	61fb      	str	r3, [r7, #28]
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	699b      	ldr	r3, [r3, #24]
 80028f4:	61fb      	str	r3, [r7, #28]
 80028f6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	681a      	ldr	r2, [r3, #0]
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002906:	601a      	str	r2, [r3, #0]
 8002908:	e170      	b.n	8002bec <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800290e:	2b02      	cmp	r3, #2
 8002910:	d11b      	bne.n	800294a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	681a      	ldr	r2, [r3, #0]
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002920:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	681a      	ldr	r2, [r3, #0]
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002930:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002932:	2300      	movs	r3, #0
 8002934:	61bb      	str	r3, [r7, #24]
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	695b      	ldr	r3, [r3, #20]
 800293c:	61bb      	str	r3, [r7, #24]
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	699b      	ldr	r3, [r3, #24]
 8002944:	61bb      	str	r3, [r7, #24]
 8002946:	69bb      	ldr	r3, [r7, #24]
 8002948:	e150      	b.n	8002bec <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800294a:	2300      	movs	r3, #0
 800294c:	617b      	str	r3, [r7, #20]
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	695b      	ldr	r3, [r3, #20]
 8002954:	617b      	str	r3, [r7, #20]
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	699b      	ldr	r3, [r3, #24]
 800295c:	617b      	str	r3, [r7, #20]
 800295e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002960:	e144      	b.n	8002bec <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002966:	2b03      	cmp	r3, #3
 8002968:	f200 80f1 	bhi.w	8002b4e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002970:	2b01      	cmp	r3, #1
 8002972:	d123      	bne.n	80029bc <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002974:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002976:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002978:	68f8      	ldr	r0, [r7, #12]
 800297a:	f000 fc79 	bl	8003270 <I2C_WaitOnRXNEFlagUntilTimeout>
 800297e:	4603      	mov	r3, r0
 8002980:	2b00      	cmp	r3, #0
 8002982:	d001      	beq.n	8002988 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8002984:	2301      	movs	r3, #1
 8002986:	e145      	b.n	8002c14 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	691a      	ldr	r2, [r3, #16]
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002992:	b2d2      	uxtb	r2, r2
 8002994:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800299a:	1c5a      	adds	r2, r3, #1
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029a4:	3b01      	subs	r3, #1
 80029a6:	b29a      	uxth	r2, r3
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029b0:	b29b      	uxth	r3, r3
 80029b2:	3b01      	subs	r3, #1
 80029b4:	b29a      	uxth	r2, r3
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80029ba:	e117      	b.n	8002bec <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029c0:	2b02      	cmp	r3, #2
 80029c2:	d14e      	bne.n	8002a62 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80029c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029c6:	9300      	str	r3, [sp, #0]
 80029c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80029ca:	2200      	movs	r2, #0
 80029cc:	4906      	ldr	r1, [pc, #24]	@ (80029e8 <HAL_I2C_Mem_Read+0x22c>)
 80029ce:	68f8      	ldr	r0, [r7, #12]
 80029d0:	f000 faa4 	bl	8002f1c <I2C_WaitOnFlagUntilTimeout>
 80029d4:	4603      	mov	r3, r0
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d008      	beq.n	80029ec <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80029da:	2301      	movs	r3, #1
 80029dc:	e11a      	b.n	8002c14 <HAL_I2C_Mem_Read+0x458>
 80029de:	bf00      	nop
 80029e0:	00100002 	.word	0x00100002
 80029e4:	ffff0000 	.word	0xffff0000
 80029e8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	681a      	ldr	r2, [r3, #0]
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80029fa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	691a      	ldr	r2, [r3, #16]
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a06:	b2d2      	uxtb	r2, r2
 8002a08:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a0e:	1c5a      	adds	r2, r3, #1
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a18:	3b01      	subs	r3, #1
 8002a1a:	b29a      	uxth	r2, r3
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a24:	b29b      	uxth	r3, r3
 8002a26:	3b01      	subs	r3, #1
 8002a28:	b29a      	uxth	r2, r3
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	691a      	ldr	r2, [r3, #16]
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a38:	b2d2      	uxtb	r2, r2
 8002a3a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a40:	1c5a      	adds	r2, r3, #1
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a4a:	3b01      	subs	r3, #1
 8002a4c:	b29a      	uxth	r2, r3
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a56:	b29b      	uxth	r3, r3
 8002a58:	3b01      	subs	r3, #1
 8002a5a:	b29a      	uxth	r2, r3
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002a60:	e0c4      	b.n	8002bec <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002a62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a64:	9300      	str	r3, [sp, #0]
 8002a66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a68:	2200      	movs	r2, #0
 8002a6a:	496c      	ldr	r1, [pc, #432]	@ (8002c1c <HAL_I2C_Mem_Read+0x460>)
 8002a6c:	68f8      	ldr	r0, [r7, #12]
 8002a6e:	f000 fa55 	bl	8002f1c <I2C_WaitOnFlagUntilTimeout>
 8002a72:	4603      	mov	r3, r0
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d001      	beq.n	8002a7c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8002a78:	2301      	movs	r3, #1
 8002a7a:	e0cb      	b.n	8002c14 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	681a      	ldr	r2, [r3, #0]
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002a8a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	691a      	ldr	r2, [r3, #16]
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a96:	b2d2      	uxtb	r2, r2
 8002a98:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a9e:	1c5a      	adds	r2, r3, #1
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002aa8:	3b01      	subs	r3, #1
 8002aaa:	b29a      	uxth	r2, r3
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ab4:	b29b      	uxth	r3, r3
 8002ab6:	3b01      	subs	r3, #1
 8002ab8:	b29a      	uxth	r2, r3
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002abe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ac0:	9300      	str	r3, [sp, #0]
 8002ac2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	4955      	ldr	r1, [pc, #340]	@ (8002c1c <HAL_I2C_Mem_Read+0x460>)
 8002ac8:	68f8      	ldr	r0, [r7, #12]
 8002aca:	f000 fa27 	bl	8002f1c <I2C_WaitOnFlagUntilTimeout>
 8002ace:	4603      	mov	r3, r0
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d001      	beq.n	8002ad8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8002ad4:	2301      	movs	r3, #1
 8002ad6:	e09d      	b.n	8002c14 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	681a      	ldr	r2, [r3, #0]
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ae6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	691a      	ldr	r2, [r3, #16]
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002af2:	b2d2      	uxtb	r2, r2
 8002af4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002afa:	1c5a      	adds	r2, r3, #1
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b04:	3b01      	subs	r3, #1
 8002b06:	b29a      	uxth	r2, r3
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b10:	b29b      	uxth	r3, r3
 8002b12:	3b01      	subs	r3, #1
 8002b14:	b29a      	uxth	r2, r3
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	691a      	ldr	r2, [r3, #16]
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b24:	b2d2      	uxtb	r2, r2
 8002b26:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b2c:	1c5a      	adds	r2, r3, #1
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b36:	3b01      	subs	r3, #1
 8002b38:	b29a      	uxth	r2, r3
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b42:	b29b      	uxth	r3, r3
 8002b44:	3b01      	subs	r3, #1
 8002b46:	b29a      	uxth	r2, r3
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002b4c:	e04e      	b.n	8002bec <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b50:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002b52:	68f8      	ldr	r0, [r7, #12]
 8002b54:	f000 fb8c 	bl	8003270 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002b58:	4603      	mov	r3, r0
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d001      	beq.n	8002b62 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8002b5e:	2301      	movs	r3, #1
 8002b60:	e058      	b.n	8002c14 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	691a      	ldr	r2, [r3, #16]
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b6c:	b2d2      	uxtb	r2, r2
 8002b6e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b74:	1c5a      	adds	r2, r3, #1
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b7e:	3b01      	subs	r3, #1
 8002b80:	b29a      	uxth	r2, r3
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b8a:	b29b      	uxth	r3, r3
 8002b8c:	3b01      	subs	r3, #1
 8002b8e:	b29a      	uxth	r2, r3
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	695b      	ldr	r3, [r3, #20]
 8002b9a:	f003 0304 	and.w	r3, r3, #4
 8002b9e:	2b04      	cmp	r3, #4
 8002ba0:	d124      	bne.n	8002bec <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ba6:	2b03      	cmp	r3, #3
 8002ba8:	d107      	bne.n	8002bba <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	681a      	ldr	r2, [r3, #0]
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002bb8:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	691a      	ldr	r2, [r3, #16]
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bc4:	b2d2      	uxtb	r2, r2
 8002bc6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bcc:	1c5a      	adds	r2, r3, #1
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bd6:	3b01      	subs	r3, #1
 8002bd8:	b29a      	uxth	r2, r3
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002be2:	b29b      	uxth	r3, r3
 8002be4:	3b01      	subs	r3, #1
 8002be6:	b29a      	uxth	r2, r3
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	f47f aeb6 	bne.w	8002962 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	2220      	movs	r2, #32
 8002bfa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	2200      	movs	r2, #0
 8002c02:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	2200      	movs	r2, #0
 8002c0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002c0e:	2300      	movs	r3, #0
 8002c10:	e000      	b.n	8002c14 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8002c12:	2302      	movs	r3, #2
  }
}
 8002c14:	4618      	mov	r0, r3
 8002c16:	3728      	adds	r7, #40	@ 0x28
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	bd80      	pop	{r7, pc}
 8002c1c:	00010004 	.word	0x00010004

08002c20 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b088      	sub	sp, #32
 8002c24:	af02      	add	r7, sp, #8
 8002c26:	60f8      	str	r0, [r7, #12]
 8002c28:	4608      	mov	r0, r1
 8002c2a:	4611      	mov	r1, r2
 8002c2c:	461a      	mov	r2, r3
 8002c2e:	4603      	mov	r3, r0
 8002c30:	817b      	strh	r3, [r7, #10]
 8002c32:	460b      	mov	r3, r1
 8002c34:	813b      	strh	r3, [r7, #8]
 8002c36:	4613      	mov	r3, r2
 8002c38:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	681a      	ldr	r2, [r3, #0]
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002c48:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002c4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c4c:	9300      	str	r3, [sp, #0]
 8002c4e:	6a3b      	ldr	r3, [r7, #32]
 8002c50:	2200      	movs	r2, #0
 8002c52:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002c56:	68f8      	ldr	r0, [r7, #12]
 8002c58:	f000 f960 	bl	8002f1c <I2C_WaitOnFlagUntilTimeout>
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d00d      	beq.n	8002c7e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c6c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002c70:	d103      	bne.n	8002c7a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002c78:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002c7a:	2303      	movs	r3, #3
 8002c7c:	e05f      	b.n	8002d3e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002c7e:	897b      	ldrh	r3, [r7, #10]
 8002c80:	b2db      	uxtb	r3, r3
 8002c82:	461a      	mov	r2, r3
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002c8c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002c8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c90:	6a3a      	ldr	r2, [r7, #32]
 8002c92:	492d      	ldr	r1, [pc, #180]	@ (8002d48 <I2C_RequestMemoryWrite+0x128>)
 8002c94:	68f8      	ldr	r0, [r7, #12]
 8002c96:	f000 f9bb 	bl	8003010 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d001      	beq.n	8002ca4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8002ca0:	2301      	movs	r3, #1
 8002ca2:	e04c      	b.n	8002d3e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	617b      	str	r3, [r7, #20]
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	695b      	ldr	r3, [r3, #20]
 8002cae:	617b      	str	r3, [r7, #20]
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	699b      	ldr	r3, [r3, #24]
 8002cb6:	617b      	str	r3, [r7, #20]
 8002cb8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002cba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002cbc:	6a39      	ldr	r1, [r7, #32]
 8002cbe:	68f8      	ldr	r0, [r7, #12]
 8002cc0:	f000 fa46 	bl	8003150 <I2C_WaitOnTXEFlagUntilTimeout>
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d00d      	beq.n	8002ce6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cce:	2b04      	cmp	r3, #4
 8002cd0:	d107      	bne.n	8002ce2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	681a      	ldr	r2, [r3, #0]
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ce0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	e02b      	b.n	8002d3e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002ce6:	88fb      	ldrh	r3, [r7, #6]
 8002ce8:	2b01      	cmp	r3, #1
 8002cea:	d105      	bne.n	8002cf8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002cec:	893b      	ldrh	r3, [r7, #8]
 8002cee:	b2da      	uxtb	r2, r3
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	611a      	str	r2, [r3, #16]
 8002cf6:	e021      	b.n	8002d3c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002cf8:	893b      	ldrh	r3, [r7, #8]
 8002cfa:	0a1b      	lsrs	r3, r3, #8
 8002cfc:	b29b      	uxth	r3, r3
 8002cfe:	b2da      	uxtb	r2, r3
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002d06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d08:	6a39      	ldr	r1, [r7, #32]
 8002d0a:	68f8      	ldr	r0, [r7, #12]
 8002d0c:	f000 fa20 	bl	8003150 <I2C_WaitOnTXEFlagUntilTimeout>
 8002d10:	4603      	mov	r3, r0
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d00d      	beq.n	8002d32 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d1a:	2b04      	cmp	r3, #4
 8002d1c:	d107      	bne.n	8002d2e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	681a      	ldr	r2, [r3, #0]
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d2c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002d2e:	2301      	movs	r3, #1
 8002d30:	e005      	b.n	8002d3e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002d32:	893b      	ldrh	r3, [r7, #8]
 8002d34:	b2da      	uxtb	r2, r3
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8002d3c:	2300      	movs	r3, #0
}
 8002d3e:	4618      	mov	r0, r3
 8002d40:	3718      	adds	r7, #24
 8002d42:	46bd      	mov	sp, r7
 8002d44:	bd80      	pop	{r7, pc}
 8002d46:	bf00      	nop
 8002d48:	00010002 	.word	0x00010002

08002d4c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b088      	sub	sp, #32
 8002d50:	af02      	add	r7, sp, #8
 8002d52:	60f8      	str	r0, [r7, #12]
 8002d54:	4608      	mov	r0, r1
 8002d56:	4611      	mov	r1, r2
 8002d58:	461a      	mov	r2, r3
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	817b      	strh	r3, [r7, #10]
 8002d5e:	460b      	mov	r3, r1
 8002d60:	813b      	strh	r3, [r7, #8]
 8002d62:	4613      	mov	r3, r2
 8002d64:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	681a      	ldr	r2, [r3, #0]
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002d74:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	681a      	ldr	r2, [r3, #0]
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002d84:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002d86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d88:	9300      	str	r3, [sp, #0]
 8002d8a:	6a3b      	ldr	r3, [r7, #32]
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002d92:	68f8      	ldr	r0, [r7, #12]
 8002d94:	f000 f8c2 	bl	8002f1c <I2C_WaitOnFlagUntilTimeout>
 8002d98:	4603      	mov	r3, r0
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d00d      	beq.n	8002dba <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002da8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002dac:	d103      	bne.n	8002db6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002db4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002db6:	2303      	movs	r3, #3
 8002db8:	e0aa      	b.n	8002f10 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002dba:	897b      	ldrh	r3, [r7, #10]
 8002dbc:	b2db      	uxtb	r3, r3
 8002dbe:	461a      	mov	r2, r3
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002dc8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002dca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dcc:	6a3a      	ldr	r2, [r7, #32]
 8002dce:	4952      	ldr	r1, [pc, #328]	@ (8002f18 <I2C_RequestMemoryRead+0x1cc>)
 8002dd0:	68f8      	ldr	r0, [r7, #12]
 8002dd2:	f000 f91d 	bl	8003010 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d001      	beq.n	8002de0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8002ddc:	2301      	movs	r3, #1
 8002dde:	e097      	b.n	8002f10 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002de0:	2300      	movs	r3, #0
 8002de2:	617b      	str	r3, [r7, #20]
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	695b      	ldr	r3, [r3, #20]
 8002dea:	617b      	str	r3, [r7, #20]
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	699b      	ldr	r3, [r3, #24]
 8002df2:	617b      	str	r3, [r7, #20]
 8002df4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002df6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002df8:	6a39      	ldr	r1, [r7, #32]
 8002dfa:	68f8      	ldr	r0, [r7, #12]
 8002dfc:	f000 f9a8 	bl	8003150 <I2C_WaitOnTXEFlagUntilTimeout>
 8002e00:	4603      	mov	r3, r0
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d00d      	beq.n	8002e22 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e0a:	2b04      	cmp	r3, #4
 8002e0c:	d107      	bne.n	8002e1e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	681a      	ldr	r2, [r3, #0]
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e1c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	e076      	b.n	8002f10 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002e22:	88fb      	ldrh	r3, [r7, #6]
 8002e24:	2b01      	cmp	r3, #1
 8002e26:	d105      	bne.n	8002e34 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002e28:	893b      	ldrh	r3, [r7, #8]
 8002e2a:	b2da      	uxtb	r2, r3
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	611a      	str	r2, [r3, #16]
 8002e32:	e021      	b.n	8002e78 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002e34:	893b      	ldrh	r3, [r7, #8]
 8002e36:	0a1b      	lsrs	r3, r3, #8
 8002e38:	b29b      	uxth	r3, r3
 8002e3a:	b2da      	uxtb	r2, r3
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e44:	6a39      	ldr	r1, [r7, #32]
 8002e46:	68f8      	ldr	r0, [r7, #12]
 8002e48:	f000 f982 	bl	8003150 <I2C_WaitOnTXEFlagUntilTimeout>
 8002e4c:	4603      	mov	r3, r0
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d00d      	beq.n	8002e6e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e56:	2b04      	cmp	r3, #4
 8002e58:	d107      	bne.n	8002e6a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	681a      	ldr	r2, [r3, #0]
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e68:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	e050      	b.n	8002f10 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002e6e:	893b      	ldrh	r3, [r7, #8]
 8002e70:	b2da      	uxtb	r2, r3
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e78:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e7a:	6a39      	ldr	r1, [r7, #32]
 8002e7c:	68f8      	ldr	r0, [r7, #12]
 8002e7e:	f000 f967 	bl	8003150 <I2C_WaitOnTXEFlagUntilTimeout>
 8002e82:	4603      	mov	r3, r0
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d00d      	beq.n	8002ea4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e8c:	2b04      	cmp	r3, #4
 8002e8e:	d107      	bne.n	8002ea0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	681a      	ldr	r2, [r3, #0]
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e9e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002ea0:	2301      	movs	r3, #1
 8002ea2:	e035      	b.n	8002f10 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	681a      	ldr	r2, [r3, #0]
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002eb2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002eb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eb6:	9300      	str	r3, [sp, #0]
 8002eb8:	6a3b      	ldr	r3, [r7, #32]
 8002eba:	2200      	movs	r2, #0
 8002ebc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002ec0:	68f8      	ldr	r0, [r7, #12]
 8002ec2:	f000 f82b 	bl	8002f1c <I2C_WaitOnFlagUntilTimeout>
 8002ec6:	4603      	mov	r3, r0
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d00d      	beq.n	8002ee8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ed6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002eda:	d103      	bne.n	8002ee4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002ee2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002ee4:	2303      	movs	r3, #3
 8002ee6:	e013      	b.n	8002f10 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002ee8:	897b      	ldrh	r3, [r7, #10]
 8002eea:	b2db      	uxtb	r3, r3
 8002eec:	f043 0301 	orr.w	r3, r3, #1
 8002ef0:	b2da      	uxtb	r2, r3
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002ef8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002efa:	6a3a      	ldr	r2, [r7, #32]
 8002efc:	4906      	ldr	r1, [pc, #24]	@ (8002f18 <I2C_RequestMemoryRead+0x1cc>)
 8002efe:	68f8      	ldr	r0, [r7, #12]
 8002f00:	f000 f886 	bl	8003010 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002f04:	4603      	mov	r3, r0
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d001      	beq.n	8002f0e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	e000      	b.n	8002f10 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8002f0e:	2300      	movs	r3, #0
}
 8002f10:	4618      	mov	r0, r3
 8002f12:	3718      	adds	r7, #24
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bd80      	pop	{r7, pc}
 8002f18:	00010002 	.word	0x00010002

08002f1c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b084      	sub	sp, #16
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	60f8      	str	r0, [r7, #12]
 8002f24:	60b9      	str	r1, [r7, #8]
 8002f26:	603b      	str	r3, [r7, #0]
 8002f28:	4613      	mov	r3, r2
 8002f2a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002f2c:	e048      	b.n	8002fc0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f34:	d044      	beq.n	8002fc0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f36:	f7fe ff69 	bl	8001e0c <HAL_GetTick>
 8002f3a:	4602      	mov	r2, r0
 8002f3c:	69bb      	ldr	r3, [r7, #24]
 8002f3e:	1ad3      	subs	r3, r2, r3
 8002f40:	683a      	ldr	r2, [r7, #0]
 8002f42:	429a      	cmp	r2, r3
 8002f44:	d302      	bcc.n	8002f4c <I2C_WaitOnFlagUntilTimeout+0x30>
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d139      	bne.n	8002fc0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002f4c:	68bb      	ldr	r3, [r7, #8]
 8002f4e:	0c1b      	lsrs	r3, r3, #16
 8002f50:	b2db      	uxtb	r3, r3
 8002f52:	2b01      	cmp	r3, #1
 8002f54:	d10d      	bne.n	8002f72 <I2C_WaitOnFlagUntilTimeout+0x56>
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	695b      	ldr	r3, [r3, #20]
 8002f5c:	43da      	mvns	r2, r3
 8002f5e:	68bb      	ldr	r3, [r7, #8]
 8002f60:	4013      	ands	r3, r2
 8002f62:	b29b      	uxth	r3, r3
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	bf0c      	ite	eq
 8002f68:	2301      	moveq	r3, #1
 8002f6a:	2300      	movne	r3, #0
 8002f6c:	b2db      	uxtb	r3, r3
 8002f6e:	461a      	mov	r2, r3
 8002f70:	e00c      	b.n	8002f8c <I2C_WaitOnFlagUntilTimeout+0x70>
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	699b      	ldr	r3, [r3, #24]
 8002f78:	43da      	mvns	r2, r3
 8002f7a:	68bb      	ldr	r3, [r7, #8]
 8002f7c:	4013      	ands	r3, r2
 8002f7e:	b29b      	uxth	r3, r3
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	bf0c      	ite	eq
 8002f84:	2301      	moveq	r3, #1
 8002f86:	2300      	movne	r3, #0
 8002f88:	b2db      	uxtb	r3, r3
 8002f8a:	461a      	mov	r2, r3
 8002f8c:	79fb      	ldrb	r3, [r7, #7]
 8002f8e:	429a      	cmp	r2, r3
 8002f90:	d116      	bne.n	8002fc0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	2200      	movs	r2, #0
 8002f96:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	2220      	movs	r2, #32
 8002f9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fac:	f043 0220 	orr.w	r2, r3, #32
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002fbc:	2301      	movs	r3, #1
 8002fbe:	e023      	b.n	8003008 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002fc0:	68bb      	ldr	r3, [r7, #8]
 8002fc2:	0c1b      	lsrs	r3, r3, #16
 8002fc4:	b2db      	uxtb	r3, r3
 8002fc6:	2b01      	cmp	r3, #1
 8002fc8:	d10d      	bne.n	8002fe6 <I2C_WaitOnFlagUntilTimeout+0xca>
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	695b      	ldr	r3, [r3, #20]
 8002fd0:	43da      	mvns	r2, r3
 8002fd2:	68bb      	ldr	r3, [r7, #8]
 8002fd4:	4013      	ands	r3, r2
 8002fd6:	b29b      	uxth	r3, r3
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	bf0c      	ite	eq
 8002fdc:	2301      	moveq	r3, #1
 8002fde:	2300      	movne	r3, #0
 8002fe0:	b2db      	uxtb	r3, r3
 8002fe2:	461a      	mov	r2, r3
 8002fe4:	e00c      	b.n	8003000 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	699b      	ldr	r3, [r3, #24]
 8002fec:	43da      	mvns	r2, r3
 8002fee:	68bb      	ldr	r3, [r7, #8]
 8002ff0:	4013      	ands	r3, r2
 8002ff2:	b29b      	uxth	r3, r3
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	bf0c      	ite	eq
 8002ff8:	2301      	moveq	r3, #1
 8002ffa:	2300      	movne	r3, #0
 8002ffc:	b2db      	uxtb	r3, r3
 8002ffe:	461a      	mov	r2, r3
 8003000:	79fb      	ldrb	r3, [r7, #7]
 8003002:	429a      	cmp	r2, r3
 8003004:	d093      	beq.n	8002f2e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003006:	2300      	movs	r3, #0
}
 8003008:	4618      	mov	r0, r3
 800300a:	3710      	adds	r7, #16
 800300c:	46bd      	mov	sp, r7
 800300e:	bd80      	pop	{r7, pc}

08003010 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b084      	sub	sp, #16
 8003014:	af00      	add	r7, sp, #0
 8003016:	60f8      	str	r0, [r7, #12]
 8003018:	60b9      	str	r1, [r7, #8]
 800301a:	607a      	str	r2, [r7, #4]
 800301c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800301e:	e071      	b.n	8003104 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	695b      	ldr	r3, [r3, #20]
 8003026:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800302a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800302e:	d123      	bne.n	8003078 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	681a      	ldr	r2, [r3, #0]
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800303e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003048:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	2200      	movs	r2, #0
 800304e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	2220      	movs	r2, #32
 8003054:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	2200      	movs	r2, #0
 800305c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003064:	f043 0204 	orr.w	r2, r3, #4
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	2200      	movs	r2, #0
 8003070:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003074:	2301      	movs	r3, #1
 8003076:	e067      	b.n	8003148 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800307e:	d041      	beq.n	8003104 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003080:	f7fe fec4 	bl	8001e0c <HAL_GetTick>
 8003084:	4602      	mov	r2, r0
 8003086:	683b      	ldr	r3, [r7, #0]
 8003088:	1ad3      	subs	r3, r2, r3
 800308a:	687a      	ldr	r2, [r7, #4]
 800308c:	429a      	cmp	r2, r3
 800308e:	d302      	bcc.n	8003096 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d136      	bne.n	8003104 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003096:	68bb      	ldr	r3, [r7, #8]
 8003098:	0c1b      	lsrs	r3, r3, #16
 800309a:	b2db      	uxtb	r3, r3
 800309c:	2b01      	cmp	r3, #1
 800309e:	d10c      	bne.n	80030ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	695b      	ldr	r3, [r3, #20]
 80030a6:	43da      	mvns	r2, r3
 80030a8:	68bb      	ldr	r3, [r7, #8]
 80030aa:	4013      	ands	r3, r2
 80030ac:	b29b      	uxth	r3, r3
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	bf14      	ite	ne
 80030b2:	2301      	movne	r3, #1
 80030b4:	2300      	moveq	r3, #0
 80030b6:	b2db      	uxtb	r3, r3
 80030b8:	e00b      	b.n	80030d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	699b      	ldr	r3, [r3, #24]
 80030c0:	43da      	mvns	r2, r3
 80030c2:	68bb      	ldr	r3, [r7, #8]
 80030c4:	4013      	ands	r3, r2
 80030c6:	b29b      	uxth	r3, r3
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	bf14      	ite	ne
 80030cc:	2301      	movne	r3, #1
 80030ce:	2300      	moveq	r3, #0
 80030d0:	b2db      	uxtb	r3, r3
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d016      	beq.n	8003104 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	2200      	movs	r2, #0
 80030da:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	2220      	movs	r2, #32
 80030e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	2200      	movs	r2, #0
 80030e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030f0:	f043 0220 	orr.w	r2, r3, #32
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	2200      	movs	r2, #0
 80030fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003100:	2301      	movs	r3, #1
 8003102:	e021      	b.n	8003148 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003104:	68bb      	ldr	r3, [r7, #8]
 8003106:	0c1b      	lsrs	r3, r3, #16
 8003108:	b2db      	uxtb	r3, r3
 800310a:	2b01      	cmp	r3, #1
 800310c:	d10c      	bne.n	8003128 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	695b      	ldr	r3, [r3, #20]
 8003114:	43da      	mvns	r2, r3
 8003116:	68bb      	ldr	r3, [r7, #8]
 8003118:	4013      	ands	r3, r2
 800311a:	b29b      	uxth	r3, r3
 800311c:	2b00      	cmp	r3, #0
 800311e:	bf14      	ite	ne
 8003120:	2301      	movne	r3, #1
 8003122:	2300      	moveq	r3, #0
 8003124:	b2db      	uxtb	r3, r3
 8003126:	e00b      	b.n	8003140 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	699b      	ldr	r3, [r3, #24]
 800312e:	43da      	mvns	r2, r3
 8003130:	68bb      	ldr	r3, [r7, #8]
 8003132:	4013      	ands	r3, r2
 8003134:	b29b      	uxth	r3, r3
 8003136:	2b00      	cmp	r3, #0
 8003138:	bf14      	ite	ne
 800313a:	2301      	movne	r3, #1
 800313c:	2300      	moveq	r3, #0
 800313e:	b2db      	uxtb	r3, r3
 8003140:	2b00      	cmp	r3, #0
 8003142:	f47f af6d 	bne.w	8003020 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003146:	2300      	movs	r3, #0
}
 8003148:	4618      	mov	r0, r3
 800314a:	3710      	adds	r7, #16
 800314c:	46bd      	mov	sp, r7
 800314e:	bd80      	pop	{r7, pc}

08003150 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b084      	sub	sp, #16
 8003154:	af00      	add	r7, sp, #0
 8003156:	60f8      	str	r0, [r7, #12]
 8003158:	60b9      	str	r1, [r7, #8]
 800315a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800315c:	e034      	b.n	80031c8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800315e:	68f8      	ldr	r0, [r7, #12]
 8003160:	f000 f8e3 	bl	800332a <I2C_IsAcknowledgeFailed>
 8003164:	4603      	mov	r3, r0
 8003166:	2b00      	cmp	r3, #0
 8003168:	d001      	beq.n	800316e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800316a:	2301      	movs	r3, #1
 800316c:	e034      	b.n	80031d8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800316e:	68bb      	ldr	r3, [r7, #8]
 8003170:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003174:	d028      	beq.n	80031c8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003176:	f7fe fe49 	bl	8001e0c <HAL_GetTick>
 800317a:	4602      	mov	r2, r0
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	1ad3      	subs	r3, r2, r3
 8003180:	68ba      	ldr	r2, [r7, #8]
 8003182:	429a      	cmp	r2, r3
 8003184:	d302      	bcc.n	800318c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003186:	68bb      	ldr	r3, [r7, #8]
 8003188:	2b00      	cmp	r3, #0
 800318a:	d11d      	bne.n	80031c8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	695b      	ldr	r3, [r3, #20]
 8003192:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003196:	2b80      	cmp	r3, #128	@ 0x80
 8003198:	d016      	beq.n	80031c8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	2200      	movs	r2, #0
 800319e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	2220      	movs	r2, #32
 80031a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	2200      	movs	r2, #0
 80031ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031b4:	f043 0220 	orr.w	r2, r3, #32
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	2200      	movs	r2, #0
 80031c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80031c4:	2301      	movs	r3, #1
 80031c6:	e007      	b.n	80031d8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	695b      	ldr	r3, [r3, #20]
 80031ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031d2:	2b80      	cmp	r3, #128	@ 0x80
 80031d4:	d1c3      	bne.n	800315e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80031d6:	2300      	movs	r3, #0
}
 80031d8:	4618      	mov	r0, r3
 80031da:	3710      	adds	r7, #16
 80031dc:	46bd      	mov	sp, r7
 80031de:	bd80      	pop	{r7, pc}

080031e0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b084      	sub	sp, #16
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	60f8      	str	r0, [r7, #12]
 80031e8:	60b9      	str	r1, [r7, #8]
 80031ea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80031ec:	e034      	b.n	8003258 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80031ee:	68f8      	ldr	r0, [r7, #12]
 80031f0:	f000 f89b 	bl	800332a <I2C_IsAcknowledgeFailed>
 80031f4:	4603      	mov	r3, r0
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d001      	beq.n	80031fe <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80031fa:	2301      	movs	r3, #1
 80031fc:	e034      	b.n	8003268 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80031fe:	68bb      	ldr	r3, [r7, #8]
 8003200:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003204:	d028      	beq.n	8003258 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003206:	f7fe fe01 	bl	8001e0c <HAL_GetTick>
 800320a:	4602      	mov	r2, r0
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	1ad3      	subs	r3, r2, r3
 8003210:	68ba      	ldr	r2, [r7, #8]
 8003212:	429a      	cmp	r2, r3
 8003214:	d302      	bcc.n	800321c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003216:	68bb      	ldr	r3, [r7, #8]
 8003218:	2b00      	cmp	r3, #0
 800321a:	d11d      	bne.n	8003258 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	695b      	ldr	r3, [r3, #20]
 8003222:	f003 0304 	and.w	r3, r3, #4
 8003226:	2b04      	cmp	r3, #4
 8003228:	d016      	beq.n	8003258 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	2200      	movs	r2, #0
 800322e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	2220      	movs	r2, #32
 8003234:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	2200      	movs	r2, #0
 800323c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003244:	f043 0220 	orr.w	r2, r3, #32
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	2200      	movs	r2, #0
 8003250:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003254:	2301      	movs	r3, #1
 8003256:	e007      	b.n	8003268 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	695b      	ldr	r3, [r3, #20]
 800325e:	f003 0304 	and.w	r3, r3, #4
 8003262:	2b04      	cmp	r3, #4
 8003264:	d1c3      	bne.n	80031ee <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003266:	2300      	movs	r3, #0
}
 8003268:	4618      	mov	r0, r3
 800326a:	3710      	adds	r7, #16
 800326c:	46bd      	mov	sp, r7
 800326e:	bd80      	pop	{r7, pc}

08003270 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b084      	sub	sp, #16
 8003274:	af00      	add	r7, sp, #0
 8003276:	60f8      	str	r0, [r7, #12]
 8003278:	60b9      	str	r1, [r7, #8]
 800327a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800327c:	e049      	b.n	8003312 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	695b      	ldr	r3, [r3, #20]
 8003284:	f003 0310 	and.w	r3, r3, #16
 8003288:	2b10      	cmp	r3, #16
 800328a:	d119      	bne.n	80032c0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f06f 0210 	mvn.w	r2, #16
 8003294:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	2200      	movs	r2, #0
 800329a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	2220      	movs	r2, #32
 80032a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	2200      	movs	r2, #0
 80032a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	2200      	movs	r2, #0
 80032b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80032bc:	2301      	movs	r3, #1
 80032be:	e030      	b.n	8003322 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032c0:	f7fe fda4 	bl	8001e0c <HAL_GetTick>
 80032c4:	4602      	mov	r2, r0
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	1ad3      	subs	r3, r2, r3
 80032ca:	68ba      	ldr	r2, [r7, #8]
 80032cc:	429a      	cmp	r2, r3
 80032ce:	d302      	bcc.n	80032d6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80032d0:	68bb      	ldr	r3, [r7, #8]
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d11d      	bne.n	8003312 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	695b      	ldr	r3, [r3, #20]
 80032dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80032e0:	2b40      	cmp	r3, #64	@ 0x40
 80032e2:	d016      	beq.n	8003312 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	2200      	movs	r2, #0
 80032e8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	2220      	movs	r2, #32
 80032ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	2200      	movs	r2, #0
 80032f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032fe:	f043 0220 	orr.w	r2, r3, #32
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	2200      	movs	r2, #0
 800330a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800330e:	2301      	movs	r3, #1
 8003310:	e007      	b.n	8003322 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	695b      	ldr	r3, [r3, #20]
 8003318:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800331c:	2b40      	cmp	r3, #64	@ 0x40
 800331e:	d1ae      	bne.n	800327e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003320:	2300      	movs	r3, #0
}
 8003322:	4618      	mov	r0, r3
 8003324:	3710      	adds	r7, #16
 8003326:	46bd      	mov	sp, r7
 8003328:	bd80      	pop	{r7, pc}

0800332a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800332a:	b480      	push	{r7}
 800332c:	b083      	sub	sp, #12
 800332e:	af00      	add	r7, sp, #0
 8003330:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	695b      	ldr	r3, [r3, #20]
 8003338:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800333c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003340:	d11b      	bne.n	800337a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800334a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2200      	movs	r2, #0
 8003350:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	2220      	movs	r2, #32
 8003356:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2200      	movs	r2, #0
 800335e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003366:	f043 0204 	orr.w	r2, r3, #4
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	2200      	movs	r2, #0
 8003372:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003376:	2301      	movs	r3, #1
 8003378:	e000      	b.n	800337c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800337a:	2300      	movs	r3, #0
}
 800337c:	4618      	mov	r0, r3
 800337e:	370c      	adds	r7, #12
 8003380:	46bd      	mov	sp, r7
 8003382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003386:	4770      	bx	lr

08003388 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003388:	b580      	push	{r7, lr}
 800338a:	b086      	sub	sp, #24
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d101      	bne.n	800339a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003396:	2301      	movs	r3, #1
 8003398:	e267      	b.n	800386a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f003 0301 	and.w	r3, r3, #1
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d075      	beq.n	8003492 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80033a6:	4b88      	ldr	r3, [pc, #544]	@ (80035c8 <HAL_RCC_OscConfig+0x240>)
 80033a8:	689b      	ldr	r3, [r3, #8]
 80033aa:	f003 030c 	and.w	r3, r3, #12
 80033ae:	2b04      	cmp	r3, #4
 80033b0:	d00c      	beq.n	80033cc <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80033b2:	4b85      	ldr	r3, [pc, #532]	@ (80035c8 <HAL_RCC_OscConfig+0x240>)
 80033b4:	689b      	ldr	r3, [r3, #8]
 80033b6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80033ba:	2b08      	cmp	r3, #8
 80033bc:	d112      	bne.n	80033e4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80033be:	4b82      	ldr	r3, [pc, #520]	@ (80035c8 <HAL_RCC_OscConfig+0x240>)
 80033c0:	685b      	ldr	r3, [r3, #4]
 80033c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80033c6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80033ca:	d10b      	bne.n	80033e4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033cc:	4b7e      	ldr	r3, [pc, #504]	@ (80035c8 <HAL_RCC_OscConfig+0x240>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d05b      	beq.n	8003490 <HAL_RCC_OscConfig+0x108>
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	685b      	ldr	r3, [r3, #4]
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d157      	bne.n	8003490 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80033e0:	2301      	movs	r3, #1
 80033e2:	e242      	b.n	800386a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80033ec:	d106      	bne.n	80033fc <HAL_RCC_OscConfig+0x74>
 80033ee:	4b76      	ldr	r3, [pc, #472]	@ (80035c8 <HAL_RCC_OscConfig+0x240>)
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	4a75      	ldr	r2, [pc, #468]	@ (80035c8 <HAL_RCC_OscConfig+0x240>)
 80033f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033f8:	6013      	str	r3, [r2, #0]
 80033fa:	e01d      	b.n	8003438 <HAL_RCC_OscConfig+0xb0>
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003404:	d10c      	bne.n	8003420 <HAL_RCC_OscConfig+0x98>
 8003406:	4b70      	ldr	r3, [pc, #448]	@ (80035c8 <HAL_RCC_OscConfig+0x240>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4a6f      	ldr	r2, [pc, #444]	@ (80035c8 <HAL_RCC_OscConfig+0x240>)
 800340c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003410:	6013      	str	r3, [r2, #0]
 8003412:	4b6d      	ldr	r3, [pc, #436]	@ (80035c8 <HAL_RCC_OscConfig+0x240>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	4a6c      	ldr	r2, [pc, #432]	@ (80035c8 <HAL_RCC_OscConfig+0x240>)
 8003418:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800341c:	6013      	str	r3, [r2, #0]
 800341e:	e00b      	b.n	8003438 <HAL_RCC_OscConfig+0xb0>
 8003420:	4b69      	ldr	r3, [pc, #420]	@ (80035c8 <HAL_RCC_OscConfig+0x240>)
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4a68      	ldr	r2, [pc, #416]	@ (80035c8 <HAL_RCC_OscConfig+0x240>)
 8003426:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800342a:	6013      	str	r3, [r2, #0]
 800342c:	4b66      	ldr	r3, [pc, #408]	@ (80035c8 <HAL_RCC_OscConfig+0x240>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	4a65      	ldr	r2, [pc, #404]	@ (80035c8 <HAL_RCC_OscConfig+0x240>)
 8003432:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003436:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	2b00      	cmp	r3, #0
 800343e:	d013      	beq.n	8003468 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003440:	f7fe fce4 	bl	8001e0c <HAL_GetTick>
 8003444:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003446:	e008      	b.n	800345a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003448:	f7fe fce0 	bl	8001e0c <HAL_GetTick>
 800344c:	4602      	mov	r2, r0
 800344e:	693b      	ldr	r3, [r7, #16]
 8003450:	1ad3      	subs	r3, r2, r3
 8003452:	2b64      	cmp	r3, #100	@ 0x64
 8003454:	d901      	bls.n	800345a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003456:	2303      	movs	r3, #3
 8003458:	e207      	b.n	800386a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800345a:	4b5b      	ldr	r3, [pc, #364]	@ (80035c8 <HAL_RCC_OscConfig+0x240>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003462:	2b00      	cmp	r3, #0
 8003464:	d0f0      	beq.n	8003448 <HAL_RCC_OscConfig+0xc0>
 8003466:	e014      	b.n	8003492 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003468:	f7fe fcd0 	bl	8001e0c <HAL_GetTick>
 800346c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800346e:	e008      	b.n	8003482 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003470:	f7fe fccc 	bl	8001e0c <HAL_GetTick>
 8003474:	4602      	mov	r2, r0
 8003476:	693b      	ldr	r3, [r7, #16]
 8003478:	1ad3      	subs	r3, r2, r3
 800347a:	2b64      	cmp	r3, #100	@ 0x64
 800347c:	d901      	bls.n	8003482 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800347e:	2303      	movs	r3, #3
 8003480:	e1f3      	b.n	800386a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003482:	4b51      	ldr	r3, [pc, #324]	@ (80035c8 <HAL_RCC_OscConfig+0x240>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800348a:	2b00      	cmp	r3, #0
 800348c:	d1f0      	bne.n	8003470 <HAL_RCC_OscConfig+0xe8>
 800348e:	e000      	b.n	8003492 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003490:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f003 0302 	and.w	r3, r3, #2
 800349a:	2b00      	cmp	r3, #0
 800349c:	d063      	beq.n	8003566 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800349e:	4b4a      	ldr	r3, [pc, #296]	@ (80035c8 <HAL_RCC_OscConfig+0x240>)
 80034a0:	689b      	ldr	r3, [r3, #8]
 80034a2:	f003 030c 	and.w	r3, r3, #12
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d00b      	beq.n	80034c2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80034aa:	4b47      	ldr	r3, [pc, #284]	@ (80035c8 <HAL_RCC_OscConfig+0x240>)
 80034ac:	689b      	ldr	r3, [r3, #8]
 80034ae:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80034b2:	2b08      	cmp	r3, #8
 80034b4:	d11c      	bne.n	80034f0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80034b6:	4b44      	ldr	r3, [pc, #272]	@ (80035c8 <HAL_RCC_OscConfig+0x240>)
 80034b8:	685b      	ldr	r3, [r3, #4]
 80034ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d116      	bne.n	80034f0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80034c2:	4b41      	ldr	r3, [pc, #260]	@ (80035c8 <HAL_RCC_OscConfig+0x240>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f003 0302 	and.w	r3, r3, #2
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d005      	beq.n	80034da <HAL_RCC_OscConfig+0x152>
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	68db      	ldr	r3, [r3, #12]
 80034d2:	2b01      	cmp	r3, #1
 80034d4:	d001      	beq.n	80034da <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80034d6:	2301      	movs	r3, #1
 80034d8:	e1c7      	b.n	800386a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034da:	4b3b      	ldr	r3, [pc, #236]	@ (80035c8 <HAL_RCC_OscConfig+0x240>)
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	691b      	ldr	r3, [r3, #16]
 80034e6:	00db      	lsls	r3, r3, #3
 80034e8:	4937      	ldr	r1, [pc, #220]	@ (80035c8 <HAL_RCC_OscConfig+0x240>)
 80034ea:	4313      	orrs	r3, r2
 80034ec:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80034ee:	e03a      	b.n	8003566 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	68db      	ldr	r3, [r3, #12]
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d020      	beq.n	800353a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80034f8:	4b34      	ldr	r3, [pc, #208]	@ (80035cc <HAL_RCC_OscConfig+0x244>)
 80034fa:	2201      	movs	r2, #1
 80034fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034fe:	f7fe fc85 	bl	8001e0c <HAL_GetTick>
 8003502:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003504:	e008      	b.n	8003518 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003506:	f7fe fc81 	bl	8001e0c <HAL_GetTick>
 800350a:	4602      	mov	r2, r0
 800350c:	693b      	ldr	r3, [r7, #16]
 800350e:	1ad3      	subs	r3, r2, r3
 8003510:	2b02      	cmp	r3, #2
 8003512:	d901      	bls.n	8003518 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003514:	2303      	movs	r3, #3
 8003516:	e1a8      	b.n	800386a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003518:	4b2b      	ldr	r3, [pc, #172]	@ (80035c8 <HAL_RCC_OscConfig+0x240>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f003 0302 	and.w	r3, r3, #2
 8003520:	2b00      	cmp	r3, #0
 8003522:	d0f0      	beq.n	8003506 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003524:	4b28      	ldr	r3, [pc, #160]	@ (80035c8 <HAL_RCC_OscConfig+0x240>)
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	691b      	ldr	r3, [r3, #16]
 8003530:	00db      	lsls	r3, r3, #3
 8003532:	4925      	ldr	r1, [pc, #148]	@ (80035c8 <HAL_RCC_OscConfig+0x240>)
 8003534:	4313      	orrs	r3, r2
 8003536:	600b      	str	r3, [r1, #0]
 8003538:	e015      	b.n	8003566 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800353a:	4b24      	ldr	r3, [pc, #144]	@ (80035cc <HAL_RCC_OscConfig+0x244>)
 800353c:	2200      	movs	r2, #0
 800353e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003540:	f7fe fc64 	bl	8001e0c <HAL_GetTick>
 8003544:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003546:	e008      	b.n	800355a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003548:	f7fe fc60 	bl	8001e0c <HAL_GetTick>
 800354c:	4602      	mov	r2, r0
 800354e:	693b      	ldr	r3, [r7, #16]
 8003550:	1ad3      	subs	r3, r2, r3
 8003552:	2b02      	cmp	r3, #2
 8003554:	d901      	bls.n	800355a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003556:	2303      	movs	r3, #3
 8003558:	e187      	b.n	800386a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800355a:	4b1b      	ldr	r3, [pc, #108]	@ (80035c8 <HAL_RCC_OscConfig+0x240>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f003 0302 	and.w	r3, r3, #2
 8003562:	2b00      	cmp	r3, #0
 8003564:	d1f0      	bne.n	8003548 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f003 0308 	and.w	r3, r3, #8
 800356e:	2b00      	cmp	r3, #0
 8003570:	d036      	beq.n	80035e0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	695b      	ldr	r3, [r3, #20]
 8003576:	2b00      	cmp	r3, #0
 8003578:	d016      	beq.n	80035a8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800357a:	4b15      	ldr	r3, [pc, #84]	@ (80035d0 <HAL_RCC_OscConfig+0x248>)
 800357c:	2201      	movs	r2, #1
 800357e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003580:	f7fe fc44 	bl	8001e0c <HAL_GetTick>
 8003584:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003586:	e008      	b.n	800359a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003588:	f7fe fc40 	bl	8001e0c <HAL_GetTick>
 800358c:	4602      	mov	r2, r0
 800358e:	693b      	ldr	r3, [r7, #16]
 8003590:	1ad3      	subs	r3, r2, r3
 8003592:	2b02      	cmp	r3, #2
 8003594:	d901      	bls.n	800359a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003596:	2303      	movs	r3, #3
 8003598:	e167      	b.n	800386a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800359a:	4b0b      	ldr	r3, [pc, #44]	@ (80035c8 <HAL_RCC_OscConfig+0x240>)
 800359c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800359e:	f003 0302 	and.w	r3, r3, #2
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d0f0      	beq.n	8003588 <HAL_RCC_OscConfig+0x200>
 80035a6:	e01b      	b.n	80035e0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80035a8:	4b09      	ldr	r3, [pc, #36]	@ (80035d0 <HAL_RCC_OscConfig+0x248>)
 80035aa:	2200      	movs	r2, #0
 80035ac:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035ae:	f7fe fc2d 	bl	8001e0c <HAL_GetTick>
 80035b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80035b4:	e00e      	b.n	80035d4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035b6:	f7fe fc29 	bl	8001e0c <HAL_GetTick>
 80035ba:	4602      	mov	r2, r0
 80035bc:	693b      	ldr	r3, [r7, #16]
 80035be:	1ad3      	subs	r3, r2, r3
 80035c0:	2b02      	cmp	r3, #2
 80035c2:	d907      	bls.n	80035d4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80035c4:	2303      	movs	r3, #3
 80035c6:	e150      	b.n	800386a <HAL_RCC_OscConfig+0x4e2>
 80035c8:	40023800 	.word	0x40023800
 80035cc:	42470000 	.word	0x42470000
 80035d0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80035d4:	4b88      	ldr	r3, [pc, #544]	@ (80037f8 <HAL_RCC_OscConfig+0x470>)
 80035d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80035d8:	f003 0302 	and.w	r3, r3, #2
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d1ea      	bne.n	80035b6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f003 0304 	and.w	r3, r3, #4
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	f000 8097 	beq.w	800371c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80035ee:	2300      	movs	r3, #0
 80035f0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80035f2:	4b81      	ldr	r3, [pc, #516]	@ (80037f8 <HAL_RCC_OscConfig+0x470>)
 80035f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d10f      	bne.n	800361e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80035fe:	2300      	movs	r3, #0
 8003600:	60bb      	str	r3, [r7, #8]
 8003602:	4b7d      	ldr	r3, [pc, #500]	@ (80037f8 <HAL_RCC_OscConfig+0x470>)
 8003604:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003606:	4a7c      	ldr	r2, [pc, #496]	@ (80037f8 <HAL_RCC_OscConfig+0x470>)
 8003608:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800360c:	6413      	str	r3, [r2, #64]	@ 0x40
 800360e:	4b7a      	ldr	r3, [pc, #488]	@ (80037f8 <HAL_RCC_OscConfig+0x470>)
 8003610:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003612:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003616:	60bb      	str	r3, [r7, #8]
 8003618:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800361a:	2301      	movs	r3, #1
 800361c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800361e:	4b77      	ldr	r3, [pc, #476]	@ (80037fc <HAL_RCC_OscConfig+0x474>)
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003626:	2b00      	cmp	r3, #0
 8003628:	d118      	bne.n	800365c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800362a:	4b74      	ldr	r3, [pc, #464]	@ (80037fc <HAL_RCC_OscConfig+0x474>)
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	4a73      	ldr	r2, [pc, #460]	@ (80037fc <HAL_RCC_OscConfig+0x474>)
 8003630:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003634:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003636:	f7fe fbe9 	bl	8001e0c <HAL_GetTick>
 800363a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800363c:	e008      	b.n	8003650 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800363e:	f7fe fbe5 	bl	8001e0c <HAL_GetTick>
 8003642:	4602      	mov	r2, r0
 8003644:	693b      	ldr	r3, [r7, #16]
 8003646:	1ad3      	subs	r3, r2, r3
 8003648:	2b02      	cmp	r3, #2
 800364a:	d901      	bls.n	8003650 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800364c:	2303      	movs	r3, #3
 800364e:	e10c      	b.n	800386a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003650:	4b6a      	ldr	r3, [pc, #424]	@ (80037fc <HAL_RCC_OscConfig+0x474>)
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003658:	2b00      	cmp	r3, #0
 800365a:	d0f0      	beq.n	800363e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	689b      	ldr	r3, [r3, #8]
 8003660:	2b01      	cmp	r3, #1
 8003662:	d106      	bne.n	8003672 <HAL_RCC_OscConfig+0x2ea>
 8003664:	4b64      	ldr	r3, [pc, #400]	@ (80037f8 <HAL_RCC_OscConfig+0x470>)
 8003666:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003668:	4a63      	ldr	r2, [pc, #396]	@ (80037f8 <HAL_RCC_OscConfig+0x470>)
 800366a:	f043 0301 	orr.w	r3, r3, #1
 800366e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003670:	e01c      	b.n	80036ac <HAL_RCC_OscConfig+0x324>
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	689b      	ldr	r3, [r3, #8]
 8003676:	2b05      	cmp	r3, #5
 8003678:	d10c      	bne.n	8003694 <HAL_RCC_OscConfig+0x30c>
 800367a:	4b5f      	ldr	r3, [pc, #380]	@ (80037f8 <HAL_RCC_OscConfig+0x470>)
 800367c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800367e:	4a5e      	ldr	r2, [pc, #376]	@ (80037f8 <HAL_RCC_OscConfig+0x470>)
 8003680:	f043 0304 	orr.w	r3, r3, #4
 8003684:	6713      	str	r3, [r2, #112]	@ 0x70
 8003686:	4b5c      	ldr	r3, [pc, #368]	@ (80037f8 <HAL_RCC_OscConfig+0x470>)
 8003688:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800368a:	4a5b      	ldr	r2, [pc, #364]	@ (80037f8 <HAL_RCC_OscConfig+0x470>)
 800368c:	f043 0301 	orr.w	r3, r3, #1
 8003690:	6713      	str	r3, [r2, #112]	@ 0x70
 8003692:	e00b      	b.n	80036ac <HAL_RCC_OscConfig+0x324>
 8003694:	4b58      	ldr	r3, [pc, #352]	@ (80037f8 <HAL_RCC_OscConfig+0x470>)
 8003696:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003698:	4a57      	ldr	r2, [pc, #348]	@ (80037f8 <HAL_RCC_OscConfig+0x470>)
 800369a:	f023 0301 	bic.w	r3, r3, #1
 800369e:	6713      	str	r3, [r2, #112]	@ 0x70
 80036a0:	4b55      	ldr	r3, [pc, #340]	@ (80037f8 <HAL_RCC_OscConfig+0x470>)
 80036a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036a4:	4a54      	ldr	r2, [pc, #336]	@ (80037f8 <HAL_RCC_OscConfig+0x470>)
 80036a6:	f023 0304 	bic.w	r3, r3, #4
 80036aa:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	689b      	ldr	r3, [r3, #8]
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d015      	beq.n	80036e0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036b4:	f7fe fbaa 	bl	8001e0c <HAL_GetTick>
 80036b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036ba:	e00a      	b.n	80036d2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036bc:	f7fe fba6 	bl	8001e0c <HAL_GetTick>
 80036c0:	4602      	mov	r2, r0
 80036c2:	693b      	ldr	r3, [r7, #16]
 80036c4:	1ad3      	subs	r3, r2, r3
 80036c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036ca:	4293      	cmp	r3, r2
 80036cc:	d901      	bls.n	80036d2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80036ce:	2303      	movs	r3, #3
 80036d0:	e0cb      	b.n	800386a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036d2:	4b49      	ldr	r3, [pc, #292]	@ (80037f8 <HAL_RCC_OscConfig+0x470>)
 80036d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036d6:	f003 0302 	and.w	r3, r3, #2
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d0ee      	beq.n	80036bc <HAL_RCC_OscConfig+0x334>
 80036de:	e014      	b.n	800370a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036e0:	f7fe fb94 	bl	8001e0c <HAL_GetTick>
 80036e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80036e6:	e00a      	b.n	80036fe <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036e8:	f7fe fb90 	bl	8001e0c <HAL_GetTick>
 80036ec:	4602      	mov	r2, r0
 80036ee:	693b      	ldr	r3, [r7, #16]
 80036f0:	1ad3      	subs	r3, r2, r3
 80036f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036f6:	4293      	cmp	r3, r2
 80036f8:	d901      	bls.n	80036fe <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80036fa:	2303      	movs	r3, #3
 80036fc:	e0b5      	b.n	800386a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80036fe:	4b3e      	ldr	r3, [pc, #248]	@ (80037f8 <HAL_RCC_OscConfig+0x470>)
 8003700:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003702:	f003 0302 	and.w	r3, r3, #2
 8003706:	2b00      	cmp	r3, #0
 8003708:	d1ee      	bne.n	80036e8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800370a:	7dfb      	ldrb	r3, [r7, #23]
 800370c:	2b01      	cmp	r3, #1
 800370e:	d105      	bne.n	800371c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003710:	4b39      	ldr	r3, [pc, #228]	@ (80037f8 <HAL_RCC_OscConfig+0x470>)
 8003712:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003714:	4a38      	ldr	r2, [pc, #224]	@ (80037f8 <HAL_RCC_OscConfig+0x470>)
 8003716:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800371a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	699b      	ldr	r3, [r3, #24]
 8003720:	2b00      	cmp	r3, #0
 8003722:	f000 80a1 	beq.w	8003868 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003726:	4b34      	ldr	r3, [pc, #208]	@ (80037f8 <HAL_RCC_OscConfig+0x470>)
 8003728:	689b      	ldr	r3, [r3, #8]
 800372a:	f003 030c 	and.w	r3, r3, #12
 800372e:	2b08      	cmp	r3, #8
 8003730:	d05c      	beq.n	80037ec <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	699b      	ldr	r3, [r3, #24]
 8003736:	2b02      	cmp	r3, #2
 8003738:	d141      	bne.n	80037be <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800373a:	4b31      	ldr	r3, [pc, #196]	@ (8003800 <HAL_RCC_OscConfig+0x478>)
 800373c:	2200      	movs	r2, #0
 800373e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003740:	f7fe fb64 	bl	8001e0c <HAL_GetTick>
 8003744:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003746:	e008      	b.n	800375a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003748:	f7fe fb60 	bl	8001e0c <HAL_GetTick>
 800374c:	4602      	mov	r2, r0
 800374e:	693b      	ldr	r3, [r7, #16]
 8003750:	1ad3      	subs	r3, r2, r3
 8003752:	2b02      	cmp	r3, #2
 8003754:	d901      	bls.n	800375a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003756:	2303      	movs	r3, #3
 8003758:	e087      	b.n	800386a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800375a:	4b27      	ldr	r3, [pc, #156]	@ (80037f8 <HAL_RCC_OscConfig+0x470>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003762:	2b00      	cmp	r3, #0
 8003764:	d1f0      	bne.n	8003748 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	69da      	ldr	r2, [r3, #28]
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6a1b      	ldr	r3, [r3, #32]
 800376e:	431a      	orrs	r2, r3
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003774:	019b      	lsls	r3, r3, #6
 8003776:	431a      	orrs	r2, r3
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800377c:	085b      	lsrs	r3, r3, #1
 800377e:	3b01      	subs	r3, #1
 8003780:	041b      	lsls	r3, r3, #16
 8003782:	431a      	orrs	r2, r3
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003788:	061b      	lsls	r3, r3, #24
 800378a:	491b      	ldr	r1, [pc, #108]	@ (80037f8 <HAL_RCC_OscConfig+0x470>)
 800378c:	4313      	orrs	r3, r2
 800378e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003790:	4b1b      	ldr	r3, [pc, #108]	@ (8003800 <HAL_RCC_OscConfig+0x478>)
 8003792:	2201      	movs	r2, #1
 8003794:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003796:	f7fe fb39 	bl	8001e0c <HAL_GetTick>
 800379a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800379c:	e008      	b.n	80037b0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800379e:	f7fe fb35 	bl	8001e0c <HAL_GetTick>
 80037a2:	4602      	mov	r2, r0
 80037a4:	693b      	ldr	r3, [r7, #16]
 80037a6:	1ad3      	subs	r3, r2, r3
 80037a8:	2b02      	cmp	r3, #2
 80037aa:	d901      	bls.n	80037b0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80037ac:	2303      	movs	r3, #3
 80037ae:	e05c      	b.n	800386a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037b0:	4b11      	ldr	r3, [pc, #68]	@ (80037f8 <HAL_RCC_OscConfig+0x470>)
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d0f0      	beq.n	800379e <HAL_RCC_OscConfig+0x416>
 80037bc:	e054      	b.n	8003868 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037be:	4b10      	ldr	r3, [pc, #64]	@ (8003800 <HAL_RCC_OscConfig+0x478>)
 80037c0:	2200      	movs	r2, #0
 80037c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037c4:	f7fe fb22 	bl	8001e0c <HAL_GetTick>
 80037c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80037ca:	e008      	b.n	80037de <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037cc:	f7fe fb1e 	bl	8001e0c <HAL_GetTick>
 80037d0:	4602      	mov	r2, r0
 80037d2:	693b      	ldr	r3, [r7, #16]
 80037d4:	1ad3      	subs	r3, r2, r3
 80037d6:	2b02      	cmp	r3, #2
 80037d8:	d901      	bls.n	80037de <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80037da:	2303      	movs	r3, #3
 80037dc:	e045      	b.n	800386a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80037de:	4b06      	ldr	r3, [pc, #24]	@ (80037f8 <HAL_RCC_OscConfig+0x470>)
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d1f0      	bne.n	80037cc <HAL_RCC_OscConfig+0x444>
 80037ea:	e03d      	b.n	8003868 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	699b      	ldr	r3, [r3, #24]
 80037f0:	2b01      	cmp	r3, #1
 80037f2:	d107      	bne.n	8003804 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80037f4:	2301      	movs	r3, #1
 80037f6:	e038      	b.n	800386a <HAL_RCC_OscConfig+0x4e2>
 80037f8:	40023800 	.word	0x40023800
 80037fc:	40007000 	.word	0x40007000
 8003800:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003804:	4b1b      	ldr	r3, [pc, #108]	@ (8003874 <HAL_RCC_OscConfig+0x4ec>)
 8003806:	685b      	ldr	r3, [r3, #4]
 8003808:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	699b      	ldr	r3, [r3, #24]
 800380e:	2b01      	cmp	r3, #1
 8003810:	d028      	beq.n	8003864 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800381c:	429a      	cmp	r2, r3
 800381e:	d121      	bne.n	8003864 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800382a:	429a      	cmp	r2, r3
 800382c:	d11a      	bne.n	8003864 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800382e:	68fa      	ldr	r2, [r7, #12]
 8003830:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003834:	4013      	ands	r3, r2
 8003836:	687a      	ldr	r2, [r7, #4]
 8003838:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800383a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800383c:	4293      	cmp	r3, r2
 800383e:	d111      	bne.n	8003864 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800384a:	085b      	lsrs	r3, r3, #1
 800384c:	3b01      	subs	r3, #1
 800384e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003850:	429a      	cmp	r2, r3
 8003852:	d107      	bne.n	8003864 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800385e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003860:	429a      	cmp	r2, r3
 8003862:	d001      	beq.n	8003868 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003864:	2301      	movs	r3, #1
 8003866:	e000      	b.n	800386a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003868:	2300      	movs	r3, #0
}
 800386a:	4618      	mov	r0, r3
 800386c:	3718      	adds	r7, #24
 800386e:	46bd      	mov	sp, r7
 8003870:	bd80      	pop	{r7, pc}
 8003872:	bf00      	nop
 8003874:	40023800 	.word	0x40023800

08003878 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b084      	sub	sp, #16
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
 8003880:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d101      	bne.n	800388c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003888:	2301      	movs	r3, #1
 800388a:	e0cc      	b.n	8003a26 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800388c:	4b68      	ldr	r3, [pc, #416]	@ (8003a30 <HAL_RCC_ClockConfig+0x1b8>)
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f003 0307 	and.w	r3, r3, #7
 8003894:	683a      	ldr	r2, [r7, #0]
 8003896:	429a      	cmp	r2, r3
 8003898:	d90c      	bls.n	80038b4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800389a:	4b65      	ldr	r3, [pc, #404]	@ (8003a30 <HAL_RCC_ClockConfig+0x1b8>)
 800389c:	683a      	ldr	r2, [r7, #0]
 800389e:	b2d2      	uxtb	r2, r2
 80038a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80038a2:	4b63      	ldr	r3, [pc, #396]	@ (8003a30 <HAL_RCC_ClockConfig+0x1b8>)
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f003 0307 	and.w	r3, r3, #7
 80038aa:	683a      	ldr	r2, [r7, #0]
 80038ac:	429a      	cmp	r2, r3
 80038ae:	d001      	beq.n	80038b4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80038b0:	2301      	movs	r3, #1
 80038b2:	e0b8      	b.n	8003a26 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f003 0302 	and.w	r3, r3, #2
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d020      	beq.n	8003902 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f003 0304 	and.w	r3, r3, #4
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d005      	beq.n	80038d8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80038cc:	4b59      	ldr	r3, [pc, #356]	@ (8003a34 <HAL_RCC_ClockConfig+0x1bc>)
 80038ce:	689b      	ldr	r3, [r3, #8]
 80038d0:	4a58      	ldr	r2, [pc, #352]	@ (8003a34 <HAL_RCC_ClockConfig+0x1bc>)
 80038d2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80038d6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f003 0308 	and.w	r3, r3, #8
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d005      	beq.n	80038f0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80038e4:	4b53      	ldr	r3, [pc, #332]	@ (8003a34 <HAL_RCC_ClockConfig+0x1bc>)
 80038e6:	689b      	ldr	r3, [r3, #8]
 80038e8:	4a52      	ldr	r2, [pc, #328]	@ (8003a34 <HAL_RCC_ClockConfig+0x1bc>)
 80038ea:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80038ee:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80038f0:	4b50      	ldr	r3, [pc, #320]	@ (8003a34 <HAL_RCC_ClockConfig+0x1bc>)
 80038f2:	689b      	ldr	r3, [r3, #8]
 80038f4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	689b      	ldr	r3, [r3, #8]
 80038fc:	494d      	ldr	r1, [pc, #308]	@ (8003a34 <HAL_RCC_ClockConfig+0x1bc>)
 80038fe:	4313      	orrs	r3, r2
 8003900:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f003 0301 	and.w	r3, r3, #1
 800390a:	2b00      	cmp	r3, #0
 800390c:	d044      	beq.n	8003998 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	685b      	ldr	r3, [r3, #4]
 8003912:	2b01      	cmp	r3, #1
 8003914:	d107      	bne.n	8003926 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003916:	4b47      	ldr	r3, [pc, #284]	@ (8003a34 <HAL_RCC_ClockConfig+0x1bc>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800391e:	2b00      	cmp	r3, #0
 8003920:	d119      	bne.n	8003956 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003922:	2301      	movs	r3, #1
 8003924:	e07f      	b.n	8003a26 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	685b      	ldr	r3, [r3, #4]
 800392a:	2b02      	cmp	r3, #2
 800392c:	d003      	beq.n	8003936 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003932:	2b03      	cmp	r3, #3
 8003934:	d107      	bne.n	8003946 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003936:	4b3f      	ldr	r3, [pc, #252]	@ (8003a34 <HAL_RCC_ClockConfig+0x1bc>)
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800393e:	2b00      	cmp	r3, #0
 8003940:	d109      	bne.n	8003956 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003942:	2301      	movs	r3, #1
 8003944:	e06f      	b.n	8003a26 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003946:	4b3b      	ldr	r3, [pc, #236]	@ (8003a34 <HAL_RCC_ClockConfig+0x1bc>)
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f003 0302 	and.w	r3, r3, #2
 800394e:	2b00      	cmp	r3, #0
 8003950:	d101      	bne.n	8003956 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003952:	2301      	movs	r3, #1
 8003954:	e067      	b.n	8003a26 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003956:	4b37      	ldr	r3, [pc, #220]	@ (8003a34 <HAL_RCC_ClockConfig+0x1bc>)
 8003958:	689b      	ldr	r3, [r3, #8]
 800395a:	f023 0203 	bic.w	r2, r3, #3
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	685b      	ldr	r3, [r3, #4]
 8003962:	4934      	ldr	r1, [pc, #208]	@ (8003a34 <HAL_RCC_ClockConfig+0x1bc>)
 8003964:	4313      	orrs	r3, r2
 8003966:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003968:	f7fe fa50 	bl	8001e0c <HAL_GetTick>
 800396c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800396e:	e00a      	b.n	8003986 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003970:	f7fe fa4c 	bl	8001e0c <HAL_GetTick>
 8003974:	4602      	mov	r2, r0
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	1ad3      	subs	r3, r2, r3
 800397a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800397e:	4293      	cmp	r3, r2
 8003980:	d901      	bls.n	8003986 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003982:	2303      	movs	r3, #3
 8003984:	e04f      	b.n	8003a26 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003986:	4b2b      	ldr	r3, [pc, #172]	@ (8003a34 <HAL_RCC_ClockConfig+0x1bc>)
 8003988:	689b      	ldr	r3, [r3, #8]
 800398a:	f003 020c 	and.w	r2, r3, #12
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	685b      	ldr	r3, [r3, #4]
 8003992:	009b      	lsls	r3, r3, #2
 8003994:	429a      	cmp	r2, r3
 8003996:	d1eb      	bne.n	8003970 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003998:	4b25      	ldr	r3, [pc, #148]	@ (8003a30 <HAL_RCC_ClockConfig+0x1b8>)
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f003 0307 	and.w	r3, r3, #7
 80039a0:	683a      	ldr	r2, [r7, #0]
 80039a2:	429a      	cmp	r2, r3
 80039a4:	d20c      	bcs.n	80039c0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039a6:	4b22      	ldr	r3, [pc, #136]	@ (8003a30 <HAL_RCC_ClockConfig+0x1b8>)
 80039a8:	683a      	ldr	r2, [r7, #0]
 80039aa:	b2d2      	uxtb	r2, r2
 80039ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80039ae:	4b20      	ldr	r3, [pc, #128]	@ (8003a30 <HAL_RCC_ClockConfig+0x1b8>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f003 0307 	and.w	r3, r3, #7
 80039b6:	683a      	ldr	r2, [r7, #0]
 80039b8:	429a      	cmp	r2, r3
 80039ba:	d001      	beq.n	80039c0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80039bc:	2301      	movs	r3, #1
 80039be:	e032      	b.n	8003a26 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f003 0304 	and.w	r3, r3, #4
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d008      	beq.n	80039de <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80039cc:	4b19      	ldr	r3, [pc, #100]	@ (8003a34 <HAL_RCC_ClockConfig+0x1bc>)
 80039ce:	689b      	ldr	r3, [r3, #8]
 80039d0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	68db      	ldr	r3, [r3, #12]
 80039d8:	4916      	ldr	r1, [pc, #88]	@ (8003a34 <HAL_RCC_ClockConfig+0x1bc>)
 80039da:	4313      	orrs	r3, r2
 80039dc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f003 0308 	and.w	r3, r3, #8
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d009      	beq.n	80039fe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80039ea:	4b12      	ldr	r3, [pc, #72]	@ (8003a34 <HAL_RCC_ClockConfig+0x1bc>)
 80039ec:	689b      	ldr	r3, [r3, #8]
 80039ee:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	691b      	ldr	r3, [r3, #16]
 80039f6:	00db      	lsls	r3, r3, #3
 80039f8:	490e      	ldr	r1, [pc, #56]	@ (8003a34 <HAL_RCC_ClockConfig+0x1bc>)
 80039fa:	4313      	orrs	r3, r2
 80039fc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80039fe:	f000 f821 	bl	8003a44 <HAL_RCC_GetSysClockFreq>
 8003a02:	4602      	mov	r2, r0
 8003a04:	4b0b      	ldr	r3, [pc, #44]	@ (8003a34 <HAL_RCC_ClockConfig+0x1bc>)
 8003a06:	689b      	ldr	r3, [r3, #8]
 8003a08:	091b      	lsrs	r3, r3, #4
 8003a0a:	f003 030f 	and.w	r3, r3, #15
 8003a0e:	490a      	ldr	r1, [pc, #40]	@ (8003a38 <HAL_RCC_ClockConfig+0x1c0>)
 8003a10:	5ccb      	ldrb	r3, [r1, r3]
 8003a12:	fa22 f303 	lsr.w	r3, r2, r3
 8003a16:	4a09      	ldr	r2, [pc, #36]	@ (8003a3c <HAL_RCC_ClockConfig+0x1c4>)
 8003a18:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003a1a:	4b09      	ldr	r3, [pc, #36]	@ (8003a40 <HAL_RCC_ClockConfig+0x1c8>)
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	4618      	mov	r0, r3
 8003a20:	f7fe f9b0 	bl	8001d84 <HAL_InitTick>

  return HAL_OK;
 8003a24:	2300      	movs	r3, #0
}
 8003a26:	4618      	mov	r0, r3
 8003a28:	3710      	adds	r7, #16
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	bd80      	pop	{r7, pc}
 8003a2e:	bf00      	nop
 8003a30:	40023c00 	.word	0x40023c00
 8003a34:	40023800 	.word	0x40023800
 8003a38:	08009e5c 	.word	0x08009e5c
 8003a3c:	20000000 	.word	0x20000000
 8003a40:	20000004 	.word	0x20000004

08003a44 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a44:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003a48:	b090      	sub	sp, #64	@ 0x40
 8003a4a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8003a50:	2300      	movs	r3, #0
 8003a52:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8003a54:	2300      	movs	r3, #0
 8003a56:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003a58:	2300      	movs	r3, #0
 8003a5a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003a5c:	4b59      	ldr	r3, [pc, #356]	@ (8003bc4 <HAL_RCC_GetSysClockFreq+0x180>)
 8003a5e:	689b      	ldr	r3, [r3, #8]
 8003a60:	f003 030c 	and.w	r3, r3, #12
 8003a64:	2b08      	cmp	r3, #8
 8003a66:	d00d      	beq.n	8003a84 <HAL_RCC_GetSysClockFreq+0x40>
 8003a68:	2b08      	cmp	r3, #8
 8003a6a:	f200 80a1 	bhi.w	8003bb0 <HAL_RCC_GetSysClockFreq+0x16c>
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d002      	beq.n	8003a78 <HAL_RCC_GetSysClockFreq+0x34>
 8003a72:	2b04      	cmp	r3, #4
 8003a74:	d003      	beq.n	8003a7e <HAL_RCC_GetSysClockFreq+0x3a>
 8003a76:	e09b      	b.n	8003bb0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003a78:	4b53      	ldr	r3, [pc, #332]	@ (8003bc8 <HAL_RCC_GetSysClockFreq+0x184>)
 8003a7a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003a7c:	e09b      	b.n	8003bb6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003a7e:	4b53      	ldr	r3, [pc, #332]	@ (8003bcc <HAL_RCC_GetSysClockFreq+0x188>)
 8003a80:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003a82:	e098      	b.n	8003bb6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003a84:	4b4f      	ldr	r3, [pc, #316]	@ (8003bc4 <HAL_RCC_GetSysClockFreq+0x180>)
 8003a86:	685b      	ldr	r3, [r3, #4]
 8003a88:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003a8c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003a8e:	4b4d      	ldr	r3, [pc, #308]	@ (8003bc4 <HAL_RCC_GetSysClockFreq+0x180>)
 8003a90:	685b      	ldr	r3, [r3, #4]
 8003a92:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d028      	beq.n	8003aec <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003a9a:	4b4a      	ldr	r3, [pc, #296]	@ (8003bc4 <HAL_RCC_GetSysClockFreq+0x180>)
 8003a9c:	685b      	ldr	r3, [r3, #4]
 8003a9e:	099b      	lsrs	r3, r3, #6
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	623b      	str	r3, [r7, #32]
 8003aa4:	627a      	str	r2, [r7, #36]	@ 0x24
 8003aa6:	6a3b      	ldr	r3, [r7, #32]
 8003aa8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003aac:	2100      	movs	r1, #0
 8003aae:	4b47      	ldr	r3, [pc, #284]	@ (8003bcc <HAL_RCC_GetSysClockFreq+0x188>)
 8003ab0:	fb03 f201 	mul.w	r2, r3, r1
 8003ab4:	2300      	movs	r3, #0
 8003ab6:	fb00 f303 	mul.w	r3, r0, r3
 8003aba:	4413      	add	r3, r2
 8003abc:	4a43      	ldr	r2, [pc, #268]	@ (8003bcc <HAL_RCC_GetSysClockFreq+0x188>)
 8003abe:	fba0 1202 	umull	r1, r2, r0, r2
 8003ac2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003ac4:	460a      	mov	r2, r1
 8003ac6:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003ac8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003aca:	4413      	add	r3, r2
 8003acc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003ace:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	61bb      	str	r3, [r7, #24]
 8003ad4:	61fa      	str	r2, [r7, #28]
 8003ad6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003ada:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003ade:	f7fd f93b 	bl	8000d58 <__aeabi_uldivmod>
 8003ae2:	4602      	mov	r2, r0
 8003ae4:	460b      	mov	r3, r1
 8003ae6:	4613      	mov	r3, r2
 8003ae8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003aea:	e053      	b.n	8003b94 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003aec:	4b35      	ldr	r3, [pc, #212]	@ (8003bc4 <HAL_RCC_GetSysClockFreq+0x180>)
 8003aee:	685b      	ldr	r3, [r3, #4]
 8003af0:	099b      	lsrs	r3, r3, #6
 8003af2:	2200      	movs	r2, #0
 8003af4:	613b      	str	r3, [r7, #16]
 8003af6:	617a      	str	r2, [r7, #20]
 8003af8:	693b      	ldr	r3, [r7, #16]
 8003afa:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003afe:	f04f 0b00 	mov.w	fp, #0
 8003b02:	4652      	mov	r2, sl
 8003b04:	465b      	mov	r3, fp
 8003b06:	f04f 0000 	mov.w	r0, #0
 8003b0a:	f04f 0100 	mov.w	r1, #0
 8003b0e:	0159      	lsls	r1, r3, #5
 8003b10:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003b14:	0150      	lsls	r0, r2, #5
 8003b16:	4602      	mov	r2, r0
 8003b18:	460b      	mov	r3, r1
 8003b1a:	ebb2 080a 	subs.w	r8, r2, sl
 8003b1e:	eb63 090b 	sbc.w	r9, r3, fp
 8003b22:	f04f 0200 	mov.w	r2, #0
 8003b26:	f04f 0300 	mov.w	r3, #0
 8003b2a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003b2e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003b32:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003b36:	ebb2 0408 	subs.w	r4, r2, r8
 8003b3a:	eb63 0509 	sbc.w	r5, r3, r9
 8003b3e:	f04f 0200 	mov.w	r2, #0
 8003b42:	f04f 0300 	mov.w	r3, #0
 8003b46:	00eb      	lsls	r3, r5, #3
 8003b48:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003b4c:	00e2      	lsls	r2, r4, #3
 8003b4e:	4614      	mov	r4, r2
 8003b50:	461d      	mov	r5, r3
 8003b52:	eb14 030a 	adds.w	r3, r4, sl
 8003b56:	603b      	str	r3, [r7, #0]
 8003b58:	eb45 030b 	adc.w	r3, r5, fp
 8003b5c:	607b      	str	r3, [r7, #4]
 8003b5e:	f04f 0200 	mov.w	r2, #0
 8003b62:	f04f 0300 	mov.w	r3, #0
 8003b66:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003b6a:	4629      	mov	r1, r5
 8003b6c:	028b      	lsls	r3, r1, #10
 8003b6e:	4621      	mov	r1, r4
 8003b70:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003b74:	4621      	mov	r1, r4
 8003b76:	028a      	lsls	r2, r1, #10
 8003b78:	4610      	mov	r0, r2
 8003b7a:	4619      	mov	r1, r3
 8003b7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b7e:	2200      	movs	r2, #0
 8003b80:	60bb      	str	r3, [r7, #8]
 8003b82:	60fa      	str	r2, [r7, #12]
 8003b84:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003b88:	f7fd f8e6 	bl	8000d58 <__aeabi_uldivmod>
 8003b8c:	4602      	mov	r2, r0
 8003b8e:	460b      	mov	r3, r1
 8003b90:	4613      	mov	r3, r2
 8003b92:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003b94:	4b0b      	ldr	r3, [pc, #44]	@ (8003bc4 <HAL_RCC_GetSysClockFreq+0x180>)
 8003b96:	685b      	ldr	r3, [r3, #4]
 8003b98:	0c1b      	lsrs	r3, r3, #16
 8003b9a:	f003 0303 	and.w	r3, r3, #3
 8003b9e:	3301      	adds	r3, #1
 8003ba0:	005b      	lsls	r3, r3, #1
 8003ba2:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003ba4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003ba6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ba8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bac:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003bae:	e002      	b.n	8003bb6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003bb0:	4b05      	ldr	r3, [pc, #20]	@ (8003bc8 <HAL_RCC_GetSysClockFreq+0x184>)
 8003bb2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003bb4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003bb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003bb8:	4618      	mov	r0, r3
 8003bba:	3740      	adds	r7, #64	@ 0x40
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003bc2:	bf00      	nop
 8003bc4:	40023800 	.word	0x40023800
 8003bc8:	00f42400 	.word	0x00f42400
 8003bcc:	017d7840 	.word	0x017d7840

08003bd0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003bd0:	b480      	push	{r7}
 8003bd2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003bd4:	4b03      	ldr	r3, [pc, #12]	@ (8003be4 <HAL_RCC_GetHCLKFreq+0x14>)
 8003bd6:	681b      	ldr	r3, [r3, #0]
}
 8003bd8:	4618      	mov	r0, r3
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be0:	4770      	bx	lr
 8003be2:	bf00      	nop
 8003be4:	20000000 	.word	0x20000000

08003be8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003bec:	f7ff fff0 	bl	8003bd0 <HAL_RCC_GetHCLKFreq>
 8003bf0:	4602      	mov	r2, r0
 8003bf2:	4b05      	ldr	r3, [pc, #20]	@ (8003c08 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003bf4:	689b      	ldr	r3, [r3, #8]
 8003bf6:	0a9b      	lsrs	r3, r3, #10
 8003bf8:	f003 0307 	and.w	r3, r3, #7
 8003bfc:	4903      	ldr	r1, [pc, #12]	@ (8003c0c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003bfe:	5ccb      	ldrb	r3, [r1, r3]
 8003c00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c04:	4618      	mov	r0, r3
 8003c06:	bd80      	pop	{r7, pc}
 8003c08:	40023800 	.word	0x40023800
 8003c0c:	08009e6c 	.word	0x08009e6c

08003c10 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003c14:	f7ff ffdc 	bl	8003bd0 <HAL_RCC_GetHCLKFreq>
 8003c18:	4602      	mov	r2, r0
 8003c1a:	4b05      	ldr	r3, [pc, #20]	@ (8003c30 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003c1c:	689b      	ldr	r3, [r3, #8]
 8003c1e:	0b5b      	lsrs	r3, r3, #13
 8003c20:	f003 0307 	and.w	r3, r3, #7
 8003c24:	4903      	ldr	r1, [pc, #12]	@ (8003c34 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003c26:	5ccb      	ldrb	r3, [r1, r3]
 8003c28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c2c:	4618      	mov	r0, r3
 8003c2e:	bd80      	pop	{r7, pc}
 8003c30:	40023800 	.word	0x40023800
 8003c34:	08009e6c 	.word	0x08009e6c

08003c38 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b082      	sub	sp, #8
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d101      	bne.n	8003c4a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003c46:	2301      	movs	r3, #1
 8003c48:	e042      	b.n	8003cd0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c50:	b2db      	uxtb	r3, r3
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d106      	bne.n	8003c64 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	2200      	movs	r2, #0
 8003c5a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003c5e:	6878      	ldr	r0, [r7, #4]
 8003c60:	f7fd fef4 	bl	8001a4c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2224      	movs	r2, #36	@ 0x24
 8003c68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	68da      	ldr	r2, [r3, #12]
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003c7a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003c7c:	6878      	ldr	r0, [r7, #4]
 8003c7e:	f000 f973 	bl	8003f68 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	691a      	ldr	r2, [r3, #16]
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003c90:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	695a      	ldr	r2, [r3, #20]
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003ca0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	68da      	ldr	r2, [r3, #12]
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003cb0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2220      	movs	r2, #32
 8003cbc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2220      	movs	r2, #32
 8003cc4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2200      	movs	r2, #0
 8003ccc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003cce:	2300      	movs	r3, #0
}
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	3708      	adds	r7, #8
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	bd80      	pop	{r7, pc}

08003cd8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b08a      	sub	sp, #40	@ 0x28
 8003cdc:	af02      	add	r7, sp, #8
 8003cde:	60f8      	str	r0, [r7, #12]
 8003ce0:	60b9      	str	r1, [r7, #8]
 8003ce2:	603b      	str	r3, [r7, #0]
 8003ce4:	4613      	mov	r3, r2
 8003ce6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003ce8:	2300      	movs	r3, #0
 8003cea:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003cf2:	b2db      	uxtb	r3, r3
 8003cf4:	2b20      	cmp	r3, #32
 8003cf6:	d175      	bne.n	8003de4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003cf8:	68bb      	ldr	r3, [r7, #8]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d002      	beq.n	8003d04 <HAL_UART_Transmit+0x2c>
 8003cfe:	88fb      	ldrh	r3, [r7, #6]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d101      	bne.n	8003d08 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003d04:	2301      	movs	r3, #1
 8003d06:	e06e      	b.n	8003de6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	2221      	movs	r2, #33	@ 0x21
 8003d12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003d16:	f7fe f879 	bl	8001e0c <HAL_GetTick>
 8003d1a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	88fa      	ldrh	r2, [r7, #6]
 8003d20:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	88fa      	ldrh	r2, [r7, #6]
 8003d26:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	689b      	ldr	r3, [r3, #8]
 8003d2c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003d30:	d108      	bne.n	8003d44 <HAL_UART_Transmit+0x6c>
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	691b      	ldr	r3, [r3, #16]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d104      	bne.n	8003d44 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003d3a:	2300      	movs	r3, #0
 8003d3c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003d3e:	68bb      	ldr	r3, [r7, #8]
 8003d40:	61bb      	str	r3, [r7, #24]
 8003d42:	e003      	b.n	8003d4c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003d44:	68bb      	ldr	r3, [r7, #8]
 8003d46:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003d48:	2300      	movs	r3, #0
 8003d4a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003d4c:	e02e      	b.n	8003dac <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003d4e:	683b      	ldr	r3, [r7, #0]
 8003d50:	9300      	str	r3, [sp, #0]
 8003d52:	697b      	ldr	r3, [r7, #20]
 8003d54:	2200      	movs	r2, #0
 8003d56:	2180      	movs	r1, #128	@ 0x80
 8003d58:	68f8      	ldr	r0, [r7, #12]
 8003d5a:	f000 f848 	bl	8003dee <UART_WaitOnFlagUntilTimeout>
 8003d5e:	4603      	mov	r3, r0
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d005      	beq.n	8003d70 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	2220      	movs	r2, #32
 8003d68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003d6c:	2303      	movs	r3, #3
 8003d6e:	e03a      	b.n	8003de6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003d70:	69fb      	ldr	r3, [r7, #28]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d10b      	bne.n	8003d8e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003d76:	69bb      	ldr	r3, [r7, #24]
 8003d78:	881b      	ldrh	r3, [r3, #0]
 8003d7a:	461a      	mov	r2, r3
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003d84:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003d86:	69bb      	ldr	r3, [r7, #24]
 8003d88:	3302      	adds	r3, #2
 8003d8a:	61bb      	str	r3, [r7, #24]
 8003d8c:	e007      	b.n	8003d9e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003d8e:	69fb      	ldr	r3, [r7, #28]
 8003d90:	781a      	ldrb	r2, [r3, #0]
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003d98:	69fb      	ldr	r3, [r7, #28]
 8003d9a:	3301      	adds	r3, #1
 8003d9c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003da2:	b29b      	uxth	r3, r3
 8003da4:	3b01      	subs	r3, #1
 8003da6:	b29a      	uxth	r2, r3
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003db0:	b29b      	uxth	r3, r3
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d1cb      	bne.n	8003d4e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	9300      	str	r3, [sp, #0]
 8003dba:	697b      	ldr	r3, [r7, #20]
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	2140      	movs	r1, #64	@ 0x40
 8003dc0:	68f8      	ldr	r0, [r7, #12]
 8003dc2:	f000 f814 	bl	8003dee <UART_WaitOnFlagUntilTimeout>
 8003dc6:	4603      	mov	r3, r0
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d005      	beq.n	8003dd8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	2220      	movs	r2, #32
 8003dd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003dd4:	2303      	movs	r3, #3
 8003dd6:	e006      	b.n	8003de6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	2220      	movs	r2, #32
 8003ddc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003de0:	2300      	movs	r3, #0
 8003de2:	e000      	b.n	8003de6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003de4:	2302      	movs	r3, #2
  }
}
 8003de6:	4618      	mov	r0, r3
 8003de8:	3720      	adds	r7, #32
 8003dea:	46bd      	mov	sp, r7
 8003dec:	bd80      	pop	{r7, pc}

08003dee <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003dee:	b580      	push	{r7, lr}
 8003df0:	b086      	sub	sp, #24
 8003df2:	af00      	add	r7, sp, #0
 8003df4:	60f8      	str	r0, [r7, #12]
 8003df6:	60b9      	str	r1, [r7, #8]
 8003df8:	603b      	str	r3, [r7, #0]
 8003dfa:	4613      	mov	r3, r2
 8003dfc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003dfe:	e03b      	b.n	8003e78 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e00:	6a3b      	ldr	r3, [r7, #32]
 8003e02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e06:	d037      	beq.n	8003e78 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e08:	f7fe f800 	bl	8001e0c <HAL_GetTick>
 8003e0c:	4602      	mov	r2, r0
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	1ad3      	subs	r3, r2, r3
 8003e12:	6a3a      	ldr	r2, [r7, #32]
 8003e14:	429a      	cmp	r2, r3
 8003e16:	d302      	bcc.n	8003e1e <UART_WaitOnFlagUntilTimeout+0x30>
 8003e18:	6a3b      	ldr	r3, [r7, #32]
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d101      	bne.n	8003e22 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003e1e:	2303      	movs	r3, #3
 8003e20:	e03a      	b.n	8003e98 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	68db      	ldr	r3, [r3, #12]
 8003e28:	f003 0304 	and.w	r3, r3, #4
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d023      	beq.n	8003e78 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003e30:	68bb      	ldr	r3, [r7, #8]
 8003e32:	2b80      	cmp	r3, #128	@ 0x80
 8003e34:	d020      	beq.n	8003e78 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003e36:	68bb      	ldr	r3, [r7, #8]
 8003e38:	2b40      	cmp	r3, #64	@ 0x40
 8003e3a:	d01d      	beq.n	8003e78 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f003 0308 	and.w	r3, r3, #8
 8003e46:	2b08      	cmp	r3, #8
 8003e48:	d116      	bne.n	8003e78 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	617b      	str	r3, [r7, #20]
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	617b      	str	r3, [r7, #20]
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	685b      	ldr	r3, [r3, #4]
 8003e5c:	617b      	str	r3, [r7, #20]
 8003e5e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003e60:	68f8      	ldr	r0, [r7, #12]
 8003e62:	f000 f81d 	bl	8003ea0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	2208      	movs	r2, #8
 8003e6a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	2200      	movs	r2, #0
 8003e70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003e74:	2301      	movs	r3, #1
 8003e76:	e00f      	b.n	8003e98 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	681a      	ldr	r2, [r3, #0]
 8003e7e:	68bb      	ldr	r3, [r7, #8]
 8003e80:	4013      	ands	r3, r2
 8003e82:	68ba      	ldr	r2, [r7, #8]
 8003e84:	429a      	cmp	r2, r3
 8003e86:	bf0c      	ite	eq
 8003e88:	2301      	moveq	r3, #1
 8003e8a:	2300      	movne	r3, #0
 8003e8c:	b2db      	uxtb	r3, r3
 8003e8e:	461a      	mov	r2, r3
 8003e90:	79fb      	ldrb	r3, [r7, #7]
 8003e92:	429a      	cmp	r2, r3
 8003e94:	d0b4      	beq.n	8003e00 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003e96:	2300      	movs	r3, #0
}
 8003e98:	4618      	mov	r0, r3
 8003e9a:	3718      	adds	r7, #24
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	bd80      	pop	{r7, pc}

08003ea0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003ea0:	b480      	push	{r7}
 8003ea2:	b095      	sub	sp, #84	@ 0x54
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	330c      	adds	r3, #12
 8003eae:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003eb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003eb2:	e853 3f00 	ldrex	r3, [r3]
 8003eb6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003eb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003eba:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003ebe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	330c      	adds	r3, #12
 8003ec6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003ec8:	643a      	str	r2, [r7, #64]	@ 0x40
 8003eca:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ecc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003ece:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003ed0:	e841 2300 	strex	r3, r2, [r1]
 8003ed4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003ed6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d1e5      	bne.n	8003ea8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	3314      	adds	r3, #20
 8003ee2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ee4:	6a3b      	ldr	r3, [r7, #32]
 8003ee6:	e853 3f00 	ldrex	r3, [r3]
 8003eea:	61fb      	str	r3, [r7, #28]
   return(result);
 8003eec:	69fb      	ldr	r3, [r7, #28]
 8003eee:	f023 0301 	bic.w	r3, r3, #1
 8003ef2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	3314      	adds	r3, #20
 8003efa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003efc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003efe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f00:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003f02:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003f04:	e841 2300 	strex	r3, r2, [r1]
 8003f08:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003f0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d1e5      	bne.n	8003edc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f14:	2b01      	cmp	r3, #1
 8003f16:	d119      	bne.n	8003f4c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	330c      	adds	r3, #12
 8003f1e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	e853 3f00 	ldrex	r3, [r3]
 8003f26:	60bb      	str	r3, [r7, #8]
   return(result);
 8003f28:	68bb      	ldr	r3, [r7, #8]
 8003f2a:	f023 0310 	bic.w	r3, r3, #16
 8003f2e:	647b      	str	r3, [r7, #68]	@ 0x44
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	330c      	adds	r3, #12
 8003f36:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003f38:	61ba      	str	r2, [r7, #24]
 8003f3a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f3c:	6979      	ldr	r1, [r7, #20]
 8003f3e:	69ba      	ldr	r2, [r7, #24]
 8003f40:	e841 2300 	strex	r3, r2, [r1]
 8003f44:	613b      	str	r3, [r7, #16]
   return(result);
 8003f46:	693b      	ldr	r3, [r7, #16]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d1e5      	bne.n	8003f18 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2220      	movs	r2, #32
 8003f50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2200      	movs	r2, #0
 8003f58:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003f5a:	bf00      	nop
 8003f5c:	3754      	adds	r7, #84	@ 0x54
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f64:	4770      	bx	lr
	...

08003f68 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003f68:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003f6c:	b0c0      	sub	sp, #256	@ 0x100
 8003f6e:	af00      	add	r7, sp, #0
 8003f70:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003f74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	691b      	ldr	r3, [r3, #16]
 8003f7c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003f80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f84:	68d9      	ldr	r1, [r3, #12]
 8003f86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f8a:	681a      	ldr	r2, [r3, #0]
 8003f8c:	ea40 0301 	orr.w	r3, r0, r1
 8003f90:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003f92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f96:	689a      	ldr	r2, [r3, #8]
 8003f98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f9c:	691b      	ldr	r3, [r3, #16]
 8003f9e:	431a      	orrs	r2, r3
 8003fa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fa4:	695b      	ldr	r3, [r3, #20]
 8003fa6:	431a      	orrs	r2, r3
 8003fa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fac:	69db      	ldr	r3, [r3, #28]
 8003fae:	4313      	orrs	r3, r2
 8003fb0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003fb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	68db      	ldr	r3, [r3, #12]
 8003fbc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003fc0:	f021 010c 	bic.w	r1, r1, #12
 8003fc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fc8:	681a      	ldr	r2, [r3, #0]
 8003fca:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003fce:	430b      	orrs	r3, r1
 8003fd0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003fd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	695b      	ldr	r3, [r3, #20]
 8003fda:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003fde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fe2:	6999      	ldr	r1, [r3, #24]
 8003fe4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fe8:	681a      	ldr	r2, [r3, #0]
 8003fea:	ea40 0301 	orr.w	r3, r0, r1
 8003fee:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003ff0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ff4:	681a      	ldr	r2, [r3, #0]
 8003ff6:	4b8f      	ldr	r3, [pc, #572]	@ (8004234 <UART_SetConfig+0x2cc>)
 8003ff8:	429a      	cmp	r2, r3
 8003ffa:	d005      	beq.n	8004008 <UART_SetConfig+0xa0>
 8003ffc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004000:	681a      	ldr	r2, [r3, #0]
 8004002:	4b8d      	ldr	r3, [pc, #564]	@ (8004238 <UART_SetConfig+0x2d0>)
 8004004:	429a      	cmp	r2, r3
 8004006:	d104      	bne.n	8004012 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004008:	f7ff fe02 	bl	8003c10 <HAL_RCC_GetPCLK2Freq>
 800400c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004010:	e003      	b.n	800401a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004012:	f7ff fde9 	bl	8003be8 <HAL_RCC_GetPCLK1Freq>
 8004016:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800401a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800401e:	69db      	ldr	r3, [r3, #28]
 8004020:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004024:	f040 810c 	bne.w	8004240 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004028:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800402c:	2200      	movs	r2, #0
 800402e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004032:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004036:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800403a:	4622      	mov	r2, r4
 800403c:	462b      	mov	r3, r5
 800403e:	1891      	adds	r1, r2, r2
 8004040:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004042:	415b      	adcs	r3, r3
 8004044:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004046:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800404a:	4621      	mov	r1, r4
 800404c:	eb12 0801 	adds.w	r8, r2, r1
 8004050:	4629      	mov	r1, r5
 8004052:	eb43 0901 	adc.w	r9, r3, r1
 8004056:	f04f 0200 	mov.w	r2, #0
 800405a:	f04f 0300 	mov.w	r3, #0
 800405e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004062:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004066:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800406a:	4690      	mov	r8, r2
 800406c:	4699      	mov	r9, r3
 800406e:	4623      	mov	r3, r4
 8004070:	eb18 0303 	adds.w	r3, r8, r3
 8004074:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004078:	462b      	mov	r3, r5
 800407a:	eb49 0303 	adc.w	r3, r9, r3
 800407e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004082:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004086:	685b      	ldr	r3, [r3, #4]
 8004088:	2200      	movs	r2, #0
 800408a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800408e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004092:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004096:	460b      	mov	r3, r1
 8004098:	18db      	adds	r3, r3, r3
 800409a:	653b      	str	r3, [r7, #80]	@ 0x50
 800409c:	4613      	mov	r3, r2
 800409e:	eb42 0303 	adc.w	r3, r2, r3
 80040a2:	657b      	str	r3, [r7, #84]	@ 0x54
 80040a4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80040a8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80040ac:	f7fc fe54 	bl	8000d58 <__aeabi_uldivmod>
 80040b0:	4602      	mov	r2, r0
 80040b2:	460b      	mov	r3, r1
 80040b4:	4b61      	ldr	r3, [pc, #388]	@ (800423c <UART_SetConfig+0x2d4>)
 80040b6:	fba3 2302 	umull	r2, r3, r3, r2
 80040ba:	095b      	lsrs	r3, r3, #5
 80040bc:	011c      	lsls	r4, r3, #4
 80040be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80040c2:	2200      	movs	r2, #0
 80040c4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80040c8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80040cc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80040d0:	4642      	mov	r2, r8
 80040d2:	464b      	mov	r3, r9
 80040d4:	1891      	adds	r1, r2, r2
 80040d6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80040d8:	415b      	adcs	r3, r3
 80040da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80040dc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80040e0:	4641      	mov	r1, r8
 80040e2:	eb12 0a01 	adds.w	sl, r2, r1
 80040e6:	4649      	mov	r1, r9
 80040e8:	eb43 0b01 	adc.w	fp, r3, r1
 80040ec:	f04f 0200 	mov.w	r2, #0
 80040f0:	f04f 0300 	mov.w	r3, #0
 80040f4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80040f8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80040fc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004100:	4692      	mov	sl, r2
 8004102:	469b      	mov	fp, r3
 8004104:	4643      	mov	r3, r8
 8004106:	eb1a 0303 	adds.w	r3, sl, r3
 800410a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800410e:	464b      	mov	r3, r9
 8004110:	eb4b 0303 	adc.w	r3, fp, r3
 8004114:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004118:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800411c:	685b      	ldr	r3, [r3, #4]
 800411e:	2200      	movs	r2, #0
 8004120:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004124:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004128:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800412c:	460b      	mov	r3, r1
 800412e:	18db      	adds	r3, r3, r3
 8004130:	643b      	str	r3, [r7, #64]	@ 0x40
 8004132:	4613      	mov	r3, r2
 8004134:	eb42 0303 	adc.w	r3, r2, r3
 8004138:	647b      	str	r3, [r7, #68]	@ 0x44
 800413a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800413e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004142:	f7fc fe09 	bl	8000d58 <__aeabi_uldivmod>
 8004146:	4602      	mov	r2, r0
 8004148:	460b      	mov	r3, r1
 800414a:	4611      	mov	r1, r2
 800414c:	4b3b      	ldr	r3, [pc, #236]	@ (800423c <UART_SetConfig+0x2d4>)
 800414e:	fba3 2301 	umull	r2, r3, r3, r1
 8004152:	095b      	lsrs	r3, r3, #5
 8004154:	2264      	movs	r2, #100	@ 0x64
 8004156:	fb02 f303 	mul.w	r3, r2, r3
 800415a:	1acb      	subs	r3, r1, r3
 800415c:	00db      	lsls	r3, r3, #3
 800415e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004162:	4b36      	ldr	r3, [pc, #216]	@ (800423c <UART_SetConfig+0x2d4>)
 8004164:	fba3 2302 	umull	r2, r3, r3, r2
 8004168:	095b      	lsrs	r3, r3, #5
 800416a:	005b      	lsls	r3, r3, #1
 800416c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004170:	441c      	add	r4, r3
 8004172:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004176:	2200      	movs	r2, #0
 8004178:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800417c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004180:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004184:	4642      	mov	r2, r8
 8004186:	464b      	mov	r3, r9
 8004188:	1891      	adds	r1, r2, r2
 800418a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800418c:	415b      	adcs	r3, r3
 800418e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004190:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004194:	4641      	mov	r1, r8
 8004196:	1851      	adds	r1, r2, r1
 8004198:	6339      	str	r1, [r7, #48]	@ 0x30
 800419a:	4649      	mov	r1, r9
 800419c:	414b      	adcs	r3, r1
 800419e:	637b      	str	r3, [r7, #52]	@ 0x34
 80041a0:	f04f 0200 	mov.w	r2, #0
 80041a4:	f04f 0300 	mov.w	r3, #0
 80041a8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80041ac:	4659      	mov	r1, fp
 80041ae:	00cb      	lsls	r3, r1, #3
 80041b0:	4651      	mov	r1, sl
 80041b2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80041b6:	4651      	mov	r1, sl
 80041b8:	00ca      	lsls	r2, r1, #3
 80041ba:	4610      	mov	r0, r2
 80041bc:	4619      	mov	r1, r3
 80041be:	4603      	mov	r3, r0
 80041c0:	4642      	mov	r2, r8
 80041c2:	189b      	adds	r3, r3, r2
 80041c4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80041c8:	464b      	mov	r3, r9
 80041ca:	460a      	mov	r2, r1
 80041cc:	eb42 0303 	adc.w	r3, r2, r3
 80041d0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80041d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80041d8:	685b      	ldr	r3, [r3, #4]
 80041da:	2200      	movs	r2, #0
 80041dc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80041e0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80041e4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80041e8:	460b      	mov	r3, r1
 80041ea:	18db      	adds	r3, r3, r3
 80041ec:	62bb      	str	r3, [r7, #40]	@ 0x28
 80041ee:	4613      	mov	r3, r2
 80041f0:	eb42 0303 	adc.w	r3, r2, r3
 80041f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80041f6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80041fa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80041fe:	f7fc fdab 	bl	8000d58 <__aeabi_uldivmod>
 8004202:	4602      	mov	r2, r0
 8004204:	460b      	mov	r3, r1
 8004206:	4b0d      	ldr	r3, [pc, #52]	@ (800423c <UART_SetConfig+0x2d4>)
 8004208:	fba3 1302 	umull	r1, r3, r3, r2
 800420c:	095b      	lsrs	r3, r3, #5
 800420e:	2164      	movs	r1, #100	@ 0x64
 8004210:	fb01 f303 	mul.w	r3, r1, r3
 8004214:	1ad3      	subs	r3, r2, r3
 8004216:	00db      	lsls	r3, r3, #3
 8004218:	3332      	adds	r3, #50	@ 0x32
 800421a:	4a08      	ldr	r2, [pc, #32]	@ (800423c <UART_SetConfig+0x2d4>)
 800421c:	fba2 2303 	umull	r2, r3, r2, r3
 8004220:	095b      	lsrs	r3, r3, #5
 8004222:	f003 0207 	and.w	r2, r3, #7
 8004226:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	4422      	add	r2, r4
 800422e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004230:	e106      	b.n	8004440 <UART_SetConfig+0x4d8>
 8004232:	bf00      	nop
 8004234:	40011000 	.word	0x40011000
 8004238:	40011400 	.word	0x40011400
 800423c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004240:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004244:	2200      	movs	r2, #0
 8004246:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800424a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800424e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004252:	4642      	mov	r2, r8
 8004254:	464b      	mov	r3, r9
 8004256:	1891      	adds	r1, r2, r2
 8004258:	6239      	str	r1, [r7, #32]
 800425a:	415b      	adcs	r3, r3
 800425c:	627b      	str	r3, [r7, #36]	@ 0x24
 800425e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004262:	4641      	mov	r1, r8
 8004264:	1854      	adds	r4, r2, r1
 8004266:	4649      	mov	r1, r9
 8004268:	eb43 0501 	adc.w	r5, r3, r1
 800426c:	f04f 0200 	mov.w	r2, #0
 8004270:	f04f 0300 	mov.w	r3, #0
 8004274:	00eb      	lsls	r3, r5, #3
 8004276:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800427a:	00e2      	lsls	r2, r4, #3
 800427c:	4614      	mov	r4, r2
 800427e:	461d      	mov	r5, r3
 8004280:	4643      	mov	r3, r8
 8004282:	18e3      	adds	r3, r4, r3
 8004284:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004288:	464b      	mov	r3, r9
 800428a:	eb45 0303 	adc.w	r3, r5, r3
 800428e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004292:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004296:	685b      	ldr	r3, [r3, #4]
 8004298:	2200      	movs	r2, #0
 800429a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800429e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80042a2:	f04f 0200 	mov.w	r2, #0
 80042a6:	f04f 0300 	mov.w	r3, #0
 80042aa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80042ae:	4629      	mov	r1, r5
 80042b0:	008b      	lsls	r3, r1, #2
 80042b2:	4621      	mov	r1, r4
 80042b4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80042b8:	4621      	mov	r1, r4
 80042ba:	008a      	lsls	r2, r1, #2
 80042bc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80042c0:	f7fc fd4a 	bl	8000d58 <__aeabi_uldivmod>
 80042c4:	4602      	mov	r2, r0
 80042c6:	460b      	mov	r3, r1
 80042c8:	4b60      	ldr	r3, [pc, #384]	@ (800444c <UART_SetConfig+0x4e4>)
 80042ca:	fba3 2302 	umull	r2, r3, r3, r2
 80042ce:	095b      	lsrs	r3, r3, #5
 80042d0:	011c      	lsls	r4, r3, #4
 80042d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80042d6:	2200      	movs	r2, #0
 80042d8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80042dc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80042e0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80042e4:	4642      	mov	r2, r8
 80042e6:	464b      	mov	r3, r9
 80042e8:	1891      	adds	r1, r2, r2
 80042ea:	61b9      	str	r1, [r7, #24]
 80042ec:	415b      	adcs	r3, r3
 80042ee:	61fb      	str	r3, [r7, #28]
 80042f0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80042f4:	4641      	mov	r1, r8
 80042f6:	1851      	adds	r1, r2, r1
 80042f8:	6139      	str	r1, [r7, #16]
 80042fa:	4649      	mov	r1, r9
 80042fc:	414b      	adcs	r3, r1
 80042fe:	617b      	str	r3, [r7, #20]
 8004300:	f04f 0200 	mov.w	r2, #0
 8004304:	f04f 0300 	mov.w	r3, #0
 8004308:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800430c:	4659      	mov	r1, fp
 800430e:	00cb      	lsls	r3, r1, #3
 8004310:	4651      	mov	r1, sl
 8004312:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004316:	4651      	mov	r1, sl
 8004318:	00ca      	lsls	r2, r1, #3
 800431a:	4610      	mov	r0, r2
 800431c:	4619      	mov	r1, r3
 800431e:	4603      	mov	r3, r0
 8004320:	4642      	mov	r2, r8
 8004322:	189b      	adds	r3, r3, r2
 8004324:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004328:	464b      	mov	r3, r9
 800432a:	460a      	mov	r2, r1
 800432c:	eb42 0303 	adc.w	r3, r2, r3
 8004330:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004334:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004338:	685b      	ldr	r3, [r3, #4]
 800433a:	2200      	movs	r2, #0
 800433c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800433e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004340:	f04f 0200 	mov.w	r2, #0
 8004344:	f04f 0300 	mov.w	r3, #0
 8004348:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800434c:	4649      	mov	r1, r9
 800434e:	008b      	lsls	r3, r1, #2
 8004350:	4641      	mov	r1, r8
 8004352:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004356:	4641      	mov	r1, r8
 8004358:	008a      	lsls	r2, r1, #2
 800435a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800435e:	f7fc fcfb 	bl	8000d58 <__aeabi_uldivmod>
 8004362:	4602      	mov	r2, r0
 8004364:	460b      	mov	r3, r1
 8004366:	4611      	mov	r1, r2
 8004368:	4b38      	ldr	r3, [pc, #224]	@ (800444c <UART_SetConfig+0x4e4>)
 800436a:	fba3 2301 	umull	r2, r3, r3, r1
 800436e:	095b      	lsrs	r3, r3, #5
 8004370:	2264      	movs	r2, #100	@ 0x64
 8004372:	fb02 f303 	mul.w	r3, r2, r3
 8004376:	1acb      	subs	r3, r1, r3
 8004378:	011b      	lsls	r3, r3, #4
 800437a:	3332      	adds	r3, #50	@ 0x32
 800437c:	4a33      	ldr	r2, [pc, #204]	@ (800444c <UART_SetConfig+0x4e4>)
 800437e:	fba2 2303 	umull	r2, r3, r2, r3
 8004382:	095b      	lsrs	r3, r3, #5
 8004384:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004388:	441c      	add	r4, r3
 800438a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800438e:	2200      	movs	r2, #0
 8004390:	673b      	str	r3, [r7, #112]	@ 0x70
 8004392:	677a      	str	r2, [r7, #116]	@ 0x74
 8004394:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004398:	4642      	mov	r2, r8
 800439a:	464b      	mov	r3, r9
 800439c:	1891      	adds	r1, r2, r2
 800439e:	60b9      	str	r1, [r7, #8]
 80043a0:	415b      	adcs	r3, r3
 80043a2:	60fb      	str	r3, [r7, #12]
 80043a4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80043a8:	4641      	mov	r1, r8
 80043aa:	1851      	adds	r1, r2, r1
 80043ac:	6039      	str	r1, [r7, #0]
 80043ae:	4649      	mov	r1, r9
 80043b0:	414b      	adcs	r3, r1
 80043b2:	607b      	str	r3, [r7, #4]
 80043b4:	f04f 0200 	mov.w	r2, #0
 80043b8:	f04f 0300 	mov.w	r3, #0
 80043bc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80043c0:	4659      	mov	r1, fp
 80043c2:	00cb      	lsls	r3, r1, #3
 80043c4:	4651      	mov	r1, sl
 80043c6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80043ca:	4651      	mov	r1, sl
 80043cc:	00ca      	lsls	r2, r1, #3
 80043ce:	4610      	mov	r0, r2
 80043d0:	4619      	mov	r1, r3
 80043d2:	4603      	mov	r3, r0
 80043d4:	4642      	mov	r2, r8
 80043d6:	189b      	adds	r3, r3, r2
 80043d8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80043da:	464b      	mov	r3, r9
 80043dc:	460a      	mov	r2, r1
 80043de:	eb42 0303 	adc.w	r3, r2, r3
 80043e2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80043e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043e8:	685b      	ldr	r3, [r3, #4]
 80043ea:	2200      	movs	r2, #0
 80043ec:	663b      	str	r3, [r7, #96]	@ 0x60
 80043ee:	667a      	str	r2, [r7, #100]	@ 0x64
 80043f0:	f04f 0200 	mov.w	r2, #0
 80043f4:	f04f 0300 	mov.w	r3, #0
 80043f8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80043fc:	4649      	mov	r1, r9
 80043fe:	008b      	lsls	r3, r1, #2
 8004400:	4641      	mov	r1, r8
 8004402:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004406:	4641      	mov	r1, r8
 8004408:	008a      	lsls	r2, r1, #2
 800440a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800440e:	f7fc fca3 	bl	8000d58 <__aeabi_uldivmod>
 8004412:	4602      	mov	r2, r0
 8004414:	460b      	mov	r3, r1
 8004416:	4b0d      	ldr	r3, [pc, #52]	@ (800444c <UART_SetConfig+0x4e4>)
 8004418:	fba3 1302 	umull	r1, r3, r3, r2
 800441c:	095b      	lsrs	r3, r3, #5
 800441e:	2164      	movs	r1, #100	@ 0x64
 8004420:	fb01 f303 	mul.w	r3, r1, r3
 8004424:	1ad3      	subs	r3, r2, r3
 8004426:	011b      	lsls	r3, r3, #4
 8004428:	3332      	adds	r3, #50	@ 0x32
 800442a:	4a08      	ldr	r2, [pc, #32]	@ (800444c <UART_SetConfig+0x4e4>)
 800442c:	fba2 2303 	umull	r2, r3, r2, r3
 8004430:	095b      	lsrs	r3, r3, #5
 8004432:	f003 020f 	and.w	r2, r3, #15
 8004436:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	4422      	add	r2, r4
 800443e:	609a      	str	r2, [r3, #8]
}
 8004440:	bf00      	nop
 8004442:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004446:	46bd      	mov	sp, r7
 8004448:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800444c:	51eb851f 	.word	0x51eb851f

08004450 <arm_rfft_fast_init_f32>:
 8004450:	084b      	lsrs	r3, r1, #1
 8004452:	2b80      	cmp	r3, #128	@ 0x80
 8004454:	b410      	push	{r4}
 8004456:	8201      	strh	r1, [r0, #16]
 8004458:	8003      	strh	r3, [r0, #0]
 800445a:	d046      	beq.n	80044ea <arm_rfft_fast_init_f32+0x9a>
 800445c:	d916      	bls.n	800448c <arm_rfft_fast_init_f32+0x3c>
 800445e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004462:	d03c      	beq.n	80044de <arm_rfft_fast_init_f32+0x8e>
 8004464:	d928      	bls.n	80044b8 <arm_rfft_fast_init_f32+0x68>
 8004466:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800446a:	d01f      	beq.n	80044ac <arm_rfft_fast_init_f32+0x5c>
 800446c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004470:	d112      	bne.n	8004498 <arm_rfft_fast_init_f32+0x48>
 8004472:	4920      	ldr	r1, [pc, #128]	@ (80044f4 <arm_rfft_fast_init_f32+0xa4>)
 8004474:	4a20      	ldr	r2, [pc, #128]	@ (80044f8 <arm_rfft_fast_init_f32+0xa8>)
 8004476:	4b21      	ldr	r3, [pc, #132]	@ (80044fc <arm_rfft_fast_init_f32+0xac>)
 8004478:	f44f 646e 	mov.w	r4, #3808	@ 0xee0
 800447c:	8184      	strh	r4, [r0, #12]
 800447e:	6081      	str	r1, [r0, #8]
 8004480:	6042      	str	r2, [r0, #4]
 8004482:	6143      	str	r3, [r0, #20]
 8004484:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004488:	2000      	movs	r0, #0
 800448a:	4770      	bx	lr
 800448c:	2b20      	cmp	r3, #32
 800448e:	d01c      	beq.n	80044ca <arm_rfft_fast_init_f32+0x7a>
 8004490:	2b40      	cmp	r3, #64	@ 0x40
 8004492:	d006      	beq.n	80044a2 <arm_rfft_fast_init_f32+0x52>
 8004494:	2b10      	cmp	r3, #16
 8004496:	d01d      	beq.n	80044d4 <arm_rfft_fast_init_f32+0x84>
 8004498:	f04f 30ff 	mov.w	r0, #4294967295
 800449c:	f85d 4b04 	ldr.w	r4, [sp], #4
 80044a0:	4770      	bx	lr
 80044a2:	2438      	movs	r4, #56	@ 0x38
 80044a4:	4916      	ldr	r1, [pc, #88]	@ (8004500 <arm_rfft_fast_init_f32+0xb0>)
 80044a6:	4a17      	ldr	r2, [pc, #92]	@ (8004504 <arm_rfft_fast_init_f32+0xb4>)
 80044a8:	4b17      	ldr	r3, [pc, #92]	@ (8004508 <arm_rfft_fast_init_f32+0xb8>)
 80044aa:	e7e7      	b.n	800447c <arm_rfft_fast_init_f32+0x2c>
 80044ac:	f44f 64e1 	mov.w	r4, #1800	@ 0x708
 80044b0:	4916      	ldr	r1, [pc, #88]	@ (800450c <arm_rfft_fast_init_f32+0xbc>)
 80044b2:	4a17      	ldr	r2, [pc, #92]	@ (8004510 <arm_rfft_fast_init_f32+0xc0>)
 80044b4:	4b17      	ldr	r3, [pc, #92]	@ (8004514 <arm_rfft_fast_init_f32+0xc4>)
 80044b6:	e7e1      	b.n	800447c <arm_rfft_fast_init_f32+0x2c>
 80044b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80044bc:	d1ec      	bne.n	8004498 <arm_rfft_fast_init_f32+0x48>
 80044be:	f44f 74dc 	mov.w	r4, #440	@ 0x1b8
 80044c2:	4915      	ldr	r1, [pc, #84]	@ (8004518 <arm_rfft_fast_init_f32+0xc8>)
 80044c4:	4a15      	ldr	r2, [pc, #84]	@ (800451c <arm_rfft_fast_init_f32+0xcc>)
 80044c6:	4b16      	ldr	r3, [pc, #88]	@ (8004520 <arm_rfft_fast_init_f32+0xd0>)
 80044c8:	e7d8      	b.n	800447c <arm_rfft_fast_init_f32+0x2c>
 80044ca:	2430      	movs	r4, #48	@ 0x30
 80044cc:	4915      	ldr	r1, [pc, #84]	@ (8004524 <arm_rfft_fast_init_f32+0xd4>)
 80044ce:	4a16      	ldr	r2, [pc, #88]	@ (8004528 <arm_rfft_fast_init_f32+0xd8>)
 80044d0:	4b16      	ldr	r3, [pc, #88]	@ (800452c <arm_rfft_fast_init_f32+0xdc>)
 80044d2:	e7d3      	b.n	800447c <arm_rfft_fast_init_f32+0x2c>
 80044d4:	2414      	movs	r4, #20
 80044d6:	4916      	ldr	r1, [pc, #88]	@ (8004530 <arm_rfft_fast_init_f32+0xe0>)
 80044d8:	4a16      	ldr	r2, [pc, #88]	@ (8004534 <arm_rfft_fast_init_f32+0xe4>)
 80044da:	4b17      	ldr	r3, [pc, #92]	@ (8004538 <arm_rfft_fast_init_f32+0xe8>)
 80044dc:	e7ce      	b.n	800447c <arm_rfft_fast_init_f32+0x2c>
 80044de:	f44f 74e0 	mov.w	r4, #448	@ 0x1c0
 80044e2:	4916      	ldr	r1, [pc, #88]	@ (800453c <arm_rfft_fast_init_f32+0xec>)
 80044e4:	4a16      	ldr	r2, [pc, #88]	@ (8004540 <arm_rfft_fast_init_f32+0xf0>)
 80044e6:	4b17      	ldr	r3, [pc, #92]	@ (8004544 <arm_rfft_fast_init_f32+0xf4>)
 80044e8:	e7c8      	b.n	800447c <arm_rfft_fast_init_f32+0x2c>
 80044ea:	24d0      	movs	r4, #208	@ 0xd0
 80044ec:	4916      	ldr	r1, [pc, #88]	@ (8004548 <arm_rfft_fast_init_f32+0xf8>)
 80044ee:	4a17      	ldr	r2, [pc, #92]	@ (800454c <arm_rfft_fast_init_f32+0xfc>)
 80044f0:	4b17      	ldr	r3, [pc, #92]	@ (8004550 <arm_rfft_fast_init_f32+0x100>)
 80044f2:	e7c3      	b.n	800447c <arm_rfft_fast_init_f32+0x2c>
 80044f4:	08019480 	.word	0x08019480
 80044f8:	08009e74 	.word	0x08009e74
 80044fc:	0800ffe4 	.word	0x0800ffe4
 8004500:	0800df74 	.word	0x0800df74
 8004504:	0801b240 	.word	0x0801b240
 8004508:	0801d730 	.word	0x0801d730
 800450c:	08016964 	.word	0x08016964
 8004510:	08014864 	.word	0x08014864
 8004514:	0800dfe4 	.word	0x0800dfe4
 8004518:	0801d3c0 	.word	0x0801d3c0
 800451c:	08013fe4 	.word	0x08013fe4
 8004520:	0801b440 	.word	0x0801b440
 8004524:	0801781c 	.word	0x0801781c
 8004528:	08016864 	.word	0x08016864
 800452c:	0800de74 	.word	0x0800de74
 8004530:	08017774 	.word	0x08017774
 8004534:	080147e4 	.word	0x080147e4
 8004538:	0801779c 	.word	0x0801779c
 800453c:	0801bc40 	.word	0x0801bc40
 8004540:	08018480 	.word	0x08018480
 8004544:	0801bfc0 	.word	0x0801bfc0
 8004548:	0801d930 	.word	0x0801d930
 800454c:	08018080 	.word	0x08018080
 8004550:	0801cfc0 	.word	0x0801cfc0

08004554 <arm_rfft_fast_f32>:
 8004554:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004558:	8a06      	ldrh	r6, [r0, #16]
 800455a:	0876      	lsrs	r6, r6, #1
 800455c:	4607      	mov	r7, r0
 800455e:	4615      	mov	r5, r2
 8004560:	8006      	strh	r6, [r0, #0]
 8004562:	460c      	mov	r4, r1
 8004564:	2b00      	cmp	r3, #0
 8004566:	d15c      	bne.n	8004622 <arm_rfft_fast_f32+0xce>
 8004568:	461a      	mov	r2, r3
 800456a:	2301      	movs	r3, #1
 800456c:	f000 fbe4 	bl	8004d38 <arm_cfft_f32>
 8004570:	edd4 7a00 	vldr	s15, [r4]
 8004574:	ed94 7a01 	vldr	s14, [r4, #4]
 8004578:	883e      	ldrh	r6, [r7, #0]
 800457a:	6978      	ldr	r0, [r7, #20]
 800457c:	ee37 7a07 	vadd.f32	s14, s14, s14
 8004580:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8004584:	eeb6 3a00 	vmov.f32	s6, #96	@ 0x3f000000  0.5
 8004588:	ee77 6a87 	vadd.f32	s13, s15, s14
 800458c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004590:	3e01      	subs	r6, #1
 8004592:	ee26 7a83 	vmul.f32	s14, s13, s6
 8004596:	ee67 7a83 	vmul.f32	s15, s15, s6
 800459a:	eb04 03c6 	add.w	r3, r4, r6, lsl #3
 800459e:	ed85 7a00 	vstr	s14, [r5]
 80045a2:	edc5 7a01 	vstr	s15, [r5, #4]
 80045a6:	3010      	adds	r0, #16
 80045a8:	f105 0210 	add.w	r2, r5, #16
 80045ac:	3b08      	subs	r3, #8
 80045ae:	f104 0110 	add.w	r1, r4, #16
 80045b2:	ed93 7a02 	vldr	s14, [r3, #8]
 80045b6:	ed51 6a02 	vldr	s13, [r1, #-8]
 80045ba:	ed10 6a02 	vldr	s12, [r0, #-8]
 80045be:	edd3 3a03 	vldr	s7, [r3, #12]
 80045c2:	ed11 5a01 	vldr	s10, [r1, #-4]
 80045c6:	ed50 5a01 	vldr	s11, [r0, #-4]
 80045ca:	ee77 7a66 	vsub.f32	s15, s14, s13
 80045ce:	ee77 4a26 	vadd.f32	s9, s14, s13
 80045d2:	ee33 4a85 	vadd.f32	s8, s7, s10
 80045d6:	ee66 6a27 	vmul.f32	s13, s12, s15
 80045da:	ee25 7aa7 	vmul.f32	s14, s11, s15
 80045de:	ee35 5a63 	vsub.f32	s10, s10, s7
 80045e2:	ee76 6aa4 	vadd.f32	s13, s13, s9
 80045e6:	ee77 7a05 	vadd.f32	s15, s14, s10
 80045ea:	ee26 6a04 	vmul.f32	s12, s12, s8
 80045ee:	ee65 5a84 	vmul.f32	s11, s11, s8
 80045f2:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80045f6:	ee36 7aa5 	vadd.f32	s14, s13, s11
 80045fa:	ee67 7a83 	vmul.f32	s15, s15, s6
 80045fe:	ee27 7a03 	vmul.f32	s14, s14, s6
 8004602:	3e01      	subs	r6, #1
 8004604:	ed02 7a02 	vstr	s14, [r2, #-8]
 8004608:	ed42 7a01 	vstr	s15, [r2, #-4]
 800460c:	f1a3 0308 	sub.w	r3, r3, #8
 8004610:	f101 0108 	add.w	r1, r1, #8
 8004614:	f100 0008 	add.w	r0, r0, #8
 8004618:	f102 0208 	add.w	r2, r2, #8
 800461c:	d1c9      	bne.n	80045b2 <arm_rfft_fast_f32+0x5e>
 800461e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004622:	edd1 7a00 	vldr	s15, [r1]
 8004626:	edd1 6a01 	vldr	s13, [r1, #4]
 800462a:	6941      	ldr	r1, [r0, #20]
 800462c:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8004630:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8004634:	eef6 3a00 	vmov.f32	s7, #96	@ 0x3f000000  0.5
 8004638:	ee27 7a23 	vmul.f32	s14, s14, s7
 800463c:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8004640:	3e01      	subs	r6, #1
 8004642:	ed82 7a00 	vstr	s14, [r2]
 8004646:	edc2 7a01 	vstr	s15, [r2, #4]
 800464a:	00f0      	lsls	r0, r6, #3
 800464c:	b3ee      	cbz	r6, 80046ca <arm_rfft_fast_f32+0x176>
 800464e:	3808      	subs	r0, #8
 8004650:	f101 0e10 	add.w	lr, r1, #16
 8004654:	4420      	add	r0, r4
 8004656:	f104 0110 	add.w	r1, r4, #16
 800465a:	f102 0c10 	add.w	ip, r2, #16
 800465e:	ed90 7a02 	vldr	s14, [r0, #8]
 8004662:	ed51 6a02 	vldr	s13, [r1, #-8]
 8004666:	ed1e 6a02 	vldr	s12, [lr, #-8]
 800466a:	ed90 4a03 	vldr	s8, [r0, #12]
 800466e:	ed11 5a01 	vldr	s10, [r1, #-4]
 8004672:	ed5e 5a01 	vldr	s11, [lr, #-4]
 8004676:	ee76 7ac7 	vsub.f32	s15, s13, s14
 800467a:	ee74 4a05 	vadd.f32	s9, s8, s10
 800467e:	ee26 3a27 	vmul.f32	s6, s12, s15
 8004682:	ee77 6a26 	vadd.f32	s13, s14, s13
 8004686:	ee35 5a44 	vsub.f32	s10, s10, s8
 800468a:	ee25 7aa7 	vmul.f32	s14, s11, s15
 800468e:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8004692:	ee77 7a05 	vadd.f32	s15, s14, s10
 8004696:	ee26 6a24 	vmul.f32	s12, s12, s9
 800469a:	ee65 5aa4 	vmul.f32	s11, s11, s9
 800469e:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80046a2:	ee36 7ae5 	vsub.f32	s14, s13, s11
 80046a6:	ee67 7aa3 	vmul.f32	s15, s15, s7
 80046aa:	ee27 7a23 	vmul.f32	s14, s14, s7
 80046ae:	3e01      	subs	r6, #1
 80046b0:	ed0c 7a02 	vstr	s14, [ip, #-8]
 80046b4:	ed4c 7a01 	vstr	s15, [ip, #-4]
 80046b8:	f1a0 0008 	sub.w	r0, r0, #8
 80046bc:	f101 0108 	add.w	r1, r1, #8
 80046c0:	f10e 0e08 	add.w	lr, lr, #8
 80046c4:	f10c 0c08 	add.w	ip, ip, #8
 80046c8:	d1c9      	bne.n	800465e <arm_rfft_fast_f32+0x10a>
 80046ca:	461a      	mov	r2, r3
 80046cc:	4629      	mov	r1, r5
 80046ce:	4638      	mov	r0, r7
 80046d0:	2301      	movs	r3, #1
 80046d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80046d6:	f000 bb2f 	b.w	8004d38 <arm_cfft_f32>
 80046da:	bf00      	nop

080046dc <arm_cfft_radix8by2_f32>:
 80046dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80046e0:	ed2d 8b08 	vpush	{d8-d11}
 80046e4:	4607      	mov	r7, r0
 80046e6:	4608      	mov	r0, r1
 80046e8:	f8b7 e000 	ldrh.w	lr, [r7]
 80046ec:	687a      	ldr	r2, [r7, #4]
 80046ee:	ea4f 015e 	mov.w	r1, lr, lsr #1
 80046f2:	eb00 088e 	add.w	r8, r0, lr, lsl #2
 80046f6:	ea5f 0ede 	movs.w	lr, lr, lsr #3
 80046fa:	f000 80b0 	beq.w	800485e <arm_cfft_radix8by2_f32+0x182>
 80046fe:	008b      	lsls	r3, r1, #2
 8004700:	3310      	adds	r3, #16
 8004702:	18c6      	adds	r6, r0, r3
 8004704:	3210      	adds	r2, #16
 8004706:	4443      	add	r3, r8
 8004708:	f100 0510 	add.w	r5, r0, #16
 800470c:	f108 0410 	add.w	r4, r8, #16
 8004710:	ed54 1a04 	vldr	s3, [r4, #-16]
 8004714:	ed54 6a03 	vldr	s13, [r4, #-12]
 8004718:	ed13 4a04 	vldr	s8, [r3, #-16]
 800471c:	ed53 3a03 	vldr	s7, [r3, #-12]
 8004720:	ed53 5a02 	vldr	s11, [r3, #-8]
 8004724:	ed13 5a01 	vldr	s10, [r3, #-4]
 8004728:	ed14 0a02 	vldr	s0, [r4, #-8]
 800472c:	ed54 7a01 	vldr	s15, [r4, #-4]
 8004730:	ed16 2a04 	vldr	s4, [r6, #-16]
 8004734:	ed56 2a03 	vldr	s5, [r6, #-12]
 8004738:	ed15 6a03 	vldr	s12, [r5, #-12]
 800473c:	ed15 7a01 	vldr	s14, [r5, #-4]
 8004740:	ed15 3a04 	vldr	s6, [r5, #-16]
 8004744:	ed56 0a02 	vldr	s1, [r6, #-8]
 8004748:	ed16 1a01 	vldr	s2, [r6, #-4]
 800474c:	ed55 4a02 	vldr	s9, [r5, #-8]
 8004750:	ee73 ba21 	vadd.f32	s23, s6, s3
 8004754:	ee36 ba26 	vadd.f32	s22, s12, s13
 8004758:	ee37 aa27 	vadd.f32	s20, s14, s15
 800475c:	ee72 9a04 	vadd.f32	s19, s4, s8
 8004760:	ee32 9aa3 	vadd.f32	s18, s5, s7
 8004764:	ee31 8a05 	vadd.f32	s16, s2, s10
 8004768:	ee74 aa80 	vadd.f32	s21, s9, s0
 800476c:	ee70 8aa5 	vadd.f32	s17, s1, s11
 8004770:	ed45 ba04 	vstr	s23, [r5, #-16]
 8004774:	ed05 ba03 	vstr	s22, [r5, #-12]
 8004778:	ed45 aa02 	vstr	s21, [r5, #-8]
 800477c:	ed05 aa01 	vstr	s20, [r5, #-4]
 8004780:	ed06 8a01 	vstr	s16, [r6, #-4]
 8004784:	ed46 9a04 	vstr	s19, [r6, #-16]
 8004788:	ed06 9a03 	vstr	s18, [r6, #-12]
 800478c:	ed46 8a02 	vstr	s17, [r6, #-8]
 8004790:	ee76 6a66 	vsub.f32	s13, s12, s13
 8004794:	ee73 3ae2 	vsub.f32	s7, s7, s5
 8004798:	ed12 6a03 	vldr	s12, [r2, #-12]
 800479c:	ed52 2a04 	vldr	s5, [r2, #-16]
 80047a0:	ee33 3a61 	vsub.f32	s6, s6, s3
 80047a4:	ee34 4a42 	vsub.f32	s8, s8, s4
 80047a8:	ee26 8a86 	vmul.f32	s16, s13, s12
 80047ac:	ee24 2a06 	vmul.f32	s4, s8, s12
 80047b0:	ee63 1a22 	vmul.f32	s3, s6, s5
 80047b4:	ee24 4a22 	vmul.f32	s8, s8, s5
 80047b8:	ee23 3a06 	vmul.f32	s6, s6, s12
 80047bc:	ee66 6aa2 	vmul.f32	s13, s13, s5
 80047c0:	ee23 6a86 	vmul.f32	s12, s7, s12
 80047c4:	ee63 3aa2 	vmul.f32	s7, s7, s5
 80047c8:	ee36 6a04 	vadd.f32	s12, s12, s8
 80047cc:	ee76 6ac3 	vsub.f32	s13, s13, s6
 80047d0:	ee72 3a63 	vsub.f32	s7, s4, s7
 80047d4:	ee71 2a88 	vadd.f32	s5, s3, s16
 80047d8:	ed44 6a03 	vstr	s13, [r4, #-12]
 80047dc:	ed44 2a04 	vstr	s5, [r4, #-16]
 80047e0:	ed43 3a04 	vstr	s7, [r3, #-16]
 80047e4:	ed03 6a03 	vstr	s12, [r3, #-12]
 80047e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80047ec:	ee75 6ae0 	vsub.f32	s13, s11, s1
 80047f0:	ed12 7a01 	vldr	s14, [r2, #-4]
 80047f4:	ed52 5a02 	vldr	s11, [r2, #-8]
 80047f8:	ee35 6a41 	vsub.f32	s12, s10, s2
 80047fc:	ee74 4ac0 	vsub.f32	s9, s9, s0
 8004800:	ee67 3a87 	vmul.f32	s7, s15, s14
 8004804:	ee26 5a87 	vmul.f32	s10, s13, s14
 8004808:	ee24 4aa5 	vmul.f32	s8, s9, s11
 800480c:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8004810:	ee64 4a87 	vmul.f32	s9, s9, s14
 8004814:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8004818:	ee26 7a07 	vmul.f32	s14, s12, s14
 800481c:	ee26 6a25 	vmul.f32	s12, s12, s11
 8004820:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8004824:	ee74 5a23 	vadd.f32	s11, s8, s7
 8004828:	ee35 6a46 	vsub.f32	s12, s10, s12
 800482c:	ee37 7a26 	vadd.f32	s14, s14, s13
 8004830:	f1be 0e01 	subs.w	lr, lr, #1
 8004834:	ed44 5a02 	vstr	s11, [r4, #-8]
 8004838:	f105 0510 	add.w	r5, r5, #16
 800483c:	ed44 7a01 	vstr	s15, [r4, #-4]
 8004840:	f106 0610 	add.w	r6, r6, #16
 8004844:	ed03 6a02 	vstr	s12, [r3, #-8]
 8004848:	ed03 7a01 	vstr	s14, [r3, #-4]
 800484c:	f102 0210 	add.w	r2, r2, #16
 8004850:	f104 0410 	add.w	r4, r4, #16
 8004854:	f103 0310 	add.w	r3, r3, #16
 8004858:	f47f af5a 	bne.w	8004710 <arm_cfft_radix8by2_f32+0x34>
 800485c:	687a      	ldr	r2, [r7, #4]
 800485e:	b28c      	uxth	r4, r1
 8004860:	4621      	mov	r1, r4
 8004862:	2302      	movs	r3, #2
 8004864:	f000 fc0a 	bl	800507c <arm_radix8_butterfly_f32>
 8004868:	ecbd 8b08 	vpop	{d8-d11}
 800486c:	4621      	mov	r1, r4
 800486e:	687a      	ldr	r2, [r7, #4]
 8004870:	4640      	mov	r0, r8
 8004872:	2302      	movs	r3, #2
 8004874:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004878:	f000 bc00 	b.w	800507c <arm_radix8_butterfly_f32>

0800487c <arm_cfft_radix8by4_f32>:
 800487c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004880:	ed2d 8b0a 	vpush	{d8-d12}
 8004884:	8802      	ldrh	r2, [r0, #0]
 8004886:	ed91 6a00 	vldr	s12, [r1]
 800488a:	b08f      	sub	sp, #60	@ 0x3c
 800488c:	460f      	mov	r7, r1
 800488e:	0852      	lsrs	r2, r2, #1
 8004890:	6841      	ldr	r1, [r0, #4]
 8004892:	900c      	str	r0, [sp, #48]	@ 0x30
 8004894:	0093      	lsls	r3, r2, #2
 8004896:	4638      	mov	r0, r7
 8004898:	4418      	add	r0, r3
 800489a:	4606      	mov	r6, r0
 800489c:	9009      	str	r0, [sp, #36]	@ 0x24
 800489e:	4418      	add	r0, r3
 80048a0:	edd0 6a00 	vldr	s13, [r0]
 80048a4:	ed96 4a00 	vldr	s8, [r6]
 80048a8:	edd6 2a01 	vldr	s5, [r6, #4]
 80048ac:	edd0 7a01 	vldr	s15, [r0, #4]
 80048b0:	900a      	str	r0, [sp, #40]	@ 0x28
 80048b2:	ee76 5a26 	vadd.f32	s11, s12, s13
 80048b6:	4604      	mov	r4, r0
 80048b8:	4625      	mov	r5, r4
 80048ba:	441c      	add	r4, r3
 80048bc:	edd4 4a00 	vldr	s9, [r4]
 80048c0:	ed97 7a01 	vldr	s14, [r7, #4]
 80048c4:	ed94 3a01 	vldr	s6, [r4, #4]
 80048c8:	9401      	str	r4, [sp, #4]
 80048ca:	ee35 5a84 	vadd.f32	s10, s11, s8
 80048ce:	4630      	mov	r0, r6
 80048d0:	ee35 5a24 	vadd.f32	s10, s10, s9
 80048d4:	463e      	mov	r6, r7
 80048d6:	ee15 ea10 	vmov	lr, s10
 80048da:	ee76 6a66 	vsub.f32	s13, s12, s13
 80048de:	f846 eb08 	str.w	lr, [r6], #8
 80048e2:	ee37 6a27 	vadd.f32	s12, s14, s15
 80048e6:	ed90 5a01 	vldr	s10, [r0, #4]
 80048ea:	9605      	str	r6, [sp, #20]
 80048ec:	ee77 7a67 	vsub.f32	s15, s14, s15
 80048f0:	9e01      	ldr	r6, [sp, #4]
 80048f2:	9707      	str	r7, [sp, #28]
 80048f4:	ee76 3aa2 	vadd.f32	s7, s13, s5
 80048f8:	ed96 2a01 	vldr	s4, [r6, #4]
 80048fc:	ee36 7a05 	vadd.f32	s14, s12, s10
 8004900:	ee75 5ac4 	vsub.f32	s11, s11, s8
 8004904:	ee37 5ac4 	vsub.f32	s10, s15, s8
 8004908:	ee77 7a84 	vadd.f32	s15, s15, s8
 800490c:	ee33 4ac3 	vsub.f32	s8, s7, s6
 8004910:	4604      	mov	r4, r0
 8004912:	46a3      	mov	fp, r4
 8004914:	ee37 7a02 	vadd.f32	s14, s14, s4
 8004918:	ee35 5a24 	vadd.f32	s10, s10, s9
 800491c:	ee14 8a10 	vmov	r8, s8
 8004920:	46a4      	mov	ip, r4
 8004922:	ee75 5ae4 	vsub.f32	s11, s11, s9
 8004926:	ed87 7a01 	vstr	s14, [r7, #4]
 800492a:	f84b 8b08 	str.w	r8, [fp], #8
 800492e:	f1ac 0704 	sub.w	r7, ip, #4
 8004932:	ed8c 5a01 	vstr	s10, [ip, #4]
 8004936:	f101 0c08 	add.w	ip, r1, #8
 800493a:	462c      	mov	r4, r5
 800493c:	f8cd c010 	str.w	ip, [sp, #16]
 8004940:	ee15 ca90 	vmov	ip, s11
 8004944:	ee36 6a62 	vsub.f32	s12, s12, s5
 8004948:	f844 cb08 	str.w	ip, [r4], #8
 800494c:	ee76 6ae2 	vsub.f32	s13, s13, s5
 8004950:	ee36 6a43 	vsub.f32	s12, s12, s6
 8004954:	9406      	str	r4, [sp, #24]
 8004956:	ee76 6a83 	vadd.f32	s13, s13, s6
 800495a:	f101 0410 	add.w	r4, r1, #16
 800495e:	0852      	lsrs	r2, r2, #1
 8004960:	9402      	str	r4, [sp, #8]
 8004962:	ed85 6a01 	vstr	s12, [r5, #4]
 8004966:	462c      	mov	r4, r5
 8004968:	f101 0518 	add.w	r5, r1, #24
 800496c:	920b      	str	r2, [sp, #44]	@ 0x2c
 800496e:	46b2      	mov	sl, r6
 8004970:	9503      	str	r5, [sp, #12]
 8004972:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8004976:	3a02      	subs	r2, #2
 8004978:	ee16 5a90 	vmov	r5, s13
 800497c:	46b6      	mov	lr, r6
 800497e:	4630      	mov	r0, r6
 8004980:	0852      	lsrs	r2, r2, #1
 8004982:	f84a 5b08 	str.w	r5, [sl], #8
 8004986:	f1a0 0604 	sub.w	r6, r0, #4
 800498a:	edce 7a01 	vstr	s15, [lr, #4]
 800498e:	9208      	str	r2, [sp, #32]
 8004990:	f000 8130 	beq.w	8004bf4 <arm_cfft_radix8by4_f32+0x378>
 8004994:	4691      	mov	r9, r2
 8004996:	9a07      	ldr	r2, [sp, #28]
 8004998:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800499c:	f8cd a034 	str.w	sl, [sp, #52]	@ 0x34
 80049a0:	3b08      	subs	r3, #8
 80049a2:	f102 0510 	add.w	r5, r2, #16
 80049a6:	f101 0c20 	add.w	ip, r1, #32
 80049aa:	f1a4 020c 	sub.w	r2, r4, #12
 80049ae:	f101 0e30 	add.w	lr, r1, #48	@ 0x30
 80049b2:	4433      	add	r3, r6
 80049b4:	3410      	adds	r4, #16
 80049b6:	4650      	mov	r0, sl
 80049b8:	4659      	mov	r1, fp
 80049ba:	ed55 3a02 	vldr	s7, [r5, #-8]
 80049be:	ed14 5a02 	vldr	s10, [r4, #-8]
 80049c2:	ed91 7a00 	vldr	s14, [r1]
 80049c6:	edd0 7a00 	vldr	s15, [r0]
 80049ca:	ed54 5a01 	vldr	s11, [r4, #-4]
 80049ce:	ed15 4a01 	vldr	s8, [r5, #-4]
 80049d2:	edd0 6a01 	vldr	s13, [r0, #4]
 80049d6:	ed91 6a01 	vldr	s12, [r1, #4]
 80049da:	ee33 8a85 	vadd.f32	s16, s7, s10
 80049de:	ee34 0a25 	vadd.f32	s0, s8, s11
 80049e2:	ee78 4a07 	vadd.f32	s9, s16, s14
 80049e6:	ee74 5a65 	vsub.f32	s11, s8, s11
 80049ea:	ee74 4aa7 	vadd.f32	s9, s9, s15
 80049ee:	ee33 5ac5 	vsub.f32	s10, s7, s10
 80049f2:	ed45 4a02 	vstr	s9, [r5, #-8]
 80049f6:	edd1 4a01 	vldr	s9, [r1, #4]
 80049fa:	ed90 4a01 	vldr	s8, [r0, #4]
 80049fe:	ee70 4a24 	vadd.f32	s9, s0, s9
 8004a02:	ee75 aa06 	vadd.f32	s21, s10, s12
 8004a06:	ee74 4a84 	vadd.f32	s9, s9, s8
 8004a0a:	ee35 aac7 	vsub.f32	s20, s11, s14
 8004a0e:	ed45 4a01 	vstr	s9, [r5, #-4]
 8004a12:	edd6 1a00 	vldr	s3, [r6]
 8004a16:	edd7 0a00 	vldr	s1, [r7]
 8004a1a:	ed92 4a02 	vldr	s8, [r2, #8]
 8004a1e:	edd3 3a02 	vldr	s7, [r3, #8]
 8004a22:	ed93 2a01 	vldr	s4, [r3, #4]
 8004a26:	ed16 1a01 	vldr	s2, [r6, #-4]
 8004a2a:	edd2 2a01 	vldr	s5, [r2, #4]
 8004a2e:	ed57 9a01 	vldr	s19, [r7, #-4]
 8004a32:	ee70 4aa1 	vadd.f32	s9, s1, s3
 8004a36:	ee39 3a81 	vadd.f32	s6, s19, s2
 8004a3a:	ee74 8a84 	vadd.f32	s17, s9, s8
 8004a3e:	ee70 1ae1 	vsub.f32	s3, s1, s3
 8004a42:	ee78 8aa3 	vadd.f32	s17, s17, s7
 8004a46:	ee7a aae6 	vsub.f32	s21, s21, s13
 8004a4a:	ee18 aa90 	vmov	sl, s17
 8004a4e:	f847 a908 	str.w	sl, [r7], #-8
 8004a52:	edd2 8a01 	vldr	s17, [r2, #4]
 8004a56:	ed93 9a01 	vldr	s18, [r3, #4]
 8004a5a:	ee73 8a28 	vadd.f32	s17, s6, s17
 8004a5e:	ee3a aa27 	vadd.f32	s20, s20, s15
 8004a62:	ee78 8a89 	vadd.f32	s17, s17, s18
 8004a66:	ee74 0a63 	vsub.f32	s1, s8, s7
 8004a6a:	edc7 8a01 	vstr	s17, [r7, #4]
 8004a6e:	ed18 ba02 	vldr	s22, [r8, #-8]
 8004a72:	ed58 8a01 	vldr	s17, [r8, #-4]
 8004a76:	ee39 1ac1 	vsub.f32	s2, s19, s2
 8004a7a:	ee6a ba28 	vmul.f32	s23, s20, s17
 8004a7e:	ee2a ca8b 	vmul.f32	s24, s21, s22
 8004a82:	ee71 9ae2 	vsub.f32	s19, s3, s5
 8004a86:	ee31 9a20 	vadd.f32	s18, s2, s1
 8004a8a:	ee79 9a82 	vadd.f32	s19, s19, s4
 8004a8e:	ee3c ca2b 	vadd.f32	s24, s24, s23
 8004a92:	ee6a aaa8 	vmul.f32	s21, s21, s17
 8004a96:	ee69 baa8 	vmul.f32	s23, s19, s17
 8004a9a:	ee2a aa0b 	vmul.f32	s20, s20, s22
 8004a9e:	ee69 9a8b 	vmul.f32	s19, s19, s22
 8004aa2:	ee69 8a28 	vmul.f32	s17, s18, s17
 8004aa6:	ee29 ba0b 	vmul.f32	s22, s18, s22
 8004aaa:	ee1c aa10 	vmov	sl, s24
 8004aae:	ee78 8aa9 	vadd.f32	s17, s17, s19
 8004ab2:	f841 ab08 	str.w	sl, [r1], #8
 8004ab6:	ee3a aa6a 	vsub.f32	s20, s20, s21
 8004aba:	ee3b bacb 	vsub.f32	s22, s23, s22
 8004abe:	ee34 4ac4 	vsub.f32	s8, s9, s8
 8004ac2:	ee33 3a62 	vsub.f32	s6, s6, s5
 8004ac6:	ed01 aa01 	vstr	s20, [r1, #-4]
 8004aca:	edc2 8a01 	vstr	s17, [r2, #4]
 8004ace:	ed82 ba02 	vstr	s22, [r2, #8]
 8004ad2:	ed5c 4a04 	vldr	s9, [ip, #-16]
 8004ad6:	ee74 3a63 	vsub.f32	s7, s8, s7
 8004ada:	ee38 8a47 	vsub.f32	s16, s16, s14
 8004ade:	ed1c 4a03 	vldr	s8, [ip, #-12]
 8004ae2:	ee30 0a46 	vsub.f32	s0, s0, s12
 8004ae6:	ee33 3a42 	vsub.f32	s6, s6, s4
 8004aea:	ee38 8a67 	vsub.f32	s16, s16, s15
 8004aee:	ee30 0a66 	vsub.f32	s0, s0, s13
 8004af2:	ee23 9ae4 	vnmul.f32	s18, s7, s9
 8004af6:	ee63 8a04 	vmul.f32	s17, s6, s8
 8004afa:	ee28 aa24 	vmul.f32	s20, s16, s9
 8004afe:	ee60 9a04 	vmul.f32	s19, s0, s8
 8004b02:	ee28 8a04 	vmul.f32	s16, s16, s8
 8004b06:	ee20 0a24 	vmul.f32	s0, s0, s9
 8004b0a:	ee63 3a84 	vmul.f32	s7, s7, s8
 8004b0e:	ee39 4a68 	vsub.f32	s8, s18, s17
 8004b12:	ee7a 9a29 	vadd.f32	s19, s20, s19
 8004b16:	ee14 aa10 	vmov	sl, s8
 8004b1a:	ee30 0a48 	vsub.f32	s0, s0, s16
 8004b1e:	ee63 4a24 	vmul.f32	s9, s6, s9
 8004b22:	ed44 9a02 	vstr	s19, [r4, #-8]
 8004b26:	ee73 3ae4 	vsub.f32	s7, s7, s9
 8004b2a:	ed04 0a01 	vstr	s0, [r4, #-4]
 8004b2e:	f846 a908 	str.w	sl, [r6], #-8
 8004b32:	ee35 6a46 	vsub.f32	s12, s10, s12
 8004b36:	ee35 7a87 	vadd.f32	s14, s11, s14
 8004b3a:	edc6 3a01 	vstr	s7, [r6, #4]
 8004b3e:	ee76 6a26 	vadd.f32	s13, s12, s13
 8004b42:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004b46:	ed1e 6a05 	vldr	s12, [lr, #-20]	@ 0xffffffec
 8004b4a:	ed1e 7a06 	vldr	s14, [lr, #-24]	@ 0xffffffe8
 8004b4e:	ee67 5a86 	vmul.f32	s11, s15, s12
 8004b52:	ee26 5a87 	vmul.f32	s10, s13, s14
 8004b56:	ee72 2a62 	vsub.f32	s5, s4, s5
 8004b5a:	ee30 1ac1 	vsub.f32	s2, s1, s2
 8004b5e:	ee72 2ae1 	vsub.f32	s5, s5, s3
 8004b62:	ee75 5a25 	vadd.f32	s11, s10, s11
 8004b66:	ee62 0a86 	vmul.f32	s1, s5, s12
 8004b6a:	ee66 6a86 	vmul.f32	s13, s13, s12
 8004b6e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004b72:	ee21 6a06 	vmul.f32	s12, s2, s12
 8004b76:	ee62 2a87 	vmul.f32	s5, s5, s14
 8004b7a:	ee21 1a07 	vmul.f32	s2, s2, s14
 8004b7e:	ee15 aa90 	vmov	sl, s11
 8004b82:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8004b86:	f840 ab08 	str.w	sl, [r0], #8
 8004b8a:	ee30 1ac1 	vsub.f32	s2, s1, s2
 8004b8e:	ee76 2a22 	vadd.f32	s5, s12, s5
 8004b92:	f1b9 0901 	subs.w	r9, r9, #1
 8004b96:	ed40 7a01 	vstr	s15, [r0, #-4]
 8004b9a:	f105 0508 	add.w	r5, r5, #8
 8004b9e:	ed83 1a02 	vstr	s2, [r3, #8]
 8004ba2:	edc3 2a01 	vstr	s5, [r3, #4]
 8004ba6:	f108 0808 	add.w	r8, r8, #8
 8004baa:	f1a2 0208 	sub.w	r2, r2, #8
 8004bae:	f10c 0c10 	add.w	ip, ip, #16
 8004bb2:	f104 0408 	add.w	r4, r4, #8
 8004bb6:	f10e 0e18 	add.w	lr, lr, #24
 8004bba:	f1a3 0308 	sub.w	r3, r3, #8
 8004bbe:	f47f aefc 	bne.w	80049ba <arm_cfft_radix8by4_f32+0x13e>
 8004bc2:	9908      	ldr	r1, [sp, #32]
 8004bc4:	9802      	ldr	r0, [sp, #8]
 8004bc6:	f8dd a034 	ldr.w	sl, [sp, #52]	@ 0x34
 8004bca:	00cb      	lsls	r3, r1, #3
 8004bcc:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 8004bd0:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 8004bd4:	9102      	str	r1, [sp, #8]
 8004bd6:	9905      	ldr	r1, [sp, #20]
 8004bd8:	4419      	add	r1, r3
 8004bda:	9105      	str	r1, [sp, #20]
 8004bdc:	9904      	ldr	r1, [sp, #16]
 8004bde:	4419      	add	r1, r3
 8004be0:	9104      	str	r1, [sp, #16]
 8004be2:	9906      	ldr	r1, [sp, #24]
 8004be4:	449b      	add	fp, r3
 8004be6:	4419      	add	r1, r3
 8004be8:	449a      	add	sl, r3
 8004bea:	9b03      	ldr	r3, [sp, #12]
 8004bec:	9106      	str	r1, [sp, #24]
 8004bee:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004bf2:	9303      	str	r3, [sp, #12]
 8004bf4:	9a05      	ldr	r2, [sp, #20]
 8004bf6:	9806      	ldr	r0, [sp, #24]
 8004bf8:	ed92 4a00 	vldr	s8, [r2]
 8004bfc:	ed90 7a00 	vldr	s14, [r0]
 8004c00:	ed9b 3a00 	vldr	s6, [fp]
 8004c04:	edda 3a00 	vldr	s7, [sl]
 8004c08:	edd2 4a01 	vldr	s9, [r2, #4]
 8004c0c:	edd0 6a01 	vldr	s13, [r0, #4]
 8004c10:	ed9a 2a01 	vldr	s4, [sl, #4]
 8004c14:	eddb 7a01 	vldr	s15, [fp, #4]
 8004c18:	f8bd 402c 	ldrh.w	r4, [sp, #44]	@ 0x2c
 8004c1c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004c1e:	ee34 6a07 	vadd.f32	s12, s8, s14
 8004c22:	ee74 5aa6 	vadd.f32	s11, s9, s13
 8004c26:	ee36 5a03 	vadd.f32	s10, s12, s6
 8004c2a:	ee74 6ae6 	vsub.f32	s13, s9, s13
 8004c2e:	ee35 5a23 	vadd.f32	s10, s10, s7
 8004c32:	ee34 7a47 	vsub.f32	s14, s8, s14
 8004c36:	ed82 5a00 	vstr	s10, [r2]
 8004c3a:	ed9b 5a01 	vldr	s10, [fp, #4]
 8004c3e:	edda 4a01 	vldr	s9, [sl, #4]
 8004c42:	ee35 5a85 	vadd.f32	s10, s11, s10
 8004c46:	ee37 4a27 	vadd.f32	s8, s14, s15
 8004c4a:	ee35 5a24 	vadd.f32	s10, s10, s9
 8004c4e:	ee76 4ac3 	vsub.f32	s9, s13, s6
 8004c52:	ed82 5a01 	vstr	s10, [r2, #4]
 8004c56:	9a04      	ldr	r2, [sp, #16]
 8004c58:	ee34 5aa3 	vadd.f32	s10, s9, s7
 8004c5c:	edd2 1a00 	vldr	s3, [r2]
 8004c60:	edd2 2a01 	vldr	s5, [r2, #4]
 8004c64:	9a02      	ldr	r2, [sp, #8]
 8004c66:	ee34 4a42 	vsub.f32	s8, s8, s4
 8004c6a:	ee36 6a43 	vsub.f32	s12, s12, s6
 8004c6e:	ee64 4a21 	vmul.f32	s9, s8, s3
 8004c72:	ee24 4a22 	vmul.f32	s8, s8, s5
 8004c76:	ee65 2a22 	vmul.f32	s5, s10, s5
 8004c7a:	ee25 5a21 	vmul.f32	s10, s10, s3
 8004c7e:	ee74 2aa2 	vadd.f32	s5, s9, s5
 8004c82:	ee35 5a44 	vsub.f32	s10, s10, s8
 8004c86:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8004c8a:	edcb 2a00 	vstr	s5, [fp]
 8004c8e:	ed8b 5a01 	vstr	s10, [fp, #4]
 8004c92:	ed92 4a01 	vldr	s8, [r2, #4]
 8004c96:	ed92 5a00 	vldr	s10, [r2]
 8004c9a:	9a03      	ldr	r2, [sp, #12]
 8004c9c:	ee36 6a63 	vsub.f32	s12, s12, s7
 8004ca0:	ee75 5ac2 	vsub.f32	s11, s11, s4
 8004ca4:	ee66 4a05 	vmul.f32	s9, s12, s10
 8004ca8:	ee25 5a85 	vmul.f32	s10, s11, s10
 8004cac:	ee26 6a04 	vmul.f32	s12, s12, s8
 8004cb0:	ee65 5a84 	vmul.f32	s11, s11, s8
 8004cb4:	ee35 6a46 	vsub.f32	s12, s10, s12
 8004cb8:	ee74 5aa5 	vadd.f32	s11, s9, s11
 8004cbc:	ee76 6a83 	vadd.f32	s13, s13, s6
 8004cc0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004cc4:	ed80 6a01 	vstr	s12, [r0, #4]
 8004cc8:	edc0 5a00 	vstr	s11, [r0]
 8004ccc:	edd2 5a01 	vldr	s11, [r2, #4]
 8004cd0:	9807      	ldr	r0, [sp, #28]
 8004cd2:	ee77 7a02 	vadd.f32	s15, s14, s4
 8004cd6:	ee36 7ae3 	vsub.f32	s14, s13, s7
 8004cda:	edd2 6a00 	vldr	s13, [r2]
 8004cde:	ee27 6aa6 	vmul.f32	s12, s15, s13
 8004ce2:	ee67 6a26 	vmul.f32	s13, s14, s13
 8004ce6:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8004cea:	ee27 7a25 	vmul.f32	s14, s14, s11
 8004cee:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8004cf2:	ee36 7a07 	vadd.f32	s14, s12, s14
 8004cf6:	edca 7a01 	vstr	s15, [sl, #4]
 8004cfa:	ed8a 7a00 	vstr	s14, [sl]
 8004cfe:	6872      	ldr	r2, [r6, #4]
 8004d00:	4621      	mov	r1, r4
 8004d02:	2304      	movs	r3, #4
 8004d04:	f000 f9ba 	bl	800507c <arm_radix8_butterfly_f32>
 8004d08:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004d0a:	6872      	ldr	r2, [r6, #4]
 8004d0c:	4621      	mov	r1, r4
 8004d0e:	2304      	movs	r3, #4
 8004d10:	f000 f9b4 	bl	800507c <arm_radix8_butterfly_f32>
 8004d14:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8004d16:	6872      	ldr	r2, [r6, #4]
 8004d18:	4621      	mov	r1, r4
 8004d1a:	2304      	movs	r3, #4
 8004d1c:	f000 f9ae 	bl	800507c <arm_radix8_butterfly_f32>
 8004d20:	6872      	ldr	r2, [r6, #4]
 8004d22:	9801      	ldr	r0, [sp, #4]
 8004d24:	4621      	mov	r1, r4
 8004d26:	2304      	movs	r3, #4
 8004d28:	b00f      	add	sp, #60	@ 0x3c
 8004d2a:	ecbd 8b0a 	vpop	{d8-d12}
 8004d2e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d32:	f000 b9a3 	b.w	800507c <arm_radix8_butterfly_f32>
 8004d36:	bf00      	nop

08004d38 <arm_cfft_f32>:
 8004d38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004d3c:	2a01      	cmp	r2, #1
 8004d3e:	4606      	mov	r6, r0
 8004d40:	4617      	mov	r7, r2
 8004d42:	460c      	mov	r4, r1
 8004d44:	4698      	mov	r8, r3
 8004d46:	8805      	ldrh	r5, [r0, #0]
 8004d48:	d054      	beq.n	8004df4 <arm_cfft_f32+0xbc>
 8004d4a:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 8004d4e:	d04c      	beq.n	8004dea <arm_cfft_f32+0xb2>
 8004d50:	d916      	bls.n	8004d80 <arm_cfft_f32+0x48>
 8004d52:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 8004d56:	d01a      	beq.n	8004d8e <arm_cfft_f32+0x56>
 8004d58:	d95c      	bls.n	8004e14 <arm_cfft_f32+0xdc>
 8004d5a:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 8004d5e:	d044      	beq.n	8004dea <arm_cfft_f32+0xb2>
 8004d60:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 8004d64:	d105      	bne.n	8004d72 <arm_cfft_f32+0x3a>
 8004d66:	2301      	movs	r3, #1
 8004d68:	6872      	ldr	r2, [r6, #4]
 8004d6a:	4629      	mov	r1, r5
 8004d6c:	4620      	mov	r0, r4
 8004d6e:	f000 f985 	bl	800507c <arm_radix8_butterfly_f32>
 8004d72:	f1b8 0f00 	cmp.w	r8, #0
 8004d76:	d111      	bne.n	8004d9c <arm_cfft_f32+0x64>
 8004d78:	2f01      	cmp	r7, #1
 8004d7a:	d016      	beq.n	8004daa <arm_cfft_f32+0x72>
 8004d7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004d80:	2d20      	cmp	r5, #32
 8004d82:	d032      	beq.n	8004dea <arm_cfft_f32+0xb2>
 8004d84:	d94a      	bls.n	8004e1c <arm_cfft_f32+0xe4>
 8004d86:	2d40      	cmp	r5, #64	@ 0x40
 8004d88:	d0ed      	beq.n	8004d66 <arm_cfft_f32+0x2e>
 8004d8a:	2d80      	cmp	r5, #128	@ 0x80
 8004d8c:	d1f1      	bne.n	8004d72 <arm_cfft_f32+0x3a>
 8004d8e:	4621      	mov	r1, r4
 8004d90:	4630      	mov	r0, r6
 8004d92:	f7ff fca3 	bl	80046dc <arm_cfft_radix8by2_f32>
 8004d96:	f1b8 0f00 	cmp.w	r8, #0
 8004d9a:	d0ed      	beq.n	8004d78 <arm_cfft_f32+0x40>
 8004d9c:	68b2      	ldr	r2, [r6, #8]
 8004d9e:	89b1      	ldrh	r1, [r6, #12]
 8004da0:	4620      	mov	r0, r4
 8004da2:	f7fb fa1d 	bl	80001e0 <arm_bitreversal_32>
 8004da6:	2f01      	cmp	r7, #1
 8004da8:	d1e8      	bne.n	8004d7c <arm_cfft_f32+0x44>
 8004daa:	ee07 5a90 	vmov	s15, r5
 8004dae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004db2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004db6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004dba:	2d00      	cmp	r5, #0
 8004dbc:	d0de      	beq.n	8004d7c <arm_cfft_f32+0x44>
 8004dbe:	f104 0108 	add.w	r1, r4, #8
 8004dc2:	2300      	movs	r3, #0
 8004dc4:	3301      	adds	r3, #1
 8004dc6:	429d      	cmp	r5, r3
 8004dc8:	f101 0108 	add.w	r1, r1, #8
 8004dcc:	ed11 7a04 	vldr	s14, [r1, #-16]
 8004dd0:	ed51 7a03 	vldr	s15, [r1, #-12]
 8004dd4:	ee27 7a26 	vmul.f32	s14, s14, s13
 8004dd8:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8004ddc:	ed01 7a04 	vstr	s14, [r1, #-16]
 8004de0:	ed41 7a03 	vstr	s15, [r1, #-12]
 8004de4:	d1ee      	bne.n	8004dc4 <arm_cfft_f32+0x8c>
 8004de6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004dea:	4621      	mov	r1, r4
 8004dec:	4630      	mov	r0, r6
 8004dee:	f7ff fd45 	bl	800487c <arm_cfft_radix8by4_f32>
 8004df2:	e7be      	b.n	8004d72 <arm_cfft_f32+0x3a>
 8004df4:	b1ad      	cbz	r5, 8004e22 <arm_cfft_f32+0xea>
 8004df6:	f101 030c 	add.w	r3, r1, #12
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	ed53 7a02 	vldr	s15, [r3, #-8]
 8004e00:	3201      	adds	r2, #1
 8004e02:	eef1 7a67 	vneg.f32	s15, s15
 8004e06:	4295      	cmp	r5, r2
 8004e08:	ed43 7a02 	vstr	s15, [r3, #-8]
 8004e0c:	f103 0308 	add.w	r3, r3, #8
 8004e10:	d1f4      	bne.n	8004dfc <arm_cfft_f32+0xc4>
 8004e12:	e79a      	b.n	8004d4a <arm_cfft_f32+0x12>
 8004e14:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 8004e18:	d0a5      	beq.n	8004d66 <arm_cfft_f32+0x2e>
 8004e1a:	e7aa      	b.n	8004d72 <arm_cfft_f32+0x3a>
 8004e1c:	2d10      	cmp	r5, #16
 8004e1e:	d0b6      	beq.n	8004d8e <arm_cfft_f32+0x56>
 8004e20:	e7a7      	b.n	8004d72 <arm_cfft_f32+0x3a>
 8004e22:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 8004e26:	d894      	bhi.n	8004d52 <arm_cfft_f32+0x1a>
 8004e28:	e7aa      	b.n	8004d80 <arm_cfft_f32+0x48>
 8004e2a:	bf00      	nop

08004e2c <arm_cmplx_mag_f32>:
 8004e2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e30:	ea5f 0892 	movs.w	r8, r2, lsr #2
 8004e34:	b084      	sub	sp, #16
 8004e36:	d07f      	beq.n	8004f38 <arm_cmplx_mag_f32+0x10c>
 8004e38:	2700      	movs	r7, #0
 8004e3a:	f100 0420 	add.w	r4, r0, #32
 8004e3e:	f101 0510 	add.w	r5, r1, #16
 8004e42:	4646      	mov	r6, r8
 8004e44:	e05a      	b.n	8004efc <arm_cmplx_mag_f32+0xd0>
 8004e46:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8004e4a:	eeb4 0a40 	vcmp.f32	s0, s0
 8004e4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e52:	f040 80a4 	bne.w	8004f9e <arm_cmplx_mag_f32+0x172>
 8004e56:	ed05 0a04 	vstr	s0, [r5, #-16]
 8004e5a:	ed54 7a06 	vldr	s15, [r4, #-24]	@ 0xffffffe8
 8004e5e:	ed14 0a05 	vldr	s0, [r4, #-20]	@ 0xffffffec
 8004e62:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8004e66:	ee20 0a00 	vmul.f32	s0, s0, s0
 8004e6a:	ee77 7a80 	vadd.f32	s15, s15, s0
 8004e6e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004e72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e76:	f2c0 808f 	blt.w	8004f98 <arm_cmplx_mag_f32+0x16c>
 8004e7a:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8004e7e:	eeb4 0a40 	vcmp.f32	s0, s0
 8004e82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e86:	f040 80af 	bne.w	8004fe8 <arm_cmplx_mag_f32+0x1bc>
 8004e8a:	ed05 0a03 	vstr	s0, [r5, #-12]
 8004e8e:	ed54 7a04 	vldr	s15, [r4, #-16]
 8004e92:	ed14 0a03 	vldr	s0, [r4, #-12]
 8004e96:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8004e9a:	ee20 0a00 	vmul.f32	s0, s0, s0
 8004e9e:	ee77 7a80 	vadd.f32	s15, s15, s0
 8004ea2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004ea6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004eaa:	db72      	blt.n	8004f92 <arm_cmplx_mag_f32+0x166>
 8004eac:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8004eb0:	eeb4 0a40 	vcmp.f32	s0, s0
 8004eb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004eb8:	f040 808c 	bne.w	8004fd4 <arm_cmplx_mag_f32+0x1a8>
 8004ebc:	ed05 0a02 	vstr	s0, [r5, #-8]
 8004ec0:	ed54 7a02 	vldr	s15, [r4, #-8]
 8004ec4:	ed14 0a01 	vldr	s0, [r4, #-4]
 8004ec8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8004ecc:	ee20 0a00 	vmul.f32	s0, s0, s0
 8004ed0:	ee77 7a80 	vadd.f32	s15, s15, s0
 8004ed4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004ed8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004edc:	db20      	blt.n	8004f20 <arm_cmplx_mag_f32+0xf4>
 8004ede:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8004ee2:	eeb4 0a40 	vcmp.f32	s0, s0
 8004ee6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004eea:	d169      	bne.n	8004fc0 <arm_cmplx_mag_f32+0x194>
 8004eec:	3e01      	subs	r6, #1
 8004eee:	ed05 0a01 	vstr	s0, [r5, #-4]
 8004ef2:	f104 0420 	add.w	r4, r4, #32
 8004ef6:	f105 0510 	add.w	r5, r5, #16
 8004efa:	d019      	beq.n	8004f30 <arm_cmplx_mag_f32+0x104>
 8004efc:	ed54 7a08 	vldr	s15, [r4, #-32]	@ 0xffffffe0
 8004f00:	ed14 0a07 	vldr	s0, [r4, #-28]	@ 0xffffffe4
 8004f04:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8004f08:	ee20 0a00 	vmul.f32	s0, s0, s0
 8004f0c:	ee77 7a80 	vadd.f32	s15, s15, s0
 8004f10:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004f14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f18:	da95      	bge.n	8004e46 <arm_cmplx_mag_f32+0x1a>
 8004f1a:	f845 7c10 	str.w	r7, [r5, #-16]
 8004f1e:	e79c      	b.n	8004e5a <arm_cmplx_mag_f32+0x2e>
 8004f20:	3e01      	subs	r6, #1
 8004f22:	f845 7c04 	str.w	r7, [r5, #-4]
 8004f26:	f104 0420 	add.w	r4, r4, #32
 8004f2a:	f105 0510 	add.w	r5, r5, #16
 8004f2e:	d1e5      	bne.n	8004efc <arm_cmplx_mag_f32+0xd0>
 8004f30:	eb00 1048 	add.w	r0, r0, r8, lsl #5
 8004f34:	eb01 1108 	add.w	r1, r1, r8, lsl #4
 8004f38:	f012 0503 	ands.w	r5, r2, #3
 8004f3c:	d026      	beq.n	8004f8c <arm_cmplx_mag_f32+0x160>
 8004f3e:	2600      	movs	r6, #0
 8004f40:	f100 0408 	add.w	r4, r0, #8
 8004f44:	e00c      	b.n	8004f60 <arm_cmplx_mag_f32+0x134>
 8004f46:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8004f4a:	eeb4 0a40 	vcmp.f32	s0, s0
 8004f4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f52:	d12e      	bne.n	8004fb2 <arm_cmplx_mag_f32+0x186>
 8004f54:	3d01      	subs	r5, #1
 8004f56:	ed01 0a01 	vstr	s0, [r1, #-4]
 8004f5a:	f104 0408 	add.w	r4, r4, #8
 8004f5e:	d015      	beq.n	8004f8c <arm_cmplx_mag_f32+0x160>
 8004f60:	ed54 7a02 	vldr	s15, [r4, #-8]
 8004f64:	ed14 0a01 	vldr	s0, [r4, #-4]
 8004f68:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8004f6c:	ee20 0a00 	vmul.f32	s0, s0, s0
 8004f70:	3104      	adds	r1, #4
 8004f72:	ee77 7a80 	vadd.f32	s15, s15, s0
 8004f76:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004f7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f7e:	dae2      	bge.n	8004f46 <arm_cmplx_mag_f32+0x11a>
 8004f80:	3d01      	subs	r5, #1
 8004f82:	f841 6c04 	str.w	r6, [r1, #-4]
 8004f86:	f104 0408 	add.w	r4, r4, #8
 8004f8a:	d1e9      	bne.n	8004f60 <arm_cmplx_mag_f32+0x134>
 8004f8c:	b004      	add	sp, #16
 8004f8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004f92:	f845 7c08 	str.w	r7, [r5, #-8]
 8004f96:	e793      	b.n	8004ec0 <arm_cmplx_mag_f32+0x94>
 8004f98:	f845 7c0c 	str.w	r7, [r5, #-12]
 8004f9c:	e777      	b.n	8004e8e <arm_cmplx_mag_f32+0x62>
 8004f9e:	eeb0 0a67 	vmov.f32	s0, s15
 8004fa2:	9203      	str	r2, [sp, #12]
 8004fa4:	9102      	str	r1, [sp, #8]
 8004fa6:	9001      	str	r0, [sp, #4]
 8004fa8:	f004 fef4 	bl	8009d94 <sqrtf>
 8004fac:	a801      	add	r0, sp, #4
 8004fae:	c807      	ldmia	r0, {r0, r1, r2}
 8004fb0:	e751      	b.n	8004e56 <arm_cmplx_mag_f32+0x2a>
 8004fb2:	eeb0 0a67 	vmov.f32	s0, s15
 8004fb6:	9101      	str	r1, [sp, #4]
 8004fb8:	f004 feec 	bl	8009d94 <sqrtf>
 8004fbc:	9901      	ldr	r1, [sp, #4]
 8004fbe:	e7c9      	b.n	8004f54 <arm_cmplx_mag_f32+0x128>
 8004fc0:	eeb0 0a67 	vmov.f32	s0, s15
 8004fc4:	9203      	str	r2, [sp, #12]
 8004fc6:	9102      	str	r1, [sp, #8]
 8004fc8:	9001      	str	r0, [sp, #4]
 8004fca:	f004 fee3 	bl	8009d94 <sqrtf>
 8004fce:	a801      	add	r0, sp, #4
 8004fd0:	c807      	ldmia	r0, {r0, r1, r2}
 8004fd2:	e78b      	b.n	8004eec <arm_cmplx_mag_f32+0xc0>
 8004fd4:	eeb0 0a67 	vmov.f32	s0, s15
 8004fd8:	9203      	str	r2, [sp, #12]
 8004fda:	9102      	str	r1, [sp, #8]
 8004fdc:	9001      	str	r0, [sp, #4]
 8004fde:	f004 fed9 	bl	8009d94 <sqrtf>
 8004fe2:	a801      	add	r0, sp, #4
 8004fe4:	c807      	ldmia	r0, {r0, r1, r2}
 8004fe6:	e769      	b.n	8004ebc <arm_cmplx_mag_f32+0x90>
 8004fe8:	eeb0 0a67 	vmov.f32	s0, s15
 8004fec:	9203      	str	r2, [sp, #12]
 8004fee:	9102      	str	r1, [sp, #8]
 8004ff0:	9001      	str	r0, [sp, #4]
 8004ff2:	f004 fecf 	bl	8009d94 <sqrtf>
 8004ff6:	a801      	add	r0, sp, #4
 8004ff8:	c807      	ldmia	r0, {r0, r1, r2}
 8004ffa:	e746      	b.n	8004e8a <arm_cmplx_mag_f32+0x5e>

08004ffc <arm_cos_f32>:
 8004ffc:	eddf 7a1c 	vldr	s15, [pc, #112]	@ 8005070 <arm_cos_f32+0x74>
 8005000:	ee20 0a27 	vmul.f32	s0, s0, s15
 8005004:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 8005008:	ee30 0a27 	vadd.f32	s0, s0, s15
 800500c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8005010:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005014:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8005018:	d504      	bpl.n	8005024 <arm_cos_f32+0x28>
 800501a:	ee17 3a90 	vmov	r3, s15
 800501e:	3b01      	subs	r3, #1
 8005020:	ee07 3a90 	vmov	s15, r3
 8005024:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005028:	eddf 6a12 	vldr	s13, [pc, #72]	@ 8005074 <arm_cos_f32+0x78>
 800502c:	4a12      	ldr	r2, [pc, #72]	@ (8005078 <arm_cos_f32+0x7c>)
 800502e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8005032:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005036:	ee20 0a26 	vmul.f32	s0, s0, s13
 800503a:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 800503e:	ee17 3a90 	vmov	r3, s15
 8005042:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005046:	ee07 3a90 	vmov	s15, r3
 800504a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800504e:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 8005052:	ee70 7a67 	vsub.f32	s15, s0, s15
 8005056:	edd1 6a01 	vldr	s13, [r1, #4]
 800505a:	ed91 0a00 	vldr	s0, [r1]
 800505e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005062:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005066:	ee27 0a00 	vmul.f32	s0, s14, s0
 800506a:	ee30 0a27 	vadd.f32	s0, s0, s15
 800506e:	4770      	bx	lr
 8005070:	3e22f983 	.word	0x3e22f983
 8005074:	44000000 	.word	0x44000000
 8005078:	0801787c 	.word	0x0801787c

0800507c <arm_radix8_butterfly_f32>:
 800507c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005080:	ed2d 8b10 	vpush	{d8-d15}
 8005084:	461c      	mov	r4, r3
 8005086:	b09d      	sub	sp, #116	@ 0x74
 8005088:	4603      	mov	r3, r0
 800508a:	3304      	adds	r3, #4
 800508c:	ed9f bac4 	vldr	s22, [pc, #784]	@ 80053a0 <arm_radix8_butterfly_f32+0x324>
 8005090:	9019      	str	r0, [sp, #100]	@ 0x64
 8005092:	921a      	str	r2, [sp, #104]	@ 0x68
 8005094:	468b      	mov	fp, r1
 8005096:	931b      	str	r3, [sp, #108]	@ 0x6c
 8005098:	468a      	mov	sl, r1
 800509a:	46a1      	mov	r9, r4
 800509c:	4607      	mov	r7, r0
 800509e:	ea4f 03db 	mov.w	r3, fp, lsr #3
 80050a2:	ea4f 0843 	mov.w	r8, r3, lsl #1
 80050a6:	eb03 0508 	add.w	r5, r3, r8
 80050aa:	195c      	adds	r4, r3, r5
 80050ac:	00de      	lsls	r6, r3, #3
 80050ae:	191a      	adds	r2, r3, r4
 80050b0:	9600      	str	r6, [sp, #0]
 80050b2:	1898      	adds	r0, r3, r2
 80050b4:	4619      	mov	r1, r3
 80050b6:	9e00      	ldr	r6, [sp, #0]
 80050b8:	9311      	str	r3, [sp, #68]	@ 0x44
 80050ba:	4401      	add	r1, r0
 80050bc:	eb07 02c2 	add.w	r2, r7, r2, lsl #3
 80050c0:	eb07 01c1 	add.w	r1, r7, r1, lsl #3
 80050c4:	19be      	adds	r6, r7, r6
 80050c6:	eb07 05c5 	add.w	r5, r7, r5, lsl #3
 80050ca:	eb07 04c4 	add.w	r4, r7, r4, lsl #3
 80050ce:	eb07 00c0 	add.w	r0, r7, r0, lsl #3
 80050d2:	9f00      	ldr	r7, [sp, #0]
 80050d4:	011b      	lsls	r3, r3, #4
 80050d6:	eb06 0e07 	add.w	lr, r6, r7
 80050da:	9f1b      	ldr	r7, [sp, #108]	@ 0x6c
 80050dc:	9302      	str	r3, [sp, #8]
 80050de:	3204      	adds	r2, #4
 80050e0:	3104      	adds	r1, #4
 80050e2:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80050e6:	f04f 0c00 	mov.w	ip, #0
 80050ea:	edde 7a00 	vldr	s15, [lr]
 80050ee:	edd6 6a00 	vldr	s13, [r6]
 80050f2:	ed95 2a00 	vldr	s4, [r5]
 80050f6:	ed17 aa01 	vldr	s20, [r7, #-4]
 80050fa:	edd4 4a00 	vldr	s9, [r4]
 80050fe:	ed90 5a00 	vldr	s10, [r0]
 8005102:	ed12 7a01 	vldr	s14, [r2, #-4]
 8005106:	ed51 0a01 	vldr	s1, [r1, #-4]
 800510a:	ee77 8a85 	vadd.f32	s17, s15, s10
 800510e:	ee76 3a87 	vadd.f32	s7, s13, s14
 8005112:	ee32 4a20 	vadd.f32	s8, s4, s1
 8005116:	ee3a 3a24 	vadd.f32	s6, s20, s9
 800511a:	ee33 6a84 	vadd.f32	s12, s7, s8
 800511e:	ee73 5a28 	vadd.f32	s11, s6, s17
 8005122:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8005126:	ee75 6a86 	vadd.f32	s13, s11, s12
 800512a:	ee75 5ac6 	vsub.f32	s11, s11, s12
 800512e:	ed47 6a01 	vstr	s13, [r7, #-4]
 8005132:	edc4 5a00 	vstr	s11, [r4]
 8005136:	ed92 9a00 	vldr	s18, [r2]
 800513a:	ed95 1a01 	vldr	s2, [r5, #4]
 800513e:	edd6 5a01 	vldr	s11, [r6, #4]
 8005142:	ed91 6a00 	vldr	s12, [r1]
 8005146:	edd7 2a00 	vldr	s5, [r7]
 800514a:	edd4 1a01 	vldr	s3, [r4, #4]
 800514e:	edde 6a01 	vldr	s13, [lr, #4]
 8005152:	edd0 9a01 	vldr	s19, [r0, #4]
 8005156:	ee72 0a60 	vsub.f32	s1, s4, s1
 800515a:	ee71 aa46 	vsub.f32	s21, s2, s12
 800515e:	ee35 2ac9 	vsub.f32	s4, s11, s18
 8005162:	ee37 0a60 	vsub.f32	s0, s14, s1
 8005166:	ee32 8a2a 	vadd.f32	s16, s4, s21
 800516a:	ee37 7a20 	vadd.f32	s14, s14, s1
 800516e:	ee32 2a6a 	vsub.f32	s4, s4, s21
 8005172:	ee37 5ac5 	vsub.f32	s10, s15, s10
 8005176:	ee75 5a89 	vadd.f32	s11, s11, s18
 800517a:	ee60 0a0b 	vmul.f32	s1, s0, s22
 800517e:	ee7a 4a64 	vsub.f32	s9, s20, s9
 8005182:	ee31 6a06 	vadd.f32	s12, s2, s12
 8005186:	ee36 9aa9 	vadd.f32	s18, s13, s19
 800518a:	ee32 1aa1 	vadd.f32	s2, s5, s3
 800518e:	ee76 6ae9 	vsub.f32	s13, s13, s19
 8005192:	ee72 1ae1 	vsub.f32	s3, s5, s3
 8005196:	ee28 8a0b 	vmul.f32	s16, s16, s22
 800519a:	ee62 2a0b 	vmul.f32	s5, s4, s22
 800519e:	ee67 7a0b 	vmul.f32	s15, s14, s22
 80051a2:	ee33 3a68 	vsub.f32	s6, s6, s17
 80051a6:	ee36 0a88 	vadd.f32	s0, s13, s16
 80051aa:	ee75 8a86 	vadd.f32	s17, s11, s12
 80051ae:	ee36 7ac8 	vsub.f32	s14, s13, s16
 80051b2:	ee33 4ac4 	vsub.f32	s8, s7, s8
 80051b6:	ee74 6ae0 	vsub.f32	s13, s9, s1
 80051ba:	ee74 3aa0 	vadd.f32	s7, s9, s1
 80051be:	ee35 6ac6 	vsub.f32	s12, s11, s12
 80051c2:	ee75 4a27 	vadd.f32	s9, s10, s15
 80051c6:	ee71 5a49 	vsub.f32	s11, s2, s18
 80051ca:	ee31 2a09 	vadd.f32	s4, s2, s18
 80051ce:	ee75 7a67 	vsub.f32	s15, s10, s15
 80051d2:	ee31 1aa2 	vadd.f32	s2, s3, s5
 80051d6:	ee71 2ae2 	vsub.f32	s5, s3, s5
 80051da:	ee73 0a06 	vadd.f32	s1, s6, s12
 80051de:	ee75 1ac4 	vsub.f32	s3, s11, s8
 80051e2:	ee36 5a87 	vadd.f32	s10, s13, s14
 80051e6:	ee32 8a28 	vadd.f32	s16, s4, s17
 80051ea:	ee33 6a46 	vsub.f32	s12, s6, s12
 80051ee:	ee34 4a25 	vadd.f32	s8, s8, s11
 80051f2:	ee33 3a80 	vadd.f32	s6, s7, s0
 80051f6:	ee36 7ac7 	vsub.f32	s14, s13, s14
 80051fa:	ee71 5a64 	vsub.f32	s11, s2, s9
 80051fe:	ee72 6ae7 	vsub.f32	s13, s5, s15
 8005202:	ee32 2a68 	vsub.f32	s4, s4, s17
 8005206:	ee73 3ac0 	vsub.f32	s7, s7, s0
 800520a:	ee74 4a81 	vadd.f32	s9, s9, s2
 800520e:	ee77 7aa2 	vadd.f32	s15, s15, s5
 8005212:	44dc      	add	ip, fp
 8005214:	45e2      	cmp	sl, ip
 8005216:	ed87 8a00 	vstr	s16, [r7]
 800521a:	ed84 2a01 	vstr	s4, [r4, #4]
 800521e:	441f      	add	r7, r3
 8005220:	edce 0a00 	vstr	s1, [lr]
 8005224:	441c      	add	r4, r3
 8005226:	ed80 6a00 	vstr	s12, [r0]
 800522a:	edce 1a01 	vstr	s3, [lr, #4]
 800522e:	ed80 4a01 	vstr	s8, [r0, #4]
 8005232:	449e      	add	lr, r3
 8005234:	ed86 3a00 	vstr	s6, [r6]
 8005238:	4418      	add	r0, r3
 800523a:	ed41 3a01 	vstr	s7, [r1, #-4]
 800523e:	ed02 5a01 	vstr	s10, [r2, #-4]
 8005242:	ed85 7a00 	vstr	s14, [r5]
 8005246:	edc6 5a01 	vstr	s11, [r6, #4]
 800524a:	edc1 4a00 	vstr	s9, [r1]
 800524e:	441e      	add	r6, r3
 8005250:	edc2 6a00 	vstr	s13, [r2]
 8005254:	4419      	add	r1, r3
 8005256:	edc5 7a01 	vstr	s15, [r5, #4]
 800525a:	441a      	add	r2, r3
 800525c:	441d      	add	r5, r3
 800525e:	f63f af44 	bhi.w	80050ea <arm_radix8_butterfly_f32+0x6e>
 8005262:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8005264:	2a07      	cmp	r2, #7
 8005266:	f240 81f5 	bls.w	8005654 <arm_radix8_butterfly_f32+0x5d8>
 800526a:	f108 0101 	add.w	r1, r8, #1
 800526e:	188f      	adds	r7, r1, r2
 8005270:	eb09 0849 	add.w	r8, r9, r9, lsl #1
 8005274:	19d6      	adds	r6, r2, r7
 8005276:	eb08 0c09 	add.w	ip, r8, r9
 800527a:	1994      	adds	r4, r2, r6
 800527c:	eb0c 0e09 	add.w	lr, ip, r9
 8005280:	4610      	mov	r0, r2
 8005282:	9701      	str	r7, [sp, #4]
 8005284:	4420      	add	r0, r4
 8005286:	eb0e 0709 	add.w	r7, lr, r9
 800528a:	1815      	adds	r5, r2, r0
 800528c:	eb07 0209 	add.w	r2, r7, r9
 8005290:	9203      	str	r2, [sp, #12]
 8005292:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8005294:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005298:	9117      	str	r1, [sp, #92]	@ 0x5c
 800529a:	440a      	add	r2, r1
 800529c:	9900      	ldr	r1, [sp, #0]
 800529e:	3108      	adds	r1, #8
 80052a0:	9100      	str	r1, [sp, #0]
 80052a2:	9902      	ldr	r1, [sp, #8]
 80052a4:	3108      	adds	r1, #8
 80052a6:	9102      	str	r1, [sp, #8]
 80052a8:	9919      	ldr	r1, [sp, #100]	@ 0x64
 80052aa:	00ff      	lsls	r7, r7, #3
 80052ac:	9715      	str	r7, [sp, #84]	@ 0x54
 80052ae:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
 80052b2:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 80052b6:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 80052ba:	9f17      	ldr	r7, [sp, #92]	@ 0x5c
 80052bc:	9903      	ldr	r1, [sp, #12]
 80052be:	19d7      	adds	r7, r2, r7
 80052c0:	00c9      	lsls	r1, r1, #3
 80052c2:	9114      	str	r1, [sp, #80]	@ 0x50
 80052c4:	9710      	str	r7, [sp, #64]	@ 0x40
 80052c6:	9919      	ldr	r1, [sp, #100]	@ 0x64
 80052c8:	9f00      	ldr	r7, [sp, #0]
 80052ca:	19cf      	adds	r7, r1, r7
 80052cc:	970d      	str	r7, [sp, #52]	@ 0x34
 80052ce:	9f02      	ldr	r7, [sp, #8]
 80052d0:	19cf      	adds	r7, r1, r7
 80052d2:	ea4f 0ece 	mov.w	lr, lr, lsl #3
 80052d6:	970c      	str	r7, [sp, #48]	@ 0x30
 80052d8:	9f01      	ldr	r7, [sp, #4]
 80052da:	f8cd e058 	str.w	lr, [sp, #88]	@ 0x58
 80052de:	3504      	adds	r5, #4
 80052e0:	3004      	adds	r0, #4
 80052e2:	eb01 0ec7 	add.w	lr, r1, r7, lsl #3
 80052e6:	9508      	str	r5, [sp, #32]
 80052e8:	9009      	str	r0, [sp, #36]	@ 0x24
 80052ea:	9d16      	ldr	r5, [sp, #88]	@ 0x58
 80052ec:	981a      	ldr	r0, [sp, #104]	@ 0x68
 80052ee:	f8cd e02c 	str.w	lr, [sp, #44]	@ 0x2c
 80052f2:	ea4f 08c8 	mov.w	r8, r8, lsl #3
 80052f6:	eb01 0ec6 	add.w	lr, r1, r6, lsl #3
 80052fa:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 80052fc:	f8cd e038 	str.w	lr, [sp, #56]	@ 0x38
 8005300:	1945      	adds	r5, r0, r5
 8005302:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 8005306:	460f      	mov	r7, r1
 8005308:	3404      	adds	r4, #4
 800530a:	4641      	mov	r1, r8
 800530c:	1841      	adds	r1, r0, r1
 800530e:	f8cd c048 	str.w	ip, [sp, #72]	@ 0x48
 8005312:	940a      	str	r4, [sp, #40]	@ 0x28
 8005314:	eb00 0c06 	add.w	ip, r0, r6
 8005318:	f8cd 804c 	str.w	r8, [sp, #76]	@ 0x4c
 800531c:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800531e:	9506      	str	r5, [sp, #24]
 8005320:	9c12      	ldr	r4, [sp, #72]	@ 0x48
 8005322:	9105      	str	r1, [sp, #20]
 8005324:	4639      	mov	r1, r7
 8005326:	1905      	adds	r5, r0, r4
 8005328:	3108      	adds	r1, #8
 800532a:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 800532c:	9507      	str	r5, [sp, #28]
 800532e:	910f      	str	r1, [sp, #60]	@ 0x3c
 8005330:	ea4f 1509 	mov.w	r5, r9, lsl #4
 8005334:	2101      	movs	r1, #1
 8005336:	eb00 0e06 	add.w	lr, r0, r6
 800533a:	9518      	str	r5, [sp, #96]	@ 0x60
 800533c:	9404      	str	r4, [sp, #16]
 800533e:	9103      	str	r1, [sp, #12]
 8005340:	4620      	mov	r0, r4
 8005342:	4689      	mov	r9, r1
 8005344:	9e06      	ldr	r6, [sp, #24]
 8005346:	ed90 fa00 	vldr	s30, [r0]
 800534a:	edd6 7a01 	vldr	s15, [r6, #4]
 800534e:	edd0 ba01 	vldr	s23, [r0, #4]
 8005352:	edcd 7a00 	vstr	s15, [sp]
 8005356:	a80d      	add	r0, sp, #52	@ 0x34
 8005358:	edde 7a01 	vldr	s15, [lr, #4]
 800535c:	9c05      	ldr	r4, [sp, #20]
 800535e:	9d07      	ldr	r5, [sp, #28]
 8005360:	edd2 fa00 	vldr	s31, [r2]
 8005364:	ed92 ca01 	vldr	s24, [r2, #4]
 8005368:	edcd 7a01 	vstr	s15, [sp, #4]
 800536c:	c807      	ldmia	r0, {r0, r1, r2}
 800536e:	eddc 7a01 	vldr	s15, [ip, #4]
 8005372:	edd4 ea00 	vldr	s29, [r4]
 8005376:	ed95 ea00 	vldr	s28, [r5]
 800537a:	edd6 da00 	vldr	s27, [r6]
 800537e:	edd4 aa01 	vldr	s21, [r4, #4]
 8005382:	ed95 aa01 	vldr	s20, [r5, #4]
 8005386:	ed9e da00 	vldr	s26, [lr]
 800538a:	eddc ca00 	vldr	s25, [ip]
 800538e:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005392:	9f09      	ldr	r7, [sp, #36]	@ 0x24
 8005394:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8005396:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005398:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 800539a:	edcd 7a02 	vstr	s15, [sp, #8]
 800539e:	e001      	b.n	80053a4 <arm_radix8_butterfly_f32+0x328>
 80053a0:	3f3504f3 	.word	0x3f3504f3
 80053a4:	ed16 6a01 	vldr	s12, [r6, #-4]
 80053a8:	ed91 5a00 	vldr	s10, [r1]
 80053ac:	ed57 9a01 	vldr	s19, [r7, #-4]
 80053b0:	edd5 7a00 	vldr	s15, [r5]
 80053b4:	ed18 7a01 	vldr	s14, [r8, #-4]
 80053b8:	edd2 3a00 	vldr	s7, [r2]
 80053bc:	ed94 3a00 	vldr	s6, [r4]
 80053c0:	ed90 2a00 	vldr	s4, [r0]
 80053c4:	ed92 0a01 	vldr	s0, [r2, #4]
 80053c8:	ee33 8a85 	vadd.f32	s16, s7, s10
 80053cc:	ee32 1a06 	vadd.f32	s2, s4, s12
 80053d0:	ee33 4a29 	vadd.f32	s8, s6, s19
 80053d4:	ee77 4a87 	vadd.f32	s9, s15, s14
 80053d8:	ee78 1a04 	vadd.f32	s3, s16, s8
 80053dc:	ee71 6a24 	vadd.f32	s13, s2, s9
 80053e0:	ee32 2a46 	vsub.f32	s4, s4, s12
 80053e4:	ee31 6aa6 	vadd.f32	s12, s3, s13
 80053e8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80053ec:	ed82 6a00 	vstr	s12, [r2]
 80053f0:	edd5 8a01 	vldr	s17, [r5, #4]
 80053f4:	ed90 9a01 	vldr	s18, [r0, #4]
 80053f8:	edd6 2a00 	vldr	s5, [r6]
 80053fc:	ed98 7a00 	vldr	s14, [r8]
 8005400:	edd4 0a01 	vldr	s1, [r4, #4]
 8005404:	ed91 6a01 	vldr	s12, [r1, #4]
 8005408:	edd7 5a00 	vldr	s11, [r7]
 800540c:	ee73 3ac5 	vsub.f32	s7, s7, s10
 8005410:	ee33 3a69 	vsub.f32	s6, s6, s19
 8005414:	ee39 5a62 	vsub.f32	s10, s18, s5
 8005418:	ee78 9ac7 	vsub.f32	s19, s17, s14
 800541c:	ee38 4a44 	vsub.f32	s8, s16, s8
 8005420:	ee38 7a87 	vadd.f32	s14, s17, s14
 8005424:	ee30 8aa5 	vadd.f32	s16, s1, s11
 8005428:	ee79 2a22 	vadd.f32	s5, s18, s5
 800542c:	ee75 8a69 	vsub.f32	s17, s10, s19
 8005430:	ee32 9a27 	vadd.f32	s18, s4, s15
 8005434:	ee35 5a29 	vadd.f32	s10, s10, s19
 8005438:	ee72 7a67 	vsub.f32	s15, s4, s15
 800543c:	ee30 2a06 	vadd.f32	s4, s0, s12
 8005440:	ee69 9a0b 	vmul.f32	s19, s18, s22
 8005444:	ee70 5ae5 	vsub.f32	s11, s1, s11
 8005448:	ee32 9a08 	vadd.f32	s18, s4, s16
 800544c:	ee68 8a8b 	vmul.f32	s17, s17, s22
 8005450:	ee32 2a48 	vsub.f32	s4, s4, s16
 8005454:	ee71 4a64 	vsub.f32	s9, s2, s9
 8005458:	ee25 5a0b 	vmul.f32	s10, s10, s22
 800545c:	ee32 1a87 	vadd.f32	s2, s5, s14
 8005460:	ee67 7a8b 	vmul.f32	s15, s15, s22
 8005464:	ee72 2ac7 	vsub.f32	s5, s5, s14
 8005468:	ee30 6a46 	vsub.f32	s12, s0, s12
 800546c:	ee73 0a29 	vadd.f32	s1, s6, s19
 8005470:	ee36 0a28 	vadd.f32	s0, s12, s17
 8005474:	ee33 3a69 	vsub.f32	s6, s6, s19
 8005478:	ee32 7a64 	vsub.f32	s14, s4, s9
 800547c:	ee73 9aa7 	vadd.f32	s19, s7, s15
 8005480:	ee36 6a68 	vsub.f32	s12, s12, s17
 8005484:	ee73 7ae7 	vsub.f32	s15, s7, s15
 8005488:	ee75 8a85 	vadd.f32	s17, s11, s10
 800548c:	ee74 3a22 	vadd.f32	s7, s8, s5
 8005490:	ee35 5ac5 	vsub.f32	s10, s11, s10
 8005494:	ee71 6ae6 	vsub.f32	s13, s3, s13
 8005498:	ee79 1a41 	vsub.f32	s3, s18, s2
 800549c:	ee39 8aa8 	vadd.f32	s16, s19, s17
 80054a0:	ee76 5a43 	vsub.f32	s11, s12, s6
 80054a4:	ee74 2a62 	vsub.f32	s5, s8, s5
 80054a8:	ee74 4a82 	vadd.f32	s9, s9, s4
 80054ac:	ee30 4a60 	vsub.f32	s8, s0, s1
 80054b0:	ee79 8ae8 	vsub.f32	s17, s19, s17
 80054b4:	ee30 0a80 	vadd.f32	s0, s1, s0
 80054b8:	ee77 9a85 	vadd.f32	s19, s15, s10
 80054bc:	ee33 6a06 	vadd.f32	s12, s6, s12
 80054c0:	ee77 7ac5 	vsub.f32	s15, s15, s10
 80054c4:	ee2e 2a21 	vmul.f32	s4, s28, s3
 80054c8:	ee2e 5a26 	vmul.f32	s10, s28, s13
 80054cc:	ee6f 0a23 	vmul.f32	s1, s30, s7
 80054d0:	ee2a 3a21 	vmul.f32	s6, s20, s3
 80054d4:	ee39 1a01 	vadd.f32	s2, s18, s2
 80054d8:	ee6a 6a26 	vmul.f32	s13, s20, s13
 80054dc:	ee2b 9a87 	vmul.f32	s18, s23, s14
 80054e0:	ee6b 3aa3 	vmul.f32	s7, s23, s7
 80054e4:	ee2f 7a07 	vmul.f32	s14, s30, s14
 80054e8:	ee6f 1a84 	vmul.f32	s3, s31, s8
 80054ec:	ee35 3a03 	vadd.f32	s6, s10, s6
 80054f0:	ee72 6a66 	vsub.f32	s13, s4, s13
 80054f4:	ee2c 5a04 	vmul.f32	s10, s24, s8
 80054f8:	ee2f 2a88 	vmul.f32	s4, s31, s16
 80054fc:	ed9d 4a02 	vldr	s8, [sp, #8]
 8005500:	ed82 1a01 	vstr	s2, [r2, #4]
 8005504:	ee77 3a63 	vsub.f32	s7, s14, s7
 8005508:	ee2c 8a08 	vmul.f32	s16, s24, s16
 800550c:	ed9d 7a01 	vldr	s14, [sp, #4]
 8005510:	ed81 3a00 	vstr	s6, [r1]
 8005514:	ee30 9a89 	vadd.f32	s18, s1, s18
 8005518:	ee32 2a05 	vadd.f32	s4, s4, s10
 800551c:	ee6d 0a22 	vmul.f32	s1, s26, s5
 8005520:	ee31 8ac8 	vsub.f32	s16, s3, s16
 8005524:	ee67 2a22 	vmul.f32	s5, s14, s5
 8005528:	ee64 1a00 	vmul.f32	s3, s8, s0
 800552c:	ee27 7a24 	vmul.f32	s14, s14, s9
 8005530:	ee2c 5aa8 	vmul.f32	s10, s25, s17
 8005534:	ee6d 4a24 	vmul.f32	s9, s26, s9
 8005538:	ee64 8a28 	vmul.f32	s17, s8, s17
 800553c:	ed9d 4a00 	vldr	s8, [sp]
 8005540:	edc1 6a01 	vstr	s13, [r1, #4]
 8005544:	ee74 2ae2 	vsub.f32	s5, s9, s5
 8005548:	ee6d 4aa9 	vmul.f32	s9, s27, s19
 800554c:	ee64 9a29 	vmul.f32	s19, s8, s19
 8005550:	ee24 4a25 	vmul.f32	s8, s8, s11
 8005554:	ee30 7a87 	vadd.f32	s14, s1, s14
 8005558:	ee74 4a84 	vadd.f32	s9, s9, s8
 800555c:	ee6e 0aa7 	vmul.f32	s1, s29, s15
 8005560:	ee2a 4a86 	vmul.f32	s8, s21, s12
 8005564:	ee2c 0a80 	vmul.f32	s0, s25, s0
 8005568:	ee6d 5aa5 	vmul.f32	s11, s27, s11
 800556c:	ee6a 7aa7 	vmul.f32	s15, s21, s15
 8005570:	ee2e 6a86 	vmul.f32	s12, s29, s12
 8005574:	ee75 1a21 	vadd.f32	s3, s10, s3
 8005578:	ee30 0a68 	vsub.f32	s0, s0, s17
 800557c:	ee75 9ae9 	vsub.f32	s19, s11, s19
 8005580:	ee70 0a84 	vadd.f32	s1, s1, s8
 8005584:	ee36 6a67 	vsub.f32	s12, s12, s15
 8005588:	44d9      	add	r9, fp
 800558a:	45ca      	cmp	sl, r9
 800558c:	ed84 9a00 	vstr	s18, [r4]
 8005590:	edc4 3a01 	vstr	s7, [r4, #4]
 8005594:	441a      	add	r2, r3
 8005596:	ed07 7a01 	vstr	s14, [r7, #-4]
 800559a:	edc7 2a00 	vstr	s5, [r7]
 800559e:	4419      	add	r1, r3
 80055a0:	ed80 2a00 	vstr	s4, [r0]
 80055a4:	ed80 8a01 	vstr	s16, [r0, #4]
 80055a8:	441c      	add	r4, r3
 80055aa:	ed48 1a01 	vstr	s3, [r8, #-4]
 80055ae:	ed88 0a00 	vstr	s0, [r8]
 80055b2:	441f      	add	r7, r3
 80055b4:	ed46 4a01 	vstr	s9, [r6, #-4]
 80055b8:	4418      	add	r0, r3
 80055ba:	edc6 9a00 	vstr	s19, [r6]
 80055be:	4498      	add	r8, r3
 80055c0:	edc5 0a00 	vstr	s1, [r5]
 80055c4:	ed85 6a01 	vstr	s12, [r5, #4]
 80055c8:	441e      	add	r6, r3
 80055ca:	441d      	add	r5, r3
 80055cc:	f63f aeea 	bhi.w	80053a4 <arm_radix8_butterfly_f32+0x328>
 80055d0:	9a03      	ldr	r2, [sp, #12]
 80055d2:	9818      	ldr	r0, [sp, #96]	@ 0x60
 80055d4:	3201      	adds	r2, #1
 80055d6:	4611      	mov	r1, r2
 80055d8:	9203      	str	r2, [sp, #12]
 80055da:	9a04      	ldr	r2, [sp, #16]
 80055dc:	4402      	add	r2, r0
 80055de:	9204      	str	r2, [sp, #16]
 80055e0:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 80055e2:	9a05      	ldr	r2, [sp, #20]
 80055e4:	4402      	add	r2, r0
 80055e6:	9205      	str	r2, [sp, #20]
 80055e8:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80055ea:	9a07      	ldr	r2, [sp, #28]
 80055ec:	4402      	add	r2, r0
 80055ee:	9207      	str	r2, [sp, #28]
 80055f0:	9816      	ldr	r0, [sp, #88]	@ 0x58
 80055f2:	9a06      	ldr	r2, [sp, #24]
 80055f4:	4402      	add	r2, r0
 80055f6:	9206      	str	r2, [sp, #24]
 80055f8:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80055fa:	4496      	add	lr, r2
 80055fc:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80055fe:	4494      	add	ip, r2
 8005600:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8005602:	3208      	adds	r2, #8
 8005604:	920f      	str	r2, [sp, #60]	@ 0x3c
 8005606:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005608:	3208      	adds	r2, #8
 800560a:	920e      	str	r2, [sp, #56]	@ 0x38
 800560c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800560e:	3208      	adds	r2, #8
 8005610:	920d      	str	r2, [sp, #52]	@ 0x34
 8005612:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005614:	3208      	adds	r2, #8
 8005616:	920c      	str	r2, [sp, #48]	@ 0x30
 8005618:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800561a:	3208      	adds	r2, #8
 800561c:	920b      	str	r2, [sp, #44]	@ 0x2c
 800561e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005620:	3208      	adds	r2, #8
 8005622:	920a      	str	r2, [sp, #40]	@ 0x28
 8005624:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005626:	3208      	adds	r2, #8
 8005628:	9209      	str	r2, [sp, #36]	@ 0x24
 800562a:	9a08      	ldr	r2, [sp, #32]
 800562c:	3208      	adds	r2, #8
 800562e:	9208      	str	r2, [sp, #32]
 8005630:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 8005632:	9811      	ldr	r0, [sp, #68]	@ 0x44
 8005634:	4288      	cmp	r0, r1
 8005636:	4622      	mov	r2, r4
 8005638:	d007      	beq.n	800564a <arm_radix8_butterfly_f32+0x5ce>
 800563a:	9817      	ldr	r0, [sp, #92]	@ 0x5c
 800563c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8005640:	4621      	mov	r1, r4
 8005642:	4401      	add	r1, r0
 8005644:	9110      	str	r1, [sp, #64]	@ 0x40
 8005646:	9804      	ldr	r0, [sp, #16]
 8005648:	e67c      	b.n	8005344 <arm_radix8_butterfly_f32+0x2c8>
 800564a:	4683      	mov	fp, r0
 800564c:	f8bd 905c 	ldrh.w	r9, [sp, #92]	@ 0x5c
 8005650:	9f19      	ldr	r7, [sp, #100]	@ 0x64
 8005652:	e524      	b.n	800509e <arm_radix8_butterfly_f32+0x22>
 8005654:	b01d      	add	sp, #116	@ 0x74
 8005656:	ecbd 8b10 	vpop	{d8-d15}
 800565a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800565e:	bf00      	nop

08005660 <__cvt>:
 8005660:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005664:	ec57 6b10 	vmov	r6, r7, d0
 8005668:	2f00      	cmp	r7, #0
 800566a:	460c      	mov	r4, r1
 800566c:	4619      	mov	r1, r3
 800566e:	463b      	mov	r3, r7
 8005670:	bfbb      	ittet	lt
 8005672:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005676:	461f      	movlt	r7, r3
 8005678:	2300      	movge	r3, #0
 800567a:	232d      	movlt	r3, #45	@ 0x2d
 800567c:	700b      	strb	r3, [r1, #0]
 800567e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005680:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005684:	4691      	mov	r9, r2
 8005686:	f023 0820 	bic.w	r8, r3, #32
 800568a:	bfbc      	itt	lt
 800568c:	4632      	movlt	r2, r6
 800568e:	4616      	movlt	r6, r2
 8005690:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005694:	d005      	beq.n	80056a2 <__cvt+0x42>
 8005696:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800569a:	d100      	bne.n	800569e <__cvt+0x3e>
 800569c:	3401      	adds	r4, #1
 800569e:	2102      	movs	r1, #2
 80056a0:	e000      	b.n	80056a4 <__cvt+0x44>
 80056a2:	2103      	movs	r1, #3
 80056a4:	ab03      	add	r3, sp, #12
 80056a6:	9301      	str	r3, [sp, #4]
 80056a8:	ab02      	add	r3, sp, #8
 80056aa:	9300      	str	r3, [sp, #0]
 80056ac:	ec47 6b10 	vmov	d0, r6, r7
 80056b0:	4653      	mov	r3, sl
 80056b2:	4622      	mov	r2, r4
 80056b4:	f001 f8a4 	bl	8006800 <_dtoa_r>
 80056b8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80056bc:	4605      	mov	r5, r0
 80056be:	d119      	bne.n	80056f4 <__cvt+0x94>
 80056c0:	f019 0f01 	tst.w	r9, #1
 80056c4:	d00e      	beq.n	80056e4 <__cvt+0x84>
 80056c6:	eb00 0904 	add.w	r9, r0, r4
 80056ca:	2200      	movs	r2, #0
 80056cc:	2300      	movs	r3, #0
 80056ce:	4630      	mov	r0, r6
 80056d0:	4639      	mov	r1, r7
 80056d2:	f7fb fa61 	bl	8000b98 <__aeabi_dcmpeq>
 80056d6:	b108      	cbz	r0, 80056dc <__cvt+0x7c>
 80056d8:	f8cd 900c 	str.w	r9, [sp, #12]
 80056dc:	2230      	movs	r2, #48	@ 0x30
 80056de:	9b03      	ldr	r3, [sp, #12]
 80056e0:	454b      	cmp	r3, r9
 80056e2:	d31e      	bcc.n	8005722 <__cvt+0xc2>
 80056e4:	9b03      	ldr	r3, [sp, #12]
 80056e6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80056e8:	1b5b      	subs	r3, r3, r5
 80056ea:	4628      	mov	r0, r5
 80056ec:	6013      	str	r3, [r2, #0]
 80056ee:	b004      	add	sp, #16
 80056f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80056f4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80056f8:	eb00 0904 	add.w	r9, r0, r4
 80056fc:	d1e5      	bne.n	80056ca <__cvt+0x6a>
 80056fe:	7803      	ldrb	r3, [r0, #0]
 8005700:	2b30      	cmp	r3, #48	@ 0x30
 8005702:	d10a      	bne.n	800571a <__cvt+0xba>
 8005704:	2200      	movs	r2, #0
 8005706:	2300      	movs	r3, #0
 8005708:	4630      	mov	r0, r6
 800570a:	4639      	mov	r1, r7
 800570c:	f7fb fa44 	bl	8000b98 <__aeabi_dcmpeq>
 8005710:	b918      	cbnz	r0, 800571a <__cvt+0xba>
 8005712:	f1c4 0401 	rsb	r4, r4, #1
 8005716:	f8ca 4000 	str.w	r4, [sl]
 800571a:	f8da 3000 	ldr.w	r3, [sl]
 800571e:	4499      	add	r9, r3
 8005720:	e7d3      	b.n	80056ca <__cvt+0x6a>
 8005722:	1c59      	adds	r1, r3, #1
 8005724:	9103      	str	r1, [sp, #12]
 8005726:	701a      	strb	r2, [r3, #0]
 8005728:	e7d9      	b.n	80056de <__cvt+0x7e>

0800572a <__exponent>:
 800572a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800572c:	2900      	cmp	r1, #0
 800572e:	bfba      	itte	lt
 8005730:	4249      	neglt	r1, r1
 8005732:	232d      	movlt	r3, #45	@ 0x2d
 8005734:	232b      	movge	r3, #43	@ 0x2b
 8005736:	2909      	cmp	r1, #9
 8005738:	7002      	strb	r2, [r0, #0]
 800573a:	7043      	strb	r3, [r0, #1]
 800573c:	dd29      	ble.n	8005792 <__exponent+0x68>
 800573e:	f10d 0307 	add.w	r3, sp, #7
 8005742:	461d      	mov	r5, r3
 8005744:	270a      	movs	r7, #10
 8005746:	461a      	mov	r2, r3
 8005748:	fbb1 f6f7 	udiv	r6, r1, r7
 800574c:	fb07 1416 	mls	r4, r7, r6, r1
 8005750:	3430      	adds	r4, #48	@ 0x30
 8005752:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005756:	460c      	mov	r4, r1
 8005758:	2c63      	cmp	r4, #99	@ 0x63
 800575a:	f103 33ff 	add.w	r3, r3, #4294967295
 800575e:	4631      	mov	r1, r6
 8005760:	dcf1      	bgt.n	8005746 <__exponent+0x1c>
 8005762:	3130      	adds	r1, #48	@ 0x30
 8005764:	1e94      	subs	r4, r2, #2
 8005766:	f803 1c01 	strb.w	r1, [r3, #-1]
 800576a:	1c41      	adds	r1, r0, #1
 800576c:	4623      	mov	r3, r4
 800576e:	42ab      	cmp	r3, r5
 8005770:	d30a      	bcc.n	8005788 <__exponent+0x5e>
 8005772:	f10d 0309 	add.w	r3, sp, #9
 8005776:	1a9b      	subs	r3, r3, r2
 8005778:	42ac      	cmp	r4, r5
 800577a:	bf88      	it	hi
 800577c:	2300      	movhi	r3, #0
 800577e:	3302      	adds	r3, #2
 8005780:	4403      	add	r3, r0
 8005782:	1a18      	subs	r0, r3, r0
 8005784:	b003      	add	sp, #12
 8005786:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005788:	f813 6b01 	ldrb.w	r6, [r3], #1
 800578c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005790:	e7ed      	b.n	800576e <__exponent+0x44>
 8005792:	2330      	movs	r3, #48	@ 0x30
 8005794:	3130      	adds	r1, #48	@ 0x30
 8005796:	7083      	strb	r3, [r0, #2]
 8005798:	70c1      	strb	r1, [r0, #3]
 800579a:	1d03      	adds	r3, r0, #4
 800579c:	e7f1      	b.n	8005782 <__exponent+0x58>
	...

080057a0 <_printf_float>:
 80057a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057a4:	b08d      	sub	sp, #52	@ 0x34
 80057a6:	460c      	mov	r4, r1
 80057a8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80057ac:	4616      	mov	r6, r2
 80057ae:	461f      	mov	r7, r3
 80057b0:	4605      	mov	r5, r0
 80057b2:	f000 ff1f 	bl	80065f4 <_localeconv_r>
 80057b6:	6803      	ldr	r3, [r0, #0]
 80057b8:	9304      	str	r3, [sp, #16]
 80057ba:	4618      	mov	r0, r3
 80057bc:	f7fa fdc0 	bl	8000340 <strlen>
 80057c0:	2300      	movs	r3, #0
 80057c2:	930a      	str	r3, [sp, #40]	@ 0x28
 80057c4:	f8d8 3000 	ldr.w	r3, [r8]
 80057c8:	9005      	str	r0, [sp, #20]
 80057ca:	3307      	adds	r3, #7
 80057cc:	f023 0307 	bic.w	r3, r3, #7
 80057d0:	f103 0208 	add.w	r2, r3, #8
 80057d4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80057d8:	f8d4 b000 	ldr.w	fp, [r4]
 80057dc:	f8c8 2000 	str.w	r2, [r8]
 80057e0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80057e4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80057e8:	9307      	str	r3, [sp, #28]
 80057ea:	f8cd 8018 	str.w	r8, [sp, #24]
 80057ee:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80057f2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80057f6:	4b9c      	ldr	r3, [pc, #624]	@ (8005a68 <_printf_float+0x2c8>)
 80057f8:	f04f 32ff 	mov.w	r2, #4294967295
 80057fc:	f7fb f9fe 	bl	8000bfc <__aeabi_dcmpun>
 8005800:	bb70      	cbnz	r0, 8005860 <_printf_float+0xc0>
 8005802:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005806:	4b98      	ldr	r3, [pc, #608]	@ (8005a68 <_printf_float+0x2c8>)
 8005808:	f04f 32ff 	mov.w	r2, #4294967295
 800580c:	f7fb f9d8 	bl	8000bc0 <__aeabi_dcmple>
 8005810:	bb30      	cbnz	r0, 8005860 <_printf_float+0xc0>
 8005812:	2200      	movs	r2, #0
 8005814:	2300      	movs	r3, #0
 8005816:	4640      	mov	r0, r8
 8005818:	4649      	mov	r1, r9
 800581a:	f7fb f9c7 	bl	8000bac <__aeabi_dcmplt>
 800581e:	b110      	cbz	r0, 8005826 <_printf_float+0x86>
 8005820:	232d      	movs	r3, #45	@ 0x2d
 8005822:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005826:	4a91      	ldr	r2, [pc, #580]	@ (8005a6c <_printf_float+0x2cc>)
 8005828:	4b91      	ldr	r3, [pc, #580]	@ (8005a70 <_printf_float+0x2d0>)
 800582a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800582e:	bf8c      	ite	hi
 8005830:	4690      	movhi	r8, r2
 8005832:	4698      	movls	r8, r3
 8005834:	2303      	movs	r3, #3
 8005836:	6123      	str	r3, [r4, #16]
 8005838:	f02b 0304 	bic.w	r3, fp, #4
 800583c:	6023      	str	r3, [r4, #0]
 800583e:	f04f 0900 	mov.w	r9, #0
 8005842:	9700      	str	r7, [sp, #0]
 8005844:	4633      	mov	r3, r6
 8005846:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005848:	4621      	mov	r1, r4
 800584a:	4628      	mov	r0, r5
 800584c:	f000 f9d2 	bl	8005bf4 <_printf_common>
 8005850:	3001      	adds	r0, #1
 8005852:	f040 808d 	bne.w	8005970 <_printf_float+0x1d0>
 8005856:	f04f 30ff 	mov.w	r0, #4294967295
 800585a:	b00d      	add	sp, #52	@ 0x34
 800585c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005860:	4642      	mov	r2, r8
 8005862:	464b      	mov	r3, r9
 8005864:	4640      	mov	r0, r8
 8005866:	4649      	mov	r1, r9
 8005868:	f7fb f9c8 	bl	8000bfc <__aeabi_dcmpun>
 800586c:	b140      	cbz	r0, 8005880 <_printf_float+0xe0>
 800586e:	464b      	mov	r3, r9
 8005870:	2b00      	cmp	r3, #0
 8005872:	bfbc      	itt	lt
 8005874:	232d      	movlt	r3, #45	@ 0x2d
 8005876:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800587a:	4a7e      	ldr	r2, [pc, #504]	@ (8005a74 <_printf_float+0x2d4>)
 800587c:	4b7e      	ldr	r3, [pc, #504]	@ (8005a78 <_printf_float+0x2d8>)
 800587e:	e7d4      	b.n	800582a <_printf_float+0x8a>
 8005880:	6863      	ldr	r3, [r4, #4]
 8005882:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005886:	9206      	str	r2, [sp, #24]
 8005888:	1c5a      	adds	r2, r3, #1
 800588a:	d13b      	bne.n	8005904 <_printf_float+0x164>
 800588c:	2306      	movs	r3, #6
 800588e:	6063      	str	r3, [r4, #4]
 8005890:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005894:	2300      	movs	r3, #0
 8005896:	6022      	str	r2, [r4, #0]
 8005898:	9303      	str	r3, [sp, #12]
 800589a:	ab0a      	add	r3, sp, #40	@ 0x28
 800589c:	e9cd a301 	strd	sl, r3, [sp, #4]
 80058a0:	ab09      	add	r3, sp, #36	@ 0x24
 80058a2:	9300      	str	r3, [sp, #0]
 80058a4:	6861      	ldr	r1, [r4, #4]
 80058a6:	ec49 8b10 	vmov	d0, r8, r9
 80058aa:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80058ae:	4628      	mov	r0, r5
 80058b0:	f7ff fed6 	bl	8005660 <__cvt>
 80058b4:	9b06      	ldr	r3, [sp, #24]
 80058b6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80058b8:	2b47      	cmp	r3, #71	@ 0x47
 80058ba:	4680      	mov	r8, r0
 80058bc:	d129      	bne.n	8005912 <_printf_float+0x172>
 80058be:	1cc8      	adds	r0, r1, #3
 80058c0:	db02      	blt.n	80058c8 <_printf_float+0x128>
 80058c2:	6863      	ldr	r3, [r4, #4]
 80058c4:	4299      	cmp	r1, r3
 80058c6:	dd41      	ble.n	800594c <_printf_float+0x1ac>
 80058c8:	f1aa 0a02 	sub.w	sl, sl, #2
 80058cc:	fa5f fa8a 	uxtb.w	sl, sl
 80058d0:	3901      	subs	r1, #1
 80058d2:	4652      	mov	r2, sl
 80058d4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80058d8:	9109      	str	r1, [sp, #36]	@ 0x24
 80058da:	f7ff ff26 	bl	800572a <__exponent>
 80058de:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80058e0:	1813      	adds	r3, r2, r0
 80058e2:	2a01      	cmp	r2, #1
 80058e4:	4681      	mov	r9, r0
 80058e6:	6123      	str	r3, [r4, #16]
 80058e8:	dc02      	bgt.n	80058f0 <_printf_float+0x150>
 80058ea:	6822      	ldr	r2, [r4, #0]
 80058ec:	07d2      	lsls	r2, r2, #31
 80058ee:	d501      	bpl.n	80058f4 <_printf_float+0x154>
 80058f0:	3301      	adds	r3, #1
 80058f2:	6123      	str	r3, [r4, #16]
 80058f4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d0a2      	beq.n	8005842 <_printf_float+0xa2>
 80058fc:	232d      	movs	r3, #45	@ 0x2d
 80058fe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005902:	e79e      	b.n	8005842 <_printf_float+0xa2>
 8005904:	9a06      	ldr	r2, [sp, #24]
 8005906:	2a47      	cmp	r2, #71	@ 0x47
 8005908:	d1c2      	bne.n	8005890 <_printf_float+0xf0>
 800590a:	2b00      	cmp	r3, #0
 800590c:	d1c0      	bne.n	8005890 <_printf_float+0xf0>
 800590e:	2301      	movs	r3, #1
 8005910:	e7bd      	b.n	800588e <_printf_float+0xee>
 8005912:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005916:	d9db      	bls.n	80058d0 <_printf_float+0x130>
 8005918:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800591c:	d118      	bne.n	8005950 <_printf_float+0x1b0>
 800591e:	2900      	cmp	r1, #0
 8005920:	6863      	ldr	r3, [r4, #4]
 8005922:	dd0b      	ble.n	800593c <_printf_float+0x19c>
 8005924:	6121      	str	r1, [r4, #16]
 8005926:	b913      	cbnz	r3, 800592e <_printf_float+0x18e>
 8005928:	6822      	ldr	r2, [r4, #0]
 800592a:	07d0      	lsls	r0, r2, #31
 800592c:	d502      	bpl.n	8005934 <_printf_float+0x194>
 800592e:	3301      	adds	r3, #1
 8005930:	440b      	add	r3, r1
 8005932:	6123      	str	r3, [r4, #16]
 8005934:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005936:	f04f 0900 	mov.w	r9, #0
 800593a:	e7db      	b.n	80058f4 <_printf_float+0x154>
 800593c:	b913      	cbnz	r3, 8005944 <_printf_float+0x1a4>
 800593e:	6822      	ldr	r2, [r4, #0]
 8005940:	07d2      	lsls	r2, r2, #31
 8005942:	d501      	bpl.n	8005948 <_printf_float+0x1a8>
 8005944:	3302      	adds	r3, #2
 8005946:	e7f4      	b.n	8005932 <_printf_float+0x192>
 8005948:	2301      	movs	r3, #1
 800594a:	e7f2      	b.n	8005932 <_printf_float+0x192>
 800594c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005950:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005952:	4299      	cmp	r1, r3
 8005954:	db05      	blt.n	8005962 <_printf_float+0x1c2>
 8005956:	6823      	ldr	r3, [r4, #0]
 8005958:	6121      	str	r1, [r4, #16]
 800595a:	07d8      	lsls	r0, r3, #31
 800595c:	d5ea      	bpl.n	8005934 <_printf_float+0x194>
 800595e:	1c4b      	adds	r3, r1, #1
 8005960:	e7e7      	b.n	8005932 <_printf_float+0x192>
 8005962:	2900      	cmp	r1, #0
 8005964:	bfd4      	ite	le
 8005966:	f1c1 0202 	rsble	r2, r1, #2
 800596a:	2201      	movgt	r2, #1
 800596c:	4413      	add	r3, r2
 800596e:	e7e0      	b.n	8005932 <_printf_float+0x192>
 8005970:	6823      	ldr	r3, [r4, #0]
 8005972:	055a      	lsls	r2, r3, #21
 8005974:	d407      	bmi.n	8005986 <_printf_float+0x1e6>
 8005976:	6923      	ldr	r3, [r4, #16]
 8005978:	4642      	mov	r2, r8
 800597a:	4631      	mov	r1, r6
 800597c:	4628      	mov	r0, r5
 800597e:	47b8      	blx	r7
 8005980:	3001      	adds	r0, #1
 8005982:	d12b      	bne.n	80059dc <_printf_float+0x23c>
 8005984:	e767      	b.n	8005856 <_printf_float+0xb6>
 8005986:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800598a:	f240 80dd 	bls.w	8005b48 <_printf_float+0x3a8>
 800598e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005992:	2200      	movs	r2, #0
 8005994:	2300      	movs	r3, #0
 8005996:	f7fb f8ff 	bl	8000b98 <__aeabi_dcmpeq>
 800599a:	2800      	cmp	r0, #0
 800599c:	d033      	beq.n	8005a06 <_printf_float+0x266>
 800599e:	4a37      	ldr	r2, [pc, #220]	@ (8005a7c <_printf_float+0x2dc>)
 80059a0:	2301      	movs	r3, #1
 80059a2:	4631      	mov	r1, r6
 80059a4:	4628      	mov	r0, r5
 80059a6:	47b8      	blx	r7
 80059a8:	3001      	adds	r0, #1
 80059aa:	f43f af54 	beq.w	8005856 <_printf_float+0xb6>
 80059ae:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80059b2:	4543      	cmp	r3, r8
 80059b4:	db02      	blt.n	80059bc <_printf_float+0x21c>
 80059b6:	6823      	ldr	r3, [r4, #0]
 80059b8:	07d8      	lsls	r0, r3, #31
 80059ba:	d50f      	bpl.n	80059dc <_printf_float+0x23c>
 80059bc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80059c0:	4631      	mov	r1, r6
 80059c2:	4628      	mov	r0, r5
 80059c4:	47b8      	blx	r7
 80059c6:	3001      	adds	r0, #1
 80059c8:	f43f af45 	beq.w	8005856 <_printf_float+0xb6>
 80059cc:	f04f 0900 	mov.w	r9, #0
 80059d0:	f108 38ff 	add.w	r8, r8, #4294967295
 80059d4:	f104 0a1a 	add.w	sl, r4, #26
 80059d8:	45c8      	cmp	r8, r9
 80059da:	dc09      	bgt.n	80059f0 <_printf_float+0x250>
 80059dc:	6823      	ldr	r3, [r4, #0]
 80059de:	079b      	lsls	r3, r3, #30
 80059e0:	f100 8103 	bmi.w	8005bea <_printf_float+0x44a>
 80059e4:	68e0      	ldr	r0, [r4, #12]
 80059e6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80059e8:	4298      	cmp	r0, r3
 80059ea:	bfb8      	it	lt
 80059ec:	4618      	movlt	r0, r3
 80059ee:	e734      	b.n	800585a <_printf_float+0xba>
 80059f0:	2301      	movs	r3, #1
 80059f2:	4652      	mov	r2, sl
 80059f4:	4631      	mov	r1, r6
 80059f6:	4628      	mov	r0, r5
 80059f8:	47b8      	blx	r7
 80059fa:	3001      	adds	r0, #1
 80059fc:	f43f af2b 	beq.w	8005856 <_printf_float+0xb6>
 8005a00:	f109 0901 	add.w	r9, r9, #1
 8005a04:	e7e8      	b.n	80059d8 <_printf_float+0x238>
 8005a06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	dc39      	bgt.n	8005a80 <_printf_float+0x2e0>
 8005a0c:	4a1b      	ldr	r2, [pc, #108]	@ (8005a7c <_printf_float+0x2dc>)
 8005a0e:	2301      	movs	r3, #1
 8005a10:	4631      	mov	r1, r6
 8005a12:	4628      	mov	r0, r5
 8005a14:	47b8      	blx	r7
 8005a16:	3001      	adds	r0, #1
 8005a18:	f43f af1d 	beq.w	8005856 <_printf_float+0xb6>
 8005a1c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005a20:	ea59 0303 	orrs.w	r3, r9, r3
 8005a24:	d102      	bne.n	8005a2c <_printf_float+0x28c>
 8005a26:	6823      	ldr	r3, [r4, #0]
 8005a28:	07d9      	lsls	r1, r3, #31
 8005a2a:	d5d7      	bpl.n	80059dc <_printf_float+0x23c>
 8005a2c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005a30:	4631      	mov	r1, r6
 8005a32:	4628      	mov	r0, r5
 8005a34:	47b8      	blx	r7
 8005a36:	3001      	adds	r0, #1
 8005a38:	f43f af0d 	beq.w	8005856 <_printf_float+0xb6>
 8005a3c:	f04f 0a00 	mov.w	sl, #0
 8005a40:	f104 0b1a 	add.w	fp, r4, #26
 8005a44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a46:	425b      	negs	r3, r3
 8005a48:	4553      	cmp	r3, sl
 8005a4a:	dc01      	bgt.n	8005a50 <_printf_float+0x2b0>
 8005a4c:	464b      	mov	r3, r9
 8005a4e:	e793      	b.n	8005978 <_printf_float+0x1d8>
 8005a50:	2301      	movs	r3, #1
 8005a52:	465a      	mov	r2, fp
 8005a54:	4631      	mov	r1, r6
 8005a56:	4628      	mov	r0, r5
 8005a58:	47b8      	blx	r7
 8005a5a:	3001      	adds	r0, #1
 8005a5c:	f43f aefb 	beq.w	8005856 <_printf_float+0xb6>
 8005a60:	f10a 0a01 	add.w	sl, sl, #1
 8005a64:	e7ee      	b.n	8005a44 <_printf_float+0x2a4>
 8005a66:	bf00      	nop
 8005a68:	7fefffff 	.word	0x7fefffff
 8005a6c:	0801dad4 	.word	0x0801dad4
 8005a70:	0801dad0 	.word	0x0801dad0
 8005a74:	0801dadc 	.word	0x0801dadc
 8005a78:	0801dad8 	.word	0x0801dad8
 8005a7c:	0801dae0 	.word	0x0801dae0
 8005a80:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005a82:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005a86:	4553      	cmp	r3, sl
 8005a88:	bfa8      	it	ge
 8005a8a:	4653      	movge	r3, sl
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	4699      	mov	r9, r3
 8005a90:	dc36      	bgt.n	8005b00 <_printf_float+0x360>
 8005a92:	f04f 0b00 	mov.w	fp, #0
 8005a96:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005a9a:	f104 021a 	add.w	r2, r4, #26
 8005a9e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005aa0:	9306      	str	r3, [sp, #24]
 8005aa2:	eba3 0309 	sub.w	r3, r3, r9
 8005aa6:	455b      	cmp	r3, fp
 8005aa8:	dc31      	bgt.n	8005b0e <_printf_float+0x36e>
 8005aaa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005aac:	459a      	cmp	sl, r3
 8005aae:	dc3a      	bgt.n	8005b26 <_printf_float+0x386>
 8005ab0:	6823      	ldr	r3, [r4, #0]
 8005ab2:	07da      	lsls	r2, r3, #31
 8005ab4:	d437      	bmi.n	8005b26 <_printf_float+0x386>
 8005ab6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ab8:	ebaa 0903 	sub.w	r9, sl, r3
 8005abc:	9b06      	ldr	r3, [sp, #24]
 8005abe:	ebaa 0303 	sub.w	r3, sl, r3
 8005ac2:	4599      	cmp	r9, r3
 8005ac4:	bfa8      	it	ge
 8005ac6:	4699      	movge	r9, r3
 8005ac8:	f1b9 0f00 	cmp.w	r9, #0
 8005acc:	dc33      	bgt.n	8005b36 <_printf_float+0x396>
 8005ace:	f04f 0800 	mov.w	r8, #0
 8005ad2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005ad6:	f104 0b1a 	add.w	fp, r4, #26
 8005ada:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005adc:	ebaa 0303 	sub.w	r3, sl, r3
 8005ae0:	eba3 0309 	sub.w	r3, r3, r9
 8005ae4:	4543      	cmp	r3, r8
 8005ae6:	f77f af79 	ble.w	80059dc <_printf_float+0x23c>
 8005aea:	2301      	movs	r3, #1
 8005aec:	465a      	mov	r2, fp
 8005aee:	4631      	mov	r1, r6
 8005af0:	4628      	mov	r0, r5
 8005af2:	47b8      	blx	r7
 8005af4:	3001      	adds	r0, #1
 8005af6:	f43f aeae 	beq.w	8005856 <_printf_float+0xb6>
 8005afa:	f108 0801 	add.w	r8, r8, #1
 8005afe:	e7ec      	b.n	8005ada <_printf_float+0x33a>
 8005b00:	4642      	mov	r2, r8
 8005b02:	4631      	mov	r1, r6
 8005b04:	4628      	mov	r0, r5
 8005b06:	47b8      	blx	r7
 8005b08:	3001      	adds	r0, #1
 8005b0a:	d1c2      	bne.n	8005a92 <_printf_float+0x2f2>
 8005b0c:	e6a3      	b.n	8005856 <_printf_float+0xb6>
 8005b0e:	2301      	movs	r3, #1
 8005b10:	4631      	mov	r1, r6
 8005b12:	4628      	mov	r0, r5
 8005b14:	9206      	str	r2, [sp, #24]
 8005b16:	47b8      	blx	r7
 8005b18:	3001      	adds	r0, #1
 8005b1a:	f43f ae9c 	beq.w	8005856 <_printf_float+0xb6>
 8005b1e:	9a06      	ldr	r2, [sp, #24]
 8005b20:	f10b 0b01 	add.w	fp, fp, #1
 8005b24:	e7bb      	b.n	8005a9e <_printf_float+0x2fe>
 8005b26:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005b2a:	4631      	mov	r1, r6
 8005b2c:	4628      	mov	r0, r5
 8005b2e:	47b8      	blx	r7
 8005b30:	3001      	adds	r0, #1
 8005b32:	d1c0      	bne.n	8005ab6 <_printf_float+0x316>
 8005b34:	e68f      	b.n	8005856 <_printf_float+0xb6>
 8005b36:	9a06      	ldr	r2, [sp, #24]
 8005b38:	464b      	mov	r3, r9
 8005b3a:	4442      	add	r2, r8
 8005b3c:	4631      	mov	r1, r6
 8005b3e:	4628      	mov	r0, r5
 8005b40:	47b8      	blx	r7
 8005b42:	3001      	adds	r0, #1
 8005b44:	d1c3      	bne.n	8005ace <_printf_float+0x32e>
 8005b46:	e686      	b.n	8005856 <_printf_float+0xb6>
 8005b48:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005b4c:	f1ba 0f01 	cmp.w	sl, #1
 8005b50:	dc01      	bgt.n	8005b56 <_printf_float+0x3b6>
 8005b52:	07db      	lsls	r3, r3, #31
 8005b54:	d536      	bpl.n	8005bc4 <_printf_float+0x424>
 8005b56:	2301      	movs	r3, #1
 8005b58:	4642      	mov	r2, r8
 8005b5a:	4631      	mov	r1, r6
 8005b5c:	4628      	mov	r0, r5
 8005b5e:	47b8      	blx	r7
 8005b60:	3001      	adds	r0, #1
 8005b62:	f43f ae78 	beq.w	8005856 <_printf_float+0xb6>
 8005b66:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005b6a:	4631      	mov	r1, r6
 8005b6c:	4628      	mov	r0, r5
 8005b6e:	47b8      	blx	r7
 8005b70:	3001      	adds	r0, #1
 8005b72:	f43f ae70 	beq.w	8005856 <_printf_float+0xb6>
 8005b76:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	2300      	movs	r3, #0
 8005b7e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005b82:	f7fb f809 	bl	8000b98 <__aeabi_dcmpeq>
 8005b86:	b9c0      	cbnz	r0, 8005bba <_printf_float+0x41a>
 8005b88:	4653      	mov	r3, sl
 8005b8a:	f108 0201 	add.w	r2, r8, #1
 8005b8e:	4631      	mov	r1, r6
 8005b90:	4628      	mov	r0, r5
 8005b92:	47b8      	blx	r7
 8005b94:	3001      	adds	r0, #1
 8005b96:	d10c      	bne.n	8005bb2 <_printf_float+0x412>
 8005b98:	e65d      	b.n	8005856 <_printf_float+0xb6>
 8005b9a:	2301      	movs	r3, #1
 8005b9c:	465a      	mov	r2, fp
 8005b9e:	4631      	mov	r1, r6
 8005ba0:	4628      	mov	r0, r5
 8005ba2:	47b8      	blx	r7
 8005ba4:	3001      	adds	r0, #1
 8005ba6:	f43f ae56 	beq.w	8005856 <_printf_float+0xb6>
 8005baa:	f108 0801 	add.w	r8, r8, #1
 8005bae:	45d0      	cmp	r8, sl
 8005bb0:	dbf3      	blt.n	8005b9a <_printf_float+0x3fa>
 8005bb2:	464b      	mov	r3, r9
 8005bb4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005bb8:	e6df      	b.n	800597a <_printf_float+0x1da>
 8005bba:	f04f 0800 	mov.w	r8, #0
 8005bbe:	f104 0b1a 	add.w	fp, r4, #26
 8005bc2:	e7f4      	b.n	8005bae <_printf_float+0x40e>
 8005bc4:	2301      	movs	r3, #1
 8005bc6:	4642      	mov	r2, r8
 8005bc8:	e7e1      	b.n	8005b8e <_printf_float+0x3ee>
 8005bca:	2301      	movs	r3, #1
 8005bcc:	464a      	mov	r2, r9
 8005bce:	4631      	mov	r1, r6
 8005bd0:	4628      	mov	r0, r5
 8005bd2:	47b8      	blx	r7
 8005bd4:	3001      	adds	r0, #1
 8005bd6:	f43f ae3e 	beq.w	8005856 <_printf_float+0xb6>
 8005bda:	f108 0801 	add.w	r8, r8, #1
 8005bde:	68e3      	ldr	r3, [r4, #12]
 8005be0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005be2:	1a5b      	subs	r3, r3, r1
 8005be4:	4543      	cmp	r3, r8
 8005be6:	dcf0      	bgt.n	8005bca <_printf_float+0x42a>
 8005be8:	e6fc      	b.n	80059e4 <_printf_float+0x244>
 8005bea:	f04f 0800 	mov.w	r8, #0
 8005bee:	f104 0919 	add.w	r9, r4, #25
 8005bf2:	e7f4      	b.n	8005bde <_printf_float+0x43e>

08005bf4 <_printf_common>:
 8005bf4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005bf8:	4616      	mov	r6, r2
 8005bfa:	4698      	mov	r8, r3
 8005bfc:	688a      	ldr	r2, [r1, #8]
 8005bfe:	690b      	ldr	r3, [r1, #16]
 8005c00:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005c04:	4293      	cmp	r3, r2
 8005c06:	bfb8      	it	lt
 8005c08:	4613      	movlt	r3, r2
 8005c0a:	6033      	str	r3, [r6, #0]
 8005c0c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005c10:	4607      	mov	r7, r0
 8005c12:	460c      	mov	r4, r1
 8005c14:	b10a      	cbz	r2, 8005c1a <_printf_common+0x26>
 8005c16:	3301      	adds	r3, #1
 8005c18:	6033      	str	r3, [r6, #0]
 8005c1a:	6823      	ldr	r3, [r4, #0]
 8005c1c:	0699      	lsls	r1, r3, #26
 8005c1e:	bf42      	ittt	mi
 8005c20:	6833      	ldrmi	r3, [r6, #0]
 8005c22:	3302      	addmi	r3, #2
 8005c24:	6033      	strmi	r3, [r6, #0]
 8005c26:	6825      	ldr	r5, [r4, #0]
 8005c28:	f015 0506 	ands.w	r5, r5, #6
 8005c2c:	d106      	bne.n	8005c3c <_printf_common+0x48>
 8005c2e:	f104 0a19 	add.w	sl, r4, #25
 8005c32:	68e3      	ldr	r3, [r4, #12]
 8005c34:	6832      	ldr	r2, [r6, #0]
 8005c36:	1a9b      	subs	r3, r3, r2
 8005c38:	42ab      	cmp	r3, r5
 8005c3a:	dc26      	bgt.n	8005c8a <_printf_common+0x96>
 8005c3c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005c40:	6822      	ldr	r2, [r4, #0]
 8005c42:	3b00      	subs	r3, #0
 8005c44:	bf18      	it	ne
 8005c46:	2301      	movne	r3, #1
 8005c48:	0692      	lsls	r2, r2, #26
 8005c4a:	d42b      	bmi.n	8005ca4 <_printf_common+0xb0>
 8005c4c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005c50:	4641      	mov	r1, r8
 8005c52:	4638      	mov	r0, r7
 8005c54:	47c8      	blx	r9
 8005c56:	3001      	adds	r0, #1
 8005c58:	d01e      	beq.n	8005c98 <_printf_common+0xa4>
 8005c5a:	6823      	ldr	r3, [r4, #0]
 8005c5c:	6922      	ldr	r2, [r4, #16]
 8005c5e:	f003 0306 	and.w	r3, r3, #6
 8005c62:	2b04      	cmp	r3, #4
 8005c64:	bf02      	ittt	eq
 8005c66:	68e5      	ldreq	r5, [r4, #12]
 8005c68:	6833      	ldreq	r3, [r6, #0]
 8005c6a:	1aed      	subeq	r5, r5, r3
 8005c6c:	68a3      	ldr	r3, [r4, #8]
 8005c6e:	bf0c      	ite	eq
 8005c70:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005c74:	2500      	movne	r5, #0
 8005c76:	4293      	cmp	r3, r2
 8005c78:	bfc4      	itt	gt
 8005c7a:	1a9b      	subgt	r3, r3, r2
 8005c7c:	18ed      	addgt	r5, r5, r3
 8005c7e:	2600      	movs	r6, #0
 8005c80:	341a      	adds	r4, #26
 8005c82:	42b5      	cmp	r5, r6
 8005c84:	d11a      	bne.n	8005cbc <_printf_common+0xc8>
 8005c86:	2000      	movs	r0, #0
 8005c88:	e008      	b.n	8005c9c <_printf_common+0xa8>
 8005c8a:	2301      	movs	r3, #1
 8005c8c:	4652      	mov	r2, sl
 8005c8e:	4641      	mov	r1, r8
 8005c90:	4638      	mov	r0, r7
 8005c92:	47c8      	blx	r9
 8005c94:	3001      	adds	r0, #1
 8005c96:	d103      	bne.n	8005ca0 <_printf_common+0xac>
 8005c98:	f04f 30ff 	mov.w	r0, #4294967295
 8005c9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ca0:	3501      	adds	r5, #1
 8005ca2:	e7c6      	b.n	8005c32 <_printf_common+0x3e>
 8005ca4:	18e1      	adds	r1, r4, r3
 8005ca6:	1c5a      	adds	r2, r3, #1
 8005ca8:	2030      	movs	r0, #48	@ 0x30
 8005caa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005cae:	4422      	add	r2, r4
 8005cb0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005cb4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005cb8:	3302      	adds	r3, #2
 8005cba:	e7c7      	b.n	8005c4c <_printf_common+0x58>
 8005cbc:	2301      	movs	r3, #1
 8005cbe:	4622      	mov	r2, r4
 8005cc0:	4641      	mov	r1, r8
 8005cc2:	4638      	mov	r0, r7
 8005cc4:	47c8      	blx	r9
 8005cc6:	3001      	adds	r0, #1
 8005cc8:	d0e6      	beq.n	8005c98 <_printf_common+0xa4>
 8005cca:	3601      	adds	r6, #1
 8005ccc:	e7d9      	b.n	8005c82 <_printf_common+0x8e>
	...

08005cd0 <_printf_i>:
 8005cd0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005cd4:	7e0f      	ldrb	r7, [r1, #24]
 8005cd6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005cd8:	2f78      	cmp	r7, #120	@ 0x78
 8005cda:	4691      	mov	r9, r2
 8005cdc:	4680      	mov	r8, r0
 8005cde:	460c      	mov	r4, r1
 8005ce0:	469a      	mov	sl, r3
 8005ce2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005ce6:	d807      	bhi.n	8005cf8 <_printf_i+0x28>
 8005ce8:	2f62      	cmp	r7, #98	@ 0x62
 8005cea:	d80a      	bhi.n	8005d02 <_printf_i+0x32>
 8005cec:	2f00      	cmp	r7, #0
 8005cee:	f000 80d1 	beq.w	8005e94 <_printf_i+0x1c4>
 8005cf2:	2f58      	cmp	r7, #88	@ 0x58
 8005cf4:	f000 80b8 	beq.w	8005e68 <_printf_i+0x198>
 8005cf8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005cfc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005d00:	e03a      	b.n	8005d78 <_printf_i+0xa8>
 8005d02:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005d06:	2b15      	cmp	r3, #21
 8005d08:	d8f6      	bhi.n	8005cf8 <_printf_i+0x28>
 8005d0a:	a101      	add	r1, pc, #4	@ (adr r1, 8005d10 <_printf_i+0x40>)
 8005d0c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005d10:	08005d69 	.word	0x08005d69
 8005d14:	08005d7d 	.word	0x08005d7d
 8005d18:	08005cf9 	.word	0x08005cf9
 8005d1c:	08005cf9 	.word	0x08005cf9
 8005d20:	08005cf9 	.word	0x08005cf9
 8005d24:	08005cf9 	.word	0x08005cf9
 8005d28:	08005d7d 	.word	0x08005d7d
 8005d2c:	08005cf9 	.word	0x08005cf9
 8005d30:	08005cf9 	.word	0x08005cf9
 8005d34:	08005cf9 	.word	0x08005cf9
 8005d38:	08005cf9 	.word	0x08005cf9
 8005d3c:	08005e7b 	.word	0x08005e7b
 8005d40:	08005da7 	.word	0x08005da7
 8005d44:	08005e35 	.word	0x08005e35
 8005d48:	08005cf9 	.word	0x08005cf9
 8005d4c:	08005cf9 	.word	0x08005cf9
 8005d50:	08005e9d 	.word	0x08005e9d
 8005d54:	08005cf9 	.word	0x08005cf9
 8005d58:	08005da7 	.word	0x08005da7
 8005d5c:	08005cf9 	.word	0x08005cf9
 8005d60:	08005cf9 	.word	0x08005cf9
 8005d64:	08005e3d 	.word	0x08005e3d
 8005d68:	6833      	ldr	r3, [r6, #0]
 8005d6a:	1d1a      	adds	r2, r3, #4
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	6032      	str	r2, [r6, #0]
 8005d70:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005d74:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005d78:	2301      	movs	r3, #1
 8005d7a:	e09c      	b.n	8005eb6 <_printf_i+0x1e6>
 8005d7c:	6833      	ldr	r3, [r6, #0]
 8005d7e:	6820      	ldr	r0, [r4, #0]
 8005d80:	1d19      	adds	r1, r3, #4
 8005d82:	6031      	str	r1, [r6, #0]
 8005d84:	0606      	lsls	r6, r0, #24
 8005d86:	d501      	bpl.n	8005d8c <_printf_i+0xbc>
 8005d88:	681d      	ldr	r5, [r3, #0]
 8005d8a:	e003      	b.n	8005d94 <_printf_i+0xc4>
 8005d8c:	0645      	lsls	r5, r0, #25
 8005d8e:	d5fb      	bpl.n	8005d88 <_printf_i+0xb8>
 8005d90:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005d94:	2d00      	cmp	r5, #0
 8005d96:	da03      	bge.n	8005da0 <_printf_i+0xd0>
 8005d98:	232d      	movs	r3, #45	@ 0x2d
 8005d9a:	426d      	negs	r5, r5
 8005d9c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005da0:	4858      	ldr	r0, [pc, #352]	@ (8005f04 <_printf_i+0x234>)
 8005da2:	230a      	movs	r3, #10
 8005da4:	e011      	b.n	8005dca <_printf_i+0xfa>
 8005da6:	6821      	ldr	r1, [r4, #0]
 8005da8:	6833      	ldr	r3, [r6, #0]
 8005daa:	0608      	lsls	r0, r1, #24
 8005dac:	f853 5b04 	ldr.w	r5, [r3], #4
 8005db0:	d402      	bmi.n	8005db8 <_printf_i+0xe8>
 8005db2:	0649      	lsls	r1, r1, #25
 8005db4:	bf48      	it	mi
 8005db6:	b2ad      	uxthmi	r5, r5
 8005db8:	2f6f      	cmp	r7, #111	@ 0x6f
 8005dba:	4852      	ldr	r0, [pc, #328]	@ (8005f04 <_printf_i+0x234>)
 8005dbc:	6033      	str	r3, [r6, #0]
 8005dbe:	bf14      	ite	ne
 8005dc0:	230a      	movne	r3, #10
 8005dc2:	2308      	moveq	r3, #8
 8005dc4:	2100      	movs	r1, #0
 8005dc6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005dca:	6866      	ldr	r6, [r4, #4]
 8005dcc:	60a6      	str	r6, [r4, #8]
 8005dce:	2e00      	cmp	r6, #0
 8005dd0:	db05      	blt.n	8005dde <_printf_i+0x10e>
 8005dd2:	6821      	ldr	r1, [r4, #0]
 8005dd4:	432e      	orrs	r6, r5
 8005dd6:	f021 0104 	bic.w	r1, r1, #4
 8005dda:	6021      	str	r1, [r4, #0]
 8005ddc:	d04b      	beq.n	8005e76 <_printf_i+0x1a6>
 8005dde:	4616      	mov	r6, r2
 8005de0:	fbb5 f1f3 	udiv	r1, r5, r3
 8005de4:	fb03 5711 	mls	r7, r3, r1, r5
 8005de8:	5dc7      	ldrb	r7, [r0, r7]
 8005dea:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005dee:	462f      	mov	r7, r5
 8005df0:	42bb      	cmp	r3, r7
 8005df2:	460d      	mov	r5, r1
 8005df4:	d9f4      	bls.n	8005de0 <_printf_i+0x110>
 8005df6:	2b08      	cmp	r3, #8
 8005df8:	d10b      	bne.n	8005e12 <_printf_i+0x142>
 8005dfa:	6823      	ldr	r3, [r4, #0]
 8005dfc:	07df      	lsls	r7, r3, #31
 8005dfe:	d508      	bpl.n	8005e12 <_printf_i+0x142>
 8005e00:	6923      	ldr	r3, [r4, #16]
 8005e02:	6861      	ldr	r1, [r4, #4]
 8005e04:	4299      	cmp	r1, r3
 8005e06:	bfde      	ittt	le
 8005e08:	2330      	movle	r3, #48	@ 0x30
 8005e0a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005e0e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005e12:	1b92      	subs	r2, r2, r6
 8005e14:	6122      	str	r2, [r4, #16]
 8005e16:	f8cd a000 	str.w	sl, [sp]
 8005e1a:	464b      	mov	r3, r9
 8005e1c:	aa03      	add	r2, sp, #12
 8005e1e:	4621      	mov	r1, r4
 8005e20:	4640      	mov	r0, r8
 8005e22:	f7ff fee7 	bl	8005bf4 <_printf_common>
 8005e26:	3001      	adds	r0, #1
 8005e28:	d14a      	bne.n	8005ec0 <_printf_i+0x1f0>
 8005e2a:	f04f 30ff 	mov.w	r0, #4294967295
 8005e2e:	b004      	add	sp, #16
 8005e30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e34:	6823      	ldr	r3, [r4, #0]
 8005e36:	f043 0320 	orr.w	r3, r3, #32
 8005e3a:	6023      	str	r3, [r4, #0]
 8005e3c:	4832      	ldr	r0, [pc, #200]	@ (8005f08 <_printf_i+0x238>)
 8005e3e:	2778      	movs	r7, #120	@ 0x78
 8005e40:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005e44:	6823      	ldr	r3, [r4, #0]
 8005e46:	6831      	ldr	r1, [r6, #0]
 8005e48:	061f      	lsls	r7, r3, #24
 8005e4a:	f851 5b04 	ldr.w	r5, [r1], #4
 8005e4e:	d402      	bmi.n	8005e56 <_printf_i+0x186>
 8005e50:	065f      	lsls	r7, r3, #25
 8005e52:	bf48      	it	mi
 8005e54:	b2ad      	uxthmi	r5, r5
 8005e56:	6031      	str	r1, [r6, #0]
 8005e58:	07d9      	lsls	r1, r3, #31
 8005e5a:	bf44      	itt	mi
 8005e5c:	f043 0320 	orrmi.w	r3, r3, #32
 8005e60:	6023      	strmi	r3, [r4, #0]
 8005e62:	b11d      	cbz	r5, 8005e6c <_printf_i+0x19c>
 8005e64:	2310      	movs	r3, #16
 8005e66:	e7ad      	b.n	8005dc4 <_printf_i+0xf4>
 8005e68:	4826      	ldr	r0, [pc, #152]	@ (8005f04 <_printf_i+0x234>)
 8005e6a:	e7e9      	b.n	8005e40 <_printf_i+0x170>
 8005e6c:	6823      	ldr	r3, [r4, #0]
 8005e6e:	f023 0320 	bic.w	r3, r3, #32
 8005e72:	6023      	str	r3, [r4, #0]
 8005e74:	e7f6      	b.n	8005e64 <_printf_i+0x194>
 8005e76:	4616      	mov	r6, r2
 8005e78:	e7bd      	b.n	8005df6 <_printf_i+0x126>
 8005e7a:	6833      	ldr	r3, [r6, #0]
 8005e7c:	6825      	ldr	r5, [r4, #0]
 8005e7e:	6961      	ldr	r1, [r4, #20]
 8005e80:	1d18      	adds	r0, r3, #4
 8005e82:	6030      	str	r0, [r6, #0]
 8005e84:	062e      	lsls	r6, r5, #24
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	d501      	bpl.n	8005e8e <_printf_i+0x1be>
 8005e8a:	6019      	str	r1, [r3, #0]
 8005e8c:	e002      	b.n	8005e94 <_printf_i+0x1c4>
 8005e8e:	0668      	lsls	r0, r5, #25
 8005e90:	d5fb      	bpl.n	8005e8a <_printf_i+0x1ba>
 8005e92:	8019      	strh	r1, [r3, #0]
 8005e94:	2300      	movs	r3, #0
 8005e96:	6123      	str	r3, [r4, #16]
 8005e98:	4616      	mov	r6, r2
 8005e9a:	e7bc      	b.n	8005e16 <_printf_i+0x146>
 8005e9c:	6833      	ldr	r3, [r6, #0]
 8005e9e:	1d1a      	adds	r2, r3, #4
 8005ea0:	6032      	str	r2, [r6, #0]
 8005ea2:	681e      	ldr	r6, [r3, #0]
 8005ea4:	6862      	ldr	r2, [r4, #4]
 8005ea6:	2100      	movs	r1, #0
 8005ea8:	4630      	mov	r0, r6
 8005eaa:	f7fa f9f9 	bl	80002a0 <memchr>
 8005eae:	b108      	cbz	r0, 8005eb4 <_printf_i+0x1e4>
 8005eb0:	1b80      	subs	r0, r0, r6
 8005eb2:	6060      	str	r0, [r4, #4]
 8005eb4:	6863      	ldr	r3, [r4, #4]
 8005eb6:	6123      	str	r3, [r4, #16]
 8005eb8:	2300      	movs	r3, #0
 8005eba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005ebe:	e7aa      	b.n	8005e16 <_printf_i+0x146>
 8005ec0:	6923      	ldr	r3, [r4, #16]
 8005ec2:	4632      	mov	r2, r6
 8005ec4:	4649      	mov	r1, r9
 8005ec6:	4640      	mov	r0, r8
 8005ec8:	47d0      	blx	sl
 8005eca:	3001      	adds	r0, #1
 8005ecc:	d0ad      	beq.n	8005e2a <_printf_i+0x15a>
 8005ece:	6823      	ldr	r3, [r4, #0]
 8005ed0:	079b      	lsls	r3, r3, #30
 8005ed2:	d413      	bmi.n	8005efc <_printf_i+0x22c>
 8005ed4:	68e0      	ldr	r0, [r4, #12]
 8005ed6:	9b03      	ldr	r3, [sp, #12]
 8005ed8:	4298      	cmp	r0, r3
 8005eda:	bfb8      	it	lt
 8005edc:	4618      	movlt	r0, r3
 8005ede:	e7a6      	b.n	8005e2e <_printf_i+0x15e>
 8005ee0:	2301      	movs	r3, #1
 8005ee2:	4632      	mov	r2, r6
 8005ee4:	4649      	mov	r1, r9
 8005ee6:	4640      	mov	r0, r8
 8005ee8:	47d0      	blx	sl
 8005eea:	3001      	adds	r0, #1
 8005eec:	d09d      	beq.n	8005e2a <_printf_i+0x15a>
 8005eee:	3501      	adds	r5, #1
 8005ef0:	68e3      	ldr	r3, [r4, #12]
 8005ef2:	9903      	ldr	r1, [sp, #12]
 8005ef4:	1a5b      	subs	r3, r3, r1
 8005ef6:	42ab      	cmp	r3, r5
 8005ef8:	dcf2      	bgt.n	8005ee0 <_printf_i+0x210>
 8005efa:	e7eb      	b.n	8005ed4 <_printf_i+0x204>
 8005efc:	2500      	movs	r5, #0
 8005efe:	f104 0619 	add.w	r6, r4, #25
 8005f02:	e7f5      	b.n	8005ef0 <_printf_i+0x220>
 8005f04:	0801dae2 	.word	0x0801dae2
 8005f08:	0801daf3 	.word	0x0801daf3

08005f0c <_scanf_float>:
 8005f0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f10:	b087      	sub	sp, #28
 8005f12:	4691      	mov	r9, r2
 8005f14:	9303      	str	r3, [sp, #12]
 8005f16:	688b      	ldr	r3, [r1, #8]
 8005f18:	1e5a      	subs	r2, r3, #1
 8005f1a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8005f1e:	bf81      	itttt	hi
 8005f20:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8005f24:	eb03 0b05 	addhi.w	fp, r3, r5
 8005f28:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8005f2c:	608b      	strhi	r3, [r1, #8]
 8005f2e:	680b      	ldr	r3, [r1, #0]
 8005f30:	460a      	mov	r2, r1
 8005f32:	f04f 0500 	mov.w	r5, #0
 8005f36:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8005f3a:	f842 3b1c 	str.w	r3, [r2], #28
 8005f3e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8005f42:	4680      	mov	r8, r0
 8005f44:	460c      	mov	r4, r1
 8005f46:	bf98      	it	ls
 8005f48:	f04f 0b00 	movls.w	fp, #0
 8005f4c:	9201      	str	r2, [sp, #4]
 8005f4e:	4616      	mov	r6, r2
 8005f50:	46aa      	mov	sl, r5
 8005f52:	462f      	mov	r7, r5
 8005f54:	9502      	str	r5, [sp, #8]
 8005f56:	68a2      	ldr	r2, [r4, #8]
 8005f58:	b15a      	cbz	r2, 8005f72 <_scanf_float+0x66>
 8005f5a:	f8d9 3000 	ldr.w	r3, [r9]
 8005f5e:	781b      	ldrb	r3, [r3, #0]
 8005f60:	2b4e      	cmp	r3, #78	@ 0x4e
 8005f62:	d863      	bhi.n	800602c <_scanf_float+0x120>
 8005f64:	2b40      	cmp	r3, #64	@ 0x40
 8005f66:	d83b      	bhi.n	8005fe0 <_scanf_float+0xd4>
 8005f68:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8005f6c:	b2c8      	uxtb	r0, r1
 8005f6e:	280e      	cmp	r0, #14
 8005f70:	d939      	bls.n	8005fe6 <_scanf_float+0xda>
 8005f72:	b11f      	cbz	r7, 8005f7c <_scanf_float+0x70>
 8005f74:	6823      	ldr	r3, [r4, #0]
 8005f76:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005f7a:	6023      	str	r3, [r4, #0]
 8005f7c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005f80:	f1ba 0f01 	cmp.w	sl, #1
 8005f84:	f200 8114 	bhi.w	80061b0 <_scanf_float+0x2a4>
 8005f88:	9b01      	ldr	r3, [sp, #4]
 8005f8a:	429e      	cmp	r6, r3
 8005f8c:	f200 8105 	bhi.w	800619a <_scanf_float+0x28e>
 8005f90:	2001      	movs	r0, #1
 8005f92:	b007      	add	sp, #28
 8005f94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f98:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8005f9c:	2a0d      	cmp	r2, #13
 8005f9e:	d8e8      	bhi.n	8005f72 <_scanf_float+0x66>
 8005fa0:	a101      	add	r1, pc, #4	@ (adr r1, 8005fa8 <_scanf_float+0x9c>)
 8005fa2:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8005fa6:	bf00      	nop
 8005fa8:	080060f1 	.word	0x080060f1
 8005fac:	08005f73 	.word	0x08005f73
 8005fb0:	08005f73 	.word	0x08005f73
 8005fb4:	08005f73 	.word	0x08005f73
 8005fb8:	0800614d 	.word	0x0800614d
 8005fbc:	08006127 	.word	0x08006127
 8005fc0:	08005f73 	.word	0x08005f73
 8005fc4:	08005f73 	.word	0x08005f73
 8005fc8:	080060ff 	.word	0x080060ff
 8005fcc:	08005f73 	.word	0x08005f73
 8005fd0:	08005f73 	.word	0x08005f73
 8005fd4:	08005f73 	.word	0x08005f73
 8005fd8:	08005f73 	.word	0x08005f73
 8005fdc:	080060bb 	.word	0x080060bb
 8005fe0:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8005fe4:	e7da      	b.n	8005f9c <_scanf_float+0x90>
 8005fe6:	290e      	cmp	r1, #14
 8005fe8:	d8c3      	bhi.n	8005f72 <_scanf_float+0x66>
 8005fea:	a001      	add	r0, pc, #4	@ (adr r0, 8005ff0 <_scanf_float+0xe4>)
 8005fec:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8005ff0:	080060ab 	.word	0x080060ab
 8005ff4:	08005f73 	.word	0x08005f73
 8005ff8:	080060ab 	.word	0x080060ab
 8005ffc:	0800613b 	.word	0x0800613b
 8006000:	08005f73 	.word	0x08005f73
 8006004:	0800604d 	.word	0x0800604d
 8006008:	08006091 	.word	0x08006091
 800600c:	08006091 	.word	0x08006091
 8006010:	08006091 	.word	0x08006091
 8006014:	08006091 	.word	0x08006091
 8006018:	08006091 	.word	0x08006091
 800601c:	08006091 	.word	0x08006091
 8006020:	08006091 	.word	0x08006091
 8006024:	08006091 	.word	0x08006091
 8006028:	08006091 	.word	0x08006091
 800602c:	2b6e      	cmp	r3, #110	@ 0x6e
 800602e:	d809      	bhi.n	8006044 <_scanf_float+0x138>
 8006030:	2b60      	cmp	r3, #96	@ 0x60
 8006032:	d8b1      	bhi.n	8005f98 <_scanf_float+0x8c>
 8006034:	2b54      	cmp	r3, #84	@ 0x54
 8006036:	d07b      	beq.n	8006130 <_scanf_float+0x224>
 8006038:	2b59      	cmp	r3, #89	@ 0x59
 800603a:	d19a      	bne.n	8005f72 <_scanf_float+0x66>
 800603c:	2d07      	cmp	r5, #7
 800603e:	d198      	bne.n	8005f72 <_scanf_float+0x66>
 8006040:	2508      	movs	r5, #8
 8006042:	e02f      	b.n	80060a4 <_scanf_float+0x198>
 8006044:	2b74      	cmp	r3, #116	@ 0x74
 8006046:	d073      	beq.n	8006130 <_scanf_float+0x224>
 8006048:	2b79      	cmp	r3, #121	@ 0x79
 800604a:	e7f6      	b.n	800603a <_scanf_float+0x12e>
 800604c:	6821      	ldr	r1, [r4, #0]
 800604e:	05c8      	lsls	r0, r1, #23
 8006050:	d51e      	bpl.n	8006090 <_scanf_float+0x184>
 8006052:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8006056:	6021      	str	r1, [r4, #0]
 8006058:	3701      	adds	r7, #1
 800605a:	f1bb 0f00 	cmp.w	fp, #0
 800605e:	d003      	beq.n	8006068 <_scanf_float+0x15c>
 8006060:	3201      	adds	r2, #1
 8006062:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006066:	60a2      	str	r2, [r4, #8]
 8006068:	68a3      	ldr	r3, [r4, #8]
 800606a:	3b01      	subs	r3, #1
 800606c:	60a3      	str	r3, [r4, #8]
 800606e:	6923      	ldr	r3, [r4, #16]
 8006070:	3301      	adds	r3, #1
 8006072:	6123      	str	r3, [r4, #16]
 8006074:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8006078:	3b01      	subs	r3, #1
 800607a:	2b00      	cmp	r3, #0
 800607c:	f8c9 3004 	str.w	r3, [r9, #4]
 8006080:	f340 8082 	ble.w	8006188 <_scanf_float+0x27c>
 8006084:	f8d9 3000 	ldr.w	r3, [r9]
 8006088:	3301      	adds	r3, #1
 800608a:	f8c9 3000 	str.w	r3, [r9]
 800608e:	e762      	b.n	8005f56 <_scanf_float+0x4a>
 8006090:	eb1a 0105 	adds.w	r1, sl, r5
 8006094:	f47f af6d 	bne.w	8005f72 <_scanf_float+0x66>
 8006098:	6822      	ldr	r2, [r4, #0]
 800609a:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800609e:	6022      	str	r2, [r4, #0]
 80060a0:	460d      	mov	r5, r1
 80060a2:	468a      	mov	sl, r1
 80060a4:	f806 3b01 	strb.w	r3, [r6], #1
 80060a8:	e7de      	b.n	8006068 <_scanf_float+0x15c>
 80060aa:	6822      	ldr	r2, [r4, #0]
 80060ac:	0610      	lsls	r0, r2, #24
 80060ae:	f57f af60 	bpl.w	8005f72 <_scanf_float+0x66>
 80060b2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80060b6:	6022      	str	r2, [r4, #0]
 80060b8:	e7f4      	b.n	80060a4 <_scanf_float+0x198>
 80060ba:	f1ba 0f00 	cmp.w	sl, #0
 80060be:	d10c      	bne.n	80060da <_scanf_float+0x1ce>
 80060c0:	b977      	cbnz	r7, 80060e0 <_scanf_float+0x1d4>
 80060c2:	6822      	ldr	r2, [r4, #0]
 80060c4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80060c8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80060cc:	d108      	bne.n	80060e0 <_scanf_float+0x1d4>
 80060ce:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80060d2:	6022      	str	r2, [r4, #0]
 80060d4:	f04f 0a01 	mov.w	sl, #1
 80060d8:	e7e4      	b.n	80060a4 <_scanf_float+0x198>
 80060da:	f1ba 0f02 	cmp.w	sl, #2
 80060de:	d050      	beq.n	8006182 <_scanf_float+0x276>
 80060e0:	2d01      	cmp	r5, #1
 80060e2:	d002      	beq.n	80060ea <_scanf_float+0x1de>
 80060e4:	2d04      	cmp	r5, #4
 80060e6:	f47f af44 	bne.w	8005f72 <_scanf_float+0x66>
 80060ea:	3501      	adds	r5, #1
 80060ec:	b2ed      	uxtb	r5, r5
 80060ee:	e7d9      	b.n	80060a4 <_scanf_float+0x198>
 80060f0:	f1ba 0f01 	cmp.w	sl, #1
 80060f4:	f47f af3d 	bne.w	8005f72 <_scanf_float+0x66>
 80060f8:	f04f 0a02 	mov.w	sl, #2
 80060fc:	e7d2      	b.n	80060a4 <_scanf_float+0x198>
 80060fe:	b975      	cbnz	r5, 800611e <_scanf_float+0x212>
 8006100:	2f00      	cmp	r7, #0
 8006102:	f47f af37 	bne.w	8005f74 <_scanf_float+0x68>
 8006106:	6822      	ldr	r2, [r4, #0]
 8006108:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800610c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006110:	f040 8103 	bne.w	800631a <_scanf_float+0x40e>
 8006114:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006118:	6022      	str	r2, [r4, #0]
 800611a:	2501      	movs	r5, #1
 800611c:	e7c2      	b.n	80060a4 <_scanf_float+0x198>
 800611e:	2d03      	cmp	r5, #3
 8006120:	d0e3      	beq.n	80060ea <_scanf_float+0x1de>
 8006122:	2d05      	cmp	r5, #5
 8006124:	e7df      	b.n	80060e6 <_scanf_float+0x1da>
 8006126:	2d02      	cmp	r5, #2
 8006128:	f47f af23 	bne.w	8005f72 <_scanf_float+0x66>
 800612c:	2503      	movs	r5, #3
 800612e:	e7b9      	b.n	80060a4 <_scanf_float+0x198>
 8006130:	2d06      	cmp	r5, #6
 8006132:	f47f af1e 	bne.w	8005f72 <_scanf_float+0x66>
 8006136:	2507      	movs	r5, #7
 8006138:	e7b4      	b.n	80060a4 <_scanf_float+0x198>
 800613a:	6822      	ldr	r2, [r4, #0]
 800613c:	0591      	lsls	r1, r2, #22
 800613e:	f57f af18 	bpl.w	8005f72 <_scanf_float+0x66>
 8006142:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8006146:	6022      	str	r2, [r4, #0]
 8006148:	9702      	str	r7, [sp, #8]
 800614a:	e7ab      	b.n	80060a4 <_scanf_float+0x198>
 800614c:	6822      	ldr	r2, [r4, #0]
 800614e:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8006152:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8006156:	d005      	beq.n	8006164 <_scanf_float+0x258>
 8006158:	0550      	lsls	r0, r2, #21
 800615a:	f57f af0a 	bpl.w	8005f72 <_scanf_float+0x66>
 800615e:	2f00      	cmp	r7, #0
 8006160:	f000 80db 	beq.w	800631a <_scanf_float+0x40e>
 8006164:	0591      	lsls	r1, r2, #22
 8006166:	bf58      	it	pl
 8006168:	9902      	ldrpl	r1, [sp, #8]
 800616a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800616e:	bf58      	it	pl
 8006170:	1a79      	subpl	r1, r7, r1
 8006172:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8006176:	bf58      	it	pl
 8006178:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800617c:	6022      	str	r2, [r4, #0]
 800617e:	2700      	movs	r7, #0
 8006180:	e790      	b.n	80060a4 <_scanf_float+0x198>
 8006182:	f04f 0a03 	mov.w	sl, #3
 8006186:	e78d      	b.n	80060a4 <_scanf_float+0x198>
 8006188:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800618c:	4649      	mov	r1, r9
 800618e:	4640      	mov	r0, r8
 8006190:	4798      	blx	r3
 8006192:	2800      	cmp	r0, #0
 8006194:	f43f aedf 	beq.w	8005f56 <_scanf_float+0x4a>
 8006198:	e6eb      	b.n	8005f72 <_scanf_float+0x66>
 800619a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800619e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80061a2:	464a      	mov	r2, r9
 80061a4:	4640      	mov	r0, r8
 80061a6:	4798      	blx	r3
 80061a8:	6923      	ldr	r3, [r4, #16]
 80061aa:	3b01      	subs	r3, #1
 80061ac:	6123      	str	r3, [r4, #16]
 80061ae:	e6eb      	b.n	8005f88 <_scanf_float+0x7c>
 80061b0:	1e6b      	subs	r3, r5, #1
 80061b2:	2b06      	cmp	r3, #6
 80061b4:	d824      	bhi.n	8006200 <_scanf_float+0x2f4>
 80061b6:	2d02      	cmp	r5, #2
 80061b8:	d836      	bhi.n	8006228 <_scanf_float+0x31c>
 80061ba:	9b01      	ldr	r3, [sp, #4]
 80061bc:	429e      	cmp	r6, r3
 80061be:	f67f aee7 	bls.w	8005f90 <_scanf_float+0x84>
 80061c2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80061c6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80061ca:	464a      	mov	r2, r9
 80061cc:	4640      	mov	r0, r8
 80061ce:	4798      	blx	r3
 80061d0:	6923      	ldr	r3, [r4, #16]
 80061d2:	3b01      	subs	r3, #1
 80061d4:	6123      	str	r3, [r4, #16]
 80061d6:	e7f0      	b.n	80061ba <_scanf_float+0x2ae>
 80061d8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80061dc:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80061e0:	464a      	mov	r2, r9
 80061e2:	4640      	mov	r0, r8
 80061e4:	4798      	blx	r3
 80061e6:	6923      	ldr	r3, [r4, #16]
 80061e8:	3b01      	subs	r3, #1
 80061ea:	6123      	str	r3, [r4, #16]
 80061ec:	f10a 3aff 	add.w	sl, sl, #4294967295
 80061f0:	fa5f fa8a 	uxtb.w	sl, sl
 80061f4:	f1ba 0f02 	cmp.w	sl, #2
 80061f8:	d1ee      	bne.n	80061d8 <_scanf_float+0x2cc>
 80061fa:	3d03      	subs	r5, #3
 80061fc:	b2ed      	uxtb	r5, r5
 80061fe:	1b76      	subs	r6, r6, r5
 8006200:	6823      	ldr	r3, [r4, #0]
 8006202:	05da      	lsls	r2, r3, #23
 8006204:	d530      	bpl.n	8006268 <_scanf_float+0x35c>
 8006206:	055b      	lsls	r3, r3, #21
 8006208:	d511      	bpl.n	800622e <_scanf_float+0x322>
 800620a:	9b01      	ldr	r3, [sp, #4]
 800620c:	429e      	cmp	r6, r3
 800620e:	f67f aebf 	bls.w	8005f90 <_scanf_float+0x84>
 8006212:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006216:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800621a:	464a      	mov	r2, r9
 800621c:	4640      	mov	r0, r8
 800621e:	4798      	blx	r3
 8006220:	6923      	ldr	r3, [r4, #16]
 8006222:	3b01      	subs	r3, #1
 8006224:	6123      	str	r3, [r4, #16]
 8006226:	e7f0      	b.n	800620a <_scanf_float+0x2fe>
 8006228:	46aa      	mov	sl, r5
 800622a:	46b3      	mov	fp, r6
 800622c:	e7de      	b.n	80061ec <_scanf_float+0x2e0>
 800622e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006232:	6923      	ldr	r3, [r4, #16]
 8006234:	2965      	cmp	r1, #101	@ 0x65
 8006236:	f103 33ff 	add.w	r3, r3, #4294967295
 800623a:	f106 35ff 	add.w	r5, r6, #4294967295
 800623e:	6123      	str	r3, [r4, #16]
 8006240:	d00c      	beq.n	800625c <_scanf_float+0x350>
 8006242:	2945      	cmp	r1, #69	@ 0x45
 8006244:	d00a      	beq.n	800625c <_scanf_float+0x350>
 8006246:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800624a:	464a      	mov	r2, r9
 800624c:	4640      	mov	r0, r8
 800624e:	4798      	blx	r3
 8006250:	6923      	ldr	r3, [r4, #16]
 8006252:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006256:	3b01      	subs	r3, #1
 8006258:	1eb5      	subs	r5, r6, #2
 800625a:	6123      	str	r3, [r4, #16]
 800625c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006260:	464a      	mov	r2, r9
 8006262:	4640      	mov	r0, r8
 8006264:	4798      	blx	r3
 8006266:	462e      	mov	r6, r5
 8006268:	6822      	ldr	r2, [r4, #0]
 800626a:	f012 0210 	ands.w	r2, r2, #16
 800626e:	d001      	beq.n	8006274 <_scanf_float+0x368>
 8006270:	2000      	movs	r0, #0
 8006272:	e68e      	b.n	8005f92 <_scanf_float+0x86>
 8006274:	7032      	strb	r2, [r6, #0]
 8006276:	6823      	ldr	r3, [r4, #0]
 8006278:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800627c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006280:	d125      	bne.n	80062ce <_scanf_float+0x3c2>
 8006282:	9b02      	ldr	r3, [sp, #8]
 8006284:	429f      	cmp	r7, r3
 8006286:	d00a      	beq.n	800629e <_scanf_float+0x392>
 8006288:	1bda      	subs	r2, r3, r7
 800628a:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800628e:	429e      	cmp	r6, r3
 8006290:	bf28      	it	cs
 8006292:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8006296:	4922      	ldr	r1, [pc, #136]	@ (8006320 <_scanf_float+0x414>)
 8006298:	4630      	mov	r0, r6
 800629a:	f000 f93d 	bl	8006518 <siprintf>
 800629e:	9901      	ldr	r1, [sp, #4]
 80062a0:	2200      	movs	r2, #0
 80062a2:	4640      	mov	r0, r8
 80062a4:	f002 fc28 	bl	8008af8 <_strtod_r>
 80062a8:	9b03      	ldr	r3, [sp, #12]
 80062aa:	6821      	ldr	r1, [r4, #0]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	f011 0f02 	tst.w	r1, #2
 80062b2:	ec57 6b10 	vmov	r6, r7, d0
 80062b6:	f103 0204 	add.w	r2, r3, #4
 80062ba:	d015      	beq.n	80062e8 <_scanf_float+0x3dc>
 80062bc:	9903      	ldr	r1, [sp, #12]
 80062be:	600a      	str	r2, [r1, #0]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	e9c3 6700 	strd	r6, r7, [r3]
 80062c6:	68e3      	ldr	r3, [r4, #12]
 80062c8:	3301      	adds	r3, #1
 80062ca:	60e3      	str	r3, [r4, #12]
 80062cc:	e7d0      	b.n	8006270 <_scanf_float+0x364>
 80062ce:	9b04      	ldr	r3, [sp, #16]
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d0e4      	beq.n	800629e <_scanf_float+0x392>
 80062d4:	9905      	ldr	r1, [sp, #20]
 80062d6:	230a      	movs	r3, #10
 80062d8:	3101      	adds	r1, #1
 80062da:	4640      	mov	r0, r8
 80062dc:	f002 fc8c 	bl	8008bf8 <_strtol_r>
 80062e0:	9b04      	ldr	r3, [sp, #16]
 80062e2:	9e05      	ldr	r6, [sp, #20]
 80062e4:	1ac2      	subs	r2, r0, r3
 80062e6:	e7d0      	b.n	800628a <_scanf_float+0x37e>
 80062e8:	f011 0f04 	tst.w	r1, #4
 80062ec:	9903      	ldr	r1, [sp, #12]
 80062ee:	600a      	str	r2, [r1, #0]
 80062f0:	d1e6      	bne.n	80062c0 <_scanf_float+0x3b4>
 80062f2:	681d      	ldr	r5, [r3, #0]
 80062f4:	4632      	mov	r2, r6
 80062f6:	463b      	mov	r3, r7
 80062f8:	4630      	mov	r0, r6
 80062fa:	4639      	mov	r1, r7
 80062fc:	f7fa fc7e 	bl	8000bfc <__aeabi_dcmpun>
 8006300:	b128      	cbz	r0, 800630e <_scanf_float+0x402>
 8006302:	4808      	ldr	r0, [pc, #32]	@ (8006324 <_scanf_float+0x418>)
 8006304:	f000 f9ee 	bl	80066e4 <nanf>
 8006308:	ed85 0a00 	vstr	s0, [r5]
 800630c:	e7db      	b.n	80062c6 <_scanf_float+0x3ba>
 800630e:	4630      	mov	r0, r6
 8006310:	4639      	mov	r1, r7
 8006312:	f7fa fcd1 	bl	8000cb8 <__aeabi_d2f>
 8006316:	6028      	str	r0, [r5, #0]
 8006318:	e7d5      	b.n	80062c6 <_scanf_float+0x3ba>
 800631a:	2700      	movs	r7, #0
 800631c:	e62e      	b.n	8005f7c <_scanf_float+0x70>
 800631e:	bf00      	nop
 8006320:	0801db04 	.word	0x0801db04
 8006324:	0801dc45 	.word	0x0801dc45

08006328 <std>:
 8006328:	2300      	movs	r3, #0
 800632a:	b510      	push	{r4, lr}
 800632c:	4604      	mov	r4, r0
 800632e:	e9c0 3300 	strd	r3, r3, [r0]
 8006332:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006336:	6083      	str	r3, [r0, #8]
 8006338:	8181      	strh	r1, [r0, #12]
 800633a:	6643      	str	r3, [r0, #100]	@ 0x64
 800633c:	81c2      	strh	r2, [r0, #14]
 800633e:	6183      	str	r3, [r0, #24]
 8006340:	4619      	mov	r1, r3
 8006342:	2208      	movs	r2, #8
 8006344:	305c      	adds	r0, #92	@ 0x5c
 8006346:	f000 f94c 	bl	80065e2 <memset>
 800634a:	4b0d      	ldr	r3, [pc, #52]	@ (8006380 <std+0x58>)
 800634c:	6263      	str	r3, [r4, #36]	@ 0x24
 800634e:	4b0d      	ldr	r3, [pc, #52]	@ (8006384 <std+0x5c>)
 8006350:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006352:	4b0d      	ldr	r3, [pc, #52]	@ (8006388 <std+0x60>)
 8006354:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006356:	4b0d      	ldr	r3, [pc, #52]	@ (800638c <std+0x64>)
 8006358:	6323      	str	r3, [r4, #48]	@ 0x30
 800635a:	4b0d      	ldr	r3, [pc, #52]	@ (8006390 <std+0x68>)
 800635c:	6224      	str	r4, [r4, #32]
 800635e:	429c      	cmp	r4, r3
 8006360:	d006      	beq.n	8006370 <std+0x48>
 8006362:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006366:	4294      	cmp	r4, r2
 8006368:	d002      	beq.n	8006370 <std+0x48>
 800636a:	33d0      	adds	r3, #208	@ 0xd0
 800636c:	429c      	cmp	r4, r3
 800636e:	d105      	bne.n	800637c <std+0x54>
 8006370:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006374:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006378:	f000 b9b0 	b.w	80066dc <__retarget_lock_init_recursive>
 800637c:	bd10      	pop	{r4, pc}
 800637e:	bf00      	nop
 8006380:	0800655d 	.word	0x0800655d
 8006384:	0800657f 	.word	0x0800657f
 8006388:	080065b7 	.word	0x080065b7
 800638c:	080065db 	.word	0x080065db
 8006390:	20001f98 	.word	0x20001f98

08006394 <stdio_exit_handler>:
 8006394:	4a02      	ldr	r2, [pc, #8]	@ (80063a0 <stdio_exit_handler+0xc>)
 8006396:	4903      	ldr	r1, [pc, #12]	@ (80063a4 <stdio_exit_handler+0x10>)
 8006398:	4803      	ldr	r0, [pc, #12]	@ (80063a8 <stdio_exit_handler+0x14>)
 800639a:	f000 b869 	b.w	8006470 <_fwalk_sglue>
 800639e:	bf00      	nop
 80063a0:	2000000c 	.word	0x2000000c
 80063a4:	08008fb5 	.word	0x08008fb5
 80063a8:	2000001c 	.word	0x2000001c

080063ac <cleanup_stdio>:
 80063ac:	6841      	ldr	r1, [r0, #4]
 80063ae:	4b0c      	ldr	r3, [pc, #48]	@ (80063e0 <cleanup_stdio+0x34>)
 80063b0:	4299      	cmp	r1, r3
 80063b2:	b510      	push	{r4, lr}
 80063b4:	4604      	mov	r4, r0
 80063b6:	d001      	beq.n	80063bc <cleanup_stdio+0x10>
 80063b8:	f002 fdfc 	bl	8008fb4 <_fflush_r>
 80063bc:	68a1      	ldr	r1, [r4, #8]
 80063be:	4b09      	ldr	r3, [pc, #36]	@ (80063e4 <cleanup_stdio+0x38>)
 80063c0:	4299      	cmp	r1, r3
 80063c2:	d002      	beq.n	80063ca <cleanup_stdio+0x1e>
 80063c4:	4620      	mov	r0, r4
 80063c6:	f002 fdf5 	bl	8008fb4 <_fflush_r>
 80063ca:	68e1      	ldr	r1, [r4, #12]
 80063cc:	4b06      	ldr	r3, [pc, #24]	@ (80063e8 <cleanup_stdio+0x3c>)
 80063ce:	4299      	cmp	r1, r3
 80063d0:	d004      	beq.n	80063dc <cleanup_stdio+0x30>
 80063d2:	4620      	mov	r0, r4
 80063d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80063d8:	f002 bdec 	b.w	8008fb4 <_fflush_r>
 80063dc:	bd10      	pop	{r4, pc}
 80063de:	bf00      	nop
 80063e0:	20001f98 	.word	0x20001f98
 80063e4:	20002000 	.word	0x20002000
 80063e8:	20002068 	.word	0x20002068

080063ec <global_stdio_init.part.0>:
 80063ec:	b510      	push	{r4, lr}
 80063ee:	4b0b      	ldr	r3, [pc, #44]	@ (800641c <global_stdio_init.part.0+0x30>)
 80063f0:	4c0b      	ldr	r4, [pc, #44]	@ (8006420 <global_stdio_init.part.0+0x34>)
 80063f2:	4a0c      	ldr	r2, [pc, #48]	@ (8006424 <global_stdio_init.part.0+0x38>)
 80063f4:	601a      	str	r2, [r3, #0]
 80063f6:	4620      	mov	r0, r4
 80063f8:	2200      	movs	r2, #0
 80063fa:	2104      	movs	r1, #4
 80063fc:	f7ff ff94 	bl	8006328 <std>
 8006400:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006404:	2201      	movs	r2, #1
 8006406:	2109      	movs	r1, #9
 8006408:	f7ff ff8e 	bl	8006328 <std>
 800640c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006410:	2202      	movs	r2, #2
 8006412:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006416:	2112      	movs	r1, #18
 8006418:	f7ff bf86 	b.w	8006328 <std>
 800641c:	200020d0 	.word	0x200020d0
 8006420:	20001f98 	.word	0x20001f98
 8006424:	08006395 	.word	0x08006395

08006428 <__sfp_lock_acquire>:
 8006428:	4801      	ldr	r0, [pc, #4]	@ (8006430 <__sfp_lock_acquire+0x8>)
 800642a:	f000 b958 	b.w	80066de <__retarget_lock_acquire_recursive>
 800642e:	bf00      	nop
 8006430:	200020d9 	.word	0x200020d9

08006434 <__sfp_lock_release>:
 8006434:	4801      	ldr	r0, [pc, #4]	@ (800643c <__sfp_lock_release+0x8>)
 8006436:	f000 b953 	b.w	80066e0 <__retarget_lock_release_recursive>
 800643a:	bf00      	nop
 800643c:	200020d9 	.word	0x200020d9

08006440 <__sinit>:
 8006440:	b510      	push	{r4, lr}
 8006442:	4604      	mov	r4, r0
 8006444:	f7ff fff0 	bl	8006428 <__sfp_lock_acquire>
 8006448:	6a23      	ldr	r3, [r4, #32]
 800644a:	b11b      	cbz	r3, 8006454 <__sinit+0x14>
 800644c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006450:	f7ff bff0 	b.w	8006434 <__sfp_lock_release>
 8006454:	4b04      	ldr	r3, [pc, #16]	@ (8006468 <__sinit+0x28>)
 8006456:	6223      	str	r3, [r4, #32]
 8006458:	4b04      	ldr	r3, [pc, #16]	@ (800646c <__sinit+0x2c>)
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	2b00      	cmp	r3, #0
 800645e:	d1f5      	bne.n	800644c <__sinit+0xc>
 8006460:	f7ff ffc4 	bl	80063ec <global_stdio_init.part.0>
 8006464:	e7f2      	b.n	800644c <__sinit+0xc>
 8006466:	bf00      	nop
 8006468:	080063ad 	.word	0x080063ad
 800646c:	200020d0 	.word	0x200020d0

08006470 <_fwalk_sglue>:
 8006470:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006474:	4607      	mov	r7, r0
 8006476:	4688      	mov	r8, r1
 8006478:	4614      	mov	r4, r2
 800647a:	2600      	movs	r6, #0
 800647c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006480:	f1b9 0901 	subs.w	r9, r9, #1
 8006484:	d505      	bpl.n	8006492 <_fwalk_sglue+0x22>
 8006486:	6824      	ldr	r4, [r4, #0]
 8006488:	2c00      	cmp	r4, #0
 800648a:	d1f7      	bne.n	800647c <_fwalk_sglue+0xc>
 800648c:	4630      	mov	r0, r6
 800648e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006492:	89ab      	ldrh	r3, [r5, #12]
 8006494:	2b01      	cmp	r3, #1
 8006496:	d907      	bls.n	80064a8 <_fwalk_sglue+0x38>
 8006498:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800649c:	3301      	adds	r3, #1
 800649e:	d003      	beq.n	80064a8 <_fwalk_sglue+0x38>
 80064a0:	4629      	mov	r1, r5
 80064a2:	4638      	mov	r0, r7
 80064a4:	47c0      	blx	r8
 80064a6:	4306      	orrs	r6, r0
 80064a8:	3568      	adds	r5, #104	@ 0x68
 80064aa:	e7e9      	b.n	8006480 <_fwalk_sglue+0x10>

080064ac <sniprintf>:
 80064ac:	b40c      	push	{r2, r3}
 80064ae:	b530      	push	{r4, r5, lr}
 80064b0:	4b18      	ldr	r3, [pc, #96]	@ (8006514 <sniprintf+0x68>)
 80064b2:	1e0c      	subs	r4, r1, #0
 80064b4:	681d      	ldr	r5, [r3, #0]
 80064b6:	b09d      	sub	sp, #116	@ 0x74
 80064b8:	da08      	bge.n	80064cc <sniprintf+0x20>
 80064ba:	238b      	movs	r3, #139	@ 0x8b
 80064bc:	602b      	str	r3, [r5, #0]
 80064be:	f04f 30ff 	mov.w	r0, #4294967295
 80064c2:	b01d      	add	sp, #116	@ 0x74
 80064c4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80064c8:	b002      	add	sp, #8
 80064ca:	4770      	bx	lr
 80064cc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80064d0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80064d4:	f04f 0300 	mov.w	r3, #0
 80064d8:	931b      	str	r3, [sp, #108]	@ 0x6c
 80064da:	bf14      	ite	ne
 80064dc:	f104 33ff 	addne.w	r3, r4, #4294967295
 80064e0:	4623      	moveq	r3, r4
 80064e2:	9304      	str	r3, [sp, #16]
 80064e4:	9307      	str	r3, [sp, #28]
 80064e6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80064ea:	9002      	str	r0, [sp, #8]
 80064ec:	9006      	str	r0, [sp, #24]
 80064ee:	f8ad 3016 	strh.w	r3, [sp, #22]
 80064f2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80064f4:	ab21      	add	r3, sp, #132	@ 0x84
 80064f6:	a902      	add	r1, sp, #8
 80064f8:	4628      	mov	r0, r5
 80064fa:	9301      	str	r3, [sp, #4]
 80064fc:	f002 fbda 	bl	8008cb4 <_svfiprintf_r>
 8006500:	1c43      	adds	r3, r0, #1
 8006502:	bfbc      	itt	lt
 8006504:	238b      	movlt	r3, #139	@ 0x8b
 8006506:	602b      	strlt	r3, [r5, #0]
 8006508:	2c00      	cmp	r4, #0
 800650a:	d0da      	beq.n	80064c2 <sniprintf+0x16>
 800650c:	9b02      	ldr	r3, [sp, #8]
 800650e:	2200      	movs	r2, #0
 8006510:	701a      	strb	r2, [r3, #0]
 8006512:	e7d6      	b.n	80064c2 <sniprintf+0x16>
 8006514:	20000018 	.word	0x20000018

08006518 <siprintf>:
 8006518:	b40e      	push	{r1, r2, r3}
 800651a:	b510      	push	{r4, lr}
 800651c:	b09d      	sub	sp, #116	@ 0x74
 800651e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006520:	9002      	str	r0, [sp, #8]
 8006522:	9006      	str	r0, [sp, #24]
 8006524:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006528:	480a      	ldr	r0, [pc, #40]	@ (8006554 <siprintf+0x3c>)
 800652a:	9107      	str	r1, [sp, #28]
 800652c:	9104      	str	r1, [sp, #16]
 800652e:	490a      	ldr	r1, [pc, #40]	@ (8006558 <siprintf+0x40>)
 8006530:	f853 2b04 	ldr.w	r2, [r3], #4
 8006534:	9105      	str	r1, [sp, #20]
 8006536:	2400      	movs	r4, #0
 8006538:	a902      	add	r1, sp, #8
 800653a:	6800      	ldr	r0, [r0, #0]
 800653c:	9301      	str	r3, [sp, #4]
 800653e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006540:	f002 fbb8 	bl	8008cb4 <_svfiprintf_r>
 8006544:	9b02      	ldr	r3, [sp, #8]
 8006546:	701c      	strb	r4, [r3, #0]
 8006548:	b01d      	add	sp, #116	@ 0x74
 800654a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800654e:	b003      	add	sp, #12
 8006550:	4770      	bx	lr
 8006552:	bf00      	nop
 8006554:	20000018 	.word	0x20000018
 8006558:	ffff0208 	.word	0xffff0208

0800655c <__sread>:
 800655c:	b510      	push	{r4, lr}
 800655e:	460c      	mov	r4, r1
 8006560:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006564:	f000 f86c 	bl	8006640 <_read_r>
 8006568:	2800      	cmp	r0, #0
 800656a:	bfab      	itete	ge
 800656c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800656e:	89a3      	ldrhlt	r3, [r4, #12]
 8006570:	181b      	addge	r3, r3, r0
 8006572:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006576:	bfac      	ite	ge
 8006578:	6563      	strge	r3, [r4, #84]	@ 0x54
 800657a:	81a3      	strhlt	r3, [r4, #12]
 800657c:	bd10      	pop	{r4, pc}

0800657e <__swrite>:
 800657e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006582:	461f      	mov	r7, r3
 8006584:	898b      	ldrh	r3, [r1, #12]
 8006586:	05db      	lsls	r3, r3, #23
 8006588:	4605      	mov	r5, r0
 800658a:	460c      	mov	r4, r1
 800658c:	4616      	mov	r6, r2
 800658e:	d505      	bpl.n	800659c <__swrite+0x1e>
 8006590:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006594:	2302      	movs	r3, #2
 8006596:	2200      	movs	r2, #0
 8006598:	f000 f840 	bl	800661c <_lseek_r>
 800659c:	89a3      	ldrh	r3, [r4, #12]
 800659e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80065a2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80065a6:	81a3      	strh	r3, [r4, #12]
 80065a8:	4632      	mov	r2, r6
 80065aa:	463b      	mov	r3, r7
 80065ac:	4628      	mov	r0, r5
 80065ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80065b2:	f000 b857 	b.w	8006664 <_write_r>

080065b6 <__sseek>:
 80065b6:	b510      	push	{r4, lr}
 80065b8:	460c      	mov	r4, r1
 80065ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065be:	f000 f82d 	bl	800661c <_lseek_r>
 80065c2:	1c43      	adds	r3, r0, #1
 80065c4:	89a3      	ldrh	r3, [r4, #12]
 80065c6:	bf15      	itete	ne
 80065c8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80065ca:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80065ce:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80065d2:	81a3      	strheq	r3, [r4, #12]
 80065d4:	bf18      	it	ne
 80065d6:	81a3      	strhne	r3, [r4, #12]
 80065d8:	bd10      	pop	{r4, pc}

080065da <__sclose>:
 80065da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065de:	f000 b80d 	b.w	80065fc <_close_r>

080065e2 <memset>:
 80065e2:	4402      	add	r2, r0
 80065e4:	4603      	mov	r3, r0
 80065e6:	4293      	cmp	r3, r2
 80065e8:	d100      	bne.n	80065ec <memset+0xa>
 80065ea:	4770      	bx	lr
 80065ec:	f803 1b01 	strb.w	r1, [r3], #1
 80065f0:	e7f9      	b.n	80065e6 <memset+0x4>
	...

080065f4 <_localeconv_r>:
 80065f4:	4800      	ldr	r0, [pc, #0]	@ (80065f8 <_localeconv_r+0x4>)
 80065f6:	4770      	bx	lr
 80065f8:	20000158 	.word	0x20000158

080065fc <_close_r>:
 80065fc:	b538      	push	{r3, r4, r5, lr}
 80065fe:	4d06      	ldr	r5, [pc, #24]	@ (8006618 <_close_r+0x1c>)
 8006600:	2300      	movs	r3, #0
 8006602:	4604      	mov	r4, r0
 8006604:	4608      	mov	r0, r1
 8006606:	602b      	str	r3, [r5, #0]
 8006608:	f7fb faf3 	bl	8001bf2 <_close>
 800660c:	1c43      	adds	r3, r0, #1
 800660e:	d102      	bne.n	8006616 <_close_r+0x1a>
 8006610:	682b      	ldr	r3, [r5, #0]
 8006612:	b103      	cbz	r3, 8006616 <_close_r+0x1a>
 8006614:	6023      	str	r3, [r4, #0]
 8006616:	bd38      	pop	{r3, r4, r5, pc}
 8006618:	200020d4 	.word	0x200020d4

0800661c <_lseek_r>:
 800661c:	b538      	push	{r3, r4, r5, lr}
 800661e:	4d07      	ldr	r5, [pc, #28]	@ (800663c <_lseek_r+0x20>)
 8006620:	4604      	mov	r4, r0
 8006622:	4608      	mov	r0, r1
 8006624:	4611      	mov	r1, r2
 8006626:	2200      	movs	r2, #0
 8006628:	602a      	str	r2, [r5, #0]
 800662a:	461a      	mov	r2, r3
 800662c:	f7fb fb08 	bl	8001c40 <_lseek>
 8006630:	1c43      	adds	r3, r0, #1
 8006632:	d102      	bne.n	800663a <_lseek_r+0x1e>
 8006634:	682b      	ldr	r3, [r5, #0]
 8006636:	b103      	cbz	r3, 800663a <_lseek_r+0x1e>
 8006638:	6023      	str	r3, [r4, #0]
 800663a:	bd38      	pop	{r3, r4, r5, pc}
 800663c:	200020d4 	.word	0x200020d4

08006640 <_read_r>:
 8006640:	b538      	push	{r3, r4, r5, lr}
 8006642:	4d07      	ldr	r5, [pc, #28]	@ (8006660 <_read_r+0x20>)
 8006644:	4604      	mov	r4, r0
 8006646:	4608      	mov	r0, r1
 8006648:	4611      	mov	r1, r2
 800664a:	2200      	movs	r2, #0
 800664c:	602a      	str	r2, [r5, #0]
 800664e:	461a      	mov	r2, r3
 8006650:	f7fb fa96 	bl	8001b80 <_read>
 8006654:	1c43      	adds	r3, r0, #1
 8006656:	d102      	bne.n	800665e <_read_r+0x1e>
 8006658:	682b      	ldr	r3, [r5, #0]
 800665a:	b103      	cbz	r3, 800665e <_read_r+0x1e>
 800665c:	6023      	str	r3, [r4, #0]
 800665e:	bd38      	pop	{r3, r4, r5, pc}
 8006660:	200020d4 	.word	0x200020d4

08006664 <_write_r>:
 8006664:	b538      	push	{r3, r4, r5, lr}
 8006666:	4d07      	ldr	r5, [pc, #28]	@ (8006684 <_write_r+0x20>)
 8006668:	4604      	mov	r4, r0
 800666a:	4608      	mov	r0, r1
 800666c:	4611      	mov	r1, r2
 800666e:	2200      	movs	r2, #0
 8006670:	602a      	str	r2, [r5, #0]
 8006672:	461a      	mov	r2, r3
 8006674:	f7fb faa1 	bl	8001bba <_write>
 8006678:	1c43      	adds	r3, r0, #1
 800667a:	d102      	bne.n	8006682 <_write_r+0x1e>
 800667c:	682b      	ldr	r3, [r5, #0]
 800667e:	b103      	cbz	r3, 8006682 <_write_r+0x1e>
 8006680:	6023      	str	r3, [r4, #0]
 8006682:	bd38      	pop	{r3, r4, r5, pc}
 8006684:	200020d4 	.word	0x200020d4

08006688 <__errno>:
 8006688:	4b01      	ldr	r3, [pc, #4]	@ (8006690 <__errno+0x8>)
 800668a:	6818      	ldr	r0, [r3, #0]
 800668c:	4770      	bx	lr
 800668e:	bf00      	nop
 8006690:	20000018 	.word	0x20000018

08006694 <__libc_init_array>:
 8006694:	b570      	push	{r4, r5, r6, lr}
 8006696:	4d0d      	ldr	r5, [pc, #52]	@ (80066cc <__libc_init_array+0x38>)
 8006698:	4c0d      	ldr	r4, [pc, #52]	@ (80066d0 <__libc_init_array+0x3c>)
 800669a:	1b64      	subs	r4, r4, r5
 800669c:	10a4      	asrs	r4, r4, #2
 800669e:	2600      	movs	r6, #0
 80066a0:	42a6      	cmp	r6, r4
 80066a2:	d109      	bne.n	80066b8 <__libc_init_array+0x24>
 80066a4:	4d0b      	ldr	r5, [pc, #44]	@ (80066d4 <__libc_init_array+0x40>)
 80066a6:	4c0c      	ldr	r4, [pc, #48]	@ (80066d8 <__libc_init_array+0x44>)
 80066a8:	f003 fb96 	bl	8009dd8 <_init>
 80066ac:	1b64      	subs	r4, r4, r5
 80066ae:	10a4      	asrs	r4, r4, #2
 80066b0:	2600      	movs	r6, #0
 80066b2:	42a6      	cmp	r6, r4
 80066b4:	d105      	bne.n	80066c2 <__libc_init_array+0x2e>
 80066b6:	bd70      	pop	{r4, r5, r6, pc}
 80066b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80066bc:	4798      	blx	r3
 80066be:	3601      	adds	r6, #1
 80066c0:	e7ee      	b.n	80066a0 <__libc_init_array+0xc>
 80066c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80066c6:	4798      	blx	r3
 80066c8:	3601      	adds	r6, #1
 80066ca:	e7f2      	b.n	80066b2 <__libc_init_array+0x1e>
 80066cc:	0801df04 	.word	0x0801df04
 80066d0:	0801df04 	.word	0x0801df04
 80066d4:	0801df04 	.word	0x0801df04
 80066d8:	0801df08 	.word	0x0801df08

080066dc <__retarget_lock_init_recursive>:
 80066dc:	4770      	bx	lr

080066de <__retarget_lock_acquire_recursive>:
 80066de:	4770      	bx	lr

080066e0 <__retarget_lock_release_recursive>:
 80066e0:	4770      	bx	lr
	...

080066e4 <nanf>:
 80066e4:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80066ec <nanf+0x8>
 80066e8:	4770      	bx	lr
 80066ea:	bf00      	nop
 80066ec:	7fc00000 	.word	0x7fc00000

080066f0 <quorem>:
 80066f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066f4:	6903      	ldr	r3, [r0, #16]
 80066f6:	690c      	ldr	r4, [r1, #16]
 80066f8:	42a3      	cmp	r3, r4
 80066fa:	4607      	mov	r7, r0
 80066fc:	db7e      	blt.n	80067fc <quorem+0x10c>
 80066fe:	3c01      	subs	r4, #1
 8006700:	f101 0814 	add.w	r8, r1, #20
 8006704:	00a3      	lsls	r3, r4, #2
 8006706:	f100 0514 	add.w	r5, r0, #20
 800670a:	9300      	str	r3, [sp, #0]
 800670c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006710:	9301      	str	r3, [sp, #4]
 8006712:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006716:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800671a:	3301      	adds	r3, #1
 800671c:	429a      	cmp	r2, r3
 800671e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006722:	fbb2 f6f3 	udiv	r6, r2, r3
 8006726:	d32e      	bcc.n	8006786 <quorem+0x96>
 8006728:	f04f 0a00 	mov.w	sl, #0
 800672c:	46c4      	mov	ip, r8
 800672e:	46ae      	mov	lr, r5
 8006730:	46d3      	mov	fp, sl
 8006732:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006736:	b298      	uxth	r0, r3
 8006738:	fb06 a000 	mla	r0, r6, r0, sl
 800673c:	0c02      	lsrs	r2, r0, #16
 800673e:	0c1b      	lsrs	r3, r3, #16
 8006740:	fb06 2303 	mla	r3, r6, r3, r2
 8006744:	f8de 2000 	ldr.w	r2, [lr]
 8006748:	b280      	uxth	r0, r0
 800674a:	b292      	uxth	r2, r2
 800674c:	1a12      	subs	r2, r2, r0
 800674e:	445a      	add	r2, fp
 8006750:	f8de 0000 	ldr.w	r0, [lr]
 8006754:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006758:	b29b      	uxth	r3, r3
 800675a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800675e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006762:	b292      	uxth	r2, r2
 8006764:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006768:	45e1      	cmp	r9, ip
 800676a:	f84e 2b04 	str.w	r2, [lr], #4
 800676e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006772:	d2de      	bcs.n	8006732 <quorem+0x42>
 8006774:	9b00      	ldr	r3, [sp, #0]
 8006776:	58eb      	ldr	r3, [r5, r3]
 8006778:	b92b      	cbnz	r3, 8006786 <quorem+0x96>
 800677a:	9b01      	ldr	r3, [sp, #4]
 800677c:	3b04      	subs	r3, #4
 800677e:	429d      	cmp	r5, r3
 8006780:	461a      	mov	r2, r3
 8006782:	d32f      	bcc.n	80067e4 <quorem+0xf4>
 8006784:	613c      	str	r4, [r7, #16]
 8006786:	4638      	mov	r0, r7
 8006788:	f001 f9c6 	bl	8007b18 <__mcmp>
 800678c:	2800      	cmp	r0, #0
 800678e:	db25      	blt.n	80067dc <quorem+0xec>
 8006790:	4629      	mov	r1, r5
 8006792:	2000      	movs	r0, #0
 8006794:	f858 2b04 	ldr.w	r2, [r8], #4
 8006798:	f8d1 c000 	ldr.w	ip, [r1]
 800679c:	fa1f fe82 	uxth.w	lr, r2
 80067a0:	fa1f f38c 	uxth.w	r3, ip
 80067a4:	eba3 030e 	sub.w	r3, r3, lr
 80067a8:	4403      	add	r3, r0
 80067aa:	0c12      	lsrs	r2, r2, #16
 80067ac:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80067b0:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80067b4:	b29b      	uxth	r3, r3
 80067b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80067ba:	45c1      	cmp	r9, r8
 80067bc:	f841 3b04 	str.w	r3, [r1], #4
 80067c0:	ea4f 4022 	mov.w	r0, r2, asr #16
 80067c4:	d2e6      	bcs.n	8006794 <quorem+0xa4>
 80067c6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80067ca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80067ce:	b922      	cbnz	r2, 80067da <quorem+0xea>
 80067d0:	3b04      	subs	r3, #4
 80067d2:	429d      	cmp	r5, r3
 80067d4:	461a      	mov	r2, r3
 80067d6:	d30b      	bcc.n	80067f0 <quorem+0x100>
 80067d8:	613c      	str	r4, [r7, #16]
 80067da:	3601      	adds	r6, #1
 80067dc:	4630      	mov	r0, r6
 80067de:	b003      	add	sp, #12
 80067e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067e4:	6812      	ldr	r2, [r2, #0]
 80067e6:	3b04      	subs	r3, #4
 80067e8:	2a00      	cmp	r2, #0
 80067ea:	d1cb      	bne.n	8006784 <quorem+0x94>
 80067ec:	3c01      	subs	r4, #1
 80067ee:	e7c6      	b.n	800677e <quorem+0x8e>
 80067f0:	6812      	ldr	r2, [r2, #0]
 80067f2:	3b04      	subs	r3, #4
 80067f4:	2a00      	cmp	r2, #0
 80067f6:	d1ef      	bne.n	80067d8 <quorem+0xe8>
 80067f8:	3c01      	subs	r4, #1
 80067fa:	e7ea      	b.n	80067d2 <quorem+0xe2>
 80067fc:	2000      	movs	r0, #0
 80067fe:	e7ee      	b.n	80067de <quorem+0xee>

08006800 <_dtoa_r>:
 8006800:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006804:	69c7      	ldr	r7, [r0, #28]
 8006806:	b097      	sub	sp, #92	@ 0x5c
 8006808:	ed8d 0b04 	vstr	d0, [sp, #16]
 800680c:	ec55 4b10 	vmov	r4, r5, d0
 8006810:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8006812:	9107      	str	r1, [sp, #28]
 8006814:	4681      	mov	r9, r0
 8006816:	920c      	str	r2, [sp, #48]	@ 0x30
 8006818:	9311      	str	r3, [sp, #68]	@ 0x44
 800681a:	b97f      	cbnz	r7, 800683c <_dtoa_r+0x3c>
 800681c:	2010      	movs	r0, #16
 800681e:	f000 fe09 	bl	8007434 <malloc>
 8006822:	4602      	mov	r2, r0
 8006824:	f8c9 001c 	str.w	r0, [r9, #28]
 8006828:	b920      	cbnz	r0, 8006834 <_dtoa_r+0x34>
 800682a:	4ba9      	ldr	r3, [pc, #676]	@ (8006ad0 <_dtoa_r+0x2d0>)
 800682c:	21ef      	movs	r1, #239	@ 0xef
 800682e:	48a9      	ldr	r0, [pc, #676]	@ (8006ad4 <_dtoa_r+0x2d4>)
 8006830:	f002 fc3a 	bl	80090a8 <__assert_func>
 8006834:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006838:	6007      	str	r7, [r0, #0]
 800683a:	60c7      	str	r7, [r0, #12]
 800683c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006840:	6819      	ldr	r1, [r3, #0]
 8006842:	b159      	cbz	r1, 800685c <_dtoa_r+0x5c>
 8006844:	685a      	ldr	r2, [r3, #4]
 8006846:	604a      	str	r2, [r1, #4]
 8006848:	2301      	movs	r3, #1
 800684a:	4093      	lsls	r3, r2
 800684c:	608b      	str	r3, [r1, #8]
 800684e:	4648      	mov	r0, r9
 8006850:	f000 fee6 	bl	8007620 <_Bfree>
 8006854:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006858:	2200      	movs	r2, #0
 800685a:	601a      	str	r2, [r3, #0]
 800685c:	1e2b      	subs	r3, r5, #0
 800685e:	bfb9      	ittee	lt
 8006860:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006864:	9305      	strlt	r3, [sp, #20]
 8006866:	2300      	movge	r3, #0
 8006868:	6033      	strge	r3, [r6, #0]
 800686a:	9f05      	ldr	r7, [sp, #20]
 800686c:	4b9a      	ldr	r3, [pc, #616]	@ (8006ad8 <_dtoa_r+0x2d8>)
 800686e:	bfbc      	itt	lt
 8006870:	2201      	movlt	r2, #1
 8006872:	6032      	strlt	r2, [r6, #0]
 8006874:	43bb      	bics	r3, r7
 8006876:	d112      	bne.n	800689e <_dtoa_r+0x9e>
 8006878:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800687a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800687e:	6013      	str	r3, [r2, #0]
 8006880:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006884:	4323      	orrs	r3, r4
 8006886:	f000 855a 	beq.w	800733e <_dtoa_r+0xb3e>
 800688a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800688c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8006aec <_dtoa_r+0x2ec>
 8006890:	2b00      	cmp	r3, #0
 8006892:	f000 855c 	beq.w	800734e <_dtoa_r+0xb4e>
 8006896:	f10a 0303 	add.w	r3, sl, #3
 800689a:	f000 bd56 	b.w	800734a <_dtoa_r+0xb4a>
 800689e:	ed9d 7b04 	vldr	d7, [sp, #16]
 80068a2:	2200      	movs	r2, #0
 80068a4:	ec51 0b17 	vmov	r0, r1, d7
 80068a8:	2300      	movs	r3, #0
 80068aa:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80068ae:	f7fa f973 	bl	8000b98 <__aeabi_dcmpeq>
 80068b2:	4680      	mov	r8, r0
 80068b4:	b158      	cbz	r0, 80068ce <_dtoa_r+0xce>
 80068b6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80068b8:	2301      	movs	r3, #1
 80068ba:	6013      	str	r3, [r2, #0]
 80068bc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80068be:	b113      	cbz	r3, 80068c6 <_dtoa_r+0xc6>
 80068c0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80068c2:	4b86      	ldr	r3, [pc, #536]	@ (8006adc <_dtoa_r+0x2dc>)
 80068c4:	6013      	str	r3, [r2, #0]
 80068c6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8006af0 <_dtoa_r+0x2f0>
 80068ca:	f000 bd40 	b.w	800734e <_dtoa_r+0xb4e>
 80068ce:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80068d2:	aa14      	add	r2, sp, #80	@ 0x50
 80068d4:	a915      	add	r1, sp, #84	@ 0x54
 80068d6:	4648      	mov	r0, r9
 80068d8:	f001 fa3e 	bl	8007d58 <__d2b>
 80068dc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80068e0:	9002      	str	r0, [sp, #8]
 80068e2:	2e00      	cmp	r6, #0
 80068e4:	d078      	beq.n	80069d8 <_dtoa_r+0x1d8>
 80068e6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80068e8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80068ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80068f0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80068f4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80068f8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80068fc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006900:	4619      	mov	r1, r3
 8006902:	2200      	movs	r2, #0
 8006904:	4b76      	ldr	r3, [pc, #472]	@ (8006ae0 <_dtoa_r+0x2e0>)
 8006906:	f7f9 fd27 	bl	8000358 <__aeabi_dsub>
 800690a:	a36b      	add	r3, pc, #428	@ (adr r3, 8006ab8 <_dtoa_r+0x2b8>)
 800690c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006910:	f7f9 feda 	bl	80006c8 <__aeabi_dmul>
 8006914:	a36a      	add	r3, pc, #424	@ (adr r3, 8006ac0 <_dtoa_r+0x2c0>)
 8006916:	e9d3 2300 	ldrd	r2, r3, [r3]
 800691a:	f7f9 fd1f 	bl	800035c <__adddf3>
 800691e:	4604      	mov	r4, r0
 8006920:	4630      	mov	r0, r6
 8006922:	460d      	mov	r5, r1
 8006924:	f7f9 fe66 	bl	80005f4 <__aeabi_i2d>
 8006928:	a367      	add	r3, pc, #412	@ (adr r3, 8006ac8 <_dtoa_r+0x2c8>)
 800692a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800692e:	f7f9 fecb 	bl	80006c8 <__aeabi_dmul>
 8006932:	4602      	mov	r2, r0
 8006934:	460b      	mov	r3, r1
 8006936:	4620      	mov	r0, r4
 8006938:	4629      	mov	r1, r5
 800693a:	f7f9 fd0f 	bl	800035c <__adddf3>
 800693e:	4604      	mov	r4, r0
 8006940:	460d      	mov	r5, r1
 8006942:	f7fa f971 	bl	8000c28 <__aeabi_d2iz>
 8006946:	2200      	movs	r2, #0
 8006948:	4607      	mov	r7, r0
 800694a:	2300      	movs	r3, #0
 800694c:	4620      	mov	r0, r4
 800694e:	4629      	mov	r1, r5
 8006950:	f7fa f92c 	bl	8000bac <__aeabi_dcmplt>
 8006954:	b140      	cbz	r0, 8006968 <_dtoa_r+0x168>
 8006956:	4638      	mov	r0, r7
 8006958:	f7f9 fe4c 	bl	80005f4 <__aeabi_i2d>
 800695c:	4622      	mov	r2, r4
 800695e:	462b      	mov	r3, r5
 8006960:	f7fa f91a 	bl	8000b98 <__aeabi_dcmpeq>
 8006964:	b900      	cbnz	r0, 8006968 <_dtoa_r+0x168>
 8006966:	3f01      	subs	r7, #1
 8006968:	2f16      	cmp	r7, #22
 800696a:	d852      	bhi.n	8006a12 <_dtoa_r+0x212>
 800696c:	4b5d      	ldr	r3, [pc, #372]	@ (8006ae4 <_dtoa_r+0x2e4>)
 800696e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006972:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006976:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800697a:	f7fa f917 	bl	8000bac <__aeabi_dcmplt>
 800697e:	2800      	cmp	r0, #0
 8006980:	d049      	beq.n	8006a16 <_dtoa_r+0x216>
 8006982:	3f01      	subs	r7, #1
 8006984:	2300      	movs	r3, #0
 8006986:	9310      	str	r3, [sp, #64]	@ 0x40
 8006988:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800698a:	1b9b      	subs	r3, r3, r6
 800698c:	1e5a      	subs	r2, r3, #1
 800698e:	bf45      	ittet	mi
 8006990:	f1c3 0301 	rsbmi	r3, r3, #1
 8006994:	9300      	strmi	r3, [sp, #0]
 8006996:	2300      	movpl	r3, #0
 8006998:	2300      	movmi	r3, #0
 800699a:	9206      	str	r2, [sp, #24]
 800699c:	bf54      	ite	pl
 800699e:	9300      	strpl	r3, [sp, #0]
 80069a0:	9306      	strmi	r3, [sp, #24]
 80069a2:	2f00      	cmp	r7, #0
 80069a4:	db39      	blt.n	8006a1a <_dtoa_r+0x21a>
 80069a6:	9b06      	ldr	r3, [sp, #24]
 80069a8:	970d      	str	r7, [sp, #52]	@ 0x34
 80069aa:	443b      	add	r3, r7
 80069ac:	9306      	str	r3, [sp, #24]
 80069ae:	2300      	movs	r3, #0
 80069b0:	9308      	str	r3, [sp, #32]
 80069b2:	9b07      	ldr	r3, [sp, #28]
 80069b4:	2b09      	cmp	r3, #9
 80069b6:	d863      	bhi.n	8006a80 <_dtoa_r+0x280>
 80069b8:	2b05      	cmp	r3, #5
 80069ba:	bfc4      	itt	gt
 80069bc:	3b04      	subgt	r3, #4
 80069be:	9307      	strgt	r3, [sp, #28]
 80069c0:	9b07      	ldr	r3, [sp, #28]
 80069c2:	f1a3 0302 	sub.w	r3, r3, #2
 80069c6:	bfcc      	ite	gt
 80069c8:	2400      	movgt	r4, #0
 80069ca:	2401      	movle	r4, #1
 80069cc:	2b03      	cmp	r3, #3
 80069ce:	d863      	bhi.n	8006a98 <_dtoa_r+0x298>
 80069d0:	e8df f003 	tbb	[pc, r3]
 80069d4:	2b375452 	.word	0x2b375452
 80069d8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80069dc:	441e      	add	r6, r3
 80069de:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80069e2:	2b20      	cmp	r3, #32
 80069e4:	bfc1      	itttt	gt
 80069e6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80069ea:	409f      	lslgt	r7, r3
 80069ec:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80069f0:	fa24 f303 	lsrgt.w	r3, r4, r3
 80069f4:	bfd6      	itet	le
 80069f6:	f1c3 0320 	rsble	r3, r3, #32
 80069fa:	ea47 0003 	orrgt.w	r0, r7, r3
 80069fe:	fa04 f003 	lslle.w	r0, r4, r3
 8006a02:	f7f9 fde7 	bl	80005d4 <__aeabi_ui2d>
 8006a06:	2201      	movs	r2, #1
 8006a08:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006a0c:	3e01      	subs	r6, #1
 8006a0e:	9212      	str	r2, [sp, #72]	@ 0x48
 8006a10:	e776      	b.n	8006900 <_dtoa_r+0x100>
 8006a12:	2301      	movs	r3, #1
 8006a14:	e7b7      	b.n	8006986 <_dtoa_r+0x186>
 8006a16:	9010      	str	r0, [sp, #64]	@ 0x40
 8006a18:	e7b6      	b.n	8006988 <_dtoa_r+0x188>
 8006a1a:	9b00      	ldr	r3, [sp, #0]
 8006a1c:	1bdb      	subs	r3, r3, r7
 8006a1e:	9300      	str	r3, [sp, #0]
 8006a20:	427b      	negs	r3, r7
 8006a22:	9308      	str	r3, [sp, #32]
 8006a24:	2300      	movs	r3, #0
 8006a26:	930d      	str	r3, [sp, #52]	@ 0x34
 8006a28:	e7c3      	b.n	80069b2 <_dtoa_r+0x1b2>
 8006a2a:	2301      	movs	r3, #1
 8006a2c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a2e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006a30:	eb07 0b03 	add.w	fp, r7, r3
 8006a34:	f10b 0301 	add.w	r3, fp, #1
 8006a38:	2b01      	cmp	r3, #1
 8006a3a:	9303      	str	r3, [sp, #12]
 8006a3c:	bfb8      	it	lt
 8006a3e:	2301      	movlt	r3, #1
 8006a40:	e006      	b.n	8006a50 <_dtoa_r+0x250>
 8006a42:	2301      	movs	r3, #1
 8006a44:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a46:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	dd28      	ble.n	8006a9e <_dtoa_r+0x29e>
 8006a4c:	469b      	mov	fp, r3
 8006a4e:	9303      	str	r3, [sp, #12]
 8006a50:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8006a54:	2100      	movs	r1, #0
 8006a56:	2204      	movs	r2, #4
 8006a58:	f102 0514 	add.w	r5, r2, #20
 8006a5c:	429d      	cmp	r5, r3
 8006a5e:	d926      	bls.n	8006aae <_dtoa_r+0x2ae>
 8006a60:	6041      	str	r1, [r0, #4]
 8006a62:	4648      	mov	r0, r9
 8006a64:	f000 fd9c 	bl	80075a0 <_Balloc>
 8006a68:	4682      	mov	sl, r0
 8006a6a:	2800      	cmp	r0, #0
 8006a6c:	d142      	bne.n	8006af4 <_dtoa_r+0x2f4>
 8006a6e:	4b1e      	ldr	r3, [pc, #120]	@ (8006ae8 <_dtoa_r+0x2e8>)
 8006a70:	4602      	mov	r2, r0
 8006a72:	f240 11af 	movw	r1, #431	@ 0x1af
 8006a76:	e6da      	b.n	800682e <_dtoa_r+0x2e>
 8006a78:	2300      	movs	r3, #0
 8006a7a:	e7e3      	b.n	8006a44 <_dtoa_r+0x244>
 8006a7c:	2300      	movs	r3, #0
 8006a7e:	e7d5      	b.n	8006a2c <_dtoa_r+0x22c>
 8006a80:	2401      	movs	r4, #1
 8006a82:	2300      	movs	r3, #0
 8006a84:	9307      	str	r3, [sp, #28]
 8006a86:	9409      	str	r4, [sp, #36]	@ 0x24
 8006a88:	f04f 3bff 	mov.w	fp, #4294967295
 8006a8c:	2200      	movs	r2, #0
 8006a8e:	f8cd b00c 	str.w	fp, [sp, #12]
 8006a92:	2312      	movs	r3, #18
 8006a94:	920c      	str	r2, [sp, #48]	@ 0x30
 8006a96:	e7db      	b.n	8006a50 <_dtoa_r+0x250>
 8006a98:	2301      	movs	r3, #1
 8006a9a:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a9c:	e7f4      	b.n	8006a88 <_dtoa_r+0x288>
 8006a9e:	f04f 0b01 	mov.w	fp, #1
 8006aa2:	f8cd b00c 	str.w	fp, [sp, #12]
 8006aa6:	465b      	mov	r3, fp
 8006aa8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8006aac:	e7d0      	b.n	8006a50 <_dtoa_r+0x250>
 8006aae:	3101      	adds	r1, #1
 8006ab0:	0052      	lsls	r2, r2, #1
 8006ab2:	e7d1      	b.n	8006a58 <_dtoa_r+0x258>
 8006ab4:	f3af 8000 	nop.w
 8006ab8:	636f4361 	.word	0x636f4361
 8006abc:	3fd287a7 	.word	0x3fd287a7
 8006ac0:	8b60c8b3 	.word	0x8b60c8b3
 8006ac4:	3fc68a28 	.word	0x3fc68a28
 8006ac8:	509f79fb 	.word	0x509f79fb
 8006acc:	3fd34413 	.word	0x3fd34413
 8006ad0:	0801db16 	.word	0x0801db16
 8006ad4:	0801db2d 	.word	0x0801db2d
 8006ad8:	7ff00000 	.word	0x7ff00000
 8006adc:	0801dae1 	.word	0x0801dae1
 8006ae0:	3ff80000 	.word	0x3ff80000
 8006ae4:	0801dce0 	.word	0x0801dce0
 8006ae8:	0801db85 	.word	0x0801db85
 8006aec:	0801db12 	.word	0x0801db12
 8006af0:	0801dae0 	.word	0x0801dae0
 8006af4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006af8:	6018      	str	r0, [r3, #0]
 8006afa:	9b03      	ldr	r3, [sp, #12]
 8006afc:	2b0e      	cmp	r3, #14
 8006afe:	f200 80a1 	bhi.w	8006c44 <_dtoa_r+0x444>
 8006b02:	2c00      	cmp	r4, #0
 8006b04:	f000 809e 	beq.w	8006c44 <_dtoa_r+0x444>
 8006b08:	2f00      	cmp	r7, #0
 8006b0a:	dd33      	ble.n	8006b74 <_dtoa_r+0x374>
 8006b0c:	4b9c      	ldr	r3, [pc, #624]	@ (8006d80 <_dtoa_r+0x580>)
 8006b0e:	f007 020f 	and.w	r2, r7, #15
 8006b12:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006b16:	ed93 7b00 	vldr	d7, [r3]
 8006b1a:	05f8      	lsls	r0, r7, #23
 8006b1c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8006b20:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006b24:	d516      	bpl.n	8006b54 <_dtoa_r+0x354>
 8006b26:	4b97      	ldr	r3, [pc, #604]	@ (8006d84 <_dtoa_r+0x584>)
 8006b28:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006b2c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006b30:	f7f9 fef4 	bl	800091c <__aeabi_ddiv>
 8006b34:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006b38:	f004 040f 	and.w	r4, r4, #15
 8006b3c:	2603      	movs	r6, #3
 8006b3e:	4d91      	ldr	r5, [pc, #580]	@ (8006d84 <_dtoa_r+0x584>)
 8006b40:	b954      	cbnz	r4, 8006b58 <_dtoa_r+0x358>
 8006b42:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006b46:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006b4a:	f7f9 fee7 	bl	800091c <__aeabi_ddiv>
 8006b4e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006b52:	e028      	b.n	8006ba6 <_dtoa_r+0x3a6>
 8006b54:	2602      	movs	r6, #2
 8006b56:	e7f2      	b.n	8006b3e <_dtoa_r+0x33e>
 8006b58:	07e1      	lsls	r1, r4, #31
 8006b5a:	d508      	bpl.n	8006b6e <_dtoa_r+0x36e>
 8006b5c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006b60:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006b64:	f7f9 fdb0 	bl	80006c8 <__aeabi_dmul>
 8006b68:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006b6c:	3601      	adds	r6, #1
 8006b6e:	1064      	asrs	r4, r4, #1
 8006b70:	3508      	adds	r5, #8
 8006b72:	e7e5      	b.n	8006b40 <_dtoa_r+0x340>
 8006b74:	f000 80af 	beq.w	8006cd6 <_dtoa_r+0x4d6>
 8006b78:	427c      	negs	r4, r7
 8006b7a:	4b81      	ldr	r3, [pc, #516]	@ (8006d80 <_dtoa_r+0x580>)
 8006b7c:	4d81      	ldr	r5, [pc, #516]	@ (8006d84 <_dtoa_r+0x584>)
 8006b7e:	f004 020f 	and.w	r2, r4, #15
 8006b82:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006b86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b8a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006b8e:	f7f9 fd9b 	bl	80006c8 <__aeabi_dmul>
 8006b92:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006b96:	1124      	asrs	r4, r4, #4
 8006b98:	2300      	movs	r3, #0
 8006b9a:	2602      	movs	r6, #2
 8006b9c:	2c00      	cmp	r4, #0
 8006b9e:	f040 808f 	bne.w	8006cc0 <_dtoa_r+0x4c0>
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d1d3      	bne.n	8006b4e <_dtoa_r+0x34e>
 8006ba6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006ba8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	f000 8094 	beq.w	8006cda <_dtoa_r+0x4da>
 8006bb2:	4b75      	ldr	r3, [pc, #468]	@ (8006d88 <_dtoa_r+0x588>)
 8006bb4:	2200      	movs	r2, #0
 8006bb6:	4620      	mov	r0, r4
 8006bb8:	4629      	mov	r1, r5
 8006bba:	f7f9 fff7 	bl	8000bac <__aeabi_dcmplt>
 8006bbe:	2800      	cmp	r0, #0
 8006bc0:	f000 808b 	beq.w	8006cda <_dtoa_r+0x4da>
 8006bc4:	9b03      	ldr	r3, [sp, #12]
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	f000 8087 	beq.w	8006cda <_dtoa_r+0x4da>
 8006bcc:	f1bb 0f00 	cmp.w	fp, #0
 8006bd0:	dd34      	ble.n	8006c3c <_dtoa_r+0x43c>
 8006bd2:	4620      	mov	r0, r4
 8006bd4:	4b6d      	ldr	r3, [pc, #436]	@ (8006d8c <_dtoa_r+0x58c>)
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	4629      	mov	r1, r5
 8006bda:	f7f9 fd75 	bl	80006c8 <__aeabi_dmul>
 8006bde:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006be2:	f107 38ff 	add.w	r8, r7, #4294967295
 8006be6:	3601      	adds	r6, #1
 8006be8:	465c      	mov	r4, fp
 8006bea:	4630      	mov	r0, r6
 8006bec:	f7f9 fd02 	bl	80005f4 <__aeabi_i2d>
 8006bf0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006bf4:	f7f9 fd68 	bl	80006c8 <__aeabi_dmul>
 8006bf8:	4b65      	ldr	r3, [pc, #404]	@ (8006d90 <_dtoa_r+0x590>)
 8006bfa:	2200      	movs	r2, #0
 8006bfc:	f7f9 fbae 	bl	800035c <__adddf3>
 8006c00:	4605      	mov	r5, r0
 8006c02:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006c06:	2c00      	cmp	r4, #0
 8006c08:	d16a      	bne.n	8006ce0 <_dtoa_r+0x4e0>
 8006c0a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006c0e:	4b61      	ldr	r3, [pc, #388]	@ (8006d94 <_dtoa_r+0x594>)
 8006c10:	2200      	movs	r2, #0
 8006c12:	f7f9 fba1 	bl	8000358 <__aeabi_dsub>
 8006c16:	4602      	mov	r2, r0
 8006c18:	460b      	mov	r3, r1
 8006c1a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006c1e:	462a      	mov	r2, r5
 8006c20:	4633      	mov	r3, r6
 8006c22:	f7f9 ffe1 	bl	8000be8 <__aeabi_dcmpgt>
 8006c26:	2800      	cmp	r0, #0
 8006c28:	f040 8298 	bne.w	800715c <_dtoa_r+0x95c>
 8006c2c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006c30:	462a      	mov	r2, r5
 8006c32:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006c36:	f7f9 ffb9 	bl	8000bac <__aeabi_dcmplt>
 8006c3a:	bb38      	cbnz	r0, 8006c8c <_dtoa_r+0x48c>
 8006c3c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8006c40:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006c44:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	f2c0 8157 	blt.w	8006efa <_dtoa_r+0x6fa>
 8006c4c:	2f0e      	cmp	r7, #14
 8006c4e:	f300 8154 	bgt.w	8006efa <_dtoa_r+0x6fa>
 8006c52:	4b4b      	ldr	r3, [pc, #300]	@ (8006d80 <_dtoa_r+0x580>)
 8006c54:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006c58:	ed93 7b00 	vldr	d7, [r3]
 8006c5c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	ed8d 7b00 	vstr	d7, [sp]
 8006c64:	f280 80e5 	bge.w	8006e32 <_dtoa_r+0x632>
 8006c68:	9b03      	ldr	r3, [sp, #12]
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	f300 80e1 	bgt.w	8006e32 <_dtoa_r+0x632>
 8006c70:	d10c      	bne.n	8006c8c <_dtoa_r+0x48c>
 8006c72:	4b48      	ldr	r3, [pc, #288]	@ (8006d94 <_dtoa_r+0x594>)
 8006c74:	2200      	movs	r2, #0
 8006c76:	ec51 0b17 	vmov	r0, r1, d7
 8006c7a:	f7f9 fd25 	bl	80006c8 <__aeabi_dmul>
 8006c7e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006c82:	f7f9 ffa7 	bl	8000bd4 <__aeabi_dcmpge>
 8006c86:	2800      	cmp	r0, #0
 8006c88:	f000 8266 	beq.w	8007158 <_dtoa_r+0x958>
 8006c8c:	2400      	movs	r4, #0
 8006c8e:	4625      	mov	r5, r4
 8006c90:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006c92:	4656      	mov	r6, sl
 8006c94:	ea6f 0803 	mvn.w	r8, r3
 8006c98:	2700      	movs	r7, #0
 8006c9a:	4621      	mov	r1, r4
 8006c9c:	4648      	mov	r0, r9
 8006c9e:	f000 fcbf 	bl	8007620 <_Bfree>
 8006ca2:	2d00      	cmp	r5, #0
 8006ca4:	f000 80bd 	beq.w	8006e22 <_dtoa_r+0x622>
 8006ca8:	b12f      	cbz	r7, 8006cb6 <_dtoa_r+0x4b6>
 8006caa:	42af      	cmp	r7, r5
 8006cac:	d003      	beq.n	8006cb6 <_dtoa_r+0x4b6>
 8006cae:	4639      	mov	r1, r7
 8006cb0:	4648      	mov	r0, r9
 8006cb2:	f000 fcb5 	bl	8007620 <_Bfree>
 8006cb6:	4629      	mov	r1, r5
 8006cb8:	4648      	mov	r0, r9
 8006cba:	f000 fcb1 	bl	8007620 <_Bfree>
 8006cbe:	e0b0      	b.n	8006e22 <_dtoa_r+0x622>
 8006cc0:	07e2      	lsls	r2, r4, #31
 8006cc2:	d505      	bpl.n	8006cd0 <_dtoa_r+0x4d0>
 8006cc4:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006cc8:	f7f9 fcfe 	bl	80006c8 <__aeabi_dmul>
 8006ccc:	3601      	adds	r6, #1
 8006cce:	2301      	movs	r3, #1
 8006cd0:	1064      	asrs	r4, r4, #1
 8006cd2:	3508      	adds	r5, #8
 8006cd4:	e762      	b.n	8006b9c <_dtoa_r+0x39c>
 8006cd6:	2602      	movs	r6, #2
 8006cd8:	e765      	b.n	8006ba6 <_dtoa_r+0x3a6>
 8006cda:	9c03      	ldr	r4, [sp, #12]
 8006cdc:	46b8      	mov	r8, r7
 8006cde:	e784      	b.n	8006bea <_dtoa_r+0x3ea>
 8006ce0:	4b27      	ldr	r3, [pc, #156]	@ (8006d80 <_dtoa_r+0x580>)
 8006ce2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006ce4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006ce8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006cec:	4454      	add	r4, sl
 8006cee:	2900      	cmp	r1, #0
 8006cf0:	d054      	beq.n	8006d9c <_dtoa_r+0x59c>
 8006cf2:	4929      	ldr	r1, [pc, #164]	@ (8006d98 <_dtoa_r+0x598>)
 8006cf4:	2000      	movs	r0, #0
 8006cf6:	f7f9 fe11 	bl	800091c <__aeabi_ddiv>
 8006cfa:	4633      	mov	r3, r6
 8006cfc:	462a      	mov	r2, r5
 8006cfe:	f7f9 fb2b 	bl	8000358 <__aeabi_dsub>
 8006d02:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006d06:	4656      	mov	r6, sl
 8006d08:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006d0c:	f7f9 ff8c 	bl	8000c28 <__aeabi_d2iz>
 8006d10:	4605      	mov	r5, r0
 8006d12:	f7f9 fc6f 	bl	80005f4 <__aeabi_i2d>
 8006d16:	4602      	mov	r2, r0
 8006d18:	460b      	mov	r3, r1
 8006d1a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006d1e:	f7f9 fb1b 	bl	8000358 <__aeabi_dsub>
 8006d22:	3530      	adds	r5, #48	@ 0x30
 8006d24:	4602      	mov	r2, r0
 8006d26:	460b      	mov	r3, r1
 8006d28:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006d2c:	f806 5b01 	strb.w	r5, [r6], #1
 8006d30:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006d34:	f7f9 ff3a 	bl	8000bac <__aeabi_dcmplt>
 8006d38:	2800      	cmp	r0, #0
 8006d3a:	d172      	bne.n	8006e22 <_dtoa_r+0x622>
 8006d3c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006d40:	4911      	ldr	r1, [pc, #68]	@ (8006d88 <_dtoa_r+0x588>)
 8006d42:	2000      	movs	r0, #0
 8006d44:	f7f9 fb08 	bl	8000358 <__aeabi_dsub>
 8006d48:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006d4c:	f7f9 ff2e 	bl	8000bac <__aeabi_dcmplt>
 8006d50:	2800      	cmp	r0, #0
 8006d52:	f040 80b4 	bne.w	8006ebe <_dtoa_r+0x6be>
 8006d56:	42a6      	cmp	r6, r4
 8006d58:	f43f af70 	beq.w	8006c3c <_dtoa_r+0x43c>
 8006d5c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006d60:	4b0a      	ldr	r3, [pc, #40]	@ (8006d8c <_dtoa_r+0x58c>)
 8006d62:	2200      	movs	r2, #0
 8006d64:	f7f9 fcb0 	bl	80006c8 <__aeabi_dmul>
 8006d68:	4b08      	ldr	r3, [pc, #32]	@ (8006d8c <_dtoa_r+0x58c>)
 8006d6a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006d6e:	2200      	movs	r2, #0
 8006d70:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006d74:	f7f9 fca8 	bl	80006c8 <__aeabi_dmul>
 8006d78:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006d7c:	e7c4      	b.n	8006d08 <_dtoa_r+0x508>
 8006d7e:	bf00      	nop
 8006d80:	0801dce0 	.word	0x0801dce0
 8006d84:	0801dcb8 	.word	0x0801dcb8
 8006d88:	3ff00000 	.word	0x3ff00000
 8006d8c:	40240000 	.word	0x40240000
 8006d90:	401c0000 	.word	0x401c0000
 8006d94:	40140000 	.word	0x40140000
 8006d98:	3fe00000 	.word	0x3fe00000
 8006d9c:	4631      	mov	r1, r6
 8006d9e:	4628      	mov	r0, r5
 8006da0:	f7f9 fc92 	bl	80006c8 <__aeabi_dmul>
 8006da4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006da8:	9413      	str	r4, [sp, #76]	@ 0x4c
 8006daa:	4656      	mov	r6, sl
 8006dac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006db0:	f7f9 ff3a 	bl	8000c28 <__aeabi_d2iz>
 8006db4:	4605      	mov	r5, r0
 8006db6:	f7f9 fc1d 	bl	80005f4 <__aeabi_i2d>
 8006dba:	4602      	mov	r2, r0
 8006dbc:	460b      	mov	r3, r1
 8006dbe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006dc2:	f7f9 fac9 	bl	8000358 <__aeabi_dsub>
 8006dc6:	3530      	adds	r5, #48	@ 0x30
 8006dc8:	f806 5b01 	strb.w	r5, [r6], #1
 8006dcc:	4602      	mov	r2, r0
 8006dce:	460b      	mov	r3, r1
 8006dd0:	42a6      	cmp	r6, r4
 8006dd2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006dd6:	f04f 0200 	mov.w	r2, #0
 8006dda:	d124      	bne.n	8006e26 <_dtoa_r+0x626>
 8006ddc:	4baf      	ldr	r3, [pc, #700]	@ (800709c <_dtoa_r+0x89c>)
 8006dde:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006de2:	f7f9 fabb 	bl	800035c <__adddf3>
 8006de6:	4602      	mov	r2, r0
 8006de8:	460b      	mov	r3, r1
 8006dea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006dee:	f7f9 fefb 	bl	8000be8 <__aeabi_dcmpgt>
 8006df2:	2800      	cmp	r0, #0
 8006df4:	d163      	bne.n	8006ebe <_dtoa_r+0x6be>
 8006df6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006dfa:	49a8      	ldr	r1, [pc, #672]	@ (800709c <_dtoa_r+0x89c>)
 8006dfc:	2000      	movs	r0, #0
 8006dfe:	f7f9 faab 	bl	8000358 <__aeabi_dsub>
 8006e02:	4602      	mov	r2, r0
 8006e04:	460b      	mov	r3, r1
 8006e06:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006e0a:	f7f9 fecf 	bl	8000bac <__aeabi_dcmplt>
 8006e0e:	2800      	cmp	r0, #0
 8006e10:	f43f af14 	beq.w	8006c3c <_dtoa_r+0x43c>
 8006e14:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006e16:	1e73      	subs	r3, r6, #1
 8006e18:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006e1a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006e1e:	2b30      	cmp	r3, #48	@ 0x30
 8006e20:	d0f8      	beq.n	8006e14 <_dtoa_r+0x614>
 8006e22:	4647      	mov	r7, r8
 8006e24:	e03b      	b.n	8006e9e <_dtoa_r+0x69e>
 8006e26:	4b9e      	ldr	r3, [pc, #632]	@ (80070a0 <_dtoa_r+0x8a0>)
 8006e28:	f7f9 fc4e 	bl	80006c8 <__aeabi_dmul>
 8006e2c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006e30:	e7bc      	b.n	8006dac <_dtoa_r+0x5ac>
 8006e32:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006e36:	4656      	mov	r6, sl
 8006e38:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006e3c:	4620      	mov	r0, r4
 8006e3e:	4629      	mov	r1, r5
 8006e40:	f7f9 fd6c 	bl	800091c <__aeabi_ddiv>
 8006e44:	f7f9 fef0 	bl	8000c28 <__aeabi_d2iz>
 8006e48:	4680      	mov	r8, r0
 8006e4a:	f7f9 fbd3 	bl	80005f4 <__aeabi_i2d>
 8006e4e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006e52:	f7f9 fc39 	bl	80006c8 <__aeabi_dmul>
 8006e56:	4602      	mov	r2, r0
 8006e58:	460b      	mov	r3, r1
 8006e5a:	4620      	mov	r0, r4
 8006e5c:	4629      	mov	r1, r5
 8006e5e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006e62:	f7f9 fa79 	bl	8000358 <__aeabi_dsub>
 8006e66:	f806 4b01 	strb.w	r4, [r6], #1
 8006e6a:	9d03      	ldr	r5, [sp, #12]
 8006e6c:	eba6 040a 	sub.w	r4, r6, sl
 8006e70:	42a5      	cmp	r5, r4
 8006e72:	4602      	mov	r2, r0
 8006e74:	460b      	mov	r3, r1
 8006e76:	d133      	bne.n	8006ee0 <_dtoa_r+0x6e0>
 8006e78:	f7f9 fa70 	bl	800035c <__adddf3>
 8006e7c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006e80:	4604      	mov	r4, r0
 8006e82:	460d      	mov	r5, r1
 8006e84:	f7f9 feb0 	bl	8000be8 <__aeabi_dcmpgt>
 8006e88:	b9c0      	cbnz	r0, 8006ebc <_dtoa_r+0x6bc>
 8006e8a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006e8e:	4620      	mov	r0, r4
 8006e90:	4629      	mov	r1, r5
 8006e92:	f7f9 fe81 	bl	8000b98 <__aeabi_dcmpeq>
 8006e96:	b110      	cbz	r0, 8006e9e <_dtoa_r+0x69e>
 8006e98:	f018 0f01 	tst.w	r8, #1
 8006e9c:	d10e      	bne.n	8006ebc <_dtoa_r+0x6bc>
 8006e9e:	9902      	ldr	r1, [sp, #8]
 8006ea0:	4648      	mov	r0, r9
 8006ea2:	f000 fbbd 	bl	8007620 <_Bfree>
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	7033      	strb	r3, [r6, #0]
 8006eaa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006eac:	3701      	adds	r7, #1
 8006eae:	601f      	str	r7, [r3, #0]
 8006eb0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	f000 824b 	beq.w	800734e <_dtoa_r+0xb4e>
 8006eb8:	601e      	str	r6, [r3, #0]
 8006eba:	e248      	b.n	800734e <_dtoa_r+0xb4e>
 8006ebc:	46b8      	mov	r8, r7
 8006ebe:	4633      	mov	r3, r6
 8006ec0:	461e      	mov	r6, r3
 8006ec2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006ec6:	2a39      	cmp	r2, #57	@ 0x39
 8006ec8:	d106      	bne.n	8006ed8 <_dtoa_r+0x6d8>
 8006eca:	459a      	cmp	sl, r3
 8006ecc:	d1f8      	bne.n	8006ec0 <_dtoa_r+0x6c0>
 8006ece:	2230      	movs	r2, #48	@ 0x30
 8006ed0:	f108 0801 	add.w	r8, r8, #1
 8006ed4:	f88a 2000 	strb.w	r2, [sl]
 8006ed8:	781a      	ldrb	r2, [r3, #0]
 8006eda:	3201      	adds	r2, #1
 8006edc:	701a      	strb	r2, [r3, #0]
 8006ede:	e7a0      	b.n	8006e22 <_dtoa_r+0x622>
 8006ee0:	4b6f      	ldr	r3, [pc, #444]	@ (80070a0 <_dtoa_r+0x8a0>)
 8006ee2:	2200      	movs	r2, #0
 8006ee4:	f7f9 fbf0 	bl	80006c8 <__aeabi_dmul>
 8006ee8:	2200      	movs	r2, #0
 8006eea:	2300      	movs	r3, #0
 8006eec:	4604      	mov	r4, r0
 8006eee:	460d      	mov	r5, r1
 8006ef0:	f7f9 fe52 	bl	8000b98 <__aeabi_dcmpeq>
 8006ef4:	2800      	cmp	r0, #0
 8006ef6:	d09f      	beq.n	8006e38 <_dtoa_r+0x638>
 8006ef8:	e7d1      	b.n	8006e9e <_dtoa_r+0x69e>
 8006efa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006efc:	2a00      	cmp	r2, #0
 8006efe:	f000 80ea 	beq.w	80070d6 <_dtoa_r+0x8d6>
 8006f02:	9a07      	ldr	r2, [sp, #28]
 8006f04:	2a01      	cmp	r2, #1
 8006f06:	f300 80cd 	bgt.w	80070a4 <_dtoa_r+0x8a4>
 8006f0a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006f0c:	2a00      	cmp	r2, #0
 8006f0e:	f000 80c1 	beq.w	8007094 <_dtoa_r+0x894>
 8006f12:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006f16:	9c08      	ldr	r4, [sp, #32]
 8006f18:	9e00      	ldr	r6, [sp, #0]
 8006f1a:	9a00      	ldr	r2, [sp, #0]
 8006f1c:	441a      	add	r2, r3
 8006f1e:	9200      	str	r2, [sp, #0]
 8006f20:	9a06      	ldr	r2, [sp, #24]
 8006f22:	2101      	movs	r1, #1
 8006f24:	441a      	add	r2, r3
 8006f26:	4648      	mov	r0, r9
 8006f28:	9206      	str	r2, [sp, #24]
 8006f2a:	f000 fc77 	bl	800781c <__i2b>
 8006f2e:	4605      	mov	r5, r0
 8006f30:	b166      	cbz	r6, 8006f4c <_dtoa_r+0x74c>
 8006f32:	9b06      	ldr	r3, [sp, #24]
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	dd09      	ble.n	8006f4c <_dtoa_r+0x74c>
 8006f38:	42b3      	cmp	r3, r6
 8006f3a:	9a00      	ldr	r2, [sp, #0]
 8006f3c:	bfa8      	it	ge
 8006f3e:	4633      	movge	r3, r6
 8006f40:	1ad2      	subs	r2, r2, r3
 8006f42:	9200      	str	r2, [sp, #0]
 8006f44:	9a06      	ldr	r2, [sp, #24]
 8006f46:	1af6      	subs	r6, r6, r3
 8006f48:	1ad3      	subs	r3, r2, r3
 8006f4a:	9306      	str	r3, [sp, #24]
 8006f4c:	9b08      	ldr	r3, [sp, #32]
 8006f4e:	b30b      	cbz	r3, 8006f94 <_dtoa_r+0x794>
 8006f50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	f000 80c6 	beq.w	80070e4 <_dtoa_r+0x8e4>
 8006f58:	2c00      	cmp	r4, #0
 8006f5a:	f000 80c0 	beq.w	80070de <_dtoa_r+0x8de>
 8006f5e:	4629      	mov	r1, r5
 8006f60:	4622      	mov	r2, r4
 8006f62:	4648      	mov	r0, r9
 8006f64:	f000 fd12 	bl	800798c <__pow5mult>
 8006f68:	9a02      	ldr	r2, [sp, #8]
 8006f6a:	4601      	mov	r1, r0
 8006f6c:	4605      	mov	r5, r0
 8006f6e:	4648      	mov	r0, r9
 8006f70:	f000 fc6a 	bl	8007848 <__multiply>
 8006f74:	9902      	ldr	r1, [sp, #8]
 8006f76:	4680      	mov	r8, r0
 8006f78:	4648      	mov	r0, r9
 8006f7a:	f000 fb51 	bl	8007620 <_Bfree>
 8006f7e:	9b08      	ldr	r3, [sp, #32]
 8006f80:	1b1b      	subs	r3, r3, r4
 8006f82:	9308      	str	r3, [sp, #32]
 8006f84:	f000 80b1 	beq.w	80070ea <_dtoa_r+0x8ea>
 8006f88:	9a08      	ldr	r2, [sp, #32]
 8006f8a:	4641      	mov	r1, r8
 8006f8c:	4648      	mov	r0, r9
 8006f8e:	f000 fcfd 	bl	800798c <__pow5mult>
 8006f92:	9002      	str	r0, [sp, #8]
 8006f94:	2101      	movs	r1, #1
 8006f96:	4648      	mov	r0, r9
 8006f98:	f000 fc40 	bl	800781c <__i2b>
 8006f9c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006f9e:	4604      	mov	r4, r0
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	f000 81d8 	beq.w	8007356 <_dtoa_r+0xb56>
 8006fa6:	461a      	mov	r2, r3
 8006fa8:	4601      	mov	r1, r0
 8006faa:	4648      	mov	r0, r9
 8006fac:	f000 fcee 	bl	800798c <__pow5mult>
 8006fb0:	9b07      	ldr	r3, [sp, #28]
 8006fb2:	2b01      	cmp	r3, #1
 8006fb4:	4604      	mov	r4, r0
 8006fb6:	f300 809f 	bgt.w	80070f8 <_dtoa_r+0x8f8>
 8006fba:	9b04      	ldr	r3, [sp, #16]
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	f040 8097 	bne.w	80070f0 <_dtoa_r+0x8f0>
 8006fc2:	9b05      	ldr	r3, [sp, #20]
 8006fc4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	f040 8093 	bne.w	80070f4 <_dtoa_r+0x8f4>
 8006fce:	9b05      	ldr	r3, [sp, #20]
 8006fd0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006fd4:	0d1b      	lsrs	r3, r3, #20
 8006fd6:	051b      	lsls	r3, r3, #20
 8006fd8:	b133      	cbz	r3, 8006fe8 <_dtoa_r+0x7e8>
 8006fda:	9b00      	ldr	r3, [sp, #0]
 8006fdc:	3301      	adds	r3, #1
 8006fde:	9300      	str	r3, [sp, #0]
 8006fe0:	9b06      	ldr	r3, [sp, #24]
 8006fe2:	3301      	adds	r3, #1
 8006fe4:	9306      	str	r3, [sp, #24]
 8006fe6:	2301      	movs	r3, #1
 8006fe8:	9308      	str	r3, [sp, #32]
 8006fea:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	f000 81b8 	beq.w	8007362 <_dtoa_r+0xb62>
 8006ff2:	6923      	ldr	r3, [r4, #16]
 8006ff4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006ff8:	6918      	ldr	r0, [r3, #16]
 8006ffa:	f000 fbc3 	bl	8007784 <__hi0bits>
 8006ffe:	f1c0 0020 	rsb	r0, r0, #32
 8007002:	9b06      	ldr	r3, [sp, #24]
 8007004:	4418      	add	r0, r3
 8007006:	f010 001f 	ands.w	r0, r0, #31
 800700a:	f000 8082 	beq.w	8007112 <_dtoa_r+0x912>
 800700e:	f1c0 0320 	rsb	r3, r0, #32
 8007012:	2b04      	cmp	r3, #4
 8007014:	dd73      	ble.n	80070fe <_dtoa_r+0x8fe>
 8007016:	9b00      	ldr	r3, [sp, #0]
 8007018:	f1c0 001c 	rsb	r0, r0, #28
 800701c:	4403      	add	r3, r0
 800701e:	9300      	str	r3, [sp, #0]
 8007020:	9b06      	ldr	r3, [sp, #24]
 8007022:	4403      	add	r3, r0
 8007024:	4406      	add	r6, r0
 8007026:	9306      	str	r3, [sp, #24]
 8007028:	9b00      	ldr	r3, [sp, #0]
 800702a:	2b00      	cmp	r3, #0
 800702c:	dd05      	ble.n	800703a <_dtoa_r+0x83a>
 800702e:	9902      	ldr	r1, [sp, #8]
 8007030:	461a      	mov	r2, r3
 8007032:	4648      	mov	r0, r9
 8007034:	f000 fd04 	bl	8007a40 <__lshift>
 8007038:	9002      	str	r0, [sp, #8]
 800703a:	9b06      	ldr	r3, [sp, #24]
 800703c:	2b00      	cmp	r3, #0
 800703e:	dd05      	ble.n	800704c <_dtoa_r+0x84c>
 8007040:	4621      	mov	r1, r4
 8007042:	461a      	mov	r2, r3
 8007044:	4648      	mov	r0, r9
 8007046:	f000 fcfb 	bl	8007a40 <__lshift>
 800704a:	4604      	mov	r4, r0
 800704c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800704e:	2b00      	cmp	r3, #0
 8007050:	d061      	beq.n	8007116 <_dtoa_r+0x916>
 8007052:	9802      	ldr	r0, [sp, #8]
 8007054:	4621      	mov	r1, r4
 8007056:	f000 fd5f 	bl	8007b18 <__mcmp>
 800705a:	2800      	cmp	r0, #0
 800705c:	da5b      	bge.n	8007116 <_dtoa_r+0x916>
 800705e:	2300      	movs	r3, #0
 8007060:	9902      	ldr	r1, [sp, #8]
 8007062:	220a      	movs	r2, #10
 8007064:	4648      	mov	r0, r9
 8007066:	f000 fafd 	bl	8007664 <__multadd>
 800706a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800706c:	9002      	str	r0, [sp, #8]
 800706e:	f107 38ff 	add.w	r8, r7, #4294967295
 8007072:	2b00      	cmp	r3, #0
 8007074:	f000 8177 	beq.w	8007366 <_dtoa_r+0xb66>
 8007078:	4629      	mov	r1, r5
 800707a:	2300      	movs	r3, #0
 800707c:	220a      	movs	r2, #10
 800707e:	4648      	mov	r0, r9
 8007080:	f000 faf0 	bl	8007664 <__multadd>
 8007084:	f1bb 0f00 	cmp.w	fp, #0
 8007088:	4605      	mov	r5, r0
 800708a:	dc6f      	bgt.n	800716c <_dtoa_r+0x96c>
 800708c:	9b07      	ldr	r3, [sp, #28]
 800708e:	2b02      	cmp	r3, #2
 8007090:	dc49      	bgt.n	8007126 <_dtoa_r+0x926>
 8007092:	e06b      	b.n	800716c <_dtoa_r+0x96c>
 8007094:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007096:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800709a:	e73c      	b.n	8006f16 <_dtoa_r+0x716>
 800709c:	3fe00000 	.word	0x3fe00000
 80070a0:	40240000 	.word	0x40240000
 80070a4:	9b03      	ldr	r3, [sp, #12]
 80070a6:	1e5c      	subs	r4, r3, #1
 80070a8:	9b08      	ldr	r3, [sp, #32]
 80070aa:	42a3      	cmp	r3, r4
 80070ac:	db09      	blt.n	80070c2 <_dtoa_r+0x8c2>
 80070ae:	1b1c      	subs	r4, r3, r4
 80070b0:	9b03      	ldr	r3, [sp, #12]
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	f6bf af30 	bge.w	8006f18 <_dtoa_r+0x718>
 80070b8:	9b00      	ldr	r3, [sp, #0]
 80070ba:	9a03      	ldr	r2, [sp, #12]
 80070bc:	1a9e      	subs	r6, r3, r2
 80070be:	2300      	movs	r3, #0
 80070c0:	e72b      	b.n	8006f1a <_dtoa_r+0x71a>
 80070c2:	9b08      	ldr	r3, [sp, #32]
 80070c4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80070c6:	9408      	str	r4, [sp, #32]
 80070c8:	1ae3      	subs	r3, r4, r3
 80070ca:	441a      	add	r2, r3
 80070cc:	9e00      	ldr	r6, [sp, #0]
 80070ce:	9b03      	ldr	r3, [sp, #12]
 80070d0:	920d      	str	r2, [sp, #52]	@ 0x34
 80070d2:	2400      	movs	r4, #0
 80070d4:	e721      	b.n	8006f1a <_dtoa_r+0x71a>
 80070d6:	9c08      	ldr	r4, [sp, #32]
 80070d8:	9e00      	ldr	r6, [sp, #0]
 80070da:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80070dc:	e728      	b.n	8006f30 <_dtoa_r+0x730>
 80070de:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80070e2:	e751      	b.n	8006f88 <_dtoa_r+0x788>
 80070e4:	9a08      	ldr	r2, [sp, #32]
 80070e6:	9902      	ldr	r1, [sp, #8]
 80070e8:	e750      	b.n	8006f8c <_dtoa_r+0x78c>
 80070ea:	f8cd 8008 	str.w	r8, [sp, #8]
 80070ee:	e751      	b.n	8006f94 <_dtoa_r+0x794>
 80070f0:	2300      	movs	r3, #0
 80070f2:	e779      	b.n	8006fe8 <_dtoa_r+0x7e8>
 80070f4:	9b04      	ldr	r3, [sp, #16]
 80070f6:	e777      	b.n	8006fe8 <_dtoa_r+0x7e8>
 80070f8:	2300      	movs	r3, #0
 80070fa:	9308      	str	r3, [sp, #32]
 80070fc:	e779      	b.n	8006ff2 <_dtoa_r+0x7f2>
 80070fe:	d093      	beq.n	8007028 <_dtoa_r+0x828>
 8007100:	9a00      	ldr	r2, [sp, #0]
 8007102:	331c      	adds	r3, #28
 8007104:	441a      	add	r2, r3
 8007106:	9200      	str	r2, [sp, #0]
 8007108:	9a06      	ldr	r2, [sp, #24]
 800710a:	441a      	add	r2, r3
 800710c:	441e      	add	r6, r3
 800710e:	9206      	str	r2, [sp, #24]
 8007110:	e78a      	b.n	8007028 <_dtoa_r+0x828>
 8007112:	4603      	mov	r3, r0
 8007114:	e7f4      	b.n	8007100 <_dtoa_r+0x900>
 8007116:	9b03      	ldr	r3, [sp, #12]
 8007118:	2b00      	cmp	r3, #0
 800711a:	46b8      	mov	r8, r7
 800711c:	dc20      	bgt.n	8007160 <_dtoa_r+0x960>
 800711e:	469b      	mov	fp, r3
 8007120:	9b07      	ldr	r3, [sp, #28]
 8007122:	2b02      	cmp	r3, #2
 8007124:	dd1e      	ble.n	8007164 <_dtoa_r+0x964>
 8007126:	f1bb 0f00 	cmp.w	fp, #0
 800712a:	f47f adb1 	bne.w	8006c90 <_dtoa_r+0x490>
 800712e:	4621      	mov	r1, r4
 8007130:	465b      	mov	r3, fp
 8007132:	2205      	movs	r2, #5
 8007134:	4648      	mov	r0, r9
 8007136:	f000 fa95 	bl	8007664 <__multadd>
 800713a:	4601      	mov	r1, r0
 800713c:	4604      	mov	r4, r0
 800713e:	9802      	ldr	r0, [sp, #8]
 8007140:	f000 fcea 	bl	8007b18 <__mcmp>
 8007144:	2800      	cmp	r0, #0
 8007146:	f77f ada3 	ble.w	8006c90 <_dtoa_r+0x490>
 800714a:	4656      	mov	r6, sl
 800714c:	2331      	movs	r3, #49	@ 0x31
 800714e:	f806 3b01 	strb.w	r3, [r6], #1
 8007152:	f108 0801 	add.w	r8, r8, #1
 8007156:	e59f      	b.n	8006c98 <_dtoa_r+0x498>
 8007158:	9c03      	ldr	r4, [sp, #12]
 800715a:	46b8      	mov	r8, r7
 800715c:	4625      	mov	r5, r4
 800715e:	e7f4      	b.n	800714a <_dtoa_r+0x94a>
 8007160:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8007164:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007166:	2b00      	cmp	r3, #0
 8007168:	f000 8101 	beq.w	800736e <_dtoa_r+0xb6e>
 800716c:	2e00      	cmp	r6, #0
 800716e:	dd05      	ble.n	800717c <_dtoa_r+0x97c>
 8007170:	4629      	mov	r1, r5
 8007172:	4632      	mov	r2, r6
 8007174:	4648      	mov	r0, r9
 8007176:	f000 fc63 	bl	8007a40 <__lshift>
 800717a:	4605      	mov	r5, r0
 800717c:	9b08      	ldr	r3, [sp, #32]
 800717e:	2b00      	cmp	r3, #0
 8007180:	d05c      	beq.n	800723c <_dtoa_r+0xa3c>
 8007182:	6869      	ldr	r1, [r5, #4]
 8007184:	4648      	mov	r0, r9
 8007186:	f000 fa0b 	bl	80075a0 <_Balloc>
 800718a:	4606      	mov	r6, r0
 800718c:	b928      	cbnz	r0, 800719a <_dtoa_r+0x99a>
 800718e:	4b82      	ldr	r3, [pc, #520]	@ (8007398 <_dtoa_r+0xb98>)
 8007190:	4602      	mov	r2, r0
 8007192:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007196:	f7ff bb4a 	b.w	800682e <_dtoa_r+0x2e>
 800719a:	692a      	ldr	r2, [r5, #16]
 800719c:	3202      	adds	r2, #2
 800719e:	0092      	lsls	r2, r2, #2
 80071a0:	f105 010c 	add.w	r1, r5, #12
 80071a4:	300c      	adds	r0, #12
 80071a6:	f001 ff69 	bl	800907c <memcpy>
 80071aa:	2201      	movs	r2, #1
 80071ac:	4631      	mov	r1, r6
 80071ae:	4648      	mov	r0, r9
 80071b0:	f000 fc46 	bl	8007a40 <__lshift>
 80071b4:	f10a 0301 	add.w	r3, sl, #1
 80071b8:	9300      	str	r3, [sp, #0]
 80071ba:	eb0a 030b 	add.w	r3, sl, fp
 80071be:	9308      	str	r3, [sp, #32]
 80071c0:	9b04      	ldr	r3, [sp, #16]
 80071c2:	f003 0301 	and.w	r3, r3, #1
 80071c6:	462f      	mov	r7, r5
 80071c8:	9306      	str	r3, [sp, #24]
 80071ca:	4605      	mov	r5, r0
 80071cc:	9b00      	ldr	r3, [sp, #0]
 80071ce:	9802      	ldr	r0, [sp, #8]
 80071d0:	4621      	mov	r1, r4
 80071d2:	f103 3bff 	add.w	fp, r3, #4294967295
 80071d6:	f7ff fa8b 	bl	80066f0 <quorem>
 80071da:	4603      	mov	r3, r0
 80071dc:	3330      	adds	r3, #48	@ 0x30
 80071de:	9003      	str	r0, [sp, #12]
 80071e0:	4639      	mov	r1, r7
 80071e2:	9802      	ldr	r0, [sp, #8]
 80071e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80071e6:	f000 fc97 	bl	8007b18 <__mcmp>
 80071ea:	462a      	mov	r2, r5
 80071ec:	9004      	str	r0, [sp, #16]
 80071ee:	4621      	mov	r1, r4
 80071f0:	4648      	mov	r0, r9
 80071f2:	f000 fcad 	bl	8007b50 <__mdiff>
 80071f6:	68c2      	ldr	r2, [r0, #12]
 80071f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071fa:	4606      	mov	r6, r0
 80071fc:	bb02      	cbnz	r2, 8007240 <_dtoa_r+0xa40>
 80071fe:	4601      	mov	r1, r0
 8007200:	9802      	ldr	r0, [sp, #8]
 8007202:	f000 fc89 	bl	8007b18 <__mcmp>
 8007206:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007208:	4602      	mov	r2, r0
 800720a:	4631      	mov	r1, r6
 800720c:	4648      	mov	r0, r9
 800720e:	920c      	str	r2, [sp, #48]	@ 0x30
 8007210:	9309      	str	r3, [sp, #36]	@ 0x24
 8007212:	f000 fa05 	bl	8007620 <_Bfree>
 8007216:	9b07      	ldr	r3, [sp, #28]
 8007218:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800721a:	9e00      	ldr	r6, [sp, #0]
 800721c:	ea42 0103 	orr.w	r1, r2, r3
 8007220:	9b06      	ldr	r3, [sp, #24]
 8007222:	4319      	orrs	r1, r3
 8007224:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007226:	d10d      	bne.n	8007244 <_dtoa_r+0xa44>
 8007228:	2b39      	cmp	r3, #57	@ 0x39
 800722a:	d027      	beq.n	800727c <_dtoa_r+0xa7c>
 800722c:	9a04      	ldr	r2, [sp, #16]
 800722e:	2a00      	cmp	r2, #0
 8007230:	dd01      	ble.n	8007236 <_dtoa_r+0xa36>
 8007232:	9b03      	ldr	r3, [sp, #12]
 8007234:	3331      	adds	r3, #49	@ 0x31
 8007236:	f88b 3000 	strb.w	r3, [fp]
 800723a:	e52e      	b.n	8006c9a <_dtoa_r+0x49a>
 800723c:	4628      	mov	r0, r5
 800723e:	e7b9      	b.n	80071b4 <_dtoa_r+0x9b4>
 8007240:	2201      	movs	r2, #1
 8007242:	e7e2      	b.n	800720a <_dtoa_r+0xa0a>
 8007244:	9904      	ldr	r1, [sp, #16]
 8007246:	2900      	cmp	r1, #0
 8007248:	db04      	blt.n	8007254 <_dtoa_r+0xa54>
 800724a:	9807      	ldr	r0, [sp, #28]
 800724c:	4301      	orrs	r1, r0
 800724e:	9806      	ldr	r0, [sp, #24]
 8007250:	4301      	orrs	r1, r0
 8007252:	d120      	bne.n	8007296 <_dtoa_r+0xa96>
 8007254:	2a00      	cmp	r2, #0
 8007256:	ddee      	ble.n	8007236 <_dtoa_r+0xa36>
 8007258:	9902      	ldr	r1, [sp, #8]
 800725a:	9300      	str	r3, [sp, #0]
 800725c:	2201      	movs	r2, #1
 800725e:	4648      	mov	r0, r9
 8007260:	f000 fbee 	bl	8007a40 <__lshift>
 8007264:	4621      	mov	r1, r4
 8007266:	9002      	str	r0, [sp, #8]
 8007268:	f000 fc56 	bl	8007b18 <__mcmp>
 800726c:	2800      	cmp	r0, #0
 800726e:	9b00      	ldr	r3, [sp, #0]
 8007270:	dc02      	bgt.n	8007278 <_dtoa_r+0xa78>
 8007272:	d1e0      	bne.n	8007236 <_dtoa_r+0xa36>
 8007274:	07da      	lsls	r2, r3, #31
 8007276:	d5de      	bpl.n	8007236 <_dtoa_r+0xa36>
 8007278:	2b39      	cmp	r3, #57	@ 0x39
 800727a:	d1da      	bne.n	8007232 <_dtoa_r+0xa32>
 800727c:	2339      	movs	r3, #57	@ 0x39
 800727e:	f88b 3000 	strb.w	r3, [fp]
 8007282:	4633      	mov	r3, r6
 8007284:	461e      	mov	r6, r3
 8007286:	3b01      	subs	r3, #1
 8007288:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800728c:	2a39      	cmp	r2, #57	@ 0x39
 800728e:	d04e      	beq.n	800732e <_dtoa_r+0xb2e>
 8007290:	3201      	adds	r2, #1
 8007292:	701a      	strb	r2, [r3, #0]
 8007294:	e501      	b.n	8006c9a <_dtoa_r+0x49a>
 8007296:	2a00      	cmp	r2, #0
 8007298:	dd03      	ble.n	80072a2 <_dtoa_r+0xaa2>
 800729a:	2b39      	cmp	r3, #57	@ 0x39
 800729c:	d0ee      	beq.n	800727c <_dtoa_r+0xa7c>
 800729e:	3301      	adds	r3, #1
 80072a0:	e7c9      	b.n	8007236 <_dtoa_r+0xa36>
 80072a2:	9a00      	ldr	r2, [sp, #0]
 80072a4:	9908      	ldr	r1, [sp, #32]
 80072a6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80072aa:	428a      	cmp	r2, r1
 80072ac:	d028      	beq.n	8007300 <_dtoa_r+0xb00>
 80072ae:	9902      	ldr	r1, [sp, #8]
 80072b0:	2300      	movs	r3, #0
 80072b2:	220a      	movs	r2, #10
 80072b4:	4648      	mov	r0, r9
 80072b6:	f000 f9d5 	bl	8007664 <__multadd>
 80072ba:	42af      	cmp	r7, r5
 80072bc:	9002      	str	r0, [sp, #8]
 80072be:	f04f 0300 	mov.w	r3, #0
 80072c2:	f04f 020a 	mov.w	r2, #10
 80072c6:	4639      	mov	r1, r7
 80072c8:	4648      	mov	r0, r9
 80072ca:	d107      	bne.n	80072dc <_dtoa_r+0xadc>
 80072cc:	f000 f9ca 	bl	8007664 <__multadd>
 80072d0:	4607      	mov	r7, r0
 80072d2:	4605      	mov	r5, r0
 80072d4:	9b00      	ldr	r3, [sp, #0]
 80072d6:	3301      	adds	r3, #1
 80072d8:	9300      	str	r3, [sp, #0]
 80072da:	e777      	b.n	80071cc <_dtoa_r+0x9cc>
 80072dc:	f000 f9c2 	bl	8007664 <__multadd>
 80072e0:	4629      	mov	r1, r5
 80072e2:	4607      	mov	r7, r0
 80072e4:	2300      	movs	r3, #0
 80072e6:	220a      	movs	r2, #10
 80072e8:	4648      	mov	r0, r9
 80072ea:	f000 f9bb 	bl	8007664 <__multadd>
 80072ee:	4605      	mov	r5, r0
 80072f0:	e7f0      	b.n	80072d4 <_dtoa_r+0xad4>
 80072f2:	f1bb 0f00 	cmp.w	fp, #0
 80072f6:	bfcc      	ite	gt
 80072f8:	465e      	movgt	r6, fp
 80072fa:	2601      	movle	r6, #1
 80072fc:	4456      	add	r6, sl
 80072fe:	2700      	movs	r7, #0
 8007300:	9902      	ldr	r1, [sp, #8]
 8007302:	9300      	str	r3, [sp, #0]
 8007304:	2201      	movs	r2, #1
 8007306:	4648      	mov	r0, r9
 8007308:	f000 fb9a 	bl	8007a40 <__lshift>
 800730c:	4621      	mov	r1, r4
 800730e:	9002      	str	r0, [sp, #8]
 8007310:	f000 fc02 	bl	8007b18 <__mcmp>
 8007314:	2800      	cmp	r0, #0
 8007316:	dcb4      	bgt.n	8007282 <_dtoa_r+0xa82>
 8007318:	d102      	bne.n	8007320 <_dtoa_r+0xb20>
 800731a:	9b00      	ldr	r3, [sp, #0]
 800731c:	07db      	lsls	r3, r3, #31
 800731e:	d4b0      	bmi.n	8007282 <_dtoa_r+0xa82>
 8007320:	4633      	mov	r3, r6
 8007322:	461e      	mov	r6, r3
 8007324:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007328:	2a30      	cmp	r2, #48	@ 0x30
 800732a:	d0fa      	beq.n	8007322 <_dtoa_r+0xb22>
 800732c:	e4b5      	b.n	8006c9a <_dtoa_r+0x49a>
 800732e:	459a      	cmp	sl, r3
 8007330:	d1a8      	bne.n	8007284 <_dtoa_r+0xa84>
 8007332:	2331      	movs	r3, #49	@ 0x31
 8007334:	f108 0801 	add.w	r8, r8, #1
 8007338:	f88a 3000 	strb.w	r3, [sl]
 800733c:	e4ad      	b.n	8006c9a <_dtoa_r+0x49a>
 800733e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007340:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800739c <_dtoa_r+0xb9c>
 8007344:	b11b      	cbz	r3, 800734e <_dtoa_r+0xb4e>
 8007346:	f10a 0308 	add.w	r3, sl, #8
 800734a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800734c:	6013      	str	r3, [r2, #0]
 800734e:	4650      	mov	r0, sl
 8007350:	b017      	add	sp, #92	@ 0x5c
 8007352:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007356:	9b07      	ldr	r3, [sp, #28]
 8007358:	2b01      	cmp	r3, #1
 800735a:	f77f ae2e 	ble.w	8006fba <_dtoa_r+0x7ba>
 800735e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007360:	9308      	str	r3, [sp, #32]
 8007362:	2001      	movs	r0, #1
 8007364:	e64d      	b.n	8007002 <_dtoa_r+0x802>
 8007366:	f1bb 0f00 	cmp.w	fp, #0
 800736a:	f77f aed9 	ble.w	8007120 <_dtoa_r+0x920>
 800736e:	4656      	mov	r6, sl
 8007370:	9802      	ldr	r0, [sp, #8]
 8007372:	4621      	mov	r1, r4
 8007374:	f7ff f9bc 	bl	80066f0 <quorem>
 8007378:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800737c:	f806 3b01 	strb.w	r3, [r6], #1
 8007380:	eba6 020a 	sub.w	r2, r6, sl
 8007384:	4593      	cmp	fp, r2
 8007386:	ddb4      	ble.n	80072f2 <_dtoa_r+0xaf2>
 8007388:	9902      	ldr	r1, [sp, #8]
 800738a:	2300      	movs	r3, #0
 800738c:	220a      	movs	r2, #10
 800738e:	4648      	mov	r0, r9
 8007390:	f000 f968 	bl	8007664 <__multadd>
 8007394:	9002      	str	r0, [sp, #8]
 8007396:	e7eb      	b.n	8007370 <_dtoa_r+0xb70>
 8007398:	0801db85 	.word	0x0801db85
 800739c:	0801db09 	.word	0x0801db09

080073a0 <_free_r>:
 80073a0:	b538      	push	{r3, r4, r5, lr}
 80073a2:	4605      	mov	r5, r0
 80073a4:	2900      	cmp	r1, #0
 80073a6:	d041      	beq.n	800742c <_free_r+0x8c>
 80073a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80073ac:	1f0c      	subs	r4, r1, #4
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	bfb8      	it	lt
 80073b2:	18e4      	addlt	r4, r4, r3
 80073b4:	f000 f8e8 	bl	8007588 <__malloc_lock>
 80073b8:	4a1d      	ldr	r2, [pc, #116]	@ (8007430 <_free_r+0x90>)
 80073ba:	6813      	ldr	r3, [r2, #0]
 80073bc:	b933      	cbnz	r3, 80073cc <_free_r+0x2c>
 80073be:	6063      	str	r3, [r4, #4]
 80073c0:	6014      	str	r4, [r2, #0]
 80073c2:	4628      	mov	r0, r5
 80073c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80073c8:	f000 b8e4 	b.w	8007594 <__malloc_unlock>
 80073cc:	42a3      	cmp	r3, r4
 80073ce:	d908      	bls.n	80073e2 <_free_r+0x42>
 80073d0:	6820      	ldr	r0, [r4, #0]
 80073d2:	1821      	adds	r1, r4, r0
 80073d4:	428b      	cmp	r3, r1
 80073d6:	bf01      	itttt	eq
 80073d8:	6819      	ldreq	r1, [r3, #0]
 80073da:	685b      	ldreq	r3, [r3, #4]
 80073dc:	1809      	addeq	r1, r1, r0
 80073de:	6021      	streq	r1, [r4, #0]
 80073e0:	e7ed      	b.n	80073be <_free_r+0x1e>
 80073e2:	461a      	mov	r2, r3
 80073e4:	685b      	ldr	r3, [r3, #4]
 80073e6:	b10b      	cbz	r3, 80073ec <_free_r+0x4c>
 80073e8:	42a3      	cmp	r3, r4
 80073ea:	d9fa      	bls.n	80073e2 <_free_r+0x42>
 80073ec:	6811      	ldr	r1, [r2, #0]
 80073ee:	1850      	adds	r0, r2, r1
 80073f0:	42a0      	cmp	r0, r4
 80073f2:	d10b      	bne.n	800740c <_free_r+0x6c>
 80073f4:	6820      	ldr	r0, [r4, #0]
 80073f6:	4401      	add	r1, r0
 80073f8:	1850      	adds	r0, r2, r1
 80073fa:	4283      	cmp	r3, r0
 80073fc:	6011      	str	r1, [r2, #0]
 80073fe:	d1e0      	bne.n	80073c2 <_free_r+0x22>
 8007400:	6818      	ldr	r0, [r3, #0]
 8007402:	685b      	ldr	r3, [r3, #4]
 8007404:	6053      	str	r3, [r2, #4]
 8007406:	4408      	add	r0, r1
 8007408:	6010      	str	r0, [r2, #0]
 800740a:	e7da      	b.n	80073c2 <_free_r+0x22>
 800740c:	d902      	bls.n	8007414 <_free_r+0x74>
 800740e:	230c      	movs	r3, #12
 8007410:	602b      	str	r3, [r5, #0]
 8007412:	e7d6      	b.n	80073c2 <_free_r+0x22>
 8007414:	6820      	ldr	r0, [r4, #0]
 8007416:	1821      	adds	r1, r4, r0
 8007418:	428b      	cmp	r3, r1
 800741a:	bf04      	itt	eq
 800741c:	6819      	ldreq	r1, [r3, #0]
 800741e:	685b      	ldreq	r3, [r3, #4]
 8007420:	6063      	str	r3, [r4, #4]
 8007422:	bf04      	itt	eq
 8007424:	1809      	addeq	r1, r1, r0
 8007426:	6021      	streq	r1, [r4, #0]
 8007428:	6054      	str	r4, [r2, #4]
 800742a:	e7ca      	b.n	80073c2 <_free_r+0x22>
 800742c:	bd38      	pop	{r3, r4, r5, pc}
 800742e:	bf00      	nop
 8007430:	200020e0 	.word	0x200020e0

08007434 <malloc>:
 8007434:	4b02      	ldr	r3, [pc, #8]	@ (8007440 <malloc+0xc>)
 8007436:	4601      	mov	r1, r0
 8007438:	6818      	ldr	r0, [r3, #0]
 800743a:	f000 b825 	b.w	8007488 <_malloc_r>
 800743e:	bf00      	nop
 8007440:	20000018 	.word	0x20000018

08007444 <sbrk_aligned>:
 8007444:	b570      	push	{r4, r5, r6, lr}
 8007446:	4e0f      	ldr	r6, [pc, #60]	@ (8007484 <sbrk_aligned+0x40>)
 8007448:	460c      	mov	r4, r1
 800744a:	6831      	ldr	r1, [r6, #0]
 800744c:	4605      	mov	r5, r0
 800744e:	b911      	cbnz	r1, 8007456 <sbrk_aligned+0x12>
 8007450:	f001 fe04 	bl	800905c <_sbrk_r>
 8007454:	6030      	str	r0, [r6, #0]
 8007456:	4621      	mov	r1, r4
 8007458:	4628      	mov	r0, r5
 800745a:	f001 fdff 	bl	800905c <_sbrk_r>
 800745e:	1c43      	adds	r3, r0, #1
 8007460:	d103      	bne.n	800746a <sbrk_aligned+0x26>
 8007462:	f04f 34ff 	mov.w	r4, #4294967295
 8007466:	4620      	mov	r0, r4
 8007468:	bd70      	pop	{r4, r5, r6, pc}
 800746a:	1cc4      	adds	r4, r0, #3
 800746c:	f024 0403 	bic.w	r4, r4, #3
 8007470:	42a0      	cmp	r0, r4
 8007472:	d0f8      	beq.n	8007466 <sbrk_aligned+0x22>
 8007474:	1a21      	subs	r1, r4, r0
 8007476:	4628      	mov	r0, r5
 8007478:	f001 fdf0 	bl	800905c <_sbrk_r>
 800747c:	3001      	adds	r0, #1
 800747e:	d1f2      	bne.n	8007466 <sbrk_aligned+0x22>
 8007480:	e7ef      	b.n	8007462 <sbrk_aligned+0x1e>
 8007482:	bf00      	nop
 8007484:	200020dc 	.word	0x200020dc

08007488 <_malloc_r>:
 8007488:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800748c:	1ccd      	adds	r5, r1, #3
 800748e:	f025 0503 	bic.w	r5, r5, #3
 8007492:	3508      	adds	r5, #8
 8007494:	2d0c      	cmp	r5, #12
 8007496:	bf38      	it	cc
 8007498:	250c      	movcc	r5, #12
 800749a:	2d00      	cmp	r5, #0
 800749c:	4606      	mov	r6, r0
 800749e:	db01      	blt.n	80074a4 <_malloc_r+0x1c>
 80074a0:	42a9      	cmp	r1, r5
 80074a2:	d904      	bls.n	80074ae <_malloc_r+0x26>
 80074a4:	230c      	movs	r3, #12
 80074a6:	6033      	str	r3, [r6, #0]
 80074a8:	2000      	movs	r0, #0
 80074aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80074ae:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007584 <_malloc_r+0xfc>
 80074b2:	f000 f869 	bl	8007588 <__malloc_lock>
 80074b6:	f8d8 3000 	ldr.w	r3, [r8]
 80074ba:	461c      	mov	r4, r3
 80074bc:	bb44      	cbnz	r4, 8007510 <_malloc_r+0x88>
 80074be:	4629      	mov	r1, r5
 80074c0:	4630      	mov	r0, r6
 80074c2:	f7ff ffbf 	bl	8007444 <sbrk_aligned>
 80074c6:	1c43      	adds	r3, r0, #1
 80074c8:	4604      	mov	r4, r0
 80074ca:	d158      	bne.n	800757e <_malloc_r+0xf6>
 80074cc:	f8d8 4000 	ldr.w	r4, [r8]
 80074d0:	4627      	mov	r7, r4
 80074d2:	2f00      	cmp	r7, #0
 80074d4:	d143      	bne.n	800755e <_malloc_r+0xd6>
 80074d6:	2c00      	cmp	r4, #0
 80074d8:	d04b      	beq.n	8007572 <_malloc_r+0xea>
 80074da:	6823      	ldr	r3, [r4, #0]
 80074dc:	4639      	mov	r1, r7
 80074de:	4630      	mov	r0, r6
 80074e0:	eb04 0903 	add.w	r9, r4, r3
 80074e4:	f001 fdba 	bl	800905c <_sbrk_r>
 80074e8:	4581      	cmp	r9, r0
 80074ea:	d142      	bne.n	8007572 <_malloc_r+0xea>
 80074ec:	6821      	ldr	r1, [r4, #0]
 80074ee:	1a6d      	subs	r5, r5, r1
 80074f0:	4629      	mov	r1, r5
 80074f2:	4630      	mov	r0, r6
 80074f4:	f7ff ffa6 	bl	8007444 <sbrk_aligned>
 80074f8:	3001      	adds	r0, #1
 80074fa:	d03a      	beq.n	8007572 <_malloc_r+0xea>
 80074fc:	6823      	ldr	r3, [r4, #0]
 80074fe:	442b      	add	r3, r5
 8007500:	6023      	str	r3, [r4, #0]
 8007502:	f8d8 3000 	ldr.w	r3, [r8]
 8007506:	685a      	ldr	r2, [r3, #4]
 8007508:	bb62      	cbnz	r2, 8007564 <_malloc_r+0xdc>
 800750a:	f8c8 7000 	str.w	r7, [r8]
 800750e:	e00f      	b.n	8007530 <_malloc_r+0xa8>
 8007510:	6822      	ldr	r2, [r4, #0]
 8007512:	1b52      	subs	r2, r2, r5
 8007514:	d420      	bmi.n	8007558 <_malloc_r+0xd0>
 8007516:	2a0b      	cmp	r2, #11
 8007518:	d917      	bls.n	800754a <_malloc_r+0xc2>
 800751a:	1961      	adds	r1, r4, r5
 800751c:	42a3      	cmp	r3, r4
 800751e:	6025      	str	r5, [r4, #0]
 8007520:	bf18      	it	ne
 8007522:	6059      	strne	r1, [r3, #4]
 8007524:	6863      	ldr	r3, [r4, #4]
 8007526:	bf08      	it	eq
 8007528:	f8c8 1000 	streq.w	r1, [r8]
 800752c:	5162      	str	r2, [r4, r5]
 800752e:	604b      	str	r3, [r1, #4]
 8007530:	4630      	mov	r0, r6
 8007532:	f000 f82f 	bl	8007594 <__malloc_unlock>
 8007536:	f104 000b 	add.w	r0, r4, #11
 800753a:	1d23      	adds	r3, r4, #4
 800753c:	f020 0007 	bic.w	r0, r0, #7
 8007540:	1ac2      	subs	r2, r0, r3
 8007542:	bf1c      	itt	ne
 8007544:	1a1b      	subne	r3, r3, r0
 8007546:	50a3      	strne	r3, [r4, r2]
 8007548:	e7af      	b.n	80074aa <_malloc_r+0x22>
 800754a:	6862      	ldr	r2, [r4, #4]
 800754c:	42a3      	cmp	r3, r4
 800754e:	bf0c      	ite	eq
 8007550:	f8c8 2000 	streq.w	r2, [r8]
 8007554:	605a      	strne	r2, [r3, #4]
 8007556:	e7eb      	b.n	8007530 <_malloc_r+0xa8>
 8007558:	4623      	mov	r3, r4
 800755a:	6864      	ldr	r4, [r4, #4]
 800755c:	e7ae      	b.n	80074bc <_malloc_r+0x34>
 800755e:	463c      	mov	r4, r7
 8007560:	687f      	ldr	r7, [r7, #4]
 8007562:	e7b6      	b.n	80074d2 <_malloc_r+0x4a>
 8007564:	461a      	mov	r2, r3
 8007566:	685b      	ldr	r3, [r3, #4]
 8007568:	42a3      	cmp	r3, r4
 800756a:	d1fb      	bne.n	8007564 <_malloc_r+0xdc>
 800756c:	2300      	movs	r3, #0
 800756e:	6053      	str	r3, [r2, #4]
 8007570:	e7de      	b.n	8007530 <_malloc_r+0xa8>
 8007572:	230c      	movs	r3, #12
 8007574:	6033      	str	r3, [r6, #0]
 8007576:	4630      	mov	r0, r6
 8007578:	f000 f80c 	bl	8007594 <__malloc_unlock>
 800757c:	e794      	b.n	80074a8 <_malloc_r+0x20>
 800757e:	6005      	str	r5, [r0, #0]
 8007580:	e7d6      	b.n	8007530 <_malloc_r+0xa8>
 8007582:	bf00      	nop
 8007584:	200020e0 	.word	0x200020e0

08007588 <__malloc_lock>:
 8007588:	4801      	ldr	r0, [pc, #4]	@ (8007590 <__malloc_lock+0x8>)
 800758a:	f7ff b8a8 	b.w	80066de <__retarget_lock_acquire_recursive>
 800758e:	bf00      	nop
 8007590:	200020d8 	.word	0x200020d8

08007594 <__malloc_unlock>:
 8007594:	4801      	ldr	r0, [pc, #4]	@ (800759c <__malloc_unlock+0x8>)
 8007596:	f7ff b8a3 	b.w	80066e0 <__retarget_lock_release_recursive>
 800759a:	bf00      	nop
 800759c:	200020d8 	.word	0x200020d8

080075a0 <_Balloc>:
 80075a0:	b570      	push	{r4, r5, r6, lr}
 80075a2:	69c6      	ldr	r6, [r0, #28]
 80075a4:	4604      	mov	r4, r0
 80075a6:	460d      	mov	r5, r1
 80075a8:	b976      	cbnz	r6, 80075c8 <_Balloc+0x28>
 80075aa:	2010      	movs	r0, #16
 80075ac:	f7ff ff42 	bl	8007434 <malloc>
 80075b0:	4602      	mov	r2, r0
 80075b2:	61e0      	str	r0, [r4, #28]
 80075b4:	b920      	cbnz	r0, 80075c0 <_Balloc+0x20>
 80075b6:	4b18      	ldr	r3, [pc, #96]	@ (8007618 <_Balloc+0x78>)
 80075b8:	4818      	ldr	r0, [pc, #96]	@ (800761c <_Balloc+0x7c>)
 80075ba:	216b      	movs	r1, #107	@ 0x6b
 80075bc:	f001 fd74 	bl	80090a8 <__assert_func>
 80075c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80075c4:	6006      	str	r6, [r0, #0]
 80075c6:	60c6      	str	r6, [r0, #12]
 80075c8:	69e6      	ldr	r6, [r4, #28]
 80075ca:	68f3      	ldr	r3, [r6, #12]
 80075cc:	b183      	cbz	r3, 80075f0 <_Balloc+0x50>
 80075ce:	69e3      	ldr	r3, [r4, #28]
 80075d0:	68db      	ldr	r3, [r3, #12]
 80075d2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80075d6:	b9b8      	cbnz	r0, 8007608 <_Balloc+0x68>
 80075d8:	2101      	movs	r1, #1
 80075da:	fa01 f605 	lsl.w	r6, r1, r5
 80075de:	1d72      	adds	r2, r6, #5
 80075e0:	0092      	lsls	r2, r2, #2
 80075e2:	4620      	mov	r0, r4
 80075e4:	f001 fd7e 	bl	80090e4 <_calloc_r>
 80075e8:	b160      	cbz	r0, 8007604 <_Balloc+0x64>
 80075ea:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80075ee:	e00e      	b.n	800760e <_Balloc+0x6e>
 80075f0:	2221      	movs	r2, #33	@ 0x21
 80075f2:	2104      	movs	r1, #4
 80075f4:	4620      	mov	r0, r4
 80075f6:	f001 fd75 	bl	80090e4 <_calloc_r>
 80075fa:	69e3      	ldr	r3, [r4, #28]
 80075fc:	60f0      	str	r0, [r6, #12]
 80075fe:	68db      	ldr	r3, [r3, #12]
 8007600:	2b00      	cmp	r3, #0
 8007602:	d1e4      	bne.n	80075ce <_Balloc+0x2e>
 8007604:	2000      	movs	r0, #0
 8007606:	bd70      	pop	{r4, r5, r6, pc}
 8007608:	6802      	ldr	r2, [r0, #0]
 800760a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800760e:	2300      	movs	r3, #0
 8007610:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007614:	e7f7      	b.n	8007606 <_Balloc+0x66>
 8007616:	bf00      	nop
 8007618:	0801db16 	.word	0x0801db16
 800761c:	0801db96 	.word	0x0801db96

08007620 <_Bfree>:
 8007620:	b570      	push	{r4, r5, r6, lr}
 8007622:	69c6      	ldr	r6, [r0, #28]
 8007624:	4605      	mov	r5, r0
 8007626:	460c      	mov	r4, r1
 8007628:	b976      	cbnz	r6, 8007648 <_Bfree+0x28>
 800762a:	2010      	movs	r0, #16
 800762c:	f7ff ff02 	bl	8007434 <malloc>
 8007630:	4602      	mov	r2, r0
 8007632:	61e8      	str	r0, [r5, #28]
 8007634:	b920      	cbnz	r0, 8007640 <_Bfree+0x20>
 8007636:	4b09      	ldr	r3, [pc, #36]	@ (800765c <_Bfree+0x3c>)
 8007638:	4809      	ldr	r0, [pc, #36]	@ (8007660 <_Bfree+0x40>)
 800763a:	218f      	movs	r1, #143	@ 0x8f
 800763c:	f001 fd34 	bl	80090a8 <__assert_func>
 8007640:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007644:	6006      	str	r6, [r0, #0]
 8007646:	60c6      	str	r6, [r0, #12]
 8007648:	b13c      	cbz	r4, 800765a <_Bfree+0x3a>
 800764a:	69eb      	ldr	r3, [r5, #28]
 800764c:	6862      	ldr	r2, [r4, #4]
 800764e:	68db      	ldr	r3, [r3, #12]
 8007650:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007654:	6021      	str	r1, [r4, #0]
 8007656:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800765a:	bd70      	pop	{r4, r5, r6, pc}
 800765c:	0801db16 	.word	0x0801db16
 8007660:	0801db96 	.word	0x0801db96

08007664 <__multadd>:
 8007664:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007668:	690d      	ldr	r5, [r1, #16]
 800766a:	4607      	mov	r7, r0
 800766c:	460c      	mov	r4, r1
 800766e:	461e      	mov	r6, r3
 8007670:	f101 0c14 	add.w	ip, r1, #20
 8007674:	2000      	movs	r0, #0
 8007676:	f8dc 3000 	ldr.w	r3, [ip]
 800767a:	b299      	uxth	r1, r3
 800767c:	fb02 6101 	mla	r1, r2, r1, r6
 8007680:	0c1e      	lsrs	r6, r3, #16
 8007682:	0c0b      	lsrs	r3, r1, #16
 8007684:	fb02 3306 	mla	r3, r2, r6, r3
 8007688:	b289      	uxth	r1, r1
 800768a:	3001      	adds	r0, #1
 800768c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007690:	4285      	cmp	r5, r0
 8007692:	f84c 1b04 	str.w	r1, [ip], #4
 8007696:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800769a:	dcec      	bgt.n	8007676 <__multadd+0x12>
 800769c:	b30e      	cbz	r6, 80076e2 <__multadd+0x7e>
 800769e:	68a3      	ldr	r3, [r4, #8]
 80076a0:	42ab      	cmp	r3, r5
 80076a2:	dc19      	bgt.n	80076d8 <__multadd+0x74>
 80076a4:	6861      	ldr	r1, [r4, #4]
 80076a6:	4638      	mov	r0, r7
 80076a8:	3101      	adds	r1, #1
 80076aa:	f7ff ff79 	bl	80075a0 <_Balloc>
 80076ae:	4680      	mov	r8, r0
 80076b0:	b928      	cbnz	r0, 80076be <__multadd+0x5a>
 80076b2:	4602      	mov	r2, r0
 80076b4:	4b0c      	ldr	r3, [pc, #48]	@ (80076e8 <__multadd+0x84>)
 80076b6:	480d      	ldr	r0, [pc, #52]	@ (80076ec <__multadd+0x88>)
 80076b8:	21ba      	movs	r1, #186	@ 0xba
 80076ba:	f001 fcf5 	bl	80090a8 <__assert_func>
 80076be:	6922      	ldr	r2, [r4, #16]
 80076c0:	3202      	adds	r2, #2
 80076c2:	f104 010c 	add.w	r1, r4, #12
 80076c6:	0092      	lsls	r2, r2, #2
 80076c8:	300c      	adds	r0, #12
 80076ca:	f001 fcd7 	bl	800907c <memcpy>
 80076ce:	4621      	mov	r1, r4
 80076d0:	4638      	mov	r0, r7
 80076d2:	f7ff ffa5 	bl	8007620 <_Bfree>
 80076d6:	4644      	mov	r4, r8
 80076d8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80076dc:	3501      	adds	r5, #1
 80076de:	615e      	str	r6, [r3, #20]
 80076e0:	6125      	str	r5, [r4, #16]
 80076e2:	4620      	mov	r0, r4
 80076e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80076e8:	0801db85 	.word	0x0801db85
 80076ec:	0801db96 	.word	0x0801db96

080076f0 <__s2b>:
 80076f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80076f4:	460c      	mov	r4, r1
 80076f6:	4615      	mov	r5, r2
 80076f8:	461f      	mov	r7, r3
 80076fa:	2209      	movs	r2, #9
 80076fc:	3308      	adds	r3, #8
 80076fe:	4606      	mov	r6, r0
 8007700:	fb93 f3f2 	sdiv	r3, r3, r2
 8007704:	2100      	movs	r1, #0
 8007706:	2201      	movs	r2, #1
 8007708:	429a      	cmp	r2, r3
 800770a:	db09      	blt.n	8007720 <__s2b+0x30>
 800770c:	4630      	mov	r0, r6
 800770e:	f7ff ff47 	bl	80075a0 <_Balloc>
 8007712:	b940      	cbnz	r0, 8007726 <__s2b+0x36>
 8007714:	4602      	mov	r2, r0
 8007716:	4b19      	ldr	r3, [pc, #100]	@ (800777c <__s2b+0x8c>)
 8007718:	4819      	ldr	r0, [pc, #100]	@ (8007780 <__s2b+0x90>)
 800771a:	21d3      	movs	r1, #211	@ 0xd3
 800771c:	f001 fcc4 	bl	80090a8 <__assert_func>
 8007720:	0052      	lsls	r2, r2, #1
 8007722:	3101      	adds	r1, #1
 8007724:	e7f0      	b.n	8007708 <__s2b+0x18>
 8007726:	9b08      	ldr	r3, [sp, #32]
 8007728:	6143      	str	r3, [r0, #20]
 800772a:	2d09      	cmp	r5, #9
 800772c:	f04f 0301 	mov.w	r3, #1
 8007730:	6103      	str	r3, [r0, #16]
 8007732:	dd16      	ble.n	8007762 <__s2b+0x72>
 8007734:	f104 0909 	add.w	r9, r4, #9
 8007738:	46c8      	mov	r8, r9
 800773a:	442c      	add	r4, r5
 800773c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007740:	4601      	mov	r1, r0
 8007742:	3b30      	subs	r3, #48	@ 0x30
 8007744:	220a      	movs	r2, #10
 8007746:	4630      	mov	r0, r6
 8007748:	f7ff ff8c 	bl	8007664 <__multadd>
 800774c:	45a0      	cmp	r8, r4
 800774e:	d1f5      	bne.n	800773c <__s2b+0x4c>
 8007750:	f1a5 0408 	sub.w	r4, r5, #8
 8007754:	444c      	add	r4, r9
 8007756:	1b2d      	subs	r5, r5, r4
 8007758:	1963      	adds	r3, r4, r5
 800775a:	42bb      	cmp	r3, r7
 800775c:	db04      	blt.n	8007768 <__s2b+0x78>
 800775e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007762:	340a      	adds	r4, #10
 8007764:	2509      	movs	r5, #9
 8007766:	e7f6      	b.n	8007756 <__s2b+0x66>
 8007768:	f814 3b01 	ldrb.w	r3, [r4], #1
 800776c:	4601      	mov	r1, r0
 800776e:	3b30      	subs	r3, #48	@ 0x30
 8007770:	220a      	movs	r2, #10
 8007772:	4630      	mov	r0, r6
 8007774:	f7ff ff76 	bl	8007664 <__multadd>
 8007778:	e7ee      	b.n	8007758 <__s2b+0x68>
 800777a:	bf00      	nop
 800777c:	0801db85 	.word	0x0801db85
 8007780:	0801db96 	.word	0x0801db96

08007784 <__hi0bits>:
 8007784:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007788:	4603      	mov	r3, r0
 800778a:	bf36      	itet	cc
 800778c:	0403      	lslcc	r3, r0, #16
 800778e:	2000      	movcs	r0, #0
 8007790:	2010      	movcc	r0, #16
 8007792:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007796:	bf3c      	itt	cc
 8007798:	021b      	lslcc	r3, r3, #8
 800779a:	3008      	addcc	r0, #8
 800779c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80077a0:	bf3c      	itt	cc
 80077a2:	011b      	lslcc	r3, r3, #4
 80077a4:	3004      	addcc	r0, #4
 80077a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80077aa:	bf3c      	itt	cc
 80077ac:	009b      	lslcc	r3, r3, #2
 80077ae:	3002      	addcc	r0, #2
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	db05      	blt.n	80077c0 <__hi0bits+0x3c>
 80077b4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80077b8:	f100 0001 	add.w	r0, r0, #1
 80077bc:	bf08      	it	eq
 80077be:	2020      	moveq	r0, #32
 80077c0:	4770      	bx	lr

080077c2 <__lo0bits>:
 80077c2:	6803      	ldr	r3, [r0, #0]
 80077c4:	4602      	mov	r2, r0
 80077c6:	f013 0007 	ands.w	r0, r3, #7
 80077ca:	d00b      	beq.n	80077e4 <__lo0bits+0x22>
 80077cc:	07d9      	lsls	r1, r3, #31
 80077ce:	d421      	bmi.n	8007814 <__lo0bits+0x52>
 80077d0:	0798      	lsls	r0, r3, #30
 80077d2:	bf49      	itett	mi
 80077d4:	085b      	lsrmi	r3, r3, #1
 80077d6:	089b      	lsrpl	r3, r3, #2
 80077d8:	2001      	movmi	r0, #1
 80077da:	6013      	strmi	r3, [r2, #0]
 80077dc:	bf5c      	itt	pl
 80077de:	6013      	strpl	r3, [r2, #0]
 80077e0:	2002      	movpl	r0, #2
 80077e2:	4770      	bx	lr
 80077e4:	b299      	uxth	r1, r3
 80077e6:	b909      	cbnz	r1, 80077ec <__lo0bits+0x2a>
 80077e8:	0c1b      	lsrs	r3, r3, #16
 80077ea:	2010      	movs	r0, #16
 80077ec:	b2d9      	uxtb	r1, r3
 80077ee:	b909      	cbnz	r1, 80077f4 <__lo0bits+0x32>
 80077f0:	3008      	adds	r0, #8
 80077f2:	0a1b      	lsrs	r3, r3, #8
 80077f4:	0719      	lsls	r1, r3, #28
 80077f6:	bf04      	itt	eq
 80077f8:	091b      	lsreq	r3, r3, #4
 80077fa:	3004      	addeq	r0, #4
 80077fc:	0799      	lsls	r1, r3, #30
 80077fe:	bf04      	itt	eq
 8007800:	089b      	lsreq	r3, r3, #2
 8007802:	3002      	addeq	r0, #2
 8007804:	07d9      	lsls	r1, r3, #31
 8007806:	d403      	bmi.n	8007810 <__lo0bits+0x4e>
 8007808:	085b      	lsrs	r3, r3, #1
 800780a:	f100 0001 	add.w	r0, r0, #1
 800780e:	d003      	beq.n	8007818 <__lo0bits+0x56>
 8007810:	6013      	str	r3, [r2, #0]
 8007812:	4770      	bx	lr
 8007814:	2000      	movs	r0, #0
 8007816:	4770      	bx	lr
 8007818:	2020      	movs	r0, #32
 800781a:	4770      	bx	lr

0800781c <__i2b>:
 800781c:	b510      	push	{r4, lr}
 800781e:	460c      	mov	r4, r1
 8007820:	2101      	movs	r1, #1
 8007822:	f7ff febd 	bl	80075a0 <_Balloc>
 8007826:	4602      	mov	r2, r0
 8007828:	b928      	cbnz	r0, 8007836 <__i2b+0x1a>
 800782a:	4b05      	ldr	r3, [pc, #20]	@ (8007840 <__i2b+0x24>)
 800782c:	4805      	ldr	r0, [pc, #20]	@ (8007844 <__i2b+0x28>)
 800782e:	f240 1145 	movw	r1, #325	@ 0x145
 8007832:	f001 fc39 	bl	80090a8 <__assert_func>
 8007836:	2301      	movs	r3, #1
 8007838:	6144      	str	r4, [r0, #20]
 800783a:	6103      	str	r3, [r0, #16]
 800783c:	bd10      	pop	{r4, pc}
 800783e:	bf00      	nop
 8007840:	0801db85 	.word	0x0801db85
 8007844:	0801db96 	.word	0x0801db96

08007848 <__multiply>:
 8007848:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800784c:	4617      	mov	r7, r2
 800784e:	690a      	ldr	r2, [r1, #16]
 8007850:	693b      	ldr	r3, [r7, #16]
 8007852:	429a      	cmp	r2, r3
 8007854:	bfa8      	it	ge
 8007856:	463b      	movge	r3, r7
 8007858:	4689      	mov	r9, r1
 800785a:	bfa4      	itt	ge
 800785c:	460f      	movge	r7, r1
 800785e:	4699      	movge	r9, r3
 8007860:	693d      	ldr	r5, [r7, #16]
 8007862:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007866:	68bb      	ldr	r3, [r7, #8]
 8007868:	6879      	ldr	r1, [r7, #4]
 800786a:	eb05 060a 	add.w	r6, r5, sl
 800786e:	42b3      	cmp	r3, r6
 8007870:	b085      	sub	sp, #20
 8007872:	bfb8      	it	lt
 8007874:	3101      	addlt	r1, #1
 8007876:	f7ff fe93 	bl	80075a0 <_Balloc>
 800787a:	b930      	cbnz	r0, 800788a <__multiply+0x42>
 800787c:	4602      	mov	r2, r0
 800787e:	4b41      	ldr	r3, [pc, #260]	@ (8007984 <__multiply+0x13c>)
 8007880:	4841      	ldr	r0, [pc, #260]	@ (8007988 <__multiply+0x140>)
 8007882:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007886:	f001 fc0f 	bl	80090a8 <__assert_func>
 800788a:	f100 0414 	add.w	r4, r0, #20
 800788e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8007892:	4623      	mov	r3, r4
 8007894:	2200      	movs	r2, #0
 8007896:	4573      	cmp	r3, lr
 8007898:	d320      	bcc.n	80078dc <__multiply+0x94>
 800789a:	f107 0814 	add.w	r8, r7, #20
 800789e:	f109 0114 	add.w	r1, r9, #20
 80078a2:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80078a6:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80078aa:	9302      	str	r3, [sp, #8]
 80078ac:	1beb      	subs	r3, r5, r7
 80078ae:	3b15      	subs	r3, #21
 80078b0:	f023 0303 	bic.w	r3, r3, #3
 80078b4:	3304      	adds	r3, #4
 80078b6:	3715      	adds	r7, #21
 80078b8:	42bd      	cmp	r5, r7
 80078ba:	bf38      	it	cc
 80078bc:	2304      	movcc	r3, #4
 80078be:	9301      	str	r3, [sp, #4]
 80078c0:	9b02      	ldr	r3, [sp, #8]
 80078c2:	9103      	str	r1, [sp, #12]
 80078c4:	428b      	cmp	r3, r1
 80078c6:	d80c      	bhi.n	80078e2 <__multiply+0x9a>
 80078c8:	2e00      	cmp	r6, #0
 80078ca:	dd03      	ble.n	80078d4 <__multiply+0x8c>
 80078cc:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d055      	beq.n	8007980 <__multiply+0x138>
 80078d4:	6106      	str	r6, [r0, #16]
 80078d6:	b005      	add	sp, #20
 80078d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078dc:	f843 2b04 	str.w	r2, [r3], #4
 80078e0:	e7d9      	b.n	8007896 <__multiply+0x4e>
 80078e2:	f8b1 a000 	ldrh.w	sl, [r1]
 80078e6:	f1ba 0f00 	cmp.w	sl, #0
 80078ea:	d01f      	beq.n	800792c <__multiply+0xe4>
 80078ec:	46c4      	mov	ip, r8
 80078ee:	46a1      	mov	r9, r4
 80078f0:	2700      	movs	r7, #0
 80078f2:	f85c 2b04 	ldr.w	r2, [ip], #4
 80078f6:	f8d9 3000 	ldr.w	r3, [r9]
 80078fa:	fa1f fb82 	uxth.w	fp, r2
 80078fe:	b29b      	uxth	r3, r3
 8007900:	fb0a 330b 	mla	r3, sl, fp, r3
 8007904:	443b      	add	r3, r7
 8007906:	f8d9 7000 	ldr.w	r7, [r9]
 800790a:	0c12      	lsrs	r2, r2, #16
 800790c:	0c3f      	lsrs	r7, r7, #16
 800790e:	fb0a 7202 	mla	r2, sl, r2, r7
 8007912:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8007916:	b29b      	uxth	r3, r3
 8007918:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800791c:	4565      	cmp	r5, ip
 800791e:	f849 3b04 	str.w	r3, [r9], #4
 8007922:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8007926:	d8e4      	bhi.n	80078f2 <__multiply+0xaa>
 8007928:	9b01      	ldr	r3, [sp, #4]
 800792a:	50e7      	str	r7, [r4, r3]
 800792c:	9b03      	ldr	r3, [sp, #12]
 800792e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007932:	3104      	adds	r1, #4
 8007934:	f1b9 0f00 	cmp.w	r9, #0
 8007938:	d020      	beq.n	800797c <__multiply+0x134>
 800793a:	6823      	ldr	r3, [r4, #0]
 800793c:	4647      	mov	r7, r8
 800793e:	46a4      	mov	ip, r4
 8007940:	f04f 0a00 	mov.w	sl, #0
 8007944:	f8b7 b000 	ldrh.w	fp, [r7]
 8007948:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800794c:	fb09 220b 	mla	r2, r9, fp, r2
 8007950:	4452      	add	r2, sl
 8007952:	b29b      	uxth	r3, r3
 8007954:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007958:	f84c 3b04 	str.w	r3, [ip], #4
 800795c:	f857 3b04 	ldr.w	r3, [r7], #4
 8007960:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007964:	f8bc 3000 	ldrh.w	r3, [ip]
 8007968:	fb09 330a 	mla	r3, r9, sl, r3
 800796c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8007970:	42bd      	cmp	r5, r7
 8007972:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007976:	d8e5      	bhi.n	8007944 <__multiply+0xfc>
 8007978:	9a01      	ldr	r2, [sp, #4]
 800797a:	50a3      	str	r3, [r4, r2]
 800797c:	3404      	adds	r4, #4
 800797e:	e79f      	b.n	80078c0 <__multiply+0x78>
 8007980:	3e01      	subs	r6, #1
 8007982:	e7a1      	b.n	80078c8 <__multiply+0x80>
 8007984:	0801db85 	.word	0x0801db85
 8007988:	0801db96 	.word	0x0801db96

0800798c <__pow5mult>:
 800798c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007990:	4615      	mov	r5, r2
 8007992:	f012 0203 	ands.w	r2, r2, #3
 8007996:	4607      	mov	r7, r0
 8007998:	460e      	mov	r6, r1
 800799a:	d007      	beq.n	80079ac <__pow5mult+0x20>
 800799c:	4c25      	ldr	r4, [pc, #148]	@ (8007a34 <__pow5mult+0xa8>)
 800799e:	3a01      	subs	r2, #1
 80079a0:	2300      	movs	r3, #0
 80079a2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80079a6:	f7ff fe5d 	bl	8007664 <__multadd>
 80079aa:	4606      	mov	r6, r0
 80079ac:	10ad      	asrs	r5, r5, #2
 80079ae:	d03d      	beq.n	8007a2c <__pow5mult+0xa0>
 80079b0:	69fc      	ldr	r4, [r7, #28]
 80079b2:	b97c      	cbnz	r4, 80079d4 <__pow5mult+0x48>
 80079b4:	2010      	movs	r0, #16
 80079b6:	f7ff fd3d 	bl	8007434 <malloc>
 80079ba:	4602      	mov	r2, r0
 80079bc:	61f8      	str	r0, [r7, #28]
 80079be:	b928      	cbnz	r0, 80079cc <__pow5mult+0x40>
 80079c0:	4b1d      	ldr	r3, [pc, #116]	@ (8007a38 <__pow5mult+0xac>)
 80079c2:	481e      	ldr	r0, [pc, #120]	@ (8007a3c <__pow5mult+0xb0>)
 80079c4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80079c8:	f001 fb6e 	bl	80090a8 <__assert_func>
 80079cc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80079d0:	6004      	str	r4, [r0, #0]
 80079d2:	60c4      	str	r4, [r0, #12]
 80079d4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80079d8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80079dc:	b94c      	cbnz	r4, 80079f2 <__pow5mult+0x66>
 80079de:	f240 2171 	movw	r1, #625	@ 0x271
 80079e2:	4638      	mov	r0, r7
 80079e4:	f7ff ff1a 	bl	800781c <__i2b>
 80079e8:	2300      	movs	r3, #0
 80079ea:	f8c8 0008 	str.w	r0, [r8, #8]
 80079ee:	4604      	mov	r4, r0
 80079f0:	6003      	str	r3, [r0, #0]
 80079f2:	f04f 0900 	mov.w	r9, #0
 80079f6:	07eb      	lsls	r3, r5, #31
 80079f8:	d50a      	bpl.n	8007a10 <__pow5mult+0x84>
 80079fa:	4631      	mov	r1, r6
 80079fc:	4622      	mov	r2, r4
 80079fe:	4638      	mov	r0, r7
 8007a00:	f7ff ff22 	bl	8007848 <__multiply>
 8007a04:	4631      	mov	r1, r6
 8007a06:	4680      	mov	r8, r0
 8007a08:	4638      	mov	r0, r7
 8007a0a:	f7ff fe09 	bl	8007620 <_Bfree>
 8007a0e:	4646      	mov	r6, r8
 8007a10:	106d      	asrs	r5, r5, #1
 8007a12:	d00b      	beq.n	8007a2c <__pow5mult+0xa0>
 8007a14:	6820      	ldr	r0, [r4, #0]
 8007a16:	b938      	cbnz	r0, 8007a28 <__pow5mult+0x9c>
 8007a18:	4622      	mov	r2, r4
 8007a1a:	4621      	mov	r1, r4
 8007a1c:	4638      	mov	r0, r7
 8007a1e:	f7ff ff13 	bl	8007848 <__multiply>
 8007a22:	6020      	str	r0, [r4, #0]
 8007a24:	f8c0 9000 	str.w	r9, [r0]
 8007a28:	4604      	mov	r4, r0
 8007a2a:	e7e4      	b.n	80079f6 <__pow5mult+0x6a>
 8007a2c:	4630      	mov	r0, r6
 8007a2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a32:	bf00      	nop
 8007a34:	0801dca8 	.word	0x0801dca8
 8007a38:	0801db16 	.word	0x0801db16
 8007a3c:	0801db96 	.word	0x0801db96

08007a40 <__lshift>:
 8007a40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a44:	460c      	mov	r4, r1
 8007a46:	6849      	ldr	r1, [r1, #4]
 8007a48:	6923      	ldr	r3, [r4, #16]
 8007a4a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007a4e:	68a3      	ldr	r3, [r4, #8]
 8007a50:	4607      	mov	r7, r0
 8007a52:	4691      	mov	r9, r2
 8007a54:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007a58:	f108 0601 	add.w	r6, r8, #1
 8007a5c:	42b3      	cmp	r3, r6
 8007a5e:	db0b      	blt.n	8007a78 <__lshift+0x38>
 8007a60:	4638      	mov	r0, r7
 8007a62:	f7ff fd9d 	bl	80075a0 <_Balloc>
 8007a66:	4605      	mov	r5, r0
 8007a68:	b948      	cbnz	r0, 8007a7e <__lshift+0x3e>
 8007a6a:	4602      	mov	r2, r0
 8007a6c:	4b28      	ldr	r3, [pc, #160]	@ (8007b10 <__lshift+0xd0>)
 8007a6e:	4829      	ldr	r0, [pc, #164]	@ (8007b14 <__lshift+0xd4>)
 8007a70:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007a74:	f001 fb18 	bl	80090a8 <__assert_func>
 8007a78:	3101      	adds	r1, #1
 8007a7a:	005b      	lsls	r3, r3, #1
 8007a7c:	e7ee      	b.n	8007a5c <__lshift+0x1c>
 8007a7e:	2300      	movs	r3, #0
 8007a80:	f100 0114 	add.w	r1, r0, #20
 8007a84:	f100 0210 	add.w	r2, r0, #16
 8007a88:	4618      	mov	r0, r3
 8007a8a:	4553      	cmp	r3, sl
 8007a8c:	db33      	blt.n	8007af6 <__lshift+0xb6>
 8007a8e:	6920      	ldr	r0, [r4, #16]
 8007a90:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007a94:	f104 0314 	add.w	r3, r4, #20
 8007a98:	f019 091f 	ands.w	r9, r9, #31
 8007a9c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007aa0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007aa4:	d02b      	beq.n	8007afe <__lshift+0xbe>
 8007aa6:	f1c9 0e20 	rsb	lr, r9, #32
 8007aaa:	468a      	mov	sl, r1
 8007aac:	2200      	movs	r2, #0
 8007aae:	6818      	ldr	r0, [r3, #0]
 8007ab0:	fa00 f009 	lsl.w	r0, r0, r9
 8007ab4:	4310      	orrs	r0, r2
 8007ab6:	f84a 0b04 	str.w	r0, [sl], #4
 8007aba:	f853 2b04 	ldr.w	r2, [r3], #4
 8007abe:	459c      	cmp	ip, r3
 8007ac0:	fa22 f20e 	lsr.w	r2, r2, lr
 8007ac4:	d8f3      	bhi.n	8007aae <__lshift+0x6e>
 8007ac6:	ebac 0304 	sub.w	r3, ip, r4
 8007aca:	3b15      	subs	r3, #21
 8007acc:	f023 0303 	bic.w	r3, r3, #3
 8007ad0:	3304      	adds	r3, #4
 8007ad2:	f104 0015 	add.w	r0, r4, #21
 8007ad6:	4560      	cmp	r0, ip
 8007ad8:	bf88      	it	hi
 8007ada:	2304      	movhi	r3, #4
 8007adc:	50ca      	str	r2, [r1, r3]
 8007ade:	b10a      	cbz	r2, 8007ae4 <__lshift+0xa4>
 8007ae0:	f108 0602 	add.w	r6, r8, #2
 8007ae4:	3e01      	subs	r6, #1
 8007ae6:	4638      	mov	r0, r7
 8007ae8:	612e      	str	r6, [r5, #16]
 8007aea:	4621      	mov	r1, r4
 8007aec:	f7ff fd98 	bl	8007620 <_Bfree>
 8007af0:	4628      	mov	r0, r5
 8007af2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007af6:	f842 0f04 	str.w	r0, [r2, #4]!
 8007afa:	3301      	adds	r3, #1
 8007afc:	e7c5      	b.n	8007a8a <__lshift+0x4a>
 8007afe:	3904      	subs	r1, #4
 8007b00:	f853 2b04 	ldr.w	r2, [r3], #4
 8007b04:	f841 2f04 	str.w	r2, [r1, #4]!
 8007b08:	459c      	cmp	ip, r3
 8007b0a:	d8f9      	bhi.n	8007b00 <__lshift+0xc0>
 8007b0c:	e7ea      	b.n	8007ae4 <__lshift+0xa4>
 8007b0e:	bf00      	nop
 8007b10:	0801db85 	.word	0x0801db85
 8007b14:	0801db96 	.word	0x0801db96

08007b18 <__mcmp>:
 8007b18:	690a      	ldr	r2, [r1, #16]
 8007b1a:	4603      	mov	r3, r0
 8007b1c:	6900      	ldr	r0, [r0, #16]
 8007b1e:	1a80      	subs	r0, r0, r2
 8007b20:	b530      	push	{r4, r5, lr}
 8007b22:	d10e      	bne.n	8007b42 <__mcmp+0x2a>
 8007b24:	3314      	adds	r3, #20
 8007b26:	3114      	adds	r1, #20
 8007b28:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007b2c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007b30:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007b34:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007b38:	4295      	cmp	r5, r2
 8007b3a:	d003      	beq.n	8007b44 <__mcmp+0x2c>
 8007b3c:	d205      	bcs.n	8007b4a <__mcmp+0x32>
 8007b3e:	f04f 30ff 	mov.w	r0, #4294967295
 8007b42:	bd30      	pop	{r4, r5, pc}
 8007b44:	42a3      	cmp	r3, r4
 8007b46:	d3f3      	bcc.n	8007b30 <__mcmp+0x18>
 8007b48:	e7fb      	b.n	8007b42 <__mcmp+0x2a>
 8007b4a:	2001      	movs	r0, #1
 8007b4c:	e7f9      	b.n	8007b42 <__mcmp+0x2a>
	...

08007b50 <__mdiff>:
 8007b50:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b54:	4689      	mov	r9, r1
 8007b56:	4606      	mov	r6, r0
 8007b58:	4611      	mov	r1, r2
 8007b5a:	4648      	mov	r0, r9
 8007b5c:	4614      	mov	r4, r2
 8007b5e:	f7ff ffdb 	bl	8007b18 <__mcmp>
 8007b62:	1e05      	subs	r5, r0, #0
 8007b64:	d112      	bne.n	8007b8c <__mdiff+0x3c>
 8007b66:	4629      	mov	r1, r5
 8007b68:	4630      	mov	r0, r6
 8007b6a:	f7ff fd19 	bl	80075a0 <_Balloc>
 8007b6e:	4602      	mov	r2, r0
 8007b70:	b928      	cbnz	r0, 8007b7e <__mdiff+0x2e>
 8007b72:	4b3f      	ldr	r3, [pc, #252]	@ (8007c70 <__mdiff+0x120>)
 8007b74:	f240 2137 	movw	r1, #567	@ 0x237
 8007b78:	483e      	ldr	r0, [pc, #248]	@ (8007c74 <__mdiff+0x124>)
 8007b7a:	f001 fa95 	bl	80090a8 <__assert_func>
 8007b7e:	2301      	movs	r3, #1
 8007b80:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007b84:	4610      	mov	r0, r2
 8007b86:	b003      	add	sp, #12
 8007b88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b8c:	bfbc      	itt	lt
 8007b8e:	464b      	movlt	r3, r9
 8007b90:	46a1      	movlt	r9, r4
 8007b92:	4630      	mov	r0, r6
 8007b94:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007b98:	bfba      	itte	lt
 8007b9a:	461c      	movlt	r4, r3
 8007b9c:	2501      	movlt	r5, #1
 8007b9e:	2500      	movge	r5, #0
 8007ba0:	f7ff fcfe 	bl	80075a0 <_Balloc>
 8007ba4:	4602      	mov	r2, r0
 8007ba6:	b918      	cbnz	r0, 8007bb0 <__mdiff+0x60>
 8007ba8:	4b31      	ldr	r3, [pc, #196]	@ (8007c70 <__mdiff+0x120>)
 8007baa:	f240 2145 	movw	r1, #581	@ 0x245
 8007bae:	e7e3      	b.n	8007b78 <__mdiff+0x28>
 8007bb0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007bb4:	6926      	ldr	r6, [r4, #16]
 8007bb6:	60c5      	str	r5, [r0, #12]
 8007bb8:	f109 0310 	add.w	r3, r9, #16
 8007bbc:	f109 0514 	add.w	r5, r9, #20
 8007bc0:	f104 0e14 	add.w	lr, r4, #20
 8007bc4:	f100 0b14 	add.w	fp, r0, #20
 8007bc8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007bcc:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007bd0:	9301      	str	r3, [sp, #4]
 8007bd2:	46d9      	mov	r9, fp
 8007bd4:	f04f 0c00 	mov.w	ip, #0
 8007bd8:	9b01      	ldr	r3, [sp, #4]
 8007bda:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007bde:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007be2:	9301      	str	r3, [sp, #4]
 8007be4:	fa1f f38a 	uxth.w	r3, sl
 8007be8:	4619      	mov	r1, r3
 8007bea:	b283      	uxth	r3, r0
 8007bec:	1acb      	subs	r3, r1, r3
 8007bee:	0c00      	lsrs	r0, r0, #16
 8007bf0:	4463      	add	r3, ip
 8007bf2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007bf6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007bfa:	b29b      	uxth	r3, r3
 8007bfc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007c00:	4576      	cmp	r6, lr
 8007c02:	f849 3b04 	str.w	r3, [r9], #4
 8007c06:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007c0a:	d8e5      	bhi.n	8007bd8 <__mdiff+0x88>
 8007c0c:	1b33      	subs	r3, r6, r4
 8007c0e:	3b15      	subs	r3, #21
 8007c10:	f023 0303 	bic.w	r3, r3, #3
 8007c14:	3415      	adds	r4, #21
 8007c16:	3304      	adds	r3, #4
 8007c18:	42a6      	cmp	r6, r4
 8007c1a:	bf38      	it	cc
 8007c1c:	2304      	movcc	r3, #4
 8007c1e:	441d      	add	r5, r3
 8007c20:	445b      	add	r3, fp
 8007c22:	461e      	mov	r6, r3
 8007c24:	462c      	mov	r4, r5
 8007c26:	4544      	cmp	r4, r8
 8007c28:	d30e      	bcc.n	8007c48 <__mdiff+0xf8>
 8007c2a:	f108 0103 	add.w	r1, r8, #3
 8007c2e:	1b49      	subs	r1, r1, r5
 8007c30:	f021 0103 	bic.w	r1, r1, #3
 8007c34:	3d03      	subs	r5, #3
 8007c36:	45a8      	cmp	r8, r5
 8007c38:	bf38      	it	cc
 8007c3a:	2100      	movcc	r1, #0
 8007c3c:	440b      	add	r3, r1
 8007c3e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007c42:	b191      	cbz	r1, 8007c6a <__mdiff+0x11a>
 8007c44:	6117      	str	r7, [r2, #16]
 8007c46:	e79d      	b.n	8007b84 <__mdiff+0x34>
 8007c48:	f854 1b04 	ldr.w	r1, [r4], #4
 8007c4c:	46e6      	mov	lr, ip
 8007c4e:	0c08      	lsrs	r0, r1, #16
 8007c50:	fa1c fc81 	uxtah	ip, ip, r1
 8007c54:	4471      	add	r1, lr
 8007c56:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007c5a:	b289      	uxth	r1, r1
 8007c5c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007c60:	f846 1b04 	str.w	r1, [r6], #4
 8007c64:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007c68:	e7dd      	b.n	8007c26 <__mdiff+0xd6>
 8007c6a:	3f01      	subs	r7, #1
 8007c6c:	e7e7      	b.n	8007c3e <__mdiff+0xee>
 8007c6e:	bf00      	nop
 8007c70:	0801db85 	.word	0x0801db85
 8007c74:	0801db96 	.word	0x0801db96

08007c78 <__ulp>:
 8007c78:	b082      	sub	sp, #8
 8007c7a:	ed8d 0b00 	vstr	d0, [sp]
 8007c7e:	9a01      	ldr	r2, [sp, #4]
 8007c80:	4b0f      	ldr	r3, [pc, #60]	@ (8007cc0 <__ulp+0x48>)
 8007c82:	4013      	ands	r3, r2
 8007c84:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	dc08      	bgt.n	8007c9e <__ulp+0x26>
 8007c8c:	425b      	negs	r3, r3
 8007c8e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8007c92:	ea4f 5223 	mov.w	r2, r3, asr #20
 8007c96:	da04      	bge.n	8007ca2 <__ulp+0x2a>
 8007c98:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8007c9c:	4113      	asrs	r3, r2
 8007c9e:	2200      	movs	r2, #0
 8007ca0:	e008      	b.n	8007cb4 <__ulp+0x3c>
 8007ca2:	f1a2 0314 	sub.w	r3, r2, #20
 8007ca6:	2b1e      	cmp	r3, #30
 8007ca8:	bfda      	itte	le
 8007caa:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8007cae:	40da      	lsrle	r2, r3
 8007cb0:	2201      	movgt	r2, #1
 8007cb2:	2300      	movs	r3, #0
 8007cb4:	4619      	mov	r1, r3
 8007cb6:	4610      	mov	r0, r2
 8007cb8:	ec41 0b10 	vmov	d0, r0, r1
 8007cbc:	b002      	add	sp, #8
 8007cbe:	4770      	bx	lr
 8007cc0:	7ff00000 	.word	0x7ff00000

08007cc4 <__b2d>:
 8007cc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007cc8:	6906      	ldr	r6, [r0, #16]
 8007cca:	f100 0814 	add.w	r8, r0, #20
 8007cce:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8007cd2:	1f37      	subs	r7, r6, #4
 8007cd4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8007cd8:	4610      	mov	r0, r2
 8007cda:	f7ff fd53 	bl	8007784 <__hi0bits>
 8007cde:	f1c0 0320 	rsb	r3, r0, #32
 8007ce2:	280a      	cmp	r0, #10
 8007ce4:	600b      	str	r3, [r1, #0]
 8007ce6:	491b      	ldr	r1, [pc, #108]	@ (8007d54 <__b2d+0x90>)
 8007ce8:	dc15      	bgt.n	8007d16 <__b2d+0x52>
 8007cea:	f1c0 0c0b 	rsb	ip, r0, #11
 8007cee:	fa22 f30c 	lsr.w	r3, r2, ip
 8007cf2:	45b8      	cmp	r8, r7
 8007cf4:	ea43 0501 	orr.w	r5, r3, r1
 8007cf8:	bf34      	ite	cc
 8007cfa:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8007cfe:	2300      	movcs	r3, #0
 8007d00:	3015      	adds	r0, #21
 8007d02:	fa02 f000 	lsl.w	r0, r2, r0
 8007d06:	fa23 f30c 	lsr.w	r3, r3, ip
 8007d0a:	4303      	orrs	r3, r0
 8007d0c:	461c      	mov	r4, r3
 8007d0e:	ec45 4b10 	vmov	d0, r4, r5
 8007d12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d16:	45b8      	cmp	r8, r7
 8007d18:	bf3a      	itte	cc
 8007d1a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8007d1e:	f1a6 0708 	subcc.w	r7, r6, #8
 8007d22:	2300      	movcs	r3, #0
 8007d24:	380b      	subs	r0, #11
 8007d26:	d012      	beq.n	8007d4e <__b2d+0x8a>
 8007d28:	f1c0 0120 	rsb	r1, r0, #32
 8007d2c:	fa23 f401 	lsr.w	r4, r3, r1
 8007d30:	4082      	lsls	r2, r0
 8007d32:	4322      	orrs	r2, r4
 8007d34:	4547      	cmp	r7, r8
 8007d36:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8007d3a:	bf8c      	ite	hi
 8007d3c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8007d40:	2200      	movls	r2, #0
 8007d42:	4083      	lsls	r3, r0
 8007d44:	40ca      	lsrs	r2, r1
 8007d46:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8007d4a:	4313      	orrs	r3, r2
 8007d4c:	e7de      	b.n	8007d0c <__b2d+0x48>
 8007d4e:	ea42 0501 	orr.w	r5, r2, r1
 8007d52:	e7db      	b.n	8007d0c <__b2d+0x48>
 8007d54:	3ff00000 	.word	0x3ff00000

08007d58 <__d2b>:
 8007d58:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007d5c:	460f      	mov	r7, r1
 8007d5e:	2101      	movs	r1, #1
 8007d60:	ec59 8b10 	vmov	r8, r9, d0
 8007d64:	4616      	mov	r6, r2
 8007d66:	f7ff fc1b 	bl	80075a0 <_Balloc>
 8007d6a:	4604      	mov	r4, r0
 8007d6c:	b930      	cbnz	r0, 8007d7c <__d2b+0x24>
 8007d6e:	4602      	mov	r2, r0
 8007d70:	4b23      	ldr	r3, [pc, #140]	@ (8007e00 <__d2b+0xa8>)
 8007d72:	4824      	ldr	r0, [pc, #144]	@ (8007e04 <__d2b+0xac>)
 8007d74:	f240 310f 	movw	r1, #783	@ 0x30f
 8007d78:	f001 f996 	bl	80090a8 <__assert_func>
 8007d7c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007d80:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007d84:	b10d      	cbz	r5, 8007d8a <__d2b+0x32>
 8007d86:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007d8a:	9301      	str	r3, [sp, #4]
 8007d8c:	f1b8 0300 	subs.w	r3, r8, #0
 8007d90:	d023      	beq.n	8007dda <__d2b+0x82>
 8007d92:	4668      	mov	r0, sp
 8007d94:	9300      	str	r3, [sp, #0]
 8007d96:	f7ff fd14 	bl	80077c2 <__lo0bits>
 8007d9a:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007d9e:	b1d0      	cbz	r0, 8007dd6 <__d2b+0x7e>
 8007da0:	f1c0 0320 	rsb	r3, r0, #32
 8007da4:	fa02 f303 	lsl.w	r3, r2, r3
 8007da8:	430b      	orrs	r3, r1
 8007daa:	40c2      	lsrs	r2, r0
 8007dac:	6163      	str	r3, [r4, #20]
 8007dae:	9201      	str	r2, [sp, #4]
 8007db0:	9b01      	ldr	r3, [sp, #4]
 8007db2:	61a3      	str	r3, [r4, #24]
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	bf0c      	ite	eq
 8007db8:	2201      	moveq	r2, #1
 8007dba:	2202      	movne	r2, #2
 8007dbc:	6122      	str	r2, [r4, #16]
 8007dbe:	b1a5      	cbz	r5, 8007dea <__d2b+0x92>
 8007dc0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007dc4:	4405      	add	r5, r0
 8007dc6:	603d      	str	r5, [r7, #0]
 8007dc8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007dcc:	6030      	str	r0, [r6, #0]
 8007dce:	4620      	mov	r0, r4
 8007dd0:	b003      	add	sp, #12
 8007dd2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007dd6:	6161      	str	r1, [r4, #20]
 8007dd8:	e7ea      	b.n	8007db0 <__d2b+0x58>
 8007dda:	a801      	add	r0, sp, #4
 8007ddc:	f7ff fcf1 	bl	80077c2 <__lo0bits>
 8007de0:	9b01      	ldr	r3, [sp, #4]
 8007de2:	6163      	str	r3, [r4, #20]
 8007de4:	3020      	adds	r0, #32
 8007de6:	2201      	movs	r2, #1
 8007de8:	e7e8      	b.n	8007dbc <__d2b+0x64>
 8007dea:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007dee:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007df2:	6038      	str	r0, [r7, #0]
 8007df4:	6918      	ldr	r0, [r3, #16]
 8007df6:	f7ff fcc5 	bl	8007784 <__hi0bits>
 8007dfa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007dfe:	e7e5      	b.n	8007dcc <__d2b+0x74>
 8007e00:	0801db85 	.word	0x0801db85
 8007e04:	0801db96 	.word	0x0801db96

08007e08 <__ratio>:
 8007e08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e0c:	b085      	sub	sp, #20
 8007e0e:	e9cd 1000 	strd	r1, r0, [sp]
 8007e12:	a902      	add	r1, sp, #8
 8007e14:	f7ff ff56 	bl	8007cc4 <__b2d>
 8007e18:	9800      	ldr	r0, [sp, #0]
 8007e1a:	a903      	add	r1, sp, #12
 8007e1c:	ec55 4b10 	vmov	r4, r5, d0
 8007e20:	f7ff ff50 	bl	8007cc4 <__b2d>
 8007e24:	9b01      	ldr	r3, [sp, #4]
 8007e26:	6919      	ldr	r1, [r3, #16]
 8007e28:	9b00      	ldr	r3, [sp, #0]
 8007e2a:	691b      	ldr	r3, [r3, #16]
 8007e2c:	1ac9      	subs	r1, r1, r3
 8007e2e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8007e32:	1a9b      	subs	r3, r3, r2
 8007e34:	ec5b ab10 	vmov	sl, fp, d0
 8007e38:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	bfce      	itee	gt
 8007e40:	462a      	movgt	r2, r5
 8007e42:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007e46:	465a      	movle	r2, fp
 8007e48:	462f      	mov	r7, r5
 8007e4a:	46d9      	mov	r9, fp
 8007e4c:	bfcc      	ite	gt
 8007e4e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8007e52:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8007e56:	464b      	mov	r3, r9
 8007e58:	4652      	mov	r2, sl
 8007e5a:	4620      	mov	r0, r4
 8007e5c:	4639      	mov	r1, r7
 8007e5e:	f7f8 fd5d 	bl	800091c <__aeabi_ddiv>
 8007e62:	ec41 0b10 	vmov	d0, r0, r1
 8007e66:	b005      	add	sp, #20
 8007e68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007e6c <__copybits>:
 8007e6c:	3901      	subs	r1, #1
 8007e6e:	b570      	push	{r4, r5, r6, lr}
 8007e70:	1149      	asrs	r1, r1, #5
 8007e72:	6914      	ldr	r4, [r2, #16]
 8007e74:	3101      	adds	r1, #1
 8007e76:	f102 0314 	add.w	r3, r2, #20
 8007e7a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007e7e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007e82:	1f05      	subs	r5, r0, #4
 8007e84:	42a3      	cmp	r3, r4
 8007e86:	d30c      	bcc.n	8007ea2 <__copybits+0x36>
 8007e88:	1aa3      	subs	r3, r4, r2
 8007e8a:	3b11      	subs	r3, #17
 8007e8c:	f023 0303 	bic.w	r3, r3, #3
 8007e90:	3211      	adds	r2, #17
 8007e92:	42a2      	cmp	r2, r4
 8007e94:	bf88      	it	hi
 8007e96:	2300      	movhi	r3, #0
 8007e98:	4418      	add	r0, r3
 8007e9a:	2300      	movs	r3, #0
 8007e9c:	4288      	cmp	r0, r1
 8007e9e:	d305      	bcc.n	8007eac <__copybits+0x40>
 8007ea0:	bd70      	pop	{r4, r5, r6, pc}
 8007ea2:	f853 6b04 	ldr.w	r6, [r3], #4
 8007ea6:	f845 6f04 	str.w	r6, [r5, #4]!
 8007eaa:	e7eb      	b.n	8007e84 <__copybits+0x18>
 8007eac:	f840 3b04 	str.w	r3, [r0], #4
 8007eb0:	e7f4      	b.n	8007e9c <__copybits+0x30>

08007eb2 <__any_on>:
 8007eb2:	f100 0214 	add.w	r2, r0, #20
 8007eb6:	6900      	ldr	r0, [r0, #16]
 8007eb8:	114b      	asrs	r3, r1, #5
 8007eba:	4298      	cmp	r0, r3
 8007ebc:	b510      	push	{r4, lr}
 8007ebe:	db11      	blt.n	8007ee4 <__any_on+0x32>
 8007ec0:	dd0a      	ble.n	8007ed8 <__any_on+0x26>
 8007ec2:	f011 011f 	ands.w	r1, r1, #31
 8007ec6:	d007      	beq.n	8007ed8 <__any_on+0x26>
 8007ec8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007ecc:	fa24 f001 	lsr.w	r0, r4, r1
 8007ed0:	fa00 f101 	lsl.w	r1, r0, r1
 8007ed4:	428c      	cmp	r4, r1
 8007ed6:	d10b      	bne.n	8007ef0 <__any_on+0x3e>
 8007ed8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007edc:	4293      	cmp	r3, r2
 8007ede:	d803      	bhi.n	8007ee8 <__any_on+0x36>
 8007ee0:	2000      	movs	r0, #0
 8007ee2:	bd10      	pop	{r4, pc}
 8007ee4:	4603      	mov	r3, r0
 8007ee6:	e7f7      	b.n	8007ed8 <__any_on+0x26>
 8007ee8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007eec:	2900      	cmp	r1, #0
 8007eee:	d0f5      	beq.n	8007edc <__any_on+0x2a>
 8007ef0:	2001      	movs	r0, #1
 8007ef2:	e7f6      	b.n	8007ee2 <__any_on+0x30>

08007ef4 <sulp>:
 8007ef4:	b570      	push	{r4, r5, r6, lr}
 8007ef6:	4604      	mov	r4, r0
 8007ef8:	460d      	mov	r5, r1
 8007efa:	ec45 4b10 	vmov	d0, r4, r5
 8007efe:	4616      	mov	r6, r2
 8007f00:	f7ff feba 	bl	8007c78 <__ulp>
 8007f04:	ec51 0b10 	vmov	r0, r1, d0
 8007f08:	b17e      	cbz	r6, 8007f2a <sulp+0x36>
 8007f0a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007f0e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	dd09      	ble.n	8007f2a <sulp+0x36>
 8007f16:	051b      	lsls	r3, r3, #20
 8007f18:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8007f1c:	2400      	movs	r4, #0
 8007f1e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8007f22:	4622      	mov	r2, r4
 8007f24:	462b      	mov	r3, r5
 8007f26:	f7f8 fbcf 	bl	80006c8 <__aeabi_dmul>
 8007f2a:	ec41 0b10 	vmov	d0, r0, r1
 8007f2e:	bd70      	pop	{r4, r5, r6, pc}

08007f30 <_strtod_l>:
 8007f30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f34:	b09f      	sub	sp, #124	@ 0x7c
 8007f36:	460c      	mov	r4, r1
 8007f38:	9217      	str	r2, [sp, #92]	@ 0x5c
 8007f3a:	2200      	movs	r2, #0
 8007f3c:	921a      	str	r2, [sp, #104]	@ 0x68
 8007f3e:	9005      	str	r0, [sp, #20]
 8007f40:	f04f 0a00 	mov.w	sl, #0
 8007f44:	f04f 0b00 	mov.w	fp, #0
 8007f48:	460a      	mov	r2, r1
 8007f4a:	9219      	str	r2, [sp, #100]	@ 0x64
 8007f4c:	7811      	ldrb	r1, [r2, #0]
 8007f4e:	292b      	cmp	r1, #43	@ 0x2b
 8007f50:	d04a      	beq.n	8007fe8 <_strtod_l+0xb8>
 8007f52:	d838      	bhi.n	8007fc6 <_strtod_l+0x96>
 8007f54:	290d      	cmp	r1, #13
 8007f56:	d832      	bhi.n	8007fbe <_strtod_l+0x8e>
 8007f58:	2908      	cmp	r1, #8
 8007f5a:	d832      	bhi.n	8007fc2 <_strtod_l+0x92>
 8007f5c:	2900      	cmp	r1, #0
 8007f5e:	d03b      	beq.n	8007fd8 <_strtod_l+0xa8>
 8007f60:	2200      	movs	r2, #0
 8007f62:	920e      	str	r2, [sp, #56]	@ 0x38
 8007f64:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8007f66:	782a      	ldrb	r2, [r5, #0]
 8007f68:	2a30      	cmp	r2, #48	@ 0x30
 8007f6a:	f040 80b2 	bne.w	80080d2 <_strtod_l+0x1a2>
 8007f6e:	786a      	ldrb	r2, [r5, #1]
 8007f70:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007f74:	2a58      	cmp	r2, #88	@ 0x58
 8007f76:	d16e      	bne.n	8008056 <_strtod_l+0x126>
 8007f78:	9302      	str	r3, [sp, #8]
 8007f7a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007f7c:	9301      	str	r3, [sp, #4]
 8007f7e:	ab1a      	add	r3, sp, #104	@ 0x68
 8007f80:	9300      	str	r3, [sp, #0]
 8007f82:	4a8f      	ldr	r2, [pc, #572]	@ (80081c0 <_strtod_l+0x290>)
 8007f84:	9805      	ldr	r0, [sp, #20]
 8007f86:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007f88:	a919      	add	r1, sp, #100	@ 0x64
 8007f8a:	f001 f927 	bl	80091dc <__gethex>
 8007f8e:	f010 060f 	ands.w	r6, r0, #15
 8007f92:	4604      	mov	r4, r0
 8007f94:	d005      	beq.n	8007fa2 <_strtod_l+0x72>
 8007f96:	2e06      	cmp	r6, #6
 8007f98:	d128      	bne.n	8007fec <_strtod_l+0xbc>
 8007f9a:	3501      	adds	r5, #1
 8007f9c:	2300      	movs	r3, #0
 8007f9e:	9519      	str	r5, [sp, #100]	@ 0x64
 8007fa0:	930e      	str	r3, [sp, #56]	@ 0x38
 8007fa2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	f040 858e 	bne.w	8008ac6 <_strtod_l+0xb96>
 8007faa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007fac:	b1cb      	cbz	r3, 8007fe2 <_strtod_l+0xb2>
 8007fae:	4652      	mov	r2, sl
 8007fb0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8007fb4:	ec43 2b10 	vmov	d0, r2, r3
 8007fb8:	b01f      	add	sp, #124	@ 0x7c
 8007fba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fbe:	2920      	cmp	r1, #32
 8007fc0:	d1ce      	bne.n	8007f60 <_strtod_l+0x30>
 8007fc2:	3201      	adds	r2, #1
 8007fc4:	e7c1      	b.n	8007f4a <_strtod_l+0x1a>
 8007fc6:	292d      	cmp	r1, #45	@ 0x2d
 8007fc8:	d1ca      	bne.n	8007f60 <_strtod_l+0x30>
 8007fca:	2101      	movs	r1, #1
 8007fcc:	910e      	str	r1, [sp, #56]	@ 0x38
 8007fce:	1c51      	adds	r1, r2, #1
 8007fd0:	9119      	str	r1, [sp, #100]	@ 0x64
 8007fd2:	7852      	ldrb	r2, [r2, #1]
 8007fd4:	2a00      	cmp	r2, #0
 8007fd6:	d1c5      	bne.n	8007f64 <_strtod_l+0x34>
 8007fd8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007fda:	9419      	str	r4, [sp, #100]	@ 0x64
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	f040 8570 	bne.w	8008ac2 <_strtod_l+0xb92>
 8007fe2:	4652      	mov	r2, sl
 8007fe4:	465b      	mov	r3, fp
 8007fe6:	e7e5      	b.n	8007fb4 <_strtod_l+0x84>
 8007fe8:	2100      	movs	r1, #0
 8007fea:	e7ef      	b.n	8007fcc <_strtod_l+0x9c>
 8007fec:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007fee:	b13a      	cbz	r2, 8008000 <_strtod_l+0xd0>
 8007ff0:	2135      	movs	r1, #53	@ 0x35
 8007ff2:	a81c      	add	r0, sp, #112	@ 0x70
 8007ff4:	f7ff ff3a 	bl	8007e6c <__copybits>
 8007ff8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007ffa:	9805      	ldr	r0, [sp, #20]
 8007ffc:	f7ff fb10 	bl	8007620 <_Bfree>
 8008000:	3e01      	subs	r6, #1
 8008002:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8008004:	2e04      	cmp	r6, #4
 8008006:	d806      	bhi.n	8008016 <_strtod_l+0xe6>
 8008008:	e8df f006 	tbb	[pc, r6]
 800800c:	201d0314 	.word	0x201d0314
 8008010:	14          	.byte	0x14
 8008011:	00          	.byte	0x00
 8008012:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8008016:	05e1      	lsls	r1, r4, #23
 8008018:	bf48      	it	mi
 800801a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800801e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008022:	0d1b      	lsrs	r3, r3, #20
 8008024:	051b      	lsls	r3, r3, #20
 8008026:	2b00      	cmp	r3, #0
 8008028:	d1bb      	bne.n	8007fa2 <_strtod_l+0x72>
 800802a:	f7fe fb2d 	bl	8006688 <__errno>
 800802e:	2322      	movs	r3, #34	@ 0x22
 8008030:	6003      	str	r3, [r0, #0]
 8008032:	e7b6      	b.n	8007fa2 <_strtod_l+0x72>
 8008034:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8008038:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800803c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8008040:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008044:	e7e7      	b.n	8008016 <_strtod_l+0xe6>
 8008046:	f8df b180 	ldr.w	fp, [pc, #384]	@ 80081c8 <_strtod_l+0x298>
 800804a:	e7e4      	b.n	8008016 <_strtod_l+0xe6>
 800804c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8008050:	f04f 3aff 	mov.w	sl, #4294967295
 8008054:	e7df      	b.n	8008016 <_strtod_l+0xe6>
 8008056:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008058:	1c5a      	adds	r2, r3, #1
 800805a:	9219      	str	r2, [sp, #100]	@ 0x64
 800805c:	785b      	ldrb	r3, [r3, #1]
 800805e:	2b30      	cmp	r3, #48	@ 0x30
 8008060:	d0f9      	beq.n	8008056 <_strtod_l+0x126>
 8008062:	2b00      	cmp	r3, #0
 8008064:	d09d      	beq.n	8007fa2 <_strtod_l+0x72>
 8008066:	2301      	movs	r3, #1
 8008068:	2700      	movs	r7, #0
 800806a:	9308      	str	r3, [sp, #32]
 800806c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800806e:	930c      	str	r3, [sp, #48]	@ 0x30
 8008070:	970b      	str	r7, [sp, #44]	@ 0x2c
 8008072:	46b9      	mov	r9, r7
 8008074:	220a      	movs	r2, #10
 8008076:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8008078:	7805      	ldrb	r5, [r0, #0]
 800807a:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800807e:	b2d9      	uxtb	r1, r3
 8008080:	2909      	cmp	r1, #9
 8008082:	d928      	bls.n	80080d6 <_strtod_l+0x1a6>
 8008084:	494f      	ldr	r1, [pc, #316]	@ (80081c4 <_strtod_l+0x294>)
 8008086:	2201      	movs	r2, #1
 8008088:	f000 ffd6 	bl	8009038 <strncmp>
 800808c:	2800      	cmp	r0, #0
 800808e:	d032      	beq.n	80080f6 <_strtod_l+0x1c6>
 8008090:	2000      	movs	r0, #0
 8008092:	462a      	mov	r2, r5
 8008094:	900a      	str	r0, [sp, #40]	@ 0x28
 8008096:	464d      	mov	r5, r9
 8008098:	4603      	mov	r3, r0
 800809a:	2a65      	cmp	r2, #101	@ 0x65
 800809c:	d001      	beq.n	80080a2 <_strtod_l+0x172>
 800809e:	2a45      	cmp	r2, #69	@ 0x45
 80080a0:	d114      	bne.n	80080cc <_strtod_l+0x19c>
 80080a2:	b91d      	cbnz	r5, 80080ac <_strtod_l+0x17c>
 80080a4:	9a08      	ldr	r2, [sp, #32]
 80080a6:	4302      	orrs	r2, r0
 80080a8:	d096      	beq.n	8007fd8 <_strtod_l+0xa8>
 80080aa:	2500      	movs	r5, #0
 80080ac:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80080ae:	1c62      	adds	r2, r4, #1
 80080b0:	9219      	str	r2, [sp, #100]	@ 0x64
 80080b2:	7862      	ldrb	r2, [r4, #1]
 80080b4:	2a2b      	cmp	r2, #43	@ 0x2b
 80080b6:	d07a      	beq.n	80081ae <_strtod_l+0x27e>
 80080b8:	2a2d      	cmp	r2, #45	@ 0x2d
 80080ba:	d07e      	beq.n	80081ba <_strtod_l+0x28a>
 80080bc:	f04f 0c00 	mov.w	ip, #0
 80080c0:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80080c4:	2909      	cmp	r1, #9
 80080c6:	f240 8085 	bls.w	80081d4 <_strtod_l+0x2a4>
 80080ca:	9419      	str	r4, [sp, #100]	@ 0x64
 80080cc:	f04f 0800 	mov.w	r8, #0
 80080d0:	e0a5      	b.n	800821e <_strtod_l+0x2ee>
 80080d2:	2300      	movs	r3, #0
 80080d4:	e7c8      	b.n	8008068 <_strtod_l+0x138>
 80080d6:	f1b9 0f08 	cmp.w	r9, #8
 80080da:	bfd8      	it	le
 80080dc:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 80080de:	f100 0001 	add.w	r0, r0, #1
 80080e2:	bfda      	itte	le
 80080e4:	fb02 3301 	mlale	r3, r2, r1, r3
 80080e8:	930b      	strle	r3, [sp, #44]	@ 0x2c
 80080ea:	fb02 3707 	mlagt	r7, r2, r7, r3
 80080ee:	f109 0901 	add.w	r9, r9, #1
 80080f2:	9019      	str	r0, [sp, #100]	@ 0x64
 80080f4:	e7bf      	b.n	8008076 <_strtod_l+0x146>
 80080f6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80080f8:	1c5a      	adds	r2, r3, #1
 80080fa:	9219      	str	r2, [sp, #100]	@ 0x64
 80080fc:	785a      	ldrb	r2, [r3, #1]
 80080fe:	f1b9 0f00 	cmp.w	r9, #0
 8008102:	d03b      	beq.n	800817c <_strtod_l+0x24c>
 8008104:	900a      	str	r0, [sp, #40]	@ 0x28
 8008106:	464d      	mov	r5, r9
 8008108:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800810c:	2b09      	cmp	r3, #9
 800810e:	d912      	bls.n	8008136 <_strtod_l+0x206>
 8008110:	2301      	movs	r3, #1
 8008112:	e7c2      	b.n	800809a <_strtod_l+0x16a>
 8008114:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008116:	1c5a      	adds	r2, r3, #1
 8008118:	9219      	str	r2, [sp, #100]	@ 0x64
 800811a:	785a      	ldrb	r2, [r3, #1]
 800811c:	3001      	adds	r0, #1
 800811e:	2a30      	cmp	r2, #48	@ 0x30
 8008120:	d0f8      	beq.n	8008114 <_strtod_l+0x1e4>
 8008122:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8008126:	2b08      	cmp	r3, #8
 8008128:	f200 84d2 	bhi.w	8008ad0 <_strtod_l+0xba0>
 800812c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800812e:	900a      	str	r0, [sp, #40]	@ 0x28
 8008130:	2000      	movs	r0, #0
 8008132:	930c      	str	r3, [sp, #48]	@ 0x30
 8008134:	4605      	mov	r5, r0
 8008136:	3a30      	subs	r2, #48	@ 0x30
 8008138:	f100 0301 	add.w	r3, r0, #1
 800813c:	d018      	beq.n	8008170 <_strtod_l+0x240>
 800813e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008140:	4419      	add	r1, r3
 8008142:	910a      	str	r1, [sp, #40]	@ 0x28
 8008144:	462e      	mov	r6, r5
 8008146:	f04f 0e0a 	mov.w	lr, #10
 800814a:	1c71      	adds	r1, r6, #1
 800814c:	eba1 0c05 	sub.w	ip, r1, r5
 8008150:	4563      	cmp	r3, ip
 8008152:	dc15      	bgt.n	8008180 <_strtod_l+0x250>
 8008154:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8008158:	182b      	adds	r3, r5, r0
 800815a:	2b08      	cmp	r3, #8
 800815c:	f105 0501 	add.w	r5, r5, #1
 8008160:	4405      	add	r5, r0
 8008162:	dc1a      	bgt.n	800819a <_strtod_l+0x26a>
 8008164:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008166:	230a      	movs	r3, #10
 8008168:	fb03 2301 	mla	r3, r3, r1, r2
 800816c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800816e:	2300      	movs	r3, #0
 8008170:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008172:	1c51      	adds	r1, r2, #1
 8008174:	9119      	str	r1, [sp, #100]	@ 0x64
 8008176:	7852      	ldrb	r2, [r2, #1]
 8008178:	4618      	mov	r0, r3
 800817a:	e7c5      	b.n	8008108 <_strtod_l+0x1d8>
 800817c:	4648      	mov	r0, r9
 800817e:	e7ce      	b.n	800811e <_strtod_l+0x1ee>
 8008180:	2e08      	cmp	r6, #8
 8008182:	dc05      	bgt.n	8008190 <_strtod_l+0x260>
 8008184:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8008186:	fb0e f606 	mul.w	r6, lr, r6
 800818a:	960b      	str	r6, [sp, #44]	@ 0x2c
 800818c:	460e      	mov	r6, r1
 800818e:	e7dc      	b.n	800814a <_strtod_l+0x21a>
 8008190:	2910      	cmp	r1, #16
 8008192:	bfd8      	it	le
 8008194:	fb0e f707 	mulle.w	r7, lr, r7
 8008198:	e7f8      	b.n	800818c <_strtod_l+0x25c>
 800819a:	2b0f      	cmp	r3, #15
 800819c:	bfdc      	itt	le
 800819e:	230a      	movle	r3, #10
 80081a0:	fb03 2707 	mlale	r7, r3, r7, r2
 80081a4:	e7e3      	b.n	800816e <_strtod_l+0x23e>
 80081a6:	2300      	movs	r3, #0
 80081a8:	930a      	str	r3, [sp, #40]	@ 0x28
 80081aa:	2301      	movs	r3, #1
 80081ac:	e77a      	b.n	80080a4 <_strtod_l+0x174>
 80081ae:	f04f 0c00 	mov.w	ip, #0
 80081b2:	1ca2      	adds	r2, r4, #2
 80081b4:	9219      	str	r2, [sp, #100]	@ 0x64
 80081b6:	78a2      	ldrb	r2, [r4, #2]
 80081b8:	e782      	b.n	80080c0 <_strtod_l+0x190>
 80081ba:	f04f 0c01 	mov.w	ip, #1
 80081be:	e7f8      	b.n	80081b2 <_strtod_l+0x282>
 80081c0:	0801ddbc 	.word	0x0801ddbc
 80081c4:	0801dbef 	.word	0x0801dbef
 80081c8:	7ff00000 	.word	0x7ff00000
 80081cc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80081ce:	1c51      	adds	r1, r2, #1
 80081d0:	9119      	str	r1, [sp, #100]	@ 0x64
 80081d2:	7852      	ldrb	r2, [r2, #1]
 80081d4:	2a30      	cmp	r2, #48	@ 0x30
 80081d6:	d0f9      	beq.n	80081cc <_strtod_l+0x29c>
 80081d8:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80081dc:	2908      	cmp	r1, #8
 80081de:	f63f af75 	bhi.w	80080cc <_strtod_l+0x19c>
 80081e2:	3a30      	subs	r2, #48	@ 0x30
 80081e4:	9209      	str	r2, [sp, #36]	@ 0x24
 80081e6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80081e8:	920f      	str	r2, [sp, #60]	@ 0x3c
 80081ea:	f04f 080a 	mov.w	r8, #10
 80081ee:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80081f0:	1c56      	adds	r6, r2, #1
 80081f2:	9619      	str	r6, [sp, #100]	@ 0x64
 80081f4:	7852      	ldrb	r2, [r2, #1]
 80081f6:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80081fa:	f1be 0f09 	cmp.w	lr, #9
 80081fe:	d939      	bls.n	8008274 <_strtod_l+0x344>
 8008200:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8008202:	1a76      	subs	r6, r6, r1
 8008204:	2e08      	cmp	r6, #8
 8008206:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800820a:	dc03      	bgt.n	8008214 <_strtod_l+0x2e4>
 800820c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800820e:	4588      	cmp	r8, r1
 8008210:	bfa8      	it	ge
 8008212:	4688      	movge	r8, r1
 8008214:	f1bc 0f00 	cmp.w	ip, #0
 8008218:	d001      	beq.n	800821e <_strtod_l+0x2ee>
 800821a:	f1c8 0800 	rsb	r8, r8, #0
 800821e:	2d00      	cmp	r5, #0
 8008220:	d14e      	bne.n	80082c0 <_strtod_l+0x390>
 8008222:	9908      	ldr	r1, [sp, #32]
 8008224:	4308      	orrs	r0, r1
 8008226:	f47f aebc 	bne.w	8007fa2 <_strtod_l+0x72>
 800822a:	2b00      	cmp	r3, #0
 800822c:	f47f aed4 	bne.w	8007fd8 <_strtod_l+0xa8>
 8008230:	2a69      	cmp	r2, #105	@ 0x69
 8008232:	d028      	beq.n	8008286 <_strtod_l+0x356>
 8008234:	dc25      	bgt.n	8008282 <_strtod_l+0x352>
 8008236:	2a49      	cmp	r2, #73	@ 0x49
 8008238:	d025      	beq.n	8008286 <_strtod_l+0x356>
 800823a:	2a4e      	cmp	r2, #78	@ 0x4e
 800823c:	f47f aecc 	bne.w	8007fd8 <_strtod_l+0xa8>
 8008240:	499a      	ldr	r1, [pc, #616]	@ (80084ac <_strtod_l+0x57c>)
 8008242:	a819      	add	r0, sp, #100	@ 0x64
 8008244:	f001 f9ec 	bl	8009620 <__match>
 8008248:	2800      	cmp	r0, #0
 800824a:	f43f aec5 	beq.w	8007fd8 <_strtod_l+0xa8>
 800824e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008250:	781b      	ldrb	r3, [r3, #0]
 8008252:	2b28      	cmp	r3, #40	@ 0x28
 8008254:	d12e      	bne.n	80082b4 <_strtod_l+0x384>
 8008256:	4996      	ldr	r1, [pc, #600]	@ (80084b0 <_strtod_l+0x580>)
 8008258:	aa1c      	add	r2, sp, #112	@ 0x70
 800825a:	a819      	add	r0, sp, #100	@ 0x64
 800825c:	f001 f9f4 	bl	8009648 <__hexnan>
 8008260:	2805      	cmp	r0, #5
 8008262:	d127      	bne.n	80082b4 <_strtod_l+0x384>
 8008264:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008266:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800826a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800826e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8008272:	e696      	b.n	8007fa2 <_strtod_l+0x72>
 8008274:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008276:	fb08 2101 	mla	r1, r8, r1, r2
 800827a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800827e:	9209      	str	r2, [sp, #36]	@ 0x24
 8008280:	e7b5      	b.n	80081ee <_strtod_l+0x2be>
 8008282:	2a6e      	cmp	r2, #110	@ 0x6e
 8008284:	e7da      	b.n	800823c <_strtod_l+0x30c>
 8008286:	498b      	ldr	r1, [pc, #556]	@ (80084b4 <_strtod_l+0x584>)
 8008288:	a819      	add	r0, sp, #100	@ 0x64
 800828a:	f001 f9c9 	bl	8009620 <__match>
 800828e:	2800      	cmp	r0, #0
 8008290:	f43f aea2 	beq.w	8007fd8 <_strtod_l+0xa8>
 8008294:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008296:	4988      	ldr	r1, [pc, #544]	@ (80084b8 <_strtod_l+0x588>)
 8008298:	3b01      	subs	r3, #1
 800829a:	a819      	add	r0, sp, #100	@ 0x64
 800829c:	9319      	str	r3, [sp, #100]	@ 0x64
 800829e:	f001 f9bf 	bl	8009620 <__match>
 80082a2:	b910      	cbnz	r0, 80082aa <_strtod_l+0x37a>
 80082a4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80082a6:	3301      	adds	r3, #1
 80082a8:	9319      	str	r3, [sp, #100]	@ 0x64
 80082aa:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 80084c8 <_strtod_l+0x598>
 80082ae:	f04f 0a00 	mov.w	sl, #0
 80082b2:	e676      	b.n	8007fa2 <_strtod_l+0x72>
 80082b4:	4881      	ldr	r0, [pc, #516]	@ (80084bc <_strtod_l+0x58c>)
 80082b6:	f000 feef 	bl	8009098 <nan>
 80082ba:	ec5b ab10 	vmov	sl, fp, d0
 80082be:	e670      	b.n	8007fa2 <_strtod_l+0x72>
 80082c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80082c2:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 80082c4:	eba8 0303 	sub.w	r3, r8, r3
 80082c8:	f1b9 0f00 	cmp.w	r9, #0
 80082cc:	bf08      	it	eq
 80082ce:	46a9      	moveq	r9, r5
 80082d0:	2d10      	cmp	r5, #16
 80082d2:	9309      	str	r3, [sp, #36]	@ 0x24
 80082d4:	462c      	mov	r4, r5
 80082d6:	bfa8      	it	ge
 80082d8:	2410      	movge	r4, #16
 80082da:	f7f8 f97b 	bl	80005d4 <__aeabi_ui2d>
 80082de:	2d09      	cmp	r5, #9
 80082e0:	4682      	mov	sl, r0
 80082e2:	468b      	mov	fp, r1
 80082e4:	dc13      	bgt.n	800830e <_strtod_l+0x3de>
 80082e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	f43f ae5a 	beq.w	8007fa2 <_strtod_l+0x72>
 80082ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082f0:	dd78      	ble.n	80083e4 <_strtod_l+0x4b4>
 80082f2:	2b16      	cmp	r3, #22
 80082f4:	dc5f      	bgt.n	80083b6 <_strtod_l+0x486>
 80082f6:	4972      	ldr	r1, [pc, #456]	@ (80084c0 <_strtod_l+0x590>)
 80082f8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80082fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008300:	4652      	mov	r2, sl
 8008302:	465b      	mov	r3, fp
 8008304:	f7f8 f9e0 	bl	80006c8 <__aeabi_dmul>
 8008308:	4682      	mov	sl, r0
 800830a:	468b      	mov	fp, r1
 800830c:	e649      	b.n	8007fa2 <_strtod_l+0x72>
 800830e:	4b6c      	ldr	r3, [pc, #432]	@ (80084c0 <_strtod_l+0x590>)
 8008310:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008314:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8008318:	f7f8 f9d6 	bl	80006c8 <__aeabi_dmul>
 800831c:	4682      	mov	sl, r0
 800831e:	4638      	mov	r0, r7
 8008320:	468b      	mov	fp, r1
 8008322:	f7f8 f957 	bl	80005d4 <__aeabi_ui2d>
 8008326:	4602      	mov	r2, r0
 8008328:	460b      	mov	r3, r1
 800832a:	4650      	mov	r0, sl
 800832c:	4659      	mov	r1, fp
 800832e:	f7f8 f815 	bl	800035c <__adddf3>
 8008332:	2d0f      	cmp	r5, #15
 8008334:	4682      	mov	sl, r0
 8008336:	468b      	mov	fp, r1
 8008338:	ddd5      	ble.n	80082e6 <_strtod_l+0x3b6>
 800833a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800833c:	1b2c      	subs	r4, r5, r4
 800833e:	441c      	add	r4, r3
 8008340:	2c00      	cmp	r4, #0
 8008342:	f340 8093 	ble.w	800846c <_strtod_l+0x53c>
 8008346:	f014 030f 	ands.w	r3, r4, #15
 800834a:	d00a      	beq.n	8008362 <_strtod_l+0x432>
 800834c:	495c      	ldr	r1, [pc, #368]	@ (80084c0 <_strtod_l+0x590>)
 800834e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008352:	4652      	mov	r2, sl
 8008354:	465b      	mov	r3, fp
 8008356:	e9d1 0100 	ldrd	r0, r1, [r1]
 800835a:	f7f8 f9b5 	bl	80006c8 <__aeabi_dmul>
 800835e:	4682      	mov	sl, r0
 8008360:	468b      	mov	fp, r1
 8008362:	f034 040f 	bics.w	r4, r4, #15
 8008366:	d073      	beq.n	8008450 <_strtod_l+0x520>
 8008368:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800836c:	dd49      	ble.n	8008402 <_strtod_l+0x4d2>
 800836e:	2400      	movs	r4, #0
 8008370:	46a0      	mov	r8, r4
 8008372:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008374:	46a1      	mov	r9, r4
 8008376:	9a05      	ldr	r2, [sp, #20]
 8008378:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 80084c8 <_strtod_l+0x598>
 800837c:	2322      	movs	r3, #34	@ 0x22
 800837e:	6013      	str	r3, [r2, #0]
 8008380:	f04f 0a00 	mov.w	sl, #0
 8008384:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008386:	2b00      	cmp	r3, #0
 8008388:	f43f ae0b 	beq.w	8007fa2 <_strtod_l+0x72>
 800838c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800838e:	9805      	ldr	r0, [sp, #20]
 8008390:	f7ff f946 	bl	8007620 <_Bfree>
 8008394:	9805      	ldr	r0, [sp, #20]
 8008396:	4649      	mov	r1, r9
 8008398:	f7ff f942 	bl	8007620 <_Bfree>
 800839c:	9805      	ldr	r0, [sp, #20]
 800839e:	4641      	mov	r1, r8
 80083a0:	f7ff f93e 	bl	8007620 <_Bfree>
 80083a4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80083a6:	9805      	ldr	r0, [sp, #20]
 80083a8:	f7ff f93a 	bl	8007620 <_Bfree>
 80083ac:	9805      	ldr	r0, [sp, #20]
 80083ae:	4621      	mov	r1, r4
 80083b0:	f7ff f936 	bl	8007620 <_Bfree>
 80083b4:	e5f5      	b.n	8007fa2 <_strtod_l+0x72>
 80083b6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80083b8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80083bc:	4293      	cmp	r3, r2
 80083be:	dbbc      	blt.n	800833a <_strtod_l+0x40a>
 80083c0:	4c3f      	ldr	r4, [pc, #252]	@ (80084c0 <_strtod_l+0x590>)
 80083c2:	f1c5 050f 	rsb	r5, r5, #15
 80083c6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80083ca:	4652      	mov	r2, sl
 80083cc:	465b      	mov	r3, fp
 80083ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 80083d2:	f7f8 f979 	bl	80006c8 <__aeabi_dmul>
 80083d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083d8:	1b5d      	subs	r5, r3, r5
 80083da:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80083de:	e9d4 2300 	ldrd	r2, r3, [r4]
 80083e2:	e78f      	b.n	8008304 <_strtod_l+0x3d4>
 80083e4:	3316      	adds	r3, #22
 80083e6:	dba8      	blt.n	800833a <_strtod_l+0x40a>
 80083e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80083ea:	eba3 0808 	sub.w	r8, r3, r8
 80083ee:	4b34      	ldr	r3, [pc, #208]	@ (80084c0 <_strtod_l+0x590>)
 80083f0:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80083f4:	e9d8 2300 	ldrd	r2, r3, [r8]
 80083f8:	4650      	mov	r0, sl
 80083fa:	4659      	mov	r1, fp
 80083fc:	f7f8 fa8e 	bl	800091c <__aeabi_ddiv>
 8008400:	e782      	b.n	8008308 <_strtod_l+0x3d8>
 8008402:	2300      	movs	r3, #0
 8008404:	4f2f      	ldr	r7, [pc, #188]	@ (80084c4 <_strtod_l+0x594>)
 8008406:	1124      	asrs	r4, r4, #4
 8008408:	4650      	mov	r0, sl
 800840a:	4659      	mov	r1, fp
 800840c:	461e      	mov	r6, r3
 800840e:	2c01      	cmp	r4, #1
 8008410:	dc21      	bgt.n	8008456 <_strtod_l+0x526>
 8008412:	b10b      	cbz	r3, 8008418 <_strtod_l+0x4e8>
 8008414:	4682      	mov	sl, r0
 8008416:	468b      	mov	fp, r1
 8008418:	492a      	ldr	r1, [pc, #168]	@ (80084c4 <_strtod_l+0x594>)
 800841a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800841e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8008422:	4652      	mov	r2, sl
 8008424:	465b      	mov	r3, fp
 8008426:	e9d1 0100 	ldrd	r0, r1, [r1]
 800842a:	f7f8 f94d 	bl	80006c8 <__aeabi_dmul>
 800842e:	4b26      	ldr	r3, [pc, #152]	@ (80084c8 <_strtod_l+0x598>)
 8008430:	460a      	mov	r2, r1
 8008432:	400b      	ands	r3, r1
 8008434:	4925      	ldr	r1, [pc, #148]	@ (80084cc <_strtod_l+0x59c>)
 8008436:	428b      	cmp	r3, r1
 8008438:	4682      	mov	sl, r0
 800843a:	d898      	bhi.n	800836e <_strtod_l+0x43e>
 800843c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8008440:	428b      	cmp	r3, r1
 8008442:	bf86      	itte	hi
 8008444:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 80084d0 <_strtod_l+0x5a0>
 8008448:	f04f 3aff 	movhi.w	sl, #4294967295
 800844c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8008450:	2300      	movs	r3, #0
 8008452:	9308      	str	r3, [sp, #32]
 8008454:	e076      	b.n	8008544 <_strtod_l+0x614>
 8008456:	07e2      	lsls	r2, r4, #31
 8008458:	d504      	bpl.n	8008464 <_strtod_l+0x534>
 800845a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800845e:	f7f8 f933 	bl	80006c8 <__aeabi_dmul>
 8008462:	2301      	movs	r3, #1
 8008464:	3601      	adds	r6, #1
 8008466:	1064      	asrs	r4, r4, #1
 8008468:	3708      	adds	r7, #8
 800846a:	e7d0      	b.n	800840e <_strtod_l+0x4de>
 800846c:	d0f0      	beq.n	8008450 <_strtod_l+0x520>
 800846e:	4264      	negs	r4, r4
 8008470:	f014 020f 	ands.w	r2, r4, #15
 8008474:	d00a      	beq.n	800848c <_strtod_l+0x55c>
 8008476:	4b12      	ldr	r3, [pc, #72]	@ (80084c0 <_strtod_l+0x590>)
 8008478:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800847c:	4650      	mov	r0, sl
 800847e:	4659      	mov	r1, fp
 8008480:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008484:	f7f8 fa4a 	bl	800091c <__aeabi_ddiv>
 8008488:	4682      	mov	sl, r0
 800848a:	468b      	mov	fp, r1
 800848c:	1124      	asrs	r4, r4, #4
 800848e:	d0df      	beq.n	8008450 <_strtod_l+0x520>
 8008490:	2c1f      	cmp	r4, #31
 8008492:	dd1f      	ble.n	80084d4 <_strtod_l+0x5a4>
 8008494:	2400      	movs	r4, #0
 8008496:	46a0      	mov	r8, r4
 8008498:	940b      	str	r4, [sp, #44]	@ 0x2c
 800849a:	46a1      	mov	r9, r4
 800849c:	9a05      	ldr	r2, [sp, #20]
 800849e:	2322      	movs	r3, #34	@ 0x22
 80084a0:	f04f 0a00 	mov.w	sl, #0
 80084a4:	f04f 0b00 	mov.w	fp, #0
 80084a8:	6013      	str	r3, [r2, #0]
 80084aa:	e76b      	b.n	8008384 <_strtod_l+0x454>
 80084ac:	0801dadd 	.word	0x0801dadd
 80084b0:	0801dda8 	.word	0x0801dda8
 80084b4:	0801dad5 	.word	0x0801dad5
 80084b8:	0801db0c 	.word	0x0801db0c
 80084bc:	0801dc45 	.word	0x0801dc45
 80084c0:	0801dce0 	.word	0x0801dce0
 80084c4:	0801dcb8 	.word	0x0801dcb8
 80084c8:	7ff00000 	.word	0x7ff00000
 80084cc:	7ca00000 	.word	0x7ca00000
 80084d0:	7fefffff 	.word	0x7fefffff
 80084d4:	f014 0310 	ands.w	r3, r4, #16
 80084d8:	bf18      	it	ne
 80084da:	236a      	movne	r3, #106	@ 0x6a
 80084dc:	4ea9      	ldr	r6, [pc, #676]	@ (8008784 <_strtod_l+0x854>)
 80084de:	9308      	str	r3, [sp, #32]
 80084e0:	4650      	mov	r0, sl
 80084e2:	4659      	mov	r1, fp
 80084e4:	2300      	movs	r3, #0
 80084e6:	07e7      	lsls	r7, r4, #31
 80084e8:	d504      	bpl.n	80084f4 <_strtod_l+0x5c4>
 80084ea:	e9d6 2300 	ldrd	r2, r3, [r6]
 80084ee:	f7f8 f8eb 	bl	80006c8 <__aeabi_dmul>
 80084f2:	2301      	movs	r3, #1
 80084f4:	1064      	asrs	r4, r4, #1
 80084f6:	f106 0608 	add.w	r6, r6, #8
 80084fa:	d1f4      	bne.n	80084e6 <_strtod_l+0x5b6>
 80084fc:	b10b      	cbz	r3, 8008502 <_strtod_l+0x5d2>
 80084fe:	4682      	mov	sl, r0
 8008500:	468b      	mov	fp, r1
 8008502:	9b08      	ldr	r3, [sp, #32]
 8008504:	b1b3      	cbz	r3, 8008534 <_strtod_l+0x604>
 8008506:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800850a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800850e:	2b00      	cmp	r3, #0
 8008510:	4659      	mov	r1, fp
 8008512:	dd0f      	ble.n	8008534 <_strtod_l+0x604>
 8008514:	2b1f      	cmp	r3, #31
 8008516:	dd56      	ble.n	80085c6 <_strtod_l+0x696>
 8008518:	2b34      	cmp	r3, #52	@ 0x34
 800851a:	bfde      	ittt	le
 800851c:	f04f 33ff 	movle.w	r3, #4294967295
 8008520:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8008524:	4093      	lslle	r3, r2
 8008526:	f04f 0a00 	mov.w	sl, #0
 800852a:	bfcc      	ite	gt
 800852c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8008530:	ea03 0b01 	andle.w	fp, r3, r1
 8008534:	2200      	movs	r2, #0
 8008536:	2300      	movs	r3, #0
 8008538:	4650      	mov	r0, sl
 800853a:	4659      	mov	r1, fp
 800853c:	f7f8 fb2c 	bl	8000b98 <__aeabi_dcmpeq>
 8008540:	2800      	cmp	r0, #0
 8008542:	d1a7      	bne.n	8008494 <_strtod_l+0x564>
 8008544:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008546:	9300      	str	r3, [sp, #0]
 8008548:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800854a:	9805      	ldr	r0, [sp, #20]
 800854c:	462b      	mov	r3, r5
 800854e:	464a      	mov	r2, r9
 8008550:	f7ff f8ce 	bl	80076f0 <__s2b>
 8008554:	900b      	str	r0, [sp, #44]	@ 0x2c
 8008556:	2800      	cmp	r0, #0
 8008558:	f43f af09 	beq.w	800836e <_strtod_l+0x43e>
 800855c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800855e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008560:	2a00      	cmp	r2, #0
 8008562:	eba3 0308 	sub.w	r3, r3, r8
 8008566:	bfa8      	it	ge
 8008568:	2300      	movge	r3, #0
 800856a:	9312      	str	r3, [sp, #72]	@ 0x48
 800856c:	2400      	movs	r4, #0
 800856e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008572:	9316      	str	r3, [sp, #88]	@ 0x58
 8008574:	46a0      	mov	r8, r4
 8008576:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008578:	9805      	ldr	r0, [sp, #20]
 800857a:	6859      	ldr	r1, [r3, #4]
 800857c:	f7ff f810 	bl	80075a0 <_Balloc>
 8008580:	4681      	mov	r9, r0
 8008582:	2800      	cmp	r0, #0
 8008584:	f43f aef7 	beq.w	8008376 <_strtod_l+0x446>
 8008588:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800858a:	691a      	ldr	r2, [r3, #16]
 800858c:	3202      	adds	r2, #2
 800858e:	f103 010c 	add.w	r1, r3, #12
 8008592:	0092      	lsls	r2, r2, #2
 8008594:	300c      	adds	r0, #12
 8008596:	f000 fd71 	bl	800907c <memcpy>
 800859a:	ec4b ab10 	vmov	d0, sl, fp
 800859e:	9805      	ldr	r0, [sp, #20]
 80085a0:	aa1c      	add	r2, sp, #112	@ 0x70
 80085a2:	a91b      	add	r1, sp, #108	@ 0x6c
 80085a4:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80085a8:	f7ff fbd6 	bl	8007d58 <__d2b>
 80085ac:	901a      	str	r0, [sp, #104]	@ 0x68
 80085ae:	2800      	cmp	r0, #0
 80085b0:	f43f aee1 	beq.w	8008376 <_strtod_l+0x446>
 80085b4:	9805      	ldr	r0, [sp, #20]
 80085b6:	2101      	movs	r1, #1
 80085b8:	f7ff f930 	bl	800781c <__i2b>
 80085bc:	4680      	mov	r8, r0
 80085be:	b948      	cbnz	r0, 80085d4 <_strtod_l+0x6a4>
 80085c0:	f04f 0800 	mov.w	r8, #0
 80085c4:	e6d7      	b.n	8008376 <_strtod_l+0x446>
 80085c6:	f04f 32ff 	mov.w	r2, #4294967295
 80085ca:	fa02 f303 	lsl.w	r3, r2, r3
 80085ce:	ea03 0a0a 	and.w	sl, r3, sl
 80085d2:	e7af      	b.n	8008534 <_strtod_l+0x604>
 80085d4:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80085d6:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80085d8:	2d00      	cmp	r5, #0
 80085da:	bfab      	itete	ge
 80085dc:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80085de:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80085e0:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80085e2:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80085e4:	bfac      	ite	ge
 80085e6:	18ef      	addge	r7, r5, r3
 80085e8:	1b5e      	sublt	r6, r3, r5
 80085ea:	9b08      	ldr	r3, [sp, #32]
 80085ec:	1aed      	subs	r5, r5, r3
 80085ee:	4415      	add	r5, r2
 80085f0:	4b65      	ldr	r3, [pc, #404]	@ (8008788 <_strtod_l+0x858>)
 80085f2:	3d01      	subs	r5, #1
 80085f4:	429d      	cmp	r5, r3
 80085f6:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80085fa:	da50      	bge.n	800869e <_strtod_l+0x76e>
 80085fc:	1b5b      	subs	r3, r3, r5
 80085fe:	2b1f      	cmp	r3, #31
 8008600:	eba2 0203 	sub.w	r2, r2, r3
 8008604:	f04f 0101 	mov.w	r1, #1
 8008608:	dc3d      	bgt.n	8008686 <_strtod_l+0x756>
 800860a:	fa01 f303 	lsl.w	r3, r1, r3
 800860e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008610:	2300      	movs	r3, #0
 8008612:	9310      	str	r3, [sp, #64]	@ 0x40
 8008614:	18bd      	adds	r5, r7, r2
 8008616:	9b08      	ldr	r3, [sp, #32]
 8008618:	42af      	cmp	r7, r5
 800861a:	4416      	add	r6, r2
 800861c:	441e      	add	r6, r3
 800861e:	463b      	mov	r3, r7
 8008620:	bfa8      	it	ge
 8008622:	462b      	movge	r3, r5
 8008624:	42b3      	cmp	r3, r6
 8008626:	bfa8      	it	ge
 8008628:	4633      	movge	r3, r6
 800862a:	2b00      	cmp	r3, #0
 800862c:	bfc2      	ittt	gt
 800862e:	1aed      	subgt	r5, r5, r3
 8008630:	1af6      	subgt	r6, r6, r3
 8008632:	1aff      	subgt	r7, r7, r3
 8008634:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008636:	2b00      	cmp	r3, #0
 8008638:	dd16      	ble.n	8008668 <_strtod_l+0x738>
 800863a:	4641      	mov	r1, r8
 800863c:	9805      	ldr	r0, [sp, #20]
 800863e:	461a      	mov	r2, r3
 8008640:	f7ff f9a4 	bl	800798c <__pow5mult>
 8008644:	4680      	mov	r8, r0
 8008646:	2800      	cmp	r0, #0
 8008648:	d0ba      	beq.n	80085c0 <_strtod_l+0x690>
 800864a:	4601      	mov	r1, r0
 800864c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800864e:	9805      	ldr	r0, [sp, #20]
 8008650:	f7ff f8fa 	bl	8007848 <__multiply>
 8008654:	900a      	str	r0, [sp, #40]	@ 0x28
 8008656:	2800      	cmp	r0, #0
 8008658:	f43f ae8d 	beq.w	8008376 <_strtod_l+0x446>
 800865c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800865e:	9805      	ldr	r0, [sp, #20]
 8008660:	f7fe ffde 	bl	8007620 <_Bfree>
 8008664:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008666:	931a      	str	r3, [sp, #104]	@ 0x68
 8008668:	2d00      	cmp	r5, #0
 800866a:	dc1d      	bgt.n	80086a8 <_strtod_l+0x778>
 800866c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800866e:	2b00      	cmp	r3, #0
 8008670:	dd23      	ble.n	80086ba <_strtod_l+0x78a>
 8008672:	4649      	mov	r1, r9
 8008674:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8008676:	9805      	ldr	r0, [sp, #20]
 8008678:	f7ff f988 	bl	800798c <__pow5mult>
 800867c:	4681      	mov	r9, r0
 800867e:	b9e0      	cbnz	r0, 80086ba <_strtod_l+0x78a>
 8008680:	f04f 0900 	mov.w	r9, #0
 8008684:	e677      	b.n	8008376 <_strtod_l+0x446>
 8008686:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800868a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800868e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8008692:	35e2      	adds	r5, #226	@ 0xe2
 8008694:	fa01 f305 	lsl.w	r3, r1, r5
 8008698:	9310      	str	r3, [sp, #64]	@ 0x40
 800869a:	9113      	str	r1, [sp, #76]	@ 0x4c
 800869c:	e7ba      	b.n	8008614 <_strtod_l+0x6e4>
 800869e:	2300      	movs	r3, #0
 80086a0:	9310      	str	r3, [sp, #64]	@ 0x40
 80086a2:	2301      	movs	r3, #1
 80086a4:	9313      	str	r3, [sp, #76]	@ 0x4c
 80086a6:	e7b5      	b.n	8008614 <_strtod_l+0x6e4>
 80086a8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80086aa:	9805      	ldr	r0, [sp, #20]
 80086ac:	462a      	mov	r2, r5
 80086ae:	f7ff f9c7 	bl	8007a40 <__lshift>
 80086b2:	901a      	str	r0, [sp, #104]	@ 0x68
 80086b4:	2800      	cmp	r0, #0
 80086b6:	d1d9      	bne.n	800866c <_strtod_l+0x73c>
 80086b8:	e65d      	b.n	8008376 <_strtod_l+0x446>
 80086ba:	2e00      	cmp	r6, #0
 80086bc:	dd07      	ble.n	80086ce <_strtod_l+0x79e>
 80086be:	4649      	mov	r1, r9
 80086c0:	9805      	ldr	r0, [sp, #20]
 80086c2:	4632      	mov	r2, r6
 80086c4:	f7ff f9bc 	bl	8007a40 <__lshift>
 80086c8:	4681      	mov	r9, r0
 80086ca:	2800      	cmp	r0, #0
 80086cc:	d0d8      	beq.n	8008680 <_strtod_l+0x750>
 80086ce:	2f00      	cmp	r7, #0
 80086d0:	dd08      	ble.n	80086e4 <_strtod_l+0x7b4>
 80086d2:	4641      	mov	r1, r8
 80086d4:	9805      	ldr	r0, [sp, #20]
 80086d6:	463a      	mov	r2, r7
 80086d8:	f7ff f9b2 	bl	8007a40 <__lshift>
 80086dc:	4680      	mov	r8, r0
 80086de:	2800      	cmp	r0, #0
 80086e0:	f43f ae49 	beq.w	8008376 <_strtod_l+0x446>
 80086e4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80086e6:	9805      	ldr	r0, [sp, #20]
 80086e8:	464a      	mov	r2, r9
 80086ea:	f7ff fa31 	bl	8007b50 <__mdiff>
 80086ee:	4604      	mov	r4, r0
 80086f0:	2800      	cmp	r0, #0
 80086f2:	f43f ae40 	beq.w	8008376 <_strtod_l+0x446>
 80086f6:	68c3      	ldr	r3, [r0, #12]
 80086f8:	930f      	str	r3, [sp, #60]	@ 0x3c
 80086fa:	2300      	movs	r3, #0
 80086fc:	60c3      	str	r3, [r0, #12]
 80086fe:	4641      	mov	r1, r8
 8008700:	f7ff fa0a 	bl	8007b18 <__mcmp>
 8008704:	2800      	cmp	r0, #0
 8008706:	da45      	bge.n	8008794 <_strtod_l+0x864>
 8008708:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800870a:	ea53 030a 	orrs.w	r3, r3, sl
 800870e:	d16b      	bne.n	80087e8 <_strtod_l+0x8b8>
 8008710:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008714:	2b00      	cmp	r3, #0
 8008716:	d167      	bne.n	80087e8 <_strtod_l+0x8b8>
 8008718:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800871c:	0d1b      	lsrs	r3, r3, #20
 800871e:	051b      	lsls	r3, r3, #20
 8008720:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008724:	d960      	bls.n	80087e8 <_strtod_l+0x8b8>
 8008726:	6963      	ldr	r3, [r4, #20]
 8008728:	b913      	cbnz	r3, 8008730 <_strtod_l+0x800>
 800872a:	6923      	ldr	r3, [r4, #16]
 800872c:	2b01      	cmp	r3, #1
 800872e:	dd5b      	ble.n	80087e8 <_strtod_l+0x8b8>
 8008730:	4621      	mov	r1, r4
 8008732:	2201      	movs	r2, #1
 8008734:	9805      	ldr	r0, [sp, #20]
 8008736:	f7ff f983 	bl	8007a40 <__lshift>
 800873a:	4641      	mov	r1, r8
 800873c:	4604      	mov	r4, r0
 800873e:	f7ff f9eb 	bl	8007b18 <__mcmp>
 8008742:	2800      	cmp	r0, #0
 8008744:	dd50      	ble.n	80087e8 <_strtod_l+0x8b8>
 8008746:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800874a:	9a08      	ldr	r2, [sp, #32]
 800874c:	0d1b      	lsrs	r3, r3, #20
 800874e:	051b      	lsls	r3, r3, #20
 8008750:	2a00      	cmp	r2, #0
 8008752:	d06a      	beq.n	800882a <_strtod_l+0x8fa>
 8008754:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008758:	d867      	bhi.n	800882a <_strtod_l+0x8fa>
 800875a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800875e:	f67f ae9d 	bls.w	800849c <_strtod_l+0x56c>
 8008762:	4b0a      	ldr	r3, [pc, #40]	@ (800878c <_strtod_l+0x85c>)
 8008764:	4650      	mov	r0, sl
 8008766:	4659      	mov	r1, fp
 8008768:	2200      	movs	r2, #0
 800876a:	f7f7 ffad 	bl	80006c8 <__aeabi_dmul>
 800876e:	4b08      	ldr	r3, [pc, #32]	@ (8008790 <_strtod_l+0x860>)
 8008770:	400b      	ands	r3, r1
 8008772:	4682      	mov	sl, r0
 8008774:	468b      	mov	fp, r1
 8008776:	2b00      	cmp	r3, #0
 8008778:	f47f ae08 	bne.w	800838c <_strtod_l+0x45c>
 800877c:	9a05      	ldr	r2, [sp, #20]
 800877e:	2322      	movs	r3, #34	@ 0x22
 8008780:	6013      	str	r3, [r2, #0]
 8008782:	e603      	b.n	800838c <_strtod_l+0x45c>
 8008784:	0801ddd0 	.word	0x0801ddd0
 8008788:	fffffc02 	.word	0xfffffc02
 800878c:	39500000 	.word	0x39500000
 8008790:	7ff00000 	.word	0x7ff00000
 8008794:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8008798:	d165      	bne.n	8008866 <_strtod_l+0x936>
 800879a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800879c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80087a0:	b35a      	cbz	r2, 80087fa <_strtod_l+0x8ca>
 80087a2:	4a9f      	ldr	r2, [pc, #636]	@ (8008a20 <_strtod_l+0xaf0>)
 80087a4:	4293      	cmp	r3, r2
 80087a6:	d12b      	bne.n	8008800 <_strtod_l+0x8d0>
 80087a8:	9b08      	ldr	r3, [sp, #32]
 80087aa:	4651      	mov	r1, sl
 80087ac:	b303      	cbz	r3, 80087f0 <_strtod_l+0x8c0>
 80087ae:	4b9d      	ldr	r3, [pc, #628]	@ (8008a24 <_strtod_l+0xaf4>)
 80087b0:	465a      	mov	r2, fp
 80087b2:	4013      	ands	r3, r2
 80087b4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80087b8:	f04f 32ff 	mov.w	r2, #4294967295
 80087bc:	d81b      	bhi.n	80087f6 <_strtod_l+0x8c6>
 80087be:	0d1b      	lsrs	r3, r3, #20
 80087c0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80087c4:	fa02 f303 	lsl.w	r3, r2, r3
 80087c8:	4299      	cmp	r1, r3
 80087ca:	d119      	bne.n	8008800 <_strtod_l+0x8d0>
 80087cc:	4b96      	ldr	r3, [pc, #600]	@ (8008a28 <_strtod_l+0xaf8>)
 80087ce:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80087d0:	429a      	cmp	r2, r3
 80087d2:	d102      	bne.n	80087da <_strtod_l+0x8aa>
 80087d4:	3101      	adds	r1, #1
 80087d6:	f43f adce 	beq.w	8008376 <_strtod_l+0x446>
 80087da:	4b92      	ldr	r3, [pc, #584]	@ (8008a24 <_strtod_l+0xaf4>)
 80087dc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80087de:	401a      	ands	r2, r3
 80087e0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80087e4:	f04f 0a00 	mov.w	sl, #0
 80087e8:	9b08      	ldr	r3, [sp, #32]
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d1b9      	bne.n	8008762 <_strtod_l+0x832>
 80087ee:	e5cd      	b.n	800838c <_strtod_l+0x45c>
 80087f0:	f04f 33ff 	mov.w	r3, #4294967295
 80087f4:	e7e8      	b.n	80087c8 <_strtod_l+0x898>
 80087f6:	4613      	mov	r3, r2
 80087f8:	e7e6      	b.n	80087c8 <_strtod_l+0x898>
 80087fa:	ea53 030a 	orrs.w	r3, r3, sl
 80087fe:	d0a2      	beq.n	8008746 <_strtod_l+0x816>
 8008800:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008802:	b1db      	cbz	r3, 800883c <_strtod_l+0x90c>
 8008804:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008806:	4213      	tst	r3, r2
 8008808:	d0ee      	beq.n	80087e8 <_strtod_l+0x8b8>
 800880a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800880c:	9a08      	ldr	r2, [sp, #32]
 800880e:	4650      	mov	r0, sl
 8008810:	4659      	mov	r1, fp
 8008812:	b1bb      	cbz	r3, 8008844 <_strtod_l+0x914>
 8008814:	f7ff fb6e 	bl	8007ef4 <sulp>
 8008818:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800881c:	ec53 2b10 	vmov	r2, r3, d0
 8008820:	f7f7 fd9c 	bl	800035c <__adddf3>
 8008824:	4682      	mov	sl, r0
 8008826:	468b      	mov	fp, r1
 8008828:	e7de      	b.n	80087e8 <_strtod_l+0x8b8>
 800882a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800882e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008832:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008836:	f04f 3aff 	mov.w	sl, #4294967295
 800883a:	e7d5      	b.n	80087e8 <_strtod_l+0x8b8>
 800883c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800883e:	ea13 0f0a 	tst.w	r3, sl
 8008842:	e7e1      	b.n	8008808 <_strtod_l+0x8d8>
 8008844:	f7ff fb56 	bl	8007ef4 <sulp>
 8008848:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800884c:	ec53 2b10 	vmov	r2, r3, d0
 8008850:	f7f7 fd82 	bl	8000358 <__aeabi_dsub>
 8008854:	2200      	movs	r2, #0
 8008856:	2300      	movs	r3, #0
 8008858:	4682      	mov	sl, r0
 800885a:	468b      	mov	fp, r1
 800885c:	f7f8 f99c 	bl	8000b98 <__aeabi_dcmpeq>
 8008860:	2800      	cmp	r0, #0
 8008862:	d0c1      	beq.n	80087e8 <_strtod_l+0x8b8>
 8008864:	e61a      	b.n	800849c <_strtod_l+0x56c>
 8008866:	4641      	mov	r1, r8
 8008868:	4620      	mov	r0, r4
 800886a:	f7ff facd 	bl	8007e08 <__ratio>
 800886e:	ec57 6b10 	vmov	r6, r7, d0
 8008872:	2200      	movs	r2, #0
 8008874:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008878:	4630      	mov	r0, r6
 800887a:	4639      	mov	r1, r7
 800887c:	f7f8 f9a0 	bl	8000bc0 <__aeabi_dcmple>
 8008880:	2800      	cmp	r0, #0
 8008882:	d06f      	beq.n	8008964 <_strtod_l+0xa34>
 8008884:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008886:	2b00      	cmp	r3, #0
 8008888:	d17a      	bne.n	8008980 <_strtod_l+0xa50>
 800888a:	f1ba 0f00 	cmp.w	sl, #0
 800888e:	d158      	bne.n	8008942 <_strtod_l+0xa12>
 8008890:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008892:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008896:	2b00      	cmp	r3, #0
 8008898:	d15a      	bne.n	8008950 <_strtod_l+0xa20>
 800889a:	4b64      	ldr	r3, [pc, #400]	@ (8008a2c <_strtod_l+0xafc>)
 800889c:	2200      	movs	r2, #0
 800889e:	4630      	mov	r0, r6
 80088a0:	4639      	mov	r1, r7
 80088a2:	f7f8 f983 	bl	8000bac <__aeabi_dcmplt>
 80088a6:	2800      	cmp	r0, #0
 80088a8:	d159      	bne.n	800895e <_strtod_l+0xa2e>
 80088aa:	4630      	mov	r0, r6
 80088ac:	4639      	mov	r1, r7
 80088ae:	4b60      	ldr	r3, [pc, #384]	@ (8008a30 <_strtod_l+0xb00>)
 80088b0:	2200      	movs	r2, #0
 80088b2:	f7f7 ff09 	bl	80006c8 <__aeabi_dmul>
 80088b6:	4606      	mov	r6, r0
 80088b8:	460f      	mov	r7, r1
 80088ba:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80088be:	9606      	str	r6, [sp, #24]
 80088c0:	9307      	str	r3, [sp, #28]
 80088c2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80088c6:	4d57      	ldr	r5, [pc, #348]	@ (8008a24 <_strtod_l+0xaf4>)
 80088c8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80088cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80088ce:	401d      	ands	r5, r3
 80088d0:	4b58      	ldr	r3, [pc, #352]	@ (8008a34 <_strtod_l+0xb04>)
 80088d2:	429d      	cmp	r5, r3
 80088d4:	f040 80b2 	bne.w	8008a3c <_strtod_l+0xb0c>
 80088d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80088da:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80088de:	ec4b ab10 	vmov	d0, sl, fp
 80088e2:	f7ff f9c9 	bl	8007c78 <__ulp>
 80088e6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80088ea:	ec51 0b10 	vmov	r0, r1, d0
 80088ee:	f7f7 feeb 	bl	80006c8 <__aeabi_dmul>
 80088f2:	4652      	mov	r2, sl
 80088f4:	465b      	mov	r3, fp
 80088f6:	f7f7 fd31 	bl	800035c <__adddf3>
 80088fa:	460b      	mov	r3, r1
 80088fc:	4949      	ldr	r1, [pc, #292]	@ (8008a24 <_strtod_l+0xaf4>)
 80088fe:	4a4e      	ldr	r2, [pc, #312]	@ (8008a38 <_strtod_l+0xb08>)
 8008900:	4019      	ands	r1, r3
 8008902:	4291      	cmp	r1, r2
 8008904:	4682      	mov	sl, r0
 8008906:	d942      	bls.n	800898e <_strtod_l+0xa5e>
 8008908:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800890a:	4b47      	ldr	r3, [pc, #284]	@ (8008a28 <_strtod_l+0xaf8>)
 800890c:	429a      	cmp	r2, r3
 800890e:	d103      	bne.n	8008918 <_strtod_l+0x9e8>
 8008910:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008912:	3301      	adds	r3, #1
 8008914:	f43f ad2f 	beq.w	8008376 <_strtod_l+0x446>
 8008918:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8008a28 <_strtod_l+0xaf8>
 800891c:	f04f 3aff 	mov.w	sl, #4294967295
 8008920:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008922:	9805      	ldr	r0, [sp, #20]
 8008924:	f7fe fe7c 	bl	8007620 <_Bfree>
 8008928:	9805      	ldr	r0, [sp, #20]
 800892a:	4649      	mov	r1, r9
 800892c:	f7fe fe78 	bl	8007620 <_Bfree>
 8008930:	9805      	ldr	r0, [sp, #20]
 8008932:	4641      	mov	r1, r8
 8008934:	f7fe fe74 	bl	8007620 <_Bfree>
 8008938:	9805      	ldr	r0, [sp, #20]
 800893a:	4621      	mov	r1, r4
 800893c:	f7fe fe70 	bl	8007620 <_Bfree>
 8008940:	e619      	b.n	8008576 <_strtod_l+0x646>
 8008942:	f1ba 0f01 	cmp.w	sl, #1
 8008946:	d103      	bne.n	8008950 <_strtod_l+0xa20>
 8008948:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800894a:	2b00      	cmp	r3, #0
 800894c:	f43f ada6 	beq.w	800849c <_strtod_l+0x56c>
 8008950:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8008a00 <_strtod_l+0xad0>
 8008954:	4f35      	ldr	r7, [pc, #212]	@ (8008a2c <_strtod_l+0xafc>)
 8008956:	ed8d 7b06 	vstr	d7, [sp, #24]
 800895a:	2600      	movs	r6, #0
 800895c:	e7b1      	b.n	80088c2 <_strtod_l+0x992>
 800895e:	4f34      	ldr	r7, [pc, #208]	@ (8008a30 <_strtod_l+0xb00>)
 8008960:	2600      	movs	r6, #0
 8008962:	e7aa      	b.n	80088ba <_strtod_l+0x98a>
 8008964:	4b32      	ldr	r3, [pc, #200]	@ (8008a30 <_strtod_l+0xb00>)
 8008966:	4630      	mov	r0, r6
 8008968:	4639      	mov	r1, r7
 800896a:	2200      	movs	r2, #0
 800896c:	f7f7 feac 	bl	80006c8 <__aeabi_dmul>
 8008970:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008972:	4606      	mov	r6, r0
 8008974:	460f      	mov	r7, r1
 8008976:	2b00      	cmp	r3, #0
 8008978:	d09f      	beq.n	80088ba <_strtod_l+0x98a>
 800897a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800897e:	e7a0      	b.n	80088c2 <_strtod_l+0x992>
 8008980:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8008a08 <_strtod_l+0xad8>
 8008984:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008988:	ec57 6b17 	vmov	r6, r7, d7
 800898c:	e799      	b.n	80088c2 <_strtod_l+0x992>
 800898e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8008992:	9b08      	ldr	r3, [sp, #32]
 8008994:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8008998:	2b00      	cmp	r3, #0
 800899a:	d1c1      	bne.n	8008920 <_strtod_l+0x9f0>
 800899c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80089a0:	0d1b      	lsrs	r3, r3, #20
 80089a2:	051b      	lsls	r3, r3, #20
 80089a4:	429d      	cmp	r5, r3
 80089a6:	d1bb      	bne.n	8008920 <_strtod_l+0x9f0>
 80089a8:	4630      	mov	r0, r6
 80089aa:	4639      	mov	r1, r7
 80089ac:	f7f8 f9ec 	bl	8000d88 <__aeabi_d2lz>
 80089b0:	f7f7 fe5c 	bl	800066c <__aeabi_l2d>
 80089b4:	4602      	mov	r2, r0
 80089b6:	460b      	mov	r3, r1
 80089b8:	4630      	mov	r0, r6
 80089ba:	4639      	mov	r1, r7
 80089bc:	f7f7 fccc 	bl	8000358 <__aeabi_dsub>
 80089c0:	460b      	mov	r3, r1
 80089c2:	4602      	mov	r2, r0
 80089c4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80089c8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80089cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80089ce:	ea46 060a 	orr.w	r6, r6, sl
 80089d2:	431e      	orrs	r6, r3
 80089d4:	d06f      	beq.n	8008ab6 <_strtod_l+0xb86>
 80089d6:	a30e      	add	r3, pc, #56	@ (adr r3, 8008a10 <_strtod_l+0xae0>)
 80089d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089dc:	f7f8 f8e6 	bl	8000bac <__aeabi_dcmplt>
 80089e0:	2800      	cmp	r0, #0
 80089e2:	f47f acd3 	bne.w	800838c <_strtod_l+0x45c>
 80089e6:	a30c      	add	r3, pc, #48	@ (adr r3, 8008a18 <_strtod_l+0xae8>)
 80089e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089ec:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80089f0:	f7f8 f8fa 	bl	8000be8 <__aeabi_dcmpgt>
 80089f4:	2800      	cmp	r0, #0
 80089f6:	d093      	beq.n	8008920 <_strtod_l+0x9f0>
 80089f8:	e4c8      	b.n	800838c <_strtod_l+0x45c>
 80089fa:	bf00      	nop
 80089fc:	f3af 8000 	nop.w
 8008a00:	00000000 	.word	0x00000000
 8008a04:	bff00000 	.word	0xbff00000
 8008a08:	00000000 	.word	0x00000000
 8008a0c:	3ff00000 	.word	0x3ff00000
 8008a10:	94a03595 	.word	0x94a03595
 8008a14:	3fdfffff 	.word	0x3fdfffff
 8008a18:	35afe535 	.word	0x35afe535
 8008a1c:	3fe00000 	.word	0x3fe00000
 8008a20:	000fffff 	.word	0x000fffff
 8008a24:	7ff00000 	.word	0x7ff00000
 8008a28:	7fefffff 	.word	0x7fefffff
 8008a2c:	3ff00000 	.word	0x3ff00000
 8008a30:	3fe00000 	.word	0x3fe00000
 8008a34:	7fe00000 	.word	0x7fe00000
 8008a38:	7c9fffff 	.word	0x7c9fffff
 8008a3c:	9b08      	ldr	r3, [sp, #32]
 8008a3e:	b323      	cbz	r3, 8008a8a <_strtod_l+0xb5a>
 8008a40:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8008a44:	d821      	bhi.n	8008a8a <_strtod_l+0xb5a>
 8008a46:	a328      	add	r3, pc, #160	@ (adr r3, 8008ae8 <_strtod_l+0xbb8>)
 8008a48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a4c:	4630      	mov	r0, r6
 8008a4e:	4639      	mov	r1, r7
 8008a50:	f7f8 f8b6 	bl	8000bc0 <__aeabi_dcmple>
 8008a54:	b1a0      	cbz	r0, 8008a80 <_strtod_l+0xb50>
 8008a56:	4639      	mov	r1, r7
 8008a58:	4630      	mov	r0, r6
 8008a5a:	f7f8 f90d 	bl	8000c78 <__aeabi_d2uiz>
 8008a5e:	2801      	cmp	r0, #1
 8008a60:	bf38      	it	cc
 8008a62:	2001      	movcc	r0, #1
 8008a64:	f7f7 fdb6 	bl	80005d4 <__aeabi_ui2d>
 8008a68:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008a6a:	4606      	mov	r6, r0
 8008a6c:	460f      	mov	r7, r1
 8008a6e:	b9fb      	cbnz	r3, 8008ab0 <_strtod_l+0xb80>
 8008a70:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008a74:	9014      	str	r0, [sp, #80]	@ 0x50
 8008a76:	9315      	str	r3, [sp, #84]	@ 0x54
 8008a78:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8008a7c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008a80:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008a82:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8008a86:	1b5b      	subs	r3, r3, r5
 8008a88:	9311      	str	r3, [sp, #68]	@ 0x44
 8008a8a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8008a8e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8008a92:	f7ff f8f1 	bl	8007c78 <__ulp>
 8008a96:	4650      	mov	r0, sl
 8008a98:	ec53 2b10 	vmov	r2, r3, d0
 8008a9c:	4659      	mov	r1, fp
 8008a9e:	f7f7 fe13 	bl	80006c8 <__aeabi_dmul>
 8008aa2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8008aa6:	f7f7 fc59 	bl	800035c <__adddf3>
 8008aaa:	4682      	mov	sl, r0
 8008aac:	468b      	mov	fp, r1
 8008aae:	e770      	b.n	8008992 <_strtod_l+0xa62>
 8008ab0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8008ab4:	e7e0      	b.n	8008a78 <_strtod_l+0xb48>
 8008ab6:	a30e      	add	r3, pc, #56	@ (adr r3, 8008af0 <_strtod_l+0xbc0>)
 8008ab8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008abc:	f7f8 f876 	bl	8000bac <__aeabi_dcmplt>
 8008ac0:	e798      	b.n	80089f4 <_strtod_l+0xac4>
 8008ac2:	2300      	movs	r3, #0
 8008ac4:	930e      	str	r3, [sp, #56]	@ 0x38
 8008ac6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8008ac8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008aca:	6013      	str	r3, [r2, #0]
 8008acc:	f7ff ba6d 	b.w	8007faa <_strtod_l+0x7a>
 8008ad0:	2a65      	cmp	r2, #101	@ 0x65
 8008ad2:	f43f ab68 	beq.w	80081a6 <_strtod_l+0x276>
 8008ad6:	2a45      	cmp	r2, #69	@ 0x45
 8008ad8:	f43f ab65 	beq.w	80081a6 <_strtod_l+0x276>
 8008adc:	2301      	movs	r3, #1
 8008ade:	f7ff bba0 	b.w	8008222 <_strtod_l+0x2f2>
 8008ae2:	bf00      	nop
 8008ae4:	f3af 8000 	nop.w
 8008ae8:	ffc00000 	.word	0xffc00000
 8008aec:	41dfffff 	.word	0x41dfffff
 8008af0:	94a03595 	.word	0x94a03595
 8008af4:	3fcfffff 	.word	0x3fcfffff

08008af8 <_strtod_r>:
 8008af8:	4b01      	ldr	r3, [pc, #4]	@ (8008b00 <_strtod_r+0x8>)
 8008afa:	f7ff ba19 	b.w	8007f30 <_strtod_l>
 8008afe:	bf00      	nop
 8008b00:	20000068 	.word	0x20000068

08008b04 <_strtol_l.isra.0>:
 8008b04:	2b24      	cmp	r3, #36	@ 0x24
 8008b06:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b0a:	4686      	mov	lr, r0
 8008b0c:	4690      	mov	r8, r2
 8008b0e:	d801      	bhi.n	8008b14 <_strtol_l.isra.0+0x10>
 8008b10:	2b01      	cmp	r3, #1
 8008b12:	d106      	bne.n	8008b22 <_strtol_l.isra.0+0x1e>
 8008b14:	f7fd fdb8 	bl	8006688 <__errno>
 8008b18:	2316      	movs	r3, #22
 8008b1a:	6003      	str	r3, [r0, #0]
 8008b1c:	2000      	movs	r0, #0
 8008b1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b22:	4834      	ldr	r0, [pc, #208]	@ (8008bf4 <_strtol_l.isra.0+0xf0>)
 8008b24:	460d      	mov	r5, r1
 8008b26:	462a      	mov	r2, r5
 8008b28:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008b2c:	5d06      	ldrb	r6, [r0, r4]
 8008b2e:	f016 0608 	ands.w	r6, r6, #8
 8008b32:	d1f8      	bne.n	8008b26 <_strtol_l.isra.0+0x22>
 8008b34:	2c2d      	cmp	r4, #45	@ 0x2d
 8008b36:	d110      	bne.n	8008b5a <_strtol_l.isra.0+0x56>
 8008b38:	782c      	ldrb	r4, [r5, #0]
 8008b3a:	2601      	movs	r6, #1
 8008b3c:	1c95      	adds	r5, r2, #2
 8008b3e:	f033 0210 	bics.w	r2, r3, #16
 8008b42:	d115      	bne.n	8008b70 <_strtol_l.isra.0+0x6c>
 8008b44:	2c30      	cmp	r4, #48	@ 0x30
 8008b46:	d10d      	bne.n	8008b64 <_strtol_l.isra.0+0x60>
 8008b48:	782a      	ldrb	r2, [r5, #0]
 8008b4a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008b4e:	2a58      	cmp	r2, #88	@ 0x58
 8008b50:	d108      	bne.n	8008b64 <_strtol_l.isra.0+0x60>
 8008b52:	786c      	ldrb	r4, [r5, #1]
 8008b54:	3502      	adds	r5, #2
 8008b56:	2310      	movs	r3, #16
 8008b58:	e00a      	b.n	8008b70 <_strtol_l.isra.0+0x6c>
 8008b5a:	2c2b      	cmp	r4, #43	@ 0x2b
 8008b5c:	bf04      	itt	eq
 8008b5e:	782c      	ldrbeq	r4, [r5, #0]
 8008b60:	1c95      	addeq	r5, r2, #2
 8008b62:	e7ec      	b.n	8008b3e <_strtol_l.isra.0+0x3a>
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d1f6      	bne.n	8008b56 <_strtol_l.isra.0+0x52>
 8008b68:	2c30      	cmp	r4, #48	@ 0x30
 8008b6a:	bf14      	ite	ne
 8008b6c:	230a      	movne	r3, #10
 8008b6e:	2308      	moveq	r3, #8
 8008b70:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8008b74:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008b78:	2200      	movs	r2, #0
 8008b7a:	fbbc f9f3 	udiv	r9, ip, r3
 8008b7e:	4610      	mov	r0, r2
 8008b80:	fb03 ca19 	mls	sl, r3, r9, ip
 8008b84:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008b88:	2f09      	cmp	r7, #9
 8008b8a:	d80f      	bhi.n	8008bac <_strtol_l.isra.0+0xa8>
 8008b8c:	463c      	mov	r4, r7
 8008b8e:	42a3      	cmp	r3, r4
 8008b90:	dd1b      	ble.n	8008bca <_strtol_l.isra.0+0xc6>
 8008b92:	1c57      	adds	r7, r2, #1
 8008b94:	d007      	beq.n	8008ba6 <_strtol_l.isra.0+0xa2>
 8008b96:	4581      	cmp	r9, r0
 8008b98:	d314      	bcc.n	8008bc4 <_strtol_l.isra.0+0xc0>
 8008b9a:	d101      	bne.n	8008ba0 <_strtol_l.isra.0+0x9c>
 8008b9c:	45a2      	cmp	sl, r4
 8008b9e:	db11      	blt.n	8008bc4 <_strtol_l.isra.0+0xc0>
 8008ba0:	fb00 4003 	mla	r0, r0, r3, r4
 8008ba4:	2201      	movs	r2, #1
 8008ba6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008baa:	e7eb      	b.n	8008b84 <_strtol_l.isra.0+0x80>
 8008bac:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008bb0:	2f19      	cmp	r7, #25
 8008bb2:	d801      	bhi.n	8008bb8 <_strtol_l.isra.0+0xb4>
 8008bb4:	3c37      	subs	r4, #55	@ 0x37
 8008bb6:	e7ea      	b.n	8008b8e <_strtol_l.isra.0+0x8a>
 8008bb8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8008bbc:	2f19      	cmp	r7, #25
 8008bbe:	d804      	bhi.n	8008bca <_strtol_l.isra.0+0xc6>
 8008bc0:	3c57      	subs	r4, #87	@ 0x57
 8008bc2:	e7e4      	b.n	8008b8e <_strtol_l.isra.0+0x8a>
 8008bc4:	f04f 32ff 	mov.w	r2, #4294967295
 8008bc8:	e7ed      	b.n	8008ba6 <_strtol_l.isra.0+0xa2>
 8008bca:	1c53      	adds	r3, r2, #1
 8008bcc:	d108      	bne.n	8008be0 <_strtol_l.isra.0+0xdc>
 8008bce:	2322      	movs	r3, #34	@ 0x22
 8008bd0:	f8ce 3000 	str.w	r3, [lr]
 8008bd4:	4660      	mov	r0, ip
 8008bd6:	f1b8 0f00 	cmp.w	r8, #0
 8008bda:	d0a0      	beq.n	8008b1e <_strtol_l.isra.0+0x1a>
 8008bdc:	1e69      	subs	r1, r5, #1
 8008bde:	e006      	b.n	8008bee <_strtol_l.isra.0+0xea>
 8008be0:	b106      	cbz	r6, 8008be4 <_strtol_l.isra.0+0xe0>
 8008be2:	4240      	negs	r0, r0
 8008be4:	f1b8 0f00 	cmp.w	r8, #0
 8008be8:	d099      	beq.n	8008b1e <_strtol_l.isra.0+0x1a>
 8008bea:	2a00      	cmp	r2, #0
 8008bec:	d1f6      	bne.n	8008bdc <_strtol_l.isra.0+0xd8>
 8008bee:	f8c8 1000 	str.w	r1, [r8]
 8008bf2:	e794      	b.n	8008b1e <_strtol_l.isra.0+0x1a>
 8008bf4:	0801ddf9 	.word	0x0801ddf9

08008bf8 <_strtol_r>:
 8008bf8:	f7ff bf84 	b.w	8008b04 <_strtol_l.isra.0>

08008bfc <__ssputs_r>:
 8008bfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008c00:	688e      	ldr	r6, [r1, #8]
 8008c02:	461f      	mov	r7, r3
 8008c04:	42be      	cmp	r6, r7
 8008c06:	680b      	ldr	r3, [r1, #0]
 8008c08:	4682      	mov	sl, r0
 8008c0a:	460c      	mov	r4, r1
 8008c0c:	4690      	mov	r8, r2
 8008c0e:	d82d      	bhi.n	8008c6c <__ssputs_r+0x70>
 8008c10:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008c14:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008c18:	d026      	beq.n	8008c68 <__ssputs_r+0x6c>
 8008c1a:	6965      	ldr	r5, [r4, #20]
 8008c1c:	6909      	ldr	r1, [r1, #16]
 8008c1e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008c22:	eba3 0901 	sub.w	r9, r3, r1
 8008c26:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008c2a:	1c7b      	adds	r3, r7, #1
 8008c2c:	444b      	add	r3, r9
 8008c2e:	106d      	asrs	r5, r5, #1
 8008c30:	429d      	cmp	r5, r3
 8008c32:	bf38      	it	cc
 8008c34:	461d      	movcc	r5, r3
 8008c36:	0553      	lsls	r3, r2, #21
 8008c38:	d527      	bpl.n	8008c8a <__ssputs_r+0x8e>
 8008c3a:	4629      	mov	r1, r5
 8008c3c:	f7fe fc24 	bl	8007488 <_malloc_r>
 8008c40:	4606      	mov	r6, r0
 8008c42:	b360      	cbz	r0, 8008c9e <__ssputs_r+0xa2>
 8008c44:	6921      	ldr	r1, [r4, #16]
 8008c46:	464a      	mov	r2, r9
 8008c48:	f000 fa18 	bl	800907c <memcpy>
 8008c4c:	89a3      	ldrh	r3, [r4, #12]
 8008c4e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008c52:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008c56:	81a3      	strh	r3, [r4, #12]
 8008c58:	6126      	str	r6, [r4, #16]
 8008c5a:	6165      	str	r5, [r4, #20]
 8008c5c:	444e      	add	r6, r9
 8008c5e:	eba5 0509 	sub.w	r5, r5, r9
 8008c62:	6026      	str	r6, [r4, #0]
 8008c64:	60a5      	str	r5, [r4, #8]
 8008c66:	463e      	mov	r6, r7
 8008c68:	42be      	cmp	r6, r7
 8008c6a:	d900      	bls.n	8008c6e <__ssputs_r+0x72>
 8008c6c:	463e      	mov	r6, r7
 8008c6e:	6820      	ldr	r0, [r4, #0]
 8008c70:	4632      	mov	r2, r6
 8008c72:	4641      	mov	r1, r8
 8008c74:	f000 f9c6 	bl	8009004 <memmove>
 8008c78:	68a3      	ldr	r3, [r4, #8]
 8008c7a:	1b9b      	subs	r3, r3, r6
 8008c7c:	60a3      	str	r3, [r4, #8]
 8008c7e:	6823      	ldr	r3, [r4, #0]
 8008c80:	4433      	add	r3, r6
 8008c82:	6023      	str	r3, [r4, #0]
 8008c84:	2000      	movs	r0, #0
 8008c86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c8a:	462a      	mov	r2, r5
 8008c8c:	f000 fd89 	bl	80097a2 <_realloc_r>
 8008c90:	4606      	mov	r6, r0
 8008c92:	2800      	cmp	r0, #0
 8008c94:	d1e0      	bne.n	8008c58 <__ssputs_r+0x5c>
 8008c96:	6921      	ldr	r1, [r4, #16]
 8008c98:	4650      	mov	r0, sl
 8008c9a:	f7fe fb81 	bl	80073a0 <_free_r>
 8008c9e:	230c      	movs	r3, #12
 8008ca0:	f8ca 3000 	str.w	r3, [sl]
 8008ca4:	89a3      	ldrh	r3, [r4, #12]
 8008ca6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008caa:	81a3      	strh	r3, [r4, #12]
 8008cac:	f04f 30ff 	mov.w	r0, #4294967295
 8008cb0:	e7e9      	b.n	8008c86 <__ssputs_r+0x8a>
	...

08008cb4 <_svfiprintf_r>:
 8008cb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cb8:	4698      	mov	r8, r3
 8008cba:	898b      	ldrh	r3, [r1, #12]
 8008cbc:	061b      	lsls	r3, r3, #24
 8008cbe:	b09d      	sub	sp, #116	@ 0x74
 8008cc0:	4607      	mov	r7, r0
 8008cc2:	460d      	mov	r5, r1
 8008cc4:	4614      	mov	r4, r2
 8008cc6:	d510      	bpl.n	8008cea <_svfiprintf_r+0x36>
 8008cc8:	690b      	ldr	r3, [r1, #16]
 8008cca:	b973      	cbnz	r3, 8008cea <_svfiprintf_r+0x36>
 8008ccc:	2140      	movs	r1, #64	@ 0x40
 8008cce:	f7fe fbdb 	bl	8007488 <_malloc_r>
 8008cd2:	6028      	str	r0, [r5, #0]
 8008cd4:	6128      	str	r0, [r5, #16]
 8008cd6:	b930      	cbnz	r0, 8008ce6 <_svfiprintf_r+0x32>
 8008cd8:	230c      	movs	r3, #12
 8008cda:	603b      	str	r3, [r7, #0]
 8008cdc:	f04f 30ff 	mov.w	r0, #4294967295
 8008ce0:	b01d      	add	sp, #116	@ 0x74
 8008ce2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ce6:	2340      	movs	r3, #64	@ 0x40
 8008ce8:	616b      	str	r3, [r5, #20]
 8008cea:	2300      	movs	r3, #0
 8008cec:	9309      	str	r3, [sp, #36]	@ 0x24
 8008cee:	2320      	movs	r3, #32
 8008cf0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008cf4:	f8cd 800c 	str.w	r8, [sp, #12]
 8008cf8:	2330      	movs	r3, #48	@ 0x30
 8008cfa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008e98 <_svfiprintf_r+0x1e4>
 8008cfe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008d02:	f04f 0901 	mov.w	r9, #1
 8008d06:	4623      	mov	r3, r4
 8008d08:	469a      	mov	sl, r3
 8008d0a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008d0e:	b10a      	cbz	r2, 8008d14 <_svfiprintf_r+0x60>
 8008d10:	2a25      	cmp	r2, #37	@ 0x25
 8008d12:	d1f9      	bne.n	8008d08 <_svfiprintf_r+0x54>
 8008d14:	ebba 0b04 	subs.w	fp, sl, r4
 8008d18:	d00b      	beq.n	8008d32 <_svfiprintf_r+0x7e>
 8008d1a:	465b      	mov	r3, fp
 8008d1c:	4622      	mov	r2, r4
 8008d1e:	4629      	mov	r1, r5
 8008d20:	4638      	mov	r0, r7
 8008d22:	f7ff ff6b 	bl	8008bfc <__ssputs_r>
 8008d26:	3001      	adds	r0, #1
 8008d28:	f000 80a7 	beq.w	8008e7a <_svfiprintf_r+0x1c6>
 8008d2c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008d2e:	445a      	add	r2, fp
 8008d30:	9209      	str	r2, [sp, #36]	@ 0x24
 8008d32:	f89a 3000 	ldrb.w	r3, [sl]
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	f000 809f 	beq.w	8008e7a <_svfiprintf_r+0x1c6>
 8008d3c:	2300      	movs	r3, #0
 8008d3e:	f04f 32ff 	mov.w	r2, #4294967295
 8008d42:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008d46:	f10a 0a01 	add.w	sl, sl, #1
 8008d4a:	9304      	str	r3, [sp, #16]
 8008d4c:	9307      	str	r3, [sp, #28]
 8008d4e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008d52:	931a      	str	r3, [sp, #104]	@ 0x68
 8008d54:	4654      	mov	r4, sl
 8008d56:	2205      	movs	r2, #5
 8008d58:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d5c:	484e      	ldr	r0, [pc, #312]	@ (8008e98 <_svfiprintf_r+0x1e4>)
 8008d5e:	f7f7 fa9f 	bl	80002a0 <memchr>
 8008d62:	9a04      	ldr	r2, [sp, #16]
 8008d64:	b9d8      	cbnz	r0, 8008d9e <_svfiprintf_r+0xea>
 8008d66:	06d0      	lsls	r0, r2, #27
 8008d68:	bf44      	itt	mi
 8008d6a:	2320      	movmi	r3, #32
 8008d6c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008d70:	0711      	lsls	r1, r2, #28
 8008d72:	bf44      	itt	mi
 8008d74:	232b      	movmi	r3, #43	@ 0x2b
 8008d76:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008d7a:	f89a 3000 	ldrb.w	r3, [sl]
 8008d7e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008d80:	d015      	beq.n	8008dae <_svfiprintf_r+0xfa>
 8008d82:	9a07      	ldr	r2, [sp, #28]
 8008d84:	4654      	mov	r4, sl
 8008d86:	2000      	movs	r0, #0
 8008d88:	f04f 0c0a 	mov.w	ip, #10
 8008d8c:	4621      	mov	r1, r4
 8008d8e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008d92:	3b30      	subs	r3, #48	@ 0x30
 8008d94:	2b09      	cmp	r3, #9
 8008d96:	d94b      	bls.n	8008e30 <_svfiprintf_r+0x17c>
 8008d98:	b1b0      	cbz	r0, 8008dc8 <_svfiprintf_r+0x114>
 8008d9a:	9207      	str	r2, [sp, #28]
 8008d9c:	e014      	b.n	8008dc8 <_svfiprintf_r+0x114>
 8008d9e:	eba0 0308 	sub.w	r3, r0, r8
 8008da2:	fa09 f303 	lsl.w	r3, r9, r3
 8008da6:	4313      	orrs	r3, r2
 8008da8:	9304      	str	r3, [sp, #16]
 8008daa:	46a2      	mov	sl, r4
 8008dac:	e7d2      	b.n	8008d54 <_svfiprintf_r+0xa0>
 8008dae:	9b03      	ldr	r3, [sp, #12]
 8008db0:	1d19      	adds	r1, r3, #4
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	9103      	str	r1, [sp, #12]
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	bfbb      	ittet	lt
 8008dba:	425b      	neglt	r3, r3
 8008dbc:	f042 0202 	orrlt.w	r2, r2, #2
 8008dc0:	9307      	strge	r3, [sp, #28]
 8008dc2:	9307      	strlt	r3, [sp, #28]
 8008dc4:	bfb8      	it	lt
 8008dc6:	9204      	strlt	r2, [sp, #16]
 8008dc8:	7823      	ldrb	r3, [r4, #0]
 8008dca:	2b2e      	cmp	r3, #46	@ 0x2e
 8008dcc:	d10a      	bne.n	8008de4 <_svfiprintf_r+0x130>
 8008dce:	7863      	ldrb	r3, [r4, #1]
 8008dd0:	2b2a      	cmp	r3, #42	@ 0x2a
 8008dd2:	d132      	bne.n	8008e3a <_svfiprintf_r+0x186>
 8008dd4:	9b03      	ldr	r3, [sp, #12]
 8008dd6:	1d1a      	adds	r2, r3, #4
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	9203      	str	r2, [sp, #12]
 8008ddc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008de0:	3402      	adds	r4, #2
 8008de2:	9305      	str	r3, [sp, #20]
 8008de4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008ea8 <_svfiprintf_r+0x1f4>
 8008de8:	7821      	ldrb	r1, [r4, #0]
 8008dea:	2203      	movs	r2, #3
 8008dec:	4650      	mov	r0, sl
 8008dee:	f7f7 fa57 	bl	80002a0 <memchr>
 8008df2:	b138      	cbz	r0, 8008e04 <_svfiprintf_r+0x150>
 8008df4:	9b04      	ldr	r3, [sp, #16]
 8008df6:	eba0 000a 	sub.w	r0, r0, sl
 8008dfa:	2240      	movs	r2, #64	@ 0x40
 8008dfc:	4082      	lsls	r2, r0
 8008dfe:	4313      	orrs	r3, r2
 8008e00:	3401      	adds	r4, #1
 8008e02:	9304      	str	r3, [sp, #16]
 8008e04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e08:	4824      	ldr	r0, [pc, #144]	@ (8008e9c <_svfiprintf_r+0x1e8>)
 8008e0a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008e0e:	2206      	movs	r2, #6
 8008e10:	f7f7 fa46 	bl	80002a0 <memchr>
 8008e14:	2800      	cmp	r0, #0
 8008e16:	d036      	beq.n	8008e86 <_svfiprintf_r+0x1d2>
 8008e18:	4b21      	ldr	r3, [pc, #132]	@ (8008ea0 <_svfiprintf_r+0x1ec>)
 8008e1a:	bb1b      	cbnz	r3, 8008e64 <_svfiprintf_r+0x1b0>
 8008e1c:	9b03      	ldr	r3, [sp, #12]
 8008e1e:	3307      	adds	r3, #7
 8008e20:	f023 0307 	bic.w	r3, r3, #7
 8008e24:	3308      	adds	r3, #8
 8008e26:	9303      	str	r3, [sp, #12]
 8008e28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e2a:	4433      	add	r3, r6
 8008e2c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008e2e:	e76a      	b.n	8008d06 <_svfiprintf_r+0x52>
 8008e30:	fb0c 3202 	mla	r2, ip, r2, r3
 8008e34:	460c      	mov	r4, r1
 8008e36:	2001      	movs	r0, #1
 8008e38:	e7a8      	b.n	8008d8c <_svfiprintf_r+0xd8>
 8008e3a:	2300      	movs	r3, #0
 8008e3c:	3401      	adds	r4, #1
 8008e3e:	9305      	str	r3, [sp, #20]
 8008e40:	4619      	mov	r1, r3
 8008e42:	f04f 0c0a 	mov.w	ip, #10
 8008e46:	4620      	mov	r0, r4
 8008e48:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008e4c:	3a30      	subs	r2, #48	@ 0x30
 8008e4e:	2a09      	cmp	r2, #9
 8008e50:	d903      	bls.n	8008e5a <_svfiprintf_r+0x1a6>
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d0c6      	beq.n	8008de4 <_svfiprintf_r+0x130>
 8008e56:	9105      	str	r1, [sp, #20]
 8008e58:	e7c4      	b.n	8008de4 <_svfiprintf_r+0x130>
 8008e5a:	fb0c 2101 	mla	r1, ip, r1, r2
 8008e5e:	4604      	mov	r4, r0
 8008e60:	2301      	movs	r3, #1
 8008e62:	e7f0      	b.n	8008e46 <_svfiprintf_r+0x192>
 8008e64:	ab03      	add	r3, sp, #12
 8008e66:	9300      	str	r3, [sp, #0]
 8008e68:	462a      	mov	r2, r5
 8008e6a:	4b0e      	ldr	r3, [pc, #56]	@ (8008ea4 <_svfiprintf_r+0x1f0>)
 8008e6c:	a904      	add	r1, sp, #16
 8008e6e:	4638      	mov	r0, r7
 8008e70:	f7fc fc96 	bl	80057a0 <_printf_float>
 8008e74:	1c42      	adds	r2, r0, #1
 8008e76:	4606      	mov	r6, r0
 8008e78:	d1d6      	bne.n	8008e28 <_svfiprintf_r+0x174>
 8008e7a:	89ab      	ldrh	r3, [r5, #12]
 8008e7c:	065b      	lsls	r3, r3, #25
 8008e7e:	f53f af2d 	bmi.w	8008cdc <_svfiprintf_r+0x28>
 8008e82:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008e84:	e72c      	b.n	8008ce0 <_svfiprintf_r+0x2c>
 8008e86:	ab03      	add	r3, sp, #12
 8008e88:	9300      	str	r3, [sp, #0]
 8008e8a:	462a      	mov	r2, r5
 8008e8c:	4b05      	ldr	r3, [pc, #20]	@ (8008ea4 <_svfiprintf_r+0x1f0>)
 8008e8e:	a904      	add	r1, sp, #16
 8008e90:	4638      	mov	r0, r7
 8008e92:	f7fc ff1d 	bl	8005cd0 <_printf_i>
 8008e96:	e7ed      	b.n	8008e74 <_svfiprintf_r+0x1c0>
 8008e98:	0801dbf1 	.word	0x0801dbf1
 8008e9c:	0801dbfb 	.word	0x0801dbfb
 8008ea0:	080057a1 	.word	0x080057a1
 8008ea4:	08008bfd 	.word	0x08008bfd
 8008ea8:	0801dbf7 	.word	0x0801dbf7

08008eac <__sflush_r>:
 8008eac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008eb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008eb4:	0716      	lsls	r6, r2, #28
 8008eb6:	4605      	mov	r5, r0
 8008eb8:	460c      	mov	r4, r1
 8008eba:	d454      	bmi.n	8008f66 <__sflush_r+0xba>
 8008ebc:	684b      	ldr	r3, [r1, #4]
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	dc02      	bgt.n	8008ec8 <__sflush_r+0x1c>
 8008ec2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	dd48      	ble.n	8008f5a <__sflush_r+0xae>
 8008ec8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008eca:	2e00      	cmp	r6, #0
 8008ecc:	d045      	beq.n	8008f5a <__sflush_r+0xae>
 8008ece:	2300      	movs	r3, #0
 8008ed0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008ed4:	682f      	ldr	r7, [r5, #0]
 8008ed6:	6a21      	ldr	r1, [r4, #32]
 8008ed8:	602b      	str	r3, [r5, #0]
 8008eda:	d030      	beq.n	8008f3e <__sflush_r+0x92>
 8008edc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008ede:	89a3      	ldrh	r3, [r4, #12]
 8008ee0:	0759      	lsls	r1, r3, #29
 8008ee2:	d505      	bpl.n	8008ef0 <__sflush_r+0x44>
 8008ee4:	6863      	ldr	r3, [r4, #4]
 8008ee6:	1ad2      	subs	r2, r2, r3
 8008ee8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008eea:	b10b      	cbz	r3, 8008ef0 <__sflush_r+0x44>
 8008eec:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008eee:	1ad2      	subs	r2, r2, r3
 8008ef0:	2300      	movs	r3, #0
 8008ef2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008ef4:	6a21      	ldr	r1, [r4, #32]
 8008ef6:	4628      	mov	r0, r5
 8008ef8:	47b0      	blx	r6
 8008efa:	1c43      	adds	r3, r0, #1
 8008efc:	89a3      	ldrh	r3, [r4, #12]
 8008efe:	d106      	bne.n	8008f0e <__sflush_r+0x62>
 8008f00:	6829      	ldr	r1, [r5, #0]
 8008f02:	291d      	cmp	r1, #29
 8008f04:	d82b      	bhi.n	8008f5e <__sflush_r+0xb2>
 8008f06:	4a2a      	ldr	r2, [pc, #168]	@ (8008fb0 <__sflush_r+0x104>)
 8008f08:	40ca      	lsrs	r2, r1
 8008f0a:	07d6      	lsls	r6, r2, #31
 8008f0c:	d527      	bpl.n	8008f5e <__sflush_r+0xb2>
 8008f0e:	2200      	movs	r2, #0
 8008f10:	6062      	str	r2, [r4, #4]
 8008f12:	04d9      	lsls	r1, r3, #19
 8008f14:	6922      	ldr	r2, [r4, #16]
 8008f16:	6022      	str	r2, [r4, #0]
 8008f18:	d504      	bpl.n	8008f24 <__sflush_r+0x78>
 8008f1a:	1c42      	adds	r2, r0, #1
 8008f1c:	d101      	bne.n	8008f22 <__sflush_r+0x76>
 8008f1e:	682b      	ldr	r3, [r5, #0]
 8008f20:	b903      	cbnz	r3, 8008f24 <__sflush_r+0x78>
 8008f22:	6560      	str	r0, [r4, #84]	@ 0x54
 8008f24:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008f26:	602f      	str	r7, [r5, #0]
 8008f28:	b1b9      	cbz	r1, 8008f5a <__sflush_r+0xae>
 8008f2a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008f2e:	4299      	cmp	r1, r3
 8008f30:	d002      	beq.n	8008f38 <__sflush_r+0x8c>
 8008f32:	4628      	mov	r0, r5
 8008f34:	f7fe fa34 	bl	80073a0 <_free_r>
 8008f38:	2300      	movs	r3, #0
 8008f3a:	6363      	str	r3, [r4, #52]	@ 0x34
 8008f3c:	e00d      	b.n	8008f5a <__sflush_r+0xae>
 8008f3e:	2301      	movs	r3, #1
 8008f40:	4628      	mov	r0, r5
 8008f42:	47b0      	blx	r6
 8008f44:	4602      	mov	r2, r0
 8008f46:	1c50      	adds	r0, r2, #1
 8008f48:	d1c9      	bne.n	8008ede <__sflush_r+0x32>
 8008f4a:	682b      	ldr	r3, [r5, #0]
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d0c6      	beq.n	8008ede <__sflush_r+0x32>
 8008f50:	2b1d      	cmp	r3, #29
 8008f52:	d001      	beq.n	8008f58 <__sflush_r+0xac>
 8008f54:	2b16      	cmp	r3, #22
 8008f56:	d11e      	bne.n	8008f96 <__sflush_r+0xea>
 8008f58:	602f      	str	r7, [r5, #0]
 8008f5a:	2000      	movs	r0, #0
 8008f5c:	e022      	b.n	8008fa4 <__sflush_r+0xf8>
 8008f5e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008f62:	b21b      	sxth	r3, r3
 8008f64:	e01b      	b.n	8008f9e <__sflush_r+0xf2>
 8008f66:	690f      	ldr	r7, [r1, #16]
 8008f68:	2f00      	cmp	r7, #0
 8008f6a:	d0f6      	beq.n	8008f5a <__sflush_r+0xae>
 8008f6c:	0793      	lsls	r3, r2, #30
 8008f6e:	680e      	ldr	r6, [r1, #0]
 8008f70:	bf08      	it	eq
 8008f72:	694b      	ldreq	r3, [r1, #20]
 8008f74:	600f      	str	r7, [r1, #0]
 8008f76:	bf18      	it	ne
 8008f78:	2300      	movne	r3, #0
 8008f7a:	eba6 0807 	sub.w	r8, r6, r7
 8008f7e:	608b      	str	r3, [r1, #8]
 8008f80:	f1b8 0f00 	cmp.w	r8, #0
 8008f84:	dde9      	ble.n	8008f5a <__sflush_r+0xae>
 8008f86:	6a21      	ldr	r1, [r4, #32]
 8008f88:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008f8a:	4643      	mov	r3, r8
 8008f8c:	463a      	mov	r2, r7
 8008f8e:	4628      	mov	r0, r5
 8008f90:	47b0      	blx	r6
 8008f92:	2800      	cmp	r0, #0
 8008f94:	dc08      	bgt.n	8008fa8 <__sflush_r+0xfc>
 8008f96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008f9a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008f9e:	81a3      	strh	r3, [r4, #12]
 8008fa0:	f04f 30ff 	mov.w	r0, #4294967295
 8008fa4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008fa8:	4407      	add	r7, r0
 8008faa:	eba8 0800 	sub.w	r8, r8, r0
 8008fae:	e7e7      	b.n	8008f80 <__sflush_r+0xd4>
 8008fb0:	20400001 	.word	0x20400001

08008fb4 <_fflush_r>:
 8008fb4:	b538      	push	{r3, r4, r5, lr}
 8008fb6:	690b      	ldr	r3, [r1, #16]
 8008fb8:	4605      	mov	r5, r0
 8008fba:	460c      	mov	r4, r1
 8008fbc:	b913      	cbnz	r3, 8008fc4 <_fflush_r+0x10>
 8008fbe:	2500      	movs	r5, #0
 8008fc0:	4628      	mov	r0, r5
 8008fc2:	bd38      	pop	{r3, r4, r5, pc}
 8008fc4:	b118      	cbz	r0, 8008fce <_fflush_r+0x1a>
 8008fc6:	6a03      	ldr	r3, [r0, #32]
 8008fc8:	b90b      	cbnz	r3, 8008fce <_fflush_r+0x1a>
 8008fca:	f7fd fa39 	bl	8006440 <__sinit>
 8008fce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d0f3      	beq.n	8008fbe <_fflush_r+0xa>
 8008fd6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008fd8:	07d0      	lsls	r0, r2, #31
 8008fda:	d404      	bmi.n	8008fe6 <_fflush_r+0x32>
 8008fdc:	0599      	lsls	r1, r3, #22
 8008fde:	d402      	bmi.n	8008fe6 <_fflush_r+0x32>
 8008fe0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008fe2:	f7fd fb7c 	bl	80066de <__retarget_lock_acquire_recursive>
 8008fe6:	4628      	mov	r0, r5
 8008fe8:	4621      	mov	r1, r4
 8008fea:	f7ff ff5f 	bl	8008eac <__sflush_r>
 8008fee:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008ff0:	07da      	lsls	r2, r3, #31
 8008ff2:	4605      	mov	r5, r0
 8008ff4:	d4e4      	bmi.n	8008fc0 <_fflush_r+0xc>
 8008ff6:	89a3      	ldrh	r3, [r4, #12]
 8008ff8:	059b      	lsls	r3, r3, #22
 8008ffa:	d4e1      	bmi.n	8008fc0 <_fflush_r+0xc>
 8008ffc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008ffe:	f7fd fb6f 	bl	80066e0 <__retarget_lock_release_recursive>
 8009002:	e7dd      	b.n	8008fc0 <_fflush_r+0xc>

08009004 <memmove>:
 8009004:	4288      	cmp	r0, r1
 8009006:	b510      	push	{r4, lr}
 8009008:	eb01 0402 	add.w	r4, r1, r2
 800900c:	d902      	bls.n	8009014 <memmove+0x10>
 800900e:	4284      	cmp	r4, r0
 8009010:	4623      	mov	r3, r4
 8009012:	d807      	bhi.n	8009024 <memmove+0x20>
 8009014:	1e43      	subs	r3, r0, #1
 8009016:	42a1      	cmp	r1, r4
 8009018:	d008      	beq.n	800902c <memmove+0x28>
 800901a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800901e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009022:	e7f8      	b.n	8009016 <memmove+0x12>
 8009024:	4402      	add	r2, r0
 8009026:	4601      	mov	r1, r0
 8009028:	428a      	cmp	r2, r1
 800902a:	d100      	bne.n	800902e <memmove+0x2a>
 800902c:	bd10      	pop	{r4, pc}
 800902e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009032:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009036:	e7f7      	b.n	8009028 <memmove+0x24>

08009038 <strncmp>:
 8009038:	b510      	push	{r4, lr}
 800903a:	b16a      	cbz	r2, 8009058 <strncmp+0x20>
 800903c:	3901      	subs	r1, #1
 800903e:	1884      	adds	r4, r0, r2
 8009040:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009044:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009048:	429a      	cmp	r2, r3
 800904a:	d103      	bne.n	8009054 <strncmp+0x1c>
 800904c:	42a0      	cmp	r0, r4
 800904e:	d001      	beq.n	8009054 <strncmp+0x1c>
 8009050:	2a00      	cmp	r2, #0
 8009052:	d1f5      	bne.n	8009040 <strncmp+0x8>
 8009054:	1ad0      	subs	r0, r2, r3
 8009056:	bd10      	pop	{r4, pc}
 8009058:	4610      	mov	r0, r2
 800905a:	e7fc      	b.n	8009056 <strncmp+0x1e>

0800905c <_sbrk_r>:
 800905c:	b538      	push	{r3, r4, r5, lr}
 800905e:	4d06      	ldr	r5, [pc, #24]	@ (8009078 <_sbrk_r+0x1c>)
 8009060:	2300      	movs	r3, #0
 8009062:	4604      	mov	r4, r0
 8009064:	4608      	mov	r0, r1
 8009066:	602b      	str	r3, [r5, #0]
 8009068:	f7f8 fdf8 	bl	8001c5c <_sbrk>
 800906c:	1c43      	adds	r3, r0, #1
 800906e:	d102      	bne.n	8009076 <_sbrk_r+0x1a>
 8009070:	682b      	ldr	r3, [r5, #0]
 8009072:	b103      	cbz	r3, 8009076 <_sbrk_r+0x1a>
 8009074:	6023      	str	r3, [r4, #0]
 8009076:	bd38      	pop	{r3, r4, r5, pc}
 8009078:	200020d4 	.word	0x200020d4

0800907c <memcpy>:
 800907c:	440a      	add	r2, r1
 800907e:	4291      	cmp	r1, r2
 8009080:	f100 33ff 	add.w	r3, r0, #4294967295
 8009084:	d100      	bne.n	8009088 <memcpy+0xc>
 8009086:	4770      	bx	lr
 8009088:	b510      	push	{r4, lr}
 800908a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800908e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009092:	4291      	cmp	r1, r2
 8009094:	d1f9      	bne.n	800908a <memcpy+0xe>
 8009096:	bd10      	pop	{r4, pc}

08009098 <nan>:
 8009098:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80090a0 <nan+0x8>
 800909c:	4770      	bx	lr
 800909e:	bf00      	nop
 80090a0:	00000000 	.word	0x00000000
 80090a4:	7ff80000 	.word	0x7ff80000

080090a8 <__assert_func>:
 80090a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80090aa:	4614      	mov	r4, r2
 80090ac:	461a      	mov	r2, r3
 80090ae:	4b09      	ldr	r3, [pc, #36]	@ (80090d4 <__assert_func+0x2c>)
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	4605      	mov	r5, r0
 80090b4:	68d8      	ldr	r0, [r3, #12]
 80090b6:	b14c      	cbz	r4, 80090cc <__assert_func+0x24>
 80090b8:	4b07      	ldr	r3, [pc, #28]	@ (80090d8 <__assert_func+0x30>)
 80090ba:	9100      	str	r1, [sp, #0]
 80090bc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80090c0:	4906      	ldr	r1, [pc, #24]	@ (80090dc <__assert_func+0x34>)
 80090c2:	462b      	mov	r3, r5
 80090c4:	f000 fba8 	bl	8009818 <fiprintf>
 80090c8:	f000 fbb8 	bl	800983c <abort>
 80090cc:	4b04      	ldr	r3, [pc, #16]	@ (80090e0 <__assert_func+0x38>)
 80090ce:	461c      	mov	r4, r3
 80090d0:	e7f3      	b.n	80090ba <__assert_func+0x12>
 80090d2:	bf00      	nop
 80090d4:	20000018 	.word	0x20000018
 80090d8:	0801dc0a 	.word	0x0801dc0a
 80090dc:	0801dc17 	.word	0x0801dc17
 80090e0:	0801dc45 	.word	0x0801dc45

080090e4 <_calloc_r>:
 80090e4:	b570      	push	{r4, r5, r6, lr}
 80090e6:	fba1 5402 	umull	r5, r4, r1, r2
 80090ea:	b934      	cbnz	r4, 80090fa <_calloc_r+0x16>
 80090ec:	4629      	mov	r1, r5
 80090ee:	f7fe f9cb 	bl	8007488 <_malloc_r>
 80090f2:	4606      	mov	r6, r0
 80090f4:	b928      	cbnz	r0, 8009102 <_calloc_r+0x1e>
 80090f6:	4630      	mov	r0, r6
 80090f8:	bd70      	pop	{r4, r5, r6, pc}
 80090fa:	220c      	movs	r2, #12
 80090fc:	6002      	str	r2, [r0, #0]
 80090fe:	2600      	movs	r6, #0
 8009100:	e7f9      	b.n	80090f6 <_calloc_r+0x12>
 8009102:	462a      	mov	r2, r5
 8009104:	4621      	mov	r1, r4
 8009106:	f7fd fa6c 	bl	80065e2 <memset>
 800910a:	e7f4      	b.n	80090f6 <_calloc_r+0x12>

0800910c <rshift>:
 800910c:	6903      	ldr	r3, [r0, #16]
 800910e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009112:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009116:	ea4f 1261 	mov.w	r2, r1, asr #5
 800911a:	f100 0414 	add.w	r4, r0, #20
 800911e:	dd45      	ble.n	80091ac <rshift+0xa0>
 8009120:	f011 011f 	ands.w	r1, r1, #31
 8009124:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009128:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800912c:	d10c      	bne.n	8009148 <rshift+0x3c>
 800912e:	f100 0710 	add.w	r7, r0, #16
 8009132:	4629      	mov	r1, r5
 8009134:	42b1      	cmp	r1, r6
 8009136:	d334      	bcc.n	80091a2 <rshift+0x96>
 8009138:	1a9b      	subs	r3, r3, r2
 800913a:	009b      	lsls	r3, r3, #2
 800913c:	1eea      	subs	r2, r5, #3
 800913e:	4296      	cmp	r6, r2
 8009140:	bf38      	it	cc
 8009142:	2300      	movcc	r3, #0
 8009144:	4423      	add	r3, r4
 8009146:	e015      	b.n	8009174 <rshift+0x68>
 8009148:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800914c:	f1c1 0820 	rsb	r8, r1, #32
 8009150:	40cf      	lsrs	r7, r1
 8009152:	f105 0e04 	add.w	lr, r5, #4
 8009156:	46a1      	mov	r9, r4
 8009158:	4576      	cmp	r6, lr
 800915a:	46f4      	mov	ip, lr
 800915c:	d815      	bhi.n	800918a <rshift+0x7e>
 800915e:	1a9a      	subs	r2, r3, r2
 8009160:	0092      	lsls	r2, r2, #2
 8009162:	3a04      	subs	r2, #4
 8009164:	3501      	adds	r5, #1
 8009166:	42ae      	cmp	r6, r5
 8009168:	bf38      	it	cc
 800916a:	2200      	movcc	r2, #0
 800916c:	18a3      	adds	r3, r4, r2
 800916e:	50a7      	str	r7, [r4, r2]
 8009170:	b107      	cbz	r7, 8009174 <rshift+0x68>
 8009172:	3304      	adds	r3, #4
 8009174:	1b1a      	subs	r2, r3, r4
 8009176:	42a3      	cmp	r3, r4
 8009178:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800917c:	bf08      	it	eq
 800917e:	2300      	moveq	r3, #0
 8009180:	6102      	str	r2, [r0, #16]
 8009182:	bf08      	it	eq
 8009184:	6143      	streq	r3, [r0, #20]
 8009186:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800918a:	f8dc c000 	ldr.w	ip, [ip]
 800918e:	fa0c fc08 	lsl.w	ip, ip, r8
 8009192:	ea4c 0707 	orr.w	r7, ip, r7
 8009196:	f849 7b04 	str.w	r7, [r9], #4
 800919a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800919e:	40cf      	lsrs	r7, r1
 80091a0:	e7da      	b.n	8009158 <rshift+0x4c>
 80091a2:	f851 cb04 	ldr.w	ip, [r1], #4
 80091a6:	f847 cf04 	str.w	ip, [r7, #4]!
 80091aa:	e7c3      	b.n	8009134 <rshift+0x28>
 80091ac:	4623      	mov	r3, r4
 80091ae:	e7e1      	b.n	8009174 <rshift+0x68>

080091b0 <__hexdig_fun>:
 80091b0:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80091b4:	2b09      	cmp	r3, #9
 80091b6:	d802      	bhi.n	80091be <__hexdig_fun+0xe>
 80091b8:	3820      	subs	r0, #32
 80091ba:	b2c0      	uxtb	r0, r0
 80091bc:	4770      	bx	lr
 80091be:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80091c2:	2b05      	cmp	r3, #5
 80091c4:	d801      	bhi.n	80091ca <__hexdig_fun+0x1a>
 80091c6:	3847      	subs	r0, #71	@ 0x47
 80091c8:	e7f7      	b.n	80091ba <__hexdig_fun+0xa>
 80091ca:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80091ce:	2b05      	cmp	r3, #5
 80091d0:	d801      	bhi.n	80091d6 <__hexdig_fun+0x26>
 80091d2:	3827      	subs	r0, #39	@ 0x27
 80091d4:	e7f1      	b.n	80091ba <__hexdig_fun+0xa>
 80091d6:	2000      	movs	r0, #0
 80091d8:	4770      	bx	lr
	...

080091dc <__gethex>:
 80091dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091e0:	b085      	sub	sp, #20
 80091e2:	468a      	mov	sl, r1
 80091e4:	9302      	str	r3, [sp, #8]
 80091e6:	680b      	ldr	r3, [r1, #0]
 80091e8:	9001      	str	r0, [sp, #4]
 80091ea:	4690      	mov	r8, r2
 80091ec:	1c9c      	adds	r4, r3, #2
 80091ee:	46a1      	mov	r9, r4
 80091f0:	f814 0b01 	ldrb.w	r0, [r4], #1
 80091f4:	2830      	cmp	r0, #48	@ 0x30
 80091f6:	d0fa      	beq.n	80091ee <__gethex+0x12>
 80091f8:	eba9 0303 	sub.w	r3, r9, r3
 80091fc:	f1a3 0b02 	sub.w	fp, r3, #2
 8009200:	f7ff ffd6 	bl	80091b0 <__hexdig_fun>
 8009204:	4605      	mov	r5, r0
 8009206:	2800      	cmp	r0, #0
 8009208:	d168      	bne.n	80092dc <__gethex+0x100>
 800920a:	49a0      	ldr	r1, [pc, #640]	@ (800948c <__gethex+0x2b0>)
 800920c:	2201      	movs	r2, #1
 800920e:	4648      	mov	r0, r9
 8009210:	f7ff ff12 	bl	8009038 <strncmp>
 8009214:	4607      	mov	r7, r0
 8009216:	2800      	cmp	r0, #0
 8009218:	d167      	bne.n	80092ea <__gethex+0x10e>
 800921a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800921e:	4626      	mov	r6, r4
 8009220:	f7ff ffc6 	bl	80091b0 <__hexdig_fun>
 8009224:	2800      	cmp	r0, #0
 8009226:	d062      	beq.n	80092ee <__gethex+0x112>
 8009228:	4623      	mov	r3, r4
 800922a:	7818      	ldrb	r0, [r3, #0]
 800922c:	2830      	cmp	r0, #48	@ 0x30
 800922e:	4699      	mov	r9, r3
 8009230:	f103 0301 	add.w	r3, r3, #1
 8009234:	d0f9      	beq.n	800922a <__gethex+0x4e>
 8009236:	f7ff ffbb 	bl	80091b0 <__hexdig_fun>
 800923a:	fab0 f580 	clz	r5, r0
 800923e:	096d      	lsrs	r5, r5, #5
 8009240:	f04f 0b01 	mov.w	fp, #1
 8009244:	464a      	mov	r2, r9
 8009246:	4616      	mov	r6, r2
 8009248:	3201      	adds	r2, #1
 800924a:	7830      	ldrb	r0, [r6, #0]
 800924c:	f7ff ffb0 	bl	80091b0 <__hexdig_fun>
 8009250:	2800      	cmp	r0, #0
 8009252:	d1f8      	bne.n	8009246 <__gethex+0x6a>
 8009254:	498d      	ldr	r1, [pc, #564]	@ (800948c <__gethex+0x2b0>)
 8009256:	2201      	movs	r2, #1
 8009258:	4630      	mov	r0, r6
 800925a:	f7ff feed 	bl	8009038 <strncmp>
 800925e:	2800      	cmp	r0, #0
 8009260:	d13f      	bne.n	80092e2 <__gethex+0x106>
 8009262:	b944      	cbnz	r4, 8009276 <__gethex+0x9a>
 8009264:	1c74      	adds	r4, r6, #1
 8009266:	4622      	mov	r2, r4
 8009268:	4616      	mov	r6, r2
 800926a:	3201      	adds	r2, #1
 800926c:	7830      	ldrb	r0, [r6, #0]
 800926e:	f7ff ff9f 	bl	80091b0 <__hexdig_fun>
 8009272:	2800      	cmp	r0, #0
 8009274:	d1f8      	bne.n	8009268 <__gethex+0x8c>
 8009276:	1ba4      	subs	r4, r4, r6
 8009278:	00a7      	lsls	r7, r4, #2
 800927a:	7833      	ldrb	r3, [r6, #0]
 800927c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8009280:	2b50      	cmp	r3, #80	@ 0x50
 8009282:	d13e      	bne.n	8009302 <__gethex+0x126>
 8009284:	7873      	ldrb	r3, [r6, #1]
 8009286:	2b2b      	cmp	r3, #43	@ 0x2b
 8009288:	d033      	beq.n	80092f2 <__gethex+0x116>
 800928a:	2b2d      	cmp	r3, #45	@ 0x2d
 800928c:	d034      	beq.n	80092f8 <__gethex+0x11c>
 800928e:	1c71      	adds	r1, r6, #1
 8009290:	2400      	movs	r4, #0
 8009292:	7808      	ldrb	r0, [r1, #0]
 8009294:	f7ff ff8c 	bl	80091b0 <__hexdig_fun>
 8009298:	1e43      	subs	r3, r0, #1
 800929a:	b2db      	uxtb	r3, r3
 800929c:	2b18      	cmp	r3, #24
 800929e:	d830      	bhi.n	8009302 <__gethex+0x126>
 80092a0:	f1a0 0210 	sub.w	r2, r0, #16
 80092a4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80092a8:	f7ff ff82 	bl	80091b0 <__hexdig_fun>
 80092ac:	f100 3cff 	add.w	ip, r0, #4294967295
 80092b0:	fa5f fc8c 	uxtb.w	ip, ip
 80092b4:	f1bc 0f18 	cmp.w	ip, #24
 80092b8:	f04f 030a 	mov.w	r3, #10
 80092bc:	d91e      	bls.n	80092fc <__gethex+0x120>
 80092be:	b104      	cbz	r4, 80092c2 <__gethex+0xe6>
 80092c0:	4252      	negs	r2, r2
 80092c2:	4417      	add	r7, r2
 80092c4:	f8ca 1000 	str.w	r1, [sl]
 80092c8:	b1ed      	cbz	r5, 8009306 <__gethex+0x12a>
 80092ca:	f1bb 0f00 	cmp.w	fp, #0
 80092ce:	bf0c      	ite	eq
 80092d0:	2506      	moveq	r5, #6
 80092d2:	2500      	movne	r5, #0
 80092d4:	4628      	mov	r0, r5
 80092d6:	b005      	add	sp, #20
 80092d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092dc:	2500      	movs	r5, #0
 80092de:	462c      	mov	r4, r5
 80092e0:	e7b0      	b.n	8009244 <__gethex+0x68>
 80092e2:	2c00      	cmp	r4, #0
 80092e4:	d1c7      	bne.n	8009276 <__gethex+0x9a>
 80092e6:	4627      	mov	r7, r4
 80092e8:	e7c7      	b.n	800927a <__gethex+0x9e>
 80092ea:	464e      	mov	r6, r9
 80092ec:	462f      	mov	r7, r5
 80092ee:	2501      	movs	r5, #1
 80092f0:	e7c3      	b.n	800927a <__gethex+0x9e>
 80092f2:	2400      	movs	r4, #0
 80092f4:	1cb1      	adds	r1, r6, #2
 80092f6:	e7cc      	b.n	8009292 <__gethex+0xb6>
 80092f8:	2401      	movs	r4, #1
 80092fa:	e7fb      	b.n	80092f4 <__gethex+0x118>
 80092fc:	fb03 0002 	mla	r0, r3, r2, r0
 8009300:	e7ce      	b.n	80092a0 <__gethex+0xc4>
 8009302:	4631      	mov	r1, r6
 8009304:	e7de      	b.n	80092c4 <__gethex+0xe8>
 8009306:	eba6 0309 	sub.w	r3, r6, r9
 800930a:	3b01      	subs	r3, #1
 800930c:	4629      	mov	r1, r5
 800930e:	2b07      	cmp	r3, #7
 8009310:	dc0a      	bgt.n	8009328 <__gethex+0x14c>
 8009312:	9801      	ldr	r0, [sp, #4]
 8009314:	f7fe f944 	bl	80075a0 <_Balloc>
 8009318:	4604      	mov	r4, r0
 800931a:	b940      	cbnz	r0, 800932e <__gethex+0x152>
 800931c:	4b5c      	ldr	r3, [pc, #368]	@ (8009490 <__gethex+0x2b4>)
 800931e:	4602      	mov	r2, r0
 8009320:	21e4      	movs	r1, #228	@ 0xe4
 8009322:	485c      	ldr	r0, [pc, #368]	@ (8009494 <__gethex+0x2b8>)
 8009324:	f7ff fec0 	bl	80090a8 <__assert_func>
 8009328:	3101      	adds	r1, #1
 800932a:	105b      	asrs	r3, r3, #1
 800932c:	e7ef      	b.n	800930e <__gethex+0x132>
 800932e:	f100 0a14 	add.w	sl, r0, #20
 8009332:	2300      	movs	r3, #0
 8009334:	4655      	mov	r5, sl
 8009336:	469b      	mov	fp, r3
 8009338:	45b1      	cmp	r9, r6
 800933a:	d337      	bcc.n	80093ac <__gethex+0x1d0>
 800933c:	f845 bb04 	str.w	fp, [r5], #4
 8009340:	eba5 050a 	sub.w	r5, r5, sl
 8009344:	10ad      	asrs	r5, r5, #2
 8009346:	6125      	str	r5, [r4, #16]
 8009348:	4658      	mov	r0, fp
 800934a:	f7fe fa1b 	bl	8007784 <__hi0bits>
 800934e:	016d      	lsls	r5, r5, #5
 8009350:	f8d8 6000 	ldr.w	r6, [r8]
 8009354:	1a2d      	subs	r5, r5, r0
 8009356:	42b5      	cmp	r5, r6
 8009358:	dd54      	ble.n	8009404 <__gethex+0x228>
 800935a:	1bad      	subs	r5, r5, r6
 800935c:	4629      	mov	r1, r5
 800935e:	4620      	mov	r0, r4
 8009360:	f7fe fda7 	bl	8007eb2 <__any_on>
 8009364:	4681      	mov	r9, r0
 8009366:	b178      	cbz	r0, 8009388 <__gethex+0x1ac>
 8009368:	1e6b      	subs	r3, r5, #1
 800936a:	1159      	asrs	r1, r3, #5
 800936c:	f003 021f 	and.w	r2, r3, #31
 8009370:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009374:	f04f 0901 	mov.w	r9, #1
 8009378:	fa09 f202 	lsl.w	r2, r9, r2
 800937c:	420a      	tst	r2, r1
 800937e:	d003      	beq.n	8009388 <__gethex+0x1ac>
 8009380:	454b      	cmp	r3, r9
 8009382:	dc36      	bgt.n	80093f2 <__gethex+0x216>
 8009384:	f04f 0902 	mov.w	r9, #2
 8009388:	4629      	mov	r1, r5
 800938a:	4620      	mov	r0, r4
 800938c:	f7ff febe 	bl	800910c <rshift>
 8009390:	442f      	add	r7, r5
 8009392:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009396:	42bb      	cmp	r3, r7
 8009398:	da42      	bge.n	8009420 <__gethex+0x244>
 800939a:	9801      	ldr	r0, [sp, #4]
 800939c:	4621      	mov	r1, r4
 800939e:	f7fe f93f 	bl	8007620 <_Bfree>
 80093a2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80093a4:	2300      	movs	r3, #0
 80093a6:	6013      	str	r3, [r2, #0]
 80093a8:	25a3      	movs	r5, #163	@ 0xa3
 80093aa:	e793      	b.n	80092d4 <__gethex+0xf8>
 80093ac:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80093b0:	2a2e      	cmp	r2, #46	@ 0x2e
 80093b2:	d012      	beq.n	80093da <__gethex+0x1fe>
 80093b4:	2b20      	cmp	r3, #32
 80093b6:	d104      	bne.n	80093c2 <__gethex+0x1e6>
 80093b8:	f845 bb04 	str.w	fp, [r5], #4
 80093bc:	f04f 0b00 	mov.w	fp, #0
 80093c0:	465b      	mov	r3, fp
 80093c2:	7830      	ldrb	r0, [r6, #0]
 80093c4:	9303      	str	r3, [sp, #12]
 80093c6:	f7ff fef3 	bl	80091b0 <__hexdig_fun>
 80093ca:	9b03      	ldr	r3, [sp, #12]
 80093cc:	f000 000f 	and.w	r0, r0, #15
 80093d0:	4098      	lsls	r0, r3
 80093d2:	ea4b 0b00 	orr.w	fp, fp, r0
 80093d6:	3304      	adds	r3, #4
 80093d8:	e7ae      	b.n	8009338 <__gethex+0x15c>
 80093da:	45b1      	cmp	r9, r6
 80093dc:	d8ea      	bhi.n	80093b4 <__gethex+0x1d8>
 80093de:	492b      	ldr	r1, [pc, #172]	@ (800948c <__gethex+0x2b0>)
 80093e0:	9303      	str	r3, [sp, #12]
 80093e2:	2201      	movs	r2, #1
 80093e4:	4630      	mov	r0, r6
 80093e6:	f7ff fe27 	bl	8009038 <strncmp>
 80093ea:	9b03      	ldr	r3, [sp, #12]
 80093ec:	2800      	cmp	r0, #0
 80093ee:	d1e1      	bne.n	80093b4 <__gethex+0x1d8>
 80093f0:	e7a2      	b.n	8009338 <__gethex+0x15c>
 80093f2:	1ea9      	subs	r1, r5, #2
 80093f4:	4620      	mov	r0, r4
 80093f6:	f7fe fd5c 	bl	8007eb2 <__any_on>
 80093fa:	2800      	cmp	r0, #0
 80093fc:	d0c2      	beq.n	8009384 <__gethex+0x1a8>
 80093fe:	f04f 0903 	mov.w	r9, #3
 8009402:	e7c1      	b.n	8009388 <__gethex+0x1ac>
 8009404:	da09      	bge.n	800941a <__gethex+0x23e>
 8009406:	1b75      	subs	r5, r6, r5
 8009408:	4621      	mov	r1, r4
 800940a:	9801      	ldr	r0, [sp, #4]
 800940c:	462a      	mov	r2, r5
 800940e:	f7fe fb17 	bl	8007a40 <__lshift>
 8009412:	1b7f      	subs	r7, r7, r5
 8009414:	4604      	mov	r4, r0
 8009416:	f100 0a14 	add.w	sl, r0, #20
 800941a:	f04f 0900 	mov.w	r9, #0
 800941e:	e7b8      	b.n	8009392 <__gethex+0x1b6>
 8009420:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009424:	42bd      	cmp	r5, r7
 8009426:	dd6f      	ble.n	8009508 <__gethex+0x32c>
 8009428:	1bed      	subs	r5, r5, r7
 800942a:	42ae      	cmp	r6, r5
 800942c:	dc34      	bgt.n	8009498 <__gethex+0x2bc>
 800942e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009432:	2b02      	cmp	r3, #2
 8009434:	d022      	beq.n	800947c <__gethex+0x2a0>
 8009436:	2b03      	cmp	r3, #3
 8009438:	d024      	beq.n	8009484 <__gethex+0x2a8>
 800943a:	2b01      	cmp	r3, #1
 800943c:	d115      	bne.n	800946a <__gethex+0x28e>
 800943e:	42ae      	cmp	r6, r5
 8009440:	d113      	bne.n	800946a <__gethex+0x28e>
 8009442:	2e01      	cmp	r6, #1
 8009444:	d10b      	bne.n	800945e <__gethex+0x282>
 8009446:	9a02      	ldr	r2, [sp, #8]
 8009448:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800944c:	6013      	str	r3, [r2, #0]
 800944e:	2301      	movs	r3, #1
 8009450:	6123      	str	r3, [r4, #16]
 8009452:	f8ca 3000 	str.w	r3, [sl]
 8009456:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009458:	2562      	movs	r5, #98	@ 0x62
 800945a:	601c      	str	r4, [r3, #0]
 800945c:	e73a      	b.n	80092d4 <__gethex+0xf8>
 800945e:	1e71      	subs	r1, r6, #1
 8009460:	4620      	mov	r0, r4
 8009462:	f7fe fd26 	bl	8007eb2 <__any_on>
 8009466:	2800      	cmp	r0, #0
 8009468:	d1ed      	bne.n	8009446 <__gethex+0x26a>
 800946a:	9801      	ldr	r0, [sp, #4]
 800946c:	4621      	mov	r1, r4
 800946e:	f7fe f8d7 	bl	8007620 <_Bfree>
 8009472:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009474:	2300      	movs	r3, #0
 8009476:	6013      	str	r3, [r2, #0]
 8009478:	2550      	movs	r5, #80	@ 0x50
 800947a:	e72b      	b.n	80092d4 <__gethex+0xf8>
 800947c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800947e:	2b00      	cmp	r3, #0
 8009480:	d1f3      	bne.n	800946a <__gethex+0x28e>
 8009482:	e7e0      	b.n	8009446 <__gethex+0x26a>
 8009484:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009486:	2b00      	cmp	r3, #0
 8009488:	d1dd      	bne.n	8009446 <__gethex+0x26a>
 800948a:	e7ee      	b.n	800946a <__gethex+0x28e>
 800948c:	0801dbef 	.word	0x0801dbef
 8009490:	0801db85 	.word	0x0801db85
 8009494:	0801dc46 	.word	0x0801dc46
 8009498:	1e6f      	subs	r7, r5, #1
 800949a:	f1b9 0f00 	cmp.w	r9, #0
 800949e:	d130      	bne.n	8009502 <__gethex+0x326>
 80094a0:	b127      	cbz	r7, 80094ac <__gethex+0x2d0>
 80094a2:	4639      	mov	r1, r7
 80094a4:	4620      	mov	r0, r4
 80094a6:	f7fe fd04 	bl	8007eb2 <__any_on>
 80094aa:	4681      	mov	r9, r0
 80094ac:	117a      	asrs	r2, r7, #5
 80094ae:	2301      	movs	r3, #1
 80094b0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80094b4:	f007 071f 	and.w	r7, r7, #31
 80094b8:	40bb      	lsls	r3, r7
 80094ba:	4213      	tst	r3, r2
 80094bc:	4629      	mov	r1, r5
 80094be:	4620      	mov	r0, r4
 80094c0:	bf18      	it	ne
 80094c2:	f049 0902 	orrne.w	r9, r9, #2
 80094c6:	f7ff fe21 	bl	800910c <rshift>
 80094ca:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80094ce:	1b76      	subs	r6, r6, r5
 80094d0:	2502      	movs	r5, #2
 80094d2:	f1b9 0f00 	cmp.w	r9, #0
 80094d6:	d047      	beq.n	8009568 <__gethex+0x38c>
 80094d8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80094dc:	2b02      	cmp	r3, #2
 80094de:	d015      	beq.n	800950c <__gethex+0x330>
 80094e0:	2b03      	cmp	r3, #3
 80094e2:	d017      	beq.n	8009514 <__gethex+0x338>
 80094e4:	2b01      	cmp	r3, #1
 80094e6:	d109      	bne.n	80094fc <__gethex+0x320>
 80094e8:	f019 0f02 	tst.w	r9, #2
 80094ec:	d006      	beq.n	80094fc <__gethex+0x320>
 80094ee:	f8da 3000 	ldr.w	r3, [sl]
 80094f2:	ea49 0903 	orr.w	r9, r9, r3
 80094f6:	f019 0f01 	tst.w	r9, #1
 80094fa:	d10e      	bne.n	800951a <__gethex+0x33e>
 80094fc:	f045 0510 	orr.w	r5, r5, #16
 8009500:	e032      	b.n	8009568 <__gethex+0x38c>
 8009502:	f04f 0901 	mov.w	r9, #1
 8009506:	e7d1      	b.n	80094ac <__gethex+0x2d0>
 8009508:	2501      	movs	r5, #1
 800950a:	e7e2      	b.n	80094d2 <__gethex+0x2f6>
 800950c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800950e:	f1c3 0301 	rsb	r3, r3, #1
 8009512:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009514:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009516:	2b00      	cmp	r3, #0
 8009518:	d0f0      	beq.n	80094fc <__gethex+0x320>
 800951a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800951e:	f104 0314 	add.w	r3, r4, #20
 8009522:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009526:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800952a:	f04f 0c00 	mov.w	ip, #0
 800952e:	4618      	mov	r0, r3
 8009530:	f853 2b04 	ldr.w	r2, [r3], #4
 8009534:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009538:	d01b      	beq.n	8009572 <__gethex+0x396>
 800953a:	3201      	adds	r2, #1
 800953c:	6002      	str	r2, [r0, #0]
 800953e:	2d02      	cmp	r5, #2
 8009540:	f104 0314 	add.w	r3, r4, #20
 8009544:	d13c      	bne.n	80095c0 <__gethex+0x3e4>
 8009546:	f8d8 2000 	ldr.w	r2, [r8]
 800954a:	3a01      	subs	r2, #1
 800954c:	42b2      	cmp	r2, r6
 800954e:	d109      	bne.n	8009564 <__gethex+0x388>
 8009550:	1171      	asrs	r1, r6, #5
 8009552:	2201      	movs	r2, #1
 8009554:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009558:	f006 061f 	and.w	r6, r6, #31
 800955c:	fa02 f606 	lsl.w	r6, r2, r6
 8009560:	421e      	tst	r6, r3
 8009562:	d13a      	bne.n	80095da <__gethex+0x3fe>
 8009564:	f045 0520 	orr.w	r5, r5, #32
 8009568:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800956a:	601c      	str	r4, [r3, #0]
 800956c:	9b02      	ldr	r3, [sp, #8]
 800956e:	601f      	str	r7, [r3, #0]
 8009570:	e6b0      	b.n	80092d4 <__gethex+0xf8>
 8009572:	4299      	cmp	r1, r3
 8009574:	f843 cc04 	str.w	ip, [r3, #-4]
 8009578:	d8d9      	bhi.n	800952e <__gethex+0x352>
 800957a:	68a3      	ldr	r3, [r4, #8]
 800957c:	459b      	cmp	fp, r3
 800957e:	db17      	blt.n	80095b0 <__gethex+0x3d4>
 8009580:	6861      	ldr	r1, [r4, #4]
 8009582:	9801      	ldr	r0, [sp, #4]
 8009584:	3101      	adds	r1, #1
 8009586:	f7fe f80b 	bl	80075a0 <_Balloc>
 800958a:	4681      	mov	r9, r0
 800958c:	b918      	cbnz	r0, 8009596 <__gethex+0x3ba>
 800958e:	4b1a      	ldr	r3, [pc, #104]	@ (80095f8 <__gethex+0x41c>)
 8009590:	4602      	mov	r2, r0
 8009592:	2184      	movs	r1, #132	@ 0x84
 8009594:	e6c5      	b.n	8009322 <__gethex+0x146>
 8009596:	6922      	ldr	r2, [r4, #16]
 8009598:	3202      	adds	r2, #2
 800959a:	f104 010c 	add.w	r1, r4, #12
 800959e:	0092      	lsls	r2, r2, #2
 80095a0:	300c      	adds	r0, #12
 80095a2:	f7ff fd6b 	bl	800907c <memcpy>
 80095a6:	4621      	mov	r1, r4
 80095a8:	9801      	ldr	r0, [sp, #4]
 80095aa:	f7fe f839 	bl	8007620 <_Bfree>
 80095ae:	464c      	mov	r4, r9
 80095b0:	6923      	ldr	r3, [r4, #16]
 80095b2:	1c5a      	adds	r2, r3, #1
 80095b4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80095b8:	6122      	str	r2, [r4, #16]
 80095ba:	2201      	movs	r2, #1
 80095bc:	615a      	str	r2, [r3, #20]
 80095be:	e7be      	b.n	800953e <__gethex+0x362>
 80095c0:	6922      	ldr	r2, [r4, #16]
 80095c2:	455a      	cmp	r2, fp
 80095c4:	dd0b      	ble.n	80095de <__gethex+0x402>
 80095c6:	2101      	movs	r1, #1
 80095c8:	4620      	mov	r0, r4
 80095ca:	f7ff fd9f 	bl	800910c <rshift>
 80095ce:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80095d2:	3701      	adds	r7, #1
 80095d4:	42bb      	cmp	r3, r7
 80095d6:	f6ff aee0 	blt.w	800939a <__gethex+0x1be>
 80095da:	2501      	movs	r5, #1
 80095dc:	e7c2      	b.n	8009564 <__gethex+0x388>
 80095de:	f016 061f 	ands.w	r6, r6, #31
 80095e2:	d0fa      	beq.n	80095da <__gethex+0x3fe>
 80095e4:	4453      	add	r3, sl
 80095e6:	f1c6 0620 	rsb	r6, r6, #32
 80095ea:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80095ee:	f7fe f8c9 	bl	8007784 <__hi0bits>
 80095f2:	42b0      	cmp	r0, r6
 80095f4:	dbe7      	blt.n	80095c6 <__gethex+0x3ea>
 80095f6:	e7f0      	b.n	80095da <__gethex+0x3fe>
 80095f8:	0801db85 	.word	0x0801db85

080095fc <L_shift>:
 80095fc:	f1c2 0208 	rsb	r2, r2, #8
 8009600:	0092      	lsls	r2, r2, #2
 8009602:	b570      	push	{r4, r5, r6, lr}
 8009604:	f1c2 0620 	rsb	r6, r2, #32
 8009608:	6843      	ldr	r3, [r0, #4]
 800960a:	6804      	ldr	r4, [r0, #0]
 800960c:	fa03 f506 	lsl.w	r5, r3, r6
 8009610:	432c      	orrs	r4, r5
 8009612:	40d3      	lsrs	r3, r2
 8009614:	6004      	str	r4, [r0, #0]
 8009616:	f840 3f04 	str.w	r3, [r0, #4]!
 800961a:	4288      	cmp	r0, r1
 800961c:	d3f4      	bcc.n	8009608 <L_shift+0xc>
 800961e:	bd70      	pop	{r4, r5, r6, pc}

08009620 <__match>:
 8009620:	b530      	push	{r4, r5, lr}
 8009622:	6803      	ldr	r3, [r0, #0]
 8009624:	3301      	adds	r3, #1
 8009626:	f811 4b01 	ldrb.w	r4, [r1], #1
 800962a:	b914      	cbnz	r4, 8009632 <__match+0x12>
 800962c:	6003      	str	r3, [r0, #0]
 800962e:	2001      	movs	r0, #1
 8009630:	bd30      	pop	{r4, r5, pc}
 8009632:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009636:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800963a:	2d19      	cmp	r5, #25
 800963c:	bf98      	it	ls
 800963e:	3220      	addls	r2, #32
 8009640:	42a2      	cmp	r2, r4
 8009642:	d0f0      	beq.n	8009626 <__match+0x6>
 8009644:	2000      	movs	r0, #0
 8009646:	e7f3      	b.n	8009630 <__match+0x10>

08009648 <__hexnan>:
 8009648:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800964c:	680b      	ldr	r3, [r1, #0]
 800964e:	6801      	ldr	r1, [r0, #0]
 8009650:	115e      	asrs	r6, r3, #5
 8009652:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009656:	f013 031f 	ands.w	r3, r3, #31
 800965a:	b087      	sub	sp, #28
 800965c:	bf18      	it	ne
 800965e:	3604      	addne	r6, #4
 8009660:	2500      	movs	r5, #0
 8009662:	1f37      	subs	r7, r6, #4
 8009664:	4682      	mov	sl, r0
 8009666:	4690      	mov	r8, r2
 8009668:	9301      	str	r3, [sp, #4]
 800966a:	f846 5c04 	str.w	r5, [r6, #-4]
 800966e:	46b9      	mov	r9, r7
 8009670:	463c      	mov	r4, r7
 8009672:	9502      	str	r5, [sp, #8]
 8009674:	46ab      	mov	fp, r5
 8009676:	784a      	ldrb	r2, [r1, #1]
 8009678:	1c4b      	adds	r3, r1, #1
 800967a:	9303      	str	r3, [sp, #12]
 800967c:	b342      	cbz	r2, 80096d0 <__hexnan+0x88>
 800967e:	4610      	mov	r0, r2
 8009680:	9105      	str	r1, [sp, #20]
 8009682:	9204      	str	r2, [sp, #16]
 8009684:	f7ff fd94 	bl	80091b0 <__hexdig_fun>
 8009688:	2800      	cmp	r0, #0
 800968a:	d151      	bne.n	8009730 <__hexnan+0xe8>
 800968c:	9a04      	ldr	r2, [sp, #16]
 800968e:	9905      	ldr	r1, [sp, #20]
 8009690:	2a20      	cmp	r2, #32
 8009692:	d818      	bhi.n	80096c6 <__hexnan+0x7e>
 8009694:	9b02      	ldr	r3, [sp, #8]
 8009696:	459b      	cmp	fp, r3
 8009698:	dd13      	ble.n	80096c2 <__hexnan+0x7a>
 800969a:	454c      	cmp	r4, r9
 800969c:	d206      	bcs.n	80096ac <__hexnan+0x64>
 800969e:	2d07      	cmp	r5, #7
 80096a0:	dc04      	bgt.n	80096ac <__hexnan+0x64>
 80096a2:	462a      	mov	r2, r5
 80096a4:	4649      	mov	r1, r9
 80096a6:	4620      	mov	r0, r4
 80096a8:	f7ff ffa8 	bl	80095fc <L_shift>
 80096ac:	4544      	cmp	r4, r8
 80096ae:	d952      	bls.n	8009756 <__hexnan+0x10e>
 80096b0:	2300      	movs	r3, #0
 80096b2:	f1a4 0904 	sub.w	r9, r4, #4
 80096b6:	f844 3c04 	str.w	r3, [r4, #-4]
 80096ba:	f8cd b008 	str.w	fp, [sp, #8]
 80096be:	464c      	mov	r4, r9
 80096c0:	461d      	mov	r5, r3
 80096c2:	9903      	ldr	r1, [sp, #12]
 80096c4:	e7d7      	b.n	8009676 <__hexnan+0x2e>
 80096c6:	2a29      	cmp	r2, #41	@ 0x29
 80096c8:	d157      	bne.n	800977a <__hexnan+0x132>
 80096ca:	3102      	adds	r1, #2
 80096cc:	f8ca 1000 	str.w	r1, [sl]
 80096d0:	f1bb 0f00 	cmp.w	fp, #0
 80096d4:	d051      	beq.n	800977a <__hexnan+0x132>
 80096d6:	454c      	cmp	r4, r9
 80096d8:	d206      	bcs.n	80096e8 <__hexnan+0xa0>
 80096da:	2d07      	cmp	r5, #7
 80096dc:	dc04      	bgt.n	80096e8 <__hexnan+0xa0>
 80096de:	462a      	mov	r2, r5
 80096e0:	4649      	mov	r1, r9
 80096e2:	4620      	mov	r0, r4
 80096e4:	f7ff ff8a 	bl	80095fc <L_shift>
 80096e8:	4544      	cmp	r4, r8
 80096ea:	d936      	bls.n	800975a <__hexnan+0x112>
 80096ec:	f1a8 0204 	sub.w	r2, r8, #4
 80096f0:	4623      	mov	r3, r4
 80096f2:	f853 1b04 	ldr.w	r1, [r3], #4
 80096f6:	f842 1f04 	str.w	r1, [r2, #4]!
 80096fa:	429f      	cmp	r7, r3
 80096fc:	d2f9      	bcs.n	80096f2 <__hexnan+0xaa>
 80096fe:	1b3b      	subs	r3, r7, r4
 8009700:	f023 0303 	bic.w	r3, r3, #3
 8009704:	3304      	adds	r3, #4
 8009706:	3401      	adds	r4, #1
 8009708:	3e03      	subs	r6, #3
 800970a:	42b4      	cmp	r4, r6
 800970c:	bf88      	it	hi
 800970e:	2304      	movhi	r3, #4
 8009710:	4443      	add	r3, r8
 8009712:	2200      	movs	r2, #0
 8009714:	f843 2b04 	str.w	r2, [r3], #4
 8009718:	429f      	cmp	r7, r3
 800971a:	d2fb      	bcs.n	8009714 <__hexnan+0xcc>
 800971c:	683b      	ldr	r3, [r7, #0]
 800971e:	b91b      	cbnz	r3, 8009728 <__hexnan+0xe0>
 8009720:	4547      	cmp	r7, r8
 8009722:	d128      	bne.n	8009776 <__hexnan+0x12e>
 8009724:	2301      	movs	r3, #1
 8009726:	603b      	str	r3, [r7, #0]
 8009728:	2005      	movs	r0, #5
 800972a:	b007      	add	sp, #28
 800972c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009730:	3501      	adds	r5, #1
 8009732:	2d08      	cmp	r5, #8
 8009734:	f10b 0b01 	add.w	fp, fp, #1
 8009738:	dd06      	ble.n	8009748 <__hexnan+0x100>
 800973a:	4544      	cmp	r4, r8
 800973c:	d9c1      	bls.n	80096c2 <__hexnan+0x7a>
 800973e:	2300      	movs	r3, #0
 8009740:	f844 3c04 	str.w	r3, [r4, #-4]
 8009744:	2501      	movs	r5, #1
 8009746:	3c04      	subs	r4, #4
 8009748:	6822      	ldr	r2, [r4, #0]
 800974a:	f000 000f 	and.w	r0, r0, #15
 800974e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009752:	6020      	str	r0, [r4, #0]
 8009754:	e7b5      	b.n	80096c2 <__hexnan+0x7a>
 8009756:	2508      	movs	r5, #8
 8009758:	e7b3      	b.n	80096c2 <__hexnan+0x7a>
 800975a:	9b01      	ldr	r3, [sp, #4]
 800975c:	2b00      	cmp	r3, #0
 800975e:	d0dd      	beq.n	800971c <__hexnan+0xd4>
 8009760:	f1c3 0320 	rsb	r3, r3, #32
 8009764:	f04f 32ff 	mov.w	r2, #4294967295
 8009768:	40da      	lsrs	r2, r3
 800976a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800976e:	4013      	ands	r3, r2
 8009770:	f846 3c04 	str.w	r3, [r6, #-4]
 8009774:	e7d2      	b.n	800971c <__hexnan+0xd4>
 8009776:	3f04      	subs	r7, #4
 8009778:	e7d0      	b.n	800971c <__hexnan+0xd4>
 800977a:	2004      	movs	r0, #4
 800977c:	e7d5      	b.n	800972a <__hexnan+0xe2>

0800977e <__ascii_mbtowc>:
 800977e:	b082      	sub	sp, #8
 8009780:	b901      	cbnz	r1, 8009784 <__ascii_mbtowc+0x6>
 8009782:	a901      	add	r1, sp, #4
 8009784:	b142      	cbz	r2, 8009798 <__ascii_mbtowc+0x1a>
 8009786:	b14b      	cbz	r3, 800979c <__ascii_mbtowc+0x1e>
 8009788:	7813      	ldrb	r3, [r2, #0]
 800978a:	600b      	str	r3, [r1, #0]
 800978c:	7812      	ldrb	r2, [r2, #0]
 800978e:	1e10      	subs	r0, r2, #0
 8009790:	bf18      	it	ne
 8009792:	2001      	movne	r0, #1
 8009794:	b002      	add	sp, #8
 8009796:	4770      	bx	lr
 8009798:	4610      	mov	r0, r2
 800979a:	e7fb      	b.n	8009794 <__ascii_mbtowc+0x16>
 800979c:	f06f 0001 	mvn.w	r0, #1
 80097a0:	e7f8      	b.n	8009794 <__ascii_mbtowc+0x16>

080097a2 <_realloc_r>:
 80097a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80097a6:	4607      	mov	r7, r0
 80097a8:	4614      	mov	r4, r2
 80097aa:	460d      	mov	r5, r1
 80097ac:	b921      	cbnz	r1, 80097b8 <_realloc_r+0x16>
 80097ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80097b2:	4611      	mov	r1, r2
 80097b4:	f7fd be68 	b.w	8007488 <_malloc_r>
 80097b8:	b92a      	cbnz	r2, 80097c6 <_realloc_r+0x24>
 80097ba:	f7fd fdf1 	bl	80073a0 <_free_r>
 80097be:	4625      	mov	r5, r4
 80097c0:	4628      	mov	r0, r5
 80097c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80097c6:	f000 f840 	bl	800984a <_malloc_usable_size_r>
 80097ca:	4284      	cmp	r4, r0
 80097cc:	4606      	mov	r6, r0
 80097ce:	d802      	bhi.n	80097d6 <_realloc_r+0x34>
 80097d0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80097d4:	d8f4      	bhi.n	80097c0 <_realloc_r+0x1e>
 80097d6:	4621      	mov	r1, r4
 80097d8:	4638      	mov	r0, r7
 80097da:	f7fd fe55 	bl	8007488 <_malloc_r>
 80097de:	4680      	mov	r8, r0
 80097e0:	b908      	cbnz	r0, 80097e6 <_realloc_r+0x44>
 80097e2:	4645      	mov	r5, r8
 80097e4:	e7ec      	b.n	80097c0 <_realloc_r+0x1e>
 80097e6:	42b4      	cmp	r4, r6
 80097e8:	4622      	mov	r2, r4
 80097ea:	4629      	mov	r1, r5
 80097ec:	bf28      	it	cs
 80097ee:	4632      	movcs	r2, r6
 80097f0:	f7ff fc44 	bl	800907c <memcpy>
 80097f4:	4629      	mov	r1, r5
 80097f6:	4638      	mov	r0, r7
 80097f8:	f7fd fdd2 	bl	80073a0 <_free_r>
 80097fc:	e7f1      	b.n	80097e2 <_realloc_r+0x40>

080097fe <__ascii_wctomb>:
 80097fe:	4603      	mov	r3, r0
 8009800:	4608      	mov	r0, r1
 8009802:	b141      	cbz	r1, 8009816 <__ascii_wctomb+0x18>
 8009804:	2aff      	cmp	r2, #255	@ 0xff
 8009806:	d904      	bls.n	8009812 <__ascii_wctomb+0x14>
 8009808:	228a      	movs	r2, #138	@ 0x8a
 800980a:	601a      	str	r2, [r3, #0]
 800980c:	f04f 30ff 	mov.w	r0, #4294967295
 8009810:	4770      	bx	lr
 8009812:	700a      	strb	r2, [r1, #0]
 8009814:	2001      	movs	r0, #1
 8009816:	4770      	bx	lr

08009818 <fiprintf>:
 8009818:	b40e      	push	{r1, r2, r3}
 800981a:	b503      	push	{r0, r1, lr}
 800981c:	4601      	mov	r1, r0
 800981e:	ab03      	add	r3, sp, #12
 8009820:	4805      	ldr	r0, [pc, #20]	@ (8009838 <fiprintf+0x20>)
 8009822:	f853 2b04 	ldr.w	r2, [r3], #4
 8009826:	6800      	ldr	r0, [r0, #0]
 8009828:	9301      	str	r3, [sp, #4]
 800982a:	f000 f83f 	bl	80098ac <_vfiprintf_r>
 800982e:	b002      	add	sp, #8
 8009830:	f85d eb04 	ldr.w	lr, [sp], #4
 8009834:	b003      	add	sp, #12
 8009836:	4770      	bx	lr
 8009838:	20000018 	.word	0x20000018

0800983c <abort>:
 800983c:	b508      	push	{r3, lr}
 800983e:	2006      	movs	r0, #6
 8009840:	f000 fa08 	bl	8009c54 <raise>
 8009844:	2001      	movs	r0, #1
 8009846:	f7f8 f990 	bl	8001b6a <_exit>

0800984a <_malloc_usable_size_r>:
 800984a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800984e:	1f18      	subs	r0, r3, #4
 8009850:	2b00      	cmp	r3, #0
 8009852:	bfbc      	itt	lt
 8009854:	580b      	ldrlt	r3, [r1, r0]
 8009856:	18c0      	addlt	r0, r0, r3
 8009858:	4770      	bx	lr

0800985a <__sfputc_r>:
 800985a:	6893      	ldr	r3, [r2, #8]
 800985c:	3b01      	subs	r3, #1
 800985e:	2b00      	cmp	r3, #0
 8009860:	b410      	push	{r4}
 8009862:	6093      	str	r3, [r2, #8]
 8009864:	da08      	bge.n	8009878 <__sfputc_r+0x1e>
 8009866:	6994      	ldr	r4, [r2, #24]
 8009868:	42a3      	cmp	r3, r4
 800986a:	db01      	blt.n	8009870 <__sfputc_r+0x16>
 800986c:	290a      	cmp	r1, #10
 800986e:	d103      	bne.n	8009878 <__sfputc_r+0x1e>
 8009870:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009874:	f000 b932 	b.w	8009adc <__swbuf_r>
 8009878:	6813      	ldr	r3, [r2, #0]
 800987a:	1c58      	adds	r0, r3, #1
 800987c:	6010      	str	r0, [r2, #0]
 800987e:	7019      	strb	r1, [r3, #0]
 8009880:	4608      	mov	r0, r1
 8009882:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009886:	4770      	bx	lr

08009888 <__sfputs_r>:
 8009888:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800988a:	4606      	mov	r6, r0
 800988c:	460f      	mov	r7, r1
 800988e:	4614      	mov	r4, r2
 8009890:	18d5      	adds	r5, r2, r3
 8009892:	42ac      	cmp	r4, r5
 8009894:	d101      	bne.n	800989a <__sfputs_r+0x12>
 8009896:	2000      	movs	r0, #0
 8009898:	e007      	b.n	80098aa <__sfputs_r+0x22>
 800989a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800989e:	463a      	mov	r2, r7
 80098a0:	4630      	mov	r0, r6
 80098a2:	f7ff ffda 	bl	800985a <__sfputc_r>
 80098a6:	1c43      	adds	r3, r0, #1
 80098a8:	d1f3      	bne.n	8009892 <__sfputs_r+0xa>
 80098aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080098ac <_vfiprintf_r>:
 80098ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098b0:	460d      	mov	r5, r1
 80098b2:	b09d      	sub	sp, #116	@ 0x74
 80098b4:	4614      	mov	r4, r2
 80098b6:	4698      	mov	r8, r3
 80098b8:	4606      	mov	r6, r0
 80098ba:	b118      	cbz	r0, 80098c4 <_vfiprintf_r+0x18>
 80098bc:	6a03      	ldr	r3, [r0, #32]
 80098be:	b90b      	cbnz	r3, 80098c4 <_vfiprintf_r+0x18>
 80098c0:	f7fc fdbe 	bl	8006440 <__sinit>
 80098c4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80098c6:	07d9      	lsls	r1, r3, #31
 80098c8:	d405      	bmi.n	80098d6 <_vfiprintf_r+0x2a>
 80098ca:	89ab      	ldrh	r3, [r5, #12]
 80098cc:	059a      	lsls	r2, r3, #22
 80098ce:	d402      	bmi.n	80098d6 <_vfiprintf_r+0x2a>
 80098d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80098d2:	f7fc ff04 	bl	80066de <__retarget_lock_acquire_recursive>
 80098d6:	89ab      	ldrh	r3, [r5, #12]
 80098d8:	071b      	lsls	r3, r3, #28
 80098da:	d501      	bpl.n	80098e0 <_vfiprintf_r+0x34>
 80098dc:	692b      	ldr	r3, [r5, #16]
 80098de:	b99b      	cbnz	r3, 8009908 <_vfiprintf_r+0x5c>
 80098e0:	4629      	mov	r1, r5
 80098e2:	4630      	mov	r0, r6
 80098e4:	f000 f938 	bl	8009b58 <__swsetup_r>
 80098e8:	b170      	cbz	r0, 8009908 <_vfiprintf_r+0x5c>
 80098ea:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80098ec:	07dc      	lsls	r4, r3, #31
 80098ee:	d504      	bpl.n	80098fa <_vfiprintf_r+0x4e>
 80098f0:	f04f 30ff 	mov.w	r0, #4294967295
 80098f4:	b01d      	add	sp, #116	@ 0x74
 80098f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098fa:	89ab      	ldrh	r3, [r5, #12]
 80098fc:	0598      	lsls	r0, r3, #22
 80098fe:	d4f7      	bmi.n	80098f0 <_vfiprintf_r+0x44>
 8009900:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009902:	f7fc feed 	bl	80066e0 <__retarget_lock_release_recursive>
 8009906:	e7f3      	b.n	80098f0 <_vfiprintf_r+0x44>
 8009908:	2300      	movs	r3, #0
 800990a:	9309      	str	r3, [sp, #36]	@ 0x24
 800990c:	2320      	movs	r3, #32
 800990e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009912:	f8cd 800c 	str.w	r8, [sp, #12]
 8009916:	2330      	movs	r3, #48	@ 0x30
 8009918:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009ac8 <_vfiprintf_r+0x21c>
 800991c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009920:	f04f 0901 	mov.w	r9, #1
 8009924:	4623      	mov	r3, r4
 8009926:	469a      	mov	sl, r3
 8009928:	f813 2b01 	ldrb.w	r2, [r3], #1
 800992c:	b10a      	cbz	r2, 8009932 <_vfiprintf_r+0x86>
 800992e:	2a25      	cmp	r2, #37	@ 0x25
 8009930:	d1f9      	bne.n	8009926 <_vfiprintf_r+0x7a>
 8009932:	ebba 0b04 	subs.w	fp, sl, r4
 8009936:	d00b      	beq.n	8009950 <_vfiprintf_r+0xa4>
 8009938:	465b      	mov	r3, fp
 800993a:	4622      	mov	r2, r4
 800993c:	4629      	mov	r1, r5
 800993e:	4630      	mov	r0, r6
 8009940:	f7ff ffa2 	bl	8009888 <__sfputs_r>
 8009944:	3001      	adds	r0, #1
 8009946:	f000 80a7 	beq.w	8009a98 <_vfiprintf_r+0x1ec>
 800994a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800994c:	445a      	add	r2, fp
 800994e:	9209      	str	r2, [sp, #36]	@ 0x24
 8009950:	f89a 3000 	ldrb.w	r3, [sl]
 8009954:	2b00      	cmp	r3, #0
 8009956:	f000 809f 	beq.w	8009a98 <_vfiprintf_r+0x1ec>
 800995a:	2300      	movs	r3, #0
 800995c:	f04f 32ff 	mov.w	r2, #4294967295
 8009960:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009964:	f10a 0a01 	add.w	sl, sl, #1
 8009968:	9304      	str	r3, [sp, #16]
 800996a:	9307      	str	r3, [sp, #28]
 800996c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009970:	931a      	str	r3, [sp, #104]	@ 0x68
 8009972:	4654      	mov	r4, sl
 8009974:	2205      	movs	r2, #5
 8009976:	f814 1b01 	ldrb.w	r1, [r4], #1
 800997a:	4853      	ldr	r0, [pc, #332]	@ (8009ac8 <_vfiprintf_r+0x21c>)
 800997c:	f7f6 fc90 	bl	80002a0 <memchr>
 8009980:	9a04      	ldr	r2, [sp, #16]
 8009982:	b9d8      	cbnz	r0, 80099bc <_vfiprintf_r+0x110>
 8009984:	06d1      	lsls	r1, r2, #27
 8009986:	bf44      	itt	mi
 8009988:	2320      	movmi	r3, #32
 800998a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800998e:	0713      	lsls	r3, r2, #28
 8009990:	bf44      	itt	mi
 8009992:	232b      	movmi	r3, #43	@ 0x2b
 8009994:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009998:	f89a 3000 	ldrb.w	r3, [sl]
 800999c:	2b2a      	cmp	r3, #42	@ 0x2a
 800999e:	d015      	beq.n	80099cc <_vfiprintf_r+0x120>
 80099a0:	9a07      	ldr	r2, [sp, #28]
 80099a2:	4654      	mov	r4, sl
 80099a4:	2000      	movs	r0, #0
 80099a6:	f04f 0c0a 	mov.w	ip, #10
 80099aa:	4621      	mov	r1, r4
 80099ac:	f811 3b01 	ldrb.w	r3, [r1], #1
 80099b0:	3b30      	subs	r3, #48	@ 0x30
 80099b2:	2b09      	cmp	r3, #9
 80099b4:	d94b      	bls.n	8009a4e <_vfiprintf_r+0x1a2>
 80099b6:	b1b0      	cbz	r0, 80099e6 <_vfiprintf_r+0x13a>
 80099b8:	9207      	str	r2, [sp, #28]
 80099ba:	e014      	b.n	80099e6 <_vfiprintf_r+0x13a>
 80099bc:	eba0 0308 	sub.w	r3, r0, r8
 80099c0:	fa09 f303 	lsl.w	r3, r9, r3
 80099c4:	4313      	orrs	r3, r2
 80099c6:	9304      	str	r3, [sp, #16]
 80099c8:	46a2      	mov	sl, r4
 80099ca:	e7d2      	b.n	8009972 <_vfiprintf_r+0xc6>
 80099cc:	9b03      	ldr	r3, [sp, #12]
 80099ce:	1d19      	adds	r1, r3, #4
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	9103      	str	r1, [sp, #12]
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	bfbb      	ittet	lt
 80099d8:	425b      	neglt	r3, r3
 80099da:	f042 0202 	orrlt.w	r2, r2, #2
 80099de:	9307      	strge	r3, [sp, #28]
 80099e0:	9307      	strlt	r3, [sp, #28]
 80099e2:	bfb8      	it	lt
 80099e4:	9204      	strlt	r2, [sp, #16]
 80099e6:	7823      	ldrb	r3, [r4, #0]
 80099e8:	2b2e      	cmp	r3, #46	@ 0x2e
 80099ea:	d10a      	bne.n	8009a02 <_vfiprintf_r+0x156>
 80099ec:	7863      	ldrb	r3, [r4, #1]
 80099ee:	2b2a      	cmp	r3, #42	@ 0x2a
 80099f0:	d132      	bne.n	8009a58 <_vfiprintf_r+0x1ac>
 80099f2:	9b03      	ldr	r3, [sp, #12]
 80099f4:	1d1a      	adds	r2, r3, #4
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	9203      	str	r2, [sp, #12]
 80099fa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80099fe:	3402      	adds	r4, #2
 8009a00:	9305      	str	r3, [sp, #20]
 8009a02:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009ad8 <_vfiprintf_r+0x22c>
 8009a06:	7821      	ldrb	r1, [r4, #0]
 8009a08:	2203      	movs	r2, #3
 8009a0a:	4650      	mov	r0, sl
 8009a0c:	f7f6 fc48 	bl	80002a0 <memchr>
 8009a10:	b138      	cbz	r0, 8009a22 <_vfiprintf_r+0x176>
 8009a12:	9b04      	ldr	r3, [sp, #16]
 8009a14:	eba0 000a 	sub.w	r0, r0, sl
 8009a18:	2240      	movs	r2, #64	@ 0x40
 8009a1a:	4082      	lsls	r2, r0
 8009a1c:	4313      	orrs	r3, r2
 8009a1e:	3401      	adds	r4, #1
 8009a20:	9304      	str	r3, [sp, #16]
 8009a22:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a26:	4829      	ldr	r0, [pc, #164]	@ (8009acc <_vfiprintf_r+0x220>)
 8009a28:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009a2c:	2206      	movs	r2, #6
 8009a2e:	f7f6 fc37 	bl	80002a0 <memchr>
 8009a32:	2800      	cmp	r0, #0
 8009a34:	d03f      	beq.n	8009ab6 <_vfiprintf_r+0x20a>
 8009a36:	4b26      	ldr	r3, [pc, #152]	@ (8009ad0 <_vfiprintf_r+0x224>)
 8009a38:	bb1b      	cbnz	r3, 8009a82 <_vfiprintf_r+0x1d6>
 8009a3a:	9b03      	ldr	r3, [sp, #12]
 8009a3c:	3307      	adds	r3, #7
 8009a3e:	f023 0307 	bic.w	r3, r3, #7
 8009a42:	3308      	adds	r3, #8
 8009a44:	9303      	str	r3, [sp, #12]
 8009a46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a48:	443b      	add	r3, r7
 8009a4a:	9309      	str	r3, [sp, #36]	@ 0x24
 8009a4c:	e76a      	b.n	8009924 <_vfiprintf_r+0x78>
 8009a4e:	fb0c 3202 	mla	r2, ip, r2, r3
 8009a52:	460c      	mov	r4, r1
 8009a54:	2001      	movs	r0, #1
 8009a56:	e7a8      	b.n	80099aa <_vfiprintf_r+0xfe>
 8009a58:	2300      	movs	r3, #0
 8009a5a:	3401      	adds	r4, #1
 8009a5c:	9305      	str	r3, [sp, #20]
 8009a5e:	4619      	mov	r1, r3
 8009a60:	f04f 0c0a 	mov.w	ip, #10
 8009a64:	4620      	mov	r0, r4
 8009a66:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009a6a:	3a30      	subs	r2, #48	@ 0x30
 8009a6c:	2a09      	cmp	r2, #9
 8009a6e:	d903      	bls.n	8009a78 <_vfiprintf_r+0x1cc>
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	d0c6      	beq.n	8009a02 <_vfiprintf_r+0x156>
 8009a74:	9105      	str	r1, [sp, #20]
 8009a76:	e7c4      	b.n	8009a02 <_vfiprintf_r+0x156>
 8009a78:	fb0c 2101 	mla	r1, ip, r1, r2
 8009a7c:	4604      	mov	r4, r0
 8009a7e:	2301      	movs	r3, #1
 8009a80:	e7f0      	b.n	8009a64 <_vfiprintf_r+0x1b8>
 8009a82:	ab03      	add	r3, sp, #12
 8009a84:	9300      	str	r3, [sp, #0]
 8009a86:	462a      	mov	r2, r5
 8009a88:	4b12      	ldr	r3, [pc, #72]	@ (8009ad4 <_vfiprintf_r+0x228>)
 8009a8a:	a904      	add	r1, sp, #16
 8009a8c:	4630      	mov	r0, r6
 8009a8e:	f7fb fe87 	bl	80057a0 <_printf_float>
 8009a92:	4607      	mov	r7, r0
 8009a94:	1c78      	adds	r0, r7, #1
 8009a96:	d1d6      	bne.n	8009a46 <_vfiprintf_r+0x19a>
 8009a98:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009a9a:	07d9      	lsls	r1, r3, #31
 8009a9c:	d405      	bmi.n	8009aaa <_vfiprintf_r+0x1fe>
 8009a9e:	89ab      	ldrh	r3, [r5, #12]
 8009aa0:	059a      	lsls	r2, r3, #22
 8009aa2:	d402      	bmi.n	8009aaa <_vfiprintf_r+0x1fe>
 8009aa4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009aa6:	f7fc fe1b 	bl	80066e0 <__retarget_lock_release_recursive>
 8009aaa:	89ab      	ldrh	r3, [r5, #12]
 8009aac:	065b      	lsls	r3, r3, #25
 8009aae:	f53f af1f 	bmi.w	80098f0 <_vfiprintf_r+0x44>
 8009ab2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009ab4:	e71e      	b.n	80098f4 <_vfiprintf_r+0x48>
 8009ab6:	ab03      	add	r3, sp, #12
 8009ab8:	9300      	str	r3, [sp, #0]
 8009aba:	462a      	mov	r2, r5
 8009abc:	4b05      	ldr	r3, [pc, #20]	@ (8009ad4 <_vfiprintf_r+0x228>)
 8009abe:	a904      	add	r1, sp, #16
 8009ac0:	4630      	mov	r0, r6
 8009ac2:	f7fc f905 	bl	8005cd0 <_printf_i>
 8009ac6:	e7e4      	b.n	8009a92 <_vfiprintf_r+0x1e6>
 8009ac8:	0801dbf1 	.word	0x0801dbf1
 8009acc:	0801dbfb 	.word	0x0801dbfb
 8009ad0:	080057a1 	.word	0x080057a1
 8009ad4:	08009889 	.word	0x08009889
 8009ad8:	0801dbf7 	.word	0x0801dbf7

08009adc <__swbuf_r>:
 8009adc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ade:	460e      	mov	r6, r1
 8009ae0:	4614      	mov	r4, r2
 8009ae2:	4605      	mov	r5, r0
 8009ae4:	b118      	cbz	r0, 8009aee <__swbuf_r+0x12>
 8009ae6:	6a03      	ldr	r3, [r0, #32]
 8009ae8:	b90b      	cbnz	r3, 8009aee <__swbuf_r+0x12>
 8009aea:	f7fc fca9 	bl	8006440 <__sinit>
 8009aee:	69a3      	ldr	r3, [r4, #24]
 8009af0:	60a3      	str	r3, [r4, #8]
 8009af2:	89a3      	ldrh	r3, [r4, #12]
 8009af4:	071a      	lsls	r2, r3, #28
 8009af6:	d501      	bpl.n	8009afc <__swbuf_r+0x20>
 8009af8:	6923      	ldr	r3, [r4, #16]
 8009afa:	b943      	cbnz	r3, 8009b0e <__swbuf_r+0x32>
 8009afc:	4621      	mov	r1, r4
 8009afe:	4628      	mov	r0, r5
 8009b00:	f000 f82a 	bl	8009b58 <__swsetup_r>
 8009b04:	b118      	cbz	r0, 8009b0e <__swbuf_r+0x32>
 8009b06:	f04f 37ff 	mov.w	r7, #4294967295
 8009b0a:	4638      	mov	r0, r7
 8009b0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009b0e:	6823      	ldr	r3, [r4, #0]
 8009b10:	6922      	ldr	r2, [r4, #16]
 8009b12:	1a98      	subs	r0, r3, r2
 8009b14:	6963      	ldr	r3, [r4, #20]
 8009b16:	b2f6      	uxtb	r6, r6
 8009b18:	4283      	cmp	r3, r0
 8009b1a:	4637      	mov	r7, r6
 8009b1c:	dc05      	bgt.n	8009b2a <__swbuf_r+0x4e>
 8009b1e:	4621      	mov	r1, r4
 8009b20:	4628      	mov	r0, r5
 8009b22:	f7ff fa47 	bl	8008fb4 <_fflush_r>
 8009b26:	2800      	cmp	r0, #0
 8009b28:	d1ed      	bne.n	8009b06 <__swbuf_r+0x2a>
 8009b2a:	68a3      	ldr	r3, [r4, #8]
 8009b2c:	3b01      	subs	r3, #1
 8009b2e:	60a3      	str	r3, [r4, #8]
 8009b30:	6823      	ldr	r3, [r4, #0]
 8009b32:	1c5a      	adds	r2, r3, #1
 8009b34:	6022      	str	r2, [r4, #0]
 8009b36:	701e      	strb	r6, [r3, #0]
 8009b38:	6962      	ldr	r2, [r4, #20]
 8009b3a:	1c43      	adds	r3, r0, #1
 8009b3c:	429a      	cmp	r2, r3
 8009b3e:	d004      	beq.n	8009b4a <__swbuf_r+0x6e>
 8009b40:	89a3      	ldrh	r3, [r4, #12]
 8009b42:	07db      	lsls	r3, r3, #31
 8009b44:	d5e1      	bpl.n	8009b0a <__swbuf_r+0x2e>
 8009b46:	2e0a      	cmp	r6, #10
 8009b48:	d1df      	bne.n	8009b0a <__swbuf_r+0x2e>
 8009b4a:	4621      	mov	r1, r4
 8009b4c:	4628      	mov	r0, r5
 8009b4e:	f7ff fa31 	bl	8008fb4 <_fflush_r>
 8009b52:	2800      	cmp	r0, #0
 8009b54:	d0d9      	beq.n	8009b0a <__swbuf_r+0x2e>
 8009b56:	e7d6      	b.n	8009b06 <__swbuf_r+0x2a>

08009b58 <__swsetup_r>:
 8009b58:	b538      	push	{r3, r4, r5, lr}
 8009b5a:	4b29      	ldr	r3, [pc, #164]	@ (8009c00 <__swsetup_r+0xa8>)
 8009b5c:	4605      	mov	r5, r0
 8009b5e:	6818      	ldr	r0, [r3, #0]
 8009b60:	460c      	mov	r4, r1
 8009b62:	b118      	cbz	r0, 8009b6c <__swsetup_r+0x14>
 8009b64:	6a03      	ldr	r3, [r0, #32]
 8009b66:	b90b      	cbnz	r3, 8009b6c <__swsetup_r+0x14>
 8009b68:	f7fc fc6a 	bl	8006440 <__sinit>
 8009b6c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009b70:	0719      	lsls	r1, r3, #28
 8009b72:	d422      	bmi.n	8009bba <__swsetup_r+0x62>
 8009b74:	06da      	lsls	r2, r3, #27
 8009b76:	d407      	bmi.n	8009b88 <__swsetup_r+0x30>
 8009b78:	2209      	movs	r2, #9
 8009b7a:	602a      	str	r2, [r5, #0]
 8009b7c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009b80:	81a3      	strh	r3, [r4, #12]
 8009b82:	f04f 30ff 	mov.w	r0, #4294967295
 8009b86:	e033      	b.n	8009bf0 <__swsetup_r+0x98>
 8009b88:	0758      	lsls	r0, r3, #29
 8009b8a:	d512      	bpl.n	8009bb2 <__swsetup_r+0x5a>
 8009b8c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009b8e:	b141      	cbz	r1, 8009ba2 <__swsetup_r+0x4a>
 8009b90:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009b94:	4299      	cmp	r1, r3
 8009b96:	d002      	beq.n	8009b9e <__swsetup_r+0x46>
 8009b98:	4628      	mov	r0, r5
 8009b9a:	f7fd fc01 	bl	80073a0 <_free_r>
 8009b9e:	2300      	movs	r3, #0
 8009ba0:	6363      	str	r3, [r4, #52]	@ 0x34
 8009ba2:	89a3      	ldrh	r3, [r4, #12]
 8009ba4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009ba8:	81a3      	strh	r3, [r4, #12]
 8009baa:	2300      	movs	r3, #0
 8009bac:	6063      	str	r3, [r4, #4]
 8009bae:	6923      	ldr	r3, [r4, #16]
 8009bb0:	6023      	str	r3, [r4, #0]
 8009bb2:	89a3      	ldrh	r3, [r4, #12]
 8009bb4:	f043 0308 	orr.w	r3, r3, #8
 8009bb8:	81a3      	strh	r3, [r4, #12]
 8009bba:	6923      	ldr	r3, [r4, #16]
 8009bbc:	b94b      	cbnz	r3, 8009bd2 <__swsetup_r+0x7a>
 8009bbe:	89a3      	ldrh	r3, [r4, #12]
 8009bc0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009bc4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009bc8:	d003      	beq.n	8009bd2 <__swsetup_r+0x7a>
 8009bca:	4621      	mov	r1, r4
 8009bcc:	4628      	mov	r0, r5
 8009bce:	f000 f883 	bl	8009cd8 <__smakebuf_r>
 8009bd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009bd6:	f013 0201 	ands.w	r2, r3, #1
 8009bda:	d00a      	beq.n	8009bf2 <__swsetup_r+0x9a>
 8009bdc:	2200      	movs	r2, #0
 8009bde:	60a2      	str	r2, [r4, #8]
 8009be0:	6962      	ldr	r2, [r4, #20]
 8009be2:	4252      	negs	r2, r2
 8009be4:	61a2      	str	r2, [r4, #24]
 8009be6:	6922      	ldr	r2, [r4, #16]
 8009be8:	b942      	cbnz	r2, 8009bfc <__swsetup_r+0xa4>
 8009bea:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009bee:	d1c5      	bne.n	8009b7c <__swsetup_r+0x24>
 8009bf0:	bd38      	pop	{r3, r4, r5, pc}
 8009bf2:	0799      	lsls	r1, r3, #30
 8009bf4:	bf58      	it	pl
 8009bf6:	6962      	ldrpl	r2, [r4, #20]
 8009bf8:	60a2      	str	r2, [r4, #8]
 8009bfa:	e7f4      	b.n	8009be6 <__swsetup_r+0x8e>
 8009bfc:	2000      	movs	r0, #0
 8009bfe:	e7f7      	b.n	8009bf0 <__swsetup_r+0x98>
 8009c00:	20000018 	.word	0x20000018

08009c04 <_raise_r>:
 8009c04:	291f      	cmp	r1, #31
 8009c06:	b538      	push	{r3, r4, r5, lr}
 8009c08:	4605      	mov	r5, r0
 8009c0a:	460c      	mov	r4, r1
 8009c0c:	d904      	bls.n	8009c18 <_raise_r+0x14>
 8009c0e:	2316      	movs	r3, #22
 8009c10:	6003      	str	r3, [r0, #0]
 8009c12:	f04f 30ff 	mov.w	r0, #4294967295
 8009c16:	bd38      	pop	{r3, r4, r5, pc}
 8009c18:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009c1a:	b112      	cbz	r2, 8009c22 <_raise_r+0x1e>
 8009c1c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009c20:	b94b      	cbnz	r3, 8009c36 <_raise_r+0x32>
 8009c22:	4628      	mov	r0, r5
 8009c24:	f000 f830 	bl	8009c88 <_getpid_r>
 8009c28:	4622      	mov	r2, r4
 8009c2a:	4601      	mov	r1, r0
 8009c2c:	4628      	mov	r0, r5
 8009c2e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009c32:	f000 b817 	b.w	8009c64 <_kill_r>
 8009c36:	2b01      	cmp	r3, #1
 8009c38:	d00a      	beq.n	8009c50 <_raise_r+0x4c>
 8009c3a:	1c59      	adds	r1, r3, #1
 8009c3c:	d103      	bne.n	8009c46 <_raise_r+0x42>
 8009c3e:	2316      	movs	r3, #22
 8009c40:	6003      	str	r3, [r0, #0]
 8009c42:	2001      	movs	r0, #1
 8009c44:	e7e7      	b.n	8009c16 <_raise_r+0x12>
 8009c46:	2100      	movs	r1, #0
 8009c48:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009c4c:	4620      	mov	r0, r4
 8009c4e:	4798      	blx	r3
 8009c50:	2000      	movs	r0, #0
 8009c52:	e7e0      	b.n	8009c16 <_raise_r+0x12>

08009c54 <raise>:
 8009c54:	4b02      	ldr	r3, [pc, #8]	@ (8009c60 <raise+0xc>)
 8009c56:	4601      	mov	r1, r0
 8009c58:	6818      	ldr	r0, [r3, #0]
 8009c5a:	f7ff bfd3 	b.w	8009c04 <_raise_r>
 8009c5e:	bf00      	nop
 8009c60:	20000018 	.word	0x20000018

08009c64 <_kill_r>:
 8009c64:	b538      	push	{r3, r4, r5, lr}
 8009c66:	4d07      	ldr	r5, [pc, #28]	@ (8009c84 <_kill_r+0x20>)
 8009c68:	2300      	movs	r3, #0
 8009c6a:	4604      	mov	r4, r0
 8009c6c:	4608      	mov	r0, r1
 8009c6e:	4611      	mov	r1, r2
 8009c70:	602b      	str	r3, [r5, #0]
 8009c72:	f7f7 ff6a 	bl	8001b4a <_kill>
 8009c76:	1c43      	adds	r3, r0, #1
 8009c78:	d102      	bne.n	8009c80 <_kill_r+0x1c>
 8009c7a:	682b      	ldr	r3, [r5, #0]
 8009c7c:	b103      	cbz	r3, 8009c80 <_kill_r+0x1c>
 8009c7e:	6023      	str	r3, [r4, #0]
 8009c80:	bd38      	pop	{r3, r4, r5, pc}
 8009c82:	bf00      	nop
 8009c84:	200020d4 	.word	0x200020d4

08009c88 <_getpid_r>:
 8009c88:	f7f7 bf57 	b.w	8001b3a <_getpid>

08009c8c <__swhatbuf_r>:
 8009c8c:	b570      	push	{r4, r5, r6, lr}
 8009c8e:	460c      	mov	r4, r1
 8009c90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c94:	2900      	cmp	r1, #0
 8009c96:	b096      	sub	sp, #88	@ 0x58
 8009c98:	4615      	mov	r5, r2
 8009c9a:	461e      	mov	r6, r3
 8009c9c:	da0d      	bge.n	8009cba <__swhatbuf_r+0x2e>
 8009c9e:	89a3      	ldrh	r3, [r4, #12]
 8009ca0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009ca4:	f04f 0100 	mov.w	r1, #0
 8009ca8:	bf14      	ite	ne
 8009caa:	2340      	movne	r3, #64	@ 0x40
 8009cac:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009cb0:	2000      	movs	r0, #0
 8009cb2:	6031      	str	r1, [r6, #0]
 8009cb4:	602b      	str	r3, [r5, #0]
 8009cb6:	b016      	add	sp, #88	@ 0x58
 8009cb8:	bd70      	pop	{r4, r5, r6, pc}
 8009cba:	466a      	mov	r2, sp
 8009cbc:	f000 f848 	bl	8009d50 <_fstat_r>
 8009cc0:	2800      	cmp	r0, #0
 8009cc2:	dbec      	blt.n	8009c9e <__swhatbuf_r+0x12>
 8009cc4:	9901      	ldr	r1, [sp, #4]
 8009cc6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009cca:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009cce:	4259      	negs	r1, r3
 8009cd0:	4159      	adcs	r1, r3
 8009cd2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009cd6:	e7eb      	b.n	8009cb0 <__swhatbuf_r+0x24>

08009cd8 <__smakebuf_r>:
 8009cd8:	898b      	ldrh	r3, [r1, #12]
 8009cda:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009cdc:	079d      	lsls	r5, r3, #30
 8009cde:	4606      	mov	r6, r0
 8009ce0:	460c      	mov	r4, r1
 8009ce2:	d507      	bpl.n	8009cf4 <__smakebuf_r+0x1c>
 8009ce4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009ce8:	6023      	str	r3, [r4, #0]
 8009cea:	6123      	str	r3, [r4, #16]
 8009cec:	2301      	movs	r3, #1
 8009cee:	6163      	str	r3, [r4, #20]
 8009cf0:	b003      	add	sp, #12
 8009cf2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009cf4:	ab01      	add	r3, sp, #4
 8009cf6:	466a      	mov	r2, sp
 8009cf8:	f7ff ffc8 	bl	8009c8c <__swhatbuf_r>
 8009cfc:	9f00      	ldr	r7, [sp, #0]
 8009cfe:	4605      	mov	r5, r0
 8009d00:	4639      	mov	r1, r7
 8009d02:	4630      	mov	r0, r6
 8009d04:	f7fd fbc0 	bl	8007488 <_malloc_r>
 8009d08:	b948      	cbnz	r0, 8009d1e <__smakebuf_r+0x46>
 8009d0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d0e:	059a      	lsls	r2, r3, #22
 8009d10:	d4ee      	bmi.n	8009cf0 <__smakebuf_r+0x18>
 8009d12:	f023 0303 	bic.w	r3, r3, #3
 8009d16:	f043 0302 	orr.w	r3, r3, #2
 8009d1a:	81a3      	strh	r3, [r4, #12]
 8009d1c:	e7e2      	b.n	8009ce4 <__smakebuf_r+0xc>
 8009d1e:	89a3      	ldrh	r3, [r4, #12]
 8009d20:	6020      	str	r0, [r4, #0]
 8009d22:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009d26:	81a3      	strh	r3, [r4, #12]
 8009d28:	9b01      	ldr	r3, [sp, #4]
 8009d2a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009d2e:	b15b      	cbz	r3, 8009d48 <__smakebuf_r+0x70>
 8009d30:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009d34:	4630      	mov	r0, r6
 8009d36:	f000 f81d 	bl	8009d74 <_isatty_r>
 8009d3a:	b128      	cbz	r0, 8009d48 <__smakebuf_r+0x70>
 8009d3c:	89a3      	ldrh	r3, [r4, #12]
 8009d3e:	f023 0303 	bic.w	r3, r3, #3
 8009d42:	f043 0301 	orr.w	r3, r3, #1
 8009d46:	81a3      	strh	r3, [r4, #12]
 8009d48:	89a3      	ldrh	r3, [r4, #12]
 8009d4a:	431d      	orrs	r5, r3
 8009d4c:	81a5      	strh	r5, [r4, #12]
 8009d4e:	e7cf      	b.n	8009cf0 <__smakebuf_r+0x18>

08009d50 <_fstat_r>:
 8009d50:	b538      	push	{r3, r4, r5, lr}
 8009d52:	4d07      	ldr	r5, [pc, #28]	@ (8009d70 <_fstat_r+0x20>)
 8009d54:	2300      	movs	r3, #0
 8009d56:	4604      	mov	r4, r0
 8009d58:	4608      	mov	r0, r1
 8009d5a:	4611      	mov	r1, r2
 8009d5c:	602b      	str	r3, [r5, #0]
 8009d5e:	f7f7 ff54 	bl	8001c0a <_fstat>
 8009d62:	1c43      	adds	r3, r0, #1
 8009d64:	d102      	bne.n	8009d6c <_fstat_r+0x1c>
 8009d66:	682b      	ldr	r3, [r5, #0]
 8009d68:	b103      	cbz	r3, 8009d6c <_fstat_r+0x1c>
 8009d6a:	6023      	str	r3, [r4, #0]
 8009d6c:	bd38      	pop	{r3, r4, r5, pc}
 8009d6e:	bf00      	nop
 8009d70:	200020d4 	.word	0x200020d4

08009d74 <_isatty_r>:
 8009d74:	b538      	push	{r3, r4, r5, lr}
 8009d76:	4d06      	ldr	r5, [pc, #24]	@ (8009d90 <_isatty_r+0x1c>)
 8009d78:	2300      	movs	r3, #0
 8009d7a:	4604      	mov	r4, r0
 8009d7c:	4608      	mov	r0, r1
 8009d7e:	602b      	str	r3, [r5, #0]
 8009d80:	f7f7 ff53 	bl	8001c2a <_isatty>
 8009d84:	1c43      	adds	r3, r0, #1
 8009d86:	d102      	bne.n	8009d8e <_isatty_r+0x1a>
 8009d88:	682b      	ldr	r3, [r5, #0]
 8009d8a:	b103      	cbz	r3, 8009d8e <_isatty_r+0x1a>
 8009d8c:	6023      	str	r3, [r4, #0]
 8009d8e:	bd38      	pop	{r3, r4, r5, pc}
 8009d90:	200020d4 	.word	0x200020d4

08009d94 <sqrtf>:
 8009d94:	b508      	push	{r3, lr}
 8009d96:	ed2d 8b02 	vpush	{d8}
 8009d9a:	eeb0 8a40 	vmov.f32	s16, s0
 8009d9e:	f000 f817 	bl	8009dd0 <__ieee754_sqrtf>
 8009da2:	eeb4 8a48 	vcmp.f32	s16, s16
 8009da6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009daa:	d60c      	bvs.n	8009dc6 <sqrtf+0x32>
 8009dac:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8009dcc <sqrtf+0x38>
 8009db0:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8009db4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009db8:	d505      	bpl.n	8009dc6 <sqrtf+0x32>
 8009dba:	f7fc fc65 	bl	8006688 <__errno>
 8009dbe:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8009dc2:	2321      	movs	r3, #33	@ 0x21
 8009dc4:	6003      	str	r3, [r0, #0]
 8009dc6:	ecbd 8b02 	vpop	{d8}
 8009dca:	bd08      	pop	{r3, pc}
 8009dcc:	00000000 	.word	0x00000000

08009dd0 <__ieee754_sqrtf>:
 8009dd0:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8009dd4:	4770      	bx	lr
	...

08009dd8 <_init>:
 8009dd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009dda:	bf00      	nop
 8009ddc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009dde:	bc08      	pop	{r3}
 8009de0:	469e      	mov	lr, r3
 8009de2:	4770      	bx	lr

08009de4 <_fini>:
 8009de4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009de6:	bf00      	nop
 8009de8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009dea:	bc08      	pop	{r3}
 8009dec:	469e      	mov	lr, r3
 8009dee:	4770      	bx	lr
