Release 14.7 par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

CTA::  Thu Mar 29 22:01:18 2018

par -w -intstyle ise -ol high -mt off dragonv5_main_map.ncd dragonv5_main.ncd
dragonv5_main.pcf 


Constraints file: dragonv5_main.pcf.
Loading device for application Rf_Device from file '6slx100.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.
   "dragonv5_main" is an NCD, version 3.2, device xc6slx100, package fgg676, speed -3
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:56 - Part 'xc6slx100' is not a WebPack part.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                12,062 out of 126,576    9%
    Number used as Flip Flops:              12,018
    Number used as Latches:                     42
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                2
  Number of Slice LUTs:                     10,747 out of  63,288   16%
    Number used as logic:                    9,728 out of  63,288   15%
      Number using O6 output only:           6,265
      Number using O5 output only:             891
      Number using O5 and O6:                2,572
      Number used as ROM:                        0
    Number used as Memory:                     262 out of  15,616    1%
      Number used as Dual Port RAM:             64
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                 64
      Number used as Single Port RAM:            4
        Number using O6 output only:             0
        Number using O5 output only:             0
        Number using O5 and O6:                  4
      Number used as Shift Register:           194
        Number using O6 output only:            35
        Number using O5 output only:             0
        Number using O5 and O6:                159
    Number used exclusively as route-thrus:    757
      Number with same-slice register load:    689
      Number with same-slice carry load:        65
      Number with other load:                    3

Slice Logic Distribution:
  Number of occupied Slices:                 4,801 out of  15,822   30%
  Number of MUXCYs used:                     3,476 out of  31,644   10%
  Number of LUT Flip Flop pairs used:       14,494
    Number with an unused Flip Flop:         3,991 out of  14,494   27%
    Number with an unused LUT:               3,747 out of  14,494   25%
    Number of fully used LUT-FF pairs:       6,756 out of  14,494   46%
    Number of slice register sites lost
      to control set restrictions:               0 out of 126,576    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       356 out of     480   74%
    Number of LOCed IOBs:                      356 out of     356  100%
    IOB Flip Flops:                             23
    IOB Master Pads:                            30
    IOB Slave Pads:                             30

Specific Feature Utilization:
  Number of RAMB16BWERs:                        89 out of     268   33%
  Number of RAMB8BWERs:                          0 out of     536    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 7 out of      32   21%
    Number used as BUFIO2s:                      7
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             3 out of      32    9%
    Number used as BUFIO2FBs:                    3
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                      11 out of      16   68%
    Number used as BUFGs:                       10
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     2 out of      12   16%
    Number used as DCMs:                         2
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   9 out of     506    1%
    Number used as ILOGIC2s:                     9
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     506    0%
  Number of OLOGIC2/OSERDES2s:                  14 out of     506    2%
    Number used as OLOGIC2s:                    14
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     384    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of     180    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       4    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       6   16%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 22 secs 
Finished initial Timing Analysis.  REAL time: 23 secs 

WARNING:Par:288 - The signal DRS_WSROUT<1>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DRS_WSROUT<2>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DRS_WSROUT<3>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DRS_WSROUT<4>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DRS_WSROUT<5>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DRS_WSROUT<6>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DRS_WSROUT<7>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DRS_DTAP<1>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DRS_DTAP<2>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DRS_DTAP<3>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DRS_DTAP<4>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DRS_DTAP<5>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DRS_DTAP<6>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal DRS_DTAP<7>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal LED_1000M_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal LED_100M_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal LED_10M_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal LED_ACT_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal ETH_IRQ_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM16_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM12_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 67128 unrouted;      REAL time: 25 secs 

Phase  2  : 52240 unrouted;      REAL time: 34 secs 

Phase  3  : 18079 unrouted;      REAL time: 1 mins 11 secs 

Phase  4  : 18233 unrouted; (Setup:2861, Hold:1690, Component Switching Limit:0)     REAL time: 1 mins 56 secs 

Updating file: dragonv5_main.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:2728, Hold:1603, Component Switching Limit:0)     REAL time: 2 mins 56 secs 

Phase  6  : 0 unrouted; (Setup:2728, Hold:1603, Component Switching Limit:0)     REAL time: 2 mins 58 secs 

Phase  7  : 0 unrouted; (Setup:874, Hold:1421, Component Switching Limit:0)     REAL time: 7 mins 43 secs 

Phase  8  : 0 unrouted; (Setup:874, Hold:1421, Component Switching Limit:0)     REAL time: 7 mins 43 secs 

Phase  9  : 0 unrouted; (Setup:874, Hold:0, Component Switching Limit:0)     REAL time: 7 mins 45 secs 

Phase 10  : 0 unrouted; (Setup:874, Hold:0, Component Switching Limit:0)     REAL time: 7 mins 50 secs 
Total REAL time to Router completion: 7 mins 50 secs 
Total CPU time to Router completion: 8 mins 3 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|            clk_133m | BUFGMUX_X2Y10| No   | 2279 |  0.167     |  1.278      |
+---------------------+--------------+------+------+------------+-------------+
|             adc_dco |  BUFGMUX_X2Y4| No   |  166 |  0.107     |  1.217      |
+---------------------+--------------+------+------+------------+-------------+
|                 clk | BUFGMUX_X2Y12| No   | 1224 |  0.634     |  1.745      |
+---------------------+--------------+------+------+------------+-------------+
|      int_ETH_RX_CLK |  BUFGMUX_X3Y6| No   |  157 |  0.159     |  1.270      |
+---------------------+--------------+------+------+------------+-------------+
|          clk_ext10m |  BUFGMUX_X2Y9| No   |   52 |  0.097     |  1.217      |
+---------------------+--------------+------+------+------------+-------------+
|      int_ETH_TX_CLK |  BUFGMUX_X3Y7| No   |   96 |  0.138     |  1.258      |
+---------------------+--------------+------+------+------------+-------------+
|          clk_33m_90 |  BUFGMUX_X2Y1| No   |    3 |  0.570     |  1.724      |
+---------------------+--------------+------+------+------------+-------------+
|          clk_ext40m | BUFGMUX_X3Y14| No   |    4 |  0.012     |  1.752      |
+---------------------+--------------+------+------+------------+-------------+
|            clk_gmii |  BUFGMUX_X2Y3| No   |    4 |  0.000     |  1.702      |
+---------------------+--------------+------+------+------------+-------------+
|rst_read_drs_dfifo_p |              |      |      |            |             |
|rogfull[2]_AND_862_o |              |      |      |            |             |
|                     |         Local|      |    2 |  0.000     |  0.468      |
+---------------------+--------------+------+------+------------+-------------+
|rst_DRS_SAMP_FREQ[1] |              |      |      |            |             |
|          _AND_794_o |         Local|      |    2 |  0.000     |  0.477      |
+---------------------+--------------+------+------+------------+-------------+
|rst_read_drs_dfifo_p |              |      |      |            |             |
|rogfull[5]_AND_856_o |              |      |      |            |             |
|                     |         Local|      |    2 |  0.000     |  0.991      |
+---------------------+--------------+------+------+------------+-------------+
|rst_DRS_SAMP_FREQ[4] |              |      |      |            |             |
|          _AND_788_o |         Local|      |    2 |  0.000     |  0.474      |
+---------------------+--------------+------+------+------------+-------------+
|rst_read_TRIGGER_FRE |              |      |      |            |             |
|Q_OFFSET[8]_AND_828_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.468      |
+---------------------+--------------+------+------+------------+-------------+
|rst_read_DRS_DTAP[0] |              |      |      |            |             |
|          _AND_846_o |         Local|      |    3 |  0.000     |  0.479      |
+---------------------+--------------+------+------+------------+-------------+
|rst_read_TRIGGER_FRE |              |      |      |            |             |
|Q_OFFSET[9]_AND_826_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.468      |
+---------------------+--------------+------+------+------------+-------------+
|rst_refclk_DRS_SAMP_ |              |      |      |            |             |
|   FREQ[5]_AND_802_o |         Local|      |    2 |  0.000     |  0.948      |
+---------------------+--------------+------+------+------------+-------------+
|rst_read_TRIGGER_FRE |              |      |      |            |             |
|Q_OFFSET[0]_AND_844_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.474      |
+---------------------+--------------+------+------+------------+-------------+
|rst_read_TRIGGER_FRE |              |      |      |            |             |
|Q_OFFSET[10]_AND_824 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.721      |
+---------------------+--------------+------+------+------------+-------------+
|rst_read_TRIGGER_FRE |              |      |      |            |             |
|Q_OFFSET[3]_AND_838_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.311      |
+---------------------+--------------+------+------+------------+-------------+
|rst_read_TRIGGER_FRE |              |      |      |            |             |
|Q_OFFSET[13]_AND_818 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.474      |
+---------------------+--------------+------+------+------------+-------------+
|rst_read_TRIGGER_FRE |              |      |      |            |             |
|Q_OFFSET[7]_AND_830_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.477      |
+---------------------+--------------+------+------+------------+-------------+
|rst_read_drs_cfifo_p |              |      |      |            |             |
|   rogfull_AND_850_o |         Local|      |    2 |  0.000     |  0.681      |
+---------------------+--------------+------+------+------------+-------------+
|rst_read_drs_dfifo_p |              |      |      |            |             |
|rogfull[3]_AND_860_o |              |      |      |            |             |
|                     |         Local|      |    2 |  0.000     |  0.474      |
+---------------------+--------------+------+------+------------+-------------+
|rst_DRS_SAMP_FREQ[2] |              |      |      |            |             |
|          _AND_792_o |         Local|      |    2 |  0.000     |  0.678      |
+---------------------+--------------+------+------+------------+-------------+
|rst_read_drs_dfifo_p |              |      |      |            |             |
|rogfull[6]_AND_854_o |              |      |      |            |             |
|                     |         Local|      |    2 |  0.000     |  0.681      |
+---------------------+--------------+------+------+------------+-------------+
|rst_DRS_SAMP_FREQ[5] |              |      |      |            |             |
|          _AND_786_o |         Local|      |    2 |  0.000     |  0.656      |
+---------------------+--------------+------+------+------------+-------------+
|rst_refclk_DRS_SAMP_ |              |      |      |            |             |
|   FREQ[2]_AND_808_o |         Local|      |    2 |  0.000     |  1.335      |
+---------------------+--------------+------+------+------------+-------------+
|rst_refclk_DRS_SAMP_ |              |      |      |            |             |
|   FREQ[6]_AND_800_o |         Local|      |    2 |  0.000     |  0.537      |
+---------------------+--------------+------+------+------------+-------------+
|rst_refclk_DRS_SAMP_ |              |      |      |            |             |
|   FREQ[7]_AND_798_o |         Local|      |    2 |  0.000     |  0.742      |
+---------------------+--------------+------+------+------------+-------------+
|rst_read_TRIGGER_FRE |              |      |      |            |             |
|Q_OFFSET[1]_AND_842_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.521      |
+---------------------+--------------+------+------+------------+-------------+
|rst_read_TRIGGER_FRE |              |      |      |            |             |
|Q_OFFSET[11]_AND_822 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.286      |
+---------------------+--------------+------+------+------------+-------------+
|            drs_trig |         Local|      |   22 |  2.271     |  3.481      |
+---------------------+--------------+------+------+------------+-------------+
|rst_read_TRIGGER_FRE |              |      |      |            |             |
|Q_OFFSET[4]_AND_836_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.635      |
+---------------------+--------------+------+------+------------+-------------+
|rst_read_TRIGGER_FRE |              |      |      |            |             |
|Q_OFFSET[14]_AND_816 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.311      |
+---------------------+--------------+------+------+------------+-------------+
|rst_read_drs_dfifo_p |              |      |      |            |             |
|rogfull[0]_AND_866_o |              |      |      |            |             |
|                     |         Local|      |    2 |  0.000     |  0.468      |
+---------------------+--------------+------+------+------------+-------------+
|rst_DRS_SAMP_FREQ[3] |              |      |      |            |             |
|          _AND_790_o |         Local|      |    2 |  0.000     |  0.493      |
+---------------------+--------------+------+------+------------+-------------+
|rst_read_drs_dfifo_p |              |      |      |            |             |
|rogfull[7]_AND_852_o |              |      |      |            |             |
|                     |         Local|      |    2 |  0.000     |  0.521      |
+---------------------+--------------+------+------+------------+-------------+
|rst_DRS_SAMP_FREQ[6] |              |      |      |            |             |
|          _AND_784_o |         Local|      |    2 |  0.000     |  0.540      |
+---------------------+--------------+------+------+------------+-------------+
|                 pps |         Local|      |    6 |  4.601     |  9.608      |
+---------------------+--------------+------+------+------------+-------------+
|rst_refclk_DRS_SAMP_ |              |      |      |            |             |
|   FREQ[0]_AND_812_o |         Local|      |    2 |  0.000     |  0.684      |
+---------------------+--------------+------+------+------------+-------------+
|rst_refclk_DRS_SAMP_ |              |      |      |            |             |
|   FREQ[3]_AND_806_o |         Local|      |    2 |  0.000     |  0.919      |
+---------------------+--------------+------+------+------------+-------------+
|rst_read_TRIGGER_FRE |              |      |      |            |             |
|Q_OFFSET[2]_AND_840_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.474      |
+---------------------+--------------+------+------+------------+-------------+
|rst_read_TRIGGER_FRE |              |      |      |            |             |
|Q_OFFSET[12]_AND_820 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.307      |
+---------------------+--------------+------+------+------------+-------------+
|rst_DRS_SAMP_FREQ[0] |              |      |      |            |             |
|          _AND_796_o |         Local|      |    2 |  0.000     |  0.492      |
+---------------------+--------------+------+------+------------+-------------+
|rst_read_TRIGGER_FRE |              |      |      |            |             |
|Q_OFFSET[5]_AND_834_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.521      |
+---------------------+--------------+------+------+------------+-------------+
|rst_read_TRIGGER_FRE |              |      |      |            |             |
|Q_OFFSET[15]_AND_814 |              |      |      |            |             |
|                  _o |         Local|      |    2 |  0.000     |  0.493      |
+---------------------+--------------+------+------+------------+-------------+
|rst_DRS_SAMP_FREQ[7] |              |      |      |            |             |
|          _AND_782_o |         Local|      |    2 |  0.000     |  0.706      |
+---------------------+--------------+------+------+------------+-------------+
|rst_read_drs_dfifo_p |              |      |      |            |             |
|rogfull[1]_AND_864_o |              |      |      |            |             |
|                     |         Local|      |    2 |  0.000     |  0.493      |
+---------------------+--------------+------+------+------------+-------------+
|rst_read_drs_dfifo_p |              |      |      |            |             |
|rogfull[4]_AND_858_o |              |      |      |            |             |
|                     |         Local|      |    2 |  0.000     |  0.496      |
+---------------------+--------------+------+------+------------+-------------+
|analog_trigger/l1_ou |              |      |      |            |             |
|             t_ibufo |         Local|      |    2 |  0.000     |  9.959      |
+---------------------+--------------+------+------+------------+-------------+
|        TRIGL1_async |         Local|      |    2 |  0.000     |  4.885      |
+---------------------+--------------+------+------+------------+-------------+
|analog_trigger/dtrig |              |      |      |            |             |
|      _trig_ibufo<0> |         Local|      |    2 |  0.000     |  7.939      |
+---------------------+--------------+------+------+------------+-------------+
|analog_trigger/dtrig |              |      |      |            |             |
|      _trig_ibufo<1> |         Local|      |    2 |  0.000     |  6.308      |
+---------------------+--------------+------+------+------------+-------------+
|analog_trigger/dtrig |              |      |      |            |             |
|      _trig_ibufo<2> |         Local|      |    2 |  0.000     | 10.164      |
+---------------------+--------------+------+------+------------+-------------+
|analog_trigger/dtrig |              |      |      |            |             |
|      _trig_ibufo<3> |         Local|      |    2 |  0.000     |  8.066      |
+---------------------+--------------+------+------+------------+-------------+
|analog_trigger/dtrig |              |      |      |            |             |
|      _trig_ibufo<4> |         Local|      |    2 |  0.000     |  7.882      |
+---------------------+--------------+------+------+------------+-------------+
|analog_trigger/dtrig |              |      |      |            |             |
|      _trig_ibufo<5> |         Local|      |    2 |  0.000     |  8.845      |
+---------------------+--------------+------+------+------------+-------------+
|analog_trigger/dtrig |              |      |      |            |             |
|      _trig_ibufo<6> |         Local|      |    2 |  0.000     | 10.145      |
+---------------------+--------------+------+------+------------+-------------+
|analog_trigger/l1_ou |              |      |      |            |             |
|            t2_ibufo |         Local|      |    2 |  0.000     |  6.280      |
+---------------------+--------------+------+------+------------+-------------+
|       adc_ioclk_inv |         Local|      |    4 |  0.000     |  1.508      |
+---------------------+--------------+------+------+------------+-------------+
|           adc_ioclk |         Local|      |    4 |  0.000     |  1.508      |
+---------------------+--------------+------+------+------------+-------------+
|      adc_ioclk_inv2 |         Local|      |    5 |  0.000     |  1.508      |
+---------------------+--------------+------+------+------------+-------------+
|          adc_ioclk2 |         Local|      |    5 |  0.000     |  1.508      |
+---------------------+--------------+------+------+------------+-------------+
|rst_refclk_DRS_SAMP_ |              |      |      |            |             |
|   FREQ[1]_AND_810_o |         Local|      |    2 |  0.000     |  0.820      |
+---------------------+--------------+------+------+------------+-------------+
|rst_refclk_DRS_SAMP_ |              |      |      |            |             |
|   FREQ[4]_AND_804_o |         Local|      |    2 |  0.000     |  0.816      |
+---------------------+--------------+------+------+------------+-------------+
|rst_read_TRIGGER_FRE |              |      |      |            |             |
|Q_OFFSET[6]_AND_832_ |              |      |      |            |             |
|                   o |         Local|      |    2 |  0.000     |  0.521      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 874 (Setup: 874, Hold: 0, Component Switching Limit: 0)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to ensure the best options
   are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

Number of Timing Constraints that were not applied: 8

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_adc_divclk = PERIOD TIMEGRP "adc_divcl | SETUP       |    -0.340ns|     5.340ns|       3|         874
  k" TS_AD9222_DCO HIGH 50%                 | HOLD        |     0.087ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_dcm_v5_clkout1 = PERIOD TIMEGRP "dcm_v | SETUP       |     0.006ns|    14.988ns|       0|           0
  5_clkout1" TS_OSC / 0.533333333 HIGH      | HOLD        |     0.001ns|            |       0|           0
      50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_dcm_v5_clkout0 = PERIOD TIMEGRP "dcm_v | SETUP       |     0.025ns|     7.474ns|       0|           0
  5_clkout0" TS_OSC / 1.06666667 HIGH       | HOLD        |     0.002ns|            |       0|           0
     50%                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_trig_offset_reg_5_LDC = MAXDELAY TO | SETUP       |     0.465ns|     7.034ns|       0|           0
   TIMEGRP "TO_trig_offset_reg_5_LDC"       | HOLD        |     1.943ns|            |       0|           0
     TS_dcm_v5_clkout0 DATAPATHONLY         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_trig_offset_reg_3_LDC = MAXDELAY TO | SETUP       |     0.588ns|     6.911ns|       0|           0
   TIMEGRP "TO_trig_offset_reg_3_LDC"       | HOLD        |     1.749ns|            |       0|           0
     TS_dcm_v5_clkout0 DATAPATHONLY         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_trig_offset_reg_4_LDC = MAXDELAY TO | SETUP       |     0.729ns|     6.770ns|       0|           0
   TIMEGRP "TO_trig_offset_reg_4_LDC"       | HOLD        |     2.045ns|            |       0|           0
     TS_dcm_v5_clkout0 DATAPATHONLY         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_trig_offset_reg_0_LDC = MAXDELAY TO | SETUP       |     0.807ns|     6.692ns|       0|           0
   TIMEGRP "TO_trig_offset_reg_0_LDC"       | HOLD        |     1.829ns|            |       0|           0
     TS_dcm_v5_clkout0 DATAPATHONLY         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_trig_offset_reg_7_LDC = MAXDELAY TO | SETUP       |     0.889ns|     6.610ns|       0|           0
   TIMEGRP "TO_trig_offset_reg_7_LDC"       | HOLD        |     2.076ns|            |       0|           0
     TS_dcm_v5_clkout0 DATAPATHONLY         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_trig_offset_reg_12_LDC = MAXDELAY T | SETUP       |     0.954ns|     6.545ns|       0|           0
  O TIMEGRP "TO_trig_offset_reg_12_LDC"     | HOLD        |     2.144ns|            |       0|           0
       TS_dcm_v5_clkout0 DATAPATHONLY       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_dcm_gmii_clk0 = PERIOD TIMEGRP "dcm_gm | SETUP       |     1.003ns|     4.575ns|       0|           0
  ii_clk0" TS_OSC HIGH 50%                  | HOLD        |     0.392ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_TO_trig_offset_reg_8_LDC = MAXDELAY TO | SETUP       |     1.087ns|     6.412ns|       0|           0
   TIMEGRP "TO_trig_offset_reg_8_LDC"       | HOLD        |     1.447ns|            |       0|           0
     TS_dcm_v5_clkout0 DATAPATHONLY         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_trig_offset_reg_9_LDC = MAXDELAY TO | SETUP       |     1.135ns|     6.364ns|       0|           0
   TIMEGRP "TO_trig_offset_reg_9_LDC"       | HOLD        |     1.029ns|            |       0|           0
     TS_dcm_v5_clkout0 DATAPATHONLY         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_trig_offset_reg_11_LDC = MAXDELAY T | SETUP       |     1.224ns|     6.275ns|       0|           0
  O TIMEGRP "TO_trig_offset_reg_11_LDC"     | HOLD        |     1.700ns|            |       0|           0
       TS_dcm_v5_clkout0 DATAPATHONLY       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_trig_offset_reg_2_LDC = MAXDELAY TO | SETUP       |     1.290ns|     6.209ns|       0|           0
   TIMEGRP "TO_trig_offset_reg_2_LDC"       | HOLD        |     1.731ns|            |       0|           0
     TS_dcm_v5_clkout0 DATAPATHONLY         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_trig_offset_reg_13_LDC = MAXDELAY T | SETUP       |     1.314ns|     6.185ns|       0|           0
  O TIMEGRP "TO_trig_offset_reg_13_LDC"     | HOLD        |     1.872ns|            |       0|           0
       TS_dcm_v5_clkout0 DATAPATHONLY       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_trig_offset_reg_10_LDC = MAXDELAY T | SETUP       |     1.380ns|     6.119ns|       0|           0
  O TIMEGRP "TO_trig_offset_reg_10_LDC"     | HOLD        |     1.470ns|            |       0|           0
       TS_dcm_v5_clkout0 DATAPATHONLY       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_trig_offset_reg_6_LDC = MAXDELAY TO | SETUP       |     1.403ns|     6.096ns|       0|           0
   TIMEGRP "TO_trig_offset_reg_6_LDC"       | HOLD        |     1.593ns|            |       0|           0
     TS_dcm_v5_clkout0 DATAPATHONLY         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_trig_offset_reg_1_LDC = MAXDELAY TO | SETUP       |     2.000ns|     5.499ns|       0|           0
   TIMEGRP "TO_trig_offset_reg_1_LDC"       | HOLD        |     1.803ns|            |       0|           0
     TS_dcm_v5_clkout0 DATAPATHONLY         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_dcm_v5_clkout2 = PERIOD TIMEGRP "dcm_v | SETUP       |     2.005ns|    21.978ns|       0|           0
  5_clkout2" TS_OSC / 0.266666667 PHASE     | HOLD        |     0.687ns|            |       0|           0
       7.5 ns HIGH 50%                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_trig_offset_reg_14_LDC = MAXDELAY T | SETUP       |     2.303ns|     5.196ns|       0|           0
  O TIMEGRP "TO_trig_offset_reg_14_LDC"     | HOLD        |     1.102ns|            |       0|           0
       TS_dcm_v5_clkout0 DATAPATHONLY       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_OSC = PERIOD TIMEGRP "OSC" 8 ns HIGH 5 | MINLOWPULSE |     2.660ns|     5.340ns|       0|           0
  0%                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_AD9222_DCO = PERIOD TIMEGRP "AD9222_DC | MINPERIOD   |     4.075ns|     0.925ns|       0|           0
  O" 5 ns HIGH 50%                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_adc_ioclk = PERIOD TIMEGRP "adc_ioclk" | MINPERIOD   |     4.182ns|     0.818ns|       0|           0
   TS_AD9222_DCO HIGH 50%                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_adc_ioclk2 = PERIOD TIMEGRP "adc_ioclk | MINPERIOD   |     4.182ns|     0.818ns|       0|           0
  2" TS_AD9222_DCO HIGH 50%                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_adc_ioclk_inv = PERIOD TIMEGRP "adc_io | MINPERIOD   |     4.186ns|     0.814ns|       0|           0
  clk_inv" TS_AD9222_DCO PHASE 2.5 ns       |             |            |            |        |            
     HIGH 50%                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_adc_ioclk_inv2 = PERIOD TIMEGRP "adc_i | MINPERIOD   |     4.186ns|     0.814ns|       0|           0
  oclk_inv2" TS_AD9222_DCO PHASE 2.5 ns     |             |            |            |        |            
       HIGH 50%                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_dfifo_progfull_ir_5_LDC = MAXDE | MAXDELAY    |     9.869ns|     5.131ns|       0|           0
  LAY TO TIMEGRP         "TO_drs_dfifo_prog | HOLD        |     1.498ns|            |       0|           0
  full_ir_5_LDC" TS_dcm_v5_clkout1 DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_dfifo_progfull_ir_0_LDC = MAXDE | SETUP       |    10.243ns|     4.757ns|       0|           0
  LAY TO TIMEGRP         "TO_drs_dfifo_prog | HOLD        |     1.247ns|            |       0|           0
  full_ir_0_LDC" TS_dcm_v5_clkout1 DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_dfifo_progfull_ir_4_LDC = MAXDE | SETUP       |    10.250ns|     4.750ns|       0|           0
  LAY TO TIMEGRP         "TO_drs_dfifo_prog | HOLD        |     1.391ns|            |       0|           0
  full_ir_4_LDC" TS_dcm_v5_clkout1 DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_cfifo_progfull_ir_LDC = MAXDELA | SETUP       |    10.273ns|     4.727ns|       0|           0
  Y TO TIMEGRP         "TO_drs_cfifo_progfu | HOLD        |     1.661ns|            |       0|           0
  ll_ir_LDC" TS_dcm_v5_clkout1 DATAPATHONLY |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_dfifo_progfull_ir_7_LDC = MAXDE | SETUP       |    10.333ns|     4.667ns|       0|           0
  LAY TO TIMEGRP         "TO_drs_dfifo_prog | HOLD        |     2.016ns|            |       0|           0
  full_ir_7_LDC" TS_dcm_v5_clkout1 DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_dfifo_progfull_ir_6_LDC = MAXDE | SETUP       |    10.392ns|     4.608ns|       0|           0
  LAY TO TIMEGRP         "TO_drs_dfifo_prog | HOLD        |     1.386ns|            |       0|           0
  full_ir_6_LDC" TS_dcm_v5_clkout1 DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_dfifo_progfull_ir_1_LDC = MAXDE | SETUP       |    10.473ns|     4.527ns|       0|           0
  LAY TO TIMEGRP         "TO_drs_dfifo_prog | HOLD        |     1.641ns|            |       0|           0
  full_ir_1_LDC" TS_dcm_v5_clkout1 DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_dfifo_progfull_ir_2_LDC = MAXDE | SETUP       |    10.698ns|     4.302ns|       0|           0
  LAY TO TIMEGRP         "TO_drs_dfifo_prog | HOLD        |     1.270ns|            |       0|           0
  full_ir_2_LDC" TS_dcm_v5_clkout1 DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_dfifo_progfull_ir_3_LDC = MAXDE | SETUP       |    10.911ns|     4.089ns|       0|           0
  LAY TO TIMEGRP         "TO_drs_dfifo_prog | HOLD        |     1.720ns|            |       0|           0
  full_ir_3_LDC" TS_dcm_v5_clkout1 DATAPATH |             |            |            |        |            
  ONLY                                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_sampfreq_reg_3_LDC = MAXDELAY T | SETUP       |    11.271ns|     3.729ns|       0|           0
  O TIMEGRP "TO_drs_sampfreq_reg_3_LDC"     | HOLD        |     1.720ns|            |       0|           0
       TS_dcm_v5_clkout1 DATAPATHONLY       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_sampfreq_reg_0_LDC = MAXDELAY T | SETUP       |    11.566ns|     3.434ns|       0|           0
  O TIMEGRP "TO_drs_sampfreq_reg_0_LDC"     | HOLD        |     1.749ns|            |       0|           0
       TS_dcm_v5_clkout1 DATAPATHONLY       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_sampfreq_reg_4_LDC = MAXDELAY T | SETUP       |    11.687ns|     3.313ns|       0|           0
  O TIMEGRP "TO_drs_sampfreq_reg_4_LDC"     | HOLD        |     1.586ns|            |       0|           0
       TS_dcm_v5_clkout1 DATAPATHONLY       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_sampfreq_reg_1_LDC = MAXDELAY T | SETUP       |    11.779ns|     3.221ns|       0|           0
  O TIMEGRP "TO_drs_sampfreq_reg_1_LDC"     | HOLD        |     1.576ns|            |       0|           0
       TS_dcm_v5_clkout1 DATAPATHONLY       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_sampfreq_reg_6_LDC = MAXDELAY T | SETUP       |    11.937ns|     3.063ns|       0|           0
  O TIMEGRP "TO_drs_sampfreq_reg_6_LDC"     | HOLD        |     1.302ns|            |       0|           0
       TS_dcm_v5_clkout1 DATAPATHONLY       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_sampfreq_reg_7_LDC = MAXDELAY T | SETUP       |    11.960ns|     3.040ns|       0|           0
  O TIMEGRP "TO_drs_sampfreq_reg_7_LDC"     | HOLD        |     1.312ns|            |       0|           0
       TS_dcm_v5_clkout1 DATAPATHONLY       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_sampfreq_reg_2_LDC = MAXDELAY T | SETUP       |    11.975ns|     3.025ns|       0|           0
  O TIMEGRP "TO_drs_sampfreq_reg_2_LDC"     | HOLD        |     1.370ns|            |       0|           0
       TS_dcm_v5_clkout1 DATAPATHONLY       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_sampfreq_reg_5_LDC = MAXDELAY T | MAXDELAY    |    12.429ns|     2.571ns|       0|           0
  O TIMEGRP "TO_drs_sampfreq_reg_5_LDC"     | HOLD        |     1.061ns|            |       0|           0
       TS_dcm_v5_clkout1 DATAPATHONLY       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_BP_EXTCLK = PERIOD TIMEGRP "BP_EXTCLK" | MINLOWPULSE |    68.000ns|    32.000ns|       0|           0
   100 ns HIGH 50%                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_dcm_extclk_clkfx = PERIOD TIMEGRP "dcm | MINPERIOD   |    23.270ns|     1.730ns|       0|           0
  _extclk_clkfx" TS_BP_EXTCLK / 4 HIGH      |             |            |            |        |            
      50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_dcm_extclk_clk180 = PERIOD TIMEGRP "dc | SETUP       |    92.349ns|     7.651ns|       0|           0
  m_extclk_clk180" TS_BP_EXTCLK PHASE       | HOLD        |     0.458ns|            |       0|           0
     50 ns HIGH 50%                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_sampfreq_TenMreg_1_LDC = MAXDEL | MAXDELAY    |    94.860ns|     5.140ns|       0|           0
  AY TO TIMEGRP         "TO_drs_sampfreq_Te | HOLD        |     1.585ns|            |       0|           0
  nMreg_1_LDC" TS_dcm_extclk_clk180 DATAPAT |             |            |            |        |            
  HONLY                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_sampfreq_TenMreg_0_LDC = MAXDEL | SETUP       |    95.211ns|     4.789ns|       0|           0
  AY TO TIMEGRP         "TO_drs_sampfreq_Te | HOLD        |     1.527ns|            |       0|           0
  nMreg_0_LDC" TS_dcm_extclk_clk180 DATAPAT |             |            |            |        |            
  HONLY                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_sampfreq_TenMreg_3_LDC = MAXDEL | MAXDELAY    |    95.652ns|     4.348ns|       0|           0
  AY TO TIMEGRP         "TO_drs_sampfreq_Te | HOLD        |     1.492ns|            |       0|           0
  nMreg_3_LDC" TS_dcm_extclk_clk180 DATAPAT |             |            |            |        |            
  HONLY                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_sampfreq_TenMreg_4_LDC = MAXDEL | MAXDELAY    |    96.090ns|     3.910ns|       0|           0
  AY TO TIMEGRP         "TO_drs_sampfreq_Te | HOLD        |     1.264ns|            |       0|           0
  nMreg_4_LDC" TS_dcm_extclk_clk180 DATAPAT |             |            |            |        |            
  HONLY                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_sampfreq_TenMreg_2_LDC = MAXDEL | SETUP       |    96.243ns|     3.757ns|       0|           0
  AY TO TIMEGRP         "TO_drs_sampfreq_Te | HOLD        |     1.821ns|            |       0|           0
  nMreg_2_LDC" TS_dcm_extclk_clk180 DATAPAT |             |            |            |        |            
  HONLY                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_sampfreq_TenMreg_7_LDC = MAXDEL | SETUP       |    97.046ns|     2.954ns|       0|           0
  AY TO TIMEGRP         "TO_drs_sampfreq_Te | HOLD        |     1.673ns|            |       0|           0
  nMreg_7_LDC" TS_dcm_extclk_clk180 DATAPAT |             |            |            |        |            
  HONLY                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_sampfreq_TenMreg_5_LDC = MAXDEL | MAXDELAY    |    97.288ns|     2.712ns|       0|           0
  AY TO TIMEGRP         "TO_drs_sampfreq_Te | HOLD        |     1.393ns|            |       0|           0
  nMreg_5_LDC" TS_dcm_extclk_clk180 DATAPAT |             |            |            |        |            
  HONLY                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TO_drs_sampfreq_TenMreg_6_LDC = MAXDEL | SETUP       |    97.589ns|     2.411ns|       0|           0
  AY TO TIMEGRP         "TO_drs_sampfreq_Te | HOLD        |     1.106ns|            |       0|           0
  nMreg_6_LDC" TS_dcm_extclk_clk180 DATAPAT |             |            |            |        |            
  HONLY                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_OSC
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_OSC                         |      8.000ns|      5.340ns|      7.994ns|            0|            0|            0|       281607|
| TS_dcm_gmii_clk0              |      8.000ns|      4.575ns|          N/A|            0|            0|         2236|            0|
| TS_dcm_v5_clkout2             |     30.000ns|     21.978ns|          N/A|            0|            0|            2|            0|
| TS_dcm_v5_clkout0             |      7.500ns|      7.474ns|      7.034ns|            0|            0|       142487|           60|
|  TS_TO_trig_offset_reg_14_LDC |      7.500ns|      5.196ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_11_LDC |      7.500ns|      6.275ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_13_LDC |      7.500ns|      6.185ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_12_LDC |      7.500ns|      6.545ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_8_LDC  |      7.500ns|      6.412ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_10_LDC |      7.500ns|      6.119ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_9_LDC  |      7.500ns|      6.364ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_5_LDC  |      7.500ns|      7.034ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_7_LDC  |      7.500ns|      6.610ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_6_LDC  |      7.500ns|      6.096ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_4_LDC  |      7.500ns|      6.770ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_3_LDC  |      7.500ns|      6.911ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_2_LDC  |      7.500ns|      6.209ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_1_LDC  |      7.500ns|      5.499ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_0_LDC  |      7.500ns|      6.692ns|          N/A|            0|            0|            4|            0|
| TS_dcm_v5_clkout1             |     15.000ns|     14.988ns|      5.131ns|            0|            0|       136754|           68|
|  TS_TO_drs_sampfreq_reg_7_LDC |     15.000ns|      3.040ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_6_LDC |     15.000ns|      3.063ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_3_LDC |     15.000ns|      3.729ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_5_LDC |     15.000ns|      2.571ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_4_LDC |     15.000ns|      3.313ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_0_LDC |     15.000ns|      3.434ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_2_LDC |     15.000ns|      3.025ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_1_LDC |     15.000ns|      3.221ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_cfifo_progfull_ir_L|     15.000ns|      4.727ns|          N/A|            0|            0|            4|            0|
|  DC                           |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_0|     15.000ns|      4.757ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_3|     15.000ns|      4.089ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_1|     15.000ns|      4.527ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_2|     15.000ns|      4.302ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_6|     15.000ns|      4.608ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_4|     15.000ns|      4.750ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_5|     15.000ns|      5.131ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_7|     15.000ns|      4.667ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_AD9222_DCO
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_AD9222_DCO                  |      5.000ns|      0.925ns|      5.340ns|            0|            3|            0|         1808|
| TS_adc_divclk                 |      5.000ns|      5.340ns|          N/A|            3|            0|         1808|            0|
| TS_adc_ioclk2                 |      5.000ns|      0.818ns|          N/A|            0|            0|            0|            0|
| TS_adc_ioclk_inv2             |      5.000ns|      0.814ns|          N/A|            0|            0|            0|            0|
| TS_adc_ioclk                  |      5.000ns|      0.818ns|          N/A|            0|            0|            0|            0|
| TS_adc_ioclk_inv              |      5.000ns|      0.814ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_BP_EXTCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_BP_EXTCLK                   |    100.000ns|     32.000ns|      7.651ns|            0|            0|            0|        41298|
| TS_dcm_extclk_clkfx           |     25.000ns|      1.730ns|          N/A|            0|            0|            0|            0|
| TS_dcm_extclk_clk180          |    100.000ns|      7.651ns|      5.140ns|            0|            0|        41266|           32|
|  TS_TO_drs_sampfreq_TenMreg_7_|    100.000ns|      2.954ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_4_|    100.000ns|      3.910ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_6_|    100.000ns|      2.411ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_5_|    100.000ns|      2.712ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_3_|    100.000ns|      4.348ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_2_|    100.000ns|      3.757ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_1_|    100.000ns|      5.140ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_0_|    100.000ns|      4.789ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 35 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 7 mins 58 secs 
Total CPU time to PAR completion: 8 mins 9 secs 

Peak Memory Usage:  845 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 3 errors found.

Number of error messages: 0
Number of warning messages: 38
Number of info messages: 0

Writing design to file dragonv5_main.ncd



PAR done!
