# Chapter 2.6: Transistor Sizing

## ğŸ“‹ Chapter Overview

**Transistor sizing** refers to selecting the width (W) and length (L) of MOS transistors to meet design requirements. The W/L ratio is a fundamental design parameter that controls current drive capability, switching speed, power consumption, and area. Proper sizing is essential for optimizing VLSI circuit performance.

---

## ğŸ¯ Learning Objectives

After completing this chapter, you will be able to:
- Understand the role of W/L ratio in transistor performance
- Calculate transistor sizes for specific current and delay requirements
- Apply sizing techniques for matched NMOS/PMOS pairs
- Balance trade-offs between speed, power, and area

---

## 2.6.1 Role of W/L Ratio

### Basic Relationships

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    W/L RATIO DEPENDENCIES                            â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Drain Current:                                                    â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   I_D âˆ W/L          â”‚ Double W â†’ Double I_D               â”‚   â”‚
â”‚   â”‚                       â”‚ Double L â†’ Half I_D                 â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â”‚   Parameter Dependencies:                                           â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                   â”‚
â”‚   â”‚     PARAMETER        â”‚   DEPENDENCE         â”‚                   â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤                   â”‚
â”‚   â”‚  Drive Current I_D   â”‚   âˆ W/L              â”‚                   â”‚
â”‚   â”‚  Transconductance gm â”‚   âˆ âˆš(W/L)           â”‚                   â”‚
â”‚   â”‚  Resistance (ON)     â”‚   âˆ L/W              â”‚                   â”‚
â”‚   â”‚  Gate Capacitance    â”‚   âˆ W Ã— L            â”‚                   â”‚
â”‚   â”‚  Area                â”‚   âˆ W Ã— L            â”‚                   â”‚
â”‚   â”‚  Switching Speed     â”‚   âˆ W/L (faster)     â”‚                   â”‚
â”‚   â”‚  Power               â”‚   âˆ W Ã— L (leakage)  â”‚                   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                   â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   WIDER W:    More current, faster, more capacitance        â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   LONGER L:   Less current, more area, better matching      â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Visual Representation

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    TRANSISTOR SIZE COMPARISON                        â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Minimum Size Transistor (1Ã—):           Larger Transistor (4Ã—):   â”‚
â”‚                                                                      â”‚
â”‚      â”Œâ”€â”€â”                                   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”              â”‚
â”‚      â”‚  â”‚ W = W_min                         â”‚        â”‚ W = 4W_min  â”‚
â”‚      â”‚  â”‚                                   â”‚        â”‚              â”‚
â”‚      â”‚  â”‚ L = L_min                         â”‚        â”‚ L = L_min   â”‚
â”‚      â””â”€â”€â”˜                                   â”‚        â”‚              â”‚
â”‚                                             â”‚        â”‚              â”‚
â”‚      I_D = I_0                              â”‚        â”‚              â”‚
â”‚      R_ON = R_0                             â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜              â”‚
â”‚      C_gate = C_0                                                   â”‚
â”‚                                             I_D = 4I_0              â”‚
â”‚                                             R_ON = R_0/4            â”‚
â”‚                                             C_gate = 4C_0           â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Long Channel (for analog):                                        â”‚
â”‚                                                                      â”‚
â”‚      â”Œâ”€â”€â”                                                           â”‚
â”‚      â”‚  â”‚ W = W_min                                                 â”‚
â”‚      â”‚  â”‚                                                           â”‚
â”‚      â”‚  â”‚ L = 4L_min (longer for better r_o)                       â”‚
â”‚      â”‚  â”‚                                                           â”‚
â”‚      â”‚  â”‚                                                           â”‚
â”‚      â””â”€â”€â”˜                                                           â”‚
â”‚                                                                      â”‚
â”‚      Higher output resistance (r_o âˆ L)                            â”‚
â”‚      Better matching                                                â”‚
â”‚      Lower current (I_D âˆ 1/L)                                     â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 2.6.2 ON Resistance

### Transistor as a Switch

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    ON-RESISTANCE (R_ON)                              â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   When transistor is ON (linear region, low V_DS):                 â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚                    1              L            1             â”‚   â”‚
â”‚   â”‚   R_ON  =  â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€  =  â”€â”€â”€â”€â”€â”€â”€ Ã— â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€    â”‚   â”‚
â”‚   â”‚            k'n(W/L)(V_GS-V_th)     W     k'n(V_GS-V_th)     â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â”‚   Equivalent Circuit:                                               â”‚
â”‚                                                                      â”‚
â”‚   NMOS (ON)                    PMOS (ON)                            â”‚
â”‚                                                                      â”‚
â”‚   D â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€              D â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€                      â”‚
â”‚           â”‚                            â”‚                             â”‚
â”‚      â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â”                  â”Œâ”€â”€â”€â”€â”´â”€â”€â”€â”€â”                        â”‚
â”‚      â”‚  R_on,n â”‚                  â”‚  R_on,p â”‚                        â”‚
â”‚      â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜                  â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜                        â”‚
â”‚           â”‚                            â”‚                             â”‚
â”‚   S â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€              S â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€                      â”‚
â”‚                                                                      â”‚
â”‚   Key Points:                                                       â”‚
â”‚   â€¢ R_ON âˆ L/W (more W â†’ less resistance)                          â”‚
â”‚   â€¢ R_ON depends on (V_GS - V_th)                                  â”‚
â”‚   â€¢ Typical values: 1-10 kÎ© for min-size transistors               â”‚
â”‚                                                                      â”‚
â”‚   For CMOS inverter RC delay:                                       â”‚
â”‚   â€¢ R_p = R_n achieved when W_p/W_n â‰ˆ Î¼n/Î¼p â‰ˆ 2-3                  â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 2.6.3 NMOS vs PMOS Sizing

### Mobility Difference

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    NMOS vs PMOS COMPARISON                           â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Fundamental Difference:                                           â”‚
â”‚                                                                      â”‚
â”‚   â€¢ Electrons have higher mobility than holes                       â”‚
â”‚   â€¢ Î¼n â‰ˆ 2-3 Ã— Î¼p (technology dependent)                           â”‚
â”‚   â€¢ For same W/L: I_D,NMOS > I_D,PMOS                              â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Equal Current Requirement:                                        â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   For I_D,NMOS = I_D,PMOS:                                   â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   k'n Ã— (W/L)_n = k'p Ã— (W/L)_p                             â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚        (W/L)_p     k'n     Î¼n                               â”‚   â”‚
â”‚   â”‚       â”€â”€â”€â”€â”€â”€â”€â”€â”€ = â”€â”€â”€â”€ = â”€â”€â”€â”€ â‰ˆ 2 to 3                      â”‚   â”‚
â”‚   â”‚        (W/L)_n     k'p     Î¼p                               â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Visual Comparison:                                                â”‚
â”‚                                                                      â”‚
â”‚   NMOS (W=1, L=1)              PMOS (W=2.5, L=1)                   â”‚
â”‚       â”Œâ”€â”€â”                         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                    â”‚
â”‚       â”‚  â”‚                         â”‚          â”‚                    â”‚
â”‚       â””â”€â”€â”˜                         â”‚          â”‚                    â”‚
â”‚   Same current                     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                    â”‚
â”‚                                Same current                        â”‚
â”‚                                                                      â”‚
â”‚   For symmetric CMOS inverter:                                      â”‚
â”‚   W_P/W_N = Î¼n/Î¼p â‰ˆ 2 to 3                                         â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 2.6.4 Sizing for CMOS Inverter

### Symmetric Switching

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    SYMMETRIC CMOS INVERTER SIZING                    â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Design Goal: Equal rise and fall times (t_pHL = t_pLH)           â”‚
â”‚                                                                      â”‚
â”‚                    VDD                                               â”‚
â”‚                     â”‚                                                â”‚
â”‚              â”Œâ”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”                                         â”‚
â”‚              â”‚    PMOS     â”‚ W_P/L = (W/L)_P                        â”‚
â”‚              â”‚             â”‚                                         â”‚
â”‚              â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜                                         â”‚
â”‚                     â”‚                                                â”‚
â”‚   V_in â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â–º V_out                                â”‚
â”‚              â”‚      â”‚                                                â”‚
â”‚              â”‚      â”‚                                                â”‚
â”‚              â”Œâ”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”                                         â”‚
â”‚              â”‚    NMOS     â”‚ W_N/L = (W/L)_N                        â”‚
â”‚              â”‚             â”‚                                         â”‚
â”‚              â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜                                         â”‚
â”‚                     â”‚                                                â”‚
â”‚                    GND                                               â”‚
â”‚                                                                      â”‚
â”‚   Sizing Rule:                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   For symmetric inverter (V_M = VDD/2):                      â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚        W_P     Î¼n     k'n                                   â”‚   â”‚
â”‚   â”‚       â”€â”€â”€â”€â”€ = â”€â”€â”€â”€ = â”€â”€â”€â”€ â‰ˆ 2 to 3                          â”‚   â”‚
â”‚   â”‚        W_N     Î¼p     k'p                                   â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   If Î¼n/Î¼p = 2.5:                                           â”‚   â”‚
â”‚   â”‚   W_N = L (minimum), W_P = 2.5L                             â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   Example: W_N = 1Î¼m, W_P = 2.5Î¼m, L = 1Î¼m                  â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Inverter Chain Sizing

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    INVERTER CHAIN OPTIMIZATION                       â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   For driving large capacitive loads, use tapered buffer chain:    â”‚
â”‚                                                                      â”‚
â”‚      1Ã—        fÃ—        fÂ²Ã—       fÂ³Ã—                             â”‚
â”‚     â”Œâ”€â”€â”€â”    â”Œâ”€â”€â”€â”     â”Œâ”€â”€â”€â”     â”Œâ”€â”€â”€â”                             â”‚
â”‚     â”‚   â”‚    â”‚   â”‚     â”‚   â”‚     â”‚   â”‚                             â”‚
â”‚   â”€â”€â”¤ 1 â”œâ”€â”€â”€â”€â”¤ f â”œâ”€â”€â”€â”€â”€â”¤fÂ² â”œâ”€â”€â”€â”€â”€â”¤fÂ³ â”œâ”€â”€â”€â”€â”¬â”€  C_L                  â”‚
â”‚     â”‚   â”‚    â”‚   â”‚     â”‚   â”‚     â”‚   â”‚    â”‚                        â”‚
â”‚     â””â”€â”€â”€â”˜    â””â”€â”€â”€â”˜     â””â”€â”€â”€â”˜     â””â”€â”€â”€â”˜    â•                        â”‚
â”‚                                          GND                        â”‚
â”‚   Optimal Sizing:                                                   â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   For N stages driving load C_L:                            â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚           C_L  1/N                                          â”‚   â”‚
â”‚   â”‚   f = ( â”€â”€â”€â”€â”€ )      (optimal tapering factor)              â”‚   â”‚
â”‚   â”‚          C_in                                                â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   Optimal N for minimum delay:                              â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   N_opt â‰ˆ ln(C_L/C_in)                                      â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   f_opt â‰ˆ e â‰ˆ 2.7 (Euler's number)                          â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â”‚   Example: Drive 64Ã— load                                           â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                             â”‚
â”‚   N_opt = ln(64) â‰ˆ 4 stages                                        â”‚
â”‚   f = 64^(1/4) â‰ˆ 2.83                                              â”‚
â”‚                                                                      â”‚
â”‚   Chain: 1 â†’ 2.83 â†’ 8 â†’ 22.6 â†’ 64                                  â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 2.6.5 Sizing for Logic Gates

### NAND and NOR Gate Sizing

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    LOGIC GATE SIZING                                 â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Goal: Match pull-up and pull-down resistance to inverter         â”‚
â”‚                                                                      â”‚
â”‚   Reference Inverter:                                               â”‚
â”‚   â€¢ NMOS: (W/L)_n = 1                                               â”‚
â”‚   â€¢ PMOS: (W/L)_p = 2 (assuming Î¼n/Î¼p = 2)                         â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   2-INPUT NAND GATE:                                                â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                               â”‚
â”‚                                                                      â”‚
â”‚              VDD                                                     â”‚
â”‚               â”‚                                                      â”‚
â”‚       â”Œâ”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”                                             â”‚
â”‚       â”‚       â”‚       â”‚                                             â”‚
â”‚   â”Œâ”€â”€â”€â”´â”€â”€â”€â”   â”‚   â”Œâ”€â”€â”€â”´â”€â”€â”€â”                                         â”‚
â”‚   â”‚ PMOS  â”‚   â”‚   â”‚ PMOS  â”‚    Parallel: (W/L)_p = 2 each          â”‚
â”‚   â”‚ W=2   â”‚   â”‚   â”‚ W=2   â”‚    (same as inverter PMOS)             â”‚
â”‚   â””â”€â”€â”€â”¬â”€â”€â”€â”˜   â”‚   â””â”€â”€â”€â”¬â”€â”€â”€â”˜                                         â”‚
â”‚       â”‚       â”‚       â”‚                                             â”‚
â”‚   A â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€ B                                        â”‚
â”‚               â”‚                                                      â”‚
â”‚               â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º OUT                                  â”‚
â”‚               â”‚                                                      â”‚
â”‚           â”Œâ”€â”€â”€â”´â”€â”€â”€â”                                                 â”‚
â”‚       A â”€â”€â”‚ NMOS  â”‚ W=2       Series: (W/L)_n = 2 each             â”‚
â”‚           â”‚       â”‚           (2Ã— inverter NMOS for equal R)        â”‚
â”‚           â””â”€â”€â”€â”¬â”€â”€â”€â”˜                                                 â”‚
â”‚               â”‚                                                      â”‚
â”‚           â”Œâ”€â”€â”€â”´â”€â”€â”€â”                                                 â”‚
â”‚       B â”€â”€â”‚ NMOS  â”‚ W=2                                             â”‚
â”‚           â”‚       â”‚                                                  â”‚
â”‚           â””â”€â”€â”€â”¬â”€â”€â”€â”˜                                                 â”‚
â”‚               â”‚                                                      â”‚
â”‚              GND                                                     â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   2-INPUT NOR GATE:                                                 â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                                â”‚
â”‚                                                                      â”‚
â”‚              VDD                                                     â”‚
â”‚               â”‚                                                      â”‚
â”‚           â”Œâ”€â”€â”€â”´â”€â”€â”€â”                                                 â”‚
â”‚       A â”€â”€â”‚ PMOS  â”‚ W=4       Series: (W/L)_p = 4 each             â”‚
â”‚           â”‚       â”‚           (2Ã— inverter PMOS for equal R)        â”‚
â”‚           â””â”€â”€â”€â”¬â”€â”€â”€â”˜                                                 â”‚
â”‚               â”‚                                                      â”‚
â”‚           â”Œâ”€â”€â”€â”´â”€â”€â”€â”                                                 â”‚
â”‚       B â”€â”€â”‚ PMOS  â”‚ W=4                                             â”‚
â”‚           â”‚       â”‚                                                  â”‚
â”‚           â””â”€â”€â”€â”¬â”€â”€â”€â”˜                                                 â”‚
â”‚               â”‚                                                      â”‚
â”‚               â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º OUT                                  â”‚
â”‚               â”‚                                                      â”‚
â”‚       â”Œâ”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”                                             â”‚
â”‚       â”‚       â”‚       â”‚                                             â”‚
â”‚   â”Œâ”€â”€â”€â”´â”€â”€â”€â”   â”‚   â”Œâ”€â”€â”€â”´â”€â”€â”€â”                                         â”‚
â”‚   â”‚ NMOS  â”‚   â”‚   â”‚ NMOS  â”‚    Parallel: (W/L)_n = 1 each          â”‚
â”‚   â”‚ W=1   â”‚   â”‚   â”‚ W=1   â”‚    (same as inverter NMOS)             â”‚
â”‚   â””â”€â”€â”€â”¬â”€â”€â”€â”˜   â”‚   â””â”€â”€â”€â”¬â”€â”€â”€â”˜                                         â”‚
â”‚       â”‚       â”‚       â”‚                                             â”‚
â”‚   A â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€ B                                        â”‚
â”‚              GND                                                     â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Sizing Summary for Standard Gates

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    SIZING SUMMARY TABLE                              â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   (Assuming Î²_n/Î²_p = 2, Reference: INV with W_n=1, W_p=2)         â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                â”‚
â”‚   â”‚   Gate     â”‚   NMOS (W/L)    â”‚   PMOS (W/L)    â”‚                â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤                â”‚
â”‚   â”‚ Inverter   â”‚       1         â”‚       2         â”‚                â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤                â”‚
â”‚   â”‚ 2-NAND     â”‚   2 (series)    â”‚   2 (parallel)  â”‚                â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤                â”‚
â”‚   â”‚ 3-NAND     â”‚   3 (series)    â”‚   2 (parallel)  â”‚                â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤                â”‚
â”‚   â”‚ N-NAND     â”‚   N (series)    â”‚   2 (parallel)  â”‚                â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤                â”‚
â”‚   â”‚ 2-NOR      â”‚   1 (parallel)  â”‚   4 (series)    â”‚                â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤                â”‚
â”‚   â”‚ 3-NOR      â”‚   1 (parallel)  â”‚   6 (series)    â”‚                â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤                â”‚
â”‚   â”‚ N-NOR      â”‚   1 (parallel)  â”‚  2N (series)    â”‚                â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                â”‚
â”‚                                                                      â”‚
â”‚   Key Rules:                                                        â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                                     â”‚
â”‚   â€¢ Series transistors: Multiply W by number in series             â”‚
â”‚   â€¢ Parallel transistors: Keep W same as reference                 â”‚
â”‚   â€¢ NAND prefers series NMOS (faster NMOS)                         â”‚
â”‚   â€¢ NOR prefers series PMOS (but PMOS is slower)                   â”‚
â”‚   â€¢ NAND is generally faster than NOR                              â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 2.6.6 Sizing Trade-offs

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    SIZING TRADE-OFFS                                 â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚                           LARGER W                                   â”‚
â”‚                              â”‚                                       â”‚
â”‚              â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                      â”‚
â”‚              â–¼                               â–¼                      â”‚
â”‚         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”              â”‚
â”‚         â”‚ GOOD    â”‚                    â”‚ BAD         â”‚              â”‚
â”‚         â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤                    â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤              â”‚
â”‚         â”‚ More I_Dâ”‚                    â”‚ More C_gate â”‚              â”‚
â”‚         â”‚ Faster  â”‚                    â”‚ More area   â”‚              â”‚
â”‚         â”‚ Lower R â”‚                    â”‚ More power  â”‚              â”‚
â”‚         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜              â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚                          LONGER L                                    â”‚
â”‚                              â”‚                                       â”‚
â”‚              â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                      â”‚
â”‚              â–¼                               â–¼                      â”‚
â”‚         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”              â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                â”‚
â”‚         â”‚ GOOD        â”‚              â”‚ BAD         â”‚                â”‚
â”‚         â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤              â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤                â”‚
â”‚         â”‚ Higher r_o  â”‚              â”‚ Less I_D    â”‚                â”‚
â”‚         â”‚ Better matchâ”‚              â”‚ Slower      â”‚                â”‚
â”‚         â”‚ Less CLM    â”‚              â”‚ More area   â”‚                â”‚
â”‚         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜              â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   DESIGN STRATEGY:                                                  â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   Digital Circuits:                                         â”‚   â”‚
â”‚   â”‚   â€¢ Use minimum L for speed                                 â”‚   â”‚
â”‚   â”‚   â€¢ Size W to meet timing requirements                      â”‚   â”‚
â”‚   â”‚   â€¢ Use minimum size where possible (area/power)            â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   Analog Circuits:                                          â”‚   â”‚
â”‚   â”‚   â€¢ Use longer L for better r_o and matching               â”‚   â”‚
â”‚   â”‚   â€¢ Size W for required g_m and current                    â”‚   â”‚
â”‚   â”‚   â€¢ Trade-off between g_m, r_o, and bandwidth              â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 2.6.7 Worked Example

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    SIZING CALCULATION EXAMPLE                        â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Problem: Design a 3-input NAND gate with the same delay as a     â”‚
â”‚   reference inverter.                                               â”‚
â”‚                                                                      â”‚
â”‚   Given:                                                            â”‚
â”‚   â€¢ Reference inverter: W_n = 1Î¼m, W_p = 2Î¼m, L = 100nm            â”‚
â”‚   â€¢ Î¼n/Î¼p = 2                                                      â”‚
â”‚   â€¢ Same L for all transistors                                     â”‚
â”‚                                                                      â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€  â”‚
â”‚                                                                      â”‚
â”‚   SOLUTION:                                                         â”‚
â”‚                                                                      â”‚
â”‚   3-Input NAND has:                                                 â”‚
â”‚   â€¢ 3 series NMOS (pull-down)                                       â”‚
â”‚   â€¢ 3 parallel PMOS (pull-up)                                       â”‚
â”‚                                                                      â”‚
â”‚   For equivalent pull-down resistance:                              â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                             â”‚
â”‚   3 series NMOS: R_eq = 3 Ã— R_single                               â”‚
â”‚   To match inverter: R_eq should equal R_inverter                  â”‚
â”‚                                                                      â”‚
â”‚   R_inverter = Râ‚€ (with W_n = 1Î¼m)                                 â”‚
â”‚   R_3series = 3Râ‚€ (if each NMOS is W = 1Î¼m)                        â”‚
â”‚                                                                      â”‚
â”‚   To get R_3series = Râ‚€:                                           â”‚
â”‚   Each NMOS needs W_n = 3 Ã— 1Î¼m = 3Î¼m                              â”‚
â”‚                                                                      â”‚
â”‚   For equivalent pull-up resistance:                                â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                 â”‚
â”‚   3 parallel PMOS: R_eq = R_single/3                               â”‚
â”‚   Already faster than inverter, so keep W_p = 2Î¼m each             â”‚
â”‚   (Or reduce to W_p = 2Î¼m for each, total parallel = 2Î¼m/3)        â”‚
â”‚                                                                      â”‚
â”‚   Final Sizing:                                                     â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   NMOS (each of 3): W = 3Î¼m, L = 100nm                      â”‚   â”‚
â”‚   â”‚   PMOS (each of 3): W = 2Î¼m, L = 100nm                      â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â”‚   Note: PMOS could be sized smaller if only matching worst-case    â”‚
â”‚   pull-up. In practice, W_p = 2Î¼m is conservative.                 â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“Š Summary Table

| Concept | Key Points |
|---------|------------|
| W/L Effect | I_D âˆ W/L, R_ON âˆ L/W, C_gate âˆ WÃ—L |
| PMOS/NMOS Ratio | W_P/W_N = Î¼n/Î¼p â‰ˆ 2-3 for symmetry |
| Series Sizing | Multiply W by number of series transistors |
| Parallel Sizing | Keep W same as reference |
| Inverter Chain | Optimal tapering factor f â‰ˆ e â‰ˆ 2.7 |
| NAND Sizing | Series NMOS (WÃ—N), parallel PMOS (W) |
| NOR Sizing | Parallel NMOS (W), series PMOS (WÃ—NÃ—ratio) |
| Trade-off | Larger W: faster but more power/area |

---

## â“ Quick Revision Questions

1. **Why must PMOS be sized larger than NMOS for symmetric inverter operation?**

2. **A 4-input NAND gate uses minimum-size NMOS (W=1Î¼m). What should be the NMOS width for equal pull-down resistance to an inverter?**

3. **Calculate the optimal number of stages to drive a 100Ã— capacitive load using inverter chain.**

4. **Why is a NAND gate generally faster than an equivalent NOR gate?**

5. **For a symmetric inverter with Î¼n/Î¼p = 2.5, if W_N = 2Î¼m, what should W_P be?**

6. **Explain the trade-off between width and area/power in transistor sizing.**

---

## ğŸ”— Navigation

| Previous | Up | Next Unit |
|----------|-------|------|
| â† [Channel Length Modulation](05-channel-length-modulation.md) | [Unit 2 Home](README.md) | [Unit 3: CMOS Inverter â†’](../03-CMOS-Inverter/README.md) |
