# //  ModelSim SE-64 10.2c Jul 18 2013 Linux 3.2.0-4-amd64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
vsim lib_BENCH.bench_register_width_bits
# vsim lib_BENCH.bench_register_width_bits 
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.math_real(body)
# Loading work.bench_register_width_bits(arch)#1
# Loading lib_vhdl.register_width_bits(a)#1
add wave -position insertpoint  \
sim:/bench_register_width_bits/sig_reg_in \
sim:/bench_register_width_bits/sig_reg_out \
sim:/bench_register_width_bits/sig_enable \
sim:/bench_register_width_bits/sig_reset \
sim:/bench_register_width_bits/sig_clk \
sim:/bench_register_width_bits/delay
# ** Warning: (vsim-WLF-5022) WLF summary optimizations disabled.  This will adversely affect wave draw performance.
run
# ** Failure: END OF SIMULATION
#    Time: 50 ns  Iteration: 0  Process: /bench_register_width_bits/line__38 File: register_Generic_Bits_Bench.vhd
# Break in Process line__38 at register_Generic_Bits_Bench.vhd line 56
