Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/mecha/OneDrive/Documents/STUDY/Verilog/new/Testttt_isim_beh.exe -prj C:/Users/mecha/OneDrive/Documents/STUDY/Verilog/new/Testttt_beh.prj work.Testttt work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/mecha/OneDrive/Documents/STUDY/Verilog/new/Mux41.v" into library work
Analyzing Verilog file "C:/Users/mecha/OneDrive/Documents/STUDY/Verilog/new/CounterUD.v" into library work
Analyzing Verilog file "C:/Users/mecha/OneDrive/Documents/STUDY/Verilog/new/Clock_div.v" into library work
Analyzing Verilog file "C:/Users/mecha/OneDrive/Documents/STUDY/Verilog/new/LED_Counter.v" into library work
Analyzing Verilog file "C:/Users/mecha/OneDrive/Documents/STUDY/Verilog/new/Testttt.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module Clock_div
Compiling module Mux41
Compiling module CounterUD
Compiling module LED_Counter
Compiling module Testttt
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: The system cannot find the path specified, "isim\Testttt_isim_beh.exe.sim\libPortability.dll".
Compiled 6 Verilog Units
Built simulation executable C:/Users/mecha/OneDrive/Documents/STUDY/Verilog/new/Testttt_isim_beh.exe
Fuse Memory Usage: 28324 KB
Fuse CPU Usage: 265 ms
