

================================================================
== Vivado HLS Report for 'operator_double_div5'
================================================================
* Date:           Fri Aug 24 14:51:51 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        fir_prj
* Solution:       test
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.839|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|   57|    1|   57|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |                           |                |  Latency  |  Interval | Pipeline|
        |          Instance         |     Module     | min | max | min | max |   Type  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_lut_div5_chunk_fu_157  |lut_div5_chunk  |    2|    2|    2|    2|   none  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     715|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|      -|      20|      39|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     231|
|Register         |        -|      -|     194|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     214|     985|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------+---------+-------+----+----+
    |          Instance         |     Module     | BRAM_18K| DSP48E| FF | LUT|
    +---------------------------+----------------+---------+-------+----+----+
    |grp_lut_div5_chunk_fu_157  |lut_div5_chunk  |        0|      0|  20|  39|
    +---------------------------+----------------+---------+-------+----+----+
    |Total                      |                |        0|      0|  20|  39|
    +---------------------------+----------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |shift_V_1_fu_318_p2               |     +    |      0|  0|   18|           2|          11|
    |xf_V_fu_430_p2                    |     +    |      0|  0|   63|           2|          56|
    |new_exp_V_1_fu_256_p2             |     -    |      0|  0|   18|          11|          11|
    |shift_V_fu_312_p2                 |     -    |      0|  0|   18|           1|          11|
    |ap_block_state20_on_subcall_done  |    and   |      0|  0|    6|           1|           1|
    |sel_tmp4_fu_336_p2                |    and   |      0|  0|    6|           1|           1|
    |sel_tmp8_fu_364_p2                |    and   |      0|  0|    6|           1|           1|
    |icmp4_fu_306_p2                   |   icmp   |      0|  0|   13|          10|           1|
    |icmp_fu_230_p2                    |   icmp   |      0|  0|    8|           2|           1|
    |tmp_1_fu_244_p2                   |   icmp   |      0|  0|   13|          11|           2|
    |tmp_2_fu_250_p2                   |   icmp   |      0|  0|   13|          11|          11|
    |tmp_4_fu_284_p2                   |   icmp   |      0|  0|   13|          11|           1|
    |tmp_5_fu_290_p2                   |   icmp   |      0|  0|   13|          11|          11|
    |r_V_20_fu_406_p2                  |   lshr   |      0|  0|  160|          53|          53|
    |sel_tmp3_demorgan_fu_324_p2       |    or    |      0|  0|    6|           1|           1|
    |tmp_7_fu_270_p2                   |    or    |      0|  0|    6|           1|           1|
    |p_Repl2_1_fu_276_p3               |  select  |      0|  0|   11|           1|          11|
    |p_new_exp_V_1_fu_262_p3           |  select  |      0|  0|    2|           1|           2|
    |shift_V_2_fu_342_p3               |  select  |      0|  0|   11|           1|          11|
    |shift_V_3_fu_350_p3               |  select  |      0|  0|   11|           1|           1|
    |shift_V_4_fu_370_p3               |  select  |      0|  0|   11|           1|          11|
    |shift_V_cast_cast_fu_236_p3       |  select  |      0|  0|    2|           1|           2|
    |xf_V_1_fu_386_p3                  |  select  |      0|  0|   53|           1|          53|
    |xf_V_3_fu_422_p3                  |  select  |      0|  0|   56|           1|          56|
    |r_V_21_fu_416_p2                  |    shl   |      0|  0|  166|          56|          56|
    |sel_tmp3_fu_330_p2                |    xor   |      0|  0|    6|           1|           2|
    |sel_tmp7_fu_358_p2                |    xor   |      0|  0|    6|           1|           2|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |Total                             |          |      0|  0|  715|         196|         381|
    +----------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------------+-----+-----------+-----+-----------+
    |                Name                | LUT | Input Size| Bits| Total Bits|
    +------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                           |  101|         21|    1|         21|
    |ap_phi_mux_p_Repl2_s_phi_fu_151_p4  |    9|          2|   52|        104|
    |grp_lut_div5_chunk_fu_157_d_V       |   97|         20|    3|         60|
    |grp_lut_div5_chunk_fu_157_r_in_V    |   15|          3|    3|          9|
    |p_Repl2_s_reg_148                   |    9|          2|   52|        104|
    +------------------------------------+-----+-----------+-----+-----------+
    |Total                               |  231|         48|  111|        298|
    +------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |  20|   0|   20|          0|
    |d_chunk_V_reg_684                       |   2|   0|    3|          1|
    |grp_lut_div5_chunk_fu_157_ap_start_reg  |   1|   0|    1|          0|
    |p_Repl2_1_reg_679                       |  11|   0|   11|          0|
    |p_Repl2_2_reg_665                       |   1|   0|    1|          0|
    |p_Repl2_s_reg_148                       |  52|   0|   52|          0|
    |p_Result_24_10_i_i_reg_744              |   3|   0|    3|          0|
    |p_Result_24_11_i_i_reg_749              |   3|   0|    3|          0|
    |p_Result_24_12_i_i_reg_754              |   3|   0|    3|          0|
    |p_Result_24_13_i_i_reg_759              |   3|   0|    3|          0|
    |p_Result_24_14_i_i_reg_764              |   3|   0|    3|          0|
    |p_Result_24_15_i_i_reg_769              |   3|   0|    3|          0|
    |p_Result_24_1_i_i_reg_694               |   3|   0|    3|          0|
    |p_Result_24_2_i_i_reg_699               |   3|   0|    3|          0|
    |p_Result_24_3_i_i_reg_704               |   3|   0|    3|          0|
    |p_Result_24_4_i_i_reg_709               |   3|   0|    3|          0|
    |p_Result_24_5_i_i_reg_714               |   3|   0|    3|          0|
    |p_Result_24_6_i_i_reg_719               |   3|   0|    3|          0|
    |p_Result_24_7_i_i_reg_724               |   3|   0|    3|          0|
    |p_Result_24_8_i_i_reg_729               |   3|   0|    3|          0|
    |p_Result_24_9_i_i_reg_734               |   3|   0|    3|          0|
    |p_Result_24_i_i_10_reg_739              |   3|   0|    3|          0|
    |p_Result_24_i_i_reg_689                 |   3|   0|    3|          0|
    |q_chunk_V_10_reg_829                    |   3|   0|    3|          0|
    |q_chunk_V_11_reg_834                    |   3|   0|    3|          0|
    |q_chunk_V_12_reg_839                    |   3|   0|    3|          0|
    |q_chunk_V_13_reg_844                    |   3|   0|    3|          0|
    |q_chunk_V_14_reg_849                    |   3|   0|    3|          0|
    |q_chunk_V_15_reg_854                    |   3|   0|    3|          0|
    |q_chunk_V_16_reg_859                    |   3|   0|    3|          0|
    |q_chunk_V_1_reg_784                     |   3|   0|    3|          0|
    |q_chunk_V_2_reg_789                     |   3|   0|    3|          0|
    |q_chunk_V_3_reg_794                     |   3|   0|    3|          0|
    |q_chunk_V_4_reg_799                     |   3|   0|    3|          0|
    |q_chunk_V_5_reg_804                     |   3|   0|    3|          0|
    |q_chunk_V_6_reg_809                     |   3|   0|    3|          0|
    |q_chunk_V_7_reg_814                     |   3|   0|    3|          0|
    |q_chunk_V_8_reg_819                     |   3|   0|    3|          0|
    |q_chunk_V_9_reg_824                     |   3|   0|    3|          0|
    |reg_185                                 |   3|   0|    3|          0|
    |tmp_10_reg_779                          |   1|   0|    1|          0|
    |tmp_1_reg_675                           |   1|   0|    1|          0|
    |tmp_9_reg_774                           |   3|   0|    3|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 194|   0|  195|          1|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | operator_double_div5 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | operator_double_div5 | return value |
|ap_start   |  in |    1| ap_ctrl_hs | operator_double_div5 | return value |
|ap_done    | out |    1| ap_ctrl_hs | operator_double_div5 | return value |
|ap_idle    | out |    1| ap_ctrl_hs | operator_double_div5 | return value |
|ap_ready   | out |    1| ap_ctrl_hs | operator_double_div5 | return value |
|ap_return  | out |   64| ap_ctrl_hs | operator_double_div5 | return value |
|in_r       |  in |   64|   ap_none  |         in_r         |    scalar    |
+-----------+-----+-----+------------+----------------------+--------------+

