Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Sun Sep 25 23:23:20 2016
| Host         : fpga-iMac running 64-bit elementary OS Freya
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file seven_seg_rtc_timing_summary_routed.rpt -rpx seven_seg_rtc_timing_summary_routed.rpx
| Design       : seven_seg_rtc
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.492        0.000                      0                   55        0.181        0.000                      0                   55        4.500        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.492        0.000                      0                   55        0.181        0.000                      0                   55        4.500        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.492ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.492ns  (required time - arrival time)
  Source:                 counter_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 2.351ns (52.443%)  route 2.132ns (47.557%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 15.138 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.835     5.597    clk_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.419     6.016 r  counter_q_reg[1]/Q
                         net (fo=2, routed)           1.129     7.145    counter_q[1]
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.957 r  counter_q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.957    counter_q_reg[4]_i_2_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.074 r  counter_q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.074    counter_q_reg[8]_i_2_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.191 r  counter_q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.191    counter_q_reg[12]_i_2_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.308 r  counter_q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.308    counter_q_reg[16]_i_2_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.425 r  counter_q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.425    counter_q_reg[20]_i_2_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.740 r  counter_q_reg[24]_i_2/O[3]
                         net (fo=1, routed)           1.003     9.743    counter_q_reg[24]_i_2_n_4
    SLICE_X5Y44          LUT3 (Prop_lut3_I2_O)        0.337    10.080 r  counter_q[24]_i_1/O
                         net (fo=1, routed)           0.000    10.080    counter_d[24]
    SLICE_X5Y44          FDRE                                         r  counter_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.655    15.138    clk_IBUF_BUFG
    SLICE_X5Y44          FDRE                                         r  counter_q_reg[24]/C
                         clock pessimism              0.394    15.532    
                         clock uncertainty           -0.035    15.497    
    SLICE_X5Y44          FDRE (Setup_fdre_C_D)        0.075    15.572    counter_q_reg[24]
  -------------------------------------------------------------------
                         required time                         15.572    
                         arrival time                         -10.080    
  -------------------------------------------------------------------
                         slack                                  5.492    

Slack (MET) :             5.577ns  (required time - arrival time)
  Source:                 counter_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.355ns  (logic 2.445ns (56.141%)  route 1.910ns (43.859%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 15.138 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.835     5.597    clk_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.419     6.016 r  counter_q_reg[1]/Q
                         net (fo=2, routed)           1.129     7.145    counter_q[1]
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.957 r  counter_q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.957    counter_q_reg[4]_i_2_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.074 r  counter_q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.074    counter_q_reg[8]_i_2_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.191 r  counter_q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.191    counter_q_reg[12]_i_2_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.308 r  counter_q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.308    counter_q_reg[16]_i_2_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.425 r  counter_q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.425    counter_q_reg[20]_i_2_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.542 r  counter_q_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.542    counter_q_reg[24]_i_2_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.865 r  counter_q_reg[26]_i_3/O[1]
                         net (fo=1, routed)           0.782     9.647    counter_q_reg[26]_i_3_n_6
    SLICE_X5Y43          LUT3 (Prop_lut3_I2_O)        0.306     9.953 r  counter_q[26]_i_1/O
                         net (fo=1, routed)           0.000     9.953    counter_d[26]
    SLICE_X5Y43          FDRE                                         r  counter_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.655    15.138    clk_IBUF_BUFG
    SLICE_X5Y43          FDRE                                         r  counter_q_reg[26]/C
                         clock pessimism              0.394    15.532    
                         clock uncertainty           -0.035    15.497    
    SLICE_X5Y43          FDRE (Setup_fdre_C_D)        0.032    15.529    counter_q_reg[26]
  -------------------------------------------------------------------
                         required time                         15.529    
                         arrival time                          -9.953    
  -------------------------------------------------------------------
                         slack                                  5.577    

Slack (MET) :             5.650ns  (required time - arrival time)
  Source:                 counter_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.278ns  (logic 2.204ns (51.525%)  route 2.074ns (48.475%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.835     5.597    clk_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.419     6.016 r  counter_q_reg[1]/Q
                         net (fo=2, routed)           1.129     7.145    counter_q[1]
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.957 r  counter_q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.957    counter_q_reg[4]_i_2_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.074 r  counter_q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.074    counter_q_reg[8]_i_2_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.191 r  counter_q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.191    counter_q_reg[12]_i_2_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.308 r  counter_q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.308    counter_q_reg[16]_i_2_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.623 r  counter_q_reg[20]_i_2/O[3]
                         net (fo=1, routed)           0.945     9.568    counter_q_reg[20]_i_2_n_4
    SLICE_X5Y42          LUT3 (Prop_lut3_I2_O)        0.307     9.875 r  counter_q[20]_i_1/O
                         net (fo=1, routed)           0.000     9.875    counter_d[20]
    SLICE_X5Y42          FDRE                                         r  counter_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.654    15.137    clk_IBUF_BUFG
    SLICE_X5Y42          FDRE                                         r  counter_q_reg[20]/C
                         clock pessimism              0.394    15.531    
                         clock uncertainty           -0.035    15.496    
    SLICE_X5Y42          FDRE (Setup_fdre_C_D)        0.029    15.525    counter_q_reg[20]
  -------------------------------------------------------------------
                         required time                         15.525    
                         arrival time                          -9.875    
  -------------------------------------------------------------------
                         slack                                  5.650    

Slack (MET) :             5.656ns  (required time - arrival time)
  Source:                 counter_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 2.211ns (51.240%)  route 2.104ns (48.760%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.835     5.597    clk_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.419     6.016 r  counter_q_reg[1]/Q
                         net (fo=2, routed)           1.129     7.145    counter_q[1]
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.957 r  counter_q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.957    counter_q_reg[4]_i_2_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.074 r  counter_q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.074    counter_q_reg[8]_i_2_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.191 r  counter_q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.191    counter_q_reg[12]_i_2_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.308 r  counter_q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.308    counter_q_reg[16]_i_2_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.631 r  counter_q_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.975     9.606    counter_q_reg[20]_i_2_n_6
    SLICE_X3Y43          LUT3 (Prop_lut3_I2_O)        0.306     9.912 r  counter_q[18]_i_1/O
                         net (fo=1, routed)           0.000     9.912    counter_d[18]
    SLICE_X3Y43          FDRE                                         r  counter_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.656    15.139    clk_IBUF_BUFG
    SLICE_X3Y43          FDRE                                         r  counter_q_reg[18]/C
                         clock pessimism              0.433    15.572    
                         clock uncertainty           -0.035    15.537    
    SLICE_X3Y43          FDRE (Setup_fdre_C_D)        0.031    15.568    counter_q_reg[18]
  -------------------------------------------------------------------
                         required time                         15.568    
                         arrival time                          -9.912    
  -------------------------------------------------------------------
                         slack                                  5.656    

Slack (MET) :             5.745ns  (required time - arrival time)
  Source:                 counter_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.184ns  (logic 2.096ns (50.095%)  route 2.088ns (49.905%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 15.138 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.835     5.597    clk_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.419     6.016 r  counter_q_reg[1]/Q
                         net (fo=2, routed)           1.129     7.145    counter_q[1]
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.957 r  counter_q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.957    counter_q_reg[4]_i_2_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.074 r  counter_q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.074    counter_q_reg[8]_i_2_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.191 r  counter_q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.191    counter_q_reg[12]_i_2_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.308 r  counter_q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.308    counter_q_reg[16]_i_2_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.527 r  counter_q_reg[20]_i_2/O[0]
                         net (fo=1, routed)           0.959     9.486    counter_q_reg[20]_i_2_n_7
    SLICE_X5Y43          LUT3 (Prop_lut3_I2_O)        0.295     9.781 r  counter_q[17]_i_1/O
                         net (fo=1, routed)           0.000     9.781    counter_d[17]
    SLICE_X5Y43          FDRE                                         r  counter_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.655    15.138    clk_IBUF_BUFG
    SLICE_X5Y43          FDRE                                         r  counter_q_reg[17]/C
                         clock pessimism              0.394    15.532    
                         clock uncertainty           -0.035    15.497    
    SLICE_X5Y43          FDRE (Setup_fdre_C_D)        0.029    15.526    counter_q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.526    
                         arrival time                          -9.781    
  -------------------------------------------------------------------
                         slack                                  5.745    

Slack (MET) :             5.756ns  (required time - arrival time)
  Source:                 counter_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.175ns  (logic 2.330ns (55.814%)  route 1.845ns (44.186%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 15.138 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.835     5.597    clk_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.419     6.016 r  counter_q_reg[1]/Q
                         net (fo=2, routed)           1.129     7.145    counter_q[1]
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.957 r  counter_q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.957    counter_q_reg[4]_i_2_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.074 r  counter_q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.074    counter_q_reg[8]_i_2_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.191 r  counter_q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.191    counter_q_reg[12]_i_2_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.308 r  counter_q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.308    counter_q_reg[16]_i_2_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.425 r  counter_q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.425    counter_q_reg[20]_i_2_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.542 r  counter_q_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.542    counter_q_reg[24]_i_2_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.761 r  counter_q_reg[26]_i_3/O[0]
                         net (fo=1, routed)           0.716     9.477    counter_q_reg[26]_i_3_n_7
    SLICE_X5Y43          LUT3 (Prop_lut3_I2_O)        0.295     9.772 r  counter_q[25]_i_1/O
                         net (fo=1, routed)           0.000     9.772    counter_d[25]
    SLICE_X5Y43          FDRE                                         r  counter_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.655    15.138    clk_IBUF_BUFG
    SLICE_X5Y43          FDRE                                         r  counter_q_reg[25]/C
                         clock pessimism              0.394    15.532    
                         clock uncertainty           -0.035    15.497    
    SLICE_X5Y43          FDRE (Setup_fdre_C_D)        0.031    15.528    counter_q_reg[25]
  -------------------------------------------------------------------
                         required time                         15.528    
                         arrival time                          -9.772    
  -------------------------------------------------------------------
                         slack                                  5.756    

Slack (MET) :             5.774ns  (required time - arrival time)
  Source:                 counter_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.201ns  (logic 2.354ns (56.035%)  route 1.847ns (43.965%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 15.138 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.835     5.597    clk_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.419     6.016 r  counter_q_reg[1]/Q
                         net (fo=2, routed)           1.129     7.145    counter_q[1]
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.957 r  counter_q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.957    counter_q_reg[4]_i_2_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.074 r  counter_q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.074    counter_q_reg[8]_i_2_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.191 r  counter_q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.191    counter_q_reg[12]_i_2_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.308 r  counter_q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.308    counter_q_reg[16]_i_2_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.425 r  counter_q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.425    counter_q_reg[20]_i_2_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.748 r  counter_q_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.718     9.466    counter_q_reg[24]_i_2_n_6
    SLICE_X5Y44          LUT3 (Prop_lut3_I2_O)        0.332     9.798 r  counter_q[22]_i_1/O
                         net (fo=1, routed)           0.000     9.798    counter_d[22]
    SLICE_X5Y44          FDRE                                         r  counter_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.655    15.138    clk_IBUF_BUFG
    SLICE_X5Y44          FDRE                                         r  counter_q_reg[22]/C
                         clock pessimism              0.394    15.532    
                         clock uncertainty           -0.035    15.497    
    SLICE_X5Y44          FDRE (Setup_fdre_C_D)        0.075    15.572    counter_q_reg[22]
  -------------------------------------------------------------------
                         required time                         15.572    
                         arrival time                          -9.798    
  -------------------------------------------------------------------
                         slack                                  5.774    

Slack (MET) :             5.795ns  (required time - arrival time)
  Source:                 counter_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.179ns  (logic 2.241ns (53.619%)  route 1.938ns (46.381%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 15.138 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.835     5.597    clk_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.419     6.016 r  counter_q_reg[1]/Q
                         net (fo=2, routed)           1.129     7.145    counter_q[1]
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.957 r  counter_q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.957    counter_q_reg[4]_i_2_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.074 r  counter_q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.074    counter_q_reg[8]_i_2_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.191 r  counter_q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.191    counter_q_reg[12]_i_2_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.308 r  counter_q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.308    counter_q_reg[16]_i_2_n_0
    SLICE_X4Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.425 r  counter_q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.425    counter_q_reg[20]_i_2_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.644 r  counter_q_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.810     9.454    counter_q_reg[24]_i_2_n_7
    SLICE_X5Y44          LUT3 (Prop_lut3_I2_O)        0.323     9.777 r  counter_q[21]_i_1/O
                         net (fo=1, routed)           0.000     9.777    counter_d[21]
    SLICE_X5Y44          FDRE                                         r  counter_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.655    15.138    clk_IBUF_BUFG
    SLICE_X5Y44          FDRE                                         r  counter_q_reg[21]/C
                         clock pessimism              0.394    15.532    
                         clock uncertainty           -0.035    15.497    
    SLICE_X5Y44          FDRE (Setup_fdre_C_D)        0.075    15.572    counter_q_reg[21]
  -------------------------------------------------------------------
                         required time                         15.572    
                         arrival time                          -9.777    
  -------------------------------------------------------------------
                         slack                                  5.795    

Slack (MET) :             5.980ns  (required time - arrival time)
  Source:                 counter_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 2.094ns (51.841%)  route 1.945ns (48.159%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.835     5.597    clk_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.419     6.016 r  counter_q_reg[1]/Q
                         net (fo=2, routed)           1.129     7.145    counter_q[1]
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.957 r  counter_q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.957    counter_q_reg[4]_i_2_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.074 r  counter_q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.074    counter_q_reg[8]_i_2_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.191 r  counter_q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.191    counter_q_reg[12]_i_2_n_0
    SLICE_X4Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.514 r  counter_q_reg[16]_i_2/O[1]
                         net (fo=1, routed)           0.817     9.331    counter_q_reg[16]_i_2_n_6
    SLICE_X2Y44          LUT3 (Prop_lut3_I2_O)        0.306     9.637 r  counter_q[14]_i_1/O
                         net (fo=1, routed)           0.000     9.637    counter_d[14]
    SLICE_X2Y44          FDRE                                         r  counter_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.656    15.139    clk_IBUF_BUFG
    SLICE_X2Y44          FDRE                                         r  counter_q_reg[14]/C
                         clock pessimism              0.436    15.575    
                         clock uncertainty           -0.035    15.540    
    SLICE_X2Y44          FDRE (Setup_fdre_C_D)        0.077    15.617    counter_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.617    
                         arrival time                          -9.637    
  -------------------------------------------------------------------
                         slack                                  5.980    

Slack (MET) :             5.988ns  (required time - arrival time)
  Source:                 counter_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.484ns  (logic 0.966ns (27.730%)  route 2.518ns (72.270%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 15.138 - 10.000 ) 
    Source Clock Delay      (SCD):    5.596ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.834     5.596    clk_IBUF_BUFG
    SLICE_X5Y43          FDRE                                         r  counter_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.419     6.015 f  counter_q_reg[9]/Q
                         net (fo=2, routed)           0.837     6.852    counter_q[9]
    SLICE_X3Y43          LUT4 (Prop_lut4_I3_O)        0.299     7.151 f  counter_q[26]_i_6/O
                         net (fo=1, routed)           0.796     7.947    counter_q[26]_i_6_n_0
    SLICE_X3Y44          LUT6 (Prop_lut6_I2_O)        0.124     8.071 f  counter_q[26]_i_2/O
                         net (fo=31, routed)          0.553     8.625    counter_q[26]_i_2_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I0_O)        0.124     8.749 r  state_q[4]_i_1/O
                         net (fo=4, routed)           0.331     9.080    state_q[4]_i_1_n_0
    SLICE_X1Y41          FDRE                                         r  state_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.655    15.138    clk_IBUF_BUFG
    SLICE_X1Y41          FDRE                                         r  state_q_reg[1]/C
                         clock pessimism              0.394    15.532    
                         clock uncertainty           -0.035    15.497    
    SLICE_X1Y41          FDRE (Setup_fdre_C_R)       -0.429    15.068    state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                          -9.080    
  -------------------------------------------------------------------
                         slack                                  5.988    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 state_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segments_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.190ns (58.543%)  route 0.135ns (41.458%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.622     1.569    clk_IBUF_BUFG
    SLICE_X1Y41          FDRE                                         r  state_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     1.710 r  state_q_reg[3]/Q
                         net (fo=10, routed)          0.135     1.844    state_q[3]
    SLICE_X0Y41          LUT5 (Prop_lut5_I3_O)        0.049     1.893 r  g0_b5/O
                         net (fo=1, routed)           0.000     1.893    g0_b5_n_0
    SLICE_X0Y41          FDRE                                         r  segments_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.892     2.086    clk_IBUF_BUFG
    SLICE_X0Y41          FDRE                                         r  segments_q_reg[5]/C
                         clock pessimism             -0.504     1.582    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)         0.131     1.713    segments_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 state_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segments_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.025%)  route 0.135ns (41.975%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.622     1.569    clk_IBUF_BUFG
    SLICE_X1Y41          FDRE                                         r  state_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     1.710 r  state_q_reg[3]/Q
                         net (fo=10, routed)          0.135     1.844    state_q[3]
    SLICE_X0Y41          LUT5 (Prop_lut5_I3_O)        0.045     1.889 r  g0_b2/O
                         net (fo=1, routed)           0.000     1.889    g0_b2_n_0
    SLICE_X0Y41          FDRE                                         r  segments_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.892     2.086    clk_IBUF_BUFG
    SLICE_X0Y41          FDRE                                         r  segments_q_reg[2]/C
                         clock pessimism             -0.504     1.582    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)         0.121     1.703    segments_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segments_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.189ns (57.028%)  route 0.142ns (42.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.622     1.569    clk_IBUF_BUFG
    SLICE_X1Y41          FDRE                                         r  state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     1.710 f  state_q_reg[1]/Q
                         net (fo=12, routed)          0.142     1.852    state_q[1]
    SLICE_X0Y41          LUT5 (Prop_lut5_I1_O)        0.048     1.900 r  g0_b4/O
                         net (fo=1, routed)           0.000     1.900    g0_b4_n_0
    SLICE_X0Y41          FDRE                                         r  segments_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.892     2.086    clk_IBUF_BUFG
    SLICE_X0Y41          FDRE                                         r  segments_q_reg[4]/C
                         clock pessimism             -0.504     1.582    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)         0.131     1.713    segments_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segments_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.189ns (56.348%)  route 0.146ns (43.652%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.622     1.569    clk_IBUF_BUFG
    SLICE_X1Y41          FDRE                                         r  state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     1.710 r  state_q_reg[1]/Q
                         net (fo=12, routed)          0.146     1.856    state_q[1]
    SLICE_X0Y41          LUT5 (Prop_lut5_I1_O)        0.048     1.904 r  g0_b3/O
                         net (fo=1, routed)           0.000     1.904    g0_b3_n_0
    SLICE_X0Y41          FDRE                                         r  segments_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.892     2.086    clk_IBUF_BUFG
    SLICE_X0Y41          FDRE                                         r  segments_q_reg[3]/C
                         clock pessimism             -0.504     1.582    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)         0.131     1.713    segments_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segments_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.635%)  route 0.142ns (43.365%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.622     1.569    clk_IBUF_BUFG
    SLICE_X1Y41          FDRE                                         r  state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     1.710 r  state_q_reg[1]/Q
                         net (fo=12, routed)          0.142     1.852    state_q[1]
    SLICE_X0Y41          LUT5 (Prop_lut5_I1_O)        0.045     1.897 r  g0_b0/O
                         net (fo=1, routed)           0.000     1.897    g0_b0_n_0
    SLICE_X0Y41          FDRE                                         r  segments_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.892     2.086    clk_IBUF_BUFG
    SLICE_X0Y41          FDRE                                         r  segments_q_reg[0]/C
                         clock pessimism             -0.504     1.582    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)         0.120     1.702    segments_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segments_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.954%)  route 0.146ns (44.046%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.622     1.569    clk_IBUF_BUFG
    SLICE_X1Y41          FDRE                                         r  state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     1.710 r  state_q_reg[1]/Q
                         net (fo=12, routed)          0.146     1.856    state_q[1]
    SLICE_X0Y41          LUT5 (Prop_lut5_I1_O)        0.045     1.901 r  g0_b1/O
                         net (fo=1, routed)           0.000     1.901    g0_b1_n_0
    SLICE_X0Y41          FDRE                                         r  segments_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.892     2.086    clk_IBUF_BUFG
    SLICE_X0Y41          FDRE                                         r  segments_q_reg[1]/C
                         clock pessimism             -0.504     1.582    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)         0.121     1.703    segments_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.227ns (70.198%)  route 0.096ns (29.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.622     1.569    clk_IBUF_BUFG
    SLICE_X1Y41          FDRE                                         r  state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.128     1.697 r  state_q_reg[2]/Q
                         net (fo=11, routed)          0.096     1.793    state_q[2]
    SLICE_X1Y41          LUT6 (Prop_lut6_I3_O)        0.099     1.892 r  state_q[4]_i_3/O
                         net (fo=1, routed)           0.000     1.892    state_q[4]_i_3_n_0
    SLICE_X1Y41          FDRE                                         r  state_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.892     2.086    clk_IBUF_BUFG
    SLICE_X1Y41          FDRE                                         r  state_q_reg[4]/C
                         clock pessimism             -0.517     1.569    
    SLICE_X1Y41          FDRE (Hold_fdre_C_D)         0.092     1.661    state_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 counter_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.189ns (49.317%)  route 0.194ns (50.683%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.623     1.570    clk_IBUF_BUFG
    SLICE_X3Y43          FDRE                                         r  counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.141     1.711 r  counter_q_reg[0]/Q
                         net (fo=32, routed)          0.194     1.905    counter_q[0]
    SLICE_X2Y44          LUT3 (Prop_lut3_I0_O)        0.048     1.953 r  counter_q[15]_i_1/O
                         net (fo=1, routed)           0.000     1.953    counter_d[15]
    SLICE_X2Y44          FDRE                                         r  counter_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.893     2.087    clk_IBUF_BUFG
    SLICE_X2Y44          FDRE                                         r  counter_q_reg[15]/C
                         clock pessimism             -0.501     1.586    
    SLICE_X2Y44          FDRE (Hold_fdre_C_D)         0.131     1.717    counter_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 counter_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.917%)  route 0.194ns (51.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.623     1.570    clk_IBUF_BUFG
    SLICE_X3Y43          FDRE                                         r  counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.141     1.711 r  counter_q_reg[0]/Q
                         net (fo=32, routed)          0.194     1.905    counter_q[0]
    SLICE_X2Y44          LUT3 (Prop_lut3_I0_O)        0.045     1.950 r  counter_q[14]_i_1/O
                         net (fo=1, routed)           0.000     1.950    counter_d[14]
    SLICE_X2Y44          FDRE                                         r  counter_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.893     2.087    clk_IBUF_BUFG
    SLICE_X2Y44          FDRE                                         r  counter_q_reg[14]/C
                         clock pessimism             -0.501     1.586    
    SLICE_X2Y44          FDRE (Hold_fdre_C_D)         0.120     1.706    counter_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 state_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.506%)  route 0.162ns (46.494%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.622     1.569    clk_IBUF_BUFG
    SLICE_X1Y41          FDRE                                         r  state_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     1.710 r  state_q_reg[3]/Q
                         net (fo=10, routed)          0.162     1.871    state_q[3]
    SLICE_X1Y41          LUT6 (Prop_lut6_I0_O)        0.045     1.916 r  state_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.916    state_q[3]_i_1_n_0
    SLICE_X1Y41          FDRE                                         r  state_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.892     2.086    clk_IBUF_BUFG
    SLICE_X1Y41          FDRE                                         r  state_q_reg[3]/C
                         clock pessimism             -0.517     1.569    
    SLICE_X1Y41          FDRE (Hold_fdre_C_D)         0.092     1.661    state_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y43    counter_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y43    counter_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y44    counter_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y44    counter_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y44    counter_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y44    counter_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y44    counter_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y44    counter_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y43    counter_q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y42    counter_q_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y42    counter_q_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y42    counter_q_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y42    counter_q_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43    counter_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43    counter_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y44    counter_q_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y44    counter_q_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y44    counter_q_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43    counter_q_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y44    counter_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y44    counter_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y44    counter_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y43    counter_q_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y43    counter_q_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y44    counter_q_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y44    counter_q_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y44    counter_q_reg[24]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y43    counter_q_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y43    counter_q_reg[26]/C



