
*** Running vivado
    with args -log design_1_hyperspectral_hw_wra_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_hyperspectral_hw_wra_0_0.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_hyperspectral_hw_wra_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/andresitocc99/Documentos/SSEE_Xilinx/Vitis_HLS/Hyperspectral_DataFlow/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top design_1_hyperspectral_hw_wra_0_0 -part xczu3eg-sbva484-1-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25263
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2759.941 ; gain = 133.828 ; free physical = 11171 ; free virtual = 16732
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_hyperspectral_hw_wra_0_0' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ip/design_1_hyperspectral_hw_wra_0_0_2/synth/design_1_hyperspectral_hw_wra_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'hyperspectral_hw_wrapped' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped.v:10]
INFO: [Synth 8-6157] synthesizing module 'hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W' (0#1) [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'hyperspectral_hw_wrapped_ref_pixel_V_RAM_AUTO_1R1W' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_ref_pixel_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'hyperspectral_hw_wrapped_ref_pixel_V_RAM_AUTO_1R1W' (0#1) [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_ref_pixel_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'hyperspectral_hw_wrapped_flow_control_loop_pipe_sequential_init' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hyperspectral_hw_wrapped_flow_control_loop_pipe_sequential_init' (0#1) [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1' (0#1) [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_L1' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_L1.v:10]
INFO: [Synth 8-6157] synthesizing module 'hyperspectral_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'hyperspectral_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/ip/hyperspectral_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'hyperspectral_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip' (0#1) [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/ip/hyperspectral_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'hyperspectral_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1' (0#1) [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'hyperspectral_hw_wrapped_sitofp_64s_32_4_no_dsp_1' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_sitofp_64s_32_4_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'hyperspectral_hw_wrapped_sitofp_64s_32_4_no_dsp_1_ip' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/ip/hyperspectral_hw_wrapped_sitofp_64s_32_4_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'hyperspectral_hw_wrapped_sitofp_64s_32_4_no_dsp_1_ip' (0#1) [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/ip/hyperspectral_hw_wrapped_sitofp_64s_32_4_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'hyperspectral_hw_wrapped_sitofp_64s_32_4_no_dsp_1' (0#1) [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_sitofp_64s_32_4_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'hyperspectral_hw_wrapped_fcmp_32ns_32ns_1_2_no_dsp_1' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_fcmp_32ns_32ns_1_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'hyperspectral_hw_wrapped_fcmp_32ns_32ns_1_2_no_dsp_1_ip' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/ip/hyperspectral_hw_wrapped_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'hyperspectral_hw_wrapped_fcmp_32ns_32ns_1_2_no_dsp_1_ip' (0#1) [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/ip/hyperspectral_hw_wrapped_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'hyperspectral_hw_wrapped_fcmp_32ns_32ns_1_2_no_dsp_1' (0#1) [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_fcmp_32ns_32ns_1_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/ip/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip' (0#1) [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/ip/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1' (0#1) [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0' (0#1) [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1' (0#1) [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:32]
INFO: [Synth 8-6155] done synthesizing module 'hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_L1' (0#1) [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_L1.v:10]
INFO: [Synth 8-6157] synthesizing module 'hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'hyperspectral_hw_wrapped_mux_1798_32_1_1' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mux_1798_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hyperspectral_hw_wrapped_mux_1798_32_1_1' (0#1) [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mux_1798_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2' (0#1) [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'hyperspectral_hw_wrapped_CONTROL_BUS_s_axi' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_CONTROL_BUS_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_CONTROL_BUS_s_axi.v:193]
INFO: [Synth 8-6155] done synthesizing module 'hyperspectral_hw_wrapped_CONTROL_BUS_s_axi' (0#1) [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_CONTROL_BUS_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'hyperspectral_hw_wrapped_regslice_both' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hyperspectral_hw_wrapped_regslice_both' (0#1) [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'hyperspectral_hw_wrapped_regslice_both__parameterized0' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hyperspectral_hw_wrapped_regslice_both__parameterized0' (0#1) [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'hyperspectral_hw_wrapped_regslice_both__parameterized1' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hyperspectral_hw_wrapped_regslice_both__parameterized1' (0#1) [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'hyperspectral_hw_wrapped_regslice_both__parameterized2' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hyperspectral_hw_wrapped_regslice_both__parameterized2' (0#1) [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hyperspectral_hw_wrapped' (0#1) [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_hyperspectral_hw_wra_0_0' (0#1) [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ip/design_1_hyperspectral_hw_wra_0_0_2/synth/design_1_hyperspectral_hw_wra_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_CONTROL_BUS_s_axi.v:250]
WARNING: [Synth 8-7129] Port WDATA[31] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[15] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[14] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[13] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[12] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[11] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[10] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[9] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[8] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[6] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[5] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[4] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[3] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[2] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[3] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[2] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[1] in module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized170 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized170 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized170 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized170 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized170 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[11] in module carry_chain__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NORMALIZE[1] in module flt_round_bit__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIXED_POINT in module flt_round_bit__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIX_MANT_SIGN in module flt_round_bit__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_bit__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized150 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized150 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized150 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized150 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized150 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[7] in module renorm_and_round_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[6] in module renorm_and_round_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[5] in module renorm_and_round_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[4] in module renorm_and_round_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[3] in module renorm_and_round_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[2] in module renorm_and_round_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[1] in module renorm_and_round_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[0] in module renorm_and_round_logic__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_INC_IN in module renorm_and_round_logic__parameterized0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3034.723 ; gain = 408.609 ; free physical = 10981 ; free virtual = 16662
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 3052.535 ; gain = 426.422 ; free physical = 10982 ; free virtual = 16664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 3052.535 ; gain = 426.422 ; free physical = 10982 ; free virtual = 16664
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3058.473 ; gain = 0.000 ; free physical = 10833 ; free virtual = 16529
INFO: [Netlist 29-17] Analyzing 1255 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ip/design_1_hyperspectral_hw_wra_0_0_2/constraints/hyperspectral_hw_wrapped_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ip/design_1_hyperspectral_hw_wra_0_0_2/constraints/hyperspectral_hw_wrapped_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.runs/design_1_hyperspectral_hw_wra_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.runs/design_1_hyperspectral_hw_wra_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3229.285 ; gain = 0.000 ; free physical = 10650 ; free virtual = 16333
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances
  FDE => FDRE: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3229.285 ; gain = 0.000 ; free physical = 10869 ; free virtual = 16552
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3229.285 ; gain = 603.172 ; free physical = 11171 ; free virtual = 16905
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3229.285 ; gain = 603.172 ; free physical = 11171 ; free virtual = 16905
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.runs/design_1_hyperspectral_hw_wra_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 3229.285 ; gain = 603.172 ; free physical = 11171 ; free virtual = 16905
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'hyperspectral_hw_wrapped_CONTROL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'hyperspectral_hw_wrapped_CONTROL_BUS_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped_pixels_RAM_AUTO_1R1W:/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "hyperspectral_hw_wrapped_ref_pixel_V_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-3971] The signal "hyperspectral_hw_wrapped_ref_pixel_V_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'hyperspectral_hw_wrapped_CONTROL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'hyperspectral_hw_wrapped_CONTROL_BUS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 3229.285 ; gain = 603.172 ; free physical = 11076 ; free virtual = 16837
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/fadd_32ns_32ns_32_5_full_dsp_1_U9/hyperspectral_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/fadd_32ns_32ns_32_5_full_dsp_1_U9/hyperspectral_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/fadd_32ns_32ns_32_5_full_dsp_1_U9/hyperspectral_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/fadd_32ns_32ns_32_5_full_dsp_1_U9/hyperspectral_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/fadd_32ns_32ns_32_5_full_dsp_1_U9/hyperspectral_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/fadd_32ns_32ns_32_5_full_dsp_1_U9/hyperspectral_hw_wrapped_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/sitofp_64s_32_4_no_dsp_1_U10/hyperspectral_hw_wrapped_sitofp_64s_32_4_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/sitofp_64s_32_4_no_dsp_1_U10/hyperspectral_hw_wrapped_sitofp_64s_32_4_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/sitofp_64s_32_4_no_dsp_1_U10/hyperspectral_hw_wrapped_sitofp_64s_32_4_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/sitofp_64s_32_4_no_dsp_1_U10/hyperspectral_hw_wrapped_sitofp_64s_32_4_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/sitofp_64s_32_4_no_dsp_1_U10/hyperspectral_hw_wrapped_sitofp_64s_32_4_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized27) to 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/sitofp_64s_32_4_no_dsp_1_U10/hyperspectral_hw_wrapped_sitofp_64s_32_4_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/sitofp_64s_32_4_no_dsp_1_U10/hyperspectral_hw_wrapped_sitofp_64s_32_4_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized27) to 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/sitofp_64s_32_4_no_dsp_1_U10/hyperspectral_hw_wrapped_sitofp_64s_32_4_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/sitofp_64s_32_4_no_dsp_1_U10/hyperspectral_hw_wrapped_sitofp_64s_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/sitofp_64s_32_4_no_dsp_1_U10/hyperspectral_hw_wrapped_sitofp_64s_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/sitofp_64s_32_4_no_dsp_1_U10/hyperspectral_hw_wrapped_sitofp_64s_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/sitofp_64s_32_4_no_dsp_1_U10/hyperspectral_hw_wrapped_sitofp_64s_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/sitofp_64s_32_4_no_dsp_1_U10/hyperspectral_hw_wrapped_sitofp_64s_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/sitofp_64s_32_4_no_dsp_1_U10/hyperspectral_hw_wrapped_sitofp_64s_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/sitofp_64s_32_4_no_dsp_1_U10/hyperspectral_hw_wrapped_sitofp_64s_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/sitofp_64s_32_4_no_dsp_1_U10/hyperspectral_hw_wrapped_sitofp_64s_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/sitofp_64s_32_4_no_dsp_1_U10/hyperspectral_hw_wrapped_sitofp_64s_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/sitofp_64s_32_4_no_dsp_1_U10/hyperspectral_hw_wrapped_sitofp_64s_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/fcmp_32ns_32ns_1_2_no_dsp_1_U11/hyperspectral_hw_wrapped_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/fcmp_32ns_32ns_1_2_no_dsp_1_U11/hyperspectral_hw_wrapped_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/fcmp_32ns_32ns_1_2_no_dsp_1_U11/hyperspectral_hw_wrapped_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/fcmp_32ns_32ns_1_2_no_dsp_1_U11/hyperspectral_hw_wrapped_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/fcmp_32ns_32ns_1_2_no_dsp_1_U11/hyperspectral_hw_wrapped_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/fcmp_32ns_32ns_1_2_no_dsp_1_U11/hyperspectral_hw_wrapped_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/fcmp_32ns_32ns_1_2_no_dsp_1_U11/hyperspectral_hw_wrapped_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/fcmp_32ns_32ns_1_2_no_dsp_1_U11/hyperspectral_hw_wrapped_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/fsqrt_32ns_32ns_32_10_no_dsp_1_U12/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/fsqrt_32ns_32ns_32_10_no_dsp_1_U12/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/fsqrt_32ns_32ns_32_10_no_dsp_1_U12/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/fsqrt_32ns_32ns_32_10_no_dsp_1_U12/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/fsqrt_32ns_32ns_32_10_no_dsp_1_U12/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized27) to 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/fsqrt_32ns_32ns_32_10_no_dsp_1_U12/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/fsqrt_32ns_32ns_32_10_no_dsp_1_U12/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized27) to 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/fsqrt_32ns_32ns_32_10_no_dsp_1_U12/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/fsqrt_32ns_32ns_32_10_no_dsp_1_U12/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/fsqrt_32ns_32ns_32_10_no_dsp_1_U12/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/fsqrt_32ns_32ns_32_10_no_dsp_1_U12/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/fsqrt_32ns_32ns_32_10_no_dsp_1_U12/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/fsqrt_32ns_32ns_32_10_no_dsp_1_U12/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/fsqrt_32ns_32ns_32_10_no_dsp_1_U12/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/fsqrt_32ns_32ns_32_10_no_dsp_1_U12/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_hyperspectral_hw_wrapped_Pipeline_L1_fu_2672/fsqrt_32ns_32ns_32_10_no_dsp_1_U12/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U29/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U29/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U30/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U30/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U53/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U53/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U54/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U54/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U87/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U87/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U88/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U88/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U89/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U89/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U90/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U90/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U103/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U103/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U104/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U104/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U107/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U107/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U108/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U108/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U111/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U111/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U112/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U112/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U122/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U122/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U123/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U123/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U124/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U124/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U165/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U165/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U166/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U166/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U173/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U173/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U174/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U174/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U165/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U165/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U165/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U165/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U165/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U165/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U165/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U165/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U165/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U165/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U165/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U166/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U166/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U166/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U166/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U166/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U166/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U166/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U166/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U166/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U166/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U166/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U122/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U122/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U122/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U122/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U122/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U122/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U122/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U122/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U122/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U122/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U122/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U123/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U123/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U123/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U123/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U123/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U123/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U123/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U123/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U123/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U123/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U123/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U124/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U124/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U124/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U124/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U124/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U124/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U124/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U124/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U124/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U124/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U124/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U111/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U111/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U111/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U111/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U111/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U111/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U111/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U111/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U111/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U111/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U111/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U112/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U112/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U112/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U112/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U112/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U112/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U112/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U112/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U112/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U112/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U112/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U173/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U173/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U173/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U173/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U173/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U173/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U173/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U173/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U173/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U173/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U173/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U174/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U174/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U174/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U174/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U174/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U174/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U174/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U174/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U174/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U174/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U174/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U107/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U107/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U107/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U107/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U107/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U107/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U107/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U107/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U107/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U107/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U107/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U108/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U108/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U108/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U108/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U108/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U108/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U108/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U108/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U108/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U108/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U108/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U103/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U103/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U103/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U103/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U103/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U103/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U103/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U103/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U103/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U103/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U103/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U104/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U104/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U104/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U104/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U104/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U104/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U104/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U104/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U104/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U104/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U104/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U89/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U89/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U89/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U89/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U89/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U89/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U89/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U89/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U89/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U89/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U89/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U90/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U90/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U90/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U90/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U90/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U90/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U90/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U90/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U90/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U90/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U90/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U29/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U29/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U29/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U29/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U29/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U29/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U29/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U29/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U29/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U29/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U29/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U30/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U30/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U30/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U30/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U30/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U30/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U30/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U30/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U30/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U30/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U30/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U87/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U87/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U87/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U87/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U87/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U87/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U87/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U87/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U87/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U87/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U87/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U88/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U88/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U88/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U88/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U88/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U88/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U88/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U88/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U88/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U88/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U88/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U53/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U53/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U53/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U53/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U53/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U53/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U53/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U53/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U53/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U53/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U53/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U54/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U54/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U54/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U54/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U54/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U54/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U54/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U54/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U54/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U54/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U54/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[62]' (FDE) to 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[61]' (FDE) to 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[60]' (FDE) to 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[59]' (FDE) to 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[58]' (FDE) to 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[57]' (FDE) to 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[56]' (FDE) to 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[55]' (FDE) to 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[54]' (FDE) to 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[53]' (FDE) to 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[52]' (FDE) to 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[51]' (FDE) to 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[50]' (FDE) to 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[49]' (FDE) to 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[48]' (FDE) to 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[47]' (FDE) to 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[46]' (FDE) to 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[45]' (FDE) to 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[44]' (FDE) to 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[43]' (FDE) to 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[42]' (FDE) to 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[41]' (FDE) to 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[40]' (FDE) to 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[39]' (FDE) to 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[38]' (FDE) to 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[37]' (FDE) to 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[36]' (FDE) to 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[35]' (FDE) to 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[34]' (FDE) to 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[33]' (FDE) to 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[63]'
INFO: [Synth 8-3886] merging instance 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[32]' (FDE) to 'sitofp_64s_32_4_no_dsp_1_U10/din0_buf1_reg[63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sitofp_64s_32_4_no_dsp_1_U10/\hyperspectral_hw_wrapped_sitofp_64s_32_4_no_dsp_1_ip_u/inst /i_synth/\FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].DIST_OVER_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3886] merging instance 'min_pixel_index_j_fu_818_reg[10]' (FDRE) to 'min_pixel_index_j_fu_818_reg[11]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_j_fu_818_reg[11]' (FDRE) to 'min_pixel_index_j_fu_818_reg[12]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_j_fu_818_reg[12]' (FDRE) to 'min_pixel_index_j_fu_818_reg[13]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_j_fu_818_reg[13]' (FDRE) to 'min_pixel_index_j_fu_818_reg[14]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_j_fu_818_reg[14]' (FDRE) to 'min_pixel_index_j_fu_818_reg[15]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_j_fu_818_reg[15]' (FDRE) to 'min_pixel_index_j_fu_818_reg[16]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_j_fu_818_reg[16]' (FDRE) to 'min_pixel_index_j_fu_818_reg[17]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_j_fu_818_reg[17]' (FDRE) to 'min_pixel_index_j_fu_818_reg[18]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_j_fu_818_reg[18]' (FDRE) to 'min_pixel_index_j_fu_818_reg[19]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_j_fu_818_reg[19]' (FDRE) to 'min_pixel_index_j_fu_818_reg[20]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_j_fu_818_reg[20]' (FDRE) to 'min_pixel_index_j_fu_818_reg[21]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_j_fu_818_reg[21]' (FDRE) to 'min_pixel_index_j_fu_818_reg[22]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_j_fu_818_reg[22]' (FDRE) to 'min_pixel_index_j_fu_818_reg[23]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_j_fu_818_reg[23]' (FDRE) to 'min_pixel_index_j_fu_818_reg[24]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_j_fu_818_reg[24]' (FDRE) to 'min_pixel_index_j_fu_818_reg[25]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_j_fu_818_reg[25]' (FDRE) to 'min_pixel_index_j_fu_818_reg[26]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_j_fu_818_reg[26]' (FDRE) to 'min_pixel_index_j_fu_818_reg[27]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_j_fu_818_reg[27]' (FDRE) to 'min_pixel_index_j_fu_818_reg[28]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_j_fu_818_reg[28]' (FDRE) to 'min_pixel_index_j_fu_818_reg[29]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_j_fu_818_reg[29]' (FDRE) to 'min_pixel_index_j_fu_818_reg[30]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_j_fu_818_reg[30]' (FDRE) to 'min_pixel_index_j_fu_818_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\min_pixel_index_j_fu_818_reg[31] )
INFO: [Synth 8-3886] merging instance 'min_pixel_index_i_fu_822_reg[1]' (FDRE) to 'min_pixel_index_i_fu_822_reg[2]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_i_fu_822_reg[2]' (FDRE) to 'min_pixel_index_i_fu_822_reg[3]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_i_fu_822_reg[3]' (FDRE) to 'min_pixel_index_i_fu_822_reg[4]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_i_fu_822_reg[4]' (FDRE) to 'min_pixel_index_i_fu_822_reg[5]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_i_fu_822_reg[5]' (FDRE) to 'min_pixel_index_i_fu_822_reg[6]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_i_fu_822_reg[6]' (FDRE) to 'min_pixel_index_i_fu_822_reg[7]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_i_fu_822_reg[7]' (FDRE) to 'min_pixel_index_i_fu_822_reg[8]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_i_fu_822_reg[8]' (FDRE) to 'min_pixel_index_i_fu_822_reg[9]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_i_fu_822_reg[9]' (FDRE) to 'min_pixel_index_i_fu_822_reg[10]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_i_fu_822_reg[10]' (FDRE) to 'min_pixel_index_i_fu_822_reg[11]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_i_fu_822_reg[11]' (FDRE) to 'min_pixel_index_i_fu_822_reg[12]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_i_fu_822_reg[12]' (FDRE) to 'min_pixel_index_i_fu_822_reg[13]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_i_fu_822_reg[13]' (FDRE) to 'min_pixel_index_i_fu_822_reg[14]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_i_fu_822_reg[14]' (FDRE) to 'min_pixel_index_i_fu_822_reg[15]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_i_fu_822_reg[15]' (FDRE) to 'min_pixel_index_i_fu_822_reg[16]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_i_fu_822_reg[16]' (FDRE) to 'min_pixel_index_i_fu_822_reg[17]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_i_fu_822_reg[17]' (FDRE) to 'min_pixel_index_i_fu_822_reg[18]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_i_fu_822_reg[18]' (FDRE) to 'min_pixel_index_i_fu_822_reg[19]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_i_fu_822_reg[19]' (FDRE) to 'min_pixel_index_i_fu_822_reg[20]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_i_fu_822_reg[20]' (FDRE) to 'min_pixel_index_i_fu_822_reg[21]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_i_fu_822_reg[21]' (FDRE) to 'min_pixel_index_i_fu_822_reg[22]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_i_fu_822_reg[22]' (FDRE) to 'min_pixel_index_i_fu_822_reg[23]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_i_fu_822_reg[23]' (FDRE) to 'min_pixel_index_i_fu_822_reg[24]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_i_fu_822_reg[24]' (FDRE) to 'min_pixel_index_i_fu_822_reg[25]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_i_fu_822_reg[25]' (FDRE) to 'min_pixel_index_i_fu_822_reg[26]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_i_fu_822_reg[26]' (FDRE) to 'min_pixel_index_i_fu_822_reg[27]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_i_fu_822_reg[27]' (FDRE) to 'min_pixel_index_i_fu_822_reg[28]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_i_fu_822_reg[28]' (FDRE) to 'min_pixel_index_i_fu_822_reg[29]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_i_fu_822_reg[29]' (FDRE) to 'min_pixel_index_i_fu_822_reg[30]'
INFO: [Synth 8-3886] merging instance 'min_pixel_index_i_fu_822_reg[30]' (FDRE) to 'min_pixel_index_i_fu_822_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\min_pixel_index_i_fu_822_reg[31] )
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U40/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U40/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U39/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U39/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U39/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U39/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U39/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U39/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U39/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U39/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U39/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U39/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U39/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U39/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U39/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U40/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U40/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U40/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U40/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U40/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U40/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U40/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U40/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U40/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U40/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U40/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
INFO: [Synth 8-3936] Found unconnected internal register 'SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[11].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '4' to '3' bits. [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[7].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[3].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '20' to '19' bits. [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/Q_MANT_LP_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '23' bits. [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U188/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U188/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U187/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U187/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U172/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U172/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U171/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U171/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U170/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U170/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U169/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U169/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U162/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U162/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U161/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U161/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U158/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U158/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U157/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U157/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U132/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U132/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U131/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U131/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U110/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U110/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U109/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U109/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U96/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U96/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U95/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U95/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U60/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U60/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U59/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U59/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U34/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U34/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U33/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U33/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U32/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U32/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U31/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U31/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U187/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U187/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U187/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U187/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U187/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U187/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U187/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U187/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U187/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U187/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U187/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U188/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U188/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U188/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U188/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U188/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U188/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U188/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U188/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U188/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U188/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U188/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U171/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U171/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U171/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U171/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U171/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U171/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U171/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U171/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U171/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U171/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U171/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U172/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U172/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U172/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U172/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U172/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U172/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U172/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U172/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U172/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U172/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U172/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U169/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U169/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U169/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U169/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U169/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U169/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U169/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U169/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U169/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U169/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U169/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U170/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U170/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U170/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U170/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U170/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U170/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U170/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U170/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U170/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U170/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U170/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U161/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U161/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U161/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U161/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U161/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U161/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U161/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U161/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U161/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U161/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U161/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U162/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U162/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U162/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U162/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U162/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U162/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U162/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U162/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U162/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U162/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U162/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U157/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U157/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U157/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U157/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U157/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U157/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U157/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U157/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U157/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U157/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U157/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U158/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U158/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U158/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U158/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U158/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U158/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U158/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U158/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U158/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U158/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U158/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U131/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U131/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U131/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U131/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U131/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U131/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U131/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U131/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U131/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U131/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U131/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U132/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U132/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U132/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U132/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U132/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U132/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U132/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U132/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U132/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U132/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U132/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U109/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U109/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U109/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U109/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U109/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U109/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U109/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U109/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U109/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U109/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U109/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U110/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U110/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U110/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U110/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U110/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U110/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U110/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U110/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U110/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U110/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U110/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U95/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U95/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U95/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U95/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U95/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U95/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U95/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U95/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U95/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U95/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U95/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U96/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U96/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U96/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U96/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U96/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U96/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U96/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U96/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U96/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U96/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U96/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U59/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U59/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U59/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U59/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U59/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U59/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U59/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U59/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U59/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U59/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U59/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U60/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U60/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U60/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U60/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U60/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U60/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U60/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U60/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U60/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U60/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U60/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U33/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U33/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U33/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U33/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U33/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U33/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U33/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U33/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U33/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U33/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U33/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U34/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U34/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U34/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U34/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U34/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U34/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U34/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U34/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U34/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U34/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U34/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U31/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U31/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U31/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U31/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U31/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U31/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U31/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U31/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U31/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U31/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U31/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U32/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U32/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U32/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U32/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U32/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U32/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U32/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U32/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U32/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U32/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U32/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U19/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U19/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U19/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U19/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U19/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U19/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U19/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U19/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U19/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U19/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U19/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U20/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U20/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U20/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U20/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U20/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U20/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U20/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U20/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U20/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U20/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U20/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'fsqrt_32ns_32ns_32_10_no_dsp_1_U12/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[3].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'fsqrt_32ns_32ns_32_10_no_dsp_1_U12/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[3].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'fsqrt_32ns_32ns_32_10_no_dsp_1_U12/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[3].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'fsqrt_32ns_32ns_32_10_no_dsp_1_U12/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'fsqrt_32ns_32ns_32_10_no_dsp_1_U12/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'fsqrt_32ns_32ns_32_10_no_dsp_1_U12/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fsqrt_32ns_32ns_32_10_no_dsp_1_U12/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3886] merging instance 'fsqrt_32ns_32ns_32_10_no_dsp_1_U12/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[7].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'fsqrt_32ns_32ns_32_10_no_dsp_1_U12/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[7].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'fsqrt_32ns_32ns_32_10_no_dsp_1_U12/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[7].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'fsqrt_32ns_32ns_32_10_no_dsp_1_U12/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[7].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'fsqrt_32ns_32ns_32_10_no_dsp_1_U12/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[7].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'fsqrt_32ns_32ns_32_10_no_dsp_1_U12/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[7].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'fsqrt_32ns_32ns_32_10_no_dsp_1_U12/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[7].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[7]' (FDE) to 'fsqrt_32ns_32ns_32_10_no_dsp_1_U12/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'fsqrt_32ns_32ns_32_10_no_dsp_1_U12/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[11].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'fsqrt_32ns_32ns_32_10_no_dsp_1_U12/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[11].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'fsqrt_32ns_32ns_32_10_no_dsp_1_U12/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[12]' (FDE) to 'fsqrt_32ns_32ns_32_10_no_dsp_1_U12/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[11].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'fsqrt_32ns_32ns_32_10_no_dsp_1_U12/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[11].MA_DEL.MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'fsqrt_32ns_32ns_32_10_no_dsp_1_U12/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'fsqrt_32ns_32ns_32_10_no_dsp_1_U12/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[15].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[16]' (FDE) to 'fsqrt_32ns_32ns_32_10_no_dsp_1_U12/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[15].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[15]'
INFO: [Synth 8-3886] merging instance 'fsqrt_32ns_32ns_32_10_no_dsp_1_U12/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[19].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[20]' (FDE) to 'fsqrt_32ns_32ns_32_10_no_dsp_1_U12/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[19].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[19]'
INFO: [Synth 8-3886] merging instance 'fsqrt_32ns_32ns_32_10_no_dsp_1_U12/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[24]' (FDE) to 'fsqrt_32ns_32ns_32_10_no_dsp_1_U12/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]'
INFO: [Synth 8-3886] merging instance 'fcmp_32ns_32ns_1_2_no_dsp_1_U11/opcode_buf1_reg[3]' (FDE) to 'fcmp_32ns_32ns_1_2_no_dsp_1_U11/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'fcmp_32ns_32ns_1_2_no_dsp_1_U11/opcode_buf1_reg[1]' (FDE) to 'fcmp_32ns_32ns_1_2_no_dsp_1_U11/opcode_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'fcmp_32ns_32ns_1_2_no_dsp_1_U11/opcode_buf1_reg[0]' (FDE) to 'fcmp_32ns_32ns_1_2_no_dsp_1_U11/opcode_buf1_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\fcmp_32ns_32ns_1_2_no_dsp_1_U11/opcode_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fcmp_32ns_32ns_1_2_no_dsp_1_U11/opcode_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln63_cast_reg_10951_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fsqrt_32ns_32ns_32_10_no_dsp_1_U12/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3886] merging instance 'fsqrt_32ns_32ns_32_10_no_dsp_1_U12/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[11]' (FDE) to 'fsqrt_32ns_32ns_32_10_no_dsp_1_U12/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fsqrt_32ns_32ns_32_10_no_dsp_1_U12/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3886] merging instance 'fsqrt_32ns_32ns_32_10_no_dsp_1_U12/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[15].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[15]' (FDE) to 'fsqrt_32ns_32ns_32_10_no_dsp_1_U12/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fsqrt_32ns_32ns_32_10_no_dsp_1_U12/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fsqrt_32ns_32ns_32_10_no_dsp_1_U12/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fsqrt_32ns_32ns_32_10_no_dsp_1_U12/hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1_ip_u/inst /i_synth/\SQRT_OP.SPD.OP/i_mant_calc.MANT_SQRT/RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U186/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U186/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U185/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U185/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U168/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U168/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U167/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U167/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U156/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U156/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U155/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U155/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U152/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U152/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U151/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U151/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U148/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U148/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U147/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U147/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U146/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U146/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U145/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U145/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U144/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U144/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U143/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U143/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U142/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U142/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U141/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U141/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U136/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U136/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U135/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U135/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U134/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U134/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U133/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U133/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U130/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U130/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U129/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U129/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U120/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U120/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U119/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U119/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U114/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U114/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U113/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U113/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U106/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U106/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U105/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U105/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U102/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U102/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U101/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U101/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U94/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U94/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U93/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U93/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U86/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U86/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U85/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U85/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U84/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U84/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U83/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U83/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U82/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U82/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U81/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U81/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U80/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U80/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U79/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U79/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U78/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U78/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U77/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U77/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U74/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U74/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U73/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U73/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U70/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U70/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U69/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U69/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U66/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U66/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U65/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U65/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U64/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U64/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U63/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U63/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U62/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U62/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U61/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U61/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U58/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U58/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U57/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U57/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Synth 8-4471] merging register 'mul_mul_17s_17s_32_4_1_U56/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/a_reg_reg[16:0]' into 'mul_mul_17s_17s_32_4_1_U56/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg[16:0]' [/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.gen/sources_1/bd/design_1/ipshared/98e1/hdl/verilog/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v:21]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U185/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U185/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U185/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U185/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U185/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U185/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U185/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U185/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U185/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U185/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U185/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U186/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U186/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U186/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U186/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U186/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U186/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U186/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U186/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U186/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U186/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U186/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U167/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U167/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U167/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U167/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U167/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U167/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U167/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U167/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U167/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U167/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U167/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U168/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U168/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U168/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U168/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U168/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U168/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U168/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U168/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U168/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U168/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U168/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U155/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U155/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U155/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U155/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U155/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U155/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U155/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U155/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U155/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U155/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U155/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U156/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U156/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U156/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U156/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U156/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U156/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U156/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U156/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U156/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U156/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U156/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U151/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U151/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U151/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U151/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U151/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U151/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U151/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U151/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U151/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U151/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U151/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U152/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U152/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U152/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U152/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U152/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U152/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U152/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U152/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U152/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U152/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U152/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U147/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U147/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U147/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U147/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U147/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U147/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U147/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U147/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U147/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U147/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U147/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U148/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U148/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U148/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U148/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U148/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U148/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U148/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U148/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U148/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U148/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U148/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U145/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U145/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U145/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U145/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U145/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U145/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U145/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U145/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U145/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U145/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U145/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U146/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U146/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U146/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U146/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U146/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U146/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U146/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U146/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U146/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U146/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U146/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U143/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U143/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U143/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U143/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U143/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U143/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U143/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U143/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U143/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U143/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U143/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U144/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U144/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U144/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U144/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U144/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U144/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U144/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U144/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U144/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U144/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U144/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U141/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U141/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U141/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U141/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U141/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U141/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U141/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U141/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U141/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U141/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U141/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U142/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U142/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U142/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U142/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U142/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U142/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U142/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U142/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U142/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U142/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U142/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U135/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U135/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U135/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U135/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U135/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U135/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U135/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U135/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U135/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U135/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U135/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U136/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U136/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U136/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U136/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U136/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U136/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U136/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U136/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U136/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U136/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U136/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U133/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U133/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U133/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U133/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U133/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U133/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U133/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U133/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U133/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U133/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U133/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U134/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U134/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U134/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U134/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U134/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U134/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U134/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U134/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U134/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U134/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U134/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U129/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U129/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U129/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U129/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U129/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U129/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U129/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U129/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U129/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U129/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U129/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U130/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U130/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U130/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U130/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U130/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U130/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U130/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U130/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U130/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U130/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U130/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U119/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U119/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U119/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U119/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U119/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U119/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U119/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U119/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U119/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U119/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U119/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U120/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U120/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U120/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U120/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U120/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U120/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U120/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U120/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U120/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U120/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U120/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U113/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U113/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U113/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U113/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U113/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U113/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U113/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U113/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U113/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U113/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U113/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U114/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U114/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U114/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U114/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U114/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U114/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U114/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U114/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U114/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U114/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U114/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U105/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U105/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U105/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U105/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U105/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U105/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U105/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U105/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U105/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U105/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U105/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U106/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U106/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U106/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U106/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U106/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U106/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U106/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U106/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U106/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U106/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U106/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U101/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U101/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U101/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U101/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U101/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U101/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U101/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U101/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U101/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U101/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U101/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U102/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U102/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U102/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U102/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U102/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U102/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U102/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U102/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U102/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U102/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U102/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U93/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U93/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U93/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U93/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U93/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U93/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U93/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U93/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U93/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U93/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U93/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U94/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U94/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U94/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U94/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U94/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U94/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U94/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U94/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U94/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U94/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U94/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U85/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U85/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U85/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U85/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U85/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U85/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U85/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U85/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U85/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U85/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U85/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U86/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U86/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U86/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U86/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U86/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U86/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U86/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U86/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U86/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U86/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U86/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U83/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U83/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U83/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U83/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U83/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U83/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U83/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U83/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U83/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U83/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U83/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U84/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U84/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U84/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U84/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U84/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U84/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U84/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U84/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U84/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U84/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U84/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U81/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U81/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U81/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U81/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U81/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U81/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U81/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U81/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U81/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U81/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U81/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U82/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U82/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U82/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U82/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U82/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U82/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U82/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U82/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U82/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U82/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U82/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U79/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U79/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U79/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U79/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U79/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U79/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U79/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U79/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U79/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U79/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U79/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U80/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U80/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U80/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U80/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U80/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U80/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U80/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U80/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U80/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U80/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U80/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U77/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U77/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U77/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U77/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U77/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U77/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U77/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U77/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U77/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U77/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U77/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U78/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U78/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U78/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U78/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U78/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U78/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U78/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U78/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U78/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U78/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U78/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U73/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U73/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U73/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U73/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U73/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U73/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U73/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U73/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U73/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U73/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U73/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U74/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U74/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U74/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U74/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U74/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U74/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U74/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U74/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U74/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U74/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U74/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U69/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U69/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U69/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U69/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U69/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U69/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U69/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U69/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U69/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U69/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U69/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U70/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U70/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U70/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U70/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U70/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U70/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U70/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U70/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U70/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U70/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U70/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U65/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U65/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U65/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U65/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U65/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U65/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U65/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U65/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U65/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U65/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U65/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U66/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U66/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U66/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U66/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U66/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U66/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U66/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U66/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U66/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U66/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U66/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U63/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U63/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U63/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U63/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U63/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U63/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U63/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U63/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U63/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U63/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U63/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U64/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U64/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U64/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U64/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U64/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U64/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U64/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U64/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U64/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U64/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U64/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U61/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U61/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U61/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U61/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U61/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U61/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U61/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U61/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U61/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U61/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U61/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U62/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U62/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U62/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U62/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U62/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U62/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U62/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U62/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U62/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U62/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U62/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U57/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U57/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U57/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U57/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U57/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U57/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U57/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U57/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U57/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U57/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U57/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U58/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U58/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U58/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U58/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U58/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U58/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U58/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U58/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U58/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U58/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U58/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U55/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U55/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U55/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U55/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U55/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U55/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U55/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U55/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U55/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U55/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U55/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U56/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U56/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U56/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U56/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U56/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U56/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U56/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U56/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U56/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U56/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U56/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U51/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U51/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U51/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U51/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U51/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U51/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U51/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U51/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U51/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U51/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U51/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U52/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U52/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U52/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U52/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U52/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U52/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U52/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U52/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U52/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U52/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U52/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U45/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U45/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U45/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U45/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U45/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U45/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U45/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U45/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U45/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U45/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U45/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U46/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U46/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U46/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U46/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U46/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U46/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U46/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U46/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U46/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U46/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U46/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U37/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U37/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U37/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U37/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U37/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U37/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U37/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U37/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U37/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U37/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U37/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U38/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U38/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U38/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U38/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U38/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U38/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U38/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U38/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U38/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U38/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U38/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U35/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U35/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U35/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U35/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U35/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U35/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U35/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U35/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U35/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U35/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U35/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U36/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U36/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U36/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U36/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U36/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U36/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U36/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U36/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U36/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U36/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U36/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U27/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U27/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U27/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U27/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U27/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U27/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U27/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U27/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U27/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U27/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U27/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U28/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U28/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U28/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U28/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U28/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U28/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U28/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U28/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U28/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U28/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U28/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U25/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U25/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U25/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U25/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U25/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U25/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U25/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U25/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U25/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U25/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U25/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U26/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U26/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U26/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U26/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U26/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U26/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U26/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U26/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U26/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U26/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U26/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U23/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U23/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U23/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U23/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U23/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U23/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U23/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U23/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U23/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U23/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U23/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U24/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U24/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U24/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U24/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U24/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U24/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U24/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U24/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U24/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U24/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U24/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U21/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U21/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U21/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U21/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U21/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U21/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U21/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U21/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U21/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U21/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U21/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U22/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U22/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U22/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U22/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U22/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U22/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U22/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U22/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U22/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U22/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U22/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U17/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U17/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U17/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U17/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U17/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U17/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U17/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U17/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U17/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U17/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U17/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U18/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U18/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U18/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U18/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U18/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U18/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U18/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U18/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U18/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U18/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U18/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U15/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U15/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U15/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U15/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U15/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U15/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U15/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U15/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U15/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U15/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U15/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U16/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U16/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U16/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U16/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U16/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U16/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U16/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U16/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U16/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U16/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U16/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U13/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U13/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U13/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U13/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U13/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U13/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U13/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U13/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U13/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U13/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U13/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_17s_32_4_1_U14/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_17s_17s_32_4_1_U14/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U14/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U14/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U14/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U14/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U14/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_17s_17s_32_4_1_U14/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_17s_32_4_1_U14/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_17s_17s_32_4_1_U14/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_17s_32_4_1_U14/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0_U/p_reg_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ap_done_reg_reg)
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_14_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_14_viv.
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_1_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_2_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_3_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_4_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_5_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_6_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_7_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_8_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_9_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_10_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_11_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_12_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_13_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_14_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_15_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_16_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_17_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_18_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_19_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_20_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_21_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_22_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_23_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_24_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_25_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_26_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_27_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_28_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_29_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_30_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_31_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_32_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_33_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_34_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_35_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_36_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_37_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_38_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_39_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_40_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_41_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_42_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_43_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_44_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_45_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_46_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_47_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_48_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_49_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_50_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_51_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_52_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_53_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_54_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_55_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_56_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_57_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_58_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_59_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_60_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_61_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_62_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_63_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_64_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_65_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_66_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_67_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_68_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_69_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_70_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_71_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_72_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_73_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_74_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_75_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_76_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_77_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_78_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_79_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_80_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_81_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_82_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_83_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_84_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_85_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_86_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_87_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_88_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_89_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_90_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_91_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_92_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_93_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_94_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_95_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_96_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_97_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "hyperspectral_hw_wrapped__GC0/pixels_98_U/ram_reg" of size (depth=2 x width=16) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Common 17-14] Message 'Synth 8-6904' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-6904' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "hyperspectral_hw_wrapped__GC0/ref_pixel_V_U/ram_reg"
INFO: [Synth 8-3971] The signal "hyperspectral_hw_wrapped__GC0/ref_pixel_V_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1_fu_2653/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_53_1_fu_2653/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (regslice_both_out_stream_V_dest_V_U/\B_V_data_1_payload_B_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (regslice_both_out_stream_V_dest_V_U/\B_V_data_1_payload_A_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regslice_both_out_stream_V_dest_V_U/\B_V_data_1_payload_B_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regslice_both_out_stream_V_dest_V_U/\B_V_data_1_payload_A_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (regslice_both_out_stream_V_id_V_U/\B_V_data_1_payload_B_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (regslice_both_out_stream_V_id_V_U/\B_V_data_1_payload_A_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regslice_both_out_stream_V_id_V_U/\B_V_data_1_payload_B_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regslice_both_out_stream_V_id_V_U/\B_V_data_1_payload_A_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (regslice_both_out_stream_V_user_V_U/\B_V_data_1_payload_B_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (regslice_both_out_stream_V_user_V_U/\B_V_data_1_payload_A_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regslice_both_out_stream_V_user_V_U/\B_V_data_1_payload_B_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (regslice_both_out_stream_V_user_V_U/\B_V_data_1_payload_A_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (regslice_both_out_stream_V_strb_V_U/\B_V_data_1_payload_B_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (regslice_both_out_stream_V_strb_V_U/\B_V_data_1_payload_A_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (regslice_both_out_stream_V_keep_V_U/\B_V_data_1_payload_B_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (regslice_both_out_stream_V_keep_V_U/\B_V_data_1_payload_A_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CONTROL_BUS_s_axi_U/\rdata_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_97_2_fu_3056/\i_1_reg_4486_reg[0] )
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module hyperspectral_hw_wrapped_CONTROL_BUS_s_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:01:08 . Memory (MB): peak = 3229.285 ; gain = 603.172 ; free physical = 4688 ; free virtual = 10511
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:01:19 . Memory (MB): peak = 3463.746 ; gain = 837.633 ; free physical = 4150 ; free virtual = 10008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:50 ; elapsed = 00:02:23 . Memory (MB): peak = 3742.738 ; gain = 1116.625 ; free physical = 6210 ; free virtual = 12054
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/i_2/ref_pixel_V_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2/ref_pixel_V_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:56 ; elapsed = 00:02:48 . Memory (MB): peak = 3762.664 ; gain = 1136.551 ; free physical = 5309 ; free virtual = 11259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/ref_pixel_V_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/ref_pixel_V_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:07 ; elapsed = 00:03:00 . Memory (MB): peak = 3788.430 ; gain = 1162.316 ; free physical = 5395 ; free virtual = 11389
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:07 ; elapsed = 00:03:00 . Memory (MB): peak = 3788.430 ; gain = 1162.316 ; free physical = 5395 ; free virtual = 11388
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:14 ; elapsed = 00:03:06 . Memory (MB): peak = 3788.430 ; gain = 1162.316 ; free physical = 5444 ; free virtual = 11437
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:14 ; elapsed = 00:03:07 . Memory (MB): peak = 3788.430 ; gain = 1162.316 ; free physical = 5444 ; free virtual = 11437
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:15 ; elapsed = 00:03:07 . Memory (MB): peak = 3788.430 ; gain = 1162.316 ; free physical = 5437 ; free virtual = 11429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:15 ; elapsed = 00:03:08 . Memory (MB): peak = 3788.430 ; gain = 1162.316 ; free physical = 5437 ; free virtual = 11429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                             | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper                                         | Dynamic     | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0                         | C+A'*B'     | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1_DSP48_0 | ((A'*B')')' | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
+--------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   992|
|2     |DSP48E1         |     2|
|3     |DSP_ALU         |   180|
|4     |DSP_A_B_DATA    |   180|
|5     |DSP_C_DATA      |   180|
|6     |DSP_MULTIPLIER  |   180|
|7     |DSP_M_DATA      |   180|
|8     |DSP_OUTPUT      |   180|
|9     |DSP_PREADD      |   180|
|10    |DSP_PREADD_DATA |   180|
|11    |LUT1            |   165|
|12    |LUT2            |  3170|
|13    |LUT3            |   779|
|14    |LUT4            |  3360|
|15    |LUT5            |   490|
|16    |LUT6            |  4074|
|17    |MUXCY           |   692|
|18    |MUXF7           |   398|
|19    |MUXF8           |   128|
|20    |RAM16X1S        |  2880|
|21    |RAMB18E2        |     1|
|22    |SRL16E          |  3607|
|23    |XORCY           |   507|
|24    |FDE             |     3|
|25    |FDRE            | 24434|
|26    |FDSE            |     8|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:15 ; elapsed = 00:03:08 . Memory (MB): peak = 3788.430 ; gain = 1162.316 ; free physical = 5437 ; free virtual = 11429
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 257 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:09 ; elapsed = 00:03:01 . Memory (MB): peak = 3792.340 ; gain = 989.477 ; free physical = 11983 ; free virtual = 17975
Synthesis Optimization Complete : Time (s): cpu = 00:02:18 ; elapsed = 00:03:10 . Memory (MB): peak = 3792.340 ; gain = 1166.227 ; free physical = 11997 ; free virtual = 17976
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3792.340 ; gain = 0.000 ; free physical = 11973 ; free virtual = 17951
INFO: [Netlist 29-17] Analyzing 5782 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3852.297 ; gain = 0.000 ; free physical = 11963 ; free virtual = 17921
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3171 instances were transformed.
  (CARRY4) => CARRY8: 106 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 180 instances
  FDE => FDRE: 3 instances
  RAM16X1S => RAM32X1S (RAMS32): 2880 instances

Synth Design complete, checksum: 3fd51b2a
INFO: [Common 17-83] Releasing license: Synthesis
494 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:31 ; elapsed = 00:03:24 . Memory (MB): peak = 3852.297 ; gain = 1226.184 ; free physical = 12240 ; free virtual = 18206
INFO: [Common 17-1381] The checkpoint '/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.runs/design_1_hyperspectral_hw_wra_0_0_synth_1/design_1_hyperspectral_hw_wra_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_hyperspectral_hw_wra_0_0, cache-ID = 11231bfdd9562e10
INFO: [Coretcl 2-1174] Renamed 784 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/andresitocc99/Documentos/SSEE_Xilinx/Vivado/hyperspectral/hyperspectral.runs/design_1_hyperspectral_hw_wra_0_0_synth_1/design_1_hyperspectral_hw_wra_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_hyperspectral_hw_wra_0_0_utilization_synth.rpt -pb design_1_hyperspectral_hw_wra_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Oct 12 04:29:02 2024...
