5 18 1fd81 5 5 ffffffff *
8 /home/bryce3/trevorw/devel/covered/diags/verilog 2 -t (main) 2 -vcd (do_while1.vcd) 2 -o (do_while1.cdd) 2 -v (do_while1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 do_while1.v 1 30 1 
2 1 6 6 6 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 3 107000b 1 0 31 0 32 17 0 ffffffff 0 7 3 0
1 b 2 4 107000b 1 0 0 0 1 17 0 1 0 0 0 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 do_while1.v 6 19 1 
2 2 7 7 7 c000c 1 0 1004 0 0 32 48 0 0
2 3 7 7 7 80008 0 1 1410 0 0 32 1 a
2 4 7 7 7 8000c 1 37 16 2 3
2 5 8 8 8 c000f 1 0 21004 0 0 1 16 0 0
2 6 8 8 8 80008 0 1 1410 0 0 1 1 b
2 7 8 8 8 8000f 1 37 16 5 6
2 8 10 10 10 a000e 5 3d 5002 0 0 1 18 0 1 0 0 0 0 u$1
2 9 17 17 17 130014 1 0 1008 0 0 32 48 a 0
2 10 17 17 17 f000f 4 1 1008 0 0 32 1 a
2 11 17 17 17 f0014 4 d 1008 9 10 1 18 0 1 0 1 0 0
2 12 17 17 17 80016 4 42 a 11 0
2 13 18 18 18 50008 0 0 21010 0 0 1 16 1 0
2 14 18 18 18 10001 0 1 1410 0 0 1 1 b
2 15 18 18 18 10008 0 37 32 13 14
4 4 11 7 7 4
4 7 0 8 8 4
4 8 0 12 0 4
4 12 2 8 15 4
4 15 0 0 0 4
3 1 main.u$0.u$1 "main.u$0.u$1" 0 do_while1.v 10 16 1 
2 16 11 11 11 c000c 1 0 1008 0 0 32 48 5 0
2 17 11 11 11 b000c 9 2c 900a 16 0 32 18 0 ffffffff 0 0 0 0
2 18 12 12 12 120012 4 0 1008 0 0 32 48 1 0
2 19 12 12 12 100013 4 23 101c 0 18 1 18 0 1 0 0 0 0 a
2 20 12 12 12 f0013 4 1d 102c 19 0 1 18 0 1 1 1 0 0
2 21 12 12 12 b0015 4 39 2e 20 0
2 22 15 15 15 150015 1 0 1008 0 0 32 48 1 0
2 23 15 15 15 110011 2 1 1018 0 0 32 1 a
2 24 15 15 15 110015 2 6 1218 22 23 32 18 0 ffffffff fffffffc 1 2 1
2 25 15 15 15 d000d 0 1 1410 0 0 32 1 a
2 26 15 15 15 d0015 2 37 3a 24 25
2 27 13 13 13 150015 1 0 1008 0 0 32 48 2 0
2 28 13 13 13 110011 2 1 101c 0 0 32 1 a
2 29 13 13 13 110015 2 6 1298 27 28 32 18 0 ffffffff fffffffd 2 4 0
2 30 13 13 13 d000d 0 1 1410 0 0 32 1 a
2 31 13 13 13 d0015 2 37 3a 29 30
4 17 11 21 0 17
4 21 0 31 26 17
4 31 0 0 0 17
4 26 0 0 0 17
3 1 main.u$2 "main.u$2" 0 do_while1.v 21 28 1 
