Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Jun 22 22:25:37 2021
| Host         : DESKTOP-CDDJBQR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    27 |
| Unused register locations in slices containing registers |    87 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              34 |           19 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              86 |           22 |
| Yes          | No                    | No                     |              94 |           35 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              27 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------+----------------------------------------------+------------------+----------------+
|  Clock Signal  |                 Enable Signal                 |               Set/Reset Signal               | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------------------+----------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | m_OLEDCtrl/oled_vbat_i_1_n_0                  |                                              |                1 |              1 |
|  clk_IBUF_BUFG | m_OLEDCtrl/oled_dc_i_1_n_0                    |                                              |                1 |              1 |
|  clk_IBUF_BUFG | m_OLEDCtrl/oled_res_i_1_n_0                   |                                              |                1 |              1 |
|  clk_IBUF_BUFG | m_OLEDCtrl/oled_vdd_i_1_n_0                   |                                              |                1 |              1 |
|  clk_IBUF_BUFG | m_OLEDCtrl/write_byte_count[2]_i_1_n_0        |                                              |                2 |              3 |
|  clk_IBUF_BUFG | m_OLEDCtrl/MS_DELAY/state_n_0                 |                                              |                1 |              3 |
|  clk_IBUF_BUFG | m_OLEDCtrl/startup_count[3]_i_1_n_0           |                                              |                1 |              4 |
|  clk_IBUF_BUFG | m_OLEDCtrl/SPI_CTRL/shift_counter[3]_i_2_n_0  | m_OLEDCtrl/SPI_CTRL/shift_counter[3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG |                                               | m_OLEDCtrl/SPI_CTRL/counter[4]_i_1_n_0       |                2 |              5 |
|  clk_IBUF_BUFG | m_OLEDCtrl/after_state[5]_i_1_n_0             |                                              |                3 |              5 |
|  clk_IBUF_BUFG | m_OLEDCtrl/temp_delay_ms[7]_i_2_n_0           | m_OLEDCtrl/temp_delay_ms[7]_i_1_n_0          |                2 |              5 |
|  clk_IBUF_BUFG | m_OLEDCtrl/temp_page[1]_i_1_n_0               |                                              |                2 |              5 |
|  clk_IBUF_BUFG | get_rst/write_base_addr                       | get_rst/write_base_addr_reg[8]               |                2 |              6 |
|  clk_IBUF_BUFG | m_OLEDCtrl/temp_spi_data[7]_i_1_n_0           |                                              |                2 |              8 |
|  clk_IBUF_BUFG | m_OLEDCtrl/SPI_CTRL/shift_register[7]_i_1_n_0 |                                              |                2 |              8 |
|  clk_IBUF_BUFG | m_OLEDCtrl/MS_DELAY/stop_time_0               |                                              |                4 |              8 |
|  clk_IBUF_BUFG | m_OLEDCtrl/MS_DELAY/E[0]                      |                                              |                5 |              8 |
|  clk_IBUF_BUFG | m_OLEDCtrl/temp_index[6]_i_1_n_0              |                                              |                2 |             10 |
|  clk_IBUF_BUFG | m_OLEDCtrl/MS_DELAY/ms_counter[0]_i_2_n_0     | m_OLEDCtrl/MS_DELAY/ms_counter[0]_i_1_n_0    |                3 |             12 |
|  clk_IBUF_BUFG | m_OLEDCtrl/temp_write_ascii[6]_i_1_n_0        |                                              |                4 |             13 |
|  clk_IBUF_BUFG | m_OLEDCtrl/iop_data[7]_i_1_n_0                |                                              |                3 |             15 |
|  clk_IBUF_BUFG |                                               | get_dBtnU/count[0]_i_1__0_n_0                |                4 |             16 |
|  clk_IBUF_BUFG |                                               | get_rst/count[0]_i_1_n_0                     |                4 |             16 |
|  clk_IBUF_BUFG |                                               | get_dBtnC/count[0]_i_1__2_n_0                |                4 |             16 |
|  clk_IBUF_BUFG |                                               | get_dBtnD/count[0]_i_1__1_n_0                |                4 |             16 |
|  clk_IBUF_BUFG |                                               | m_OLEDCtrl/MS_DELAY/clk_counter              |                4 |             17 |
|  clk_IBUF_BUFG |                                               |                                              |               19 |             34 |
+----------------+-----------------------------------------------+----------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     4 |
| 3      |                     2 |
| 4      |                     2 |
| 5      |                     4 |
| 6      |                     1 |
| 8      |                     4 |
| 10     |                     1 |
| 12     |                     1 |
| 13     |                     1 |
| 15     |                     1 |
| 16+    |                     6 |
+--------+-----------------------+


