********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

Copyright (c) 2017-2019 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.00
BUILT  : Jun 30 2020
DATE   : 2020-06-30.21:33:59
COMMAND: -f UnitPackage.sl -d ast -I./ -d uhdm -d inst -nocache -nobuiltin -elabuhdm

[INF:CM0023] Creating log file ./slpp_unit/surelog.log.

[INF:CM0024] Executing with 4 threads.

[INF:CM0020] Separate compilation-unit mode is on.

[INF:PP0122] Preprocessing source file "definesPkg.pkg".

[INF:PP0122] Preprocessing source file "msgPkg.pkg".

[INF:PP0122] Preprocessing source file "simple_pkg.sv".

[INF:PA0201] Parsing source file "definesPkg.pkg".

[INF:PA0201] Parsing source file "msgPkg.pkg".

[INF:PA0201] Parsing source file "simple_pkg.sv".

[WRN:PA0205] definesPkg.pkg:4: No timescale set for "definesPkg".

[WRN:PA0205] msgPkg.pkg:4: No timescale set for "msgPkg".

[WRN:PA0205] simple_pkg.sv:11: No timescale set for "simple_package".

[INF:CP0300] Compilation...

[INF:CP0301] definesPkg.pkg:4: Compile package "definesPkg".

[INF:CP0301] msgPkg.pkg:4: Compile package "msgPkg".

[INF:CP0303] simple_pkg.sv:11: Compile module "work@simple_package".

[INF:EL0526] Design Elaboration...

[INF:CP0335] simple_pkg.sv:15: Compile generate block "work@simple_package.inst".

[NTE:EL0503] simple_pkg.sv:11: Top level module "work@simple_package".

[WRN:EL0500] simple_pkg.sv:16: Cannot find a module definition for "work@simple_package.inst::M1".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[NTE:EL0523] simple_pkg.sv:11: Instance "work@simple_package".

[NTE:EL0522] simple_pkg.sv:15: Scope "work@simple_package.inst".

[NTE:EL0522] simple_pkg.sv:19: Scope "work@simple_package.UNNAMED".

[NTE:EL0523] simple_pkg.sv:16: Instance "work@simple_package.inst.u1".

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 6
[   NOTE] : 9

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

