{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 13 21:23:35 2011 " "Info: Processing started: Sun Nov 13 21:23:35 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mos_gate -c mos_gate " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mos_gate -c mos_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mos_gate.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/mos_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 mos_gate " "Info: Found entity 1: mos_gate" {  } { { "src/mos_gate.v" "" { Text "H:/fourbook/FB/code/Chapter05/mos_gate/src/mos_gate.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d_bufif0 mos_gate.v(25) " "Warning (10236): Verilog HDL Implicit Net warning at mos_gate.v(25): created implicit net for \"d_bufif0\"" {  } { { "src/mos_gate.v" "" { Text "H:/fourbook/FB/code/Chapter05/mos_gate/src/mos_gate.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ctrl mos_gate.v(25) " "Warning (10236): Verilog HDL Implicit Net warning at mos_gate.v(25): created implicit net for \"ctrl\"" {  } { { "src/mos_gate.v" "" { Text "H:/fourbook/FB/code/Chapter05/mos_gate/src/mos_gate.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d_bufif1 mos_gate.v(28) " "Warning (10236): Verilog HDL Implicit Net warning at mos_gate.v(28): created implicit net for \"d_bufif1\"" {  } { { "src/mos_gate.v" "" { Text "H:/fourbook/FB/code/Chapter05/mos_gate/src/mos_gate.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d_notif0 mos_gate.v(31) " "Warning (10236): Verilog HDL Implicit Net warning at mos_gate.v(31): created implicit net for \"d_notif0\"" {  } { { "src/mos_gate.v" "" { Text "H:/fourbook/FB/code/Chapter05/mos_gate/src/mos_gate.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "mos_gate " "Info: Elaborating entity \"mos_gate\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_NEED_N_TERMS" "4 mos_gate.v(25) " "Error (10118): Verilog HDL Gate Instantiation error at mos_gate.v(25): gate requires 4 inputs and outputs" {  } { { "src/mos_gate.v" "" { Text "H:/fourbook/FB/code/Chapter05/mos_gate/src/mos_gate.v" 25 0 0 } }  } 0 10118 "Verilog HDL Gate Instantiation error at %2!s!: gate requires %1!d! inputs and outputs" 0 0 "" 0 -1}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error: Can't elaborate top-level user hierarchy" {  } {  } 0 0 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "162 " "Error: Peak virtual memory: 162 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 13 21:23:38 2011 " "Error: Processing ended: Sun Nov 13 21:23:38 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Error: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
