{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606841221615 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606841221615 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 01 22:17:01 2020 " "Processing started: Tue Dec 01 22:17:01 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606841221615 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606841221615 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AaLU -c AaLU " "Command: quartus_map --read_settings_files=on --write_settings_files=off AaLU -c AaLU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606841221615 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1606841222550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "get2complement.vhd 2 1 " "Found 2 design units, including 1 entities, in source file get2complement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Get2Complement-Get2ComplementLogic " "Found design unit 1: Get2Complement-Get2ComplementLogic" {  } { { "Get2Complement.vhd" "" { Text "C:/Users/shubh/Documents/Github Projects/AaLU/Get2Complement.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606841238431 ""} { "Info" "ISGN_ENTITY_NAME" "1 Get2Complement " "Found entity 1: Get2Complement" {  } { { "Get2Complement.vhd" "" { Text "C:/Users/shubh/Documents/Github Projects/AaLU/Get2Complement.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606841238431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606841238431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_2input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor_2input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR_2input-XOR_Logic " "Found design unit 1: XOR_2input-XOR_Logic" {  } { { "XOR_2input.vhd" "" { Text "C:/Users/shubh/Documents/Github Projects/AaLU/XOR_2input.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606841238434 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR_2input " "Found entity 1: XOR_2input" {  } { { "XOR_2input.vhd" "" { Text "C:/Users/shubh/Documents/Github Projects/AaLU/XOR_2input.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606841238434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606841238434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selecthandler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selecthandler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SelectHandler-SelectLogic " "Found design unit 1: SelectHandler-SelectLogic" {  } { { "SelectHandler.vhd" "" { Text "C:/Users/shubh/Documents/Github Projects/AaLU/SelectHandler.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606841238437 ""} { "Info" "ISGN_ENTITY_NAME" "1 SelectHandler " "Found entity 1: SelectHandler" {  } { { "SelectHandler.vhd" "" { Text "C:/Users/shubh/Documents/Github Projects/AaLU/SelectHandler.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606841238437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606841238437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zerobitcalculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zerobitcalculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ZeroBitCalculator-ZeroBitLogic " "Found design unit 1: ZeroBitCalculator-ZeroBitLogic" {  } { { "ZeroBitCalculator.vhd" "" { Text "C:/Users/shubh/Documents/Github Projects/AaLU/ZeroBitCalculator.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606841238442 ""} { "Info" "ISGN_ENTITY_NAME" "1 ZeroBitCalculator " "Found entity 1: ZeroBitCalculator" {  } { { "ZeroBitCalculator.vhd" "" { Text "C:/Users/shubh/Documents/Github Projects/AaLU/ZeroBitCalculator.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606841238442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606841238442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AaLU-AaLU_Logic " "Found design unit 1: AaLU-AaLU_Logic" {  } { { "AaLU.vhd" "" { Text "C:/Users/shubh/Documents/Github Projects/AaLU/AaLU.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606841238446 ""} { "Info" "ISGN_ENTITY_NAME" "1 AaLU " "Found entity 1: AaLU" {  } { { "AaLU.vhd" "" { Text "C:/Users/shubh/Documents/Github Projects/AaLU/AaLU.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606841238446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606841238446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "koggestoneadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file koggestoneadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KoggeStoneAdder-KoggeStoneAdderLogic " "Found design unit 1: KoggeStoneAdder-KoggeStoneAdderLogic" {  } { { "KoggeStoneAdder.vhd" "" { Text "C:/Users/shubh/Documents/Github Projects/AaLU/KoggeStoneAdder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606841238448 ""} { "Info" "ISGN_ENTITY_NAME" "1 KoggeStoneAdder " "Found entity 1: KoggeStoneAdder" {  } { { "KoggeStoneAdder.vhd" "" { Text "C:/Users/shubh/Documents/Github Projects/AaLU/KoggeStoneAdder.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606841238448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606841238448 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AaLU " "Elaborating entity \"AaLU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606841238498 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NB1 AaLU.vhd(66) " "Verilog HDL or VHDL warning at AaLU.vhd(66): object \"NB1\" assigned a value but never read" {  } { { "AaLU.vhd" "" { Text "C:/Users/shubh/Documents/Github Projects/AaLU/AaLU.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606841238504 "|AaLU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NB2 AaLU.vhd(66) " "Verilog HDL or VHDL warning at AaLU.vhd(66): object \"NB2\" assigned a value but never read" {  } { { "AaLU.vhd" "" { Text "C:/Users/shubh/Documents/Github Projects/AaLU/AaLU.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606841238504 "|AaLU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NB3 AaLU.vhd(66) " "Verilog HDL or VHDL warning at AaLU.vhd(66): object \"NB3\" assigned a value but never read" {  } { { "AaLU.vhd" "" { Text "C:/Users/shubh/Documents/Github Projects/AaLU/AaLU.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606841238505 "|AaLU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NB4 AaLU.vhd(66) " "Verilog HDL or VHDL warning at AaLU.vhd(66): object \"NB4\" assigned a value but never read" {  } { { "AaLU.vhd" "" { Text "C:/Users/shubh/Documents/Github Projects/AaLU/AaLU.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606841238505 "|AaLU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NB5 AaLU.vhd(66) " "Verilog HDL or VHDL warning at AaLU.vhd(66): object \"NB5\" assigned a value but never read" {  } { { "AaLU.vhd" "" { Text "C:/Users/shubh/Documents/Github Projects/AaLU/AaLU.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606841238505 "|AaLU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NB6 AaLU.vhd(66) " "Verilog HDL or VHDL warning at AaLU.vhd(66): object \"NB6\" assigned a value but never read" {  } { { "AaLU.vhd" "" { Text "C:/Users/shubh/Documents/Github Projects/AaLU/AaLU.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606841238505 "|AaLU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NB7 AaLU.vhd(66) " "Verilog HDL or VHDL warning at AaLU.vhd(66): object \"NB7\" assigned a value but never read" {  } { { "AaLU.vhd" "" { Text "C:/Users/shubh/Documents/Github Projects/AaLU/AaLU.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606841238505 "|AaLU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NB8 AaLU.vhd(66) " "Verilog HDL or VHDL warning at AaLU.vhd(66): object \"NB8\" assigned a value but never read" {  } { { "AaLU.vhd" "" { Text "C:/Users/shubh/Documents/Github Projects/AaLU/AaLU.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606841238505 "|AaLU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NB9 AaLU.vhd(66) " "Verilog HDL or VHDL warning at AaLU.vhd(66): object \"NB9\" assigned a value but never read" {  } { { "AaLU.vhd" "" { Text "C:/Users/shubh/Documents/Github Projects/AaLU/AaLU.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606841238505 "|AaLU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NB10 AaLU.vhd(66) " "Verilog HDL or VHDL warning at AaLU.vhd(66): object \"NB10\" assigned a value but never read" {  } { { "AaLU.vhd" "" { Text "C:/Users/shubh/Documents/Github Projects/AaLU/AaLU.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606841238505 "|AaLU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NB11 AaLU.vhd(66) " "Verilog HDL or VHDL warning at AaLU.vhd(66): object \"NB11\" assigned a value but never read" {  } { { "AaLU.vhd" "" { Text "C:/Users/shubh/Documents/Github Projects/AaLU/AaLU.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606841238505 "|AaLU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NB12 AaLU.vhd(66) " "Verilog HDL or VHDL warning at AaLU.vhd(66): object \"NB12\" assigned a value but never read" {  } { { "AaLU.vhd" "" { Text "C:/Users/shubh/Documents/Github Projects/AaLU/AaLU.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606841238505 "|AaLU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NB13 AaLU.vhd(66) " "Verilog HDL or VHDL warning at AaLU.vhd(66): object \"NB13\" assigned a value but never read" {  } { { "AaLU.vhd" "" { Text "C:/Users/shubh/Documents/Github Projects/AaLU/AaLU.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606841238505 "|AaLU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NB14 AaLU.vhd(66) " "Verilog HDL or VHDL warning at AaLU.vhd(66): object \"NB14\" assigned a value but never read" {  } { { "AaLU.vhd" "" { Text "C:/Users/shubh/Documents/Github Projects/AaLU/AaLU.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606841238505 "|AaLU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NB15 AaLU.vhd(66) " "Verilog HDL or VHDL warning at AaLU.vhd(66): object \"NB15\" assigned a value but never read" {  } { { "AaLU.vhd" "" { Text "C:/Users/shubh/Documents/Github Projects/AaLU/AaLU.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606841238505 "|AaLU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NB16 AaLU.vhd(66) " "Verilog HDL or VHDL warning at AaLU.vhd(66): object \"NB16\" assigned a value but never read" {  } { { "AaLU.vhd" "" { Text "C:/Users/shubh/Documents/Github Projects/AaLU/AaLU.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1606841238505 "|AaLU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SelectHandler SelectHandler:HandleSelect " "Elaborating entity \"SelectHandler\" for hierarchy \"SelectHandler:HandleSelect\"" {  } { { "AaLU.vhd" "HandleSelect" { Text "C:/Users/shubh/Documents/Github Projects/AaLU/AaLU.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606841238539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Get2Complement Get2Complement:Take2Complement " "Elaborating entity \"Get2Complement\" for hierarchy \"Get2Complement:Take2Complement\"" {  } { { "AaLU.vhd" "Take2Complement" { Text "C:/Users/shubh/Documents/Github Projects/AaLU/AaLU.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606841238571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_2input Get2Complement:Take2Complement\|XOR_2input:XORGate1 " "Elaborating entity \"XOR_2input\" for hierarchy \"Get2Complement:Take2Complement\|XOR_2input:XORGate1\"" {  } { { "Get2Complement.vhd" "XORGate1" { Text "C:/Users/shubh/Documents/Github Projects/AaLU/Get2Complement.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606841238602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KoggeStoneAdder KoggeStoneAdder:MainAdder " "Elaborating entity \"KoggeStoneAdder\" for hierarchy \"KoggeStoneAdder:MainAdder\"" {  } { { "AaLU.vhd" "MainAdder" { Text "C:/Users/shubh/Documents/Github Projects/AaLU/AaLU.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606841238636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZeroBitCalculator ZeroBitCalculator:CalculateZeroBit " "Elaborating entity \"ZeroBitCalculator\" for hierarchy \"ZeroBitCalculator:CalculateZeroBit\"" {  } { { "AaLU.vhd" "CalculateZeroBit" { Text "C:/Users/shubh/Documents/Github Projects/AaLU/AaLU.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606841238668 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1606841239855 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606841240481 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606841240481 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "76 " "Implemented 76 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606841240602 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606841240602 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606841240602 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606841240602 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606841240686 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 01 22:17:20 2020 " "Processing ended: Tue Dec 01 22:17:20 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606841240686 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606841240686 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606841240686 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606841240686 ""}
