<def f='llvm/llvm/include/llvm/ADT/BitVector.h' l='167' type='bool llvm::BitVector::empty() const'/>
<use f='llvm/llvm/include/llvm/ADT/BitVector.h' l='589' u='c' c='_ZN4llvm9BitVectorrSEj'/>
<use f='llvm/llvm/include/llvm/ADT/BitVector.h' l='638' u='c' c='_ZN4llvm9BitVectorlSEj'/>
<doc f='llvm/llvm/include/llvm/ADT/BitVector.h' l='166'>/// empty - Tests whether there are no bits in this bitvector.</doc>
<use f='llvm/llvm/include/llvm/ADT/SmallBitVector.h' l='188' u='c' c='_ZNK4llvm14SmallBitVector5emptyEv'/>
<use f='llvm/llvm/lib/Analysis/StackLifetime.cpp' l='200' u='c' c='_ZN4llvm13StackLifetime22calculateLocalLivenessEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='876' u='c' c='_ZNK4llvm19MachineRegisterInfo18reservedRegsFrozenEv'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBank.cpp' l='68' u='c' c='_ZNK4llvm12RegisterBank7isValidEv'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBank.cpp' l='97' u='c' c='_ZNK4llvm12RegisterBank5printERNS_11raw_ostreamEbPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/LiveRegMatrix.cpp' l='161' u='c' c='_ZN4llvm13LiveRegMatrix24checkRegMaskInterferenceERNS_12LiveIntervalENS_10MCRegisterE'/>
<use f='llvm/llvm/lib/CodeGen/PrologEpilogInserter.cpp' l='389' u='c' c='_ZL27assignCalleeSavedSpillSlotsRN4llvm15MachineFunctionERKNS_9BitVectorERjS5_'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocPBQP.cpp' l='632' u='c' c='_ZN12_GLOBAL__N_112RegAllocPBQP15initializeGraphERN4llvm4PBQP8RegAlloc11PBQPRAGraphERNS1_10VirtRegMapERNS1_7SpillerE'/>
<use f='llvm/llvm/lib/Support/CodeGenCoverage.cpp' l='80' u='c' c='_ZNK4llvm15CodeGenCoverage4emitENS_9StringRefES1_'/>
