

================================================================
== Vitis HLS Report for 'modp_mkgm2_1'
================================================================
* Date:           Mon Mar  4 11:09:16 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  72.829 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------+---------------+---------+---------+----------+----------+-----+-----+---------+
        |                          |               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |         Instance         |     Module    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------+---------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_modp_montymul_fu_184  |modp_montymul  |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |grp_modp_montymul_fu_192  |modp_montymul  |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        +--------------------------+---------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_954_1  |        ?|        ?|         1|          -|          -|     ?|        no|
        |- VITIS_LOOP_808_1  |       62|       62|         2|          -|          -|    31|        no|
        |- VITIS_LOOP_962_2  |        ?|        ?|         3|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1062|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   18|       0|    488|    -|
|Memory           |        1|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    299|    -|
|Register         |        -|    -|     634|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|   18|     634|   1849|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    8|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------+---------+----+---+-----+-----+
    |         Instance         |     Module    | BRAM_18K| DSP| FF| LUT | URAM|
    +--------------------------+---------------+---------+----+---+-----+-----+
    |grp_modp_montymul_fu_184  |modp_montymul  |        0|   9|  0|  244|    0|
    |grp_modp_montymul_fu_192  |modp_montymul  |        0|   9|  0|  244|    0|
    +--------------------------+---------------+---------+----+---+-----+-----+
    |Total                     |               |        0|  18|  0|  488|    0|
    +--------------------------+---------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |             Module             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |REV10_U  |modp_mkgm2_1_REV10_ROM_AUTO_1R  |        1|  0|   0|    0|  1024|   10|     1|        10240|
    +---------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                                |        1|  0|   0|    0|  1024|   10|     1|        10240|
    +---------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+-----+------------+------------+
    |add_ln757_fu_328_p2     |         +|   0|  0|   39|          32|          32|
    |add_ln967_fu_540_p2     |         +|   0|  0|   20|          15|          15|
    |add_ln968_fu_560_p2     |         +|   0|  0|   20|          15|          15|
    |e_fu_384_p2             |         +|   0|  0|   39|          32|           3|
    |i_14_fu_448_p2          |         +|   0|  0|   14|           6|           2|
    |k_fu_368_p2             |         +|   0|  0|   39|          32|           1|
    |u_202_fu_493_p2         |         +|   0|  0|   71|          64|           1|
    |z_fu_280_p2             |         +|   0|  0|   39|          32|          32|
    |k_15_fu_459_p2          |         -|   0|  0|   39|           4|          32|
    |sub_ln685_fu_246_p2     |         -|   0|  0|   39|          32|          32|
    |z_98_fu_229_p2          |         -|   0|  0|   40|          33|          32|
    |and_ln685_fu_267_p2     |       and|   0|  0|   25|          25|          25|
    |and_ln757_fu_315_p2     |       and|   0|  0|   25|          25|          25|
    |and_ln813_fu_436_p2     |       and|   0|  0|   32|          32|          32|
    |icmp_ln954_fu_362_p2    |      icmp|   0|  0|   18|          32|           4|
    |icmp_ln962_fu_488_p2    |      icmp|   0|  0|   29|          64|          64|
    |lshr_ln813_fu_419_p2    |      lshr|   0|  0|  100|          32|          32|
    |select_ln685_fu_259_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln757_fu_307_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln813_fu_428_p3  |    select|   0|  0|    2|           1|           2|
    |n_fu_297_p2             |       shl|   0|  0|  182|           1|          64|
    |shl_ln966_fu_507_p2     |       shl|   0|  0|  182|          64|          64|
    |xor_ln813_fu_413_p2     |       xor|   0|  0|   32|          32|          32|
    |z_97_fu_442_p2          |       xor|   0|  0|   32|          32|          32|
    +------------------------+----------+----+---+-----+------------+------------+
    |Total                   |          |   0|  0| 1062|         639|         577|
    +------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  59|         11|    1|         11|
    |g_assign_7_fu_88              |   9|          2|   32|         64|
    |grp_modp_montymul_fu_184_a    |  31|          6|   32|        192|
    |grp_modp_montymul_fu_184_b    |  31|          6|   32|        192|
    |grp_modp_montymul_fu_184_p0i  |  14|          3|   32|         96|
    |grp_modp_montymul_fu_192_a    |  25|          5|   32|        160|
    |grp_modp_montymul_fu_192_b    |  25|          5|   32|        160|
    |grp_modp_montymul_fu_192_p0i  |  14|          3|   32|         96|
    |i_fu_100                      |   9|          2|    6|         12|
    |k_06_fu_92                    |   9|          2|   32|         64|
    |u_01_fu_104                   |   9|          2|   64|        128|
    |vla18_address0                |  14|          3|   13|         39|
    |vla18_d0                      |  14|          3|   32|         96|
    |vla18_we0                     |   9|          2|    4|          8|
    |x1_02_fu_108                  |   9|          2|   32|         64|
    |x2_fu_112                     |   9|          2|   32|         64|
    |z_86_fu_96                    |   9|          2|   32|         64|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 299|         61|  472|       1510|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |  10|   0|   10|          0|
    |e_reg_663                      |  32|   0|   32|          0|
    |g_assign_7_fu_88               |  32|   0|   32|          0|
    |i_fu_100                       |   6|   0|    6|          0|
    |k_06_fu_92                     |  32|   0|   32|          0|
    |lshr_ln62_reg_720              |  13|   0|   13|          0|
    |n_reg_636                      |  64|   0|   64|          0|
    |p0i_cast_reg_615               |  31|   0|   32|          1|
    |p_cast_cast_cast_cast_reg_599  |  31|   0|   32|          1|
    |reg_214                        |  32|   0|   32|          0|
    |sh_prom9_reg_697               |  32|   0|   64|         32|
    |u_01_fu_104                    |  64|   0|   64|          0|
    |x1_02_fu_108                   |  32|   0|   32|          0|
    |x1_02_load_reg_705             |  32|   0|   32|          0|
    |x2_fu_112                      |  32|   0|   32|          0|
    |x2_load_reg_710                |  32|   0|   32|          0|
    |z_86_fu_96                     |  32|   0|   32|          0|
    |z_97_reg_671                   |  32|   0|   32|          0|
    |z_98_reg_607                   |  32|   0|   32|          0|
    |zext_ln757_10_reg_641          |  31|   0|   32|          1|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 634|   0|  669|         35|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  modp_mkgm2.1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  modp_mkgm2.1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  modp_mkgm2.1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  modp_mkgm2.1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  modp_mkgm2.1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  modp_mkgm2.1|  return value|
|vla18_address0  |  out|   13|   ap_memory|         vla18|         array|
|vla18_ce0       |  out|    1|   ap_memory|         vla18|         array|
|vla18_we0       |  out|    4|   ap_memory|         vla18|         array|
|vla18_d0        |  out|   32|   ap_memory|         vla18|         array|
|gm              |   in|   15|     ap_none|            gm|        scalar|
|igm             |   in|   15|     ap_none|           igm|        scalar|
|logn            |   in|   32|     ap_none|          logn|        scalar|
|g               |   in|   31|     ap_none|             g|        scalar|
|p               |   in|   25|     ap_none|             p|        scalar|
|p0i             |   in|   31|     ap_none|           p0i|        scalar|
+----------------+-----+-----+------------+--------------+--------------+

