{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 05 16:40:52 2012 " "Info: Processing started: Sat May 05 16:40:52 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab_3 -c Lab_3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab_3 -c Lab_3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "inst13\[7\]~0 " "Warning: Node \"inst13\[7\]~0\"" {  } { { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 168 1312 1360 200 "inst13" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "inst12\[7\]~17 " "Warning: Node \"inst12\[7\]~17\"" {  } { { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 120 1312 1360 152 "inst12" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 168 1312 1360 200 "inst13" "" } } } } { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 120 1312 1360 152 "inst12" "" } } } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "inst13\[6\]~1 " "Warning: Node \"inst13\[6\]~1\"" {  } { { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 168 1312 1360 200 "inst13" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "inst12\[6\]~18DUPLICATE " "Warning: Node \"inst12\[6\]~18DUPLICATE\"" {  } { { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 120 1312 1360 152 "inst12" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 168 1312 1360 200 "inst13" "" } } } } { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 120 1312 1360 152 "inst12" "" } } } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "inst13\[5\]~2 " "Warning: Node \"inst13\[5\]~2\"" {  } { { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 168 1312 1360 200 "inst13" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "inst12\[5\]~19 " "Warning: Node \"inst12\[5\]~19\"" {  } { { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 120 1312 1360 152 "inst12" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 168 1312 1360 200 "inst13" "" } } } } { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 120 1312 1360 152 "inst12" "" } } } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "inst13\[4\]~3 " "Warning: Node \"inst13\[4\]~3\"" {  } { { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 168 1312 1360 200 "inst13" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "inst12\[4\]~20 " "Warning: Node \"inst12\[4\]~20\"" {  } { { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 120 1312 1360 152 "inst12" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 168 1312 1360 200 "inst13" "" } } } } { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 120 1312 1360 152 "inst12" "" } } } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "inst13\[3\]~4 " "Warning: Node \"inst13\[3\]~4\"" {  } { { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 168 1312 1360 200 "inst13" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "inst12\[3\]~21DUPLICATE " "Warning: Node \"inst12\[3\]~21DUPLICATE\"" {  } { { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 120 1312 1360 152 "inst12" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 168 1312 1360 200 "inst13" "" } } } } { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 120 1312 1360 152 "inst12" "" } } } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "inst13\[2\]~5 " "Warning: Node \"inst13\[2\]~5\"" {  } { { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 168 1312 1360 200 "inst13" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "inst12\[2\]~22DUPLICATE " "Warning: Node \"inst12\[2\]~22DUPLICATE\"" {  } { { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 120 1312 1360 152 "inst12" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 168 1312 1360 200 "inst13" "" } } } } { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 120 1312 1360 152 "inst12" "" } } } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "inst13\[1\]~6 " "Warning: Node \"inst13\[1\]~6\"" {  } { { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 168 1312 1360 200 "inst13" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "inst12\[1\]~23 " "Warning: Node \"inst12\[1\]~23\"" {  } { { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 120 1312 1360 152 "inst12" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 168 1312 1360 200 "inst13" "" } } } } { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 120 1312 1360 152 "inst12" "" } } } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "inst13\[0\]~7 " "Warning: Node \"inst13\[0\]~7\"" {  } { { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 168 1312 1360 200 "inst13" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "inst12\[0\]~24 " "Warning: Node \"inst12\[0\]~24\"" {  } { { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 120 1312 1360 152 "inst12" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 168 1312 1360 200 "inst13" "" } } } } { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 120 1312 1360 152 "inst12" "" } } } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "inc_clk " "Info: Assuming node \"inc_clk\" is an undefined clock" {  } { { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 256 -224 -56 272 "inc_clk" "" } } } } { "e:/1soft/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/1soft/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inc_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "dec_clk " "Info: Assuming node \"dec_clk\" is an undefined clock" {  } { { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 544 -512 -344 560 "dec_clk" "" } } } } { "e:/1soft/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/1soft/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dec_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 72 360 528 88 "clock" "" } } } } { "e:/1soft/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/1soft/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Reg_clk " "Info: Assuming node \"Reg_clk\" is an undefined clock" {  } { { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 560 256 424 576 "Reg_clk" "" } } } } { "e:/1soft/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/1soft/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Reg_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "inc_clk register register lpm_counter3:inst30\|lpm_counter:lpm_counter_component\|cntr_auj:auto_generated\|safe_q\[0\] lpm_counter3:inst30\|lpm_counter:lpm_counter_component\|cntr_auj:auto_generated\|safe_q\[3\] 500.0 MHz Internal " "Info: Clock \"inc_clk\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_counter3:inst30\|lpm_counter:lpm_counter_component\|cntr_auj:auto_generated\|safe_q\[0\]\" and destination register \"lpm_counter3:inst30\|lpm_counter:lpm_counter_component\|cntr_auj:auto_generated\|safe_q\[3\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.750 ns + Longest register register " "Info: + Longest register to register delay is 0.750 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter3:inst30\|lpm_counter:lpm_counter_component\|cntr_auj:auto_generated\|safe_q\[0\] 1 REG LCFF_X27_Y4_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y4_N1; Fanout = 4; REG Node = 'lpm_counter3:inst30\|lpm_counter:lpm_counter_component\|cntr_auj:auto_generated\|safe_q\[0\]'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_auj.tdf" "" { Text "C:/Users/Gurio/GIT/lab_4/db/cntr_auj.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns lpm_counter3:inst30\|lpm_counter:lpm_counter_component\|cntr_auj:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X27_Y4_N0 2 " "Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X27_Y4_N0; Fanout = 2; COMB Node = 'lpm_counter3:inst30\|lpm_counter:lpm_counter_component\|cntr_auj:auto_generated\|counter_comb_bita0~COUT'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0] lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_auj.tdf" "" { Text "C:/Users/Gurio/GIT/lab_4/db/cntr_auj.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.493 ns lpm_counter3:inst30\|lpm_counter:lpm_counter_component\|cntr_auj:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X27_Y4_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X27_Y4_N2; Fanout = 2; COMB Node = 'lpm_counter3:inst30\|lpm_counter:lpm_counter_component\|cntr_auj:auto_generated\|counter_comb_bita1~COUT'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|counter_comb_bita0~COUT lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_auj.tdf" "" { Text "C:/Users/Gurio/GIT/lab_4/db/cntr_auj.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.528 ns lpm_counter3:inst30\|lpm_counter:lpm_counter_component\|cntr_auj:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X27_Y4_N4 1 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X27_Y4_N4; Fanout = 1; COMB Node = 'lpm_counter3:inst30\|lpm_counter:lpm_counter_component\|cntr_auj:auto_generated\|counter_comb_bita2~COUT'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|counter_comb_bita1~COUT lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_auj.tdf" "" { Text "C:/Users/Gurio/GIT/lab_4/db/cntr_auj.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.653 ns lpm_counter3:inst30\|lpm_counter:lpm_counter_component\|cntr_auj:auto_generated\|counter_comb_bita3 5 COMB LCCOMB_X27_Y4_N6 1 " "Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 0.653 ns; Loc. = LCCOMB_X27_Y4_N6; Fanout = 1; COMB Node = 'lpm_counter3:inst30\|lpm_counter:lpm_counter_component\|cntr_auj:auto_generated\|counter_comb_bita3'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|counter_comb_bita2~COUT lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|counter_comb_bita3 } "NODE_NAME" } } { "db/cntr_auj.tdf" "" { Text "C:/Users/Gurio/GIT/lab_4/db/cntr_auj.tdf" 56 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.750 ns lpm_counter3:inst30\|lpm_counter:lpm_counter_component\|cntr_auj:auto_generated\|safe_q\[3\] 6 REG LCFF_X27_Y4_N7 3 " "Info: 6: + IC(0.000 ns) + CELL(0.097 ns) = 0.750 ns; Loc. = LCFF_X27_Y4_N7; Fanout = 3; REG Node = 'lpm_counter3:inst30\|lpm_counter:lpm_counter_component\|cntr_auj:auto_generated\|safe_q\[3\]'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|counter_comb_bita3 lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_auj.tdf" "" { Text "C:/Users/Gurio/GIT/lab_4/db/cntr_auj.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.750 ns ( 100.00 % ) " "Info: Total cell delay = 0.750 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.750 ns" { lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0] lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|counter_comb_bita0~COUT lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|counter_comb_bita1~COUT lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|counter_comb_bita2~COUT lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|counter_comb_bita3 lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3] } "NODE_NAME" } } { "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "0.750 ns" { lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0] {} lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|counter_comb_bita0~COUT {} lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|counter_comb_bita1~COUT {} lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|counter_comb_bita2~COUT {} lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|counter_comb_bita3 {} lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.035ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inc_clk destination 2.499 ns + Shortest register " "Info: + Shortest clock path from clock \"inc_clk\" to destination register is 2.499 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns inc_clk 1 CLK PIN_M21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'inc_clk'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inc_clk } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 256 -224 -56 272 "inc_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns inc_clk~clkctrl 2 COMB CLKCTRL_G1 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inc_clk~clkctrl'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { inc_clk inc_clk~clkctrl } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 256 -224 -56 272 "inc_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.618 ns) 2.499 ns lpm_counter3:inst30\|lpm_counter:lpm_counter_component\|cntr_auj:auto_generated\|safe_q\[3\] 3 REG LCFF_X27_Y4_N7 3 " "Info: 3: + IC(0.674 ns) + CELL(0.618 ns) = 2.499 ns; Loc. = LCFF_X27_Y4_N7; Fanout = 3; REG Node = 'lpm_counter3:inst30\|lpm_counter:lpm_counter_component\|cntr_auj:auto_generated\|safe_q\[3\]'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { inc_clk~clkctrl lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_auj.tdf" "" { Text "C:/Users/Gurio/GIT/lab_4/db/cntr_auj.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 59.30 % ) " "Info: Total cell delay = 1.482 ns ( 59.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.017 ns ( 40.70 % ) " "Info: Total interconnect delay = 1.017 ns ( 40.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.499 ns" { inc_clk inc_clk~clkctrl lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3] } "NODE_NAME" } } { "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "2.499 ns" { inc_clk {} inc_clk~combout {} inc_clk~clkctrl {} lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inc_clk source 2.499 ns - Longest register " "Info: - Longest clock path from clock \"inc_clk\" to source register is 2.499 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns inc_clk 1 CLK PIN_M21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'inc_clk'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inc_clk } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 256 -224 -56 272 "inc_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns inc_clk~clkctrl 2 COMB CLKCTRL_G1 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inc_clk~clkctrl'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { inc_clk inc_clk~clkctrl } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 256 -224 -56 272 "inc_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.618 ns) 2.499 ns lpm_counter3:inst30\|lpm_counter:lpm_counter_component\|cntr_auj:auto_generated\|safe_q\[0\] 3 REG LCFF_X27_Y4_N1 4 " "Info: 3: + IC(0.674 ns) + CELL(0.618 ns) = 2.499 ns; Loc. = LCFF_X27_Y4_N1; Fanout = 4; REG Node = 'lpm_counter3:inst30\|lpm_counter:lpm_counter_component\|cntr_auj:auto_generated\|safe_q\[0\]'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { inc_clk~clkctrl lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_auj.tdf" "" { Text "C:/Users/Gurio/GIT/lab_4/db/cntr_auj.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 59.30 % ) " "Info: Total cell delay = 1.482 ns ( 59.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.017 ns ( 40.70 % ) " "Info: Total interconnect delay = 1.017 ns ( 40.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.499 ns" { inc_clk inc_clk~clkctrl lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0] } "NODE_NAME" } } { "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "2.499 ns" { inc_clk {} inc_clk~combout {} inc_clk~clkctrl {} lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.499 ns" { inc_clk inc_clk~clkctrl lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3] } "NODE_NAME" } } { "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "2.499 ns" { inc_clk {} inc_clk~combout {} inc_clk~clkctrl {} lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } } { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.499 ns" { inc_clk inc_clk~clkctrl lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0] } "NODE_NAME" } } { "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "2.499 ns" { inc_clk {} inc_clk~combout {} inc_clk~clkctrl {} lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_auj.tdf" "" { Text "C:/Users/Gurio/GIT/lab_4/db/cntr_auj.tdf" 67 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_auj.tdf" "" { Text "C:/Users/Gurio/GIT/lab_4/db/cntr_auj.tdf" 67 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.750 ns" { lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0] lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|counter_comb_bita0~COUT lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|counter_comb_bita1~COUT lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|counter_comb_bita2~COUT lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|counter_comb_bita3 lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3] } "NODE_NAME" } } { "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "0.750 ns" { lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0] {} lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|counter_comb_bita0~COUT {} lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|counter_comb_bita1~COUT {} lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|counter_comb_bita2~COUT {} lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|counter_comb_bita3 {} lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.035ns 0.125ns 0.097ns } "" } } { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.499 ns" { inc_clk inc_clk~clkctrl lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3] } "NODE_NAME" } } { "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "2.499 ns" { inc_clk {} inc_clk~combout {} inc_clk~clkctrl {} lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } } { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.499 ns" { inc_clk inc_clk~clkctrl lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0] } "NODE_NAME" } } { "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "2.499 ns" { inc_clk {} inc_clk~combout {} inc_clk~clkctrl {} lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3] } "NODE_NAME" } } { "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "" { lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[3] {} } {  } {  } "" } } { "db/cntr_auj.tdf" "" { Text "C:/Users/Gurio/GIT/lab_4/db/cntr_auj.tdf" 67 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "dec_clk register register lpm_counter2:inst28\|lpm_counter:lpm_counter_component\|cntr_6li:auto_generated\|safe_q\[0\] lpm_counter2:inst28\|lpm_counter:lpm_counter_component\|cntr_6li:auto_generated\|safe_q\[2\] 500.0 MHz Internal " "Info: Clock \"dec_clk\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_counter2:inst28\|lpm_counter:lpm_counter_component\|cntr_6li:auto_generated\|safe_q\[0\]\" and destination register \"lpm_counter2:inst28\|lpm_counter:lpm_counter_component\|cntr_6li:auto_generated\|safe_q\[2\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.715 ns + Longest register register " "Info: + Longest register to register delay is 0.715 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter2:inst28\|lpm_counter:lpm_counter_component\|cntr_6li:auto_generated\|safe_q\[0\] 1 REG LCFF_X33_Y8_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y8_N1; Fanout = 3; REG Node = 'lpm_counter2:inst28\|lpm_counter:lpm_counter_component\|cntr_6li:auto_generated\|safe_q\[0\]'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_6li.tdf" "" { Text "C:/Users/Gurio/GIT/lab_4/db/cntr_6li.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns lpm_counter2:inst28\|lpm_counter:lpm_counter_component\|cntr_6li:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X33_Y8_N0 2 " "Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X33_Y8_N0; Fanout = 2; COMB Node = 'lpm_counter2:inst28\|lpm_counter:lpm_counter_component\|cntr_6li:auto_generated\|counter_comb_bita0~COUT'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[0] lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_6li.tdf" "" { Text "C:/Users/Gurio/GIT/lab_4/db/cntr_6li.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.493 ns lpm_counter2:inst28\|lpm_counter:lpm_counter_component\|cntr_6li:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X33_Y8_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X33_Y8_N2; Fanout = 1; COMB Node = 'lpm_counter2:inst28\|lpm_counter:lpm_counter_component\|cntr_6li:auto_generated\|counter_comb_bita1~COUT'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|counter_comb_bita0~COUT lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_6li.tdf" "" { Text "C:/Users/Gurio/GIT/lab_4/db/cntr_6li.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.618 ns lpm_counter2:inst28\|lpm_counter:lpm_counter_component\|cntr_6li:auto_generated\|counter_comb_bita2 4 COMB LCCOMB_X33_Y8_N4 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 0.618 ns; Loc. = LCCOMB_X33_Y8_N4; Fanout = 1; COMB Node = 'lpm_counter2:inst28\|lpm_counter:lpm_counter_component\|cntr_6li:auto_generated\|counter_comb_bita2'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|counter_comb_bita1~COUT lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_6li.tdf" "" { Text "C:/Users/Gurio/GIT/lab_4/db/cntr_6li.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.715 ns lpm_counter2:inst28\|lpm_counter:lpm_counter_component\|cntr_6li:auto_generated\|safe_q\[2\] 5 REG LCFF_X33_Y8_N5 2 " "Info: 5: + IC(0.000 ns) + CELL(0.097 ns) = 0.715 ns; Loc. = LCFF_X33_Y8_N5; Fanout = 2; REG Node = 'lpm_counter2:inst28\|lpm_counter:lpm_counter_component\|cntr_6li:auto_generated\|safe_q\[2\]'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|counter_comb_bita2 lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_6li.tdf" "" { Text "C:/Users/Gurio/GIT/lab_4/db/cntr_6li.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.715 ns ( 100.00 % ) " "Info: Total cell delay = 0.715 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[0] lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|counter_comb_bita0~COUT lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|counter_comb_bita1~COUT lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|counter_comb_bita2 lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[2] } "NODE_NAME" } } { "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "0.715 ns" { lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[0] {} lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|counter_comb_bita0~COUT {} lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|counter_comb_bita1~COUT {} lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|counter_comb_bita2 {} lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "dec_clk destination 2.503 ns + Shortest register " "Info: + Shortest clock path from clock \"dec_clk\" to destination register is 2.503 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns dec_clk 1 CLK PIN_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N3; Fanout = 1; CLK Node = 'dec_clk'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { dec_clk } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 544 -512 -344 560 "dec_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns dec_clk~clkctrl 2 COMB CLKCTRL_G11 3 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'dec_clk~clkctrl'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { dec_clk dec_clk~clkctrl } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 544 -512 -344 560 "dec_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(0.618 ns) 2.503 ns lpm_counter2:inst28\|lpm_counter:lpm_counter_component\|cntr_6li:auto_generated\|safe_q\[2\] 3 REG LCFF_X33_Y8_N5 2 " "Info: 3: + IC(0.688 ns) + CELL(0.618 ns) = 2.503 ns; Loc. = LCFF_X33_Y8_N5; Fanout = 2; REG Node = 'lpm_counter2:inst28\|lpm_counter:lpm_counter_component\|cntr_6li:auto_generated\|safe_q\[2\]'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.306 ns" { dec_clk~clkctrl lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_6li.tdf" "" { Text "C:/Users/Gurio/GIT/lab_4/db/cntr_6li.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.81 % ) " "Info: Total cell delay = 1.472 ns ( 58.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.031 ns ( 41.19 % ) " "Info: Total interconnect delay = 1.031 ns ( 41.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { dec_clk dec_clk~clkctrl lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[2] } "NODE_NAME" } } { "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "2.503 ns" { dec_clk {} dec_clk~combout {} dec_clk~clkctrl {} lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.343ns 0.688ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "dec_clk source 2.503 ns - Longest register " "Info: - Longest clock path from clock \"dec_clk\" to source register is 2.503 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns dec_clk 1 CLK PIN_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N3; Fanout = 1; CLK Node = 'dec_clk'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { dec_clk } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 544 -512 -344 560 "dec_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns dec_clk~clkctrl 2 COMB CLKCTRL_G11 3 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G11; Fanout = 3; COMB Node = 'dec_clk~clkctrl'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { dec_clk dec_clk~clkctrl } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 544 -512 -344 560 "dec_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.688 ns) + CELL(0.618 ns) 2.503 ns lpm_counter2:inst28\|lpm_counter:lpm_counter_component\|cntr_6li:auto_generated\|safe_q\[0\] 3 REG LCFF_X33_Y8_N1 3 " "Info: 3: + IC(0.688 ns) + CELL(0.618 ns) = 2.503 ns; Loc. = LCFF_X33_Y8_N1; Fanout = 3; REG Node = 'lpm_counter2:inst28\|lpm_counter:lpm_counter_component\|cntr_6li:auto_generated\|safe_q\[0\]'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.306 ns" { dec_clk~clkctrl lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_6li.tdf" "" { Text "C:/Users/Gurio/GIT/lab_4/db/cntr_6li.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.81 % ) " "Info: Total cell delay = 1.472 ns ( 58.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.031 ns ( 41.19 % ) " "Info: Total interconnect delay = 1.031 ns ( 41.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { dec_clk dec_clk~clkctrl lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[0] } "NODE_NAME" } } { "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "2.503 ns" { dec_clk {} dec_clk~combout {} dec_clk~clkctrl {} lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.688ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { dec_clk dec_clk~clkctrl lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[2] } "NODE_NAME" } } { "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "2.503 ns" { dec_clk {} dec_clk~combout {} dec_clk~clkctrl {} lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.343ns 0.688ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { dec_clk dec_clk~clkctrl lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[0] } "NODE_NAME" } } { "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "2.503 ns" { dec_clk {} dec_clk~combout {} dec_clk~clkctrl {} lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.688ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_6li.tdf" "" { Text "C:/Users/Gurio/GIT/lab_4/db/cntr_6li.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_6li.tdf" "" { Text "C:/Users/Gurio/GIT/lab_4/db/cntr_6li.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[0] lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|counter_comb_bita0~COUT lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|counter_comb_bita1~COUT lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|counter_comb_bita2 lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[2] } "NODE_NAME" } } { "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "0.715 ns" { lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[0] {} lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|counter_comb_bita0~COUT {} lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|counter_comb_bita1~COUT {} lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|counter_comb_bita2 {} lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.125ns 0.097ns } "" } } { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { dec_clk dec_clk~clkctrl lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[2] } "NODE_NAME" } } { "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "2.503 ns" { dec_clk {} dec_clk~combout {} dec_clk~clkctrl {} lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.343ns 0.688ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { dec_clk dec_clk~clkctrl lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[0] } "NODE_NAME" } } { "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "2.503 ns" { dec_clk {} dec_clk~combout {} dec_clk~clkctrl {} lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.688ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[2] } "NODE_NAME" } } { "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "" { lpm_counter2:inst28|lpm_counter:lpm_counter_component|cntr_6li:auto_generated|safe_q[2] {} } {  } {  } "" } } { "db/cntr_6li.tdf" "" { Text "C:/Users/Gurio/GIT/lab_4/db/cntr_6li.tdf" 61 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock memory lpm_rom1:inst5\|altsyncram:altsyncram_component\|altsyncram_lp61:auto_generated\|q_a\[0\] memory lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_g891:auto_generated\|ram_block1a0~porta_datain_reg0 269.47 MHz 3.711 ns Internal " "Info: Clock \"clock\" has Internal fmax of 269.47 MHz between source memory \"lpm_rom1:inst5\|altsyncram:altsyncram_component\|altsyncram_lp61:auto_generated\|q_a\[0\]\" and destination memory \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_g891:auto_generated\|ram_block1a0~porta_datain_reg0\" (period= 3.711 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.614 ns + Longest memory memory " "Info: + Longest memory to memory delay is 3.614 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.065 ns) 0.065 ns lpm_rom1:inst5\|altsyncram:altsyncram_component\|altsyncram_lp61:auto_generated\|q_a\[0\] 1 MEM M512_X24_Y18 4 " "Info: 1: + IC(0.000 ns) + CELL(0.065 ns) = 0.065 ns; Loc. = M512_X24_Y18; Fanout = 4; MEM Node = 'lpm_rom1:inst5\|altsyncram:altsyncram_component\|altsyncram_lp61:auto_generated\|q_a\[0\]'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_lp61.tdf" "" { Text "C:/Users/Gurio/GIT/lab_4/db/altsyncram_lp61.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.192 ns) 2.257 ns inst13\[0\]~7 2 COMB LOOP LCCOMB_X27_Y18_N10 3 " "Info: 2: + IC(0.000 ns) + CELL(2.192 ns) = 2.257 ns; Loc. = LCCOMB_X27_Y18_N10; Fanout = 3; COMB LOOP Node = 'inst13\[0\]~7'" { { "Info" "ITDB_PART_OF_SCC" "inst13\[0\]~7 LCCOMB_X27_Y18_N10 " "Info: Loc. = LCCOMB_X27_Y18_N10; Node \"inst13\[0\]~7\"" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst13[0]~7 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "inst12\[0\]~24 LCCOMB_X31_Y14_N4 " "Info: Loc. = LCCOMB_X31_Y14_N4; Node \"inst12\[0\]~24\"" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst12[0]~24 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst13[0]~7 } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 168 1312 1360 200 "inst13" "" } } } } { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst12[0]~24 } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 120 1312 1360 152 "inst12" "" } } } } { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.192 ns" { lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0] inst13[0]~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.223 ns) + CELL(0.134 ns) 3.614 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_g891:auto_generated\|ram_block1a0~porta_datain_reg0 3 MEM M512_X36_Y15 1 " "Info: 3: + IC(1.223 ns) + CELL(0.134 ns) = 3.614 ns; Loc. = M512_X36_Y15; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_g891:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { inst13[0]~7 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_g891.tdf" "" { Text "C:/Users/Gurio/GIT/lab_4/db/altsyncram_g891.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.391 ns ( 66.16 % ) " "Info: Total cell delay = 2.391 ns ( 66.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 33.84 % ) " "Info: Total interconnect delay = 1.223 ns ( 33.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.614 ns" { lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0] inst13[0]~7 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "3.614 ns" { lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0] {} inst13[0]~7 {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.223ns } { 0.065ns 2.192ns 0.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.065 ns - Smallest " "Info: - Smallest clock skew is 0.065 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.331 ns + Shortest memory " "Info: + Shortest clock path from clock \"clock\" to destination memory is 2.331 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 72 360 528 88 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 41 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 41; COMB Node = 'clock~clkctrl'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 72 360 528 88 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.459 ns) 2.331 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_g891:auto_generated\|ram_block1a0~porta_datain_reg0 3 MEM M512_X36_Y15 1 " "Info: 3: + IC(0.675 ns) + CELL(0.459 ns) = 2.331 ns; Loc. = M512_X36_Y15; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_g891:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.134 ns" { clock~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_g891.tdf" "" { Text "C:/Users/Gurio/GIT/lab_4/db/altsyncram_g891.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.313 ns ( 56.33 % ) " "Info: Total cell delay = 1.313 ns ( 56.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.018 ns ( 43.67 % ) " "Info: Total interconnect delay = 1.018 ns ( 43.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.331 ns" { clock clock~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "2.331 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.266 ns - Longest memory " "Info: - Longest clock path from clock \"clock\" to source memory is 2.266 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 72 360 528 88 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 41 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 41; COMB Node = 'clock~clkctrl'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 72 360 528 88 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.656 ns) + CELL(0.413 ns) 2.266 ns lpm_rom1:inst5\|altsyncram:altsyncram_component\|altsyncram_lp61:auto_generated\|q_a\[0\] 3 MEM M512_X24_Y18 4 " "Info: 3: + IC(0.656 ns) + CELL(0.413 ns) = 2.266 ns; Loc. = M512_X24_Y18; Fanout = 4; MEM Node = 'lpm_rom1:inst5\|altsyncram:altsyncram_component\|altsyncram_lp61:auto_generated\|q_a\[0\]'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.069 ns" { clock~clkctrl lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_lp61.tdf" "" { Text "C:/Users/Gurio/GIT/lab_4/db/altsyncram_lp61.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 55.91 % ) " "Info: Total cell delay = 1.267 ns ( 55.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.999 ns ( 44.09 % ) " "Info: Total interconnect delay = 0.999 ns ( 44.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.266 ns" { clock clock~clkctrl lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0] } "NODE_NAME" } } { "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "2.266 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.331 ns" { clock clock~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "2.331 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } } { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.266 ns" { clock clock~clkctrl lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0] } "NODE_NAME" } } { "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "2.266 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.140 ns + " "Info: + Micro clock to output delay of source is 0.140 ns" {  } { { "db/altsyncram_lp61.tdf" "" { Text "C:/Users/Gurio/GIT/lab_4/db/altsyncram_lp61.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_g891.tdf" "" { Text "C:/Users/Gurio/GIT/lab_4/db/altsyncram_g891.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.614 ns" { lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0] inst13[0]~7 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "3.614 ns" { lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0] {} inst13[0]~7 {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.223ns } { 0.065ns 2.192ns 0.134ns } "" } } { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.331 ns" { clock clock~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "2.331 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } } { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.266 ns" { clock clock~clkctrl lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0] } "NODE_NAME" } } { "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "2.266 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Reg_clk register register lpm_ff2:inst6\|lpm_ff:lpm_ff_component\|dffs\[6\] lpm_ff2:inst6\|lpm_ff:lpm_ff_component\|dffs\[6\] 500.0 MHz Internal " "Info: Clock \"Reg_clk\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_ff2:inst6\|lpm_ff:lpm_ff_component\|dffs\[6\]\" and destination register \"lpm_ff2:inst6\|lpm_ff:lpm_ff_component\|dffs\[6\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.609 ns + Longest register register " "Info: + Longest register to register delay is 1.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ff2:inst6\|lpm_ff:lpm_ff_component\|dffs\[6\] 1 REG LCFF_X23_Y18_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y18_N19; Fanout = 3; REG Node = 'lpm_ff2:inst6\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "e:/1soft/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.899 ns) 0.899 ns inst13\[6\]~1 2 COMB LOOP LCCOMB_X23_Y18_N30 3 " "Info: 2: + IC(0.000 ns) + CELL(0.899 ns) = 0.899 ns; Loc. = LCCOMB_X23_Y18_N30; Fanout = 3; COMB LOOP Node = 'inst13\[6\]~1'" { { "Info" "ITDB_PART_OF_SCC" "inst13\[6\]~1 LCCOMB_X23_Y18_N30 " "Info: Loc. = LCCOMB_X23_Y18_N30; Node \"inst13\[6\]~1\"" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst13[6]~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "inst12\[6\]~18DUPLICATE LCCOMB_X23_Y18_N6 " "Info: Loc. = LCCOMB_X23_Y18_N6; Node \"inst12\[6\]~18DUPLICATE\"" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst12[6]~18DUPLICATE } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst13[6]~1 } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 168 1312 1360 200 "inst13" "" } } } } { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst12[6]~18DUPLICATE } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 120 1312 1360 152 "inst12" "" } } } } { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.899 ns" { lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[6] inst13[6]~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.053 ns) 1.182 ns inst12\[6\]~18 3 COMB LCCOMB_X23_Y18_N4 2 " "Info: 3: + IC(0.230 ns) + CELL(0.053 ns) = 1.182 ns; Loc. = LCCOMB_X23_Y18_N4; Fanout = 2; COMB Node = 'inst12\[6\]~18'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.283 ns" { inst13[6]~1 inst12[6]~18 } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 120 1312 1360 152 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 1.454 ns inst17\[6\]~1 4 COMB LCCOMB_X23_Y18_N18 1 " "Info: 4: + IC(0.219 ns) + CELL(0.053 ns) = 1.454 ns; Loc. = LCCOMB_X23_Y18_N18; Fanout = 1; COMB Node = 'inst17\[6\]~1'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.272 ns" { inst12[6]~18 inst17[6]~1 } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 496 776 824 528 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.609 ns lpm_ff2:inst6\|lpm_ff:lpm_ff_component\|dffs\[6\] 5 REG LCFF_X23_Y18_N19 3 " "Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.609 ns; Loc. = LCFF_X23_Y18_N19; Fanout = 3; REG Node = 'lpm_ff2:inst6\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { inst17[6]~1 lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "e:/1soft/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.160 ns ( 72.09 % ) " "Info: Total cell delay = 1.160 ns ( 72.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.449 ns ( 27.91 % ) " "Info: Total interconnect delay = 0.449 ns ( 27.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.609 ns" { lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[6] inst13[6]~1 inst12[6]~18 inst17[6]~1 lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "1.609 ns" { lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[6] {} inst13[6]~1 {} inst12[6]~18 {} inst17[6]~1 {} lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 0.230ns 0.219ns 0.000ns } { 0.000ns 0.899ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Reg_clk destination 2.501 ns + Shortest register " "Info: + Shortest clock path from clock \"Reg_clk\" to destination register is 2.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns Reg_clk 1 CLK PIN_M2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M2; Fanout = 1; CLK Node = 'Reg_clk'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg_clk } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 560 256 424 576 "Reg_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns Reg_clk~clkctrl 2 COMB CLKCTRL_G9 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'Reg_clk~clkctrl'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Reg_clk Reg_clk~clkctrl } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 560 256 424 576 "Reg_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.618 ns) 2.501 ns lpm_ff2:inst6\|lpm_ff:lpm_ff_component\|dffs\[6\] 3 REG LCFF_X23_Y18_N19 3 " "Info: 3: + IC(0.676 ns) + CELL(0.618 ns) = 2.501 ns; Loc. = LCFF_X23_Y18_N19; Fanout = 3; REG Node = 'lpm_ff2:inst6\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { Reg_clk~clkctrl lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "e:/1soft/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 59.26 % ) " "Info: Total cell delay = 1.482 ns ( 59.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 40.74 % ) " "Info: Total interconnect delay = 1.019 ns ( 40.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { Reg_clk Reg_clk~clkctrl lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { Reg_clk {} Reg_clk~combout {} Reg_clk~clkctrl {} lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Reg_clk source 2.501 ns - Longest register " "Info: - Longest clock path from clock \"Reg_clk\" to source register is 2.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns Reg_clk 1 CLK PIN_M2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M2; Fanout = 1; CLK Node = 'Reg_clk'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg_clk } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 560 256 424 576 "Reg_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns Reg_clk~clkctrl 2 COMB CLKCTRL_G9 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G9; Fanout = 8; COMB Node = 'Reg_clk~clkctrl'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { Reg_clk Reg_clk~clkctrl } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 560 256 424 576 "Reg_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.618 ns) 2.501 ns lpm_ff2:inst6\|lpm_ff:lpm_ff_component\|dffs\[6\] 3 REG LCFF_X23_Y18_N19 3 " "Info: 3: + IC(0.676 ns) + CELL(0.618 ns) = 2.501 ns; Loc. = LCFF_X23_Y18_N19; Fanout = 3; REG Node = 'lpm_ff2:inst6\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { Reg_clk~clkctrl lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "e:/1soft/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 59.26 % ) " "Info: Total cell delay = 1.482 ns ( 59.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 40.74 % ) " "Info: Total interconnect delay = 1.019 ns ( 40.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { Reg_clk Reg_clk~clkctrl lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { Reg_clk {} Reg_clk~combout {} Reg_clk~clkctrl {} lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { Reg_clk Reg_clk~clkctrl lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { Reg_clk {} Reg_clk~combout {} Reg_clk~clkctrl {} lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } } { "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { Reg_clk {} Reg_clk~combout {} Reg_clk~clkctrl {} lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "e:/1soft/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "e:/1soft/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.609 ns" { lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[6] inst13[6]~1 inst12[6]~18 inst17[6]~1 lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "1.609 ns" { lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[6] {} inst13[6]~1 {} inst12[6]~18 {} inst17[6]~1 {} lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 0.230ns 0.219ns 0.000ns } { 0.000ns 0.899ns 0.053ns 0.053ns 0.155ns } "" } } { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { Reg_clk Reg_clk~clkctrl lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { Reg_clk {} Reg_clk~combout {} Reg_clk~clkctrl {} lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } } { "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { Reg_clk {} Reg_clk~combout {} Reg_clk~clkctrl {} lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "" { lpm_ff2:inst6|lpm_ff:lpm_ff_component|dffs[6] {} } {  } {  } "" } } { "lpm_ff.tdf" "" { Text "e:/1soft/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_g891:auto_generated\|ram_block1a0~porta_datain_reg0 Reg/Mem clock 7.417 ns memory " "Info: tsu for memory \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_g891:auto_generated\|ram_block1a0~porta_datain_reg0\" (data pin = \"Reg/Mem\", clock pin = \"clock\") is 7.417 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.726 ns + Longest pin memory " "Info: + Longest pin to memory delay is 9.726 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns Reg/Mem 1 PIN PIN_Y5 34 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_Y5; Fanout = 34; PIN Node = 'Reg/Mem'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg/Mem } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 888 256 424 904 "Reg/Mem" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.752 ns) + CELL(0.346 ns) 5.955 ns inst22 2 COMB LCCOMB_X27_Y18_N24 31 " "Info: 2: + IC(4.752 ns) + CELL(0.346 ns) = 5.955 ns; Loc. = LCCOMB_X27_Y18_N24; Fanout = 31; COMB Node = 'inst22'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.098 ns" { Reg/Mem inst22 } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 608 1080 1128 672 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.414 ns) 8.369 ns inst13\[0\]~7 3 COMB LOOP LCCOMB_X27_Y18_N10 3 " "Info: 3: + IC(0.000 ns) + CELL(2.414 ns) = 8.369 ns; Loc. = LCCOMB_X27_Y18_N10; Fanout = 3; COMB LOOP Node = 'inst13\[0\]~7'" { { "Info" "ITDB_PART_OF_SCC" "inst13\[0\]~7 LCCOMB_X27_Y18_N10 " "Info: Loc. = LCCOMB_X27_Y18_N10; Node \"inst13\[0\]~7\"" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst13[0]~7 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "inst12\[0\]~24 LCCOMB_X31_Y14_N4 " "Info: Loc. = LCCOMB_X31_Y14_N4; Node \"inst12\[0\]~24\"" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst12[0]~24 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst13[0]~7 } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 168 1312 1360 200 "inst13" "" } } } } { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst12[0]~24 } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 120 1312 1360 152 "inst12" "" } } } } { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.414 ns" { inst22 inst13[0]~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.223 ns) + CELL(0.134 ns) 9.726 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_g891:auto_generated\|ram_block1a0~porta_datain_reg0 4 MEM M512_X36_Y15 1 " "Info: 4: + IC(1.223 ns) + CELL(0.134 ns) = 9.726 ns; Loc. = M512_X36_Y15; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_g891:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { inst13[0]~7 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_g891.tdf" "" { Text "C:/Users/Gurio/GIT/lab_4/db/altsyncram_g891.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.751 ns ( 38.57 % ) " "Info: Total cell delay = 3.751 ns ( 38.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.975 ns ( 61.43 % ) " "Info: Total interconnect delay = 5.975 ns ( 61.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.726 ns" { Reg/Mem inst22 inst13[0]~7 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "9.726 ns" { Reg/Mem {} Reg/Mem~combout {} inst22 {} inst13[0]~7 {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 4.752ns 0.000ns 1.223ns } { 0.000ns 0.857ns 0.346ns 2.414ns 0.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_g891.tdf" "" { Text "C:/Users/Gurio/GIT/lab_4/db/altsyncram_g891.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.331 ns - Shortest memory " "Info: - Shortest clock path from clock \"clock\" to destination memory is 2.331 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 72 360 528 88 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 41 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 41; COMB Node = 'clock~clkctrl'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 72 360 528 88 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.459 ns) 2.331 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_g891:auto_generated\|ram_block1a0~porta_datain_reg0 3 MEM M512_X36_Y15 1 " "Info: 3: + IC(0.675 ns) + CELL(0.459 ns) = 2.331 ns; Loc. = M512_X36_Y15; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_g891:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.134 ns" { clock~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_g891.tdf" "" { Text "C:/Users/Gurio/GIT/lab_4/db/altsyncram_g891.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.313 ns ( 56.33 % ) " "Info: Total cell delay = 1.313 ns ( 56.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.018 ns ( 43.67 % ) " "Info: Total interconnect delay = 1.018 ns ( 43.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.331 ns" { clock clock~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "2.331 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.726 ns" { Reg/Mem inst22 inst13[0]~7 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "9.726 ns" { Reg/Mem {} Reg/Mem~combout {} inst22 {} inst13[0]~7 {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 4.752ns 0.000ns 1.223ns } { 0.000ns 0.857ns 0.346ns 2.414ns 0.134ns } "" } } { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.331 ns" { clock clock~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "2.331 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_g891:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock DataOut\[0\] lpm_rom1:inst5\|altsyncram:altsyncram_component\|altsyncram_lp61:auto_generated\|q_a\[0\] 9.098 ns memory " "Info: tco from clock \"clock\" to destination pin \"DataOut\[0\]\" through memory \"lpm_rom1:inst5\|altsyncram:altsyncram_component\|altsyncram_lp61:auto_generated\|q_a\[0\]\" is 9.098 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.266 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to source memory is 2.266 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 72 360 528 88 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 41 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 41; COMB Node = 'clock~clkctrl'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 72 360 528 88 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.656 ns) + CELL(0.413 ns) 2.266 ns lpm_rom1:inst5\|altsyncram:altsyncram_component\|altsyncram_lp61:auto_generated\|q_a\[0\] 3 MEM M512_X24_Y18 4 " "Info: 3: + IC(0.656 ns) + CELL(0.413 ns) = 2.266 ns; Loc. = M512_X24_Y18; Fanout = 4; MEM Node = 'lpm_rom1:inst5\|altsyncram:altsyncram_component\|altsyncram_lp61:auto_generated\|q_a\[0\]'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.069 ns" { clock~clkctrl lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_lp61.tdf" "" { Text "C:/Users/Gurio/GIT/lab_4/db/altsyncram_lp61.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 55.91 % ) " "Info: Total cell delay = 1.267 ns ( 55.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.999 ns ( 44.09 % ) " "Info: Total interconnect delay = 0.999 ns ( 44.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.266 ns" { clock clock~clkctrl lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0] } "NODE_NAME" } } { "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "2.266 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.140 ns + " "Info: + Micro clock to output delay of source is 0.140 ns" {  } { { "db/altsyncram_lp61.tdf" "" { Text "C:/Users/Gurio/GIT/lab_4/db/altsyncram_lp61.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.692 ns + Longest memory pin " "Info: + Longest memory to pin delay is 6.692 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.065 ns) 0.065 ns lpm_rom1:inst5\|altsyncram:altsyncram_component\|altsyncram_lp61:auto_generated\|q_a\[0\] 1 MEM M512_X24_Y18 4 " "Info: 1: + IC(0.000 ns) + CELL(0.065 ns) = 0.065 ns; Loc. = M512_X24_Y18; Fanout = 4; MEM Node = 'lpm_rom1:inst5\|altsyncram:altsyncram_component\|altsyncram_lp61:auto_generated\|q_a\[0\]'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_lp61.tdf" "" { Text "C:/Users/Gurio/GIT/lab_4/db/altsyncram_lp61.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.192 ns) 2.257 ns inst13\[0\]~7 2 COMB LOOP LCCOMB_X27_Y18_N10 3 " "Info: 2: + IC(0.000 ns) + CELL(2.192 ns) = 2.257 ns; Loc. = LCCOMB_X27_Y18_N10; Fanout = 3; COMB LOOP Node = 'inst13\[0\]~7'" { { "Info" "ITDB_PART_OF_SCC" "inst13\[0\]~7 LCCOMB_X27_Y18_N10 " "Info: Loc. = LCCOMB_X27_Y18_N10; Node \"inst13\[0\]~7\"" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst13[0]~7 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "inst12\[0\]~24 LCCOMB_X31_Y14_N4 " "Info: Loc. = LCCOMB_X31_Y14_N4; Node \"inst12\[0\]~24\"" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst12[0]~24 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst13[0]~7 } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 168 1312 1360 200 "inst13" "" } } } } { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst12[0]~24 } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 120 1312 1360 152 "inst12" "" } } } } { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.192 ns" { lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0] inst13[0]~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.154 ns) 3.241 ns inst12\[0\]~24DUPLICATE 3 COMB LCCOMB_X31_Y14_N6 1 " "Info: 3: + IC(0.830 ns) + CELL(0.154 ns) = 3.241 ns; Loc. = LCCOMB_X31_Y14_N6; Fanout = 1; COMB Node = 'inst12\[0\]~24DUPLICATE'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.984 ns" { inst13[0]~7 inst12[0]~24DUPLICATE } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 120 1312 1360 152 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.469 ns) + CELL(1.982 ns) 6.692 ns DataOut\[0\] 4 PIN PIN_AA6 0 " "Info: 4: + IC(1.469 ns) + CELL(1.982 ns) = 6.692 ns; Loc. = PIN_AA6; Fanout = 0; PIN Node = 'DataOut\[0\]'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.451 ns" { inst12[0]~24DUPLICATE DataOut[0] } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 384 1512 1688 400 "DataOut\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.393 ns ( 65.65 % ) " "Info: Total cell delay = 4.393 ns ( 65.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.299 ns ( 34.35 % ) " "Info: Total interconnect delay = 2.299 ns ( 34.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.692 ns" { lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0] inst13[0]~7 inst12[0]~24DUPLICATE DataOut[0] } "NODE_NAME" } } { "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "6.692 ns" { lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0] {} inst13[0]~7 {} inst12[0]~24DUPLICATE {} DataOut[0] {} } { 0.000ns 0.000ns 0.830ns 1.469ns } { 0.065ns 2.192ns 0.154ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.266 ns" { clock clock~clkctrl lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0] } "NODE_NAME" } } { "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "2.266 ns" { clock {} clock~combout {} clock~clkctrl {} lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } } { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.692 ns" { lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0] inst13[0]~7 inst12[0]~24DUPLICATE DataOut[0] } "NODE_NAME" } } { "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "6.692 ns" { lpm_rom1:inst5|altsyncram:altsyncram_component|altsyncram_lp61:auto_generated|q_a[0] {} inst13[0]~7 {} inst12[0]~24DUPLICATE {} DataOut[0] {} } { 0.000ns 0.000ns 0.830ns 1.469ns } { 0.065ns 2.192ns 0.154ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Reg/Mem DataOut\[0\] 12.804 ns Longest " "Info: Longest tpd from source pin \"Reg/Mem\" to destination pin \"DataOut\[0\]\" is 12.804 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns Reg/Mem 1 PIN PIN_Y5 34 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_Y5; Fanout = 34; PIN Node = 'Reg/Mem'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg/Mem } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 888 256 424 904 "Reg/Mem" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.752 ns) + CELL(0.346 ns) 5.955 ns inst22 2 COMB LCCOMB_X27_Y18_N24 31 " "Info: 2: + IC(4.752 ns) + CELL(0.346 ns) = 5.955 ns; Loc. = LCCOMB_X27_Y18_N24; Fanout = 31; COMB Node = 'inst22'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.098 ns" { Reg/Mem inst22 } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 608 1080 1128 672 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.414 ns) 8.369 ns inst13\[0\]~7 3 COMB LOOP LCCOMB_X27_Y18_N10 3 " "Info: 3: + IC(0.000 ns) + CELL(2.414 ns) = 8.369 ns; Loc. = LCCOMB_X27_Y18_N10; Fanout = 3; COMB LOOP Node = 'inst13\[0\]~7'" { { "Info" "ITDB_PART_OF_SCC" "inst13\[0\]~7 LCCOMB_X27_Y18_N10 " "Info: Loc. = LCCOMB_X27_Y18_N10; Node \"inst13\[0\]~7\"" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst13[0]~7 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "inst12\[0\]~24 LCCOMB_X31_Y14_N4 " "Info: Loc. = LCCOMB_X31_Y14_N4; Node \"inst12\[0\]~24\"" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst12[0]~24 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst13[0]~7 } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 168 1312 1360 200 "inst13" "" } } } } { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst12[0]~24 } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 120 1312 1360 152 "inst12" "" } } } } { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.414 ns" { inst22 inst13[0]~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.154 ns) 9.353 ns inst12\[0\]~24DUPLICATE 4 COMB LCCOMB_X31_Y14_N6 1 " "Info: 4: + IC(0.830 ns) + CELL(0.154 ns) = 9.353 ns; Loc. = LCCOMB_X31_Y14_N6; Fanout = 1; COMB Node = 'inst12\[0\]~24DUPLICATE'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.984 ns" { inst13[0]~7 inst12[0]~24DUPLICATE } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 120 1312 1360 152 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.469 ns) + CELL(1.982 ns) 12.804 ns DataOut\[0\] 5 PIN PIN_AA6 0 " "Info: 5: + IC(1.469 ns) + CELL(1.982 ns) = 12.804 ns; Loc. = PIN_AA6; Fanout = 0; PIN Node = 'DataOut\[0\]'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.451 ns" { inst12[0]~24DUPLICATE DataOut[0] } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 384 1512 1688 400 "DataOut\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.753 ns ( 44.93 % ) " "Info: Total cell delay = 5.753 ns ( 44.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.051 ns ( 55.07 % ) " "Info: Total interconnect delay = 7.051 ns ( 55.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.804 ns" { Reg/Mem inst22 inst13[0]~7 inst12[0]~24DUPLICATE DataOut[0] } "NODE_NAME" } } { "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "12.804 ns" { Reg/Mem {} Reg/Mem~combout {} inst22 {} inst13[0]~7 {} inst12[0]~24DUPLICATE {} DataOut[0] {} } { 0.000ns 0.000ns 4.752ns 0.000ns 0.830ns 1.469ns } { 0.000ns 0.857ns 0.346ns 2.414ns 0.154ns 1.982ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_counter3:inst30\|lpm_counter:lpm_counter_component\|cntr_auj:auto_generated\|safe_q\[0\] RAM_addr\[0\] inc_clk -2.227 ns register " "Info: th for register \"lpm_counter3:inst30\|lpm_counter:lpm_counter_component\|cntr_auj:auto_generated\|safe_q\[0\]\" (data pin = \"RAM_addr\[0\]\", clock pin = \"inc_clk\") is -2.227 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inc_clk destination 2.499 ns + Longest register " "Info: + Longest clock path from clock \"inc_clk\" to destination register is 2.499 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns inc_clk 1 CLK PIN_M21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'inc_clk'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inc_clk } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 256 -224 -56 272 "inc_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.207 ns inc_clk~clkctrl 2 COMB CLKCTRL_G1 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inc_clk~clkctrl'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { inc_clk inc_clk~clkctrl } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 256 -224 -56 272 "inc_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.618 ns) 2.499 ns lpm_counter3:inst30\|lpm_counter:lpm_counter_component\|cntr_auj:auto_generated\|safe_q\[0\] 3 REG LCFF_X27_Y4_N1 4 " "Info: 3: + IC(0.674 ns) + CELL(0.618 ns) = 2.499 ns; Loc. = LCFF_X27_Y4_N1; Fanout = 4; REG Node = 'lpm_counter3:inst30\|lpm_counter:lpm_counter_component\|cntr_auj:auto_generated\|safe_q\[0\]'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { inc_clk~clkctrl lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_auj.tdf" "" { Text "C:/Users/Gurio/GIT/lab_4/db/cntr_auj.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 59.30 % ) " "Info: Total cell delay = 1.482 ns ( 59.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.017 ns ( 40.70 % ) " "Info: Total interconnect delay = 1.017 ns ( 40.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.499 ns" { inc_clk inc_clk~clkctrl lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0] } "NODE_NAME" } } { "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "2.499 ns" { inc_clk {} inc_clk~combout {} inc_clk~clkctrl {} lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "db/cntr_auj.tdf" "" { Text "C:/Users/Gurio/GIT/lab_4/db/cntr_auj.tdf" 67 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.875 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.875 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns RAM_addr\[0\] 1 PIN PIN_W9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_W9; Fanout = 1; PIN Node = 'RAM_addr\[0\]'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM_addr[0] } "NODE_NAME" } } { "Lab_3.bdf" "" { Schematic "C:/Users/Gurio/GIT/lab_4/Lab_3.bdf" { { 224 -224 -56 240 "RAM_addr\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.767 ns) + CELL(0.309 ns) 4.875 ns lpm_counter3:inst30\|lpm_counter:lpm_counter_component\|cntr_auj:auto_generated\|safe_q\[0\] 2 REG LCFF_X27_Y4_N1 4 " "Info: 2: + IC(3.767 ns) + CELL(0.309 ns) = 4.875 ns; Loc. = LCFF_X27_Y4_N1; Fanout = 4; REG Node = 'lpm_counter3:inst30\|lpm_counter:lpm_counter_component\|cntr_auj:auto_generated\|safe_q\[0\]'" {  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.076 ns" { RAM_addr[0] lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_auj.tdf" "" { Text "C:/Users/Gurio/GIT/lab_4/db/cntr_auj.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.108 ns ( 22.73 % ) " "Info: Total cell delay = 1.108 ns ( 22.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.767 ns ( 77.27 % ) " "Info: Total interconnect delay = 3.767 ns ( 77.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.875 ns" { RAM_addr[0] lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0] } "NODE_NAME" } } { "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "4.875 ns" { RAM_addr[0] {} RAM_addr[0]~combout {} lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 3.767ns } { 0.000ns 0.799ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.499 ns" { inc_clk inc_clk~clkctrl lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0] } "NODE_NAME" } } { "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "2.499 ns" { inc_clk {} inc_clk~combout {} inc_clk~clkctrl {} lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.864ns 0.000ns 0.618ns } "" } } { "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/1soft/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.875 ns" { RAM_addr[0] lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0] } "NODE_NAME" } } { "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/1soft/quartus/quartus/bin/Technology_Viewer.qrui" "4.875 ns" { RAM_addr[0] {} RAM_addr[0]~combout {} lpm_counter3:inst30|lpm_counter:lpm_counter_component|cntr_auj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 3.767ns } { 0.000ns 0.799ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 25 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "166 " "Info: Peak virtual memory: 166 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 05 16:40:53 2012 " "Info: Processing ended: Sat May 05 16:40:53 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
