Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed May  3 14:28:53 2023
| Host         : LAPTOP-98HHQTBC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file AHBLITE_SYS_timing_summary_routed.rpt -pb AHBLITE_SYS_timing_summary_routed.pb -rpx AHBLITE_SYS_timing_summary_routed.rpx -warn_on_violation
| Design       : AHBLITE_SYS
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        
SYNTH-10   Warning           Wide multiplier              3           
SYNTH-16   Warning           Address collision            9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1406)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3597)
5. checking no_input_delay (10)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1406)
---------------------------
 There are 1402 register/latch pins with no clock driven by root clock pin: clk_div_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uAHB7SEGDEC/counter_reg[15]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3597)
---------------------------------------------------
 There are 3597 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.148        0.000                      0                    1        0.554        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.148        0.000                      0                    1        0.554        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.554ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.148ns  (required time - arrival time)
  Source:                 clk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 0.580ns (31.426%)  route 1.266ns (68.574%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    CLK_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  clk_div_reg/Q
                         net (fo=2, routed)           1.266     6.949    clk_div
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124     7.073 r  clk_div_i_1/O
                         net (fo=1, routed)           0.000     7.073    p_0_in__0
    SLICE_X52Y96         FDRE                                         r  clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    14.927    CLK_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clk_div_reg/C
                         clock pessimism              0.301    15.228    
                         clock uncertainty           -0.035    15.192    
    SLICE_X52Y96         FDRE (Setup_fdre_C_D)        0.029    15.221    clk_div_reg
  -------------------------------------------------------------------
                         required time                         15.221    
                         arrival time                          -7.073    
  -------------------------------------------------------------------
                         slack                                  8.148    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 clk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.186ns (28.855%)  route 0.459ns (71.145%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    CLK_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  clk_div_reg/Q
                         net (fo=2, routed)           0.459     2.083    clk_div
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     2.128 r  clk_div_i_1/O
                         net (fo=1, routed)           0.000     2.128    p_0_in__0
    SLICE_X52Y96         FDRE                                         r  clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    CLK_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clk_div_reg/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.091     1.574    clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.554    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    clk_div_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clk_div_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clk_div_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clk_div_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clk_div_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3628 Endpoints
Min Delay          3628 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Ydopw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.257ns  (logic 9.038ns (29.871%)  route 21.219ns (70.129%))
  Logic Levels:           22  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/Q
                         net (fo=177, routed)         5.858     6.376    u_CORTEXM0INTEGRATION/u_logic/Htmpw6
    SLICE_X51Y94         LUT4 (Prop_lut4_I0_O)        0.124     6.500 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_64/O
                         net (fo=23, routed)          1.787     8.287    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_64_n_0
    SLICE_X40Y99         LUT5 (Prop_lut5_I3_O)        0.124     8.411 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_99/O
                         net (fo=1, routed)           0.667     9.078    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_99_n_0
    SLICE_X40Y99         LUT6 (Prop_lut6_I5_O)        0.124     9.202 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_45/O
                         net (fo=3, routed)           2.336    11.538    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_45_n_0
    SLICE_X57Y88         LUT2 (Prop_lut2_I1_O)        0.124    11.662 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_14/O
                         net (fo=2, routed)           0.672    12.334    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_14_n_0
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[47])
                                                      3.851    16.185 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.187    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.705 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[0]
                         net (fo=2, routed)           1.021    18.726    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_105
    SLICE_X57Y91         LUT2 (Prop_lut2_I0_O)        0.124    18.850 r  u_CORTEXM0INTEGRATION/u_logic/Nznax6_i_9/O
                         net (fo=1, routed)           0.000    18.850    u_CORTEXM0INTEGRATION/u_logic/Nznax6_i_9_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.400 r  u_CORTEXM0INTEGRATION/u_logic/Nznax6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.400    u_CORTEXM0INTEGRATION/u_logic/Nznax6_reg_i_6_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.514 r  u_CORTEXM0INTEGRATION/u_logic/Nrnax6_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.514    u_CORTEXM0INTEGRATION/u_logic/Nrnax6_reg_i_14_n_0
    SLICE_X57Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.628 r  u_CORTEXM0INTEGRATION/u_logic/Nfnax6_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.628    u_CORTEXM0INTEGRATION/u_logic/Nfnax6_reg_i_13_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.962 r  u_CORTEXM0INTEGRATION/u_logic/Rribx6_reg_i_14/O[1]
                         net (fo=1, routed)           0.789    20.750    u_CORTEXM0INTEGRATION/u_logic/p_0_in65_in
    SLICE_X47Y91         LUT6 (Prop_lut6_I2_O)        0.303    21.053 r  u_CORTEXM0INTEGRATION/u_logic/Nlnax6_i_11/O
                         net (fo=1, routed)           0.593    21.646    u_CORTEXM0INTEGRATION/u_logic/Nlnax6_i_11_n_0
    SLICE_X44Y91         LUT3 (Prop_lut3_I2_O)        0.124    21.770 r  u_CORTEXM0INTEGRATION/u_logic/Nlnax6_i_6/O
                         net (fo=1, routed)           0.669    22.439    u_CORTEXM0INTEGRATION/u_logic/Nlnax6_i_6_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.124    22.563 r  u_CORTEXM0INTEGRATION/u_logic/Nlnax6_i_2/O
                         net (fo=2, routed)           1.158    23.722    u_CORTEXM0INTEGRATION/u_logic/Nlnax6_i_2_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I1_O)        0.124    23.846 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_27/O
                         net (fo=1, routed)           0.797    24.643    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_27_n_0
    SLICE_X43Y87         LUT5 (Prop_lut5_I0_O)        0.124    24.767 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_22/O
                         net (fo=1, routed)           0.855    25.622    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_22_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I5_O)        0.124    25.746 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_9/O
                         net (fo=1, routed)           0.952    26.698    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_9_n_0
    SLICE_X40Y85         LUT6 (Prop_lut6_I4_O)        0.124    26.822 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_4/O
                         net (fo=2, routed)           0.319    27.141    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_4_n_0
    SLICE_X42Y85         LUT6 (Prop_lut6_I2_O)        0.124    27.265 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_15/O
                         net (fo=2, routed)           1.524    28.789    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_15_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I3_O)        0.124    28.913 f  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_4/O
                         net (fo=2, routed)           0.633    29.546    u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_4_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I3_O)        0.124    29.670 r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_1/O
                         net (fo=1, routed)           0.587    30.257    u_CORTEXM0INTEGRATION/u_logic/Buohu6
    SLICE_X56Y75         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Ydopw6_reg_rep/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.058ns  (logic 9.038ns (30.069%)  route 21.020ns (69.931%))
  Logic Levels:           22  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/Q
                         net (fo=177, routed)         5.858     6.376    u_CORTEXM0INTEGRATION/u_logic/Htmpw6
    SLICE_X51Y94         LUT4 (Prop_lut4_I0_O)        0.124     6.500 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_64/O
                         net (fo=23, routed)          1.787     8.287    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_64_n_0
    SLICE_X40Y99         LUT5 (Prop_lut5_I3_O)        0.124     8.411 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_99/O
                         net (fo=1, routed)           0.667     9.078    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_99_n_0
    SLICE_X40Y99         LUT6 (Prop_lut6_I5_O)        0.124     9.202 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_45/O
                         net (fo=3, routed)           2.336    11.538    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_45_n_0
    SLICE_X57Y88         LUT2 (Prop_lut2_I1_O)        0.124    11.662 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_14/O
                         net (fo=2, routed)           0.672    12.334    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_14_n_0
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[47])
                                                      3.851    16.185 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.187    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.705 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[0]
                         net (fo=2, routed)           1.021    18.726    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_105
    SLICE_X57Y91         LUT2 (Prop_lut2_I0_O)        0.124    18.850 r  u_CORTEXM0INTEGRATION/u_logic/Nznax6_i_9/O
                         net (fo=1, routed)           0.000    18.850    u_CORTEXM0INTEGRATION/u_logic/Nznax6_i_9_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.400 r  u_CORTEXM0INTEGRATION/u_logic/Nznax6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.400    u_CORTEXM0INTEGRATION/u_logic/Nznax6_reg_i_6_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.514 r  u_CORTEXM0INTEGRATION/u_logic/Nrnax6_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.514    u_CORTEXM0INTEGRATION/u_logic/Nrnax6_reg_i_14_n_0
    SLICE_X57Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.628 r  u_CORTEXM0INTEGRATION/u_logic/Nfnax6_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.628    u_CORTEXM0INTEGRATION/u_logic/Nfnax6_reg_i_13_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.962 r  u_CORTEXM0INTEGRATION/u_logic/Rribx6_reg_i_14/O[1]
                         net (fo=1, routed)           0.789    20.750    u_CORTEXM0INTEGRATION/u_logic/p_0_in65_in
    SLICE_X47Y91         LUT6 (Prop_lut6_I2_O)        0.303    21.053 r  u_CORTEXM0INTEGRATION/u_logic/Nlnax6_i_11/O
                         net (fo=1, routed)           0.593    21.646    u_CORTEXM0INTEGRATION/u_logic/Nlnax6_i_11_n_0
    SLICE_X44Y91         LUT3 (Prop_lut3_I2_O)        0.124    21.770 r  u_CORTEXM0INTEGRATION/u_logic/Nlnax6_i_6/O
                         net (fo=1, routed)           0.669    22.439    u_CORTEXM0INTEGRATION/u_logic/Nlnax6_i_6_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.124    22.563 r  u_CORTEXM0INTEGRATION/u_logic/Nlnax6_i_2/O
                         net (fo=2, routed)           1.158    23.722    u_CORTEXM0INTEGRATION/u_logic/Nlnax6_i_2_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I1_O)        0.124    23.846 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_27/O
                         net (fo=1, routed)           0.797    24.643    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_27_n_0
    SLICE_X43Y87         LUT5 (Prop_lut5_I0_O)        0.124    24.767 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_22/O
                         net (fo=1, routed)           0.855    25.622    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_22_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I5_O)        0.124    25.746 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_9/O
                         net (fo=1, routed)           0.952    26.698    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_9_n_0
    SLICE_X40Y85         LUT6 (Prop_lut6_I4_O)        0.124    26.822 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_4/O
                         net (fo=2, routed)           0.319    27.141    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_4_n_0
    SLICE_X42Y85         LUT6 (Prop_lut6_I2_O)        0.124    27.265 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_15/O
                         net (fo=2, routed)           1.524    28.789    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_15_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I3_O)        0.124    28.913 f  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_4/O
                         net (fo=2, routed)           1.021    29.934    u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_4_n_0
    SLICE_X56Y75         LUT6 (Prop_lut6_I3_O)        0.124    30.058 r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_rep_i_1/O
                         net (fo=1, routed)           0.000    30.058    u_CORTEXM0INTEGRATION/u_logic/Ydopw6_rep_i_1_n_0
    SLICE_X56Y75         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_reg_rep/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.867ns  (logic 9.038ns (30.261%)  route 20.829ns (69.739%))
  Logic Levels:           22  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/Q
                         net (fo=177, routed)         5.858     6.376    u_CORTEXM0INTEGRATION/u_logic/Htmpw6
    SLICE_X51Y94         LUT4 (Prop_lut4_I0_O)        0.124     6.500 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_64/O
                         net (fo=23, routed)          1.787     8.287    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_64_n_0
    SLICE_X40Y99         LUT5 (Prop_lut5_I3_O)        0.124     8.411 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_99/O
                         net (fo=1, routed)           0.667     9.078    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_99_n_0
    SLICE_X40Y99         LUT6 (Prop_lut6_I5_O)        0.124     9.202 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_45/O
                         net (fo=3, routed)           2.336    11.538    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_45_n_0
    SLICE_X57Y88         LUT2 (Prop_lut2_I1_O)        0.124    11.662 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_14/O
                         net (fo=2, routed)           0.672    12.334    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_14_n_0
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[47])
                                                      3.851    16.185 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.187    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.705 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[0]
                         net (fo=2, routed)           1.021    18.726    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_105
    SLICE_X57Y91         LUT2 (Prop_lut2_I0_O)        0.124    18.850 r  u_CORTEXM0INTEGRATION/u_logic/Nznax6_i_9/O
                         net (fo=1, routed)           0.000    18.850    u_CORTEXM0INTEGRATION/u_logic/Nznax6_i_9_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.400 r  u_CORTEXM0INTEGRATION/u_logic/Nznax6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.400    u_CORTEXM0INTEGRATION/u_logic/Nznax6_reg_i_6_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.514 r  u_CORTEXM0INTEGRATION/u_logic/Nrnax6_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.514    u_CORTEXM0INTEGRATION/u_logic/Nrnax6_reg_i_14_n_0
    SLICE_X57Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.628 r  u_CORTEXM0INTEGRATION/u_logic/Nfnax6_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.628    u_CORTEXM0INTEGRATION/u_logic/Nfnax6_reg_i_13_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.962 r  u_CORTEXM0INTEGRATION/u_logic/Rribx6_reg_i_14/O[1]
                         net (fo=1, routed)           0.789    20.750    u_CORTEXM0INTEGRATION/u_logic/p_0_in65_in
    SLICE_X47Y91         LUT6 (Prop_lut6_I2_O)        0.303    21.053 r  u_CORTEXM0INTEGRATION/u_logic/Nlnax6_i_11/O
                         net (fo=1, routed)           0.593    21.646    u_CORTEXM0INTEGRATION/u_logic/Nlnax6_i_11_n_0
    SLICE_X44Y91         LUT3 (Prop_lut3_I2_O)        0.124    21.770 r  u_CORTEXM0INTEGRATION/u_logic/Nlnax6_i_6/O
                         net (fo=1, routed)           0.669    22.439    u_CORTEXM0INTEGRATION/u_logic/Nlnax6_i_6_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.124    22.563 r  u_CORTEXM0INTEGRATION/u_logic/Nlnax6_i_2/O
                         net (fo=2, routed)           1.158    23.722    u_CORTEXM0INTEGRATION/u_logic/Nlnax6_i_2_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I1_O)        0.124    23.846 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_27/O
                         net (fo=1, routed)           0.797    24.643    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_27_n_0
    SLICE_X43Y87         LUT5 (Prop_lut5_I0_O)        0.124    24.767 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_22/O
                         net (fo=1, routed)           0.855    25.622    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_22_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I5_O)        0.124    25.746 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_9/O
                         net (fo=1, routed)           0.952    26.698    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_9_n_0
    SLICE_X40Y85         LUT6 (Prop_lut6_I4_O)        0.124    26.822 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_4/O
                         net (fo=2, routed)           0.319    27.141    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_4_n_0
    SLICE_X42Y85         LUT6 (Prop_lut6_I2_O)        0.124    27.265 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_15/O
                         net (fo=2, routed)           1.386    28.651    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_15_n_0
    SLICE_X56Y78         LUT6 (Prop_lut6_I3_O)        0.124    28.775 f  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_5/O
                         net (fo=1, routed)           0.968    29.743    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_5_n_0
    SLICE_X52Y76         LUT6 (Prop_lut6_I3_O)        0.124    29.867 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_1/O
                         net (fo=1, routed)           0.000    29.867    u_CORTEXM0INTEGRATION/u_logic/Oxohu6
    SLICE_X52Y76         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.220ns  (logic 8.914ns (31.588%)  route 19.306ns (68.412%))
  Logic Levels:           21  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/Q
                         net (fo=177, routed)         5.858     6.376    u_CORTEXM0INTEGRATION/u_logic/Htmpw6
    SLICE_X51Y94         LUT4 (Prop_lut4_I0_O)        0.124     6.500 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_64/O
                         net (fo=23, routed)          1.787     8.287    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_64_n_0
    SLICE_X40Y99         LUT5 (Prop_lut5_I3_O)        0.124     8.411 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_99/O
                         net (fo=1, routed)           0.667     9.078    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_99_n_0
    SLICE_X40Y99         LUT6 (Prop_lut6_I5_O)        0.124     9.202 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_45/O
                         net (fo=3, routed)           2.336    11.538    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_45_n_0
    SLICE_X57Y88         LUT2 (Prop_lut2_I1_O)        0.124    11.662 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_14/O
                         net (fo=2, routed)           0.672    12.334    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_14_n_0
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[47])
                                                      3.851    16.185 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.187    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.705 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[0]
                         net (fo=2, routed)           1.021    18.726    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_105
    SLICE_X57Y91         LUT2 (Prop_lut2_I0_O)        0.124    18.850 r  u_CORTEXM0INTEGRATION/u_logic/Nznax6_i_9/O
                         net (fo=1, routed)           0.000    18.850    u_CORTEXM0INTEGRATION/u_logic/Nznax6_i_9_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.400 r  u_CORTEXM0INTEGRATION/u_logic/Nznax6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.400    u_CORTEXM0INTEGRATION/u_logic/Nznax6_reg_i_6_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.514 r  u_CORTEXM0INTEGRATION/u_logic/Nrnax6_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.514    u_CORTEXM0INTEGRATION/u_logic/Nrnax6_reg_i_14_n_0
    SLICE_X57Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.628 r  u_CORTEXM0INTEGRATION/u_logic/Nfnax6_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.628    u_CORTEXM0INTEGRATION/u_logic/Nfnax6_reg_i_13_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.962 f  u_CORTEXM0INTEGRATION/u_logic/Rribx6_reg_i_14/O[1]
                         net (fo=1, routed)           0.789    20.750    u_CORTEXM0INTEGRATION/u_logic/p_0_in65_in
    SLICE_X47Y91         LUT6 (Prop_lut6_I2_O)        0.303    21.053 f  u_CORTEXM0INTEGRATION/u_logic/Nlnax6_i_11/O
                         net (fo=1, routed)           0.593    21.646    u_CORTEXM0INTEGRATION/u_logic/Nlnax6_i_11_n_0
    SLICE_X44Y91         LUT3 (Prop_lut3_I2_O)        0.124    21.770 f  u_CORTEXM0INTEGRATION/u_logic/Nlnax6_i_6/O
                         net (fo=1, routed)           0.669    22.439    u_CORTEXM0INTEGRATION/u_logic/Nlnax6_i_6_n_0
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.124    22.563 f  u_CORTEXM0INTEGRATION/u_logic/Nlnax6_i_2/O
                         net (fo=2, routed)           1.158    23.722    u_CORTEXM0INTEGRATION/u_logic/Nlnax6_i_2_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I1_O)        0.124    23.846 f  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_27/O
                         net (fo=1, routed)           0.797    24.643    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_27_n_0
    SLICE_X43Y87         LUT5 (Prop_lut5_I0_O)        0.124    24.767 f  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_22/O
                         net (fo=1, routed)           0.855    25.622    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_22_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I5_O)        0.124    25.746 f  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_9/O
                         net (fo=1, routed)           0.952    26.698    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_9_n_0
    SLICE_X40Y85         LUT6 (Prop_lut6_I4_O)        0.124    26.822 f  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_4/O
                         net (fo=2, routed)           0.329    27.151    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_4_n_0
    SLICE_X42Y85         LUT4 (Prop_lut4_I3_O)        0.124    27.275 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_2/O
                         net (fo=1, routed)           0.821    28.096    u_CORTEXM0INTEGRATION/u_logic_n_109
    SLICE_X42Y86         LUT5 (Prop_lut5_I2_O)        0.124    28.220 r  u_CORTEXM0INTEGRATION/Bfjpw6_i_1/O
                         net (fo=1, routed)           0.000    28.220    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_reg_1
    SLICE_X42Y86         FDPE                                         r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Rbibx6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.477ns  (logic 8.206ns (30.993%)  route 18.271ns (69.007%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/Q
                         net (fo=177, routed)         5.858     6.376    u_CORTEXM0INTEGRATION/u_logic/Htmpw6
    SLICE_X51Y94         LUT4 (Prop_lut4_I0_O)        0.124     6.500 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_64/O
                         net (fo=23, routed)          1.787     8.287    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_64_n_0
    SLICE_X40Y99         LUT5 (Prop_lut5_I3_O)        0.124     8.411 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_99/O
                         net (fo=1, routed)           0.667     9.078    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_99_n_0
    SLICE_X40Y99         LUT6 (Prop_lut6_I5_O)        0.124     9.202 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_45/O
                         net (fo=3, routed)           2.336    11.538    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_45_n_0
    SLICE_X57Y88         LUT2 (Prop_lut2_I1_O)        0.124    11.662 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_14/O
                         net (fo=2, routed)           0.672    12.334    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_14_n_0
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[47])
                                                      3.851    16.185 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.187    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.705 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[0]
                         net (fo=2, routed)           1.021    18.726    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_105
    SLICE_X57Y91         LUT2 (Prop_lut2_I0_O)        0.124    18.850 r  u_CORTEXM0INTEGRATION/u_logic/Nznax6_i_9/O
                         net (fo=1, routed)           0.000    18.850    u_CORTEXM0INTEGRATION/u_logic/Nznax6_i_9_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.400 r  u_CORTEXM0INTEGRATION/u_logic/Nznax6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.400    u_CORTEXM0INTEGRATION/u_logic/Nznax6_reg_i_6_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.514 r  u_CORTEXM0INTEGRATION/u_logic/Nrnax6_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.514    u_CORTEXM0INTEGRATION/u_logic/Nrnax6_reg_i_14_n_0
    SLICE_X57Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.628 r  u_CORTEXM0INTEGRATION/u_logic/Nfnax6_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.628    u_CORTEXM0INTEGRATION/u_logic/Nfnax6_reg_i_13_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.850 r  u_CORTEXM0INTEGRATION/u_logic/Rribx6_reg_i_14/O[0]
                         net (fo=1, routed)           0.885    20.735    u_CORTEXM0INTEGRATION/u_logic/p_0_in97_in
    SLICE_X53Y90         LUT6 (Prop_lut6_I2_O)        0.299    21.034 r  u_CORTEXM0INTEGRATION/u_logic/Rribx6_i_12/O
                         net (fo=1, routed)           0.955    21.989    u_CORTEXM0INTEGRATION/u_logic/Rribx6_i_12_n_0
    SLICE_X55Y87         LUT3 (Prop_lut3_I2_O)        0.124    22.113 r  u_CORTEXM0INTEGRATION/u_logic/Rribx6_i_6/O
                         net (fo=1, routed)           0.685    22.798    u_CORTEXM0INTEGRATION/u_logic/Rribx6_i_6_n_0
    SLICE_X49Y91         LUT6 (Prop_lut6_I5_O)        0.124    22.922 r  u_CORTEXM0INTEGRATION/u_logic/Rribx6_i_2/O
                         net (fo=2, routed)           1.118    24.040    u_CORTEXM0INTEGRATION/u_logic/Rribx6_i_2_n_0
    SLICE_X43Y89         LUT2 (Prop_lut2_I0_O)        0.152    24.192 r  u_CORTEXM0INTEGRATION/u_logic/Rribx6_i_1/O
                         net (fo=16, routed)          2.286    26.477    u_CORTEXM0INTEGRATION/u_logic/Gfniu6
    SLICE_X34Y96         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Rbibx6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Pejbx6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.354ns  (logic 8.206ns (31.138%)  route 18.148ns (68.862%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/Q
                         net (fo=177, routed)         5.858     6.376    u_CORTEXM0INTEGRATION/u_logic/Htmpw6
    SLICE_X51Y94         LUT4 (Prop_lut4_I0_O)        0.124     6.500 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_64/O
                         net (fo=23, routed)          1.787     8.287    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_64_n_0
    SLICE_X40Y99         LUT5 (Prop_lut5_I3_O)        0.124     8.411 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_99/O
                         net (fo=1, routed)           0.667     9.078    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_99_n_0
    SLICE_X40Y99         LUT6 (Prop_lut6_I5_O)        0.124     9.202 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_45/O
                         net (fo=3, routed)           2.336    11.538    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_45_n_0
    SLICE_X57Y88         LUT2 (Prop_lut2_I1_O)        0.124    11.662 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_14/O
                         net (fo=2, routed)           0.672    12.334    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_14_n_0
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[47])
                                                      3.851    16.185 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.187    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.705 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[0]
                         net (fo=2, routed)           1.021    18.726    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_105
    SLICE_X57Y91         LUT2 (Prop_lut2_I0_O)        0.124    18.850 r  u_CORTEXM0INTEGRATION/u_logic/Nznax6_i_9/O
                         net (fo=1, routed)           0.000    18.850    u_CORTEXM0INTEGRATION/u_logic/Nznax6_i_9_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.400 r  u_CORTEXM0INTEGRATION/u_logic/Nznax6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.400    u_CORTEXM0INTEGRATION/u_logic/Nznax6_reg_i_6_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.514 r  u_CORTEXM0INTEGRATION/u_logic/Nrnax6_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.514    u_CORTEXM0INTEGRATION/u_logic/Nrnax6_reg_i_14_n_0
    SLICE_X57Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.628 r  u_CORTEXM0INTEGRATION/u_logic/Nfnax6_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.628    u_CORTEXM0INTEGRATION/u_logic/Nfnax6_reg_i_13_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.850 r  u_CORTEXM0INTEGRATION/u_logic/Rribx6_reg_i_14/O[0]
                         net (fo=1, routed)           0.885    20.735    u_CORTEXM0INTEGRATION/u_logic/p_0_in97_in
    SLICE_X53Y90         LUT6 (Prop_lut6_I2_O)        0.299    21.034 r  u_CORTEXM0INTEGRATION/u_logic/Rribx6_i_12/O
                         net (fo=1, routed)           0.955    21.989    u_CORTEXM0INTEGRATION/u_logic/Rribx6_i_12_n_0
    SLICE_X55Y87         LUT3 (Prop_lut3_I2_O)        0.124    22.113 r  u_CORTEXM0INTEGRATION/u_logic/Rribx6_i_6/O
                         net (fo=1, routed)           0.685    22.798    u_CORTEXM0INTEGRATION/u_logic/Rribx6_i_6_n_0
    SLICE_X49Y91         LUT6 (Prop_lut6_I5_O)        0.124    22.922 r  u_CORTEXM0INTEGRATION/u_logic/Rribx6_i_2/O
                         net (fo=2, routed)           1.118    24.040    u_CORTEXM0INTEGRATION/u_logic/Rribx6_i_2_n_0
    SLICE_X43Y89         LUT2 (Prop_lut2_I0_O)        0.152    24.192 r  u_CORTEXM0INTEGRATION/u_logic/Rribx6_i_1/O
                         net (fo=16, routed)          2.162    26.354    u_CORTEXM0INTEGRATION/u_logic/Gfniu6
    SLICE_X35Y94         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Pejbx6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Rfibx6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.354ns  (logic 8.206ns (31.138%)  route 18.148ns (68.862%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/Q
                         net (fo=177, routed)         5.858     6.376    u_CORTEXM0INTEGRATION/u_logic/Htmpw6
    SLICE_X51Y94         LUT4 (Prop_lut4_I0_O)        0.124     6.500 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_64/O
                         net (fo=23, routed)          1.787     8.287    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_64_n_0
    SLICE_X40Y99         LUT5 (Prop_lut5_I3_O)        0.124     8.411 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_99/O
                         net (fo=1, routed)           0.667     9.078    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_99_n_0
    SLICE_X40Y99         LUT6 (Prop_lut6_I5_O)        0.124     9.202 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_45/O
                         net (fo=3, routed)           2.336    11.538    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_45_n_0
    SLICE_X57Y88         LUT2 (Prop_lut2_I1_O)        0.124    11.662 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_14/O
                         net (fo=2, routed)           0.672    12.334    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_14_n_0
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[47])
                                                      3.851    16.185 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.187    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.705 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[0]
                         net (fo=2, routed)           1.021    18.726    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_105
    SLICE_X57Y91         LUT2 (Prop_lut2_I0_O)        0.124    18.850 r  u_CORTEXM0INTEGRATION/u_logic/Nznax6_i_9/O
                         net (fo=1, routed)           0.000    18.850    u_CORTEXM0INTEGRATION/u_logic/Nznax6_i_9_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.400 r  u_CORTEXM0INTEGRATION/u_logic/Nznax6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.400    u_CORTEXM0INTEGRATION/u_logic/Nznax6_reg_i_6_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.514 r  u_CORTEXM0INTEGRATION/u_logic/Nrnax6_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.514    u_CORTEXM0INTEGRATION/u_logic/Nrnax6_reg_i_14_n_0
    SLICE_X57Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.628 r  u_CORTEXM0INTEGRATION/u_logic/Nfnax6_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.628    u_CORTEXM0INTEGRATION/u_logic/Nfnax6_reg_i_13_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.850 r  u_CORTEXM0INTEGRATION/u_logic/Rribx6_reg_i_14/O[0]
                         net (fo=1, routed)           0.885    20.735    u_CORTEXM0INTEGRATION/u_logic/p_0_in97_in
    SLICE_X53Y90         LUT6 (Prop_lut6_I2_O)        0.299    21.034 r  u_CORTEXM0INTEGRATION/u_logic/Rribx6_i_12/O
                         net (fo=1, routed)           0.955    21.989    u_CORTEXM0INTEGRATION/u_logic/Rribx6_i_12_n_0
    SLICE_X55Y87         LUT3 (Prop_lut3_I2_O)        0.124    22.113 r  u_CORTEXM0INTEGRATION/u_logic/Rribx6_i_6/O
                         net (fo=1, routed)           0.685    22.798    u_CORTEXM0INTEGRATION/u_logic/Rribx6_i_6_n_0
    SLICE_X49Y91         LUT6 (Prop_lut6_I5_O)        0.124    22.922 r  u_CORTEXM0INTEGRATION/u_logic/Rribx6_i_2/O
                         net (fo=2, routed)           1.118    24.040    u_CORTEXM0INTEGRATION/u_logic/Rribx6_i_2_n_0
    SLICE_X43Y89         LUT2 (Prop_lut2_I0_O)        0.152    24.192 r  u_CORTEXM0INTEGRATION/u_logic/Rribx6_i_1/O
                         net (fo=16, routed)          2.162    26.354    u_CORTEXM0INTEGRATION/u_logic/Gfniu6
    SLICE_X34Y94         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Rfibx6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Rpibx6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.182ns  (logic 8.206ns (31.342%)  route 17.976ns (68.658%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/Q
                         net (fo=177, routed)         5.858     6.376    u_CORTEXM0INTEGRATION/u_logic/Htmpw6
    SLICE_X51Y94         LUT4 (Prop_lut4_I0_O)        0.124     6.500 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_64/O
                         net (fo=23, routed)          1.787     8.287    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_64_n_0
    SLICE_X40Y99         LUT5 (Prop_lut5_I3_O)        0.124     8.411 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_99/O
                         net (fo=1, routed)           0.667     9.078    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_99_n_0
    SLICE_X40Y99         LUT6 (Prop_lut6_I5_O)        0.124     9.202 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_45/O
                         net (fo=3, routed)           2.336    11.538    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_45_n_0
    SLICE_X57Y88         LUT2 (Prop_lut2_I1_O)        0.124    11.662 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_14/O
                         net (fo=2, routed)           0.672    12.334    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_14_n_0
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[47])
                                                      3.851    16.185 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.187    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.705 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[0]
                         net (fo=2, routed)           1.021    18.726    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_105
    SLICE_X57Y91         LUT2 (Prop_lut2_I0_O)        0.124    18.850 r  u_CORTEXM0INTEGRATION/u_logic/Nznax6_i_9/O
                         net (fo=1, routed)           0.000    18.850    u_CORTEXM0INTEGRATION/u_logic/Nznax6_i_9_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.400 r  u_CORTEXM0INTEGRATION/u_logic/Nznax6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.400    u_CORTEXM0INTEGRATION/u_logic/Nznax6_reg_i_6_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.514 r  u_CORTEXM0INTEGRATION/u_logic/Nrnax6_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.514    u_CORTEXM0INTEGRATION/u_logic/Nrnax6_reg_i_14_n_0
    SLICE_X57Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.628 r  u_CORTEXM0INTEGRATION/u_logic/Nfnax6_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.628    u_CORTEXM0INTEGRATION/u_logic/Nfnax6_reg_i_13_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.850 r  u_CORTEXM0INTEGRATION/u_logic/Rribx6_reg_i_14/O[0]
                         net (fo=1, routed)           0.885    20.735    u_CORTEXM0INTEGRATION/u_logic/p_0_in97_in
    SLICE_X53Y90         LUT6 (Prop_lut6_I2_O)        0.299    21.034 r  u_CORTEXM0INTEGRATION/u_logic/Rribx6_i_12/O
                         net (fo=1, routed)           0.955    21.989    u_CORTEXM0INTEGRATION/u_logic/Rribx6_i_12_n_0
    SLICE_X55Y87         LUT3 (Prop_lut3_I2_O)        0.124    22.113 r  u_CORTEXM0INTEGRATION/u_logic/Rribx6_i_6/O
                         net (fo=1, routed)           0.685    22.798    u_CORTEXM0INTEGRATION/u_logic/Rribx6_i_6_n_0
    SLICE_X49Y91         LUT6 (Prop_lut6_I5_O)        0.124    22.922 r  u_CORTEXM0INTEGRATION/u_logic/Rribx6_i_2/O
                         net (fo=2, routed)           1.118    24.040    u_CORTEXM0INTEGRATION/u_logic/Rribx6_i_2_n_0
    SLICE_X43Y89         LUT2 (Prop_lut2_I0_O)        0.152    24.192 r  u_CORTEXM0INTEGRATION/u_logic/Rribx6_i_1/O
                         net (fo=16, routed)          1.990    26.182    u_CORTEXM0INTEGRATION/u_logic/Gfniu6
    SLICE_X33Y93         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Rpibx6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Arnpw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.091ns  (logic 8.752ns (33.545%)  route 17.339ns (66.455%))
  Logic Levels:           18  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/Q
                         net (fo=177, routed)         5.858     6.376    u_CORTEXM0INTEGRATION/u_logic/Htmpw6
    SLICE_X51Y94         LUT4 (Prop_lut4_I0_O)        0.124     6.500 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_64/O
                         net (fo=23, routed)          1.787     8.287    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_64_n_0
    SLICE_X40Y99         LUT5 (Prop_lut5_I3_O)        0.124     8.411 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_99/O
                         net (fo=1, routed)           0.667     9.078    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_99_n_0
    SLICE_X40Y99         LUT6 (Prop_lut6_I5_O)        0.124     9.202 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_45/O
                         net (fo=3, routed)           2.336    11.538    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_45_n_0
    SLICE_X57Y88         LUT2 (Prop_lut2_I1_O)        0.124    11.662 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_14/O
                         net (fo=2, routed)           0.672    12.334    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_14_n_0
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[47])
                                                      3.851    16.185 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.187    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.705 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[0]
                         net (fo=2, routed)           1.021    18.726    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_105
    SLICE_X57Y91         LUT2 (Prop_lut2_I0_O)        0.124    18.850 r  u_CORTEXM0INTEGRATION/u_logic/Nznax6_i_9/O
                         net (fo=1, routed)           0.000    18.850    u_CORTEXM0INTEGRATION/u_logic/Nznax6_i_9_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.400 r  u_CORTEXM0INTEGRATION/u_logic/Nznax6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.400    u_CORTEXM0INTEGRATION/u_logic/Nznax6_reg_i_6_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.514 r  u_CORTEXM0INTEGRATION/u_logic/Nrnax6_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.514    u_CORTEXM0INTEGRATION/u_logic/Nrnax6_reg_i_14_n_0
    SLICE_X57Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.628 r  u_CORTEXM0INTEGRATION/u_logic/Nfnax6_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.628    u_CORTEXM0INTEGRATION/u_logic/Nfnax6_reg_i_13_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.941 r  u_CORTEXM0INTEGRATION/u_logic/Rribx6_reg_i_14/O[3]
                         net (fo=1, routed)           0.693    20.634    u_CORTEXM0INTEGRATION/u_logic/p_0_in55_in
    SLICE_X45Y91         LUT6 (Prop_lut6_I2_O)        0.306    20.940 r  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_9/O
                         net (fo=1, routed)           0.714    21.654    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_9_n_0
    SLICE_X44Y91         LUT3 (Prop_lut3_I2_O)        0.150    21.804 r  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_5/O
                         net (fo=1, routed)           0.719    22.523    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_5_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.326    22.849 f  u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_3/O
                         net (fo=3, routed)           0.951    23.800    u_CORTEXM0INTEGRATION/u_logic/S3nax6_i_3_n_0
    SLICE_X40Y84         LUT3 (Prop_lut3_I2_O)        0.124    23.924 f  u_CORTEXM0INTEGRATION/u_logic/Arnpw6_i_3/O
                         net (fo=2, routed)           0.809    24.733    u_CORTEXM0INTEGRATION/u_logic/Arnpw6_i_3_n_0
    SLICE_X41Y85         LUT4 (Prop_lut4_I3_O)        0.124    24.857 r  u_CORTEXM0INTEGRATION/u_logic/Arnpw6_i_2/O
                         net (fo=1, routed)           1.110    25.967    u_CORTEXM0INTEGRATION/u_logic_n_108
    SLICE_X42Y86         LUT5 (Prop_lut5_I2_O)        0.124    26.091 r  u_CORTEXM0INTEGRATION/Arnpw6_i_1/O
                         net (fo=1, routed)           0.000    26.091    u_CORTEXM0INTEGRATION/u_logic/Arnpw6_reg_1
    SLICE_X42Y86         FDPE                                         r  u_CORTEXM0INTEGRATION/u_logic/Arnpw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Uqipw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.042ns  (logic 8.206ns (31.510%)  route 17.836ns (68.490%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/C
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u_CORTEXM0INTEGRATION/u_logic/Htmpw6_reg/Q
                         net (fo=177, routed)         5.858     6.376    u_CORTEXM0INTEGRATION/u_logic/Htmpw6
    SLICE_X51Y94         LUT4 (Prop_lut4_I0_O)        0.124     6.500 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_64/O
                         net (fo=23, routed)          1.787     8.287    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_64_n_0
    SLICE_X40Y99         LUT5 (Prop_lut5_I3_O)        0.124     8.411 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_99/O
                         net (fo=1, routed)           0.667     9.078    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_99_n_0
    SLICE_X40Y99         LUT6 (Prop_lut6_I5_O)        0.124     9.202 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_45/O
                         net (fo=3, routed)           2.336    11.538    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_45_n_0
    SLICE_X57Y88         LUT2 (Prop_lut2_I1_O)        0.124    11.662 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_14/O
                         net (fo=2, routed)           0.672    12.334    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_14_n_0
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[47])
                                                      3.851    16.185 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.187    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y36          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    17.705 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[0]
                         net (fo=2, routed)           1.021    18.726    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_105
    SLICE_X57Y91         LUT2 (Prop_lut2_I0_O)        0.124    18.850 r  u_CORTEXM0INTEGRATION/u_logic/Nznax6_i_9/O
                         net (fo=1, routed)           0.000    18.850    u_CORTEXM0INTEGRATION/u_logic/Nznax6_i_9_n_0
    SLICE_X57Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.400 r  u_CORTEXM0INTEGRATION/u_logic/Nznax6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.400    u_CORTEXM0INTEGRATION/u_logic/Nznax6_reg_i_6_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.514 r  u_CORTEXM0INTEGRATION/u_logic/Nrnax6_reg_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.514    u_CORTEXM0INTEGRATION/u_logic/Nrnax6_reg_i_14_n_0
    SLICE_X57Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.628 r  u_CORTEXM0INTEGRATION/u_logic/Nfnax6_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.628    u_CORTEXM0INTEGRATION/u_logic/Nfnax6_reg_i_13_n_0
    SLICE_X57Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.850 r  u_CORTEXM0INTEGRATION/u_logic/Rribx6_reg_i_14/O[0]
                         net (fo=1, routed)           0.885    20.735    u_CORTEXM0INTEGRATION/u_logic/p_0_in97_in
    SLICE_X53Y90         LUT6 (Prop_lut6_I2_O)        0.299    21.034 r  u_CORTEXM0INTEGRATION/u_logic/Rribx6_i_12/O
                         net (fo=1, routed)           0.955    21.989    u_CORTEXM0INTEGRATION/u_logic/Rribx6_i_12_n_0
    SLICE_X55Y87         LUT3 (Prop_lut3_I2_O)        0.124    22.113 r  u_CORTEXM0INTEGRATION/u_logic/Rribx6_i_6/O
                         net (fo=1, routed)           0.685    22.798    u_CORTEXM0INTEGRATION/u_logic/Rribx6_i_6_n_0
    SLICE_X49Y91         LUT6 (Prop_lut6_I5_O)        0.124    22.922 r  u_CORTEXM0INTEGRATION/u_logic/Rribx6_i_2/O
                         net (fo=2, routed)           1.118    24.040    u_CORTEXM0INTEGRATION/u_logic/Rribx6_i_2_n_0
    SLICE_X43Y89         LUT2 (Prop_lut2_I0_O)        0.152    24.192 r  u_CORTEXM0INTEGRATION/u_logic/Rribx6_i_1/O
                         net (fo=16, routed)          1.850    26.042    u_CORTEXM0INTEGRATION/u_logic/Gfniu6
    SLICE_X33Y94         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Uqipw6_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uAHBUART/uUART_RX/data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMA/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDCE                         0.000     0.000 r  uAHBUART/uUART_RX/data_reg_reg[0]/C
    SLICE_X47Y63         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uAHBUART/uUART_RX/data_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     0.197    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/DIA0
    SLICE_X46Y63         RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBUART/uUART_RX/data_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMC/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.203ns  (logic 0.128ns (63.063%)  route 0.075ns (36.937%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDCE                         0.000     0.000 r  uAHBUART/uUART_RX/data_reg_reg[4]/C
    SLICE_X47Y63         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  uAHBUART/uUART_RX/data_reg_reg[4]/Q
                         net (fo=2, routed)           0.075     0.203    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/DIC0
    SLICE_X46Y63         RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y43         FDRE                         0.000     0.000 r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/C
    SLICE_X14Y43         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uAHBVGA/uVGAInterface/FreqDivider/counter_reg[0]/Q
                         net (fo=2, routed)           0.067     0.231    uAHBVGA/uVGAInterface/FreqDivider/counter_reg_n_0_[0]
    SLICE_X14Y43         FDRE                                         r  uAHBVGA/uVGAInterface/FreqDivider/triggerout_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBUART/uUART_RX/data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uAHBUART/uUART_RX/data_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.285%)  route 0.114ns (44.715%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDCE                         0.000     0.000 r  uAHBUART/uUART_RX/data_reg_reg[3]/C
    SLICE_X47Y63         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uAHBUART/uUART_RX/data_reg_reg[3]/Q
                         net (fo=2, routed)           0.114     0.255    uAHBUART/uUART_RX/Q[3]
    SLICE_X47Y63         FDCE                                         r  uAHBUART/uUART_RX/data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBTIMER/load_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uAHBTIMER/value_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.186ns (72.773%)  route 0.070ns (27.227%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDCE                         0.000     0.000 r  uAHBTIMER/load_reg[31]/C
    SLICE_X49Y70         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uAHBTIMER/load_reg[31]/Q
                         net (fo=2, routed)           0.070     0.211    uAHBTIMER/load_reg_n_0_[31]
    SLICE_X48Y70         LUT5 (Prop_lut5_I1_O)        0.045     0.256 r  uAHBTIMER/value[31]_i_2/O
                         net (fo=1, routed)           0.000     0.256    uAHBTIMER/value[31]_i_2_n_0
    SLICE_X48Y70         FDCE                                         r  uAHBTIMER/value_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBTIMER/load_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uAHBTIMER/value_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.186ns (72.773%)  route 0.070ns (27.227%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDCE                         0.000     0.000 r  uAHBTIMER/load_reg[3]/C
    SLICE_X49Y64         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uAHBTIMER/load_reg[3]/Q
                         net (fo=2, routed)           0.070     0.211    uAHBTIMER/load_reg_n_0_[3]
    SLICE_X48Y64         LUT5 (Prop_lut5_I1_O)        0.045     0.256 r  uAHBTIMER/value[3]_i_1/O
                         net (fo=1, routed)           0.000     0.256    uAHBTIMER/value[3]_i_1_n_0
    SLICE_X48Y64         FDCE                                         r  uAHBTIMER/value_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBTIMER/load_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uAHBTIMER/value_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.186ns (72.773%)  route 0.070ns (27.227%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDCE                         0.000     0.000 r  uAHBTIMER/load_reg[9]/C
    SLICE_X49Y67         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uAHBTIMER/load_reg[9]/Q
                         net (fo=2, routed)           0.070     0.211    uAHBTIMER/load_reg_n_0_[9]
    SLICE_X48Y67         LUT5 (Prop_lut5_I1_O)        0.045     0.256 r  uAHBTIMER/value[9]_i_1/O
                         net (fo=1, routed)           0.000     0.256    uAHBTIMER/value[9]_i_1_n_0
    SLICE_X48Y67         FDCE                                         r  uAHBTIMER/value_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBVGA/uvga_console/pixel_x1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uAHBVGA/uvga_console/pixel_x2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.753%)  route 0.117ns (45.247%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y41         FDRE                         0.000     0.000 r  uAHBVGA/uvga_console/pixel_x1_reg[2]/C
    SLICE_X18Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uAHBVGA/uvga_console/pixel_x1_reg[2]/Q
                         net (fo=1, routed)           0.117     0.258    uAHBVGA/uvga_console/pixel_x1[2]
    SLICE_X18Y41         FDRE                                         r  uAHBVGA/uvga_console/pixel_x2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBUART/uUART_RX/data_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMB_D1/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDCE                         0.000     0.000 r  uAHBUART/uUART_RX/data_reg_reg[3]/C
    SLICE_X47Y63         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uAHBUART/uUART_RX/data_reg_reg[3]/Q
                         net (fo=2, routed)           0.121     0.262    uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/DIB1
    SLICE_X46Y63         RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_sync_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reset_sync_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDCE                         0.000     0.000 r  reset_sync_reg_reg[0]/C
    SLICE_X30Y58         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  reset_sync_reg_reg[0]/Q
                         net (fo=1, routed)           0.119     0.267    reset_sync_reg_reg_n_0_[0]
    SLICE_X30Y58         FDCE                                         r  reset_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------





