module blocking(
   input    wire   sys_clk,
   input    wire   sys_rst_n,     
   input    wire    [1:0]   in,
   
   output   reg     [1:0]   out
    );
    
    reg [1:0]   in_reg;
    
    always@(posedge sys_clk or negedge sys_rst_n)
    
        if(sys_rst_n==1'b0)
            begin
               in_reg<=2'b00;
                out<=2'b00;
            end
        else
            begin
                in_reg<=in;
                out<=in_reg;
            end
endmodule
