
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../../../../ICS/traces//Radii_24500M.champsim.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000001 cycles: 2500050 heartbeat IPC: 3.99992 cumulative IPC: 3.99992 (Simulation time: 0 hr 0 min 35 sec) 
Heartbeat CPU 0 instructions: 20000004 cycles: 5582235 heartbeat IPC: 3.24445 cumulative IPC: 3.5828 (Simulation time: 0 hr 1 min 2 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 8560054 heartbeat IPC: 3.35816 cumulative IPC: 3.50465 (Simulation time: 0 hr 1 min 25 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 11489644 heartbeat IPC: 3.41345 cumulative IPC: 3.4814 (Simulation time: 0 hr 1 min 57 sec) 

Warmup complete CPU 0 instructions: 40000001 cycles: 11489644 (Simulation time: 0 hr 1 min 57 sec) 

Heartbeat CPU 0 instructions: 50000000 cycles: 36340309 heartbeat IPC: 0.402404 cumulative IPC: 0.402404 (Simulation time: 0 hr 5 min 11 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 46615589 heartbeat IPC: 0.97321 cumulative IPC: 0.56938 (Simulation time: 0 hr 6 min 32 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 56993697 heartbeat IPC: 0.963566 cumulative IPC: 0.659282 (Simulation time: 0 hr 7 min 49 sec) 
Heartbeat CPU 0 instructions: 80000004 cycles: 68878035 heartbeat IPC: 0.841444 cumulative IPC: 0.697005 (Simulation time: 0 hr 8 min 56 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 83530866 heartbeat IPC: 0.682462 cumulative IPC: 0.694047 (Simulation time: 0 hr 10 min 5 sec) 
Heartbeat CPU 0 instructions: 100000004 cycles: 97584368 heartbeat IPC: 0.711567 cumulative IPC: 0.696907 (Simulation time: 0 hr 11 min 11 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 111234316 heartbeat IPC: 0.732603 cumulative IPC: 0.701792 (Simulation time: 0 hr 12 min 17 sec) 
Heartbeat CPU 0 instructions: 120000004 cycles: 124931191 heartbeat IPC: 0.730094 cumulative IPC: 0.705209 (Simulation time: 0 hr 13 min 23 sec) 
Heartbeat CPU 0 instructions: 130000003 cycles: 138173663 heartbeat IPC: 0.755146 cumulative IPC: 0.710429 (Simulation time: 0 hr 14 min 13 sec) 
Heartbeat CPU 0 instructions: 140000002 cycles: 152627928 heartbeat IPC: 0.691837 cumulative IPC: 0.708525 (Simulation time: 0 hr 15 min 10 sec) 
Finished CPU 0 instructions: 100000001 cycles: 141138284 cumulative IPC: 0.708525 (Simulation time: 0 hr 15 min 10 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.708525 instructions: 100000001 cycles: 141138284
cpu0_DTLB TOTAL     ACCESS:   19336130  HIT:   18214922  MISS:    1121208
cpu0_DTLB LOAD      ACCESS:   17130983  HIT:   16019529  MISS:    1111454
cpu0_DTLB RFO       ACCESS:    2205147  HIT:    2195393  MISS:       9754
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 17.7365 cycles
cpu0_DTLB MSHR FULL EVENTS: 14973 MSHR MERGE EVENTS: 392379
cpu0_ITLB TOTAL     ACCESS:    7547706  HIT:    7547705  MISS:          1
cpu0_ITLB LOAD      ACCESS:    7547706  HIT:    7547705  MISS:          1
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 742 cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1I TOTAL     ACCESS:        154  HIT:        119  MISS:         35
cpu0_L1I LOAD      ACCESS:        154  HIT:        119  MISS:         35
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 244.314 cycles
cpu0_L1I MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:    1121209  HIT:    1087911  MISS:      33298
cpu0_STLB LOAD      ACCESS:    1111455  HIT:    1080827  MISS:      30628
cpu0_STLB RFO       ACCESS:       9754  HIT:       7084  MISS:       2670
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 290.161 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   17244066  HIT:   12113139  MISS:    5130927
cpu0_L1D LOAD      ACCESS:   15546775  HIT:   10571303  MISS:    4975472
cpu0_L1D RFO       ACCESS:    1664195  HIT:    1516498  MISS:     147697
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      33096  HIT:      25338  MISS:       7758
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 97.4737 cycles
cpu0_L1D MSHR FULL EVENTS: 15322388 MSHR MERGE EVENTS: 3055575
cpu0_L2C TOTAL     ACCESS:    5279730  HIT:    3622442  MISS:    1657280
cpu0_L2C LOAD      ACCESS:    4975507  HIT:    3465973  MISS:    1509534
cpu0_L2C RFO       ACCESS:     147697  HIT:          4  MISS:     147693
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     148768  HIT:     148760  MISS:          8
cpu0_L2C TRANSLATION ACCESS:       7758  HIT:       7705  MISS:         53
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 267.668 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:    3314564  HIT:     137731  MISS:    1519549
LLC LOAD      ACCESS:    1509529  HIT:     132923  MISS:    1376606
LLC RFO       ACCESS:     147693  HIT:       4763  MISS:     142930
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    1657289  HIT:          5  MISS:    1657284
LLC TRANSLATION ACCESS:         53  HIT:         40  MISS:         13
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 270.025 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     379862  ROW_BUFFER_MISS:    1139664
 DBUS AVG_CONGESTED_CYCLE:    3.88376
 WQ ROW_BUFFER_HIT:      20420  ROW_BUFFER_MISS:     152678  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.3744% MPKI: 7.77203 Average ROB Occupancy at Mispredict: 145.148
Branch type MPKI
BRANCH_DIRECT_JUMP: 7e-05
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 7.77181
BRANCH_DIRECT_CALL: 8e-05
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 7e-05

