// Seed: 795919236
module module_0 (
    output wire id_0,
    output wire id_1,
    input wire id_2,
    input wire id_3,
    input tri0 id_4,
    output supply0 id_5
);
  logic id_7 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    input tri1 id_2,
    input wire id_3,
    input tri1 id_4,
    input wor id_5,
    input tri id_6,
    input tri id_7,
    input tri1 id_8,
    input wand id_9,
    input tri1 id_10
    , id_15,
    input wor id_11,
    input wire id_12,
    input uwire id_13
);
  wire id_16;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_2,
      id_5,
      id_1,
      id_0
  );
  assign modCall_1.id_1 = 0;
  xnor primCall (id_0, id_13, id_6, id_8, id_5, id_11, id_10, id_12, id_15, id_9);
endmodule
