$date
	Wed May 03 20:23:01 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_testbench $end
$var wire 1 ! PWM $end
$var reg 1 " CLK $end
$var reg 4 # DUTY [3:0] $end
$var reg 4 $ FREQ [3:0] $end
$var reg 1 % PEN $end
$var reg 1 & RESETB $end
$scope module t1 $end
$var wire 1 " clk $end
$var wire 4 ' duty [3:0] $end
$var wire 4 ( freq [3:0] $end
$var wire 1 % pen $end
$var wire 1 & resetb $end
$var reg 8 ) count [7:0] $end
$var reg 2 * next_state [1:0] $end
$var reg 1 ! pwm $end
$var reg 2 + state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 +
b0 *
b0 )
b1000 (
b110 '
0&
0%
b1000 $
b110 #
0"
0!
$end
#50000
1"
#100000
0"
#150000
1"
1&
#200000
0"
#250000
1"
#300000
0"
#350000
b1 *
1"
1%
#400000
0"
#450000
b1 +
1"
#500000
0"
#550000
b1 )
1!
1"
#600000
0"
#650000
b10 )
1"
#700000
0"
#750000
b11 )
1"
#800000
0"
#850000
b100 )
1"
#900000
0"
#950000
b101 )
1"
#1000000
0"
#1050000
b10 *
b110 )
1"
#1100000
0"
#1150000
b111 )
b10 +
1"
#1200000
0"
#1250000
b0 *
0!
b1000 )
1"
#1300000
0"
#1350000
b1 *
b1001 )
b0 +
1"
#1400000
0"
#1450000
b1 +
b0 )
1"
#1500000
0"
#1550000
b1 )
1!
1"
#1600000
0"
#1650000
b10 )
1"
#1700000
0"
#1750000
b11 )
1"
#1800000
0"
#1850000
b100 )
1"
#1900000
0"
#1950000
b101 )
1"
#2000000
0"
#2050000
b10 *
b110 )
1"
#2100000
0"
#2150000
b111 )
b10 +
1"
#2200000
0"
#2250000
b0 *
0!
b1000 )
1"
#2300000
0"
#2350000
b1 *
b1001 )
b0 +
1"
#2400000
0"
#2450000
b1 +
b0 )
1"
#2500000
0"
#2550000
b1 )
1!
1"
#2600000
0"
#2650000
b10 )
1"
#2700000
0"
#2750000
b11 )
1"
#2800000
0"
#2850000
b100 )
1"
#2900000
0"
#2950000
b101 )
1"
#3000000
0"
