// Seed: 1800174525
module module_0 (
    input  reg   id_1,
    output logic id_2
);
  initial begin
    id_1 <= id_2[1] && 1 - 1;
  end
endmodule
