package soc

import _ "unsafe"

const SOC_IRAM0_ADDRESS_LOW = 0x40000000
const SOC_IRAM0_ADDRESS_HIGH = 0x40400000
const SOC_IRAM0_CACHE_ADDRESS_LOW = 0x40080000
const SOC_IRAM0_CACHE_ADDRESS_HIGH = 0x40400000
const SOC_IRAM1_ADDRESS_LOW = 0x40400000
const SOC_IRAM1_ADDRESS_HIGH = 0x40800000
const SOC_DROM0_ADDRESS_LOW = 0x3f000000
const SOC_DROM0_ADDRESS_HIGH = 0x3f400000
const SOC_DRAM0_ADDRESS_LOW = 0x3fc00000
const SOC_DRAM0_ADDRESS_HIGH = 0x40000000
const SOC_DRAM0_CACHE_ADDRESS_LOW = 0x3fc00000
const SOC_DRAM0_CACHE_ADDRESS_HIGH = 0x3ff80000
const SOC_DRAM1_ADDRESS_LOW = 0x3f800000
const SOC_DRAM1_ADDRESS_HIGH = 0x3fc00000
const SOC_DPORT_ADDRESS_LOW = 0x3f400000
const SOC_DPORT_ADDRESS_HIGH = 0x3f800000
const SOC_DPORT_CACHE_ADDRESS_LOW = 0x3f500000
const SOC_DPORT_CACHE_ADDRESS_HIGH = 0x3f800000
const PRO_CACHE_IBUS0 = 0
const PRO_CACHE_IBUS0_MMU_START = 0
const PRO_CACHE_IBUS0_MMU_END = 0x100
const PRO_CACHE_IBUS1 = 1
const PRO_CACHE_IBUS1_MMU_START = 0x100
const PRO_CACHE_IBUS1_MMU_END = 0x200
const PRO_CACHE_IBUS2 = 2
const PRO_CACHE_IBUS2_MMU_START = 0x200
const PRO_CACHE_IBUS2_MMU_END = 0x300
const PRO_CACHE_DBUS0 = 3
const PRO_CACHE_DBUS0_MMU_START = 0x300
const PRO_CACHE_DBUS0_MMU_END = 0x400
const PRO_CACHE_DBUS1 = 4
const PRO_CACHE_DBUS1_MMU_START = 0x400
const PRO_CACHE_DBUS1_MMU_END = 0x500
const PRO_CACHE_DBUS2 = 5
const PRO_CACHE_DBUS2_MMU_START = 0x500
const PRO_CACHE_DBUS2_MMU_END = 0x600
const ICACHE_MMU_SIZE = 0x300
const DCACHE_MMU_SIZE = 0x300
const MMU_BUS_SIZE = 0x100
const SOC_MMU_VALID = 0
const SOC_MMU_VALID_VAL_MASK = 0x3fff
const SOC_MMU_MAX_PADDR_PAGE_NUM = 16384
const SOC_MMU_VADDR_MASK = 0x3FFFFF
const SOC_MMU_ENTRY_NUM = 384
const BUS_NUM_MASK = 0x3
const CACHE_MEMORY_BANK_SIZE = 8192
const CACHE_MEMORY_BANK_NUM = 4
const CACHE_MEMORY_BANK_NUM_MASK = 0x3
const CACHE_MEMORY_LAYOUT_SHIFT = 4
const CACHE_MEMORY_LAYOUT_SHIFT0 = 0
const CACHE_MEMORY_LAYOUT_SHIFT1 = 4
const CACHE_MEMORY_LAYOUT_SHIFT2 = 8
const CACHE_MEMORY_LAYOUT_SHIFT3 = 12
const CACHE_MEMORY_LAYOUT_MASK = 0xf
const CACHE_MEMORY_BANK0_ADDR = 0x3FFB0000
const CACHE_MEMORY_BANK1_ADDR = 0x3FFB2000
const CACHE_MEMORY_BANK2_ADDR = 0x3FFB4000
const CACHE_MEMORY_BANK3_ADDR = 0x3FFB6000
const SOC_MMU_DBUS_VADDR_BASE = 0x3E000000
const SOC_MMU_IBUS_VADDR_BASE = 0x40000000
const SOC_MMU_LINEAR_ADDR_MASK = 0x1FFFFFF
