// Seed: 3444841955
module module_0 (
    input wor id_0,
    output uwire id_1,
    input wand id_2,
    output supply0 id_3,
    output wor id_4
    , id_13,
    input wand id_5,
    input wor id_6,
    input supply0 id_7,
    inout tri id_8,
    output wand id_9,
    input tri1 id_10,
    output tri1 id_11
);
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    input supply0 id_2,
    input wand id_3,
    output supply0 id_4,
    input wire id_5,
    output supply0 id_6,
    output wor id_7,
    output wand id_8
);
  supply1 id_10;
  assign id_4 = id_2 == id_1 && 1 === id_0;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_1,
      id_8,
      id_4,
      id_5,
      id_1,
      id_1,
      id_10,
      id_8,
      id_1,
      id_4
  );
  assign id_6 = id_10;
  wire id_11;
  wire id_12;
endmodule
