 Timing Path to fb/mult/out_reg[26]/D 
  
 Path Start Point : fb/mult/out_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.2310 41.7431  108.208  149.951           68      55.742   c    K        | 
|    fb/clk                         Rise  0.0000 0.0000                                                                           | 
|    fb/mult/clk                    Rise  0.0000 0.0000                                                                           | 
| Data Path:                                                                                                                      | 
|    fb/mult/out_reg[27]/CK DFF_X1  Rise  0.0860 0.0860 0.2310          0.949653                                    L             | 
|    fb/mult/out_reg[27]/Q  DFF_X1  Fall  0.1930 0.1070 0.0090 0.988271 3.3561   4.34437           3       53.5077                | 
|    fb/mult/i_2_105/A      INV_X1  Fall  0.1930 0.0000 0.0090          1.54936                                                   | 
|    fb/mult/i_2_105/ZN     INV_X1  Rise  0.2050 0.0120 0.0070 0.21294  1.41309  1.62603           1       54.3052                | 
|    fb/mult/i_2_57/A1      NOR2_X1 Rise  0.2050 0.0000 0.0070          1.71447                                                   | 
|    fb/mult/i_2_57/ZN      NOR2_X1 Fall  0.2120 0.0070 0.0040 0.357435 1.06234  1.41978           1       54.3052                | 
|    fb/mult/out_reg[26]/D  DFF_X1  Fall  0.2120 0.0000 0.0040          1.06234                                                   | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[26]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.2310 41.7432  119.305  161.048           68      55.742   c    K        | 
|    fb/clk                        Rise  0.0000 0.0000                                                                           | 
|    fb/mult/clk                   Rise  0.0000 0.0000                                                                           | 
|    fb/mult/out_reg[26]/CK DFF_X1 Rise  0.0860 0.0860 0.2310          0.949653                                    L             | 
----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock ideal network latency        |  0.0860 0.0860 | 
| library hold check                        |  0.0100 0.0960 | 
| data required time                        |  0.0960        | 
|                                           |                | 
| data arrival time                         |  0.2120        | 
| data required time                        | -0.0960        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1160        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[30]/D 
  
 Path Start Point : fb/mult/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.2310 41.7431  108.208  149.951           68      55.742   c    K        | 
|    fb/clk                         Rise  0.0000 0.0000                                                                           | 
|    fb/mult/clk                    Rise  0.0000 0.0000                                                                           | 
| Data Path:                                                                                                                      | 
|    fb/mult/out_reg[31]/CK DFF_X1  Rise  0.0860 0.0860 0.2310          0.949653                                    L             | 
|    fb/mult/out_reg[31]/Q  DFF_X1  Fall  0.1930 0.1070 0.0090 0.82935  3.3561   4.18545           3       52.2461                | 
|    fb/mult/i_2_109/A      INV_X1  Fall  0.1930 0.0000 0.0090          1.54936                                                   | 
|    fb/mult/i_2_109/ZN     INV_X1  Rise  0.2050 0.0120 0.0070 0.170352 1.41309  1.58345           1       53.0485                | 
|    fb/mult/i_2_61/A1      NOR2_X1 Rise  0.2050 0.0000 0.0070          1.71447                                                   | 
|    fb/mult/i_2_61/ZN      NOR2_X1 Fall  0.2130 0.0080 0.0040 0.559728 1.06234  1.62207           1       53.0485                | 
|    fb/mult/out_reg[30]/D  DFF_X1  Fall  0.2130 0.0000 0.0040          1.06234                                                   | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[30]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.2310 41.7432  119.305  161.048           68      55.742   c    K        | 
|    fb/clk                        Rise  0.0000 0.0000                                                                           | 
|    fb/mult/clk                   Rise  0.0000 0.0000                                                                           | 
|    fb/mult/out_reg[30]/CK DFF_X1 Rise  0.0860 0.0860 0.2310          0.949653                                    L             | 
----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock ideal network latency        |  0.0860 0.0860 | 
| library hold check                        |  0.0100 0.0960 | 
| data required time                        |  0.0960        | 
|                                           |                | 
| data arrival time                         |  0.2130        | 
| data required time                        | -0.0960        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1170        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[27]/D 
  
 Path Start Point : fb/mult/out_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.2310 41.7431  108.208  149.951           68      55.742   c    K        | 
|    fb/clk                         Rise  0.0000 0.0000                                                                           | 
|    fb/mult/clk                    Rise  0.0000 0.0000                                                                           | 
| Data Path:                                                                                                                      | 
|    fb/mult/out_reg[28]/CK DFF_X1  Rise  0.0860 0.0860 0.2310          0.949653                                    L             | 
|    fb/mult/out_reg[28]/Q  DFF_X1  Fall  0.1930 0.1070 0.0090 1.38251  3.3561   4.73862           3       53.5077                | 
|    fb/mult/i_2_106/A      INV_X1  Fall  0.1930 0.0000 0.0090          1.54936                                                   | 
|    fb/mult/i_2_106/ZN     INV_X1  Rise  0.2060 0.0130 0.0070 0.270738 1.41309  1.68383           1       53.5077                | 
|    fb/mult/i_2_58/A1      NOR2_X1 Rise  0.2060 0.0000 0.0070          1.71447                                                   | 
|    fb/mult/i_2_58/ZN      NOR2_X1 Fall  0.2140 0.0080 0.0040 0.617526 1.06234  1.67987           1       53.5077                | 
|    fb/mult/out_reg[27]/D  DFF_X1  Fall  0.2140 0.0000 0.0040          1.06234                                                   | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[27]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.2310 41.7432  119.305  161.048           68      55.742   c    K        | 
|    fb/clk                        Rise  0.0000 0.0000                                                                           | 
|    fb/mult/clk                   Rise  0.0000 0.0000                                                                           | 
|    fb/mult/out_reg[27]/CK DFF_X1 Rise  0.0860 0.0860 0.2310          0.949653                                    L             | 
----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock ideal network latency        |  0.0860 0.0860 | 
| library hold check                        |  0.0100 0.0960 | 
| data required time                        |  0.0960        | 
|                                           |                | 
| data arrival time                         |  0.2140        | 
| data required time                        | -0.0960        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1180        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[24]/D 
  
 Path Start Point : fb/mult/out_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.2310 41.7431  108.208  149.951           68      55.742   c    K        | 
|    fb/clk                         Rise  0.0000 0.0000                                                                           | 
|    fb/mult/clk                    Rise  0.0000 0.0000                                                                           | 
| Data Path:                                                                                                                      | 
|    fb/mult/out_reg[25]/CK DFF_X1  Rise  0.0860 0.0860 0.2310          0.949653                                    L             | 
|    fb/mult/out_reg[25]/Q  DFF_X1  Fall  0.1930 0.1070 0.0090 1.06539  3.3561   4.42149           3       54.3052                | 
|    fb/mult/i_2_103/A      INV_X1  Fall  0.1930 0.0000 0.0090          1.54936                                                   | 
|    fb/mult/i_2_103/ZN     INV_X1  Rise  0.2060 0.0130 0.0080 0.473031 1.41309  1.88612           1       54.3052                | 
|    fb/mult/i_2_55/A1      NOR2_X1 Rise  0.2060 0.0000 0.0080          1.71447                                                   | 
|    fb/mult/i_2_55/ZN      NOR2_X1 Fall  0.2140 0.0080 0.0040 0.530829 1.06234  1.59317           1       54.3052                | 
|    fb/mult/out_reg[24]/D  DFF_X1  Fall  0.2140 0.0000 0.0040          1.06234                                                   | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[24]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.2310 41.7432  119.305  161.048           68      55.742   c    K        | 
|    fb/clk                        Rise  0.0000 0.0000                                                                           | 
|    fb/mult/clk                   Rise  0.0000 0.0000                                                                           | 
|    fb/mult/out_reg[24]/CK DFF_X1 Rise  0.0860 0.0860 0.2310          0.949653                                    L             | 
----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock ideal network latency        |  0.0860 0.0860 | 
| library hold check                        |  0.0100 0.0960 | 
| data required time                        |  0.0960        | 
|                                           |                | 
| data arrival time                         |  0.2140        | 
| data required time                        | -0.0960        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1180        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[29]/D 
  
 Path Start Point : fb/mult/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.2310 41.7431  108.208  149.951           68      55.742   c    K        | 
|    fb/clk                         Rise  0.0000 0.0000                                                                           | 
|    fb/mult/clk                    Rise  0.0000 0.0000                                                                           | 
| Data Path:                                                                                                                      | 
|    fb/mult/out_reg[30]/CK DFF_X1  Rise  0.0860 0.0860 0.2310          0.949653                                    L             | 
|    fb/mult/out_reg[30]/Q  DFF_X1  Fall  0.1930 0.1070 0.0090 0.96188  3.3561   4.31798           3       53.0485                | 
|    fb/mult/i_2_108/A      INV_X1  Fall  0.1930 0.0000 0.0090          1.54936                                                   | 
|    fb/mult/i_2_108/ZN     INV_X1  Rise  0.2070 0.0140 0.0080 0.657895 1.41309  2.07099           1       53.0485                | 
|    fb/mult/i_2_60/A1      NOR2_X1 Rise  0.2070 0.0000 0.0080          1.71447                                                   | 
|    fb/mult/i_2_60/ZN      NOR2_X1 Fall  0.2150 0.0080 0.0040 0.50193  1.06234  1.56427           1       53.5077                | 
|    fb/mult/out_reg[29]/D  DFF_X1  Fall  0.2150 0.0000 0.0040          1.06234                                                   | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[29]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.2310 41.7432  119.305  161.048           68      55.742   c    K        | 
|    fb/clk                        Rise  0.0000 0.0000                                                                           | 
|    fb/mult/clk                   Rise  0.0000 0.0000                                                                           | 
|    fb/mult/out_reg[29]/CK DFF_X1 Rise  0.0860 0.0860 0.2310          0.949653                                    L             | 
----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock ideal network latency        |  0.0860 0.0860 | 
| library hold check                        |  0.0100 0.0960 | 
| data required time                        |  0.0960        | 
|                                           |                | 
| data arrival time                         |  0.2150        | 
| data required time                        | -0.0960        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1190        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[28]/D 
  
 Path Start Point : fb/mult/out_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.2310 41.7431  108.208  149.951           68      55.742   c    K        | 
|    fb/clk                         Rise  0.0000 0.0000                                                                           | 
|    fb/mult/clk                    Rise  0.0000 0.0000                                                                           | 
| Data Path:                                                                                                                      | 
|    fb/mult/out_reg[29]/CK DFF_X1  Rise  0.0860 0.0860 0.2310          0.949653                                    L             | 
|    fb/mult/out_reg[29]/Q  DFF_X1  Fall  0.1930 0.1070 0.0090 1.12799  3.3561   4.48409           3       53.5077                | 
|    fb/mult/i_2_107/A      INV_X1  Fall  0.1930 0.0000 0.0090          1.54936                                                   | 
|    fb/mult/i_2_107/ZN     INV_X1  Rise  0.2070 0.0140 0.0080 0.69368  1.41309  2.10677           1       53.5077                | 
|    fb/mult/i_2_59/A1      NOR2_X1 Rise  0.2070 0.0000 0.0080          1.71447                                                   | 
|    fb/mult/i_2_59/ZN      NOR2_X1 Fall  0.2150 0.0080 0.0040 0.684201 1.06234  1.74654           1       53.5077                | 
|    fb/mult/out_reg[28]/D  DFF_X1  Fall  0.2150 0.0000 0.0040          1.06234                                                   | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[28]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.2310 41.7432  119.305  161.048           68      55.742   c    K        | 
|    fb/clk                        Rise  0.0000 0.0000                                                                           | 
|    fb/mult/clk                   Rise  0.0000 0.0000                                                                           | 
|    fb/mult/out_reg[28]/CK DFF_X1 Rise  0.0860 0.0860 0.2310          0.949653                                    L             | 
----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock ideal network latency        |  0.0860 0.0860 | 
| library hold check                        |  0.0100 0.0960 | 
| data required time                        |  0.0960        | 
|                                           |                | 
| data arrival time                         |  0.2150        | 
| data required time                        | -0.0960        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1190        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[25]/D 
  
 Path Start Point : fb/mult/out_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000 0.0000 0.2310 41.7431  108.208  149.951           68      55.742   c    K        | 
|    fb/clk                         Rise  0.0000 0.0000                                                                           | 
|    fb/mult/clk                    Rise  0.0000 0.0000                                                                           | 
| Data Path:                                                                                                                      | 
|    fb/mult/out_reg[26]/CK DFF_X1  Rise  0.0860 0.0860 0.2310          0.949653                                    L             | 
|    fb/mult/out_reg[26]/Q  DFF_X1  Fall  0.1940 0.1080 0.0100 1.79454  3.3561   5.15064           3       54.3052                | 
|    fb/mult/i_2_104/A      INV_X1  Fall  0.1940 0.0000 0.0100          1.54936                                                   | 
|    fb/mult/i_2_104/ZN     INV_X1  Rise  0.2070 0.0130 0.0070 0.170352 1.41309  1.58345           1       54.3052                | 
|    fb/mult/i_2_56/A1      NOR2_X1 Rise  0.2070 0.0000 0.0070          1.71447                                                   | 
|    fb/mult/i_2_56/ZN      NOR2_X1 Fall  0.2150 0.0080 0.0040 0.646425 1.06234  1.70877           1       54.3052                | 
|    fb/mult/out_reg[25]/D  DFF_X1  Fall  0.2150 0.0000 0.0040          1.06234                                                   | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[25]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.2310 41.7432  119.305  161.048           68      55.742   c    K        | 
|    fb/clk                        Rise  0.0000 0.0000                                                                           | 
|    fb/mult/clk                   Rise  0.0000 0.0000                                                                           | 
|    fb/mult/out_reg[25]/CK DFF_X1 Rise  0.0860 0.0860 0.2310          0.949653                                    L             | 
----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock ideal network latency        |  0.0860 0.0860 | 
| library hold check                        |  0.0100 0.0960 | 
| data required time                        |  0.0960        | 
|                                           |                | 
| data arrival time                         |  0.2150        | 
| data required time                        | -0.0960        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1190        | 
--------------------------------------------------------------


 Timing Path to fb/mult/q0_reg/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/q0_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    reset                     Rise  0.2000 0.0000 0.0000 21.4596  66.0526 87.5122           36      52.8627  c             | 
|    fb/reset                  Rise  0.2000 0.0000                                                                          | 
|    fb/mult/rst               Rise  0.2000 0.0000                                                                          | 
|    fb/mult/i_2_98/A2 NOR2_X1 Rise  0.2100 0.0100 0.0000          1.65135                                                  | 
|    fb/mult/i_2_98/ZN NOR2_X1 Fall  0.2160 0.0060 0.0040 0.479615 1.06234 1.54196           1       52.8627                | 
|    fb/mult/q0_reg/D  DFF_X1  Fall  0.2160 0.0000 0.0040          1.06234                                                  | 
-----------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/q0_reg/CK 


-----------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------|
|    clk                      Rise  0.0000 0.0000 0.2310 41.7432  119.305  161.048           68      55.742   c    K        | 
|    fb/clk                   Rise  0.0000 0.0000                                                                           | 
|    fb/mult/clk              Rise  0.0000 0.0000                                                                           | 
|    fb/mult/q0_reg/CK DFF_X1 Rise  0.0860 0.0860 0.2310          0.949653                                    L             | 
-----------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock ideal network latency        |  0.0860 0.0860 | 
| library hold check                        |  0.0100 0.0960 | 
| data required time                        |  0.0960        | 
|                                           |                | 
| data arrival time                         |  0.2160        | 
| data required time                        | -0.0960        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1200        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[14]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 21.4596  66.0526 87.5122           36      52.8627  c             | 
|    fb/reset                      Rise  0.2000 0.0000                                                                          | 
|    fb/mult/rst                   Rise  0.2000 0.0000                                                                          | 
|    fb/mult/i_2_45/S      MUX2_X1 Rise  0.2030 0.0030 0.0000          1.91994                                                  | 
|    fb/mult/i_2_45/Z      MUX2_X1 Rise  0.2300 0.0270 0.0090 0.489466 1.06234 1.55181           1       52.8627                | 
|    fb/mult/out_reg[14]/D DFF_X1  Rise  0.2300 0.0000 0.0090          1.14029                                                  | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[14]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.2310 41.7432  119.305  161.048           68      55.742   c    K        | 
|    fb/clk                        Rise  0.0000 0.0000                                                                           | 
|    fb/mult/clk                   Rise  0.0000 0.0000                                                                           | 
|    fb/mult/out_reg[14]/CK DFF_X1 Rise  0.0860 0.0860 0.2310          0.949653                                    L             | 
----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock ideal network latency        |  0.0860 0.0860 | 
| library hold check                        |  0.0240 0.1100 | 
| data required time                        |  0.1100        | 
|                                           |                | 
| data arrival time                         |  0.2300        | 
| data required time                        | -0.1100        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1200        | 
--------------------------------------------------------------


 Timing Path to fb/mult/out_reg[10]/D 
  
 Path Start Point : reset 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : fb/mult/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    reset                         Rise  0.2000 0.0000 0.0000 21.4596  66.0526 87.5122           36      52.8627  c             | 
|    fb/reset                      Rise  0.2000 0.0000                                                                          | 
|    fb/mult/rst                   Rise  0.2000 0.0000                                                                          | 
|    fb/mult/i_2_41/S      MUX2_X1 Rise  0.2050 0.0050 0.0000          1.91994                                                  | 
|    fb/mult/i_2_41/Z      MUX2_X1 Rise  0.2320 0.0270 0.0090 0.483678 1.06234 1.54602           1       52.8627                | 
|    fb/mult/out_reg[10]/D DFF_X1  Rise  0.2320 0.0000 0.0090          1.14029                                                  | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to fb/mult/out_reg[10]/CK 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell   Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    clk                           Rise  0.0000 0.0000 0.2310 41.7432  119.305  161.048           68      55.742   c    K        | 
|    fb/clk                        Rise  0.0000 0.0000                                                                           | 
|    fb/mult/clk                   Rise  0.0000 0.0000                                                                           | 
|    fb/mult/out_reg[10]/CK DFF_X1 Rise  0.0860 0.0860 0.2310          0.949653                                    L             | 
----------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock ideal network latency        |  0.0860 0.0860 | 
| library hold check                        |  0.0240 0.1100 | 
| data required time                        |  0.1100        | 
|                                           |                | 
| data arrival time                         |  0.2320        | 
| data required time                        | -0.1100        | 
| pessimism margin                          |  0.0000        | 
|                                           |                | 
| slack                                     |  0.1220        | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 366M, CVMEM - 1787M, PVMEM - 2263M)
