Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Fri Sep 15 15:29:00 2017
| Host         : ad-ubuntu running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_drc -file lab5_gcd_drc_routed.rpt -pb lab5_gcd_drc_routed.pb -rpx lab5_gcd_drc_routed.rpx
| Design       : lab5_gcd
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Routed
------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 20
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| PDRC-153    | Warning  | Gated clock check                                           | 19         |
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 1          |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net XLXN_21 is a gated clock net sourced by a combinational pin XLXI_13/O, cell XLXI_13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net c_reg[0]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin c_reg[0]_LDC_i_1/O, cell c_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net c_reg[1]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin c_reg[1]_LDC_i_1/O, cell c_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net c_reg[2]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin c_reg[2]_LDC_i_1/O, cell c_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net c_reg[3]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin c_reg[3]_LDC_i_1/O, cell c_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net c_reg[4]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin c_reg[4]_LDC_i_1/O, cell c_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#7 Warning
Gated clock check  
Net c_reg[5]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin c_reg[5]_LDC_i_1/O, cell c_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#8 Warning
Gated clock check  
Net c_reg[6]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin c_reg[6]_LDC_i_1/O, cell c_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#9 Warning
Gated clock check  
Net c_reg[7]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin c_reg[7]_LDC_i_1/O, cell c_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#10 Warning
Gated clock check  
Net d_reg[0]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin d_reg[0]_LDC_i_1/O, cell d_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#11 Warning
Gated clock check  
Net d_reg[1]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin d_reg[1]_LDC_i_1/O, cell d_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#12 Warning
Gated clock check  
Net d_reg[2]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin d_reg[2]_LDC_i_1/O, cell d_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#13 Warning
Gated clock check  
Net d_reg[3]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin d_reg[3]_LDC_i_1/O, cell d_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#14 Warning
Gated clock check  
Net d_reg[4]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin d_reg[4]_LDC_i_1/O, cell d_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#15 Warning
Gated clock check  
Net d_reg[5]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin d_reg[5]_LDC_i_1/O, cell d_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#16 Warning
Gated clock check  
Net d_reg[6]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin d_reg[6]_LDC_i_1/O, cell d_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#17 Warning
Gated clock check  
Net d_reg[7]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin d_reg[7]_LDC_i_1/O, cell d_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#18 Warning
Gated clock check  
Net sub1_reg_i_1_n_0 is a gated clock net sourced by a combinational pin sub1_reg_i_1/O, cell sub1_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#19 Warning
Gated clock check  
Net sub_reg_i_1_n_0 is a gated clock net sourced by a combinational pin sub_reg_i_1/O, cell sub_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT XLXI_13 is driving clock pin of 2 cells. This could lead to large hold time violations. First few involved cells are:
    XLXI_5/XLXI_1/q_tmp_reg {FDRE}
    XLXI_5/XLXI_2/q_tmp_reg {FDRE}

Related violations: <none>


