// Seed: 2007418073
module module_0;
  wire id_1;
  integer id_2;
  wire id_3;
  supply0 id_4 = 1;
  assign id_4 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    input  wor  id_1,
    output tri1 id_2
);
  wire id_4;
  wire id_5;
  tri0 id_6;
  wire id_7;
  supply0 id_8 = ~1, id_9;
  wire id_10;
  assign id_10 = id_6;
  wire id_11;
  module_0();
  wire id_12;
  assign id_0  = 1'b0;
  assign id_8  = 1;
  assign id_10 = 'b0;
endmodule
