# Official RISC-V Specifications

**NOTE: This is only SIMPLE model (made by Robert) to illustrate the concept and the process**

## Ratified

.*All Ratified RISC-V Specifications (as of 2023/11/30, newest on top)*
[cols="25%,5%,10%,~",options="header",]
|===
|Name|Ver| Date| Description
[[Smcntrpmf-v1.0]]
|link:./pdfs/riscv-smcntrpmf-v1.0.pdf[Smcntrpmf] |v1.0 |2023/11/30 | RISC-V Cycle and Instret Privilege Mode Filtering
[[etrace-v2.0]]
|link:./pdfs/riscv-etrace-v2.0.pdf[E-Trace] |v2.0 |2022/05/05 |Efficient Trace for RISC-V
[[privileged-20211203]]
|link:./pdfs/riscv-privileged-20211203.pdf[Privileged] |20211203 |2021/12/03|The RISC-V Instruction Set Manual Volume II: Privileged Architecture
[[isa-20191213]]
|link:./pdfs/riscv-spec-20191213.pdf[ISA] |20191213 |2019/12/13|The RISC-V Instruction Set Manual, Volume I: Unprivileged ISA
[[debug-v0.13.2]]
|link:./pdfs/riscv-debug-v0.13.2.pdf[Debug] |v0.13.2 |2019/03/22|RISC-V External Debug Support
|===

## Older

.*Collection of older versions (newer version ratified later)*
[cols="25%,5%,10%,~",options="header",]
|===
|Name|Ver| Date| Description
[[etrace-v1.0]]
|link:./pdfs/riscv-etrace-v1.0.pdf[E-Trace] |v1.0 |2020/03/20|RISC-V Processor Trace
|===
