Equate elements:  no current cell.
Equate elements:  no current cell.
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_XUMWGH in circuit NAND (1)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_XE8V5F in circuit NAND (1)(1 instance)
Flattening unmatched subcell pfet_w075_2f in circuit NAND (1)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_52C9FB in circuit NAND (1)(2 instances)

Class NAND (1):  Merged 4 parallel devices.
Subcircuit summary:
Circuit 1: NAND                            |Circuit 2: NAND                            
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (4->2)             |sky130_fd_pr__nfet_01v8 (4->2)             
sky130_fd_pr__pfet_01v8 (4->2)             |sky130_fd_pr__pfet_01v8 (4->2)             
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: NAND                            |Circuit 2: NAND                            
-------------------------------------------|-------------------------------------------
Vdd                                        |m1_88_679# **Mismatch**                    
OUT                                        |m1_184_611# **Mismatch**                   
Vss                                        |VSUBS **Mismatch**                         
A                                          |A                                          
B                                          |B                                          
---------------------------------------------------------------------------------------
Cell pin lists for NAND and NAND altered to match.
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_NDWVGB in circuit Inversor (1)(1 instance)
Flattening unmatched subcell pfet_w075_2f in circuit Inversor (1)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_52C9FB in circuit Inversor (1)(1 instance)

Class Inversor (1):  Merged 1 parallel devices.
Subcircuit summary:
Circuit 1: Inversor                        |Circuit 2: Inversor                        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (1)                |sky130_fd_pr__nfet_01v8 (1)                
sky130_fd_pr__pfet_01v8 (2->1)             |sky130_fd_pr__pfet_01v8 (2->1)             
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: Inversor                        |Circuit 2: Inversor                        
-------------------------------------------|-------------------------------------------
OUT                                        |a_437_201# **Mismatch**                    
IN                                         |a_160_851# **Mismatch**                    
Vss                                        |VSUBS **Mismatch**                         
Vdd                                        |m1_299_677# **Mismatch**                   
---------------------------------------------------------------------------------------
Cell pin lists for Inversor and Inversor altered to match.
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_SJ5Z6H in circuit TGate (1)(1 instance)
Flattening unmatched subcell pfet_w075_2f in circuit TGate (1)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_52C9FB in circuit TGate (1)(1 instance)

Class TGate (1):  Merged 1 parallel devices.
Subcircuit summary:
Circuit 1: tgate                           |Circuit 2: TGate                           
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (1)                |sky130_fd_pr__nfet_01v8 (1)                
sky130_fd_pr__pfet_01v8 (2->1)             |sky130_fd_pr__pfet_01v8 (2->1)             
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Resolving automorphisms by property value.
Resolving automorphisms by pin name.
Netlists match uniquely.
Circuits match correctly.

Subcircuit pins:
Circuit 1: tgate                           |Circuit 2: TGate                           
-------------------------------------------|-------------------------------------------
E                                          |a_281_274# **Mismatch**                    
Vss                                        |VSUBS **Mismatch**                         
Vdd                                        |5umcell_template_0/w_n4_500# **Mismatch**  
Eb                                         |a_280_825# **Mismatch**                    
OUT                                        |a_499_201# **Mismatch**                    
IN                                         |IN                                         
---------------------------------------------------------------------------------------
Cell pin lists for tgate and TGate altered to match.
Flattening unmatched subcell pfet_w075_4f in circuit NOR (1)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_524U5B in circuit NOR (1)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_SJ5Z6H in circuit NOR (1)(2 instances)

Class NOR (1):  Merged 6 parallel devices.
Subcircuit summary:
Circuit 1: NOR                             |Circuit 2: NOR                             
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8 (8->2)             |sky130_fd_pr__pfet_01v8 (8->2)             
sky130_fd_pr__nfet_01v8 (2)                |sky130_fd_pr__nfet_01v8 (2)                
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: NOR                             |Circuit 2: NOR                             
-------------------------------------------|-------------------------------------------
Vss                                        |VSUBS **Mismatch**                         
Vdd                                        |m1_518_670# **Mismatch**                   
OUT                                        |m1_836_592# **Mismatch**                   
B                                          |a_794_351# **Mismatch**                    
A                                          |a_478_273# **Mismatch**                    
---------------------------------------------------------------------------------------
Cell pin lists for NOR and NOR altered to match.

Subcircuit summary:
Circuit 1: AND                             |Circuit 2: AND                             
-------------------------------------------|-------------------------------------------
NAND (1)                                   |NAND (1)                                   
Inversor (1)                               |Inversor (1)                               
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: AND                             |Circuit 2: AND                             
-------------------------------------------|-------------------------------------------
B                                          |NAND_0/B **Mismatch**                      
A                                          |NAND_0/A **Mismatch**                      
OUT                                        |Inversor_0/a_437_201# **Mismatch**         
Vss                                        |VSUBS **Mismatch**                         
Vdd                                        |li_269_1370# **Mismatch**                  
---------------------------------------------------------------------------------------
Cell pin lists for AND and AND altered to match.
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_XUMWGH in circuit Xor (1)(4 instances)
Flattening unmatched subcell pfet_w075_2f in circuit Xor (1)(4 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_52C9FB in circuit Xor (1)(4 instances)

Class Xor (1):  Merged 8 parallel devices.
Subcircuit summary:
Circuit 1: XOR                             |Circuit 2: Xor                             
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8 (8->4)             |sky130_fd_pr__pfet_01v8 (8->4)             
sky130_fd_pr__nfet_01v8 (8->4)             |sky130_fd_pr__nfet_01v8 (8->4)             
Inversor (2)                               |Inversor (2)                               
Number of devices: 10                      |Number of devices: 10                      
Number of nets: 10                         |Number of nets: 10                         
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: XOR                             |Circuit 2: Xor                             
-------------------------------------------|-------------------------------------------
Vss                                        |VSUBS **Mismatch**                         
Vdd                                        |m1_573_654# **Mismatch**                   
B                                          |a_109_308# **Mismatch**                    
A                                          |a_205_308# **Mismatch**                    
OUT                                        |OUT                                        
---------------------------------------------------------------------------------------
Cell pin lists for XOR and Xor altered to match.

Subcircuit summary:
Circuit 1: ffd                             |Circuit 2: FFD                             
-------------------------------------------|-------------------------------------------
tgate (4)                                  |TGate (4)                                  
Inversor (3)                               |Inversor (3)                               
NOR (2)                                    |NOR (2)                                    
Number of devices: 9                       |Number of devices: 9                       
Number of nets: 12                         |Number of nets: 12                         
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: ffd                             |Circuit 2: FFD                             
-------------------------------------------|-------------------------------------------
Q                                          |Q                                          
Qb                                         |(no matching pin)                          
clr                                        |m1_1804_76# **Mismatch**                   
D                                          |D                                          
vdd                                        |w_606_519# **Mismatch**                    
vss                                        |VSUBS **Mismatch**                         
clk                                        |a_887_287# **Mismatch**                    
Qb                                         |(no matching pin)                          
---------------------------------------------------------------------------------------
Cell pin lists for ffd and FFD altered to match.

Subcircuit summary:
Circuit 1: contador_1bit                   |Circuit 2: contador_1bit                   
-------------------------------------------|-------------------------------------------
AND (1)                                    |AND (1)                                    
XOR (1)                                    |Xor (1)                                    
ffd (1)                                    |FFD (1)                                    
Number of devices: 3                       |Number of devices: 3                       
Number of nets: 9                          |Number of nets: 9                          
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: contador_1bit                   |Circuit 2: contador_1bit                   
-------------------------------------------|-------------------------------------------
CE                                         |CE                                         
VDD                                        |VDD                                        
VSS                                        |VSS                                        
Dn                                         |Dn                                         
Sout                                       |Sout                                       
CLK                                        |CLK                                        
CLR                                        |CLR                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes contador_1bit and contador_1bit are equivalent.

Subcircuit summary:
Circuit 1: sch/simulations/contador_4bit.s |Circuit 2: mag/Contador4bit/contador_4bit. 
-------------------------------------------|-------------------------------------------
contador_1bit (4)                          |contador_1bit (4)                          
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 13                         |Number of nets: 13                         
---------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.
Cells have no pins;  pin matching not needed.
Device classes sch/simulations/contador_4bit.spice and mag/Contador4bit/contador_4bit.spice are equivalent.
Circuits match uniquely.
