

================================================================
== Synthesis Summary Report of 'Conv'
================================================================
+ General Information: 
    * Date:           Wed Mar 30 16:11:00 2022
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
    * Project:        conv_core
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+--------+---------+-----------+-----------+-----+
    |                       Modules                      |  Issue |       | Latency |  Latency  | Iteration|         |  Trip |          |        |         |           |           |     |
    |                       & Loops                      |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|  BRAM  |   DSP   |     FF    |    LUT    | URAM|
    +----------------------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+--------+---------+-----------+-----------+-----+
    |+ Conv                                              |  Timing|  -0.00|        -|          -|         -|        -|      -|        no|  4 (1%)|  26 (2%)|  3872 (1%)|  4726 (4%)|    -|
    | + grp_Conv_Pipeline_Input_Channel_fu_384           |  Timing|  -0.00|   196620|  1.966e+06|         -|   196620|      -|        no|       -|  3 (~0%)|  543 (~0%)|  656 (~0%)|    -|
    |  o Input_Channel                                   |      II|   7.30|   196618|  1.966e+06|        17|        3|  65535|       yes|       -|        -|          -|          -|    -|
    | o VITIS_LOOP_43_1_VITIS_LOOP_45_2_VITIS_LOOP_47_3  |       -|   7.30|        -|          -|         -|        -|      -|        no|       -|        -|          -|          -|    -|
    |  o VITIS_LOOP_50_4_VITIS_LOOP_52_5                 |       -|   7.30|        -|          -|    196631|        -|      -|        no|       -|        -|          -|          -|    -|
    +----------------------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+--------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 8             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------+-----------+-------------+
| Argument    | Direction | Datatype    |
+-------------+-----------+-------------+
| CHin        | in        | ap_uint<16> |
| Hin         | in        | ap_uint<16> |
| Win         | in        | ap_uint<16> |
| CHout       | in        | ap_uint<16> |
| Kx          | in        | ap_uint<8>  |
| Ky          | in        | ap_uint<8>  |
| Sx          | in        | ap_uint<8>  |
| Sy          | in        | ap_uint<8>  |
| mode        | in        | ap_uint<1>  |
| relu_en     | in        | ap_uint<1>  |
| feature_in  | inout     | float*      |
| W           | inout     | float*      |
| bias        | inout     | float*      |
| feature_out | inout     | float*      |
+-------------+-----------+-------------+

* SW-to-HW Mapping
+-------------+-----------------------------+-----------+----------+-----------------------+
| Argument    | HW Name                     | HW Type   | HW Usage | HW Info               |
+-------------+-----------------------------+-----------+----------+-----------------------+
| CHin        | s_axi_control CHin          | register  |          | offset=0x10, range=32 |
| Hin         | s_axi_control Hin           | register  |          | offset=0x18, range=32 |
| Win         | s_axi_control Win           | register  |          | offset=0x20, range=32 |
| CHout       | s_axi_control CHout         | register  |          | offset=0x28, range=32 |
| Kx          | s_axi_control Kx            | register  |          | offset=0x30, range=32 |
| Ky          | s_axi_control Ky            | register  |          | offset=0x38, range=32 |
| Sx          | s_axi_control Sx            | register  |          | offset=0x40, range=32 |
| Sy          | s_axi_control Sy            | register  |          | offset=0x48, range=32 |
| mode        | s_axi_control mode          | register  |          | offset=0x50, range=32 |
| relu_en     | s_axi_control relu_en       | register  |          | offset=0x58, range=32 |
| feature_in  | m_axi_gmem                  | interface |          |                       |
| feature_in  | s_axi_control feature_in_1  | register  | offset   | offset=0x60, range=32 |
| feature_in  | s_axi_control feature_in_2  | register  | offset   | offset=0x64, range=32 |
| W           | m_axi_gmem                  | interface |          |                       |
| W           | s_axi_control W_1           | register  | offset   | offset=0x6c, range=32 |
| W           | s_axi_control W_2           | register  | offset   | offset=0x70, range=32 |
| bias        | m_axi_gmem                  | interface |          |                       |
| bias        | s_axi_control bias_1        | register  | offset   | offset=0x78, range=32 |
| bias        | s_axi_control bias_2        | register  | offset   | offset=0x7c, range=32 |
| feature_out | m_axi_gmem                  | interface |          |                       |
| feature_out | s_axi_control feature_out_1 | register  | offset   | offset=0x84, range=32 |
| feature_out | s_axi_control feature_out_2 | register  | offset   | offset=0x88, range=32 |
+-------------+-----------------------------+-----------+----------+-----------------------+


================================================================
== M_AXI Burst Information
================================================================
* Bursts and Widening Missed
+--------------+-------------+-----------------+---------------------------------------------------------------------------------------------------------------------+------------+------------------------+
| HW Interface | Variable    | Loop            | Problem                                                                                                             | Resolution | Location               |
+--------------+-------------+-----------------+---------------------------------------------------------------------------------------------------------------------+------------+------------------------+
| m_axi_gmem   | W           | Input_Channel   | Stride is incompatible                                                                                              | 214-230    | ../conv_core.cpp:59:8  |
| m_axi_gmem   | feature_in  | VITIS_LOOP_52_5 | Access call is in the conditional branch                                                                            | 214-232    | ../conv_core.cpp:52:23 |
| m_axi_gmem   | feature_out | VITIS_LOOP_47_3 | Stride is incompatible                                                                                              | 214-230    | ../conv_core.cpp:47:21 |
| m_axi_gmem   | bias        | VITIS_LOOP_45_2 | Access load is in the conditional branch                                                                            | 214-232    | ../conv_core.cpp:45:20 |
| m_axi_gmem   | feature_in  |                 | Could not widen since the size of type 'float' is greater than or equal to the max_widen_bitwidth threshold of '0'. |            | ../conv_core.cpp:59:8  |
| m_axi_gmem   |             |                 | Could not burst due to multiple potential reads to the same bundle in the same region.                              | 214-224    | ../conv_core.cpp:59:8  |
+--------------+-------------+-----------------+---------------------------------------------------------------------------------------------------------------------+------------+------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

