// Seed: 2325216494
module module_0 (
    input  tri0  id_0,
    input  tri   id_1,
    input  uwire id_2,
    output wor   id_3
);
  assign id_3 = id_1;
  module_2 modCall_1 (
      id_2,
      id_3,
      id_0,
      id_3,
      id_2,
      id_1,
      id_2,
      id_3,
      id_3,
      id_0
  );
  wire id_5, id_6, id_7;
  not primCall (id_3, id_1);
endmodule
module module_1 (
    input  tri1 id_0,
    input  tri  id_1,
    output tri  id_2
);
  logic id_4;
  ;
  assign id_2 = -1'b0;
  always @(posedge {id_0 === -1, -1}) @(posedge id_1);
  or primCall (id_2, id_4, id_1, id_0);
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_2
  );
endmodule
module module_2 (
    input wand id_0,
    output wand id_1,
    input tri1 id_2,
    output tri id_3,
    input tri id_4,
    input tri1 id_5,
    input wand id_6,
    output supply0 id_7,
    output wire id_8,
    input supply1 id_9
);
  logic id_11;
  ;
  wire id_12;
endmodule
