{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682866388908 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682866388908 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 30 20:23:08 2023 " "Processing started: Sun Apr 30 20:23:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682866388908 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682866388908 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB-RISC -c IITB-RISC " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB-RISC -c IITB-RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682866388908 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682866389125 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682866389125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage2_id.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stage2_id.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stage2_ID-behav " "Found design unit 1: Stage2_ID-behav" {  } { { "Stage2_ID.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_ID.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682866396348 ""} { "Info" "ISGN_ENTITY_NAME" "1 Stage2_ID " "Found entity 1: Stage2_ID" {  } { { "Stage2_ID.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_ID.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682866396348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682866396348 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Stage2_ID " "Elaborating entity \"Stage2_ID\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682866396364 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode Stage2_ID.vhd(27) " "VHDL Process Statement warning at Stage2_ID.vhd(27): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage2_ID.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_ID.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682866396364 "|Stage2_ID"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Instr_R1 Stage2_ID.vhd(41) " "VHDL Process Statement warning at Stage2_ID.vhd(41): signal \"Instr_R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage2_ID.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_ID.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682866396364 "|Stage2_ID"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Instr_R1 Stage2_ID.vhd(43) " "VHDL Process Statement warning at Stage2_ID.vhd(43): signal \"Instr_R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage2_ID.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_ID.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682866396364 "|Stage2_ID"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Instr_R1 Stage2_ID.vhd(47) " "VHDL Process Statement warning at Stage2_ID.vhd(47): signal \"Instr_R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage2_ID.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_ID.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682866396364 "|Stage2_ID"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Instr_R1 Stage2_ID.vhd(74) " "VHDL Process Statement warning at Stage2_ID.vhd(74): signal \"Instr_R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage2_ID.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_ID.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682866396364 "|Stage2_ID"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Instr_R1 Stage2_ID.vhd(76) " "VHDL Process Statement warning at Stage2_ID.vhd(76): signal \"Instr_R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage2_ID.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_ID.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682866396364 "|Stage2_ID"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Instr_R1 Stage2_ID.vhd(80) " "VHDL Process Statement warning at Stage2_ID.vhd(80): signal \"Instr_R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage2_ID.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_ID.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682866396364 "|Stage2_ID"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Instr_R1 Stage2_ID.vhd(95) " "VHDL Process Statement warning at Stage2_ID.vhd(95): signal \"Instr_R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Stage2_ID.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_ID.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682866396364 "|Stage2_ID"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ct2 Stage2_ID.vhd(23) " "VHDL Process Statement warning at Stage2_ID.vhd(23): inferring latch(es) for signal or variable \"ct2\", which holds its previous value in one or more paths through the process" {  } { { "Stage2_ID.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_ID.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1682866396379 "|Stage2_ID"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ct1 Stage2_ID.vhd(23) " "VHDL Process Statement warning at Stage2_ID.vhd(23): inferring latch(es) for signal or variable \"ct1\", which holds its previous value in one or more paths through the process" {  } { { "Stage2_ID.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_ID.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1682866396379 "|Stage2_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage_proc:ct1\[0\] Stage2_ID.vhd(23) " "Inferred latch for \"stage_proc:ct1\[0\]\" at Stage2_ID.vhd(23)" {  } { { "Stage2_ID.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_ID.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682866396379 "|Stage2_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage_proc:ct1\[1\] Stage2_ID.vhd(23) " "Inferred latch for \"stage_proc:ct1\[1\]\" at Stage2_ID.vhd(23)" {  } { { "Stage2_ID.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_ID.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682866396379 "|Stage2_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage_proc:ct1\[2\] Stage2_ID.vhd(23) " "Inferred latch for \"stage_proc:ct1\[2\]\" at Stage2_ID.vhd(23)" {  } { { "Stage2_ID.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_ID.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682866396379 "|Stage2_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage_proc:ct2\[0\] Stage2_ID.vhd(23) " "Inferred latch for \"stage_proc:ct2\[0\]\" at Stage2_ID.vhd(23)" {  } { { "Stage2_ID.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_ID.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682866396379 "|Stage2_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage_proc:ct2\[1\] Stage2_ID.vhd(23) " "Inferred latch for \"stage_proc:ct2\[1\]\" at Stage2_ID.vhd(23)" {  } { { "Stage2_ID.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_ID.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682866396379 "|Stage2_ID"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stage_proc:ct2\[2\] Stage2_ID.vhd(23) " "Inferred latch for \"stage_proc:ct2\[2\]\" at Stage2_ID.vhd(23)" {  } { { "Stage2_ID.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_ID.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682866396379 "|Stage2_ID"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\stage_proc:ct2\[0\] " "Latch \\stage_proc:ct2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA \\stage_proc:ct1\[2\] " "Ports D and ENA on the latch are fed by the same signal \\stage_proc:ct1\[2\]" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682866396656 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682866396656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\stage_proc:ct2\[1\] " "Latch \\stage_proc:ct2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA \\stage_proc:ct1\[2\] " "Ports D and ENA on the latch are fed by the same signal \\stage_proc:ct1\[2\]" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682866396656 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682866396656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\stage_proc:ct2\[2\] " "Latch \\stage_proc:ct2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA \\stage_proc:ct1\[2\] " "Ports D and ENA on the latch are fed by the same signal \\stage_proc:ct1\[2\]" {  } {  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682866396656 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682866396656 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1682866396724 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682866397060 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682866397060 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ct1\[0\] " "No output dependent on input pin \"ct1\[0\]\"" {  } { { "Stage2_ID.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_ID.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682866397092 "|Stage2_ID|ct1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ct1\[1\] " "No output dependent on input pin \"ct1\[1\]\"" {  } { { "Stage2_ID.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_ID.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682866397092 "|Stage2_ID|ct1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ct1\[2\] " "No output dependent on input pin \"ct1\[2\]\"" {  } { { "Stage2_ID.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_ID.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682866397092 "|Stage2_ID|ct1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ct2\[0\] " "No output dependent on input pin \"ct2\[0\]\"" {  } { { "Stage2_ID.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_ID.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682866397092 "|Stage2_ID|ct2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ct2\[1\] " "No output dependent on input pin \"ct2\[1\]\"" {  } { { "Stage2_ID.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_ID.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682866397092 "|Stage2_ID|ct2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ct2\[2\] " "No output dependent on input pin \"ct2\[2\]\"" {  } { { "Stage2_ID.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_ID.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682866397092 "|Stage2_ID|ct2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "Stage2_ID.vhd" "" { Text "C:/Users/SCI/Desktop/IIT Bombay/EE 309 Project/EE_309_Project/Stage2_ID.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682866397092 "|Stage2_ID|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1682866397092 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "119 " "Implemented 119 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "40 " "Implemented 40 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682866397092 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682866397092 ""} { "Info" "ICUT_CUT_TM_LCELLS" "40 " "Implemented 40 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682866397092 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682866397092 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682866397117 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 30 20:23:17 2023 " "Processing ended: Sun Apr 30 20:23:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682866397117 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682866397117 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682866397117 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682866397117 ""}
