Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Thu Oct 22 19:54:25 2020
| Host         : ux305 running 64-bit Debian GNU/Linux 10 (buster)
| Command      : report_timing_summary -max_paths 10 -file double_dds_wrapper_timing_summary_routed.rpt -pb double_dds_wrapper_timing_summary_routed.pb -rpx double_dds_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : double_dds_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 28 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.348        0.000                      0                 6327        0.031        0.000                      0                 6327        1.845        0.000                       0                  3016  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
adc_clk         {0.000 4.000}        8.000           125.000         
  dac_2clk_out  {0.000 2.000}        4.000           250.000         
  dac_2ph_out   {-0.500 1.500}       4.000           250.000         
  dac_clk_fb    {0.000 4.000}        8.000           125.000         
  dac_clk_out   {0.000 4.000}        8.000           125.000         
clk_fpga_0      {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk               1.318        0.000                      0                 1422        0.036        0.000                      0                 1422        2.000        0.000                       0                   947  
  dac_2clk_out                                                                                                                                                    1.845        0.000                       0                     3  
  dac_2ph_out                                                                                                                                                     1.845        0.000                       0                     3  
  dac_clk_fb                                                                                                                                                      5.845        0.000                       0                     3  
  dac_clk_out         0.570        0.000                      0                   73        0.120        0.000                      0                   73        3.500        0.000                       0                    75  
clk_fpga_0            0.348        0.000                      0                 4291        0.031        0.000                      0                 4291        3.020        0.000                       0                  1985  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  adc_clk            adc_clk                  0.904        0.000                      0                   29        0.678        0.000                      0                   29  
**async_default**  clk_fpga_0         clk_fpga_0               0.721        0.000                      0                  512        0.472        0.000                      0                  512  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.318ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.318ns  (required time - arrival time)
  Source:                 double_dds_i/mixer_sin_2/U0/data1_in_s_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/mixer_sin_2/U0/redim_inst/shift_data.is_null_s_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.530ns  (logic 4.815ns (73.737%)  route 1.715ns (26.263%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 12.411 - 8.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.669     4.830    double_dds_i/mixer_sin_2/U0/data1_clk_i
    SLICE_X25Y43         FDRE                                         r  double_dds_i/mixer_sin_2/U0/data1_in_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDRE (Prop_fdre_C_Q)         0.419     5.249 r  double_dds_i/mixer_sin_2/U0/data1_in_s_reg[7]/Q
                         net (fo=1, routed)           0.993     6.242    double_dds_i/mixer_sin_2/U0/data1_in_s[7]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[7]_PATTERNDETECT)
                                                      4.396    10.638 r  double_dds_i/mixer_sin_2/U0/data_s/PATTERNDETECT
                         net (fo=1, routed)           0.722    11.360    double_dds_i/mixer_sin_2/U0/redim_inst/is_null_d0_s
    SLICE_X33Y41         FDRE                                         r  double_dds_i/mixer_sin_2/U0/redim_inst/shift_data.is_null_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.499    12.411    double_dds_i/mixer_sin_2/U0/redim_inst/data1_clk_i
    SLICE_X33Y41         FDRE                                         r  double_dds_i/mixer_sin_2/U0/redim_inst/shift_data.is_null_s_reg/C
                         clock pessimism              0.364    12.775    
                         clock uncertainty           -0.035    12.740    
    SLICE_X33Y41         FDRE (Setup_fdre_C_D)       -0.062    12.678    double_dds_i/mixer_sin_2/U0/redim_inst/shift_data.is_null_s_reg
  -------------------------------------------------------------------
                         required time                         12.678    
                         arrival time                         -11.360    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.422ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/nco_counter_1/U0/nco_inst1/counter_s_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 0.779ns (13.066%)  route 5.183ns (86.934%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 12.403 - 8.000 ) 
    Source Clock Delay      (SCD):    4.818ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.657     4.818    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X28Y27         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.478     5.296 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=217, routed)         3.343     8.639    double_dds_i/nco_counter_1/U0/enable_syn/ref_rst_i
    SLICE_X21Y43         LUT2 (Prop_lut2_I0_O)        0.301     8.940 r  double_dds_i/nco_counter_1/U0/enable_syn/counter_s[0]_i_1/O
                         net (fo=40, routed)          1.840    10.780    double_dds_i/nco_counter_1/U0/nco_inst1/int_rst_s
    SLICE_X14Y31         FDRE                                         r  double_dds_i/nco_counter_1/U0/nco_inst1/counter_s_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.491    12.403    double_dds_i/nco_counter_1/U0/nco_inst1/ref_clk_i
    SLICE_X14Y31         FDRE                                         r  double_dds_i/nco_counter_1/U0/nco_inst1/counter_s_reg[10]/C
                         clock pessimism              0.263    12.667    
                         clock uncertainty           -0.035    12.631    
    SLICE_X14Y31         FDRE (Setup_fdre_C_R)       -0.429    12.202    double_dds_i/nco_counter_1/U0/nco_inst1/counter_s_reg[10]
  -------------------------------------------------------------------
                         required time                         12.202    
                         arrival time                         -10.780    
  -------------------------------------------------------------------
                         slack                                  1.422    

Slack (MET) :             1.422ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/nco_counter_1/U0/nco_inst1/counter_s_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 0.779ns (13.066%)  route 5.183ns (86.934%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 12.403 - 8.000 ) 
    Source Clock Delay      (SCD):    4.818ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.657     4.818    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X28Y27         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.478     5.296 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=217, routed)         3.343     8.639    double_dds_i/nco_counter_1/U0/enable_syn/ref_rst_i
    SLICE_X21Y43         LUT2 (Prop_lut2_I0_O)        0.301     8.940 r  double_dds_i/nco_counter_1/U0/enable_syn/counter_s[0]_i_1/O
                         net (fo=40, routed)          1.840    10.780    double_dds_i/nco_counter_1/U0/nco_inst1/int_rst_s
    SLICE_X14Y31         FDRE                                         r  double_dds_i/nco_counter_1/U0/nco_inst1/counter_s_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.491    12.403    double_dds_i/nco_counter_1/U0/nco_inst1/ref_clk_i
    SLICE_X14Y31         FDRE                                         r  double_dds_i/nco_counter_1/U0/nco_inst1/counter_s_reg[11]/C
                         clock pessimism              0.263    12.667    
                         clock uncertainty           -0.035    12.631    
    SLICE_X14Y31         FDRE (Setup_fdre_C_R)       -0.429    12.202    double_dds_i/nco_counter_1/U0/nco_inst1/counter_s_reg[11]
  -------------------------------------------------------------------
                         required time                         12.202    
                         arrival time                         -10.780    
  -------------------------------------------------------------------
                         slack                                  1.422    

Slack (MET) :             1.422ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/nco_counter_1/U0/nco_inst1/counter_s_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 0.779ns (13.066%)  route 5.183ns (86.934%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 12.403 - 8.000 ) 
    Source Clock Delay      (SCD):    4.818ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.657     4.818    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X28Y27         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.478     5.296 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=217, routed)         3.343     8.639    double_dds_i/nco_counter_1/U0/enable_syn/ref_rst_i
    SLICE_X21Y43         LUT2 (Prop_lut2_I0_O)        0.301     8.940 r  double_dds_i/nco_counter_1/U0/enable_syn/counter_s[0]_i_1/O
                         net (fo=40, routed)          1.840    10.780    double_dds_i/nco_counter_1/U0/nco_inst1/int_rst_s
    SLICE_X14Y31         FDRE                                         r  double_dds_i/nco_counter_1/U0/nco_inst1/counter_s_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.491    12.403    double_dds_i/nco_counter_1/U0/nco_inst1/ref_clk_i
    SLICE_X14Y31         FDRE                                         r  double_dds_i/nco_counter_1/U0/nco_inst1/counter_s_reg[8]/C
                         clock pessimism              0.263    12.667    
                         clock uncertainty           -0.035    12.631    
    SLICE_X14Y31         FDRE (Setup_fdre_C_R)       -0.429    12.202    double_dds_i/nco_counter_1/U0/nco_inst1/counter_s_reg[8]
  -------------------------------------------------------------------
                         required time                         12.202    
                         arrival time                         -10.780    
  -------------------------------------------------------------------
                         slack                                  1.422    

Slack (MET) :             1.422ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/nco_counter_1/U0/nco_inst1/counter_s_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 0.779ns (13.066%)  route 5.183ns (86.934%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 12.403 - 8.000 ) 
    Source Clock Delay      (SCD):    4.818ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.657     4.818    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X28Y27         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.478     5.296 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=217, routed)         3.343     8.639    double_dds_i/nco_counter_1/U0/enable_syn/ref_rst_i
    SLICE_X21Y43         LUT2 (Prop_lut2_I0_O)        0.301     8.940 r  double_dds_i/nco_counter_1/U0/enable_syn/counter_s[0]_i_1/O
                         net (fo=40, routed)          1.840    10.780    double_dds_i/nco_counter_1/U0/nco_inst1/int_rst_s
    SLICE_X14Y31         FDRE                                         r  double_dds_i/nco_counter_1/U0/nco_inst1/counter_s_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.491    12.403    double_dds_i/nco_counter_1/U0/nco_inst1/ref_clk_i
    SLICE_X14Y31         FDRE                                         r  double_dds_i/nco_counter_1/U0/nco_inst1/counter_s_reg[9]/C
                         clock pessimism              0.263    12.667    
                         clock uncertainty           -0.035    12.631    
    SLICE_X14Y31         FDRE (Setup_fdre_C_R)       -0.429    12.202    double_dds_i/nco_counter_1/U0/nco_inst1/counter_s_reg[9]
  -------------------------------------------------------------------
                         required time                         12.202    
                         arrival time                         -10.780    
  -------------------------------------------------------------------
                         slack                                  1.422    

Slack (MET) :             1.455ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/nco_counter_2/U0/nco_inst1/counter_s_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.623ns  (logic 0.804ns (14.297%)  route 4.819ns (85.703%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 12.400 - 8.000 ) 
    Source Clock Delay      (SCD):    4.818ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.657     4.818    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X28Y27         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.478     5.296 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=217, routed)         3.343     8.639    double_dds_i/nco_counter_2/U0/enable_syn/ref_rst_i
    SLICE_X21Y43         LUT2 (Prop_lut2_I0_O)        0.326     8.965 r  double_dds_i/nco_counter_2/U0/enable_syn/counter_s[0]_i_1/O
                         net (fo=40, routed)          1.477    10.442    double_dds_i/nco_counter_2/U0/nco_inst1/int_rst_s
    SLICE_X20Y30         FDRE                                         r  double_dds_i/nco_counter_2/U0/nco_inst1/counter_s_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.488    12.400    double_dds_i/nco_counter_2/U0/nco_inst1/ref_clk_i
    SLICE_X20Y30         FDRE                                         r  double_dds_i/nco_counter_2/U0/nco_inst1/counter_s_reg[10]/C
                         clock pessimism              0.263    12.664    
                         clock uncertainty           -0.035    12.628    
    SLICE_X20Y30         FDRE (Setup_fdre_C_R)       -0.732    11.896    double_dds_i/nco_counter_2/U0/nco_inst1/counter_s_reg[10]
  -------------------------------------------------------------------
                         required time                         11.896    
                         arrival time                         -10.442    
  -------------------------------------------------------------------
                         slack                                  1.455    

Slack (MET) :             1.455ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/nco_counter_2/U0/nco_inst1/counter_s_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.623ns  (logic 0.804ns (14.297%)  route 4.819ns (85.703%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 12.400 - 8.000 ) 
    Source Clock Delay      (SCD):    4.818ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.657     4.818    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X28Y27         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.478     5.296 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=217, routed)         3.343     8.639    double_dds_i/nco_counter_2/U0/enable_syn/ref_rst_i
    SLICE_X21Y43         LUT2 (Prop_lut2_I0_O)        0.326     8.965 r  double_dds_i/nco_counter_2/U0/enable_syn/counter_s[0]_i_1/O
                         net (fo=40, routed)          1.477    10.442    double_dds_i/nco_counter_2/U0/nco_inst1/int_rst_s
    SLICE_X20Y30         FDRE                                         r  double_dds_i/nco_counter_2/U0/nco_inst1/counter_s_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.488    12.400    double_dds_i/nco_counter_2/U0/nco_inst1/ref_clk_i
    SLICE_X20Y30         FDRE                                         r  double_dds_i/nco_counter_2/U0/nco_inst1/counter_s_reg[11]/C
                         clock pessimism              0.263    12.664    
                         clock uncertainty           -0.035    12.628    
    SLICE_X20Y30         FDRE (Setup_fdre_C_R)       -0.732    11.896    double_dds_i/nco_counter_2/U0/nco_inst1/counter_s_reg[11]
  -------------------------------------------------------------------
                         required time                         11.896    
                         arrival time                         -10.442    
  -------------------------------------------------------------------
                         slack                                  1.455    

Slack (MET) :             1.455ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/nco_counter_2/U0/nco_inst1/counter_s_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.623ns  (logic 0.804ns (14.297%)  route 4.819ns (85.703%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 12.400 - 8.000 ) 
    Source Clock Delay      (SCD):    4.818ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.657     4.818    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X28Y27         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.478     5.296 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=217, routed)         3.343     8.639    double_dds_i/nco_counter_2/U0/enable_syn/ref_rst_i
    SLICE_X21Y43         LUT2 (Prop_lut2_I0_O)        0.326     8.965 r  double_dds_i/nco_counter_2/U0/enable_syn/counter_s[0]_i_1/O
                         net (fo=40, routed)          1.477    10.442    double_dds_i/nco_counter_2/U0/nco_inst1/int_rst_s
    SLICE_X20Y30         FDRE                                         r  double_dds_i/nco_counter_2/U0/nco_inst1/counter_s_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.488    12.400    double_dds_i/nco_counter_2/U0/nco_inst1/ref_clk_i
    SLICE_X20Y30         FDRE                                         r  double_dds_i/nco_counter_2/U0/nco_inst1/counter_s_reg[8]/C
                         clock pessimism              0.263    12.664    
                         clock uncertainty           -0.035    12.628    
    SLICE_X20Y30         FDRE (Setup_fdre_C_R)       -0.732    11.896    double_dds_i/nco_counter_2/U0/nco_inst1/counter_s_reg[8]
  -------------------------------------------------------------------
                         required time                         11.896    
                         arrival time                         -10.442    
  -------------------------------------------------------------------
                         slack                                  1.455    

Slack (MET) :             1.455ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/nco_counter_2/U0/nco_inst1/counter_s_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.623ns  (logic 0.804ns (14.297%)  route 4.819ns (85.703%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.400ns = ( 12.400 - 8.000 ) 
    Source Clock Delay      (SCD):    4.818ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.657     4.818    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X28Y27         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.478     5.296 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=217, routed)         3.343     8.639    double_dds_i/nco_counter_2/U0/enable_syn/ref_rst_i
    SLICE_X21Y43         LUT2 (Prop_lut2_I0_O)        0.326     8.965 r  double_dds_i/nco_counter_2/U0/enable_syn/counter_s[0]_i_1/O
                         net (fo=40, routed)          1.477    10.442    double_dds_i/nco_counter_2/U0/nco_inst1/int_rst_s
    SLICE_X20Y30         FDRE                                         r  double_dds_i/nco_counter_2/U0/nco_inst1/counter_s_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.488    12.400    double_dds_i/nco_counter_2/U0/nco_inst1/ref_clk_i
    SLICE_X20Y30         FDRE                                         r  double_dds_i/nco_counter_2/U0/nco_inst1/counter_s_reg[9]/C
                         clock pessimism              0.263    12.664    
                         clock uncertainty           -0.035    12.628    
    SLICE_X20Y30         FDRE (Setup_fdre_C_R)       -0.732    11.896    double_dds_i/nco_counter_2/U0/nco_inst1/counter_s_reg[9]
  -------------------------------------------------------------------
                         required time                         11.896    
                         arrival time                         -10.442    
  -------------------------------------------------------------------
                         slack                                  1.455    

Slack (MET) :             1.473ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/nco_counter_1/U0/nco_inst1/counter_s_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.913ns  (logic 0.779ns (13.175%)  route 5.134ns (86.825%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 12.405 - 8.000 ) 
    Source Clock Delay      (SCD):    4.818ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.657     4.818    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X28Y27         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.478     5.296 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=217, routed)         3.343     8.639    double_dds_i/nco_counter_1/U0/enable_syn/ref_rst_i
    SLICE_X21Y43         LUT2 (Prop_lut2_I0_O)        0.301     8.940 r  double_dds_i/nco_counter_1/U0/enable_syn/counter_s[0]_i_1/O
                         net (fo=40, routed)          1.791    10.731    double_dds_i/nco_counter_1/U0/nco_inst1/int_rst_s
    SLICE_X14Y32         FDRE                                         r  double_dds_i/nco_counter_1/U0/nco_inst1/counter_s_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.493    12.405    double_dds_i/nco_counter_1/U0/nco_inst1/ref_clk_i
    SLICE_X14Y32         FDRE                                         r  double_dds_i/nco_counter_1/U0/nco_inst1/counter_s_reg[12]/C
                         clock pessimism              0.263    12.669    
                         clock uncertainty           -0.035    12.633    
    SLICE_X14Y32         FDRE (Setup_fdre_C_R)       -0.429    12.204    double_dds_i/nco_counter_1/U0/nco_inst1/counter_s_reg[12]
  -------------------------------------------------------------------
                         required time                         12.204    
                         arrival time                         -10.731    
  -------------------------------------------------------------------
                         slack                                  1.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 double_dds_i/nco_counter_2/U0/cpt_step_syn/flipflops_vect_reg[2][11]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/nco_counter_2/U0/nco_inst1/counter_s_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.273ns (63.002%)  route 0.160ns (36.998%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.607ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.552     1.607    double_dds_i/nco_counter_2/U0/cpt_step_syn/ref_clk_i
    SLICE_X24Y30         FDRE                                         r  double_dds_i/nco_counter_2/U0/cpt_step_syn/flipflops_vect_reg[2][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y30         FDRE (Prop_fdre_C_Q)         0.164     1.771 r  double_dds_i/nco_counter_2/U0/cpt_step_syn/flipflops_vect_reg[2][11]/Q
                         net (fo=1, routed)           0.160     1.931    double_dds_i/nco_counter_2/U0/pinc_syn/out[11]
    SLICE_X20Y30         LUT3 (Prop_lut3_I1_O)        0.045     1.976 r  double_dds_i/nco_counter_2/U0/pinc_syn/counter_s[8]_i_2/O
                         net (fo=1, routed)           0.000     1.976    double_dds_i/nco_counter_2/U0/nco_inst1/counter_s_reg[11]_1[3]
    SLICE_X20Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.040 r  double_dds_i/nco_counter_2/U0/nco_inst1/counter_s_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.040    double_dds_i/nco_counter_2/U0/nco_inst1/counter_s_reg[8]_i_1_n_4
    SLICE_X20Y30         FDRE                                         r  double_dds_i/nco_counter_2/U0/nco_inst1/counter_s_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.820     1.966    double_dds_i/nco_counter_2/U0/nco_inst1/ref_clk_i
    SLICE_X20Y30         FDRE                                         r  double_dds_i/nco_counter_2/U0/nco_inst1/counter_s_reg[11]/C
                         clock pessimism             -0.095     1.871    
    SLICE_X20Y30         FDRE (Hold_fdre_C_D)         0.134     2.005    double_dds_i/nco_counter_2/U0/nco_inst1/counter_s_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 double_dds_i/adc2_offset/U0/add_constRealLogic/data_s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/mem_reg_1/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.523%)  route 0.267ns (65.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.557     1.612    double_dds_i/adc2_offset/U0/add_constRealLogic/data_clk_i
    SLICE_X26Y17         FDRE                                         r  double_dds_i/adc2_offset/U0/add_constRealLogic/data_s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y17         FDRE (Prop_fdre_C_Q)         0.141     1.753 r  double_dds_i/adc2_offset/U0/add_constRealLogic/data_s_reg[11]/Q
                         net (fo=2, routed)           0.267     2.021    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/data2_i[11]
    RAMB36_X1Y2          RAMB36E1                                     r  double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/mem_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.868     2.014    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/data2_clk_i
    RAMB36_X1Y2          RAMB36E1                                     r  double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/mem_reg_1/CLKARDCLK
                         clock pessimism             -0.343     1.672    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.968    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 double_dds_i/adc2_offset/U0/add_constRealLogic/data_s_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/mem_reg_1/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.056%)  route 0.273ns (65.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.556     1.611    double_dds_i/adc2_offset/U0/add_constRealLogic/data_clk_i
    SLICE_X26Y18         FDRE                                         r  double_dds_i/adc2_offset/U0/add_constRealLogic/data_s_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y18         FDRE (Prop_fdre_C_Q)         0.141     1.752 r  double_dds_i/adc2_offset/U0/add_constRealLogic/data_s_reg[13]/Q
                         net (fo=6, routed)           0.273     2.025    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/data2_i[13]
    RAMB36_X1Y2          RAMB36E1                                     r  double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/mem_reg_1/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.868     2.014    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/data2_clk_i
    RAMB36_X1Y2          RAMB36E1                                     r  double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/mem_reg_1/CLKARDCLK
                         clock pessimism             -0.343     1.672    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.968    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 double_dds_i/adc2_offset/U0/add_constRealLogic/data_s_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/mem_reg_1/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.400%)  route 0.308ns (68.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.557     1.612    double_dds_i/adc2_offset/U0/add_constRealLogic/data_clk_i
    SLICE_X26Y17         FDRE                                         r  double_dds_i/adc2_offset/U0/add_constRealLogic/data_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y17         FDRE (Prop_fdre_C_Q)         0.141     1.753 r  double_dds_i/adc2_offset/U0/add_constRealLogic/data_s_reg[10]/Q
                         net (fo=2, routed)           0.308     2.061    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/data2_i[10]
    RAMB36_X1Y2          RAMB36E1                                     r  double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/mem_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.868     2.014    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/data2_clk_i
    RAMB36_X1Y2          RAMB36E1                                     r  double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/mem_reg_1/CLKARDCLK
                         clock pessimism             -0.343     1.672    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.968    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 double_dds_i/adc2_offset/U0/add_constRealLogic/data_s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/mem_reg_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.373%)  route 0.308ns (68.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.557     1.612    double_dds_i/adc2_offset/U0/add_constRealLogic/data_clk_i
    SLICE_X26Y17         FDRE                                         r  double_dds_i/adc2_offset/U0/add_constRealLogic/data_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y17         FDRE (Prop_fdre_C_Q)         0.141     1.753 r  double_dds_i/adc2_offset/U0/add_constRealLogic/data_s_reg[9]/Q
                         net (fo=2, routed)           0.308     2.062    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/data2_i[9]
    RAMB36_X1Y2          RAMB36E1                                     r  double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/mem_reg_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.868     2.014    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/data2_clk_i
    RAMB36_X1Y2          RAMB36E1                                     r  double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/mem_reg_1/CLKARDCLK
                         clock pessimism             -0.343     1.672    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.968    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 double_dds_i/adc2_offset/U0/add_constRealLogic/data_s_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/mem_reg_1/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.676%)  route 0.319ns (69.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.556     1.611    double_dds_i/adc2_offset/U0/add_constRealLogic/data_clk_i
    SLICE_X26Y18         FDRE                                         r  double_dds_i/adc2_offset/U0/add_constRealLogic/data_s_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y18         FDRE (Prop_fdre_C_Q)         0.141     1.752 r  double_dds_i/adc2_offset/U0/add_constRealLogic/data_s_reg[12]/Q
                         net (fo=2, routed)           0.319     2.071    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/data2_i[12]
    RAMB36_X1Y2          RAMB36E1                                     r  double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/mem_reg_1/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.868     2.014    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/data2_clk_i
    RAMB36_X1Y2          RAMB36E1                                     r  double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/mem_reg_1/CLKARDCLK
                         clock pessimism             -0.343     1.672    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.968    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 double_dds_i/adc1_offset/U0/add_constRealLogic/data_s_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_odd/mem_reg_0/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.172%)  route 0.326ns (69.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.555     1.610    double_dds_i/adc1_offset/U0/add_constRealLogic/data_clk_i
    SLICE_X26Y30         FDRE                                         r  double_dds_i/adc1_offset/U0/add_constRealLogic/data_s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y30         FDRE (Prop_fdre_C_Q)         0.141     1.751 r  double_dds_i/adc1_offset/U0/add_constRealLogic/data_s_reg[6]/Q
                         net (fo=2, routed)           0.326     2.078    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_odd/data1_i[6]
    RAMB36_X1Y5          RAMB36E1                                     r  double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_odd/mem_reg_0/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.861     2.007    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_odd/data1_clk_i
    RAMB36_X1Y5          RAMB36E1                                     r  double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_odd/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.343     1.665    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.961    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_odd/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 double_dds_i/adc2_offset/U0/add_constRealLogic/data_s_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/mem_reg_1/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.715%)  route 0.334ns (70.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.556     1.611    double_dds_i/adc2_offset/U0/add_constRealLogic/data_clk_i
    SLICE_X26Y18         FDRE                                         r  double_dds_i/adc2_offset/U0/add_constRealLogic/data_s_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y18         FDRE (Prop_fdre_C_Q)         0.141     1.752 r  double_dds_i/adc2_offset/U0/add_constRealLogic/data_s_reg[13]/Q
                         net (fo=6, routed)           0.334     2.086    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/data2_i[13]
    RAMB36_X1Y2          RAMB36E1                                     r  double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/mem_reg_1/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.868     2.014    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/data2_clk_i
    RAMB36_X1Y2          RAMB36E1                                     r  double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/mem_reg_1/CLKARDCLK
                         clock pessimism             -0.343     1.672    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.968    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 double_dds_i/dds_ampl/U0/dataB_sync/flipflops_vect_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds_ampl/U0/dataB_sync/flipflops_vect_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.563     1.618    double_dds_i/dds_ampl/U0/dataB_sync/ref_clk_i
    SLICE_X27Y44         FDRE                                         r  double_dds_i/dds_ampl/U0/dataB_sync/flipflops_vect_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDRE (Prop_fdre_C_Q)         0.141     1.759 r  double_dds_i/dds_ampl/U0/dataB_sync/flipflops_vect_reg[0][5]/Q
                         net (fo=1, routed)           0.056     1.815    double_dds_i/dds_ampl/U0/dataB_sync/flipflops_vect[0]_0[5]
    SLICE_X27Y44         FDRE                                         r  double_dds_i/dds_ampl/U0/dataB_sync/flipflops_vect_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.831     1.977    double_dds_i/dds_ampl/U0/dataB_sync/ref_clk_i
    SLICE_X27Y44         FDRE                                         r  double_dds_i/dds_ampl/U0/dataB_sync/flipflops_vect_reg[1][5]/C
                         clock pessimism             -0.359     1.618    
    SLICE_X27Y44         FDRE (Hold_fdre_C_D)         0.076     1.694    double_dds_i/dds_ampl/U0/dataB_sync/flipflops_vect_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 double_dds_i/adc1_offset/U0/offset_syn/flipflops_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/adc1_offset/U0/offset_syn/flipflops_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.556     1.611    double_dds_i/adc1_offset/U0/offset_syn/data_clk_i
    SLICE_X29Y31         FDRE                                         r  double_dds_i/adc1_offset/U0/offset_syn/flipflops_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDRE (Prop_fdre_C_Q)         0.141     1.752 r  double_dds_i/adc1_offset/U0/offset_syn/flipflops_reg[0][8]/Q
                         net (fo=1, routed)           0.056     1.808    double_dds_i/adc1_offset/U0/offset_syn/flipflops[0]_0[8]
    SLICE_X29Y31         FDRE                                         r  double_dds_i/adc1_offset/U0/offset_syn/flipflops_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.822     1.968    double_dds_i/adc1_offset/U0/offset_syn/data_clk_i
    SLICE_X29Y31         FDRE                                         r  double_dds_i/adc1_offset/U0/offset_syn/flipflops_reg[1][8]/C
                         clock pessimism             -0.357     1.611    
    SLICE_X29Y31         FDRE (Hold_fdre_C_D)         0.075     1.686    double_dds_i/adc1_offset/U0/offset_syn/flipflops_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { phys_interface_0_clk_p }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y2     double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y2     double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y3     double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_odd/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y3     double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_odd/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y8     double_dds_i/nco_counter_1/U0/nco_inst1/rom_12.rom12_inst/data_a_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y8     double_dds_i/nco_counter_1/U0/nco_inst1/rom_12.rom12_inst/data_a_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y4     double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_even/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y6     double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_even/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y5     double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_odd/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y6     double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_odd/mem_reg_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKIN1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X29Y35    double_dds_i/dds2_offset/U0/offset_syn/flipflops_reg[2][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X30Y35    double_dds_i/dds2_offset/U0/offset_syn/flipflops_reg[2][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y36    double_dds_i/mixer_sin_1/U0/redim_inst/shift_data.data_in_s_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X25Y40    double_dds_i/nco_counter_2/U0/poff_syn/flipflops_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X25Y40    double_dds_i/nco_counter_2/U0/poff_syn/flipflops_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X25Y40    double_dds_i/nco_counter_2/U0/poff_syn/flipflops_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X17Y14    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/busy_s_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X17Y15    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/busy_sync/sync_stage0_s_reg/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X16Y25    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/sample_cpt_s_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X16Y25    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/sample_cpt_s_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X31Y43    double_dds_i/mixer_sin_2/U0/redim_inst/data_en_out_s_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y43    double_dds_i/mixer_sin_2/U0/redim_inst/data_out_s_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X32Y43    double_dds_i/mixer_sin_2/U0/redim_inst/data_out_s_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X17Y25    double_dds_i/adc1_offset/U0/add_constRealLogic/data_en_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X16Y24    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/sample_cpt_s_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X16Y24    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/sample_cpt_s_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  dac_2clk_out
  To Clock:  dac_2clk_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_2clk_out
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y3   double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac2_buf/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y84    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_wrt/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  dac_2ph_out
  To Clock:  dac_2ph_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_2ph_out
Waveform(ns):       { -0.500 1.500 }
Period(ns):         4.000
Sources:            { double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y4   double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac2ph_buf/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y83    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_clk/C
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_fb
  To Clock:  dac_clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_clk_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y5   double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dacfb_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_out
  To Clock:  dac_clk_out

Setup :            0  Failing Endpoints,  Worst Slack        0.570ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_6/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.474ns  (logic 0.456ns (18.428%)  route 2.018ns (81.572%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 8.451 - 4.000 ) 
    Source Clock Delay      (SCD):    4.903ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.702     4.863    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.742     4.903    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y57         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     5.359 r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/Q
                         net (fo=19, routed)          2.018     7.378    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst
    OLOGIC_X0Y66         ODDR                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_6/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     4.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880     6.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.509     8.421    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.539     8.451    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    OLOGIC_X0Y66         ODDR                                         f  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_6/C
                         clock pessimism              0.363     8.815    
                         clock uncertainty           -0.069     8.746    
    OLOGIC_X0Y66         ODDR (Setup_oddr_C_R)       -0.798     7.948    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_6
  -------------------------------------------------------------------
                         required time                          7.948    
                         arrival time                          -7.378    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_5/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.448ns  (logic 0.456ns (18.627%)  route 1.992ns (81.373%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.903ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.702     4.863    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.742     4.903    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y57         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     5.359 r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/Q
                         net (fo=19, routed)          1.992     7.351    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst
    OLOGIC_X0Y79         ODDR                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_5/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     4.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880     6.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.509     8.421    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.535     8.447    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    OLOGIC_X0Y79         ODDR                                         f  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_5/C
                         clock pessimism              0.363     8.811    
                         clock uncertainty           -0.069     8.742    
    OLOGIC_X0Y79         ODDR (Setup_oddr_C_R)       -0.798     7.944    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_5
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -7.351    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.604ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_4/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.436ns  (logic 0.456ns (18.717%)  route 1.980ns (81.283%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.903ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.702     4.863    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.742     4.903    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y57         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     5.359 r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/Q
                         net (fo=19, routed)          1.980     7.339    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst
    OLOGIC_X0Y80         ODDR                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_4/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     4.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880     6.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.509     8.421    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.535     8.447    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    OLOGIC_X0Y80         ODDR                                         f  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_4/C
                         clock pessimism              0.363     8.811    
                         clock uncertainty           -0.069     8.742    
    OLOGIC_X0Y80         ODDR (Setup_oddr_C_R)       -0.798     7.944    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_4
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -7.339    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.630ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_0/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 0.456ns (18.878%)  route 1.960ns (81.122%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.903ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.702     4.863    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.742     4.903    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y57         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     5.359 r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/Q
                         net (fo=19, routed)          1.960     7.319    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst
    OLOGIC_X0Y86         ODDR                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_0/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     4.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880     6.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.509     8.421    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.540     8.452    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    OLOGIC_X0Y86         ODDR                                         f  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_0/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.069     8.747    
    OLOGIC_X0Y86         ODDR (Setup_oddr_C_R)       -0.798     7.949    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_0
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -7.319    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_13/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.417ns  (logic 0.456ns (18.865%)  route 1.961ns (81.135%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 8.456 - 4.000 ) 
    Source Clock Delay      (SCD):    4.903ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.702     4.863    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.742     4.903    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y57         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     5.359 r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/Q
                         net (fo=19, routed)          1.961     7.320    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst
    OLOGIC_X0Y92         ODDR                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_13/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     4.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880     6.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.509     8.421    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.544     8.456    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    OLOGIC_X0Y92         ODDR                                         f  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_13/C
                         clock pessimism              0.363     8.820    
                         clock uncertainty           -0.069     8.751    
    OLOGIC_X0Y92         ODDR (Setup_oddr_C_R)       -0.798     7.953    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_13
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -7.320    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.635ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_12/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.415ns  (logic 0.456ns (18.882%)  route 1.959ns (81.118%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 8.456 - 4.000 ) 
    Source Clock Delay      (SCD):    4.903ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.702     4.863    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.742     4.903    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y57         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     5.359 r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/Q
                         net (fo=19, routed)          1.959     7.318    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst
    OLOGIC_X0Y91         ODDR                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_12/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     4.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880     6.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.509     8.421    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.544     8.456    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    OLOGIC_X0Y91         ODDR                                         f  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_12/C
                         clock pessimism              0.363     8.820    
                         clock uncertainty           -0.069     8.751    
    OLOGIC_X0Y91         ODDR (Setup_oddr_C_R)       -0.798     7.953    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_12
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -7.318    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.649ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_2/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 0.456ns (19.047%)  route 1.938ns (80.953%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 8.450 - 4.000 ) 
    Source Clock Delay      (SCD):    4.903ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.702     4.863    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.742     4.903    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y57         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     5.359 r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/Q
                         net (fo=19, routed)          1.938     7.297    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst
    OLOGIC_X0Y82         ODDR                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_2/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     4.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880     6.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.509     8.421    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.538     8.450    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    OLOGIC_X0Y82         ODDR                                         f  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_2/C
                         clock pessimism              0.363     8.814    
                         clock uncertainty           -0.069     8.745    
    OLOGIC_X0Y82         ODDR (Setup_oddr_C_R)       -0.798     7.947    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_2
  -------------------------------------------------------------------
                         required time                          7.947    
                         arrival time                          -7.297    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_3/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.385ns  (logic 0.456ns (19.118%)  route 1.929ns (80.882%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 8.450 - 4.000 ) 
    Source Clock Delay      (SCD):    4.903ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.702     4.863    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.742     4.903    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y57         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     5.359 r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/Q
                         net (fo=19, routed)          1.929     7.288    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst
    OLOGIC_X0Y81         ODDR                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_3/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     4.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880     6.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.509     8.421    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.538     8.450    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    OLOGIC_X0Y81         ODDR                                         f  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_3/C
                         clock pessimism              0.363     8.814    
                         clock uncertainty           -0.069     8.745    
    OLOGIC_X0Y81         ODDR (Setup_oddr_C_R)       -0.798     7.947    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_3
  -------------------------------------------------------------------
                         required time                          7.947    
                         arrival time                          -7.288    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_8/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.369ns  (logic 0.456ns (19.249%)  route 1.913ns (80.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.903ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.702     4.863    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.742     4.903    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y57         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     5.359 r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/Q
                         net (fo=19, routed)          1.913     7.272    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst
    OLOGIC_X0Y64         ODDR                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_8/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     4.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880     6.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.509     8.421    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.540     8.452    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    OLOGIC_X0Y64         ODDR                                         f  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_8/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.069     8.747    
    OLOGIC_X0Y64         ODDR (Setup_oddr_C_R)       -0.798     7.949    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_8
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -7.272    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_1/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.369ns  (logic 0.456ns (19.250%)  route 1.913ns (80.750%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.903ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.702     4.863    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.742     4.903    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y57         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.456     5.359 r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/Q
                         net (fo=19, routed)          1.913     7.272    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst
    OLOGIC_X0Y85         ODDR                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_1/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     4.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880     6.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.509     8.421    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.912 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          1.540     8.452    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    OLOGIC_X0Y85         ODDR                                         f  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_1/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.069     8.747    
    OLOGIC_X0Y85         ODDR (Setup_oddr_C_R)       -0.798     7.949    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_1
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -7.272    
  -------------------------------------------------------------------
                         slack                                  0.677    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_sel/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.141ns (22.511%)  route 0.485ns (77.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.551     1.606    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.589     1.644    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X43Y57         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     1.785 r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/Q
                         net (fo=19, routed)          0.485     2.271    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst
    OLOGIC_X0Y57         ODDR                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_sel/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.817     1.963    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.853     1.999    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    OLOGIC_X0Y57         ODDR                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_sel/C
                         clock pessimism             -0.325     1.674    
    OLOGIC_X0Y57         ODDR (Hold_oddr_C_R)         0.476     2.150    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_sel
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_s_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.227ns (36.852%)  route 0.389ns (63.148%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.551     1.606    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.564     1.619    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X31Y47         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_s_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.128     1.747 f  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_s_reg[7]/Q
                         net (fo=1, routed)           0.389     2.136    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_s[7]
    SLICE_X34Y58         LUT1 (Prop_lut1_I0_O)        0.099     2.235 r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b[7]_i_1/O
                         net (fo=1, routed)           0.000     2.235    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/p_1_out[7]
    SLICE_X34Y58         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.817     1.963    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.830     1.976    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X34Y58         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_reg[7]/C
                         clock pessimism             -0.090     1.886    
    SLICE_X34Y58         FDRE (Hold_fdre_C_D)         0.121     2.007    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.235    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.141ns (24.137%)  route 0.443ns (75.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.551     1.606    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.590     1.645    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X37Y43         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141     1.786 r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[13]/Q
                         net (fo=1, routed)           0.443     2.229    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s[13]
    SLICE_X37Y68         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.817     1.963    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.849     1.995    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X37Y68         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[13]/C
                         clock pessimism             -0.090     1.905    
    SLICE_X37Y68         FDRE (Hold_fdre_C_D)         0.070     1.975    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_s_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.186ns (28.858%)  route 0.459ns (71.142%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.551     1.606    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.563     1.618    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X31Y46         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141     1.759 f  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_s_reg[10]/Q
                         net (fo=1, routed)           0.459     2.218    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_s[10]
    SLICE_X34Y58         LUT1 (Prop_lut1_I0_O)        0.045     2.263 r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b[10]_i_1/O
                         net (fo=1, routed)           0.000     2.263    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/p_1_out[10]
    SLICE_X34Y58         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.817     1.963    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.830     1.976    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X34Y58         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_reg[10]/C
                         clock pessimism             -0.090     1.886    
    SLICE_X34Y58         FDRE (Hold_fdre_C_D)         0.120     2.006    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.186ns (28.842%)  route 0.459ns (71.158%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.551     1.606    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.563     1.618    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X35Y43         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     1.759 f  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[11]/Q
                         net (fo=1, routed)           0.459     2.218    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s[11]
    SLICE_X36Y58         LUT1 (Prop_lut1_I0_O)        0.045     2.263 r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a[11]_i_1/O
                         net (fo=1, routed)           0.000     2.263    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a[11]_i_1_n_0
    SLICE_X36Y58         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.817     1.963    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.857     2.003    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X36Y58         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[11]/C
                         clock pessimism             -0.090     1.913    
    SLICE_X36Y58         FDRE (Hold_fdre_C_D)         0.092     2.005    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.226ns (34.471%)  route 0.430ns (65.529%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.551     1.606    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.563     1.618    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X35Y43         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.128     1.746 f  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[8]/Q
                         net (fo=1, routed)           0.430     2.176    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s[8]
    SLICE_X36Y56         LUT1 (Prop_lut1_I0_O)        0.098     2.274 r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a[8]_i_1/O
                         net (fo=1, routed)           0.000     2.274    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a[8]_i_1_n_0
    SLICE_X36Y56         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.817     1.963    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.858     2.004    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X36Y56         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[8]/C
                         clock pessimism             -0.090     1.914    
    SLICE_X36Y56         FDRE (Hold_fdre_C_D)         0.092     2.006    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.186ns (27.304%)  route 0.495ns (72.696%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.551     1.606    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.590     1.645    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X36Y43         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141     1.786 f  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[2]/Q
                         net (fo=1, routed)           0.495     2.281    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s[2]
    SLICE_X38Y64         LUT1 (Prop_lut1_I0_O)        0.045     2.326 r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a[2]_i_1/O
                         net (fo=1, routed)           0.000     2.326    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a[2]_i_1_n_0
    SLICE_X38Y64         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.817     1.963    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.853     1.999    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X38Y64         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[2]/C
                         clock pessimism             -0.090     1.909    
    SLICE_X38Y64         FDRE (Hold_fdre_C_D)         0.120     2.029    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.227ns (34.331%)  route 0.434ns (65.669%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.551     1.606    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.590     1.645    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X36Y43         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.128     1.773 f  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[6]/Q
                         net (fo=1, routed)           0.434     2.207    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s[6]
    SLICE_X36Y58         LUT1 (Prop_lut1_I0_O)        0.099     2.306 r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a[6]_i_1/O
                         net (fo=1, routed)           0.000     2.306    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a[6]_i_1_n_0
    SLICE_X36Y58         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.817     1.963    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.857     2.003    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X36Y58         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[6]/C
                         clock pessimism             -0.090     1.913    
    SLICE_X36Y58         FDRE (Hold_fdre_C_D)         0.092     2.005    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.186ns (27.105%)  route 0.500ns (72.895%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.551     1.606    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.590     1.645    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X36Y43         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141     1.786 f  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[5]/Q
                         net (fo=1, routed)           0.500     2.286    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s[5]
    SLICE_X38Y64         LUT1 (Prop_lut1_I0_O)        0.045     2.331 r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a[5]_i_1/O
                         net (fo=1, routed)           0.000     2.331    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a[5]_i_1_n_0
    SLICE_X38Y64         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.817     1.963    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.853     1.999    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X38Y64         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[5]/C
                         clock pessimism             -0.090     1.909    
    SLICE_X38Y64         FDRE (Hold_fdre_C_D)         0.121     2.030    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.186ns (27.065%)  route 0.501ns (72.935%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.551     1.606    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.590     1.645    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X36Y43         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141     1.786 f  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s_reg[4]/Q
                         net (fo=1, routed)           0.501     2.287    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_s[4]
    SLICE_X38Y64         LUT1 (Prop_lut1_I0_O)        0.045     2.332 r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a[4]_i_1/O
                         net (fo=1, routed)           0.000     2.332    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a[4]_i_1_n_0
    SLICE_X38Y64         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.817     1.963    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/dac_clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/O
                         net (fo=73, routed)          0.853     1.999    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/CLK
    SLICE_X38Y64         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[4]/C
                         clock pessimism             -0.090     1.909    
    SLICE_X38Y64         FDRE (Hold_fdre_C_D)         0.121     2.030    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.303    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_clk_out
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2   double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac1_buf/I
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y86    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_0/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y85    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_1/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y70    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_10/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y69    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_11/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y91    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_12/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y92    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_13/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y82    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_2/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y81    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_3/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y80    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/i_dac_4/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_dac_plle2/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y56    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[7]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y56    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[8]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y56    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[9]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X34Y65    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X34Y65    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X34Y65    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X34Y65    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y56    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_b_reg[9]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X43Y57    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_rst_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y58    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y68    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y58    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y58    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y68    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X37Y68    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y68    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y64    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y64    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y64    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X38Y64    double_dds_i/redpitaya_converters_0/U0/enable_dac.redpitaya_dac/dac_dat_a_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.348ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.348ns  (required time - arrival time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dataReal_to_ram_1/U0/wb_inst/readdata_s_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.915ns  (logic 0.518ns (7.491%)  route 6.397ns (92.509%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 10.677 - 8.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.682     2.990    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X12Y47         FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.518     3.508 r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1062, routed)        6.397     9.905    double_dds_i/dataReal_to_ram_1/U0/wb_inst/s00_axi_reset
    SLICE_X25Y18         FDRE                                         r  double_dds_i/dataReal_to_ram_1/U0/wb_inst/readdata_s_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.485    10.677    double_dds_i/dataReal_to_ram_1/U0/wb_inst/s00_axi_aclk
    SLICE_X25Y18         FDRE                                         r  double_dds_i/dataReal_to_ram_1/U0/wb_inst/readdata_s_reg[28]/C
                         clock pessimism              0.130    10.807    
                         clock uncertainty           -0.125    10.682    
    SLICE_X25Y18         FDRE (Setup_fdre_C_R)       -0.429    10.253    double_dds_i/dataReal_to_ram_1/U0/wb_inst/readdata_s_reg[28]
  -------------------------------------------------------------------
                         required time                         10.253    
                         arrival time                          -9.905    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (required time - arrival time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dataReal_to_ram_1/U0/wb_inst/readdata_s_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.915ns  (logic 0.518ns (7.491%)  route 6.397ns (92.509%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 10.677 - 8.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.682     2.990    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X12Y47         FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.518     3.508 r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1062, routed)        6.397     9.905    double_dds_i/dataReal_to_ram_1/U0/wb_inst/s00_axi_reset
    SLICE_X25Y18         FDRE                                         r  double_dds_i/dataReal_to_ram_1/U0/wb_inst/readdata_s_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.485    10.677    double_dds_i/dataReal_to_ram_1/U0/wb_inst/s00_axi_aclk
    SLICE_X25Y18         FDRE                                         r  double_dds_i/dataReal_to_ram_1/U0/wb_inst/readdata_s_reg[30]/C
                         clock pessimism              0.130    10.807    
                         clock uncertainty           -0.125    10.682    
    SLICE_X25Y18         FDRE (Setup_fdre_C_R)       -0.429    10.253    double_dds_i/dataReal_to_ram_1/U0/wb_inst/readdata_s_reg[30]
  -------------------------------------------------------------------
                         required time                         10.253    
                         arrival time                          -9.905    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/mem_reg_1/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.034ns  (logic 0.518ns (7.364%)  route 6.516ns (92.636%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 10.731 - 8.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.682     2.990    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X12Y47         FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.518     3.508 r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1062, routed)        6.516    10.024    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/s00_axi_reset
    RAMB36_X1Y2          RAMB36E1                                     r  double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/mem_reg_1/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.539    10.731    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/s00_axi_aclk
    RAMB36_X1Y2          RAMB36E1                                     r  double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.130    10.861    
                         clock uncertainty           -0.125    10.736    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.359    10.377    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/mem_reg_1
  -------------------------------------------------------------------
                         required time                         10.377    
                         arrival time                         -10.024    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.376ns  (required time - arrival time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/start_acq2_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.446ns  (logic 0.642ns (8.622%)  route 6.804ns (91.378%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 10.675 - 8.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.682     2.990    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X12Y47         FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.518     3.508 f  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1062, routed)        6.804    10.312    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/busy_sync/s00_axi_reset
    SLICE_X17Y24         LUT4 (Prop_lut4_I0_O)        0.124    10.436 r  double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/busy_sync/start_acq2_s_i_1__0/O
                         net (fo=1, routed)           0.000    10.436    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/busy_sync_n_3
    SLICE_X17Y24         FDRE                                         r  double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/start_acq2_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.483    10.675    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/s00_axi_aclk
    SLICE_X17Y24         FDRE                                         r  double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/start_acq2_s_reg/C
                         clock pessimism              0.230    10.906    
                         clock uncertainty           -0.125    10.781    
    SLICE_X17Y24         FDRE (Setup_fdre_C_D)        0.031    10.812    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/start_acq2_s_reg
  -------------------------------------------------------------------
                         required time                         10.812    
                         arrival time                         -10.436    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.489ns  (required time - arrival time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dataReal_to_ram_1/U0/wb_inst/readdata_s_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.777ns  (logic 0.518ns (7.644%)  route 6.259ns (92.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.679ns = ( 10.679 - 8.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.682     2.990    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X12Y47         FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.518     3.508 r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1062, routed)        6.259     9.767    double_dds_i/dataReal_to_ram_1/U0/wb_inst/s00_axi_reset
    SLICE_X25Y17         FDRE                                         r  double_dds_i/dataReal_to_ram_1/U0/wb_inst/readdata_s_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.487    10.679    double_dds_i/dataReal_to_ram_1/U0/wb_inst/s00_axi_aclk
    SLICE_X25Y17         FDRE                                         r  double_dds_i/dataReal_to_ram_1/U0/wb_inst/readdata_s_reg[26]/C
                         clock pessimism              0.130    10.809    
                         clock uncertainty           -0.125    10.684    
    SLICE_X25Y17         FDRE (Setup_fdre_C_R)       -0.429    10.255    double_dds_i/dataReal_to_ram_1/U0/wb_inst/readdata_s_reg[26]
  -------------------------------------------------------------------
                         required time                         10.255    
                         arrival time                          -9.767    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.491ns  (required time - arrival time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/nco_counter_1/U0/wb_nco_inst/cpt_step_low_s_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.781ns  (logic 0.518ns (7.638%)  route 6.263ns (92.362%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.682     2.990    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X12Y47         FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.518     3.508 r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1062, routed)        6.263     9.771    double_dds_i/nco_counter_1/U0/wb_nco_inst/s00_axi_reset
    SLICE_X16Y30         FDRE                                         r  double_dds_i/nco_counter_1/U0/wb_nco_inst/cpt_step_low_s_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.489    10.681    double_dds_i/nco_counter_1/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X16Y30         FDRE                                         r  double_dds_i/nco_counter_1/U0/wb_nco_inst/cpt_step_low_s_reg[12]/C
                         clock pessimism              0.230    10.912    
                         clock uncertainty           -0.125    10.787    
    SLICE_X16Y30         FDRE (Setup_fdre_C_R)       -0.524    10.263    double_dds_i/nco_counter_1/U0/wb_nco_inst/cpt_step_low_s_reg[12]
  -------------------------------------------------------------------
                         required time                         10.263    
                         arrival time                          -9.771    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (required time - arrival time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/nco_counter_1/U0/wb_nco_inst/cpt_step_low_s_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.781ns  (logic 0.518ns (7.638%)  route 6.263ns (92.362%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.682     2.990    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X12Y47         FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.518     3.508 r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1062, routed)        6.263     9.771    double_dds_i/nco_counter_1/U0/wb_nco_inst/s00_axi_reset
    SLICE_X16Y30         FDRE                                         r  double_dds_i/nco_counter_1/U0/wb_nco_inst/cpt_step_low_s_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.489    10.681    double_dds_i/nco_counter_1/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X16Y30         FDRE                                         r  double_dds_i/nco_counter_1/U0/wb_nco_inst/cpt_step_low_s_reg[16]/C
                         clock pessimism              0.230    10.912    
                         clock uncertainty           -0.125    10.787    
    SLICE_X16Y30         FDRE (Setup_fdre_C_R)       -0.524    10.263    double_dds_i/nco_counter_1/U0/wb_nco_inst/cpt_step_low_s_reg[16]
  -------------------------------------------------------------------
                         required time                         10.263    
                         arrival time                          -9.771    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (required time - arrival time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/nco_counter_1/U0/wb_nco_inst/cpt_step_low_s_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.781ns  (logic 0.518ns (7.638%)  route 6.263ns (92.362%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.682     2.990    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X12Y47         FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.518     3.508 r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1062, routed)        6.263     9.771    double_dds_i/nco_counter_1/U0/wb_nco_inst/s00_axi_reset
    SLICE_X16Y30         FDRE                                         r  double_dds_i/nco_counter_1/U0/wb_nco_inst/cpt_step_low_s_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.489    10.681    double_dds_i/nco_counter_1/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X16Y30         FDRE                                         r  double_dds_i/nco_counter_1/U0/wb_nco_inst/cpt_step_low_s_reg[18]/C
                         clock pessimism              0.230    10.912    
                         clock uncertainty           -0.125    10.787    
    SLICE_X16Y30         FDRE (Setup_fdre_C_R)       -0.524    10.263    double_dds_i/nco_counter_1/U0/wb_nco_inst/cpt_step_low_s_reg[18]
  -------------------------------------------------------------------
                         required time                         10.263    
                         arrival time                          -9.771    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (required time - arrival time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/nco_counter_1/U0/wb_nco_inst/cpt_step_low_s_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.781ns  (logic 0.518ns (7.638%)  route 6.263ns (92.362%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.682     2.990    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X12Y47         FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.518     3.508 r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1062, routed)        6.263     9.771    double_dds_i/nco_counter_1/U0/wb_nco_inst/s00_axi_reset
    SLICE_X16Y30         FDRE                                         r  double_dds_i/nco_counter_1/U0/wb_nco_inst/cpt_step_low_s_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.489    10.681    double_dds_i/nco_counter_1/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X16Y30         FDRE                                         r  double_dds_i/nco_counter_1/U0/wb_nco_inst/cpt_step_low_s_reg[1]/C
                         clock pessimism              0.230    10.912    
                         clock uncertainty           -0.125    10.787    
    SLICE_X16Y30         FDRE (Setup_fdre_C_R)       -0.524    10.263    double_dds_i/nco_counter_1/U0/wb_nco_inst/cpt_step_low_s_reg[1]
  -------------------------------------------------------------------
                         required time                         10.263    
                         arrival time                          -9.771    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (required time - arrival time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/nco_counter_1/U0/wb_nco_inst/cpt_step_low_s_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.781ns  (logic 0.518ns (7.638%)  route 6.263ns (92.362%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.682     2.990    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X12Y47         FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.518     3.508 r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1062, routed)        6.263     9.771    double_dds_i/nco_counter_1/U0/wb_nco_inst/s00_axi_reset
    SLICE_X16Y30         FDRE                                         r  double_dds_i/nco_counter_1/U0/wb_nco_inst/cpt_step_low_s_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.489    10.681    double_dds_i/nco_counter_1/U0/wb_nco_inst/s00_axi_aclk
    SLICE_X16Y30         FDRE                                         r  double_dds_i/nco_counter_1/U0/wb_nco_inst/cpt_step_low_s_reg[25]/C
                         clock pessimism              0.230    10.912    
                         clock uncertainty           -0.125    10.787    
    SLICE_X16Y30         FDRE (Setup_fdre_C_R)       -0.524    10.263    double_dds_i/nco_counter_1/U0/wb_nco_inst/cpt_step_low_s_reg[25]
  -------------------------------------------------------------------
                         required time                         10.263    
                         arrival time                          -9.771    
  -------------------------------------------------------------------
                         slack                                  0.491    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.209ns (49.554%)  route 0.213ns (50.446%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.582     0.923    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.213     1.299    double_dds_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[25]
    SLICE_X0Y46          LUT4 (Prop_lut4_I3_O)        0.045     1.344 r  double_dds_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[26]_i_1/O
                         net (fo=1, routed)           0.000     1.344    double_dds_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[26]
    SLICE_X0Y46          FDRE                                         r  double_dds_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.851     1.221    double_dds_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X0Y46          FDRE                                         r  double_dds_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X0Y46          FDRE (Hold_fdre_C_D)         0.121     1.313    double_dds_i/ps7_axi/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/ps7/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.208%)  route 0.191ns (53.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.584     0.925    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X4Y50          FDRE                                         r  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.191     1.280    double_dds_i/ps7/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  double_dds_i/ps7/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.893     1.263    double_dds_i/ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  double_dds_i/ps7/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.234    double_dds_i/ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/ps7/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.208%)  route 0.191ns (53.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.584     0.925    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X4Y50          FDRE                                         r  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.191     1.280    double_dds_i/ps7/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  double_dds_i/ps7/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.893     1.263    double_dds_i/ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  double_dds_i/ps7/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.234    double_dds_i/ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.975%)  route 0.153ns (52.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.586     0.927    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X5Y49          FDRE                                         r  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.153     1.220    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0
    SLICE_X5Y51          FDRE                                         r  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.853     1.223    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X5Y51          FDRE                                         r  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[12]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X5Y51          FDRE (Hold_fdre_C_CE)       -0.039     1.155    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.975%)  route 0.153ns (52.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.586     0.927    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X5Y49          FDRE                                         r  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.153     1.220    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0
    SLICE_X5Y51          FDRE                                         r  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.853     1.223    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X5Y51          FDRE                                         r  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[13]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X5Y51          FDRE (Hold_fdre_C_CE)       -0.039     1.155    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.975%)  route 0.153ns (52.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.586     0.927    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X5Y49          FDRE                                         r  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.153     1.220    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0
    SLICE_X5Y51          FDRE                                         r  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.853     1.223    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X5Y51          FDRE                                         r  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[2]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X5Y51          FDRE (Hold_fdre_C_CE)       -0.039     1.155    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.975%)  route 0.153ns (52.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.586     0.927    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X5Y49          FDRE                                         r  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.153     1.220    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0
    SLICE_X5Y51          FDRE                                         r  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.853     1.223    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X5Y51          FDRE                                         r  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[3]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X5Y51          FDRE (Hold_fdre_C_CE)       -0.039     1.155    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.975%)  route 0.153ns (52.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.586     0.927    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X5Y49          FDRE                                         r  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.153     1.220    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0
    SLICE_X5Y51          FDRE                                         r  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.853     1.223    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X5Y51          FDRE                                         r  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[4]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X5Y51          FDRE (Hold_fdre_C_CE)       -0.039     1.155    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.975%)  route 0.153ns (52.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.586     0.927    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X5Y49          FDRE                                         r  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.153     1.220    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0
    SLICE_X5Y51          FDRE                                         r  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.853     1.223    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X5Y51          FDRE                                         r  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[5]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X5Y51          FDRE (Hold_fdre_C_CE)       -0.039     1.155    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/ps7/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.907%)  route 0.193ns (60.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.584     0.925    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.193     1.245    double_dds_i/ps7/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  double_dds_i/ps7/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.893     1.263    double_dds_i/ps7/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  double_dds_i/ps7/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.054     1.180    double_dds_i/ps7/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { double_dds_i/ps7/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y2    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y2    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_even/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y3    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_odd/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y3    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[1].data_subtop_inst/half_axi_bits.ram_odd/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y4    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_even/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y6    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_even/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y5    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_odd/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y6    double_dds_i/dataReal_to_ram_1/U0/data32_top_inst/subtop_loop[0].data_subtop_inst/half_axi_bits.ram_odd/mem_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X10Y38   double_dds_i/adc1_offset/U0/add_constRealHandComm/addr_reg_reg[0]/C
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y41   double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y42    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y40    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y40    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y40    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y41   double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y41   double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y41    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X6Y41    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y42    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y39   double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y41    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y39   double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y39    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X12Y39   double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y41    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y41    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X4Y41    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y43    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         4.000       3.020      SLICE_X8Y39    double_dds_i/ps7_axi/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.904ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.678ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.904ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[6]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.103ns  (logic 0.478ns (7.832%)  route 5.625ns (92.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 12.469 - 8.000 ) 
    Source Clock Delay      (SCD):    4.818ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.657     4.818    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X28Y27         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.478     5.296 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=217, routed)         5.625    10.921    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y0          FDCE                                         f  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.557    12.469    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y0          FDCE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[6]/C
                         clock pessimism              0.364    12.833    
                         clock uncertainty           -0.035    12.797    
    ILOGIC_X0Y0          FDCE (Recov_fdce_C_CLR)     -0.972    11.825    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[6]
  -------------------------------------------------------------------
                         required time                         11.825    
                         arrival time                         -10.921    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.916ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[1]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.091ns  (logic 0.478ns (7.848%)  route 5.613ns (92.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 12.469 - 8.000 ) 
    Source Clock Delay      (SCD):    4.818ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.657     4.818    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X28Y27         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.478     5.296 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=217, routed)         5.613    10.909    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y1          FDCE                                         f  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.557    12.469    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y1          FDCE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[1]/C
                         clock pessimism              0.364    12.833    
                         clock uncertainty           -0.035    12.797    
    ILOGIC_X0Y1          FDCE (Recov_fdce_C_CLR)     -0.972    11.825    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[1]
  -------------------------------------------------------------------
                         required time                         11.825    
                         arrival time                         -10.909    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             1.069ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[2]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.937ns  (logic 0.478ns (8.052%)  route 5.459ns (91.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns = ( 12.468 - 8.000 ) 
    Source Clock Delay      (SCD):    4.818ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.657     4.818    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X28Y27         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.478     5.296 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=217, routed)         5.459    10.755    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y3          FDCE                                         f  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.556    12.468    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y3          FDCE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[2]/C
                         clock pessimism              0.364    12.832    
                         clock uncertainty           -0.035    12.796    
    ILOGIC_X0Y3          FDCE (Recov_fdce_C_CLR)     -0.972    11.824    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[2]
  -------------------------------------------------------------------
                         required time                         11.824    
                         arrival time                         -10.755    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.211ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[3]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.795ns  (logic 0.478ns (8.248%)  route 5.317ns (91.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns = ( 12.468 - 8.000 ) 
    Source Clock Delay      (SCD):    4.818ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.657     4.818    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X28Y27         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.478     5.296 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=217, routed)         5.317    10.613    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y4          FDCE                                         f  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.556    12.468    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y4          FDCE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[3]/C
                         clock pessimism              0.364    12.832    
                         clock uncertainty           -0.035    12.796    
    ILOGIC_X0Y4          FDCE (Recov_fdce_C_CLR)     -0.972    11.824    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[3]
  -------------------------------------------------------------------
                         required time                         11.824    
                         arrival time                         -10.613    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.223ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[10]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.782ns  (logic 0.478ns (8.266%)  route 5.304ns (91.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 12.467 - 8.000 ) 
    Source Clock Delay      (SCD):    4.818ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.657     4.818    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X28Y27         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.478     5.296 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=217, routed)         5.304    10.601    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y5          FDCE                                         f  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.555    12.467    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y5          FDCE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[10]/C
                         clock pessimism              0.364    12.831    
                         clock uncertainty           -0.035    12.795    
    ILOGIC_X0Y5          FDCE (Recov_fdce_C_CLR)     -0.972    11.823    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[10]
  -------------------------------------------------------------------
                         required time                         11.823    
                         arrival time                         -10.601    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.374ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[12]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.631ns  (logic 0.478ns (8.489%)  route 5.153ns (91.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 12.467 - 8.000 ) 
    Source Clock Delay      (SCD):    4.818ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.657     4.818    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X28Y27         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.478     5.296 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=217, routed)         5.153    10.449    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y6          FDCE                                         f  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.555    12.467    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y6          FDCE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[12]/C
                         clock pessimism              0.364    12.831    
                         clock uncertainty           -0.035    12.795    
    ILOGIC_X0Y6          FDCE (Recov_fdce_C_CLR)     -0.972    11.823    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[12]
  -------------------------------------------------------------------
                         required time                         11.823    
                         arrival time                         -10.449    
  -------------------------------------------------------------------
                         slack                                  1.374    

Slack (MET) :             1.540ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[0]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.464ns  (logic 0.478ns (8.748%)  route 4.986ns (91.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 12.466 - 8.000 ) 
    Source Clock Delay      (SCD):    4.818ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.657     4.818    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X28Y27         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.478     5.296 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=217, routed)         4.986    10.282    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y9          FDCE                                         f  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.554    12.466    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y9          FDCE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[0]/C
                         clock pessimism              0.364    12.830    
                         clock uncertainty           -0.035    12.794    
    ILOGIC_X0Y9          FDCE (Recov_fdce_C_CLR)     -0.972    11.822    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[0]
  -------------------------------------------------------------------
                         required time                         11.822    
                         arrival time                         -10.282    
  -------------------------------------------------------------------
                         slack                                  1.540    

Slack (MET) :             1.609ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[1]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.392ns  (logic 0.478ns (8.865%)  route 4.914ns (91.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 12.463 - 8.000 ) 
    Source Clock Delay      (SCD):    4.818ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.657     4.818    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X28Y27         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.478     5.296 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=217, routed)         4.914    10.210    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y13         FDCE                                         f  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.551    12.463    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y13         FDCE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[1]/C
                         clock pessimism              0.364    12.827    
                         clock uncertainty           -0.035    12.791    
    ILOGIC_X0Y13         FDCE (Recov_fdce_C_CLR)     -0.972    11.819    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[1]
  -------------------------------------------------------------------
                         required time                         11.819    
                         arrival time                         -10.210    
  -------------------------------------------------------------------
                         slack                                  1.609    

Slack (MET) :             1.740ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[13]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.261ns  (logic 0.478ns (9.086%)  route 4.783ns (90.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 12.463 - 8.000 ) 
    Source Clock Delay      (SCD):    4.818ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.657     4.818    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X28Y27         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.478     5.296 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=217, routed)         4.783    10.079    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y14         FDCE                                         f  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.551    12.463    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y14         FDCE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[13]/C
                         clock pessimism              0.364    12.827    
                         clock uncertainty           -0.035    12.791    
    ILOGIC_X0Y14         FDCE (Recov_fdce_C_CLR)     -0.972    11.819    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[13]
  -------------------------------------------------------------------
                         required time                         11.819    
                         arrival time                         -10.079    
  -------------------------------------------------------------------
                         slack                                  1.740    

Slack (MET) :             1.752ns  (required time - arrival time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[11]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        5.248ns  (logic 0.478ns (9.108%)  route 4.770ns (90.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.462ns = ( 12.462 - 8.000 ) 
    Source Clock Delay      (SCD):    4.818ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           2.076     3.059    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.657     4.818    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X28Y27         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.478     5.296 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=217, routed)         4.770    10.066    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y15         FDCE                                         f  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     8.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           1.880    10.820    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         1.550    12.462    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y15         FDCE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[11]/C
                         clock pessimism              0.364    12.826    
                         clock uncertainty           -0.035    12.790    
    ILOGIC_X0Y15         FDCE (Recov_fdce_C_CLR)     -0.972    11.818    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[11]
  -------------------------------------------------------------------
                         required time                         11.818    
                         arrival time                         -10.066    
  -------------------------------------------------------------------
                         slack                                  1.752    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/adc_data_en_reg/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.148ns (18.731%)  route 0.642ns (81.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.553     1.608    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X28Y27         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.148     1.756 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=217, routed)         0.642     2.398    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    SLICE_X18Y23         FDCE                                         f  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/adc_data_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.816     1.962    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    SLICE_X18Y23         FDCE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/adc_data_en_reg/C
                         clock pessimism             -0.095     1.867    
    SLICE_X18Y23         FDCE (Remov_fdce_C_CLR)     -0.146     1.721    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/adc_data_en_reg
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             1.695ns  (arrival time - required time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[8]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.502ns  (logic 0.148ns (9.852%)  route 1.354ns (90.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.553     1.608    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X28Y27         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.148     1.756 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=217, routed)         1.354     3.110    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y43         FDCE                                         f  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.854     2.000    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y43         FDCE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[8]/C
                         clock pessimism             -0.324     1.676    
    ILOGIC_X0Y43         FDCE (Remov_fdce_C_CLR)     -0.261     1.415    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           3.110    
  -------------------------------------------------------------------
                         slack                                  1.695    

Slack (MET) :             1.776ns  (arrival time - required time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[7]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.583ns  (logic 0.148ns (9.348%)  route 1.435ns (90.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.553     1.608    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X28Y27         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.148     1.756 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=217, routed)         1.435     3.191    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y42         FDCE                                         f  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.854     2.000    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y42         FDCE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[7]/C
                         clock pessimism             -0.324     1.676    
    ILOGIC_X0Y42         FDCE (Remov_fdce_C_CLR)     -0.261     1.415    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           3.191    
  -------------------------------------------------------------------
                         slack                                  1.776    

Slack (MET) :             1.831ns  (arrival time - required time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[6]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.638ns  (logic 0.148ns (9.038%)  route 1.490ns (90.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.553     1.608    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X28Y27         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.148     1.756 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=217, routed)         1.490     3.246    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y41         FDCE                                         f  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.854     2.000    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y41         FDCE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[6]/C
                         clock pessimism             -0.324     1.676    
    ILOGIC_X0Y41         FDCE (Remov_fdce_C_CLR)     -0.261     1.415    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           3.246    
  -------------------------------------------------------------------
                         slack                                  1.831    

Slack (MET) :             1.836ns  (arrival time - required time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[9]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.643ns  (logic 0.148ns (9.008%)  route 1.495ns (90.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.553     1.608    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X28Y27         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.148     1.756 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=217, routed)         1.495     3.251    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y40         FDCE                                         f  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.854     2.000    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y40         FDCE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[9]/C
                         clock pessimism             -0.324     1.676    
    ILOGIC_X0Y40         FDCE (Remov_fdce_C_CLR)     -0.261     1.415    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           3.251    
  -------------------------------------------------------------------
                         slack                                  1.836    

Slack (MET) :             1.841ns  (arrival time - required time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[10]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.648ns  (logic 0.148ns (8.978%)  route 1.500ns (91.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.553     1.608    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X28Y27         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.148     1.756 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=217, routed)         1.500     3.257    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y39         FDCE                                         f  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.854     2.000    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y39         FDCE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[10]/C
                         clock pessimism             -0.324     1.676    
    ILOGIC_X0Y39         FDCE (Remov_fdce_C_CLR)     -0.261     1.415    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           3.257    
  -------------------------------------------------------------------
                         slack                                  1.841    

Slack (MET) :             1.845ns  (arrival time - required time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[4]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 0.148ns (8.948%)  route 1.506ns (91.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.553     1.608    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X28Y27         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.148     1.756 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=217, routed)         1.506     3.262    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y49         FDCE                                         f  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.856     2.002    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y49         FDCE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[4]/C
                         clock pessimism             -0.324     1.678    
    ILOGIC_X0Y49         FDCE (Remov_fdce_C_CLR)     -0.261     1.417    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_b_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           3.262    
  -------------------------------------------------------------------
                         slack                                  1.845    

Slack (MET) :             1.878ns  (arrival time - required time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[2]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.683ns  (logic 0.148ns (8.793%)  route 1.535ns (91.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.553     1.608    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X28Y27         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.148     1.756 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=217, routed)         1.535     3.291    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y36         FDCE                                         f  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.852     1.998    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y36         FDCE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[2]/C
                         clock pessimism             -0.324     1.674    
    ILOGIC_X0Y36         FDCE (Remov_fdce_C_CLR)     -0.261     1.413    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           3.291    
  -------------------------------------------------------------------
                         slack                                  1.878    

Slack (MET) :             1.884ns  (arrival time - required time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[0]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 0.148ns (8.764%)  route 1.541ns (91.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.553     1.608    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X28Y27         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.148     1.756 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=217, routed)         1.541     3.297    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y35         FDCE                                         f  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.852     1.998    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y35         FDCE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[0]/C
                         clock pessimism             -0.324     1.674    
    ILOGIC_X0Y35         FDCE (Remov_fdce_C_CLR)     -0.261     1.413    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           3.297    
  -------------------------------------------------------------------
                         slack                                  1.884    

Slack (MET) :             1.959ns  (arrival time - required time)
  Source:                 double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[4]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        1.764ns  (logic 0.148ns (8.392%)  route 1.616ns (91.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.627     1.029    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.553     1.608    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/CLK
    SLICE_X28Y27         FDRE                                         r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.148     1.756 f  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/stages[2].value_reg[2]/Q
                         net (fo=217, routed)         1.616     3.372    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/rst_o
    ILOGIC_X0Y34         FDCE                                         f  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  phys_interface_0_clk_p (IN)
                         net (fo=0)                   0.000     0.000    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_clk/O
                         net (fo=1, routed)           0.683     1.116    double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  double_dds_i/redpitaya_converters_0/U0/redpitaya_clk/i_adc_buf/O
                         net (fo=948, routed)         0.852     1.998    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/CLK
    ILOGIC_X0Y34         FDCE                                         r  double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[4]/C
                         clock pessimism             -0.324     1.674    
    ILOGIC_X0Y34         FDCE (Remov_fdce_C_CLR)     -0.261     1.413    double_dds_i/redpitaya_converters_0/U0/enable_adc.redpitaya_adc_capture_inst/data_a_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           3.372    
  -------------------------------------------------------------------
                         slack                                  1.959    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.721ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.472ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/adc2_offset/U0/wb_add_constReal_inst/offset_s_reg[25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.670ns  (logic 0.518ns (7.766%)  route 6.152ns (92.234%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.682     2.990    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X12Y47         FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.518     3.508 f  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1062, routed)        6.152     9.660    double_dds_i/adc2_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X18Y28         FDCE                                         f  double_dds_i/adc2_offset/U0/wb_add_constReal_inst/offset_s_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.488    10.680    double_dds_i/adc2_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X18Y28         FDCE                                         r  double_dds_i/adc2_offset/U0/wb_add_constReal_inst/offset_s_reg[25]/C
                         clock pessimism              0.230    10.911    
                         clock uncertainty           -0.125    10.786    
    SLICE_X18Y28         FDCE (Recov_fdce_C_CLR)     -0.405    10.381    double_dds_i/adc2_offset/U0/wb_add_constReal_inst/offset_s_reg[25]
  -------------------------------------------------------------------
                         required time                         10.381    
                         arrival time                          -9.660    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/adc2_offset/U0/wb_add_constReal_inst/offset_s_reg[57]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.670ns  (logic 0.518ns (7.766%)  route 6.152ns (92.234%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 10.681 - 8.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.682     2.990    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X12Y47         FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.518     3.508 f  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1062, routed)        6.152     9.660    double_dds_i/adc2_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X18Y28         FDCE                                         f  double_dds_i/adc2_offset/U0/wb_add_constReal_inst/offset_s_reg[57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.488    10.680    double_dds_i/adc2_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X18Y28         FDCE                                         r  double_dds_i/adc2_offset/U0/wb_add_constReal_inst/offset_s_reg[57]/C
                         clock pessimism              0.230    10.911    
                         clock uncertainty           -0.125    10.786    
    SLICE_X18Y28         FDCE (Recov_fdce_C_CLR)     -0.405    10.381    double_dds_i/adc2_offset/U0/wb_add_constReal_inst/offset_s_reg[57]
  -------------------------------------------------------------------
                         required time                         10.381    
                         arrival time                          -9.660    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.734ns  (required time - arrival time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds1_offset/U0/wb_add_constReal_inst/readdata_s_reg[21]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.655ns  (logic 0.518ns (7.784%)  route 6.137ns (92.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 10.679 - 8.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.682     2.990    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X12Y47         FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.518     3.508 f  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1062, routed)        6.137     9.645    double_dds_i/dds1_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X17Y27         FDCE                                         f  double_dds_i/dds1_offset/U0/wb_add_constReal_inst/readdata_s_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.486    10.678    double_dds_i/dds1_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X17Y27         FDCE                                         r  double_dds_i/dds1_offset/U0/wb_add_constReal_inst/readdata_s_reg[21]/C
                         clock pessimism              0.230    10.909    
                         clock uncertainty           -0.125    10.784    
    SLICE_X17Y27         FDCE (Recov_fdce_C_CLR)     -0.405    10.379    double_dds_i/dds1_offset/U0/wb_add_constReal_inst/readdata_s_reg[21]
  -------------------------------------------------------------------
                         required time                         10.379    
                         arrival time                          -9.645    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.734ns  (required time - arrival time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds1_offset/U0/wb_add_constReal_inst/readdata_s_reg[25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.655ns  (logic 0.518ns (7.784%)  route 6.137ns (92.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 10.679 - 8.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.682     2.990    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X12Y47         FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.518     3.508 f  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1062, routed)        6.137     9.645    double_dds_i/dds1_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X17Y27         FDCE                                         f  double_dds_i/dds1_offset/U0/wb_add_constReal_inst/readdata_s_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.486    10.678    double_dds_i/dds1_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X17Y27         FDCE                                         r  double_dds_i/dds1_offset/U0/wb_add_constReal_inst/readdata_s_reg[25]/C
                         clock pessimism              0.230    10.909    
                         clock uncertainty           -0.125    10.784    
    SLICE_X17Y27         FDCE (Recov_fdce_C_CLR)     -0.405    10.379    double_dds_i/dds1_offset/U0/wb_add_constReal_inst/readdata_s_reg[25]
  -------------------------------------------------------------------
                         required time                         10.379    
                         arrival time                          -9.645    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds1_offset/U0/wb_add_constReal_inst/offset_s_reg[57]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.655ns  (logic 0.518ns (7.784%)  route 6.137ns (92.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 10.679 - 8.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.682     2.990    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X12Y47         FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.518     3.508 f  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1062, routed)        6.137     9.645    double_dds_i/dds1_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X16Y27         FDCE                                         f  double_dds_i/dds1_offset/U0/wb_add_constReal_inst/offset_s_reg[57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.486    10.678    double_dds_i/dds1_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X16Y27         FDCE                                         r  double_dds_i/dds1_offset/U0/wb_add_constReal_inst/offset_s_reg[57]/C
                         clock pessimism              0.230    10.909    
                         clock uncertainty           -0.125    10.784    
    SLICE_X16Y27         FDCE (Recov_fdce_C_CLR)     -0.361    10.423    double_dds_i/dds1_offset/U0/wb_add_constReal_inst/offset_s_reg[57]
  -------------------------------------------------------------------
                         required time                         10.423    
                         arrival time                          -9.645    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.820ns  (required time - arrival time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds1_offset/U0/wb_add_constReal_inst/offset_s_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.655ns  (logic 0.518ns (7.784%)  route 6.137ns (92.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 10.679 - 8.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.682     2.990    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X12Y47         FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.518     3.508 f  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1062, routed)        6.137     9.645    double_dds_i/dds1_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X16Y27         FDCE                                         f  double_dds_i/dds1_offset/U0/wb_add_constReal_inst/offset_s_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.486    10.678    double_dds_i/dds1_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X16Y27         FDCE                                         r  double_dds_i/dds1_offset/U0/wb_add_constReal_inst/offset_s_reg[18]/C
                         clock pessimism              0.230    10.909    
                         clock uncertainty           -0.125    10.784    
    SLICE_X16Y27         FDCE (Recov_fdce_C_CLR)     -0.319    10.465    double_dds_i/dds1_offset/U0/wb_add_constReal_inst/offset_s_reg[18]
  -------------------------------------------------------------------
                         required time                         10.465    
                         arrival time                          -9.645    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.820ns  (required time - arrival time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds1_offset/U0/wb_add_constReal_inst/offset_s_reg[21]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.655ns  (logic 0.518ns (7.784%)  route 6.137ns (92.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 10.679 - 8.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.682     2.990    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X12Y47         FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.518     3.508 f  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1062, routed)        6.137     9.645    double_dds_i/dds1_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X16Y27         FDCE                                         f  double_dds_i/dds1_offset/U0/wb_add_constReal_inst/offset_s_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.486    10.678    double_dds_i/dds1_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X16Y27         FDCE                                         r  double_dds_i/dds1_offset/U0/wb_add_constReal_inst/offset_s_reg[21]/C
                         clock pessimism              0.230    10.909    
                         clock uncertainty           -0.125    10.784    
    SLICE_X16Y27         FDCE (Recov_fdce_C_CLR)     -0.319    10.465    double_dds_i/dds1_offset/U0/wb_add_constReal_inst/offset_s_reg[21]
  -------------------------------------------------------------------
                         required time                         10.465    
                         arrival time                          -9.645    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.820ns  (required time - arrival time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds1_offset/U0/wb_add_constReal_inst/offset_s_reg[25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.655ns  (logic 0.518ns (7.784%)  route 6.137ns (92.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 10.679 - 8.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.682     2.990    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X12Y47         FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.518     3.508 f  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1062, routed)        6.137     9.645    double_dds_i/dds1_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X16Y27         FDCE                                         f  double_dds_i/dds1_offset/U0/wb_add_constReal_inst/offset_s_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.486    10.678    double_dds_i/dds1_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X16Y27         FDCE                                         r  double_dds_i/dds1_offset/U0/wb_add_constReal_inst/offset_s_reg[25]/C
                         clock pessimism              0.230    10.909    
                         clock uncertainty           -0.125    10.784    
    SLICE_X16Y27         FDCE (Recov_fdce_C_CLR)     -0.319    10.465    double_dds_i/dds1_offset/U0/wb_add_constReal_inst/offset_s_reg[25]
  -------------------------------------------------------------------
                         required time                         10.465    
                         arrival time                          -9.645    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.820ns  (required time - arrival time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds1_offset/U0/wb_add_constReal_inst/offset_s_reg[53]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.655ns  (logic 0.518ns (7.784%)  route 6.137ns (92.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 10.679 - 8.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.682     2.990    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X12Y47         FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.518     3.508 f  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1062, routed)        6.137     9.645    double_dds_i/dds1_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X16Y27         FDCE                                         f  double_dds_i/dds1_offset/U0/wb_add_constReal_inst/offset_s_reg[53]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.486    10.678    double_dds_i/dds1_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X16Y27         FDCE                                         r  double_dds_i/dds1_offset/U0/wb_add_constReal_inst/offset_s_reg[53]/C
                         clock pessimism              0.230    10.909    
                         clock uncertainty           -0.125    10.784    
    SLICE_X16Y27         FDCE (Recov_fdce_C_CLR)     -0.319    10.465    double_dds_i/dds1_offset/U0/wb_add_constReal_inst/offset_s_reg[53]
  -------------------------------------------------------------------
                         required time                         10.465    
                         arrival time                          -9.645    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/adc2_offset/U0/wb_add_constReal_inst/offset_l_s_reg[25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.549ns  (logic 0.518ns (7.910%)  route 6.031ns (92.090%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 10.679 - 8.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.682     2.990    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X12Y47         FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.518     3.508 f  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1062, routed)        6.031     9.539    double_dds_i/adc2_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X18Y27         FDCE                                         f  double_dds_i/adc2_offset/U0/wb_add_constReal_inst/offset_l_s_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        1.486    10.678    double_dds_i/adc2_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X18Y27         FDCE                                         r  double_dds_i/adc2_offset/U0/wb_add_constReal_inst/offset_l_s_reg[25]/C
                         clock pessimism              0.230    10.909    
                         clock uncertainty           -0.125    10.784    
    SLICE_X18Y27         FDCE (Recov_fdce_C_CLR)     -0.405    10.379    double_dds_i/adc2_offset/U0/wb_add_constReal_inst/offset_l_s_reg[25]
  -------------------------------------------------------------------
                         required time                         10.379    
                         arrival time                          -9.539    
  -------------------------------------------------------------------
                         slack                                  0.840    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/adc2_offset/U0/wb_add_constReal_inst/offset_l_s_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.149%)  route 0.255ns (60.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.567     0.908    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X12Y47         FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.164     1.072 f  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1062, routed)        0.255     1.326    double_dds_i/adc2_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X10Y40         FDCE                                         f  double_dds_i/adc2_offset/U0/wb_add_constReal_inst/offset_l_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.833     1.203    double_dds_i/adc2_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X10Y40         FDCE                                         r  double_dds_i/adc2_offset/U0/wb_add_constReal_inst/offset_l_s_reg[1]/C
                         clock pessimism             -0.281     0.922    
    SLICE_X10Y40         FDCE (Remov_fdce_C_CLR)     -0.067     0.855    double_dds_i/adc2_offset/U0/wb_add_constReal_inst/offset_l_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/adc2_offset/U0/wb_add_constReal_inst/offset_l_s_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.149%)  route 0.255ns (60.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.567     0.908    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X12Y47         FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.164     1.072 f  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1062, routed)        0.255     1.326    double_dds_i/adc2_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X10Y40         FDCE                                         f  double_dds_i/adc2_offset/U0/wb_add_constReal_inst/offset_l_s_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.833     1.203    double_dds_i/adc2_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X10Y40         FDCE                                         r  double_dds_i/adc2_offset/U0/wb_add_constReal_inst/offset_l_s_reg[2]/C
                         clock pessimism             -0.281     0.922    
    SLICE_X10Y40         FDCE (Remov_fdce_C_CLR)     -0.067     0.855    double_dds_i/adc2_offset/U0/wb_add_constReal_inst/offset_l_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[28]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.164ns (28.977%)  route 0.402ns (71.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.567     0.908    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X12Y47         FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.164     1.072 f  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1062, routed)        0.402     1.473    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X6Y35          FDCE                                         f  double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.829     1.199    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X6Y35          FDCE                                         r  double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[28]/C
                         clock pessimism             -0.262     0.937    
    SLICE_X6Y35          FDCE (Remov_fdce_C_CLR)     -0.067     0.870    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[30]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.164ns (28.977%)  route 0.402ns (71.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.567     0.908    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X12Y47         FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.164     1.072 f  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1062, routed)        0.402     1.473    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X6Y35          FDCE                                         f  double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.829     1.199    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X6Y35          FDCE                                         r  double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[30]/C
                         clock pessimism             -0.262     0.937    
    SLICE_X6Y35          FDCE (Remov_fdce_C_CLR)     -0.067     0.870    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[31]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.164ns (28.977%)  route 0.402ns (71.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.567     0.908    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X12Y47         FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.164     1.072 f  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1062, routed)        0.402     1.473    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X6Y35          FDCE                                         f  double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.829     1.199    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X6Y35          FDCE                                         r  double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[31]/C
                         clock pessimism             -0.262     0.937    
    SLICE_X6Y35          FDCE (Remov_fdce_C_CLR)     -0.067     0.870    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[60]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.164ns (28.977%)  route 0.402ns (71.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.567     0.908    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X12Y47         FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.164     1.072 f  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1062, routed)        0.402     1.473    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X6Y35          FDCE                                         f  double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[60]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.829     1.199    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X6Y35          FDCE                                         r  double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[60]/C
                         clock pessimism             -0.262     0.937    
    SLICE_X6Y35          FDCE (Remov_fdce_C_CLR)     -0.067     0.870    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[60]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[62]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.164ns (28.977%)  route 0.402ns (71.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.567     0.908    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X12Y47         FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.164     1.072 f  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1062, routed)        0.402     1.473    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X6Y35          FDCE                                         f  double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[62]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.829     1.199    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X6Y35          FDCE                                         r  double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[62]/C
                         clock pessimism             -0.262     0.937    
    SLICE_X6Y35          FDCE (Remov_fdce_C_CLR)     -0.067     0.870    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[62]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[63]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.164ns (28.977%)  route 0.402ns (71.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.567     0.908    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X12Y47         FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.164     1.072 f  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1062, routed)        0.402     1.473    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X6Y35          FDCE                                         f  double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[63]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.829     1.199    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X6Y35          FDCE                                         r  double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[63]/C
                         clock pessimism             -0.262     0.937    
    SLICE_X6Y35          FDCE (Remov_fdce_C_CLR)     -0.067     0.870    double_dds_i/dds2_offset/U0/wb_add_constReal_inst/offset_s_reg[63]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds1_offset/U0/wb_add_constReal_inst/readdata_s_reg[28]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.164ns (28.977%)  route 0.402ns (71.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.567     0.908    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X12Y47         FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.164     1.072 f  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1062, routed)        0.402     1.473    double_dds_i/dds1_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X7Y35          FDCE                                         f  double_dds_i/dds1_offset/U0/wb_add_constReal_inst/readdata_s_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.829     1.199    double_dds_i/dds1_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X7Y35          FDCE                                         r  double_dds_i/dds1_offset/U0/wb_add_constReal_inst/readdata_s_reg[28]/C
                         clock pessimism             -0.262     0.937    
    SLICE_X7Y35          FDCE (Remov_fdce_C_CLR)     -0.092     0.845    double_dds_i/dds1_offset/U0/wb_add_constReal_inst/readdata_s_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            double_dds_i/dds1_offset/U0/wb_add_constReal_inst/readdata_s_reg[29]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.164ns (28.977%)  route 0.402ns (71.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.567     0.908    double_dds_i/ps7_rst/U0/slowest_sync_clk
    SLICE_X12Y47         FDRE                                         r  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.164     1.072 f  double_dds_i/ps7_rst/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=1062, routed)        0.402     1.473    double_dds_i/dds1_offset/U0/wb_add_constReal_inst/s00_axi_reset
    SLICE_X7Y35          FDCE                                         f  double_dds_i/dds1_offset/U0/wb_add_constReal_inst/readdata_s_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  double_dds_i/ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    double_dds_i/ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  double_dds_i/ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1985, routed)        0.829     1.199    double_dds_i/dds1_offset/U0/wb_add_constReal_inst/s00_axi_aclk
    SLICE_X7Y35          FDCE                                         r  double_dds_i/dds1_offset/U0/wb_add_constReal_inst/readdata_s_reg[29]/C
                         clock pessimism             -0.262     0.937    
    SLICE_X7Y35          FDCE (Remov_fdce_C_CLR)     -0.092     0.845    double_dds_i/dds1_offset/U0/wb_add_constReal_inst/readdata_s_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.629    





