
/**
 * @brief Module header for Port peripheral
 *
 * Automatically generated from regdump.py script and Infineon iLLD
 * iLLD_1_0_1_15_0__TC33A source code
 */
#pragma once

#include "BusClient.hpp"
#include "Types.hpp"

namespace Tricore {

class Port : public BusClient {

public:

    Port();

    void read(byte *buffer_out, u32 address, usize length) override;

    void write(const byte *buffer_in, u32 address, usize length) override;

private:

    u32 m_p00_out;
    u32 m_p00_omr;
    u32 m_p00_id;
    u32 m_p00_iocr0;
    u32 m_p00_iocr4;
    u32 m_p00_iocr8;
    u32 m_p00_iocr12;
    u32 m_p00_in;
    u32 m_p00_pdr0;
    u32 m_p00_pdr1;
    u32 m_p00_esr;
    u32 m_p00_pdisc;
    u32 m_p00_pcsr;
    u32 m_p00_omsr0;
    u32 m_p00_omsr4;
    u32 m_p00_omsr8;
    u32 m_p00_omsr12;
    u32 m_p00_omcr0;
    u32 m_p00_omcr4;
    u32 m_p00_omcr8;
    u32 m_p00_omcr12;
    u32 m_p00_omsr;
    u32 m_p00_omcr;
    u32 m_p00_accen1;
    u32 m_p00_accen0;
    u32 m_p02_out;
    u32 m_p02_omr;
    u32 m_p02_id;
    u32 m_p02_iocr0;
    u32 m_p02_iocr4;
    u32 m_p02_iocr8;
    u32 m_p02_in;
    u32 m_p02_pdr0;
    u32 m_p02_pdr1;
    u32 m_p02_esr;
    u32 m_p02_pdisc;
    u32 m_p02_pcsr;
    u32 m_p02_omsr0;
    u32 m_p02_omsr4;
    u32 m_p02_omsr8;
    u32 m_p02_omcr0;
    u32 m_p02_omcr4;
    u32 m_p02_omcr8;
    u32 m_p02_omsr;
    u32 m_p02_omcr;
    u32 m_p02_accen1;
    u32 m_p02_accen0;
    u32 m_p10_out;
    u32 m_p10_omr;
    u32 m_p10_id;
    u32 m_p10_iocr0;
    u32 m_p10_iocr4;
    u32 m_p10_iocr8;
    u32 m_p10_in;
    u32 m_p10_pdr0;
    u32 m_p10_pdr1;
    u32 m_p10_esr;
    u32 m_p10_pdisc;
    u32 m_p10_pcsr;
    u32 m_p10_omsr0;
    u32 m_p10_omsr4;
    u32 m_p10_omsr8;
    u32 m_p10_omcr0;
    u32 m_p10_omcr4;
    u32 m_p10_omcr8;
    u32 m_p10_omsr;
    u32 m_p10_omcr;
    u32 m_p10_accen1;
    u32 m_p10_accen0;
    u32 m_p11_out;
    u32 m_p11_omr;
    u32 m_p11_id;
    u32 m_p11_iocr0;
    u32 m_p11_iocr4;
    u32 m_p11_iocr8;
    u32 m_p11_iocr12;
    u32 m_p11_in;
    u32 m_p11_pdr0;
    u32 m_p11_pdr1;
    u32 m_p11_esr;
    u32 m_p11_pdisc;
    u32 m_p11_pcsr;
    u32 m_p11_omsr0;
    u32 m_p11_omsr4;
    u32 m_p11_omsr8;
    u32 m_p11_omsr12;
    u32 m_p11_omcr0;
    u32 m_p11_omcr4;
    u32 m_p11_omcr8;
    u32 m_p11_omcr12;
    u32 m_p11_omsr;
    u32 m_p11_omcr;
    u32 m_p11_accen1;
    u32 m_p11_accen0;
    u32 m_p13_out;
    u32 m_p13_omr;
    u32 m_p13_id;
    u32 m_p13_iocr0;
    u32 m_p13_in;
    u32 m_p13_pdr0;
    u32 m_p13_esr;
    u32 m_p13_pdisc;
    u32 m_p13_pcsr;
    u32 m_p13_omsr0;
    u32 m_p13_omcr0;
    u32 m_p13_omsr;
    u32 m_p13_omcr;
    u32 m_p13_accen1;
    u32 m_p13_accen0;
    u32 m_p14_out;
    u32 m_p14_omr;
    u32 m_p14_id;
    u32 m_p14_iocr0;
    u32 m_p14_iocr4;
    u32 m_p14_iocr8;
    u32 m_p14_in;
    u32 m_p14_pdr0;
    u32 m_p14_pdr1;
    u32 m_p14_esr;
    u32 m_p14_pdisc;
    u32 m_p14_pcsr;
    u32 m_p14_omsr0;
    u32 m_p14_omsr4;
    u32 m_p14_omsr8;
    u32 m_p14_omcr0;
    u32 m_p14_omcr4;
    u32 m_p14_omcr8;
    u32 m_p14_omsr;
    u32 m_p14_omcr;
    u32 m_p14_accen1;
    u32 m_p14_accen0;
    u32 m_p15_out;
    u32 m_p15_omr;
    u32 m_p15_id;
    u32 m_p15_iocr0;
    u32 m_p15_iocr4;
    u32 m_p15_iocr8;
    u32 m_p15_in;
    u32 m_p15_pdr0;
    u32 m_p15_pdr1;
    u32 m_p15_esr;
    u32 m_p15_pdisc;
    u32 m_p15_pcsr;
    u32 m_p15_omsr0;
    u32 m_p15_omsr4;
    u32 m_p15_omsr8;
    u32 m_p15_omcr0;
    u32 m_p15_omcr4;
    u32 m_p15_omcr8;
    u32 m_p15_omsr;
    u32 m_p15_omcr;
    u32 m_p15_accen1;
    u32 m_p15_accen0;
    u32 m_p20_out;
    u32 m_p20_omr;
    u32 m_p20_id;
    u32 m_p20_iocr0;
    u32 m_p20_iocr4;
    u32 m_p20_iocr8;
    u32 m_p20_iocr12;
    u32 m_p20_in;
    u32 m_p20_pdr0;
    u32 m_p20_pdr1;
    u32 m_p20_esr;
    u32 m_p20_pdisc;
    u32 m_p20_pcsr;
    u32 m_p20_omsr0;
    u32 m_p20_omsr4;
    u32 m_p20_omsr8;
    u32 m_p20_omsr12;
    u32 m_p20_omcr0;
    u32 m_p20_omcr4;
    u32 m_p20_omcr8;
    u32 m_p20_omcr12;
    u32 m_p20_omsr;
    u32 m_p20_omcr;
    u32 m_p20_accen1;
    u32 m_p20_accen0;
    u32 m_p21_out;
    u32 m_p21_omr;
    u32 m_p21_id;
    u32 m_p21_iocr0;
    u32 m_p21_iocr4;
    u32 m_p21_in;
    u32 m_p21_pdr0;
    u32 m_p21_esr;
    u32 m_p21_pdisc;
    u32 m_p21_pcsr;
    u32 m_p21_omsr0;
    u32 m_p21_omsr4;
    u32 m_p21_omcr0;
    u32 m_p21_omcr4;
    u32 m_p21_omsr;
    u32 m_p21_omcr;
    u32 m_p21_accen1;
    u32 m_p21_accen0;
    u32 m_p22_out;
    u32 m_p22_omr;
    u32 m_p22_id;
    u32 m_p22_iocr0;
    u32 m_p22_iocr4;
    u32 m_p22_in;
    u32 m_p22_pdr0;
    u32 m_p22_esr;
    u32 m_p22_pdisc;
    u32 m_p22_pcsr;
    u32 m_p22_omsr0;
    u32 m_p22_omsr4;
    u32 m_p22_omcr0;
    u32 m_p22_omcr4;
    u32 m_p22_omsr;
    u32 m_p22_omcr;
    u32 m_p22_accen1;
    u32 m_p22_accen0;
    u32 m_p23_out;
    u32 m_p23_omr;
    u32 m_p23_id;
    u32 m_p23_iocr0;
    u32 m_p23_iocr4;
    u32 m_p23_in;
    u32 m_p23_pdr0;
    u32 m_p23_esr;
    u32 m_p23_pdisc;
    u32 m_p23_pcsr;
    u32 m_p23_omsr0;
    u32 m_p23_omsr4;
    u32 m_p23_omcr0;
    u32 m_p23_omcr4;
    u32 m_p23_omsr;
    u32 m_p23_omcr;
    u32 m_p23_accen1;
    u32 m_p23_accen0;
    u32 m_p32_out;
    u32 m_p32_omr;
    u32 m_p32_id;
    u32 m_p32_iocr0;
    u32 m_p32_iocr4;
    u32 m_p32_in;
    u32 m_p32_pdr0;
    u32 m_p32_esr;
    u32 m_p32_pdisc;
    u32 m_p32_pcsr;
    u32 m_p32_omsr0;
    u32 m_p32_omsr4;
    u32 m_p32_omcr0;
    u32 m_p32_omcr4;
    u32 m_p32_omsr;
    u32 m_p32_omcr;
    u32 m_p32_accen1;
    u32 m_p32_accen0;
    u32 m_p33_out;
    u32 m_p33_omr;
    u32 m_p33_id;
    u32 m_p33_iocr0;
    u32 m_p33_iocr4;
    u32 m_p33_iocr8;
    u32 m_p33_iocr12;
    u32 m_p33_in;
    u32 m_p33_pdr0;
    u32 m_p33_pdr1;
    u32 m_p33_esr;
    u32 m_p33_pdisc;
    u32 m_p33_pcsr;
    u32 m_p33_omsr0;
    u32 m_p33_omsr4;
    u32 m_p33_omsr8;
    u32 m_p33_omsr12;
    u32 m_p33_omcr0;
    u32 m_p33_omcr4;
    u32 m_p33_omcr8;
    u32 m_p33_omcr12;
    u32 m_p33_omsr;
    u32 m_p33_omcr;
    u32 m_p33_accen1;
    u32 m_p33_accen0;
    u32 m_p34_out;
    u32 m_p34_omr;
    u32 m_p34_id;
    u32 m_p34_iocr0;
    u32 m_p34_in;
    u32 m_p34_pdr0;
    u32 m_p34_esr;
    u32 m_p34_pdisc;
    u32 m_p34_pcsr;
    u32 m_p34_omsr0;
    u32 m_p34_omcr0;
    u32 m_p34_omsr;
    u32 m_p34_omcr;
    u32 m_p34_accen1;
    u32 m_p34_accen0;
    u32 m_p40_out;
    u32 m_p40_omr;
    u32 m_p40_id;
    u32 m_p40_iocr0;
    u32 m_p40_iocr4;
    u32 m_p40_iocr8;
    u32 m_p40_in;
    u32 m_p40_pdr0;
    u32 m_p40_pdr1;
    u32 m_p40_esr;
    u32 m_p40_pdisc;
    u32 m_p40_pcsr;
    u32 m_p40_omsr0;
    u32 m_p40_omsr4;
    u32 m_p40_omsr8;
    u32 m_p40_omcr0;
    u32 m_p40_omcr4;
    u32 m_p40_omcr8;
    u32 m_p40_omsr;
    u32 m_p40_omcr;
    u32 m_p40_accen1;
    u32 m_p40_accen0;

};

} // namespace Tricore
