Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
| Date              : Wed Mar 12 05:16:59 2025
| Host              : uftrig01 running 64-bit Ubuntu 18.04.6 LTS
| Command           : report_clock_utilization -file apex_control_mgt_top_clock_utilization_routed.rpt
| Design            : apex_control_mgt_top
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Temperature Grade : C
| Design State      : Routed
-------------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions : Clock Primitives
6. Clock Regions : Load Primitives
7. Clock Regions : Global Clock Summary
8. Clock Regions : Routing Resource Utilization
9. Device Cell Placement Summary for Global Clock g0
10. Device Cell Placement Summary for Global Clock g1
11. Device Cell Placement Summary for Global Clock g2
12. Device Cell Placement Summary for Global Clock g3
13. Device Cell Placement Summary for Global Clock g4
14. Device Cell Placement Summary for Global Clock g5
15. Device Cell Placement Summary for Global Clock g6
16. Device Cell Placement Summary for Global Clock g7
17. Device Cell Placement Summary for Global Clock g8
18. Device Cell Placement Summary for Global Clock g9
19. Device Cell Placement Summary for Global Clock g10
20. Device Cell Placement Summary for Global Clock g11
21. Device Cell Placement Summary for Global Clock g12
22. Device Cell Placement Summary for Global Clock g13
23. Device Cell Placement Summary for Global Clock g14
24. Device Cell Placement Summary for Global Clock g15
25. Device Cell Placement Summary for Global Clock g16
26. Device Cell Placement Summary for Global Clock g17
27. Device Cell Placement Summary for Global Clock g18
28. Clock Region Cell Placement per Global Clock: Region X0Y0
29. Clock Region Cell Placement per Global Clock: Region X1Y0
30. Clock Region Cell Placement per Global Clock: Region X2Y0
31. Clock Region Cell Placement per Global Clock: Region X0Y1
32. Clock Region Cell Placement per Global Clock: Region X1Y1
33. Clock Region Cell Placement per Global Clock: Region X2Y1
34. Clock Region Cell Placement per Global Clock: Region X0Y2
35. Clock Region Cell Placement per Global Clock: Region X1Y2
36. Clock Region Cell Placement per Global Clock: Region X2Y2
37. Clock Region Cell Placement per Global Clock: Region X0Y3
38. Clock Region Cell Placement per Global Clock: Region X1Y3
39. Clock Region Cell Placement per Global Clock: Region X2Y3

1. Clock Primitive Utilization
------------------------------

+------------+------+-----------+-----+--------------+--------+
| Type       | Used | Available | LOC | Clock Region | Pblock |
+------------+------+-----------+-----+--------------+--------+
| BUFGCE     |    9 |       112 |   0 |            0 |      0 |
| BUFGCE_DIV |    0 |        16 |   0 |            0 |      0 |
| BUFGCTRL   |    0 |        32 |   0 |            0 |      0 |
| BUFG_GT    |    7 |        96 |   0 |            0 |      0 |
| BUFG_PS    |    3 |        96 |   0 |            0 |      0 |
| MMCM       |    1 |         4 |   0 |            0 |      0 |
| PLL        |    0 |         8 |   0 |            0 |      0 |
+------------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site          | Clock Region | Root | Clock Delay Group | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                                                                                                                                                                                                                                                                                   | Driver Pin                                                                                                                                                                                                                                                                              | Net                                                                                                                                                                                                                                                                      |
+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | src0      | BUFG_PS/O       | None       | BUFG_PS_X0Y89 | X0Y3         | X1Y1 |                   |                11 |       32824 |               0 |       10.000 | clk_pl_0                                                                                                                                                                                                                                                                                | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O                                                                                                                                                                                                               | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                        |
| g1        | src1      | BUFGCE/O        | None       | BUFGCE_X0Y7   | X1Y0         | X1Y1 |                   |                11 |       27760 |               0 |        3.333 | clk_out1_design_1_clk_wiz_0_0                                                                                                                                                                                                                                                           | bdw/design_1_i/clk_wiz_0/inst/clkout1_buf/O                                                                                                                                                                                                                                             | bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                   |
| g2        | src2      | BUFG_PS/O       | None       | BUFG_PS_X0Y74 | X0Y3         | X1Y1 |                   |                 9 |       12771 |               1 |        5.000 | clk_pl_1                                                                                                                                                                                                                                                                                | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O                                                                                                                                                                                                               | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                        |
| g3        | src3      | BUFG_GT/O       | None       | BUFG_GT_X0Y32 | X2Y1         | X1Y1 |                   |                 5 |        8560 |               0 |        6.400 | xxv_ethernet_0_rx_clk_out_0                                                                                                                                                                                                                                                             | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O                                                                                                                                                                      | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                          |
| g4        | src3      | BUFG_GT/O       | None       | BUFG_GT_X0Y30 | X2Y1         | X1Y1 |                   |                 1 |           1 |               0 |        3.200 | rxoutclk_out[0]                                                                                                                                                                                                                                                                         | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O                                                                                                                                                                       | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rxusrclk_in[0]                                                                                                                                                                                         |
| g5        | src4      | BUFG_GT/O       | None       | BUFG_GT_X0Y47 | X2Y1         | X1Y1 |                   |                 6 |        6969 |               0 |        6.400 | xxv_ethernet_0_tx_clk_out_0                                                                                                                                                                                                                                                             | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O                                                                                                                                                                      | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                 |
| g6        | src4      | BUFG_GT/O       | None       | BUFG_GT_X0Y39 | X2Y1         | X1Y1 |                   |                 1 |           1 |               0 |        3.200 | txoutclk_out[0]                                                                                                                                                                                                                                                                         | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O                                                                                                                                                                       | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txusrclk_in[0]                                                                                                                                                                                         |
| g7        | src5      | BUFG_PS/O       | None       | BUFG_PS_X0Y76 | X0Y3         | X1Y1 |                   |                10 |        3788 |               0 |        8.000 | clk_pl_2                                                                                                                                                                                                                                                                                | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O                                                                                                                                                                                                               | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                        |
| g8        | src6      | BUFG_GT/O       | None       | BUFG_GT_X0Y46 | X2Y1         | X1Y1 |                   |                 6 |        3341 |               0 |        5.120 | txoutclk0                                                                                                                                                                                                                                                                               | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O                                                              | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                               |
| g9        | src6      | BUFG_GT/O       | None       | BUFG_GT_X0Y24 | X2Y1         | X2Y1 |                   |                 1 |          31 |               0 |        5.120 | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/txoutclkmon |
| g10       | src7      | BUFGCE/O        | None       | BUFGCE_X0Y49  | X1Y2         | X1Y2 |                   |                 4 |         537 |               1 |       80.000 | bdw/design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                            | bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O                                                                                                                                                                                                          | bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                                                                                                                                                                                     |
| g11       | src8      | BUFG_GT/O       | None       | BUFG_GT_X0Y36 | X2Y1         | X2Y1 |                   |                 1 |          31 |               0 |        5.120 | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/txoutclkmon |
| g12       | src9      | BUFGCE/O        | None       | BUFGCE_X0Y92  | X1Y3         | X1Y3 | n/a               |                 3 |           0 |            1265 |          n/a | n/a                                                                                                                                                                                                                                                                                     | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_i_1_bufg_place/O                                                                                                                                                                | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                |
| g13       | src10     | BUFGCE/O        | None       | BUFGCE_X0Y20  | X1Y0         | X1Y0 | n/a               |                 5 |           0 |            1510 |          n/a | n/a                                                                                                                                                                                                                                                                                     | bdw/design_1_i/cpu/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O                                                                                                                                                                                                 | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                             |
| g14       | src11     | BUFGCE/O        | None       | BUFGCE_X0Y34  | X1Y1         | X1Y1 | n/a               |                 6 |           0 |            1042 |          n/a | n/a                                                                                                                                                                                                                                                                                     | bdw/design_1_i/cpu/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O                                                                                                                                                                                                 | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                             |
| g15       | src12     | BUFGCE/O        | None       | BUFGCE_X0Y86  | X1Y3         | X1Y3 | n/a               |                 3 |           0 |            8641 |          n/a | n/a                                                                                                                                                                                                                                                                                     | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sg_user_cache[19]_i_2_bufg_place/O                                                                                                                                                                         | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                       |
| g16       | src13     | BUFGCE/O        | None       | BUFGCE_X0Y9   | X1Y0         | X1Y0 | n/a               |                 2 |           0 |            1080 |          n/a | n/a                                                                                                                                                                                                                                                                                     | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O                                                                                          | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out                                                                                            |
| g17       | src14     | BUFGCE/O        | None       | BUFGCE_X0Y14  | X1Y0         | X1Y0 | n/a               |                 3 |           0 |            1680 |          n/a | n/a                                                                                                                                                                                                                                                                                     | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_cycle_accumulator/pass_statshold_value_reg_bufg_place/O                                                                                        | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_cycle_accumulator/E[0]                                                                                                          |
| g18       | src15     | BUFGCE/O        | None       | BUFGCE_X0Y3   | X1Y0         | X1Y0 | n/a               |                 1 |           0 |            1152 |          n/a | n/a                                                                                                                                                                                                                                                                                     | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_frame_error_accumulator/pass_statshold_value_reg_bufg_place/O                                                                               | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_frame_error_accumulator/E[0]                                                                                                 |
+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads


3. Global Clock Source Details
------------------------------

+-----------+-----------+------------------------+--------------------+--------------------+--------------+-------------+-----------------+---------------------+------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Id | Global Id | Driver Type/Pin        | Constraint         | Site               | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock                                                                 | Driver Pin                                                                                                                                                                                                                                                                                                                          | Net                                                                                                                                                                                                                                                                    |
+-----------+-----------+------------------------+--------------------+--------------------+--------------+-------------+-----------------+---------------------+------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| src0      | g0        | PS8/PLCLK[0]           | None               | PS8_X0Y0           | X0Y1         |           1 |               0 |              10.000 | clk_pl_0                                                                     | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]                                                                                                                                                                                                         |
| src1      | g1        | MMCME4_ADV/CLKOUT0     | None               | MMCM_X0Y0          | X1Y0         |           1 |               0 |               3.333 | clk_out1_design_1_clk_wiz_0_0                                                | bdw/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0                                                                                                                                                                                                                                                                               | bdw/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0                                                                                                                                                                                                            |
| src2      | g2        | PS8/PLCLK[1]           | None               | PS8_X0Y0           | X0Y1         |           1 |               0 |               5.000 | clk_pl_1                                                                     | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]                                                                                                                                                                                                         |
| src3      | g3        | GTHE4_CHANNEL/RXOUTCLK | GTHE4_CHANNEL_X0Y5 | GTHE4_CHANNEL_X0Y5 | X2Y1         |           3 |               0 |               3.200 | rxoutclk_out[0]                                                              | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclk_out[0] |
| src3      | g4        | GTHE4_CHANNEL/RXOUTCLK | GTHE4_CHANNEL_X0Y5 | GTHE4_CHANNEL_X0Y5 | X2Y1         |           3 |               0 |               3.200 | rxoutclk_out[0]                                                              | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclk_out[0] |
| src4      | g5        | GTHE4_CHANNEL/TXOUTCLK | GTHE4_CHANNEL_X0Y5 | GTHE4_CHANNEL_X0Y5 | X2Y1         |           3 |               0 |               3.200 | txoutclk_out[0]                                                              | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[0] |
| src4      | g6        | GTHE4_CHANNEL/TXOUTCLK | GTHE4_CHANNEL_X0Y5 | GTHE4_CHANNEL_X0Y5 | X2Y1         |           3 |               0 |               3.200 | txoutclk_out[0]                                                              | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[0] |
| src5      | g7        | PS8/PLCLK[2]           | None               | PS8_X0Y0           | X0Y1         |           1 |               0 |               8.000 | clk_pl_2                                                                     | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]                                                                                                                                                                                                         |
| src6      | g8        | GTHE4_CHANNEL/TXOUTCLK | GTHE4_CHANNEL_X0Y4 | GTHE4_CHANNEL_X0Y4 | X2Y1         |           3 |               0 |               5.120 | txoutclk0                                                                    | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK                                                                | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_TXOUTCLK[0]                                                      |
| src6      | g9        | GTHE4_CHANNEL/TXOUTCLK | GTHE4_CHANNEL_X0Y4 | GTHE4_CHANNEL_X0Y4 | X2Y1         |           3 |               0 |               5.120 | txoutclk0                                                                    | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK                                                                | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_TXOUTCLK[0]                                                      |
| src7      | g10       | FDRE/Q                 | None               | SLICE_X28Y82       | X1Y1         |           1 |               1 |              80.000 | bdw/design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q | bdw/design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                        | bdw/design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck                                                                                                                                                                                                   |
| src8      | g11       | GTHE4_CHANNEL/TXOUTCLK | GTHE4_CHANNEL_X0Y7 | GTHE4_CHANNEL_X0Y7 | X2Y1         |           2 |               0 |               5.120 | txoutclk1                                                                    | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK                                                                | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_TXOUTCLK[1]                                                      |
| src9      | g12       | LUT2/O                 | None               | SLICE_X33Y155      | X1Y2         |           1 |               0 |                     |                                                                              | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_i_1/O                                                                                                                                                                                                                       | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]_bufg_place                                                                                                                                                                                   |
| src10     | g13       | FDRE/Q                 | None               | SLICE_X22Y29       | X0Y0         |           1 |               0 |                     |                                                                              | bdw/design_1_i/cpu/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q                                                                                                                                                                                                                                                        | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place                                                                                                                                                                                                |
| src11     | g14       | FDRE/Q                 | None               | SLICE_X12Y42       | X0Y0         |           1 |               0 |                     |                                                                              | bdw/design_1_i/cpu/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q                                                                                                                                                                                                                                                        | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0]_bufg_place                                                                                                                                                                                                |
| src12     | g15       | LUT2/O                 | None               | SLICE_X25Y199      | X1Y3         |           1 |               0 |                     |                                                                              | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/sg_user_cache[19]_i_2/O                                                                                                                                                                                                                                | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]_bufg_place                                                                                                                                                                          |
| src13     | g16       | FDRE/Q                 | None               | SLICE_X39Y29       | X1Y0         |           1 |               0 |                     |                                                                              | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q                                                                                                                                                 | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place                                                                               |
| src14     | g17       | FDSE/Q                 | None               | SLICE_X26Y22       | X1Y0         |           1 |               0 |                     |                                                                              | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_cycle_accumulator/pass_statshold_value_reg/Q                                                                                                                                               | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_cycle_accumulator/E[0]_bufg_place                                                                                             |
| src15     | g18       | FDSE/Q                 | None               | SLICE_X20Y29       | X0Y0         |           1 |               0 |                     |                                                                              | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_frame_error_accumulator/pass_statshold_value_reg/Q                                                                                                                                      | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_frame_error_accumulator/E[0]_bufg_place                                                                                    |
+-----------+-----------+------------------------+--------------------+--------------------+--------------+-------------+-----------------+---------------------+------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads


4. Local Clock Details
----------------------

+----------+---------------------------+--------------------+----------------------------------+--------------+-------------+-----------------+--------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Local Id | Driver Type/Pin           | Constraint         | Site/BEL                         | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                        | Driver Pin                                                                                                                                                                                                                                                                                                                             | Net                                                                                                                                                                                                                                                                       |
+----------+---------------------------+--------------------+----------------------------------+--------------+-------------+-----------------+--------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 0        | GTHE4_CHANNEL/RXOUTCLKPCS | GTHE4_CHANNEL_X0Y5 | GTHE4_CHANNEL_X0Y5/GTHE4_CHANNEL | X2Y1         |          15 |               0 |        3.103 | rxoutclkpcs_out[0]           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0] |
| 1        | GTHE4_CHANNEL/RXOUTCLKPCS | GTHE4_CHANNEL_X0Y4 | GTHE4_CHANNEL_X0Y4/GTHE4_CHANNEL | X2Y1         |          15 |               0 |        5.120 | GTHE4_CHANNEL_RXOUTCLKPCS[0] | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS                                                                | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]                                                      |
| 2        | GTHE4_CHANNEL/RXOUTCLKPCS | GTHE4_CHANNEL_X0Y7 | GTHE4_CHANNEL_X0Y7/GTHE4_CHANNEL | X2Y1         |          15 |               0 |        5.120 | GTHE4_CHANNEL_RXOUTCLKPCS[1] | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS                                                                | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1]                                                      |
+----------+---------------------------+--------------------+----------------------------------+--------------+-------------+-----------------+--------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Local Clocks in this context represents only clocks driven by non-global buffers
** Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
*** Non-Clock Loads column represents cell count of non-clock pin loads


5. Clock Regions : Clock Primitives
-----------------------------------

+-------------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
|                   |  Global Clock |     BUFGCE    |   BUFGCE_DIV  |    BUFGCTRL   |    BUFG_GT    |    BUFG_PS    |      MMCM     |      PLL      |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| Clock Region Name | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| X0Y0              |     9 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y0              |    12 |    24 |     5 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     1 |     1 |     0 |     2 |
| X2Y0              |     8 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |
| X0Y1              |     6 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y1              |    12 |    24 |     1 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     2 |
| X2Y1              |    12 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     7 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |
| X0Y2              |     6 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y2              |     9 |    24 |     1 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     2 |
| X2Y2              |     8 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |
| X0Y3              |     3 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |     0 |     3 |    24 |     0 |     0 |     0 |     0 |
| X1Y3              |     6 |    24 |     2 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     2 |
| X2Y3              |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Load Primitives
----------------------------------

+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
|                   |   Global Clock   |        FF        |      LUTRAM      |  Block RAM (18K) |       URAM       |        DSP       |        GT        |      HARD IP     |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| Clock Region Name | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| X0Y0              |      9 |      24 |  10165 |   22080 |     80 |    6240 |      0 |       0 |      0 |       0 |      0 |     144 |      0 |       0 |      0 |       0 |
| X1Y0              |     12 |      24 |   7857 |   17280 |    172 |    5280 |     24 |      24 |      0 |       0 |      0 |     144 |      0 |       0 |      0 |       0 |
| X2Y0              |      8 |      24 |   8278 |   19200 |    276 |    2880 |     48 |      48 |      0 |      16 |      0 |      24 |      0 |       4 |      0 |       1 |
| X0Y1              |      6 |      24 |  10250 |   22080 |    246 |    6240 |      0 |       0 |      0 |       0 |      0 |     144 |      0 |       0 |      0 |       0 |
| X1Y1              |     12 |      24 |   8903 |   17280 |    378 |    5280 |     24 |      24 |      0 |       0 |      0 |     144 |      0 |       0 |      0 |       0 |
| X2Y1              |     12 |      24 |  10473 |   19200 |    529 |    2880 |     48 |      48 |      0 |      16 |      0 |      24 |      3 |       4 |      0 |       1 |
| X0Y2              |      6 |      24 |   7016 |   22080 |    302 |    6240 |      0 |       0 |      0 |       0 |      0 |     144 |      0 |       0 |      0 |       0 |
| X1Y2              |      9 |      24 |   7141 |   17280 |    298 |    5280 |     24 |      24 |      0 |       0 |      0 |     144 |      0 |       0 |      0 |       0 |
| X2Y2              |      8 |      24 |   8992 |   19200 |    365 |    2880 |     48 |      48 |      2 |      16 |      0 |      24 |      0 |       4 |      0 |       0 |
| X0Y3              |      3 |      24 |   5765 |   22080 |      7 |    6240 |      0 |       0 |      0 |       0 |      0 |     144 |      0 |       0 |      0 |       0 |
| X1Y3              |      6 |      24 |   4143 |   17280 |     15 |    5280 |     20 |      24 |      0 |       0 |      0 |     144 |      0 |       0 |      0 |       0 |
| X2Y3              |      5 |      24 |   3981 |   19200 |     17 |    2880 |     48 |      48 |      0 |      16 |      0 |      24 |      0 |       4 |      0 |       0 |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
* Global Clock column represents track count; while other columns represents cell counts


7. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+----+----+----+----+
|    | X0 | X1 | X2 |
+----+----+----+----+
| Y3 |  5 |  7 |  5 |
| Y2 |  6 |  9 |  8 |
| Y1 |  6 | 12 | 12 |
| Y0 |  9 | 12 |  8 |
+----+----+----+----+


8. Clock Regions : Routing Resource Utilization
-----------------------------------------------

All Modules
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |    24 |  0.00 |    9 |    24 | 37.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y0              |    1 |    24 |  4.17 |   12 |    24 | 50.00 |    0 |    24 |  0.00 |    9 |    24 | 37.50 |
| X2Y0              |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y1              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y1              |    7 |    24 | 29.17 |   12 |    24 | 50.00 |    4 |    24 | 16.67 |   11 |    24 | 45.83 |
| X2Y1              |   10 |    24 | 41.67 |   12 |    24 | 50.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y2              |    0 |    24 |  0.00 |    6 |    24 | 25.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y2              |    0 |    24 |  0.00 |    9 |    24 | 37.50 |    3 |    24 | 12.50 |    7 |    24 | 29.17 |
| X2Y2              |    0 |    24 |  0.00 |    8 |    24 | 33.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y3              |    6 |    24 | 25.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y3              |    7 |    24 | 29.17 |    6 |    24 | 25.00 |    3 |    24 | 12.50 |    1 |    24 |  4.17 |
| X2Y3              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


9. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                               |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------+
| g0        | BUFG_PS/O       | X0Y3              | clk_pl_0 |      10.000 | {0.000 5.000} | X1Y1     |       32037 |        0 |              0 |        3 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0 |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+--------+----------+-------+-----------------------+
|    | X0     | X1       | X2    | HORIZONTAL PROG DELAY |
+----+--------+----------+-------+-----------------------+
| Y3 |  (D) 0 |       33 |   244 |                     0 |
| Y2 |    153 |      153 |  3702 |                     1 |
| Y1 |   5798 | (R) 4250 |  7336 |                     1 |
| Y0 |   3813 |     3888 |  2670 |                     0 |
+----+--------+----------+-------+-----------------------+


10. Device Cell Placement Summary for Global Clock g1
-----------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                    |
+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------+
| g1        | BUFGCE/O        | X1Y0              | clk_out1_design_1_clk_wiz_0_0 |       3.333 | {0.000 1.667} | X1Y1     |       27760 |        0 |              0 |        0 | bdw/design_1_i/clk_wiz_0/inst/clk_out1 |
+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-------+----------+-------+-----------------------+
|    | X0    | X1       | X2    | HORIZONTAL PROG DELAY |
+----+-------+----------+-------+-----------------------+
| Y3 |  4788 |     4134 |  3578 |                     0 |
| Y2 |  4287 |     3459 |  2957 |                     1 |
| Y1 |  1122 | (R) 2901 |   101 |                     1 |
| Y0 |     0 |  (D) 381 |    52 |                     0 |
+----+-------+----------+-------+-----------------------+


11. Device Cell Placement Summary for Global Clock g2
-----------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                               |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------+
| g2        | BUFG_PS/O       | X0Y3              | clk_pl_1 |       5.000 | {0.000 2.500} | X1Y1     |       12771 |        0 |              1 |        0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1 |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+--------+----------+-------+-----------------------+
|    | X0     | X1       | X2    | HORIZONTAL PROG DELAY |
+----+--------+----------+-------+-----------------------+
| Y3 |  (D) 0 |        0 |     8 |                     0 |
| Y2 |   2245 |     3792 |  2181 |                     1 |
| Y1 |   1984 | (R) 1380 |   653 |                     1 |
| Y0 |    375 |      154 |     0 |                     0 |
+----+--------+----------+-------+-----------------------+


12. Device Cell Placement Summary for Global Clock g3
-----------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                       | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                             |
+-----------+-----------------+-------------------+-----------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------+
| g3        | BUFG_GT/O       | X2Y1              | xxv_ethernet_0_rx_clk_out_0 |       6.400 | {0.000 3.200} | X1Y1     |        8559 |        0 |              0 |        1 | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk |
+-----------+-----------------+-------------------+-----------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-------+-------+----------+-----------------------+
|    | X0    | X1    | X2       | HORIZONTAL PROG DELAY |
+----+-------+-------+----------+-----------------------+
| Y3 |     0 |     0 |        0 |                     - |
| Y2 |     0 |     0 |        0 |                     - |
| Y1 |     0 | (R) 9 |  (D) 208 |                     1 |
| Y0 |  1734 |  1838 |     4771 |                     0 |
+----+-------+-------+----------+-----------------------+


13. Device Cell Placement Summary for Global Clock g4
-----------------------------------------------------

+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock           | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                              |
+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------+
| g4        | BUFG_GT/O       | X2Y1              | rxoutclk_out[0] |       3.200 | {0.000 1.600} | X1Y1     |           0 |        0 |              0 |        1 | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rxusrclk_in[0] |
+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+-------+--------+-----------------------+
|    | X0 | X1    | X2     | HORIZONTAL PROG DELAY |
+----+----+-------+--------+-----------------------+
| Y3 |  0 |     0 |      0 |                     - |
| Y2 |  0 |     0 |      0 |                     - |
| Y1 |  0 | (R) 0 |  (D) 1 |                     1 |
| Y0 |  0 |     0 |      0 |                     - |
+----+----+-------+--------+-----------------------+


14. Device Cell Placement Summary for Global Clock g5
-----------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                       | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                      |
+-----------+-----------------+-------------------+-----------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------+
| g5        | BUFG_GT/O       | X2Y1              | xxv_ethernet_0_tx_clk_out_0 |       6.400 | {0.000 3.200} | X1Y1     |        6968 |        0 |              0 |        1 | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk |
+-----------+-----------------+-------------------+-----------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-------+-------+---------+-----------------------+
|    | X0    | X1    | X2      | HORIZONTAL PROG DELAY |
+----+-------+-------+---------+-----------------------+
| Y3 |     0 |     0 |     215 |                     0 |
| Y2 |     0 |     0 |      73 |                     1 |
| Y1 |     0 | (R) 0 |  (D) 18 |                     1 |
| Y0 |  4210 |  1521 |     932 |                     0 |
+----+-------+-------+---------+-----------------------+


15. Device Cell Placement Summary for Global Clock g6
-----------------------------------------------------

+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock           | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                              |
+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------+
| g6        | BUFG_GT/O       | X2Y1              | txoutclk_out[0] |       3.200 | {0.000 1.600} | X1Y1     |           0 |        0 |              0 |        1 | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txusrclk_in[0] |
+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+-------+--------+-----------------------+
|    | X0 | X1    | X2     | HORIZONTAL PROG DELAY |
+----+----+-------+--------+-----------------------+
| Y3 |  0 |     0 |      0 |                     - |
| Y2 |  0 |     0 |      0 |                     - |
| Y1 |  0 | (R) 0 |  (D) 1 |                     1 |
| Y0 |  0 |     0 |      0 |                     - |
+----+----+-------+--------+-----------------------+


16. Device Cell Placement Summary for Global Clock g7
-----------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                               |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------+
| g7        | BUFG_PS/O       | X0Y3              | clk_pl_2 |       8.000 | {0.000 4.000} | X1Y1     |        3788 |        0 |              0 |        0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2 |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----------+-------+------+-----------------------+
|    | X0       | X1    | X2   | HORIZONTAL PROG DELAY |
+----+----------+-------+------+-----------------------+
| Y3 |  (D) 984 |     2 |    0 |                     0 |
| Y2 |      633 |    23 |   20 |                     1 |
| Y1 |     1596 | (R) 2 |    0 |                     1 |
| Y0 |      113 |   255 |  160 |                     0 |
+----+----------+-------+------+-----------------------+


17. Device Cell Placement Summary for Global Clock g8
-----------------------------------------------------

+-----------+-----------------+-------------------+-----------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock     | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                        |
+-----------+-----------------+-------------------+-----------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g8        | BUFG_GT/O       | X2Y1              | txoutclk0 |       5.120 | {0.000 2.560} | X1Y1     |        3339 |        0 |              0 |        2 | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
+-----------+-----------------+-------------------+-----------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+---------+-----------+-----------------------+
|    | X0 | X1      | X2        | HORIZONTAL PROG DELAY |
+----+----+---------+-----------+-----------------------+
| Y3 |  0 |       0 |         0 |                     - |
| Y2 |  0 |      14 |       454 |                     1 |
| Y1 |  0 | (R) 527 |  (D) 2330 |                     1 |
| Y0 |  0 |      10 |         6 |                     0 |
+----+----+---------+-----------+-----------------------+


18. Device Cell Placement Summary for Global Clock g9
-----------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                      |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g9        | BUFG_GT/O       | X2Y1              | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       5.120 | {0.000 2.560} | X2Y1     |          31 |        0 |              0 |        0 | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+------------+-----------------------+
|    | X0 | X1 | X2         | HORIZONTAL PROG DELAY |
+----+----+----+------------+-----------------------+
| Y3 |  0 |  0 |          0 |                     - |
| Y2 |  0 |  0 |          0 |                     - |
| Y1 |  0 |  0 | (R) (D) 31 |                     0 |
| Y0 |  0 |  0 |          0 |                     - |
+----+----+----+------------+-----------------------+


19. Device Cell Placement Summary for Global Clock g10
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                        | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                  |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+------------------------------------------------------+
| g10       | BUFGCE/O        | X1Y2              | bdw/design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q |      80.000 | {0.000 40.000} | X1Y2     |         538 |        0 |              0 |        0 | bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+------------+------+-----------------------+
|    | X0 | X1         | X2   | HORIZONTAL PROG DELAY |
+----+----+------------+------+-----------------------+
| Y3 |  0 |          0 |    0 |                     - |
| Y2 |  0 | (R) (D) 12 |   10 |                     1 |
| Y1 |  0 |        231 |  285 |                     0 |
| Y0 |  0 |          0 |    0 |                     - |
+----+----+------------+------+-----------------------+


20. Device Cell Placement Summary for Global Clock g11
------------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                      |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g11       | BUFG_GT/O       | X2Y1              | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       5.120 | {0.000 2.560} | X2Y1     |          31 |        0 |              0 |        0 | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+------------+-----------------------+
|    | X0 | X1 | X2         | HORIZONTAL PROG DELAY |
+----+----+----+------------+-----------------------+
| Y3 |  0 |  0 |          0 |                     - |
| Y2 |  0 |  0 |          0 |                     - |
| Y1 |  0 |  0 | (R) (D) 31 |                     0 |
| Y0 |  0 |  0 |          0 |                     - |
+----+----+----+------------+-----------------------+


21. Device Cell Placement Summary for Global Clock g12
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                       |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------+
| g12       | BUFGCE/O        | X1Y3              |       |             |               | X1Y3     |        1265 |        0 |              0 |        0 | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-----+-----------+------+-----------------------+
|    | X0  | X1        | X2   | HORIZONTAL PROG DELAY |
+----+-----+-----------+------+-----------------------+
| Y3 |   0 | (R) (D) 0 |    0 |                     - |
| Y2 |  87 |       854 |  324 |                     0 |
| Y1 |   0 |         0 |    0 |                     - |
| Y0 |   0 |         0 |    0 |                     - |
+----+-----+-----------+------+-----------------------+


22. Device Cell Placement Summary for Global Clock g13
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                          |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------+
| g13       | BUFGCE/O        | X1Y0              |       |             |               | X1Y0     |        1510 |        0 |              0 |        0 | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------+------------+-----+-----------------------+
|    | X0   | X1         | X2  | HORIZONTAL PROG DELAY |
+----+------+------------+-----+-----------------------+
| Y3 |    0 |          0 |   0 |                     - |
| Y2 |    0 |          0 |   0 |                     - |
| Y1 |  932 |        310 |  17 |                     0 |
| Y0 |  219 | (R) (D) 32 |   0 |                     0 |
+----+------+------------+-----+-----------------------+


23. Device Cell Placement Summary for Global Clock g14
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                          |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------+
| g14       | BUFGCE/O        | X1Y1              |       |             |               | X1Y1     |        1042 |        0 |              0 |        0 | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------+-------------+----+-----------------------+
|    | X0   | X1          | X2 | HORIZONTAL PROG DELAY |
+----+------+-------------+----+-----------------------+
| Y3 |    0 |           0 |  0 |                     - |
| Y2 |  450 |          40 |  0 |                     0 |
| Y1 |  285 | (R) (D) 226 |  0 |                     0 |
| Y0 |    3 |          38 |  0 |                     0 |
+----+------+-------------+----+-----------------------+


24. Device Cell Placement Summary for Global Clock g15
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
| g15       | BUFGCE/O        | X1Y3              |       |             |               | X1Y3     |        8641 |        0 |              0 |        0 | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-------+--------------+-------+-----------------------+
|    | X0    | X1           | X2    | HORIZONTAL PROG DELAY |
+----+-------+--------------+-------+-----------------------+
| Y3 |  2949 | (R) (D) 3817 |  1875 |                     0 |
| Y2 |     0 |            0 |     0 |                     - |
| Y1 |     0 |            0 |     0 |                     - |
| Y0 |     0 |            0 |     0 |                     - |
+----+-------+--------------+-------+-----------------------+


25. Device Cell Placement Summary for Global Clock g16
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                           |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g16       | BUFGCE/O        | X1Y0              |       |             |               | X1Y0     |        1080 |        0 |              0 |        0 | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+-------------+------+-----------------------+
|    | X0 | X1          | X2   | HORIZONTAL PROG DELAY |
+----+----+-------------+------+-----------------------+
| Y3 |  0 |           0 |    0 |                     - |
| Y2 |  0 |           0 |    0 |                     - |
| Y1 |  0 |           0 |    0 |                     - |
| Y0 |  0 | (R) (D) 897 |  183 |                     0 |
+----+----+-------------+------+-----------------------+


26. Device Cell Placement Summary for Global Clock g17
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                             |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g17       | BUFGCE/O        | X1Y0              |       |             |               | X1Y0     |        1680 |        0 |              0 |        0 | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_cycle_accumulator/E[0] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------+-------------+------+-----------------------+
|    | X0   | X1          | X2   | HORIZONTAL PROG DELAY |
+----+------+-------------+------+-----------------------+
| Y3 |    0 |           0 |    0 |                     - |
| Y2 |    0 |           0 |    0 |                     - |
| Y1 |    0 |           0 |    0 |                     - |
| Y0 |  508 | (R) (D) 472 |  700 |                     0 |
+----+------+-------------+------+-----------------------+


27. Device Cell Placement Summary for Global Clock g18
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                      |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g18       | BUFGCE/O        | X1Y0              |       |             |               | X1Y0     |        1152 |        0 |              0 |        0 | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_frame_error_accumulator/E[0] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-------+-----------+----+-----------------------+
|    | X0    | X1        | X2 | HORIZONTAL PROG DELAY |
+----+-------+-----------+----+-----------------------+
| Y3 |     0 |         0 |  0 |                     - |
| Y2 |     0 |         0 |  0 |                     - |
| Y1 |     0 |         0 |  0 |                     - |
| Y0 |  1152 | (R) (D) 0 |  0 |                     0 |
+----+-------+-----------+----+-----------------------+


28. Clock Region Cell Placement per Global Clock: Region X0Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 17    | BUFG_PS/O       | None       |        3813 |               0 | 3736 |          77 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                        |
| g2        | 2     | BUFG_PS/O       | None       |         375 |               0 |  373 |           2 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                        |
| g3        | 8     | BUFG_GT/O       | None       |        1734 |               0 | 1734 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                          |
| g5        | 23    | BUFG_GT/O       | None       |        4210 |               0 | 4210 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                 |
| g7        | 4     | BUFG_PS/O       | None       |         113 |               0 |  112 |           1 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                        |
| g13       | 20    | BUFGCE/O        | None       |           0 |             219 |  219 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                             |
| g14       | 10    | BUFGCE/O        | None       |           0 |               3 |    3 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                             |
| g17       | 14    | BUFGCE/O        | None       |           0 |             508 |  508 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_cycle_accumulator/E[0]          |
| g18       | 3     | BUFGCE/O        | None       |           0 |            1152 | 1152 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_frame_error_accumulator/E[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


29. Clock Region Cell Placement per Global Clock: Region X1Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 17    | BUFG_PS/O       | None       |        3888 |               0 | 3722 |         166 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                          |
| g1        | 7     | BUFGCE/O        | None       |         381 |               0 |  367 |           1 |   13 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                     |
| g2        | 2     | BUFG_PS/O       | None       |         153 |               1 |  152 |           1 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                          |
| g3        | 8     | BUFG_GT/O       | None       |        1838 |               0 | 1834 |           0 |    4 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                            |
| g5        | 23    | BUFG_GT/O       | None       |        1521 |               0 | 1517 |           4 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                   |
| g7        | 4     | BUFG_PS/O       | None       |         255 |               0 |  255 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                          |
| g8        | 22    | BUFG_GT/O       | None       |          10 |               0 |   10 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| g13       | 20    | BUFGCE/O        | None       |           0 |              32 |   32 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                               |
| g14       | 10    | BUFGCE/O        | None       |           0 |              38 |   38 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                               |
| g16       | 9     | BUFGCE/O        | None       |           0 |             897 |  897 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out                              |
| g17       | 14    | BUFGCE/O        | None       |           0 |             472 |  472 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_cycle_accumulator/E[0]                                            |
| g18+      | 3     | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_frame_error_accumulator/E[0]                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


30. Clock Region Cell Placement per Global Clock: Region X2Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 17    | BUFG_PS/O       | None       |        2670 |               0 | 2509 |         155 |    6 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                          |
| g1        | 7     | BUFGCE/O        | None       |          52 |               0 |   34 |           0 |   18 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                     |
| g3        | 8     | BUFG_GT/O       | None       |        4771 |               0 | 4637 |         121 |   13 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                            |
| g5        | 23    | BUFG_GT/O       | None       |         932 |               0 |  932 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                   |
| g7        | 4     | BUFG_PS/O       | None       |         160 |               0 |  160 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                          |
| g8        | 22    | BUFG_GT/O       | None       |           6 |               0 |    6 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| g16       | 9     | BUFGCE/O        | None       |           0 |             183 |  183 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out                              |
| g17       | 14    | BUFGCE/O        | None       |           0 |             700 |  700 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_cycle_accumulator/E[0]                                            |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


31. Clock Region Cell Placement per Global Clock: Region X0Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                          |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------+
| g0        | 17    | BUFG_PS/O       | None       |        5798 |               0 | 5732 |          65 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0            |
| g1        | 7     | BUFGCE/O        | None       |        1122 |               0 | 1094 |          27 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/clk_wiz_0/inst/clk_out1                       |
| g2        | 2     | BUFG_PS/O       | None       |        1984 |               0 | 1881 |         102 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1            |
| g7        | 4     | BUFG_PS/O       | None       |        1596 |               0 | 1543 |          52 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2            |
| g13       | 20    | BUFGCE/O        | None       |           0 |             932 |  932 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0] |
| g14       | 10    | BUFGCE/O        | None       |           0 |             285 |  285 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


32. Clock Region Cell Placement per Global Clock: Region X1Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 17    | BUFG_PS/O       | None       |        4250 |               0 | 4113 |         131 |    6 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                          |
| g1        | 7     | BUFGCE/O        | None       |        2901 |               0 | 2750 |         144 |    7 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                     |
| g2        | 2     | BUFG_PS/O       | None       |        1380 |               0 | 1288 |          92 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                          |
| g3        | 8     | BUFG_GT/O       | None       |           9 |               0 |    7 |           0 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                            |
| g5+       | 23    | BUFG_GT/O       | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                   |
| g7        | 4     | BUFG_PS/O       | None       |           2 |               0 |    2 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                          |
| g8        | 22    | BUFG_GT/O       | None       |         527 |               0 |  516 |           8 |    3 |    0 |   0 |  0 |    0 |   0 |       0 | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| g10       | 1     | BUFGCE/O        | None       |         230 |               1 |  227 |           3 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                                                                                                                       |
| g4+       | 6     | BUFG_GT/O       | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rxusrclk_in[0]                                                                                                                           |
| g6+       | 15    | BUFG_GT/O       | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txusrclk_in[0]                                                                                                                           |
| g13       | 20    | BUFGCE/O        | None       |           0 |             310 |  310 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                               |
| g14       | 10    | BUFGCE/O        | None       |           0 |             226 |  226 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


33. Clock Region Cell Placement per Global Clock: Region X2Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 17    | BUFG_PS/O       | None       |        7336 |               0 | 6910 |         404 |   19 |    0 |   0 |  3 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                        |
| g1        | 7     | BUFGCE/O        | None       |         101 |               0 |   96 |           0 |    5 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                   |
| g2        | 2     | BUFG_PS/O       | None       |         653 |               0 |  616 |          37 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                        |
| g3        | 8     | BUFG_GT/O       | None       |         208 |               0 |  207 |           0 |    0 |    0 |   0 |  1 |    0 |   0 |       0 | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                          |
| g5        | 23    | BUFG_GT/O       | None       |          18 |               0 |   17 |           0 |    0 |    0 |   0 |  1 |    0 |   0 |       0 | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                 |
| g8        | 22    | BUFG_GT/O       | None       |        2330 |               0 | 2235 |          88 |    5 |    0 |   0 |  2 |    0 |   0 |       0 | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                               |
| g10       | 1     | BUFGCE/O        | None       |         285 |               0 |  285 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                                                                                                                                                                                     |
| g9        | 0     | BUFG_GT/O       | None       |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/txoutclkmon |
| g11       | 12    | BUFG_GT/O       | None       |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/txoutclkmon |
| g4        | 6     | BUFG_GT/O       | None       |           1 |               0 |    0 |           0 |    0 |    0 |   0 |  1 |    0 |   0 |       0 | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rxusrclk_in[0]                                                                                                                                                                                         |
| g6        | 15    | BUFG_GT/O       | None       |           1 |               0 |    0 |           0 |    0 |    0 |   0 |  1 |    0 |   0 |       0 | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txusrclk_in[0]                                                                                                                                                                                         |
| g13       | 20    | BUFGCE/O        | None       |           0 |              17 |   17 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                             |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


34. Clock Region Cell Placement per Global Clock: Region X0Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------+
| g0        | 17    | BUFG_PS/O       | None       |         153 |               0 |  153 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                         |
| g1        | 7     | BUFGCE/O        | None       |        4287 |               0 | 4180 |         107 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/clk_wiz_0/inst/clk_out1                                    |
| g2        | 2     | BUFG_PS/O       | None       |        2245 |               0 | 2050 |         195 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                         |
| g7        | 4     | BUFG_PS/O       | None       |         633 |               0 |  633 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                         |
| g12       | 20    | BUFGCE/O        | None       |           0 |              87 |   87 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0] |
| g14       | 10    | BUFGCE/O        | None       |           0 |             450 |  450 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0]              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


35. Clock Region Cell Placement per Global Clock: Region X1Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 17    | BUFG_PS/O       | None       |         153 |               0 |  152 |           1 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                          |
| g1        | 7     | BUFGCE/O        | None       |        3459 |               0 | 3301 |         150 |    8 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                     |
| g2        | 2     | BUFG_PS/O       | None       |        3792 |               0 | 3639 |         147 |    6 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                          |
| g5+       | 23    | BUFG_GT/O       | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                   |
| g7        | 4     | BUFG_PS/O       | None       |          23 |               0 |   23 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                          |
| g8        | 22    | BUFG_GT/O       | None       |          14 |               0 |   14 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| g10       | 1     | BUFGCE/O        | None       |          12 |               0 |   12 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                                                                                                                       |
| g12       | 20    | BUFGCE/O        | None       |           0 |             854 |  854 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                  |
| g14       | 10    | BUFGCE/O        | None       |           0 |              40 |   40 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


36. Clock Region Cell Placement per Global Clock: Region X2Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 17    | BUFG_PS/O       | None       |        3702 |               0 | 3598 |          92 |   12 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                          |
| g1        | 7     | BUFGCE/O        | None       |        2957 |               0 | 2847 |          97 |   13 |    2 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                     |
| g2        | 2     | BUFG_PS/O       | None       |        2181 |               0 | 2056 |         118 |    7 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                          |
| g5        | 23    | BUFG_GT/O       | None       |          73 |               0 |   69 |           0 |    4 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                   |
| g7        | 4     | BUFG_PS/O       | None       |          20 |               0 |   20 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                          |
| g8        | 22    | BUFG_GT/O       | None       |         454 |               0 |  392 |          58 |    4 |    0 |   0 |  0 |    0 |   0 |       0 | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| g10       | 1     | BUFGCE/O        | None       |          10 |               0 |   10 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                                                                                                                       |
| g12       | 20    | BUFGCE/O        | None       |           0 |             324 |  324 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


37. Clock Region Cell Placement per Global Clock: Region X0Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------+
| g0+       | 17    | BUFG_PS/O       | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                  |
| g1        | 7     | BUFGCE/O        | None       |        4788 |               0 | 4788 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/clk_wiz_0/inst/clk_out1                                             |
| g2+       | 2     | BUFG_PS/O       | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                  |
| g7        | 4     | BUFG_PS/O       | None       |         984 |               0 |  977 |           7 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                  |
| g15       | 14    | BUFGCE/O        | None       |           0 |            2949 | 2949 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


38. Clock Region Cell Placement per Global Clock: Region X1Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------+
| g0        | 17    | BUFG_PS/O       | None       |          33 |               0 |   15 |          15 |    3 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                  |
| g1        | 7     | BUFGCE/O        | None       |        4134 |               0 | 4128 |           0 |    6 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/clk_wiz_0/inst/clk_out1                                             |
| g2+       | 2     | BUFG_PS/O       | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                  |
| g5+       | 23    | BUFG_GT/O       | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk           |
| g7        | 4     | BUFG_PS/O       | None       |           2 |               0 |    0 |           0 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                  |
| g12+      | 20    | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]          |
| g15       | 14    | BUFGCE/O        | None       |           0 |            3817 | 3817 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


39. Clock Region Cell Placement per Global Clock: Region X2Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------+
| g0        | 17    | BUFG_PS/O       | None       |         244 |               0 |  239 |           0 |    4 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                  |
| g1        | 7     | BUFGCE/O        | None       |        3578 |               0 | 3539 |          17 |   22 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/clk_wiz_0/inst/clk_out1                                             |
| g2        | 2     | BUFG_PS/O       | None       |           8 |               0 |    6 |           0 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                  |
| g5        | 23    | BUFG_GT/O       | None       |         215 |               0 |  197 |           0 |   18 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk           |
| g15       | 14    | BUFGCE/O        | None       |           0 |            1875 | 1875 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/hier_0/axi_mcdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


