
image:     file format elf32-lm32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000770  00000000  00000000  00000054  2**2
                  CONTENTS, ALLOC, LOAD, CODE
  1 .rodata       00000034  00000770  00000770  000007c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00000014  000007a4  000007a4  000007f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000088  000007b8  000007b8  0000080c  2**2
                  ALLOC
  4 .debug_abbrev 00000214  00000000  00000000  0000080c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000752  00000000  00000000  00000a20  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_line   00000690  00000000  00000000  00001172  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_frame  000001e0  00000000  00000000  00001804  2**2
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_pubnames 00000209  00000000  00000000  000019e4  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000040  00000000  00000000  00001bed  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000296  00000000  00000000  00001c2d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .comment      00000024  00000000  00000000  00001ec3  2**0
                  CONTENTS, READONLY
 12 .debug_loc    0000019e  00000000  00000000  00001ee7  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000038  00000000  00000000  00002085  2**0
                  CONTENTS, READONLY, DEBUGGING
Disassembly of section .text:

00000000 <_ftext>:
   0:	98 00 00 00 	xor r0,r0,r0
   4:	d0 00 00 00 	wcsr IE,r0
   8:	78 01 00 00 	mvhi r1,0x0
   c:	38 21 00 00 	ori r1,r1,0x0
  10:	d0 e1 00 00 	wcsr EBA,r1
  14:	f8 00 00 3b 	calli 100 <_crt0>
  18:	34 00 00 00 	nop
  1c:	34 00 00 00 	nop

00000020 <_breakpoint_handler>:
  20:	34 00 00 00 	nop
  24:	34 00 00 00 	nop
  28:	34 00 00 00 	nop
  2c:	34 00 00 00 	nop
  30:	34 00 00 00 	nop
  34:	34 00 00 00 	nop
  38:	34 00 00 00 	nop
  3c:	34 00 00 00 	nop

00000040 <_ibuserror_handler>:
  40:	34 00 00 00 	nop
  44:	34 00 00 00 	nop
  48:	34 00 00 00 	nop
  4c:	34 00 00 00 	nop
  50:	34 00 00 00 	nop
  54:	34 00 00 00 	nop
  58:	34 00 00 00 	nop
  5c:	34 00 00 00 	nop

00000060 <_watchpoint_handler>:
  60:	34 00 00 00 	nop
  64:	34 00 00 00 	nop
  68:	34 00 00 00 	nop
  6c:	34 00 00 00 	nop
  70:	34 00 00 00 	nop
  74:	34 00 00 00 	nop
  78:	34 00 00 00 	nop
  7c:	34 00 00 00 	nop

00000080 <_dbuserror_handler>:
  80:	34 00 00 00 	nop
  84:	34 00 00 00 	nop
  88:	34 00 00 00 	nop
  8c:	34 00 00 00 	nop
  90:	34 00 00 00 	nop
  94:	34 00 00 00 	nop
  98:	34 00 00 00 	nop
  9c:	34 00 00 00 	nop

000000a0 <_divzero_handler>:
  a0:	34 00 00 00 	nop
  a4:	34 00 00 00 	nop
  a8:	34 00 00 00 	nop
  ac:	34 00 00 00 	nop
  b0:	34 00 00 00 	nop
  b4:	34 00 00 00 	nop
  b8:	34 00 00 00 	nop
  bc:	34 00 00 00 	nop

000000c0 <_interrupt_handler>:
  c0:	5b 9d 00 00 	sw (sp+0),ra
  c4:	f8 00 00 2b 	calli 170 <_save_all>
  c8:	90 40 08 00 	rcsr r1,IP
  cc:	f8 00 00 91 	calli 310 <irq_handler>
  d0:	78 01 ff ff 	mvhi r1,0xffff
  d4:	38 21 ff ff 	ori r1,r1,0xffff
  d8:	d0 41 00 00 	wcsr IP,r1
  dc:	e0 00 00 38 	bi 1bc <_restore_all_and_eret>

000000e0 <_scall_handler>:
  e0:	34 00 00 00 	nop
  e4:	34 00 00 00 	nop
  e8:	34 00 00 00 	nop
  ec:	34 00 00 00 	nop
  f0:	34 00 00 00 	nop
  f4:	34 00 00 00 	nop
  f8:	34 00 00 00 	nop
  fc:	34 00 00 00 	nop

00000100 <_crt0>:
 100:	78 1c 00 00 	mvhi sp,0x0
 104:	3b 9c 0f fc 	ori sp,sp,0xffc
 108:	78 1a 00 00 	mvhi gp,0x0
 10c:	3b 5a 07 c0 	ori gp,gp,0x7c0
 110:	78 01 00 00 	mvhi r1,0x0
 114:	38 21 07 b8 	ori r1,r1,0x7b8
 118:	78 03 00 00 	mvhi r3,0x0
 11c:	38 63 08 40 	ori r3,r3,0x840

00000120 <.clearBSS>:
 120:	44 23 00 04 	be r1,r3,130 <.callMain>
 124:	58 20 00 00 	sw (r1+0),r0
 128:	34 21 00 04 	addi r1,r1,4
 12c:	e3 ff ff fd 	bi 120 <.clearBSS>

00000130 <.callMain>:
 130:	34 01 00 00 	mvi r1,0
 134:	34 02 00 00 	mvi r2,0
 138:	34 03 00 00 	mvi r3,0
 13c:	f8 00 00 33 	calli 208 <main>

00000140 <irq_enable>:
 140:	34 01 00 01 	mvi r1,1
 144:	d0 01 00 00 	wcsr IE,r1
 148:	c3 a0 00 00 	ret

0000014c <irq_disable>:
 14c:	34 01 00 00 	mvi r1,0
 150:	d0 01 00 00 	wcsr IE,r1
 154:	c3 a0 00 00 	ret

00000158 <irq_set_mask>:
 158:	d0 21 00 00 	wcsr IM,r1
 15c:	c3 a0 00 00 	ret

00000160 <irq_get_mask>:
 160:	90 20 08 00 	rcsr r1,IM
 164:	c3 a0 00 00 	ret

00000168 <jump>:
 168:	c0 20 00 00 	b r1

0000016c <halt>:
 16c:	e0 00 00 00 	bi 16c <halt>

00000170 <_save_all>:
 170:	37 9c ff 80 	addi sp,sp,-128
 174:	5b 81 00 04 	sw (sp+4),r1
 178:	5b 82 00 08 	sw (sp+8),r2
 17c:	5b 83 00 0c 	sw (sp+12),r3
 180:	5b 84 00 10 	sw (sp+16),r4
 184:	5b 85 00 14 	sw (sp+20),r5
 188:	5b 86 00 18 	sw (sp+24),r6
 18c:	5b 87 00 1c 	sw (sp+28),r7
 190:	5b 88 00 20 	sw (sp+32),r8
 194:	5b 89 00 24 	sw (sp+36),r9
 198:	5b 8a 00 28 	sw (sp+40),r10
 19c:	5b 9e 00 78 	sw (sp+120),ea
 1a0:	5b 9f 00 7c 	sw (sp+124),ba
 1a4:	2b 81 00 80 	lw r1,(sp+128)
 1a8:	5b 81 00 74 	sw (sp+116),r1
 1ac:	bb 80 08 00 	mv r1,sp
 1b0:	34 21 00 80 	addi r1,r1,128
 1b4:	5b 81 00 70 	sw (sp+112),r1
 1b8:	c3 a0 00 00 	ret

000001bc <_restore_all_and_eret>:
 1bc:	2b 81 00 04 	lw r1,(sp+4)
 1c0:	2b 82 00 08 	lw r2,(sp+8)
 1c4:	2b 83 00 0c 	lw r3,(sp+12)
 1c8:	2b 84 00 10 	lw r4,(sp+16)
 1cc:	2b 85 00 14 	lw r5,(sp+20)
 1d0:	2b 86 00 18 	lw r6,(sp+24)
 1d4:	2b 87 00 1c 	lw r7,(sp+28)
 1d8:	2b 88 00 20 	lw r8,(sp+32)
 1dc:	2b 89 00 24 	lw r9,(sp+36)
 1e0:	2b 8a 00 28 	lw r10,(sp+40)
 1e4:	2b 9d 00 74 	lw ra,(sp+116)
 1e8:	2b 9e 00 78 	lw ea,(sp+120)
 1ec:	2b 9f 00 7c 	lw ba,(sp+124)
 1f0:	2b 9c 00 70 	lw sp,(sp+112)
 1f4:	c3 c0 00 00 	eret

000001f8 <get_sp>:
 1f8:	bb 80 08 00 	mv r1,sp
 1fc:	c3 a0 00 00 	ret

00000200 <get_gp>:
 200:	bb 40 08 00 	mv r1,gp
 204:	c3 a0 00 00 	ret

00000208 <main>:

#include "soc-hw.h"

int main(){
 208:	37 9c ff fc 	addi sp,sp,-4
 20c:	5b 9d 00 04 	sw (sp+4),ra

    // Init Commands
    uart_init();
 210:	f8 00 00 ad 	calli 4c4 <uart_init>
    isr_init();
 214:	f8 00 00 58 	calli 374 <isr_init>
    //tic_init();
    irq_set_mask( 0x00000002 );
 218:	34 01 00 02 	mvi r1,2
 21c:	fb ff ff cf 	calli 158 <irq_set_mask>
    irq_enable();
 220:	fb ff ff c8 	calli 140 <irq_enable>

		
		prueba();
 224:	f8 00 00 25 	calli 2b8 <prueba>
		isr_init();
 228:	f8 00 00 53 	calli 374 <isr_init>
		uart_init();
 22c:	f8 00 00 a6 	calli 4c4 <uart_init>
		i2c_putchar(0x54);
 230:	34 01 00 54 	mvi r1,84
 234:	f8 00 00 c5 	calli 548 <i2c_putchar>
		spi_putchar(0x40);
 238:	34 01 00 40 	mvi r1,64
 23c:	f8 00 01 32 	calli 704 <spi_putchar>
		spi_init();
 240:	f8 00 01 05 	calli 654 <spi_init>
		spi_sleep();
 244:	f8 00 01 13 	calli 690 <spi_sleep>
		spi_getchar();
 248:	f8 00 01 09 	calli 66c <spi_getchar>
		uart_putstr("Probando 1 2 3");
 24c:	78 01 00 00 	mvhi r1,0x0
 250:	38 21 07 70 	ori r1,r1,0x770
 254:	f8 00 00 af 	calli 510 <uart_putstr>
		i2c_putrwaddr(0x00, 0x40);
 258:	34 02 00 40 	mvi r2,64
 25c:	34 01 00 00 	mvi r1,0
 260:	f8 00 00 c4 	calli 570 <i2c_putrwaddr>
		i2c_putchar(0x80);
 264:	34 01 00 80 	mvi r1,128
 268:	f8 00 00 b8 	calli 548 <i2c_putchar>
		i2c_init();
 26c:	f8 00 00 dc 	calli 5dc <i2c_init>
		spi_sleep();
 270:	f8 00 01 08 	calli 690 <spi_sleep>
		spi_init();
 274:	f8 00 00 f8 	calli 654 <spi_init>
		spi_putstr("Hola Mundo");
 278:	78 01 00 00 	mvhi r1,0x0
 27c:	38 21 07 80 	ori r1,r1,0x780
 280:	f8 00 01 2a 	calli 728 <spi_putstr>
		spi_sleep();
 284:	f8 00 01 03 	calli 690 <spi_sleep>
		nsleep(200);
 288:	34 01 00 c8 	mvi r1,200
 28c:	f8 00 00 60 	calli 40c <nsleep>
		uart_putstr("my heart feel so bad\n");
 290:	78 01 00 00 	mvhi r1,0x0
 294:	38 21 07 8c 	ori r1,r1,0x78c
 298:	f8 00 00 9e 	calli 510 <uart_putstr>
    nsleep(20);
 29c:	34 01 00 14 	mvi r1,20
 2a0:	f8 00 00 5b 	calli 40c <nsleep>
		i2c_sleep();
 2a4:	f8 00 00 d4 	calli 5f4 <i2c_sleep>
        msleep(20);

    }   
*/
				return 0;
}
 2a8:	34 01 00 00 	mvi r1,0
 2ac:	2b 9d 00 04 	lw ra,(sp+4)
 2b0:	37 9c 00 04 	addi sp,sp,4
 2b4:	c3 a0 00 00 	ret

000002b8 <prueba>:


isr_ptr_t isr_table[32];

void prueba()
{
 2b8:	78 01 00 00 	mvhi r1,0x0
 2bc:	38 21 07 a4 	ori r1,r1,0x7a4
	   uart0->rxtx=30;
	   timer0->tcr0 = 0xAA;
 2c0:	78 02 00 00 	mvhi r2,0x0

isr_ptr_t isr_table[32];

void prueba()
{
	   uart0->rxtx=30;
 2c4:	28 25 00 00 	lw r5,(r1+0)
	   timer0->tcr0 = 0xAA;
 2c8:	38 42 07 a8 	ori r2,r2,0x7a8
	   gpio0->ctrl=0x50;
 2cc:	78 01 00 00 	mvhi r1,0x0
isr_ptr_t isr_table[32];

void prueba()
{
	   uart0->rxtx=30;
	   timer0->tcr0 = 0xAA;
 2d0:	28 46 00 00 	lw r6,(r2+0)
	   gpio0->ctrl=0x50;
 2d4:	38 21 07 ac 	ori r1,r1,0x7ac
		 i2c0 ->wxrx = 0x40;
 2d8:	78 02 00 00 	mvhi r2,0x0

void prueba()
{
	   uart0->rxtx=30;
	   timer0->tcr0 = 0xAA;
	   gpio0->ctrl=0x50;
 2dc:	28 24 00 00 	lw r4,(r1+0)
		 i2c0 ->wxrx = 0x40;
 2e0:	38 42 07 b4 	ori r2,r2,0x7b4

isr_ptr_t isr_table[32];

void prueba()
{
	   uart0->rxtx=30;
 2e4:	34 01 00 1e 	mvi r1,30
 2e8:	58 a1 00 04 	sw (r5+4),r1
	   timer0->tcr0 = 0xAA;
	   gpio0->ctrl=0x50;
		 i2c0 ->wxrx = 0x40;
 2ec:	28 43 00 00 	lw r3,(r2+0)
isr_ptr_t isr_table[32];

void prueba()
{
	   uart0->rxtx=30;
	   timer0->tcr0 = 0xAA;
 2f0:	34 01 00 aa 	mvi r1,170
 2f4:	58 c1 00 00 	sw (r6+0),r1
	   gpio0->ctrl=0x50;
 2f8:	34 02 00 50 	mvi r2,80
 2fc:	58 82 00 00 	sw (r4+0),r2
		 i2c0 ->wxrx = 0x40;
 300:	34 01 00 40 	mvi r1,64
 304:	58 61 00 04 	sw (r3+4),r1
}
 308:	c3 a0 00 00 	ret

0000030c <isr_null>:
void tic_isr();
/***************************************************************************
 * IRQ handling
 */
void isr_null()
{
 30c:	c3 a0 00 00 	ret

00000310 <irq_handler>:
}

void irq_handler(uint32_t pending)
{
 310:	37 9c ff f0 	addi sp,sp,-16
 314:	5b 8b 00 10 	sw (sp+16),r11
 318:	5b 8c 00 0c 	sw (sp+12),r12
 31c:	5b 8d 00 08 	sw (sp+8),r13
 320:	5b 9d 00 04 	sw (sp+4),ra
 324:	78 0b 00 00 	mvhi r11,0x0
 328:	39 6b 07 bc 	ori r11,r11,0x7bc
 32c:	b8 20 60 00 	mv r12,r1
 330:	35 6d 00 80 	addi r13,r11,128
 334:	e0 00 00 03 	bi 340 <irq_handler+0x30>
    int i;

    for(i=0; i<32; i++) {
        if (pending & 0x01) (*isr_table[i])();
 338:	35 6b 00 04 	addi r11,r11,4

void irq_handler(uint32_t pending)
{
    int i;

    for(i=0; i<32; i++) {
 33c:	45 6d 00 08 	be r11,r13,35c <irq_handler+0x4c>
        if (pending & 0x01) (*isr_table[i])();
 340:	21 81 00 01 	andi r1,r12,0x1
        pending >>= 1;
 344:	01 8c 00 01 	srui r12,r12,1
void irq_handler(uint32_t pending)
{
    int i;

    for(i=0; i<32; i++) {
        if (pending & 0x01) (*isr_table[i])();
 348:	44 20 ff fc 	be r1,r0,338 <irq_handler+0x28>
 34c:	29 61 00 00 	lw r1,(r11+0)
 350:	35 6b 00 04 	addi r11,r11,4
 354:	d8 20 00 00 	call r1

void irq_handler(uint32_t pending)
{
    int i;

    for(i=0; i<32; i++) {
 358:	5d 6d ff fa 	bne r11,r13,340 <irq_handler+0x30>
        if (pending & 0x01) (*isr_table[i])();
        pending >>= 1;
    }
}
 35c:	2b 9d 00 04 	lw ra,(sp+4)
 360:	2b 8b 00 10 	lw r11,(sp+16)
 364:	2b 8c 00 0c 	lw r12,(sp+12)
 368:	2b 8d 00 08 	lw r13,(sp+8)
 36c:	37 9c 00 10 	addi sp,sp,16
 370:	c3 a0 00 00 	ret

00000374 <isr_init>:

void isr_init()
{
 374:	78 01 00 00 	mvhi r1,0x0
 378:	38 21 07 bc 	ori r1,r1,0x7bc
 37c:	78 02 00 00 	mvhi r2,0x0
 380:	38 42 03 0c 	ori r2,r2,0x30c
 384:	34 23 00 80 	addi r3,r1,128
    int i;
    for(i=0; i<32; i++)
        isr_table[i] = &isr_null;
 388:	58 22 00 00 	sw (r1+0),r2
 38c:	34 21 00 04 	addi r1,r1,4
}

void isr_init()
{
    int i;
    for(i=0; i<32; i++)
 390:	5c 23 ff fe 	bne r1,r3,388 <isr_init+0x14>
        isr_table[i] = &isr_null;
}
 394:	c3 a0 00 00 	ret

00000398 <isr_register>:

void isr_register(int irq, isr_ptr_t isr)
{
 398:	3c 21 00 02 	sli r1,r1,2
 39c:	78 03 00 00 	mvhi r3,0x0
 3a0:	38 63 07 bc 	ori r3,r3,0x7bc
 3a4:	b4 61 18 00 	add r3,r3,r1
 3a8:	58 62 00 00 	sw (r3+0),r2
    isr_table[irq] = isr;
}
 3ac:	c3 a0 00 00 	ret

000003b0 <isr_unregister>:

void isr_unregister(int irq)
{
 3b0:	3c 21 00 02 	sli r1,r1,2
 3b4:	78 03 00 00 	mvhi r3,0x0
 3b8:	38 63 07 bc 	ori r3,r3,0x7bc
 3bc:	78 02 00 00 	mvhi r2,0x0
 3c0:	b4 61 18 00 	add r3,r3,r1
 3c4:	38 42 03 0c 	ori r2,r2,0x30c
 3c8:	58 62 00 00 	sw (r3+0),r2
    isr_table[irq] = &isr_null;
}
 3cc:	c3 a0 00 00 	ret

000003d0 <msleep>:
 * TIMER Functions
 */
uint32_t tic_msec;

void msleep(uint32_t msec)
{
 3d0:	78 03 00 00 	mvhi r3,0x0
 3d4:	78 02 00 01 	mvhi r2,0x1
 3d8:	38 42 86 a0 	ori r2,r2,0x86a0
 3dc:	38 63 07 a8 	ori r3,r3,0x7a8
 3e0:	88 22 08 00 	mul r1,r1,r2
 3e4:	28 63 00 00 	lw r3,(r3+0)
    uint32_t tcr;

    // Use timer0.1
    timer0->compare1 = (FCPU/1000)*msec;
    timer0->counter1 = 0;
    timer0->tcr1 = TIMER_EN;
 3e8:	34 02 00 08 	mvi r2,8
void msleep(uint32_t msec)
{
    uint32_t tcr;

    // Use timer0.1
    timer0->compare1 = (FCPU/1000)*msec;
 3ec:	58 61 00 10 	sw (r3+16),r1
    timer0->counter1 = 0;
 3f0:	34 01 00 00 	mvi r1,0
 3f4:	58 61 00 14 	sw (r3+20),r1
    timer0->tcr1 = TIMER_EN;
 3f8:	58 62 00 0c 	sw (r3+12),r2

    do {
        //halt();
         tcr = timer0->tcr1;
 3fc:	28 61 00 0c 	lw r1,(r3+12)
     } while ( ! (tcr & TIMER_TRIG) );
 400:	20 21 00 01 	andi r1,r1,0x1
 404:	44 20 ff fe 	be r1,r0,3fc <msleep+0x2c>
}
 408:	c3 a0 00 00 	ret

0000040c <nsleep>:

void nsleep(uint32_t nsec)
{
 40c:	b4 21 10 00 	add r2,r1,r1
 410:	b4 41 10 00 	add r2,r2,r1
 414:	78 03 00 00 	mvhi r3,0x0
 418:	38 63 07 a8 	ori r3,r3,0x7a8
 41c:	3c 44 00 05 	sli r4,r2,5
 420:	28 63 00 00 	lw r3,(r3+0)
 424:	b4 44 10 00 	add r2,r2,r4
 428:	b4 41 10 00 	add r2,r2,r1
 42c:	58 62 00 10 	sw (r3+16),r2
    uint32_t tcr;

    // Use timer0.1
    timer0->compare1 = (FCPU/1000000)*nsec;
    timer0->counter1 = 0;
 430:	34 01 00 00 	mvi r1,0
 434:	58 61 00 14 	sw (r3+20),r1
    timer0->tcr1 = TIMER_EN;
 438:	34 02 00 08 	mvi r2,8
 43c:	58 62 00 0c 	sw (r3+12),r2

    do {
        //halt();
         tcr = timer0->tcr1;
 440:	28 61 00 0c 	lw r1,(r3+12)
     } while ( ! (tcr & TIMER_TRIG) );
 444:	20 21 00 01 	andi r1,r1,0x1
 448:	44 20 ff fe 	be r1,r0,440 <nsleep+0x34>
}
 44c:	c3 a0 00 00 	ret

00000450 <tic_isr>:

void tic_isr()
{
 450:	78 03 00 00 	mvhi r3,0x0
 454:	38 63 08 3c 	ori r3,r3,0x83c
 458:	28 62 00 00 	lw r2,(r3+0)
    tic_msec++;
    timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;
 45c:	78 01 00 00 	mvhi r1,0x0
 460:	38 21 07 a8 	ori r1,r1,0x7a8
 464:	28 24 00 00 	lw r4,(r1+0)
     } while ( ! (tcr & TIMER_TRIG) );
}

void tic_isr()
{
    tic_msec++;
 468:	34 42 00 01 	addi r2,r2,1
 46c:	58 62 00 00 	sw (r3+0),r2
    timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;
 470:	34 01 00 0e 	mvi r1,14
 474:	58 81 00 00 	sw (r4+0),r1
}
 478:	c3 a0 00 00 	ret

0000047c <tic_init>:

void tic_init()
{
 47c:	78 01 00 00 	mvhi r1,0x0
 480:	38 21 07 a8 	ori r1,r1,0x7a8
 484:	28 24 00 00 	lw r4,(r1+0)
    tic_msec = 0;
 488:	78 02 00 00 	mvhi r2,0x0
 48c:	38 42 08 3c 	ori r2,r2,0x83c
 490:	34 05 00 00 	mvi r5,0
 494:	58 45 00 00 	sw (r2+0),r5

    // Setup timer0.0
    timer0->compare0 = (FCPU/10000);
 498:	34 01 27 10 	mvi r1,10000
 49c:	58 81 00 04 	sw (r4+4),r1
        isr_table[i] = &isr_null;
}

void isr_register(int irq, isr_ptr_t isr)
{
    isr_table[irq] = isr;
 4a0:	78 03 00 00 	mvhi r3,0x0
 4a4:	78 02 00 00 	mvhi r2,0x0
{
    tic_msec = 0;

    // Setup timer0.0
    timer0->compare0 = (FCPU/10000);
    timer0->counter0 = 0;
 4a8:	58 85 00 08 	sw (r4+8),r5
        isr_table[i] = &isr_null;
}

void isr_register(int irq, isr_ptr_t isr)
{
    isr_table[irq] = isr;
 4ac:	38 63 07 bc 	ori r3,r3,0x7bc
 4b0:	38 42 04 50 	ori r2,r2,0x450
    tic_msec = 0;

    // Setup timer0.0
    timer0->compare0 = (FCPU/10000);
    timer0->counter0 = 0;
    timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;
 4b4:	34 01 00 0e 	mvi r1,14
 4b8:	58 81 00 00 	sw (r4+0),r1
        isr_table[i] = &isr_null;
}

void isr_register(int irq, isr_ptr_t isr)
{
    isr_table[irq] = isr;
 4bc:	58 62 00 04 	sw (r3+4),r2
    timer0->compare0 = (FCPU/10000);
    timer0->counter0 = 0;
    timer0->tcr0     = TIMER_EN | TIMER_AR | TIMER_IRQEN;

    isr_register(1, &tic_isr);
}
 4c0:	c3 a0 00 00 	ret

000004c4 <uart_init>:

/***************************************************************************
 * UART Functions
 */
void uart_init()
{
 4c4:	c3 a0 00 00 	ret

000004c8 <uart_getchar>:
    // Setup Divisor register (Fclk / Baud)
    //uart0->div = (FCPU/(57600*16));
}

char uart_getchar()
{   
 4c8:	78 01 00 00 	mvhi r1,0x0
 4cc:	38 21 07 a4 	ori r1,r1,0x7a4
 4d0:	28 22 00 00 	lw r2,(r1+0)
 4d4:	28 41 00 00 	lw r1,(r2+0)
 4d8:	20 21 00 01 	andi r1,r1,0x1
 4dc:	44 20 ff fe 	be r1,r0,4d4 <uart_getchar+0xc>
    while (! (uart0->ucr & UART_DR)) ;
    return uart0->rxtx;
 4e0:	28 41 00 04 	lw r1,(r2+4)
}
 4e4:	20 21 00 ff 	andi r1,r1,0xff
 4e8:	c3 a0 00 00 	ret

000004ec <uart_putchar>:

void uart_putchar(char c)
{
 4ec:	78 02 00 00 	mvhi r2,0x0
 4f0:	38 42 07 a4 	ori r2,r2,0x7a4
 4f4:	28 42 00 00 	lw r2,(r2+0)
 4f8:	20 23 00 ff 	andi r3,r1,0xff
    while (uart0->ucr & UART_BUSY) ;
 4fc:	28 41 00 00 	lw r1,(r2+0)
 500:	20 21 00 10 	andi r1,r1,0x10
 504:	5c 20 ff fe 	bne r1,r0,4fc <uart_putchar+0x10>
    uart0->rxtx = c;
 508:	58 43 00 04 	sw (r2+4),r3
}
 50c:	c3 a0 00 00 	ret

00000510 <uart_putstr>:

void uart_putstr(char *str)
{
 510:	40 24 00 00 	lbu r4,(r1+0)
 514:	b8 20 18 00 	mv r3,r1
    char *c = str;
    while(*c) {
 518:	44 80 00 0b 	be r4,r0,544 <uart_putstr+0x34>
    return uart0->rxtx;
}

void uart_putchar(char c)
{
    while (uart0->ucr & UART_BUSY) ;
 51c:	78 01 00 00 	mvhi r1,0x0
 520:	38 21 07 a4 	ori r1,r1,0x7a4
 524:	28 22 00 00 	lw r2,(r1+0)
 528:	28 41 00 00 	lw r1,(r2+0)
 52c:	20 21 00 10 	andi r1,r1,0x10
 530:	5c 20 ff fe 	bne r1,r0,528 <uart_putstr+0x18>
    uart0->rxtx = c;
 534:	58 44 00 04 	sw (r2+4),r4
void uart_putstr(char *str)
{
    char *c = str;
    while(*c) {
        uart_putchar(*c);
        c++;
 538:	34 63 00 01 	addi r3,r3,1
}

void uart_putstr(char *str)
{
    char *c = str;
    while(*c) {
 53c:	40 64 00 00 	lbu r4,(r3+0)
 540:	5c 81 ff fa 	bne r4,r1,528 <uart_putstr+0x18>
 544:	c3 a0 00 00 	ret

00000548 <i2c_putchar>:
//static uint8_t ena;
//static uint8_t rw;


void i2c_putchar(uint8_t c)
{
 548:	78 02 00 00 	mvhi r2,0x0
 54c:	38 42 07 b4 	ori r2,r2,0x7b4
 550:	28 44 00 00 	lw r4,(r2+0)
  data = c;
 554:	78 03 00 00 	mvhi r3,0x0
//static uint8_t ena;
//static uint8_t rw;


void i2c_putchar(uint8_t c)
{
 558:	20 21 00 ff 	andi r1,r1,0xff
  data = c;
 55c:	38 63 07 b8 	ori r3,r3,0x7b8
 560:	30 61 00 00 	sb (r3+0),r1
	while ((i2c0->ucr & !I2C_BUSY));
 564:	28 82 00 00 	lw r2,(r4+0)
	i2c0->wxrx = data;
 568:	58 81 00 04 	sw (r4+4),r1
}
 56c:	c3 a0 00 00 	ret

00000570 <i2c_putrwaddr>:

void i2c_putrwaddr (uint8_t rw, uint8_t addrs)
{
 570:	78 03 00 00 	mvhi r3,0x0
 574:	20 21 00 ff 	andi r1,r1,0xff
 578:	20 42 00 ff 	andi r2,r2,0xff
	i2c0 -> rwaddr = ((rw<<7)|addrs>>1);
 57c:	38 63 07 b4 	ori r3,r3,0x7b4
 580:	28 64 00 00 	lw r4,(r3+0)
 584:	00 42 00 01 	srui r2,r2,1
 588:	3c 21 00 07 	sli r1,r1,7
 58c:	b8 41 10 00 	or r2,r2,r1
 590:	58 82 00 08 	sw (r4+8),r2
}
 594:	c3 a0 00 00 	ret

00000598 <i2c_putdatas>:

void i2c_putdatas(char *str)	
{
 598:	40 22 00 00 	lbu r2,(r1+0)
 59c:	b8 20 20 00 	mv r4,r1
	char *c= str;
	while (*c) {
 5a0:	44 40 00 0e 	be r2,r0,5d8 <i2c_putdatas+0x40>


void i2c_putchar(uint8_t c)
{
  data = c;
	while ((i2c0->ucr & !I2C_BUSY));
 5a4:	78 01 00 00 	mvhi r1,0x0
 5a8:	38 21 07 b4 	ori r1,r1,0x7b4
 5ac:	28 23 00 00 	lw r3,(r1+0)
 5b0:	b8 80 08 00 	mv r1,r4
	i2c0->wxrx = data;
 5b4:	b8 40 20 00 	mv r4,r2
void i2c_putdatas(char *str)	
{
	char *c= str;
	while (*c) {
		i2c_putchar(*c);
    c++;
 5b8:	34 21 00 01 	addi r1,r1,1


void i2c_putchar(uint8_t c)
{
  data = c;
	while ((i2c0->ucr & !I2C_BUSY));
 5bc:	28 62 00 00 	lw r2,(r3+0)
	i2c0->wxrx = data;
 5c0:	58 64 00 04 	sw (r3+4),r4
}

void i2c_putdatas(char *str)	
{
	char *c= str;
	while (*c) {
 5c4:	40 22 00 00 	lbu r2,(r1+0)
 5c8:	5c 40 ff fb 	bne r2,r0,5b4 <i2c_putdatas+0x1c>
 5cc:	78 01 00 00 	mvhi r1,0x0
 5d0:	38 21 07 b8 	ori r1,r1,0x7b8
 5d4:	30 24 00 00 	sb (r1+0),r4
 5d8:	c3 a0 00 00 	ret

000005dc <i2c_init>:
    c++;
	}
}

void i2c_init()
{
 5dc:	78 01 00 00 	mvhi r1,0x0
 5e0:	38 21 07 b4 	ori r1,r1,0x7b4
 5e4:	28 23 00 00 	lw r3,(r1+0)
 5e8:	34 02 00 08 	mvi r2,8
 5ec:	58 62 00 00 	sw (r3+0),r2
 i2c0->ucr = I2C_ENA;  
}
 5f0:	c3 a0 00 00 	ret

000005f4 <i2c_sleep>:

void i2c_sleep()
{
 5f4:	78 01 00 00 	mvhi r1,0x0
 5f8:	38 21 07 b4 	ori r1,r1,0x7b4
 5fc:	28 23 00 00 	lw r3,(r1+0)
 600:	28 62 00 00 	lw r2,(r3+0)
 604:	20 42 00 01 	andi r2,r2,0x1
 608:	44 40 00 06 	be r2,r0,620 <i2c_sleep+0x2c>
	while((i2c0->ucr & I2C_BUSY))
	i2c0->ucr = 0x00;
 60c:	34 02 00 00 	mvi r2,0
 610:	58 62 00 00 	sw (r3+0),r2
 i2c0->ucr = I2C_ENA;  
}

void i2c_sleep()
{
	while((i2c0->ucr & I2C_BUSY))
 614:	28 61 00 00 	lw r1,(r3+0)
 618:	20 21 00 01 	andi r1,r1,0x1
 61c:	5c 20 ff fd 	bne r1,r0,610 <i2c_sleep+0x1c>
 620:	c3 a0 00 00 	ret

00000624 <i2c_getdata>:
	i2c0->ucr = 0x00;
}

char i2c_getdata()
{
 624:	78 01 00 00 	mvhi r1,0x0
 628:	38 21 07 b4 	ori r1,r1,0x7b4
 62c:	28 22 00 00 	lw r2,(r1+0)
 630:	28 41 00 00 	lw r1,(r2+0)
 634:	20 21 00 01 	andi r1,r1,0x1
 638:	44 20 00 04 	be r1,r0,648 <i2c_getdata+0x24>
 63c:	28 41 00 00 	lw r1,(r2+0)
 640:	20 21 00 02 	andi r1,r1,0x2
 644:	44 20 ff fb 	be r1,r0,630 <i2c_getdata+0xc>
	while ( (i2c0->ucr & I2C_BUSY) && (!(i2c0->ucr & I2C_ERROR)));
	return i2c0-> wxrx;
 648:	28 41 00 04 	lw r1,(r2+4)
}
 64c:	20 21 00 ff 	andi r1,r1,0xff
 650:	c3 a0 00 00 	ret

00000654 <spi_init>:

/***************************************************************************
 * SPI Functions
 */
void spi_init()
{
 654:	78 01 00 00 	mvhi r1,0x0
 658:	38 21 07 b0 	ori r1,r1,0x7b0
 65c:	28 23 00 00 	lw r3,(r1+0)
 660:	34 02 00 04 	mvi r2,4
 664:	58 62 00 00 	sw (r3+0),r2
	spi0-> ucr = SPI_ENA;
}
 668:	c3 a0 00 00 	ret

0000066c <spi_getchar>:

char spi_getchar()
{   
 66c:	78 01 00 00 	mvhi r1,0x0
 670:	38 21 07 b0 	ori r1,r1,0x7b0
 674:	28 22 00 00 	lw r2,(r1+0)
 678:	28 41 00 00 	lw r1,(r2+0)
 67c:	20 21 00 01 	andi r1,r1,0x1
 680:	5c 20 ff fe 	bne r1,r0,678 <spi_getchar+0xc>
    while (spi0->ucr & SPI_BUSY) ;
    return spi0->rxtx;
 684:	28 41 00 04 	lw r1,(r2+4)
}
 688:	20 21 00 ff 	andi r1,r1,0xff
 68c:	c3 a0 00 00 	ret

00000690 <spi_sleep>:

void spi_sleep()
{
 690:	78 01 00 00 	mvhi r1,0x0
 694:	38 21 07 b0 	ori r1,r1,0x7b0
 698:	28 22 00 00 	lw r2,(r1+0)
 69c:	28 41 00 00 	lw r1,(r2+0)
 6a0:	20 21 00 01 	andi r1,r1,0x1
 6a4:	5c 20 ff fe 	bne r1,r0,69c <spi_sleep+0xc>
	while ((spi0->ucr & SPI_BUSY));
	spi0->ucr = 0x00;
 6a8:	58 41 00 00 	sw (r2+0),r1
}
 6ac:	c3 a0 00 00 	ret

000006b0 <spi_continue>:

void spi_continue(uint8_t a)
{
 6b0:	20 23 00 ff 	andi r3,r1,0xff
	if(a) {
 6b4:	5c 60 00 06 	bne r3,r0,6cc <spi_continue+0x1c>
	spi0->ucr = SPI_CONT;
	}
	else {
	spi0->ucr = !SPI_CONT;
 6b8:	78 01 00 00 	mvhi r1,0x0
 6bc:	38 21 07 b0 	ori r1,r1,0x7b0
 6c0:	28 22 00 00 	lw r2,(r1+0)
 6c4:	58 43 00 00 	sw (r2+0),r3
 6c8:	c3 a0 00 00 	ret
}

void spi_continue(uint8_t a)
{
	if(a) {
	spi0->ucr = SPI_CONT;
 6cc:	78 01 00 00 	mvhi r1,0x0
 6d0:	38 21 07 b0 	ori r1,r1,0x7b0
 6d4:	28 23 00 00 	lw r3,(r1+0)
 6d8:	34 02 00 08 	mvi r2,8
 6dc:	58 62 00 00 	sw (r3+0),r2
 6e0:	c3 a0 00 00 	ret

000006e4 <spi_cont_d>:
	spi0->ucr = !SPI_CONT;
	}
}

void spi_cont_d(char data)
{
 6e4:	78 02 00 00 	mvhi r2,0x0
 6e8:	38 42 07 b0 	ori r2,r2,0x7b0
 6ec:	28 43 00 00 	lw r3,(r2+0)
 6f0:	34 02 00 08 	mvi r2,8
 6f4:	20 21 00 ff 	andi r1,r1,0xff
	spi0->ucr = SPI_CONT;
 6f8:	58 62 00 00 	sw (r3+0),r2
	spi0->rxtx = data;
 6fc:	58 61 00 04 	sw (r3+4),r1
}
 700:	c3 a0 00 00 	ret

00000704 <spi_putchar>:

void spi_putchar(char c)
{
 704:	78 02 00 00 	mvhi r2,0x0
 708:	38 42 07 b0 	ori r2,r2,0x7b0
 70c:	28 42 00 00 	lw r2,(r2+0)
 710:	20 23 00 ff 	andi r3,r1,0xff
    while (spi0->ucr & SPI_BUSY) ;
 714:	28 41 00 00 	lw r1,(r2+0)
 718:	20 21 00 01 	andi r1,r1,0x1
 71c:	5c 20 ff fe 	bne r1,r0,714 <spi_putchar+0x10>
    spi0->rxtx = c;
 720:	58 43 00 04 	sw (r2+4),r3
}
 724:	c3 a0 00 00 	ret

00000728 <spi_putstr>:


void spi_putstr(char *str)
{
 728:	b8 20 10 00 	mv r2,r1
    char *c = str;
    while(*c) {
 72c:	40 21 00 00 	lbu r1,(r1+0)
 730:	44 20 00 0f 	be r1,r0,76c <spi_putstr+0x44>
}

void spi_continue(uint8_t a)
{
	if(a) {
	spi0->ucr = SPI_CONT;
 734:	78 01 00 00 	mvhi r1,0x0
 738:	38 21 07 b0 	ori r1,r1,0x7b0
 73c:	28 23 00 00 	lw r3,(r1+0)
 740:	b8 40 20 00 	mv r4,r2
 744:	34 06 00 08 	mvi r6,8
 748:	58 66 00 00 	sw (r3+0),r6
void spi_putstr(char *str)
{
    char *c = str;
    while(*c) {
				spi_continue(0x01);
        spi_putchar(*c);
 74c:	40 85 00 00 	lbu r5,(r4+0)
	spi0->rxtx = data;
}

void spi_putchar(char c)
{
    while (spi0->ucr & SPI_BUSY) ;
 750:	28 61 00 00 	lw r1,(r3+0)
 754:	20 22 00 01 	andi r2,r1,0x1
 758:	5c 40 ff fe 	bne r2,r0,750 <spi_putstr+0x28>
    spi0->rxtx = c;
 75c:	58 65 00 04 	sw (r3+4),r5
{
    char *c = str;
    while(*c) {
				spi_continue(0x01);
        spi_putchar(*c);
        c++;
 760:	34 84 00 01 	addi r4,r4,1


void spi_putstr(char *str)
{
    char *c = str;
    while(*c) {
 764:	40 81 00 00 	lbu r1,(r4+0)
 768:	5c 22 ff f8 	bne r1,r2,748 <spi_putstr+0x20>
 76c:	c3 a0 00 00 	ret
