// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Full Version"

// DATE "12/23/2016 15:23:07"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	i_clk,
	o_sys_clk,
	o_clk_shift,
	ram_data,
	o_ram_read_req,
	o_ram_read_valid,
	o_ram_write_req,
	o_ram_write_valid,
	o_ready,
	o_sdram_clk,
	o_sdram_cke,
	o_sdram_cs_l,
	o_sdram_ras_l,
	o_sdram_cas_l,
	o_sdram_we_l,
	o_sdram_addr,
	o_sdram_ba,
	o_sdram_dq,
	o_sdram_dqml,
	o_sdram_dqmh,
	o_test_ok,
	o_test_er,
	o_test_stop);
input 	i_clk;
output 	o_sys_clk;
output 	o_clk_shift;
output 	[15:0] ram_data;
output 	o_ram_read_req;
output 	o_ram_read_valid;
output 	o_ram_write_req;
output 	o_ram_write_valid;
output 	o_ready;
output 	o_sdram_clk;
output 	o_sdram_cke;
output 	o_sdram_cs_l;
output 	o_sdram_ras_l;
output 	o_sdram_cas_l;
output 	o_sdram_we_l;
output 	[12:0] o_sdram_addr;
output 	[1:0] o_sdram_ba;
inout 	[15:0] o_sdram_dq;
output 	o_sdram_dqml;
output 	o_sdram_dqmh;
output 	o_test_ok;
output 	o_test_er;
output 	o_test_stop;

// Design Ports Information
// o_sys_clk	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// o_clk_shift	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ram_data[0]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ram_data[1]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ram_data[2]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ram_data[3]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ram_data[4]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ram_data[5]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ram_data[6]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ram_data[7]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ram_data[8]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ram_data[9]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ram_data[10]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ram_data[11]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ram_data[12]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ram_data[13]	=>  Location: PIN_A2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ram_data[14]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ram_data[15]	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// o_ram_read_req	=>  Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// o_ram_read_valid	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// o_ram_write_req	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// o_ram_write_valid	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// o_ready	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// o_sdram_clk	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// o_sdram_cke	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// o_sdram_cs_l	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// o_sdram_ras_l	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// o_sdram_cas_l	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// o_sdram_we_l	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// o_sdram_addr[0]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// o_sdram_addr[1]	=>  Location: PIN_N5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// o_sdram_addr[2]	=>  Location: PIN_N6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// o_sdram_addr[3]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// o_sdram_addr[4]	=>  Location: PIN_P8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// o_sdram_addr[5]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// o_sdram_addr[6]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// o_sdram_addr[7]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// o_sdram_addr[8]	=>  Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// o_sdram_addr[9]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// o_sdram_addr[10]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// o_sdram_addr[11]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// o_sdram_addr[12]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// o_sdram_ba[0]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// o_sdram_ba[1]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// o_sdram_dqml	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// o_sdram_dqmh	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// o_test_ok	=>  Location: PIN_B1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// o_test_er	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// o_test_stop	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// o_sdram_dq[0]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// o_sdram_dq[1]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// o_sdram_dq[2]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// o_sdram_dq[3]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// o_sdram_dq[4]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// o_sdram_dq[5]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// o_sdram_dq[6]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// o_sdram_dq[7]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// o_sdram_dq[8]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// o_sdram_dq[9]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// o_sdram_dq[10]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// o_sdram_dq[11]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// o_sdram_dq[12]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// o_sdram_dq[13]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// o_sdram_dq[14]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// o_sdram_dq[15]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// i_clk	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("sdram_cntr_6_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \Add3~4_combout ;
wire \Add3~6_combout ;
wire \Add3~16_combout ;
wire \Add3~20_combout ;
wire \Add3~26_combout ;
wire \SDRAM_CNTR0|Add2~4_combout ;
wire \SDRAM_CNTR0|Add2~16_combout ;
wire \SDRAM_CNTR0|Add0~0_combout ;
wire \SDRAM_CNTR0|Add0~2_combout ;
wire \SDRAM_CNTR0|Add0~4_combout ;
wire \SDRAM_CNTR0|Add0~16_combout ;
wire \SDRAM_CNTR0|Add0~20_combout ;
wire \SDRAM_CNTR0|Add0~24_combout ;
wire \SDRAM_CNTR0|Add0~26_combout ;
wire \cnt[0]~11_combout ;
wire \cnt[7]~26_combout ;
wire \addr_row_ba[3]~24_combout ;
wire \addr_row_ba[11]~40_combout ;
wire \Add2~0_combout ;
wire \Add2~13 ;
wire \Add2~14_combout ;
wire \SDRAM_CNTR0|Add1~1 ;
wire \SDRAM_CNTR0|Add1~0_combout ;
wire \SDRAM_CNTR0|Add1~3 ;
wire \SDRAM_CNTR0|Add1~2_combout ;
wire \SDRAM_CNTR0|Add1~5 ;
wire \SDRAM_CNTR0|Add1~4_combout ;
wire \SDRAM_CNTR0|Add1~7 ;
wire \SDRAM_CNTR0|Add1~6_combout ;
wire \SDRAM_CNTR0|Add1~9 ;
wire \SDRAM_CNTR0|Add1~8_combout ;
wire \SDRAM_CNTR0|Add1~11 ;
wire \SDRAM_CNTR0|Add1~10_combout ;
wire \SDRAM_CNTR0|Add1~13 ;
wire \SDRAM_CNTR0|Add1~12_combout ;
wire \SDRAM_CNTR0|Add1~15 ;
wire \SDRAM_CNTR0|Add1~14_combout ;
wire \SDRAM_CNTR0|Add1~17 ;
wire \SDRAM_CNTR0|Add1~16_combout ;
wire \SDRAM_CNTR0|Add1~19 ;
wire \SDRAM_CNTR0|Add1~18_combout ;
wire \SDRAM_CNTR0|Add1~21 ;
wire \SDRAM_CNTR0|Add1~20_combout ;
wire \SDRAM_CNTR0|Add1~23 ;
wire \SDRAM_CNTR0|Add1~22_combout ;
wire \SDRAM_CNTR0|Add1~25 ;
wire \SDRAM_CNTR0|Add1~24_combout ;
wire \SDRAM_CNTR0|Add1~27 ;
wire \SDRAM_CNTR0|Add1~26_combout ;
wire \SDRAM_CNTR0|Add1~29 ;
wire \SDRAM_CNTR0|Add1~28_combout ;
wire \SDRAM_CNTR0|Add1~30_combout ;
wire \Equal13~0_combout ;
wire \Equal14~0_combout ;
wire \Equal10~0_combout ;
wire \cnt[9]~10_combout ;
wire \Selector68~0_combout ;
wire \Selector68~1_combout ;
wire \SDRAM_CNTR0|Selector16~0_combout ;
wire \SDRAM_CNTR0|WideOr13~1_combout ;
wire \SDRAM_CNTR0|Selector17~3_combout ;
wire \SDRAM_CNTR0|WideOr13~3_combout ;
wire \SDRAM_CNTR0|Selector19~1_combout ;
wire \SDRAM_CNTR0|Selector19~2_combout ;
wire \Equal2~0_combout ;
wire \Equal2~2_combout ;
wire \Equal2~6_combout ;
wire \Selector0~0_combout ;
wire \st[10]~7_combout ;
wire \Equal1~2_combout ;
wire \Selector56~2_combout ;
wire \Selector56~3_combout ;
wire \Equal4~6_combout ;
wire \Selector56~7_combout ;
wire \SDRAM_CNTR0|Selector44~0_combout ;
wire \SDRAM_CNTR0|Selector78~0_combout ;
wire \SDRAM_CNTR0|Selector72~0_combout ;
wire \SDRAM_CNTR0|ram_len_btrm[9]~0_combout ;
wire \WideOr4~combout ;
wire \data_w~0_combout ;
wire \WideOr2~0_combout ;
wire \Selector17~0_combout ;
wire \SDRAM_CNTR0|Equal0~0_combout ;
wire \SDRAM_CNTR0|Equal0~1_combout ;
wire \SDRAM_CNTR0|Equal0~2_combout ;
wire \SDRAM_CNTR0|Equal0~3_combout ;
wire \SDRAM_CNTR0|Equal0~4_combout ;
wire \SDRAM_CNTR0|wait_cnt~3_combout ;
wire \SDRAM_CNTR0|wait_cnt~5_combout ;
wire \SDRAM_CNTR0|wait_cnt~7_combout ;
wire \SDRAM_CNTR0|wait_cnt~13_combout ;
wire \SDRAM_CNTR0|wait_cnt~14_combout ;
wire \SDRAM_CNTR0|wait_cnt~15_combout ;
wire \SDRAM_CNTR0|Selector81~0_combout ;
wire \SDRAM_CNTR0|ref_cnt~0_combout ;
wire \SDRAM_CNTR0|ref_cnt~1_combout ;
wire \SDRAM_CNTR0|ref_cnt~2_combout ;
wire \SDRAM_CNTR0|ref_cnt~3_combout ;
wire \SDRAM_CNTR0|ref_cnt~4_combout ;
wire \SDRAM_CNTR0|ref_cnt~5_combout ;
wire \SDRAM_CNTR0|wait_cnt_load[2]~0_combout ;
wire \SDRAM_CNTR0|Selector28~0_combout ;
wire \SDRAM_CNTR0|Selector29~0_combout ;
wire \SDRAM_CNTR0|Selector59~9_combout ;
wire \ram_addr[12]~feeder_combout ;
wire \ram_addr[16]~feeder_combout ;
wire \ram_addr[17]~feeder_combout ;
wire \ram_addr[18]~feeder_combout ;
wire \ram_addr[20]~feeder_combout ;
wire \ram_addr[21]~feeder_combout ;
wire \ram_addr[23]~feeder_combout ;
wire \SDRAM_CNTR0|ram_row[3]~feeder_combout ;
wire \SDRAM_CNTR0|ram_row[6]~feeder_combout ;
wire \SDRAM_CNTR0|ram_row[8]~feeder_combout ;
wire \SDRAM_CNTR0|ram_row[9]~feeder_combout ;
wire \SDRAM_CNTR0|ram_row[11]~feeder_combout ;
wire \SDRAM_CNTR0|ram_ba[0]~feeder_combout ;
wire \SDRAM_CNTR0|ram_ba[1]~feeder_combout ;
wire \i_clk~input_o ;
wire \PLL1|altpll_component|auto_generated|wire_pll1_fbout ;
wire \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \Add3~1 ;
wire \Add3~2_combout ;
wire \Selector56~0_combout ;
wire \addr_row_ba[0]~17_combout ;
wire \Selector55~0_combout ;
wire \Selector55~2_combout ;
wire \Equal5~0_combout ;
wire \Selector53~0_combout ;
wire \Add2~1 ;
wire \Add2~2_combout ;
wire \Selector23~0_combout ;
wire \Add2~3 ;
wire \Add2~4_combout ;
wire \Selector22~0_combout ;
wire \WideOr3~0_combout ;
wire \Equal13~1_combout ;
wire \Equal9~0_combout ;
wire \WideOr1~0_combout ;
wire \WideOr3~combout ;
wire \Selector24~0_combout ;
wire \Equal3~1_combout ;
wire \Add2~5 ;
wire \Add2~6_combout ;
wire \Selector21~0_combout ;
wire \Equal3~2_combout ;
wire \Selector53~1_combout ;
wire \Selector53~2_combout ;
wire \Equal4~5_combout ;
wire \SDRAM_CNTR0|Selector38~0_combout ;
wire \SDRAM_CNTR0|st.INIT_REF2~q ;
wire \SDRAM_CNTR0|st.READ_ACT~feeder_combout ;
wire \SDRAM_CNTR0|st.READ_ACT~q ;
wire \SDRAM_CNTR0|st.READ_NOP1~q ;
wire \SDRAM_CNTR0|st.READ_NOP2~feeder_combout ;
wire \SDRAM_CNTR0|st.READ_NOP2~q ;
wire \SDRAM_CNTR0|st.READ_START~q ;
wire \SDRAM_CNTR0|st.READ_WAIT1~q ;
wire \SDRAM_CNTR0|st.READ_WAIT2~feeder_combout ;
wire \SDRAM_CNTR0|st.READ_WAIT2~q ;
wire \SDRAM_CNTR0|st.REF_AREF~q ;
wire \SDRAM_CNTR0|Selector69~0_combout ;
wire \SDRAM_CNTR0|ref_ok~q ;
wire \SDRAM_CNTR0|ref_req~0_combout ;
wire \SDRAM_CNTR0|ref_en~0_combout ;
wire \SDRAM_CNTR0|ref_en~q ;
wire \SDRAM_CNTR0|ref_req~q ;
wire \Selector69~0_combout ;
wire \Selector69~1_combout ;
wire \ram_read_req~q ;
wire \SDRAM_CNTR0|Selector50~0_combout ;
wire \SDRAM_CNTR0|st.WRITE~q ;
wire \SDRAM_CNTR0|st.WRITE_ACT~feeder_combout ;
wire \SDRAM_CNTR0|st.WRITE_ACT~q ;
wire \SDRAM_CNTR0|st.WRITE_NOP1~q ;
wire \SDRAM_CNTR0|st.WRITE_NOP2~q ;
wire \SDRAM_CNTR0|st.WRITE_D0~q ;
wire \SDRAM_CNTR0|sdram_addr[0]~0_combout ;
wire \SDRAM_CNTR0|st.READ_WAIT3~q ;
wire \ram_len[9]~feeder_combout ;
wire \ram_len~0_combout ;
wire \SDRAM_CNTR0|Add2~2_combout ;
wire \SDRAM_CNTR0|Selector79~0_combout ;
wire \SDRAM_CNTR0|Equal1~0_combout ;
wire \SDRAM_CNTR0|Add2~12_combout ;
wire \SDRAM_CNTR0|Selector74~0_combout ;
wire \SDRAM_CNTR0|Equal1~1_combout ;
wire \SDRAM_CNTR0|Equal1~2_combout ;
wire \SDRAM_CNTR0|Equal1~3_combout ;
wire \SDRAM_CNTR0|Selector55~0_combout ;
wire \SDRAM_CNTR0|st.WRITE_N~q ;
wire \SDRAM_CNTR0|WideOr13~2_combout ;
wire \SDRAM_CNTR0|WideOr53~0_combout ;
wire \SDRAM_CNTR0|Add2~0_combout ;
wire \SDRAM_CNTR0|Selector80~2_combout ;
wire \SDRAM_CNTR0|Selector80~3_combout ;
wire \SDRAM_CNTR0|Add2~1 ;
wire \SDRAM_CNTR0|Add2~3 ;
wire \SDRAM_CNTR0|Add2~5 ;
wire \SDRAM_CNTR0|Add2~6_combout ;
wire \SDRAM_CNTR0|Selector77~0_combout ;
wire \SDRAM_CNTR0|Add2~7 ;
wire \SDRAM_CNTR0|Add2~8_combout ;
wire \SDRAM_CNTR0|Selector76~0_combout ;
wire \SDRAM_CNTR0|Add2~9 ;
wire \SDRAM_CNTR0|Add2~10_combout ;
wire \SDRAM_CNTR0|Selector75~0_combout ;
wire \SDRAM_CNTR0|Add2~11 ;
wire \SDRAM_CNTR0|Add2~13 ;
wire \SDRAM_CNTR0|Add2~14_combout ;
wire \SDRAM_CNTR0|Selector73~0_combout ;
wire \SDRAM_CNTR0|Add2~15 ;
wire \SDRAM_CNTR0|Add2~17 ;
wire \SDRAM_CNTR0|Add2~18_combout ;
wire \SDRAM_CNTR0|Selector71~0_combout ;
wire \SDRAM_CNTR0|Selector59~5_combout ;
wire \SDRAM_CNTR0|Selector56~0_combout ;
wire \SDRAM_CNTR0|Selector59~4_combout ;
wire \SDRAM_CNTR0|Selector59~7_combout ;
wire \SDRAM_CNTR0|Selector67~0_combout ;
wire \SDRAM_CNTR0|st.READ_DATA~q ;
wire \SDRAM_CNTR0|st.00000000~feeder_combout ;
wire \SDRAM_CNTR0|st.00000000~q ;
wire \SDRAM_CNTR0|Selector32~0_combout ;
wire \SDRAM_CNTR0|st.INIT_POWERUP~q ;
wire \SDRAM_CNTR0|WideOr50~0_combout ;
wire \SDRAM_CNTR0|st.INIT_WAIT2~q ;
wire \SDRAM_CNTR0|Selector40~0_combout ;
wire \SDRAM_CNTR0|st.INIT_WAIT3~q ;
wire \SDRAM_CNTR0|WideOr50~1_combout ;
wire \SDRAM_CNTR0|Selector59~8_combout ;
wire \SDRAM_CNTR0|Selector45~0_combout ;
wire \SDRAM_CNTR0|st.REF~q ;
wire \SDRAM_CNTR0|st.REF_NOP1~feeder_combout ;
wire \SDRAM_CNTR0|st.REF_NOP1~q ;
wire \SDRAM_CNTR0|st.REF_NOP2~q ;
wire \SDRAM_CNTR0|WideOr17~combout ;
wire \SDRAM_CNTR0|Selector59~2_combout ;
wire \SDRAM_CNTR0|st.INIT_PRE~q ;
wire \SDRAM_CNTR0|st.INIT_NOP1~q ;
wire \SDRAM_CNTR0|st.INIT_NOP2~feeder_combout ;
wire \SDRAM_CNTR0|st.INIT_NOP2~q ;
wire \SDRAM_CNTR0|st.INIT_REF1~q ;
wire \SDRAM_CNTR0|st.INIT_WAIT1~q ;
wire \SDRAM_CNTR0|Selector30~0_combout ;
wire \SDRAM_CNTR0|Selector30~1_combout ;
wire \SDRAM_CNTR0|wait_cnt_start~q ;
wire \SDRAM_CNTR0|w_st.01~0_combout ;
wire \SDRAM_CNTR0|w_st.01~q ;
wire \SDRAM_CNTR0|Selector22~0_combout ;
wire \SDRAM_CNTR0|wait_cnt~2_combout ;
wire \SDRAM_CNTR0|w_st~6_combout ;
wire \SDRAM_CNTR0|Add0~1 ;
wire \SDRAM_CNTR0|Add0~3 ;
wire \SDRAM_CNTR0|Add0~5 ;
wire \SDRAM_CNTR0|Add0~6_combout ;
wire \SDRAM_CNTR0|wait_cnt~12_combout ;
wire \SDRAM_CNTR0|Add0~7 ;
wire \SDRAM_CNTR0|Add0~8_combout ;
wire \SDRAM_CNTR0|wait_cnt~11_combout ;
wire \SDRAM_CNTR0|Add0~9 ;
wire \SDRAM_CNTR0|Add0~10_combout ;
wire \SDRAM_CNTR0|wait_cnt~10_combout ;
wire \SDRAM_CNTR0|Add0~11 ;
wire \SDRAM_CNTR0|Add0~12_combout ;
wire \SDRAM_CNTR0|wait_cnt~9_combout ;
wire \SDRAM_CNTR0|Add0~13 ;
wire \SDRAM_CNTR0|Add0~14_combout ;
wire \SDRAM_CNTR0|wait_cnt~8_combout ;
wire \SDRAM_CNTR0|Add0~15 ;
wire \SDRAM_CNTR0|Add0~17 ;
wire \SDRAM_CNTR0|Add0~18_combout ;
wire \SDRAM_CNTR0|wait_cnt~6_combout ;
wire \SDRAM_CNTR0|Add0~19 ;
wire \SDRAM_CNTR0|Add0~21 ;
wire \SDRAM_CNTR0|Add0~22_combout ;
wire \SDRAM_CNTR0|wait_cnt~4_combout ;
wire \SDRAM_CNTR0|Add0~23 ;
wire \SDRAM_CNTR0|Add0~25 ;
wire \SDRAM_CNTR0|Add0~27 ;
wire \SDRAM_CNTR0|Add0~28_combout ;
wire \SDRAM_CNTR0|wait_cnt~1_combout ;
wire \SDRAM_CNTR0|Add0~29 ;
wire \SDRAM_CNTR0|Add0~30_combout ;
wire \SDRAM_CNTR0|wait_cnt~0_combout ;
wire \SDRAM_CNTR0|Add0~31 ;
wire \SDRAM_CNTR0|Add0~32_combout ;
wire \SDRAM_CNTR0|wait_cnt_end~0_combout ;
wire \SDRAM_CNTR0|wait_cnt_end~q ;
wire \SDRAM_CNTR0|Selector59~6_combout ;
wire \SDRAM_CNTR0|st.INIT_LMR~q ;
wire \SDRAM_CNTR0|st.INIT_LMR1~q ;
wire \SDRAM_CNTR0|st.INIT_LMR2~q ;
wire \SDRAM_CNTR0|Selector56~1_combout ;
wire \SDRAM_CNTR0|Selector56~2_combout ;
wire \SDRAM_CNTR0|Selector56~3_combout ;
wire \SDRAM_CNTR0|Selector56~4_combout ;
wire \SDRAM_CNTR0|st.WRITE_STOP0~q ;
wire \SDRAM_CNTR0|st.WRITE_STOP1~feeder_combout ;
wire \SDRAM_CNTR0|st.WRITE_STOP1~q ;
wire \SDRAM_CNTR0|st.WRITE_STOP_PRE~q ;
wire \SDRAM_CNTR0|Selector49~0_combout ;
wire \SDRAM_CNTR0|st.REF_WAIT~q ;
wire \SDRAM_CNTR0|st.READ_END~0_combout ;
wire \SDRAM_CNTR0|st.READ_END~q ;
wire \SDRAM_CNTR0|Selector44~1_combout ;
wire \SDRAM_CNTR0|Selector44~2_combout ;
wire \SDRAM_CNTR0|st.IDLE~q ;
wire \SDRAM_CNTR0|Selector59~3_combout ;
wire \SDRAM_CNTR0|st.READ~q ;
wire \SDRAM_CNTR0|Selector0~0_combout ;
wire \SDRAM_CNTR0|Selector0~1_combout ;
wire \SDRAM_CNTR0|Selector0~2_combout ;
wire \SDRAM_CNTR0|ready~q ;
wire \st[14]~0_combout ;
wire \st[13]~10_combout ;
wire \st[8]~5_combout ;
wire \Add3~3 ;
wire \Add3~5 ;
wire \Add3~7 ;
wire \Add3~8_combout ;
wire \st[4]~1_combout ;
wire \Add3~9 ;
wire \Add3~11 ;
wire \Add3~12_combout ;
wire \st[6]~3_combout ;
wire \Add3~13 ;
wire \Add3~14_combout ;
wire \st[7]~4_combout ;
wire \Add3~15 ;
wire \Add3~17 ;
wire \Add3~18_combout ;
wire \st[9]~6_combout ;
wire \Add3~19 ;
wire \Add3~21 ;
wire \Add3~22_combout ;
wire \st[11]~8_combout ;
wire \Add3~23 ;
wire \Add3~25 ;
wire \Add3~27 ;
wire \Add3~28_combout ;
wire \st[14]~11_combout ;
wire \Add3~29 ;
wire \Add3~30_combout ;
wire \st[15]~12_combout ;
wire \Add3~24_combout ;
wire \st[12]~9_combout ;
wire \Equal4~2_combout ;
wire \Equal4~1_combout ;
wire \Equal4~3_combout ;
wire \Selector56~1_combout ;
wire \cnt[0]~12 ;
wire \cnt[1]~14_combout ;
wire \SDRAM_CNTR0|Selector70~0_combout ;
wire \SDRAM_CNTR0|ram_write_valid~q ;
wire \Equal6~0_combout ;
wire \cnt[9]~13_combout ;
wire \cnt[1]~15 ;
wire \cnt[2]~16_combout ;
wire \cnt[2]~17 ;
wire \cnt[3]~18_combout ;
wire \cnt[3]~19 ;
wire \cnt[4]~20_combout ;
wire \cnt[4]~21 ;
wire \cnt[5]~22_combout ;
wire \cnt[5]~23 ;
wire \cnt[6]~24_combout ;
wire \Equal0~1_combout ;
wire \cnt[6]~25 ;
wire \cnt[7]~27 ;
wire \cnt[8]~28_combout ;
wire \cnt[8]~29 ;
wire \cnt[9]~30_combout ;
wire \Equal0~0_combout ;
wire \Equal0~2_combout ;
wire \Selector56~4_combout ;
wire \Selector56~5_combout ;
wire \Add3~0_combout ;
wire \Selector56~6_combout ;
wire \WideNor0~0_combout ;
wire \Add3~10_combout ;
wire \st[5]~2_combout ;
wire \Equal4~0_combout ;
wire \Equal14~1_combout ;
wire \Selector55~1_combout ;
wire \WideNor0~combout ;
wire \addr_row_ba[0]~18_combout ;
wire \addr_row_ba[0]~48_combout ;
wire \WideOr2~combout ;
wire \addr_row_ba[0]~19 ;
wire \addr_row_ba[1]~20_combout ;
wire \addr_row_ba[1]~21 ;
wire \addr_row_ba[2]~22_combout ;
wire \addr_row_ba[2]~23 ;
wire \addr_row_ba[3]~25 ;
wire \addr_row_ba[4]~26_combout ;
wire \addr_row_ba[4]~27 ;
wire \addr_row_ba[5]~29 ;
wire \addr_row_ba[6]~31 ;
wire \addr_row_ba[7]~32_combout ;
wire \addr_row_ba[7]~33 ;
wire \addr_row_ba[8]~34_combout ;
wire \addr_row_ba[8]~35 ;
wire \addr_row_ba[9]~36_combout ;
wire \addr_row_ba[9]~37 ;
wire \addr_row_ba[10]~38_combout ;
wire \addr_row_ba[10]~39 ;
wire \addr_row_ba[11]~41 ;
wire \addr_row_ba[12]~42_combout ;
wire \addr_row_ba[12]~43 ;
wire \addr_row_ba[13]~45 ;
wire \addr_row_ba[14]~46_combout ;
wire \addr_row_ba[13]~44_combout ;
wire \Equal1~3_combout ;
wire \addr_row_ba[6]~30_combout ;
wire \Equal1~1_combout ;
wire \Equal1~0_combout ;
wire \Equal1~4_combout ;
wire \Selector54~0_combout ;
wire \Selector54~1_combout ;
wire \Equal12~0_combout ;
wire \Add2~7 ;
wire \Add2~8_combout ;
wire \Selector20~0_combout ;
wire \Add2~9 ;
wire \Add2~10_combout ;
wire \Selector19~0_combout ;
wire \Add2~11 ;
wire \Add2~12_combout ;
wire \Selector18~0_combout ;
wire \Equal3~0_combout ;
wire \Selector40~0_combout ;
wire \Selector40~1_combout ;
wire \i_ram_data[0]~feeder_combout ;
wire \Equal4~4_combout ;
wire \i_ram_data[0]~0_combout ;
wire \SDRAM_CNTR0|sdram_data~0_combout ;
wire \SDRAM_CNTR0|Selector81~1_combout ;
wire \SDRAM_CNTR0|sdram_buf_we~q ;
wire \Selector29~0_combout ;
wire \Selector29~1_combout ;
wire \i_ram_data[11]~feeder_combout ;
wire \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_o_sys_clk_outclk ;
wire \PLL1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \o_sdram_dq[0]~input_o ;
wire \ram_data_r[0]~feeder_combout ;
wire \SDRAM_CNTR0|Selector82~0_combout ;
wire \SDRAM_CNTR0|ram_read_valid~q ;
wire \ram_data_r[0]~0_combout ;
wire \o_sdram_dq[1]~input_o ;
wire \o_sdram_dq[2]~input_o ;
wire \ram_data_r[2]~feeder_combout ;
wire \o_sdram_dq[3]~input_o ;
wire \o_sdram_dq[4]~input_o ;
wire \ram_data_r[4]~feeder_combout ;
wire \o_sdram_dq[5]~input_o ;
wire \o_sdram_dq[6]~input_o ;
wire \o_sdram_dq[7]~input_o ;
wire \ram_data_r[7]~feeder_combout ;
wire \o_sdram_dq[8]~input_o ;
wire \o_sdram_dq[9]~input_o ;
wire \o_sdram_dq[10]~input_o ;
wire \ram_data_r[10]~feeder_combout ;
wire \o_sdram_dq[11]~input_o ;
wire \ram_data_r[11]~feeder_combout ;
wire \o_sdram_dq[12]~input_o ;
wire \ram_data_r[12]~feeder_combout ;
wire \o_sdram_dq[13]~input_o ;
wire \o_sdram_dq[14]~input_o ;
wire \ram_data_r[14]~feeder_combout ;
wire \o_sdram_dq[15]~input_o ;
wire \Selector68~2_combout ;
wire \ram_write_req~q ;
wire \SDRAM_CNTR0|sdram_cmd[3]~_Duplicate_1_q ;
wire \SDRAM_CNTR0|Selector16~1_combout ;
wire \SDRAM_CNTR0|Selector17~0_combout ;
wire \SDRAM_CNTR0|WideOr8~0_combout ;
wire \SDRAM_CNTR0|WideOr13~0_combout ;
wire \SDRAM_CNTR0|Selector17~1_combout ;
wire \SDRAM_CNTR0|Selector17~2_combout ;
wire \SDRAM_CNTR0|Selector17~4_combout ;
wire \SDRAM_CNTR0|sdram_cmd[1]~_Duplicate_1_q ;
wire \SDRAM_CNTR0|Selector18~0_combout ;
wire \SDRAM_CNTR0|Selector18~1_combout ;
wire \SDRAM_CNTR0|Selector19~0_combout ;
wire \SDRAM_CNTR0|Selector19~3_combout ;
wire \ram_addr[9]~feeder_combout ;
wire \SDRAM_CNTR0|Selector13~0_combout ;
wire \SDRAM_CNTR0|WideOr5~0_combout ;
wire \ram_addr[10]~feeder_combout ;
wire \SDRAM_CNTR0|Selector12~0_combout ;
wire \ram_addr[11]~feeder_combout ;
wire \SDRAM_CNTR0|Selector11~0_combout ;
wire \SDRAM_CNTR0|sdram_addr[3]~_Duplicate_1_q ;
wire \SDRAM_CNTR0|Selector10~0_combout ;
wire \SDRAM_CNTR0|Selector9~0_combout ;
wire \addr_row_ba[5]~28_combout ;
wire \SDRAM_CNTR0|Selector8~0_combout ;
wire \SDRAM_CNTR0|sdram_addr[6]~_Duplicate_1_q ;
wire \SDRAM_CNTR0|Selector7~0_combout ;
wire \SDRAM_CNTR0|sdram_addr[7]~_Duplicate_1_q ;
wire \SDRAM_CNTR0|Selector6~0_combout ;
wire \SDRAM_CNTR0|sdram_addr[8]~_Duplicate_1_q ;
wire \SDRAM_CNTR0|Selector5~0_combout ;
wire \SDRAM_CNTR0|Selector3~0_combout ;
wire \SDRAM_CNTR0|sdram_addr[9]~_Duplicate_1_q ;
wire \SDRAM_CNTR0|Selector4~0_combout ;
wire \SDRAM_CNTR0|Selector3~1_combout ;
wire \SDRAM_CNTR0|sdram_addr[10]~_Duplicate_1_q ;
wire \SDRAM_CNTR0|Selector3~2_combout ;
wire \SDRAM_CNTR0|sdram_addr[11]~_Duplicate_1_q ;
wire \SDRAM_CNTR0|Selector2~0_combout ;
wire \SDRAM_CNTR0|sdram_addr[12]~_Duplicate_1_q ;
wire \SDRAM_CNTR0|Selector1~0_combout ;
wire \SDRAM_CNTR0|Selector13~1_combout ;
wire \SDRAM_CNTR0|sdram_ba[0]~_Duplicate_1_q ;
wire \SDRAM_CNTR0|Selector15~0_combout ;
wire \SDRAM_CNTR0|sdram_ba[1]~_Duplicate_1_q ;
wire \SDRAM_CNTR0|Selector14~0_combout ;
wire \Equal2~7_combout ;
wire \Equal2~4_combout ;
wire \Equal2~5_combout ;
wire \Equal2~1_combout ;
wire \Equal2~3_combout ;
wire \Equal2~8_combout ;
wire \Selector1~0_combout ;
wire \Selector1~1_combout ;
wire \test_ok~q ;
wire \WideOr1~1_combout ;
wire \Selector0~1_combout ;
wire \test_er~q ;
wire \WideOr10~0_combout ;
wire \Equal8~0_combout ;
wire \Selector57~0_combout ;
wire \test_stop~q ;
wire [15:0] st;
wire [9:0] ram_len;
wire [15:0] ram_data_r;
wire [23:0] ram_addr;
wire [15:0] i_ram_data;
wire [15:0] data_w;
wire [7:0] data_num;
wire [9:0] cnt;
wire [14:0] addr_row_ba;
wire [4:0] \PLL1|altpll_component|auto_generated|wire_pll1_clk ;
wire [3:0] \SDRAM_CNTR0|sdram_cmd ;
wire [1:0] \SDRAM_CNTR0|sdram_ba ;
wire [12:0] \SDRAM_CNTR0|sdram_addr ;
wire [15:0] \SDRAM_CNTR0|ref_cnt ;
wire [12:0] \SDRAM_CNTR0|ram_row ;
wire [9:0] \SDRAM_CNTR0|ram_len_btrm ;
wire [9:0] \SDRAM_CNTR0|ram_len ;
wire [15:0] \SDRAM_CNTR0|ram_data_output ;
wire [1:0] \SDRAM_CNTR0|ram_ba ;
wire [9:0] \SDRAM_CNTR0|data_cnt ;
wire [15:0] \SDRAM_CNTR0|wait_cnt_load ;
wire [15:0] \SDRAM_CNTR0|wait_cnt ;
wire [15:0] \SDRAM_CNTR0|sdram_data ;

wire [4:0] \PLL1|altpll_component|auto_generated|pll1_CLK_bus ;

assign \PLL1|altpll_component|auto_generated|wire_pll1_clk [0] = \PLL1|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \PLL1|altpll_component|auto_generated|wire_pll1_clk [1] = \PLL1|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \PLL1|altpll_component|auto_generated|wire_pll1_clk [2] = \PLL1|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \PLL1|altpll_component|auto_generated|wire_pll1_clk [3] = \PLL1|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \PLL1|altpll_component|auto_generated|wire_pll1_clk [4] = \PLL1|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: FF_X20_Y16_N13
dffeas \cnt[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_len~0_combout ),
	.sload(gnd),
	.ena(\cnt[9]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[0]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[0] .is_wysiwyg = "true";
defparam \cnt[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N27
dffeas \cnt[7] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt[7]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_len~0_combout ),
	.sload(gnd),
	.ena(\cnt[9]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[7]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[7] .is_wysiwyg = "true";
defparam \cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N4
cycloneive_lcell_comb \Add3~4 (
// Equation(s):
// \Add3~4_combout  = (st[2] & (\Add3~3  $ (GND))) # (!st[2] & (!\Add3~3  & VCC))
// \Add3~5  = CARRY((st[2] & !\Add3~3 ))

	.dataa(st[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~3 ),
	.combout(\Add3~4_combout ),
	.cout(\Add3~5 ));
// synopsys translate_off
defparam \Add3~4 .lut_mask = 16'hA50A;
defparam \Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N6
cycloneive_lcell_comb \Add3~6 (
// Equation(s):
// \Add3~6_combout  = (st[3] & (!\Add3~5 )) # (!st[3] & ((\Add3~5 ) # (GND)))
// \Add3~7  = CARRY((!\Add3~5 ) # (!st[3]))

	.dataa(st[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~5 ),
	.combout(\Add3~6_combout ),
	.cout(\Add3~7 ));
// synopsys translate_off
defparam \Add3~6 .lut_mask = 16'h5A5F;
defparam \Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N16
cycloneive_lcell_comb \Add3~16 (
// Equation(s):
// \Add3~16_combout  = (st[8] & (\Add3~15  $ (GND))) # (!st[8] & (!\Add3~15  & VCC))
// \Add3~17  = CARRY((st[8] & !\Add3~15 ))

	.dataa(gnd),
	.datab(st[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~15 ),
	.combout(\Add3~16_combout ),
	.cout(\Add3~17 ));
// synopsys translate_off
defparam \Add3~16 .lut_mask = 16'hC30C;
defparam \Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N20
cycloneive_lcell_comb \Add3~20 (
// Equation(s):
// \Add3~20_combout  = (st[10] & (\Add3~19  $ (GND))) # (!st[10] & (!\Add3~19  & VCC))
// \Add3~21  = CARRY((st[10] & !\Add3~19 ))

	.dataa(st[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~19 ),
	.combout(\Add3~20_combout ),
	.cout(\Add3~21 ));
// synopsys translate_off
defparam \Add3~20 .lut_mask = 16'hA50A;
defparam \Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N26
cycloneive_lcell_comb \Add3~26 (
// Equation(s):
// \Add3~26_combout  = (st[13] & (!\Add3~25 )) # (!st[13] & ((\Add3~25 ) # (GND)))
// \Add3~27  = CARRY((!\Add3~25 ) # (!st[13]))

	.dataa(gnd),
	.datab(st[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~25 ),
	.combout(\Add3~26_combout ),
	.cout(\Add3~27 ));
// synopsys translate_off
defparam \Add3~26 .lut_mask = 16'h3C3F;
defparam \Add3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y16_N7
dffeas \addr_row_ba[3] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\addr_row_ba[3]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_row_ba[0]~48_combout ),
	.sload(gnd),
	.ena(\WideOr2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_row_ba[3]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_row_ba[3] .is_wysiwyg = "true";
defparam \addr_row_ba[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N23
dffeas \addr_row_ba[11] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\addr_row_ba[11]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_row_ba[0]~48_combout ),
	.sload(gnd),
	.ena(\WideOr2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_row_ba[11]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_row_ba[11] .is_wysiwyg = "true";
defparam \addr_row_ba[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N12
cycloneive_lcell_comb \SDRAM_CNTR0|Add2~4 (
// Equation(s):
// \SDRAM_CNTR0|Add2~4_combout  = (\SDRAM_CNTR0|data_cnt [2] & (\SDRAM_CNTR0|Add2~3  $ (GND))) # (!\SDRAM_CNTR0|data_cnt [2] & (!\SDRAM_CNTR0|Add2~3  & VCC))
// \SDRAM_CNTR0|Add2~5  = CARRY((\SDRAM_CNTR0|data_cnt [2] & !\SDRAM_CNTR0|Add2~3 ))

	.dataa(\SDRAM_CNTR0|data_cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_CNTR0|Add2~3 ),
	.combout(\SDRAM_CNTR0|Add2~4_combout ),
	.cout(\SDRAM_CNTR0|Add2~5 ));
// synopsys translate_off
defparam \SDRAM_CNTR0|Add2~4 .lut_mask = 16'hA50A;
defparam \SDRAM_CNTR0|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N24
cycloneive_lcell_comb \SDRAM_CNTR0|Add2~16 (
// Equation(s):
// \SDRAM_CNTR0|Add2~16_combout  = (\SDRAM_CNTR0|data_cnt [8] & (\SDRAM_CNTR0|Add2~15  $ (GND))) # (!\SDRAM_CNTR0|data_cnt [8] & (!\SDRAM_CNTR0|Add2~15  & VCC))
// \SDRAM_CNTR0|Add2~17  = CARRY((\SDRAM_CNTR0|data_cnt [8] & !\SDRAM_CNTR0|Add2~15 ))

	.dataa(\SDRAM_CNTR0|data_cnt [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_CNTR0|Add2~15 ),
	.combout(\SDRAM_CNTR0|Add2~16_combout ),
	.cout(\SDRAM_CNTR0|Add2~17 ));
// synopsys translate_off
defparam \SDRAM_CNTR0|Add2~16 .lut_mask = 16'hA50A;
defparam \SDRAM_CNTR0|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N16
cycloneive_lcell_comb \SDRAM_CNTR0|Add0~0 (
// Equation(s):
// \SDRAM_CNTR0|Add0~0_combout  = \SDRAM_CNTR0|wait_cnt [0] $ (VCC)
// \SDRAM_CNTR0|Add0~1  = CARRY(\SDRAM_CNTR0|wait_cnt [0])

	.dataa(\SDRAM_CNTR0|wait_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Add0~0_combout ),
	.cout(\SDRAM_CNTR0|Add0~1 ));
// synopsys translate_off
defparam \SDRAM_CNTR0|Add0~0 .lut_mask = 16'h55AA;
defparam \SDRAM_CNTR0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N18
cycloneive_lcell_comb \SDRAM_CNTR0|Add0~2 (
// Equation(s):
// \SDRAM_CNTR0|Add0~2_combout  = (\SDRAM_CNTR0|wait_cnt [1] & (\SDRAM_CNTR0|Add0~1  & VCC)) # (!\SDRAM_CNTR0|wait_cnt [1] & (!\SDRAM_CNTR0|Add0~1 ))
// \SDRAM_CNTR0|Add0~3  = CARRY((!\SDRAM_CNTR0|wait_cnt [1] & !\SDRAM_CNTR0|Add0~1 ))

	.dataa(\SDRAM_CNTR0|wait_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_CNTR0|Add0~1 ),
	.combout(\SDRAM_CNTR0|Add0~2_combout ),
	.cout(\SDRAM_CNTR0|Add0~3 ));
// synopsys translate_off
defparam \SDRAM_CNTR0|Add0~2 .lut_mask = 16'hA505;
defparam \SDRAM_CNTR0|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N20
cycloneive_lcell_comb \SDRAM_CNTR0|Add0~4 (
// Equation(s):
// \SDRAM_CNTR0|Add0~4_combout  = (\SDRAM_CNTR0|wait_cnt [2] & ((GND) # (!\SDRAM_CNTR0|Add0~3 ))) # (!\SDRAM_CNTR0|wait_cnt [2] & (\SDRAM_CNTR0|Add0~3  $ (GND)))
// \SDRAM_CNTR0|Add0~5  = CARRY((\SDRAM_CNTR0|wait_cnt [2]) # (!\SDRAM_CNTR0|Add0~3 ))

	.dataa(\SDRAM_CNTR0|wait_cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_CNTR0|Add0~3 ),
	.combout(\SDRAM_CNTR0|Add0~4_combout ),
	.cout(\SDRAM_CNTR0|Add0~5 ));
// synopsys translate_off
defparam \SDRAM_CNTR0|Add0~4 .lut_mask = 16'h5AAF;
defparam \SDRAM_CNTR0|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N0
cycloneive_lcell_comb \SDRAM_CNTR0|Add0~16 (
// Equation(s):
// \SDRAM_CNTR0|Add0~16_combout  = (\SDRAM_CNTR0|wait_cnt [8] & ((GND) # (!\SDRAM_CNTR0|Add0~15 ))) # (!\SDRAM_CNTR0|wait_cnt [8] & (\SDRAM_CNTR0|Add0~15  $ (GND)))
// \SDRAM_CNTR0|Add0~17  = CARRY((\SDRAM_CNTR0|wait_cnt [8]) # (!\SDRAM_CNTR0|Add0~15 ))

	.dataa(\SDRAM_CNTR0|wait_cnt [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_CNTR0|Add0~15 ),
	.combout(\SDRAM_CNTR0|Add0~16_combout ),
	.cout(\SDRAM_CNTR0|Add0~17 ));
// synopsys translate_off
defparam \SDRAM_CNTR0|Add0~16 .lut_mask = 16'h5AAF;
defparam \SDRAM_CNTR0|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N4
cycloneive_lcell_comb \SDRAM_CNTR0|Add0~20 (
// Equation(s):
// \SDRAM_CNTR0|Add0~20_combout  = (\SDRAM_CNTR0|wait_cnt [10] & ((GND) # (!\SDRAM_CNTR0|Add0~19 ))) # (!\SDRAM_CNTR0|wait_cnt [10] & (\SDRAM_CNTR0|Add0~19  $ (GND)))
// \SDRAM_CNTR0|Add0~21  = CARRY((\SDRAM_CNTR0|wait_cnt [10]) # (!\SDRAM_CNTR0|Add0~19 ))

	.dataa(\SDRAM_CNTR0|wait_cnt [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_CNTR0|Add0~19 ),
	.combout(\SDRAM_CNTR0|Add0~20_combout ),
	.cout(\SDRAM_CNTR0|Add0~21 ));
// synopsys translate_off
defparam \SDRAM_CNTR0|Add0~20 .lut_mask = 16'h5AAF;
defparam \SDRAM_CNTR0|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N8
cycloneive_lcell_comb \SDRAM_CNTR0|Add0~24 (
// Equation(s):
// \SDRAM_CNTR0|Add0~24_combout  = (\SDRAM_CNTR0|wait_cnt [12] & ((GND) # (!\SDRAM_CNTR0|Add0~23 ))) # (!\SDRAM_CNTR0|wait_cnt [12] & (\SDRAM_CNTR0|Add0~23  $ (GND)))
// \SDRAM_CNTR0|Add0~25  = CARRY((\SDRAM_CNTR0|wait_cnt [12]) # (!\SDRAM_CNTR0|Add0~23 ))

	.dataa(\SDRAM_CNTR0|wait_cnt [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_CNTR0|Add0~23 ),
	.combout(\SDRAM_CNTR0|Add0~24_combout ),
	.cout(\SDRAM_CNTR0|Add0~25 ));
// synopsys translate_off
defparam \SDRAM_CNTR0|Add0~24 .lut_mask = 16'h5AAF;
defparam \SDRAM_CNTR0|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N10
cycloneive_lcell_comb \SDRAM_CNTR0|Add0~26 (
// Equation(s):
// \SDRAM_CNTR0|Add0~26_combout  = (\SDRAM_CNTR0|wait_cnt [13] & (\SDRAM_CNTR0|Add0~25  & VCC)) # (!\SDRAM_CNTR0|wait_cnt [13] & (!\SDRAM_CNTR0|Add0~25 ))
// \SDRAM_CNTR0|Add0~27  = CARRY((!\SDRAM_CNTR0|wait_cnt [13] & !\SDRAM_CNTR0|Add0~25 ))

	.dataa(gnd),
	.datab(\SDRAM_CNTR0|wait_cnt [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_CNTR0|Add0~25 ),
	.combout(\SDRAM_CNTR0|Add0~26_combout ),
	.cout(\SDRAM_CNTR0|Add0~27 ));
// synopsys translate_off
defparam \SDRAM_CNTR0|Add0~26 .lut_mask = 16'hC303;
defparam \SDRAM_CNTR0|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N12
cycloneive_lcell_comb \cnt[0]~11 (
// Equation(s):
// \cnt[0]~11_combout  = cnt[0] $ (VCC)
// \cnt[0]~12  = CARRY(cnt[0])

	.dataa(cnt[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cnt[0]~11_combout ),
	.cout(\cnt[0]~12 ));
// synopsys translate_off
defparam \cnt[0]~11 .lut_mask = 16'h55AA;
defparam \cnt[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N26
cycloneive_lcell_comb \cnt[7]~26 (
// Equation(s):
// \cnt[7]~26_combout  = (cnt[7] & (!\cnt[6]~25 )) # (!cnt[7] & ((\cnt[6]~25 ) # (GND)))
// \cnt[7]~27  = CARRY((!\cnt[6]~25 ) # (!cnt[7]))

	.dataa(cnt[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt[6]~25 ),
	.combout(\cnt[7]~26_combout ),
	.cout(\cnt[7]~27 ));
// synopsys translate_off
defparam \cnt[7]~26 .lut_mask = 16'h5A5F;
defparam \cnt[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N6
cycloneive_lcell_comb \addr_row_ba[3]~24 (
// Equation(s):
// \addr_row_ba[3]~24_combout  = (addr_row_ba[3] & (!\addr_row_ba[2]~23 )) # (!addr_row_ba[3] & ((\addr_row_ba[2]~23 ) # (GND)))
// \addr_row_ba[3]~25  = CARRY((!\addr_row_ba[2]~23 ) # (!addr_row_ba[3]))

	.dataa(addr_row_ba[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\addr_row_ba[2]~23 ),
	.combout(\addr_row_ba[3]~24_combout ),
	.cout(\addr_row_ba[3]~25 ));
// synopsys translate_off
defparam \addr_row_ba[3]~24 .lut_mask = 16'h5A5F;
defparam \addr_row_ba[3]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N22
cycloneive_lcell_comb \addr_row_ba[11]~40 (
// Equation(s):
// \addr_row_ba[11]~40_combout  = (addr_row_ba[11] & (!\addr_row_ba[10]~39 )) # (!addr_row_ba[11] & ((\addr_row_ba[10]~39 ) # (GND)))
// \addr_row_ba[11]~41  = CARRY((!\addr_row_ba[10]~39 ) # (!addr_row_ba[11]))

	.dataa(addr_row_ba[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\addr_row_ba[10]~39 ),
	.combout(\addr_row_ba[11]~40_combout ),
	.cout(\addr_row_ba[11]~41 ));
// synopsys translate_off
defparam \addr_row_ba[11]~40 .lut_mask = 16'h5A5F;
defparam \addr_row_ba[11]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N2
cycloneive_lcell_comb \Add2~0 (
// Equation(s):
// \Add2~0_combout  = data_num[0] $ (VCC)
// \Add2~1  = CARRY(data_num[0])

	.dataa(data_num[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add2~0_combout ),
	.cout(\Add2~1 ));
// synopsys translate_off
defparam \Add2~0 .lut_mask = 16'h55AA;
defparam \Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N14
cycloneive_lcell_comb \Add2~12 (
// Equation(s):
// \Add2~12_combout  = (data_num[6] & (\Add2~11  $ (GND))) # (!data_num[6] & (!\Add2~11  & VCC))
// \Add2~13  = CARRY((data_num[6] & !\Add2~11 ))

	.dataa(gnd),
	.datab(data_num[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~11 ),
	.combout(\Add2~12_combout ),
	.cout(\Add2~13 ));
// synopsys translate_off
defparam \Add2~12 .lut_mask = 16'hC30C;
defparam \Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N16
cycloneive_lcell_comb \Add2~14 (
// Equation(s):
// \Add2~14_combout  = data_num[7] $ (\Add2~13 )

	.dataa(data_num[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add2~13 ),
	.combout(\Add2~14_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~14 .lut_mask = 16'h5A5A;
defparam \Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N0
cycloneive_lcell_comb \SDRAM_CNTR0|Add1~0 (
// Equation(s):
// \SDRAM_CNTR0|Add1~0_combout  = \SDRAM_CNTR0|ref_cnt [0] $ (VCC)
// \SDRAM_CNTR0|Add1~1  = CARRY(\SDRAM_CNTR0|ref_cnt [0])

	.dataa(\SDRAM_CNTR0|ref_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Add1~0_combout ),
	.cout(\SDRAM_CNTR0|Add1~1 ));
// synopsys translate_off
defparam \SDRAM_CNTR0|Add1~0 .lut_mask = 16'h55AA;
defparam \SDRAM_CNTR0|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N2
cycloneive_lcell_comb \SDRAM_CNTR0|Add1~2 (
// Equation(s):
// \SDRAM_CNTR0|Add1~2_combout  = (\SDRAM_CNTR0|ref_cnt [1] & (!\SDRAM_CNTR0|Add1~1 )) # (!\SDRAM_CNTR0|ref_cnt [1] & ((\SDRAM_CNTR0|Add1~1 ) # (GND)))
// \SDRAM_CNTR0|Add1~3  = CARRY((!\SDRAM_CNTR0|Add1~1 ) # (!\SDRAM_CNTR0|ref_cnt [1]))

	.dataa(gnd),
	.datab(\SDRAM_CNTR0|ref_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_CNTR0|Add1~1 ),
	.combout(\SDRAM_CNTR0|Add1~2_combout ),
	.cout(\SDRAM_CNTR0|Add1~3 ));
// synopsys translate_off
defparam \SDRAM_CNTR0|Add1~2 .lut_mask = 16'h3C3F;
defparam \SDRAM_CNTR0|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N4
cycloneive_lcell_comb \SDRAM_CNTR0|Add1~4 (
// Equation(s):
// \SDRAM_CNTR0|Add1~4_combout  = (\SDRAM_CNTR0|ref_cnt [2] & (\SDRAM_CNTR0|Add1~3  $ (GND))) # (!\SDRAM_CNTR0|ref_cnt [2] & (!\SDRAM_CNTR0|Add1~3  & VCC))
// \SDRAM_CNTR0|Add1~5  = CARRY((\SDRAM_CNTR0|ref_cnt [2] & !\SDRAM_CNTR0|Add1~3 ))

	.dataa(gnd),
	.datab(\SDRAM_CNTR0|ref_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_CNTR0|Add1~3 ),
	.combout(\SDRAM_CNTR0|Add1~4_combout ),
	.cout(\SDRAM_CNTR0|Add1~5 ));
// synopsys translate_off
defparam \SDRAM_CNTR0|Add1~4 .lut_mask = 16'hC30C;
defparam \SDRAM_CNTR0|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N6
cycloneive_lcell_comb \SDRAM_CNTR0|Add1~6 (
// Equation(s):
// \SDRAM_CNTR0|Add1~6_combout  = (\SDRAM_CNTR0|ref_cnt [3] & (!\SDRAM_CNTR0|Add1~5 )) # (!\SDRAM_CNTR0|ref_cnt [3] & ((\SDRAM_CNTR0|Add1~5 ) # (GND)))
// \SDRAM_CNTR0|Add1~7  = CARRY((!\SDRAM_CNTR0|Add1~5 ) # (!\SDRAM_CNTR0|ref_cnt [3]))

	.dataa(\SDRAM_CNTR0|ref_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_CNTR0|Add1~5 ),
	.combout(\SDRAM_CNTR0|Add1~6_combout ),
	.cout(\SDRAM_CNTR0|Add1~7 ));
// synopsys translate_off
defparam \SDRAM_CNTR0|Add1~6 .lut_mask = 16'h5A5F;
defparam \SDRAM_CNTR0|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N8
cycloneive_lcell_comb \SDRAM_CNTR0|Add1~8 (
// Equation(s):
// \SDRAM_CNTR0|Add1~8_combout  = (\SDRAM_CNTR0|ref_cnt [4] & (\SDRAM_CNTR0|Add1~7  $ (GND))) # (!\SDRAM_CNTR0|ref_cnt [4] & (!\SDRAM_CNTR0|Add1~7  & VCC))
// \SDRAM_CNTR0|Add1~9  = CARRY((\SDRAM_CNTR0|ref_cnt [4] & !\SDRAM_CNTR0|Add1~7 ))

	.dataa(gnd),
	.datab(\SDRAM_CNTR0|ref_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_CNTR0|Add1~7 ),
	.combout(\SDRAM_CNTR0|Add1~8_combout ),
	.cout(\SDRAM_CNTR0|Add1~9 ));
// synopsys translate_off
defparam \SDRAM_CNTR0|Add1~8 .lut_mask = 16'hC30C;
defparam \SDRAM_CNTR0|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N10
cycloneive_lcell_comb \SDRAM_CNTR0|Add1~10 (
// Equation(s):
// \SDRAM_CNTR0|Add1~10_combout  = (\SDRAM_CNTR0|ref_cnt [5] & (!\SDRAM_CNTR0|Add1~9 )) # (!\SDRAM_CNTR0|ref_cnt [5] & ((\SDRAM_CNTR0|Add1~9 ) # (GND)))
// \SDRAM_CNTR0|Add1~11  = CARRY((!\SDRAM_CNTR0|Add1~9 ) # (!\SDRAM_CNTR0|ref_cnt [5]))

	.dataa(\SDRAM_CNTR0|ref_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_CNTR0|Add1~9 ),
	.combout(\SDRAM_CNTR0|Add1~10_combout ),
	.cout(\SDRAM_CNTR0|Add1~11 ));
// synopsys translate_off
defparam \SDRAM_CNTR0|Add1~10 .lut_mask = 16'h5A5F;
defparam \SDRAM_CNTR0|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N12
cycloneive_lcell_comb \SDRAM_CNTR0|Add1~12 (
// Equation(s):
// \SDRAM_CNTR0|Add1~12_combout  = (\SDRAM_CNTR0|ref_cnt [6] & (\SDRAM_CNTR0|Add1~11  $ (GND))) # (!\SDRAM_CNTR0|ref_cnt [6] & (!\SDRAM_CNTR0|Add1~11  & VCC))
// \SDRAM_CNTR0|Add1~13  = CARRY((\SDRAM_CNTR0|ref_cnt [6] & !\SDRAM_CNTR0|Add1~11 ))

	.dataa(\SDRAM_CNTR0|ref_cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_CNTR0|Add1~11 ),
	.combout(\SDRAM_CNTR0|Add1~12_combout ),
	.cout(\SDRAM_CNTR0|Add1~13 ));
// synopsys translate_off
defparam \SDRAM_CNTR0|Add1~12 .lut_mask = 16'hA50A;
defparam \SDRAM_CNTR0|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N14
cycloneive_lcell_comb \SDRAM_CNTR0|Add1~14 (
// Equation(s):
// \SDRAM_CNTR0|Add1~14_combout  = (\SDRAM_CNTR0|ref_cnt [7] & (!\SDRAM_CNTR0|Add1~13 )) # (!\SDRAM_CNTR0|ref_cnt [7] & ((\SDRAM_CNTR0|Add1~13 ) # (GND)))
// \SDRAM_CNTR0|Add1~15  = CARRY((!\SDRAM_CNTR0|Add1~13 ) # (!\SDRAM_CNTR0|ref_cnt [7]))

	.dataa(\SDRAM_CNTR0|ref_cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_CNTR0|Add1~13 ),
	.combout(\SDRAM_CNTR0|Add1~14_combout ),
	.cout(\SDRAM_CNTR0|Add1~15 ));
// synopsys translate_off
defparam \SDRAM_CNTR0|Add1~14 .lut_mask = 16'h5A5F;
defparam \SDRAM_CNTR0|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N16
cycloneive_lcell_comb \SDRAM_CNTR0|Add1~16 (
// Equation(s):
// \SDRAM_CNTR0|Add1~16_combout  = (\SDRAM_CNTR0|ref_cnt [8] & (\SDRAM_CNTR0|Add1~15  $ (GND))) # (!\SDRAM_CNTR0|ref_cnt [8] & (!\SDRAM_CNTR0|Add1~15  & VCC))
// \SDRAM_CNTR0|Add1~17  = CARRY((\SDRAM_CNTR0|ref_cnt [8] & !\SDRAM_CNTR0|Add1~15 ))

	.dataa(\SDRAM_CNTR0|ref_cnt [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_CNTR0|Add1~15 ),
	.combout(\SDRAM_CNTR0|Add1~16_combout ),
	.cout(\SDRAM_CNTR0|Add1~17 ));
// synopsys translate_off
defparam \SDRAM_CNTR0|Add1~16 .lut_mask = 16'hA50A;
defparam \SDRAM_CNTR0|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N18
cycloneive_lcell_comb \SDRAM_CNTR0|Add1~18 (
// Equation(s):
// \SDRAM_CNTR0|Add1~18_combout  = (\SDRAM_CNTR0|ref_cnt [9] & (!\SDRAM_CNTR0|Add1~17 )) # (!\SDRAM_CNTR0|ref_cnt [9] & ((\SDRAM_CNTR0|Add1~17 ) # (GND)))
// \SDRAM_CNTR0|Add1~19  = CARRY((!\SDRAM_CNTR0|Add1~17 ) # (!\SDRAM_CNTR0|ref_cnt [9]))

	.dataa(gnd),
	.datab(\SDRAM_CNTR0|ref_cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_CNTR0|Add1~17 ),
	.combout(\SDRAM_CNTR0|Add1~18_combout ),
	.cout(\SDRAM_CNTR0|Add1~19 ));
// synopsys translate_off
defparam \SDRAM_CNTR0|Add1~18 .lut_mask = 16'h3C3F;
defparam \SDRAM_CNTR0|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N20
cycloneive_lcell_comb \SDRAM_CNTR0|Add1~20 (
// Equation(s):
// \SDRAM_CNTR0|Add1~20_combout  = (\SDRAM_CNTR0|ref_cnt [10] & (\SDRAM_CNTR0|Add1~19  $ (GND))) # (!\SDRAM_CNTR0|ref_cnt [10] & (!\SDRAM_CNTR0|Add1~19  & VCC))
// \SDRAM_CNTR0|Add1~21  = CARRY((\SDRAM_CNTR0|ref_cnt [10] & !\SDRAM_CNTR0|Add1~19 ))

	.dataa(gnd),
	.datab(\SDRAM_CNTR0|ref_cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_CNTR0|Add1~19 ),
	.combout(\SDRAM_CNTR0|Add1~20_combout ),
	.cout(\SDRAM_CNTR0|Add1~21 ));
// synopsys translate_off
defparam \SDRAM_CNTR0|Add1~20 .lut_mask = 16'hC30C;
defparam \SDRAM_CNTR0|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N22
cycloneive_lcell_comb \SDRAM_CNTR0|Add1~22 (
// Equation(s):
// \SDRAM_CNTR0|Add1~22_combout  = (\SDRAM_CNTR0|ref_cnt [11] & (!\SDRAM_CNTR0|Add1~21 )) # (!\SDRAM_CNTR0|ref_cnt [11] & ((\SDRAM_CNTR0|Add1~21 ) # (GND)))
// \SDRAM_CNTR0|Add1~23  = CARRY((!\SDRAM_CNTR0|Add1~21 ) # (!\SDRAM_CNTR0|ref_cnt [11]))

	.dataa(\SDRAM_CNTR0|ref_cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_CNTR0|Add1~21 ),
	.combout(\SDRAM_CNTR0|Add1~22_combout ),
	.cout(\SDRAM_CNTR0|Add1~23 ));
// synopsys translate_off
defparam \SDRAM_CNTR0|Add1~22 .lut_mask = 16'h5A5F;
defparam \SDRAM_CNTR0|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N24
cycloneive_lcell_comb \SDRAM_CNTR0|Add1~24 (
// Equation(s):
// \SDRAM_CNTR0|Add1~24_combout  = (\SDRAM_CNTR0|ref_cnt [12] & (\SDRAM_CNTR0|Add1~23  $ (GND))) # (!\SDRAM_CNTR0|ref_cnt [12] & (!\SDRAM_CNTR0|Add1~23  & VCC))
// \SDRAM_CNTR0|Add1~25  = CARRY((\SDRAM_CNTR0|ref_cnt [12] & !\SDRAM_CNTR0|Add1~23 ))

	.dataa(gnd),
	.datab(\SDRAM_CNTR0|ref_cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_CNTR0|Add1~23 ),
	.combout(\SDRAM_CNTR0|Add1~24_combout ),
	.cout(\SDRAM_CNTR0|Add1~25 ));
// synopsys translate_off
defparam \SDRAM_CNTR0|Add1~24 .lut_mask = 16'hC30C;
defparam \SDRAM_CNTR0|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N26
cycloneive_lcell_comb \SDRAM_CNTR0|Add1~26 (
// Equation(s):
// \SDRAM_CNTR0|Add1~26_combout  = (\SDRAM_CNTR0|ref_cnt [13] & (!\SDRAM_CNTR0|Add1~25 )) # (!\SDRAM_CNTR0|ref_cnt [13] & ((\SDRAM_CNTR0|Add1~25 ) # (GND)))
// \SDRAM_CNTR0|Add1~27  = CARRY((!\SDRAM_CNTR0|Add1~25 ) # (!\SDRAM_CNTR0|ref_cnt [13]))

	.dataa(\SDRAM_CNTR0|ref_cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_CNTR0|Add1~25 ),
	.combout(\SDRAM_CNTR0|Add1~26_combout ),
	.cout(\SDRAM_CNTR0|Add1~27 ));
// synopsys translate_off
defparam \SDRAM_CNTR0|Add1~26 .lut_mask = 16'h5A5F;
defparam \SDRAM_CNTR0|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N28
cycloneive_lcell_comb \SDRAM_CNTR0|Add1~28 (
// Equation(s):
// \SDRAM_CNTR0|Add1~28_combout  = (\SDRAM_CNTR0|ref_cnt [14] & (\SDRAM_CNTR0|Add1~27  $ (GND))) # (!\SDRAM_CNTR0|ref_cnt [14] & (!\SDRAM_CNTR0|Add1~27  & VCC))
// \SDRAM_CNTR0|Add1~29  = CARRY((\SDRAM_CNTR0|ref_cnt [14] & !\SDRAM_CNTR0|Add1~27 ))

	.dataa(gnd),
	.datab(\SDRAM_CNTR0|ref_cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_CNTR0|Add1~27 ),
	.combout(\SDRAM_CNTR0|Add1~28_combout ),
	.cout(\SDRAM_CNTR0|Add1~29 ));
// synopsys translate_off
defparam \SDRAM_CNTR0|Add1~28 .lut_mask = 16'hC30C;
defparam \SDRAM_CNTR0|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N30
cycloneive_lcell_comb \SDRAM_CNTR0|Add1~30 (
// Equation(s):
// \SDRAM_CNTR0|Add1~30_combout  = \SDRAM_CNTR0|ref_cnt [15] $ (\SDRAM_CNTR0|Add1~29 )

	.dataa(\SDRAM_CNTR0|ref_cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\SDRAM_CNTR0|Add1~29 ),
	.combout(\SDRAM_CNTR0|Add1~30_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Add1~30 .lut_mask = 16'h5A5A;
defparam \SDRAM_CNTR0|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y15_N31
dffeas \st[10] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\st[10]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(st[10]),
	.prn(vcc));
// synopsys translate_off
defparam \st[10] .is_wysiwyg = "true";
defparam \st[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N10
cycloneive_lcell_comb \Equal13~0 (
// Equation(s):
// \Equal13~0_combout  = (\Equal4~0_combout  & (st[3] & (\Equal4~2_combout  & \Equal4~1_combout )))

	.dataa(\Equal4~0_combout ),
	.datab(st[3]),
	.datac(\Equal4~2_combout ),
	.datad(\Equal4~1_combout ),
	.cin(gnd),
	.combout(\Equal13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal13~0 .lut_mask = 16'h8000;
defparam \Equal13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N22
cycloneive_lcell_comb \Equal14~0 (
// Equation(s):
// \Equal14~0_combout  = (st[1] & (!st[2] & (!st[0] & st[3])))

	.dataa(st[1]),
	.datab(st[2]),
	.datac(st[0]),
	.datad(st[3]),
	.cin(gnd),
	.combout(\Equal14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal14~0 .lut_mask = 16'h0200;
defparam \Equal14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N6
cycloneive_lcell_comb \Equal10~0 (
// Equation(s):
// \Equal10~0_combout  = (st[1] & (!st[0] & (st[2] & \Equal4~3_combout )))

	.dataa(st[1]),
	.datab(st[0]),
	.datac(st[2]),
	.datad(\Equal4~3_combout ),
	.cin(gnd),
	.combout(\Equal10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal10~0 .lut_mask = 16'h2000;
defparam \Equal10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N22
cycloneive_lcell_comb \cnt[9]~10 (
// Equation(s):
// \cnt[9]~10_combout  = (!\Equal13~1_combout  & (\Selector55~0_combout  & ((\SDRAM_CNTR0|ram_read_valid~q ) # (!\Equal10~0_combout ))))

	.dataa(\Equal13~1_combout ),
	.datab(\Equal10~0_combout ),
	.datac(\SDRAM_CNTR0|ram_read_valid~q ),
	.datad(\Selector55~0_combout ),
	.cin(gnd),
	.combout(\cnt[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cnt[9]~10 .lut_mask = 16'h5100;
defparam \cnt[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N28
cycloneive_lcell_comb \Selector68~0 (
// Equation(s):
// \Selector68~0_combout  = (\Equal10~0_combout ) # ((\Equal9~0_combout ) # ((!\SDRAM_CNTR0|ram_write_valid~q  & \Equal6~0_combout )))

	.dataa(\SDRAM_CNTR0|ram_write_valid~q ),
	.datab(\Equal10~0_combout ),
	.datac(\Equal6~0_combout ),
	.datad(\Equal9~0_combout ),
	.cin(gnd),
	.combout(\Selector68~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector68~0 .lut_mask = 16'hFFDC;
defparam \Selector68~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N6
cycloneive_lcell_comb \Selector68~1 (
// Equation(s):
// \Selector68~1_combout  = (\ram_write_req~q  & ((\Selector68~0_combout ) # ((\Equal13~1_combout ) # (!\Selector55~0_combout ))))

	.dataa(\ram_write_req~q ),
	.datab(\Selector68~0_combout ),
	.datac(\Equal13~1_combout ),
	.datad(\Selector55~0_combout ),
	.cin(gnd),
	.combout(\Selector68~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector68~1 .lut_mask = 16'hA8AA;
defparam \Selector68~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N13
dffeas \SDRAM_CNTR0|data_cnt[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector78~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|WideOr53~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|data_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|data_cnt[2] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|data_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y21_N7
dffeas \SDRAM_CNTR0|data_cnt[8] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector72~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|WideOr53~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|data_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|data_cnt[8] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|data_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N26
cycloneive_lcell_comb \SDRAM_CNTR0|Selector16~0 (
// Equation(s):
// \SDRAM_CNTR0|Selector16~0_combout  = (!\SDRAM_CNTR0|wait_cnt_end~q  & ((\SDRAM_CNTR0|st.INIT_REF2~q ) # (\SDRAM_CNTR0|st.INIT_POWERUP~q )))

	.dataa(gnd),
	.datab(\SDRAM_CNTR0|wait_cnt_end~q ),
	.datac(\SDRAM_CNTR0|st.INIT_REF2~q ),
	.datad(\SDRAM_CNTR0|st.INIT_POWERUP~q ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector16~0 .lut_mask = 16'h3330;
defparam \SDRAM_CNTR0|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N4
cycloneive_lcell_comb \SDRAM_CNTR0|WideOr13~1 (
// Equation(s):
// \SDRAM_CNTR0|WideOr13~1_combout  = (!\SDRAM_CNTR0|st.REF~q  & (!\SDRAM_CNTR0|st.READ_END~q  & (!\SDRAM_CNTR0|st.WRITE_STOP_PRE~q  & !\SDRAM_CNTR0|st.INIT_PRE~q )))

	.dataa(\SDRAM_CNTR0|st.REF~q ),
	.datab(\SDRAM_CNTR0|st.READ_END~q ),
	.datac(\SDRAM_CNTR0|st.WRITE_STOP_PRE~q ),
	.datad(\SDRAM_CNTR0|st.INIT_PRE~q ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|WideOr13~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|WideOr13~1 .lut_mask = 16'h0001;
defparam \SDRAM_CNTR0|WideOr13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N22
cycloneive_lcell_comb \SDRAM_CNTR0|Selector17~3 (
// Equation(s):
// \SDRAM_CNTR0|Selector17~3_combout  = ((\SDRAM_CNTR0|st.INIT_POWERUP~q ) # ((\SDRAM_CNTR0|st.INIT_REF2~q  & !\SDRAM_CNTR0|wait_cnt_end~q ))) # (!\SDRAM_CNTR0|WideOr8~0_combout )

	.dataa(\SDRAM_CNTR0|WideOr8~0_combout ),
	.datab(\SDRAM_CNTR0|st.INIT_REF2~q ),
	.datac(\SDRAM_CNTR0|wait_cnt_end~q ),
	.datad(\SDRAM_CNTR0|st.INIT_POWERUP~q ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector17~3_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector17~3 .lut_mask = 16'hFF5D;
defparam \SDRAM_CNTR0|Selector17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N13
dffeas \SDRAM_CNTR0|ram_len_btrm[9] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|ram_len_btrm[9]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|ram_len_btrm [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|ram_len_btrm[9] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|ram_len_btrm[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N0
cycloneive_lcell_comb \SDRAM_CNTR0|WideOr13~3 (
// Equation(s):
// \SDRAM_CNTR0|WideOr13~3_combout  = (\SDRAM_CNTR0|WideOr13~1_combout  & (\SDRAM_CNTR0|WideOr13~2_combout  & (!\SDRAM_CNTR0|st.WRITE_D0~q  & \SDRAM_CNTR0|WideOr13~0_combout )))

	.dataa(\SDRAM_CNTR0|WideOr13~1_combout ),
	.datab(\SDRAM_CNTR0|WideOr13~2_combout ),
	.datac(\SDRAM_CNTR0|st.WRITE_D0~q ),
	.datad(\SDRAM_CNTR0|WideOr13~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|WideOr13~3_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|WideOr13~3 .lut_mask = 16'h0800;
defparam \SDRAM_CNTR0|WideOr13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N10
cycloneive_lcell_comb \SDRAM_CNTR0|Selector19~1 (
// Equation(s):
// \SDRAM_CNTR0|Selector19~1_combout  = (\SDRAM_CNTR0|wait_cnt_end~q  & (((\SDRAM_CNTR0|st.INIT_REF2~q ) # (\SDRAM_CNTR0|st.INIT_POWERUP~q )))) # (!\SDRAM_CNTR0|wait_cnt_end~q  & (!\SDRAM_CNTR0|sdram_cmd [0] & ((\SDRAM_CNTR0|st.INIT_REF2~q ) # 
// (\SDRAM_CNTR0|st.INIT_POWERUP~q ))))

	.dataa(\SDRAM_CNTR0|wait_cnt_end~q ),
	.datab(\SDRAM_CNTR0|sdram_cmd [0]),
	.datac(\SDRAM_CNTR0|st.INIT_REF2~q ),
	.datad(\SDRAM_CNTR0|st.INIT_POWERUP~q ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector19~1 .lut_mask = 16'hBBB0;
defparam \SDRAM_CNTR0|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N4
cycloneive_lcell_comb \SDRAM_CNTR0|Selector19~2 (
// Equation(s):
// \SDRAM_CNTR0|Selector19~2_combout  = (\SDRAM_CNTR0|WideOr13~3_combout ) # ((\SDRAM_CNTR0|Selector19~1_combout ) # ((!\SDRAM_CNTR0|WideOr8~0_combout  & !\SDRAM_CNTR0|sdram_cmd [0])))

	.dataa(\SDRAM_CNTR0|WideOr8~0_combout ),
	.datab(\SDRAM_CNTR0|WideOr13~3_combout ),
	.datac(\SDRAM_CNTR0|sdram_cmd [0]),
	.datad(\SDRAM_CNTR0|Selector19~1_combout ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector19~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector19~2 .lut_mask = 16'hFFCD;
defparam \SDRAM_CNTR0|Selector19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N7
dffeas \SDRAM_CNTR0|ram_row[3] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|ram_row[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|ram_row [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|ram_row[3] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|ram_row[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N17
dffeas \SDRAM_CNTR0|ram_row[6] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|ram_row[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|ram_row [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|ram_row[6] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|ram_row[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N11
dffeas \SDRAM_CNTR0|ram_row[7] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(ram_addr[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_CNTR0|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|ram_row [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|ram_row[7] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|ram_row[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N13
dffeas \SDRAM_CNTR0|ram_row[8] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|ram_row[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|ram_row [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|ram_row[8] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|ram_row[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N23
dffeas \SDRAM_CNTR0|ram_row[9] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|ram_row[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|ram_row [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|ram_row[9] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|ram_row[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N9
dffeas \SDRAM_CNTR0|ram_row[11] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|ram_row[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|ram_row [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|ram_row[11] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|ram_row[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N27
dffeas \SDRAM_CNTR0|ram_row[12] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(ram_addr[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_CNTR0|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|ram_row [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|ram_row[12] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|ram_row[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N13
dffeas \SDRAM_CNTR0|ram_ba[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|ram_ba[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|ram_ba [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|ram_ba[0] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|ram_ba[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N7
dffeas \SDRAM_CNTR0|ram_ba[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|ram_ba[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|ram_ba [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|ram_ba[1] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|ram_ba[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y15_N26
cycloneive_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = (\SDRAM_CNTR0|ram_data_output [5] & ((\SDRAM_CNTR0|ram_data_output [3]) # (!data_w[11]))) # (!\SDRAM_CNTR0|ram_data_output [5] & (\SDRAM_CNTR0|ram_data_output [3] & !data_w[11]))

	.dataa(\SDRAM_CNTR0|ram_data_output [5]),
	.datab(gnd),
	.datac(\SDRAM_CNTR0|ram_data_output [3]),
	.datad(data_w[11]),
	.cin(gnd),
	.combout(\Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~0 .lut_mask = 16'hA0FA;
defparam \Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N22
cycloneive_lcell_comb \Equal2~2 (
// Equation(s):
// \Equal2~2_combout  = (\SDRAM_CNTR0|ram_data_output [4] & (((\SDRAM_CNTR0|ram_data_output [6] & \SDRAM_CNTR0|ram_data_output [2])) # (!data_w[0]))) # (!\SDRAM_CNTR0|ram_data_output [4] & (!data_w[0] & ((\SDRAM_CNTR0|ram_data_output [6]) # 
// (\SDRAM_CNTR0|ram_data_output [2]))))

	.dataa(\SDRAM_CNTR0|ram_data_output [4]),
	.datab(\SDRAM_CNTR0|ram_data_output [6]),
	.datac(\SDRAM_CNTR0|ram_data_output [2]),
	.datad(data_w[0]),
	.cin(gnd),
	.combout(\Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~2 .lut_mask = 16'h80FE;
defparam \Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N26
cycloneive_lcell_comb \Equal2~6 (
// Equation(s):
// \Equal2~6_combout  = (\SDRAM_CNTR0|ram_data_output [13] & (data_w[11] & (data_w[0] $ (!\SDRAM_CNTR0|ram_data_output [12])))) # (!\SDRAM_CNTR0|ram_data_output [13] & (!data_w[11] & (data_w[0] $ (!\SDRAM_CNTR0|ram_data_output [12]))))

	.dataa(\SDRAM_CNTR0|ram_data_output [13]),
	.datab(data_w[0]),
	.datac(\SDRAM_CNTR0|ram_data_output [12]),
	.datad(data_w[11]),
	.cin(gnd),
	.combout(\Equal2~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~6 .lut_mask = 16'h8241;
defparam \Equal2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N22
cycloneive_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (\Equal10~0_combout  & ((\SDRAM_CNTR0|ram_read_valid~q  & (!\Equal2~8_combout )) # (!\SDRAM_CNTR0|ram_read_valid~q  & ((\test_er~q )))))

	.dataa(\Equal10~0_combout ),
	.datab(\SDRAM_CNTR0|ram_read_valid~q ),
	.datac(\Equal2~8_combout ),
	.datad(\test_er~q ),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'h2A08;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N30
cycloneive_lcell_comb \st[10]~7 (
// Equation(s):
// \st[10]~7_combout  = (\st[14]~0_combout  & (((st[10])))) # (!\st[14]~0_combout  & (!\WideNor0~combout  & ((\Add3~20_combout ))))

	.dataa(\st[14]~0_combout ),
	.datab(\WideNor0~combout ),
	.datac(st[10]),
	.datad(\Add3~20_combout ),
	.cin(gnd),
	.combout(\st[10]~7_combout ),
	.cout());
// synopsys translate_off
defparam \st[10]~7 .lut_mask = 16'hB1A0;
defparam \st[10]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N30
cycloneive_lcell_comb \Equal1~2 (
// Equation(s):
// \Equal1~2_combout  = (((!addr_row_ba[8]) # (!addr_row_ba[11])) # (!addr_row_ba[10])) # (!addr_row_ba[9])

	.dataa(addr_row_ba[9]),
	.datab(addr_row_ba[10]),
	.datac(addr_row_ba[11]),
	.datad(addr_row_ba[8]),
	.cin(gnd),
	.combout(\Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~2 .lut_mask = 16'h7FFF;
defparam \Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N31
dffeas \data_num[7] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_num[7]),
	.prn(vcc));
// synopsys translate_off
defparam \data_num[7] .is_wysiwyg = "true";
defparam \data_num[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N10
cycloneive_lcell_comb \Selector56~2 (
// Equation(s):
// \Selector56~2_combout  = (!st[1] & (\Equal4~4_combout  & ((\SDRAM_CNTR0|ready~q ) # (st[2]))))

	.dataa(st[1]),
	.datab(\Equal4~4_combout ),
	.datac(\SDRAM_CNTR0|ready~q ),
	.datad(st[2]),
	.cin(gnd),
	.combout(\Selector56~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector56~2 .lut_mask = 16'h4440;
defparam \Selector56~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N12
cycloneive_lcell_comb \Selector56~3 (
// Equation(s):
// \Selector56~3_combout  = (\Selector56~2_combout ) # ((\Equal12~0_combout ) # ((\Equal13~1_combout  & !\Equal3~2_combout )))

	.dataa(\Selector56~2_combout ),
	.datab(\Equal13~1_combout ),
	.datac(\Equal3~2_combout ),
	.datad(\Equal12~0_combout ),
	.cin(gnd),
	.combout(\Selector56~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector56~3 .lut_mask = 16'hFFAE;
defparam \Selector56~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N26
cycloneive_lcell_comb \Equal4~6 (
// Equation(s):
// \Equal4~6_combout  = (!st[1] & !st[2])

	.dataa(st[1]),
	.datab(gnd),
	.datac(st[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Equal4~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal4~6 .lut_mask = 16'h0505;
defparam \Equal4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N30
cycloneive_lcell_comb \Selector56~7 (
// Equation(s):
// \Selector56~7_combout  = (st[0] & (\Equal4~6_combout  & (!\Equal3~2_combout  & \Equal13~0_combout )))

	.dataa(st[0]),
	.datab(\Equal4~6_combout ),
	.datac(\Equal3~2_combout ),
	.datad(\Equal13~0_combout ),
	.cin(gnd),
	.combout(\Selector56~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector56~7 .lut_mask = 16'h0800;
defparam \Selector56~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N22
cycloneive_lcell_comb \SDRAM_CNTR0|Selector44~0 (
// Equation(s):
// \SDRAM_CNTR0|Selector44~0_combout  = (!\ram_read_req~q  & (!\SDRAM_CNTR0|ref_req~q  & !\ram_write_req~q ))

	.dataa(gnd),
	.datab(\ram_read_req~q ),
	.datac(\SDRAM_CNTR0|ref_req~q ),
	.datad(\ram_write_req~q ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector44~0 .lut_mask = 16'h0003;
defparam \SDRAM_CNTR0|Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N12
cycloneive_lcell_comb \SDRAM_CNTR0|Selector78~0 (
// Equation(s):
// \SDRAM_CNTR0|Selector78~0_combout  = (!\SDRAM_CNTR0|st.READ_WAIT3~q  & (!\SDRAM_CNTR0|st.READ_WAIT2~q  & (\SDRAM_CNTR0|Add2~4_combout  & \SDRAM_CNTR0|sdram_addr[0]~0_combout )))

	.dataa(\SDRAM_CNTR0|st.READ_WAIT3~q ),
	.datab(\SDRAM_CNTR0|st.READ_WAIT2~q ),
	.datac(\SDRAM_CNTR0|Add2~4_combout ),
	.datad(\SDRAM_CNTR0|sdram_addr[0]~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector78~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector78~0 .lut_mask = 16'h1000;
defparam \SDRAM_CNTR0|Selector78~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N6
cycloneive_lcell_comb \SDRAM_CNTR0|Selector72~0 (
// Equation(s):
// \SDRAM_CNTR0|Selector72~0_combout  = (\SDRAM_CNTR0|sdram_addr[0]~0_combout  & (!\SDRAM_CNTR0|st.READ_WAIT2~q  & (!\SDRAM_CNTR0|st.READ_WAIT3~q  & \SDRAM_CNTR0|Add2~16_combout )))

	.dataa(\SDRAM_CNTR0|sdram_addr[0]~0_combout ),
	.datab(\SDRAM_CNTR0|st.READ_WAIT2~q ),
	.datac(\SDRAM_CNTR0|st.READ_WAIT3~q ),
	.datad(\SDRAM_CNTR0|Add2~16_combout ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector72~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector72~0 .lut_mask = 16'h0200;
defparam \SDRAM_CNTR0|Selector72~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N23
dffeas \SDRAM_CNTR0|wait_cnt[12] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|wait_cnt~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|w_st~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|wait_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|wait_cnt[12] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|wait_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N27
dffeas \SDRAM_CNTR0|wait_cnt[10] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|wait_cnt~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|w_st~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|wait_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|wait_cnt[10] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|wait_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N31
dffeas \SDRAM_CNTR0|wait_cnt[8] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|wait_cnt~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|w_st~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|wait_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|wait_cnt[8] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|wait_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N11
dffeas \SDRAM_CNTR0|wait_cnt[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|wait_cnt~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|w_st~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|wait_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|wait_cnt[2] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|wait_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N13
dffeas \SDRAM_CNTR0|wait_cnt[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|wait_cnt~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|w_st~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|wait_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|wait_cnt[1] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|wait_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N7
dffeas \SDRAM_CNTR0|wait_cnt[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|wait_cnt~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|w_st~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|wait_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|wait_cnt[0] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|wait_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N12
cycloneive_lcell_comb \SDRAM_CNTR0|ram_len_btrm[9]~0 (
// Equation(s):
// \SDRAM_CNTR0|ram_len_btrm[9]~0_combout  = (\SDRAM_CNTR0|st.READ_ACT~q  & (\SDRAM_CNTR0|ram_len [9])) # (!\SDRAM_CNTR0|st.READ_ACT~q  & ((\SDRAM_CNTR0|ram_len_btrm [9])))

	.dataa(\SDRAM_CNTR0|ram_len [9]),
	.datab(\SDRAM_CNTR0|st.READ_ACT~q ),
	.datac(\SDRAM_CNTR0|ram_len_btrm [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|ram_len_btrm[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|ram_len_btrm[9]~0 .lut_mask = 16'hB8B8;
defparam \SDRAM_CNTR0|ram_len_btrm[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N13
dffeas \ram_addr[12] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_addr[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_len~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_addr[12]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_addr[12] .is_wysiwyg = "true";
defparam \ram_addr[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N21
dffeas \ram_addr[15] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(addr_row_ba[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_len~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_addr[15]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_addr[15] .is_wysiwyg = "true";
defparam \ram_addr[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N31
dffeas \ram_addr[16] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_addr[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_len~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_addr[16]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_addr[16] .is_wysiwyg = "true";
defparam \ram_addr[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N29
dffeas \ram_addr[17] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_addr[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_len~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_addr[17]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_addr[17] .is_wysiwyg = "true";
defparam \ram_addr[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N9
dffeas \ram_addr[18] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_addr[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_len~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_addr[18]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_addr[18] .is_wysiwyg = "true";
defparam \ram_addr[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N11
dffeas \ram_addr[20] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_addr[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_len~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_addr[20]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_addr[20] .is_wysiwyg = "true";
defparam \ram_addr[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N29
dffeas \ram_addr[21] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_addr[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_len~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_addr[21]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_addr[21] .is_wysiwyg = "true";
defparam \ram_addr[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N5
dffeas \ram_addr[22] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(addr_row_ba[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_len~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_addr[22]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_addr[22] .is_wysiwyg = "true";
defparam \ram_addr[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N3
dffeas \ram_addr[23] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_addr[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_len~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_addr[23]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_addr[23] .is_wysiwyg = "true";
defparam \ram_addr[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N12
cycloneive_lcell_comb WideOr4(
// Equation(s):
// \WideOr4~combout  = (((\Equal8~0_combout ) # (!\WideNor0~0_combout )) # (!\Selector55~1_combout )) # (!\WideNor0~combout )

	.dataa(\WideNor0~combout ),
	.datab(\Selector55~1_combout ),
	.datac(\Equal8~0_combout ),
	.datad(\WideNor0~0_combout ),
	.cin(gnd),
	.combout(\WideOr4~combout ),
	.cout());
// synopsys translate_off
defparam WideOr4.lut_mask = 16'hF7FF;
defparam WideOr4.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N6
cycloneive_lcell_comb \data_w~0 (
// Equation(s):
// \data_w~0_combout  = (!data_num[3] & (!data_num[2] & (data_num[1] $ (data_num[0]))))

	.dataa(data_num[3]),
	.datab(data_num[1]),
	.datac(data_num[0]),
	.datad(data_num[2]),
	.cin(gnd),
	.combout(\data_w~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_w~0 .lut_mask = 16'h0014;
defparam \data_w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N12
cycloneive_lcell_comb \WideOr2~0 (
// Equation(s):
// \WideOr2~0_combout  = (!\Equal10~0_combout  & (!\Equal14~1_combout  & ((!\Equal4~6_combout ) # (!\Equal5~0_combout ))))

	.dataa(\Equal10~0_combout ),
	.datab(\Equal5~0_combout ),
	.datac(\Equal4~6_combout ),
	.datad(\Equal14~1_combout ),
	.cin(gnd),
	.combout(\WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr2~0 .lut_mask = 16'h0015;
defparam \WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N30
cycloneive_lcell_comb \Selector17~0 (
// Equation(s):
// \Selector17~0_combout  = (\WideOr3~combout  & ((data_num[7]) # ((\Add2~14_combout  & \Equal12~0_combout )))) # (!\WideOr3~combout  & (\Add2~14_combout  & ((\Equal12~0_combout ))))

	.dataa(\WideOr3~combout ),
	.datab(\Add2~14_combout ),
	.datac(data_num[7]),
	.datad(\Equal12~0_combout ),
	.cin(gnd),
	.combout(\Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector17~0 .lut_mask = 16'hECA0;
defparam \Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N3
dffeas \SDRAM_CNTR0|ref_cnt[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|ref_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|ref_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|ref_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|ref_cnt[0] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|ref_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y23_N3
dffeas \SDRAM_CNTR0|ref_cnt[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Add1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|ref_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|ref_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|ref_cnt[1] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|ref_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y23_N5
dffeas \SDRAM_CNTR0|ref_cnt[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Add1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|ref_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|ref_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|ref_cnt[2] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|ref_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y23_N7
dffeas \SDRAM_CNTR0|ref_cnt[3] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Add1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|ref_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|ref_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|ref_cnt[3] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|ref_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N20
cycloneive_lcell_comb \SDRAM_CNTR0|Equal0~0 (
// Equation(s):
// \SDRAM_CNTR0|Equal0~0_combout  = (!\SDRAM_CNTR0|ref_cnt [2] & (!\SDRAM_CNTR0|ref_cnt [0] & (!\SDRAM_CNTR0|ref_cnt [3] & !\SDRAM_CNTR0|ref_cnt [1])))

	.dataa(\SDRAM_CNTR0|ref_cnt [2]),
	.datab(\SDRAM_CNTR0|ref_cnt [0]),
	.datac(\SDRAM_CNTR0|ref_cnt [3]),
	.datad(\SDRAM_CNTR0|ref_cnt [1]),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Equal0~0 .lut_mask = 16'h0001;
defparam \SDRAM_CNTR0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N7
dffeas \SDRAM_CNTR0|ref_cnt[4] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|ref_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|ref_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|ref_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|ref_cnt[4] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|ref_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y23_N17
dffeas \SDRAM_CNTR0|ref_cnt[6] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|ref_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|ref_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|ref_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|ref_cnt[6] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|ref_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y23_N11
dffeas \SDRAM_CNTR0|ref_cnt[7] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|ref_cnt~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|ref_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|ref_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|ref_cnt[7] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|ref_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y23_N11
dffeas \SDRAM_CNTR0|ref_cnt[5] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Add1~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|ref_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|ref_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|ref_cnt[5] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|ref_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N28
cycloneive_lcell_comb \SDRAM_CNTR0|Equal0~1 (
// Equation(s):
// \SDRAM_CNTR0|Equal0~1_combout  = (\SDRAM_CNTR0|ref_cnt [7] & (\SDRAM_CNTR0|ref_cnt [6] & (!\SDRAM_CNTR0|ref_cnt [5] & \SDRAM_CNTR0|ref_cnt [4])))

	.dataa(\SDRAM_CNTR0|ref_cnt [7]),
	.datab(\SDRAM_CNTR0|ref_cnt [6]),
	.datac(\SDRAM_CNTR0|ref_cnt [5]),
	.datad(\SDRAM_CNTR0|ref_cnt [4]),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Equal0~1 .lut_mask = 16'h0800;
defparam \SDRAM_CNTR0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y23_N15
dffeas \SDRAM_CNTR0|ref_cnt[8] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|ref_cnt~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|ref_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|ref_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|ref_cnt[8] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|ref_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y23_N25
dffeas \SDRAM_CNTR0|ref_cnt[9] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|ref_cnt~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|ref_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|ref_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|ref_cnt[9] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|ref_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y23_N21
dffeas \SDRAM_CNTR0|ref_cnt[10] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Add1~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|ref_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|ref_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|ref_cnt[10] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|ref_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y23_N23
dffeas \SDRAM_CNTR0|ref_cnt[11] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Add1~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|ref_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|ref_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|ref_cnt[11] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|ref_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N26
cycloneive_lcell_comb \SDRAM_CNTR0|Equal0~2 (
// Equation(s):
// \SDRAM_CNTR0|Equal0~2_combout  = (!\SDRAM_CNTR0|ref_cnt [10] & (\SDRAM_CNTR0|ref_cnt [9] & (\SDRAM_CNTR0|ref_cnt [8] & !\SDRAM_CNTR0|ref_cnt [11])))

	.dataa(\SDRAM_CNTR0|ref_cnt [10]),
	.datab(\SDRAM_CNTR0|ref_cnt [9]),
	.datac(\SDRAM_CNTR0|ref_cnt [8]),
	.datad(\SDRAM_CNTR0|ref_cnt [11]),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Equal0~2 .lut_mask = 16'h0040;
defparam \SDRAM_CNTR0|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y23_N25
dffeas \SDRAM_CNTR0|ref_cnt[12] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Add1~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|ref_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|ref_cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|ref_cnt[12] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|ref_cnt[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y23_N27
dffeas \SDRAM_CNTR0|ref_cnt[13] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Add1~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|ref_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|ref_cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|ref_cnt[13] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|ref_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y23_N29
dffeas \SDRAM_CNTR0|ref_cnt[14] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Add1~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|ref_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|ref_cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|ref_cnt[14] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|ref_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y23_N31
dffeas \SDRAM_CNTR0|ref_cnt[15] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Add1~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|ref_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|ref_cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|ref_cnt[15] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|ref_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N12
cycloneive_lcell_comb \SDRAM_CNTR0|Equal0~3 (
// Equation(s):
// \SDRAM_CNTR0|Equal0~3_combout  = (!\SDRAM_CNTR0|ref_cnt [13] & (!\SDRAM_CNTR0|ref_cnt [14] & (!\SDRAM_CNTR0|ref_cnt [15] & !\SDRAM_CNTR0|ref_cnt [12])))

	.dataa(\SDRAM_CNTR0|ref_cnt [13]),
	.datab(\SDRAM_CNTR0|ref_cnt [14]),
	.datac(\SDRAM_CNTR0|ref_cnt [15]),
	.datad(\SDRAM_CNTR0|ref_cnt [12]),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Equal0~3 .lut_mask = 16'h0001;
defparam \SDRAM_CNTR0|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N22
cycloneive_lcell_comb \SDRAM_CNTR0|Equal0~4 (
// Equation(s):
// \SDRAM_CNTR0|Equal0~4_combout  = (\SDRAM_CNTR0|Equal0~3_combout  & (\SDRAM_CNTR0|Equal0~0_combout  & (\SDRAM_CNTR0|Equal0~2_combout  & \SDRAM_CNTR0|Equal0~1_combout )))

	.dataa(\SDRAM_CNTR0|Equal0~3_combout ),
	.datab(\SDRAM_CNTR0|Equal0~0_combout ),
	.datac(\SDRAM_CNTR0|Equal0~2_combout ),
	.datad(\SDRAM_CNTR0|Equal0~1_combout ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Equal0~4 .lut_mask = 16'h8000;
defparam \SDRAM_CNTR0|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N22
cycloneive_lcell_comb \SDRAM_CNTR0|wait_cnt~3 (
// Equation(s):
// \SDRAM_CNTR0|wait_cnt~3_combout  = (\SDRAM_CNTR0|w_st.01~q  & ((\SDRAM_CNTR0|Add0~24_combout ))) # (!\SDRAM_CNTR0|w_st.01~q  & (\SDRAM_CNTR0|wait_cnt_load [10]))

	.dataa(gnd),
	.datab(\SDRAM_CNTR0|wait_cnt_load [10]),
	.datac(\SDRAM_CNTR0|Add0~24_combout ),
	.datad(\SDRAM_CNTR0|w_st.01~q ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|wait_cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|wait_cnt~3 .lut_mask = 16'hF0CC;
defparam \SDRAM_CNTR0|wait_cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N26
cycloneive_lcell_comb \SDRAM_CNTR0|wait_cnt~5 (
// Equation(s):
// \SDRAM_CNTR0|wait_cnt~5_combout  = (\SDRAM_CNTR0|w_st.01~q  & ((\SDRAM_CNTR0|Add0~20_combout ))) # (!\SDRAM_CNTR0|w_st.01~q  & (\SDRAM_CNTR0|wait_cnt_load [10]))

	.dataa(gnd),
	.datab(\SDRAM_CNTR0|wait_cnt_load [10]),
	.datac(\SDRAM_CNTR0|Add0~20_combout ),
	.datad(\SDRAM_CNTR0|w_st.01~q ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|wait_cnt~5_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|wait_cnt~5 .lut_mask = 16'hF0CC;
defparam \SDRAM_CNTR0|wait_cnt~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N30
cycloneive_lcell_comb \SDRAM_CNTR0|wait_cnt~7 (
// Equation(s):
// \SDRAM_CNTR0|wait_cnt~7_combout  = (\SDRAM_CNTR0|w_st.01~q  & ((\SDRAM_CNTR0|Add0~16_combout ))) # (!\SDRAM_CNTR0|w_st.01~q  & (\SDRAM_CNTR0|wait_cnt_load [10]))

	.dataa(gnd),
	.datab(\SDRAM_CNTR0|w_st.01~q ),
	.datac(\SDRAM_CNTR0|wait_cnt_load [10]),
	.datad(\SDRAM_CNTR0|Add0~16_combout ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|wait_cnt~7_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|wait_cnt~7 .lut_mask = 16'hFC30;
defparam \SDRAM_CNTR0|wait_cnt~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N9
dffeas \SDRAM_CNTR0|wait_cnt_load[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|wait_cnt_load[2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|wait_cnt_load [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|wait_cnt_load[2] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|wait_cnt_load[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N10
cycloneive_lcell_comb \SDRAM_CNTR0|wait_cnt~13 (
// Equation(s):
// \SDRAM_CNTR0|wait_cnt~13_combout  = (\SDRAM_CNTR0|w_st.01~q  & ((\SDRAM_CNTR0|Add0~4_combout ))) # (!\SDRAM_CNTR0|w_st.01~q  & (\SDRAM_CNTR0|wait_cnt_load [2]))

	.dataa(\SDRAM_CNTR0|wait_cnt_load [2]),
	.datab(gnd),
	.datac(\SDRAM_CNTR0|w_st.01~q ),
	.datad(\SDRAM_CNTR0|Add0~4_combout ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|wait_cnt~13_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|wait_cnt~13 .lut_mask = 16'hFA0A;
defparam \SDRAM_CNTR0|wait_cnt~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N3
dffeas \SDRAM_CNTR0|wait_cnt_load[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|wait_cnt_load [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|wait_cnt_load[1] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|wait_cnt_load[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N12
cycloneive_lcell_comb \SDRAM_CNTR0|wait_cnt~14 (
// Equation(s):
// \SDRAM_CNTR0|wait_cnt~14_combout  = (\SDRAM_CNTR0|w_st.01~q  & ((\SDRAM_CNTR0|Add0~2_combout ))) # (!\SDRAM_CNTR0|w_st.01~q  & (\SDRAM_CNTR0|wait_cnt_load [1]))

	.dataa(\SDRAM_CNTR0|w_st.01~q ),
	.datab(gnd),
	.datac(\SDRAM_CNTR0|wait_cnt_load [1]),
	.datad(\SDRAM_CNTR0|Add0~2_combout ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|wait_cnt~14_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|wait_cnt~14 .lut_mask = 16'hFA50;
defparam \SDRAM_CNTR0|wait_cnt~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N23
dffeas \SDRAM_CNTR0|wait_cnt_load[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|wait_cnt_load [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|wait_cnt_load[0] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|wait_cnt_load[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N6
cycloneive_lcell_comb \SDRAM_CNTR0|wait_cnt~15 (
// Equation(s):
// \SDRAM_CNTR0|wait_cnt~15_combout  = (\SDRAM_CNTR0|w_st.01~q  & ((\SDRAM_CNTR0|Add0~0_combout ))) # (!\SDRAM_CNTR0|w_st.01~q  & (\SDRAM_CNTR0|wait_cnt_load [0]))

	.dataa(\SDRAM_CNTR0|w_st.01~q ),
	.datab(gnd),
	.datac(\SDRAM_CNTR0|wait_cnt_load [0]),
	.datad(\SDRAM_CNTR0|Add0~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|wait_cnt~15_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|wait_cnt~15 .lut_mask = 16'hFA50;
defparam \SDRAM_CNTR0|wait_cnt~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N10
cycloneive_lcell_comb \SDRAM_CNTR0|Selector81~0 (
// Equation(s):
// \SDRAM_CNTR0|Selector81~0_combout  = (\SDRAM_CNTR0|st.WRITE_D0~q ) # ((!\SDRAM_CNTR0|st.READ_START~q  & (!\SDRAM_CNTR0|st.WRITE_N~q  & \SDRAM_CNTR0|sdram_buf_we~q )))

	.dataa(\SDRAM_CNTR0|st.READ_START~q ),
	.datab(\SDRAM_CNTR0|st.WRITE_N~q ),
	.datac(\SDRAM_CNTR0|sdram_buf_we~q ),
	.datad(\SDRAM_CNTR0|st.WRITE_D0~q ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector81~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector81~0 .lut_mask = 16'hFF10;
defparam \SDRAM_CNTR0|Selector81~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N2
cycloneive_lcell_comb \SDRAM_CNTR0|ref_cnt~0 (
// Equation(s):
// \SDRAM_CNTR0|ref_cnt~0_combout  = (!\SDRAM_CNTR0|Equal0~4_combout  & \SDRAM_CNTR0|Add1~0_combout )

	.dataa(\SDRAM_CNTR0|Equal0~4_combout ),
	.datab(gnd),
	.datac(\SDRAM_CNTR0|Add1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|ref_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|ref_cnt~0 .lut_mask = 16'h5050;
defparam \SDRAM_CNTR0|ref_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N6
cycloneive_lcell_comb \SDRAM_CNTR0|ref_cnt~1 (
// Equation(s):
// \SDRAM_CNTR0|ref_cnt~1_combout  = (!\SDRAM_CNTR0|Equal0~4_combout  & \SDRAM_CNTR0|Add1~8_combout )

	.dataa(\SDRAM_CNTR0|Equal0~4_combout ),
	.datab(gnd),
	.datac(\SDRAM_CNTR0|Add1~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|ref_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|ref_cnt~1 .lut_mask = 16'h5050;
defparam \SDRAM_CNTR0|ref_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N16
cycloneive_lcell_comb \SDRAM_CNTR0|ref_cnt~2 (
// Equation(s):
// \SDRAM_CNTR0|ref_cnt~2_combout  = (!\SDRAM_CNTR0|Equal0~4_combout  & \SDRAM_CNTR0|Add1~12_combout )

	.dataa(\SDRAM_CNTR0|Equal0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_CNTR0|Add1~12_combout ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|ref_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|ref_cnt~2 .lut_mask = 16'h5500;
defparam \SDRAM_CNTR0|ref_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N10
cycloneive_lcell_comb \SDRAM_CNTR0|ref_cnt~3 (
// Equation(s):
// \SDRAM_CNTR0|ref_cnt~3_combout  = (!\SDRAM_CNTR0|Equal0~4_combout  & \SDRAM_CNTR0|Add1~14_combout )

	.dataa(\SDRAM_CNTR0|Equal0~4_combout ),
	.datab(gnd),
	.datac(\SDRAM_CNTR0|Add1~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|ref_cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|ref_cnt~3 .lut_mask = 16'h5050;
defparam \SDRAM_CNTR0|ref_cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N14
cycloneive_lcell_comb \SDRAM_CNTR0|ref_cnt~4 (
// Equation(s):
// \SDRAM_CNTR0|ref_cnt~4_combout  = (!\SDRAM_CNTR0|Equal0~4_combout  & \SDRAM_CNTR0|Add1~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SDRAM_CNTR0|Equal0~4_combout ),
	.datad(\SDRAM_CNTR0|Add1~16_combout ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|ref_cnt~4_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|ref_cnt~4 .lut_mask = 16'h0F00;
defparam \SDRAM_CNTR0|ref_cnt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N24
cycloneive_lcell_comb \SDRAM_CNTR0|ref_cnt~5 (
// Equation(s):
// \SDRAM_CNTR0|ref_cnt~5_combout  = (!\SDRAM_CNTR0|Equal0~4_combout  & \SDRAM_CNTR0|Add1~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SDRAM_CNTR0|Equal0~4_combout ),
	.datad(\SDRAM_CNTR0|Add1~18_combout ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|ref_cnt~5_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|ref_cnt~5 .lut_mask = 16'h0F00;
defparam \SDRAM_CNTR0|ref_cnt~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N8
cycloneive_lcell_comb \SDRAM_CNTR0|wait_cnt_load[2]~0 (
// Equation(s):
// \SDRAM_CNTR0|wait_cnt_load[2]~0_combout  = (\SDRAM_CNTR0|WideOr17~combout ) # (\SDRAM_CNTR0|wait_cnt_load [2])

	.dataa(\SDRAM_CNTR0|WideOr17~combout ),
	.datab(gnd),
	.datac(\SDRAM_CNTR0|wait_cnt_load [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|wait_cnt_load[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|wait_cnt_load[2]~0 .lut_mask = 16'hFAFA;
defparam \SDRAM_CNTR0|wait_cnt_load[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N2
cycloneive_lcell_comb \SDRAM_CNTR0|Selector28~0 (
// Equation(s):
// \SDRAM_CNTR0|Selector28~0_combout  = (\SDRAM_CNTR0|st.INIT_REF1~q ) # ((\SDRAM_CNTR0|st.REF_NOP2~q ) # ((!\SDRAM_CNTR0|WideOr17~combout  & \SDRAM_CNTR0|wait_cnt_load [1])))

	.dataa(\SDRAM_CNTR0|st.INIT_REF1~q ),
	.datab(\SDRAM_CNTR0|WideOr17~combout ),
	.datac(\SDRAM_CNTR0|wait_cnt_load [1]),
	.datad(\SDRAM_CNTR0|st.REF_NOP2~q ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector28~0 .lut_mask = 16'hFFBA;
defparam \SDRAM_CNTR0|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N22
cycloneive_lcell_comb \SDRAM_CNTR0|Selector29~0 (
// Equation(s):
// \SDRAM_CNTR0|Selector29~0_combout  = (\SDRAM_CNTR0|st.INIT_REF2~q ) # (((!\SDRAM_CNTR0|WideOr17~combout  & \SDRAM_CNTR0|wait_cnt_load [0])) # (!\SDRAM_CNTR0|st.00000000~q ))

	.dataa(\SDRAM_CNTR0|st.INIT_REF2~q ),
	.datab(\SDRAM_CNTR0|WideOr17~combout ),
	.datac(\SDRAM_CNTR0|wait_cnt_load [0]),
	.datad(\SDRAM_CNTR0|st.00000000~q ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector29~0 .lut_mask = 16'hBAFF;
defparam \SDRAM_CNTR0|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N30
cycloneive_lcell_comb \SDRAM_CNTR0|Selector59~9 (
// Equation(s):
// \SDRAM_CNTR0|Selector59~9_combout  = (\SDRAM_CNTR0|wait_cnt_end~q  & ((\SDRAM_CNTR0|st.INIT_POWERUP~q ) # ((\SDRAM_CNTR0|st.REF_WAIT~q ) # (\SDRAM_CNTR0|st.INIT_WAIT3~q ))))

	.dataa(\SDRAM_CNTR0|st.INIT_POWERUP~q ),
	.datab(\SDRAM_CNTR0|st.REF_WAIT~q ),
	.datac(\SDRAM_CNTR0|wait_cnt_end~q ),
	.datad(\SDRAM_CNTR0|st.INIT_WAIT3~q ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector59~9_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector59~9 .lut_mask = 16'hF0E0;
defparam \SDRAM_CNTR0|Selector59~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N12
cycloneive_lcell_comb \ram_addr[12]~feeder (
// Equation(s):
// \ram_addr[12]~feeder_combout  = addr_row_ba[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(addr_row_ba[3]),
	.cin(gnd),
	.combout(\ram_addr[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_addr[12]~feeder .lut_mask = 16'hFF00;
defparam \ram_addr[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N30
cycloneive_lcell_comb \ram_addr[16]~feeder (
// Equation(s):
// \ram_addr[16]~feeder_combout  = addr_row_ba[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(addr_row_ba[7]),
	.cin(gnd),
	.combout(\ram_addr[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_addr[16]~feeder .lut_mask = 16'hFF00;
defparam \ram_addr[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N28
cycloneive_lcell_comb \ram_addr[17]~feeder (
// Equation(s):
// \ram_addr[17]~feeder_combout  = addr_row_ba[8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(addr_row_ba[8]),
	.cin(gnd),
	.combout(\ram_addr[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_addr[17]~feeder .lut_mask = 16'hFF00;
defparam \ram_addr[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N8
cycloneive_lcell_comb \ram_addr[18]~feeder (
// Equation(s):
// \ram_addr[18]~feeder_combout  = addr_row_ba[9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(addr_row_ba[9]),
	.cin(gnd),
	.combout(\ram_addr[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_addr[18]~feeder .lut_mask = 16'hFF00;
defparam \ram_addr[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N10
cycloneive_lcell_comb \ram_addr[20]~feeder (
// Equation(s):
// \ram_addr[20]~feeder_combout  = addr_row_ba[11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(addr_row_ba[11]),
	.cin(gnd),
	.combout(\ram_addr[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_addr[20]~feeder .lut_mask = 16'hFF00;
defparam \ram_addr[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N28
cycloneive_lcell_comb \ram_addr[21]~feeder (
// Equation(s):
// \ram_addr[21]~feeder_combout  = addr_row_ba[12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(addr_row_ba[12]),
	.cin(gnd),
	.combout(\ram_addr[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_addr[21]~feeder .lut_mask = 16'hFF00;
defparam \ram_addr[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N2
cycloneive_lcell_comb \ram_addr[23]~feeder (
// Equation(s):
// \ram_addr[23]~feeder_combout  = addr_row_ba[14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(addr_row_ba[14]),
	.cin(gnd),
	.combout(\ram_addr[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_addr[23]~feeder .lut_mask = 16'hFF00;
defparam \ram_addr[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N6
cycloneive_lcell_comb \SDRAM_CNTR0|ram_row[3]~feeder (
// Equation(s):
// \SDRAM_CNTR0|ram_row[3]~feeder_combout  = ram_addr[12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(ram_addr[12]),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|ram_row[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|ram_row[3]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_CNTR0|ram_row[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N16
cycloneive_lcell_comb \SDRAM_CNTR0|ram_row[6]~feeder (
// Equation(s):
// \SDRAM_CNTR0|ram_row[6]~feeder_combout  = ram_addr[15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(ram_addr[15]),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|ram_row[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|ram_row[6]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_CNTR0|ram_row[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N12
cycloneive_lcell_comb \SDRAM_CNTR0|ram_row[8]~feeder (
// Equation(s):
// \SDRAM_CNTR0|ram_row[8]~feeder_combout  = ram_addr[17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(ram_addr[17]),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|ram_row[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|ram_row[8]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_CNTR0|ram_row[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N22
cycloneive_lcell_comb \SDRAM_CNTR0|ram_row[9]~feeder (
// Equation(s):
// \SDRAM_CNTR0|ram_row[9]~feeder_combout  = ram_addr[18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(ram_addr[18]),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|ram_row[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|ram_row[9]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_CNTR0|ram_row[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N8
cycloneive_lcell_comb \SDRAM_CNTR0|ram_row[11]~feeder (
// Equation(s):
// \SDRAM_CNTR0|ram_row[11]~feeder_combout  = ram_addr[20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(ram_addr[20]),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|ram_row[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|ram_row[11]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_CNTR0|ram_row[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N12
cycloneive_lcell_comb \SDRAM_CNTR0|ram_ba[0]~feeder (
// Equation(s):
// \SDRAM_CNTR0|ram_ba[0]~feeder_combout  = ram_addr[22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(ram_addr[22]),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|ram_ba[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|ram_ba[0]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_CNTR0|ram_ba[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N6
cycloneive_lcell_comb \SDRAM_CNTR0|ram_ba[1]~feeder (
// Equation(s):
// \SDRAM_CNTR0|ram_ba[1]~feeder_combout  = ram_addr[23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(ram_addr[23]),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|ram_ba[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|ram_ba[1]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_CNTR0|ram_ba[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \o_sys_clk~output (
	.i(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_o_sys_clk_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sys_clk),
	.obar());
// synopsys translate_off
defparam \o_sys_clk~output .bus_hold = "false";
defparam \o_sys_clk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y22_N2
cycloneive_io_obuf \o_clk_shift~output (
	.i(\PLL1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_clk_shift),
	.obar());
// synopsys translate_off
defparam \o_clk_shift~output .bus_hold = "false";
defparam \o_clk_shift~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N9
cycloneive_io_obuf \ram_data[0]~output (
	.i(ram_data_r[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_data[0]),
	.obar());
// synopsys translate_off
defparam \ram_data[0]~output .bus_hold = "false";
defparam \ram_data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y34_N2
cycloneive_io_obuf \ram_data[1]~output (
	.i(ram_data_r[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_data[1]),
	.obar());
// synopsys translate_off
defparam \ram_data[1]~output .bus_hold = "false";
defparam \ram_data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N2
cycloneive_io_obuf \ram_data[2]~output (
	.i(ram_data_r[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_data[2]),
	.obar());
// synopsys translate_off
defparam \ram_data[2]~output .bus_hold = "false";
defparam \ram_data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y34_N16
cycloneive_io_obuf \ram_data[3]~output (
	.i(ram_data_r[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_data[3]),
	.obar());
// synopsys translate_off
defparam \ram_data[3]~output .bus_hold = "false";
defparam \ram_data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cycloneive_io_obuf \ram_data[4]~output (
	.i(ram_data_r[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_data[4]),
	.obar());
// synopsys translate_off
defparam \ram_data[4]~output .bus_hold = "false";
defparam \ram_data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \ram_data[5]~output (
	.i(ram_data_r[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_data[5]),
	.obar());
// synopsys translate_off
defparam \ram_data[5]~output .bus_hold = "false";
defparam \ram_data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y34_N23
cycloneive_io_obuf \ram_data[6]~output (
	.i(ram_data_r[6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_data[6]),
	.obar());
// synopsys translate_off
defparam \ram_data[6]~output .bus_hold = "false";
defparam \ram_data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y34_N23
cycloneive_io_obuf \ram_data[7]~output (
	.i(ram_data_r[7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_data[7]),
	.obar());
// synopsys translate_off
defparam \ram_data[7]~output .bus_hold = "false";
defparam \ram_data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y34_N2
cycloneive_io_obuf \ram_data[8]~output (
	.i(ram_data_r[8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_data[8]),
	.obar());
// synopsys translate_off
defparam \ram_data[8]~output .bus_hold = "false";
defparam \ram_data[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y34_N9
cycloneive_io_obuf \ram_data[9]~output (
	.i(ram_data_r[9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_data[9]),
	.obar());
// synopsys translate_off
defparam \ram_data[9]~output .bus_hold = "false";
defparam \ram_data[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y34_N2
cycloneive_io_obuf \ram_data[10]~output (
	.i(ram_data_r[10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_data[10]),
	.obar());
// synopsys translate_off
defparam \ram_data[10]~output .bus_hold = "false";
defparam \ram_data[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N9
cycloneive_io_obuf \ram_data[11]~output (
	.i(ram_data_r[11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_data[11]),
	.obar());
// synopsys translate_off
defparam \ram_data[11]~output .bus_hold = "false";
defparam \ram_data[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
cycloneive_io_obuf \ram_data[12]~output (
	.i(ram_data_r[12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_data[12]),
	.obar());
// synopsys translate_off
defparam \ram_data[12]~output .bus_hold = "false";
defparam \ram_data[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N9
cycloneive_io_obuf \ram_data[13]~output (
	.i(ram_data_r[13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_data[13]),
	.obar());
// synopsys translate_off
defparam \ram_data[13]~output .bus_hold = "false";
defparam \ram_data[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \ram_data[14]~output (
	.i(ram_data_r[14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_data[14]),
	.obar());
// synopsys translate_off
defparam \ram_data[14]~output .bus_hold = "false";
defparam \ram_data[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N16
cycloneive_io_obuf \ram_data[15]~output (
	.i(ram_data_r[15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ram_data[15]),
	.obar());
// synopsys translate_off
defparam \ram_data[15]~output .bus_hold = "false";
defparam \ram_data[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N16
cycloneive_io_obuf \o_ram_read_req~output (
	.i(\ram_read_req~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_ram_read_req),
	.obar());
// synopsys translate_off
defparam \o_ram_read_req~output .bus_hold = "false";
defparam \o_ram_read_req~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N2
cycloneive_io_obuf \o_ram_read_valid~output (
	.i(\SDRAM_CNTR0|ram_read_valid~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_ram_read_valid),
	.obar());
// synopsys translate_off
defparam \o_ram_read_valid~output .bus_hold = "false";
defparam \o_ram_read_valid~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N2
cycloneive_io_obuf \o_ram_write_req~output (
	.i(\ram_write_req~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_ram_write_req),
	.obar());
// synopsys translate_off
defparam \o_ram_write_req~output .bus_hold = "false";
defparam \o_ram_write_req~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N23
cycloneive_io_obuf \o_ram_write_valid~output (
	.i(\SDRAM_CNTR0|ram_write_valid~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_ram_write_valid),
	.obar());
// synopsys translate_off
defparam \o_ram_write_valid~output .bus_hold = "false";
defparam \o_ram_write_valid~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N23
cycloneive_io_obuf \o_ready~output (
	.i(\SDRAM_CNTR0|ready~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_ready),
	.obar());
// synopsys translate_off
defparam \o_ready~output .bus_hold = "false";
defparam \o_ready~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \o_sdram_clk~output (
	.i(\PLL1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sdram_clk),
	.obar());
// synopsys translate_off
defparam \o_sdram_clk~output .bus_hold = "false";
defparam \o_sdram_clk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \o_sdram_cke~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sdram_cke),
	.obar());
// synopsys translate_off
defparam \o_sdram_cke~output .bus_hold = "false";
defparam \o_sdram_cke~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \o_sdram_cs_l~output (
	.i(\SDRAM_CNTR0|sdram_cmd [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sdram_cs_l),
	.obar());
// synopsys translate_off
defparam \o_sdram_cs_l~output .bus_hold = "false";
defparam \o_sdram_cs_l~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N2
cycloneive_io_obuf \o_sdram_ras_l~output (
	.i(!\SDRAM_CNTR0|sdram_cmd [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sdram_ras_l),
	.obar());
// synopsys translate_off
defparam \o_sdram_ras_l~output .bus_hold = "false";
defparam \o_sdram_ras_l~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N9
cycloneive_io_obuf \o_sdram_cas_l~output (
	.i(\SDRAM_CNTR0|sdram_cmd [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sdram_cas_l),
	.obar());
// synopsys translate_off
defparam \o_sdram_cas_l~output .bus_hold = "false";
defparam \o_sdram_cas_l~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N2
cycloneive_io_obuf \o_sdram_we_l~output (
	.i(!\SDRAM_CNTR0|sdram_cmd [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sdram_we_l),
	.obar());
// synopsys translate_off
defparam \o_sdram_we_l~output .bus_hold = "false";
defparam \o_sdram_we_l~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N16
cycloneive_io_obuf \o_sdram_addr[0]~output (
	.i(\SDRAM_CNTR0|sdram_addr [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sdram_addr[0]),
	.obar());
// synopsys translate_off
defparam \o_sdram_addr[0]~output .bus_hold = "false";
defparam \o_sdram_addr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \o_sdram_addr[1]~output (
	.i(\SDRAM_CNTR0|sdram_addr [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sdram_addr[1]),
	.obar());
// synopsys translate_off
defparam \o_sdram_addr[1]~output .bus_hold = "false";
defparam \o_sdram_addr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N2
cycloneive_io_obuf \o_sdram_addr[2]~output (
	.i(\SDRAM_CNTR0|sdram_addr [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sdram_addr[2]),
	.obar());
// synopsys translate_off
defparam \o_sdram_addr[2]~output .bus_hold = "false";
defparam \o_sdram_addr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \o_sdram_addr[3]~output (
	.i(\SDRAM_CNTR0|sdram_addr [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sdram_addr[3]),
	.obar());
// synopsys translate_off
defparam \o_sdram_addr[3]~output .bus_hold = "false";
defparam \o_sdram_addr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N16
cycloneive_io_obuf \o_sdram_addr[4]~output (
	.i(\SDRAM_CNTR0|sdram_addr [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sdram_addr[4]),
	.obar());
// synopsys translate_off
defparam \o_sdram_addr[4]~output .bus_hold = "false";
defparam \o_sdram_addr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \o_sdram_addr[5]~output (
	.i(\SDRAM_CNTR0|sdram_addr [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sdram_addr[5]),
	.obar());
// synopsys translate_off
defparam \o_sdram_addr[5]~output .bus_hold = "false";
defparam \o_sdram_addr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \o_sdram_addr[6]~output (
	.i(\SDRAM_CNTR0|sdram_addr [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sdram_addr[6]),
	.obar());
// synopsys translate_off
defparam \o_sdram_addr[6]~output .bus_hold = "false";
defparam \o_sdram_addr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cycloneive_io_obuf \o_sdram_addr[7]~output (
	.i(\SDRAM_CNTR0|sdram_addr [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sdram_addr[7]),
	.obar());
// synopsys translate_off
defparam \o_sdram_addr[7]~output .bus_hold = "false";
defparam \o_sdram_addr[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N23
cycloneive_io_obuf \o_sdram_addr[8]~output (
	.i(\SDRAM_CNTR0|sdram_addr [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sdram_addr[8]),
	.obar());
// synopsys translate_off
defparam \o_sdram_addr[8]~output .bus_hold = "false";
defparam \o_sdram_addr[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \o_sdram_addr[9]~output (
	.i(\SDRAM_CNTR0|sdram_addr [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sdram_addr[9]),
	.obar());
// synopsys translate_off
defparam \o_sdram_addr[9]~output .bus_hold = "false";
defparam \o_sdram_addr[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \o_sdram_addr[10]~output (
	.i(\SDRAM_CNTR0|sdram_addr [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sdram_addr[10]),
	.obar());
// synopsys translate_off
defparam \o_sdram_addr[10]~output .bus_hold = "false";
defparam \o_sdram_addr[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \o_sdram_addr[11]~output (
	.i(\SDRAM_CNTR0|sdram_addr [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sdram_addr[11]),
	.obar());
// synopsys translate_off
defparam \o_sdram_addr[11]~output .bus_hold = "false";
defparam \o_sdram_addr[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N16
cycloneive_io_obuf \o_sdram_addr[12]~output (
	.i(\SDRAM_CNTR0|sdram_addr [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sdram_addr[12]),
	.obar());
// synopsys translate_off
defparam \o_sdram_addr[12]~output .bus_hold = "false";
defparam \o_sdram_addr[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \o_sdram_ba[0]~output (
	.i(\SDRAM_CNTR0|sdram_ba [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sdram_ba[0]),
	.obar());
// synopsys translate_off
defparam \o_sdram_ba[0]~output .bus_hold = "false";
defparam \o_sdram_ba[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \o_sdram_ba[1]~output (
	.i(\SDRAM_CNTR0|sdram_ba [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sdram_ba[1]),
	.obar());
// synopsys translate_off
defparam \o_sdram_ba[1]~output .bus_hold = "false";
defparam \o_sdram_ba[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
cycloneive_io_obuf \o_sdram_dqml~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sdram_dqml),
	.obar());
// synopsys translate_off
defparam \o_sdram_dqml~output .bus_hold = "false";
defparam \o_sdram_dqml~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N16
cycloneive_io_obuf \o_sdram_dqmh~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sdram_dqmh),
	.obar());
// synopsys translate_off
defparam \o_sdram_dqmh~output .bus_hold = "false";
defparam \o_sdram_dqmh~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N9
cycloneive_io_obuf \o_test_ok~output (
	.i(\test_ok~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_test_ok),
	.obar());
// synopsys translate_off
defparam \o_test_ok~output .bus_hold = "false";
defparam \o_test_ok~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \o_test_er~output (
	.i(\test_er~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_test_er),
	.obar());
// synopsys translate_off
defparam \o_test_er~output .bus_hold = "false";
defparam \o_test_er~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \o_test_stop~output (
	.i(\test_stop~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_test_stop),
	.obar());
// synopsys translate_off
defparam \o_test_stop~output .bus_hold = "false";
defparam \o_test_stop~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \o_sdram_dq[0]~output (
	.i(\SDRAM_CNTR0|sdram_data [0]),
	.oe(\SDRAM_CNTR0|sdram_buf_we~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sdram_dq[0]),
	.obar());
// synopsys translate_off
defparam \o_sdram_dq[0]~output .bus_hold = "false";
defparam \o_sdram_dq[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \o_sdram_dq[1]~output (
	.i(\SDRAM_CNTR0|sdram_data [1]),
	.oe(\SDRAM_CNTR0|sdram_buf_we~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sdram_dq[1]),
	.obar());
// synopsys translate_off
defparam \o_sdram_dq[1]~output .bus_hold = "false";
defparam \o_sdram_dq[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \o_sdram_dq[2]~output (
	.i(\SDRAM_CNTR0|sdram_data [2]),
	.oe(\SDRAM_CNTR0|sdram_buf_we~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sdram_dq[2]),
	.obar());
// synopsys translate_off
defparam \o_sdram_dq[2]~output .bus_hold = "false";
defparam \o_sdram_dq[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \o_sdram_dq[3]~output (
	.i(\SDRAM_CNTR0|sdram_data [3]),
	.oe(\SDRAM_CNTR0|sdram_buf_we~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sdram_dq[3]),
	.obar());
// synopsys translate_off
defparam \o_sdram_dq[3]~output .bus_hold = "false";
defparam \o_sdram_dq[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N2
cycloneive_io_obuf \o_sdram_dq[4]~output (
	.i(\SDRAM_CNTR0|sdram_data [4]),
	.oe(\SDRAM_CNTR0|sdram_buf_we~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sdram_dq[4]),
	.obar());
// synopsys translate_off
defparam \o_sdram_dq[4]~output .bus_hold = "false";
defparam \o_sdram_dq[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N2
cycloneive_io_obuf \o_sdram_dq[5]~output (
	.i(\SDRAM_CNTR0|sdram_data [5]),
	.oe(\SDRAM_CNTR0|sdram_buf_we~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sdram_dq[5]),
	.obar());
// synopsys translate_off
defparam \o_sdram_dq[5]~output .bus_hold = "false";
defparam \o_sdram_dq[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N9
cycloneive_io_obuf \o_sdram_dq[6]~output (
	.i(\SDRAM_CNTR0|sdram_data [6]),
	.oe(\SDRAM_CNTR0|sdram_buf_we~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sdram_dq[6]),
	.obar());
// synopsys translate_off
defparam \o_sdram_dq[6]~output .bus_hold = "false";
defparam \o_sdram_dq[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cycloneive_io_obuf \o_sdram_dq[7]~output (
	.i(\SDRAM_CNTR0|sdram_data [7]),
	.oe(\SDRAM_CNTR0|sdram_buf_we~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sdram_dq[7]),
	.obar());
// synopsys translate_off
defparam \o_sdram_dq[7]~output .bus_hold = "false";
defparam \o_sdram_dq[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \o_sdram_dq[8]~output (
	.i(\SDRAM_CNTR0|sdram_data [8]),
	.oe(\SDRAM_CNTR0|sdram_buf_we~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sdram_dq[8]),
	.obar());
// synopsys translate_off
defparam \o_sdram_dq[8]~output .bus_hold = "false";
defparam \o_sdram_dq[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \o_sdram_dq[9]~output (
	.i(\SDRAM_CNTR0|sdram_data [9]),
	.oe(\SDRAM_CNTR0|sdram_buf_we~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sdram_dq[9]),
	.obar());
// synopsys translate_off
defparam \o_sdram_dq[9]~output .bus_hold = "false";
defparam \o_sdram_dq[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \o_sdram_dq[10]~output (
	.i(\SDRAM_CNTR0|sdram_data [10]),
	.oe(\SDRAM_CNTR0|sdram_buf_we~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sdram_dq[10]),
	.obar());
// synopsys translate_off
defparam \o_sdram_dq[10]~output .bus_hold = "false";
defparam \o_sdram_dq[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \o_sdram_dq[11]~output (
	.i(\SDRAM_CNTR0|sdram_data [11]),
	.oe(\SDRAM_CNTR0|sdram_buf_we~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sdram_dq[11]),
	.obar());
// synopsys translate_off
defparam \o_sdram_dq[11]~output .bus_hold = "false";
defparam \o_sdram_dq[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N23
cycloneive_io_obuf \o_sdram_dq[12]~output (
	.i(\SDRAM_CNTR0|sdram_data [12]),
	.oe(\SDRAM_CNTR0|sdram_buf_we~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sdram_dq[12]),
	.obar());
// synopsys translate_off
defparam \o_sdram_dq[12]~output .bus_hold = "false";
defparam \o_sdram_dq[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \o_sdram_dq[13]~output (
	.i(\SDRAM_CNTR0|sdram_data [13]),
	.oe(\SDRAM_CNTR0|sdram_buf_we~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sdram_dq[13]),
	.obar());
// synopsys translate_off
defparam \o_sdram_dq[13]~output .bus_hold = "false";
defparam \o_sdram_dq[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \o_sdram_dq[14]~output (
	.i(\SDRAM_CNTR0|sdram_data [14]),
	.oe(\SDRAM_CNTR0|sdram_buf_we~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sdram_dq[14]),
	.obar());
// synopsys translate_off
defparam \o_sdram_dq[14]~output .bus_hold = "false";
defparam \o_sdram_dq[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N9
cycloneive_io_obuf \o_sdram_dq[15]~output (
	.i(\SDRAM_CNTR0|sdram_data [15]),
	.oe(\SDRAM_CNTR0|sdram_buf_we~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_sdram_dq[15]),
	.obar());
// synopsys translate_off
defparam \o_sdram_dq[15]~output .bus_hold = "false";
defparam \o_sdram_dq[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \i_clk~input (
	.i(i_clk),
	.ibar(gnd),
	.o(\i_clk~input_o ));
// synopsys translate_off
defparam \i_clk~input .bus_hold = "false";
defparam \i_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_4
cycloneive_pll \PLL1|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\PLL1|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\i_clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\PLL1|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\PLL1|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \PLL1|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \PLL1|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \PLL1|altpll_component|auto_generated|pll1 .c0_high = 2;
defparam \PLL1|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \PLL1|altpll_component|auto_generated|pll1 .c0_low = 2;
defparam \PLL1|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \PLL1|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c1_high = 2;
defparam \PLL1|altpll_component|auto_generated|pll1 .c1_initial = 4;
defparam \PLL1|altpll_component|auto_generated|pll1 .c1_low = 2;
defparam \PLL1|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \PLL1|altpll_component|auto_generated|pll1 .c1_ph = 2;
defparam \PLL1|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \PLL1|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \PLL1|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \PLL1|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \PLL1|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \PLL1|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \PLL1|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \PLL1|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \PLL1|altpll_component|auto_generated|pll1 .clk0_divide_by = 2;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk0_multiply_by = 5;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \PLL1|altpll_component|auto_generated|pll1 .clk1_counter = "c1";
defparam \PLL1|altpll_component|auto_generated|pll1 .clk1_divide_by = 2;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk1_multiply_by = 5;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk1_phase_shift = "6500";
defparam \PLL1|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \PLL1|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \PLL1|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \PLL1|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \PLL1|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \PLL1|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \PLL1|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \PLL1|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \PLL1|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \PLL1|altpll_component|auto_generated|pll1 .m = 10;
defparam \PLL1|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \PLL1|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .n = 1;
defparam \PLL1|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \PLL1|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \PLL1|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \PLL1|altpll_component|auto_generated|pll1 .pll_compensation_delay = 5611;
defparam \PLL1|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \PLL1|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \PLL1|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \PLL1|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \PLL1|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \PLL1|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \PLL1|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \PLL1|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 250;
defparam \PLL1|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\PLL1|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N0
cycloneive_lcell_comb \Add3~0 (
// Equation(s):
// \Add3~0_combout  = st[0] $ (VCC)
// \Add3~1  = CARRY(st[0])

	.dataa(gnd),
	.datab(st[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add3~0_combout ),
	.cout(\Add3~1 ));
// synopsys translate_off
defparam \Add3~0 .lut_mask = 16'h33CC;
defparam \Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N2
cycloneive_lcell_comb \Add3~2 (
// Equation(s):
// \Add3~2_combout  = (st[1] & (!\Add3~1 )) # (!st[1] & ((\Add3~1 ) # (GND)))
// \Add3~3  = CARRY((!\Add3~1 ) # (!st[1]))

	.dataa(gnd),
	.datab(st[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~1 ),
	.combout(\Add3~2_combout ),
	.cout(\Add3~3 ));
// synopsys translate_off
defparam \Add3~2 .lut_mask = 16'h3C3F;
defparam \Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N0
cycloneive_lcell_comb \Selector56~0 (
// Equation(s):
// \Selector56~0_combout  = ((!st[1]) # (!st[0])) # (!\Equal4~3_combout )

	.dataa(\Equal4~3_combout ),
	.datab(gnd),
	.datac(st[0]),
	.datad(st[1]),
	.cin(gnd),
	.combout(\Selector56~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector56~0 .lut_mask = 16'h5FFF;
defparam \Selector56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N14
cycloneive_lcell_comb \addr_row_ba[0]~17 (
// Equation(s):
// \addr_row_ba[0]~17_combout  = ((st[0]) # (st[1])) # (!\Equal4~3_combout )

	.dataa(\Equal4~3_combout ),
	.datab(gnd),
	.datac(st[0]),
	.datad(st[1]),
	.cin(gnd),
	.combout(\addr_row_ba[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \addr_row_ba[0]~17 .lut_mask = 16'hFFF5;
defparam \addr_row_ba[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N2
cycloneive_lcell_comb \Selector55~0 (
// Equation(s):
// \Selector55~0_combout  = (!\Equal14~1_combout  & (\Selector56~0_combout  & (\addr_row_ba[0]~17_combout  & !\Equal12~0_combout )))

	.dataa(\Equal14~1_combout ),
	.datab(\Selector56~0_combout ),
	.datac(\addr_row_ba[0]~17_combout ),
	.datad(\Equal12~0_combout ),
	.cin(gnd),
	.combout(\Selector55~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector55~0 .lut_mask = 16'h0040;
defparam \Selector55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N20
cycloneive_lcell_comb \Selector55~2 (
// Equation(s):
// \Selector55~2_combout  = (!\Selector56~7_combout  & (\Selector55~0_combout  & ((\WideNor0~combout ) # (\Add3~2_combout ))))

	.dataa(\Selector56~7_combout ),
	.datab(\WideNor0~combout ),
	.datac(\Add3~2_combout ),
	.datad(\Selector55~0_combout ),
	.cin(gnd),
	.combout(\Selector55~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector55~2 .lut_mask = 16'h5400;
defparam \Selector55~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N21
dffeas \st[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector55~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(st[1]),
	.prn(vcc));
// synopsys translate_off
defparam \st[1] .is_wysiwyg = "true";
defparam \st[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N24
cycloneive_lcell_comb \Equal5~0 (
// Equation(s):
// \Equal5~0_combout  = (st[0] & \Equal4~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(st[0]),
	.datad(\Equal4~3_combout ),
	.cin(gnd),
	.combout(\Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~0 .lut_mask = 16'hF000;
defparam \Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N24
cycloneive_lcell_comb \Selector53~0 (
// Equation(s):
// \Selector53~0_combout  = (!\Equal1~4_combout  & (st[2] & (st[1] & \Equal5~0_combout )))

	.dataa(\Equal1~4_combout ),
	.datab(st[2]),
	.datac(st[1]),
	.datad(\Equal5~0_combout ),
	.cin(gnd),
	.combout(\Selector53~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector53~0 .lut_mask = 16'h4000;
defparam \Selector53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N4
cycloneive_lcell_comb \Add2~2 (
// Equation(s):
// \Add2~2_combout  = (data_num[1] & (!\Add2~1 )) # (!data_num[1] & ((\Add2~1 ) # (GND)))
// \Add2~3  = CARRY((!\Add2~1 ) # (!data_num[1]))

	.dataa(gnd),
	.datab(data_num[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~1 ),
	.combout(\Add2~2_combout ),
	.cout(\Add2~3 ));
// synopsys translate_off
defparam \Add2~2 .lut_mask = 16'h3C3F;
defparam \Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N28
cycloneive_lcell_comb \Selector23~0 (
// Equation(s):
// \Selector23~0_combout  = (\WideOr3~combout  & ((data_num[1]) # ((\Add2~2_combout  & \Equal12~0_combout )))) # (!\WideOr3~combout  & (\Add2~2_combout  & ((\Equal12~0_combout ))))

	.dataa(\WideOr3~combout ),
	.datab(\Add2~2_combout ),
	.datac(data_num[1]),
	.datad(\Equal12~0_combout ),
	.cin(gnd),
	.combout(\Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector23~0 .lut_mask = 16'hECA0;
defparam \Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N29
dffeas \data_num[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_num[1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_num[1] .is_wysiwyg = "true";
defparam \data_num[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N6
cycloneive_lcell_comb \Add2~4 (
// Equation(s):
// \Add2~4_combout  = (data_num[2] & (\Add2~3  $ (GND))) # (!data_num[2] & (!\Add2~3  & VCC))
// \Add2~5  = CARRY((data_num[2] & !\Add2~3 ))

	.dataa(data_num[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~3 ),
	.combout(\Add2~4_combout ),
	.cout(\Add2~5 ));
// synopsys translate_off
defparam \Add2~4 .lut_mask = 16'hA50A;
defparam \Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N26
cycloneive_lcell_comb \Selector22~0 (
// Equation(s):
// \Selector22~0_combout  = (\WideOr3~combout  & ((data_num[2]) # ((\Equal12~0_combout  & \Add2~4_combout )))) # (!\WideOr3~combout  & (\Equal12~0_combout  & ((\Add2~4_combout ))))

	.dataa(\WideOr3~combout ),
	.datab(\Equal12~0_combout ),
	.datac(data_num[2]),
	.datad(\Add2~4_combout ),
	.cin(gnd),
	.combout(\Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector22~0 .lut_mask = 16'hECA0;
defparam \Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N27
dffeas \data_num[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_num[2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_num[2] .is_wysiwyg = "true";
defparam \data_num[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N18
cycloneive_lcell_comb \WideOr3~0 (
// Equation(s):
// \WideOr3~0_combout  = (\Equal4~3_combout  & ((st[0] & ((st[1]))) # (!st[0] & (st[2] & !st[1]))))

	.dataa(\Equal4~3_combout ),
	.datab(st[0]),
	.datac(st[2]),
	.datad(st[1]),
	.cin(gnd),
	.combout(\WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr3~0 .lut_mask = 16'h8820;
defparam \WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N12
cycloneive_lcell_comb \Equal13~1 (
// Equation(s):
// \Equal13~1_combout  = (\Equal13~0_combout  & (!st[2] & (st[0] & !st[1])))

	.dataa(\Equal13~0_combout ),
	.datab(st[2]),
	.datac(st[0]),
	.datad(st[1]),
	.cin(gnd),
	.combout(\Equal13~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal13~1 .lut_mask = 16'h0020;
defparam \Equal13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N12
cycloneive_lcell_comb \Equal9~0 (
// Equation(s):
// \Equal9~0_combout  = (\Equal4~3_combout  & (st[0] & (st[2] & !st[1])))

	.dataa(\Equal4~3_combout ),
	.datab(st[0]),
	.datac(st[2]),
	.datad(st[1]),
	.cin(gnd),
	.combout(\Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal9~0 .lut_mask = 16'h0080;
defparam \Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N8
cycloneive_lcell_comb \WideOr1~0 (
// Equation(s):
// \WideOr1~0_combout  = (!\Equal6~0_combout  & (!\Equal13~1_combout  & !\Equal9~0_combout ))

	.dataa(\Equal6~0_combout ),
	.datab(gnd),
	.datac(\Equal13~1_combout ),
	.datad(\Equal9~0_combout ),
	.cin(gnd),
	.combout(\WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr1~0 .lut_mask = 16'h0005;
defparam \WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N20
cycloneive_lcell_comb WideOr3(
// Equation(s):
// \WideOr3~combout  = ((\WideOr3~0_combout ) # ((!\WideNor0~combout ) # (!\WideOr1~0_combout ))) # (!\WideOr2~0_combout )

	.dataa(\WideOr2~0_combout ),
	.datab(\WideOr3~0_combout ),
	.datac(\WideOr1~0_combout ),
	.datad(\WideNor0~combout ),
	.cin(gnd),
	.combout(\WideOr3~combout ),
	.cout());
// synopsys translate_off
defparam WideOr3.lut_mask = 16'hDFFF;
defparam WideOr3.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N4
cycloneive_lcell_comb \Selector24~0 (
// Equation(s):
// \Selector24~0_combout  = (\Add2~0_combout  & ((\Equal12~0_combout ) # ((\WideOr3~combout  & data_num[0])))) # (!\Add2~0_combout  & (\WideOr3~combout  & (data_num[0])))

	.dataa(\Add2~0_combout ),
	.datab(\WideOr3~combout ),
	.datac(data_num[0]),
	.datad(\Equal12~0_combout ),
	.cin(gnd),
	.combout(\Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector24~0 .lut_mask = 16'hEAC0;
defparam \Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N5
dffeas \data_num[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_num[0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_num[0] .is_wysiwyg = "true";
defparam \data_num[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N8
cycloneive_lcell_comb \Equal3~1 (
// Equation(s):
// \Equal3~1_combout  = (data_num[2] & (!data_num[0] & !data_num[1]))

	.dataa(gnd),
	.datab(data_num[2]),
	.datac(data_num[0]),
	.datad(data_num[1]),
	.cin(gnd),
	.combout(\Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~1 .lut_mask = 16'h000C;
defparam \Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N8
cycloneive_lcell_comb \Add2~6 (
// Equation(s):
// \Add2~6_combout  = (data_num[3] & (!\Add2~5 )) # (!data_num[3] & ((\Add2~5 ) # (GND)))
// \Add2~7  = CARRY((!\Add2~5 ) # (!data_num[3]))

	.dataa(data_num[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~5 ),
	.combout(\Add2~6_combout ),
	.cout(\Add2~7 ));
// synopsys translate_off
defparam \Add2~6 .lut_mask = 16'h5A5F;
defparam \Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N22
cycloneive_lcell_comb \Selector21~0 (
// Equation(s):
// \Selector21~0_combout  = (\WideOr3~combout  & ((data_num[3]) # ((\Add2~6_combout  & \Equal12~0_combout )))) # (!\WideOr3~combout  & (\Add2~6_combout  & ((\Equal12~0_combout ))))

	.dataa(\WideOr3~combout ),
	.datab(\Add2~6_combout ),
	.datac(data_num[3]),
	.datad(\Equal12~0_combout ),
	.cin(gnd),
	.combout(\Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector21~0 .lut_mask = 16'hECA0;
defparam \Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N23
dffeas \data_num[3] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_num[3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_num[3] .is_wysiwyg = "true";
defparam \data_num[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N18
cycloneive_lcell_comb \Equal3~2 (
// Equation(s):
// \Equal3~2_combout  = (\Equal3~0_combout  & (\Equal3~1_combout  & !data_num[3]))

	.dataa(gnd),
	.datab(\Equal3~0_combout ),
	.datac(\Equal3~1_combout ),
	.datad(data_num[3]),
	.cin(gnd),
	.combout(\Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~2 .lut_mask = 16'h00C0;
defparam \Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N4
cycloneive_lcell_comb \Selector53~1 (
// Equation(s):
// \Selector53~1_combout  = (\Equal12~0_combout ) # ((\Equal13~1_combout  & \Equal3~2_combout ))

	.dataa(\Equal13~1_combout ),
	.datab(gnd),
	.datac(\Equal3~2_combout ),
	.datad(\Equal12~0_combout ),
	.cin(gnd),
	.combout(\Selector53~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector53~1 .lut_mask = 16'hFFA0;
defparam \Selector53~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N24
cycloneive_lcell_comb \Selector53~2 (
// Equation(s):
// \Selector53~2_combout  = (\Selector53~0_combout ) # ((\Selector53~1_combout ) # ((\Add3~6_combout  & !\WideNor0~combout )))

	.dataa(\Add3~6_combout ),
	.datab(\Selector53~0_combout ),
	.datac(\Selector53~1_combout ),
	.datad(\WideNor0~combout ),
	.cin(gnd),
	.combout(\Selector53~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector53~2 .lut_mask = 16'hFCFE;
defparam \Selector53~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N25
dffeas \st[3] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector53~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(st[3]),
	.prn(vcc));
// synopsys translate_off
defparam \st[3] .is_wysiwyg = "true";
defparam \st[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N20
cycloneive_lcell_comb \Equal4~5 (
// Equation(s):
// \Equal4~5_combout  = (\Equal4~3_combout  & (!st[0] & (!st[1] & !st[2])))

	.dataa(\Equal4~3_combout ),
	.datab(st[0]),
	.datac(st[1]),
	.datad(st[2]),
	.cin(gnd),
	.combout(\Equal4~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal4~5 .lut_mask = 16'h0002;
defparam \Equal4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N14
cycloneive_lcell_comb \SDRAM_CNTR0|Selector38~0 (
// Equation(s):
// \SDRAM_CNTR0|Selector38~0_combout  = (\SDRAM_CNTR0|st.INIT_WAIT1~q ) # ((\SDRAM_CNTR0|st.INIT_REF2~q  & !\SDRAM_CNTR0|wait_cnt_end~q ))

	.dataa(\SDRAM_CNTR0|st.INIT_WAIT1~q ),
	.datab(gnd),
	.datac(\SDRAM_CNTR0|st.INIT_REF2~q ),
	.datad(\SDRAM_CNTR0|wait_cnt_end~q ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector38~0 .lut_mask = 16'hAAFA;
defparam \SDRAM_CNTR0|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N15
dffeas \SDRAM_CNTR0|st.INIT_REF2 (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector38~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|st.INIT_REF2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|st.INIT_REF2 .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|st.INIT_REF2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N10
cycloneive_lcell_comb \SDRAM_CNTR0|st.READ_ACT~feeder (
// Equation(s):
// \SDRAM_CNTR0|st.READ_ACT~feeder_combout  = \SDRAM_CNTR0|st.READ~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_CNTR0|st.READ~q ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|st.READ_ACT~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|st.READ_ACT~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_CNTR0|st.READ_ACT~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N11
dffeas \SDRAM_CNTR0|st.READ_ACT (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|st.READ_ACT~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|st.READ_ACT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|st.READ_ACT .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|st.READ_ACT .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N25
dffeas \SDRAM_CNTR0|st.READ_NOP1 (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_CNTR0|st.READ_ACT~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|st.READ_NOP1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|st.READ_NOP1 .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|st.READ_NOP1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N20
cycloneive_lcell_comb \SDRAM_CNTR0|st.READ_NOP2~feeder (
// Equation(s):
// \SDRAM_CNTR0|st.READ_NOP2~feeder_combout  = \SDRAM_CNTR0|st.READ_NOP1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_CNTR0|st.READ_NOP1~q ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|st.READ_NOP2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|st.READ_NOP2~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_CNTR0|st.READ_NOP2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N21
dffeas \SDRAM_CNTR0|st.READ_NOP2 (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|st.READ_NOP2~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|st.READ_NOP2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|st.READ_NOP2 .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|st.READ_NOP2 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N31
dffeas \SDRAM_CNTR0|st.READ_START (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_CNTR0|st.READ_NOP2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|st.READ_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|st.READ_START .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|st.READ_START .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N1
dffeas \SDRAM_CNTR0|st.READ_WAIT1 (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_CNTR0|st.READ_START~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|st.READ_WAIT1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|st.READ_WAIT1 .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|st.READ_WAIT1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N20
cycloneive_lcell_comb \SDRAM_CNTR0|st.READ_WAIT2~feeder (
// Equation(s):
// \SDRAM_CNTR0|st.READ_WAIT2~feeder_combout  = \SDRAM_CNTR0|st.READ_WAIT1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_CNTR0|st.READ_WAIT1~q ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|st.READ_WAIT2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|st.READ_WAIT2~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_CNTR0|st.READ_WAIT2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N21
dffeas \SDRAM_CNTR0|st.READ_WAIT2 (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|st.READ_WAIT2~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|st.READ_WAIT2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|st.READ_WAIT2 .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|st.READ_WAIT2 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N25
dffeas \SDRAM_CNTR0|st.REF_AREF (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_CNTR0|st.REF_NOP2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|st.REF_AREF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|st.REF_AREF .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|st.REF_AREF .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N12
cycloneive_lcell_comb \SDRAM_CNTR0|Selector69~0 (
// Equation(s):
// \SDRAM_CNTR0|Selector69~0_combout  = (\SDRAM_CNTR0|st.REF~q ) # ((!\SDRAM_CNTR0|st.REF_AREF~q  & \SDRAM_CNTR0|ref_ok~q ))

	.dataa(\SDRAM_CNTR0|st.REF~q ),
	.datab(\SDRAM_CNTR0|st.REF_AREF~q ),
	.datac(\SDRAM_CNTR0|ref_ok~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector69~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector69~0 .lut_mask = 16'hBABA;
defparam \SDRAM_CNTR0|Selector69~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N13
dffeas \SDRAM_CNTR0|ref_ok (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector69~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|ref_ok~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|ref_ok .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|ref_ok .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N8
cycloneive_lcell_comb \SDRAM_CNTR0|ref_req~0 (
// Equation(s):
// \SDRAM_CNTR0|ref_req~0_combout  = (\SDRAM_CNTR0|Equal0~4_combout ) # ((\SDRAM_CNTR0|ref_req~q  & !\SDRAM_CNTR0|ref_ok~q ))

	.dataa(\SDRAM_CNTR0|Equal0~4_combout ),
	.datab(gnd),
	.datac(\SDRAM_CNTR0|ref_req~q ),
	.datad(\SDRAM_CNTR0|ref_ok~q ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|ref_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|ref_req~0 .lut_mask = 16'hAAFA;
defparam \SDRAM_CNTR0|ref_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N14
cycloneive_lcell_comb \SDRAM_CNTR0|ref_en~0 (
// Equation(s):
// \SDRAM_CNTR0|ref_en~0_combout  = (\SDRAM_CNTR0|ref_en~q ) # (\SDRAM_CNTR0|st.INIT_LMR2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SDRAM_CNTR0|ref_en~q ),
	.datad(\SDRAM_CNTR0|st.INIT_LMR2~q ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|ref_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|ref_en~0 .lut_mask = 16'hFFF0;
defparam \SDRAM_CNTR0|ref_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N15
dffeas \SDRAM_CNTR0|ref_en (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|ref_en~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|ref_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|ref_en .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|ref_en .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y23_N9
dffeas \SDRAM_CNTR0|ref_req (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|ref_req~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|ref_en~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|ref_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|ref_req .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|ref_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N16
cycloneive_lcell_comb \Selector69~0 (
// Equation(s):
// \Selector69~0_combout  = ((st[2]) # (st[0] $ (!st[1]))) # (!\Equal4~3_combout )

	.dataa(\Equal4~3_combout ),
	.datab(st[0]),
	.datac(st[2]),
	.datad(st[1]),
	.cin(gnd),
	.combout(\Selector69~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector69~0 .lut_mask = 16'hFDF7;
defparam \Selector69~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N24
cycloneive_lcell_comb \Selector69~1 (
// Equation(s):
// \Selector69~1_combout  = (\Equal9~0_combout ) # ((\ram_read_req~q  & ((!\Selector69~0_combout ) # (!\cnt[9]~10_combout ))))

	.dataa(\cnt[9]~10_combout ),
	.datab(\Selector69~0_combout ),
	.datac(\ram_read_req~q ),
	.datad(\Equal9~0_combout ),
	.cin(gnd),
	.combout(\Selector69~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector69~1 .lut_mask = 16'hFF70;
defparam \Selector69~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N25
dffeas ram_read_req(
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector69~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_read_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam ram_read_req.is_wysiwyg = "true";
defparam ram_read_req.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N12
cycloneive_lcell_comb \SDRAM_CNTR0|Selector50~0 (
// Equation(s):
// \SDRAM_CNTR0|Selector50~0_combout  = (\ram_write_req~q  & (\SDRAM_CNTR0|st.IDLE~q  & (!\SDRAM_CNTR0|ref_req~q  & !\ram_read_req~q )))

	.dataa(\ram_write_req~q ),
	.datab(\SDRAM_CNTR0|st.IDLE~q ),
	.datac(\SDRAM_CNTR0|ref_req~q ),
	.datad(\ram_read_req~q ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector50~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector50~0 .lut_mask = 16'h0008;
defparam \SDRAM_CNTR0|Selector50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N13
dffeas \SDRAM_CNTR0|st.WRITE (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector50~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|Selector59~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|st.WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|st.WRITE .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|st.WRITE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N8
cycloneive_lcell_comb \SDRAM_CNTR0|st.WRITE_ACT~feeder (
// Equation(s):
// \SDRAM_CNTR0|st.WRITE_ACT~feeder_combout  = \SDRAM_CNTR0|st.WRITE~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_CNTR0|st.WRITE~q ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|st.WRITE_ACT~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|st.WRITE_ACT~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_CNTR0|st.WRITE_ACT~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N9
dffeas \SDRAM_CNTR0|st.WRITE_ACT (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|st.WRITE_ACT~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|st.WRITE_ACT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|st.WRITE_ACT .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|st.WRITE_ACT .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N15
dffeas \SDRAM_CNTR0|st.WRITE_NOP1 (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_CNTR0|st.WRITE_ACT~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|st.WRITE_NOP1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|st.WRITE_NOP1 .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|st.WRITE_NOP1 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N19
dffeas \SDRAM_CNTR0|st.WRITE_NOP2 (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_CNTR0|st.WRITE_NOP1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|st.WRITE_NOP2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|st.WRITE_NOP2 .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|st.WRITE_NOP2 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N1
dffeas \SDRAM_CNTR0|st.WRITE_D0 (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_CNTR0|st.WRITE_NOP2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|st.WRITE_D0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|st.WRITE_D0 .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|st.WRITE_D0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N8
cycloneive_lcell_comb \SDRAM_CNTR0|sdram_addr[0]~0 (
// Equation(s):
// \SDRAM_CNTR0|sdram_addr[0]~0_combout  = (!\SDRAM_CNTR0|st.READ_START~q  & !\SDRAM_CNTR0|st.WRITE_D0~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SDRAM_CNTR0|st.READ_START~q ),
	.datad(\SDRAM_CNTR0|st.WRITE_D0~q ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|sdram_addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|sdram_addr[0]~0 .lut_mask = 16'h000F;
defparam \SDRAM_CNTR0|sdram_addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N3
dffeas \SDRAM_CNTR0|st.READ_WAIT3 (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_CNTR0|st.READ_WAIT2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|st.READ_WAIT3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|st.READ_WAIT3 .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|st.READ_WAIT3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N0
cycloneive_lcell_comb \ram_len[9]~feeder (
// Equation(s):
// \ram_len[9]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_len[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_len[9]~feeder .lut_mask = 16'hFFFF;
defparam \ram_len[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N24
cycloneive_lcell_comb \ram_len~0 (
// Equation(s):
// \ram_len~0_combout  = (st[0] & (\Equal4~3_combout  & !st[1]))

	.dataa(gnd),
	.datab(st[0]),
	.datac(\Equal4~3_combout ),
	.datad(st[1]),
	.cin(gnd),
	.combout(\ram_len~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_len~0 .lut_mask = 16'h00C0;
defparam \ram_len~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N1
dffeas \ram_len[9] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_len[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_len~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_len[9]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_len[9] .is_wysiwyg = "true";
defparam \ram_len[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N31
dffeas \SDRAM_CNTR0|ram_len[9] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(ram_len[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_CNTR0|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|ram_len [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|ram_len[9] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|ram_len[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N10
cycloneive_lcell_comb \SDRAM_CNTR0|Add2~2 (
// Equation(s):
// \SDRAM_CNTR0|Add2~2_combout  = (\SDRAM_CNTR0|data_cnt [1] & (!\SDRAM_CNTR0|Add2~1 )) # (!\SDRAM_CNTR0|data_cnt [1] & ((\SDRAM_CNTR0|Add2~1 ) # (GND)))
// \SDRAM_CNTR0|Add2~3  = CARRY((!\SDRAM_CNTR0|Add2~1 ) # (!\SDRAM_CNTR0|data_cnt [1]))

	.dataa(\SDRAM_CNTR0|data_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_CNTR0|Add2~1 ),
	.combout(\SDRAM_CNTR0|Add2~2_combout ),
	.cout(\SDRAM_CNTR0|Add2~3 ));
// synopsys translate_off
defparam \SDRAM_CNTR0|Add2~2 .lut_mask = 16'h5A5F;
defparam \SDRAM_CNTR0|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N16
cycloneive_lcell_comb \SDRAM_CNTR0|Selector79~0 (
// Equation(s):
// \SDRAM_CNTR0|Selector79~0_combout  = (!\SDRAM_CNTR0|st.READ_WAIT3~q  & (!\SDRAM_CNTR0|st.READ_WAIT2~q  & (\SDRAM_CNTR0|Add2~2_combout  & \SDRAM_CNTR0|sdram_addr[0]~0_combout )))

	.dataa(\SDRAM_CNTR0|st.READ_WAIT3~q ),
	.datab(\SDRAM_CNTR0|st.READ_WAIT2~q ),
	.datac(\SDRAM_CNTR0|Add2~2_combout ),
	.datad(\SDRAM_CNTR0|sdram_addr[0]~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector79~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector79~0 .lut_mask = 16'h1000;
defparam \SDRAM_CNTR0|Selector79~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N17
dffeas \SDRAM_CNTR0|data_cnt[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector79~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|WideOr53~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|data_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|data_cnt[1] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|data_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N14
cycloneive_lcell_comb \SDRAM_CNTR0|Equal1~0 (
// Equation(s):
// \SDRAM_CNTR0|Equal1~0_combout  = (!\SDRAM_CNTR0|data_cnt [2] & (!\SDRAM_CNTR0|data_cnt [1] & (!\SDRAM_CNTR0|data_cnt [3] & !\SDRAM_CNTR0|data_cnt [0])))

	.dataa(\SDRAM_CNTR0|data_cnt [2]),
	.datab(\SDRAM_CNTR0|data_cnt [1]),
	.datac(\SDRAM_CNTR0|data_cnt [3]),
	.datad(\SDRAM_CNTR0|data_cnt [0]),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Equal1~0 .lut_mask = 16'h0001;
defparam \SDRAM_CNTR0|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N20
cycloneive_lcell_comb \SDRAM_CNTR0|Add2~12 (
// Equation(s):
// \SDRAM_CNTR0|Add2~12_combout  = (\SDRAM_CNTR0|data_cnt [6] & (\SDRAM_CNTR0|Add2~11  $ (GND))) # (!\SDRAM_CNTR0|data_cnt [6] & (!\SDRAM_CNTR0|Add2~11  & VCC))
// \SDRAM_CNTR0|Add2~13  = CARRY((\SDRAM_CNTR0|data_cnt [6] & !\SDRAM_CNTR0|Add2~11 ))

	.dataa(\SDRAM_CNTR0|data_cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_CNTR0|Add2~11 ),
	.combout(\SDRAM_CNTR0|Add2~12_combout ),
	.cout(\SDRAM_CNTR0|Add2~13 ));
// synopsys translate_off
defparam \SDRAM_CNTR0|Add2~12 .lut_mask = 16'hA50A;
defparam \SDRAM_CNTR0|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N30
cycloneive_lcell_comb \SDRAM_CNTR0|Selector74~0 (
// Equation(s):
// \SDRAM_CNTR0|Selector74~0_combout  = (\SDRAM_CNTR0|sdram_addr[0]~0_combout  & (!\SDRAM_CNTR0|st.READ_WAIT2~q  & (!\SDRAM_CNTR0|st.READ_WAIT3~q  & \SDRAM_CNTR0|Add2~12_combout )))

	.dataa(\SDRAM_CNTR0|sdram_addr[0]~0_combout ),
	.datab(\SDRAM_CNTR0|st.READ_WAIT2~q ),
	.datac(\SDRAM_CNTR0|st.READ_WAIT3~q ),
	.datad(\SDRAM_CNTR0|Add2~12_combout ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector74~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector74~0 .lut_mask = 16'h0200;
defparam \SDRAM_CNTR0|Selector74~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N31
dffeas \SDRAM_CNTR0|data_cnt[6] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector74~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|WideOr53~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|data_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|data_cnt[6] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|data_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N4
cycloneive_lcell_comb \SDRAM_CNTR0|Equal1~1 (
// Equation(s):
// \SDRAM_CNTR0|Equal1~1_combout  = (!\SDRAM_CNTR0|data_cnt [5] & (!\SDRAM_CNTR0|data_cnt [7] & (!\SDRAM_CNTR0|data_cnt [6] & !\SDRAM_CNTR0|data_cnt [4])))

	.dataa(\SDRAM_CNTR0|data_cnt [5]),
	.datab(\SDRAM_CNTR0|data_cnt [7]),
	.datac(\SDRAM_CNTR0|data_cnt [6]),
	.datad(\SDRAM_CNTR0|data_cnt [4]),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Equal1~1 .lut_mask = 16'h0001;
defparam \SDRAM_CNTR0|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N26
cycloneive_lcell_comb \SDRAM_CNTR0|Equal1~2 (
// Equation(s):
// \SDRAM_CNTR0|Equal1~2_combout  = (!\SDRAM_CNTR0|data_cnt [8] & (\SDRAM_CNTR0|Equal1~0_combout  & \SDRAM_CNTR0|Equal1~1_combout ))

	.dataa(\SDRAM_CNTR0|data_cnt [8]),
	.datab(gnd),
	.datac(\SDRAM_CNTR0|Equal1~0_combout ),
	.datad(\SDRAM_CNTR0|Equal1~1_combout ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Equal1~2 .lut_mask = 16'h5000;
defparam \SDRAM_CNTR0|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N16
cycloneive_lcell_comb \SDRAM_CNTR0|Equal1~3 (
// Equation(s):
// \SDRAM_CNTR0|Equal1~3_combout  = (\SDRAM_CNTR0|Equal1~2_combout  & (\SDRAM_CNTR0|data_cnt [9] $ (!\SDRAM_CNTR0|ram_len [9])))

	.dataa(gnd),
	.datab(\SDRAM_CNTR0|data_cnt [9]),
	.datac(\SDRAM_CNTR0|ram_len [9]),
	.datad(\SDRAM_CNTR0|Equal1~2_combout ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Equal1~3 .lut_mask = 16'hC300;
defparam \SDRAM_CNTR0|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N2
cycloneive_lcell_comb \SDRAM_CNTR0|Selector55~0 (
// Equation(s):
// \SDRAM_CNTR0|Selector55~0_combout  = (\SDRAM_CNTR0|st.WRITE_D0~q ) # ((!\SDRAM_CNTR0|Equal1~3_combout  & \SDRAM_CNTR0|st.WRITE_N~q ))

	.dataa(gnd),
	.datab(\SDRAM_CNTR0|Equal1~3_combout ),
	.datac(\SDRAM_CNTR0|st.WRITE_N~q ),
	.datad(\SDRAM_CNTR0|st.WRITE_D0~q ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector55~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector55~0 .lut_mask = 16'hFF30;
defparam \SDRAM_CNTR0|Selector55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N3
dffeas \SDRAM_CNTR0|st.WRITE_N (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector55~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|st.WRITE_N~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|st.WRITE_N .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|st.WRITE_N .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N30
cycloneive_lcell_comb \SDRAM_CNTR0|WideOr13~2 (
// Equation(s):
// \SDRAM_CNTR0|WideOr13~2_combout  = (!\SDRAM_CNTR0|st.READ_DATA~q  & !\SDRAM_CNTR0|st.WRITE_N~q )

	.dataa(\SDRAM_CNTR0|st.READ_DATA~q ),
	.datab(\SDRAM_CNTR0|st.WRITE_N~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|WideOr13~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|WideOr13~2 .lut_mask = 16'h1111;
defparam \SDRAM_CNTR0|WideOr13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N2
cycloneive_lcell_comb \SDRAM_CNTR0|WideOr53~0 (
// Equation(s):
// \SDRAM_CNTR0|WideOr53~0_combout  = ((\SDRAM_CNTR0|st.READ_WAIT2~q ) # ((\SDRAM_CNTR0|st.READ_WAIT3~q ) # (!\SDRAM_CNTR0|WideOr13~2_combout ))) # (!\SDRAM_CNTR0|sdram_addr[0]~0_combout )

	.dataa(\SDRAM_CNTR0|sdram_addr[0]~0_combout ),
	.datab(\SDRAM_CNTR0|st.READ_WAIT2~q ),
	.datac(\SDRAM_CNTR0|st.READ_WAIT3~q ),
	.datad(\SDRAM_CNTR0|WideOr13~2_combout ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|WideOr53~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|WideOr53~0 .lut_mask = 16'hFDFF;
defparam \SDRAM_CNTR0|WideOr53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N8
cycloneive_lcell_comb \SDRAM_CNTR0|Add2~0 (
// Equation(s):
// \SDRAM_CNTR0|Add2~0_combout  = \SDRAM_CNTR0|data_cnt [0] $ (VCC)
// \SDRAM_CNTR0|Add2~1  = CARRY(\SDRAM_CNTR0|data_cnt [0])

	.dataa(gnd),
	.datab(\SDRAM_CNTR0|data_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Add2~0_combout ),
	.cout(\SDRAM_CNTR0|Add2~1 ));
// synopsys translate_off
defparam \SDRAM_CNTR0|Add2~0 .lut_mask = 16'h33CC;
defparam \SDRAM_CNTR0|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N22
cycloneive_lcell_comb \SDRAM_CNTR0|Selector80~2 (
// Equation(s):
// \SDRAM_CNTR0|Selector80~2_combout  = (\SDRAM_CNTR0|data_cnt [0] & (((\SDRAM_CNTR0|Add2~0_combout  & !\SDRAM_CNTR0|WideOr13~2_combout )) # (!\SDRAM_CNTR0|WideOr53~0_combout ))) # (!\SDRAM_CNTR0|data_cnt [0] & (((\SDRAM_CNTR0|Add2~0_combout  & 
// !\SDRAM_CNTR0|WideOr13~2_combout ))))

	.dataa(\SDRAM_CNTR0|data_cnt [0]),
	.datab(\SDRAM_CNTR0|WideOr53~0_combout ),
	.datac(\SDRAM_CNTR0|Add2~0_combout ),
	.datad(\SDRAM_CNTR0|WideOr13~2_combout ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector80~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector80~2 .lut_mask = 16'h22F2;
defparam \SDRAM_CNTR0|Selector80~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N18
cycloneive_lcell_comb \SDRAM_CNTR0|Selector80~3 (
// Equation(s):
// \SDRAM_CNTR0|Selector80~3_combout  = (\SDRAM_CNTR0|st.READ_WAIT3~q ) # ((\SDRAM_CNTR0|st.WRITE_D0~q ) # ((\SDRAM_CNTR0|st.READ_START~q ) # (\SDRAM_CNTR0|Selector80~2_combout )))

	.dataa(\SDRAM_CNTR0|st.READ_WAIT3~q ),
	.datab(\SDRAM_CNTR0|st.WRITE_D0~q ),
	.datac(\SDRAM_CNTR0|st.READ_START~q ),
	.datad(\SDRAM_CNTR0|Selector80~2_combout ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector80~3_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector80~3 .lut_mask = 16'hFFFE;
defparam \SDRAM_CNTR0|Selector80~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N19
dffeas \SDRAM_CNTR0|data_cnt[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector80~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|data_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|data_cnt[0] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|data_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N14
cycloneive_lcell_comb \SDRAM_CNTR0|Add2~6 (
// Equation(s):
// \SDRAM_CNTR0|Add2~6_combout  = (\SDRAM_CNTR0|data_cnt [3] & (!\SDRAM_CNTR0|Add2~5 )) # (!\SDRAM_CNTR0|data_cnt [3] & ((\SDRAM_CNTR0|Add2~5 ) # (GND)))
// \SDRAM_CNTR0|Add2~7  = CARRY((!\SDRAM_CNTR0|Add2~5 ) # (!\SDRAM_CNTR0|data_cnt [3]))

	.dataa(gnd),
	.datab(\SDRAM_CNTR0|data_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_CNTR0|Add2~5 ),
	.combout(\SDRAM_CNTR0|Add2~6_combout ),
	.cout(\SDRAM_CNTR0|Add2~7 ));
// synopsys translate_off
defparam \SDRAM_CNTR0|Add2~6 .lut_mask = 16'h3C3F;
defparam \SDRAM_CNTR0|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N0
cycloneive_lcell_comb \SDRAM_CNTR0|Selector77~0 (
// Equation(s):
// \SDRAM_CNTR0|Selector77~0_combout  = (!\SDRAM_CNTR0|st.READ_WAIT3~q  & (!\SDRAM_CNTR0|st.READ_WAIT2~q  & (\SDRAM_CNTR0|Add2~6_combout  & \SDRAM_CNTR0|sdram_addr[0]~0_combout )))

	.dataa(\SDRAM_CNTR0|st.READ_WAIT3~q ),
	.datab(\SDRAM_CNTR0|st.READ_WAIT2~q ),
	.datac(\SDRAM_CNTR0|Add2~6_combout ),
	.datad(\SDRAM_CNTR0|sdram_addr[0]~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector77~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector77~0 .lut_mask = 16'h1000;
defparam \SDRAM_CNTR0|Selector77~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N1
dffeas \SDRAM_CNTR0|data_cnt[3] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector77~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|WideOr53~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|data_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|data_cnt[3] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|data_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N16
cycloneive_lcell_comb \SDRAM_CNTR0|Add2~8 (
// Equation(s):
// \SDRAM_CNTR0|Add2~8_combout  = (\SDRAM_CNTR0|data_cnt [4] & (\SDRAM_CNTR0|Add2~7  $ (GND))) # (!\SDRAM_CNTR0|data_cnt [4] & (!\SDRAM_CNTR0|Add2~7  & VCC))
// \SDRAM_CNTR0|Add2~9  = CARRY((\SDRAM_CNTR0|data_cnt [4] & !\SDRAM_CNTR0|Add2~7 ))

	.dataa(gnd),
	.datab(\SDRAM_CNTR0|data_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_CNTR0|Add2~7 ),
	.combout(\SDRAM_CNTR0|Add2~8_combout ),
	.cout(\SDRAM_CNTR0|Add2~9 ));
// synopsys translate_off
defparam \SDRAM_CNTR0|Add2~8 .lut_mask = 16'hC30C;
defparam \SDRAM_CNTR0|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N2
cycloneive_lcell_comb \SDRAM_CNTR0|Selector76~0 (
// Equation(s):
// \SDRAM_CNTR0|Selector76~0_combout  = (\SDRAM_CNTR0|sdram_addr[0]~0_combout  & (!\SDRAM_CNTR0|st.READ_WAIT2~q  & (!\SDRAM_CNTR0|st.READ_WAIT3~q  & \SDRAM_CNTR0|Add2~8_combout )))

	.dataa(\SDRAM_CNTR0|sdram_addr[0]~0_combout ),
	.datab(\SDRAM_CNTR0|st.READ_WAIT2~q ),
	.datac(\SDRAM_CNTR0|st.READ_WAIT3~q ),
	.datad(\SDRAM_CNTR0|Add2~8_combout ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector76~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector76~0 .lut_mask = 16'h0200;
defparam \SDRAM_CNTR0|Selector76~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N3
dffeas \SDRAM_CNTR0|data_cnt[4] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector76~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|WideOr53~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|data_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|data_cnt[4] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|data_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N18
cycloneive_lcell_comb \SDRAM_CNTR0|Add2~10 (
// Equation(s):
// \SDRAM_CNTR0|Add2~10_combout  = (\SDRAM_CNTR0|data_cnt [5] & (!\SDRAM_CNTR0|Add2~9 )) # (!\SDRAM_CNTR0|data_cnt [5] & ((\SDRAM_CNTR0|Add2~9 ) # (GND)))
// \SDRAM_CNTR0|Add2~11  = CARRY((!\SDRAM_CNTR0|Add2~9 ) # (!\SDRAM_CNTR0|data_cnt [5]))

	.dataa(gnd),
	.datab(\SDRAM_CNTR0|data_cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_CNTR0|Add2~9 ),
	.combout(\SDRAM_CNTR0|Add2~10_combout ),
	.cout(\SDRAM_CNTR0|Add2~11 ));
// synopsys translate_off
defparam \SDRAM_CNTR0|Add2~10 .lut_mask = 16'h3C3F;
defparam \SDRAM_CNTR0|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N28
cycloneive_lcell_comb \SDRAM_CNTR0|Selector75~0 (
// Equation(s):
// \SDRAM_CNTR0|Selector75~0_combout  = (\SDRAM_CNTR0|sdram_addr[0]~0_combout  & (!\SDRAM_CNTR0|st.READ_WAIT2~q  & (!\SDRAM_CNTR0|st.READ_WAIT3~q  & \SDRAM_CNTR0|Add2~10_combout )))

	.dataa(\SDRAM_CNTR0|sdram_addr[0]~0_combout ),
	.datab(\SDRAM_CNTR0|st.READ_WAIT2~q ),
	.datac(\SDRAM_CNTR0|st.READ_WAIT3~q ),
	.datad(\SDRAM_CNTR0|Add2~10_combout ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector75~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector75~0 .lut_mask = 16'h0200;
defparam \SDRAM_CNTR0|Selector75~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y21_N29
dffeas \SDRAM_CNTR0|data_cnt[5] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector75~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|WideOr53~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|data_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|data_cnt[5] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|data_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N22
cycloneive_lcell_comb \SDRAM_CNTR0|Add2~14 (
// Equation(s):
// \SDRAM_CNTR0|Add2~14_combout  = (\SDRAM_CNTR0|data_cnt [7] & (!\SDRAM_CNTR0|Add2~13 )) # (!\SDRAM_CNTR0|data_cnt [7] & ((\SDRAM_CNTR0|Add2~13 ) # (GND)))
// \SDRAM_CNTR0|Add2~15  = CARRY((!\SDRAM_CNTR0|Add2~13 ) # (!\SDRAM_CNTR0|data_cnt [7]))

	.dataa(gnd),
	.datab(\SDRAM_CNTR0|data_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_CNTR0|Add2~13 ),
	.combout(\SDRAM_CNTR0|Add2~14_combout ),
	.cout(\SDRAM_CNTR0|Add2~15 ));
// synopsys translate_off
defparam \SDRAM_CNTR0|Add2~14 .lut_mask = 16'h3C3F;
defparam \SDRAM_CNTR0|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N24
cycloneive_lcell_comb \SDRAM_CNTR0|Selector73~0 (
// Equation(s):
// \SDRAM_CNTR0|Selector73~0_combout  = (!\SDRAM_CNTR0|st.READ_WAIT3~q  & (!\SDRAM_CNTR0|st.READ_WAIT2~q  & (\SDRAM_CNTR0|sdram_addr[0]~0_combout  & \SDRAM_CNTR0|Add2~14_combout )))

	.dataa(\SDRAM_CNTR0|st.READ_WAIT3~q ),
	.datab(\SDRAM_CNTR0|st.READ_WAIT2~q ),
	.datac(\SDRAM_CNTR0|sdram_addr[0]~0_combout ),
	.datad(\SDRAM_CNTR0|Add2~14_combout ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector73~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector73~0 .lut_mask = 16'h1000;
defparam \SDRAM_CNTR0|Selector73~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N25
dffeas \SDRAM_CNTR0|data_cnt[7] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector73~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|WideOr53~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|data_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|data_cnt[7] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|data_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N26
cycloneive_lcell_comb \SDRAM_CNTR0|Add2~18 (
// Equation(s):
// \SDRAM_CNTR0|Add2~18_combout  = \SDRAM_CNTR0|Add2~17  $ (\SDRAM_CNTR0|data_cnt [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_CNTR0|data_cnt [9]),
	.cin(\SDRAM_CNTR0|Add2~17 ),
	.combout(\SDRAM_CNTR0|Add2~18_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Add2~18 .lut_mask = 16'h0FF0;
defparam \SDRAM_CNTR0|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N28
cycloneive_lcell_comb \SDRAM_CNTR0|Selector71~0 (
// Equation(s):
// \SDRAM_CNTR0|Selector71~0_combout  = (!\SDRAM_CNTR0|st.READ_WAIT3~q  & (!\SDRAM_CNTR0|st.READ_WAIT2~q  & (\SDRAM_CNTR0|sdram_addr[0]~0_combout  & \SDRAM_CNTR0|Add2~18_combout )))

	.dataa(\SDRAM_CNTR0|st.READ_WAIT3~q ),
	.datab(\SDRAM_CNTR0|st.READ_WAIT2~q ),
	.datac(\SDRAM_CNTR0|sdram_addr[0]~0_combout ),
	.datad(\SDRAM_CNTR0|Add2~18_combout ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector71~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector71~0 .lut_mask = 16'h1000;
defparam \SDRAM_CNTR0|Selector71~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y21_N29
dffeas \SDRAM_CNTR0|data_cnt[9] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector71~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|WideOr53~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|data_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|data_cnt[9] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|data_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N0
cycloneive_lcell_comb \SDRAM_CNTR0|Selector59~5 (
// Equation(s):
// \SDRAM_CNTR0|Selector59~5_combout  = (\SDRAM_CNTR0|st.READ_DATA~q  & (\SDRAM_CNTR0|Equal1~2_combout  & (\SDRAM_CNTR0|data_cnt [9] $ (!\SDRAM_CNTR0|ram_len [9]))))

	.dataa(\SDRAM_CNTR0|st.READ_DATA~q ),
	.datab(\SDRAM_CNTR0|data_cnt [9]),
	.datac(\SDRAM_CNTR0|ram_len [9]),
	.datad(\SDRAM_CNTR0|Equal1~2_combout ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector59~5_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector59~5 .lut_mask = 16'h8200;
defparam \SDRAM_CNTR0|Selector59~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N30
cycloneive_lcell_comb \SDRAM_CNTR0|Selector56~0 (
// Equation(s):
// \SDRAM_CNTR0|Selector56~0_combout  = (\SDRAM_CNTR0|st.WRITE_N~q  & (\SDRAM_CNTR0|Equal1~2_combout  & (\SDRAM_CNTR0|data_cnt [9] $ (!\SDRAM_CNTR0|ram_len [9]))))

	.dataa(\SDRAM_CNTR0|st.WRITE_N~q ),
	.datab(\SDRAM_CNTR0|data_cnt [9]),
	.datac(\SDRAM_CNTR0|ram_len [9]),
	.datad(\SDRAM_CNTR0|Equal1~2_combout ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector56~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector56~0 .lut_mask = 16'h8200;
defparam \SDRAM_CNTR0|Selector56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N24
cycloneive_lcell_comb \SDRAM_CNTR0|Selector59~4 (
// Equation(s):
// \SDRAM_CNTR0|Selector59~4_combout  = (\SDRAM_CNTR0|wait_cnt_end~q  & \SDRAM_CNTR0|st.INIT_REF2~q )

	.dataa(gnd),
	.datab(\SDRAM_CNTR0|wait_cnt_end~q ),
	.datac(\SDRAM_CNTR0|st.INIT_REF2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector59~4_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector59~4 .lut_mask = 16'hC0C0;
defparam \SDRAM_CNTR0|Selector59~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N28
cycloneive_lcell_comb \SDRAM_CNTR0|Selector59~7 (
// Equation(s):
// \SDRAM_CNTR0|Selector59~7_combout  = (\SDRAM_CNTR0|Selector59~9_combout ) # ((\SDRAM_CNTR0|Selector59~5_combout ) # ((\SDRAM_CNTR0|Selector56~0_combout ) # (\SDRAM_CNTR0|Selector59~4_combout )))

	.dataa(\SDRAM_CNTR0|Selector59~9_combout ),
	.datab(\SDRAM_CNTR0|Selector59~5_combout ),
	.datac(\SDRAM_CNTR0|Selector56~0_combout ),
	.datad(\SDRAM_CNTR0|Selector59~4_combout ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector59~7_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector59~7 .lut_mask = 16'hFFFE;
defparam \SDRAM_CNTR0|Selector59~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N28
cycloneive_lcell_comb \SDRAM_CNTR0|Selector67~0 (
// Equation(s):
// \SDRAM_CNTR0|Selector67~0_combout  = (\SDRAM_CNTR0|st.READ_WAIT3~q ) # ((\SDRAM_CNTR0|st.READ_DATA~q  & !\SDRAM_CNTR0|Equal1~3_combout ))

	.dataa(gnd),
	.datab(\SDRAM_CNTR0|st.READ_WAIT3~q ),
	.datac(\SDRAM_CNTR0|st.READ_DATA~q ),
	.datad(\SDRAM_CNTR0|Equal1~3_combout ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector67~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector67~0 .lut_mask = 16'hCCFC;
defparam \SDRAM_CNTR0|Selector67~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N29
dffeas \SDRAM_CNTR0|st.READ_DATA (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector67~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|st.READ_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|st.READ_DATA .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|st.READ_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N2
cycloneive_lcell_comb \SDRAM_CNTR0|st.00000000~feeder (
// Equation(s):
// \SDRAM_CNTR0|st.00000000~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|st.00000000~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|st.00000000~feeder .lut_mask = 16'hFFFF;
defparam \SDRAM_CNTR0|st.00000000~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N3
dffeas \SDRAM_CNTR0|st.00000000 (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|st.00000000~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|st.00000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|st.00000000 .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|st.00000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N12
cycloneive_lcell_comb \SDRAM_CNTR0|Selector32~0 (
// Equation(s):
// \SDRAM_CNTR0|Selector32~0_combout  = ((!\SDRAM_CNTR0|wait_cnt_end~q  & \SDRAM_CNTR0|st.INIT_POWERUP~q )) # (!\SDRAM_CNTR0|st.00000000~q )

	.dataa(gnd),
	.datab(\SDRAM_CNTR0|wait_cnt_end~q ),
	.datac(\SDRAM_CNTR0|st.INIT_POWERUP~q ),
	.datad(\SDRAM_CNTR0|st.00000000~q ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector32~0 .lut_mask = 16'h30FF;
defparam \SDRAM_CNTR0|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N13
dffeas \SDRAM_CNTR0|st.INIT_POWERUP (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector32~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|st.INIT_POWERUP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|st.INIT_POWERUP .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|st.INIT_POWERUP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N0
cycloneive_lcell_comb \SDRAM_CNTR0|WideOr50~0 (
// Equation(s):
// \SDRAM_CNTR0|WideOr50~0_combout  = (\SDRAM_CNTR0|st.INIT_REF2~q ) # ((\SDRAM_CNTR0|st.READ_DATA~q ) # ((\SDRAM_CNTR0|st.WRITE_N~q ) # (\SDRAM_CNTR0|st.INIT_POWERUP~q )))

	.dataa(\SDRAM_CNTR0|st.INIT_REF2~q ),
	.datab(\SDRAM_CNTR0|st.READ_DATA~q ),
	.datac(\SDRAM_CNTR0|st.WRITE_N~q ),
	.datad(\SDRAM_CNTR0|st.INIT_POWERUP~q ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|WideOr50~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|WideOr50~0 .lut_mask = 16'hFFFE;
defparam \SDRAM_CNTR0|WideOr50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N25
dffeas \SDRAM_CNTR0|st.INIT_WAIT2 (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector59~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|st.INIT_WAIT2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|st.INIT_WAIT2 .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|st.INIT_WAIT2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N4
cycloneive_lcell_comb \SDRAM_CNTR0|Selector40~0 (
// Equation(s):
// \SDRAM_CNTR0|Selector40~0_combout  = (\SDRAM_CNTR0|st.INIT_WAIT2~q ) # ((\SDRAM_CNTR0|st.INIT_WAIT3~q  & !\SDRAM_CNTR0|wait_cnt_end~q ))

	.dataa(gnd),
	.datab(\SDRAM_CNTR0|st.INIT_WAIT2~q ),
	.datac(\SDRAM_CNTR0|st.INIT_WAIT3~q ),
	.datad(\SDRAM_CNTR0|wait_cnt_end~q ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector40~0 .lut_mask = 16'hCCFC;
defparam \SDRAM_CNTR0|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N5
dffeas \SDRAM_CNTR0|st.INIT_WAIT3 (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector40~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|st.INIT_WAIT3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|st.INIT_WAIT3 .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|st.INIT_WAIT3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N26
cycloneive_lcell_comb \SDRAM_CNTR0|WideOr50~1 (
// Equation(s):
// \SDRAM_CNTR0|WideOr50~1_combout  = (\SDRAM_CNTR0|st.REF_WAIT~q ) # ((\SDRAM_CNTR0|st.IDLE~q ) # ((\SDRAM_CNTR0|WideOr50~0_combout ) # (\SDRAM_CNTR0|st.INIT_WAIT3~q )))

	.dataa(\SDRAM_CNTR0|st.REF_WAIT~q ),
	.datab(\SDRAM_CNTR0|st.IDLE~q ),
	.datac(\SDRAM_CNTR0|WideOr50~0_combout ),
	.datad(\SDRAM_CNTR0|st.INIT_WAIT3~q ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|WideOr50~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|WideOr50~1 .lut_mask = 16'hFFFE;
defparam \SDRAM_CNTR0|WideOr50~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N14
cycloneive_lcell_comb \SDRAM_CNTR0|Selector59~8 (
// Equation(s):
// \SDRAM_CNTR0|Selector59~8_combout  = ((\SDRAM_CNTR0|st.IDLE~q  & (!\SDRAM_CNTR0|Selector44~0_combout )) # (!\SDRAM_CNTR0|st.IDLE~q  & ((\SDRAM_CNTR0|Selector59~7_combout )))) # (!\SDRAM_CNTR0|WideOr50~1_combout )

	.dataa(\SDRAM_CNTR0|Selector44~0_combout ),
	.datab(\SDRAM_CNTR0|Selector59~7_combout ),
	.datac(\SDRAM_CNTR0|WideOr50~1_combout ),
	.datad(\SDRAM_CNTR0|st.IDLE~q ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector59~8_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector59~8 .lut_mask = 16'h5FCF;
defparam \SDRAM_CNTR0|Selector59~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N6
cycloneive_lcell_comb \SDRAM_CNTR0|Selector45~0 (
// Equation(s):
// \SDRAM_CNTR0|Selector45~0_combout  = (\SDRAM_CNTR0|st.IDLE~q  & ((\SDRAM_CNTR0|ref_req~q ) # ((!\SDRAM_CNTR0|Selector59~8_combout  & \SDRAM_CNTR0|st.REF~q )))) # (!\SDRAM_CNTR0|st.IDLE~q  & (!\SDRAM_CNTR0|Selector59~8_combout  & (\SDRAM_CNTR0|st.REF~q )))

	.dataa(\SDRAM_CNTR0|st.IDLE~q ),
	.datab(\SDRAM_CNTR0|Selector59~8_combout ),
	.datac(\SDRAM_CNTR0|st.REF~q ),
	.datad(\SDRAM_CNTR0|ref_req~q ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector45~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector45~0 .lut_mask = 16'hBA30;
defparam \SDRAM_CNTR0|Selector45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N7
dffeas \SDRAM_CNTR0|st.REF (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector45~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|st.REF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|st.REF .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|st.REF .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N6
cycloneive_lcell_comb \SDRAM_CNTR0|st.REF_NOP1~feeder (
// Equation(s):
// \SDRAM_CNTR0|st.REF_NOP1~feeder_combout  = \SDRAM_CNTR0|st.REF~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_CNTR0|st.REF~q ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|st.REF_NOP1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|st.REF_NOP1~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_CNTR0|st.REF_NOP1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N7
dffeas \SDRAM_CNTR0|st.REF_NOP1 (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|st.REF_NOP1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|st.REF_NOP1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|st.REF_NOP1 .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|st.REF_NOP1 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N17
dffeas \SDRAM_CNTR0|st.REF_NOP2 (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_CNTR0|st.REF_NOP1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|st.REF_NOP2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|st.REF_NOP2 .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|st.REF_NOP2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N16
cycloneive_lcell_comb \SDRAM_CNTR0|WideOr17 (
// Equation(s):
// \SDRAM_CNTR0|WideOr17~combout  = (\SDRAM_CNTR0|st.INIT_REF1~q ) # ((\SDRAM_CNTR0|st.INIT_REF2~q ) # ((\SDRAM_CNTR0|st.REF_NOP2~q ) # (!\SDRAM_CNTR0|st.00000000~q )))

	.dataa(\SDRAM_CNTR0|st.INIT_REF1~q ),
	.datab(\SDRAM_CNTR0|st.INIT_REF2~q ),
	.datac(\SDRAM_CNTR0|st.REF_NOP2~q ),
	.datad(\SDRAM_CNTR0|st.00000000~q ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|WideOr17~combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|WideOr17 .lut_mask = 16'hFEFF;
defparam \SDRAM_CNTR0|WideOr17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N26
cycloneive_lcell_comb \SDRAM_CNTR0|Selector59~2 (
// Equation(s):
// \SDRAM_CNTR0|Selector59~2_combout  = (\SDRAM_CNTR0|wait_cnt_end~q  & \SDRAM_CNTR0|st.INIT_POWERUP~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SDRAM_CNTR0|wait_cnt_end~q ),
	.datad(\SDRAM_CNTR0|st.INIT_POWERUP~q ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector59~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector59~2 .lut_mask = 16'hF000;
defparam \SDRAM_CNTR0|Selector59~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N27
dffeas \SDRAM_CNTR0|st.INIT_PRE (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector59~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|st.INIT_PRE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|st.INIT_PRE .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|st.INIT_PRE .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N21
dffeas \SDRAM_CNTR0|st.INIT_NOP1 (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_CNTR0|st.INIT_PRE~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|st.INIT_NOP1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|st.INIT_NOP1 .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|st.INIT_NOP1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N14
cycloneive_lcell_comb \SDRAM_CNTR0|st.INIT_NOP2~feeder (
// Equation(s):
// \SDRAM_CNTR0|st.INIT_NOP2~feeder_combout  = \SDRAM_CNTR0|st.INIT_NOP1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_CNTR0|st.INIT_NOP1~q ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|st.INIT_NOP2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|st.INIT_NOP2~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_CNTR0|st.INIT_NOP2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N15
dffeas \SDRAM_CNTR0|st.INIT_NOP2 (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|st.INIT_NOP2~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|st.INIT_NOP2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|st.INIT_NOP2 .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|st.INIT_NOP2 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N31
dffeas \SDRAM_CNTR0|st.INIT_REF1 (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_CNTR0|st.INIT_NOP2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|st.INIT_REF1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|st.INIT_REF1 .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|st.INIT_REF1 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y18_N19
dffeas \SDRAM_CNTR0|st.INIT_WAIT1 (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_CNTR0|st.INIT_REF1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|st.INIT_WAIT1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|st.INIT_WAIT1 .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|st.INIT_WAIT1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N18
cycloneive_lcell_comb \SDRAM_CNTR0|Selector30~0 (
// Equation(s):
// \SDRAM_CNTR0|Selector30~0_combout  = (!\SDRAM_CNTR0|st.INIT_POWERUP~q  & (\SDRAM_CNTR0|wait_cnt_start~q  & (!\SDRAM_CNTR0|st.INIT_WAIT1~q  & !\SDRAM_CNTR0|st.INIT_WAIT2~q )))

	.dataa(\SDRAM_CNTR0|st.INIT_POWERUP~q ),
	.datab(\SDRAM_CNTR0|wait_cnt_start~q ),
	.datac(\SDRAM_CNTR0|st.INIT_WAIT1~q ),
	.datad(\SDRAM_CNTR0|st.INIT_WAIT2~q ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector30~0 .lut_mask = 16'h0004;
defparam \SDRAM_CNTR0|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N8
cycloneive_lcell_comb \SDRAM_CNTR0|Selector30~1 (
// Equation(s):
// \SDRAM_CNTR0|Selector30~1_combout  = (\SDRAM_CNTR0|WideOr17~combout ) # ((!\SDRAM_CNTR0|st.REF_AREF~q  & \SDRAM_CNTR0|Selector30~0_combout ))

	.dataa(gnd),
	.datab(\SDRAM_CNTR0|WideOr17~combout ),
	.datac(\SDRAM_CNTR0|st.REF_AREF~q ),
	.datad(\SDRAM_CNTR0|Selector30~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector30~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector30~1 .lut_mask = 16'hCFCC;
defparam \SDRAM_CNTR0|Selector30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N9
dffeas \SDRAM_CNTR0|wait_cnt_start (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector30~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|wait_cnt_start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|wait_cnt_start .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|wait_cnt_start .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N28
cycloneive_lcell_comb \SDRAM_CNTR0|w_st.01~0 (
// Equation(s):
// \SDRAM_CNTR0|w_st.01~0_combout  = (\SDRAM_CNTR0|w_st.01~q  & ((!\SDRAM_CNTR0|wait_cnt_end~q ))) # (!\SDRAM_CNTR0|w_st.01~q  & (\SDRAM_CNTR0|wait_cnt_start~q ))

	.dataa(gnd),
	.datab(\SDRAM_CNTR0|wait_cnt_start~q ),
	.datac(\SDRAM_CNTR0|w_st.01~q ),
	.datad(\SDRAM_CNTR0|wait_cnt_end~q ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|w_st.01~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|w_st.01~0 .lut_mask = 16'h0CFC;
defparam \SDRAM_CNTR0|w_st.01~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N29
dffeas \SDRAM_CNTR0|w_st.01 (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|w_st.01~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|w_st.01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|w_st.01 .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|w_st.01 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N20
cycloneive_lcell_comb \SDRAM_CNTR0|Selector22~0 (
// Equation(s):
// \SDRAM_CNTR0|Selector22~0_combout  = ((!\SDRAM_CNTR0|WideOr17~combout  & \SDRAM_CNTR0|wait_cnt_load [10])) # (!\SDRAM_CNTR0|st.00000000~q )

	.dataa(gnd),
	.datab(\SDRAM_CNTR0|WideOr17~combout ),
	.datac(\SDRAM_CNTR0|wait_cnt_load [10]),
	.datad(\SDRAM_CNTR0|st.00000000~q ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector22~0 .lut_mask = 16'h30FF;
defparam \SDRAM_CNTR0|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N21
dffeas \SDRAM_CNTR0|wait_cnt_load[10] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|wait_cnt_load [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|wait_cnt_load[10] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|wait_cnt_load[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N20
cycloneive_lcell_comb \SDRAM_CNTR0|wait_cnt~2 (
// Equation(s):
// \SDRAM_CNTR0|wait_cnt~2_combout  = (\SDRAM_CNTR0|w_st.01~q  & (\SDRAM_CNTR0|Add0~26_combout )) # (!\SDRAM_CNTR0|w_st.01~q  & ((\SDRAM_CNTR0|wait_cnt_load [10])))

	.dataa(\SDRAM_CNTR0|Add0~26_combout ),
	.datab(\SDRAM_CNTR0|wait_cnt_load [10]),
	.datac(gnd),
	.datad(\SDRAM_CNTR0|w_st.01~q ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|wait_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|wait_cnt~2 .lut_mask = 16'hAACC;
defparam \SDRAM_CNTR0|wait_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N10
cycloneive_lcell_comb \SDRAM_CNTR0|w_st~6 (
// Equation(s):
// \SDRAM_CNTR0|w_st~6_combout  = (\SDRAM_CNTR0|w_st.01~q  & (!\SDRAM_CNTR0|wait_cnt_end~q )) # (!\SDRAM_CNTR0|w_st.01~q  & ((\SDRAM_CNTR0|wait_cnt_start~q )))

	.dataa(gnd),
	.datab(\SDRAM_CNTR0|wait_cnt_end~q ),
	.datac(\SDRAM_CNTR0|wait_cnt_start~q ),
	.datad(\SDRAM_CNTR0|w_st.01~q ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|w_st~6_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|w_st~6 .lut_mask = 16'h33F0;
defparam \SDRAM_CNTR0|w_st~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N21
dffeas \SDRAM_CNTR0|wait_cnt[13] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|wait_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|w_st~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|wait_cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|wait_cnt[13] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|wait_cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N22
cycloneive_lcell_comb \SDRAM_CNTR0|Add0~6 (
// Equation(s):
// \SDRAM_CNTR0|Add0~6_combout  = (\SDRAM_CNTR0|wait_cnt [3] & (\SDRAM_CNTR0|Add0~5  & VCC)) # (!\SDRAM_CNTR0|wait_cnt [3] & (!\SDRAM_CNTR0|Add0~5 ))
// \SDRAM_CNTR0|Add0~7  = CARRY((!\SDRAM_CNTR0|wait_cnt [3] & !\SDRAM_CNTR0|Add0~5 ))

	.dataa(gnd),
	.datab(\SDRAM_CNTR0|wait_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_CNTR0|Add0~5 ),
	.combout(\SDRAM_CNTR0|Add0~6_combout ),
	.cout(\SDRAM_CNTR0|Add0~7 ));
// synopsys translate_off
defparam \SDRAM_CNTR0|Add0~6 .lut_mask = 16'hC303;
defparam \SDRAM_CNTR0|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N0
cycloneive_lcell_comb \SDRAM_CNTR0|wait_cnt~12 (
// Equation(s):
// \SDRAM_CNTR0|wait_cnt~12_combout  = (\SDRAM_CNTR0|w_st.01~q  & (\SDRAM_CNTR0|Add0~6_combout )) # (!\SDRAM_CNTR0|w_st.01~q  & ((\SDRAM_CNTR0|wait_cnt_load [10])))

	.dataa(\SDRAM_CNTR0|w_st.01~q ),
	.datab(gnd),
	.datac(\SDRAM_CNTR0|Add0~6_combout ),
	.datad(\SDRAM_CNTR0|wait_cnt_load [10]),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|wait_cnt~12_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|wait_cnt~12 .lut_mask = 16'hF5A0;
defparam \SDRAM_CNTR0|wait_cnt~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N1
dffeas \SDRAM_CNTR0|wait_cnt[3] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|wait_cnt~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|w_st~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|wait_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|wait_cnt[3] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|wait_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N24
cycloneive_lcell_comb \SDRAM_CNTR0|Add0~8 (
// Equation(s):
// \SDRAM_CNTR0|Add0~8_combout  = (\SDRAM_CNTR0|wait_cnt [4] & ((GND) # (!\SDRAM_CNTR0|Add0~7 ))) # (!\SDRAM_CNTR0|wait_cnt [4] & (\SDRAM_CNTR0|Add0~7  $ (GND)))
// \SDRAM_CNTR0|Add0~9  = CARRY((\SDRAM_CNTR0|wait_cnt [4]) # (!\SDRAM_CNTR0|Add0~7 ))

	.dataa(gnd),
	.datab(\SDRAM_CNTR0|wait_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_CNTR0|Add0~7 ),
	.combout(\SDRAM_CNTR0|Add0~8_combout ),
	.cout(\SDRAM_CNTR0|Add0~9 ));
// synopsys translate_off
defparam \SDRAM_CNTR0|Add0~8 .lut_mask = 16'h3CCF;
defparam \SDRAM_CNTR0|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N14
cycloneive_lcell_comb \SDRAM_CNTR0|wait_cnt~11 (
// Equation(s):
// \SDRAM_CNTR0|wait_cnt~11_combout  = (\SDRAM_CNTR0|w_st.01~q  & \SDRAM_CNTR0|Add0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SDRAM_CNTR0|w_st.01~q ),
	.datad(\SDRAM_CNTR0|Add0~8_combout ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|wait_cnt~11_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|wait_cnt~11 .lut_mask = 16'hF000;
defparam \SDRAM_CNTR0|wait_cnt~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N15
dffeas \SDRAM_CNTR0|wait_cnt[4] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|wait_cnt~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|w_st~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|wait_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|wait_cnt[4] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|wait_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N26
cycloneive_lcell_comb \SDRAM_CNTR0|Add0~10 (
// Equation(s):
// \SDRAM_CNTR0|Add0~10_combout  = (\SDRAM_CNTR0|wait_cnt [5] & (\SDRAM_CNTR0|Add0~9  & VCC)) # (!\SDRAM_CNTR0|wait_cnt [5] & (!\SDRAM_CNTR0|Add0~9 ))
// \SDRAM_CNTR0|Add0~11  = CARRY((!\SDRAM_CNTR0|wait_cnt [5] & !\SDRAM_CNTR0|Add0~9 ))

	.dataa(gnd),
	.datab(\SDRAM_CNTR0|wait_cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_CNTR0|Add0~9 ),
	.combout(\SDRAM_CNTR0|Add0~10_combout ),
	.cout(\SDRAM_CNTR0|Add0~11 ));
// synopsys translate_off
defparam \SDRAM_CNTR0|Add0~10 .lut_mask = 16'hC303;
defparam \SDRAM_CNTR0|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N4
cycloneive_lcell_comb \SDRAM_CNTR0|wait_cnt~10 (
// Equation(s):
// \SDRAM_CNTR0|wait_cnt~10_combout  = (\SDRAM_CNTR0|w_st.01~q  & \SDRAM_CNTR0|Add0~10_combout )

	.dataa(\SDRAM_CNTR0|w_st.01~q ),
	.datab(gnd),
	.datac(\SDRAM_CNTR0|Add0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|wait_cnt~10_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|wait_cnt~10 .lut_mask = 16'hA0A0;
defparam \SDRAM_CNTR0|wait_cnt~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N5
dffeas \SDRAM_CNTR0|wait_cnt[5] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|wait_cnt~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|w_st~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|wait_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|wait_cnt[5] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|wait_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N28
cycloneive_lcell_comb \SDRAM_CNTR0|Add0~12 (
// Equation(s):
// \SDRAM_CNTR0|Add0~12_combout  = (\SDRAM_CNTR0|wait_cnt [6] & ((GND) # (!\SDRAM_CNTR0|Add0~11 ))) # (!\SDRAM_CNTR0|wait_cnt [6] & (\SDRAM_CNTR0|Add0~11  $ (GND)))
// \SDRAM_CNTR0|Add0~13  = CARRY((\SDRAM_CNTR0|wait_cnt [6]) # (!\SDRAM_CNTR0|Add0~11 ))

	.dataa(gnd),
	.datab(\SDRAM_CNTR0|wait_cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_CNTR0|Add0~11 ),
	.combout(\SDRAM_CNTR0|Add0~12_combout ),
	.cout(\SDRAM_CNTR0|Add0~13 ));
// synopsys translate_off
defparam \SDRAM_CNTR0|Add0~12 .lut_mask = 16'h3CCF;
defparam \SDRAM_CNTR0|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N2
cycloneive_lcell_comb \SDRAM_CNTR0|wait_cnt~9 (
// Equation(s):
// \SDRAM_CNTR0|wait_cnt~9_combout  = (\SDRAM_CNTR0|w_st.01~q  & ((\SDRAM_CNTR0|Add0~12_combout ))) # (!\SDRAM_CNTR0|w_st.01~q  & (\SDRAM_CNTR0|wait_cnt_load [10]))

	.dataa(\SDRAM_CNTR0|wait_cnt_load [10]),
	.datab(gnd),
	.datac(\SDRAM_CNTR0|w_st.01~q ),
	.datad(\SDRAM_CNTR0|Add0~12_combout ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|wait_cnt~9_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|wait_cnt~9 .lut_mask = 16'hFA0A;
defparam \SDRAM_CNTR0|wait_cnt~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N3
dffeas \SDRAM_CNTR0|wait_cnt[6] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|wait_cnt~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|w_st~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|wait_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|wait_cnt[6] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|wait_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N30
cycloneive_lcell_comb \SDRAM_CNTR0|Add0~14 (
// Equation(s):
// \SDRAM_CNTR0|Add0~14_combout  = (\SDRAM_CNTR0|wait_cnt [7] & (\SDRAM_CNTR0|Add0~13  & VCC)) # (!\SDRAM_CNTR0|wait_cnt [7] & (!\SDRAM_CNTR0|Add0~13 ))
// \SDRAM_CNTR0|Add0~15  = CARRY((!\SDRAM_CNTR0|wait_cnt [7] & !\SDRAM_CNTR0|Add0~13 ))

	.dataa(gnd),
	.datab(\SDRAM_CNTR0|wait_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_CNTR0|Add0~13 ),
	.combout(\SDRAM_CNTR0|Add0~14_combout ),
	.cout(\SDRAM_CNTR0|Add0~15 ));
// synopsys translate_off
defparam \SDRAM_CNTR0|Add0~14 .lut_mask = 16'hC303;
defparam \SDRAM_CNTR0|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N8
cycloneive_lcell_comb \SDRAM_CNTR0|wait_cnt~8 (
// Equation(s):
// \SDRAM_CNTR0|wait_cnt~8_combout  = (\SDRAM_CNTR0|w_st.01~q  & (\SDRAM_CNTR0|Add0~14_combout )) # (!\SDRAM_CNTR0|w_st.01~q  & ((\SDRAM_CNTR0|wait_cnt_load [10])))

	.dataa(\SDRAM_CNTR0|w_st.01~q ),
	.datab(gnd),
	.datac(\SDRAM_CNTR0|Add0~14_combout ),
	.datad(\SDRAM_CNTR0|wait_cnt_load [10]),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|wait_cnt~8_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|wait_cnt~8 .lut_mask = 16'hF5A0;
defparam \SDRAM_CNTR0|wait_cnt~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N9
dffeas \SDRAM_CNTR0|wait_cnt[7] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|wait_cnt~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|w_st~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|wait_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|wait_cnt[7] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|wait_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N2
cycloneive_lcell_comb \SDRAM_CNTR0|Add0~18 (
// Equation(s):
// \SDRAM_CNTR0|Add0~18_combout  = (\SDRAM_CNTR0|wait_cnt [9] & (\SDRAM_CNTR0|Add0~17  & VCC)) # (!\SDRAM_CNTR0|wait_cnt [9] & (!\SDRAM_CNTR0|Add0~17 ))
// \SDRAM_CNTR0|Add0~19  = CARRY((!\SDRAM_CNTR0|wait_cnt [9] & !\SDRAM_CNTR0|Add0~17 ))

	.dataa(gnd),
	.datab(\SDRAM_CNTR0|wait_cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_CNTR0|Add0~17 ),
	.combout(\SDRAM_CNTR0|Add0~18_combout ),
	.cout(\SDRAM_CNTR0|Add0~19 ));
// synopsys translate_off
defparam \SDRAM_CNTR0|Add0~18 .lut_mask = 16'hC303;
defparam \SDRAM_CNTR0|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N28
cycloneive_lcell_comb \SDRAM_CNTR0|wait_cnt~6 (
// Equation(s):
// \SDRAM_CNTR0|wait_cnt~6_combout  = (\SDRAM_CNTR0|w_st.01~q  & ((\SDRAM_CNTR0|Add0~18_combout ))) # (!\SDRAM_CNTR0|w_st.01~q  & (\SDRAM_CNTR0|wait_cnt_load [10]))

	.dataa(gnd),
	.datab(\SDRAM_CNTR0|w_st.01~q ),
	.datac(\SDRAM_CNTR0|wait_cnt_load [10]),
	.datad(\SDRAM_CNTR0|Add0~18_combout ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|wait_cnt~6_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|wait_cnt~6 .lut_mask = 16'hFC30;
defparam \SDRAM_CNTR0|wait_cnt~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N29
dffeas \SDRAM_CNTR0|wait_cnt[9] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|wait_cnt~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|w_st~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|wait_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|wait_cnt[9] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|wait_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N6
cycloneive_lcell_comb \SDRAM_CNTR0|Add0~22 (
// Equation(s):
// \SDRAM_CNTR0|Add0~22_combout  = (\SDRAM_CNTR0|wait_cnt [11] & (\SDRAM_CNTR0|Add0~21  & VCC)) # (!\SDRAM_CNTR0|wait_cnt [11] & (!\SDRAM_CNTR0|Add0~21 ))
// \SDRAM_CNTR0|Add0~23  = CARRY((!\SDRAM_CNTR0|wait_cnt [11] & !\SDRAM_CNTR0|Add0~21 ))

	.dataa(gnd),
	.datab(\SDRAM_CNTR0|wait_cnt [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_CNTR0|Add0~21 ),
	.combout(\SDRAM_CNTR0|Add0~22_combout ),
	.cout(\SDRAM_CNTR0|Add0~23 ));
// synopsys translate_off
defparam \SDRAM_CNTR0|Add0~22 .lut_mask = 16'hC303;
defparam \SDRAM_CNTR0|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N24
cycloneive_lcell_comb \SDRAM_CNTR0|wait_cnt~4 (
// Equation(s):
// \SDRAM_CNTR0|wait_cnt~4_combout  = (\SDRAM_CNTR0|w_st.01~q  & \SDRAM_CNTR0|Add0~22_combout )

	.dataa(gnd),
	.datab(\SDRAM_CNTR0|w_st.01~q ),
	.datac(gnd),
	.datad(\SDRAM_CNTR0|Add0~22_combout ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|wait_cnt~4_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|wait_cnt~4 .lut_mask = 16'hCC00;
defparam \SDRAM_CNTR0|wait_cnt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N25
dffeas \SDRAM_CNTR0|wait_cnt[11] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|wait_cnt~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|w_st~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|wait_cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|wait_cnt[11] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|wait_cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N12
cycloneive_lcell_comb \SDRAM_CNTR0|Add0~28 (
// Equation(s):
// \SDRAM_CNTR0|Add0~28_combout  = (\SDRAM_CNTR0|wait_cnt [14] & ((GND) # (!\SDRAM_CNTR0|Add0~27 ))) # (!\SDRAM_CNTR0|wait_cnt [14] & (\SDRAM_CNTR0|Add0~27  $ (GND)))
// \SDRAM_CNTR0|Add0~29  = CARRY((\SDRAM_CNTR0|wait_cnt [14]) # (!\SDRAM_CNTR0|Add0~27 ))

	.dataa(gnd),
	.datab(\SDRAM_CNTR0|wait_cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_CNTR0|Add0~27 ),
	.combout(\SDRAM_CNTR0|Add0~28_combout ),
	.cout(\SDRAM_CNTR0|Add0~29 ));
// synopsys translate_off
defparam \SDRAM_CNTR0|Add0~28 .lut_mask = 16'h3CCF;
defparam \SDRAM_CNTR0|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N6
cycloneive_lcell_comb \SDRAM_CNTR0|wait_cnt~1 (
// Equation(s):
// \SDRAM_CNTR0|wait_cnt~1_combout  = (\SDRAM_CNTR0|Add0~28_combout  & \SDRAM_CNTR0|w_st.01~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SDRAM_CNTR0|Add0~28_combout ),
	.datad(\SDRAM_CNTR0|w_st.01~q ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|wait_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|wait_cnt~1 .lut_mask = 16'hF000;
defparam \SDRAM_CNTR0|wait_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N7
dffeas \SDRAM_CNTR0|wait_cnt[14] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|wait_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|w_st~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|wait_cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|wait_cnt[14] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|wait_cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N14
cycloneive_lcell_comb \SDRAM_CNTR0|Add0~30 (
// Equation(s):
// \SDRAM_CNTR0|Add0~30_combout  = (\SDRAM_CNTR0|wait_cnt [15] & (\SDRAM_CNTR0|Add0~29  & VCC)) # (!\SDRAM_CNTR0|wait_cnt [15] & (!\SDRAM_CNTR0|Add0~29 ))
// \SDRAM_CNTR0|Add0~31  = CARRY((!\SDRAM_CNTR0|wait_cnt [15] & !\SDRAM_CNTR0|Add0~29 ))

	.dataa(gnd),
	.datab(\SDRAM_CNTR0|wait_cnt [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM_CNTR0|Add0~29 ),
	.combout(\SDRAM_CNTR0|Add0~30_combout ),
	.cout(\SDRAM_CNTR0|Add0~31 ));
// synopsys translate_off
defparam \SDRAM_CNTR0|Add0~30 .lut_mask = 16'hC303;
defparam \SDRAM_CNTR0|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N18
cycloneive_lcell_comb \SDRAM_CNTR0|wait_cnt~0 (
// Equation(s):
// \SDRAM_CNTR0|wait_cnt~0_combout  = (\SDRAM_CNTR0|Add0~30_combout  & \SDRAM_CNTR0|w_st.01~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SDRAM_CNTR0|Add0~30_combout ),
	.datad(\SDRAM_CNTR0|w_st.01~q ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|wait_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|wait_cnt~0 .lut_mask = 16'hF000;
defparam \SDRAM_CNTR0|wait_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N19
dffeas \SDRAM_CNTR0|wait_cnt[15] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|wait_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|w_st~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|wait_cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|wait_cnt[15] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|wait_cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N16
cycloneive_lcell_comb \SDRAM_CNTR0|Add0~32 (
// Equation(s):
// \SDRAM_CNTR0|Add0~32_combout  = \SDRAM_CNTR0|Add0~31 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\SDRAM_CNTR0|Add0~31 ),
	.combout(\SDRAM_CNTR0|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Add0~32 .lut_mask = 16'hF0F0;
defparam \SDRAM_CNTR0|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N0
cycloneive_lcell_comb \SDRAM_CNTR0|wait_cnt_end~0 (
// Equation(s):
// \SDRAM_CNTR0|wait_cnt_end~0_combout  = (\SDRAM_CNTR0|w_st.01~q  & (((\SDRAM_CNTR0|wait_cnt_end~q ) # (\SDRAM_CNTR0|Add0~32_combout )))) # (!\SDRAM_CNTR0|w_st.01~q  & (!\SDRAM_CNTR0|wait_cnt_start~q  & (\SDRAM_CNTR0|wait_cnt_end~q )))

	.dataa(\SDRAM_CNTR0|wait_cnt_start~q ),
	.datab(\SDRAM_CNTR0|w_st.01~q ),
	.datac(\SDRAM_CNTR0|wait_cnt_end~q ),
	.datad(\SDRAM_CNTR0|Add0~32_combout ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|wait_cnt_end~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|wait_cnt_end~0 .lut_mask = 16'hDCD0;
defparam \SDRAM_CNTR0|wait_cnt_end~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N1
dffeas \SDRAM_CNTR0|wait_cnt_end (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|wait_cnt_end~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|wait_cnt_end~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|wait_cnt_end .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|wait_cnt_end .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N30
cycloneive_lcell_comb \SDRAM_CNTR0|Selector59~6 (
// Equation(s):
// \SDRAM_CNTR0|Selector59~6_combout  = (\SDRAM_CNTR0|wait_cnt_end~q  & \SDRAM_CNTR0|st.INIT_WAIT3~q )

	.dataa(gnd),
	.datab(\SDRAM_CNTR0|wait_cnt_end~q ),
	.datac(\SDRAM_CNTR0|st.INIT_WAIT3~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector59~6_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector59~6 .lut_mask = 16'hC0C0;
defparam \SDRAM_CNTR0|Selector59~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N31
dffeas \SDRAM_CNTR0|st.INIT_LMR (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector59~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|st.INIT_LMR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|st.INIT_LMR .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|st.INIT_LMR .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N25
dffeas \SDRAM_CNTR0|st.INIT_LMR1 (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_CNTR0|st.INIT_LMR~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|st.INIT_LMR1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|st.INIT_LMR1 .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|st.INIT_LMR1 .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y15_N11
dffeas \SDRAM_CNTR0|st.INIT_LMR2 (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_CNTR0|st.INIT_LMR1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|st.INIT_LMR2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|st.INIT_LMR2 .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|st.INIT_LMR2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N8
cycloneive_lcell_comb \SDRAM_CNTR0|Selector56~1 (
// Equation(s):
// \SDRAM_CNTR0|Selector56~1_combout  = (\SDRAM_CNTR0|st.IDLE~q  & ((\SDRAM_CNTR0|ref_req~q ) # ((\ram_read_req~q )))) # (!\SDRAM_CNTR0|st.IDLE~q  & (((\SDRAM_CNTR0|wait_cnt_end~q ))))

	.dataa(\SDRAM_CNTR0|st.IDLE~q ),
	.datab(\SDRAM_CNTR0|ref_req~q ),
	.datac(\SDRAM_CNTR0|wait_cnt_end~q ),
	.datad(\ram_read_req~q ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector56~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector56~1 .lut_mask = 16'hFAD8;
defparam \SDRAM_CNTR0|Selector56~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N10
cycloneive_lcell_comb \SDRAM_CNTR0|Selector56~2 (
// Equation(s):
// \SDRAM_CNTR0|Selector56~2_combout  = (\SDRAM_CNTR0|Selector56~1_combout  & (((\SDRAM_CNTR0|WideOr13~2_combout ) # (\SDRAM_CNTR0|st.IDLE~q )))) # (!\SDRAM_CNTR0|Selector56~1_combout  & (\ram_write_req~q  & (\SDRAM_CNTR0|WideOr13~2_combout  & 
// \SDRAM_CNTR0|st.IDLE~q )))

	.dataa(\ram_write_req~q ),
	.datab(\SDRAM_CNTR0|Selector56~1_combout ),
	.datac(\SDRAM_CNTR0|WideOr13~2_combout ),
	.datad(\SDRAM_CNTR0|st.IDLE~q ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector56~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector56~2 .lut_mask = 16'hECC0;
defparam \SDRAM_CNTR0|Selector56~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N4
cycloneive_lcell_comb \SDRAM_CNTR0|Selector56~3 (
// Equation(s):
// \SDRAM_CNTR0|Selector56~3_combout  = (\SDRAM_CNTR0|WideOr50~1_combout  & (!\SDRAM_CNTR0|Selector59~5_combout  & (!\SDRAM_CNTR0|Selector56~0_combout  & !\SDRAM_CNTR0|Selector56~2_combout )))

	.dataa(\SDRAM_CNTR0|WideOr50~1_combout ),
	.datab(\SDRAM_CNTR0|Selector59~5_combout ),
	.datac(\SDRAM_CNTR0|Selector56~0_combout ),
	.datad(\SDRAM_CNTR0|Selector56~2_combout ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector56~3_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector56~3 .lut_mask = 16'h0002;
defparam \SDRAM_CNTR0|Selector56~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N0
cycloneive_lcell_comb \SDRAM_CNTR0|Selector56~4 (
// Equation(s):
// \SDRAM_CNTR0|Selector56~4_combout  = (\SDRAM_CNTR0|Selector56~0_combout  & (((\SDRAM_CNTR0|st.WRITE_STOP0~q  & \SDRAM_CNTR0|Selector56~3_combout )) # (!\SDRAM_CNTR0|Selector59~5_combout ))) # (!\SDRAM_CNTR0|Selector56~0_combout  & 
// (((\SDRAM_CNTR0|st.WRITE_STOP0~q  & \SDRAM_CNTR0|Selector56~3_combout ))))

	.dataa(\SDRAM_CNTR0|Selector56~0_combout ),
	.datab(\SDRAM_CNTR0|Selector59~5_combout ),
	.datac(\SDRAM_CNTR0|st.WRITE_STOP0~q ),
	.datad(\SDRAM_CNTR0|Selector56~3_combout ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector56~4_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector56~4 .lut_mask = 16'hF222;
defparam \SDRAM_CNTR0|Selector56~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N1
dffeas \SDRAM_CNTR0|st.WRITE_STOP0 (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector56~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|st.WRITE_STOP0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|st.WRITE_STOP0 .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|st.WRITE_STOP0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N26
cycloneive_lcell_comb \SDRAM_CNTR0|st.WRITE_STOP1~feeder (
// Equation(s):
// \SDRAM_CNTR0|st.WRITE_STOP1~feeder_combout  = \SDRAM_CNTR0|st.WRITE_STOP0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_CNTR0|st.WRITE_STOP0~q ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|st.WRITE_STOP1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|st.WRITE_STOP1~feeder .lut_mask = 16'hFF00;
defparam \SDRAM_CNTR0|st.WRITE_STOP1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N27
dffeas \SDRAM_CNTR0|st.WRITE_STOP1 (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|st.WRITE_STOP1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|st.WRITE_STOP1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|st.WRITE_STOP1 .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|st.WRITE_STOP1 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N5
dffeas \SDRAM_CNTR0|st.WRITE_STOP_PRE (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_CNTR0|st.WRITE_STOP1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|st.WRITE_STOP_PRE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|st.WRITE_STOP_PRE .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|st.WRITE_STOP_PRE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N14
cycloneive_lcell_comb \SDRAM_CNTR0|Selector49~0 (
// Equation(s):
// \SDRAM_CNTR0|Selector49~0_combout  = (\SDRAM_CNTR0|st.REF_AREF~q ) # ((!\SDRAM_CNTR0|wait_cnt_end~q  & \SDRAM_CNTR0|st.REF_WAIT~q ))

	.dataa(\SDRAM_CNTR0|wait_cnt_end~q ),
	.datab(\SDRAM_CNTR0|st.REF_AREF~q ),
	.datac(\SDRAM_CNTR0|st.REF_WAIT~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector49~0 .lut_mask = 16'hDCDC;
defparam \SDRAM_CNTR0|Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N15
dffeas \SDRAM_CNTR0|st.REF_WAIT (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector49~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|st.REF_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|st.REF_WAIT .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|st.REF_WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N2
cycloneive_lcell_comb \SDRAM_CNTR0|st.READ_END~0 (
// Equation(s):
// \SDRAM_CNTR0|st.READ_END~0_combout  = (\SDRAM_CNTR0|Selector59~5_combout ) # ((\SDRAM_CNTR0|st.READ_END~q  & \SDRAM_CNTR0|Selector56~3_combout ))

	.dataa(gnd),
	.datab(\SDRAM_CNTR0|Selector59~5_combout ),
	.datac(\SDRAM_CNTR0|st.READ_END~q ),
	.datad(\SDRAM_CNTR0|Selector56~3_combout ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|st.READ_END~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|st.READ_END~0 .lut_mask = 16'hFCCC;
defparam \SDRAM_CNTR0|st.READ_END~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N3
dffeas \SDRAM_CNTR0|st.READ_END (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|st.READ_END~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|st.READ_END~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|st.READ_END .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|st.READ_END .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N8
cycloneive_lcell_comb \SDRAM_CNTR0|Selector44~1 (
// Equation(s):
// \SDRAM_CNTR0|Selector44~1_combout  = (\SDRAM_CNTR0|st.WRITE_STOP_PRE~q ) # ((\SDRAM_CNTR0|st.READ_END~q ) # ((\SDRAM_CNTR0|wait_cnt_end~q  & \SDRAM_CNTR0|st.REF_WAIT~q )))

	.dataa(\SDRAM_CNTR0|wait_cnt_end~q ),
	.datab(\SDRAM_CNTR0|st.WRITE_STOP_PRE~q ),
	.datac(\SDRAM_CNTR0|st.REF_WAIT~q ),
	.datad(\SDRAM_CNTR0|st.READ_END~q ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector44~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector44~1 .lut_mask = 16'hFFEC;
defparam \SDRAM_CNTR0|Selector44~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N18
cycloneive_lcell_comb \SDRAM_CNTR0|Selector44~2 (
// Equation(s):
// \SDRAM_CNTR0|Selector44~2_combout  = (\SDRAM_CNTR0|st.INIT_LMR2~q ) # ((\SDRAM_CNTR0|Selector44~1_combout ) # ((\SDRAM_CNTR0|Selector44~0_combout  & \SDRAM_CNTR0|st.IDLE~q )))

	.dataa(\SDRAM_CNTR0|Selector44~0_combout ),
	.datab(\SDRAM_CNTR0|st.INIT_LMR2~q ),
	.datac(\SDRAM_CNTR0|st.IDLE~q ),
	.datad(\SDRAM_CNTR0|Selector44~1_combout ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector44~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector44~2 .lut_mask = 16'hFFEC;
defparam \SDRAM_CNTR0|Selector44~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N19
dffeas \SDRAM_CNTR0|st.IDLE (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector44~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|st.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|st.IDLE .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|st.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N2
cycloneive_lcell_comb \SDRAM_CNTR0|Selector59~3 (
// Equation(s):
// \SDRAM_CNTR0|Selector59~3_combout  = (\SDRAM_CNTR0|st.IDLE~q  & (!\SDRAM_CNTR0|ref_req~q  & \ram_read_req~q ))

	.dataa(gnd),
	.datab(\SDRAM_CNTR0|st.IDLE~q ),
	.datac(\SDRAM_CNTR0|ref_req~q ),
	.datad(\ram_read_req~q ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector59~3_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector59~3 .lut_mask = 16'h0C00;
defparam \SDRAM_CNTR0|Selector59~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N3
dffeas \SDRAM_CNTR0|st.READ (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector59~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|Selector59~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|st.READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|st.READ .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|st.READ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N16
cycloneive_lcell_comb \SDRAM_CNTR0|Selector0~0 (
// Equation(s):
// \SDRAM_CNTR0|Selector0~0_combout  = (\SDRAM_CNTR0|st.READ~q ) # (\SDRAM_CNTR0|st.WRITE~q )

	.dataa(gnd),
	.datab(\SDRAM_CNTR0|st.READ~q ),
	.datac(gnd),
	.datad(\SDRAM_CNTR0|st.WRITE~q ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector0~0 .lut_mask = 16'hFFCC;
defparam \SDRAM_CNTR0|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N24
cycloneive_lcell_comb \SDRAM_CNTR0|Selector0~1 (
// Equation(s):
// \SDRAM_CNTR0|Selector0~1_combout  = (!\SDRAM_CNTR0|st.REF~q  & (\SDRAM_CNTR0|ready~q  & (!\SDRAM_CNTR0|Selector0~0_combout  & \SDRAM_CNTR0|st.00000000~q )))

	.dataa(\SDRAM_CNTR0|st.REF~q ),
	.datab(\SDRAM_CNTR0|ready~q ),
	.datac(\SDRAM_CNTR0|Selector0~0_combout ),
	.datad(\SDRAM_CNTR0|st.00000000~q ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector0~1 .lut_mask = 16'h0400;
defparam \SDRAM_CNTR0|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N16
cycloneive_lcell_comb \SDRAM_CNTR0|Selector0~2 (
// Equation(s):
// \SDRAM_CNTR0|Selector0~2_combout  = (\SDRAM_CNTR0|Selector0~1_combout ) # ((\SDRAM_CNTR0|st.INIT_LMR2~q ) # (\SDRAM_CNTR0|st.IDLE~q ))

	.dataa(gnd),
	.datab(\SDRAM_CNTR0|Selector0~1_combout ),
	.datac(\SDRAM_CNTR0|st.INIT_LMR2~q ),
	.datad(\SDRAM_CNTR0|st.IDLE~q ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector0~2 .lut_mask = 16'hFFFC;
defparam \SDRAM_CNTR0|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N17
dffeas \SDRAM_CNTR0|ready (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|ready .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N14
cycloneive_lcell_comb \st[14]~0 (
// Equation(s):
// \st[14]~0_combout  = (\Equal4~5_combout  & (((!\SDRAM_CNTR0|ready~q )))) # (!\Equal4~5_combout  & (!\Equal0~2_combout  & ((\Selector56~1_combout ))))

	.dataa(\Equal0~2_combout ),
	.datab(\Equal4~5_combout ),
	.datac(\SDRAM_CNTR0|ready~q ),
	.datad(\Selector56~1_combout ),
	.cin(gnd),
	.combout(\st[14]~0_combout ),
	.cout());
// synopsys translate_off
defparam \st[14]~0 .lut_mask = 16'h1D0C;
defparam \st[14]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N22
cycloneive_lcell_comb \st[13]~10 (
// Equation(s):
// \st[13]~10_combout  = (\st[14]~0_combout  & (((st[13])))) # (!\st[14]~0_combout  & (\Add3~26_combout  & (!\WideNor0~combout )))

	.dataa(\Add3~26_combout ),
	.datab(\WideNor0~combout ),
	.datac(st[13]),
	.datad(\st[14]~0_combout ),
	.cin(gnd),
	.combout(\st[13]~10_combout ),
	.cout());
// synopsys translate_off
defparam \st[13]~10 .lut_mask = 16'hF022;
defparam \st[13]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N23
dffeas \st[13] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\st[13]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(st[13]),
	.prn(vcc));
// synopsys translate_off
defparam \st[13] .is_wysiwyg = "true";
defparam \st[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N18
cycloneive_lcell_comb \st[8]~5 (
// Equation(s):
// \st[8]~5_combout  = (\st[14]~0_combout  & (((st[8])))) # (!\st[14]~0_combout  & (\Add3~16_combout  & (!\WideNor0~combout )))

	.dataa(\Add3~16_combout ),
	.datab(\WideNor0~combout ),
	.datac(st[8]),
	.datad(\st[14]~0_combout ),
	.cin(gnd),
	.combout(\st[8]~5_combout ),
	.cout());
// synopsys translate_off
defparam \st[8]~5 .lut_mask = 16'hF022;
defparam \st[8]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N19
dffeas \st[8] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\st[8]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(st[8]),
	.prn(vcc));
// synopsys translate_off
defparam \st[8] .is_wysiwyg = "true";
defparam \st[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N8
cycloneive_lcell_comb \Add3~8 (
// Equation(s):
// \Add3~8_combout  = (st[4] & (\Add3~7  $ (GND))) # (!st[4] & (!\Add3~7  & VCC))
// \Add3~9  = CARRY((st[4] & !\Add3~7 ))

	.dataa(gnd),
	.datab(st[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~7 ),
	.combout(\Add3~8_combout ),
	.cout(\Add3~9 ));
// synopsys translate_off
defparam \Add3~8 .lut_mask = 16'hC30C;
defparam \Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N0
cycloneive_lcell_comb \st[4]~1 (
// Equation(s):
// \st[4]~1_combout  = (\st[14]~0_combout  & (((st[4])))) # (!\st[14]~0_combout  & (!\WideNor0~combout  & ((\Add3~8_combout ))))

	.dataa(\st[14]~0_combout ),
	.datab(\WideNor0~combout ),
	.datac(st[4]),
	.datad(\Add3~8_combout ),
	.cin(gnd),
	.combout(\st[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \st[4]~1 .lut_mask = 16'hB1A0;
defparam \st[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N1
dffeas \st[4] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\st[4]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(st[4]),
	.prn(vcc));
// synopsys translate_off
defparam \st[4] .is_wysiwyg = "true";
defparam \st[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N10
cycloneive_lcell_comb \Add3~10 (
// Equation(s):
// \Add3~10_combout  = (st[5] & (!\Add3~9 )) # (!st[5] & ((\Add3~9 ) # (GND)))
// \Add3~11  = CARRY((!\Add3~9 ) # (!st[5]))

	.dataa(st[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~9 ),
	.combout(\Add3~10_combout ),
	.cout(\Add3~11 ));
// synopsys translate_off
defparam \Add3~10 .lut_mask = 16'h5A5F;
defparam \Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N12
cycloneive_lcell_comb \Add3~12 (
// Equation(s):
// \Add3~12_combout  = (st[6] & (\Add3~11  $ (GND))) # (!st[6] & (!\Add3~11  & VCC))
// \Add3~13  = CARRY((st[6] & !\Add3~11 ))

	.dataa(gnd),
	.datab(st[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~11 ),
	.combout(\Add3~12_combout ),
	.cout(\Add3~13 ));
// synopsys translate_off
defparam \Add3~12 .lut_mask = 16'hC30C;
defparam \Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N12
cycloneive_lcell_comb \st[6]~3 (
// Equation(s):
// \st[6]~3_combout  = (\st[14]~0_combout  & (((st[6])))) # (!\st[14]~0_combout  & (!\WideNor0~combout  & ((\Add3~12_combout ))))

	.dataa(\st[14]~0_combout ),
	.datab(\WideNor0~combout ),
	.datac(st[6]),
	.datad(\Add3~12_combout ),
	.cin(gnd),
	.combout(\st[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \st[6]~3 .lut_mask = 16'hB1A0;
defparam \st[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N13
dffeas \st[6] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\st[6]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(st[6]),
	.prn(vcc));
// synopsys translate_off
defparam \st[6] .is_wysiwyg = "true";
defparam \st[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N14
cycloneive_lcell_comb \Add3~14 (
// Equation(s):
// \Add3~14_combout  = (st[7] & (!\Add3~13 )) # (!st[7] & ((\Add3~13 ) # (GND)))
// \Add3~15  = CARRY((!\Add3~13 ) # (!st[7]))

	.dataa(gnd),
	.datab(st[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~13 ),
	.combout(\Add3~14_combout ),
	.cout(\Add3~15 ));
// synopsys translate_off
defparam \Add3~14 .lut_mask = 16'h3C3F;
defparam \Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N14
cycloneive_lcell_comb \st[7]~4 (
// Equation(s):
// \st[7]~4_combout  = (\st[14]~0_combout  & (((st[7])))) # (!\st[14]~0_combout  & (!\WideNor0~combout  & ((\Add3~14_combout ))))

	.dataa(\st[14]~0_combout ),
	.datab(\WideNor0~combout ),
	.datac(st[7]),
	.datad(\Add3~14_combout ),
	.cin(gnd),
	.combout(\st[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \st[7]~4 .lut_mask = 16'hB1A0;
defparam \st[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N15
dffeas \st[7] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\st[7]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(st[7]),
	.prn(vcc));
// synopsys translate_off
defparam \st[7] .is_wysiwyg = "true";
defparam \st[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N18
cycloneive_lcell_comb \Add3~18 (
// Equation(s):
// \Add3~18_combout  = (st[9] & (!\Add3~17 )) # (!st[9] & ((\Add3~17 ) # (GND)))
// \Add3~19  = CARRY((!\Add3~17 ) # (!st[9]))

	.dataa(gnd),
	.datab(st[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~17 ),
	.combout(\Add3~18_combout ),
	.cout(\Add3~19 ));
// synopsys translate_off
defparam \Add3~18 .lut_mask = 16'h3C3F;
defparam \Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N28
cycloneive_lcell_comb \st[9]~6 (
// Equation(s):
// \st[9]~6_combout  = (\st[14]~0_combout  & (((st[9])))) # (!\st[14]~0_combout  & (!\WideNor0~combout  & ((\Add3~18_combout ))))

	.dataa(\st[14]~0_combout ),
	.datab(\WideNor0~combout ),
	.datac(st[9]),
	.datad(\Add3~18_combout ),
	.cin(gnd),
	.combout(\st[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \st[9]~6 .lut_mask = 16'hB1A0;
defparam \st[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N29
dffeas \st[9] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\st[9]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(st[9]),
	.prn(vcc));
// synopsys translate_off
defparam \st[9] .is_wysiwyg = "true";
defparam \st[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N22
cycloneive_lcell_comb \Add3~22 (
// Equation(s):
// \Add3~22_combout  = (st[11] & (!\Add3~21 )) # (!st[11] & ((\Add3~21 ) # (GND)))
// \Add3~23  = CARRY((!\Add3~21 ) # (!st[11]))

	.dataa(gnd),
	.datab(st[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~21 ),
	.combout(\Add3~22_combout ),
	.cout(\Add3~23 ));
// synopsys translate_off
defparam \Add3~22 .lut_mask = 16'h3C3F;
defparam \Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N8
cycloneive_lcell_comb \st[11]~8 (
// Equation(s):
// \st[11]~8_combout  = (\st[14]~0_combout  & (((st[11])))) # (!\st[14]~0_combout  & (!\WideNor0~combout  & ((\Add3~22_combout ))))

	.dataa(\st[14]~0_combout ),
	.datab(\WideNor0~combout ),
	.datac(st[11]),
	.datad(\Add3~22_combout ),
	.cin(gnd),
	.combout(\st[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \st[11]~8 .lut_mask = 16'hB1A0;
defparam \st[11]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N9
dffeas \st[11] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\st[11]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(st[11]),
	.prn(vcc));
// synopsys translate_off
defparam \st[11] .is_wysiwyg = "true";
defparam \st[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N24
cycloneive_lcell_comb \Add3~24 (
// Equation(s):
// \Add3~24_combout  = (st[12] & (\Add3~23  $ (GND))) # (!st[12] & (!\Add3~23  & VCC))
// \Add3~25  = CARRY((st[12] & !\Add3~23 ))

	.dataa(st[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~23 ),
	.combout(\Add3~24_combout ),
	.cout(\Add3~25 ));
// synopsys translate_off
defparam \Add3~24 .lut_mask = 16'hA50A;
defparam \Add3~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N28
cycloneive_lcell_comb \Add3~28 (
// Equation(s):
// \Add3~28_combout  = (st[14] & (\Add3~27  $ (GND))) # (!st[14] & (!\Add3~27  & VCC))
// \Add3~29  = CARRY((st[14] & !\Add3~27 ))

	.dataa(gnd),
	.datab(st[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~27 ),
	.combout(\Add3~28_combout ),
	.cout(\Add3~29 ));
// synopsys translate_off
defparam \Add3~28 .lut_mask = 16'hC30C;
defparam \Add3~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N16
cycloneive_lcell_comb \st[14]~11 (
// Equation(s):
// \st[14]~11_combout  = (\st[14]~0_combout  & (((st[14])))) # (!\st[14]~0_combout  & (!\WideNor0~combout  & ((\Add3~28_combout ))))

	.dataa(\st[14]~0_combout ),
	.datab(\WideNor0~combout ),
	.datac(st[14]),
	.datad(\Add3~28_combout ),
	.cin(gnd),
	.combout(\st[14]~11_combout ),
	.cout());
// synopsys translate_off
defparam \st[14]~11 .lut_mask = 16'hB1A0;
defparam \st[14]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N17
dffeas \st[14] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\st[14]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(st[14]),
	.prn(vcc));
// synopsys translate_off
defparam \st[14] .is_wysiwyg = "true";
defparam \st[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N30
cycloneive_lcell_comb \Add3~30 (
// Equation(s):
// \Add3~30_combout  = \Add3~29  $ (st[15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(st[15]),
	.cin(\Add3~29 ),
	.combout(\Add3~30_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~30 .lut_mask = 16'h0FF0;
defparam \Add3~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N26
cycloneive_lcell_comb \st[15]~12 (
// Equation(s):
// \st[15]~12_combout  = (\st[14]~0_combout  & (((st[15])))) # (!\st[14]~0_combout  & (!\WideNor0~combout  & ((\Add3~30_combout ))))

	.dataa(\st[14]~0_combout ),
	.datab(\WideNor0~combout ),
	.datac(st[15]),
	.datad(\Add3~30_combout ),
	.cin(gnd),
	.combout(\st[15]~12_combout ),
	.cout());
// synopsys translate_off
defparam \st[15]~12 .lut_mask = 16'hB1A0;
defparam \st[15]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N27
dffeas \st[15] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\st[15]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(st[15]),
	.prn(vcc));
// synopsys translate_off
defparam \st[15] .is_wysiwyg = "true";
defparam \st[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N20
cycloneive_lcell_comb \st[12]~9 (
// Equation(s):
// \st[12]~9_combout  = (\st[14]~0_combout  & (((st[12])))) # (!\st[14]~0_combout  & (!\WideNor0~combout  & ((\Add3~24_combout ))))

	.dataa(\st[14]~0_combout ),
	.datab(\WideNor0~combout ),
	.datac(st[12]),
	.datad(\Add3~24_combout ),
	.cin(gnd),
	.combout(\st[12]~9_combout ),
	.cout());
// synopsys translate_off
defparam \st[12]~9 .lut_mask = 16'hB1A0;
defparam \st[12]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N21
dffeas \st[12] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\st[12]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(st[12]),
	.prn(vcc));
// synopsys translate_off
defparam \st[12] .is_wysiwyg = "true";
defparam \st[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N4
cycloneive_lcell_comb \Equal4~2 (
// Equation(s):
// \Equal4~2_combout  = (!st[13] & (!st[14] & (!st[15] & !st[12])))

	.dataa(st[13]),
	.datab(st[14]),
	.datac(st[15]),
	.datad(st[12]),
	.cin(gnd),
	.combout(\Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal4~2 .lut_mask = 16'h0001;
defparam \Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N10
cycloneive_lcell_comb \Equal4~1 (
// Equation(s):
// \Equal4~1_combout  = (!st[10] & (!st[9] & (!st[11] & !st[8])))

	.dataa(st[10]),
	.datab(st[9]),
	.datac(st[11]),
	.datad(st[8]),
	.cin(gnd),
	.combout(\Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal4~1 .lut_mask = 16'h0001;
defparam \Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N26
cycloneive_lcell_comb \Equal4~3 (
// Equation(s):
// \Equal4~3_combout  = (\Equal4~0_combout  & (!st[3] & (\Equal4~2_combout  & \Equal4~1_combout )))

	.dataa(\Equal4~0_combout ),
	.datab(st[3]),
	.datac(\Equal4~2_combout ),
	.datad(\Equal4~1_combout ),
	.cin(gnd),
	.combout(\Equal4~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal4~3 .lut_mask = 16'h2000;
defparam \Equal4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N2
cycloneive_lcell_comb \Selector56~1 (
// Equation(s):
// \Selector56~1_combout  = (!st[0] & (st[1] & \Equal4~3_combout ))

	.dataa(gnd),
	.datab(st[0]),
	.datac(st[1]),
	.datad(\Equal4~3_combout ),
	.cin(gnd),
	.combout(\Selector56~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector56~1 .lut_mask = 16'h3000;
defparam \Selector56~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N14
cycloneive_lcell_comb \cnt[1]~14 (
// Equation(s):
// \cnt[1]~14_combout  = (cnt[1] & (!\cnt[0]~12 )) # (!cnt[1] & ((\cnt[0]~12 ) # (GND)))
// \cnt[1]~15  = CARRY((!\cnt[0]~12 ) # (!cnt[1]))

	.dataa(gnd),
	.datab(cnt[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt[0]~12 ),
	.combout(\cnt[1]~14_combout ),
	.cout(\cnt[1]~15 ));
// synopsys translate_off
defparam \cnt[1]~14 .lut_mask = 16'h3C3F;
defparam \cnt[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N8
cycloneive_lcell_comb \SDRAM_CNTR0|Selector70~0 (
// Equation(s):
// \SDRAM_CNTR0|Selector70~0_combout  = (\SDRAM_CNTR0|ram_write_valid~q  & (((!\SDRAM_CNTR0|st.WRITE_N~q ) # (!\SDRAM_CNTR0|Equal1~3_combout )))) # (!\SDRAM_CNTR0|ram_write_valid~q  & (\SDRAM_CNTR0|st.WRITE_NOP1~q  & ((!\SDRAM_CNTR0|st.WRITE_N~q ))))

	.dataa(\SDRAM_CNTR0|st.WRITE_NOP1~q ),
	.datab(\SDRAM_CNTR0|Equal1~3_combout ),
	.datac(\SDRAM_CNTR0|ram_write_valid~q ),
	.datad(\SDRAM_CNTR0|st.WRITE_N~q ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector70~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector70~0 .lut_mask = 16'h30FA;
defparam \SDRAM_CNTR0|Selector70~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N9
dffeas \SDRAM_CNTR0|ram_write_valid (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector70~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|ram_write_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|ram_write_valid .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|ram_write_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N26
cycloneive_lcell_comb \Equal6~0 (
// Equation(s):
// \Equal6~0_combout  = (\Equal4~3_combout  & (!st[0] & (!st[2] & st[1])))

	.dataa(\Equal4~3_combout ),
	.datab(st[0]),
	.datac(st[2]),
	.datad(st[1]),
	.cin(gnd),
	.combout(\Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal6~0 .lut_mask = 16'h0200;
defparam \Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N30
cycloneive_lcell_comb \cnt[9]~13 (
// Equation(s):
// \cnt[9]~13_combout  = (\cnt[9]~10_combout  & (\WideNor0~combout  & ((\SDRAM_CNTR0|ram_write_valid~q ) # (!\Equal6~0_combout ))))

	.dataa(\cnt[9]~10_combout ),
	.datab(\SDRAM_CNTR0|ram_write_valid~q ),
	.datac(\Equal6~0_combout ),
	.datad(\WideNor0~combout ),
	.cin(gnd),
	.combout(\cnt[9]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cnt[9]~13 .lut_mask = 16'h8A00;
defparam \cnt[9]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N15
dffeas \cnt[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt[1]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_len~0_combout ),
	.sload(gnd),
	.ena(\cnt[9]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[1]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[1] .is_wysiwyg = "true";
defparam \cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N16
cycloneive_lcell_comb \cnt[2]~16 (
// Equation(s):
// \cnt[2]~16_combout  = (cnt[2] & (\cnt[1]~15  $ (GND))) # (!cnt[2] & (!\cnt[1]~15  & VCC))
// \cnt[2]~17  = CARRY((cnt[2] & !\cnt[1]~15 ))

	.dataa(gnd),
	.datab(cnt[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt[1]~15 ),
	.combout(\cnt[2]~16_combout ),
	.cout(\cnt[2]~17 ));
// synopsys translate_off
defparam \cnt[2]~16 .lut_mask = 16'hC30C;
defparam \cnt[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y16_N17
dffeas \cnt[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt[2]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_len~0_combout ),
	.sload(gnd),
	.ena(\cnt[9]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[2]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[2] .is_wysiwyg = "true";
defparam \cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N18
cycloneive_lcell_comb \cnt[3]~18 (
// Equation(s):
// \cnt[3]~18_combout  = (cnt[3] & (!\cnt[2]~17 )) # (!cnt[3] & ((\cnt[2]~17 ) # (GND)))
// \cnt[3]~19  = CARRY((!\cnt[2]~17 ) # (!cnt[3]))

	.dataa(gnd),
	.datab(cnt[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt[2]~17 ),
	.combout(\cnt[3]~18_combout ),
	.cout(\cnt[3]~19 ));
// synopsys translate_off
defparam \cnt[3]~18 .lut_mask = 16'h3C3F;
defparam \cnt[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y16_N19
dffeas \cnt[3] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_len~0_combout ),
	.sload(gnd),
	.ena(\cnt[9]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[3]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[3] .is_wysiwyg = "true";
defparam \cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N20
cycloneive_lcell_comb \cnt[4]~20 (
// Equation(s):
// \cnt[4]~20_combout  = (cnt[4] & (\cnt[3]~19  $ (GND))) # (!cnt[4] & (!\cnt[3]~19  & VCC))
// \cnt[4]~21  = CARRY((cnt[4] & !\cnt[3]~19 ))

	.dataa(gnd),
	.datab(cnt[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt[3]~19 ),
	.combout(\cnt[4]~20_combout ),
	.cout(\cnt[4]~21 ));
// synopsys translate_off
defparam \cnt[4]~20 .lut_mask = 16'hC30C;
defparam \cnt[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y16_N21
dffeas \cnt[4] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_len~0_combout ),
	.sload(gnd),
	.ena(\cnt[9]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[4]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[4] .is_wysiwyg = "true";
defparam \cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N22
cycloneive_lcell_comb \cnt[5]~22 (
// Equation(s):
// \cnt[5]~22_combout  = (cnt[5] & (!\cnt[4]~21 )) # (!cnt[5] & ((\cnt[4]~21 ) # (GND)))
// \cnt[5]~23  = CARRY((!\cnt[4]~21 ) # (!cnt[5]))

	.dataa(cnt[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt[4]~21 ),
	.combout(\cnt[5]~22_combout ),
	.cout(\cnt[5]~23 ));
// synopsys translate_off
defparam \cnt[5]~22 .lut_mask = 16'h5A5F;
defparam \cnt[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y16_N23
dffeas \cnt[5] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt[5]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_len~0_combout ),
	.sload(gnd),
	.ena(\cnt[9]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[5]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[5] .is_wysiwyg = "true";
defparam \cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N24
cycloneive_lcell_comb \cnt[6]~24 (
// Equation(s):
// \cnt[6]~24_combout  = (cnt[6] & (\cnt[5]~23  $ (GND))) # (!cnt[6] & (!\cnt[5]~23  & VCC))
// \cnt[6]~25  = CARRY((cnt[6] & !\cnt[5]~23 ))

	.dataa(gnd),
	.datab(cnt[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt[5]~23 ),
	.combout(\cnt[6]~24_combout ),
	.cout(\cnt[6]~25 ));
// synopsys translate_off
defparam \cnt[6]~24 .lut_mask = 16'hC30C;
defparam \cnt[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y16_N25
dffeas \cnt[6] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt[6]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_len~0_combout ),
	.sload(gnd),
	.ena(\cnt[9]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[6]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[6] .is_wysiwyg = "true";
defparam \cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N2
cycloneive_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (!cnt[7] & (!cnt[4] & (!cnt[5] & !cnt[6])))

	.dataa(cnt[7]),
	.datab(cnt[4]),
	.datac(cnt[5]),
	.datad(cnt[6]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0001;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N28
cycloneive_lcell_comb \cnt[8]~28 (
// Equation(s):
// \cnt[8]~28_combout  = (cnt[8] & (\cnt[7]~27  $ (GND))) # (!cnt[8] & (!\cnt[7]~27  & VCC))
// \cnt[8]~29  = CARRY((cnt[8] & !\cnt[7]~27 ))

	.dataa(gnd),
	.datab(cnt[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cnt[7]~27 ),
	.combout(\cnt[8]~28_combout ),
	.cout(\cnt[8]~29 ));
// synopsys translate_off
defparam \cnt[8]~28 .lut_mask = 16'hC30C;
defparam \cnt[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y16_N29
dffeas \cnt[8] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt[8]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_len~0_combout ),
	.sload(gnd),
	.ena(\cnt[9]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[8]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[8] .is_wysiwyg = "true";
defparam \cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N30
cycloneive_lcell_comb \cnt[9]~30 (
// Equation(s):
// \cnt[9]~30_combout  = cnt[9] $ (\cnt[8]~29 )

	.dataa(cnt[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\cnt[8]~29 ),
	.combout(\cnt[9]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cnt[9]~30 .lut_mask = 16'h5A5A;
defparam \cnt[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X20_Y16_N31
dffeas \cnt[9] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\cnt[9]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\ram_len~0_combout ),
	.sload(gnd),
	.ena(\cnt[9]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cnt[9]),
	.prn(vcc));
// synopsys translate_off
defparam \cnt[9] .is_wysiwyg = "true";
defparam \cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N0
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!cnt[0] & (!cnt[3] & (!cnt[1] & !cnt[2])))

	.dataa(cnt[0]),
	.datab(cnt[3]),
	.datac(cnt[1]),
	.datad(cnt[2]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0001;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N4
cycloneive_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (!cnt[8] & (\Equal0~1_combout  & (cnt[9] & \Equal0~0_combout )))

	.dataa(cnt[8]),
	.datab(\Equal0~1_combout ),
	.datac(cnt[9]),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h4000;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N30
cycloneive_lcell_comb \Selector56~4 (
// Equation(s):
// \Selector56~4_combout  = (st[0]) # (\Equal0~2_combout )

	.dataa(gnd),
	.datab(st[0]),
	.datac(\Equal0~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector56~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector56~4 .lut_mask = 16'hFCFC;
defparam \Selector56~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N16
cycloneive_lcell_comb \Selector56~5 (
// Equation(s):
// \Selector56~5_combout  = (\Equal1~4_combout  & (((\Selector56~1_combout  & \Selector56~4_combout )) # (!\Selector56~0_combout ))) # (!\Equal1~4_combout  & (\Selector56~1_combout  & ((\Selector56~4_combout ))))

	.dataa(\Equal1~4_combout ),
	.datab(\Selector56~1_combout ),
	.datac(\Selector56~0_combout ),
	.datad(\Selector56~4_combout ),
	.cin(gnd),
	.combout(\Selector56~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector56~5 .lut_mask = 16'hCE0A;
defparam \Selector56~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N0
cycloneive_lcell_comb \Selector56~6 (
// Equation(s):
// \Selector56~6_combout  = (\Selector56~3_combout ) # ((\Selector56~5_combout ) # ((\Add3~0_combout  & !\WideNor0~combout )))

	.dataa(\Selector56~3_combout ),
	.datab(\Selector56~5_combout ),
	.datac(\Add3~0_combout ),
	.datad(\WideNor0~combout ),
	.cin(gnd),
	.combout(\Selector56~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector56~6 .lut_mask = 16'hEEFE;
defparam \Selector56~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N1
dffeas \st[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector56~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(st[0]),
	.prn(vcc));
// synopsys translate_off
defparam \st[0] .is_wysiwyg = "true";
defparam \st[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N16
cycloneive_lcell_comb \WideNor0~0 (
// Equation(s):
// \WideNor0~0_combout  = (st[0] $ (!st[1])) # (!\Equal4~3_combout )

	.dataa(\Equal4~3_combout ),
	.datab(gnd),
	.datac(st[0]),
	.datad(st[1]),
	.cin(gnd),
	.combout(\WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideNor0~0 .lut_mask = 16'hF55F;
defparam \WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N2
cycloneive_lcell_comb \st[5]~2 (
// Equation(s):
// \st[5]~2_combout  = (\st[14]~0_combout  & (((st[5])))) # (!\st[14]~0_combout  & (!\WideNor0~combout  & ((\Add3~10_combout ))))

	.dataa(\st[14]~0_combout ),
	.datab(\WideNor0~combout ),
	.datac(st[5]),
	.datad(\Add3~10_combout ),
	.cin(gnd),
	.combout(\st[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \st[5]~2 .lut_mask = 16'hB1A0;
defparam \st[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N3
dffeas \st[5] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\st[5]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(st[5]),
	.prn(vcc));
// synopsys translate_off
defparam \st[5] .is_wysiwyg = "true";
defparam \st[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N24
cycloneive_lcell_comb \Equal4~0 (
// Equation(s):
// \Equal4~0_combout  = (!st[6] & (!st[5] & (!st[7] & !st[4])))

	.dataa(st[6]),
	.datab(st[5]),
	.datac(st[7]),
	.datad(st[4]),
	.cin(gnd),
	.combout(\Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal4~0 .lut_mask = 16'h0001;
defparam \Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N8
cycloneive_lcell_comb \Equal14~1 (
// Equation(s):
// \Equal14~1_combout  = (\Equal14~0_combout  & (\Equal4~2_combout  & (\Equal4~0_combout  & \Equal4~1_combout )))

	.dataa(\Equal14~0_combout ),
	.datab(\Equal4~2_combout ),
	.datac(\Equal4~0_combout ),
	.datad(\Equal4~1_combout ),
	.cin(gnd),
	.combout(\Equal14~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal14~1 .lut_mask = 16'h8000;
defparam \Equal14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N6
cycloneive_lcell_comb \Selector55~1 (
// Equation(s):
// \Selector55~1_combout  = (\Selector56~0_combout  & (!\Equal14~1_combout  & !\Equal12~0_combout ))

	.dataa(gnd),
	.datab(\Selector56~0_combout ),
	.datac(\Equal14~1_combout ),
	.datad(\Equal12~0_combout ),
	.cin(gnd),
	.combout(\Selector55~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector55~1 .lut_mask = 16'h000C;
defparam \Selector55~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N18
cycloneive_lcell_comb WideNor0(
// Equation(s):
// \WideNor0~combout  = (\Equal13~1_combout ) # (((!\Selector55~1_combout ) # (!\addr_row_ba[0]~17_combout )) # (!\WideNor0~0_combout ))

	.dataa(\Equal13~1_combout ),
	.datab(\WideNor0~0_combout ),
	.datac(\addr_row_ba[0]~17_combout ),
	.datad(\Selector55~1_combout ),
	.cin(gnd),
	.combout(\WideNor0~combout ),
	.cout());
// synopsys translate_off
defparam WideNor0.lut_mask = 16'hBFFF;
defparam WideNor0.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N0
cycloneive_lcell_comb \addr_row_ba[0]~18 (
// Equation(s):
// \addr_row_ba[0]~18_combout  = addr_row_ba[0] $ (VCC)
// \addr_row_ba[0]~19  = CARRY(addr_row_ba[0])

	.dataa(gnd),
	.datab(addr_row_ba[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\addr_row_ba[0]~18_combout ),
	.cout(\addr_row_ba[0]~19 ));
// synopsys translate_off
defparam \addr_row_ba[0]~18 .lut_mask = 16'h33CC;
defparam \addr_row_ba[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N6
cycloneive_lcell_comb \addr_row_ba[0]~48 (
// Equation(s):
// \addr_row_ba[0]~48_combout  = ((!st[1] & (!st[0] & \Equal4~3_combout ))) # (!\Equal1~4_combout )

	.dataa(st[1]),
	.datab(st[0]),
	.datac(\Equal1~4_combout ),
	.datad(\Equal4~3_combout ),
	.cin(gnd),
	.combout(\addr_row_ba[0]~48_combout ),
	.cout());
// synopsys translate_off
defparam \addr_row_ba[0]~48 .lut_mask = 16'h1F0F;
defparam \addr_row_ba[0]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N0
cycloneive_lcell_comb WideOr2(
// Equation(s):
// \WideOr2~combout  = (\WideOr2~0_combout  & (\WideNor0~combout  & (\WideOr1~0_combout  & !\Equal12~0_combout )))

	.dataa(\WideOr2~0_combout ),
	.datab(\WideNor0~combout ),
	.datac(\WideOr1~0_combout ),
	.datad(\Equal12~0_combout ),
	.cin(gnd),
	.combout(\WideOr2~combout ),
	.cout());
// synopsys translate_off
defparam WideOr2.lut_mask = 16'h0080;
defparam WideOr2.sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N1
dffeas \addr_row_ba[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\addr_row_ba[0]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_row_ba[0]~48_combout ),
	.sload(gnd),
	.ena(\WideOr2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_row_ba[0]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_row_ba[0] .is_wysiwyg = "true";
defparam \addr_row_ba[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N2
cycloneive_lcell_comb \addr_row_ba[1]~20 (
// Equation(s):
// \addr_row_ba[1]~20_combout  = (addr_row_ba[1] & (!\addr_row_ba[0]~19 )) # (!addr_row_ba[1] & ((\addr_row_ba[0]~19 ) # (GND)))
// \addr_row_ba[1]~21  = CARRY((!\addr_row_ba[0]~19 ) # (!addr_row_ba[1]))

	.dataa(gnd),
	.datab(addr_row_ba[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\addr_row_ba[0]~19 ),
	.combout(\addr_row_ba[1]~20_combout ),
	.cout(\addr_row_ba[1]~21 ));
// synopsys translate_off
defparam \addr_row_ba[1]~20 .lut_mask = 16'h3C3F;
defparam \addr_row_ba[1]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y16_N3
dffeas \addr_row_ba[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\addr_row_ba[1]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_row_ba[0]~48_combout ),
	.sload(gnd),
	.ena(\WideOr2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_row_ba[1]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_row_ba[1] .is_wysiwyg = "true";
defparam \addr_row_ba[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N4
cycloneive_lcell_comb \addr_row_ba[2]~22 (
// Equation(s):
// \addr_row_ba[2]~22_combout  = (addr_row_ba[2] & (\addr_row_ba[1]~21  $ (GND))) # (!addr_row_ba[2] & (!\addr_row_ba[1]~21  & VCC))
// \addr_row_ba[2]~23  = CARRY((addr_row_ba[2] & !\addr_row_ba[1]~21 ))

	.dataa(gnd),
	.datab(addr_row_ba[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\addr_row_ba[1]~21 ),
	.combout(\addr_row_ba[2]~22_combout ),
	.cout(\addr_row_ba[2]~23 ));
// synopsys translate_off
defparam \addr_row_ba[2]~22 .lut_mask = 16'hC30C;
defparam \addr_row_ba[2]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y16_N5
dffeas \addr_row_ba[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\addr_row_ba[2]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_row_ba[0]~48_combout ),
	.sload(gnd),
	.ena(\WideOr2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_row_ba[2]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_row_ba[2] .is_wysiwyg = "true";
defparam \addr_row_ba[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N8
cycloneive_lcell_comb \addr_row_ba[4]~26 (
// Equation(s):
// \addr_row_ba[4]~26_combout  = (addr_row_ba[4] & (\addr_row_ba[3]~25  $ (GND))) # (!addr_row_ba[4] & (!\addr_row_ba[3]~25  & VCC))
// \addr_row_ba[4]~27  = CARRY((addr_row_ba[4] & !\addr_row_ba[3]~25 ))

	.dataa(gnd),
	.datab(addr_row_ba[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\addr_row_ba[3]~25 ),
	.combout(\addr_row_ba[4]~26_combout ),
	.cout(\addr_row_ba[4]~27 ));
// synopsys translate_off
defparam \addr_row_ba[4]~26 .lut_mask = 16'hC30C;
defparam \addr_row_ba[4]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y16_N9
dffeas \addr_row_ba[4] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\addr_row_ba[4]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_row_ba[0]~48_combout ),
	.sload(gnd),
	.ena(\WideOr2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_row_ba[4]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_row_ba[4] .is_wysiwyg = "true";
defparam \addr_row_ba[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N10
cycloneive_lcell_comb \addr_row_ba[5]~28 (
// Equation(s):
// \addr_row_ba[5]~28_combout  = (addr_row_ba[5] & (!\addr_row_ba[4]~27 )) # (!addr_row_ba[5] & ((\addr_row_ba[4]~27 ) # (GND)))
// \addr_row_ba[5]~29  = CARRY((!\addr_row_ba[4]~27 ) # (!addr_row_ba[5]))

	.dataa(addr_row_ba[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\addr_row_ba[4]~27 ),
	.combout(\addr_row_ba[5]~28_combout ),
	.cout(\addr_row_ba[5]~29 ));
// synopsys translate_off
defparam \addr_row_ba[5]~28 .lut_mask = 16'h5A5F;
defparam \addr_row_ba[5]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N12
cycloneive_lcell_comb \addr_row_ba[6]~30 (
// Equation(s):
// \addr_row_ba[6]~30_combout  = (addr_row_ba[6] & (\addr_row_ba[5]~29  $ (GND))) # (!addr_row_ba[6] & (!\addr_row_ba[5]~29  & VCC))
// \addr_row_ba[6]~31  = CARRY((addr_row_ba[6] & !\addr_row_ba[5]~29 ))

	.dataa(addr_row_ba[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\addr_row_ba[5]~29 ),
	.combout(\addr_row_ba[6]~30_combout ),
	.cout(\addr_row_ba[6]~31 ));
// synopsys translate_off
defparam \addr_row_ba[6]~30 .lut_mask = 16'hA50A;
defparam \addr_row_ba[6]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N14
cycloneive_lcell_comb \addr_row_ba[7]~32 (
// Equation(s):
// \addr_row_ba[7]~32_combout  = (addr_row_ba[7] & (!\addr_row_ba[6]~31 )) # (!addr_row_ba[7] & ((\addr_row_ba[6]~31 ) # (GND)))
// \addr_row_ba[7]~33  = CARRY((!\addr_row_ba[6]~31 ) # (!addr_row_ba[7]))

	.dataa(gnd),
	.datab(addr_row_ba[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\addr_row_ba[6]~31 ),
	.combout(\addr_row_ba[7]~32_combout ),
	.cout(\addr_row_ba[7]~33 ));
// synopsys translate_off
defparam \addr_row_ba[7]~32 .lut_mask = 16'h3C3F;
defparam \addr_row_ba[7]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y16_N15
dffeas \addr_row_ba[7] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\addr_row_ba[7]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_row_ba[0]~48_combout ),
	.sload(gnd),
	.ena(\WideOr2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_row_ba[7]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_row_ba[7] .is_wysiwyg = "true";
defparam \addr_row_ba[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N16
cycloneive_lcell_comb \addr_row_ba[8]~34 (
// Equation(s):
// \addr_row_ba[8]~34_combout  = (addr_row_ba[8] & (\addr_row_ba[7]~33  $ (GND))) # (!addr_row_ba[8] & (!\addr_row_ba[7]~33  & VCC))
// \addr_row_ba[8]~35  = CARRY((addr_row_ba[8] & !\addr_row_ba[7]~33 ))

	.dataa(gnd),
	.datab(addr_row_ba[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\addr_row_ba[7]~33 ),
	.combout(\addr_row_ba[8]~34_combout ),
	.cout(\addr_row_ba[8]~35 ));
// synopsys translate_off
defparam \addr_row_ba[8]~34 .lut_mask = 16'hC30C;
defparam \addr_row_ba[8]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y16_N17
dffeas \addr_row_ba[8] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\addr_row_ba[8]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_row_ba[0]~48_combout ),
	.sload(gnd),
	.ena(\WideOr2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_row_ba[8]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_row_ba[8] .is_wysiwyg = "true";
defparam \addr_row_ba[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N18
cycloneive_lcell_comb \addr_row_ba[9]~36 (
// Equation(s):
// \addr_row_ba[9]~36_combout  = (addr_row_ba[9] & (!\addr_row_ba[8]~35 )) # (!addr_row_ba[9] & ((\addr_row_ba[8]~35 ) # (GND)))
// \addr_row_ba[9]~37  = CARRY((!\addr_row_ba[8]~35 ) # (!addr_row_ba[9]))

	.dataa(gnd),
	.datab(addr_row_ba[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\addr_row_ba[8]~35 ),
	.combout(\addr_row_ba[9]~36_combout ),
	.cout(\addr_row_ba[9]~37 ));
// synopsys translate_off
defparam \addr_row_ba[9]~36 .lut_mask = 16'h3C3F;
defparam \addr_row_ba[9]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y16_N19
dffeas \addr_row_ba[9] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\addr_row_ba[9]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_row_ba[0]~48_combout ),
	.sload(gnd),
	.ena(\WideOr2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_row_ba[9]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_row_ba[9] .is_wysiwyg = "true";
defparam \addr_row_ba[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N20
cycloneive_lcell_comb \addr_row_ba[10]~38 (
// Equation(s):
// \addr_row_ba[10]~38_combout  = (addr_row_ba[10] & (\addr_row_ba[9]~37  $ (GND))) # (!addr_row_ba[10] & (!\addr_row_ba[9]~37  & VCC))
// \addr_row_ba[10]~39  = CARRY((addr_row_ba[10] & !\addr_row_ba[9]~37 ))

	.dataa(gnd),
	.datab(addr_row_ba[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\addr_row_ba[9]~37 ),
	.combout(\addr_row_ba[10]~38_combout ),
	.cout(\addr_row_ba[10]~39 ));
// synopsys translate_off
defparam \addr_row_ba[10]~38 .lut_mask = 16'hC30C;
defparam \addr_row_ba[10]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y16_N21
dffeas \addr_row_ba[10] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\addr_row_ba[10]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_row_ba[0]~48_combout ),
	.sload(gnd),
	.ena(\WideOr2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_row_ba[10]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_row_ba[10] .is_wysiwyg = "true";
defparam \addr_row_ba[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N24
cycloneive_lcell_comb \addr_row_ba[12]~42 (
// Equation(s):
// \addr_row_ba[12]~42_combout  = (addr_row_ba[12] & (\addr_row_ba[11]~41  $ (GND))) # (!addr_row_ba[12] & (!\addr_row_ba[11]~41  & VCC))
// \addr_row_ba[12]~43  = CARRY((addr_row_ba[12] & !\addr_row_ba[11]~41 ))

	.dataa(gnd),
	.datab(addr_row_ba[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\addr_row_ba[11]~41 ),
	.combout(\addr_row_ba[12]~42_combout ),
	.cout(\addr_row_ba[12]~43 ));
// synopsys translate_off
defparam \addr_row_ba[12]~42 .lut_mask = 16'hC30C;
defparam \addr_row_ba[12]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y16_N25
dffeas \addr_row_ba[12] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\addr_row_ba[12]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_row_ba[0]~48_combout ),
	.sload(gnd),
	.ena(\WideOr2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_row_ba[12]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_row_ba[12] .is_wysiwyg = "true";
defparam \addr_row_ba[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N26
cycloneive_lcell_comb \addr_row_ba[13]~44 (
// Equation(s):
// \addr_row_ba[13]~44_combout  = (addr_row_ba[13] & (!\addr_row_ba[12]~43 )) # (!addr_row_ba[13] & ((\addr_row_ba[12]~43 ) # (GND)))
// \addr_row_ba[13]~45  = CARRY((!\addr_row_ba[12]~43 ) # (!addr_row_ba[13]))

	.dataa(addr_row_ba[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\addr_row_ba[12]~43 ),
	.combout(\addr_row_ba[13]~44_combout ),
	.cout(\addr_row_ba[13]~45 ));
// synopsys translate_off
defparam \addr_row_ba[13]~44 .lut_mask = 16'h5A5F;
defparam \addr_row_ba[13]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N28
cycloneive_lcell_comb \addr_row_ba[14]~46 (
// Equation(s):
// \addr_row_ba[14]~46_combout  = \addr_row_ba[13]~45  $ (!addr_row_ba[14])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(addr_row_ba[14]),
	.cin(\addr_row_ba[13]~45 ),
	.combout(\addr_row_ba[14]~46_combout ),
	.cout());
// synopsys translate_off
defparam \addr_row_ba[14]~46 .lut_mask = 16'hF00F;
defparam \addr_row_ba[14]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y16_N29
dffeas \addr_row_ba[14] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\addr_row_ba[14]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_row_ba[0]~48_combout ),
	.sload(gnd),
	.ena(\WideOr2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_row_ba[14]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_row_ba[14] .is_wysiwyg = "true";
defparam \addr_row_ba[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N27
dffeas \addr_row_ba[13] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\addr_row_ba[13]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_row_ba[0]~48_combout ),
	.sload(gnd),
	.ena(\WideOr2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_row_ba[13]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_row_ba[13] .is_wysiwyg = "true";
defparam \addr_row_ba[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N0
cycloneive_lcell_comb \Equal1~3 (
// Equation(s):
// \Equal1~3_combout  = ((!addr_row_ba[12]) # (!addr_row_ba[13])) # (!addr_row_ba[14])

	.dataa(gnd),
	.datab(addr_row_ba[14]),
	.datac(addr_row_ba[13]),
	.datad(addr_row_ba[12]),
	.cin(gnd),
	.combout(\Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~3 .lut_mask = 16'h3FFF;
defparam \Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N13
dffeas \addr_row_ba[6] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\addr_row_ba[6]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_row_ba[0]~48_combout ),
	.sload(gnd),
	.ena(\WideOr2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_row_ba[6]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_row_ba[6] .is_wysiwyg = "true";
defparam \addr_row_ba[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N26
cycloneive_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = (((!addr_row_ba[7]) # (!addr_row_ba[4])) # (!addr_row_ba[6])) # (!addr_row_ba[5])

	.dataa(addr_row_ba[5]),
	.datab(addr_row_ba[6]),
	.datac(addr_row_ba[4]),
	.datad(addr_row_ba[7]),
	.cin(gnd),
	.combout(\Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~1 .lut_mask = 16'h7FFF;
defparam \Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N16
cycloneive_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (((!addr_row_ba[2]) # (!addr_row_ba[0])) # (!addr_row_ba[1])) # (!addr_row_ba[3])

	.dataa(addr_row_ba[3]),
	.datab(addr_row_ba[1]),
	.datac(addr_row_ba[0]),
	.datad(addr_row_ba[2]),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'h7FFF;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N22
cycloneive_lcell_comb \Equal1~4 (
// Equation(s):
// \Equal1~4_combout  = (\Equal1~2_combout ) # ((\Equal1~3_combout ) # ((\Equal1~1_combout ) # (\Equal1~0_combout )))

	.dataa(\Equal1~2_combout ),
	.datab(\Equal1~3_combout ),
	.datac(\Equal1~1_combout ),
	.datad(\Equal1~0_combout ),
	.cin(gnd),
	.combout(\Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~4 .lut_mask = 16'hFFFE;
defparam \Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N26
cycloneive_lcell_comb \Selector54~0 (
// Equation(s):
// \Selector54~0_combout  = st[2] $ (((st[1] & (!\Equal1~4_combout  & st[0]))))

	.dataa(st[1]),
	.datab(st[2]),
	.datac(\Equal1~4_combout ),
	.datad(st[0]),
	.cin(gnd),
	.combout(\Selector54~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector54~0 .lut_mask = 16'hC6CC;
defparam \Selector54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N28
cycloneive_lcell_comb \Selector54~1 (
// Equation(s):
// \Selector54~1_combout  = (\Add3~4_combout  & (((\Selector54~0_combout  & \Equal4~3_combout )) # (!\WideNor0~combout ))) # (!\Add3~4_combout  & (((\Selector54~0_combout  & \Equal4~3_combout ))))

	.dataa(\Add3~4_combout ),
	.datab(\WideNor0~combout ),
	.datac(\Selector54~0_combout ),
	.datad(\Equal4~3_combout ),
	.cin(gnd),
	.combout(\Selector54~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector54~1 .lut_mask = 16'hF222;
defparam \Selector54~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N29
dffeas \st[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector54~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(st[2]),
	.prn(vcc));
// synopsys translate_off
defparam \st[2] .is_wysiwyg = "true";
defparam \st[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N28
cycloneive_lcell_comb \Equal12~0 (
// Equation(s):
// \Equal12~0_combout  = (\Equal13~0_combout  & (!st[2] & (!st[0] & !st[1])))

	.dataa(\Equal13~0_combout ),
	.datab(st[2]),
	.datac(st[0]),
	.datad(st[1]),
	.cin(gnd),
	.combout(\Equal12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal12~0 .lut_mask = 16'h0002;
defparam \Equal12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N10
cycloneive_lcell_comb \Add2~8 (
// Equation(s):
// \Add2~8_combout  = (data_num[4] & (\Add2~7  $ (GND))) # (!data_num[4] & (!\Add2~7  & VCC))
// \Add2~9  = CARRY((data_num[4] & !\Add2~7 ))

	.dataa(gnd),
	.datab(data_num[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~7 ),
	.combout(\Add2~8_combout ),
	.cout(\Add2~9 ));
// synopsys translate_off
defparam \Add2~8 .lut_mask = 16'hC30C;
defparam \Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N0
cycloneive_lcell_comb \Selector20~0 (
// Equation(s):
// \Selector20~0_combout  = (\WideOr3~combout  & ((data_num[4]) # ((\Equal12~0_combout  & \Add2~8_combout )))) # (!\WideOr3~combout  & (\Equal12~0_combout  & ((\Add2~8_combout ))))

	.dataa(\WideOr3~combout ),
	.datab(\Equal12~0_combout ),
	.datac(data_num[4]),
	.datad(\Add2~8_combout ),
	.cin(gnd),
	.combout(\Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector20~0 .lut_mask = 16'hECA0;
defparam \Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N1
dffeas \data_num[4] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_num[4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_num[4] .is_wysiwyg = "true";
defparam \data_num[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N12
cycloneive_lcell_comb \Add2~10 (
// Equation(s):
// \Add2~10_combout  = (data_num[5] & (!\Add2~9 )) # (!data_num[5] & ((\Add2~9 ) # (GND)))
// \Add2~11  = CARRY((!\Add2~9 ) # (!data_num[5]))

	.dataa(gnd),
	.datab(data_num[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~9 ),
	.combout(\Add2~10_combout ),
	.cout(\Add2~11 ));
// synopsys translate_off
defparam \Add2~10 .lut_mask = 16'h3C3F;
defparam \Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N18
cycloneive_lcell_comb \Selector19~0 (
// Equation(s):
// \Selector19~0_combout  = (\WideOr3~combout  & ((data_num[5]) # ((\Add2~10_combout  & \Equal12~0_combout )))) # (!\WideOr3~combout  & (\Add2~10_combout  & ((\Equal12~0_combout ))))

	.dataa(\WideOr3~combout ),
	.datab(\Add2~10_combout ),
	.datac(data_num[5]),
	.datad(\Equal12~0_combout ),
	.cin(gnd),
	.combout(\Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~0 .lut_mask = 16'hECA0;
defparam \Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N19
dffeas \data_num[5] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_num[5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_num[5] .is_wysiwyg = "true";
defparam \data_num[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N20
cycloneive_lcell_comb \Selector18~0 (
// Equation(s):
// \Selector18~0_combout  = (\WideOr3~combout  & ((data_num[6]) # ((\Add2~12_combout  & \Equal12~0_combout )))) # (!\WideOr3~combout  & (\Add2~12_combout  & ((\Equal12~0_combout ))))

	.dataa(\WideOr3~combout ),
	.datab(\Add2~12_combout ),
	.datac(data_num[6]),
	.datad(\Equal12~0_combout ),
	.cin(gnd),
	.combout(\Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~0 .lut_mask = 16'hECA0;
defparam \Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N21
dffeas \data_num[6] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_num[6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_num[6] .is_wysiwyg = "true";
defparam \data_num[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N24
cycloneive_lcell_comb \Equal3~0 (
// Equation(s):
// \Equal3~0_combout  = (!data_num[7] & (!data_num[4] & (!data_num[5] & !data_num[6])))

	.dataa(data_num[7]),
	.datab(data_num[4]),
	.datac(data_num[5]),
	.datad(data_num[6]),
	.cin(gnd),
	.combout(\Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~0 .lut_mask = 16'h0001;
defparam \Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N2
cycloneive_lcell_comb \Selector40~0 (
// Equation(s):
// \Selector40~0_combout  = (!data_num[3] & (\Equal3~0_combout  & (data_num[0] & !data_num[2])))

	.dataa(data_num[3]),
	.datab(\Equal3~0_combout ),
	.datac(data_num[0]),
	.datad(data_num[2]),
	.cin(gnd),
	.combout(\Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector40~0 .lut_mask = 16'h0040;
defparam \Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N20
cycloneive_lcell_comb \Selector40~1 (
// Equation(s):
// \Selector40~1_combout  = (\WideOr4~combout  & ((data_w[0]) # ((\Selector40~0_combout  & \Equal13~1_combout )))) # (!\WideOr4~combout  & (\Selector40~0_combout  & ((\Equal13~1_combout ))))

	.dataa(\WideOr4~combout ),
	.datab(\Selector40~0_combout ),
	.datac(data_w[0]),
	.datad(\Equal13~1_combout ),
	.cin(gnd),
	.combout(\Selector40~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector40~1 .lut_mask = 16'hECA0;
defparam \Selector40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N21
dffeas \data_w[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector40~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_w[0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_w[0] .is_wysiwyg = "true";
defparam \data_w[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N4
cycloneive_lcell_comb \i_ram_data[0]~feeder (
// Equation(s):
// \i_ram_data[0]~feeder_combout  = data_w[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(data_w[0]),
	.cin(gnd),
	.combout(\i_ram_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ram_data[0]~feeder .lut_mask = 16'hFF00;
defparam \i_ram_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N18
cycloneive_lcell_comb \Equal4~4 (
// Equation(s):
// \Equal4~4_combout  = (!st[0] & \Equal4~3_combout )

	.dataa(gnd),
	.datab(st[0]),
	.datac(gnd),
	.datad(\Equal4~3_combout ),
	.cin(gnd),
	.combout(\Equal4~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal4~4 .lut_mask = 16'h3300;
defparam \Equal4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N4
cycloneive_lcell_comb \i_ram_data[0]~0 (
// Equation(s):
// \i_ram_data[0]~0_combout  = (st[1] & (\Equal4~4_combout  & (\SDRAM_CNTR0|ram_write_valid~q  & !st[2])))

	.dataa(st[1]),
	.datab(\Equal4~4_combout ),
	.datac(\SDRAM_CNTR0|ram_write_valid~q ),
	.datad(st[2]),
	.cin(gnd),
	.combout(\i_ram_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ram_data[0]~0 .lut_mask = 16'h0080;
defparam \i_ram_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N5
dffeas \i_ram_data[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ram_data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ram_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_ram_data[0]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ram_data[0] .is_wysiwyg = "true";
defparam \i_ram_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N10
cycloneive_lcell_comb \SDRAM_CNTR0|sdram_data~0 (
// Equation(s):
// \SDRAM_CNTR0|sdram_data~0_combout  = (\SDRAM_CNTR0|st.WRITE_N~q ) # (\SDRAM_CNTR0|st.WRITE_D0~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SDRAM_CNTR0|st.WRITE_N~q ),
	.datad(\SDRAM_CNTR0|st.WRITE_D0~q ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|sdram_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|sdram_data~0 .lut_mask = 16'hFFF0;
defparam \SDRAM_CNTR0|sdram_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y23_N18
dffeas \SDRAM_CNTR0|sdram_data[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(i_ram_data[0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|sdram_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|sdram_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|sdram_data[0] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|sdram_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N14
cycloneive_lcell_comb \SDRAM_CNTR0|Selector81~1 (
// Equation(s):
// \SDRAM_CNTR0|Selector81~1_combout  = (\SDRAM_CNTR0|Selector81~0_combout ) # ((!\SDRAM_CNTR0|Equal1~3_combout  & (\SDRAM_CNTR0|sdram_buf_we~q  & \SDRAM_CNTR0|st.WRITE_N~q )))

	.dataa(\SDRAM_CNTR0|Selector81~0_combout ),
	.datab(\SDRAM_CNTR0|Equal1~3_combout ),
	.datac(\SDRAM_CNTR0|sdram_buf_we~q ),
	.datad(\SDRAM_CNTR0|st.WRITE_N~q ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector81~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector81~1 .lut_mask = 16'hBAAA;
defparam \SDRAM_CNTR0|Selector81~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N15
dffeas \SDRAM_CNTR0|sdram_buf_we (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector81~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|sdram_buf_we~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|sdram_buf_we .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|sdram_buf_we .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N0
cycloneive_lcell_comb \Selector29~0 (
// Equation(s):
// \Selector29~0_combout  = (\data_w~0_combout  & \Equal3~0_combout )

	.dataa(\data_w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Equal3~0_combout ),
	.cin(gnd),
	.combout(\Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector29~0 .lut_mask = 16'hAA00;
defparam \Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N24
cycloneive_lcell_comb \Selector29~1 (
// Equation(s):
// \Selector29~1_combout  = (\WideOr4~combout  & ((data_w[11]) # ((\Selector29~0_combout  & \Equal13~1_combout )))) # (!\WideOr4~combout  & (\Selector29~0_combout  & ((\Equal13~1_combout ))))

	.dataa(\WideOr4~combout ),
	.datab(\Selector29~0_combout ),
	.datac(data_w[11]),
	.datad(\Equal13~1_combout ),
	.cin(gnd),
	.combout(\Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector29~1 .lut_mask = 16'hECA0;
defparam \Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N25
dffeas \data_w[11] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector29~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_w[11]),
	.prn(vcc));
// synopsys translate_off
defparam \data_w[11] .is_wysiwyg = "true";
defparam \data_w[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N14
cycloneive_lcell_comb \i_ram_data[11]~feeder (
// Equation(s):
// \i_ram_data[11]~feeder_combout  = data_w[11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(data_w[11]),
	.cin(gnd),
	.combout(\i_ram_data[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ram_data[11]~feeder .lut_mask = 16'hFF00;
defparam \i_ram_data[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N15
dffeas \i_ram_data[11] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ram_data[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ram_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i_ram_data[11]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ram_data[11] .is_wysiwyg = "true";
defparam \i_ram_data[11] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y23_N25
dffeas \SDRAM_CNTR0|sdram_data[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(i_ram_data[11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|sdram_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|sdram_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|sdram_data[1] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|sdram_data[1] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X18_Y0_N11
dffeas \SDRAM_CNTR0|sdram_data[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(i_ram_data[0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|sdram_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|sdram_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|sdram_data[2] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|sdram_data[2] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y7_N11
dffeas \SDRAM_CNTR0|sdram_data[3] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(i_ram_data[11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|sdram_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|sdram_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|sdram_data[3] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|sdram_data[3] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y12_N4
dffeas \SDRAM_CNTR0|sdram_data[4] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(i_ram_data[0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|sdram_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|sdram_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|sdram_data[4] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|sdram_data[4] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y15_N4
dffeas \SDRAM_CNTR0|sdram_data[5] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(i_ram_data[11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|sdram_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|sdram_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|sdram_data[5] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|sdram_data[5] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y15_N11
dffeas \SDRAM_CNTR0|sdram_data[6] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(i_ram_data[0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|sdram_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|sdram_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|sdram_data[6] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|sdram_data[6] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X16_Y0_N18
dffeas \SDRAM_CNTR0|sdram_data[7] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(i_ram_data[11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|sdram_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|sdram_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|sdram_data[7] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|sdram_data[7] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X5_Y0_N18
dffeas \SDRAM_CNTR0|sdram_data[8] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(i_ram_data[0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|sdram_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|sdram_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|sdram_data[8] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|sdram_data[8] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X3_Y0_N4
dffeas \SDRAM_CNTR0|sdram_data[9] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(i_ram_data[11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|sdram_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|sdram_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|sdram_data[9] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|sdram_data[9] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X1_Y0_N4
dffeas \SDRAM_CNTR0|sdram_data[10] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(i_ram_data[0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|sdram_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|sdram_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|sdram_data[10] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|sdram_data[10] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X1_Y0_N11
dffeas \SDRAM_CNTR0|sdram_data[11] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(i_ram_data[11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|sdram_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|sdram_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|sdram_data[11] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|sdram_data[11] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X14_Y0_N25
dffeas \SDRAM_CNTR0|sdram_data[12] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(i_ram_data[0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|sdram_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|sdram_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|sdram_data[12] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|sdram_data[12] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X1_Y0_N18
dffeas \SDRAM_CNTR0|sdram_data[13] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(i_ram_data[11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|sdram_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|sdram_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|sdram_data[13] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|sdram_data[13] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X1_Y0_N25
dffeas \SDRAM_CNTR0|sdram_data[14] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(i_ram_data[0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|sdram_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|sdram_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|sdram_data[14] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|sdram_data[14] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y12_N11
dffeas \SDRAM_CNTR0|sdram_data[15] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(i_ram_data[11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|sdram_data~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|sdram_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|sdram_data[15] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|sdram_data[15] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_PLL4E0
cycloneive_clkctrl \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_o_sys_clk (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\PLL1|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_o_sys_clk_outclk ));
// synopsys translate_off
defparam \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_o_sys_clk .clock_type = "external clock output";
defparam \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_o_sys_clk .ena_register_mode = "double register";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneive_clkctrl \PLL1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\PLL1|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \PLL1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \PLL1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N15
cycloneive_io_ibuf \o_sdram_dq[0]~input (
	.i(o_sdram_dq[0]),
	.ibar(gnd),
	.o(\o_sdram_dq[0]~input_o ));
// synopsys translate_off
defparam \o_sdram_dq[0]~input .bus_hold = "false";
defparam \o_sdram_dq[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y23_N17
dffeas \SDRAM_CNTR0|ram_data_output[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\o_sdram_dq[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|st.READ_DATA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|ram_data_output [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|ram_data_output[0] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|ram_data_output[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N0
cycloneive_lcell_comb \ram_data_r[0]~feeder (
// Equation(s):
// \ram_data_r[0]~feeder_combout  = \SDRAM_CNTR0|ram_data_output [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_CNTR0|ram_data_output [0]),
	.cin(gnd),
	.combout(\ram_data_r[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_data_r[0]~feeder .lut_mask = 16'hFF00;
defparam \ram_data_r[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N16
cycloneive_lcell_comb \SDRAM_CNTR0|Selector82~0 (
// Equation(s):
// \SDRAM_CNTR0|Selector82~0_combout  = (\SDRAM_CNTR0|st.READ_DATA~q ) # ((!\SDRAM_CNTR0|st.READ_END~q  & (\SDRAM_CNTR0|ram_read_valid~q  & !\SDRAM_CNTR0|st.READ~q )))

	.dataa(\SDRAM_CNTR0|st.READ_DATA~q ),
	.datab(\SDRAM_CNTR0|st.READ_END~q ),
	.datac(\SDRAM_CNTR0|ram_read_valid~q ),
	.datad(\SDRAM_CNTR0|st.READ~q ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector82~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector82~0 .lut_mask = 16'hAABA;
defparam \SDRAM_CNTR0|Selector82~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N17
dffeas \SDRAM_CNTR0|ram_read_valid (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector82~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|ram_read_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|ram_read_valid .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|ram_read_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N22
cycloneive_lcell_comb \ram_data_r[0]~0 (
// Equation(s):
// \ram_data_r[0]~0_combout  = (st[1] & (\Equal4~4_combout  & (\SDRAM_CNTR0|ram_read_valid~q  & st[2])))

	.dataa(st[1]),
	.datab(\Equal4~4_combout ),
	.datac(\SDRAM_CNTR0|ram_read_valid~q ),
	.datad(st[2]),
	.cin(gnd),
	.combout(\ram_data_r[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_data_r[0]~0 .lut_mask = 16'h8000;
defparam \ram_data_r[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N1
dffeas \ram_data_r[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_data_r[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_data_r[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_data_r[0] .is_wysiwyg = "true";
defparam \ram_data_r[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N22
cycloneive_io_ibuf \o_sdram_dq[1]~input (
	.i(o_sdram_dq[1]),
	.ibar(gnd),
	.o(\o_sdram_dq[1]~input_o ));
// synopsys translate_off
defparam \o_sdram_dq[1]~input .bus_hold = "false";
defparam \o_sdram_dq[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y23_N24
dffeas \SDRAM_CNTR0|ram_data_output[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\o_sdram_dq[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|st.READ_DATA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|ram_data_output [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|ram_data_output[1] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|ram_data_output[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y15_N9
dffeas \ram_data_r[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_CNTR0|ram_data_output [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_data_r[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_data_r[1] .is_wysiwyg = "true";
defparam \ram_data_r[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N8
cycloneive_io_ibuf \o_sdram_dq[2]~input (
	.i(o_sdram_dq[2]),
	.ibar(gnd),
	.o(\o_sdram_dq[2]~input_o ));
// synopsys translate_off
defparam \o_sdram_dq[2]~input .bus_hold = "false";
defparam \o_sdram_dq[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y0_N10
dffeas \SDRAM_CNTR0|ram_data_output[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\o_sdram_dq[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|st.READ_DATA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|ram_data_output [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|ram_data_output[2] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|ram_data_output[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y15_N2
cycloneive_lcell_comb \ram_data_r[2]~feeder (
// Equation(s):
// \ram_data_r[2]~feeder_combout  = \SDRAM_CNTR0|ram_data_output [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_CNTR0|ram_data_output [2]),
	.cin(gnd),
	.combout(\ram_data_r[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_data_r[2]~feeder .lut_mask = 16'hFF00;
defparam \ram_data_r[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y15_N3
dffeas \ram_data_r[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_data_r[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_data_r[2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_data_r[2] .is_wysiwyg = "true";
defparam \ram_data_r[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N8
cycloneive_io_ibuf \o_sdram_dq[3]~input (
	.i(o_sdram_dq[3]),
	.ibar(gnd),
	.o(\o_sdram_dq[3]~input_o ));
// synopsys translate_off
defparam \o_sdram_dq[3]~input .bus_hold = "false";
defparam \o_sdram_dq[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y7_N10
dffeas \SDRAM_CNTR0|ram_data_output[3] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\o_sdram_dq[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|st.READ_DATA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|ram_data_output [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|ram_data_output[3] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|ram_data_output[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y15_N5
dffeas \ram_data_r[3] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_CNTR0|ram_data_output [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_data_r[3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_data_r[3] .is_wysiwyg = "true";
defparam \ram_data_r[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N1
cycloneive_io_ibuf \o_sdram_dq[4]~input (
	.i(o_sdram_dq[4]),
	.ibar(gnd),
	.o(\o_sdram_dq[4]~input_o ));
// synopsys translate_off
defparam \o_sdram_dq[4]~input .bus_hold = "false";
defparam \o_sdram_dq[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y12_N3
dffeas \SDRAM_CNTR0|ram_data_output[4] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\o_sdram_dq[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|st.READ_DATA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|ram_data_output [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|ram_data_output[4] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|ram_data_output[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N26
cycloneive_lcell_comb \ram_data_r[4]~feeder (
// Equation(s):
// \ram_data_r[4]~feeder_combout  = \SDRAM_CNTR0|ram_data_output [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_CNTR0|ram_data_output [4]),
	.cin(gnd),
	.combout(\ram_data_r[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_data_r[4]~feeder .lut_mask = 16'hFF00;
defparam \ram_data_r[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N27
dffeas \ram_data_r[4] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_data_r[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_data_r[4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_data_r[4] .is_wysiwyg = "true";
defparam \ram_data_r[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y15_N1
cycloneive_io_ibuf \o_sdram_dq[5]~input (
	.i(o_sdram_dq[5]),
	.ibar(gnd),
	.o(\o_sdram_dq[5]~input_o ));
// synopsys translate_off
defparam \o_sdram_dq[5]~input .bus_hold = "false";
defparam \o_sdram_dq[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y15_N3
dffeas \SDRAM_CNTR0|ram_data_output[5] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\o_sdram_dq[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|st.READ_DATA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|ram_data_output [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|ram_data_output[5] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|ram_data_output[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y15_N7
dffeas \ram_data_r[5] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_CNTR0|ram_data_output [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_data_r[5]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_data_r[5] .is_wysiwyg = "true";
defparam \ram_data_r[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y15_N8
cycloneive_io_ibuf \o_sdram_dq[6]~input (
	.i(o_sdram_dq[6]),
	.ibar(gnd),
	.o(\o_sdram_dq[6]~input_o ));
// synopsys translate_off
defparam \o_sdram_dq[6]~input .bus_hold = "false";
defparam \o_sdram_dq[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y15_N10
dffeas \SDRAM_CNTR0|ram_data_output[6] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\o_sdram_dq[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|st.READ_DATA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|ram_data_output [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|ram_data_output[6] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|ram_data_output[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y15_N1
dffeas \ram_data_r[6] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_CNTR0|ram_data_output [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_data_r[6]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_data_r[6] .is_wysiwyg = "true";
defparam \ram_data_r[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N15
cycloneive_io_ibuf \o_sdram_dq[7]~input (
	.i(o_sdram_dq[7]),
	.ibar(gnd),
	.o(\o_sdram_dq[7]~input_o ));
// synopsys translate_off
defparam \o_sdram_dq[7]~input .bus_hold = "false";
defparam \o_sdram_dq[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y0_N17
dffeas \SDRAM_CNTR0|ram_data_output[7] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\o_sdram_dq[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|st.READ_DATA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|ram_data_output [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|ram_data_output[7] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|ram_data_output[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N20
cycloneive_lcell_comb \ram_data_r[7]~feeder (
// Equation(s):
// \ram_data_r[7]~feeder_combout  = \SDRAM_CNTR0|ram_data_output [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_CNTR0|ram_data_output [7]),
	.cin(gnd),
	.combout(\ram_data_r[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_data_r[7]~feeder .lut_mask = 16'hFF00;
defparam \ram_data_r[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N21
dffeas \ram_data_r[7] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_data_r[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_data_r[7]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_data_r[7] .is_wysiwyg = "true";
defparam \ram_data_r[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N15
cycloneive_io_ibuf \o_sdram_dq[8]~input (
	.i(o_sdram_dq[8]),
	.ibar(gnd),
	.o(\o_sdram_dq[8]~input_o ));
// synopsys translate_off
defparam \o_sdram_dq[8]~input .bus_hold = "false";
defparam \o_sdram_dq[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X5_Y0_N17
dffeas \SDRAM_CNTR0|ram_data_output[8] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\o_sdram_dq[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|st.READ_DATA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|ram_data_output [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|ram_data_output[8] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|ram_data_output[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y15_N19
dffeas \ram_data_r[8] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_CNTR0|ram_data_output [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_data_r[8]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_data_r[8] .is_wysiwyg = "true";
defparam \ram_data_r[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N1
cycloneive_io_ibuf \o_sdram_dq[9]~input (
	.i(o_sdram_dq[9]),
	.ibar(gnd),
	.o(\o_sdram_dq[9]~input_o ));
// synopsys translate_off
defparam \o_sdram_dq[9]~input .bus_hold = "false";
defparam \o_sdram_dq[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X3_Y0_N3
dffeas \SDRAM_CNTR0|ram_data_output[9] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\o_sdram_dq[9]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|st.READ_DATA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|ram_data_output [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|ram_data_output[9] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|ram_data_output[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y15_N21
dffeas \ram_data_r[9] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_CNTR0|ram_data_output [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_data_r[9]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_data_r[9] .is_wysiwyg = "true";
defparam \ram_data_r[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N1
cycloneive_io_ibuf \o_sdram_dq[10]~input (
	.i(o_sdram_dq[10]),
	.ibar(gnd),
	.o(\o_sdram_dq[10]~input_o ));
// synopsys translate_off
defparam \o_sdram_dq[10]~input .bus_hold = "false";
defparam \o_sdram_dq[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X1_Y0_N3
dffeas \SDRAM_CNTR0|ram_data_output[10] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\o_sdram_dq[10]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|st.READ_DATA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|ram_data_output [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|ram_data_output[10] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|ram_data_output[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y15_N14
cycloneive_lcell_comb \ram_data_r[10]~feeder (
// Equation(s):
// \ram_data_r[10]~feeder_combout  = \SDRAM_CNTR0|ram_data_output [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_CNTR0|ram_data_output [10]),
	.cin(gnd),
	.combout(\ram_data_r[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_data_r[10]~feeder .lut_mask = 16'hFF00;
defparam \ram_data_r[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y15_N15
dffeas \ram_data_r[10] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_data_r[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_data_r[10]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_data_r[10] .is_wysiwyg = "true";
defparam \ram_data_r[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N8
cycloneive_io_ibuf \o_sdram_dq[11]~input (
	.i(o_sdram_dq[11]),
	.ibar(gnd),
	.o(\o_sdram_dq[11]~input_o ));
// synopsys translate_off
defparam \o_sdram_dq[11]~input .bus_hold = "false";
defparam \o_sdram_dq[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X1_Y0_N10
dffeas \SDRAM_CNTR0|ram_data_output[11] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\o_sdram_dq[11]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|st.READ_DATA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|ram_data_output [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|ram_data_output[11] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|ram_data_output[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y15_N16
cycloneive_lcell_comb \ram_data_r[11]~feeder (
// Equation(s):
// \ram_data_r[11]~feeder_combout  = \SDRAM_CNTR0|ram_data_output [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_CNTR0|ram_data_output [11]),
	.cin(gnd),
	.combout(\ram_data_r[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_data_r[11]~feeder .lut_mask = 16'hFF00;
defparam \ram_data_r[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y15_N17
dffeas \ram_data_r[11] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_data_r[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_data_r[11]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_data_r[11] .is_wysiwyg = "true";
defparam \ram_data_r[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N22
cycloneive_io_ibuf \o_sdram_dq[12]~input (
	.i(o_sdram_dq[12]),
	.ibar(gnd),
	.o(\o_sdram_dq[12]~input_o ));
// synopsys translate_off
defparam \o_sdram_dq[12]~input .bus_hold = "false";
defparam \o_sdram_dq[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X14_Y0_N24
dffeas \SDRAM_CNTR0|ram_data_output[12] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\o_sdram_dq[12]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|st.READ_DATA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|ram_data_output [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|ram_data_output[12] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|ram_data_output[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y15_N10
cycloneive_lcell_comb \ram_data_r[12]~feeder (
// Equation(s):
// \ram_data_r[12]~feeder_combout  = \SDRAM_CNTR0|ram_data_output [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_CNTR0|ram_data_output [12]),
	.cin(gnd),
	.combout(\ram_data_r[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_data_r[12]~feeder .lut_mask = 16'hFF00;
defparam \ram_data_r[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y15_N11
dffeas \ram_data_r[12] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_data_r[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_data_r[12]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_data_r[12] .is_wysiwyg = "true";
defparam \ram_data_r[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N15
cycloneive_io_ibuf \o_sdram_dq[13]~input (
	.i(o_sdram_dq[13]),
	.ibar(gnd),
	.o(\o_sdram_dq[13]~input_o ));
// synopsys translate_off
defparam \o_sdram_dq[13]~input .bus_hold = "false";
defparam \o_sdram_dq[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X1_Y0_N17
dffeas \SDRAM_CNTR0|ram_data_output[13] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\o_sdram_dq[13]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|st.READ_DATA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|ram_data_output [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|ram_data_output[13] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|ram_data_output[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y15_N13
dffeas \ram_data_r[13] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_CNTR0|ram_data_output [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_data_r[13]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_data_r[13] .is_wysiwyg = "true";
defparam \ram_data_r[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N22
cycloneive_io_ibuf \o_sdram_dq[14]~input (
	.i(o_sdram_dq[14]),
	.ibar(gnd),
	.o(\o_sdram_dq[14]~input_o ));
// synopsys translate_off
defparam \o_sdram_dq[14]~input .bus_hold = "false";
defparam \o_sdram_dq[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X1_Y0_N24
dffeas \SDRAM_CNTR0|ram_data_output[14] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\o_sdram_dq[14]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|st.READ_DATA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|ram_data_output [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|ram_data_output[14] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|ram_data_output[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y15_N22
cycloneive_lcell_comb \ram_data_r[14]~feeder (
// Equation(s):
// \ram_data_r[14]~feeder_combout  = \SDRAM_CNTR0|ram_data_output [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_CNTR0|ram_data_output [14]),
	.cin(gnd),
	.combout(\ram_data_r[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_data_r[14]~feeder .lut_mask = 16'hFF00;
defparam \ram_data_r[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y15_N23
dffeas \ram_data_r[14] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_data_r[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_data_r[14]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_data_r[14] .is_wysiwyg = "true";
defparam \ram_data_r[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N8
cycloneive_io_ibuf \o_sdram_dq[15]~input (
	.i(o_sdram_dq[15]),
	.ibar(gnd),
	.o(\o_sdram_dq[15]~input_o ));
// synopsys translate_off
defparam \o_sdram_dq[15]~input .bus_hold = "false";
defparam \o_sdram_dq[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X0_Y12_N10
dffeas \SDRAM_CNTR0|ram_data_output[15] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\o_sdram_dq[15]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|st.READ_DATA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|ram_data_output [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|ram_data_output[15] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|ram_data_output[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y15_N25
dffeas \ram_data_r[15] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_CNTR0|ram_data_output [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_data_r[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_data_r[15]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_data_r[15] .is_wysiwyg = "true";
defparam \ram_data_r[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N10
cycloneive_lcell_comb \Selector68~2 (
// Equation(s):
// \Selector68~2_combout  = (\Selector68~1_combout ) # ((\Equal5~0_combout  & (!st[2] & !st[1])))

	.dataa(\Selector68~1_combout ),
	.datab(\Equal5~0_combout ),
	.datac(st[2]),
	.datad(st[1]),
	.cin(gnd),
	.combout(\Selector68~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector68~2 .lut_mask = 16'hAAAE;
defparam \Selector68~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N11
dffeas ram_write_req(
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector68~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_write_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam ram_write_req.is_wysiwyg = "true";
defparam ram_write_req.power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y18_N17
dffeas \SDRAM_CNTR0|sdram_cmd[3]~_Duplicate_1 (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector16~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|sdram_cmd[3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|sdram_cmd[3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|sdram_cmd[3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N16
cycloneive_lcell_comb \SDRAM_CNTR0|Selector16~1 (
// Equation(s):
// \SDRAM_CNTR0|Selector16~1_combout  = (\SDRAM_CNTR0|sdram_cmd[3]~_Duplicate_1_q ) # ((!\SDRAM_CNTR0|Selector16~0_combout  & (!\SDRAM_CNTR0|st.INIT_WAIT3~q  & !\SDRAM_CNTR0|Selector0~0_combout )))

	.dataa(\SDRAM_CNTR0|Selector16~0_combout ),
	.datab(\SDRAM_CNTR0|st.INIT_WAIT3~q ),
	.datac(\SDRAM_CNTR0|sdram_cmd[3]~_Duplicate_1_q ),
	.datad(\SDRAM_CNTR0|Selector0~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector16~1 .lut_mask = 16'hF0F1;
defparam \SDRAM_CNTR0|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X11_Y0_N25
dffeas \SDRAM_CNTR0|sdram_cmd[3] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(!\SDRAM_CNTR0|Selector16~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|sdram_cmd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|sdram_cmd[3] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|sdram_cmd[3] .power_up = "high";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N14
cycloneive_lcell_comb \SDRAM_CNTR0|Selector17~0 (
// Equation(s):
// \SDRAM_CNTR0|Selector17~0_combout  = (!\SDRAM_CNTR0|st.WRITE_ACT~q  & !\SDRAM_CNTR0|st.READ_ACT~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SDRAM_CNTR0|st.WRITE_ACT~q ),
	.datad(\SDRAM_CNTR0|st.READ_ACT~q ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector17~0 .lut_mask = 16'h000F;
defparam \SDRAM_CNTR0|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N20
cycloneive_lcell_comb \SDRAM_CNTR0|WideOr8~0 (
// Equation(s):
// \SDRAM_CNTR0|WideOr8~0_combout  = (!\SDRAM_CNTR0|st.WRITE~q  & (!\SDRAM_CNTR0|st.READ~q  & !\SDRAM_CNTR0|st.INIT_WAIT3~q ))

	.dataa(\SDRAM_CNTR0|st.WRITE~q ),
	.datab(\SDRAM_CNTR0|st.READ~q ),
	.datac(gnd),
	.datad(\SDRAM_CNTR0|st.INIT_WAIT3~q ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|WideOr8~0 .lut_mask = 16'h0011;
defparam \SDRAM_CNTR0|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N12
cycloneive_lcell_comb \SDRAM_CNTR0|WideOr13~0 (
// Equation(s):
// \SDRAM_CNTR0|WideOr13~0_combout  = (!\SDRAM_CNTR0|st.INIT_LMR~q  & (!\SDRAM_CNTR0|st.INIT_REF2~q  & (\SDRAM_CNTR0|WideOr8~0_combout  & !\SDRAM_CNTR0|st.INIT_POWERUP~q )))

	.dataa(\SDRAM_CNTR0|st.INIT_LMR~q ),
	.datab(\SDRAM_CNTR0|st.INIT_REF2~q ),
	.datac(\SDRAM_CNTR0|WideOr8~0_combout ),
	.datad(\SDRAM_CNTR0|st.INIT_POWERUP~q ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|WideOr13~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|WideOr13~0 .lut_mask = 16'h0010;
defparam \SDRAM_CNTR0|WideOr13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N24
cycloneive_lcell_comb \SDRAM_CNTR0|Selector17~1 (
// Equation(s):
// \SDRAM_CNTR0|Selector17~1_combout  = (!\SDRAM_CNTR0|st.INIT_REF1~q  & !\SDRAM_CNTR0|st.REF_AREF~q )

	.dataa(\SDRAM_CNTR0|st.INIT_REF1~q ),
	.datab(gnd),
	.datac(\SDRAM_CNTR0|st.REF_AREF~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector17~1 .lut_mask = 16'h0505;
defparam \SDRAM_CNTR0|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N28
cycloneive_lcell_comb \SDRAM_CNTR0|Selector17~2 (
// Equation(s):
// \SDRAM_CNTR0|Selector17~2_combout  = (\SDRAM_CNTR0|WideOr13~1_combout  & (\SDRAM_CNTR0|Selector17~0_combout  & (\SDRAM_CNTR0|WideOr13~0_combout  & \SDRAM_CNTR0|Selector17~1_combout )))

	.dataa(\SDRAM_CNTR0|WideOr13~1_combout ),
	.datab(\SDRAM_CNTR0|Selector17~0_combout ),
	.datac(\SDRAM_CNTR0|WideOr13~0_combout ),
	.datad(\SDRAM_CNTR0|Selector17~1_combout ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector17~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector17~2 .lut_mask = 16'h8000;
defparam \SDRAM_CNTR0|Selector17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N8
cycloneive_lcell_comb \SDRAM_CNTR0|Selector17~4 (
// Equation(s):
// \SDRAM_CNTR0|Selector17~4_combout  = (!\SDRAM_CNTR0|Selector59~2_combout  & (!\SDRAM_CNTR0|Selector17~2_combout  & ((\SDRAM_CNTR0|sdram_cmd [2]) # (!\SDRAM_CNTR0|Selector17~3_combout ))))

	.dataa(\SDRAM_CNTR0|Selector17~3_combout ),
	.datab(\SDRAM_CNTR0|Selector59~2_combout ),
	.datac(\SDRAM_CNTR0|sdram_cmd [2]),
	.datad(\SDRAM_CNTR0|Selector17~2_combout ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector17~4_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector17~4 .lut_mask = 16'h0031;
defparam \SDRAM_CNTR0|Selector17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y19_N9
dffeas \SDRAM_CNTR0|sdram_cmd[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector17~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|sdram_cmd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|sdram_cmd[2] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|sdram_cmd[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N19
dffeas \SDRAM_CNTR0|sdram_cmd[1]~_Duplicate_1 (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector18~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|sdram_cmd[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|sdram_cmd[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|sdram_cmd[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N30
cycloneive_lcell_comb \SDRAM_CNTR0|Selector18~0 (
// Equation(s):
// \SDRAM_CNTR0|Selector18~0_combout  = (\SDRAM_CNTR0|WideOr13~0_combout  & (!\SDRAM_CNTR0|st.REF_AREF~q  & (!\SDRAM_CNTR0|st.INIT_REF1~q  & \SDRAM_CNTR0|sdram_addr[0]~0_combout )))

	.dataa(\SDRAM_CNTR0|WideOr13~0_combout ),
	.datab(\SDRAM_CNTR0|st.REF_AREF~q ),
	.datac(\SDRAM_CNTR0|st.INIT_REF1~q ),
	.datad(\SDRAM_CNTR0|sdram_addr[0]~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector18~0 .lut_mask = 16'h0200;
defparam \SDRAM_CNTR0|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N18
cycloneive_lcell_comb \SDRAM_CNTR0|Selector18~1 (
// Equation(s):
// \SDRAM_CNTR0|Selector18~1_combout  = (!\SDRAM_CNTR0|Selector59~2_combout  & (!\SDRAM_CNTR0|Selector18~0_combout  & ((\SDRAM_CNTR0|sdram_cmd[1]~_Duplicate_1_q ) # (!\SDRAM_CNTR0|Selector17~3_combout ))))

	.dataa(\SDRAM_CNTR0|Selector17~3_combout ),
	.datab(\SDRAM_CNTR0|Selector59~2_combout ),
	.datac(\SDRAM_CNTR0|sdram_cmd[1]~_Duplicate_1_q ),
	.datad(\SDRAM_CNTR0|Selector18~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector18~1 .lut_mask = 16'h0031;
defparam \SDRAM_CNTR0|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y11_N11
dffeas \SDRAM_CNTR0|sdram_cmd[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(!\SDRAM_CNTR0|Selector18~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|sdram_cmd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|sdram_cmd[1] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|sdram_cmd[1] .power_up = "high";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N22
cycloneive_lcell_comb \SDRAM_CNTR0|Selector19~0 (
// Equation(s):
// \SDRAM_CNTR0|Selector19~0_combout  = (\SDRAM_CNTR0|st.READ_DATA~q  & ((\SDRAM_CNTR0|ram_len_btrm [9] $ (\SDRAM_CNTR0|data_cnt [9])) # (!\SDRAM_CNTR0|Equal1~2_combout )))

	.dataa(\SDRAM_CNTR0|ram_len_btrm [9]),
	.datab(\SDRAM_CNTR0|st.READ_DATA~q ),
	.datac(\SDRAM_CNTR0|data_cnt [9]),
	.datad(\SDRAM_CNTR0|Equal1~2_combout ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector19~0 .lut_mask = 16'h48CC;
defparam \SDRAM_CNTR0|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N26
cycloneive_lcell_comb \SDRAM_CNTR0|Selector19~3 (
// Equation(s):
// \SDRAM_CNTR0|Selector19~3_combout  = (!\SDRAM_CNTR0|Selector19~2_combout  & (!\SDRAM_CNTR0|Selector19~0_combout  & ((\SDRAM_CNTR0|Equal1~3_combout ) # (!\SDRAM_CNTR0|st.WRITE_N~q ))))

	.dataa(\SDRAM_CNTR0|Selector19~2_combout ),
	.datab(\SDRAM_CNTR0|Equal1~3_combout ),
	.datac(\SDRAM_CNTR0|Selector19~0_combout ),
	.datad(\SDRAM_CNTR0|st.WRITE_N~q ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector19~3_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector19~3 .lut_mask = 16'h0405;
defparam \SDRAM_CNTR0|Selector19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N27
dffeas \SDRAM_CNTR0|sdram_cmd[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector19~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|sdram_cmd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|sdram_cmd[0] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|sdram_cmd[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N6
cycloneive_lcell_comb \ram_addr[9]~feeder (
// Equation(s):
// \ram_addr[9]~feeder_combout  = addr_row_ba[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(addr_row_ba[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_addr[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_addr[9]~feeder .lut_mask = 16'hF0F0;
defparam \ram_addr[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N7
dffeas \ram_addr[9] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_addr[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_len~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_addr[9]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_addr[9] .is_wysiwyg = "true";
defparam \ram_addr[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N29
dffeas \SDRAM_CNTR0|ram_row[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(ram_addr[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_CNTR0|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|ram_row [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|ram_row[0] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|ram_row[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N28
cycloneive_lcell_comb \SDRAM_CNTR0|Selector13~0 (
// Equation(s):
// \SDRAM_CNTR0|Selector13~0_combout  = (\SDRAM_CNTR0|sdram_addr[0]~0_combout  & ((\SDRAM_CNTR0|Selector17~0_combout  & (\SDRAM_CNTR0|st.INIT_LMR~q )) # (!\SDRAM_CNTR0|Selector17~0_combout  & ((\SDRAM_CNTR0|ram_row [0])))))

	.dataa(\SDRAM_CNTR0|st.INIT_LMR~q ),
	.datab(\SDRAM_CNTR0|Selector17~0_combout ),
	.datac(\SDRAM_CNTR0|ram_row [0]),
	.datad(\SDRAM_CNTR0|sdram_addr[0]~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector13~0 .lut_mask = 16'hB800;
defparam \SDRAM_CNTR0|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N0
cycloneive_lcell_comb \SDRAM_CNTR0|WideOr5~0 (
// Equation(s):
// \SDRAM_CNTR0|WideOr5~0_combout  = (\SDRAM_CNTR0|st.INIT_LMR~q ) # (((!\SDRAM_CNTR0|sdram_addr[0]~0_combout ) # (!\SDRAM_CNTR0|Selector17~0_combout )) # (!\SDRAM_CNTR0|st.00000000~q ))

	.dataa(\SDRAM_CNTR0|st.INIT_LMR~q ),
	.datab(\SDRAM_CNTR0|st.00000000~q ),
	.datac(\SDRAM_CNTR0|Selector17~0_combout ),
	.datad(\SDRAM_CNTR0|sdram_addr[0]~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|WideOr5~0 .lut_mask = 16'hBFFF;
defparam \SDRAM_CNTR0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y4_N18
dffeas \SDRAM_CNTR0|sdram_addr[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|sdram_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|sdram_addr[0] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|sdram_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N10
cycloneive_lcell_comb \ram_addr[10]~feeder (
// Equation(s):
// \ram_addr[10]~feeder_combout  = addr_row_ba[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(addr_row_ba[1]),
	.cin(gnd),
	.combout(\ram_addr[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_addr[10]~feeder .lut_mask = 16'hFF00;
defparam \ram_addr[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N11
dffeas \ram_addr[10] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_addr[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_len~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_addr[10]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_addr[10] .is_wysiwyg = "true";
defparam \ram_addr[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N31
dffeas \SDRAM_CNTR0|ram_row[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(ram_addr[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_CNTR0|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|ram_row [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|ram_row[1] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|ram_row[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N30
cycloneive_lcell_comb \SDRAM_CNTR0|Selector12~0 (
// Equation(s):
// \SDRAM_CNTR0|Selector12~0_combout  = (\SDRAM_CNTR0|sdram_addr[0]~0_combout  & ((\SDRAM_CNTR0|Selector17~0_combout  & (\SDRAM_CNTR0|st.INIT_LMR~q )) # (!\SDRAM_CNTR0|Selector17~0_combout  & ((\SDRAM_CNTR0|ram_row [1])))))

	.dataa(\SDRAM_CNTR0|st.INIT_LMR~q ),
	.datab(\SDRAM_CNTR0|Selector17~0_combout ),
	.datac(\SDRAM_CNTR0|ram_row [1]),
	.datad(\SDRAM_CNTR0|sdram_addr[0]~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector12~0 .lut_mask = 16'hB800;
defparam \SDRAM_CNTR0|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X5_Y0_N11
dffeas \SDRAM_CNTR0|sdram_addr[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|sdram_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|sdram_addr[1] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|sdram_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N18
cycloneive_lcell_comb \ram_addr[11]~feeder (
// Equation(s):
// \ram_addr[11]~feeder_combout  = addr_row_ba[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(addr_row_ba[2]),
	.cin(gnd),
	.combout(\ram_addr[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_addr[11]~feeder .lut_mask = 16'hFF00;
defparam \ram_addr[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N19
dffeas \ram_addr[11] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_addr[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ram_len~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_addr[11]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_addr[11] .is_wysiwyg = "true";
defparam \ram_addr[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N9
dffeas \SDRAM_CNTR0|ram_row[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(ram_addr[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_CNTR0|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|ram_row [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|ram_row[2] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|ram_row[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N8
cycloneive_lcell_comb \SDRAM_CNTR0|Selector11~0 (
// Equation(s):
// \SDRAM_CNTR0|Selector11~0_combout  = (\SDRAM_CNTR0|sdram_addr[0]~0_combout  & ((\SDRAM_CNTR0|Selector17~0_combout  & (\SDRAM_CNTR0|st.INIT_LMR~q )) # (!\SDRAM_CNTR0|Selector17~0_combout  & ((\SDRAM_CNTR0|ram_row [2])))))

	.dataa(\SDRAM_CNTR0|sdram_addr[0]~0_combout ),
	.datab(\SDRAM_CNTR0|st.INIT_LMR~q ),
	.datac(\SDRAM_CNTR0|ram_row [2]),
	.datad(\SDRAM_CNTR0|Selector17~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector11~0 .lut_mask = 16'h88A0;
defparam \SDRAM_CNTR0|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X5_Y0_N4
dffeas \SDRAM_CNTR0|sdram_addr[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|sdram_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|sdram_addr[2] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|sdram_addr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N1
dffeas \SDRAM_CNTR0|sdram_addr[3]~_Duplicate_1 (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|sdram_addr[3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|sdram_addr[3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|sdram_addr[3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N0
cycloneive_lcell_comb \SDRAM_CNTR0|Selector10~0 (
// Equation(s):
// \SDRAM_CNTR0|Selector10~0_combout  = (\SDRAM_CNTR0|ram_row [3] & (((\SDRAM_CNTR0|sdram_addr[3]~_Duplicate_1_q  & !\SDRAM_CNTR0|WideOr5~0_combout )) # (!\SDRAM_CNTR0|Selector17~0_combout ))) # (!\SDRAM_CNTR0|ram_row [3] & 
// (((\SDRAM_CNTR0|sdram_addr[3]~_Duplicate_1_q  & !\SDRAM_CNTR0|WideOr5~0_combout ))))

	.dataa(\SDRAM_CNTR0|ram_row [3]),
	.datab(\SDRAM_CNTR0|Selector17~0_combout ),
	.datac(\SDRAM_CNTR0|sdram_addr[3]~_Duplicate_1_q ),
	.datad(\SDRAM_CNTR0|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector10~0 .lut_mask = 16'h22F2;
defparam \SDRAM_CNTR0|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X20_Y0_N11
dffeas \SDRAM_CNTR0|sdram_addr[3] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|sdram_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|sdram_addr[3] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|sdram_addr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N11
dffeas \ram_addr[13] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(addr_row_ba[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_len~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_addr[13]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_addr[13] .is_wysiwyg = "true";
defparam \ram_addr[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N27
dffeas \SDRAM_CNTR0|ram_row[4] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(ram_addr[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_CNTR0|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|ram_row [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|ram_row[4] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|ram_row[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N26
cycloneive_lcell_comb \SDRAM_CNTR0|Selector9~0 (
// Equation(s):
// \SDRAM_CNTR0|Selector9~0_combout  = (\SDRAM_CNTR0|sdram_addr[0]~0_combout  & ((\SDRAM_CNTR0|Selector17~0_combout  & (\SDRAM_CNTR0|st.INIT_LMR~q )) # (!\SDRAM_CNTR0|Selector17~0_combout  & ((\SDRAM_CNTR0|ram_row [4])))))

	.dataa(\SDRAM_CNTR0|st.INIT_LMR~q ),
	.datab(\SDRAM_CNTR0|Selector17~0_combout ),
	.datac(\SDRAM_CNTR0|ram_row [4]),
	.datad(\SDRAM_CNTR0|sdram_addr[0]~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector9~0 .lut_mask = 16'hB800;
defparam \SDRAM_CNTR0|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X25_Y0_N18
dffeas \SDRAM_CNTR0|sdram_addr[4] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|sdram_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|sdram_addr[4] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|sdram_addr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N11
dffeas \addr_row_ba[5] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\addr_row_ba[5]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_row_ba[0]~48_combout ),
	.sload(gnd),
	.ena(\WideOr2~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_row_ba[5]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_row_ba[5] .is_wysiwyg = "true";
defparam \addr_row_ba[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N15
dffeas \ram_addr[14] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(addr_row_ba[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_len~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_addr[14]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_addr[14] .is_wysiwyg = "true";
defparam \ram_addr[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N3
dffeas \SDRAM_CNTR0|ram_row[5] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(ram_addr[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_CNTR0|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|ram_row [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|ram_row[5] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|ram_row[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N2
cycloneive_lcell_comb \SDRAM_CNTR0|Selector8~0 (
// Equation(s):
// \SDRAM_CNTR0|Selector8~0_combout  = (\SDRAM_CNTR0|sdram_addr[0]~0_combout  & ((\SDRAM_CNTR0|Selector17~0_combout  & (\SDRAM_CNTR0|st.INIT_LMR~q )) # (!\SDRAM_CNTR0|Selector17~0_combout  & ((\SDRAM_CNTR0|ram_row [5])))))

	.dataa(\SDRAM_CNTR0|st.INIT_LMR~q ),
	.datab(\SDRAM_CNTR0|Selector17~0_combout ),
	.datac(\SDRAM_CNTR0|ram_row [5]),
	.datad(\SDRAM_CNTR0|sdram_addr[0]~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector8~0 .lut_mask = 16'hB800;
defparam \SDRAM_CNTR0|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X18_Y0_N25
dffeas \SDRAM_CNTR0|sdram_addr[5] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM_CNTR0|WideOr5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|sdram_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|sdram_addr[5] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|sdram_addr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N19
dffeas \SDRAM_CNTR0|sdram_addr[6]~_Duplicate_1 (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|sdram_addr[6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|sdram_addr[6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|sdram_addr[6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N18
cycloneive_lcell_comb \SDRAM_CNTR0|Selector7~0 (
// Equation(s):
// \SDRAM_CNTR0|Selector7~0_combout  = (\SDRAM_CNTR0|ram_row [6] & (((\SDRAM_CNTR0|sdram_addr[6]~_Duplicate_1_q  & !\SDRAM_CNTR0|WideOr5~0_combout )) # (!\SDRAM_CNTR0|Selector17~0_combout ))) # (!\SDRAM_CNTR0|ram_row [6] & 
// (((\SDRAM_CNTR0|sdram_addr[6]~_Duplicate_1_q  & !\SDRAM_CNTR0|WideOr5~0_combout ))))

	.dataa(\SDRAM_CNTR0|ram_row [6]),
	.datab(\SDRAM_CNTR0|Selector17~0_combout ),
	.datac(\SDRAM_CNTR0|sdram_addr[6]~_Duplicate_1_q ),
	.datad(\SDRAM_CNTR0|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector7~0 .lut_mask = 16'h22F2;
defparam \SDRAM_CNTR0|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X20_Y0_N4
dffeas \SDRAM_CNTR0|sdram_addr[6] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|sdram_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|sdram_addr[6] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|sdram_addr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N21
dffeas \SDRAM_CNTR0|sdram_addr[7]~_Duplicate_1 (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|sdram_addr[7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|sdram_addr[7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|sdram_addr[7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N20
cycloneive_lcell_comb \SDRAM_CNTR0|Selector6~0 (
// Equation(s):
// \SDRAM_CNTR0|Selector6~0_combout  = (\SDRAM_CNTR0|ram_row [7] & (((\SDRAM_CNTR0|sdram_addr[7]~_Duplicate_1_q  & !\SDRAM_CNTR0|WideOr5~0_combout )) # (!\SDRAM_CNTR0|Selector17~0_combout ))) # (!\SDRAM_CNTR0|ram_row [7] & 
// (((\SDRAM_CNTR0|sdram_addr[7]~_Duplicate_1_q  & !\SDRAM_CNTR0|WideOr5~0_combout ))))

	.dataa(\SDRAM_CNTR0|ram_row [7]),
	.datab(\SDRAM_CNTR0|Selector17~0_combout ),
	.datac(\SDRAM_CNTR0|sdram_addr[7]~_Duplicate_1_q ),
	.datad(\SDRAM_CNTR0|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector6~0 .lut_mask = 16'h22F2;
defparam \SDRAM_CNTR0|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X14_Y0_N4
dffeas \SDRAM_CNTR0|sdram_addr[7] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|sdram_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|sdram_addr[7] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|sdram_addr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N31
dffeas \SDRAM_CNTR0|sdram_addr[8]~_Duplicate_1 (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|sdram_addr[8]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|sdram_addr[8]~_Duplicate_1 .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|sdram_addr[8]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N30
cycloneive_lcell_comb \SDRAM_CNTR0|Selector5~0 (
// Equation(s):
// \SDRAM_CNTR0|Selector5~0_combout  = (\SDRAM_CNTR0|ram_row [8] & (((\SDRAM_CNTR0|sdram_addr[8]~_Duplicate_1_q  & !\SDRAM_CNTR0|WideOr5~0_combout )) # (!\SDRAM_CNTR0|Selector17~0_combout ))) # (!\SDRAM_CNTR0|ram_row [8] & 
// (((\SDRAM_CNTR0|sdram_addr[8]~_Duplicate_1_q  & !\SDRAM_CNTR0|WideOr5~0_combout ))))

	.dataa(\SDRAM_CNTR0|ram_row [8]),
	.datab(\SDRAM_CNTR0|Selector17~0_combout ),
	.datac(\SDRAM_CNTR0|sdram_addr[8]~_Duplicate_1_q ),
	.datad(\SDRAM_CNTR0|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector5~0 .lut_mask = 16'h22F2;
defparam \SDRAM_CNTR0|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y5_N25
dffeas \SDRAM_CNTR0|sdram_addr[8] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|sdram_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|sdram_addr[8] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|sdram_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N24
cycloneive_lcell_comb \SDRAM_CNTR0|Selector3~0 (
// Equation(s):
// \SDRAM_CNTR0|Selector3~0_combout  = (!\SDRAM_CNTR0|st.READ_ACT~q  & (!\SDRAM_CNTR0|st.WRITE_ACT~q  & (!\SDRAM_CNTR0|st.INIT_LMR~q  & \SDRAM_CNTR0|st.00000000~q )))

	.dataa(\SDRAM_CNTR0|st.READ_ACT~q ),
	.datab(\SDRAM_CNTR0|st.WRITE_ACT~q ),
	.datac(\SDRAM_CNTR0|st.INIT_LMR~q ),
	.datad(\SDRAM_CNTR0|st.00000000~q ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector3~0 .lut_mask = 16'h0100;
defparam \SDRAM_CNTR0|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N25
dffeas \SDRAM_CNTR0|sdram_addr[9]~_Duplicate_1 (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|sdram_addr[9]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|sdram_addr[9]~_Duplicate_1 .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|sdram_addr[9]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N24
cycloneive_lcell_comb \SDRAM_CNTR0|Selector4~0 (
// Equation(s):
// \SDRAM_CNTR0|Selector4~0_combout  = (\SDRAM_CNTR0|ram_row [9] & (((\SDRAM_CNTR0|Selector3~0_combout  & \SDRAM_CNTR0|sdram_addr[9]~_Duplicate_1_q )) # (!\SDRAM_CNTR0|Selector17~0_combout ))) # (!\SDRAM_CNTR0|ram_row [9] & (\SDRAM_CNTR0|Selector3~0_combout  
// & (\SDRAM_CNTR0|sdram_addr[9]~_Duplicate_1_q )))

	.dataa(\SDRAM_CNTR0|ram_row [9]),
	.datab(\SDRAM_CNTR0|Selector3~0_combout ),
	.datac(\SDRAM_CNTR0|sdram_addr[9]~_Duplicate_1_q ),
	.datad(\SDRAM_CNTR0|Selector17~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector4~0 .lut_mask = 16'hC0EA;
defparam \SDRAM_CNTR0|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y4_N25
dffeas \SDRAM_CNTR0|sdram_addr[9] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|sdram_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|sdram_addr[9] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|sdram_addr[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N23
dffeas \ram_addr[19] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(addr_row_ba[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ram_len~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_addr[19]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_addr[19] .is_wysiwyg = "true";
defparam \ram_addr[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N23
dffeas \SDRAM_CNTR0|ram_row[10] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(ram_addr[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDRAM_CNTR0|Selector0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|ram_row [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|ram_row[10] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|ram_row[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N22
cycloneive_lcell_comb \SDRAM_CNTR0|Selector3~1 (
// Equation(s):
// \SDRAM_CNTR0|Selector3~1_combout  = (\SDRAM_CNTR0|ram_row [10] & ((\SDRAM_CNTR0|st.WRITE_ACT~q ) # (\SDRAM_CNTR0|st.READ_ACT~q )))

	.dataa(gnd),
	.datab(\SDRAM_CNTR0|st.WRITE_ACT~q ),
	.datac(\SDRAM_CNTR0|ram_row [10]),
	.datad(\SDRAM_CNTR0|st.READ_ACT~q ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector3~1 .lut_mask = 16'hF0C0;
defparam \SDRAM_CNTR0|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N21
dffeas \SDRAM_CNTR0|sdram_addr[10]~_Duplicate_1 (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|sdram_addr[10]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|sdram_addr[10]~_Duplicate_1 .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|sdram_addr[10]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N20
cycloneive_lcell_comb \SDRAM_CNTR0|Selector3~2 (
// Equation(s):
// \SDRAM_CNTR0|Selector3~2_combout  = ((\SDRAM_CNTR0|Selector3~1_combout ) # ((\SDRAM_CNTR0|sdram_addr[10]~_Duplicate_1_q  & \SDRAM_CNTR0|Selector3~0_combout ))) # (!\SDRAM_CNTR0|WideOr13~1_combout )

	.dataa(\SDRAM_CNTR0|WideOr13~1_combout ),
	.datab(\SDRAM_CNTR0|Selector3~1_combout ),
	.datac(\SDRAM_CNTR0|sdram_addr[10]~_Duplicate_1_q ),
	.datad(\SDRAM_CNTR0|Selector3~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector3~2 .lut_mask = 16'hFDDD;
defparam \SDRAM_CNTR0|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y8_N25
dffeas \SDRAM_CNTR0|sdram_addr[10] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|sdram_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|sdram_addr[10] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|sdram_addr[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N3
dffeas \SDRAM_CNTR0|sdram_addr[11]~_Duplicate_1 (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|sdram_addr[11]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|sdram_addr[11]~_Duplicate_1 .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|sdram_addr[11]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N2
cycloneive_lcell_comb \SDRAM_CNTR0|Selector2~0 (
// Equation(s):
// \SDRAM_CNTR0|Selector2~0_combout  = (\SDRAM_CNTR0|ram_row [11] & (((\SDRAM_CNTR0|Selector3~0_combout  & \SDRAM_CNTR0|sdram_addr[11]~_Duplicate_1_q )) # (!\SDRAM_CNTR0|Selector17~0_combout ))) # (!\SDRAM_CNTR0|ram_row [11] & 
// (\SDRAM_CNTR0|Selector3~0_combout  & (\SDRAM_CNTR0|sdram_addr[11]~_Duplicate_1_q )))

	.dataa(\SDRAM_CNTR0|ram_row [11]),
	.datab(\SDRAM_CNTR0|Selector3~0_combout ),
	.datac(\SDRAM_CNTR0|sdram_addr[11]~_Duplicate_1_q ),
	.datad(\SDRAM_CNTR0|Selector17~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector2~0 .lut_mask = 16'hC0EA;
defparam \SDRAM_CNTR0|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y7_N4
dffeas \SDRAM_CNTR0|sdram_addr[11] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|sdram_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|sdram_addr[11] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|sdram_addr[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N5
dffeas \SDRAM_CNTR0|sdram_addr[12]~_Duplicate_1 (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|sdram_addr[12]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|sdram_addr[12]~_Duplicate_1 .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|sdram_addr[12]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N4
cycloneive_lcell_comb \SDRAM_CNTR0|Selector1~0 (
// Equation(s):
// \SDRAM_CNTR0|Selector1~0_combout  = (\SDRAM_CNTR0|ram_row [12] & (((\SDRAM_CNTR0|Selector3~0_combout  & \SDRAM_CNTR0|sdram_addr[12]~_Duplicate_1_q )) # (!\SDRAM_CNTR0|Selector17~0_combout ))) # (!\SDRAM_CNTR0|ram_row [12] & 
// (\SDRAM_CNTR0|Selector3~0_combout  & (\SDRAM_CNTR0|sdram_addr[12]~_Duplicate_1_q )))

	.dataa(\SDRAM_CNTR0|ram_row [12]),
	.datab(\SDRAM_CNTR0|Selector3~0_combout ),
	.datac(\SDRAM_CNTR0|sdram_addr[12]~_Duplicate_1_q ),
	.datad(\SDRAM_CNTR0|Selector17~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector1~0 .lut_mask = 16'hC0EA;
defparam \SDRAM_CNTR0|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y6_N18
dffeas \SDRAM_CNTR0|sdram_addr[12] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|sdram_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|sdram_addr[12] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|sdram_addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N18
cycloneive_lcell_comb \SDRAM_CNTR0|Selector13~1 (
// Equation(s):
// \SDRAM_CNTR0|Selector13~1_combout  = (!\SDRAM_CNTR0|st.READ_ACT~q  & (!\SDRAM_CNTR0|st.WRITE_D0~q  & (!\SDRAM_CNTR0|st.WRITE_ACT~q  & !\SDRAM_CNTR0|st.READ_START~q )))

	.dataa(\SDRAM_CNTR0|st.READ_ACT~q ),
	.datab(\SDRAM_CNTR0|st.WRITE_D0~q ),
	.datac(\SDRAM_CNTR0|st.WRITE_ACT~q ),
	.datad(\SDRAM_CNTR0|st.READ_START~q ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector13~1 .lut_mask = 16'h0001;
defparam \SDRAM_CNTR0|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N5
dffeas \SDRAM_CNTR0|sdram_ba[0]~_Duplicate_1 (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|sdram_ba[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|sdram_ba[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|sdram_ba[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N4
cycloneive_lcell_comb \SDRAM_CNTR0|Selector15~0 (
// Equation(s):
// \SDRAM_CNTR0|Selector15~0_combout  = (\SDRAM_CNTR0|ram_ba [0] & (((\SDRAM_CNTR0|sdram_ba[0]~_Duplicate_1_q  & !\SDRAM_CNTR0|WideOr5~0_combout )) # (!\SDRAM_CNTR0|Selector13~1_combout ))) # (!\SDRAM_CNTR0|ram_ba [0] & 
// (((\SDRAM_CNTR0|sdram_ba[0]~_Duplicate_1_q  & !\SDRAM_CNTR0|WideOr5~0_combout ))))

	.dataa(\SDRAM_CNTR0|ram_ba [0]),
	.datab(\SDRAM_CNTR0|Selector13~1_combout ),
	.datac(\SDRAM_CNTR0|sdram_ba[0]~_Duplicate_1_q ),
	.datad(\SDRAM_CNTR0|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector15~0 .lut_mask = 16'h22F2;
defparam \SDRAM_CNTR0|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X11_Y0_N18
dffeas \SDRAM_CNTR0|sdram_ba[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|sdram_ba [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|sdram_ba[0] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|sdram_ba[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N7
dffeas \SDRAM_CNTR0|sdram_ba[1]~_Duplicate_1 (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|sdram_ba[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|sdram_ba[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|sdram_ba[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N6
cycloneive_lcell_comb \SDRAM_CNTR0|Selector14~0 (
// Equation(s):
// \SDRAM_CNTR0|Selector14~0_combout  = (\SDRAM_CNTR0|ram_ba [1] & (((\SDRAM_CNTR0|sdram_ba[1]~_Duplicate_1_q  & !\SDRAM_CNTR0|WideOr5~0_combout )) # (!\SDRAM_CNTR0|Selector13~1_combout ))) # (!\SDRAM_CNTR0|ram_ba [1] & 
// (((\SDRAM_CNTR0|sdram_ba[1]~_Duplicate_1_q  & !\SDRAM_CNTR0|WideOr5~0_combout ))))

	.dataa(\SDRAM_CNTR0|ram_ba [1]),
	.datab(\SDRAM_CNTR0|Selector13~1_combout ),
	.datac(\SDRAM_CNTR0|sdram_ba[1]~_Duplicate_1_q ),
	.datad(\SDRAM_CNTR0|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\SDRAM_CNTR0|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM_CNTR0|Selector14~0 .lut_mask = 16'h22F2;
defparam \SDRAM_CNTR0|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DDIOOUTCELL_X7_Y0_N11
dffeas \SDRAM_CNTR0|sdram_ba[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM_CNTR0|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM_CNTR0|sdram_ba [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM_CNTR0|sdram_ba[1] .is_wysiwyg = "true";
defparam \SDRAM_CNTR0|sdram_ba[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N28
cycloneive_lcell_comb \Equal2~7 (
// Equation(s):
// \Equal2~7_combout  = (\SDRAM_CNTR0|ram_data_output [14] & (data_w[0] & (\SDRAM_CNTR0|ram_data_output [15] $ (!data_w[11])))) # (!\SDRAM_CNTR0|ram_data_output [14] & (!data_w[0] & (\SDRAM_CNTR0|ram_data_output [15] $ (!data_w[11]))))

	.dataa(\SDRAM_CNTR0|ram_data_output [14]),
	.datab(data_w[0]),
	.datac(\SDRAM_CNTR0|ram_data_output [15]),
	.datad(data_w[11]),
	.cin(gnd),
	.combout(\Equal2~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~7 .lut_mask = 16'h9009;
defparam \Equal2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y15_N28
cycloneive_lcell_comb \Equal2~4 (
// Equation(s):
// \Equal2~4_combout  = (\SDRAM_CNTR0|ram_data_output [11] & ((!data_w[11]) # (!\SDRAM_CNTR0|ram_data_output [9]))) # (!\SDRAM_CNTR0|ram_data_output [11] & ((\SDRAM_CNTR0|ram_data_output [9]) # (data_w[11])))

	.dataa(gnd),
	.datab(\SDRAM_CNTR0|ram_data_output [11]),
	.datac(\SDRAM_CNTR0|ram_data_output [9]),
	.datad(data_w[11]),
	.cin(gnd),
	.combout(\Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~4 .lut_mask = 16'h3FFC;
defparam \Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y15_N30
cycloneive_lcell_comb \Equal2~5 (
// Equation(s):
// \Equal2~5_combout  = (!\Equal2~4_combout  & ((data_w[0] & (\SDRAM_CNTR0|ram_data_output [10] & \SDRAM_CNTR0|ram_data_output [8])) # (!data_w[0] & (!\SDRAM_CNTR0|ram_data_output [10] & !\SDRAM_CNTR0|ram_data_output [8]))))

	.dataa(data_w[0]),
	.datab(\SDRAM_CNTR0|ram_data_output [10]),
	.datac(\SDRAM_CNTR0|ram_data_output [8]),
	.datad(\Equal2~4_combout ),
	.cin(gnd),
	.combout(\Equal2~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~5 .lut_mask = 16'h0081;
defparam \Equal2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N10
cycloneive_lcell_comb \Equal2~1 (
// Equation(s):
// \Equal2~1_combout  = (\Equal2~0_combout  & (((!\SDRAM_CNTR0|ram_data_output [7]) # (!\SDRAM_CNTR0|ram_data_output [1])) # (!data_w[11]))) # (!\Equal2~0_combout  & ((data_w[11]) # ((\SDRAM_CNTR0|ram_data_output [1]) # (\SDRAM_CNTR0|ram_data_output [7]))))

	.dataa(\Equal2~0_combout ),
	.datab(data_w[11]),
	.datac(\SDRAM_CNTR0|ram_data_output [1]),
	.datad(\SDRAM_CNTR0|ram_data_output [7]),
	.cin(gnd),
	.combout(\Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~1 .lut_mask = 16'h7FFE;
defparam \Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N16
cycloneive_lcell_comb \Equal2~3 (
// Equation(s):
// \Equal2~3_combout  = (!\Equal2~1_combout  & ((\Equal2~2_combout  & (data_w[0] & \SDRAM_CNTR0|ram_data_output [0])) # (!\Equal2~2_combout  & (!data_w[0] & !\SDRAM_CNTR0|ram_data_output [0]))))

	.dataa(\Equal2~2_combout ),
	.datab(data_w[0]),
	.datac(\SDRAM_CNTR0|ram_data_output [0]),
	.datad(\Equal2~1_combout ),
	.cin(gnd),
	.combout(\Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~3 .lut_mask = 16'h0081;
defparam \Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N30
cycloneive_lcell_comb \Equal2~8 (
// Equation(s):
// \Equal2~8_combout  = (\Equal2~6_combout  & (\Equal2~7_combout  & (\Equal2~5_combout  & \Equal2~3_combout )))

	.dataa(\Equal2~6_combout ),
	.datab(\Equal2~7_combout ),
	.datac(\Equal2~5_combout ),
	.datad(\Equal2~3_combout ),
	.cin(gnd),
	.combout(\Equal2~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~8 .lut_mask = 16'h8000;
defparam \Equal2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N20
cycloneive_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (\Equal10~0_combout  & ((\SDRAM_CNTR0|ram_read_valid~q  & (\Equal2~8_combout )) # (!\SDRAM_CNTR0|ram_read_valid~q  & ((\test_ok~q )))))

	.dataa(\Equal10~0_combout ),
	.datab(\SDRAM_CNTR0|ram_read_valid~q ),
	.datac(\Equal2~8_combout ),
	.datad(\test_ok~q ),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'hA280;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N0
cycloneive_lcell_comb \Selector1~1 (
// Equation(s):
// \Selector1~1_combout  = (\Selector1~0_combout ) # ((!\WideOr1~1_combout  & \test_ok~q ))

	.dataa(\WideOr1~1_combout ),
	.datab(gnd),
	.datac(\test_ok~q ),
	.datad(\Selector1~0_combout ),
	.cin(gnd),
	.combout(\Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~1 .lut_mask = 16'hFF50;
defparam \Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N1
dffeas test_ok(
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_ok~q ),
	.prn(vcc));
// synopsys translate_off
defparam test_ok.is_wysiwyg = "true";
defparam test_ok.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N2
cycloneive_lcell_comb \WideOr1~1 (
// Equation(s):
// \WideOr1~1_combout  = (\WideNor0~combout  & (\WideOr1~0_combout  & \Selector55~1_combout ))

	.dataa(gnd),
	.datab(\WideNor0~combout ),
	.datac(\WideOr1~0_combout ),
	.datad(\Selector55~1_combout ),
	.cin(gnd),
	.combout(\WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr1~1 .lut_mask = 16'hC000;
defparam \WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N18
cycloneive_lcell_comb \Selector0~1 (
// Equation(s):
// \Selector0~1_combout  = (\Selector0~0_combout ) # ((\test_er~q  & !\WideOr1~1_combout ))

	.dataa(\Selector0~0_combout ),
	.datab(gnd),
	.datac(\test_er~q ),
	.datad(\WideOr1~1_combout ),
	.cin(gnd),
	.combout(\Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~1 .lut_mask = 16'hAAFA;
defparam \Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N19
dffeas test_er(
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_er~q ),
	.prn(vcc));
// synopsys translate_off
defparam test_er.is_wysiwyg = "true";
defparam test_er.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N16
cycloneive_lcell_comb \WideOr10~0 (
// Equation(s):
// \WideOr10~0_combout  = (!st[0] & (\Equal4~3_combout  & (st[1] $ (!st[2]))))

	.dataa(st[1]),
	.datab(st[0]),
	.datac(st[2]),
	.datad(\Equal4~3_combout ),
	.cin(gnd),
	.combout(\WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr10~0 .lut_mask = 16'h2100;
defparam \WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N8
cycloneive_lcell_comb \Equal8~0 (
// Equation(s):
// \Equal8~0_combout  = (\Equal4~3_combout  & (!st[0] & (!st[1] & st[2])))

	.dataa(\Equal4~3_combout ),
	.datab(st[0]),
	.datac(st[1]),
	.datad(st[2]),
	.cin(gnd),
	.combout(\Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal8~0 .lut_mask = 16'h0200;
defparam \Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N4
cycloneive_lcell_comb \Selector57~0 (
// Equation(s):
// \Selector57~0_combout  = (\Equal8~0_combout ) # ((\test_stop~q  & ((\WideOr10~0_combout ) # (!\WideOr1~1_combout ))))

	.dataa(\WideOr1~1_combout ),
	.datab(\WideOr10~0_combout ),
	.datac(\test_stop~q ),
	.datad(\Equal8~0_combout ),
	.cin(gnd),
	.combout(\Selector57~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector57~0 .lut_mask = 16'hFFD0;
defparam \Selector57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N5
dffeas test_stop(
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector57~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\test_stop~q ),
	.prn(vcc));
// synopsys translate_off
defparam test_stop.is_wysiwyg = "true";
defparam test_stop.power_up = "low";
// synopsys translate_on

endmodule
