{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575330020693 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575330020693 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 02 17:40:20 2019 " "Processing started: Mon Dec 02 17:40:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575330020693 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575330020693 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cafetera -c Cafetera " "Command: quartus_map --read_settings_files=on --write_settings_files=off Cafetera -c Cafetera" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575330020693 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575330021177 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575330021177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teclado.vhd 2 1 " "Found 2 design units, including 1 entities, in source file teclado.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Teclado-behavioral " "Found design unit 1: Teclado-behavioral" {  } { { "Teclado.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Teclado.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575330033778 ""} { "Info" "ISGN_ENTITY_NAME" "1 Teclado " "Found entity 1: Teclado" {  } { { "Teclado.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Teclado.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575330033778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575330033778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Digits-rtl " "Found design unit 1: Digits-rtl" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575330033778 ""} { "Info" "ISGN_ENTITY_NAME" "1 Digits " "Found entity 1: Digits" {  } { { "Digits.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Digits.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575330033778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575330033778 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" Cafetera.vhd(20) " "VHDL syntax error at Cafetera.vhd(20) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "Cafetera.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Cafetera.vhd" 20 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575330033793 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"component\";  expecting an identifier (\"component\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" Cafetera.vhd(31) " "VHDL syntax error at Cafetera.vhd(31) near text \"component\";  expecting an identifier (\"component\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "Cafetera.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Cafetera.vhd" 31 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575330033793 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"component\";  expecting \";\", or an identifier (\"component\" is a reserved keyword), or \"entity\" Cafetera.vhd(40) " "VHDL syntax error at Cafetera.vhd(40) near text \"component\";  expecting \";\", or an identifier (\"component\" is a reserved keyword), or \"entity\"" {  } { { "Cafetera.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Cafetera.vhd" 40 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575330033793 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"component\";  expecting \"end\", or \"begin\", or a declaration statement Cafetera.vhd(46) " "VHDL syntax error at Cafetera.vhd(46) near text \"component\";  expecting \"end\", or \"begin\", or a declaration statement" {  } { { "Cafetera.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Cafetera.vhd" 46 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575330033793 ""}
{ "Error" "EVRFX_VHDL_ERROR_MISMATCH_ON_LABEL" "Cafetera Cafetera.vhd(68) " "VHDL syntax error at Cafetera.vhd(68): name used in construct must match previously specified name \"Cafetera\"" {  } { { "Cafetera.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Cafetera.vhd" 68 0 0 } }  } 0 10396 "VHDL syntax error at %2!s!: name used in construct must match previously specified name \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575330033793 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "Cafetera Cafetera.vhd(6) " "Ignored construct Cafetera at Cafetera.vhd(6) due to previous errors" {  } { { "Cafetera.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/Cafetera.vhd" 6 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1575330033793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cafetera.vhd 0 0 " "Found 0 design units, including 0 entities, in source file cafetera.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575330033793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_bin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_to_bin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_to_bin-Behavioral " "Found design unit 1: bcd_to_bin-Behavioral" {  } { { "bcd_to_bin.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/bcd_to_bin.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575330033793 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_bin " "Found entity 1: bcd_to_bin" {  } { { "bcd_to_bin.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/bcd_to_bin.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575330033793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575330033793 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" memory_ram_controller.vhd(34) " "VHDL syntax error at memory_ram_controller.vhd(34) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "memory_ram_controller.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/memory_ram_controller.vhd" 34 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575330033825 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"end\", or \"begin\", or a declaration statement memory_ram_controller.vhd(45) " "VHDL syntax error at memory_ram_controller.vhd(45) near text \"port\";  expecting \"end\", or \"begin\", or a declaration statement" {  } { { "memory_ram_controller.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/memory_ram_controller.vhd" 45 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575330033825 ""}
{ "Error" "EVRFX_VHDL_ERROR_MISMATCH_ON_LABEL" "memory_ram_controller memory_ram_controller.vhd(85) " "VHDL syntax error at memory_ram_controller.vhd(85): name used in construct must match previously specified name \"memory_ram_controller\"" {  } { { "memory_ram_controller.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/memory_ram_controller.vhd" 85 0 0 } }  } 0 10396 "VHDL syntax error at %2!s!: name used in construct must match previously specified name \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575330033825 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "memory_ram_controller memory_ram_controller.vhd(6) " "Ignored construct memory_ram_controller at memory_ram_controller.vhd(6) due to previous errors" {  } { { "memory_ram_controller.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/memory_ram_controller.vhd" 6 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1575330033825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_ram_controller.vhd 0 0 " "Found 0 design units, including 0 entities, in source file memory_ram_controller.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575330033825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_port_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file single_port_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_port_ram-rtl " "Found design unit 1: single_port_ram-rtl" {  } { { "single_port_ram.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/single_port_ram.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575330033840 ""} { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram " "Found entity 1: single_port_ram" {  } { { "single_port_ram.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/single_port_ram.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575330033840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575330033840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_bin_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_to_bin_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_to_bin_test-Behavioral " "Found design unit 1: bcd_to_bin_test-Behavioral" {  } { { "bcd_to_bin_test.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/bcd_to_bin_test.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575330033840 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_bin_test " "Found entity 1: bcd_to_bin_test" {  } { { "bcd_to_bin_test.vhd" "" { Text "D:/Enrique/Documentos/GitHub/VLSI/Proyecto/bcd_to_bin_test.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575330033840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575330033840 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575330034012 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 02 17:40:34 2019 " "Processing ended: Mon Dec 02 17:40:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575330034012 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575330034012 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575330034012 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575330034012 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 12 s 1  " "Quartus Prime Full Compilation was unsuccessful. 12 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575330034622 ""}
