{"sha": "85b5ba1aa32991616b3abec0ca0fffb094980623", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ODViNWJhMWFhMzI5OTE2MTZiM2FiZWMwY2EwZmZmYjA5NDk4MDYyMw==", "commit": {"author": {"name": "Sandra Loosemore", "email": "sandra@codesourcery.com", "date": "2012-08-17T00:47:05Z"}, "committer": {"name": "Sandra Loosemore", "email": "sandra@gcc.gnu.org", "date": "2012-08-17T00:47:05Z"}, "message": "2012-08-16  Sandra Loosemore  <sandra@codesourcery.com>\n\n\tgcc/\n\t* config/mips/mips-dsp.md (mips_dpau_h_qbl, mips_dpau_h_qbr)\n\t(mips_dpsu_h_qbl, mips_dpsu_h_qbr, mips_dpaq_s_w_ph)\n\t(mips_dpsq_s_w_ph, mips_mulsaq_s_w_ph, mips_dpaq_sa_l_w)\n\t(mips_dpsq_sa_l_w, mips_maq_s_w_phl, mips_maq_s_w_phr)\n\t(mips_maq_sa_w_phl, mips_maq_sa_w_phr): Add accum_in attribute.\n\nFrom-SVN: r190464", "tree": {"sha": "959d83aa5f84fc50262f588f269b168d2612955f", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/959d83aa5f84fc50262f588f269b168d2612955f"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/85b5ba1aa32991616b3abec0ca0fffb094980623", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/85b5ba1aa32991616b3abec0ca0fffb094980623", "html_url": "https://github.com/Rust-GCC/gccrs/commit/85b5ba1aa32991616b3abec0ca0fffb094980623", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/85b5ba1aa32991616b3abec0ca0fffb094980623/comments", "author": {"login": "SandraLoosemore", "id": 104087111, "node_id": "U_kgDOBjQ-Rw", "avatar_url": "https://avatars.githubusercontent.com/u/104087111?v=4", "gravatar_id": "", "url": "https://api.github.com/users/SandraLoosemore", "html_url": "https://github.com/SandraLoosemore", "followers_url": "https://api.github.com/users/SandraLoosemore/followers", "following_url": "https://api.github.com/users/SandraLoosemore/following{/other_user}", "gists_url": "https://api.github.com/users/SandraLoosemore/gists{/gist_id}", "starred_url": "https://api.github.com/users/SandraLoosemore/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/SandraLoosemore/subscriptions", "organizations_url": "https://api.github.com/users/SandraLoosemore/orgs", "repos_url": "https://api.github.com/users/SandraLoosemore/repos", "events_url": "https://api.github.com/users/SandraLoosemore/events{/privacy}", "received_events_url": "https://api.github.com/users/SandraLoosemore/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "79cd6f1501b35eb2bb433110bde45a1a92b36962", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/79cd6f1501b35eb2bb433110bde45a1a92b36962", "html_url": "https://github.com/Rust-GCC/gccrs/commit/79cd6f1501b35eb2bb433110bde45a1a92b36962"}], "stats": {"total": 21, "additions": 21, "deletions": 0}, "files": [{"sha": "b215785eb1cb46d57bfe94fefd48c52031a4edc7", "filename": "gcc/ChangeLog", "status": "modified", "additions": 8, "deletions": 0, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/85b5ba1aa32991616b3abec0ca0fffb094980623/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/85b5ba1aa32991616b3abec0ca0fffb094980623/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=85b5ba1aa32991616b3abec0ca0fffb094980623", "patch": "@@ -1,3 +1,11 @@\n+2012-08-16  Sandra Loosemore  <sandra@codesourcery.com>\n+\n+\t* config/mips/mips-dsp.md (mips_dpau_h_qbl, mips_dpau_h_qbr)\n+\t(mips_dpsu_h_qbl, mips_dpsu_h_qbr, mips_dpaq_s_w_ph)\n+\t(mips_dpsq_s_w_ph, mips_mulsaq_s_w_ph, mips_dpaq_sa_l_w)\n+\t(mips_dpsq_sa_l_w, mips_maq_s_w_phl, mips_maq_s_w_phr)\n+\t(mips_maq_sa_w_phl, mips_maq_sa_w_phr): Add accum_in attribute.\n+\n 2012-08-16  Oleg Endo  <olegendo@gcc.gnu.org>\n \n \tPR target/54236"}, {"sha": "4d9bcd52e4474b18b3fa267f35ec3684219391d7", "filename": "gcc/config/mips/mips-dsp.md", "status": "modified", "additions": 13, "deletions": 0, "changes": 13, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/85b5ba1aa32991616b3abec0ca0fffb094980623/gcc%2Fconfig%2Fmips%2Fmips-dsp.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/85b5ba1aa32991616b3abec0ca0fffb094980623/gcc%2Fconfig%2Fmips%2Fmips-dsp.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmips%2Fmips-dsp.md?ref=85b5ba1aa32991616b3abec0ca0fffb094980623", "patch": "@@ -570,6 +570,7 @@\n   \"ISA_HAS_DSP && !TARGET_64BIT\"\n   \"dpau.h.qbl\\t%q0,%2,%3\"\n   [(set_attr \"type\"\t\"dspmac\")\n+   (set_attr \"accum_in\" \"1\")\n    (set_attr \"mode\"\t\"SI\")])\n \n (define_insn \"mips_dpau_h_qbr\"\n@@ -581,6 +582,7 @@\n   \"ISA_HAS_DSP && !TARGET_64BIT\"\n   \"dpau.h.qbr\\t%q0,%2,%3\"\n   [(set_attr \"type\"\t\"dspmac\")\n+   (set_attr \"accum_in\" \"1\")\n    (set_attr \"mode\"\t\"SI\")])\n \n ;; DPSU*\n@@ -593,6 +595,7 @@\n   \"ISA_HAS_DSP && !TARGET_64BIT\"\n   \"dpsu.h.qbl\\t%q0,%2,%3\"\n   [(set_attr \"type\"\t\"dspmac\")\n+   (set_attr \"accum_in\" \"1\")\n    (set_attr \"mode\"\t\"SI\")])\n \n (define_insn \"mips_dpsu_h_qbr\"\n@@ -604,6 +607,7 @@\n   \"ISA_HAS_DSP && !TARGET_64BIT\"\n   \"dpsu.h.qbr\\t%q0,%2,%3\"\n   [(set_attr \"type\"\t\"dspmac\")\n+   (set_attr \"accum_in\" \"1\")\n    (set_attr \"mode\"\t\"SI\")])\n \n ;; DPAQ*\n@@ -620,6 +624,7 @@\n   \"ISA_HAS_DSP && !TARGET_64BIT\"\n   \"dpaq_s.w.ph\\t%q0,%2,%3\"\n   [(set_attr \"type\"\t\"dspmac\")\n+   (set_attr \"accum_in\" \"1\")\n    (set_attr \"mode\"\t\"SI\")])\n \n ;; DPSQ*\n@@ -636,6 +641,7 @@\n   \"ISA_HAS_DSP && !TARGET_64BIT\"\n   \"dpsq_s.w.ph\\t%q0,%2,%3\"\n   [(set_attr \"type\"\t\"dspmac\")\n+   (set_attr \"accum_in\" \"1\")\n    (set_attr \"mode\"\t\"SI\")])\n \n ;; MULSAQ*\n@@ -652,6 +658,7 @@\n   \"ISA_HAS_DSP && !TARGET_64BIT\"\n   \"mulsaq_s.w.ph\\t%q0,%2,%3\"\n   [(set_attr \"type\"\t\"dspmac\")\n+   (set_attr \"accum_in\" \"1\")\n    (set_attr \"mode\"\t\"SI\")])\n \n ;; DPAQ*\n@@ -668,6 +675,7 @@\n   \"ISA_HAS_DSP && !TARGET_64BIT\"\n   \"dpaq_sa.l.w\\t%q0,%2,%3\"\n   [(set_attr \"type\"\t\"dspmacsat\")\n+   (set_attr \"accum_in\" \"1\")\n    (set_attr \"mode\"\t\"SI\")])\n \n ;; DPSQ*\n@@ -684,6 +692,7 @@\n   \"ISA_HAS_DSP && !TARGET_64BIT\"\n   \"dpsq_sa.l.w\\t%q0,%2,%3\"\n   [(set_attr \"type\"\t\"dspmacsat\")\n+   (set_attr \"accum_in\" \"1\")\n    (set_attr \"mode\"\t\"SI\")])\n \n ;; MAQ*\n@@ -700,6 +709,7 @@\n   \"ISA_HAS_DSP && !TARGET_64BIT\"\n   \"maq_s.w.phl\\t%q0,%2,%3\"\n   [(set_attr \"type\"\t\"dspmac\")\n+   (set_attr \"accum_in\" \"1\")\n    (set_attr \"mode\"\t\"SI\")])\n \n (define_insn \"mips_maq_s_w_phr\"\n@@ -715,6 +725,7 @@\n   \"ISA_HAS_DSP && !TARGET_64BIT\"\n   \"maq_s.w.phr\\t%q0,%2,%3\"\n   [(set_attr \"type\"\t\"dspmac\")\n+   (set_attr \"accum_in\" \"1\")\n    (set_attr \"mode\"\t\"SI\")])\n \n ;; MAQ_SA*\n@@ -731,6 +742,7 @@\n   \"ISA_HAS_DSP && !TARGET_64BIT\"\n   \"maq_sa.w.phl\\t%q0,%2,%3\"\n   [(set_attr \"type\"\t\"dspmacsat\")\n+   (set_attr \"accum_in\" \"1\")\n    (set_attr \"mode\"\t\"SI\")])\n \n (define_insn \"mips_maq_sa_w_phr\"\n@@ -746,6 +758,7 @@\n   \"ISA_HAS_DSP && !TARGET_64BIT\"\n   \"maq_sa.w.phr\\t%q0,%2,%3\"\n   [(set_attr \"type\"\t\"dspmacsat\")\n+   (set_attr \"accum_in\" \"1\")\n    (set_attr \"mode\"\t\"SI\")])\n \n ;; Table 2-4. MIPS DSP ASE Instructions: General Bit/Manipulation"}]}