$date
	Sun Oct 23 07:11:52 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#541912
b100 !
1"
#541914
b100 &
b100 %
1$
#541915
0"
#541918
b10 &
b10 %
#541922
b1 &
b1 %
1#
#541926
b0 &
0#
b0 %
0$
#1629237
b101 !
1"
#1629238
b101 &
b101 %
1$
#1629239
0"
#1629242
b10000 &
b10000 %
#1629246
b1000 &
b1000 %
#1629250
b100 &
b100 %
#1629254
b10 &
b10 %
#1629258
b1 &
b1 %
1#
#1629262
b0 &
0#
b0 %
0$
#2578972
b10010 !
1"
#2578974
b10010 &
b10010 %
1$
#2578975
0"
#2578978
b1001 &
b1001 %
#2578982
b11100 &
b11100 %
#2578986
b1110 &
b1110 %
#2578990
b111 &
b111 %
#2578994
b10110 &
b10110 %
#2578998
b1011 &
b1011 %
#2579002
b100010 &
b100010 %
#2579006
b10001 &
b10001 %
#2579010
b110100 &
b110100 %
#2579014
b11010 &
b11010 %
#2579018
b1101 &
b1101 %
#2579022
b101000 &
b101000 %
#2579026
b10100 &
b10100 %
#2579030
b1010 &
b1010 %
#2579034
b101 &
b101 %
#2579038
b10000 &
b10000 %
#2579042
b1000 &
b1000 %
#2579046
b100 &
b100 %
#2579050
b10 &
b10 %
#2579054
b1 &
1#
b1 %
#2579058
b0 &
b0 %
0#
0$
#4500012
