// Seed: 1938997164
module module_0 #(
    parameter id_18 = 32'd99,
    parameter id_2  = 32'd79
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    _id_18,
    id_19,
    id_20[id_2 : id_18],
    id_21
);
  inout wire id_21;
  output logic [7:0] id_20;
  output wire id_19;
  input wire _id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  inout tri0 id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire _id_2;
  input wire id_1;
  parameter id_22 = 1;
  assign id_12 = -1;
  logic id_23;
  assign id_12 = -1;
  reg id_24;
  initial #1 if (1) id_24 = -1;
  wire id_25;
  wire id_26;
  assign id_25 = id_18;
endmodule
program module_1 #(
    parameter id_5 = 32'd3
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5
);
  inout wire _id_5;
  inout wire id_4;
  inout wire id_3;
  inout supply1 id_2;
  input wire id_1;
  parameter id_6 = ^1;
  localparam id_7 = id_6, id_8 = id_1 & id_1 || -1, id_9 = ~1'd0;
  assign id_2 = -1;
  module_0 modCall_1 (
      id_3,
      id_8,
      id_6,
      id_1,
      id_4,
      id_6,
      id_2,
      id_3,
      id_4,
      id_4,
      id_4,
      id_6,
      id_4,
      id_4,
      id_3,
      id_3,
      id_4,
      id_9,
      id_4,
      id_7,
      id_6
  );
  wire id_10;
  bit [id_5 : -1] id_11, id_12;
  always id_11 <= id_7[1];
  wire id_13;
  ;
endprogram
