<profile>

<section name = "Vivado HLS Report for 'Merge'" level="0">
<item name = "Date">Fri Jul 31 10:05:15 2020
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">gray_filter</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 6.802, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1, 385441, 1, 385441, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_height">0, 385440, 3 ~ 803, -, -, 0 ~ 480, no</column>
<column name=" + loop_width">0, 800, 2, 1, 1, 0 ~ 800, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 95</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 49</column>
<column name="Register">-, -, 169, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_V_fu_291_p2">+, 0, 0, 32, 32, 1</column>
<column name="j_V_fu_302_p2">+, 0, 0, 32, 32, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 1, 1, 1</column>
<column name="exitcond5_i_fu_286_p2">icmp, 0, 0, 12, 32, 32</column>
<column name="exitcond_i_fu_297_p2">icmp, 0, 0, 12, 32, 32</column>
<column name="ap_block_state1">or, 0, 0, 1, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter1">or, 0, 0, 1, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">4, 5, 1, 5</column>
<column name="ap_done">3, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">3, 3, 1, 3</column>
<column name="dst_cols_V_blk_n">3, 2, 1, 2</column>
<column name="dst_cols_V_out_blk_n">3, 2, 1, 2</column>
<column name="dst_data_stream_0_V_blk_n">3, 2, 1, 2</column>
<column name="dst_data_stream_1_V_blk_n">3, 2, 1, 2</column>
<column name="dst_data_stream_2_V_blk_n">3, 2, 1, 2</column>
<column name="dst_rows_V_blk_n">3, 2, 1, 2</column>
<column name="dst_rows_V_out_blk_n">3, 2, 1, 2</column>
<column name="real_start">3, 2, 1, 2</column>
<column name="src0_data_stream_V_blk_n">3, 2, 1, 2</column>
<column name="src1_data_stream_V_blk_n">3, 2, 1, 2</column>
<column name="src2_data_stream_V_blk_n">3, 2, 1, 2</column>
<column name="t_V_2_reg_267">3, 2, 32, 64</column>
<column name="t_V_reg_256">3, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="cols_V_reg_313">32, 0, 32, 0</column>
<column name="exitcond_i_reg_327">1, 0, 1, 0</column>
<column name="i_V_reg_322">32, 0, 32, 0</column>
<column name="rows_V_reg_308">32, 0, 32, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="t_V_2_reg_267">32, 0, 32, 0</column>
<column name="t_V_reg_256">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Merge, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Merge, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Merge, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, Merge, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Merge, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Merge, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Merge, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Merge, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, Merge, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, Merge, return value</column>
<column name="src0_data_stream_V_dout">in, 8, ap_fifo, src0_data_stream_V, pointer</column>
<column name="src0_data_stream_V_empty_n">in, 1, ap_fifo, src0_data_stream_V, pointer</column>
<column name="src0_data_stream_V_read">out, 1, ap_fifo, src0_data_stream_V, pointer</column>
<column name="src1_data_stream_V_dout">in, 8, ap_fifo, src1_data_stream_V, pointer</column>
<column name="src1_data_stream_V_empty_n">in, 1, ap_fifo, src1_data_stream_V, pointer</column>
<column name="src1_data_stream_V_read">out, 1, ap_fifo, src1_data_stream_V, pointer</column>
<column name="src2_data_stream_V_dout">in, 8, ap_fifo, src2_data_stream_V, pointer</column>
<column name="src2_data_stream_V_empty_n">in, 1, ap_fifo, src2_data_stream_V, pointer</column>
<column name="src2_data_stream_V_read">out, 1, ap_fifo, src2_data_stream_V, pointer</column>
<column name="dst_rows_V_dout">in, 10, ap_fifo, dst_rows_V, pointer</column>
<column name="dst_rows_V_empty_n">in, 1, ap_fifo, dst_rows_V, pointer</column>
<column name="dst_rows_V_read">out, 1, ap_fifo, dst_rows_V, pointer</column>
<column name="dst_cols_V_dout">in, 11, ap_fifo, dst_cols_V, pointer</column>
<column name="dst_cols_V_empty_n">in, 1, ap_fifo, dst_cols_V, pointer</column>
<column name="dst_cols_V_read">out, 1, ap_fifo, dst_cols_V, pointer</column>
<column name="dst_data_stream_0_V_din">out, 8, ap_fifo, dst_data_stream_0_V, pointer</column>
<column name="dst_data_stream_0_V_full_n">in, 1, ap_fifo, dst_data_stream_0_V, pointer</column>
<column name="dst_data_stream_0_V_write">out, 1, ap_fifo, dst_data_stream_0_V, pointer</column>
<column name="dst_data_stream_1_V_din">out, 8, ap_fifo, dst_data_stream_1_V, pointer</column>
<column name="dst_data_stream_1_V_full_n">in, 1, ap_fifo, dst_data_stream_1_V, pointer</column>
<column name="dst_data_stream_1_V_write">out, 1, ap_fifo, dst_data_stream_1_V, pointer</column>
<column name="dst_data_stream_2_V_din">out, 8, ap_fifo, dst_data_stream_2_V, pointer</column>
<column name="dst_data_stream_2_V_full_n">in, 1, ap_fifo, dst_data_stream_2_V, pointer</column>
<column name="dst_data_stream_2_V_write">out, 1, ap_fifo, dst_data_stream_2_V, pointer</column>
<column name="dst_rows_V_out_din">out, 10, ap_fifo, dst_rows_V_out, pointer</column>
<column name="dst_rows_V_out_full_n">in, 1, ap_fifo, dst_rows_V_out, pointer</column>
<column name="dst_rows_V_out_write">out, 1, ap_fifo, dst_rows_V_out, pointer</column>
<column name="dst_cols_V_out_din">out, 11, ap_fifo, dst_cols_V_out, pointer</column>
<column name="dst_cols_V_out_full_n">in, 1, ap_fifo, dst_cols_V_out, pointer</column>
<column name="dst_cols_V_out_write">out, 1, ap_fifo, dst_cols_V_out, pointer</column>
</table>
</item>
</section>
</profile>
