v 20071022 1
P 100 700 400 700 1 0 0
{
T 300 750 5 8 1 1 0 6 1
pinnumber=7
T 300 650 5 8 0 1 0 8 1
pinseq=23
T 450 700 9 8 1 1 0 0 1
pinlabel=DR
T 450 700 5 8 0 1 0 2 1
pintype=pas
}
P 100 400 400 400 1 0 0
{
T 300 450 5 8 1 1 0 6 1
pinnumber=38
T 300 350 5 8 0 1 0 8 1
pinseq=24
T 450 400 9 8 1 1 0 0 1
pinlabel=AR
T 450 400 5 8 0 1 0 2 1
pintype=pas
}
P 2100 700 1800 700 1 0 0
{
T 1900 750 5 8 1 1 0 0 1
pinnumber=36
T 1900 650 5 8 0 1 0 2 1
pinseq=25
T 1750 700 9 8 1 1 0 6 1
pinlabel=VL
T 1750 700 5 8 0 1 0 8 1
pintype=pas
}
P 2100 400 1800 400 1 0 0
{
T 1900 450 5 8 1 1 0 0 1
pinnumber=37
T 1900 350 5 8 0 1 0 2 1
pinseq=26
T 1750 400 9 8 1 1 0 6 1
pinlabel=VT
T 1750 400 5 8 0 1 0 8 1
pintype=pas
}
B 400 100 1400 900 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 1800 1100 8 10 1 1 0 6 1
refdes=U?
T 400 1100 9 10 1 0 0 0 1
MND01-ref
T 400 1300 5 10 0 0 0 0 1
device=MND01
T 400 1500 5 10 0 0 0 0 1
footprint=QFP80
T 400 1700 5 10 0 0 0 0 1
author=jpd
T 400 1900 5 10 0 0 0 0 1
documentation=
T 400 2100 5 10 0 0 0 0 1
description=
T 400 2300 5 10 0 0 0 0 1
numslots=0
T 400 2500 5 10 0 0 0 0 1
dist-license=
T 400 2700 5 10 0 0 0 0 1
use-license=
