{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 31 21:18:53 2009 " "Info: Processing started: Mon Aug 31 21:18:53 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Ozy11 -c Ozy11 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ozy11 -c Ozy11 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "IFCLK " "Info: Assuming node \"IFCLK\" is an undefined clock" {  } { { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 127 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "IFCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "SLRD~reg0 " "Info: Detected ripple clock \"SLRD~reg0\" as buffer" {  } { { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 248 0 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLRD~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "IFCLK register Tx_read_clock memory Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|q_a\[14\] 105.24 MHz 9.502 ns Internal " "Info: Clock \"IFCLK\" has Internal fmax of 105.24 MHz between source register \"Tx_read_clock\" and destination memory \"Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|q_a\[14\]\" (period= 9.502 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.464 ns + Longest register memory " "Info: + Longest register to memory delay is 4.464 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Tx_read_clock 1 REG LCFF_X13_Y9_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y9_N5; Fanout = 3; REG Node = 'Tx_read_clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Tx_read_clock } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.746 ns) + CELL(0.206 ns) 0.952 ns Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|valid_rdreq 2 COMB LCCOMB_X12_Y9_N2 28 " "Info: 2: + IC(0.746 ns) + CELL(0.206 ns) = 0.952 ns; Loc. = LCCOMB_X12_Y9_N2; Fanout = 28; COMB Node = 'Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|valid_rdreq'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.952 ns" { Tx_read_clock Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|valid_rdreq } "NODE_NAME" } } { "db/dcfifo_60n1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/dcfifo_60n1.tdf" 88 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.750 ns) + CELL(0.762 ns) 4.464 ns Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|q_a\[14\] 3 MEM M4K_X27_Y10 1 " "Info: 3: + IC(2.750 ns) + CELL(0.762 ns) = 4.464 ns; Loc. = M4K_X27_Y10; Fanout = 1; MEM Node = 'Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|q_a\[14\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.512 ns" { Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|valid_rdreq Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[14] } "NODE_NAME" } } { "db/altsyncram_72f1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.968 ns ( 21.68 % ) " "Info: Total cell delay = 0.968 ns ( 21.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.496 ns ( 78.32 % ) " "Info: Total interconnect delay = 3.496 ns ( 78.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.464 ns" { Tx_read_clock Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|valid_rdreq Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[14] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.464 ns" { Tx_read_clock {} Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|valid_rdreq {} Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[14] {} } { 0.000ns 0.746ns 2.750ns } { 0.000ns 0.206ns 0.762ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.063 ns - Smallest " "Info: - Smallest clock skew is 0.063 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 2.895 ns + Shortest memory " "Info: + Shortest clock path from clock \"IFCLK\" to destination memory is 2.895 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns IFCLK 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'IFCLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 142 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 142; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.801 ns) + CELL(0.815 ns) 2.895 ns Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|q_a\[14\] 3 MEM M4K_X27_Y10 1 " "Info: 3: + IC(0.801 ns) + CELL(0.815 ns) = 2.895 ns; Loc. = M4K_X27_Y10; Fanout = 1; MEM Node = 'Tx_fifo:Tx_fifo\|dcfifo:dcfifo_component\|dcfifo_60n1:auto_generated\|altsyncram_rr61:fifo_ram\|altsyncram_72f1:altsyncram5\|q_a\[14\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.616 ns" { IFCLK~clkctrl Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[14] } "NODE_NAME" } } { "db/altsyncram_72f1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.955 ns ( 67.53 % ) " "Info: Total cell delay = 1.955 ns ( 67.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.940 ns ( 32.47 % ) " "Info: Total interconnect delay = 0.940 ns ( 32.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.895 ns" { IFCLK IFCLK~clkctrl Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[14] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.895 ns" { IFCLK {} IFCLK~combout {} IFCLK~clkctrl {} Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[14] {} } { 0.000ns 0.000ns 0.139ns 0.801ns } { 0.000ns 1.140ns 0.000ns 0.815ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK source 2.832 ns - Longest register " "Info: - Longest clock path from clock \"IFCLK\" to source register is 2.832 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns IFCLK 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'IFCLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 142 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 142; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.666 ns) 2.832 ns Tx_read_clock 3 REG LCFF_X13_Y9_N5 3 " "Info: 3: + IC(0.887 ns) + CELL(0.666 ns) = 2.832 ns; Loc. = LCFF_X13_Y9_N5; Fanout = 3; REG Node = 'Tx_read_clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { IFCLK~clkctrl Tx_read_clock } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.77 % ) " "Info: Total cell delay = 1.806 ns ( 63.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.026 ns ( 36.23 % ) " "Info: Total interconnect delay = 1.026 ns ( 36.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.832 ns" { IFCLK IFCLK~clkctrl Tx_read_clock } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.832 ns" { IFCLK {} IFCLK~combout {} IFCLK~clkctrl {} Tx_read_clock {} } { 0.000ns 0.000ns 0.139ns 0.887ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.895 ns" { IFCLK IFCLK~clkctrl Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[14] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.895 ns" { IFCLK {} IFCLK~combout {} IFCLK~clkctrl {} Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[14] {} } { 0.000ns 0.000ns 0.139ns 0.801ns } { 0.000ns 1.140ns 0.000ns 0.815ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.832 ns" { IFCLK IFCLK~clkctrl Tx_read_clock } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.832 ns" { IFCLK {} IFCLK~combout {} IFCLK~clkctrl {} Tx_read_clock {} } { 0.000ns 0.000ns 0.139ns 0.887ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 216 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_72f1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 216 -1 0 } } { "db/altsyncram_72f1.tdf" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/db/altsyncram_72f1.tdf" 39 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.464 ns" { Tx_read_clock Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|valid_rdreq Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[14] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.464 ns" { Tx_read_clock {} Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|valid_rdreq {} Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[14] {} } { 0.000ns 0.746ns 2.750ns } { 0.000ns 0.206ns 0.762ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.895 ns" { IFCLK IFCLK~clkctrl Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[14] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.895 ns" { IFCLK {} IFCLK~combout {} IFCLK~clkctrl {} Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_60n1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[14] {} } { 0.000ns 0.000ns 0.139ns 0.801ns } { 0.000ns 1.140ns 0.000ns 0.815ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.832 ns" { IFCLK IFCLK~clkctrl Tx_read_clock } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.832 ns" { IFCLK {} IFCLK~combout {} IFCLK~clkctrl {} Tx_read_clock {} } { 0.000ns 0.000ns 0.139ns 0.887ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "SLOE~reg0 FLAGA IFCLK 6.966 ns register " "Info: tsu for register \"SLOE~reg0\" (data pin = \"FLAGA\", clock pin = \"IFCLK\") is 6.966 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.830 ns + Longest pin register " "Info: + Longest pin to register delay is 9.830 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns FLAGA 1 PIN PIN_35 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_35; Fanout = 1; PIN Node = 'FLAGA'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLAGA } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 131 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.193 ns) + CELL(0.624 ns) 7.802 ns always0~0 2 COMB LCCOMB_X8_Y9_N4 4 " "Info: 2: + IC(6.193 ns) + CELL(0.624 ns) = 7.802 ns; Loc. = LCCOMB_X8_Y9_N4; Fanout = 4; COMB Node = 'always0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.817 ns" { FLAGA always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.694 ns) + CELL(0.366 ns) 8.862 ns SLOE~1 3 COMB LCCOMB_X9_Y9_N2 1 " "Info: 3: + IC(0.694 ns) + CELL(0.366 ns) = 8.862 ns; Loc. = LCCOMB_X9_Y9_N2; Fanout = 1; COMB Node = 'SLOE~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.060 ns" { always0~0 SLOE~1 } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.206 ns) 9.722 ns SLOE~2 4 COMB LCCOMB_X10_Y9_N0 1 " "Info: 4: + IC(0.654 ns) + CELL(0.206 ns) = 9.722 ns; Loc. = LCCOMB_X10_Y9_N0; Fanout = 1; COMB Node = 'SLOE~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.860 ns" { SLOE~1 SLOE~2 } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.830 ns SLOE~reg0 5 REG LCFF_X10_Y9_N1 2 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 9.830 ns; Loc. = LCFF_X10_Y9_N1; Fanout = 2; REG Node = 'SLOE~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { SLOE~2 SLOE~reg0 } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 248 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.289 ns ( 23.29 % ) " "Info: Total cell delay = 2.289 ns ( 23.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.541 ns ( 76.71 % ) " "Info: Total interconnect delay = 7.541 ns ( 76.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.830 ns" { FLAGA always0~0 SLOE~1 SLOE~2 SLOE~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.830 ns" { FLAGA {} FLAGA~combout {} always0~0 {} SLOE~1 {} SLOE~2 {} SLOE~reg0 {} } { 0.000ns 0.000ns 6.193ns 0.694ns 0.654ns 0.000ns } { 0.000ns 0.985ns 0.624ns 0.366ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 248 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 2.824 ns - Shortest register " "Info: - Shortest clock path from clock \"IFCLK\" to destination register is 2.824 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns IFCLK 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'IFCLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 142 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 142; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.666 ns) 2.824 ns SLOE~reg0 3 REG LCFF_X10_Y9_N1 2 " "Info: 3: + IC(0.879 ns) + CELL(0.666 ns) = 2.824 ns; Loc. = LCFF_X10_Y9_N1; Fanout = 2; REG Node = 'SLOE~reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { IFCLK~clkctrl SLOE~reg0 } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 248 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.95 % ) " "Info: Total cell delay = 1.806 ns ( 63.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.018 ns ( 36.05 % ) " "Info: Total interconnect delay = 1.018 ns ( 36.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.824 ns" { IFCLK IFCLK~clkctrl SLOE~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.824 ns" { IFCLK {} IFCLK~combout {} IFCLK~clkctrl {} SLOE~reg0 {} } { 0.000ns 0.000ns 0.139ns 0.879ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.830 ns" { FLAGA always0~0 SLOE~1 SLOE~2 SLOE~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.830 ns" { FLAGA {} FLAGA~combout {} always0~0 {} SLOE~1 {} SLOE~2 {} SLOE~reg0 {} } { 0.000ns 0.000ns 6.193ns 0.694ns 0.654ns 0.000ns } { 0.000ns 0.985ns 0.624ns 0.366ns 0.206ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.824 ns" { IFCLK IFCLK~clkctrl SLOE~reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.824 ns" { IFCLK {} IFCLK~combout {} IFCLK~clkctrl {} SLOE~reg0 {} } { 0.000ns 0.000ns 0.139ns 0.879ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "IFCLK FX2_FD\[12\] SLEN 9.970 ns register " "Info: tco from clock \"IFCLK\" to destination pin \"FX2_FD\[12\]\" through register \"SLEN\" is 9.970 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK source 2.821 ns + Longest register " "Info: + Longest clock path from clock \"IFCLK\" to source register is 2.821 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns IFCLK 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'IFCLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 142 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 142; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.876 ns) + CELL(0.666 ns) 2.821 ns SLEN 3 REG LCFF_X7_Y9_N23 17 " "Info: 3: + IC(0.876 ns) + CELL(0.666 ns) = 2.821 ns; Loc. = LCFF_X7_Y9_N23; Fanout = 17; REG Node = 'SLEN'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { IFCLK~clkctrl SLEN } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 237 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 64.02 % ) " "Info: Total cell delay = 1.806 ns ( 64.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.015 ns ( 35.98 % ) " "Info: Total interconnect delay = 1.015 ns ( 35.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.821 ns" { IFCLK IFCLK~clkctrl SLEN } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.821 ns" { IFCLK {} IFCLK~combout {} IFCLK~clkctrl {} SLEN {} } { 0.000ns 0.000ns 0.139ns 0.876ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 237 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.845 ns + Longest register pin " "Info: + Longest register to pin delay is 6.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SLEN 1 REG LCFF_X7_Y9_N23 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y9_N23; Fanout = 17; REG Node = 'SLEN'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SLEN } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 237 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.487 ns) + CELL(3.358 ns) 6.845 ns FX2_FD\[12\] 2 PIN PIN_89 0 " "Info: 2: + IC(3.487 ns) + CELL(3.358 ns) = 6.845 ns; Loc. = PIN_89; Fanout = 0; PIN Node = 'FX2_FD\[12\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.845 ns" { SLEN FX2_FD[12] } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.358 ns ( 49.06 % ) " "Info: Total cell delay = 3.358 ns ( 49.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.487 ns ( 50.94 % ) " "Info: Total interconnect delay = 3.487 ns ( 50.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.845 ns" { SLEN FX2_FD[12] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.845 ns" { SLEN {} FX2_FD[12] {} } { 0.000ns 3.487ns } { 0.000ns 3.358ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.821 ns" { IFCLK IFCLK~clkctrl SLEN } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.821 ns" { IFCLK {} IFCLK~combout {} IFCLK~clkctrl {} SLEN {} } { 0.000ns 0.000ns 0.139ns 0.876ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.845 ns" { SLEN FX2_FD[12] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.845 ns" { SLEN {} FX2_FD[12] {} } { 0.000ns 3.487ns } { 0.000ns 3.358ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "FX2_PE3 TMS 9.355 ns Longest " "Info: Longest tpd from source pin \"FX2_PE3\" to destination pin \"TMS\" is 9.355 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns FX2_PE3 1 PIN PIN_5 1 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_5; Fanout = 1; PIN Node = 'FX2_PE3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FX2_PE3 } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.234 ns) + CELL(3.116 ns) 9.355 ns TMS 2 PIN PIN_6 0 " "Info: 2: + IC(5.234 ns) + CELL(3.116 ns) = 9.355 ns; Loc. = PIN_6; Fanout = 0; PIN Node = 'TMS'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.350 ns" { FX2_PE3 TMS } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.121 ns ( 44.05 % ) " "Info: Total cell delay = 4.121 ns ( 44.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.234 ns ( 55.95 % ) " "Info: Total interconnect delay = 5.234 ns ( 55.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.355 ns" { FX2_PE3 TMS } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.355 ns" { FX2_PE3 {} FX2_PE3~combout {} TMS {} } { 0.000ns 0.000ns 5.234ns } { 0.000ns 1.005ns 3.116ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Tx_read_clock FLAGC IFCLK -5.412 ns register " "Info: th for register \"Tx_read_clock\" (data pin = \"FLAGC\", clock pin = \"IFCLK\") is -5.412 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IFCLK destination 2.832 ns + Longest register " "Info: + Longest clock path from clock \"IFCLK\" to destination register is 2.832 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns IFCLK 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'IFCLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IFCLK } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns IFCLK~clkctrl 2 COMB CLKCTRL_G2 142 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 142; COMB Node = 'IFCLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { IFCLK IFCLK~clkctrl } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.666 ns) 2.832 ns Tx_read_clock 3 REG LCFF_X13_Y9_N5 3 " "Info: 3: + IC(0.887 ns) + CELL(0.666 ns) = 2.832 ns; Loc. = LCFF_X13_Y9_N5; Fanout = 3; REG Node = 'Tx_read_clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { IFCLK~clkctrl Tx_read_clock } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.77 % ) " "Info: Total cell delay = 1.806 ns ( 63.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.026 ns ( 36.23 % ) " "Info: Total interconnect delay = 1.026 ns ( 36.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.832 ns" { IFCLK IFCLK~clkctrl Tx_read_clock } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.832 ns" { IFCLK {} IFCLK~combout {} IFCLK~clkctrl {} Tx_read_clock {} } { 0.000ns 0.000ns 0.139ns 0.887ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 216 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.550 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.550 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns FLAGC 1 PIN PIN_33 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_33; Fanout = 1; PIN Node = 'FLAGC'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLAGC } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.228 ns) + CELL(0.650 ns) 7.863 ns Mux0~1 2 COMB LCCOMB_X13_Y9_N10 2 " "Info: 2: + IC(6.228 ns) + CELL(0.650 ns) = 7.863 ns; Loc. = LCCOMB_X13_Y9_N10; Fanout = 2; COMB Node = 'Mux0~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.878 ns" { FLAGC Mux0~1 } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 251 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 8.442 ns Tx_read_clock~3 3 COMB LCCOMB_X13_Y9_N4 1 " "Info: 3: + IC(0.373 ns) + CELL(0.206 ns) = 8.442 ns; Loc. = LCCOMB_X13_Y9_N4; Fanout = 1; COMB Node = 'Tx_read_clock~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { Mux0~1 Tx_read_clock~3 } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.550 ns Tx_read_clock 4 REG LCFF_X13_Y9_N5 3 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 8.550 ns; Loc. = LCFF_X13_Y9_N5; Fanout = 3; REG Node = 'Tx_read_clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Tx_read_clock~3 Tx_read_clock } "NODE_NAME" } } { "Ozy11.v" "" { Text "C:/HPSDR/trunk/OzyII/Verilog Code/Test Code/Ozy11.v" 216 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.949 ns ( 22.80 % ) " "Info: Total cell delay = 1.949 ns ( 22.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.601 ns ( 77.20 % ) " "Info: Total interconnect delay = 6.601 ns ( 77.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.550 ns" { FLAGC Mux0~1 Tx_read_clock~3 Tx_read_clock } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.550 ns" { FLAGC {} FLAGC~combout {} Mux0~1 {} Tx_read_clock~3 {} Tx_read_clock {} } { 0.000ns 0.000ns 6.228ns 0.373ns 0.000ns } { 0.000ns 0.985ns 0.650ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.832 ns" { IFCLK IFCLK~clkctrl Tx_read_clock } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.832 ns" { IFCLK {} IFCLK~combout {} IFCLK~clkctrl {} Tx_read_clock {} } { 0.000ns 0.000ns 0.139ns 0.887ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.550 ns" { FLAGC Mux0~1 Tx_read_clock~3 Tx_read_clock } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.550 ns" { FLAGC {} FLAGC~combout {} Mux0~1 {} Tx_read_clock~3 {} Tx_read_clock {} } { 0.000ns 0.000ns 6.228ns 0.373ns 0.000ns } { 0.000ns 0.985ns 0.650ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "135 " "Info: Peak virtual memory: 135 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 31 21:18:54 2009 " "Info: Processing ended: Mon Aug 31 21:18:54 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
