Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dmem_manager_tb_behav xil_defaultlib.dmem_manager_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'stage_A_scb_in' [C:/VivadoProjects/Thesis/DyMEM_v2_optimized_tb/DyMEM_v1.srcs/sources_1/new/benes.v:88]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'stage_A_scb_out' [C:/VivadoProjects/Thesis/DyMEM_v2_optimized_tb/DyMEM_v1.srcs/sources_1/new/benes.v:95]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'WEA' [C:/VivadoProjects/Thesis/DyMEM_v2_optimized_tb/DyMEM_v1.srcs/sources_1/new/heap_memory.v:461]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'WEB' [C:/VivadoProjects/Thesis/DyMEM_v2_optimized_tb/DyMEM_v1.srcs/sources_1/new/heap_memory.v:462]
WARNING: [VRFC 10-1220] part-select has a negative or zero size [C:/VivadoProjects/Thesis/DyMEM_v2_optimized_tb/DyMEM_v1.srcs/sources_1/new/butt_stage.v:91]
WARNING: [VRFC 10-3705] select index 7 into 'i_pl_addr_valid' is out of bounds [C:/VivadoProjects/Thesis/DyMEM_v2_optimized_tb/DyMEM_v1.srcs/sim_1/new/dmem_manager_tb.sv:339]
WARNING: [VRFC 10-3705] select index 7 into 'i_pl_we' is out of bounds [C:/VivadoProjects/Thesis/DyMEM_v2_optimized_tb/DyMEM_v1.srcs/sim_1/new/dmem_manager_tb.sv:340]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.skids(DATA_W=1)
Compiling module xil_defaultlib.skids(DATA_W=17)
Compiling module xil_defaultlib.skids(DATA_W=8)
Compiling module xil_defaultlib.skids_top(TRANSLATORS=4,ADDR_W=1...
Compiling module xil_defaultlib.butt_node(ADDR_W=5,DATA_W=5)
Compiling module xil_defaultlib.butt_stage(TEST_EN=1,NODES=16,AD...
Compiling module xil_defaultlib.butt_node(STAGE_NUM=1,ADDR_W=4,D...
Compiling module xil_defaultlib.butt_stage(TEST_EN=1,STAGE_NUM=1...
Compiling module xil_defaultlib.butt_node(STAGE_NUM=2,ADDR_W=3,D...
Compiling module xil_defaultlib.butt_stage(TEST_EN=1,STAGE_NUM=2...
Compiling module xil_defaultlib.butt_node(STAGE_NUM=3,ADDR_W=2,D...
Compiling module xil_defaultlib.butt_stage(TEST_EN=1,STAGE_NUM=3...
Compiling module xil_defaultlib.butt_node(STAGE_NUM=4,ADDR_W=1,D...
Compiling module xil_defaultlib.butt_stage(TEST_EN=1,STAGE_NUM=4...
Compiling module xil_defaultlib.reverse_butterfly(TEST_EN=1,NODE...
Compiling module xil_defaultlib.vmap_gen(TEST_EN=1,HEAP_W=5)
Compiling module xil_defaultlib.dest_gen(HEAP_W=5)
Compiling module xil_defaultlib.manager(TEST_EN=1,TRANSLATORS=4,...
Compiling module xil_defaultlib.access_port(DATA_W=8,OFFSET=11,M...
Compiling module xil_defaultlib.access_port(DATA_W=8,OFFSET=11,M...
Compiling module xil_defaultlib.trans_port(DATA_W=8,OFFSET=11,ME...
Compiling module xil_defaultlib.translator(BENES_PORTS=8,NODES=4...
Compiling module xil_defaultlib.node_init(INPUTS=4,BUDDY_NUM=1,A...
Compiling module xil_defaultlib.collision_monitor(BUDDY_NUM=1,IN...
Compiling module xil_defaultlib.chain_monitor(NODES=2,ASSOC_W=1,...
Compiling module xil_defaultlib.assoc_comparator(NODES=2,ASSOC_W...
Compiling module xil_defaultlib.assoc_manager(INPUTS=4,NODES=2,A...
Compiling module xil_defaultlib.benes_node_A(INPUTS=4,SUB_NODES=...
Compiling module xil_defaultlib.benes_block_A(TEST_EN=1,INPUTS=8...
Compiling module xil_defaultlib.benes_stage_A(TEST_EN=1,INPUTS=8...
Compiling module xil_defaultlib.benes_stage_A_top(TEST_EN=1,INPU...
Compiling module xil_defaultlib.benes_node_B(NODES=16,ADDR_W=5)
Compiling module xil_defaultlib.benes_stage_B(TEST_EN=1,NODES=16...
Compiling module xil_defaultlib.benes_node_B(NODES=16,ADDR_W=5,S...
Compiling module xil_defaultlib.benes_stage_B(NODES=16,ADDR_W=5,...
Compiling module xil_defaultlib.benes_node_B(NODES=16,ADDR_W=5,S...
Compiling module xil_defaultlib.benes_stage_B(NODES=16,ADDR_W=5,...
Compiling module xil_defaultlib.benes_node_B(NODES=16,ADDR_W=5,S...
Compiling module xil_defaultlib.benes_stage_B(NODES=16,ADDR_W=5,...
Compiling module xil_defaultlib.benes_node_B(NODES=16,ADDR_W=5,S...
Compiling module xil_defaultlib.benes_stage_B(NODES=16,ADDR_W=5,...
Compiling module xil_defaultlib.benes_stage_B_top(TEST_EN=1,NODE...
Compiling module xil_defaultlib.benes(TEST_EN=1,TRANSLATORS=8,NO...
Compiling module xil_defaultlib.switch_node(DATA_W=20)
Compiling module xil_defaultlib.switch_stage_A_down(DATA_W=20,IN...
Compiling module xil_defaultlib.switch_A_down(DATA_W=20,INPUTS=8...
Compiling module xil_defaultlib.switch_stage_B_down(NODES=16,DAT...
Compiling module xil_defaultlib.switch_stage_B_down(NODES=16,DAT...
Compiling module xil_defaultlib.switch_stage_B_down(NODES=16,DAT...
Compiling module xil_defaultlib.switch_stage_B_down(NODES=16,DAT...
Compiling module xil_defaultlib.switch_stage_B_down(NODES=16,DAT...
Compiling module xil_defaultlib.switch_B_down(DATA_W=20,NODES=16...
Compiling module xil_defaultlib.switch_down(DATA_W=20,INPUTS=8,N...
Compiling module xil_defaultlib.switch_node(DATA_W=8)
Compiling module xil_defaultlib.switch_stage_A_up(DATA_W=8,INPUT...
Compiling module xil_defaultlib.switch_A_up(DATA_W=8,INPUTS=8,NO...
Compiling module xil_defaultlib.switch_stage_B_up(NODES=16,DATA_...
Compiling module xil_defaultlib.switch_stage_B_up(NODES=16,DATA_...
Compiling module xil_defaultlib.switch_stage_B_up(NODES=16,DATA_...
Compiling module xil_defaultlib.switch_stage_B_up(NODES=16,DATA_...
Compiling module xil_defaultlib.switch_stage_B_up(NODES=16,DATA_...
Compiling module xil_defaultlib.switch_B_up(DATA_W=8,OUTPUTS=8,N...
Compiling module xil_defaultlib.switch_up(DATA_W=8,OUTPUTS=8,NOD...
Compiling module xil_defaultlib.switch_top(TRANSLATORS=8,DATA_D=...
Compiling module xil_defaultlib.mapper(TEST_EN=1,BENES_PORTS=8,T...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(READ_WIDTH_A=9,READ_WID...
Compiling module unimacro_ver.BRAM_TDP_MACRO(DEVICE="7SERIES",...
Compiling module xil_defaultlib.heap_memory(MEM_CTRL=12)
Compiling module xil_defaultlib.dmem_manager(TEST_EN=1,MEM_PORTS...
Compiling module xil_defaultlib.dmem_manager_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dmem_manager_tb_behav
