# started on Tue Jan 14 22:46:20 2025

1800.04	msec	task-clock:u	1800041048	100.00	1.000	CPUs utilized
0		context-switches:u	1800041048	100.00	0.000	/sec
0		cpu-migrations:u	1800041048	100.00	0.000	/sec
33		page-faults:u	1800041048	100.00	18.333	/sec
4312496411		cycles:u	895947233	49.00	2.396	GHz
6476782177		instructions:u	899972563	49.00	1.50	insn per cycle
2174188155		branches:u	903961233	50.00	1.208	G/sec
4603		branch-misses:u	904327460	50.00	0.00	of all branches
77483		L1-dcache-loads:u	904279239	50.00	43.045	K/sec
3921		L1-dcache-load-misses:u	904263630	50.00	5.06	of all L1-dcache accesses
8480		LLC-loads:u	904259734	50.00	4.711	K/sec
2002		LLC-load-misses:u	772128946	42.00	23.61	of all LL-cache accesses
4285312343		L1-icache-loads:u	768091891	42.00	2.381	G/sec
7		L1-icache-load-misses:u	767795092	42.00	0.00	of all L1-icache accesses
0		dTLB-loads:u	767776066	42.00	0.000	/sec
0		dTLB-load-misses:u	767789181	42.00		
4276248433		iTLB-loads:u	767795236	42.00	2.376	G/sec
2		iTLB-load-misses:u	767806017	42.00	0.00	of all iTLB cache accesses
<not supported>		L1-dcache-prefetches:u	0	100.00		
<not supported>		L1-dcache-prefetch-misses:u	0	100.00		
