Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Jun 17 16:17:58 2024
| Host         : NP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file final_top_control_sets_placed.rpt
| Design       : final_top
| Device       : xc7k160t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   108 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             119 |           58 |
| No           | No                    | Yes                    |              23 |            8 |
| No           | Yes                   | No                     |              22 |            7 |
| Yes          | No                    | No                     |              22 |           11 |
| Yes          | No                    | Yes                    |              10 |            3 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+-------------------------------+-----------------------------+------------------+----------------+--------------+
|     Clock Signal    |         Enable Signal         |       Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------+-------------------------------+-----------------------------+------------------+----------------+--------------+
|  sys_clk_IBUF_BUFG  | PS2_inst/temp_data[4]_i_1_n_0 |                             |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG  | PS2_inst/temp_data[6]_i_1_n_0 |                             |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG  | PS2_inst/temp_data[1]_i_1_n_0 |                             |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG  | PS2_inst/temp_data[7]_i_1_n_0 |                             |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG  | PS2_inst/temp_data[0]_i_1_n_0 |                             |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG  | PS2_inst/temp_data[5]_i_1_n_0 |                             |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG  | PS2_inst/temp_data[2]_i_1_n_0 |                             |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG  | PS2_inst/temp_data[3]_i_1_n_0 |                             |                1 |              1 |         1.00 |
|  clkdiv_inst/out[2] |                               |                             |                1 |              4 |         4.00 |
|  sys_clk_IBUF_BUFG  | PS2_inst/p_0_in__0            |                             |                1 |              4 |         4.00 |
|  clkdiv_inst/out[1] |                               |                             |                2 |              6 |         3.00 |
|  counter_BUFG[1]    |                               | vga_inst/h_count[9]_i_1_n_0 |                2 |             10 |         5.00 |
|  counter_BUFG[1]    | vga_inst/v_count              | sys_rst_IBUF                |                3 |             10 |         3.33 |
|  sys_clk_IBUF_BUFG  |                               |                             |                3 |             10 |         3.33 |
|  sys_clk_IBUF_BUFG  | PS2_inst/data[9]_i_1_n_0      |                             |                2 |             10 |         5.00 |
|  sys_clk_IBUF_BUFG  |                               | sys_rst_IBUF                |                3 |             11 |         3.67 |
|  counter_BUFG[1]    |                               | sys_rst_IBUF                |                5 |             12 |         2.40 |
|  counter_BUFG[1]    |                               | vga_inst/read_pixel         |                5 |             12 |         2.40 |
|  counter_BUFG[1]    |                               |                             |               27 |             47 |         1.74 |
| ~counter_BUFG[1]    |                               |                             |               25 |             52 |         2.08 |
+---------------------+-------------------------------+-----------------------------+------------------+----------------+--------------+


