// Seed: 419600997
module module_0 (
    input wor id_0,
    input wire id_1,
    output supply0 id_2
);
  supply0 id_4 = 1 | 1'h0;
  module_2 modCall_1 ();
endmodule
module module_1 (
    output supply1 id_0,
    output wand id_1,
    input tri1 id_2,
    input wor id_3
);
  assign id_1 = ~id_3 - id_3;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0
  );
  assign id_1 = id_3;
  wire id_5;
  wire id_6;
  wire id_7;
  wire id_8;
  not primCall (id_0, id_2);
endmodule
module module_2;
  uwire id_2;
  assign id_1 = id_2;
endmodule
