{'out': {'CDeps': [[[], [], ['load']], [[], [], ['load']]],
         'CLines': [[None, None, '12:C'], [None, None, '12:C']],
         'Clocked': True,
         'DDeps': [['data', 'amount', 'data', 'amount'], ['data']],
         'DLines': ['15:D', '13:D'],
         'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f408457d6d0>,
                         <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f408450e290>]}}
