Analysis & Synthesis report for designtemplate
Thu May 02 10:47:25 2013
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Source assignments for INT_CLK_GEN:INT_CLK_GEN_1|lpm_add_sub:Add0|addcore:adder[2]
  9. Source assignments for INT_CLK_GEN:INT_CLK_GEN_1|lpm_add_sub:Add0|addcore:adder[1]
 10. Source assignments for INT_CLK_GEN:INT_CLK_GEN_1|lpm_add_sub:Add0|addcore:adder[0]
 11. Parameter Settings for User Entity Instance: BCD7SEG:BCD7SEG_1|lpm_mux0:inst|lpm_mux:lpm_mux_component
 12. Parameter Settings for User Entity Instance: BCD7SEG:BCD7SEG_1|lpm_mux0:inst4|lpm_mux:lpm_mux_component
 13. Parameter Settings for User Entity Instance: BCD7SEG:BCD7SEG_1|lpm_mux0:inst9|lpm_mux:lpm_mux_component
 14. Parameter Settings for User Entity Instance: BCD7SEG:BCD7SEG_1|lpm_mux0:inst14|lpm_mux:lpm_mux_component
 15. Parameter Settings for User Entity Instance: BCD7SEG:BCD7SEG_1|lpm_mux0:inst19|lpm_mux:lpm_mux_component
 16. Parameter Settings for User Entity Instance: BCD7SEG:BCD7SEG_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component
 17. Parameter Settings for User Entity Instance: BCD7SEG:BCD7SEG_1|lpm_mux0:inst25|lpm_mux:lpm_mux_component
 18. Parameter Settings for Inferred Entity Instance: INT_CLK_GEN:INT_CLK_GEN_1|lpm_add_sub:Add0
 19. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                ;
+-----------------------------+-----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Thu May 02 10:47:25 2013         ;
; Quartus II 64-Bit Version   ; 9.1 Build 350 03/24/2010 SP 2 SJ Full Version ;
; Revision Name               ; designtemplate                                ;
; Top-level Entity Name       ; designtemplate                                ;
; Family                      ; MAX7000S                                      ;
; Total macrocells            ; 38                                            ;
; Total pins                  ; 8                                             ;
+-----------------------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+----------------------------------------------------------------------------+----------------+----------------+
; Option                                                                     ; Setting        ; Default Value  ;
+----------------------------------------------------------------------------+----------------+----------------+
; Device                                                                     ; EPM7128SLC84-7 ;                ;
; Top-level entity name                                                      ; designtemplate ; designtemplate ;
; Family name                                                                ; MAX7000S       ; Stratix        ;
; Use smart compilation                                                      ; Off            ; Off            ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On             ; On             ;
; Enable compact report table                                                ; Off            ; Off            ;
; Create Debugging Nodes for IP Cores                                        ; Off            ; Off            ;
; Preserve fewer node names                                                  ; On             ; On             ;
; Disable OpenCore Plus hardware evaluation                                  ; Off            ; Off            ;
; Verilog Version                                                            ; Verilog_2001   ; Verilog_2001   ;
; VHDL Version                                                               ; VHDL_1993      ; VHDL_1993      ;
; State Machine Processing                                                   ; Auto           ; Auto           ;
; Safe State Machine                                                         ; Off            ; Off            ;
; Extract Verilog State Machines                                             ; On             ; On             ;
; Extract VHDL State Machines                                                ; On             ; On             ;
; Ignore Verilog initial constructs                                          ; Off            ; Off            ;
; Iteration limit for constant Verilog loops                                 ; 5000           ; 5000           ;
; Iteration limit for non-constant Verilog loops                             ; 250            ; 250            ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On             ; On             ;
; Parallel Synthesis                                                         ; On             ; On             ;
; NOT Gate Push-Back                                                         ; On             ; On             ;
; Power-Up Don't Care                                                        ; On             ; On             ;
; Remove Duplicate Registers                                                 ; On             ; On             ;
; Ignore CARRY Buffers                                                       ; Off            ; Off            ;
; Ignore CASCADE Buffers                                                     ; Off            ; Off            ;
; Ignore GLOBAL Buffers                                                      ; Off            ; Off            ;
; Ignore ROW GLOBAL Buffers                                                  ; Off            ; Off            ;
; Ignore LCELL Buffers                                                       ; Auto           ; Auto           ;
; Ignore SOFT Buffers                                                        ; Off            ; Off            ;
; Limit AHDL Integers to 32 Bits                                             ; Off            ; Off            ;
; Optimization Technique                                                     ; Speed          ; Speed          ;
; Allow XOR Gate Usage                                                       ; On             ; On             ;
; Auto Logic Cell Insertion                                                  ; On             ; On             ;
; Parallel Expander Chain Length                                             ; 4              ; 4              ;
; Auto Parallel Expanders                                                    ; On             ; On             ;
; Auto Open-Drain Pins                                                       ; On             ; On             ;
; Auto Resource Sharing                                                      ; Off            ; Off            ;
; Maximum Fan-in Per Macrocell                                               ; 100            ; 100            ;
; Use LogicLock Constraints during Resource Balancing                        ; On             ; On             ;
; Ignore translate_off and synthesis_off directives                          ; Off            ; Off            ;
; Show Parameter Settings Tables in Synthesis Report                         ; On             ; On             ;
; HDL message level                                                          ; Level2         ; Level2         ;
; Suppress Register Optimization Related Messages                            ; Off            ; Off            ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000           ; 5000           ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100            ; 100            ;
; Block Design Naming                                                        ; Auto           ; Auto           ;
; Synthesis Effort                                                           ; Auto           ; Auto           ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On             ; On             ;
; Analysis & Synthesis Message Level                                         ; Medium         ; Medium         ;
; Disable Register Merging Across Hierarchies                                ; Auto           ; Auto           ;
+----------------------------------------------------------------------------+----------------+----------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                 ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                 ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------+
; BCD7SEG.bdf                      ; yes             ; User Block Diagram/Schematic File  ; Z:/ENGN3050/tutorial3/BCD7SEG.bdf                            ;
; INT_CLK_GEN.vhd                  ; yes             ; User VHDL File                     ; Z:/ENGN3050/tutorial3/INT_CLK_GEN.vhd                        ;
; designtemplate.bdf               ; yes             ; User Block Diagram/Schematic File  ; Z:/ENGN3050/tutorial3/designtemplate.bdf                     ;
; lpm_mux0.vhd                     ; yes             ; Auto-Found Wizard-Generated File   ; Z:/ENGN3050/tutorial3/lpm_mux0.vhd                           ;
; lpm_mux.tdf                      ; yes             ; Megafunction                       ; c:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf     ;
; altshift.tdf                     ; yes             ; Megafunction                       ; c:/altera/91/quartus/libraries/megafunctions/altshift.tdf    ;
; muxlut.tdf                       ; yes             ; Megafunction                       ; c:/altera/91/quartus/libraries/megafunctions/muxlut.tdf      ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                       ; c:/altera/91/quartus/libraries/megafunctions/lpm_add_sub.tdf ;
; addcore.tdf                      ; yes             ; Megafunction                       ; c:/altera/91/quartus/libraries/megafunctions/addcore.tdf     ;
; a_csnbuffer.tdf                  ; yes             ; Megafunction                       ; c:/altera/91/quartus/libraries/megafunctions/a_csnbuffer.tdf ;
; look_add.tdf                     ; yes             ; Megafunction                       ; c:/altera/91/quartus/libraries/megafunctions/look_add.tdf    ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------+


+-----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                     ;
+----------------------+------------------------------------------+
; Resource             ; Usage                                    ;
+----------------------+------------------------------------------+
; Logic cells          ; 38                                       ;
; Total registers      ; 29                                       ;
; I/O pins             ; 8                                        ;
; Maximum fan-out node ; INT_CLK_GEN:INT_CLK_GEN_1|CLK_1HZ_CNT[0] ;
; Maximum fan-out      ; 27                                       ;
; Total fan-out        ; 581                                      ;
; Average fan-out      ; 12.63                                    ;
+----------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                            ;
+---------------------------------------+------------+------+-----------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node            ; Macrocells ; Pins ; Full Hierarchy Name                                                                                 ; Library Name ;
+---------------------------------------+------------+------+-----------------------------------------------------------------------------------------------------+--------------+
; |designtemplate                       ; 38         ; 8    ; |designtemplate                                                                                     ; work         ;
;    |BCD7SEG:BCD7SEG_1|                ; 7          ; 0    ; |designtemplate|BCD7SEG:BCD7SEG_1                                                                   ; work         ;
;       |lpm_mux0:inst14|               ; 1          ; 0    ; |designtemplate|BCD7SEG:BCD7SEG_1|lpm_mux0:inst14                                                   ; work         ;
;          |lpm_mux:lpm_mux_component|  ; 1          ; 0    ; |designtemplate|BCD7SEG:BCD7SEG_1|lpm_mux0:inst14|lpm_mux:lpm_mux_component                         ; work         ;
;             |muxlut:$00009|           ; 1          ; 0    ; |designtemplate|BCD7SEG:BCD7SEG_1|lpm_mux0:inst14|lpm_mux:lpm_mux_component|muxlut:$00009           ; work         ;
;       |lpm_mux0:inst19|               ; 1          ; 0    ; |designtemplate|BCD7SEG:BCD7SEG_1|lpm_mux0:inst19                                                   ; work         ;
;          |lpm_mux:lpm_mux_component|  ; 1          ; 0    ; |designtemplate|BCD7SEG:BCD7SEG_1|lpm_mux0:inst19|lpm_mux:lpm_mux_component                         ; work         ;
;             |muxlut:$00009|           ; 1          ; 0    ; |designtemplate|BCD7SEG:BCD7SEG_1|lpm_mux0:inst19|lpm_mux:lpm_mux_component|muxlut:$00009           ; work         ;
;       |lpm_mux0:inst20|               ; 1          ; 0    ; |designtemplate|BCD7SEG:BCD7SEG_1|lpm_mux0:inst20                                                   ; work         ;
;          |lpm_mux:lpm_mux_component|  ; 1          ; 0    ; |designtemplate|BCD7SEG:BCD7SEG_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component                         ; work         ;
;             |muxlut:$00009|           ; 1          ; 0    ; |designtemplate|BCD7SEG:BCD7SEG_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component|muxlut:$00009           ; work         ;
;       |lpm_mux0:inst25|               ; 1          ; 0    ; |designtemplate|BCD7SEG:BCD7SEG_1|lpm_mux0:inst25                                                   ; work         ;
;          |lpm_mux:lpm_mux_component|  ; 1          ; 0    ; |designtemplate|BCD7SEG:BCD7SEG_1|lpm_mux0:inst25|lpm_mux:lpm_mux_component                         ; work         ;
;             |muxlut:$00009|           ; 1          ; 0    ; |designtemplate|BCD7SEG:BCD7SEG_1|lpm_mux0:inst25|lpm_mux:lpm_mux_component|muxlut:$00009           ; work         ;
;       |lpm_mux0:inst4|                ; 1          ; 0    ; |designtemplate|BCD7SEG:BCD7SEG_1|lpm_mux0:inst4                                                    ; work         ;
;          |lpm_mux:lpm_mux_component|  ; 1          ; 0    ; |designtemplate|BCD7SEG:BCD7SEG_1|lpm_mux0:inst4|lpm_mux:lpm_mux_component                          ; work         ;
;             |muxlut:$00009|           ; 1          ; 0    ; |designtemplate|BCD7SEG:BCD7SEG_1|lpm_mux0:inst4|lpm_mux:lpm_mux_component|muxlut:$00009            ; work         ;
;       |lpm_mux0:inst9|                ; 1          ; 0    ; |designtemplate|BCD7SEG:BCD7SEG_1|lpm_mux0:inst9                                                    ; work         ;
;          |lpm_mux:lpm_mux_component|  ; 1          ; 0    ; |designtemplate|BCD7SEG:BCD7SEG_1|lpm_mux0:inst9|lpm_mux:lpm_mux_component                          ; work         ;
;             |muxlut:$00009|           ; 1          ; 0    ; |designtemplate|BCD7SEG:BCD7SEG_1|lpm_mux0:inst9|lpm_mux:lpm_mux_component|muxlut:$00009            ; work         ;
;       |lpm_mux0:inst|                 ; 1          ; 0    ; |designtemplate|BCD7SEG:BCD7SEG_1|lpm_mux0:inst                                                     ; work         ;
;          |lpm_mux:lpm_mux_component|  ; 1          ; 0    ; |designtemplate|BCD7SEG:BCD7SEG_1|lpm_mux0:inst|lpm_mux:lpm_mux_component                           ; work         ;
;             |muxlut:$00009|           ; 1          ; 0    ; |designtemplate|BCD7SEG:BCD7SEG_1|lpm_mux0:inst|lpm_mux:lpm_mux_component|muxlut:$00009             ; work         ;
;    |INT_CLK_GEN:INT_CLK_GEN_1|        ; 28         ; 0    ; |designtemplate|INT_CLK_GEN:INT_CLK_GEN_1                                                           ; work         ;
;       |lpm_add_sub:Add0|              ; 2          ; 0    ; |designtemplate|INT_CLK_GEN:INT_CLK_GEN_1|lpm_add_sub:Add0                                          ; work         ;
;          |addcore:adder[2]|           ; 2          ; 0    ; |designtemplate|INT_CLK_GEN:INT_CLK_GEN_1|lpm_add_sub:Add0|addcore:adder[2]                         ; work         ;
;             |a_csnbuffer:result_node| ; 2          ; 0    ; |designtemplate|INT_CLK_GEN:INT_CLK_GEN_1|lpm_add_sub:Add0|addcore:adder[2]|a_csnbuffer:result_node ; work         ;
+---------------------------------------+------------+------+-----------------------------------------------------------------------------------------------------+--------------+


+------------------------------------------------------------------------------------+
; Source assignments for INT_CLK_GEN:INT_CLK_GEN_1|lpm_add_sub:Add0|addcore:adder[2] ;
+---------------------------+-------+------+-----------------------------------------+
; Assignment                ; Value ; From ; To                                      ;
+---------------------------+-------+------+-----------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                                       ;
+---------------------------+-------+------+-----------------------------------------+


+------------------------------------------------------------------------------------+
; Source assignments for INT_CLK_GEN:INT_CLK_GEN_1|lpm_add_sub:Add0|addcore:adder[1] ;
+---------------------------+-------+------+-----------------------------------------+
; Assignment                ; Value ; From ; To                                      ;
+---------------------------+-------+------+-----------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                                       ;
+---------------------------+-------+------+-----------------------------------------+


+------------------------------------------------------------------------------------+
; Source assignments for INT_CLK_GEN:INT_CLK_GEN_1|lpm_add_sub:Add0|addcore:adder[0] ;
+---------------------------+-------+------+-----------------------------------------+
; Assignment                ; Value ; From ; To                                      ;
+---------------------------+-------+------+-----------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                                       ;
+---------------------------+-------+------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BCD7SEG:BCD7SEG_1|lpm_mux0:inst|lpm_mux:lpm_mux_component ;
+------------------------+----------+--------------------------------------------------------------------+
; Parameter Name         ; Value    ; Type                                                               ;
+------------------------+----------+--------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON       ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF      ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS    ; ON       ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF      ; IGNORE_CASCADE                                                     ;
; LPM_WIDTH              ; 1        ; Signed Integer                                                     ;
; LPM_SIZE               ; 4        ; Signed Integer                                                     ;
; LPM_WIDTHS             ; 2        ; Signed Integer                                                     ;
; LPM_PIPELINE           ; 0        ; Untyped                                                            ;
; CBXI_PARAMETER         ; mux_pbc  ; Untyped                                                            ;
; DEVICE_FAMILY          ; MAX7000S ; Untyped                                                            ;
+------------------------+----------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BCD7SEG:BCD7SEG_1|lpm_mux0:inst4|lpm_mux:lpm_mux_component ;
+------------------------+----------+---------------------------------------------------------------------+
; Parameter Name         ; Value    ; Type                                                                ;
+------------------------+----------+---------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON       ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF      ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS    ; ON       ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF      ; IGNORE_CASCADE                                                      ;
; LPM_WIDTH              ; 1        ; Signed Integer                                                      ;
; LPM_SIZE               ; 4        ; Signed Integer                                                      ;
; LPM_WIDTHS             ; 2        ; Signed Integer                                                      ;
; LPM_PIPELINE           ; 0        ; Untyped                                                             ;
; CBXI_PARAMETER         ; mux_pbc  ; Untyped                                                             ;
; DEVICE_FAMILY          ; MAX7000S ; Untyped                                                             ;
+------------------------+----------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BCD7SEG:BCD7SEG_1|lpm_mux0:inst9|lpm_mux:lpm_mux_component ;
+------------------------+----------+---------------------------------------------------------------------+
; Parameter Name         ; Value    ; Type                                                                ;
+------------------------+----------+---------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON       ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF      ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS    ; ON       ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF      ; IGNORE_CASCADE                                                      ;
; LPM_WIDTH              ; 1        ; Signed Integer                                                      ;
; LPM_SIZE               ; 4        ; Signed Integer                                                      ;
; LPM_WIDTHS             ; 2        ; Signed Integer                                                      ;
; LPM_PIPELINE           ; 0        ; Untyped                                                             ;
; CBXI_PARAMETER         ; mux_pbc  ; Untyped                                                             ;
; DEVICE_FAMILY          ; MAX7000S ; Untyped                                                             ;
+------------------------+----------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BCD7SEG:BCD7SEG_1|lpm_mux0:inst14|lpm_mux:lpm_mux_component ;
+------------------------+----------+----------------------------------------------------------------------+
; Parameter Name         ; Value    ; Type                                                                 ;
+------------------------+----------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON       ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF      ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS    ; ON       ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF      ; IGNORE_CASCADE                                                       ;
; LPM_WIDTH              ; 1        ; Signed Integer                                                       ;
; LPM_SIZE               ; 4        ; Signed Integer                                                       ;
; LPM_WIDTHS             ; 2        ; Signed Integer                                                       ;
; LPM_PIPELINE           ; 0        ; Untyped                                                              ;
; CBXI_PARAMETER         ; mux_pbc  ; Untyped                                                              ;
; DEVICE_FAMILY          ; MAX7000S ; Untyped                                                              ;
+------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BCD7SEG:BCD7SEG_1|lpm_mux0:inst19|lpm_mux:lpm_mux_component ;
+------------------------+----------+----------------------------------------------------------------------+
; Parameter Name         ; Value    ; Type                                                                 ;
+------------------------+----------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON       ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF      ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS    ; ON       ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF      ; IGNORE_CASCADE                                                       ;
; LPM_WIDTH              ; 1        ; Signed Integer                                                       ;
; LPM_SIZE               ; 4        ; Signed Integer                                                       ;
; LPM_WIDTHS             ; 2        ; Signed Integer                                                       ;
; LPM_PIPELINE           ; 0        ; Untyped                                                              ;
; CBXI_PARAMETER         ; mux_pbc  ; Untyped                                                              ;
; DEVICE_FAMILY          ; MAX7000S ; Untyped                                                              ;
+------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BCD7SEG:BCD7SEG_1|lpm_mux0:inst20|lpm_mux:lpm_mux_component ;
+------------------------+----------+----------------------------------------------------------------------+
; Parameter Name         ; Value    ; Type                                                                 ;
+------------------------+----------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON       ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF      ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS    ; ON       ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF      ; IGNORE_CASCADE                                                       ;
; LPM_WIDTH              ; 1        ; Signed Integer                                                       ;
; LPM_SIZE               ; 4        ; Signed Integer                                                       ;
; LPM_WIDTHS             ; 2        ; Signed Integer                                                       ;
; LPM_PIPELINE           ; 0        ; Untyped                                                              ;
; CBXI_PARAMETER         ; mux_pbc  ; Untyped                                                              ;
; DEVICE_FAMILY          ; MAX7000S ; Untyped                                                              ;
+------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BCD7SEG:BCD7SEG_1|lpm_mux0:inst25|lpm_mux:lpm_mux_component ;
+------------------------+----------+----------------------------------------------------------------------+
; Parameter Name         ; Value    ; Type                                                                 ;
+------------------------+----------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON       ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF      ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS    ; ON       ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF      ; IGNORE_CASCADE                                                       ;
; LPM_WIDTH              ; 1        ; Signed Integer                                                       ;
; LPM_SIZE               ; 4        ; Signed Integer                                                       ;
; LPM_WIDTHS             ; 2        ; Signed Integer                                                       ;
; LPM_PIPELINE           ; 0        ; Untyped                                                              ;
; CBXI_PARAMETER         ; mux_pbc  ; Untyped                                                              ;
; DEVICE_FAMILY          ; MAX7000S ; Untyped                                                              ;
+------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: INT_CLK_GEN:INT_CLK_GEN_1|lpm_add_sub:Add0 ;
+------------------------+-------------+------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                 ;
+------------------------+-------------+------------------------------------------------------+
; LPM_WIDTH              ; 24          ; Untyped                                              ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                              ;
; LPM_DIRECTION          ; ADD         ; Untyped                                              ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                              ;
; LPM_PIPELINE           ; 0           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                              ;
; REGISTERED_AT_END      ; 0           ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 9           ; Untyped                                              ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                   ;
; DEVICE_FAMILY          ; MAX7000S    ; Untyped                                              ;
; USE_WYS                ; OFF         ; Untyped                                              ;
; STYLE                  ; FAST        ; Untyped                                              ;
; CBXI_PARAMETER         ; add_sub_9ph ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                       ;
+------------------------+-------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Thu May 02 10:47:10 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off designtemplate -c designtemplate
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Found 1 design units, including 1 entities, in source file bcd7seg.bdf
    Info: Found entity 1: BCD7SEG
Info: Found 2 design units, including 1 entities, in source file int_clk_gen.vhd
    Info: Found design unit 1: INT_CLK_GEN-BEHAVORIAL
    Info: Found entity 1: INT_CLK_GEN
Info: Found 1 design units, including 1 entities, in source file designtemplate.bdf
    Info: Found entity 1: designtemplate
Info: Elaborating entity "designtemplate" for the top level hierarchy
Info: Elaborating entity "BCD7SEG" for hierarchy "BCD7SEG:BCD7SEG_1"
Warning: Using design file lpm_mux0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: lpm_mux0-SYN
    Info: Found entity 1: lpm_mux0
Info: Elaborating entity "lpm_mux0" for hierarchy "BCD7SEG:BCD7SEG_1|lpm_mux0:inst"
Info: Elaborating entity "lpm_mux" for hierarchy "BCD7SEG:BCD7SEG_1|lpm_mux0:inst|lpm_mux:lpm_mux_component"
Info: Elaborated megafunction instantiation "BCD7SEG:BCD7SEG_1|lpm_mux0:inst|lpm_mux:lpm_mux_component"
Info: Instantiated megafunction "BCD7SEG:BCD7SEG_1|lpm_mux0:inst|lpm_mux:lpm_mux_component" with the following parameter:
    Info: Parameter "lpm_size" = "4"
    Info: Parameter "lpm_type" = "LPM_MUX"
    Info: Parameter "lpm_width" = "1"
    Info: Parameter "lpm_widths" = "2"
Info: Elaborating entity "altshift" for hierarchy "BCD7SEG:BCD7SEG_1|lpm_mux0:inst|lpm_mux:lpm_mux_component|altshift:external_latency_ffs"
Info: Elaborated megafunction instantiation "BCD7SEG:BCD7SEG_1|lpm_mux0:inst|lpm_mux:lpm_mux_component|altshift:external_latency_ffs", which is child of megafunction instantiation "BCD7SEG:BCD7SEG_1|lpm_mux0:inst|lpm_mux:lpm_mux_component"
Info: Elaborating entity "muxlut" for hierarchy "BCD7SEG:BCD7SEG_1|lpm_mux0:inst|lpm_mux:lpm_mux_component|muxlut:$00009"
Info: Elaborated megafunction instantiation "BCD7SEG:BCD7SEG_1|lpm_mux0:inst|lpm_mux:lpm_mux_component|muxlut:$00009", which is child of megafunction instantiation "BCD7SEG:BCD7SEG_1|lpm_mux0:inst|lpm_mux:lpm_mux_component"
Info: Elaborating entity "INT_CLK_GEN" for hierarchy "INT_CLK_GEN:INT_CLK_GEN_1"
Info: Inferred 1 megafunctions from design logic
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "INT_CLK_GEN:INT_CLK_GEN_1|Add0"
Info: Elaborated megafunction instantiation "INT_CLK_GEN:INT_CLK_GEN_1|lpm_add_sub:Add0"
Info: Instantiated megafunction "INT_CLK_GEN:INT_CLK_GEN_1|lpm_add_sub:Add0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "24"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Elaborated megafunction instantiation "INT_CLK_GEN:INT_CLK_GEN_1|lpm_add_sub:Add0|addcore:adder[2]", which is child of megafunction instantiation "INT_CLK_GEN:INT_CLK_GEN_1|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "INT_CLK_GEN:INT_CLK_GEN_1|lpm_add_sub:Add0|addcore:adder[2]|a_csnbuffer:oflow_node", which is child of megafunction instantiation "INT_CLK_GEN:INT_CLK_GEN_1|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "INT_CLK_GEN:INT_CLK_GEN_1|lpm_add_sub:Add0|addcore:adder[2]|a_csnbuffer:result_node", which is child of megafunction instantiation "INT_CLK_GEN:INT_CLK_GEN_1|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "INT_CLK_GEN:INT_CLK_GEN_1|lpm_add_sub:Add0|look_add:look_ahead_unit", which is child of megafunction instantiation "INT_CLK_GEN:INT_CLK_GEN_1|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "INT_CLK_GEN:INT_CLK_GEN_1|lpm_add_sub:Add0|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "INT_CLK_GEN:INT_CLK_GEN_1|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "INT_CLK_GEN:INT_CLK_GEN_1|lpm_add_sub:Add0|altshift:carry_ext_latency_ffs", which is child of megafunction instantiation "INT_CLK_GEN:INT_CLK_GEN_1|lpm_add_sub:Add0"
Info: Ignored 24 buffer(s)
    Info: Ignored 24 SOFT buffer(s)
Info: Promoted pin-driven signal(s) to global signal
    Info: Promoted clock signal driven by pin "CLK_Y" to global clock signal
Info: Implemented 46 device resources after synthesis - the final resource count might be different
    Info: Implemented 1 input pins
    Info: Implemented 7 output pins
    Info: Implemented 38 macrocells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 386 megabytes
    Info: Processing ended: Thu May 02 10:47:26 2013
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:03


