"C:/Users/Luso/Documents/RTL_FPGA/RTL_FPGA/Projeto Final/inverter/inverter.v=work,Verilog_2001"
