<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8" /><title>DBLP: PACT 2002</title><link href="http://dblp.dagstuhl.de/css/dblp-classic-2012-01-04.css" rel="stylesheet" type="text/css" /></head><body><!-- banner -->
<div id="banner">
<!--[if lt IE 9]><div class="message fancy" data-version="2014-01-01">Sorry, but you need <a href="http://windows.microsoft.com/en-us/internet-explorer/download-ie">Internet Explorer 9 or newer</a> to view our pages without any error. Please upgrade your web browser.</div><![endif]-->
<div class="message fancy" data-version="2014-02-13">These are the <strong>new dblp web pages</strong>. We hope that you will find the new and improved functions of this site useful.<br/>If you experience any trouble or if you do have any comments <a href="mailto:dblp-website@dagstuhl.de">please let us know!</a></div>
</div>
<div class="llogo"><a href="http://dblp.dagstuhl.de/db/"><img alt="dblp computer science bibliography" src="http://dblp.dagstuhl.de/img/classic/Logo.gif" height="60" width="170" style="border:0px" /></a></div>
<div class="rlogo"><a href="http://www.uni-trier.de"><img alt="University of Trier" src="http://dblp.dagstuhl.de/img/classic/logo_universitaet-trier.gif" height="48" width="215" style="border:0px" /></a></div>
<div class="clogo"><a href="http://www.dagstuhl.de/"><img alt="Schloss Dagstuhl LZI" src="http://dblp.dagstuhl.de/img/classic/lzi_logo.gif" height="56" width="251" style="border:0px" /></a></div>
<h1 id="db/conf/IEEEpact/IEEEpact2002">PACT 2002:
Charlottesville, Virginia, USA</h1>
<p>Listing of the <a href="http://dblp.dagstuhl.de/db/">DBLP Bibliography Server</a> - <a href="http://dblp.dagstuhl.de/faq/">FAQ</a><br />Other views: <a href="http://dblp.dagstuhl.de/db/ht/conf/IEEEpact/IEEEpact2002">modern</a><br />Other mirrors: <a href="http://dblp1.uni-trier.de/db/conf/IEEEpact/IEEEpact2002">Trier I</a> - <a href="http://dblp.uni-trier.de/db/hc/conf/IEEEpact/IEEEpact2002">Trier II</a> - <a href="http://dblp.dagstuhl.de/db/hc/conf/IEEEpact/IEEEpact2002">Dagstuhl</a><br /></p><hr />
<p><a href="http://dblp.dagstuhl.de//db/conf/IEEEpact/index.html">back to PACT</a></p>


<ul>
</ul>




<h2>Keynote Address</h2>
 

<ul>
</ul>



<h2>Session 1:
Data Parallelism and Threading</h2>
 

<ul>
<li id="Chavarria-MirandaM02"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chavarr=iacute=a=Miranda:Daniel_G=">Daniel G. Chavarr&#237;a-Miranda</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mellor=Crummey:John_M=">John M. Mellor-Crummey</a>:<br /><b>An Evaluation of Data-Parallel Compiler Support for Line-Sweep Applications.</b> 7-17<br /><small><a href="http://dx.doi.org/10.1109/PACT.2002.1105969"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/Chavarria-MirandaM02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/Chavarria-MirandaM02.xml">XML</a></small></small></li>
<li id="LarsenWA02"><a href="http://dblp.dagstuhl.de/pers/hc/l/Larsen:Samuel">Samuel Larsen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Witchel:Emmett">Emmett Witchel</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Amarasinghe:Saman_P=">Saman P. Amarasinghe</a>:<br /><b>Increasing and Detecting Memory Address Congruence.</b> 18-29<br /><small><a href="http://dx.doi.org/10.1109/PACT.2002.1105970"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/LarsenWA02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/LarsenWA02.xml">XML</a></small></small></li>
<li id="DoraiY02"><a href="http://dblp.dagstuhl.de/pers/hc/d/Dorai:Gautham_K=">Gautham K. Dorai</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yeung:Donald">Donald Yeung</a>:<br /><b>Transparent Threads: Resource Sharing in SMT Processors for High Single-Thread Performance.</b> 30-41<br /><small><a href="http://dx.doi.org/10.1109/PACT.2002.1105971"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/DoraiY02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/DoraiY02.xml">XML</a></small></small></li>
</ul>



<h2>Session 2:
Compiler Support for Architecture</h2>
 

<ul>
<li id="ShinCH02"><a href="http://dblp.dagstuhl.de/pers/hc/s/Shin:Jaewook">Jaewook Shin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chame:Jacqueline">Jacqueline Chame</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hall:Mary_W=">Mary W. Hall</a>:<br /><b>Compiler-Controlled Caching in Superword Register Files for Multimedia Extension Architectures.</b> 45-55<br /><small><a href="http://dx.doi.org/10.1109/PACT.2002.1106003"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/ShinCH02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/ShinCH02.xml">XML</a></small></small></li>
<li id="LiuKC02"><a href="http://dblp.dagstuhl.de/pers/hc/l/Liu:Jack">Jack Liu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kong:Timothy">Timothy Kong</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chow:Fred_C=">Fred C. Chow</a>:<br /><b>Effective Compilation Support for Variable Instruction Set Architecture.</b> 56-67<br /><small><a href="http://dx.doi.org/10.1109/PACT.2002.1106004"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/LiuKC02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/LiuKC02.xml">XML</a></small></small></li>
<li id="ZhuangPG02"><a href="http://dblp.dagstuhl.de/pers/hc/z/Zhuang:Xiaotong">Xiaotong Zhuang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Pande:Santosh">Santosh Pande</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Greenland_Jr=:John_S=">John S. Greenland Jr.</a>:<br /><b>A Framework for Parallelizing Load/Stores on Embedded Processors.</b> 68-79<br /><small><a href="http://dx.doi.org/10.1109/PACT.2002.1106005"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/ZhuangPG02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/ZhuangPG02.xml">XML</a></small></small></li>
</ul>



<h2>Session 3:
Program Characterization</h2>
 

<ul>
<li id="EeckhoutVB02"><a href="http://dblp.dagstuhl.de/pers/hc/e/Eeckhout:Lieven">Lieven Eeckhout</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vandierendonck:Hans">Hans Vandierendonck</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bosschere:Koenraad_De">Koenraad De Bosschere</a>:<br /><b>Workload Design: Selecting Representative Program-Input Pairs.</b> 83-94<br /><small><a href="http://dx.doi.org/10.1109/PACT.2002.1106006"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/EeckhoutVB02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/EeckhoutVB02.xml">XML</a></small></small></li>
<li id="ScholzM02"><a href="http://dblp.dagstuhl.de/pers/hc/s/Scholz:Bernhard">Bernhard Scholz</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mehofer:Eduard">Eduard Mehofer</a>:<br /><b>Dataflow Frequency Analysis Based on Whole Program Paths.</b> 95-103<br /><small><a href="http://dx.doi.org/10.1109/PACT.2002.1106007"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/ScholzM02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/ScholzM02.xml">XML</a></small></small></li>
<li id="TuneTC02"><a href="http://dblp.dagstuhl.de/pers/hc/t/Tune:Eric">Eric Tune</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tullsen:Dean_M=">Dean M. Tullsen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Calder:Brad">Brad Calder</a>:<br /><b>Quantifying Instruction Criticality.</b> 104-113<br /><small><a href="http://dx.doi.org/10.1109/PACT.2002.1106008"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/TuneTC02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/TuneTC02.xml">XML</a></small></small></li>
</ul>



<h2>Keynote Address</h2>
 

<ul>
</ul>



<h2>Session 4:
Power</h2>
 

<ul>
<li id="HeathPHKB02"><a href="http://dblp.dagstuhl.de/pers/hc/h/Heath:Taliver">Taliver Heath</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Pinheiro:Eduardo">Eduardo Pinheiro</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hom:Jerry">Jerry Hom</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kremer:Ulrich">Ulrich Kremer</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bianchini:Ricardo">Ricardo Bianchini</a>:<br /><b>Application Transformations for Energy and Performance-Aware Device Management.</b> 121-130<br /><small><a href="http://dx.doi.org/10.1109/PACT.2002.1106011"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/HeathPHKB02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/HeathPHKB02.xml">XML</a></small></small></li>
<li id="LiKTVKIS02"><a href="http://dblp.dagstuhl.de/pers/hc/l/Li:Lin">Lin Li</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kadayif:Ismail">Ismail Kadayif</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tsai:Yuh=Fang">Yuh-Fang Tsai</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vijaykrishnan:Narayanan">Narayanan Vijaykrishnan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kandemir:Mahmut_T=">Mahmut T. Kandemir</a>, <a href="http://dblp.dagstuhl.de/pers/hc/i/Irwin:Mary_Jane">Mary Jane Irwin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sivasubramaniam:Anand">Anand Sivasubramaniam</a>:<br /><b>Leakage Energy Management in Cache Hierarchies.</b> 131-140<br /><small><a href="http://dx.doi.org/10.1109/PACT.2002.1106012"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/LiKTVKIS02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/LiKTVKIS02.xml">XML</a></small></small></li>
<li id="DropshoBBADSMS02"><a href="http://dblp.dagstuhl.de/pers/hc/d/Dropsho:Steve">Steve Dropsho</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Buyuktosunoglu:Alper">Alper Buyuktosunoglu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Balasubramonian:Rajeev">Rajeev Balasubramonian</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Albonesi:David_H=">David H. Albonesi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dwarkadas:Sandhya">Sandhya Dwarkadas</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Semeraro:Greg">Greg Semeraro</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Magklis:Grigorios">Grigorios Magklis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Scott:Michael_L=">Michael L. Scott</a>:<br /><b>Integrating Adaptive On-Chip Storage Structures for Reduced Dynamic Power.</b> 141-152<br /><small><a href="http://dx.doi.org/10.1109/PACT.2002.1106013"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/DropshoBBADSMS02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/DropshoBBADSMS02.xml">XML</a></small></small></li>
</ul>



<h2>Session 5:
Prediction</h2>
 

<ul>
<li id="AcacioGGD02"><a href="http://dblp.dagstuhl.de/pers/hc/a/Acacio:Manuel_E=">Manuel E. Acacio</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gonz=aacute=lez:Jos=eacute=">Jos&#233; Gonz&#225;lez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Garc=iacute=a_0001:Jos=eacute=_M=">Jos&#233; M. Garc&#237;a</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Duato:Jos=eacute=">Jos&#233; Duato</a>:<br /><b>The Use of Prediction for Accelerating Upgrade Misses in cc-NUMA Multiprocessors.</b> 155-164<br /><small><a href="http://dx.doi.org/10.1109/PACT.2002.1106014"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/AcacioGGD02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/AcacioGGD02.xml">XML</a></small></small></li>
<li id="LohH02"><a href="http://dblp.dagstuhl.de/pers/hc/l/Loh:Gabriel_H=">Gabriel H. Loh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Henry:Dana_S=">Dana S. Henry</a>:<br /><b>Predicting Conditional Branches With Fusion-Based Hybrid Predictors.</b> 165-176<br /><small><a href="http://dx.doi.org/10.1109/PACT.2002.1106015"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/LohH02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/LohH02.xml">XML</a></small></small></li>
</ul>



<h2>Session 6:
Memory Performance</h2>
 

<ul>
<li id="GniadyF02"><a href="http://dblp.dagstuhl.de/pers/hc/g/Gniady:Chris">Chris Gniady</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Falsafi:Babak">Babak Falsafi</a>:<br /><b>Speculative Sequential Consistency with Little Custom Storage.</b> 179-188<br /><small><a href="http://dx.doi.org/10.1109/PACT.2002.1106016"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/GniadyF02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/GniadyF02.xml">XML</a></small></small></li>
<li id="OrtegaABV02"><a href="http://dblp.dagstuhl.de/pers/hc/o/Ortega:Daniel">Daniel Ortega</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Ayguad=eacute=:Eduard">Eduard Ayguad&#233;</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Baer:Jean=Loup">Jean-Loup Baer</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Valero:Mateo">Mateo Valero</a>:<br /><b>Cost-Effective Compiler Directed Memory Prefetching and Bypassing.</b> 189-198<br /><small><a href="http://dx.doi.org/10.1109/PACT.2002.1106017"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/OrtegaABV02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/OrtegaABV02.xml">XML</a></small></small></li>
<li id="WangMRW02"><a href="http://dblp.dagstuhl.de/pers/hc/w/Wang:Zhenlin">Zhenlin Wang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/McKinley:Kathryn_S=">Kathryn S. McKinley</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rosenberg:Arnold_L=">Arnold L. Rosenberg</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Weems:Charles_C=">Charles C. Weems</a>:<br /><b>Using the Compiler to Improve Cache Replacement Decisions.</b> 199-208<br /><small><a href="http://dx.doi.org/10.1109/PACT.2002.1106018"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/WangMRW02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/WangMRW02.xml">XML</a></small></small></li>
</ul>



<h2>Session 7:
Memory Aliasing</h2>
 

<ul>
<li id="GoldbergCHP02"><a href="http://dblp.dagstuhl.de/pers/hc/g/Goldberg:Benjamin">Benjamin Goldberg</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Crutcher:Emily">Emily Crutcher</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Huneycutt:Chad">Chad Huneycutt</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Palem:Krishna_V=">Krishna V. Palem</a>:<br /><b>Software Bubbles: Using Predication to Compensate for Aliasing in Software Pipelines.</b> 211-221<br /><small><a href="http://dx.doi.org/10.1109/PACT.2002.1106019"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/GoldbergCHP02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/GoldbergCHP02.xml">XML</a></small></small></li>
<li id="FernandezE02"><a href="http://dblp.dagstuhl.de/pers/hc/f/Fern=aacute=ndez:Manel">Manel Fern&#225;ndez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Espasa:Roger">Roger Espasa</a>:<br /><b>Speculative Alias Analysis for Executable Code.</b> 222-231<br /><small><a href="http://dx.doi.org/10.1109/PACT.2002.1106020"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/FernandezE02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/FernandezE02.xml">XML</a></small></small></li>
<li id="Onder02"><a href="http://dblp.dagstuhl.de/pers/hc/=/=Ouml=nder:Soner">Soner &#214;nder</a>:<br /><b>Cost Effective Memory Dependence Prediction using Speculation Levels and Color Sets.</b> 232-241<br /><small><a href="http://dx.doi.org/10.1109/PACT.2002.1106021"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/Onder02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/Onder02.xml">XML</a></small></small></li>
</ul>



<h2>Keynote Address</h2>
 

<ul>
</ul>



<h2>Session 8:
Java and IA-64</h2>
 

<ul>
<li id="ShpeismanLA02"><a href="http://dblp.dagstuhl.de/pers/hc/s/Shpeisman:Tatiana">Tatiana Shpeisman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lueh:Guei=Yuan">Guei-Yuan Lueh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Adl=Tabatabai:Ali=Reza">Ali-Reza Adl-Tabatabai</a>:<br /><b>Just-In-Time Java? Compilation for the Itanium&#174; Processor.</b> 249-258<br /><small><a href="http://dx.doi.org/10.1109/PACT.2002.1106023"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/ShpeismanLA02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/ShpeismanLA02.xml">XML</a></small></small></li>
<li id="IshizakiIKN02"><a href="http://dblp.dagstuhl.de/pers/hc/i/Ishizaki:Kazuaki">Kazuaki Ishizaki</a>, <a href="http://dblp.dagstuhl.de/pers/hc/i/Inagaki:Tatsushi">Tatsushi Inagaki</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Komatsu:Hideaki">Hideaki Komatsu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nakatani:Toshio">Toshio Nakatani</a>:<br /><b>Eliminating Exception Constraints of Java Programs for IA-64.</b> 259-268<br /><small><a href="http://dx.doi.org/10.1109/PACT.2002.1106025"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/IshizakiIKN02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/IshizakiIKN02.xml">XML</a></small></small></li>
</ul>



<h2>Session 9:
Clustered Microarchitectures</h2>
 

<ul>
<li id="QianCS02"><a href="http://dblp.dagstuhl.de/pers/hc/q/Qian:Yi">Yi Qian</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Carr:Steve">Steve Carr</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sweany:Philip_H=">Philip H. Sweany</a>:<br /><b>Optimizing Loop Performance for Clustered VLIW Architectures.</b> 271-280<br /><small><a href="http://dx.doi.org/10.1109/PACT.2002.1106026"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/QianCS02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/QianCS02.xml">XML</a></small></small></li>
<li id="AletaCSGK02"><a href="http://dblp.dagstuhl.de/pers/hc/a/Alet=agrave=:Alex">Alex Alet&#224;</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Codina:Josep_M=">Josep M. Codina</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/S=aacute=nchez:F=_Jes=uacute=s">F. Jes&#250;s S&#225;nchez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gonz=aacute=lez:Antonio">Antonio Gonz&#225;lez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kaeli:David_R=">David R. Kaeli</a>:<br /><b>Exploiting Pseudo-Schedules to Guide Data Dependence Graph Partitioning.</b> 281-290<br /><small><a href="http://dx.doi.org/10.1109/PACT.2002.1106027"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/AletaCSGK02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/AletaCSGK02.xml">XML</a></small></small></li>
<li id="ParcerisaSGD02"><a href="http://dblp.dagstuhl.de/pers/hc/p/Parcerisa:Joan=Manuel">Joan-Manuel Parcerisa</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sahuquillo:Julio">Julio Sahuquillo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gonz=aacute=lez:Antonio">Antonio Gonz&#225;lez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Duato:Jos=eacute=">Jos&#233; Duato</a>:<br /><b>Efficient Interconnects for Clustered Microarchitectures.</b> 291-300<br /><small><a href="http://dx.doi.org/10.1109/PACT.2002.1106028"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/IEEEpact/ParcerisaSGD02.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/IEEEpact/ParcerisaSGD02.xml">XML</a></small></small></li>
</ul>



<h2>SIGARCH Conference Guidelines</h2>
 

<ul>
</ul>


<div class="footer"><a href="http://dblp.dagstuhl.de/db/">Home</a> | <a href="http://dblp.dagstuhl.de/db/conf/">Conferences</a> | <a href="http://dblp.dagstuhl.de/db/journals/">Journals</a> | <a href="http://dblp.dagstuhl.de/db/series/">Series</a> | <a href="http://dblp.dagstuhl.de/faq">FAQ</a> &#8212; Search: <a href="http://dblp.l3s.de">Faceted</a> | <a href="http://dblp.isearch-it-solutions.net/">Free</a> | <a href="http://www.dblp.org/search/">Complete</a> | <a href="http://dblp.dagstuhl.de/search">DBLP</a></div>

<small>Last update 2015-02-13 01:01 CET by the <a href="http://dblp.dagstuhl.de/db/about/team">DBLP Team</a> &#8212; <a href="http://opendefinition.org/"><img alt="This material is Open Data" src="http://dblp.dagstuhl.de/img/opendata.80x15.blue.png" style="position:relative; top:3px; border:0px;" /></a> Data released under the <a href="http://opendatacommons.org/licenses/by/summary/">ODC-BY&#160;1.0 license</a> &#8212; See also our <a href="http://dblp.dagstuhl.de/db/copyright">legal information page</a></small></body></html>
