$date
	Sun Oct 23 06:40:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#118603
b100 !
1"
#118606
b100 &
b100 %
1$
#118607
0"
#118610
b10 &
b10 %
#118614
b1 &
1#
b1 %
#118618
b0 &
b0 %
0#
0$
#1137129
b11001 !
1"
#1137130
b11001 &
b11001 %
1$
#1137131
0"
#1137134
b1001100 &
b1001100 %
#1137138
b100110 &
b100110 %
#1137142
b10011 &
b10011 %
#1137146
b111010 &
b111010 %
#1137150
b11101 &
b11101 %
#1137154
b1011000 &
b1011000 %
#1137158
b101100 &
b101100 %
#1137162
b10110 &
b10110 %
#1137166
b1011 &
b1011 %
#1137170
b100010 &
b100010 %
#1137174
b10001 &
b10001 %
#1137178
b110100 &
b110100 %
#1137182
b11010 &
b11010 %
#1137186
b1101 &
b1101 %
#1137190
b101000 &
b101000 %
#1137194
b10100 &
b10100 %
#1137198
b1010 &
b1010 %
#1137202
b101 &
b101 %
#1137206
b10000 &
b10000 %
#1137210
b1000 &
b1000 %
#1137214
b100 &
b100 %
#1137218
b10 &
b10 %
#1137222
b1 &
1#
b1 %
#1137226
b0 &
b0 %
0#
0$
#2088264
b1010 !
1"
#2088266
b1010 &
b1010 %
1$
#2088267
0"
#2088270
b101 &
b101 %
#2088274
b10000 &
b10000 %
#2088278
b1000 &
b1000 %
#2088282
b100 &
b100 %
#2088286
b10 &
b10 %
#2088290
b1 &
b1 %
1#
#2088294
b0 &
0#
b0 %
0$
#4500012
