<html>
<head>
<title>Unhandled - RPi Registers</title>
<style>table,td { border: 1px solid black; }</style>
</head>
<body>
<font face='sans-serif'><a href='index.html'>&lt;&lt; RPi Registers Index</a><br><br>
<h1>Register Region: Unhandled (NA)</h1>
<h2>Info</h2>
<table><tr><th>Name</th><th>Value</th></tr>
<tr><td>&nbsp;base&nbsp;</td><td>&nbsp;<pre>NA</pre>&nbsp;</td></tr>
</table>

<h2>Registers</h2>
<table><tr><th>Register Name</th><th>Address</th><th>Type</th><th>Width</th><th>Mask</th><th>Reset</th></tr>
</table>

<h2>Unsupported Defines</h2>
<table><tr><th>Define</th><th>Value</th></tr>
<tr><td>&nbsp;ACISASR_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1c004814:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;ACISCA_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1c004808:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;ACISCD_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1c00480c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;ACISCS_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1c004800:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;ACISFIFO_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1c004804:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;ACISMODE_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1c004810:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;ACIS_BASE_ADDRESS&nbsp;</td><td align=center>&nbsp;<pre>0x1C004800</pre>&nbsp;</td></tr>
<tr><td>&nbsp;ACIS_DMA&nbsp;</td><td align=center>&nbsp;<pre>0</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AC_HUFFTABLE_OFFSET(t)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AC_MAXCTABLE_OFFSET(t)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AC_OSETTABLE_OFFSET(t)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;ADCCS_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1c00e000:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;ADCR0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1c00e004:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;ADCR1_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1c00e008:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;ADC_BASE_ADDRESS&nbsp;</td><td align=center>&nbsp;<pre>0x1C00E000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;ADC_DMA&nbsp;</td><td align=center>&nbsp;<pre>0xf0000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;ADDRESS_EXTERNAL(p)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AJBCONF_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e2000c0:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AJBTDI_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e2000c8:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AJBTDO_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e2000cc:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AJBTMS_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e2000c4:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AJB_BITS0&nbsp;</td><td align=center>&nbsp;<pre>0x000000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AJB_BITS12&nbsp;</td><td align=center>&nbsp;<pre>0x00000C</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AJB_BITS16&nbsp;</td><td align=center>&nbsp;<pre>0x000010</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AJB_BITS20&nbsp;</td><td align=center>&nbsp;<pre>0x000014</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AJB_BITS24&nbsp;</td><td align=center>&nbsp;<pre>0x000018</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AJB_BITS28&nbsp;</td><td align=center>&nbsp;<pre>0x00001C</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AJB_BITS32&nbsp;</td><td align=center>&nbsp;<pre>0x000020</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AJB_BITS34&nbsp;</td><td align=center>&nbsp;<pre>0x000022</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AJB_BITS4&nbsp;</td><td align=center>&nbsp;<pre>0x000004</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AJB_BITS8&nbsp;</td><td align=center>&nbsp;<pre>0x000008</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AJB_BUSY&nbsp;</td><td align=center>&nbsp;<pre>0x80000000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AJB_CLKSHFT&nbsp;</td><td align=center>&nbsp;<pre>16</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AJB_D0_FALL&nbsp;</td><td align=center>&nbsp;<pre>0x000000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AJB_D0_RISE&nbsp;</td><td align=center>&nbsp;<pre>0x000100</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AJB_D1_FALL&nbsp;</td><td align=center>&nbsp;<pre>0x000000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AJB_D1_RISE&nbsp;</td><td align=center>&nbsp;<pre>0x000200</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AJB_ENABLE&nbsp;</td><td align=center>&nbsp;<pre>0x000800</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AJB_HOLD0&nbsp;</td><td align=center>&nbsp;<pre>0x000000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AJB_HOLD1&nbsp;</td><td align=center>&nbsp;<pre>0x001000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AJB_HOLD2&nbsp;</td><td align=center>&nbsp;<pre>0x002000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AJB_HOLD3&nbsp;</td><td align=center>&nbsp;<pre>0x003000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AJB_INV_CLK&nbsp;</td><td align=center>&nbsp;<pre>0x000080</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AJB_IN_FALL&nbsp;</td><td align=center>&nbsp;<pre>0x000000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AJB_IN_RISE&nbsp;</td><td align=center>&nbsp;<pre>0x000400</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AJB_OUT_LS&nbsp;</td><td align=center>&nbsp;<pre>0x000000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AJB_OUT_MS&nbsp;</td><td align=center>&nbsp;<pre>0x000040</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AJB_RESETN&nbsp;</td><td align=center>&nbsp;<pre>0x004000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;ALIAS_ANY_L1_NONALLOCATING(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;ALIAS_ANY_NONALLOCATING(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;ALIAS_ANY_NONALLOCATING_READ(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;ALIAS_COHERENT(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;ALIAS_DIRECT(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;ALIAS_L1L2_NONALLOCATING(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;ALIAS_L1L2_NONALLOCATING_READ(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;ALIAS_L1_NONALLOCATING(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;ALIAS_NORMAL(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;ALIAS_STREAMING(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AM_DB_MEMPRI_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1800d014:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AM_DB_PERPRI_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1800d018:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AM_HO_MEMPRI_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1800d00c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AM_HO_PERPRI_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1800d010:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AM_HVSM_PRI_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1800d01c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AM_VP_L2_PRI_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1800d000:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AM_VP_PERPRI_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1800d008:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;AM_VP_UC_PRI_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1800d004:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;BIT_STREAM_DMA&nbsp;</td><td align=center>&nbsp;<pre>0</pre>&nbsp;</td></tr>
<tr><td>&nbsp;BOOTROM_BASE_ADDRESS&nbsp;</td><td align=center>&nbsp;<pre>0x10000000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;BOOTROM_BRCTL_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1000c000:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;BOOTROM_RAM_LENGTH&nbsp;</td><td align=center>&nbsp;<pre>( 1024 * 2 )</pre>&nbsp;</td></tr>
<tr><td>&nbsp;BOOTROM_RAM_START&nbsp;</td><td align=center>&nbsp;<pre>0x10008000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;BOOTROM_ROM_LENGTH&nbsp;</td><td align=center>&nbsp;<pre>( 1024 * 32 )</pre>&nbsp;</td></tr>
<tr><td>&nbsp;BOOTROM_ROM_START&nbsp;</td><td align=center>&nbsp;<pre>0x10000000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CAM_DMA&nbsp;</td><td align=center>&nbsp;<pre>0</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CCP2RBC0_REG&nbsp;</td><td align=center>&nbsp;<pre>CCP2_BASE_ADDRESS + 0x118:RO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CCP2RBC1_REG&nbsp;</td><td align=center>&nbsp;<pre>CCP2_BASE_ADDRESS + 0x218:RO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CCP2RC0_REG&nbsp;</td><td align=center>&nbsp;<pre>CCP2_BASE_ADDRESS + 0x100:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CCP2RC1_REG&nbsp;</td><td align=center>&nbsp;<pre>CCP2_BASE_ADDRESS + 0x200:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CCP2RC_REG&nbsp;</td><td align=center>&nbsp;<pre>CCP2_BASE_ADDRESS + 0x00:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CCP2RDEA0_REG&nbsp;</td><td align=center>&nbsp;<pre>CCP2_BASE_ADDRESS + 0x124:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CCP2RDEA1_REG&nbsp;</td><td align=center>&nbsp;<pre>CCP2_BASE_ADDRESS + 0x224:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CCP2RDR1_REG&nbsp;</td><td align=center>&nbsp;<pre>CCP2_BASE_ADDRESS + 0x80:RO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CCP2RDR2_REG&nbsp;</td><td align=center>&nbsp;<pre>CCP2_BASE_ADDRESS + 0x84:RO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CCP2RDR3_REG&nbsp;</td><td align=center>&nbsp;<pre>CCP2_BASE_ADDRESS + 0x88:RO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CCP2RDS0_REG&nbsp;</td><td align=center>&nbsp;<pre>CCP2_BASE_ADDRESS + 0x128:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CCP2RDS1_REG&nbsp;</td><td align=center>&nbsp;<pre>CCP2_BASE_ADDRESS + 0x228:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CCP2RDSA0_REG&nbsp;</td><td align=center>&nbsp;<pre>CCP2_BASE_ADDRESS + 0x120:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CCP2RDSA1_REG&nbsp;</td><td align=center>&nbsp;<pre>CCP2_BASE_ADDRESS + 0x220:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CCP2REA0_REG&nbsp;</td><td align=center>&nbsp;<pre>CCP2_BASE_ADDRESS + 0x110:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CCP2REA1_REG&nbsp;</td><td align=center>&nbsp;<pre>CCP2_BASE_ADDRESS + 0x210:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CCP2RLS0_REG&nbsp;</td><td align=center>&nbsp;<pre>CCP2_BASE_ADDRESS + 0x11C:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CCP2RLS1_REG&nbsp;</td><td align=center>&nbsp;<pre>CCP2_BASE_ADDRESS + 0x21C:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CCP2RPC0_REG&nbsp;</td><td align=center>&nbsp;<pre>CCP2_BASE_ADDRESS + 0x104:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CCP2RPC1_REG&nbsp;</td><td align=center>&nbsp;<pre>CCP2_BASE_ADDRESS + 0x204:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CCP2RS0_REG&nbsp;</td><td align=center>&nbsp;<pre>CCP2_BASE_ADDRESS + 0x108:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CCP2RS1_REG&nbsp;</td><td align=center>&nbsp;<pre>CCP2_BASE_ADDRESS + 0x208:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CCP2RSA0_REG&nbsp;</td><td align=center>&nbsp;<pre>CCP2_BASE_ADDRESS + 0x10C:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CCP2RSA1_REG&nbsp;</td><td align=center>&nbsp;<pre>CCP2_BASE_ADDRESS + 0x20C:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CCP2RS_REG&nbsp;</td><td align=center>&nbsp;<pre>CCP2_BASE_ADDRESS + 0x04:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CCP2RWP0_REG&nbsp;</td><td align=center>&nbsp;<pre>CCP2_BASE_ADDRESS + 0x114:RO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CCP2RWP1_REG&nbsp;</td><td align=center>&nbsp;<pre>CCP2_BASE_ADDRESS + 0x214:RO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CCP2TAC_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e001008:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CCP2TBA_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e00101c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CCP2TC_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e001000:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CCP2TDL_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e001020:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CCP2TD_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e001024:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CCP2TIC_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e001014:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CCP2TPC_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e00100c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CCP2TSC_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e001010:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CCP2TSPARE_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e001028:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CCP2TS_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e001004:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CCP2TTC_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e001018:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CDPC_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1c00e000:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CDP_BASE&nbsp;</td><td align=center>&nbsp;<pre>0x1C00E000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CDP_DEBUG0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1c00e00c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CDP_DEBUG1_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1c00e010:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CDP_PHYC_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1c00e004:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CDP_PHYTSTDAT_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1c00e008:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CGMSAE_BOT_CONTROL_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e806048:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CGMSAE_BOT_DATA_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e806058:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CGMSAE_BOT_FORMAT_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e806050:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CGMSAE_RESET_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e806040:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CGMSAE_REVID_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e80605c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CGMSAE_TOP_CONTROL_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e806044:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CGMSAE_TOP_DATA_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e806054:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CGMSAE_TOP_FORMAT_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e80604c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CLR_GPIO(g)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CMACIS_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7C:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CMCAM_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7C:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CMCORE_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7C:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CMGEN_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7C:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CMLCD_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7C:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CMMSP_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7C:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CMNVT_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7C:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CMPCM_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7C:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CMPLL1_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7C:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CMPLL2_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7C:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CMPLL3_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7C:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CMPLLC_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7C:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CMPRE1_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7C:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CMPRE2_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7C:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CMPRE3_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7C:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CMPREC_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7C:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CMTIMERF_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7C:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CMTIMER_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7C:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CMUARTF_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7C:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CMUART_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7C:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CMUSB_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7C:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CRYPTO_IP_DMA&nbsp;</td><td align=center>&nbsp;<pre>0x130000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CRYPTO_ISR_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e00200c:RO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CRYPTO_ISR_RNG_INT&nbsp;</td><td align=center>&nbsp;<pre>0x0100000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CRYPTO_OP_DMA&nbsp;</td><td align=center>&nbsp;<pre>0x140000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CSI2DBGDPHY_REG&nbsp;</td><td align=center>&nbsp;<pre>CSI2_BASE_ADDRESS + 0x80:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CSI2DBGMISC_REG&nbsp;</td><td align=center>&nbsp;<pre>CSI2_BASE_ADDRESS + 0x84:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CSI2LPRX0_REG&nbsp;</td><td align=center>&nbsp;<pre>CSI2_BASE_ADDRESS + 0x20:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CSI2LPRX1_REG&nbsp;</td><td align=center>&nbsp;<pre>CSI2_BASE_ADDRESS + 0x24:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CSI2LPRX2_REG&nbsp;</td><td align=center>&nbsp;<pre>CSI2_BASE_ADDRESS + 0x28:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CSI2LPRX3_REG&nbsp;</td><td align=center>&nbsp;<pre>CSI2_BASE_ADDRESS + 0x2C:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CSI2LPRXC_REG&nbsp;</td><td align=center>&nbsp;<pre>CSI2_BASE_ADDRESS + 0x30:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CSI2RDR3_REG&nbsp;</td><td align=center>&nbsp;<pre>CSI2_BASE_ADDRESS + 0x94:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CSI2TRIG_REG&nbsp;</td><td align=center>&nbsp;<pre>CSI2_BASE_ADDRESS + 0x40:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CSI2_DTOV0_REG&nbsp;</td><td align=center>&nbsp;<pre>CSI2_BASE_ADDRESS + 0x12C:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CSI2_DTOV1_REG&nbsp;</td><td align=center>&nbsp;<pre>CSI2_BASE_ADDRESS + 0x22C:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CSI2_DTOV_x(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CSI2_RBC0_REG&nbsp;</td><td align=center>&nbsp;<pre>CSI2_BASE_ADDRESS + 0x118:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CSI2_RBC1_REG&nbsp;</td><td align=center>&nbsp;<pre>CSI2_BASE_ADDRESS + 0x218:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CSI2_RBC_x(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CSI2_RC0_REG&nbsp;</td><td align=center>&nbsp;<pre>CSI2_BASE_ADDRESS + 0x100:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CSI2_RC1_REG&nbsp;</td><td align=center>&nbsp;<pre>CSI2_BASE_ADDRESS + 0x200:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CSI2_RC_REG&nbsp;</td><td align=center>&nbsp;<pre>CSI2_BASE_ADDRESS + 0x00:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CSI2_RC_x(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CSI2_RDEA0_REG&nbsp;</td><td align=center>&nbsp;<pre>CSI2_BASE_ADDRESS + 0x124:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CSI2_RDEA1_REG&nbsp;</td><td align=center>&nbsp;<pre>CSI2_BASE_ADDRESS + 0x224:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CSI2_RDEA_x(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CSI2_RDLS_REG&nbsp;</td><td align=center>&nbsp;<pre>CSI2_BASE_ADDRESS + 0x08:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CSI2_RDS0_REG&nbsp;</td><td align=center>&nbsp;<pre>CSI2_BASE_ADDRESS + 0x128:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CSI2_RDS1_REG&nbsp;</td><td align=center>&nbsp;<pre>CSI2_BASE_ADDRESS + 0x228:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CSI2_RDSA0_REG&nbsp;</td><td align=center>&nbsp;<pre>CSI2_BASE_ADDRESS + 0x120:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CSI2_RDSA1_REG&nbsp;</td><td align=center>&nbsp;<pre>CSI2_BASE_ADDRESS + 0x220:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CSI2_RDSA_x(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CSI2_RDS_x(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CSI2_REA0_REG&nbsp;</td><td align=center>&nbsp;<pre>CSI2_BASE_ADDRESS + 0x110:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CSI2_REA1_REG&nbsp;</td><td align=center>&nbsp;<pre>CSI2_BASE_ADDRESS + 0x210:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CSI2_REA_x(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CSI2_RGSP_REG&nbsp;</td><td align=center>&nbsp;<pre>CSI2_BASE_ADDRESS + 0x0C:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CSI2_RLS0_REG&nbsp;</td><td align=center>&nbsp;<pre>CSI2_BASE_ADDRESS + 0x11C:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CSI2_RLS1_REG&nbsp;</td><td align=center>&nbsp;<pre>CSI2_BASE_ADDRESS + 0x21C:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CSI2_RLS_x(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CSI2_RPC0_REG&nbsp;</td><td align=center>&nbsp;<pre>CSI2_BASE_ADDRESS + 0x104:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CSI2_RPC1_REG&nbsp;</td><td align=center>&nbsp;<pre>CSI2_BASE_ADDRESS + 0x204:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CSI2_RPC_x(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CSI2_RS0_REG&nbsp;</td><td align=center>&nbsp;<pre>CSI2_BASE_ADDRESS + 0x108:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CSI2_RS1_REG&nbsp;</td><td align=center>&nbsp;<pre>CSI2_BASE_ADDRESS + 0x208:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CSI2_RSA0_REG&nbsp;</td><td align=center>&nbsp;<pre>CSI2_BASE_ADDRESS + 0x10C:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CSI2_RSA1_REG&nbsp;</td><td align=center>&nbsp;<pre>CSI2_BASE_ADDRESS + 0x20C:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CSI2_RSA_x(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CSI2_RS_REG&nbsp;</td><td align=center>&nbsp;<pre>CSI2_BASE_ADDRESS + 0x04:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CSI2_RS_x(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CSI2_RWP0_REG&nbsp;</td><td align=center>&nbsp;<pre>CSI2_BASE_ADDRESS + 0x114:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CSI2_RWP1_REG&nbsp;</td><td align=center>&nbsp;<pre>CSI2_BASE_ADDRESS + 0x214:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CSI2_RWP_x(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CSI2_SRST_REG&nbsp;</td><td align=center>&nbsp;<pre>CSI2_BASE_ADDRESS + 0x90:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CSI2_THSCKTO_REG&nbsp;</td><td align=center>&nbsp;<pre>CSI2_BASE_ADDRESS + 0x1C:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CSI2_THSSET_REG&nbsp;</td><td align=center>&nbsp;<pre>CSI2_BASE_ADDRESS + 0x18:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CSI2_THSSTO_REG&nbsp;</td><td align=center>&nbsp;<pre>CSI2_BASE_ADDRESS + 0x14:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;CSI2_TREN_REG&nbsp;</td><td align=center>&nbsp;<pre>CSI2_BASE_ADDRESS + 0x10:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;D1CACHE_BASE_REG&nbsp;</td><td align=center>&nbsp;<pre>0xffffffff:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;DC0CS_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7ee02100:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;DC0END_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7ee02108:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;DC0START_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7ee02104:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;DC1CS_REG&nbsp;</td><td align=center>&nbsp;<pre>0xffffffff:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;DC1END_REG&nbsp;</td><td align=center>&nbsp;<pre>0xffffffff:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;DC1START_REG&nbsp;</td><td align=center>&nbsp;<pre>0xffffffff:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;DC_HUFFTABLE_OFFSET(t)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;DC_MAXCTABLE_OFFSET(t)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;DC_OSETTABLE_OFFSET(t)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;DISPC_BASE_ADDRESS&nbsp;</td><td align=center>&nbsp;<pre>0x1C009000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;DISP_DMA&nbsp;</td><td align=center>&nbsp;<pre>0</pre>&nbsp;</td></tr>
<tr><td>&nbsp;DSI2_DMA&nbsp;</td><td align=center>&nbsp;<pre>0x100000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;DUMMYREG_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7C:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GPAFEN0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e200088:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GPAFEN1_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e20008c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GPAFEN2_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e200090:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GPAREN0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e20007c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GPAREN1_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e200080:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GPAREN2_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e200084:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GPCLR0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e200028:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GPCLR1_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e20002c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GPCLR2_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e200030:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GPEDS0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e200040:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GPEDS1_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e200044:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GPEDS2_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e200048:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GPFEN0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e200058:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GPFEN1_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e20005c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GPFEN2_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e200060:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GPFSEL0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e200000:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GPFSEL1_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e200004:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GPFSEL2_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e200008:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GPFSEL3_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e20000c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GPFSEL4_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e200010:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GPFSEL5_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e200014:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GPFSEL6_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e200018:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GPHEN0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e200064:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GPHEN1_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e200068:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GPHEN2_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e20006c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GPIO_MAX_PINS&nbsp;</td><td align=center>&nbsp;<pre>54</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GPLEN0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e200070:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GPLEN1_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e200074:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GPLEN2_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e200078:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GPLEV0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e200034:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GPLEV1_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e200038:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GPLEV2_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e20003c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GPPUDCLK0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e200098:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GPPUDCLK1_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e20009c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GPPUDCLK2_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e2000a0:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GPPUD_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e200094:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GPREN0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e20004c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GPREN1_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e200050:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GPREN2_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e200054:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GPSET0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e20001c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GPSET1_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e200020:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GPSET2_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e200024:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRDAADR0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005a40:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRDAADR1_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005a44:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRDAADR2_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005a48:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRDAADR3_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005a4c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRDAADR4_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005a50:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRDAADR5_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005a54:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRDAADR6_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005a58:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRDAADR7_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005a5c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRDACFG0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005a20:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRDACFG1_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005a24:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRDACFG2_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005a28:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRDACFG3_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005a2c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRDACFG4_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005a30:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRDACFG5_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005a34:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRDACFG6_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005a38:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRDACFG7_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005a3c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRDCFG_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005a04:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRDCS_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005a00:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRFCBA_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005414:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRFCCFG_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005410:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRFCCV0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005440:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRFCCV1_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005444:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRFCCV2_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005448:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRFCCV3_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a00544c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRFCCV4_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005450:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRFCCV5_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005454:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRFCCV6_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005458:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRFCCV7_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a00545c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRFCFG_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005404:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRFCMSK_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a00542c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRFCSTAT_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005500:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRFCS_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005400:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRFDIMS_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a00540c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRFEBA_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005434:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRFECFG_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005430:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRFSCV_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005428:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRFTLOC_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005408:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRFZBA_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005420:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRFZCFG_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a00541c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRFZCV_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005424:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRMCCT_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005c28:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRMCFG_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005c04:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRMCIH0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005cc0:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRMCIH1_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005ce0:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRMCIL0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005c80:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRMCIL1_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005ca0:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRMCS_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005c00:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRMMCT_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005c1c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRMOADR_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005c14:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRMOCT_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005c18:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRMSADR_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005c0c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRMSCT_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005c10:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRMSSI0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005c20:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRMSSI1_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005c24:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRMSVI_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005c08:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROCFG_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005004:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROCS_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1A005000:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRODBGA_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005100:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROIDC_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005008:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005180:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR10_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a0051d0:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR11_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a0051d8:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR1_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005188:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR2_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005190:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR3_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005198:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR4_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a0051a0:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR5_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a0051a8:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR6_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a0051b0:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR7_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a0051b8:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR8_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a0051c0:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR9_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a0051c8:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTRC_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005170:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTRE_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005174:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTRS0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005184:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTRS10_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a0051d4:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTRS11_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a0051dc:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTRS1_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a00518c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTRS2_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005194:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTRS3_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a00519c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTRS4_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a0051a4:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTRS5_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a0051ac:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTRS6_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a0051b4:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTRS7_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a0051bc:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTRS8_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a0051c4:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTRS9_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a0051cc:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_FBC_CZ_CLRFLG_FETCHES&nbsp;</td><td align=center>&nbsp;<pre>0x22</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_FBC_CZ_EVICTIONS&nbsp;</td><td align=center>&nbsp;<pre>0x31</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_FBC_CZ_FETCHES&nbsp;</td><td align=center>&nbsp;<pre>0x30</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_FBC_CZ_FETCH_STALLS&nbsp;</td><td align=center>&nbsp;<pre>0x28</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_FBC_CZ_FE_DISCARDED&nbsp;</td><td align=center>&nbsp;<pre>0x2E</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_FBC_CZ_FE_HITS&nbsp;</td><td align=center>&nbsp;<pre>0x2D</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_FBC_CZ_FE_LINE_REQS&nbsp;</td><td align=center>&nbsp;<pre>0x2A</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_FBC_CZ_FE_MISSES&nbsp;</td><td align=center>&nbsp;<pre>0x2C</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_FBC_CZ_FE_QUAD_REQS&nbsp;</td><td align=center>&nbsp;<pre>0x29</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_FBC_CZ_FE_UNUSED&nbsp;</td><td align=center>&nbsp;<pre>0x2B</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_FBC_CZ_LINE_FLUSHES&nbsp;</td><td align=center>&nbsp;<pre>0x23</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_FBC_CZ_PBE_HITS&nbsp;</td><td align=center>&nbsp;<pre>0x27</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_FBC_CZ_PBE_MISSES&nbsp;</td><td align=center>&nbsp;<pre>0x26</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_FBC_CZ_PBE_REQS&nbsp;</td><td align=center>&nbsp;<pre>0x24</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_FBC_CZ_PBE_STALLS&nbsp;</td><td align=center>&nbsp;<pre>0x25</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_FBC_CZ_UM_STALLS&nbsp;</td><td align=center>&nbsp;<pre>0x2F</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_FBC_EZ_CLRFLG_FETCHES&nbsp;</td><td align=center>&nbsp;<pre>0x32</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_FBC_EZ_EVICTIONS&nbsp;</td><td align=center>&nbsp;<pre>0x3F</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_FBC_EZ_FETCHES&nbsp;</td><td align=center>&nbsp;<pre>0x3E</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_FBC_EZ_FETCH_STALLS&nbsp;</td><td align=center>&nbsp;<pre>0x38</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_FBC_EZ_FE_FETCHES&nbsp;</td><td align=center>&nbsp;<pre>0x3C</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_FBC_EZ_FE_HITS&nbsp;</td><td align=center>&nbsp;<pre>0x3B</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_FBC_EZ_FE_MISSES&nbsp;</td><td align=center>&nbsp;<pre>0x3A</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_FBC_EZ_FE_REQS&nbsp;</td><td align=center>&nbsp;<pre>0x39</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_FBC_EZ_LINE_FLUSHES&nbsp;</td><td align=center>&nbsp;<pre>0x33</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_FBC_EZ_PBE_HITS&nbsp;</td><td align=center>&nbsp;<pre>0x37</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_FBC_EZ_PBE_MISSES&nbsp;</td><td align=center>&nbsp;<pre>0x36</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_FBC_EZ_PBE_REQS&nbsp;</td><td align=center>&nbsp;<pre>0x34</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_FBC_EZ_PBE_STALLS&nbsp;</td><td align=center>&nbsp;<pre>0x35</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_FBC_EZ_UM_STALLS&nbsp;</td><td align=center>&nbsp;<pre>0x3D</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_FEINVALIDPIXELS&nbsp;</td><td align=center>&nbsp;<pre>0x08</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_FEPEZIDLE&nbsp;</td><td align=center>&nbsp;<pre>0x0A</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_FEPEZRDY&nbsp;</td><td align=center>&nbsp;<pre>0x09</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_FESPMRDY&nbsp;</td><td align=center>&nbsp;<pre>0x0C</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_FESPMSTALL&nbsp;</td><td align=center>&nbsp;<pre>0x0D</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_FESTALLPREFETCH&nbsp;</td><td align=center>&nbsp;<pre>0x0B</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_FEVALIDPRIMS&nbsp;</td><td align=center>&nbsp;<pre>0x05</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_FEVALIDQUADS&nbsp;</td><td align=center>&nbsp;<pre>0x07</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_FEZCULLEDQUADS&nbsp;</td><td align=center>&nbsp;<pre>0x06</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_FOVCLIPPEDPRIMS&nbsp;</td><td align=center>&nbsp;<pre>0x02</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_FOVCULLEDPRIMS&nbsp;</td><td align=center>&nbsp;<pre>0x01</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_NOFEPIXELPRIMS&nbsp;</td><td align=center>&nbsp;<pre>0x04</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_PBE_DEPTH_TEST_FAIL&nbsp;</td><td align=center>&nbsp;<pre>0x1F</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_PBE_DPTH_STCL_PASS&nbsp;</td><td align=center>&nbsp;<pre>0x21</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_PBE_FE_STALLS&nbsp;</td><td align=center>&nbsp;<pre>0x1E</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_PBE_STCL_TEST_FAIL&nbsp;</td><td align=center>&nbsp;<pre>0x20</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_REVCULLEDPRIMS&nbsp;</td><td align=center>&nbsp;<pre>0x03</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_TU0_AXI_REQ_FIFO_FULL&nbsp;</td><td align=center>&nbsp;<pre>0x10</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_TU0_CACHE_ACCESSES&nbsp;</td><td align=center>&nbsp;<pre>0x11</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_TU0_CACHE_MISSES&nbsp;</td><td align=center>&nbsp;<pre>0x14</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_TU0_CACHE_RCV_WAITS&nbsp;</td><td align=center>&nbsp;<pre>0x15</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_TU0_CACHE_REQ_STALLS&nbsp;</td><td align=center>&nbsp;<pre>0x13</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_TU0_CACHE_STALLS&nbsp;</td><td align=center>&nbsp;<pre>0x12</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_TU0_SAME_BANK_STALL&nbsp;</td><td align=center>&nbsp;<pre>0x0F</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_TU0_SAME_SET_STALL&nbsp;</td><td align=center>&nbsp;<pre>0x0E</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_TU1_AXI_REQ_FIFO_FULL&nbsp;</td><td align=center>&nbsp;<pre>0x18</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_TU1_CACHE_ACCESSES&nbsp;</td><td align=center>&nbsp;<pre>0x19</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_TU1_CACHE_MISSES&nbsp;</td><td align=center>&nbsp;<pre>0x1C</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_TU1_CACHE_RCV_WAITS&nbsp;</td><td align=center>&nbsp;<pre>0x1D</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_TU1_CACHE_REQ_STALLS&nbsp;</td><td align=center>&nbsp;<pre>0x1B</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_TU1_CACHE_STALLS&nbsp;</td><td align=center>&nbsp;<pre>0x1A</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_TU1_SAME_BANK_STALL&nbsp;</td><td align=center>&nbsp;<pre>0x17</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GROPCTR_TU1_SAME_SET_STALL&nbsp;</td><td align=center>&nbsp;<pre>0x16</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRPABS_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005660:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRPBCC_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005654:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRPBCFG_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005650:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRPCBS_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a00565c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRPCDSM_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005658:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRPCFG_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005604:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRPCLSZ_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a00560c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRPCLXY_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005608:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRPCS_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005600:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRPCZSM_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005658:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRPFCOL_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005664:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRPSBCG_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005648:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRPSCC_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a00564c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRPSFCG_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005644:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRPVORG_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005610:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRPZBCG_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005640:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRP_FDBGB_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005744:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRP_FDBGO_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005740:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRP_FDBGR_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005748:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRP_FDBGS_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a00574c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRP_SDBG0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005750:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRSAADR_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a00581c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRSACT_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005820:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRSCFG_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005804:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRSCS_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005800:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRSDMAX_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005830:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRSDMIN_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a00582c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRSDOF_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005824:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRSDOU_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005828:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRSDZS_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005840:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRSFSF_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a00583c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRSHPX_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005844:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRSLW_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005838:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRSPADR_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005814:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRSPCT_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005818:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRSPSZ_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005834:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRSSP_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005810:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRSVADR_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005808:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRSVFMT_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a00580c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRS_DBGE_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005900:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRTBCOL0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a00520c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRTBCOL1_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a00522c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRTBCOL2_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a00524c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRTBCOL3_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a00526c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRTBCOL4_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a00528c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRTBCOL5_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a0052ac:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRTBCOL6_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a0052cc:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRTBCOL7_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a0052ec:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRTCDIM0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005308:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRTCDIM1_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005388:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRTCFG0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005204:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRTCFG1_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005224:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRTCFG2_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005244:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRTCFG3_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005264:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRTCFG4_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005284:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRTCFG5_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a0052a4:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRTCFG6_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a0052c4:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRTCFG7_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a0052e4:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRTCOFF0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005304:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRTCOFF1_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005384:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRTCS0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005200:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRTCS1_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005280:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRTDBG0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005300:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRTDIM0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005208:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRTDIM1_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005228:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRTDIM2_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005248:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRTDIM3_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005268:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRTDIM4_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005288:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRTDIM5_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a0052a8:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRTDIM6_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a0052c8:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRTDIM7_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a0052e8:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRTLBIAS0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a00521c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRTLBIAS1_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a00523c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRTLBIAS2_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a00525c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRTLBIAS3_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a00527c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRTLBIAS4_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a00529c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRTLBIAS5_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a0052bc:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRTLBIAS6_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a0052dc:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRTLBIAS7_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a0052fc:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRTMPM0_BASE&nbsp;</td><td align=center>&nbsp;<pre>0x1A005E00</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRTMPM0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005e00:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRTMPM1_BASE&nbsp;</td><td align=center>&nbsp;<pre>0x1A005F00</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRTMPM1_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005f00:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRTMPM_MASK&nbsp;</td><td align=center>&nbsp;<pre>0xFFFFFF00</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRTPTBA0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005220:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRTPTBA1_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a0052a0:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GRVVSTRD_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a005d00:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GR_FBC_ADDR_MASK&nbsp;</td><td align=center>&nbsp;<pre>0x0000007F</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GR_FBC_BASE&nbsp;</td><td align=center>&nbsp;<pre>0x1A005400</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GR_FBC_DEBUG_ADDR_MASK&nbsp;</td><td align=center>&nbsp;<pre>0x7F</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GR_FBC_DEBUG_BASE&nbsp;</td><td align=center>&nbsp;<pre>0x1A005500</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GR_PPL_ADDR_MASK&nbsp;</td><td align=center>&nbsp;<pre>0x0000007F</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GR_PPL_BASE&nbsp;</td><td align=center>&nbsp;<pre>0x1A005600</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GR_PPL_DEBUG_ADDR_MASK&nbsp;</td><td align=center>&nbsp;<pre>0x0000001F</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GR_PPL_DEBUG_BASE&nbsp;</td><td align=center>&nbsp;<pre>0x1A005740</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GR_PSE_ADDR_MASK&nbsp;</td><td align=center>&nbsp;<pre>0x0000007f</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GR_PSE_BASE&nbsp;</td><td align=center>&nbsp;<pre>0x1A005800</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GR_PSE_DEBUG_ADDR_MASK&nbsp;</td><td align=center>&nbsp;<pre>0x00000003</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GR_PSE_DEBUG_BASE&nbsp;</td><td align=center>&nbsp;<pre>0x1A005900</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GR_SYSTEM_BASE&nbsp;</td><td align=center>&nbsp;<pre>0x1A005000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GR_SYSTEM_DEBUG_BASE&nbsp;</td><td align=center>&nbsp;<pre>0x1A005100</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GR_TU_ADDR_MASK&nbsp;</td><td align=center>&nbsp;<pre>0x000000FF</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GR_TU_BASE0&nbsp;</td><td align=center>&nbsp;<pre>0x1A005200</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GR_TU_BASE1&nbsp;</td><td align=center>&nbsp;<pre>0x1A005220</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GR_TU_BASE2&nbsp;</td><td align=center>&nbsp;<pre>0x1A005240</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GR_TU_BASE3&nbsp;</td><td align=center>&nbsp;<pre>0x1A005260</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GR_TU_BASE4&nbsp;</td><td align=center>&nbsp;<pre>0x1A005280</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GR_TU_BASE5&nbsp;</td><td align=center>&nbsp;<pre>0x1A0052A0</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GR_TU_BASE6&nbsp;</td><td align=center>&nbsp;<pre>0x1A0052C0</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GR_TU_BASE7&nbsp;</td><td align=center>&nbsp;<pre>0x1A0052E0</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GR_TU_DBG_BASE&nbsp;</td><td align=center>&nbsp;<pre>0x1A005300</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GR_TU_UNIT_MASK&nbsp;</td><td align=center>&nbsp;<pre>0xFFFFFF1F</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GR_UNIFORM_ADDR_MASK&nbsp;</td><td align=center>&nbsp;<pre>0x00000fff</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GR_UNIFORM_BASE&nbsp;</td><td align=center>&nbsp;<pre>0x1a00c000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GR_UNIFORM_SIZE&nbsp;</td><td align=center>&nbsp;<pre>0x00001000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GR_VCACHE_ADDR_MASK&nbsp;</td><td align=center>&nbsp;<pre>0x00001fff</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GR_VCACHE_BASE&nbsp;</td><td align=center>&nbsp;<pre>0x1a00a000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GR_VCACHE_SIZE&nbsp;</td><td align=center>&nbsp;<pre>0x00002000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GR_VCD_ADDR_MASK&nbsp;</td><td align=center>&nbsp;<pre>0x0000007f</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GR_VCD_BASE&nbsp;</td><td align=center>&nbsp;<pre>0x1A005A00</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GR_VCM_ADDR_MASK&nbsp;</td><td align=center>&nbsp;<pre>0x0000003f</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GR_VCM_BASE&nbsp;</td><td align=center>&nbsp;<pre>0x1A005C00</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GR_VCM_CI_ADDR_MASK&nbsp;</td><td align=center>&nbsp;<pre>0x0000007f</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GR_VCM_CI_BASE&nbsp;</td><td align=center>&nbsp;<pre>0x1A005C80</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GR_VPM_VRFCFG_ADDR_MASK&nbsp;</td><td align=center>&nbsp;<pre>0x00000003</pre>&nbsp;</td></tr>
<tr><td>&nbsp;GR_VPM_VRFCFG_BASE&nbsp;</td><td align=center>&nbsp;<pre>0x1A005D00</pre>&nbsp;</td></tr>
<tr><td>&nbsp;HW_POINTER_TO_ADDRESS(pointer)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;HW_REGISTER_RO(addr)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;HW_REGISTER_RW(addr)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I1CACHE_BASE_REG&nbsp;</td><td align=center>&nbsp;<pre>0xffffffff:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CA_0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e20500c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CA_1_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e80400c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CA_2_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e80500c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CA_3_REG&nbsp;</td><td align=center>&nbsp;<pre>I2C_BASE_3 + 0x0C:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CA_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e20500c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CA_x(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CCLKT_0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e20501c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CCLKT_1_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e80401c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CCLKT_2_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e80501c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CCLKT_3_REG&nbsp;</td><td align=center>&nbsp;<pre>I2C_BASE_3 + 0x1C:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CCLKT_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e20501c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CCLKT_x(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CC_0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e205000:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CC_1_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e804000:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CC_2_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e805000:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CC_3_REG&nbsp;</td><td align=center>&nbsp;<pre>I2C_BASE_3 + 0x00:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CC_CLEAR&nbsp;</td><td align=center>&nbsp;<pre>48</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CC_EN&nbsp;</td><td align=center>&nbsp;<pre>0x8000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CC_INTD&nbsp;</td><td align=center>&nbsp;<pre>256</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CC_INTR&nbsp;</td><td align=center>&nbsp;<pre>0x400</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CC_INTT&nbsp;</td><td align=center>&nbsp;<pre>0x200</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CC_READ&nbsp;</td><td align=center>&nbsp;<pre>1</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CC_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e205000:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CC_START&nbsp;</td><td align=center>&nbsp;<pre>128</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CC_x(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CDEL_0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e205018:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CDEL_1_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e804018:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CDEL_2_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e805018:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CDEL_3_REG&nbsp;</td><td align=center>&nbsp;<pre>I2C_BASE_3 + 0x18:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CDEL_FEDL&nbsp;</td><td align=center>&nbsp;<pre>(16)</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CDEL_REDL&nbsp;</td><td align=center>&nbsp;<pre>(0)</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CDEL_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e205018:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CDEL_x(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CDIV_0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e205014:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CDIV_1_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e804014:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CDIV_2_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e805014:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CDIV_3_REG&nbsp;</td><td align=center>&nbsp;<pre>I2C_BASE_3 + 0x14:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CDIV_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e205014:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CDIV_x(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CDLEN_0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e205008:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CDLEN_1_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e804008:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CDLEN_2_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e805008:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CDLEN_3_REG&nbsp;</td><td align=center>&nbsp;<pre>I2C_BASE_3 + 0x08:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CDLEN_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e205008:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CDLEN_x(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CFIFO_0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e205010:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CFIFO_1_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e804010:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CFIFO_2_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e805010:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CFIFO_3_REG&nbsp;</td><td align=center>&nbsp;<pre>I2C_BASE_3 + 0x10:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CFIFO_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e205010:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CFIFO_x(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CS_0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e205004:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CS_1_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e804004:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CS_2_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e805004:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CS_3_REG&nbsp;</td><td align=center>&nbsp;<pre>I2C_BASE_3 + 0x04:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CS_CLKT&nbsp;</td><td align=center>&nbsp;<pre>0x200</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CS_DONE&nbsp;</td><td align=center>&nbsp;<pre>2</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CS_ERR&nbsp;</td><td align=center>&nbsp;<pre>256</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CS_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e205004:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CS_RXD&nbsp;</td><td align=center>&nbsp;<pre>32</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CS_RXF&nbsp;</td><td align=center>&nbsp;<pre>128</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CS_RXR&nbsp;</td><td align=center>&nbsp;<pre>8</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CS_TA&nbsp;</td><td align=center>&nbsp;<pre>1</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CS_TXD&nbsp;</td><td align=center>&nbsp;<pre>16</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CS_TXE&nbsp;</td><td align=center>&nbsp;<pre>64</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CS_TXW&nbsp;</td><td align=center>&nbsp;<pre>4</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2CS_x(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2C_BASE_0&nbsp;</td><td align=center>&nbsp;<pre>0x7e205000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2C_BASE_1&nbsp;</td><td align=center>&nbsp;<pre>0x7e804000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;I2C_BASE_2&nbsp;</td><td align=center>&nbsp;<pre>0x7e805000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IC0CS_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7ee02000:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IC1CS_REG&nbsp;</td><td align=center>&nbsp;<pre>0xffffffff:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IC1END_REG&nbsp;</td><td align=center>&nbsp;<pre>0xffffffff:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IC1START_REG&nbsp;</td><td align=center>&nbsp;<pre>0xffffffff:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IC_0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e002000:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IC_1_REG&nbsp;</td><td align=center>&nbsp;<pre>0xffffffff:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IC_MASK0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e002010:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IC_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e002000:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IC_VADDR_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e002030:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IDCCFG_REG&nbsp;</td><td align=center>&nbsp;<pre>0x10002014:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IDCCMD_REG&nbsp;</td><td align=center>&nbsp;<pre>0x10002010:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IDCKEYHU_REG&nbsp;</td><td align=center>&nbsp;<pre>0x10002008:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IDCKEYLU_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1000200C:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IDCKSEL_REG&nbsp;</td><td align=center>&nbsp;<pre>0x10002018:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IDCLVWMCU_REG&nbsp;</td><td align=center>&nbsp;<pre>0x10002000:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IDCLVWMC_REG&nbsp;</td><td align=center>&nbsp;<pre>0x10002020:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IDCMDIDU_REG&nbsp;</td><td align=center>&nbsp;<pre>0x10002004:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IDCMDID_REG&nbsp;</td><td align=center>&nbsp;<pre>0x10002024:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IFORCE0_0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e002040:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IFORCE0_1_REG&nbsp;</td><td align=center>&nbsp;<pre>0xffffffff:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IFORCE1_0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e002044:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IFORCE1_1_REG&nbsp;</td><td align=center>&nbsp;<pre>0xffffffff:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IMASK0_0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e002010:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IMASK0_1_REG&nbsp;</td><td align=center>&nbsp;<pre>0xffffffff:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IMASK0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e002010:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IMASK1_0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e002014:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IMASK1_1_REG&nbsp;</td><td align=center>&nbsp;<pre>0xffffffff:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IMASK1_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e002014:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IMASK2_0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e002018:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IMASK2_1_REG&nbsp;</td><td align=center>&nbsp;<pre>0xffffffff:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IMASK2_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e002018:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IMASK3_0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e00201c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IMASK3_1_REG&nbsp;</td><td align=center>&nbsp;<pre>0xffffffff:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IMASK3_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e00201c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IMASK4_0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e002020:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IMASK4_1_REG&nbsp;</td><td align=center>&nbsp;<pre>0xffffffff:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IMASK5_0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e002024:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IMASK5_1_REG&nbsp;</td><td align=center>&nbsp;<pre>0xffffffff:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IMASK6_0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e002028:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IMASK6_1_REG&nbsp;</td><td align=center>&nbsp;<pre>0xffffffff:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IMASK7_0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e00202c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IMASK7_1_REG&nbsp;</td><td align=center>&nbsp;<pre>0xffffffff:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IMASKx_0(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IMASKx_1(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_3D&nbsp;</td><td align=center>&nbsp;<pre>74</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_ADC&nbsp;</td><td align=center>&nbsp;<pre>122</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_ARM&nbsp;</td><td align=center>&nbsp;<pre>94</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_ASDIO&nbsp;</td><td align=center>&nbsp;<pre>126</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_AUXIO&nbsp;</td><td align=center>&nbsp;<pre>93</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_AVE&nbsp;</td><td align=center>&nbsp;<pre>101</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_AVSPMON&nbsp;</td><td align=center>&nbsp;<pre>127</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_CAM0&nbsp;</td><td align=center>&nbsp;<pre>102</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_CAM1&nbsp;</td><td align=center>&nbsp;<pre>103</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_CCP2&nbsp;</td><td align=center>&nbsp;<pre>102</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_CCP2TX&nbsp;</td><td align=center>&nbsp;<pre>98</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_CDP&nbsp;</td><td align=center>&nbsp;<pre>110</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_CODEC0&nbsp;</td><td align=center>&nbsp;<pre>68</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_CODEC1&nbsp;</td><td align=center>&nbsp;<pre>69</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_CODEC2&nbsp;</td><td align=center>&nbsp;<pre>70</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_CPG&nbsp;</td><td align=center>&nbsp;<pre>124</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_CPR&nbsp;</td><td align=center>&nbsp;<pre>111</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_CRYPTO&nbsp;</td><td align=center>&nbsp;<pre>98</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_CSI2&nbsp;</td><td align=center>&nbsp;<pre>103</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_DMA0&nbsp;</td><td align=center>&nbsp;<pre>80</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_DMA1&nbsp;</td><td align=center>&nbsp;<pre>81</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_DMA10&nbsp;</td><td align=center>&nbsp;<pre>90</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_DMA11&nbsp;</td><td align=center>&nbsp;<pre>91</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_DMA11_12_13_14&nbsp;</td><td align=center>&nbsp;<pre>91</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_DMA12&nbsp;</td><td align=center>&nbsp;<pre>92</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_DMA13&nbsp;</td><td align=center>&nbsp;<pre>93</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_DMA14&nbsp;</td><td align=center>&nbsp;<pre>94</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_DMA15&nbsp;</td><td align=center>&nbsp;<pre>95</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_DMA2&nbsp;</td><td align=center>&nbsp;<pre>82</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_DMA3&nbsp;</td><td align=center>&nbsp;<pre>83</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_DMA4&nbsp;</td><td align=center>&nbsp;<pre>84</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_DMA5&nbsp;</td><td align=center>&nbsp;<pre>85</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_DMA6&nbsp;</td><td align=center>&nbsp;<pre>86</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_DMA7&nbsp;</td><td align=center>&nbsp;<pre>87</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_DMA8&nbsp;</td><td align=center>&nbsp;<pre>88</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_DMA9&nbsp;</td><td align=center>&nbsp;<pre>89</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_DMA_ALL&nbsp;</td><td align=center>&nbsp;<pre>92</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_DMA_VPU&nbsp;</td><td align=center>&nbsp;<pre>95</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_DSI0&nbsp;</td><td align=center>&nbsp;<pre>100</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_DSI1&nbsp;</td><td align=center>&nbsp;<pre>108</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_DUMMY&nbsp;</td><td align=center>&nbsp;<pre>127</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_EXCEPTION_NUM&nbsp;</td><td align=center>&nbsp;<pre>32</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_EXCEPTION_OFFSET&nbsp;</td><td align=center>&nbsp;<pre>0</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_GPIO0&nbsp;</td><td align=center>&nbsp;<pre>112</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_GPIO1&nbsp;</td><td align=center>&nbsp;<pre>113</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_GPIO2&nbsp;</td><td align=center>&nbsp;<pre>114</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_GPIO3&nbsp;</td><td align=center>&nbsp;<pre>116</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_GPION&nbsp;</td><td align=center>&nbsp;<pre>115</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_HARDINT_NUM&nbsp;</td><td align=center>&nbsp;<pre>64</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_HARDINT_OFFSET&nbsp;</td><td align=center>&nbsp;<pre>64</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_HDMI0&nbsp;</td><td align=center>&nbsp;<pre>104</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_HDMI1&nbsp;</td><td align=center>&nbsp;<pre>105</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_HOSTINTERFACE&nbsp;</td><td align=center>&nbsp;<pre>96</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_HOSTPORT&nbsp;</td><td align=center>&nbsp;<pre>96</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_HW_NUM&nbsp;</td><td align=center>&nbsp;<pre>(64)</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_HW_OFFSET&nbsp;</td><td align=center>&nbsp;<pre>(64)</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_I2C&nbsp;</td><td align=center>&nbsp;<pre>117</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_I2C_SLV&nbsp;</td><td align=center>&nbsp;<pre>107</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_I2SPCM&nbsp;</td><td align=center>&nbsp;<pre>119</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_ISP&nbsp;</td><td align=center>&nbsp;<pre>72</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_JPEG&nbsp;</td><td align=center>&nbsp;<pre>71</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_MULTICORESYNC0&nbsp;</td><td align=center>&nbsp;<pre>76</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_MULTICORESYNC1&nbsp;</td><td align=center>&nbsp;<pre>77</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_MULTICORESYNC2&nbsp;</td><td align=center>&nbsp;<pre>78</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_MULTICORESYNC3&nbsp;</td><td align=center>&nbsp;<pre>79</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_PARALLELCAMERA&nbsp;</td><td align=center>&nbsp;<pre>107</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_PIXELVALVE0&nbsp;</td><td align=center>&nbsp;<pre>108</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_PIXELVALVE1&nbsp;</td><td align=center>&nbsp;<pre>106</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_PLL&nbsp;</td><td align=center>&nbsp;<pre>109</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_PWA0&nbsp;</td><td align=center>&nbsp;<pre>109</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_PWA1&nbsp;</td><td align=center>&nbsp;<pre>110</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_RNG&nbsp;</td><td align=center>&nbsp;<pre>125</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_SDC&nbsp;</td><td align=center>&nbsp;<pre>99</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_SDCARDHOST&nbsp;</td><td align=center>&nbsp;<pre>120</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_SDIO&nbsp;</td><td align=center>&nbsp;<pre>120</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_SLIMBUS&nbsp;</td><td align=center>&nbsp;<pre>116</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_SMI&nbsp;</td><td align=center>&nbsp;<pre>111</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_SOFTINT_NUM&nbsp;</td><td align=center>&nbsp;<pre>32</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_SOFTINT_OFFSET&nbsp;</td><td align=center>&nbsp;<pre>32</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_SPARE1&nbsp;</td><td align=center>&nbsp;<pre>99</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_SPARE2&nbsp;</td><td align=center>&nbsp;<pre>124</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_SPARE3&nbsp;</td><td align=center>&nbsp;<pre>125</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_SPARE4&nbsp;</td><td align=center>&nbsp;<pre>126</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_SPARE5&nbsp;</td><td align=center>&nbsp;<pre>127</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_SPI&nbsp;</td><td align=center>&nbsp;<pre>118</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_SW_NUM&nbsp;</td><td align=center>&nbsp;<pre>(32)</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_SW_OFFSET&nbsp;</td><td align=center>&nbsp;<pre>(32)</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_TIMER0&nbsp;</td><td align=center>&nbsp;<pre>64</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_TIMER1&nbsp;</td><td align=center>&nbsp;<pre>65</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_TIMER2&nbsp;</td><td align=center>&nbsp;<pre>66</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_TIMER3&nbsp;</td><td align=center>&nbsp;<pre>67</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_TRANSPOSER&nbsp;</td><td align=center>&nbsp;<pre>75</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_UART&nbsp;</td><td align=center>&nbsp;<pre>121</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_UART_SPI0_SPI1&nbsp;</td><td align=center>&nbsp;<pre>93</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_USB&nbsp;</td><td align=center>&nbsp;<pre>73</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_VEC&nbsp;</td><td align=center>&nbsp;<pre>123</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_VECTOR_BASE&nbsp;</td><td align=center>&nbsp;<pre>0</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INTERRUPT_VIDEOSCALER&nbsp;</td><td align=center>&nbsp;<pre>97</pre>&nbsp;</td></tr>
<tr><td>&nbsp;INT_CTL_BASE_ADDR1_REG&nbsp;</td><td align=center>&nbsp;<pre>0xffffffff:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IPROFILE_0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e002038:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IPROFILE_1_REG&nbsp;</td><td align=center>&nbsp;<pre>0xffffffff:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;ISRC0_0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e002008:RO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;ISRC0_1_REG&nbsp;</td><td align=center>&nbsp;<pre>0xffffffff:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;ISRC1_0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e00200c:RO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;ISRC1_1_REG&nbsp;</td><td align=center>&nbsp;<pre>0xffffffff:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;ISRC_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e002008:RO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IS_0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e002004:RO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IS_1_REG&nbsp;</td><td align=center>&nbsp;<pre>0xffffffff:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IS_ALIAS_COHERENT(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IS_ALIAS_DIRECT(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IS_ALIAS_L1L2_NONALLOCATING(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IS_ALIAS_L1_NONALLOCATING(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IS_ALIAS_NONALLOCATING(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IS_ALIAS_NORMAL(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IS_ALIAS_NOT_L1(p)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IS_ALIAS_PERIPHERAL(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IS_ALIAS_STREAMING(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IS_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e002004:RO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IVADDR_0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e002030:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IVADDR_1_REG&nbsp;</td><td align=center>&nbsp;<pre>0xffffffff:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IWAKEUP_0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e002034:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;IWAKEUP_1_REG&nbsp;</td><td align=center>&nbsp;<pre>0xffffffff:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;JC0BA_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e00504c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;JC0S_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e005058:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;JC0W_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e005064:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;JC1BA_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e005050:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;JC1S_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e00505c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;JC1W_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e005068:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;JC2BA_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e005054:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;JC2S_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e005060:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;JC2W_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e00506c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;JCBA_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e005010:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;JCTRL_DCTEN&nbsp;</td><td align=center>&nbsp;<pre>16</pre>&nbsp;</td></tr>
<tr><td>&nbsp;JCTRL_FLUSH&nbsp;</td><td align=center>&nbsp;<pre>4</pre>&nbsp;</td></tr>
<tr><td>&nbsp;JCTRL_MODE&nbsp;</td><td align=center>&nbsp;<pre>1</pre>&nbsp;</td></tr>
<tr><td>&nbsp;JCTRL_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e005000:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;JCTRL_RESET&nbsp;</td><td align=center>&nbsp;<pre>8</pre>&nbsp;</td></tr>
<tr><td>&nbsp;JCTRL_START&nbsp;</td><td align=center>&nbsp;<pre>128</pre>&nbsp;</td></tr>
<tr><td>&nbsp;JCTRL_STUFF&nbsp;</td><td align=center>&nbsp;<pre>2</pre>&nbsp;</td></tr>
<tr><td>&nbsp;JDCCTRL_DCCOMP_MASK&nbsp;</td><td align=center>&nbsp;<pre>0xFFFF</pre>&nbsp;</td></tr>
<tr><td>&nbsp;JDCCTRL_DISDC&nbsp;</td><td align=center>&nbsp;<pre>0x100000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;JDCCTRL_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e00500c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;JDCCTRL_SETDC(n)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;JHADDR_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e005028:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;JHADDR_TABLEF&nbsp;</td><td align=center>&nbsp;<pre>0x80000000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;JHWDATA_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e00502c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;JICST_CDONE&nbsp;</td><td align=center>&nbsp;<pre>0x10000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;JICST_ERR&nbsp;</td><td align=center>&nbsp;<pre>0x80000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;JICST_INTCD&nbsp;</td><td align=center>&nbsp;<pre>1</pre>&nbsp;</td></tr>
<tr><td>&nbsp;JICST_INTE&nbsp;</td><td align=center>&nbsp;<pre>8</pre>&nbsp;</td></tr>
<tr><td>&nbsp;JICST_INTM&nbsp;</td><td align=center>&nbsp;<pre>4</pre>&nbsp;</td></tr>
<tr><td>&nbsp;JICST_INTSD&nbsp;</td><td align=center>&nbsp;<pre>2</pre>&nbsp;</td></tr>
<tr><td>&nbsp;JICST_MARKER&nbsp;</td><td align=center>&nbsp;<pre>0x40000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;JICST_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e005004:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;JICST_SDONE&nbsp;</td><td align=center>&nbsp;<pre>0x20000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;JMADDR_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e005030:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;JMCTRL_420_MODE&nbsp;</td><td align=center>&nbsp;<pre>0</pre>&nbsp;</td></tr>
<tr><td>&nbsp;JMCTRL_422_MODE&nbsp;</td><td align=center>&nbsp;<pre>0x4000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;JMCTRL_444_MODE&nbsp;</td><td align=center>&nbsp;<pre>0x8000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;JMCTRL_AC_TAB(n)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;JMCTRL_CMP(n)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;JMCTRL_DC_TAB(n)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;JMCTRL_NUMCMP&nbsp;</td><td align=center>&nbsp;<pre>256</pre>&nbsp;</td></tr>
<tr><td>&nbsp;JMCTRL_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e005008:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;JMCTRL_UNUSED_BITS&nbsp;</td><td align=center>&nbsp;<pre>0xf800</pre>&nbsp;</td></tr>
<tr><td>&nbsp;JMOP_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e005024:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;JMWDATA_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e005034:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;JNCB_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e005014:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;JNSB_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e00501c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;JOADDR_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e005038:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;JOWDATA_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e00503c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;JQADDR_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e005040:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;JQCTRL_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e005048:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;JQWDATA_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e005044:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;JSBO_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e005020:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;JSDA_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e005018:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;L2CACHE_SIZE&nbsp;</td><td align=center>&nbsp;<pre>(1024 * 128)</pre>&nbsp;</td></tr>
<tr><td>&nbsp;L2CS_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7ee01000:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;L2END_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7ee01008:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;L2START_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7ee01004:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;MAX_DMA_NUM&nbsp;</td><td align=center>&nbsp;<pre>8</pre>&nbsp;</td></tr>
<tr><td>&nbsp;MAX_DMA_SUB&nbsp;</td><td align=center>&nbsp;<pre>1</pre>&nbsp;</td></tr>
<tr><td>&nbsp;MAX_EXCEPTION_NUM&nbsp;</td><td align=center>&nbsp;<pre>8</pre>&nbsp;</td></tr>
<tr><td>&nbsp;MAX_GPIO_NUM&nbsp;</td><td align=center>&nbsp;<pre>2</pre>&nbsp;</td></tr>
<tr><td>&nbsp;MAX_TIMER_NUM&nbsp;</td><td align=center>&nbsp;<pre>4</pre>&nbsp;</td></tr>
<tr><td>&nbsp;MULTICORE_SYNC_ICCLR_0_REG&nbsp;</td><td align=center>&nbsp;<pre>MULTICORE_SYNC_BASE_ADDRESS + 0x98:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;MULTICORE_SYNC_ICCLR_1_REG&nbsp;</td><td align=center>&nbsp;<pre>MULTICORE_SYNC_BASE_ADDRESS + 0x9C:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;MULTICORE_SYNC_ICSET_0_REG&nbsp;</td><td align=center>&nbsp;<pre>MULTICORE_SYNC_BASE_ADDRESS + 0x90:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;MULTICORE_SYNC_ICSET_1_REG&nbsp;</td><td align=center>&nbsp;<pre>MULTICORE_SYNC_BASE_ADDRESS + 0x94:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;MULTICORE_SYNC_IREQ_0_REG&nbsp;</td><td align=center>&nbsp;<pre>MULTICORE_SYNC_BASE_ADDRESS + 0x84:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;MULTICORE_SYNC_IREQ_1_REG&nbsp;</td><td align=center>&nbsp;<pre>MULTICORE_SYNC_BASE_ADDRESS + 0x88:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;MULTICORE_SYNC_MBOX_0_REG&nbsp;</td><td align=center>&nbsp;<pre>MULTICORE_SYNC_BASE_ADDRESS + 0xA0:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;MULTICORE_SYNC_MBOX_1_REG&nbsp;</td><td align=center>&nbsp;<pre>MULTICORE_SYNC_BASE_ADDRESS + 0xA4:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;MULTICORE_SYNC_MBOX_2_REG&nbsp;</td><td align=center>&nbsp;<pre>MULTICORE_SYNC_BASE_ADDRESS + 0xA8:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;MULTICORE_SYNC_MBOX_3_REG&nbsp;</td><td align=center>&nbsp;<pre>MULTICORE_SYNC_BASE_ADDRESS + 0xAC:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;MULTICORE_SYNC_MBOX_4_REG&nbsp;</td><td align=center>&nbsp;<pre>MULTICORE_SYNC_BASE_ADDRESS + 0xB0:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;MULTICORE_SYNC_MBOX_5_REG&nbsp;</td><td align=center>&nbsp;<pre>MULTICORE_SYNC_BASE_ADDRESS + 0xB4:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;MULTICORE_SYNC_MBOX_6_REG&nbsp;</td><td align=center>&nbsp;<pre>MULTICORE_SYNC_BASE_ADDRESS + 0xB8:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;MULTICORE_SYNC_MBOX_7_REG&nbsp;</td><td align=center>&nbsp;<pre>MULTICORE_SYNC_BASE_ADDRESS + 0xBC:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;MULTICORE_SYNC_MBOX_MASK(num)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;MULTICORE_SYNC_NUM_SEMAPHORES&nbsp;</td><td align=center>&nbsp;<pre>(32)</pre>&nbsp;</td></tr>
<tr><td>&nbsp;MULTICORE_SYNC_SEMA_MASK(num)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;MULTICORE_SYNC_SEMA_MASK_0_REG&nbsp;</td><td align=center>&nbsp;<pre>MULTICORE_SYNC_BASE_ADDRESS + 0x00:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;MULTICORE_SYNC_SEMA_MASK_10_REG&nbsp;</td><td align=center>&nbsp;<pre>MULTICORE_SYNC_BASE_ADDRESS + 0x28:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;MULTICORE_SYNC_SEMA_MASK_11_REG&nbsp;</td><td align=center>&nbsp;<pre>MULTICORE_SYNC_BASE_ADDRESS + 0x2C:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;MULTICORE_SYNC_SEMA_MASK_12_REG&nbsp;</td><td align=center>&nbsp;<pre>MULTICORE_SYNC_BASE_ADDRESS + 0x30:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;MULTICORE_SYNC_SEMA_MASK_13_REG&nbsp;</td><td align=center>&nbsp;<pre>MULTICORE_SYNC_BASE_ADDRESS + 0x34:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;MULTICORE_SYNC_SEMA_MASK_14_REG&nbsp;</td><td align=center>&nbsp;<pre>MULTICORE_SYNC_BASE_ADDRESS + 0x38:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;MULTICORE_SYNC_SEMA_MASK_15_REG&nbsp;</td><td align=center>&nbsp;<pre>MULTICORE_SYNC_BASE_ADDRESS + 0x3C:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;MULTICORE_SYNC_SEMA_MASK_16_REG&nbsp;</td><td align=center>&nbsp;<pre>MULTICORE_SYNC_BASE_ADDRESS + 0x40:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;MULTICORE_SYNC_SEMA_MASK_17_REG&nbsp;</td><td align=center>&nbsp;<pre>MULTICORE_SYNC_BASE_ADDRESS + 0x44:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;MULTICORE_SYNC_SEMA_MASK_18_REG&nbsp;</td><td align=center>&nbsp;<pre>MULTICORE_SYNC_BASE_ADDRESS + 0x48:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;MULTICORE_SYNC_SEMA_MASK_19_REG&nbsp;</td><td align=center>&nbsp;<pre>MULTICORE_SYNC_BASE_ADDRESS + 0x4C:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;MULTICORE_SYNC_SEMA_MASK_1_REG&nbsp;</td><td align=center>&nbsp;<pre>MULTICORE_SYNC_BASE_ADDRESS + 0x04:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;MULTICORE_SYNC_SEMA_MASK_20_REG&nbsp;</td><td align=center>&nbsp;<pre>MULTICORE_SYNC_BASE_ADDRESS + 0x50:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;MULTICORE_SYNC_SEMA_MASK_21_REG&nbsp;</td><td align=center>&nbsp;<pre>MULTICORE_SYNC_BASE_ADDRESS + 0x54:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;MULTICORE_SYNC_SEMA_MASK_22_REG&nbsp;</td><td align=center>&nbsp;<pre>MULTICORE_SYNC_BASE_ADDRESS + 0x58:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;MULTICORE_SYNC_SEMA_MASK_23_REG&nbsp;</td><td align=center>&nbsp;<pre>MULTICORE_SYNC_BASE_ADDRESS + 0x5C:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;MULTICORE_SYNC_SEMA_MASK_24_REG&nbsp;</td><td align=center>&nbsp;<pre>MULTICORE_SYNC_BASE_ADDRESS + 0x60:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;MULTICORE_SYNC_SEMA_MASK_25_REG&nbsp;</td><td align=center>&nbsp;<pre>MULTICORE_SYNC_BASE_ADDRESS + 0x64:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;MULTICORE_SYNC_SEMA_MASK_26_REG&nbsp;</td><td align=center>&nbsp;<pre>MULTICORE_SYNC_BASE_ADDRESS + 0x68:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;MULTICORE_SYNC_SEMA_MASK_27_REG&nbsp;</td><td align=center>&nbsp;<pre>MULTICORE_SYNC_BASE_ADDRESS + 0x6C:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;MULTICORE_SYNC_SEMA_MASK_28_REG&nbsp;</td><td align=center>&nbsp;<pre>MULTICORE_SYNC_BASE_ADDRESS + 0x70:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;MULTICORE_SYNC_SEMA_MASK_29_REG&nbsp;</td><td align=center>&nbsp;<pre>MULTICORE_SYNC_BASE_ADDRESS + 0x74:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;MULTICORE_SYNC_SEMA_MASK_2_REG&nbsp;</td><td align=center>&nbsp;<pre>MULTICORE_SYNC_BASE_ADDRESS + 0x08:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;MULTICORE_SYNC_SEMA_MASK_30_REG&nbsp;</td><td align=center>&nbsp;<pre>MULTICORE_SYNC_BASE_ADDRESS + 0x78:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;MULTICORE_SYNC_SEMA_MASK_31_REG&nbsp;</td><td align=center>&nbsp;<pre>MULTICORE_SYNC_BASE_ADDRESS + 0x7C:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;MULTICORE_SYNC_SEMA_MASK_3_REG&nbsp;</td><td align=center>&nbsp;<pre>MULTICORE_SYNC_BASE_ADDRESS + 0x0C:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;MULTICORE_SYNC_SEMA_MASK_4_REG&nbsp;</td><td align=center>&nbsp;<pre>MULTICORE_SYNC_BASE_ADDRESS + 0x10:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;MULTICORE_SYNC_SEMA_MASK_5_REG&nbsp;</td><td align=center>&nbsp;<pre>MULTICORE_SYNC_BASE_ADDRESS + 0x14:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;MULTICORE_SYNC_SEMA_MASK_6_REG&nbsp;</td><td align=center>&nbsp;<pre>MULTICORE_SYNC_BASE_ADDRESS + 0x18:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;MULTICORE_SYNC_SEMA_MASK_7_REG&nbsp;</td><td align=center>&nbsp;<pre>MULTICORE_SYNC_BASE_ADDRESS + 0x1C:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;MULTICORE_SYNC_SEMA_MASK_8_REG&nbsp;</td><td align=center>&nbsp;<pre>MULTICORE_SYNC_BASE_ADDRESS + 0x20:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;MULTICORE_SYNC_SEMA_MASK_9_REG&nbsp;</td><td align=center>&nbsp;<pre>MULTICORE_SYNC_BASE_ADDRESS + 0x24:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;MULTICORE_SYNC_SEMA_STATUS_REG&nbsp;</td><td align=center>&nbsp;<pre>MULTICORE_SYNC_BASE_ADDRESS + 0x80:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;MULTICORE_SYNC_VPU_SEMA_0_REG&nbsp;</td><td align=center>&nbsp;<pre>MULTICORE_SYNC_BASE_ADDRESS + 0xC0:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;MULTICORE_SYNC_VPU_SEMA_1_REG&nbsp;</td><td align=center>&nbsp;<pre>MULTICORE_SYNC_BASE_ADDRESS + 0xC4:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;MULTICORE_SYNC_VPU_SEMA_STATUS_REG&nbsp;</td><td align=center>&nbsp;<pre>MULTICORE_SYNC_BASE_ADDRESS + 0xC8:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;MULTICORE_SYNC_VPU_SEMA_x(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;NIOREQ_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e008000:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;NOWNT_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e008004:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PCMCS_DMAEN&nbsp;</td><td align=center>&nbsp;<pre>0x200</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PCMCS_EN&nbsp;</td><td align=center>&nbsp;<pre>1</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PCMCS_INTE&nbsp;</td><td align=center>&nbsp;<pre>0x1000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PCMCS_INTR&nbsp;</td><td align=center>&nbsp;<pre>0x800</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PCMCS_INTT&nbsp;</td><td align=center>&nbsp;<pre>0x400</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PCMCS_REG&nbsp;</td><td align=center>&nbsp;<pre>PCM_BASE_ADDRESS + 0x00:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PCMCS_RXCLR&nbsp;</td><td align=center>&nbsp;<pre>16</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PCMCS_RXD&nbsp;</td><td align=center>&nbsp;<pre>0x100000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PCMCS_RXERR&nbsp;</td><td align=center>&nbsp;<pre>0x10000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PCMCS_RXF&nbsp;</td><td align=center>&nbsp;<pre>0x400000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PCMCS_RXON&nbsp;</td><td align=center>&nbsp;<pre>2</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PCMCS_RXR&nbsp;</td><td align=center>&nbsp;<pre>0x40000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PCMCS_RXSEX&nbsp;</td><td align=center>&nbsp;<pre>0x800000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PCMCS_RXSYNC&nbsp;</td><td align=center>&nbsp;<pre>0x4000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PCMCS_RXTHR_1_QUARTER&nbsp;</td><td align=center>&nbsp;<pre>128</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PCMCS_RXTHR_3_QUARTER&nbsp;</td><td align=center>&nbsp;<pre>256</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PCMCS_RXTHR_EMPTY&nbsp;</td><td align=center>&nbsp;<pre>0</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PCMCS_RXTHR_FULL&nbsp;</td><td align=center>&nbsp;<pre>0x180</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PCMCS_RXTHR_LSB&nbsp;</td><td align=center>&nbsp;<pre>7</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PCMCS_SYNC&nbsp;</td><td align=center>&nbsp;<pre>0x1000000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PCMCS_TXCLR&nbsp;</td><td align=center>&nbsp;<pre>8</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PCMCS_TXD&nbsp;</td><td align=center>&nbsp;<pre>0x80000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PCMCS_TXE&nbsp;</td><td align=center>&nbsp;<pre>0x200000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PCMCS_TXERR&nbsp;</td><td align=center>&nbsp;<pre>0x8000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PCMCS_TXON&nbsp;</td><td align=center>&nbsp;<pre>4</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PCMCS_TXSYNC&nbsp;</td><td align=center>&nbsp;<pre>0x2000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PCMCS_TXTHR_1_QUARTER&nbsp;</td><td align=center>&nbsp;<pre>32</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PCMCS_TXTHR_3_QUARTER&nbsp;</td><td align=center>&nbsp;<pre>64</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PCMCS_TXTHR_EMPTY&nbsp;</td><td align=center>&nbsp;<pre>0</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PCMCS_TXTHR_FULL&nbsp;</td><td align=center>&nbsp;<pre>96</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PCMCS_TXTHR_LSB&nbsp;</td><td align=center>&nbsp;<pre>5</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PCMCS_TXW&nbsp;</td><td align=center>&nbsp;<pre>0x20000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PCMDREQ_REG&nbsp;</td><td align=center>&nbsp;<pre>PCM_BASE_ADDRESS + 0x14:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PCMDREQ_RXDREQTHR_LSB&nbsp;</td><td align=center>&nbsp;<pre>0</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PCMDREQ_RXPANICTHR_LSB&nbsp;</td><td align=center>&nbsp;<pre>16</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PCMDREQ_TXDREQTHR_LSB&nbsp;</td><td align=center>&nbsp;<pre>8</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PCMDREQ_TXPANICTHR_LSB&nbsp;</td><td align=center>&nbsp;<pre>24</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PCMFIFO_REG&nbsp;</td><td align=center>&nbsp;<pre>PCM_BASE_ADDRESS + 0x04:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PCMINTEN_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e203018:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PCMINTSTC_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e20301c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PCMMODE_CLKI&nbsp;</td><td align=center>&nbsp;<pre>0x400000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PCMMODE_CLKM&nbsp;</td><td align=center>&nbsp;<pre>0x800000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PCMMODE_FLEN&nbsp;</td><td align=center>&nbsp;<pre>10</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PCMMODE_FRXP&nbsp;</td><td align=center>&nbsp;<pre>0x2000000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PCMMODE_FSI&nbsp;</td><td align=center>&nbsp;<pre>0x100000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PCMMODE_FSLEN&nbsp;</td><td align=center>&nbsp;<pre>0</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PCMMODE_FSM&nbsp;</td><td align=center>&nbsp;<pre>0x200000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PCMMODE_FTXP&nbsp;</td><td align=center>&nbsp;<pre>0x1000000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PCMMODE_PDMRX&nbsp;</td><td align=center>&nbsp;<pre>0x4000000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PCMMODE_PDMRXN&nbsp;</td><td align=center>&nbsp;<pre>0x8000000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PCMMODE_REG&nbsp;</td><td align=center>&nbsp;<pre>PCM_BASE_ADDRESS + 0x08:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PCMRXC_REG&nbsp;</td><td align=center>&nbsp;<pre>PCM_BASE_ADDRESS + 0x0C:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PCMTXC_REG&nbsp;</td><td align=center>&nbsp;<pre>PCM_BASE_ADDRESS + 0x10:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PERFMON_BASE_ADDRESS&nbsp;</td><td align=center>&nbsp;<pre>0x7e20d000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PIXELVALVE_0_BASE_ADDRESS&nbsp;</td><td align=center>&nbsp;<pre>0x7e206000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PIXELVALVE_1_BASE_ADDRESS&nbsp;</td><td align=center>&nbsp;<pre>0x7e207000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PIXELVALVE_2_BASE_ADDRESS&nbsp;</td><td align=center>&nbsp;<pre>0x7e807000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PIXELVALVE_C_0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e206000:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PIXELVALVE_C_1_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e207000:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PIXELVALVE_C_x(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PIXELVALVE_HSYNC_0&nbsp;</td><td align=center>&nbsp;<pre>PIXELVALVE0_HSYNC</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PIXELVALVE_HSYNC_1&nbsp;</td><td align=center>&nbsp;<pre>PIXELVALVE1_HSYNC</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PIXELVALVE_HSYNC_x(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PIXELVALVE_INTEN_0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e206024:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PIXELVALVE_INTEN_1_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e207024:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PIXELVALVE_INTEN_x(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PIXELVALVE_INTSTAT_0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e206028:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PIXELVALVE_INTSTAT_1_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e207028:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PIXELVALVE_INTSTAT_x(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PIXELVALVE_STAT_0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e20602c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PIXELVALVE_STAT_1_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e20702c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PIXELVALVE_STAT_x(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PIXELVALVE_VC_0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e206004:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PIXELVALVE_VC_1_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e207004:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PIXELVALVE_VC_x(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PIXELVALVE_VSIZE_0&nbsp;</td><td align=center>&nbsp;<pre>PIXELVALVE0_VSIZE</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PIXELVALVE_VSIZE_1&nbsp;</td><td align=center>&nbsp;<pre>PIXELVALVE1_VSIZE</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PIXELVALVE_VSIZE_x(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PIXELVALVE_VSYNC_0&nbsp;</td><td align=center>&nbsp;<pre>PIXELVALVE0_VSYNC</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PIXELVALVE_VSYNC_1&nbsp;</td><td align=center>&nbsp;<pre>PIXELVALVE1_VSYNC</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PIXELVALVE_VSYNC_x(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;POWERMAN_BASE_ADDRESS&nbsp;</td><td align=center>&nbsp;<pre>0x7e100000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PRMCS_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e20d000:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PRMCV_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e20d004:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PRMSCC_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e20d008:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMCTL_CLRF1&nbsp;</td><td align=center>&nbsp;<pre>6</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMCTL_MODE(n)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMCTL_MODE1&nbsp;</td><td align=center>&nbsp;<pre>1</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMCTL_MODE2&nbsp;</td><td align=center>&nbsp;<pre>9</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMCTL_MODE3&nbsp;</td><td align=center>&nbsp;<pre>17</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMCTL_MODE4&nbsp;</td><td align=center>&nbsp;<pre>25</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMCTL_MSEN(n)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMCTL_MSEN1&nbsp;</td><td align=center>&nbsp;<pre>7</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMCTL_MSEN2&nbsp;</td><td align=center>&nbsp;<pre>15</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMCTL_MSEN3&nbsp;</td><td align=center>&nbsp;<pre>23</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMCTL_MSEN4&nbsp;</td><td align=center>&nbsp;<pre>31</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMCTL_POLA(n)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMCTL_POLA1&nbsp;</td><td align=center>&nbsp;<pre>4</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMCTL_POLA2&nbsp;</td><td align=center>&nbsp;<pre>12</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMCTL_POLA3&nbsp;</td><td align=center>&nbsp;<pre>20</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMCTL_POLA4&nbsp;</td><td align=center>&nbsp;<pre>28</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMCTL_PWEN(n)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMCTL_PWEN1&nbsp;</td><td align=center>&nbsp;<pre>0</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMCTL_PWEN2&nbsp;</td><td align=center>&nbsp;<pre>8</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMCTL_PWEN3&nbsp;</td><td align=center>&nbsp;<pre>16</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMCTL_PWEN4&nbsp;</td><td align=center>&nbsp;<pre>24</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMCTL_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e20c000:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMCTL_RPTL(n)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMCTL_RPTL1&nbsp;</td><td align=center>&nbsp;<pre>2</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMCTL_RPTL2&nbsp;</td><td align=center>&nbsp;<pre>10</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMCTL_RPTL3&nbsp;</td><td align=center>&nbsp;<pre>18</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMCTL_RPTL4&nbsp;</td><td align=center>&nbsp;<pre>26</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMCTL_SBIT(n)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMCTL_SBIT1&nbsp;</td><td align=center>&nbsp;<pre>3</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMCTL_SBIT2&nbsp;</td><td align=center>&nbsp;<pre>11</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMCTL_SBIT3&nbsp;</td><td align=center>&nbsp;<pre>19</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMCTL_SBIT4&nbsp;</td><td align=center>&nbsp;<pre>27</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMCTL_USEF(n)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMCTL_USEF1&nbsp;</td><td align=center>&nbsp;<pre>5</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMCTL_USEF2&nbsp;</td><td align=center>&nbsp;<pre>13</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMCTL_USEF3&nbsp;</td><td align=center>&nbsp;<pre>21</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMCTL_USEF4&nbsp;</td><td align=center>&nbsp;<pre>29</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMDAT1_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e20c014:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMDAT2_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e20c024:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMDAT3_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e20c034:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMDAT4_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e20c044:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMDMAC_DREQ&nbsp;</td><td align=center>&nbsp;<pre>0</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMDMAC_DREQ_LEN&nbsp;</td><td align=center>&nbsp;<pre>8</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMDMAC_ENAB&nbsp;</td><td align=center>&nbsp;<pre>31</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMDMAC_PANIC&nbsp;</td><td align=center>&nbsp;<pre>8</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMDMAC_PANIC_LEN&nbsp;</td><td align=center>&nbsp;<pre>8</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMDMAC_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e20c008:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMFIF1_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e20c018:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMRNG1_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e20c010:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMRNG2_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e20c020:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMRNG3_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e20c030:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMRNG4_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e20c040:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMSTA_BERR&nbsp;</td><td align=center>&nbsp;<pre>8</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMSTA_EMPT1&nbsp;</td><td align=center>&nbsp;<pre>1</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMSTA_FULL1&nbsp;</td><td align=center>&nbsp;<pre>0</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMSTA_GAPO1&nbsp;</td><td align=center>&nbsp;<pre>4</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMSTA_GAPO2&nbsp;</td><td align=center>&nbsp;<pre>5</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMSTA_GAPO3&nbsp;</td><td align=center>&nbsp;<pre>6</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMSTA_GAPO4&nbsp;</td><td align=center>&nbsp;<pre>7</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMSTA_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e20c004:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMSTA_RERR1&nbsp;</td><td align=center>&nbsp;<pre>3</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMSTA_STA1&nbsp;</td><td align=center>&nbsp;<pre>9</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMSTA_STA2&nbsp;</td><td align=center>&nbsp;<pre>10</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMSTA_STA3&nbsp;</td><td align=center>&nbsp;<pre>11</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMSTA_STA4&nbsp;</td><td align=center>&nbsp;<pre>12</pre>&nbsp;</td></tr>
<tr><td>&nbsp;PWMSTA_WERR1&nbsp;</td><td align=center>&nbsp;<pre>2</pre>&nbsp;</td></tr>
<tr><td>&nbsp;RESET_CONTROLLER_BASE&nbsp;</td><td align=center>&nbsp;<pre>RS_BASE</pre>&nbsp;</td></tr>
<tr><td>&nbsp;RSC0ADDR_REG&nbsp;</td><td align=center>&nbsp;<pre>RS_BASE + 0x10:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;RSTCS_REG&nbsp;</td><td align=center>&nbsp;<pre>RS_BASE + 0x0:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;RSTFD_REG&nbsp;</td><td align=center>&nbsp;<pre>RS_BASE + 0xc:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;RSTID_REG&nbsp;</td><td align=center>&nbsp;<pre>RS_BASE + 0x8:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;RSTWD_REG&nbsp;</td><td align=center>&nbsp;<pre>RS_BASE + 0x4:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;RUN_ARBITER_CTRL_BASE_ADDRESS_REG&nbsp;</td><td align=center>&nbsp;<pre>0xffffffff:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SDARG_REG&nbsp;</td><td align=center>&nbsp;<pre>SDCARD_BASE + 0x04:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SDCDIV_REG&nbsp;</td><td align=center>&nbsp;<pre>SDCARD_BASE + 0x0C:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SDCMD_REG&nbsp;</td><td align=center>&nbsp;<pre>SDCARD_BASE + 0x00:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SDCS_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7ee00000:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SDCYC_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7ee00030:RO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SDDATA_REG&nbsp;</td><td align=center>&nbsp;<pre>SDCARD_BASE + 0x40:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SDDAT_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7ee00038:RO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SDEDM_REG&nbsp;</td><td align=center>&nbsp;<pre>SDCARD_BASE + 0x34:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SDHBCT_REG&nbsp;</td><td align=center>&nbsp;<pre>SDCARD_BASE + 0x3C:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SDHBLC_REG&nbsp;</td><td align=center>&nbsp;<pre>SDCARD_BASE + 0x50:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SDHCFG_REG&nbsp;</td><td align=center>&nbsp;<pre>SDCARD_BASE + 0x38:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SDHSTS_REG&nbsp;</td><td align=center>&nbsp;<pre>SDCARD_BASE + 0x20:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SDIDL_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7ee00018:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SDRAC_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7ee0002c:RO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SDRAM_BASE_ADDRESS&nbsp;</td><td align=center>&nbsp;<pre>0x7ee00000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SDRAM_CTRL_DMA&nbsp;</td><td align=center>&nbsp;<pre>0</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SDRAM_SIZE&nbsp;</td><td align=center>&nbsp;<pre>(1024 * 1024 * 128)</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SDRAM_START_ADDRESS&nbsp;</td><td align=center>&nbsp;<pre>0</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SDRDC_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7ee00024:RO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SDRSP0_REG&nbsp;</td><td align=center>&nbsp;<pre>SDCARD_BASE + 0x10:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SDRSP1_REG&nbsp;</td><td align=center>&nbsp;<pre>SDCARD_BASE + 0x14:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SDRSP2_REG&nbsp;</td><td align=center>&nbsp;<pre>SDCARD_BASE + 0x18:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SDRSP3_REG&nbsp;</td><td align=center>&nbsp;<pre>SDCARD_BASE + 0x1C:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SDRTC_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7ee0001c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SDSA_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7ee00004:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SDSB_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7ee00008:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SDSC_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7ee0000c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SDSECEND0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7ee00040:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SDSECEND1_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7ee00048:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SDSECEND2_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7ee00050:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SDSECEND3_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7ee00058:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SDSECSRT0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7ee0003c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SDSECSRT1_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7ee00044:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SDSECSRT2_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7ee0004c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SDSECSRT3_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7ee00054:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SDTMC_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7ee0007c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SDTOUT_REG&nbsp;</td><td align=center>&nbsp;<pre>SDCARD_BASE + 0x08:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SDVDD_REG&nbsp;</td><td align=center>&nbsp;<pre>SDCARD_BASE + 0x30:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SDWDC_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7ee00028:RO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SDWTC_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7ee00020:RO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SET_GPIO_ALT(g,a)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMIA_DEVICE&nbsp;</td><td align=center>&nbsp;<pre>8</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMIA_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e600008:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMICS_ACTIVE&nbsp;</td><td align=center>&nbsp;<pre>2</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMICS_AFERR&nbsp;</td><td align=center>&nbsp;<pre>25</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMICS_CLEARFIFO&nbsp;</td><td align=center>&nbsp;<pre>4</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMICS_DONE&nbsp;</td><td align=center>&nbsp;<pre>1</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMICS_EDREQ&nbsp;</td><td align=center>&nbsp;<pre>15</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMICS_ENABLE&nbsp;</td><td align=center>&nbsp;<pre>0</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMICS_INTD&nbsp;</td><td align=center>&nbsp;<pre>9</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMICS_INTR&nbsp;</td><td align=center>&nbsp;<pre>11</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMICS_INTT&nbsp;</td><td align=center>&nbsp;<pre>10</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMICS_PAD&nbsp;</td><td align=center>&nbsp;<pre>6</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMICS_PVMODE&nbsp;</td><td align=center>&nbsp;<pre>12</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMICS_PXLDAT&nbsp;</td><td align=center>&nbsp;<pre>14</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMICS_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e600000:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMICS_RXD&nbsp;</td><td align=center>&nbsp;<pre>29</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMICS_RXF&nbsp;</td><td align=center>&nbsp;<pre>31</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMICS_RXR&nbsp;</td><td align=center>&nbsp;<pre>27</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMICS_SETERR&nbsp;</td><td align=center>&nbsp;<pre>13</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMICS_START&nbsp;</td><td align=center>&nbsp;<pre>3</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMICS_TEEN&nbsp;</td><td align=center>&nbsp;<pre>8</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMICS_TXD&nbsp;</td><td align=center>&nbsp;<pre>28</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMICS_TXE&nbsp;</td><td align=center>&nbsp;<pre>30</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMICS_TXW&nbsp;</td><td align=center>&nbsp;<pre>26</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMICS_WRITE&nbsp;</td><td align=center>&nbsp;<pre>5</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMIDA_DEVICE&nbsp;</td><td align=center>&nbsp;<pre>8</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMIDA_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e600038:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMIDCS_DONE&nbsp;</td><td align=center>&nbsp;<pre>2</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMIDCS_ENABLE&nbsp;</td><td align=center>&nbsp;<pre>0</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMIDCS_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e600034:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMIDCS_START&nbsp;</td><td align=center>&nbsp;<pre>1</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMIDCS_WRITE&nbsp;</td><td align=center>&nbsp;<pre>3</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMIDC_DMAEN&nbsp;</td><td align=center>&nbsp;<pre>28</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMIDC_DMAP&nbsp;</td><td align=center>&nbsp;<pre>24</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMIDC_PANICR&nbsp;</td><td align=center>&nbsp;<pre>18</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMIDC_PANICW&nbsp;</td><td align=center>&nbsp;<pre>12</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMIDC_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e600030:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMIDC_REQR&nbsp;</td><td align=center>&nbsp;<pre>6</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMIDC_REQW&nbsp;</td><td align=center>&nbsp;<pre>0</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMIDD_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e60003c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMIDSR0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e600010:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMIDSR1_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e600018:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMIDSR2_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e600020:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMIDSR3_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e600028:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMIDSW0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e600014:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMIDSW1_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e60001c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMIDSW2_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e600024:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMIDSW3_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e60002c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMIDS_DREQ&nbsp;</td><td align=center>&nbsp;<pre>7</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMIDS_FORMAT&nbsp;</td><td align=center>&nbsp;<pre>23</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMIDS_FSETUP&nbsp;</td><td align=center>&nbsp;<pre>22</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMIDS_HOLD&nbsp;</td><td align=center>&nbsp;<pre>16</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMIDS_MODE68&nbsp;</td><td align=center>&nbsp;<pre>23</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMIDS_PACE&nbsp;</td><td align=center>&nbsp;<pre>8</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMIDS_PACEALL&nbsp;</td><td align=center>&nbsp;<pre>15</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMIDS_SETUP&nbsp;</td><td align=center>&nbsp;<pre>24</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMIDS_STROBE&nbsp;</td><td align=center>&nbsp;<pre>0</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMIDS_SWAP&nbsp;</td><td align=center>&nbsp;<pre>22</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMIDS_WIDTH&nbsp;</td><td align=center>&nbsp;<pre>30</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMID_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e60000c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMIFD_FCNT&nbsp;</td><td align=center>&nbsp;<pre>0</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMIFD_FLVL&nbsp;</td><td align=center>&nbsp;<pre>8</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMIFD_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e600040:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SMIL_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e600004:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SPICLK_REG&nbsp;</td><td align=center>&nbsp;<pre>SPI_BASE_ADDRESS + 0x08:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SPICS_REG&nbsp;</td><td align=center>&nbsp;<pre>SPI_BASE_ADDRESS + 0x00:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SPIDLEN_REG&nbsp;</td><td align=center>&nbsp;<pre>SPI_BASE_ADDRESS + 0x0C:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SPIFIFO_REG&nbsp;</td><td align=center>&nbsp;<pre>SPI_BASE_ADDRESS + 0x04:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;STC0_0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e00300c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;STC0_1_REG&nbsp;</td><td align=center>&nbsp;<pre>0xffffffff:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;STC0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e00300c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;STC0_x(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;STC1_0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e003010:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;STC1_1_REG&nbsp;</td><td align=center>&nbsp;<pre>0xffffffff:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;STC1_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e003010:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;STC1_x(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;STC2_0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e003014:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;STC2_1_REG&nbsp;</td><td align=center>&nbsp;<pre>0xffffffff:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;STC2_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e003014:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;STC2_x(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;STC3_0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e003018:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;STC3_1_REG&nbsp;</td><td align=center>&nbsp;<pre>0xffffffff:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;STC3_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e003018:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;STC3_x(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;STCHI_0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e003008:RO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;STCHI_1_REG&nbsp;</td><td align=center>&nbsp;<pre>0xffffffff:RO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;STCHI_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e003008:RO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;STCHI_x(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;STCLO_0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e003004:RO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;STCLO_1_REG&nbsp;</td><td align=center>&nbsp;<pre>0xffffffff:RO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;STCLO_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e003004:RO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;STCLO_x(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;STCS_0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e003000:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;STCS_1_REG&nbsp;</td><td align=center>&nbsp;<pre>0xffffffff:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;STCS_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e003000:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;STCS_x(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;STC_0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e003004:RO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;STC_1_REG&nbsp;</td><td align=center>&nbsp;<pre>0xffffffff:RO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;STC_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e003004:RO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;STC_x(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;SYSTEM_TIMER_BASE1_REG&nbsp;</td><td align=center>&nbsp;<pre>0xffffffff:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;TE0C_REG&nbsp;</td><td align=center>&nbsp;<pre>TECTL_BASE_ADDRESS + 0x00:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;TE0_VSWIDTH_REG&nbsp;</td><td align=center>&nbsp;<pre>TECTL_BASE_ADDRESS + 0x08:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;TE1C_REG&nbsp;</td><td align=center>&nbsp;<pre>TECTL_BASE_ADDRESS + 0x04:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;TE1_VSWIDTH_REG&nbsp;</td><td align=center>&nbsp;<pre>TECTL_BASE_ADDRESS + 0x0C:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;TH0CFG_REG&nbsp;</td><td align=center>&nbsp;<pre>0x18011004:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;TH0CS_REG&nbsp;</td><td align=center>&nbsp;<pre>0x18011000:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;TH0ITPC_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1801100c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;TH0STPC_REG&nbsp;</td><td align=center>&nbsp;<pre>0x18011008:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;TH0T0PC_REG&nbsp;</td><td align=center>&nbsp;<pre>0x18011010:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;TH0T0UD_REG&nbsp;</td><td align=center>&nbsp;<pre>0x18011014:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;TH0T1PC_REG&nbsp;</td><td align=center>&nbsp;<pre>0x18011018:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;TH0T1UD_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1801101c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;TH0T2PC_REG&nbsp;</td><td align=center>&nbsp;<pre>0x18011020:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;TH0T2UD_REG&nbsp;</td><td align=center>&nbsp;<pre>0x18011024:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;TH0T3PC_REG&nbsp;</td><td align=center>&nbsp;<pre>0x18011028:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;TH0T3UD_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1801102c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;TH0_ADDR_MASK&nbsp;</td><td align=center>&nbsp;<pre>0x0000003F</pre>&nbsp;</td></tr>
<tr><td>&nbsp;TH0_BASE&nbsp;</td><td align=center>&nbsp;<pre>0x18011000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;TH1CFG_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a008004:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;TH1CS_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a008000:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;TH1ITPC_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a00800c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;TH1STPC_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a008008:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;TH1T0PC_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a008010:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;TH1T0UD_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a008014:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;TH1T1PC_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a008018:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;TH1T1UD_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a00801c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;TH1T2PC_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a008020:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;TH1T2UD_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a008024:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;TH1T3PC_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a008028:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;TH1T3UD_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1a00802c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;TH1_ADDR_MASK&nbsp;</td><td align=center>&nbsp;<pre>0x0000003F</pre>&nbsp;</td></tr>
<tr><td>&nbsp;TH1_BASE&nbsp;</td><td align=center>&nbsp;<pre>0x1A008000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;TIMER_CTRL_32BIT&nbsp;</td><td align=center>&nbsp;<pre>2</pre>&nbsp;</td></tr>
<tr><td>&nbsp;TIMER_CTRL_DBGHALT&nbsp;</td><td align=center>&nbsp;<pre>256</pre>&nbsp;</td></tr>
<tr><td>&nbsp;TIMER_CTRL_DIV1&nbsp;</td><td align=center>&nbsp;<pre>0</pre>&nbsp;</td></tr>
<tr><td>&nbsp;TIMER_CTRL_DIV16&nbsp;</td><td align=center>&nbsp;<pre>4</pre>&nbsp;</td></tr>
<tr><td>&nbsp;TIMER_CTRL_DIV256&nbsp;</td><td align=center>&nbsp;<pre>8</pre>&nbsp;</td></tr>
<tr><td>&nbsp;TIMER_CTRL_ENABLE&nbsp;</td><td align=center>&nbsp;<pre>128</pre>&nbsp;</td></tr>
<tr><td>&nbsp;TIMER_CTRL_ENAFREE&nbsp;</td><td align=center>&nbsp;<pre>0x200</pre>&nbsp;</td></tr>
<tr><td>&nbsp;TIMER_CTRL_FREEDIV_MASK&nbsp;</td><td align=center>&nbsp;<pre>0xff</pre>&nbsp;</td></tr>
<tr><td>&nbsp;TIMER_CTRL_FREEDIV_SHIFT&nbsp;</td><td align=center>&nbsp;<pre>16)</pre>&nbsp;</td></tr>
<tr><td>&nbsp;TIMER_CTRL_IE&nbsp;</td><td align=center>&nbsp;<pre>32</pre>&nbsp;</td></tr>
<tr><td>&nbsp;TIMER_CTRL_ONESHOT&nbsp;</td><td align=center>&nbsp;<pre>1</pre>&nbsp;</td></tr>
<tr><td>&nbsp;TIMER_CTRL_PERIODIC&nbsp;</td><td align=center>&nbsp;<pre>64</pre>&nbsp;</td></tr>
<tr><td>&nbsp;TRANSPOSER_BASE_ADDRESS&nbsp;</td><td align=center>&nbsp;<pre>0x7e004000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;TRANSPOSER_CONTROL_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e00400c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;TRANSPOSER_DIMENSIONS_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e004008:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;TRANSPOSER_DST_PITCH_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e004004:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;TRANSPOSER_DST_PTR_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e004000:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;TRANSPOSER_PROGRESS_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e004010:RO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;UDLL_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e201000:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;UDLM_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e201004:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;UEN_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e201020:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;UFCR_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e201008:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;UIER_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e201004:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;UIIR_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e201008:RO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;ULCR_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e20100c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;ULSR_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e201014:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;UMCR_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e201010:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;UMSR_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e201018:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;UNICAM_ANA(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;UNICAM_CAP0(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;UNICAM_CAP1(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;UNICAM_CLK(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;UNICAM_CLT(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;UNICAM_CMP0(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;UNICAM_CMP1(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;UNICAM_CTRL(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;UNICAM_DAT0(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;UNICAM_DAT1(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;UNICAM_DAT2(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;UNICAM_DAT3(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;UNICAM_DBCTL(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;UNICAM_DBEA0(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;UNICAM_DBEA1(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;UNICAM_DBSA0(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;UNICAM_DBSA1(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;UNICAM_DBWP(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;UNICAM_DCS(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;UNICAM_DLT(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;UNICAM_IBEA0(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;UNICAM_IBEA1(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;UNICAM_IBLS(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;UNICAM_IBSA0(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;UNICAM_IBSA1(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;UNICAM_IBWP(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;UNICAM_ICC(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;UNICAM_ICS(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;UNICAM_ICTL(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;UNICAM_IDC(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;UNICAM_IDCA(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;UNICAM_IDCD(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;UNICAM_IDI0(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;UNICAM_IDI1(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;UNICAM_IDPO(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;UNICAM_IDS(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;UNICAM_IHSTA(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;UNICAM_IHWIN(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;UNICAM_IPIPE(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;UNICAM_ISTA(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;UNICAM_IVSTA(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;UNICAM_IVWIN(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;UNICAM_MISC(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;UNICAM_PRI(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;UNICAM_REG(x,d)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;UNICAM_STA(x)&nbsp;</td><td align=center>&nbsp;<pre>MACRO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;UNUSED_DMA_12&nbsp;</td><td align=center>&nbsp;<pre>0xc0000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;UNUSED_DMA_14&nbsp;</td><td align=center>&nbsp;<pre>0xe0000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;URBR_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e201000:RO</pre>&nbsp;</td></tr>
<tr><td>&nbsp;USCR_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e20101c:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;UTHR_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e201000:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;VCINTMASK0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7f4408b8:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;VCINTMASK1_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7f4408c0:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;VCODEC_VERSION&nbsp;</td><td align=center>&nbsp;<pre>821</pre>&nbsp;</td></tr>
<tr><td>&nbsp;VCSIGNAL0_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7f4408b4:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;VCSIGNAL1_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7f4408bc:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;VIDEOCODEC_BASE_ADDRESS&nbsp;</td><td align=center>&nbsp;<pre>0x7f000000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;VIDEOCORE_NUM_CORES&nbsp;</td><td align=center>&nbsp;<pre>2</pre>&nbsp;</td></tr>
<tr><td>&nbsp;VIDEOCORE_NUM_GPIO_PINS&nbsp;</td><td align=center>&nbsp;<pre>70</pre>&nbsp;</td></tr>
<tr><td>&nbsp;VIDEOCORE_NUM_UART_PORTS&nbsp;</td><td align=center>&nbsp;<pre>1</pre>&nbsp;</td></tr>
<tr><td>&nbsp;VIDEO_ENC_PrimaryControl_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e806068:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;VIDEO_ENC_RevID_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e806060:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;VPU0_THREAD_CTRL_BASE_ADDRESS&nbsp;</td><td align=center>&nbsp;<pre>0x18011000</pre>&nbsp;</td></tr>
<tr><td>&nbsp;VPU1_THREAD_CTRL_BASE_ADDRESS_REG&nbsp;</td><td align=center>&nbsp;<pre>0xffffffff:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;VPU1_UNIFORM_MEM_BASE_ADDRESS_REG&nbsp;</td><td align=center>&nbsp;<pre>0xffffffff:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;VRF_SIZE&nbsp;</td><td align=center>&nbsp;<pre>0x1080</pre>&nbsp;</td></tr>
<tr><td>&nbsp;WOGLPTR_REG&nbsp;</td><td align=center>&nbsp;<pre>0x1820FFFC:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;WSE_CONTROL_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e8060c4:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;WSE_RESET_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e8060c0:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;WSE_VPS_CONTROL_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e8060d0:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;WSE_VPS_DATA_1_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e8060cc:RW</pre>&nbsp;</td></tr>
<tr><td>&nbsp;WSE_WSS_DATA_REG&nbsp;</td><td align=center>&nbsp;<pre>0x7e8060c8:RW</pre>&nbsp;</td></tr>
</table>

<h2>Register info</h2>
<br><br><a href='index.html'>&lt;&lt; RPi Registers Index</a>
</font>
</body>
</html>
