#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000028b1463ec20 .scope module, "tb_led" "tb_led" 2 3;
 .timescale -9 -9;
v0000028b14683870_0 .var "key", 0 0;
v0000028b14683730_0 .net "led", 0 0, L_0000028b14652b80;  1 drivers
S_0000028b1463edb0 .scope module, "u_led" "led" 2 27, 3 1 0, S_0000028b1463ec20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "key";
    .port_info 1 /OUTPUT 1 "led";
L_0000028b14652b80 .functor NOT 1, v0000028b14683870_0, C4<0>, C4<0>, C4<0>;
v0000028b1463dec0_0 .net "key", 0 0, v0000028b14683870_0;  1 drivers
v0000028b14683a50_0 .net "led", 0 0, L_0000028b14652b80;  alias, 1 drivers
    .scope S_0000028b1463ec20;
T_0 ;
    %vpi_call 2 9 "$monitor", "%t key=%b led=%b", $time, v0000028b14683870_0, v0000028b14683730_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028b14683870_0, 0;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028b14683870_0, 0;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028b14683870_0, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028b14683870_0, 0;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000028b14683870_0, 0;
    %end;
    .thread T_0;
    .scope S_0000028b1463ec20;
T_1 ;
    %vpi_call 2 23 "$dumpfile", "tb_led.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000028b1463ec20 {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\t_led.v";
    ".\LED.v";
