<!-- ## Hi there ğŸ‘‹ -->

<!--
**Friday930/Friday930** is a âœ¨ _special_ âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:

- ğŸ”­ Iâ€™m currently working on ...
- ğŸŒ± Iâ€™m currently learning ...
- ğŸ‘¯ Iâ€™m looking to collaborate on ...
- ğŸ¤” Iâ€™m looking for help with ...
- ğŸ’¬ Ask me about ...
- ğŸ“« How to reach me: ...
- ğŸ˜„ Pronouns: ...
- âš¡ Fun fact: ...
-->

<!-- Header -->

![header](https://capsule-render.vercel.app/api?type=waving&color=auto&height=300&section=header&text=Good%20to%20see%20youğŸ‘‹&fontSize=90)

<!-- Body -->

## âœ‹ About Me
#### :fire: I aim to become a Hardware Engineer.
#### ğŸ‘¨â€ğŸ“ Bachelor of Electronic Engineering, Kyung Hee University.
#### Email : tukankr@naver.com

## ğŸ§± Tech Stack
### Language
![C](https://img.shields.io/badge/Lang-C-2AD8E8?style=for-the-badge)
![Python](https://img.shields.io/badge/Lang-Python-3776AB?style=for-the-badge)
![Verilog](https://img.shields.io/badge/HDL-Verilog-ff5722?style=for-the-badge)
![SystemVerilog](https://img.shields.io/badge/HDL-SystemVerilog-ff9800?style=for-the-badge)
- C / Python
    - STM32 ì„ë² ë””ë“œ ì œì–´, ì„¼ì„œ ë°ì´í„° ì²˜ë¦¬, API ë°ì´í„° ìë™í™”
- Verilog / SystemVerilog
    - RISC-V CPU, UARTÂ·I2CÂ·SPI í”„ë¡œí† ì½œ êµ¬í˜„ ë“± RTL íšŒë¡œ ì„¤ê³„ ë° ê²€ì¦(UVM í…ŒìŠ¤íŠ¸ë²¤ì¹˜ ë“±)
    
### Tool
![Cadence](https://img.shields.io/badge/Tool-Cadence-E92F1A?style=for-the-badge)
![PADS](https://img.shields.io/badge/Tool-PADS-3D0AE4?style=for-the-badge)
![Vivado](https://img.shields.io/badge/Tool-Vivado-904cab?style=for-the-badge&logo=&logoColor=white)
![Verdi](https://img.shields.io/badge/Tool-Verdi-00C853?style=for-the-badge)
![VCS](https://img.shields.io/badge/Tool-VCS-00695C?style=for-the-badge)

### Board
![Raspberry Pi](https://img.shields.io/badge/Board-RaspberryPi-C51A4A?style=for-the-badge)
![Basys3](https://img.shields.io/badge/Board-Basys3-0535c6?style=for-the-badge)
![STM32](https://img.shields.io/badge/Board-STM32-003057?style=for-the-badge)
![Zybo](https://img.shields.io/badge/Board-Zybo-03b335?style=for-the-badge)

## ğŸ•¹ï¸ Projects
### Harman Semicon Academy
- Handband (https://github.com/Friday930/HandBand/tree/main) `Verilog` `SystemVerilog` `C` `Python` `RTOS`
- Flaggame (https://github.com/Friday930/HarmanSA_June_TeamPJ) `SystemVerilog` `RTL`
- RTOS Wine Celler (https://github.com/Friday930/wine_celler) `C` `Embedded`
- SPI, I2C with AXI Microblaze (https://github.com/Friday930/May_team_project_I2C_SPI) `Verilog` `RTL`
- Harman APB SoC (https://github.com/Friday930/APB_Peripheral) `Verilog`



