{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1521977059697 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1521977059697 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 25 19:24:19 2018 " "Processing started: Sun Mar 25 19:24:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1521977059697 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1521977059697 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ThicknessGauge -c ThicknessGauge " "Command: quartus_map --read_settings_files=on --write_settings_files=off ThicknessGauge -c ThicknessGauge" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1521977059697 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1521977060081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highpass(1mfc-100fs)/hdl/highpass_gn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file highpass(1mfc-100fs)/hdl/highpass_gn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 highpass_GN-rtl " "Found design unit 1: highpass_GN-rtl" {  } { { "HighPass(1Mfc-100fs)/HDL/highpass_GN.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/highpass_GN.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060553 ""} { "Info" "ISGN_ENTITY_NAME" "1 highpass_GN " "Found entity 1: highpass_GN" {  } { { "HighPass(1Mfc-100fs)/HDL/highpass_GN.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/highpass_GN.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highpass(1mfc-100fs)/hdl/highpass_gn_highpass_iir3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file highpass(1mfc-100fs)/hdl/highpass_gn_highpass_iir3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 highpass_GN_highpass_IIR3-rtl " "Found design unit 1: highpass_GN_highpass_IIR3-rtl" {  } { { "HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060557 ""} { "Info" "ISGN_ENTITY_NAME" "1 highpass_GN_highpass_IIR3 " "Found entity 1: highpass_GN_highpass_IIR3" {  } { { "HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highpass(1mfc-100fs)/hdl/alt_dspbuilder_cast_gn3tebp4uy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file highpass(1mfc-100fs)/hdl/alt_dspbuilder_cast_gn3tebp4uy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN3TEBP4UY-rtl " "Found design unit 1: alt_dspbuilder_cast_GN3TEBP4UY-rtl" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GN3TEBP4UY.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GN3TEBP4UY.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060561 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN3TEBP4UY " "Found entity 1: alt_dspbuilder_cast_GN3TEBP4UY" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GN3TEBP4UY.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GN3TEBP4UY.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highpass(1mfc-100fs)/hdl/alt_dspbuilder_sbf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file highpass(1mfc-100fs)/hdl/alt_dspbuilder_sbf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SBF-SBF_SYNTH " "Found design unit 1: alt_dspbuilder_SBF-SBF_SYNTH" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SBF.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SBF.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060565 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SBF " "Found entity 1: alt_dspbuilder_SBF" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SBF.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SBF.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highpass(1mfc-100fs)/hdl/alt_dspbuilder_asat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file highpass(1mfc-100fs)/hdl/alt_dspbuilder_asat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_ASAT-ASAT_SYNTH " "Found design unit 1: alt_dspbuilder_ASAT-ASAT_SYNTH" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_ASAT.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_ASAT.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060569 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_ASAT " "Found entity 1: alt_dspbuilder_ASAT" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_ASAT.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_ASAT.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highpass(1mfc-100fs)/hdl/alt_dspbuilder_saltrpropagate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file highpass(1mfc-100fs)/hdl/alt_dspbuilder_saltrpropagate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sAltrPropagate-sAltrPropagate_Synth " "Found design unit 1: alt_dspbuilder_sAltrPropagate-sAltrPropagate_Synth" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_sAltrPropagate.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_sAltrPropagate.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060573 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sAltrPropagate " "Found entity 1: alt_dspbuilder_sAltrPropagate" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_sAltrPropagate.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_sAltrPropagate.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highpass(1mfc-100fs)/hdl/alt_dspbuilder_around.vhd 2 1 " "Found 2 design units, including 1 entities, in source file highpass(1mfc-100fs)/hdl/alt_dspbuilder_around.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_AROUND-AROUND_SYNTH " "Found design unit 1: alt_dspbuilder_AROUND-AROUND_SYNTH" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_AROUND.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_AROUND.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060577 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_AROUND " "Found entity 1: alt_dspbuilder_AROUND" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_AROUND.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_AROUND.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highpass(1mfc-100fs)/hdl/alt_dspbuilder_cast_gn55eckret.vhd 2 1 " "Found 2 design units, including 1 entities, in source file highpass(1mfc-100fs)/hdl/alt_dspbuilder_cast_gn55eckret.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN55ECKRET-rtl " "Found design unit 1: alt_dspbuilder_cast_GN55ECKRET-rtl" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GN55ECKRET.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GN55ECKRET.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060581 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN55ECKRET " "Found entity 1: alt_dspbuilder_cast_GN55ECKRET" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GN55ECKRET.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GN55ECKRET.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highpass(1mfc-100fs)/hdl/alt_dspbuilder_cast_gn5d52df5s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file highpass(1mfc-100fs)/hdl/alt_dspbuilder_cast_gn5d52df5s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN5D52DF5S-rtl " "Found design unit 1: alt_dspbuilder_cast_GN5D52DF5S-rtl" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GN5D52DF5S.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GN5D52DF5S.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060585 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN5D52DF5S " "Found entity 1: alt_dspbuilder_cast_GN5D52DF5S" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GN5D52DF5S.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GN5D52DF5S.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highpass(1mfc-100fs)/hdl/alt_dspbuilder_cast_gn5nv6c7gx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file highpass(1mfc-100fs)/hdl/alt_dspbuilder_cast_gn5nv6c7gx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN5NV6C7GX-rtl " "Found design unit 1: alt_dspbuilder_cast_GN5NV6C7GX-rtl" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GN5NV6C7GX.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GN5NV6C7GX.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060585 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN5NV6C7GX " "Found entity 1: alt_dspbuilder_cast_GN5NV6C7GX" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GN5NV6C7GX.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GN5NV6C7GX.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highpass(1mfc-100fs)/hdl/alt_dspbuilder_cast_gn7wbbljke.vhd 2 1 " "Found 2 design units, including 1 entities, in source file highpass(1mfc-100fs)/hdl/alt_dspbuilder_cast_gn7wbbljke.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN7WBBLJKE-rtl " "Found design unit 1: alt_dspbuilder_cast_GN7WBBLJKE-rtl" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GN7WBBLJKE.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GN7WBBLJKE.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060589 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN7WBBLJKE " "Found entity 1: alt_dspbuilder_cast_GN7WBBLJKE" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GN7WBBLJKE.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GN7WBBLJKE.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highpass(1mfc-100fs)/hdl/alt_dspbuilder_cast_gnams3ppnh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file highpass(1mfc-100fs)/hdl/alt_dspbuilder_cast_gnams3ppnh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNAMS3PPNH-rtl " "Found design unit 1: alt_dspbuilder_cast_GNAMS3PPNH-rtl" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNAMS3PPNH.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNAMS3PPNH.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060593 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNAMS3PPNH " "Found entity 1: alt_dspbuilder_cast_GNAMS3PPNH" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNAMS3PPNH.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNAMS3PPNH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highpass(1mfc-100fs)/hdl/alt_dspbuilder_cast_gndtov7qcb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file highpass(1mfc-100fs)/hdl/alt_dspbuilder_cast_gndtov7qcb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNDTOV7QCB-rtl " "Found design unit 1: alt_dspbuilder_cast_GNDTOV7QCB-rtl" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNDTOV7QCB.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNDTOV7QCB.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060597 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNDTOV7QCB " "Found entity 1: alt_dspbuilder_cast_GNDTOV7QCB" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNDTOV7QCB.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNDTOV7QCB.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highpass(1mfc-100fs)/hdl/alt_dspbuilder_cast_gnebgjhtwj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file highpass(1mfc-100fs)/hdl/alt_dspbuilder_cast_gnebgjhtwj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNEBGJHTWJ-rtl " "Found design unit 1: alt_dspbuilder_cast_GNEBGJHTWJ-rtl" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNEBGJHTWJ.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNEBGJHTWJ.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060601 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNEBGJHTWJ " "Found entity 1: alt_dspbuilder_cast_GNEBGJHTWJ" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNEBGJHTWJ.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNEBGJHTWJ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highpass(1mfc-100fs)/hdl/alt_dspbuilder_cast_gnofrrskiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file highpass(1mfc-100fs)/hdl/alt_dspbuilder_cast_gnofrrskiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNOFRRSKIV-rtl " "Found design unit 1: alt_dspbuilder_cast_GNOFRRSKIV-rtl" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNOFRRSKIV.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNOFRRSKIV.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060605 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNOFRRSKIV " "Found entity 1: alt_dspbuilder_cast_GNOFRRSKIV" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNOFRRSKIV.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNOFRRSKIV.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highpass(1mfc-100fs)/hdl/alt_dspbuilder_cast_gnohfs3co5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file highpass(1mfc-100fs)/hdl/alt_dspbuilder_cast_gnohfs3co5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNOHFS3CO5-rtl " "Found design unit 1: alt_dspbuilder_cast_GNOHFS3CO5-rtl" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNOHFS3CO5.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNOHFS3CO5.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060609 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNOHFS3CO5 " "Found entity 1: alt_dspbuilder_cast_GNOHFS3CO5" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNOHFS3CO5.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNOHFS3CO5.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highpass(1mfc-100fs)/hdl/alt_dspbuilder_cast_gnrmfm2jwt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file highpass(1mfc-100fs)/hdl/alt_dspbuilder_cast_gnrmfm2jwt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNRMFM2JWT-rtl " "Found design unit 1: alt_dspbuilder_cast_GNRMFM2JWT-rtl" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNRMFM2JWT.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNRMFM2JWT.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060613 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNRMFM2JWT " "Found entity 1: alt_dspbuilder_cast_GNRMFM2JWT" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNRMFM2JWT.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNRMFM2JWT.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highpass(1mfc-100fs)/hdl/alt_dspbuilder_cast_gnrukyxbw3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file highpass(1mfc-100fs)/hdl/alt_dspbuilder_cast_gnrukyxbw3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNRUKYXBW3-rtl " "Found design unit 1: alt_dspbuilder_cast_GNRUKYXBW3-rtl" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNRUKYXBW3.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNRUKYXBW3.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060617 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNRUKYXBW3 " "Found entity 1: alt_dspbuilder_cast_GNRUKYXBW3" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNRUKYXBW3.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNRUKYXBW3.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highpass(1mfc-100fs)/hdl/alt_dspbuilder_cast_gnupplbzzu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file highpass(1mfc-100fs)/hdl/alt_dspbuilder_cast_gnupplbzzu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNUPPLBZZU-rtl " "Found design unit 1: alt_dspbuilder_cast_GNUPPLBZZU-rtl" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNUPPLBZZU.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNUPPLBZZU.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060621 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNUPPLBZZU " "Found entity 1: alt_dspbuilder_cast_GNUPPLBZZU" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNUPPLBZZU.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNUPPLBZZU.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highpass(1mfc-100fs)/hdl/alt_dspbuilder_cast_gnxl4cpez2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file highpass(1mfc-100fs)/hdl/alt_dspbuilder_cast_gnxl4cpez2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNXL4CPEZ2-rtl " "Found design unit 1: alt_dspbuilder_cast_GNXL4CPEZ2-rtl" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNXL4CPEZ2.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNXL4CPEZ2.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060625 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNXL4CPEZ2 " "Found entity 1: alt_dspbuilder_cast_GNXL4CPEZ2" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNXL4CPEZ2.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNXL4CPEZ2.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highpass(1mfc-100fs)/hdl/alt_dspbuilder_cast_gnyuh6p3mu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file highpass(1mfc-100fs)/hdl/alt_dspbuilder_cast_gnyuh6p3mu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNYUH6P3MU-rtl " "Found design unit 1: alt_dspbuilder_cast_GNYUH6P3MU-rtl" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNYUH6P3MU.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNYUH6P3MU.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060629 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNYUH6P3MU " "Found entity 1: alt_dspbuilder_cast_GNYUH6P3MU" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNYUH6P3MU.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNYUH6P3MU.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highpass(1mfc-100fs)/hdl/alt_dspbuilder_clock_gnf343oquj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file highpass(1mfc-100fs)/hdl/alt_dspbuilder_clock_gnf343oquj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_clock_GNF343OQUJ-rtl " "Found design unit 1: alt_dspbuilder_clock_GNF343OQUJ-rtl" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_clock_GNF343OQUJ.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_clock_GNF343OQUJ.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060633 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_clock_GNF343OQUJ " "Found entity 1: alt_dspbuilder_clock_GNF343OQUJ" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_clock_GNF343OQUJ.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_clock_GNF343OQUJ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highpass(1mfc-100fs)/hdl/alt_dspbuilder_clock_gnqfu4pudh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file highpass(1mfc-100fs)/hdl/alt_dspbuilder_clock_gnqfu4pudh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_clock_GNQFU4PUDH-rtl " "Found design unit 1: alt_dspbuilder_clock_GNQFU4PUDH-rtl" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_clock_GNQFU4PUDH.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_clock_GNQFU4PUDH.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060637 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_clock_GNQFU4PUDH " "Found entity 1: alt_dspbuilder_clock_GNQFU4PUDH" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_clock_GNQFU4PUDH.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_clock_GNQFU4PUDH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highpass(1mfc-100fs)/hdl/alt_dspbuilder_constant_gnnwa6zqvu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file highpass(1mfc-100fs)/hdl/alt_dspbuilder_constant_gnnwa6zqvu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNNWA6ZQVU-rtl " "Found design unit 1: alt_dspbuilder_constant_GNNWA6ZQVU-rtl" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_constant_GNNWA6ZQVU.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_constant_GNNWA6ZQVU.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060641 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNNWA6ZQVU " "Found entity 1: alt_dspbuilder_constant_GNNWA6ZQVU" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_constant_GNNWA6ZQVU.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_constant_GNNWA6ZQVU.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highpass(1mfc-100fs)/hdl/alt_dspbuilder_delay_gn6xvzibtq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file highpass(1mfc-100fs)/hdl/alt_dspbuilder_delay_gn6xvzibtq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GN6XVZIBTQ-rtl " "Found design unit 1: alt_dspbuilder_delay_GN6XVZIBTQ-rtl" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_delay_GN6XVZIBTQ.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_delay_GN6XVZIBTQ.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060645 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GN6XVZIBTQ " "Found entity 1: alt_dspbuilder_delay_GN6XVZIBTQ" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_delay_GN6XVZIBTQ.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_delay_GN6XVZIBTQ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highpass(1mfc-100fs)/hdl/alt_dspbuilder_sdelay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file highpass(1mfc-100fs)/hdl/alt_dspbuilder_sdelay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SDelay-SDelay_SYNTH " "Found design unit 1: alt_dspbuilder_SDelay-SDelay_SYNTH" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SDelay.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SDelay.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060645 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SDelay " "Found entity 1: alt_dspbuilder_SDelay" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SDelay.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SDelay.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highpass(1mfc-100fs)/hdl/alt_dspbuilder_sinitdelay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file highpass(1mfc-100fs)/hdl/alt_dspbuilder_sinitdelay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SInitDelay-SInitDelay_SYNTH " "Found design unit 1: alt_dspbuilder_SInitDelay-SInitDelay_SYNTH" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SInitDelay.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SInitDelay.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060649 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SInitDelay " "Found entity 1: alt_dspbuilder_SInitDelay" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SInitDelay.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SInitDelay.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highpass(1mfc-100fs)/hdl/alt_dspbuilder_saltrbitpropagate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file highpass(1mfc-100fs)/hdl/alt_dspbuilder_saltrbitpropagate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sAltrBitPropagate-sAltrBitPropagate_Synth " "Found design unit 1: alt_dspbuilder_sAltrBitPropagate-sAltrBitPropagate_Synth" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_sAltrBitPropagate.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_sAltrBitPropagate.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060653 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sAltrBitPropagate " "Found entity 1: alt_dspbuilder_sAltrBitPropagate" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_sAltrBitPropagate.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_sAltrBitPropagate.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highpass(1mfc-100fs)/hdl/alt_dspbuilder_vecseq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file highpass(1mfc-100fs)/hdl/alt_dspbuilder_vecseq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_vecseq-seq_SYNTH " "Found design unit 1: alt_dspbuilder_vecseq-seq_SYNTH" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_vecseq.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_vecseq.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060657 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_vecseq " "Found entity 1: alt_dspbuilder_vecseq" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_vecseq.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_vecseq.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highpass(1mfc-100fs)/hdl/alt_dspbuilder_delay_gnqc3gucbb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file highpass(1mfc-100fs)/hdl/alt_dspbuilder_delay_gnqc3gucbb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNQC3GUCBB-rtl " "Found design unit 1: alt_dspbuilder_delay_GNQC3GUCBB-rtl" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_delay_GNQC3GUCBB.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_delay_GNQC3GUCBB.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060661 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNQC3GUCBB " "Found entity 1: alt_dspbuilder_delay_GNQC3GUCBB" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_delay_GNQC3GUCBB.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_delay_GNQC3GUCBB.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highpass(1mfc-100fs)/hdl/alt_dspbuilder_gain_gn6oyxvz5v.vhd 2 1 " "Found 2 design units, including 1 entities, in source file highpass(1mfc-100fs)/hdl/alt_dspbuilder_gain_gn6oyxvz5v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_gain_GN6OYXVZ5V-rtl " "Found design unit 1: alt_dspbuilder_gain_GN6OYXVZ5V-rtl" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_gain_GN6OYXVZ5V.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_gain_GN6OYXVZ5V.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060665 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_gain_GN6OYXVZ5V " "Found entity 1: alt_dspbuilder_gain_GN6OYXVZ5V" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_gain_GN6OYXVZ5V.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_gain_GN6OYXVZ5V.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highpass(1mfc-100fs)/hdl/alt_dspbuilder_bext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file highpass(1mfc-100fs)/hdl/alt_dspbuilder_bext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_BEXT-ax " "Found design unit 1: alt_dspbuilder_BEXT-ax" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_BEXT.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_BEXT.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060665 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_BEXT " "Found entity 1: alt_dspbuilder_BEXT" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_BEXT.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_BEXT.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highpass(1mfc-100fs)/hdl/alt_dspbuilder_nbext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file highpass(1mfc-100fs)/hdl/alt_dspbuilder_nbext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_nBEXT-ax " "Found design unit 1: alt_dspbuilder_nBEXT-ax" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_nBEXT.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_nBEXT.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060669 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_nBEXT " "Found entity 1: alt_dspbuilder_nBEXT" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_nBEXT.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_nBEXT.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highpass(1mfc-100fs)/hdl/alt_dspbuilder_cst_mult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file highpass(1mfc-100fs)/hdl/alt_dspbuilder_cst_mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_CST_MULT-synth " "Found design unit 1: alt_dspbuilder_CST_MULT-synth" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_CST_MULT.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_CST_MULT.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060673 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_CST_MULT " "Found entity 1: alt_dspbuilder_CST_MULT" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_CST_MULT.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_CST_MULT.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highpass(1mfc-100fs)/hdl/alt_dspbuilder_gain_gnci3342dy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file highpass(1mfc-100fs)/hdl/alt_dspbuilder_gain_gnci3342dy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_gain_GNCI3342DY-rtl " "Found design unit 1: alt_dspbuilder_gain_GNCI3342DY-rtl" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_gain_GNCI3342DY.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_gain_GNCI3342DY.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060677 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_gain_GNCI3342DY " "Found entity 1: alt_dspbuilder_gain_GNCI3342DY" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_gain_GNCI3342DY.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_gain_GNCI3342DY.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highpass(1mfc-100fs)/hdl/alt_dspbuilder_gain_gne3rreys2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file highpass(1mfc-100fs)/hdl/alt_dspbuilder_gain_gne3rreys2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_gain_GNE3RREYS2-rtl " "Found design unit 1: alt_dspbuilder_gain_GNE3RREYS2-rtl" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_gain_GNE3RREYS2.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_gain_GNE3RREYS2.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060681 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_gain_GNE3RREYS2 " "Found entity 1: alt_dspbuilder_gain_GNE3RREYS2" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_gain_GNE3RREYS2.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_gain_GNE3RREYS2.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highpass(1mfc-100fs)/hdl/alt_dspbuilder_gain_gnfows4rdg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file highpass(1mfc-100fs)/hdl/alt_dspbuilder_gain_gnfows4rdg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_gain_GNFOWS4RDG-rtl " "Found design unit 1: alt_dspbuilder_gain_GNFOWS4RDG-rtl" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_gain_GNFOWS4RDG.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_gain_GNFOWS4RDG.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060685 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_gain_GNFOWS4RDG " "Found entity 1: alt_dspbuilder_gain_GNFOWS4RDG" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_gain_GNFOWS4RDG.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_gain_GNFOWS4RDG.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highpass(1mfc-100fs)/hdl/alt_dspbuilder_gain_gnjpyldcii.vhd 2 1 " "Found 2 design units, including 1 entities, in source file highpass(1mfc-100fs)/hdl/alt_dspbuilder_gain_gnjpyldcii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_gain_GNJPYLDCII-rtl " "Found design unit 1: alt_dspbuilder_gain_GNJPYLDCII-rtl" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_gain_GNJPYLDCII.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_gain_GNJPYLDCII.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060689 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_gain_GNJPYLDCII " "Found entity 1: alt_dspbuilder_gain_GNJPYLDCII" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_gain_GNJPYLDCII.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_gain_GNJPYLDCII.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highpass(1mfc-100fs)/hdl/alt_dspbuilder_gain_gnmrb5xvob.vhd 2 1 " "Found 2 design units, including 1 entities, in source file highpass(1mfc-100fs)/hdl/alt_dspbuilder_gain_gnmrb5xvob.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_gain_GNMRB5XVOB-rtl " "Found design unit 1: alt_dspbuilder_gain_GNMRB5XVOB-rtl" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_gain_GNMRB5XVOB.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_gain_GNMRB5XVOB.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060693 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_gain_GNMRB5XVOB " "Found entity 1: alt_dspbuilder_gain_GNMRB5XVOB" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_gain_GNMRB5XVOB.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_gain_GNMRB5XVOB.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highpass(1mfc-100fs)/hdl/alt_dspbuilder_gain_gnujgfbgsx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file highpass(1mfc-100fs)/hdl/alt_dspbuilder_gain_gnujgfbgsx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_gain_GNUJGFBGSX-rtl " "Found design unit 1: alt_dspbuilder_gain_GNUJGFBGSX-rtl" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_gain_GNUJGFBGSX.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_gain_GNUJGFBGSX.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060693 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_gain_GNUJGFBGSX " "Found entity 1: alt_dspbuilder_gain_GNUJGFBGSX" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_gain_GNUJGFBGSX.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_gain_GNUJGFBGSX.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highpass(1mfc-100fs)/hdl/alt_dspbuilder_gain_gnxkpnyagb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file highpass(1mfc-100fs)/hdl/alt_dspbuilder_gain_gnxkpnyagb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_gain_GNXKPNYAGB-rtl " "Found design unit 1: alt_dspbuilder_gain_GNXKPNYAGB-rtl" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_gain_GNXKPNYAGB.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_gain_GNXKPNYAGB.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060697 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_gain_GNXKPNYAGB " "Found entity 1: alt_dspbuilder_gain_GNXKPNYAGB" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_gain_GNXKPNYAGB.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_gain_GNXKPNYAGB.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highpass(1mfc-100fs)/hdl/alt_dspbuilder_gnd_gn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file highpass(1mfc-100fs)/hdl/alt_dspbuilder_gnd_gn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_gnd_GN-rtl " "Found design unit 1: alt_dspbuilder_gnd_GN-rtl" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_gnd_GN.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_gnd_GN.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060701 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_gnd_GN " "Found entity 1: alt_dspbuilder_gnd_GN" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_gnd_GN.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_gnd_GN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highpass(1mfc-100fs)/hdl/alt_dspbuilder_parallel_adder_gngjr2xp4l.vhd 2 1 " "Found 2 design units, including 1 entities, in source file highpass(1mfc-100fs)/hdl/alt_dspbuilder_parallel_adder_gngjr2xp4l.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_parallel_adder_GNGJR2XP4L-rtl " "Found design unit 1: alt_dspbuilder_parallel_adder_GNGJR2XP4L-rtl" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_parallel_adder_GNGJR2XP4L.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_parallel_adder_GNGJR2XP4L.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060705 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_parallel_adder_GNGJR2XP4L " "Found entity 1: alt_dspbuilder_parallel_adder_GNGJR2XP4L" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_parallel_adder_GNGJR2XP4L.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_parallel_adder_GNGJR2XP4L.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highpass(1mfc-100fs)/hdl/alt_dspbuilder_saddersub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file highpass(1mfc-100fs)/hdl/alt_dspbuilder_saddersub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SAdderSub-a_SAdderSub " "Found design unit 1: alt_dspbuilder_SAdderSub-a_SAdderSub" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060709 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SAdderSub " "Found entity 1: alt_dspbuilder_SAdderSub" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highpass(1mfc-100fs)/hdl/alt_dspbuilder_parallel_adder_gnj3zms76t.vhd 2 1 " "Found 2 design units, including 1 entities, in source file highpass(1mfc-100fs)/hdl/alt_dspbuilder_parallel_adder_gnj3zms76t.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_parallel_adder_GNJ3ZMS76T-rtl " "Found design unit 1: alt_dspbuilder_parallel_adder_GNJ3ZMS76T-rtl" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_parallel_adder_GNJ3ZMS76T.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_parallel_adder_GNJ3ZMS76T.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060713 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_parallel_adder_GNJ3ZMS76T " "Found entity 1: alt_dspbuilder_parallel_adder_GNJ3ZMS76T" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_parallel_adder_GNJ3ZMS76T.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_parallel_adder_GNJ3ZMS76T.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highpass(1mfc-100fs)/hdl/alt_dspbuilder_parallel_adder_gnp4sq3nqe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file highpass(1mfc-100fs)/hdl/alt_dspbuilder_parallel_adder_gnp4sq3nqe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_parallel_adder_GNP4SQ3NQE-rtl " "Found design unit 1: alt_dspbuilder_parallel_adder_GNP4SQ3NQE-rtl" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_parallel_adder_GNP4SQ3NQE.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_parallel_adder_GNP4SQ3NQE.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060717 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_parallel_adder_GNP4SQ3NQE " "Found entity 1: alt_dspbuilder_parallel_adder_GNP4SQ3NQE" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_parallel_adder_GNP4SQ3NQE.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_parallel_adder_GNP4SQ3NQE.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highpass(1mfc-100fs)/hdl/alt_dspbuilder_parallel_adder_gnpue44hjs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file highpass(1mfc-100fs)/hdl/alt_dspbuilder_parallel_adder_gnpue44hjs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_parallel_adder_GNPUE44HJS-rtl " "Found design unit 1: alt_dspbuilder_parallel_adder_GNPUE44HJS-rtl" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_parallel_adder_GNPUE44HJS.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_parallel_adder_GNPUE44HJS.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060721 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_parallel_adder_GNPUE44HJS " "Found entity 1: alt_dspbuilder_parallel_adder_GNPUE44HJS" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_parallel_adder_GNPUE44HJS.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_parallel_adder_GNPUE44HJS.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highpass(1mfc-100fs)/hdl/alt_dspbuilder_parallel_adder_gnylhlstwt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file highpass(1mfc-100fs)/hdl/alt_dspbuilder_parallel_adder_gnylhlstwt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_parallel_adder_GNYLHLSTWT-rtl " "Found design unit 1: alt_dspbuilder_parallel_adder_GNYLHLSTWT-rtl" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_parallel_adder_GNYLHLSTWT.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_parallel_adder_GNYLHLSTWT.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060725 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_parallel_adder_GNYLHLSTWT " "Found entity 1: alt_dspbuilder_parallel_adder_GNYLHLSTWT" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_parallel_adder_GNYLHLSTWT.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_parallel_adder_GNYLHLSTWT.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highpass(1mfc-100fs)/hdl/alt_dspbuilder_parallel_adder_gnzvu6w3gj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file highpass(1mfc-100fs)/hdl/alt_dspbuilder_parallel_adder_gnzvu6w3gj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_parallel_adder_GNZVU6W3GJ-rtl " "Found design unit 1: alt_dspbuilder_parallel_adder_GNZVU6W3GJ-rtl" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_parallel_adder_GNZVU6W3GJ.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_parallel_adder_GNZVU6W3GJ.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060729 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_parallel_adder_GNZVU6W3GJ " "Found entity 1: alt_dspbuilder_parallel_adder_GNZVU6W3GJ" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_parallel_adder_GNZVU6W3GJ.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_parallel_adder_GNZVU6W3GJ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highpass(1mfc-100fs)/hdl/alt_dspbuilder_port_gn4k6h3qbp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file highpass(1mfc-100fs)/hdl/alt_dspbuilder_port_gn4k6h3qbp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GN4K6H3QBP-rtl " "Found design unit 1: alt_dspbuilder_port_GN4K6H3QBP-rtl" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_port_GN4K6H3QBP.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_port_GN4K6H3QBP.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060733 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GN4K6H3QBP " "Found entity 1: alt_dspbuilder_port_GN4K6H3QBP" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_port_GN4K6H3QBP.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_port_GN4K6H3QBP.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highpass(1mfc-100fs)/hdl/alt_dspbuilder_port_gnssys4j5r.vhd 2 1 " "Found 2 design units, including 1 entities, in source file highpass(1mfc-100fs)/hdl/alt_dspbuilder_port_gnssys4j5r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GNSSYS4J5R-rtl " "Found design unit 1: alt_dspbuilder_port_GNSSYS4J5R-rtl" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_port_GNSSYS4J5R.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_port_GNSSYS4J5R.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060733 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GNSSYS4J5R " "Found entity 1: alt_dspbuilder_port_GNSSYS4J5R" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_port_GNSSYS4J5R.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_port_GNSSYS4J5R.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highpass(1mfc-100fs)/hdl/alt_dspbuilder_vcc_gn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file highpass(1mfc-100fs)/hdl/alt_dspbuilder_vcc_gn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_vcc_GN-rtl " "Found design unit 1: alt_dspbuilder_vcc_GN-rtl" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_vcc_GN.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_vcc_GN.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060741 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_vcc_GN " "Found entity 1: alt_dspbuilder_vcc_GN" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_vcc_GN.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_vcc_GN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highpass(1mfc-100fs)/hdl/alt_dspbuilder_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file highpass(1mfc-100fs)/hdl/alt_dspbuilder_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay-rtl " "Found design unit 1: alt_dspbuilder_delay-rtl" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_delay.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_delay.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060745 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay " "Found entity 1: alt_dspbuilder_delay" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_delay.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_delay.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highpass(1mfc-100fs)/hdl/alt_dspbuilder_gnd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file highpass(1mfc-100fs)/hdl/alt_dspbuilder_gnd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_gnd-rtl " "Found design unit 1: alt_dspbuilder_gnd-rtl" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_gnd.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_gnd.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060745 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_gnd " "Found entity 1: alt_dspbuilder_gnd" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_gnd.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_gnd.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highpass(1mfc-100fs)/hdl/highpass.vhd 2 1 " "Found 2 design units, including 1 entities, in source file highpass(1mfc-100fs)/hdl/highpass.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 highpass-rtl " "Found design unit 1: highpass-rtl" {  } { { "HighPass(1Mfc-100fs)/HDL/highpass.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/highpass.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060749 ""} { "Info" "ISGN_ENTITY_NAME" "1 highpass " "Found entity 1: highpass" {  } { { "HighPass(1Mfc-100fs)/HDL/highpass.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/highpass.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highpass(1mfc-100fs)/hdl/alt_dspbuilder_vcc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file highpass(1mfc-100fs)/hdl/alt_dspbuilder_vcc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_vcc-rtl " "Found design unit 1: alt_dspbuilder_vcc-rtl" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_vcc.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_vcc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060753 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_vcc " "Found entity 1: alt_dspbuilder_vcc" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_vcc.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_vcc.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "highpass(1mfc-100fs)/hdl/alt_dspbuilder_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file highpass(1mfc-100fs)/hdl/alt_dspbuilder_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_clock-rtl " "Found design unit 1: alt_dspbuilder_clock-rtl" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_clock.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_clock.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060757 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_clock " "Found entity 1: alt_dspbuilder_clock" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_clock.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_clock.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avgfifo_8192x16.v 1 1 " "Found 1 design units, including 1 entities, in source file avgfifo_8192x16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Avgfifo_8192X16 " "Found entity 1: Avgfifo_8192X16" {  } { { "Avgfifo_8192X16.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/Avgfifo_8192X16.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "average.v 1 1 " "Found 1 design units, including 1 entities, in source file average.v" { { "Info" "ISGN_ENTITY_NAME" "1 Average " "Found entity 1: Average" {  } { { "Average.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/Average.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "TOP.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/TOP.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_pll " "Found entity 1: sys_pll" {  } { { "sys_pll.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/sys_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060773 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "signal_pro.v(84) " "Verilog HDL information at signal_pro.v(84): always construct contains both blocking and non-blocking assignments" {  } { { "signal_pro.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/signal_pro.v" 84 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1521977060777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signal_pro.v 1 1 " "Found 1 design units, including 1 entities, in source file signal_pro.v" { { "Info" "ISGN_ENTITY_NAME" "1 signal_pro " "Found entity 1: signal_pro" {  } { { "signal_pro.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/signal_pro.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file pulse_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulse_gen " "Found entity 1: pulse_gen" {  } { { "pulse_gen.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/pulse_gen.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "protect.v 1 1 " "Found 1 design units, including 1 entities, in source file protect.v" { { "Info" "ISGN_ENTITY_NAME" "1 protect " "Found entity 1: protect" {  } { { "protect.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/protect.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_8192x10b.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_8192x10b.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_8192X10b " "Found entity 1: fifo_8192X10b" {  } { { "fifo_8192X10b.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/fifo_8192X10b.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "electromagnetic_acoustic.v 1 1 " "Found 1 design units, including 1 entities, in source file electromagnetic_acoustic.v" { { "Info" "ISGN_ENTITY_NAME" "1 Electromagnetic_Acoustic " "Found entity 1: Electromagnetic_Acoustic" {  } { { "Electromagnetic_Acoustic.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/Electromagnetic_Acoustic.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coder.v 1 1 " "Found 1 design units, including 1 entities, in source file coder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Coder " "Found entity 1: Coder" {  } { { "Coder.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/Coder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060793 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "burst_syn_ctrl.v(66) " "Verilog HDL information at burst_syn_ctrl.v(66): always construct contains both blocking and non-blocking assignments" {  } { { "burst_syn_ctrl.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/burst_syn_ctrl.v" 66 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1521977060797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "burst_syn_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file burst_syn_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 burst_syn_ctrl " "Found entity 1: burst_syn_ctrl" {  } { { "burst_syn_ctrl.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/burst_syn_ctrl.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad5322.v 1 1 " "Found 1 design units, including 1 entities, in source file ad5322.v" { { "Info" "ISGN_ENTITY_NAME" "1 AD5322 " "Found entity 1: AD5322" {  } { { "AD5322.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/AD5322.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad_clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ad_clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 AD_clk_gen " "Found entity 1: AD_clk_gen" {  } { { "AD_clk_gen.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/AD_clk_gen.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcdenctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file lcdenctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCDENctrl " "Found entity 1: LCDENctrl" {  } { { "LCDENctrl.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/LCDENctrl.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "powerdown.v 1 1 " "Found 1 design units, including 1 entities, in source file powerdown.v" { { "Info" "ISGN_ENTITY_NAME" "1 PowerDown " "Found entity 1: PowerDown" {  } { { "PowerDown.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/PowerDown.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file arm_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 ARM_interface " "Found entity 1: ARM_interface" {  } { { "ARM_interface.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/ARM_interface.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060813 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESET_N reset_n AD.v(13) " "Verilog HDL Declaration information at AD.v(13): object \"RESET_N\" differs only in case from object \"reset_n\" in the same scope" {  } { { "AD.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/AD.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1521977060817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad.v 1 1 " "Found 1 design units, including 1 entities, in source file ad.v" { { "Info" "ISGN_ENTITY_NAME" "1 AD " "Found entity 1: AD" {  } { { "AD.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/AD.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977060817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977060817 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1521977062069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_pll sys_pll:sys_pll " "Elaborating entity \"sys_pll\" for hierarchy \"sys_pll:sys_pll\"" {  } { { "TOP.v" "sys_pll" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/TOP.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sys_pll:sys_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"sys_pll:sys_pll\|altpll:altpll_component\"" {  } { { "sys_pll.v" "altpll_component" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/sys_pll.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062158 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sys_pll:sys_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"sys_pll:sys_pll\|altpll:altpll_component\"" {  } { { "sys_pll.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/sys_pll.v" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys_pll:sys_pll\|altpll:altpll_component " "Instantiated megafunction \"sys_pll:sys_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 8 " "Parameter \"clk1_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 50 " "Parameter \"clk2_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 2 " "Parameter \"clk3_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 40 " "Parameter \"clk3_phase_shift\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=sys_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=sys_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062162 ""}  } { { "sys_pll.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/sys_pll.v" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1521977062162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sys_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sys_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_pll_altpll " "Found entity 1: sys_pll_altpll" {  } { { "db/sys_pll_altpll.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/db/sys_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977062230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977062230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_pll_altpll sys_pll:sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated " "Elaborating entity \"sys_pll_altpll\" for hierarchy \"sys_pll:sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/chou/quartus/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Electromagnetic_Acoustic Electromagnetic_Acoustic:Electromagnetic_Acoustic " "Elaborating entity \"Electromagnetic_Acoustic\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\"" {  } { { "TOP.v" "Electromagnetic_Acoustic" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/TOP.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ARM_interface Electromagnetic_Acoustic:Electromagnetic_Acoustic\|ARM_interface:U_ARM_interface " "Elaborating entity \"ARM_interface\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|ARM_interface:U_ARM_interface\"" {  } { { "Electromagnetic_Acoustic.v" "U_ARM_interface" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/Electromagnetic_Acoustic.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PowerDown Electromagnetic_Acoustic:Electromagnetic_Acoustic\|PowerDown:U_PowerDown " "Elaborating entity \"PowerDown\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|PowerDown:U_PowerDown\"" {  } { { "Electromagnetic_Acoustic.v" "U_PowerDown" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/Electromagnetic_Acoustic.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AD Electromagnetic_Acoustic:Electromagnetic_Acoustic\|AD:U_AD " "Elaborating entity \"AD\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|AD:U_AD\"" {  } { { "Electromagnetic_Acoustic.v" "U_AD" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/Electromagnetic_Acoustic.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_pro Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro " "Elaborating entity \"signal_pro\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\"" {  } { { "Electromagnetic_Acoustic.v" "U_signal_pro" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/Electromagnetic_Acoustic.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "highpass Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass " "Elaborating entity \"highpass\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\"" {  } { { "signal_pro.v" "U_highpass" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/signal_pro.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "highpass_GN Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0 " "Elaborating entity \"highpass_GN\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\"" {  } { { "HighPass(1Mfc-100fs)/HDL/highpass.vhd" "\\highpass_GN_0:inst_highpass_GN_0" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/highpass.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_clock_GNF343OQUJ Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|alt_dspbuilder_clock_GNF343OQUJ:clock_0 " "Elaborating entity \"alt_dspbuilder_clock_GNF343OQUJ\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|alt_dspbuilder_clock_GNF343OQUJ:clock_0\"" {  } { { "HighPass(1Mfc-100fs)/HDL/highpass_GN.vhd" "clock_0" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/highpass_GN.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_parallel_adder_GNP4SQ3NQE Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|alt_dspbuilder_parallel_adder_GNP4SQ3NQE:parallel_adder_subtractor1 " "Elaborating entity \"alt_dspbuilder_parallel_adder_GNP4SQ3NQE\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|alt_dspbuilder_parallel_adder_GNP4SQ3NQE:parallel_adder_subtractor1\"" {  } { { "HighPass(1Mfc-100fs)/HDL/highpass_GN.vhd" "parallel_adder_subtractor1" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/highpass_GN.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|alt_dspbuilder_parallel_adder_GNP4SQ3NQE:parallel_adder_subtractor1\|alt_dspbuilder_SAdderSub:adder_1_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|alt_dspbuilder_parallel_adder_GNP4SQ3NQE:parallel_adder_subtractor1\|alt_dspbuilder_SAdderSub:adder_1_1\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_parallel_adder_GNP4SQ3NQE.vhd" "adder_1_1" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_parallel_adder_GNP4SQ3NQE.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|alt_dspbuilder_parallel_adder_GNP4SQ3NQE:parallel_adder_subtractor1\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genas:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|alt_dspbuilder_parallel_adder_GNP4SQ3NQE:parallel_adder_subtractor1\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genas:U0\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" "\\pip:genas:U0" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062362 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|alt_dspbuilder_parallel_adder_GNP4SQ3NQE:parallel_adder_subtractor1\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genas:U0 " "Elaborated megafunction instantiation \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|alt_dspbuilder_parallel_adder_GNP4SQ3NQE:parallel_adder_subtractor1\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genas:U0\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521977062362 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|alt_dspbuilder_parallel_adder_GNP4SQ3NQE:parallel_adder_subtractor1\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genas:U0 " "Instantiated megafunction \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|alt_dspbuilder_parallel_adder_GNP4SQ3NQE:parallel_adder_subtractor1\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genas:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062362 ""}  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1521977062362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ith.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ith.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ith " "Found entity 1: add_sub_ith" {  } { { "db/add_sub_ith.tdf" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/db/add_sub_ith.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977062462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977062462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ith Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|alt_dspbuilder_parallel_adder_GNP4SQ3NQE:parallel_adder_subtractor1\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genas:U0\|add_sub_ith:auto_generated " "Elaborating entity \"add_sub_ith\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|alt_dspbuilder_parallel_adder_GNP4SQ3NQE:parallel_adder_subtractor1\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genas:U0\|add_sub_ith:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/chou/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_gnd_GN Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|alt_dspbuilder_gnd_GN:parallel_adder_subtractor1user_aclrgnd " "Elaborating entity \"alt_dspbuilder_gnd_GN\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|alt_dspbuilder_gnd_GN:parallel_adder_subtractor1user_aclrgnd\"" {  } { { "HighPass(1Mfc-100fs)/HDL/highpass_GN.vhd" "parallel_adder_subtractor1user_aclrgnd" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/highpass_GN.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_vcc_GN Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|alt_dspbuilder_vcc_GN:parallel_adder_subtractor1enavcc " "Elaborating entity \"alt_dspbuilder_vcc_GN\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|alt_dspbuilder_vcc_GN:parallel_adder_subtractor1enavcc\"" {  } { { "HighPass(1Mfc-100fs)/HDL/highpass_GN.vhd" "parallel_adder_subtractor1enavcc" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/highpass_GN.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GNSSYS4J5R Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|alt_dspbuilder_port_GNSSYS4J5R:output_0 " "Elaborating entity \"alt_dspbuilder_port_GNSSYS4J5R\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|alt_dspbuilder_port_GNSSYS4J5R:output_0\"" {  } { { "HighPass(1Mfc-100fs)/HDL/highpass_GN.vhd" "output_0" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/highpass_GN.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNNWA6ZQVU Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|alt_dspbuilder_constant_GNNWA6ZQVU:constant_1 " "Elaborating entity \"alt_dspbuilder_constant_GNNWA6ZQVU\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|alt_dspbuilder_constant_GNNWA6ZQVU:constant_1\"" {  } { { "HighPass(1Mfc-100fs)/HDL/highpass_GN.vhd" "constant_1" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/highpass_GN.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "highpass_GN_highpass_IIR3 Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0 " "Elaborating entity \"highpass_GN_highpass_IIR3\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\"" {  } { { "HighPass(1Mfc-100fs)/HDL/highpass_GN.vhd" "highpass_iir3_0" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/highpass_GN.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_clock_GNQFU4PUDH Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_clock_GNQFU4PUDH:clock_0 " "Elaborating entity \"alt_dspbuilder_clock_GNQFU4PUDH\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_clock_GNQFU4PUDH:clock_0\"" {  } { { "HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" "clock_0" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNEBGJHTWJ Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GNEBGJHTWJ:bus_conversion1 " "Elaborating entity \"alt_dspbuilder_cast_GNEBGJHTWJ\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GNEBGJHTWJ:bus_conversion1\"" {  } { { "HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" "bus_conversion1" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GNEBGJHTWJ:bus_conversion1\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GNEBGJHTWJ:bus_conversion1\|alt_dspbuilder_SBF:Outputi\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNEBGJHTWJ.vhd" "Outputi" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNEBGJHTWJ.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GNEBGJHTWJ:bus_conversion1\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GNEBGJHTWJ:bus_conversion1\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_ASAT Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GNEBGJHTWJ:bus_conversion1\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_ASAT:\\sbf_a:gnsnr:gsat:us " "Elaborating entity \"alt_dspbuilder_ASAT\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GNEBGJHTWJ:bus_conversion1\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_ASAT:\\sbf_a:gnsnr:gsat:us\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SBF.vhd" "\\sbf_a:gnsnr:gsat:us" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SBF.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_parallel_adder_GNZVU6W3GJ Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNZVU6W3GJ:adder1 " "Elaborating entity \"alt_dspbuilder_parallel_adder_GNZVU6W3GJ\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNZVU6W3GJ:adder1\"" {  } { { "HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" "adder1" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNZVU6W3GJ:adder1\|alt_dspbuilder_SAdderSub:adder_1_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNZVU6W3GJ:adder1\|alt_dspbuilder_SAdderSub:adder_1_1\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_parallel_adder_GNZVU6W3GJ.vhd" "adder_1_1" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_parallel_adder_GNZVU6W3GJ.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062542 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aclr_i alt_dspbuilder_SAdderSub.vhd(57) " "Verilog HDL or VHDL warning at alt_dspbuilder_SAdderSub.vhd(57): object \"aclr_i\" assigned a value but never read" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1521977062542 "|TOP|Electromagnetic_Acoustic:Electromagnetic_Acoustic|signal_pro:signal_pro_u|highpass:highpass_u|highpass_GN:highpass_GN_0:inst_highpass_GN_0|highpass_GN_highpass_IIR3:highpass_iir3_0|alt_dspbuilder_parallel_adder_GNZVU6W3GJ:adder1|alt_dspbuilder_SAdderSub:adder_1_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNZVU6W3GJ:adder1\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\nopip:genas:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNZVU6W3GJ:adder1\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\nopip:genas:U0\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" "\\nopip:genas:U0" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062554 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNZVU6W3GJ:adder1\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\nopip:genas:U0 " "Elaborated megafunction instantiation \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNZVU6W3GJ:adder1\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\nopip:genas:U0\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521977062554 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNZVU6W3GJ:adder1\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\nopip:genas:U0 " "Instantiated megafunction \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNZVU6W3GJ:adder1\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\nopip:genas:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 58 " "Parameter \"LPM_WIDTH\" = \"58\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062554 ""}  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1521977062554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0dg " "Found entity 1: add_sub_0dg" {  } { { "db/add_sub_0dg.tdf" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/db/add_sub_0dg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977062614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977062614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_0dg Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNZVU6W3GJ:adder1\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\nopip:genas:U0\|add_sub_0dg:auto_generated " "Elaborating entity \"add_sub_0dg\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNZVU6W3GJ:adder1\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\nopip:genas:U0\|add_sub_0dg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/chou/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNZVU6W3GJ:adder1\|alt_dspbuilder_SAdderSub:adder_1_2 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNZVU6W3GJ:adder1\|alt_dspbuilder_SAdderSub:adder_1_2\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_parallel_adder_GNZVU6W3GJ.vhd" "adder_1_2" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_parallel_adder_GNZVU6W3GJ.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062622 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aclr_i alt_dspbuilder_SAdderSub.vhd(57) " "Verilog HDL or VHDL warning at alt_dspbuilder_SAdderSub.vhd(57): object \"aclr_i\" assigned a value but never read" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1521977062622 "|TOP|Electromagnetic_Acoustic:Electromagnetic_Acoustic|signal_pro:signal_pro_u|highpass:highpass_u|highpass_GN:highpass_GN_0:inst_highpass_GN_0|highpass_GN_highpass_IIR3:highpass_iir3_0|alt_dspbuilder_parallel_adder_GNZVU6W3GJ:adder1|alt_dspbuilder_SAdderSub:adder_1_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNZVU6W3GJ:adder1\|alt_dspbuilder_SAdderSub:adder_2_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNZVU6W3GJ:adder1\|alt_dspbuilder_SAdderSub:adder_2_1\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_parallel_adder_GNZVU6W3GJ.vhd" "adder_2_1" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_parallel_adder_GNZVU6W3GJ.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062634 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aclr_i alt_dspbuilder_SAdderSub.vhd(57) " "Verilog HDL or VHDL warning at alt_dspbuilder_SAdderSub.vhd(57): object \"aclr_i\" assigned a value but never read" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1521977062638 "|TOP|Electromagnetic_Acoustic:Electromagnetic_Acoustic|signal_pro:signal_pro_u|highpass:highpass_u|highpass_GN:highpass_GN_0:inst_highpass_GN_0|highpass_GN_highpass_IIR3:highpass_iir3_0|alt_dspbuilder_parallel_adder_GNZVU6W3GJ:adder1|alt_dspbuilder_SAdderSub:adder_2_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNZVU6W3GJ:adder1\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\nopip:genaa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNZVU6W3GJ:adder1\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\nopip:genaa:U0\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" "\\nopip:genaa:U0" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062642 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNZVU6W3GJ:adder1\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\nopip:genaa:U0 " "Elaborated megafunction instantiation \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNZVU6W3GJ:adder1\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\nopip:genaa:U0\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521977062642 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNZVU6W3GJ:adder1\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\nopip:genaa:U0 " "Instantiated megafunction \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNZVU6W3GJ:adder1\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\nopip:genaa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 59 " "Parameter \"LPM_WIDTH\" = \"59\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062642 ""}  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1521977062642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0cg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0cg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0cg " "Found entity 1: add_sub_0cg" {  } { { "db/add_sub_0cg.tdf" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/db/add_sub_0cg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977062698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977062698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_0cg Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNZVU6W3GJ:adder1\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\nopip:genaa:U0\|add_sub_0cg:auto_generated " "Elaborating entity \"add_sub_0cg\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNZVU6W3GJ:adder1\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\nopip:genaa:U0\|add_sub_0cg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/chou/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNDTOV7QCB Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GNDTOV7QCB:bus_conversion2 " "Elaborating entity \"alt_dspbuilder_cast_GNDTOV7QCB\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GNDTOV7QCB:bus_conversion2\"" {  } { { "HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" "bus_conversion2" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GNDTOV7QCB:bus_conversion2\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GNDTOV7QCB:bus_conversion2\|alt_dspbuilder_SBF:Outputi\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNDTOV7QCB.vhd" "Outputi" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNDTOV7QCB.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GNDTOV7QCB:bus_conversion2\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GNDTOV7QCB:bus_conversion2\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_ASAT Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GNDTOV7QCB:bus_conversion2\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_ASAT:\\sbf_a:gnsnr:gsat:us " "Elaborating entity \"alt_dspbuilder_ASAT\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GNDTOV7QCB:bus_conversion2\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_ASAT:\\sbf_a:gnsnr:gsat:us\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SBF.vhd" "\\sbf_a:gnsnr:gsat:us" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SBF.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_parallel_adder_GNYLHLSTWT Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNYLHLSTWT:adder4 " "Elaborating entity \"alt_dspbuilder_parallel_adder_GNYLHLSTWT\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNYLHLSTWT:adder4\"" {  } { { "HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" "adder4" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNYLHLSTWT:adder4\|alt_dspbuilder_SAdderSub:adder_1_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNYLHLSTWT:adder4\|alt_dspbuilder_SAdderSub:adder_1_1\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_parallel_adder_GNYLHLSTWT.vhd" "adder_1_1" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_parallel_adder_GNYLHLSTWT.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNYLHLSTWT:adder4\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNYLHLSTWT:adder4\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" "\\pip:genaa:U0" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062750 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNYLHLSTWT:adder4\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborated megafunction instantiation \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNYLHLSTWT:adder4\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521977062754 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNYLHLSTWT:adder4\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Instantiated megafunction \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNYLHLSTWT:adder4\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062754 ""}  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1521977062754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jsh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jsh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jsh " "Found entity 1: add_sub_jsh" {  } { { "db/add_sub_jsh.tdf" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/db/add_sub_jsh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977062814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977062814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_jsh Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNYLHLSTWT:adder4\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_jsh:auto_generated " "Elaborating entity \"add_sub_jsh\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNYLHLSTWT:adder4\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_jsh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/chou/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNYLHLSTWT:adder4\|alt_dspbuilder_SAdderSub:adder_2_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNYLHLSTWT:adder4\|alt_dspbuilder_SAdderSub:adder_2_1\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_parallel_adder_GNYLHLSTWT.vhd" "adder_2_1" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_parallel_adder_GNYLHLSTWT.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNYLHLSTWT:adder4\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNYLHLSTWT:adder4\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" "\\pip:genaa:U0" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062842 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNYLHLSTWT:adder4\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborated megafunction instantiation \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNYLHLSTWT:adder4\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521977062842 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNYLHLSTWT:adder4\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Instantiated megafunction \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNYLHLSTWT:adder4\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062842 ""}  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1521977062842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ksh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ksh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ksh " "Found entity 1: add_sub_ksh" {  } { { "db/add_sub_ksh.tdf" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/db/add_sub_ksh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977062894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977062894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ksh Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNYLHLSTWT:adder4\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_ksh:auto_generated " "Elaborating entity \"add_sub_ksh\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNYLHLSTWT:adder4\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_ksh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/chou/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_parallel_adder_GNJ3ZMS76T Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNJ3ZMS76T:adder3 " "Elaborating entity \"alt_dspbuilder_parallel_adder_GNJ3ZMS76T\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNJ3ZMS76T:adder3\"" {  } { { "HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" "adder3" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNJ3ZMS76T:adder3\|alt_dspbuilder_SAdderSub:adder_1_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNJ3ZMS76T:adder3\|alt_dspbuilder_SAdderSub:adder_1_1\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_parallel_adder_GNJ3ZMS76T.vhd" "adder_1_1" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_parallel_adder_GNJ3ZMS76T.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNJ3ZMS76T:adder3\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNJ3ZMS76T:adder3\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" "\\pip:genaa:U0" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062930 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNJ3ZMS76T:adder3\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborated megafunction instantiation \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNJ3ZMS76T:adder3\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521977062934 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNJ3ZMS76T:adder3\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Instantiated megafunction \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNJ3ZMS76T:adder3\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 44 " "Parameter \"LPM_WIDTH\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062934 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062934 ""}  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1521977062934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_msh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_msh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_msh " "Found entity 1: add_sub_msh" {  } { { "db/add_sub_msh.tdf" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/db/add_sub_msh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977062994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977062994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_msh Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNJ3ZMS76T:adder3\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_msh:auto_generated " "Elaborating entity \"add_sub_msh\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNJ3ZMS76T:adder3\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_msh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/chou/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977062994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNJ3ZMS76T:adder3\|alt_dspbuilder_SAdderSub:adder_2_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNJ3ZMS76T:adder3\|alt_dspbuilder_SAdderSub:adder_2_1\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_parallel_adder_GNJ3ZMS76T.vhd" "adder_2_1" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_parallel_adder_GNJ3ZMS76T.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNJ3ZMS76T:adder3\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNJ3ZMS76T:adder3\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" "\\pip:genaa:U0" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063022 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNJ3ZMS76T:adder3\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborated megafunction instantiation \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNJ3ZMS76T:adder3\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521977063026 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNJ3ZMS76T:adder3\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Instantiated megafunction \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNJ3ZMS76T:adder3\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 45 " "Parameter \"LPM_WIDTH\" = \"45\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063026 ""}  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1521977063026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_nsh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_nsh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_nsh " "Found entity 1: add_sub_nsh" {  } { { "db/add_sub_nsh.tdf" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/db/add_sub_nsh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977063098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977063098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_nsh Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNJ3ZMS76T:adder3\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_nsh:auto_generated " "Elaborating entity \"add_sub_nsh\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNJ3ZMS76T:adder3\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_nsh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/chou/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNOFRRSKIV Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GNOFRRSKIV:bus_conversion " "Elaborating entity \"alt_dspbuilder_cast_GNOFRRSKIV\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GNOFRRSKIV:bus_conversion\"" {  } { { "HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" "bus_conversion" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GNOFRRSKIV:bus_conversion\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GNOFRRSKIV:bus_conversion\|alt_dspbuilder_SBF:Outputi\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNOFRRSKIV.vhd" "Outputi" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNOFRRSKIV.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GNOFRRSKIV:bus_conversion\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GNOFRRSKIV:bus_conversion\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_ASAT Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GNOFRRSKIV:bus_conversion\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_ASAT:\\sbf_a:gnsnr:gsat:us " "Elaborating entity \"alt_dspbuilder_ASAT\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GNOFRRSKIV:bus_conversion\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_ASAT:\\sbf_a:gnsnr:gsat:us\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SBF.vhd" "\\sbf_a:gnsnr:gsat:us" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SBF.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_parallel_adder_GNGJR2XP4L Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNGJR2XP4L:adder2 " "Elaborating entity \"alt_dspbuilder_parallel_adder_GNGJR2XP4L\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNGJR2XP4L:adder2\"" {  } { { "HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" "adder2" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNGJR2XP4L:adder2\|alt_dspbuilder_SAdderSub:adder_1_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNGJR2XP4L:adder2\|alt_dspbuilder_SAdderSub:adder_1_1\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_parallel_adder_GNGJR2XP4L.vhd" "adder_1_1" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_parallel_adder_GNGJR2XP4L.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063138 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aclr_i alt_dspbuilder_SAdderSub.vhd(57) " "Verilog HDL or VHDL warning at alt_dspbuilder_SAdderSub.vhd(57): object \"aclr_i\" assigned a value but never read" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1521977063142 "|TOP|Electromagnetic_Acoustic:Electromagnetic_Acoustic|signal_pro:signal_pro_u|highpass:highpass_u|highpass_GN:highpass_GN_0:inst_highpass_GN_0|highpass_GN_highpass_IIR3:highpass_iir3_0|alt_dspbuilder_parallel_adder_GNGJR2XP4L:adder2|alt_dspbuilder_SAdderSub:adder_1_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNGJR2XP4L:adder2\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\nopip:genas:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNGJR2XP4L:adder2\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\nopip:genas:U0\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" "\\nopip:genas:U0" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063146 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNGJR2XP4L:adder2\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\nopip:genas:U0 " "Elaborated megafunction instantiation \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNGJR2XP4L:adder2\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\nopip:genas:U0\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521977063146 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNGJR2XP4L:adder2\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\nopip:genas:U0 " "Instantiated megafunction \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNGJR2XP4L:adder2\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\nopip:genas:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 44 " "Parameter \"LPM_WIDTH\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063150 ""}  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1521977063150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rcg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rcg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rcg " "Found entity 1: add_sub_rcg" {  } { { "db/add_sub_rcg.tdf" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/db/add_sub_rcg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977063206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977063206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_rcg Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNGJR2XP4L:adder2\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\nopip:genas:U0\|add_sub_rcg:auto_generated " "Elaborating entity \"add_sub_rcg\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNGJR2XP4L:adder2\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\nopip:genas:U0\|add_sub_rcg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/chou/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNGJR2XP4L:adder2\|alt_dspbuilder_SAdderSub:adder_1_2 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNGJR2XP4L:adder2\|alt_dspbuilder_SAdderSub:adder_1_2\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_parallel_adder_GNGJR2XP4L.vhd" "adder_1_2" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_parallel_adder_GNGJR2XP4L.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063214 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aclr_i alt_dspbuilder_SAdderSub.vhd(57) " "Verilog HDL or VHDL warning at alt_dspbuilder_SAdderSub.vhd(57): object \"aclr_i\" assigned a value but never read" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1521977063214 "|TOP|Electromagnetic_Acoustic:Electromagnetic_Acoustic|signal_pro:signal_pro_u|highpass:highpass_u|highpass_GN:highpass_GN_0:inst_highpass_GN_0|highpass_GN_highpass_IIR3:highpass_iir3_0|alt_dspbuilder_parallel_adder_GNGJR2XP4L:adder2|alt_dspbuilder_SAdderSub:adder_1_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNGJR2XP4L:adder2\|alt_dspbuilder_SAdderSub:adder_2_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNGJR2XP4L:adder2\|alt_dspbuilder_SAdderSub:adder_2_1\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_parallel_adder_GNGJR2XP4L.vhd" "adder_2_1" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_parallel_adder_GNGJR2XP4L.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063226 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aclr_i alt_dspbuilder_SAdderSub.vhd(57) " "Verilog HDL or VHDL warning at alt_dspbuilder_SAdderSub.vhd(57): object \"aclr_i\" assigned a value but never read" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1521977063230 "|TOP|Electromagnetic_Acoustic:Electromagnetic_Acoustic|signal_pro:signal_pro_u|highpass:highpass_u|highpass_GN:highpass_GN_0:inst_highpass_GN_0|highpass_GN_highpass_IIR3:highpass_iir3_0|alt_dspbuilder_parallel_adder_GNGJR2XP4L:adder2|alt_dspbuilder_SAdderSub:adder_2_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNGJR2XP4L:adder2\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\nopip:genaa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNGJR2XP4L:adder2\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\nopip:genaa:U0\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" "\\nopip:genaa:U0" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063234 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNGJR2XP4L:adder2\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\nopip:genaa:U0 " "Elaborated megafunction instantiation \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNGJR2XP4L:adder2\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\nopip:genaa:U0\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521977063238 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNGJR2XP4L:adder2\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\nopip:genaa:U0 " "Instantiated megafunction \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNGJR2XP4L:adder2\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\nopip:genaa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 45 " "Parameter \"LPM_WIDTH\" = \"45\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063238 ""}  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1521977063238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rbg " "Found entity 1: add_sub_rbg" {  } { { "db/add_sub_rbg.tdf" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/db/add_sub_rbg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977063294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977063294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_rbg Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNGJR2XP4L:adder2\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\nopip:genaa:U0\|add_sub_rbg:auto_generated " "Elaborating entity \"add_sub_rbg\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_parallel_adder_GNGJR2XP4L:adder2\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\nopip:genaa:U0\|add_sub_rbg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/chou/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GN6XVZIBTQ Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_delay_GN6XVZIBTQ:delay " "Elaborating entity \"alt_dspbuilder_delay_GN6XVZIBTQ\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_delay_GN6XVZIBTQ:delay\"" {  } { { "HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" "delay" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" 677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_delay_GN6XVZIBTQ:delay\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_delay_GN6XVZIBTQ:delay\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_delay_GN6XVZIBTQ.vhd" "Delay1i" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_delay_GN6XVZIBTQ.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GN4K6H3QBP Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_port_GN4K6H3QBP:in1_0 " "Elaborating entity \"alt_dspbuilder_port_GN4K6H3QBP\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_port_GN4K6H3QBP:in1_0\"" {  } { { "HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" "in1_0" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" 704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN7WBBLJKE Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GN7WBBLJKE:altbus " "Elaborating entity \"alt_dspbuilder_cast_GN7WBBLJKE\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GN7WBBLJKE:altbus\"" {  } { { "HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" "altbus" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" 710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GN7WBBLJKE:altbus\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GN7WBBLJKE:altbus\|alt_dspbuilder_SBF:Outputi\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GN7WBBLJKE.vhd" "Outputi" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GN7WBBLJKE.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GN7WBBLJKE:altbus\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GN7WBBLJKE:altbus\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_gain_GNCI3342DY Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_gain_GNCI3342DY:gain9 " "Elaborating entity \"alt_dspbuilder_gain_GNCI3342DY\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_gain_GNCI3342DY:gain9\"" {  } { { "HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" "gain9" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_CST_MULT Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_gain_GNCI3342DY:gain9\|alt_dspbuilder_CST_MULT:U0 " "Elaborating entity \"alt_dspbuilder_CST_MULT\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_gain_GNCI3342DY:gain9\|alt_dspbuilder_CST_MULT:U0\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_gain_GNCI3342DY.vhd" "U0" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_gain_GNCI3342DY.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_BEXT Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_gain_GNCI3342DY:gain9\|alt_dspbuilder_CST_MULT:U0\|alt_dspbuilder_BEXT:\\gg:BEXT0 " "Elaborating entity \"alt_dspbuilder_BEXT\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_gain_GNCI3342DY:gain9\|alt_dspbuilder_CST_MULT:U0\|alt_dspbuilder_BEXT:\\gg:BEXT0\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_CST_MULT.vhd" "\\gg:BEXT0" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_CST_MULT.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_gain_GNCI3342DY:gain9\|alt_dspbuilder_CST_MULT:U0\|alt_dspbuilder_BEXT:\\gg:BEXT0\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_gain_GNCI3342DY:gain9\|alt_dspbuilder_CST_MULT:U0\|alt_dspbuilder_BEXT:\\gg:BEXT0\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_BEXT.vhd" "u0" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_BEXT.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_gain_GNMRB5XVOB Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_gain_GNMRB5XVOB:gain4 " "Elaborating entity \"alt_dspbuilder_gain_GNMRB5XVOB\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_gain_GNMRB5XVOB:gain4\"" {  } { { "HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" "gain4" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" 747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_CST_MULT Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_gain_GNMRB5XVOB:gain4\|alt_dspbuilder_CST_MULT:U0 " "Elaborating entity \"alt_dspbuilder_CST_MULT\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_gain_GNMRB5XVOB:gain4\|alt_dspbuilder_CST_MULT:U0\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_gain_GNMRB5XVOB.vhd" "U0" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_gain_GNMRB5XVOB.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_BEXT Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_gain_GNMRB5XVOB:gain4\|alt_dspbuilder_CST_MULT:U0\|alt_dspbuilder_BEXT:\\gg:BEXT0 " "Elaborating entity \"alt_dspbuilder_BEXT\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_gain_GNMRB5XVOB:gain4\|alt_dspbuilder_CST_MULT:U0\|alt_dspbuilder_BEXT:\\gg:BEXT0\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_CST_MULT.vhd" "\\gg:BEXT0" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_CST_MULT.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_gain_GNMRB5XVOB:gain4\|alt_dspbuilder_CST_MULT:U0\|alt_dspbuilder_BEXT:\\gg:BEXT0\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_gain_GNMRB5XVOB:gain4\|alt_dspbuilder_CST_MULT:U0\|alt_dspbuilder_BEXT:\\gg:BEXT0\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_BEXT.vhd" "u0" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_BEXT.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_gain_GNUJGFBGSX Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_gain_GNUJGFBGSX:gain11 " "Elaborating entity \"alt_dspbuilder_gain_GNUJGFBGSX\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_gain_GNUJGFBGSX:gain11\"" {  } { { "HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" "gain11" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" 774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_CST_MULT Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_gain_GNUJGFBGSX:gain11\|alt_dspbuilder_CST_MULT:U0 " "Elaborating entity \"alt_dspbuilder_CST_MULT\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_gain_GNUJGFBGSX:gain11\|alt_dspbuilder_CST_MULT:U0\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_gain_GNUJGFBGSX.vhd" "U0" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_gain_GNUJGFBGSX.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_BEXT Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_gain_GNUJGFBGSX:gain11\|alt_dspbuilder_CST_MULT:U0\|alt_dspbuilder_BEXT:\\gg:BEXT0 " "Elaborating entity \"alt_dspbuilder_BEXT\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_gain_GNUJGFBGSX:gain11\|alt_dspbuilder_CST_MULT:U0\|alt_dspbuilder_BEXT:\\gg:BEXT0\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_CST_MULT.vhd" "\\gg:BEXT0" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_CST_MULT.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_gain_GNUJGFBGSX:gain11\|alt_dspbuilder_CST_MULT:U0\|alt_dspbuilder_BEXT:\\gg:BEXT0\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_gain_GNUJGFBGSX:gain11\|alt_dspbuilder_CST_MULT:U0\|alt_dspbuilder_BEXT:\\gg:BEXT0\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_BEXT.vhd" "u0" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_BEXT.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_gain_GNFOWS4RDG Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_gain_GNFOWS4RDG:gain6 " "Elaborating entity \"alt_dspbuilder_gain_GNFOWS4RDG\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_gain_GNFOWS4RDG:gain6\"" {  } { { "HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" "gain6" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" 801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_CST_MULT Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_gain_GNFOWS4RDG:gain6\|alt_dspbuilder_CST_MULT:U0 " "Elaborating entity \"alt_dspbuilder_CST_MULT\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_gain_GNFOWS4RDG:gain6\|alt_dspbuilder_CST_MULT:U0\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_gain_GNFOWS4RDG.vhd" "U0" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_gain_GNFOWS4RDG.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_BEXT Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_gain_GNFOWS4RDG:gain6\|alt_dspbuilder_CST_MULT:U0\|alt_dspbuilder_BEXT:\\gg:BEXT0 " "Elaborating entity \"alt_dspbuilder_BEXT\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_gain_GNFOWS4RDG:gain6\|alt_dspbuilder_CST_MULT:U0\|alt_dspbuilder_BEXT:\\gg:BEXT0\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_CST_MULT.vhd" "\\gg:BEXT0" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_CST_MULT.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_gain_GNFOWS4RDG:gain6\|alt_dspbuilder_CST_MULT:U0\|alt_dspbuilder_BEXT:\\gg:BEXT0\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_gain_GNFOWS4RDG:gain6\|alt_dspbuilder_CST_MULT:U0\|alt_dspbuilder_BEXT:\\gg:BEXT0\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_BEXT.vhd" "u0" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_BEXT.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNQC3GUCBB Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_delay_GNQC3GUCBB:delay3 " "Elaborating entity \"alt_dspbuilder_delay_GNQC3GUCBB\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_delay_GNQC3GUCBB:delay3\"" {  } { { "HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" "delay3" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_delay_GNQC3GUCBB:delay3\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_delay_GNQC3GUCBB:delay3\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_delay_GNQC3GUCBB.vhd" "Delay1i" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_delay_GNQC3GUCBB.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_gain_GNE3RREYS2 Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_gain_GNE3RREYS2:gain13 " "Elaborating entity \"alt_dspbuilder_gain_GNE3RREYS2\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_gain_GNE3RREYS2:gain13\"" {  } { { "HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" "gain13" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" 855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_CST_MULT Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_gain_GNE3RREYS2:gain13\|alt_dspbuilder_CST_MULT:U0 " "Elaborating entity \"alt_dspbuilder_CST_MULT\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_gain_GNE3RREYS2:gain13\|alt_dspbuilder_CST_MULT:U0\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_gain_GNE3RREYS2.vhd" "U0" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_gain_GNE3RREYS2.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_BEXT Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_gain_GNE3RREYS2:gain13\|alt_dspbuilder_CST_MULT:U0\|alt_dspbuilder_BEXT:\\gg:BEXT0 " "Elaborating entity \"alt_dspbuilder_BEXT\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_gain_GNE3RREYS2:gain13\|alt_dspbuilder_CST_MULT:U0\|alt_dspbuilder_BEXT:\\gg:BEXT0\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_CST_MULT.vhd" "\\gg:BEXT0" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_CST_MULT.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_gain_GNE3RREYS2:gain13\|alt_dspbuilder_CST_MULT:U0\|alt_dspbuilder_BEXT:\\gg:BEXT0\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_gain_GNE3RREYS2:gain13\|alt_dspbuilder_CST_MULT:U0\|alt_dspbuilder_BEXT:\\gg:BEXT0\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_BEXT.vhd" "u0" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_BEXT.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_gain_GNJPYLDCII Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_gain_GNJPYLDCII:gain12 " "Elaborating entity \"alt_dspbuilder_gain_GNJPYLDCII\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_gain_GNJPYLDCII:gain12\"" {  } { { "HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" "gain12" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_CST_MULT Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_gain_GNJPYLDCII:gain12\|alt_dspbuilder_CST_MULT:U0 " "Elaborating entity \"alt_dspbuilder_CST_MULT\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_gain_GNJPYLDCII:gain12\|alt_dspbuilder_CST_MULT:U0\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_gain_GNJPYLDCII.vhd" "U0" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_gain_GNJPYLDCII.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_BEXT Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_gain_GNJPYLDCII:gain12\|alt_dspbuilder_CST_MULT:U0\|alt_dspbuilder_BEXT:\\gg:BEXT0 " "Elaborating entity \"alt_dspbuilder_BEXT\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_gain_GNJPYLDCII:gain12\|alt_dspbuilder_CST_MULT:U0\|alt_dspbuilder_BEXT:\\gg:BEXT0\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_CST_MULT.vhd" "\\gg:BEXT0" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_CST_MULT.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_gain_GNJPYLDCII:gain12\|alt_dspbuilder_CST_MULT:U0\|alt_dspbuilder_BEXT:\\gg:BEXT0\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_gain_GNJPYLDCII:gain12\|alt_dspbuilder_CST_MULT:U0\|alt_dspbuilder_BEXT:\\gg:BEXT0\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_BEXT.vhd" "u0" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_BEXT.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_gain_GNXKPNYAGB Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_gain_GNXKPNYAGB:gain2 " "Elaborating entity \"alt_dspbuilder_gain_GNXKPNYAGB\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_gain_GNXKPNYAGB:gain2\"" {  } { { "HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" "gain2" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" 909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_CST_MULT Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_gain_GNXKPNYAGB:gain2\|alt_dspbuilder_CST_MULT:U0 " "Elaborating entity \"alt_dspbuilder_CST_MULT\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_gain_GNXKPNYAGB:gain2\|alt_dspbuilder_CST_MULT:U0\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_gain_GNXKPNYAGB.vhd" "U0" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_gain_GNXKPNYAGB.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_BEXT Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_gain_GNXKPNYAGB:gain2\|alt_dspbuilder_CST_MULT:U0\|alt_dspbuilder_BEXT:\\gg:BEXT0 " "Elaborating entity \"alt_dspbuilder_BEXT\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_gain_GNXKPNYAGB:gain2\|alt_dspbuilder_CST_MULT:U0\|alt_dspbuilder_BEXT:\\gg:BEXT0\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_CST_MULT.vhd" "\\gg:BEXT0" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_CST_MULT.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_gain_GNXKPNYAGB:gain2\|alt_dspbuilder_CST_MULT:U0\|alt_dspbuilder_BEXT:\\gg:BEXT0\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_gain_GNXKPNYAGB:gain2\|alt_dspbuilder_CST_MULT:U0\|alt_dspbuilder_BEXT:\\gg:BEXT0\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_BEXT.vhd" "u0" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_BEXT.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_gain_GN6OYXVZ5V Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_gain_GN6OYXVZ5V:gain1 " "Elaborating entity \"alt_dspbuilder_gain_GN6OYXVZ5V\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_gain_GN6OYXVZ5V:gain1\"" {  } { { "HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" "gain1" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" 936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_CST_MULT Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_gain_GN6OYXVZ5V:gain1\|alt_dspbuilder_CST_MULT:U0 " "Elaborating entity \"alt_dspbuilder_CST_MULT\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_gain_GN6OYXVZ5V:gain1\|alt_dspbuilder_CST_MULT:U0\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_gain_GN6OYXVZ5V.vhd" "U0" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_gain_GN6OYXVZ5V.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNYUH6P3MU Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GNYUH6P3MU:altbus1 " "Elaborating entity \"alt_dspbuilder_cast_GNYUH6P3MU\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GNYUH6P3MU:altbus1\"" {  } { { "HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" "altbus1" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" 1017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GNYUH6P3MU:altbus1\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GNYUH6P3MU:altbus1\|alt_dspbuilder_SBF:Outputi\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNYUH6P3MU.vhd" "Outputi" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNYUH6P3MU.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GNYUH6P3MU:altbus1\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GNYUH6P3MU:altbus1\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_ASAT Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GNYUH6P3MU:altbus1\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_ASAT:\\sbf_a:gnsnr:gsat:us " "Elaborating entity \"alt_dspbuilder_ASAT\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GNYUH6P3MU:altbus1\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_ASAT:\\sbf_a:gnsnr:gsat:us\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SBF.vhd" "\\sbf_a:gnsnr:gsat:us" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SBF.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNOHFS3CO5 Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GNOHFS3CO5:cast0 " "Elaborating entity \"alt_dspbuilder_cast_GNOHFS3CO5\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GNOHFS3CO5:cast0\"" {  } { { "HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" "cast0" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" 1027 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GNOHFS3CO5:cast0\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GNOHFS3CO5:cast0\|alt_dspbuilder_SBF:Outputi\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNOHFS3CO5.vhd" "Outputi" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNOHFS3CO5.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GNOHFS3CO5:cast0\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GNOHFS3CO5:cast0\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNUPPLBZZU Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GNUPPLBZZU:cast1 " "Elaborating entity \"alt_dspbuilder_cast_GNUPPLBZZU\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GNUPPLBZZU:cast1\"" {  } { { "HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" "cast1" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" 1037 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GNUPPLBZZU:cast1\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GNUPPLBZZU:cast1\|alt_dspbuilder_SBF:Outputi\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNUPPLBZZU.vhd" "Outputi" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNUPPLBZZU.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNXL4CPEZ2 Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GNXL4CPEZ2:cast2 " "Elaborating entity \"alt_dspbuilder_cast_GNXL4CPEZ2\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GNXL4CPEZ2:cast2\"" {  } { { "HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" "cast2" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" 1047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GNXL4CPEZ2:cast2\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GNXL4CPEZ2:cast2\|alt_dspbuilder_SBF:Outputi\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNXL4CPEZ2.vhd" "Outputi" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNXL4CPEZ2.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GNXL4CPEZ2:cast2\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GNXL4CPEZ2:cast2\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNRUKYXBW3 Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GNRUKYXBW3:cast3 " "Elaborating entity \"alt_dspbuilder_cast_GNRUKYXBW3\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GNRUKYXBW3:cast3\"" {  } { { "HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" "cast3" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" 1057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GNRUKYXBW3:cast3\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GNRUKYXBW3:cast3\|alt_dspbuilder_SBF:Outputi\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNRUKYXBW3.vhd" "Outputi" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNRUKYXBW3.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN55ECKRET Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GN55ECKRET:cast4 " "Elaborating entity \"alt_dspbuilder_cast_GN55ECKRET\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GN55ECKRET:cast4\"" {  } { { "HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" "cast4" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" 1067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GN55ECKRET:cast4\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GN55ECKRET:cast4\|alt_dspbuilder_SBF:Outputi\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GN55ECKRET.vhd" "Outputi" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GN55ECKRET.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GN55ECKRET:cast4\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GN55ECKRET:cast4\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNRMFM2JWT Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GNRMFM2JWT:cast7 " "Elaborating entity \"alt_dspbuilder_cast_GNRMFM2JWT\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GNRMFM2JWT:cast7\"" {  } { { "HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" "cast7" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" 1097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GNRMFM2JWT:cast7\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GNRMFM2JWT:cast7\|alt_dspbuilder_SBF:Outputi\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNRMFM2JWT.vhd" "Outputi" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNRMFM2JWT.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNYUH6P3MU Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GNYUH6P3MU:cast8 " "Elaborating entity \"alt_dspbuilder_cast_GNYUH6P3MU\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GNYUH6P3MU:cast8\"" {  } { { "HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" "cast8" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" 1107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GNYUH6P3MU:cast8\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GNYUH6P3MU:cast8\|alt_dspbuilder_SBF:Outputi\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNYUH6P3MU.vhd" "Outputi" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNYUH6P3MU.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN5NV6C7GX Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GN5NV6C7GX:cast9 " "Elaborating entity \"alt_dspbuilder_cast_GN5NV6C7GX\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GN5NV6C7GX:cast9\"" {  } { { "HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" "cast9" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/highpass_GN_highpass_IIR3.vhd" 1117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GN5NV6C7GX:cast9\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GN5NV6C7GX:cast9\|alt_dspbuilder_SBF:Outputi\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GN5NV6C7GX.vhd" "Outputi" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GN5NV6C7GX.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GN5NV6C7GX:cast9\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|highpass_GN_highpass_IIR3:highpass_iir3_0\|alt_dspbuilder_cast_GN5NV6C7GX:cast9\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_parallel_adder_GNPUE44HJS Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|alt_dspbuilder_parallel_adder_GNPUE44HJS:parallel_adder_subtractor " "Elaborating entity \"alt_dspbuilder_parallel_adder_GNPUE44HJS\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|alt_dspbuilder_parallel_adder_GNPUE44HJS:parallel_adder_subtractor\"" {  } { { "HighPass(1Mfc-100fs)/HDL/highpass_GN.vhd" "parallel_adder_subtractor" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/highpass_GN.vhd" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|alt_dspbuilder_parallel_adder_GNPUE44HJS:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|alt_dspbuilder_parallel_adder_GNPUE44HJS:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_parallel_adder_GNPUE44HJS.vhd" "adder_1_1" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_parallel_adder_GNPUE44HJS.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|alt_dspbuilder_parallel_adder_GNPUE44HJS:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|alt_dspbuilder_parallel_adder_GNPUE44HJS:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" "\\pip:genaa:U0" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063742 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|alt_dspbuilder_parallel_adder_GNPUE44HJS:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborated megafunction instantiation \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|alt_dspbuilder_parallel_adder_GNPUE44HJS:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521977063746 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|alt_dspbuilder_parallel_adder_GNPUE44HJS:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Instantiated megafunction \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|alt_dspbuilder_parallel_adder_GNPUE44HJS:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063746 ""}  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1521977063746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hsh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hsh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hsh " "Found entity 1: add_sub_hsh" {  } { { "db/add_sub_hsh.tdf" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/db/add_sub_hsh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977063802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977063802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hsh Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|alt_dspbuilder_parallel_adder_GNPUE44HJS:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_hsh:auto_generated " "Elaborating entity \"add_sub_hsh\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|alt_dspbuilder_parallel_adder_GNPUE44HJS:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_hsh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/chou/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNAMS3PPNH Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|alt_dspbuilder_cast_GNAMS3PPNH:cast11 " "Elaborating entity \"alt_dspbuilder_cast_GNAMS3PPNH\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|alt_dspbuilder_cast_GNAMS3PPNH:cast11\"" {  } { { "HighPass(1Mfc-100fs)/HDL/highpass_GN.vhd" "cast11" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/highpass_GN.vhd" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|alt_dspbuilder_cast_GNAMS3PPNH:cast11\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|alt_dspbuilder_cast_GNAMS3PPNH:cast11\|alt_dspbuilder_SBF:Outputi\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNAMS3PPNH.vhd" "Outputi" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GNAMS3PPNH.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN5D52DF5S Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|alt_dspbuilder_cast_GN5D52DF5S:cast12 " "Elaborating entity \"alt_dspbuilder_cast_GN5D52DF5S\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|alt_dspbuilder_cast_GN5D52DF5S:cast12\"" {  } { { "HighPass(1Mfc-100fs)/HDL/highpass_GN.vhd" "cast12" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/highpass_GN.vhd" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|alt_dspbuilder_cast_GN5D52DF5S:cast12\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|alt_dspbuilder_cast_GN5D52DF5S:cast12\|alt_dspbuilder_SBF:Outputi\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GN5D52DF5S.vhd" "Outputi" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GN5D52DF5S.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN3TEBP4UY Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|alt_dspbuilder_cast_GN3TEBP4UY:cast13 " "Elaborating entity \"alt_dspbuilder_cast_GN3TEBP4UY\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|alt_dspbuilder_cast_GN3TEBP4UY:cast13\"" {  } { { "HighPass(1Mfc-100fs)/HDL/highpass_GN.vhd" "cast13" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/highpass_GN.vhd" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|alt_dspbuilder_cast_GN3TEBP4UY:cast13\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|highpass:U_highpass\|highpass_GN:\\highpass_GN_0:inst_highpass_GN_0\|alt_dspbuilder_cast_GN3TEBP4UY:cast13\|alt_dspbuilder_SBF:Outputi\"" {  } { { "HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GN3TEBP4UY.vhd" "Outputi" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/HighPass(1Mfc-100fs)/HDL/alt_dspbuilder_cast_GN3TEBP4UY.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Average Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|Average:U1_Average " "Elaborating entity \"Average\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|Average:U1_Average\"" {  } { { "signal_pro.v" "U1_Average" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/signal_pro.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Avgfifo_8192X16 Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|Average:U1_Average\|Avgfifo_8192X16:U1_Avgfifo_8192X16 " "Elaborating entity \"Avgfifo_8192X16\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|Average:U1_Average\|Avgfifo_8192X16:U1_Avgfifo_8192X16\"" {  } { { "Average.v" "U1_Avgfifo_8192X16" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/Average.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|Average:U1_Average\|Avgfifo_8192X16:U1_Avgfifo_8192X16\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|Average:U1_Average\|Avgfifo_8192X16:U1_Avgfifo_8192X16\|scfifo:scfifo_component\"" {  } { { "Avgfifo_8192X16.v" "scfifo_component" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/Avgfifo_8192X16.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063973 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|Average:U1_Average\|Avgfifo_8192X16:U1_Avgfifo_8192X16\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|Average:U1_Average\|Avgfifo_8192X16:U1_Avgfifo_8192X16\|scfifo:scfifo_component\"" {  } { { "Avgfifo_8192X16.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/Avgfifo_8192X16.v" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521977063973 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|Average:U1_Average\|Avgfifo_8192X16:U1_Avgfifo_8192X16\|scfifo:scfifo_component " "Instantiated megafunction \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|Average:U1_Average\|Avgfifo_8192X16:U1_Avgfifo_8192X16\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8192 " "Parameter \"lpm_numwords\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 17 " "Parameter \"lpm_width\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 13 " "Parameter \"lpm_widthu\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977063973 ""}  } { { "Avgfifo_8192X16.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/Avgfifo_8192X16.v" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1521977063973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8k31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8k31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8k31 " "Found entity 1: scfifo_8k31" {  } { { "db/scfifo_8k31.tdf" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/db/scfifo_8k31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977064029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977064029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8k31 Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|Average:U1_Average\|Avgfifo_8192X16:U1_Avgfifo_8192X16\|scfifo:scfifo_component\|scfifo_8k31:auto_generated " "Elaborating entity \"scfifo_8k31\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|Average:U1_Average\|Avgfifo_8192X16:U1_Avgfifo_8192X16\|scfifo:scfifo_component\|scfifo_8k31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/chou/quartus/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977064033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_fq31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_fq31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_fq31 " "Found entity 1: a_dpfifo_fq31" {  } { { "db/a_dpfifo_fq31.tdf" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/db/a_dpfifo_fq31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977064073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977064073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_fq31 Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|Average:U1_Average\|Avgfifo_8192X16:U1_Avgfifo_8192X16\|scfifo:scfifo_component\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo " "Elaborating entity \"a_dpfifo_fq31\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|Average:U1_Average\|Avgfifo_8192X16:U1_Avgfifo_8192X16\|scfifo:scfifo_component\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\"" {  } { { "db/scfifo_8k31.tdf" "dpfifo" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/db/scfifo_8k31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977064077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_4be.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_4be.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_4be " "Found entity 1: a_fefifo_4be" {  } { { "db/a_fefifo_4be.tdf" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/db/a_fefifo_4be.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977064101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977064101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_4be Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|Average:U1_Average\|Avgfifo_8192X16:U1_Avgfifo_8192X16\|scfifo:scfifo_component\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|a_fefifo_4be:fifo_state " "Elaborating entity \"a_fefifo_4be\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|Average:U1_Average\|Avgfifo_8192X16:U1_Avgfifo_8192X16\|scfifo:scfifo_component\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|a_fefifo_4be:fifo_state\"" {  } { { "db/a_dpfifo_fq31.tdf" "fifo_state" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/db/a_dpfifo_fq31.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977064105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_io7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_io7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_io7 " "Found entity 1: cntr_io7" {  } { { "db/cntr_io7.tdf" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/db/cntr_io7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977064169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977064169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_io7 Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|Average:U1_Average\|Avgfifo_8192X16:U1_Avgfifo_8192X16\|scfifo:scfifo_component\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|a_fefifo_4be:fifo_state\|cntr_io7:count_usedw " "Elaborating entity \"cntr_io7\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|Average:U1_Average\|Avgfifo_8192X16:U1_Avgfifo_8192X16\|scfifo:scfifo_component\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|a_fefifo_4be:fifo_state\|cntr_io7:count_usedw\"" {  } { { "db/a_fefifo_4be.tdf" "count_usedw" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/db/a_fefifo_4be.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977064173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_e711.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_e711.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_e711 " "Found entity 1: dpram_e711" {  } { { "db/dpram_e711.tdf" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/db/dpram_e711.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977064239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977064239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_e711 Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|Average:U1_Average\|Avgfifo_8192X16:U1_Avgfifo_8192X16\|scfifo:scfifo_component\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|dpram_e711:FIFOram " "Elaborating entity \"dpram_e711\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|Average:U1_Average\|Avgfifo_8192X16:U1_Avgfifo_8192X16\|scfifo:scfifo_component\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|dpram_e711:FIFOram\"" {  } { { "db/a_dpfifo_fq31.tdf" "FIFOram" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/db/a_dpfifo_fq31.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977064243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d5k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d5k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d5k1 " "Found entity 1: altsyncram_d5k1" {  } { { "db/altsyncram_d5k1.tdf" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/db/altsyncram_d5k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977064317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977064317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d5k1 Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|Average:U1_Average\|Avgfifo_8192X16:U1_Avgfifo_8192X16\|scfifo:scfifo_component\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|dpram_e711:FIFOram\|altsyncram_d5k1:altsyncram1 " "Elaborating entity \"altsyncram_d5k1\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|Average:U1_Average\|Avgfifo_8192X16:U1_Avgfifo_8192X16\|scfifo:scfifo_component\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|dpram_e711:FIFOram\|altsyncram_d5k1:altsyncram1\"" {  } { { "db/dpram_e711.tdf" "altsyncram1" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/db/dpram_e711.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977064321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6ob " "Found entity 1: cntr_6ob" {  } { { "db/cntr_6ob.tdf" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/db/cntr_6ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977064389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977064389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_6ob Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|Average:U1_Average\|Avgfifo_8192X16:U1_Avgfifo_8192X16\|scfifo:scfifo_component\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|cntr_6ob:rd_ptr_count " "Elaborating entity \"cntr_6ob\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|Average:U1_Average\|Avgfifo_8192X16:U1_Avgfifo_8192X16\|scfifo:scfifo_component\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|cntr_6ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_fq31.tdf" "rd_ptr_count" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/db/a_dpfifo_fq31.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977064393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_8192X10b Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|fifo_8192X10b:result_fifo " "Elaborating entity \"fifo_8192X10b\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|fifo_8192X10b:result_fifo\"" {  } { { "signal_pro.v" "result_fifo" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/signal_pro.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977064477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|fifo_8192X10b:result_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|fifo_8192X10b:result_fifo\|dcfifo:dcfifo_component\"" {  } { { "fifo_8192X10b.v" "dcfifo_component" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/fifo_8192X10b.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977064578 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|fifo_8192X10b:result_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|fifo_8192X10b:result_fifo\|dcfifo:dcfifo_component\"" {  } { { "fifo_8192X10b.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/fifo_8192X10b.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521977064578 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|fifo_8192X10b:result_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|fifo_8192X10b:result_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977064578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977064578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8192 " "Parameter \"lpm_numwords\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977064578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977064578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977064578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977064578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 13 " "Parameter \"lpm_widthu\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977064578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977064578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977064578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977064578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977064578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977064578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977064578 ""}  } { { "fifo_8192X10b.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/fifo_8192X10b.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1521977064578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_1rm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_1rm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_1rm1 " "Found entity 1: dcfifo_1rm1" {  } { { "db/dcfifo_1rm1.tdf" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/db/dcfifo_1rm1.tdf" 38 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977064638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977064638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_1rm1 Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|fifo_8192X10b:result_fifo\|dcfifo:dcfifo_component\|dcfifo_1rm1:auto_generated " "Elaborating entity \"dcfifo_1rm1\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|fifo_8192X10b:result_fifo\|dcfifo:dcfifo_component\|dcfifo_1rm1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "e:/chou/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977064638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_067.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_067.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_067 " "Found entity 1: a_graycounter_067" {  } { { "db/a_graycounter_067.tdf" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/db/a_graycounter_067.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977064702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977064702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_067 Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|fifo_8192X10b:result_fifo\|dcfifo:dcfifo_component\|dcfifo_1rm1:auto_generated\|a_graycounter_067:rdptr_g1p " "Elaborating entity \"a_graycounter_067\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|fifo_8192X10b:result_fifo\|dcfifo:dcfifo_component\|dcfifo_1rm1:auto_generated\|a_graycounter_067:rdptr_g1p\"" {  } { { "db/dcfifo_1rm1.tdf" "rdptr_g1p" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/db/dcfifo_1rm1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977064702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_sjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_sjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_sjc " "Found entity 1: a_graycounter_sjc" {  } { { "db/a_graycounter_sjc.tdf" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/db/a_graycounter_sjc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977064758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977064758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_sjc Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|fifo_8192X10b:result_fifo\|dcfifo:dcfifo_component\|dcfifo_1rm1:auto_generated\|a_graycounter_sjc:wrptr_g1p " "Elaborating entity \"a_graycounter_sjc\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|fifo_8192X10b:result_fifo\|dcfifo:dcfifo_component\|dcfifo_1rm1:auto_generated\|a_graycounter_sjc:wrptr_g1p\"" {  } { { "db/dcfifo_1rm1.tdf" "wrptr_g1p" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/db/dcfifo_1rm1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977064762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j931.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j931.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j931 " "Found entity 1: altsyncram_j931" {  } { { "db/altsyncram_j931.tdf" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/db/altsyncram_j931.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977064842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977064842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j931 Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|fifo_8192X10b:result_fifo\|dcfifo:dcfifo_component\|dcfifo_1rm1:auto_generated\|altsyncram_j931:fifo_ram " "Elaborating entity \"altsyncram_j931\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|fifo_8192X10b:result_fifo\|dcfifo:dcfifo_component\|dcfifo_1rm1:auto_generated\|altsyncram_j931:fifo_ram\"" {  } { { "db/dcfifo_1rm1.tdf" "fifo_ram" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/db/dcfifo_1rm1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977064846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_h98.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h98.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_h98 " "Found entity 1: alt_synch_pipe_h98" {  } { { "db/alt_synch_pipe_h98.tdf" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/db/alt_synch_pipe_h98.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977064858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977064858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_h98 Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|fifo_8192X10b:result_fifo\|dcfifo:dcfifo_component\|dcfifo_1rm1:auto_generated\|alt_synch_pipe_h98:rs_dgwp " "Elaborating entity \"alt_synch_pipe_h98\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|fifo_8192X10b:result_fifo\|dcfifo:dcfifo_component\|dcfifo_1rm1:auto_generated\|alt_synch_pipe_h98:rs_dgwp\"" {  } { { "db/dcfifo_1rm1.tdf" "rs_dgwp" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/db/dcfifo_1rm1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977064858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977064870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977064870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|fifo_8192X10b:result_fifo\|dcfifo:dcfifo_component\|dcfifo_1rm1:auto_generated\|alt_synch_pipe_h98:rs_dgwp\|dffpipe_se9:dffpipe8 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|fifo_8192X10b:result_fifo\|dcfifo:dcfifo_component\|dcfifo_1rm1:auto_generated\|alt_synch_pipe_h98:rs_dgwp\|dffpipe_se9:dffpipe8\"" {  } { { "db/alt_synch_pipe_h98.tdf" "dffpipe8" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/db/alt_synch_pipe_h98.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977064874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_2e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_2e8 " "Found entity 1: alt_synch_pipe_2e8" {  } { { "db/alt_synch_pipe_2e8.tdf" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/db/alt_synch_pipe_2e8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977064890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977064890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_2e8 Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|fifo_8192X10b:result_fifo\|dcfifo:dcfifo_component\|dcfifo_1rm1:auto_generated\|alt_synch_pipe_2e8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_2e8\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|fifo_8192X10b:result_fifo\|dcfifo:dcfifo_component\|dcfifo_1rm1:auto_generated\|alt_synch_pipe_2e8:ws_dgrp\"" {  } { { "db/dcfifo_1rm1.tdf" "ws_dgrp" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/db/dcfifo_1rm1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977064894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_456.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_456.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_456 " "Found entity 1: cmpr_456" {  } { { "db/cmpr_456.tdf" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/db/cmpr_456.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977064951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977064951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_456 Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|fifo_8192X10b:result_fifo\|dcfifo:dcfifo_component\|dcfifo_1rm1:auto_generated\|cmpr_456:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_456\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|fifo_8192X10b:result_fifo\|dcfifo:dcfifo_component\|dcfifo_1rm1:auto_generated\|cmpr_456:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_1rm1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/db/dcfifo_1rm1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977064955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_a18.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_a18.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_a18 " "Found entity 1: mux_a18" {  } { { "db/mux_a18.tdf" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/db/mux_a18.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521977065031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521977065031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_a18 Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|fifo_8192X10b:result_fifo\|dcfifo:dcfifo_component\|dcfifo_1rm1:auto_generated\|mux_a18:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_a18\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|signal_pro:U_signal_pro\|fifo_8192X10b:result_fifo\|dcfifo:dcfifo_component\|dcfifo_1rm1:auto_generated\|mux_a18:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_1rm1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/db/dcfifo_1rm1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977065035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "protect Electromagnetic_Acoustic:Electromagnetic_Acoustic\|protect:U_protect " "Elaborating entity \"protect\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|protect:U_protect\"" {  } { { "Electromagnetic_Acoustic.v" "U_protect" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/Electromagnetic_Acoustic.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977065051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Coder Electromagnetic_Acoustic:Electromagnetic_Acoustic\|Coder:U_Coder " "Elaborating entity \"Coder\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|Coder:U_Coder\"" {  } { { "Electromagnetic_Acoustic.v" "U_Coder" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/Electromagnetic_Acoustic.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977065059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCDENctrl Electromagnetic_Acoustic:Electromagnetic_Acoustic\|LCDENctrl:U_LCDENctrl " "Elaborating entity \"LCDENctrl\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|LCDENctrl:U_LCDENctrl\"" {  } { { "Electromagnetic_Acoustic.v" "U_LCDENctrl" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/Electromagnetic_Acoustic.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977065071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "burst_syn_ctrl Electromagnetic_Acoustic:Electromagnetic_Acoustic\|burst_syn_ctrl:U_burst_syn_ctrl " "Elaborating entity \"burst_syn_ctrl\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|burst_syn_ctrl:U_burst_syn_ctrl\"" {  } { { "Electromagnetic_Acoustic.v" "U_burst_syn_ctrl" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/Electromagnetic_Acoustic.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977065077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_gen Electromagnetic_Acoustic:Electromagnetic_Acoustic\|pulse_gen:U_pulse_gen " "Elaborating entity \"pulse_gen\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|pulse_gen:U_pulse_gen\"" {  } { { "Electromagnetic_Acoustic.v" "U_pulse_gen" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/Electromagnetic_Acoustic.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977065085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AD5322 Electromagnetic_Acoustic:Electromagnetic_Acoustic\|AD5322:U_AD5322 " "Elaborating entity \"AD5322\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|AD5322:U_AD5322\"" {  } { { "Electromagnetic_Acoustic.v" "U_AD5322" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/Electromagnetic_Acoustic.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521977065093 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "0 " "0 design partitions require synthesis" {  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "Quartus II" 0 -1 1521977065606 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ONE" "" "1 design partition does not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "Top " "Partition \"Top\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Quartus II" 0 -1 1521977065606 ""}  } {  } 0 12207 "1 design partition does not require synthesis" 0 0 "Quartus II" 0 -1 1521977065606 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1521977065794 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/ThicknessGauge.map.smsg " "Generated suppressed messages file C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/ThicknessGauge.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1521977066505 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "617 " "Peak virtual memory: 617 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1521977066661 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 25 19:24:26 2018 " "Processing ended: Sun Mar 25 19:24:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1521977066661 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1521977066661 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1521977066661 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1521977066661 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1521977067865 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus II 64-Bit " "Running Quartus II 64-Bit Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1521977067869 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 25 19:24:27 2018 " "Processing started: Sun Mar 25 19:24:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1521977067869 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1521977067869 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off ThicknessGauge -c ThicknessGauge --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off ThicknessGauge -c ThicknessGauge --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1521977067869 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_POST_FIT" "Top " "Using previously generated Fitter netlist for partition \"Top\"" {  } {  } 0 35006 "Using previously generated Fitter netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521977068177 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "1 " "Resolved and merged 1 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Quartus II" 0 -1 1521977068461 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1521977068517 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521977068517 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ARM_ADDR\[0\] " "No output dependent on input pin \"ARM_ADDR\[0\]\"" {  } { { "TOP.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/TOP.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521977068843 "|TOP|ARM_ADDR[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ARM_ADDR\[1\] " "No output dependent on input pin \"ARM_ADDR\[1\]\"" {  } { { "TOP.v" "" { Text "C:/Users/18846/Desktop/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20180321final/FPGA_ETG_v4.0_100M_Avg64_HighPass_sample_pulsedMega20170914/TOP.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521977068843 "|TOP|ARM_ADDR[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1521977068843 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2433 " "Implemented 2433 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1521977068847 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1521977068847 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "22 " "Implemented 22 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1521977068847 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2296 " "Implemented 2296 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1521977068847 ""} { "Info" "ICUT_CUT_TM_RAMS" "42 " "Implemented 42 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1521977068847 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1521977068847 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "22 " "Implemented 22 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1521977068847 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1521977068847 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Partition Merge was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "571 " "Peak virtual memory: 571 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1521977069055 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 25 19:24:29 2018 " "Processing ended: Sun Mar 25 19:24:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1521977069055 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1521977069055 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1521977069055 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1521977069055 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1521977070150 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1521977070150 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 25 19:24:29 2018 " "Processing started: Sun Mar 25 19:24:29 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1521977070150 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1521977070150 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ThicknessGauge -c ThicknessGauge " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ThicknessGauge -c ThicknessGauge" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1521977070150 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1521977070222 ""}
{ "Info" "0" "" "Project  = ThicknessGauge" {  } {  } 0 0 "Project  = ThicknessGauge" 0 0 "Fitter" 0 0 1521977070226 ""}
{ "Info" "0" "" "Revision = ThicknessGauge" {  } {  } 0 0 "Revision = ThicknessGauge" 0 0 "Fitter" 0 0 1521977070226 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1521977070358 ""}
{ "Warning" "WCPT_FLEXLM_ERROR_MSG" "Invalid (inconsistent) license key.  The license key and data for the feature do not match.  This usually happens when a license file has been altered. Feature:       quartus License path:  E:\\chou\\quartus\\quartus\\bin64\\license.dat FLEXnet Licensing error:-8,523 For further information, refer to the FLEXnet Licensing End User Guide, available at \"www.macrovision.com\". " "FLEXlm software error: Invalid (inconsistent) license key.  The license key and data for the feature do not match.  This usually happens when a license file has been altered. Feature:       quartus License path:  E:\\chou\\quartus\\quartus\\bin64\\license.dat FLEXnet Licensing error:-8,523 For further information, refer to the FLEXnet Licensing End User Guide, available at \"www.macrovision.com\"." {  } {  } 0 292000 "FLEXlm software error: %1!s!" 0 0 "Fitter" 0 -1 1521977070398 ""}
{ "Error" "EMPP_MPP_INVALID_DEVICE_LICENSE" "EP3C25E144C8 " "Current license file does not support the EP3C25E144C8 device" {  } {  } 0 119013 "Current license file does not support the %1!s! device" 0 0 "Fitter" 0 -1 1521977070398 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Fitter was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "704 " "Peak virtual memory: 704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1521977070627 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 25 19:24:30 2018 " "Processing ended: Sun Mar 25 19:24:30 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1521977070627 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1521977070627 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1521977070627 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1521977070627 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 11 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 11 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1521977071217 ""}
