# UART-PROTOCOL
“SystemVerilog UVM-based Verification Environment for UART protocol.”
This project implements a UART (Universal Asynchronous Receiver/Transmitter) Verification Environment in SystemVerilog using UVM methodology. The environment verifies UART features such as transmission, reception, parity, baud rate, and error handling.
