// Seed: 1550361969
module module_0 (
    output supply1 id_0
);
  wire id_3, id_4;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    inout  logic   id_1
);
  logic id_3, id_4 = -1, id_5, id_6;
  always begin : LABEL_0
    id_5 = id_1;
    id_5 <= 1;
  end
  module_0 modCall_1 (id_0);
endmodule : SymbolIdentifier
module module_2 (
    id_1
);
  inout wire id_1;
  assign id_1.id_1 = id_1;
endmodule : SymbolIdentifier
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  module_2 modCall_1 (id_1);
  assign id_9[-1].id_1 = -1 !=? -1;
endmodule
