

================================================================
== Vivado HLS Report for 'StreamingMatrixVecto_3'
================================================================
* Date:           Tue Jul  7 16:24:56 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CIFAR10
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.371|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  41500|  41500|  41500|  41500|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------+---------------+-----+-----+-----+-----+----------+
        |                          |               |  Latency  |  Interval | Pipeline |
        |         Instance         |     Module    | min | max | min | max |   Type   |
        +--------------------------+---------------+-----+-----+-----+-----+----------+
        |grp_NaivePopCount_fu_425  |NaivePopCount  |    5|    5|    1|    1| function |
        |grp_NaivePopCount_fu_430  |NaivePopCount  |    5|    5|    1|    1| function |
        +--------------------------+---------------+-----+-----+-----+-----+----------+

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |      2|      2|         1|          -|          -|      2|    no    |
        |- Loop 2  |  41495|  41495|        26|          2|          1|  20736|    yes   |
        +----------+-------+-------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 26


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 1
  Pipeline-0 : II = 2, D = 26, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!tmp)
	3  / (tmp)
3 --> 
	29  / (exitcond)
	4  / (!exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	3  / true
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%accPopCount_V = alloca i16"   --->   Operation 30 'alloca' 'accPopCount_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%accPopCount_V_0_1 = alloca i16"   --->   Operation 31 'alloca' 'accPopCount_V_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%accPopCount_V_0_2 = alloca i16"   --->   Operation 32 'alloca' 'accPopCount_V_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%accPopCount_V_0_3 = alloca i16"   --->   Operation 33 'alloca' 'accPopCount_V_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%accPopCount_V_1 = alloca i16"   --->   Operation 34 'alloca' 'accPopCount_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%accPopCount_V_1_1 = alloca i16"   --->   Operation 35 'alloca' 'accPopCount_V_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%accPopCount_V_1_2 = alloca i16"   --->   Operation 36 'alloca' 'accPopCount_V_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%accPopCount_V_1_3 = alloca i16"   --->   Operation 37 'alloca' 'accPopCount_V_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([64 x i24]* %thresMem_3_V, [1 x i8]* @p_str, [15 x i8]* @p_str56, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 38 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([64 x i24]* %thresMem_2_V, [1 x i8]* @p_str, [15 x i8]* @p_str56, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 39 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([64 x i24]* %thresMem_1_V, [1 x i8]* @p_str, [15 x i8]* @p_str56, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 40 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([64 x i24]* %thresMem_0_V, [1 x i8]* @p_str, [15 x i8]* @p_str56, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 41 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (3.25ns)   --->   "%inputBuf_V = alloca [72 x i32], align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:88]   --->   Operation 44 'alloca' 'inputBuf_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>
ST_1 : Operation 45 [1/1] (1.76ns)   --->   "br label %0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:106]   --->   Operation 45 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.95>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%in_idx = phi i2 [ 0, %arrayctor.loop4.preheader ], [ %in_idx_4, %.preheader616.preheader ]"   --->   Operation 46 'phi' 'in_idx' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.95ns)   --->   "%tmp = icmp eq i2 %in_idx, -2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:106]   --->   Operation 47 'icmp' 'tmp' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 48 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.56ns)   --->   "%in_idx_4 = add i2 %in_idx, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:106]   --->   Operation 49 'add' 'in_idx_4' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %tmp, label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader, label %.preheader616.preheader" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:106]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%accPopCount_V_load91 = load i16* %accPopCount_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 51 'load' 'accPopCount_V_load91' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%accPopCount_V_0_1_lo_4 = load i16* %accPopCount_V_0_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 52 'load' 'accPopCount_V_0_1_lo_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%accPopCount_V_0_2_lo_4 = load i16* %accPopCount_V_0_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 53 'load' 'accPopCount_V_0_2_lo_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%accPopCount_V_0_3_lo_4 = load i16* %accPopCount_V_0_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 54 'load' 'accPopCount_V_0_3_lo_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%accPopCount_V_1_load_5 = load i16* %accPopCount_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 55 'load' 'accPopCount_V_1_load_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%accPopCount_V_1_1_lo_4 = load i16* %accPopCount_V_1_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 56 'load' 'accPopCount_V_1_1_lo_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%accPopCount_V_1_2_lo_4 = load i16* %accPopCount_V_1_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 57 'load' 'accPopCount_V_1_2_lo_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%accPopCount_V_1_3_lo_4 = load i16* %accPopCount_V_1_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 58 'load' 'accPopCount_V_1_3_lo_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_1205 = trunc i2 %in_idx to i1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 59 'trunc' 'tmp_1205' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.80ns)   --->   "%accPopCount_V_1_0_1 = select i1 %tmp_1205, i16 0, i16 %accPopCount_V_1_load_5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 60 'select' 'accPopCount_V_1_0_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.80ns)   --->   "%accPopCount_V_0_0_1 = select i1 %tmp_1205, i16 %accPopCount_V_load91, i16 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 61 'select' 'accPopCount_V_0_0_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.80ns)   --->   "%accPopCount_V_1_1_1 = select i1 %tmp_1205, i16 0, i16 %accPopCount_V_1_1_lo_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 62 'select' 'accPopCount_V_1_1_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.80ns)   --->   "%accPopCount_V_0_1_1 = select i1 %tmp_1205, i16 %accPopCount_V_0_1_lo_4, i16 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 63 'select' 'accPopCount_V_0_1_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.80ns)   --->   "%accPopCount_V_1_2_1 = select i1 %tmp_1205, i16 0, i16 %accPopCount_V_1_2_lo_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 64 'select' 'accPopCount_V_1_2_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.80ns)   --->   "%accPopCount_V_0_2_1 = select i1 %tmp_1205, i16 %accPopCount_V_0_2_lo_4, i16 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 65 'select' 'accPopCount_V_0_2_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.80ns)   --->   "%accPopCount_V_1_3_1 = select i1 %tmp_1205, i16 0, i16 %accPopCount_V_1_3_lo_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 66 'select' 'accPopCount_V_1_3_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.80ns)   --->   "%accPopCount_V_0_3_1 = select i1 %tmp_1205, i16 %accPopCount_V_0_3_lo_4, i16 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 67 'select' 'accPopCount_V_0_3_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_1_3_1, i16* %accPopCount_V_1_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 68 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_1_2_1, i16* %accPopCount_V_1_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 69 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_1_1_1, i16* %accPopCount_V_1_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 70 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_1_0_1, i16* %accPopCount_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 71 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_0_3_1, i16* %accPopCount_V_0_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 72 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_0_2_1, i16* %accPopCount_V_0_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 73 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_0_1_1, i16* %accPopCount_V_0_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 74 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_0_0_1, i16* %accPopCount_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 75 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "br label %0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:106]   --->   Operation 76 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%accPopCount_V_load = load i16* %accPopCount_V"   --->   Operation 77 'load' 'accPopCount_V_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%accPopCount_V_0_1_lo = load i16* %accPopCount_V_0_1"   --->   Operation 78 'load' 'accPopCount_V_0_1_lo' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%accPopCount_V_0_2_lo = load i16* %accPopCount_V_0_2"   --->   Operation 79 'load' 'accPopCount_V_0_2_lo' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%accPopCount_V_0_3_lo = load i16* %accPopCount_V_0_3"   --->   Operation 80 'load' 'accPopCount_V_0_3_lo' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%accPopCount_V_1_load = load i16* %accPopCount_V_1"   --->   Operation 81 'load' 'accPopCount_V_1_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%accPopCount_V_1_1_lo = load i16* %accPopCount_V_1_1"   --->   Operation 82 'load' 'accPopCount_V_1_1_lo' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%accPopCount_V_1_2_lo = load i16* %accPopCount_V_1_2"   --->   Operation 83 'load' 'accPopCount_V_1_2_lo' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%accPopCount_V_1_3_lo = load i16* %accPopCount_V_1_3"   --->   Operation 84 'load' 'accPopCount_V_1_3_lo' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%sf = alloca i32"   --->   Operation 85 'alloca' 'sf' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%accPopCount_0_0_V_4 = alloca i16"   --->   Operation 86 'alloca' 'accPopCount_0_0_V_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%accPopCount_0_1_V_4 = alloca i16"   --->   Operation 87 'alloca' 'accPopCount_0_1_V_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%accPopCount_0_2_V_4 = alloca i16"   --->   Operation 88 'alloca' 'accPopCount_0_2_V_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%accPopCount_0_3_V_4 = alloca i16"   --->   Operation 89 'alloca' 'accPopCount_0_3_V_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%accPopCount_V_1_0_2 = alloca i16"   --->   Operation 90 'alloca' 'accPopCount_V_1_0_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%accPopCount_V_1_1_2 = alloca i16"   --->   Operation 91 'alloca' 'accPopCount_V_1_1_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%accPopCount_V_1_2_2 = alloca i16"   --->   Operation 92 'alloca' 'accPopCount_V_1_2_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%accPopCount_V_1_3_2 = alloca i16"   --->   Operation 93 'alloca' 'accPopCount_V_1_3_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (1.76ns)   --->   "store i16 %accPopCount_V_1_3_lo, i16* %accPopCount_V_1_3_2"   --->   Operation 94 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 95 [1/1] (1.76ns)   --->   "store i16 %accPopCount_V_1_2_lo, i16* %accPopCount_V_1_2_2"   --->   Operation 95 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 96 [1/1] (1.76ns)   --->   "store i16 %accPopCount_V_1_1_lo, i16* %accPopCount_V_1_1_2"   --->   Operation 96 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 97 [1/1] (1.76ns)   --->   "store i16 %accPopCount_V_1_load, i16* %accPopCount_V_1_0_2"   --->   Operation 97 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 98 [1/1] (1.81ns)   --->   "store i16 %accPopCount_V_0_3_lo, i16* %accPopCount_0_3_V_4"   --->   Operation 98 'store' <Predicate = (tmp)> <Delay = 1.81>
ST_2 : Operation 99 [1/1] (1.81ns)   --->   "store i16 %accPopCount_V_0_2_lo, i16* %accPopCount_0_2_V_4"   --->   Operation 99 'store' <Predicate = (tmp)> <Delay = 1.81>
ST_2 : Operation 100 [1/1] (1.81ns)   --->   "store i16 %accPopCount_V_0_1_lo, i16* %accPopCount_0_1_V_4"   --->   Operation 100 'store' <Predicate = (tmp)> <Delay = 1.81>
ST_2 : Operation 101 [1/1] (1.81ns)   --->   "store i16 %accPopCount_V_load, i16* %accPopCount_0_0_V_4"   --->   Operation 101 'store' <Predicate = (tmp)> <Delay = 1.81>
ST_2 : Operation 102 [1/1] (1.76ns)   --->   "store i32 0, i32* %sf"   --->   Operation 102 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 103 [1/1] (1.76ns)   --->   "br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:127]   --->   Operation 103 'br' <Predicate = (tmp)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.31>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%nf = phi i32 [ %p_nf_1, %._crit_edge ], [ 0, %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader ]" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:199]   --->   Operation 104 'phi' 'nf' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%i8 = phi i15 [ %i, %._crit_edge ], [ 0, %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader ]"   --->   Operation 105 'phi' 'i8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (2.31ns)   --->   "%exitcond = icmp eq i15 %i8, -12032" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:127]   --->   Operation 106 'icmp' 'exitcond' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%empty_1170 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20736, i64 20736, i64 20736)"   --->   Operation 107 'speclooptripcount' 'empty_1170' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (1.94ns)   --->   "%i = add i15 %i8, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:127]   --->   Operation 108 'add' 'i' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %5, label %1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:127]   --->   Operation 109 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%sf_load = load i32* %sf" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:156]   --->   Operation 110 'load' 'sf_load' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (2.55ns)   --->   "%sf_5 = add i32 1, %sf_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:156]   --->   Operation 111 'add' 'sf_5' <Predicate = (!exitcond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.37>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_59 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str117)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:128]   --->   Operation 112 'specregionbegin' 'tmp_59' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:129]   --->   Operation 113 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (2.47ns)   --->   "%tmp_s = icmp eq i32 %nf, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:134]   --->   Operation 114 'icmp' 'tmp_s' <Predicate = (!exitcond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%sf_load83 = load i32* %sf" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:138]   --->   Operation 115 'load' 'sf_load83' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %3, label %4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:134]   --->   Operation 116 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_1206 = shl i32 %nf, 5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 117 'shl' 'tmp_1206' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_1207 = shl i32 %nf, 2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 118 'shl' 'tmp_1207' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i32 %tmp_1207, %sf_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 119 'add' 'tmp1' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 120 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp_60 = add i32 %tmp1, %tmp_1206" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 120 'add' 'tmp_60' <Predicate = (!exitcond)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 121 [1/1] (2.47ns)   --->   "%tmp_62 = icmp eq i32 %sf_5, 36" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:158]   --->   Operation 121 'icmp' 'tmp_62' <Predicate = (!exitcond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "br i1 %tmp_62, label %.preheader613.preheader.0, label %.._crit_edge_crit_edge" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:158]   --->   Operation 122 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (1.76ns)   --->   "store i32 %sf_5, i32* %sf" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:156]   --->   Operation 123 'store' <Predicate = (!exitcond & !tmp_62)> <Delay = 1.76>
ST_4 : Operation 124 [1/1] (1.76ns)   --->   "br label %._crit_edge" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:158]   --->   Operation 124 'br' <Predicate = (!exitcond & !tmp_62)> <Delay = 1.76>
ST_4 : Operation 125 [1/1] (2.55ns)   --->   "%nf_5 = add i32 %nf, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:197]   --->   Operation 125 'add' 'nf_5' <Predicate = (!exitcond & tmp_62)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (1.76ns)   --->   "store i32 0, i32* %sf"   --->   Operation 126 'store' <Predicate = (!exitcond & tmp_62)> <Delay = 1.76>
ST_4 : Operation 127 [1/1] (1.76ns)   --->   "br label %._crit_edge" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:198]   --->   Operation 127 'br' <Predicate = (!exitcond & tmp_62)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_58 = zext i32 %sf_load83 to i64" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:141]   --->   Operation 128 'zext' 'tmp_58' <Predicate = (!exitcond & !tmp_s)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_4 = getelementptr [72 x i32]* %inputBuf_V, i64 0, i64 %tmp_58" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:141]   --->   Operation 129 'getelementptr' 'inputBuf_V_addr_4' <Predicate = (!exitcond & !tmp_s)> <Delay = 0.00>
ST_5 : Operation 130 [2/2] (3.25ns)   --->   "%inputBuf_V_load = load i32* %inputBuf_V_addr_4, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:141]   --->   Operation 130 'load' 'inputBuf_V_load' <Predicate = (!exitcond & !tmp_s)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>
ST_5 : Operation 131 [1/1] (2.18ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:136]   --->   Operation 131 'read' 'tmp_V' <Predicate = (!exitcond & tmp_s)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 0> <FIFO>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_61 = zext i32 %tmp_60 to i64" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 132 'zext' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%weightMem_0_V_addr = getelementptr [2304 x i32]* %weightMem_0_V, i64 0, i64 %tmp_61" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 133 'getelementptr' 'weightMem_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [2/2] (3.25ns)   --->   "%weightMem_0_V_load = load i32* %weightMem_0_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 134 'load' 'weightMem_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%weightMem_1_V_addr = getelementptr [2304 x i32]* %weightMem_1_V, i64 0, i64 %tmp_61" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 135 'getelementptr' 'weightMem_1_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [2/2] (3.25ns)   --->   "%weightMem_1_V_load = load i32* %weightMem_1_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 136 'load' 'weightMem_1_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_63 = zext i32 %nf to i64" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 137 'zext' 'tmp_63' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%nf_1 = phi i32 [ %nf_5, %.preheader613.preheader.0 ], [ %nf, %.._crit_edge_crit_edge ]"   --->   Operation 138 'phi' 'nf_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (2.47ns)   --->   "%tmp_64 = icmp eq i32 %nf_1, 64" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:199]   --->   Operation 139 'icmp' 'tmp_64' <Predicate = (!exitcond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.69ns)   --->   "%p_nf_1 = select i1 %tmp_64, i32 0, i32 %nf_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:199]   --->   Operation 140 'select' 'p_nf_1' <Predicate = (!exitcond)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%empty_1175 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str117, i32 %tmp_59)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:205]   --->   Operation 141 'specregionend' 'empty_1175' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:127]   --->   Operation 142 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 143 [1/2] (3.25ns)   --->   "%inputBuf_V_load = load i32* %inputBuf_V_addr_4, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:141]   --->   Operation 143 'load' 'inputBuf_V_load' <Predicate = (!exitcond & !tmp_s)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_57 = zext i32 %sf_load83 to i64" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:138]   --->   Operation 144 'zext' 'tmp_57' <Predicate = (!exitcond & tmp_s)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%inputBuf_V_addr = getelementptr [72 x i32]* %inputBuf_V, i64 0, i64 %tmp_57" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:138]   --->   Operation 145 'getelementptr' 'inputBuf_V_addr' <Predicate = (!exitcond & tmp_s)> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (3.25ns)   --->   "store i32 %tmp_V, i32* %inputBuf_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:138]   --->   Operation 146 'store' <Predicate = (!exitcond & tmp_s)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>
ST_6 : Operation 147 [1/1] (1.76ns)   --->   "br label %2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:139]   --->   Operation 147 'br' <Predicate = (!exitcond & tmp_s)> <Delay = 1.76>
ST_6 : Operation 148 [1/2] (3.25ns)   --->   "%weightMem_0_V_load = load i32* %weightMem_0_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 148 'load' 'weightMem_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>
ST_6 : Operation 149 [1/2] (3.25ns)   --->   "%weightMem_1_V_load = load i32* %weightMem_1_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 149 'load' 'weightMem_1_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>

State 7 <SV = 6> <Delay = 3.75>
ST_7 : Operation 150 [1/1] (1.76ns)   --->   "br label %2"   --->   Operation 150 'br' <Predicate = (!exitcond & !tmp_s)> <Delay = 1.76>
ST_7 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node p_1)   --->   "%p_s = phi i32 [ %tmp_V, %3 ], [ %inputBuf_V_load, %4 ]"   --->   Operation 151 'phi' 'p_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_1 = xor i32 %p_s, -1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 152 'xor' 'p_1' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 153 [1/1] (0.99ns)   --->   "%masked_V = xor i32 %weightMem_0_V_load, %p_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 153 'xor' 'masked_V' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [1/1] (0.99ns)   --->   "%masked_V_0_1 = xor i32 %weightMem_1_V_load, %p_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 154 'xor' 'masked_V_0_1' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%weightMem_2_V_addr = getelementptr [2304 x i32]* %weightMem_2_V, i64 0, i64 %tmp_61" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 155 'getelementptr' 'weightMem_2_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 156 [2/2] (3.25ns)   --->   "%weightMem_2_V_load = load i32* %weightMem_2_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 156 'load' 'weightMem_2_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "%weightMem_3_V_addr = getelementptr [2304 x i32]* %weightMem_3_V, i64 0, i64 %tmp_61" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 157 'getelementptr' 'weightMem_3_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 158 [2/2] (3.25ns)   --->   "%weightMem_3_V_load = load i32* %weightMem_3_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 158 'load' 'weightMem_3_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>

State 8 <SV = 7> <Delay = 4.24>
ST_8 : Operation 159 [7/7] (3.63ns)   --->   "%p_0 = call fastcc i7 @NaivePopCount(i32 %masked_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 159 'call' 'p_0' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 160 [7/7] (3.63ns)   --->   "%p_0_1 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_1)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 160 'call' 'p_0_1' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 161 [1/2] (3.25ns)   --->   "%weightMem_2_V_load = load i32* %weightMem_2_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 161 'load' 'weightMem_2_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>
ST_8 : Operation 162 [1/1] (0.99ns)   --->   "%masked_V_0_2 = xor i32 %weightMem_2_V_load, %p_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 162 'xor' 'masked_V_0_2' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 163 [1/2] (3.25ns)   --->   "%weightMem_3_V_load = load i32* %weightMem_3_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 163 'load' 'weightMem_3_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>
ST_8 : Operation 164 [1/1] (0.99ns)   --->   "%masked_V_0_3 = xor i32 %weightMem_3_V_load, %p_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 164 'xor' 'masked_V_0_3' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.34>
ST_9 : Operation 165 [6/7] (4.34ns)   --->   "%p_0 = call fastcc i7 @NaivePopCount(i32 %masked_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 165 'call' 'p_0' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 166 [6/7] (4.34ns)   --->   "%p_0_1 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_1)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 166 'call' 'p_0_1' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 167 [7/7] (3.63ns)   --->   "%p_0_2 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_2)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 167 'call' 'p_0_2' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 168 [7/7] (3.63ns)   --->   "%p_0_3 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_3)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 168 'call' 'p_0_3' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 4.34>
ST_10 : Operation 169 [5/7] (4.34ns)   --->   "%p_0 = call fastcc i7 @NaivePopCount(i32 %masked_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 169 'call' 'p_0' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 170 [5/7] (4.34ns)   --->   "%p_0_1 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_1)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 170 'call' 'p_0_1' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 171 [6/7] (4.34ns)   --->   "%p_0_2 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_2)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 171 'call' 'p_0_2' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 172 [6/7] (4.34ns)   --->   "%p_0_3 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_3)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 172 'call' 'p_0_3' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 4.34>
ST_11 : Operation 173 [4/7] (4.34ns)   --->   "%p_0 = call fastcc i7 @NaivePopCount(i32 %masked_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 173 'call' 'p_0' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 174 [4/7] (4.34ns)   --->   "%p_0_1 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_1)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 174 'call' 'p_0_1' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 175 [5/7] (4.34ns)   --->   "%p_0_2 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_2)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 175 'call' 'p_0_2' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 176 [5/7] (4.34ns)   --->   "%p_0_3 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_3)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 176 'call' 'p_0_3' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 4.34>
ST_12 : Operation 177 [3/7] (4.34ns)   --->   "%p_0 = call fastcc i7 @NaivePopCount(i32 %masked_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 177 'call' 'p_0' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 178 [3/7] (4.34ns)   --->   "%p_0_1 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_1)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 178 'call' 'p_0_1' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 179 [4/7] (4.34ns)   --->   "%p_0_2 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_2)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 179 'call' 'p_0_2' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 180 [4/7] (4.34ns)   --->   "%p_0_3 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_3)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 180 'call' 'p_0_3' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 4.34>
ST_13 : Operation 181 [2/7] (4.34ns)   --->   "%p_0 = call fastcc i7 @NaivePopCount(i32 %masked_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 181 'call' 'p_0' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 182 [2/7] (4.34ns)   --->   "%p_0_1 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_1)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 182 'call' 'p_0_1' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 183 [3/7] (4.34ns)   --->   "%p_0_2 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_2)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 183 'call' 'p_0_2' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 184 [3/7] (4.34ns)   --->   "%p_0_3 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_3)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 184 'call' 'p_0_3' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 4.34>
ST_14 : Operation 185 [1/7] (3.65ns)   --->   "%p_0 = call fastcc i7 @NaivePopCount(i32 %masked_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 185 'call' 'p_0' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 186 [1/7] (3.65ns)   --->   "%p_0_1 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_1)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 186 'call' 'p_0_1' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 187 [2/7] (4.34ns)   --->   "%p_0_2 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_2)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 187 'call' 'p_0_2' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 188 [2/7] (4.34ns)   --->   "%p_0_3 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_3)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 188 'call' 'p_0_3' <Predicate = true> <Delay = 4.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 3.89>
ST_15 : Operation 189 [1/1] (0.00ns)   --->   "%accPopCount_0_0_V_4_1171 = load i16* %accPopCount_0_0_V_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 189 'load' 'accPopCount_0_0_V_4_1171' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 190 [1/1] (0.00ns)   --->   "%accPopCount_0_1_V_4_1172 = load i16* %accPopCount_0_1_V_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 190 'load' 'accPopCount_0_1_V_4_1172' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 191 [1/1] (0.00ns)   --->   "%accPopCount_0_0_V_s = sext i7 %p_0 to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 191 'sext' 'accPopCount_0_0_V_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 192 [1/1] (2.07ns)   --->   "%accPopCount_0_0_V = add i16 %accPopCount_0_0_V_4_1171, %accPopCount_0_0_V_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 192 'add' 'accPopCount_0_0_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 193 [1/1] (0.00ns)   --->   "%accPopCount_0_1_V_s = sext i7 %p_0_1 to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 193 'sext' 'accPopCount_0_1_V_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 194 [1/1] (2.07ns)   --->   "%accPopCount_0_1_V = add i16 %accPopCount_0_1_V_4_1172, %accPopCount_0_1_V_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 194 'add' 'accPopCount_0_1_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 195 [1/7] (3.65ns)   --->   "%p_0_2 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_2)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 195 'call' 'p_0_2' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 196 [1/7] (3.65ns)   --->   "%p_0_3 = call fastcc i7 @NaivePopCount(i32 %masked_V_0_3)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 196 'call' 'p_0_3' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 197 [1/1] (1.81ns)   --->   "store i16 %accPopCount_0_1_V, i16* %accPopCount_0_1_V_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 197 'store' <Predicate = (!exitcond & !tmp_62)> <Delay = 1.81>
ST_15 : Operation 198 [1/1] (1.81ns)   --->   "store i16 %accPopCount_0_0_V, i16* %accPopCount_0_0_V_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 198 'store' <Predicate = (!exitcond & !tmp_62)> <Delay = 1.81>
ST_15 : Operation 199 [1/1] (1.81ns)   --->   "store i16 0, i16* %accPopCount_0_1_V_4"   --->   Operation 199 'store' <Predicate = (!exitcond & tmp_62)> <Delay = 1.81>
ST_15 : Operation 200 [1/1] (1.81ns)   --->   "store i16 0, i16* %accPopCount_0_0_V_4"   --->   Operation 200 'store' <Predicate = (!exitcond & tmp_62)> <Delay = 1.81>

State 16 <SV = 15> <Delay = 3.89>
ST_16 : Operation 201 [1/1] (0.00ns)   --->   "%accPopCount_0_2_V_4_1173 = load i16* %accPopCount_0_2_V_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 201 'load' 'accPopCount_0_2_V_4_1173' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 202 [1/1] (0.00ns)   --->   "%accPopCount_0_3_V_4_1174 = load i16* %accPopCount_0_3_V_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 202 'load' 'accPopCount_0_3_V_4_1174' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 203 [1/1] (0.00ns)   --->   "%accPopCount_0_2_V_s = sext i7 %p_0_2 to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 203 'sext' 'accPopCount_0_2_V_s' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 204 [1/1] (2.07ns)   --->   "%accPopCount_0_2_V = add i16 %accPopCount_0_2_V_4_1173, %accPopCount_0_2_V_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 204 'add' 'accPopCount_0_2_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 205 [1/1] (0.00ns)   --->   "%accPopCount_0_3_V_s = sext i7 %p_0_3 to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 205 'sext' 'accPopCount_0_3_V_s' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 206 [1/1] (2.07ns)   --->   "%accPopCount_0_3_V = add i16 %accPopCount_0_3_V_4_1174, %accPopCount_0_3_V_s" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 206 'add' 'accPopCount_0_3_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 207 [1/1] (1.81ns)   --->   "store i16 %accPopCount_0_3_V, i16* %accPopCount_0_3_V_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 207 'store' <Predicate = (!exitcond & !tmp_62)> <Delay = 1.81>
ST_16 : Operation 208 [1/1] (1.81ns)   --->   "store i16 %accPopCount_0_2_V, i16* %accPopCount_0_2_V_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 208 'store' <Predicate = (!exitcond & !tmp_62)> <Delay = 1.81>
ST_16 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_65 = sext i16 %accPopCount_0_0_V to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 209 'sext' 'tmp_65' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_16 : Operation 210 [1/1] (0.00ns)   --->   "%means_in4_V_0_load = load i24* @means_in4_V_0, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 210 'load' 'means_in4_V_0_load' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_16 : Operation 211 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_68 = mul i24 %tmp_65, %means_in4_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 211 'mul' 'tmp_68' <Predicate = (!exitcond & tmp_62)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_167_0_1 = sext i16 %accPopCount_0_1_V to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 212 'sext' 'tmp_167_0_1' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_16 : Operation 213 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_168_0_1 = mul i24 %tmp_167_0_1, %means_in4_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 213 'mul' 'tmp_168_0_1' <Predicate = (!exitcond & tmp_62)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 214 [1/1] (1.81ns)   --->   "store i16 0, i16* %accPopCount_0_3_V_4"   --->   Operation 214 'store' <Predicate = (!exitcond & tmp_62)> <Delay = 1.81>
ST_16 : Operation 215 [1/1] (1.81ns)   --->   "store i16 0, i16* %accPopCount_0_2_V_4"   --->   Operation 215 'store' <Predicate = (!exitcond & tmp_62)> <Delay = 1.81>

State 17 <SV = 16> <Delay = 3.89>
ST_17 : Operation 216 [1/1] (0.00ns)   --->   "%accPopCount_V_1_0_2_s = load i16* %accPopCount_V_1_0_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 216 'load' 'accPopCount_V_1_0_2_s' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_17 : Operation 217 [1/1] (0.00ns)   --->   "%accPopCount_V_1_1_2_s = load i16* %accPopCount_V_1_1_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 217 'load' 'accPopCount_V_1_1_2_s' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_17 : Operation 218 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_68 = mul i24 %tmp_65, %means_in4_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 218 'mul' 'tmp_68' <Predicate = (!exitcond & tmp_62)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 219 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_168_0_1 = mul i24 %tmp_167_0_1, %means_in4_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 219 'mul' 'tmp_168_0_1' <Predicate = (!exitcond & tmp_62)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_167_0_2 = sext i16 %accPopCount_0_2_V to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 220 'sext' 'tmp_167_0_2' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_17 : Operation 221 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_168_0_2 = mul i24 %tmp_167_0_2, %means_in4_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 221 'mul' 'tmp_168_0_2' <Predicate = (!exitcond & tmp_62)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_167_0_3 = sext i16 %accPopCount_0_3_V to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 222 'sext' 'tmp_167_0_3' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_17 : Operation 223 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_168_0_3 = mul i24 %tmp_167_0_3, %means_in4_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 223 'mul' 'tmp_168_0_3' <Predicate = (!exitcond & tmp_62)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_167_1 = sext i16 %accPopCount_V_1_0_2_s to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 224 'sext' 'tmp_167_1' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_17 : Operation 225 [1/1] (0.00ns)   --->   "%means_in4_V_1_load = load i24* @means_in4_V_1, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 225 'load' 'means_in4_V_1_load' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_17 : Operation 226 [3/3] (1.05ns) (grouped into DSP with root node tmp_169_1)   --->   "%tmp_168_1 = mul i24 %tmp_167_1, %means_in4_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 226 'mul' 'tmp_168_1' <Predicate = (!exitcond & tmp_62)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_167_1_1 = sext i16 %accPopCount_V_1_1_2_s to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 227 'sext' 'tmp_167_1_1' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_17 : Operation 228 [3/3] (1.05ns) (grouped into DSP with root node tmp_169_1_1)   --->   "%tmp_168_1_1 = mul i24 %tmp_167_1_1, %means_in4_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 228 'mul' 'tmp_168_1_1' <Predicate = (!exitcond & tmp_62)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 229 [1/1] (1.76ns)   --->   "store i16 0, i16* %accPopCount_V_1_1_2"   --->   Operation 229 'store' <Predicate = (!exitcond & tmp_62)> <Delay = 1.76>
ST_17 : Operation 230 [1/1] (1.76ns)   --->   "store i16 0, i16* %accPopCount_V_1_0_2"   --->   Operation 230 'store' <Predicate = (!exitcond & tmp_62)> <Delay = 1.76>

State 18 <SV = 17> <Delay = 3.89>
ST_18 : Operation 231 [1/1] (0.00ns)   --->   "%accPopCount_V_1_2_2_s = load i16* %accPopCount_V_1_2_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 231 'load' 'accPopCount_V_1_2_2_s' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_18 : Operation 232 [1/1] (0.00ns)   --->   "%accPopCount_V_1_3_2_s = load i16* %accPopCount_V_1_3_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 232 'load' 'accPopCount_V_1_3_2_s' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_18 : Operation 233 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_68 = mul i24 %tmp_65, %means_in4_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 233 'mul' 'tmp_68' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 234 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_168_0_1 = mul i24 %tmp_167_0_1, %means_in4_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 234 'mul' 'tmp_168_0_1' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 235 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_168_0_2 = mul i24 %tmp_167_0_2, %means_in4_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 235 'mul' 'tmp_168_0_2' <Predicate = (!exitcond & tmp_62)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 236 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_168_0_3 = mul i24 %tmp_167_0_3, %means_in4_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 236 'mul' 'tmp_168_0_3' <Predicate = (!exitcond & tmp_62)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 237 [2/3] (1.05ns) (grouped into DSP with root node tmp_169_1)   --->   "%tmp_168_1 = mul i24 %tmp_167_1, %means_in4_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 237 'mul' 'tmp_168_1' <Predicate = (!exitcond & tmp_62)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 238 [2/3] (1.05ns) (grouped into DSP with root node tmp_169_1_1)   --->   "%tmp_168_1_1 = mul i24 %tmp_167_1_1, %means_in4_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 238 'mul' 'tmp_168_1_1' <Predicate = (!exitcond & tmp_62)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_167_1_2 = sext i16 %accPopCount_V_1_2_2_s to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 239 'sext' 'tmp_167_1_2' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_18 : Operation 240 [3/3] (1.05ns) (grouped into DSP with root node tmp_169_1_2)   --->   "%tmp_168_1_2 = mul i24 %tmp_167_1_2, %means_in4_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 240 'mul' 'tmp_168_1_2' <Predicate = (!exitcond & tmp_62)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_167_1_3 = sext i16 %accPopCount_V_1_3_2_s to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 241 'sext' 'tmp_167_1_3' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_18 : Operation 242 [3/3] (1.05ns) (grouped into DSP with root node tmp_169_1_3)   --->   "%tmp_168_1_3 = mul i24 %tmp_167_1_3, %means_in4_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 242 'mul' 'tmp_168_1_3' <Predicate = (!exitcond & tmp_62)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 243 [1/1] (0.00ns)   --->   "%alphaMem_0_V_addr = getelementptr [64 x i24]* %alphaMem_0_V, i64 0, i64 %tmp_63" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 243 'getelementptr' 'alphaMem_0_V_addr' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_18 : Operation 244 [2/2] (3.25ns)   --->   "%alphaMem_0_V_load = load i24* %alphaMem_0_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 244 'load' 'alphaMem_0_V_load' <Predicate = (!exitcond & tmp_62)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>
ST_18 : Operation 245 [1/1] (0.00ns)   --->   "%alphaMem_1_V_addr = getelementptr [64 x i24]* %alphaMem_1_V, i64 0, i64 %tmp_63" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 245 'getelementptr' 'alphaMem_1_V_addr' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_18 : Operation 246 [2/2] (3.25ns)   --->   "%alphaMem_1_V_load = load i24* %alphaMem_1_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 246 'load' 'alphaMem_1_V_load' <Predicate = (!exitcond & tmp_62)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>
ST_18 : Operation 247 [1/1] (0.00ns)   --->   "%alphaMem_2_V_addr = getelementptr [64 x i24]* %alphaMem_2_V, i64 0, i64 %tmp_63" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 247 'getelementptr' 'alphaMem_2_V_addr' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_18 : Operation 248 [2/2] (3.25ns)   --->   "%alphaMem_2_V_load = load i24* %alphaMem_2_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 248 'load' 'alphaMem_2_V_load' <Predicate = (!exitcond & tmp_62)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>
ST_18 : Operation 249 [1/1] (0.00ns)   --->   "%alphaMem_3_V_addr = getelementptr [64 x i24]* %alphaMem_3_V, i64 0, i64 %tmp_63" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 249 'getelementptr' 'alphaMem_3_V_addr' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_18 : Operation 250 [2/2] (3.25ns)   --->   "%alphaMem_3_V_load = load i24* %alphaMem_3_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 250 'load' 'alphaMem_3_V_load' <Predicate = (!exitcond & tmp_62)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>
ST_18 : Operation 251 [1/1] (1.76ns)   --->   "store i16 0, i16* %accPopCount_V_1_3_2"   --->   Operation 251 'store' <Predicate = (!exitcond & tmp_62)> <Delay = 1.76>
ST_18 : Operation 252 [1/1] (1.76ns)   --->   "store i16 0, i16* %accPopCount_V_1_2_2"   --->   Operation 252 'store' <Predicate = (!exitcond & tmp_62)> <Delay = 1.76>

State 19 <SV = 18> <Delay = 3.25>
ST_19 : Operation 253 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_168_0_2 = mul i24 %tmp_167_0_2, %means_in4_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 253 'mul' 'tmp_168_0_2' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 254 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_168_0_3 = mul i24 %tmp_167_0_3, %means_in4_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 254 'mul' 'tmp_168_0_3' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 255 [1/3] (0.00ns) (grouped into DSP with root node tmp_169_1)   --->   "%tmp_168_1 = mul i24 %tmp_167_1, %means_in4_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 255 'mul' 'tmp_168_1' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 256 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_169_1 = add i24 %tmp_68, %tmp_168_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 256 'add' 'tmp_169_1' <Predicate = (!exitcond & tmp_62)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 257 [1/3] (0.00ns) (grouped into DSP with root node tmp_169_1_1)   --->   "%tmp_168_1_1 = mul i24 %tmp_167_1_1, %means_in4_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 257 'mul' 'tmp_168_1_1' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 258 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_169_1_1 = add i24 %tmp_168_0_1, %tmp_168_1_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 258 'add' 'tmp_169_1_1' <Predicate = (!exitcond & tmp_62)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 259 [2/3] (1.05ns) (grouped into DSP with root node tmp_169_1_2)   --->   "%tmp_168_1_2 = mul i24 %tmp_167_1_2, %means_in4_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 259 'mul' 'tmp_168_1_2' <Predicate = (!exitcond & tmp_62)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 260 [2/3] (1.05ns) (grouped into DSP with root node tmp_169_1_3)   --->   "%tmp_168_1_3 = mul i24 %tmp_167_1_3, %means_in4_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 260 'mul' 'tmp_168_1_3' <Predicate = (!exitcond & tmp_62)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 261 [1/2] (3.25ns)   --->   "%alphaMem_0_V_load = load i24* %alphaMem_0_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 261 'load' 'alphaMem_0_V_load' <Predicate = (!exitcond & tmp_62)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>
ST_19 : Operation 262 [1/2] (3.25ns)   --->   "%alphaMem_1_V_load = load i24* %alphaMem_1_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 262 'load' 'alphaMem_1_V_load' <Predicate = (!exitcond & tmp_62)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>
ST_19 : Operation 263 [1/2] (3.25ns)   --->   "%alphaMem_2_V_load = load i24* %alphaMem_2_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 263 'load' 'alphaMem_2_V_load' <Predicate = (!exitcond & tmp_62)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>
ST_19 : Operation 264 [1/2] (3.25ns)   --->   "%alphaMem_3_V_load = load i24* %alphaMem_3_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 264 'load' 'alphaMem_3_V_load' <Predicate = (!exitcond & tmp_62)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>

State 20 <SV = 19> <Delay = 3.95>
ST_20 : Operation 265 [1/3] (0.00ns) (grouped into DSP with root node tmp_169_1_2)   --->   "%tmp_168_1_2 = mul i24 %tmp_167_1_2, %means_in4_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 265 'mul' 'tmp_168_1_2' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 266 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_169_1_2 = add i24 %tmp_168_0_2, %tmp_168_1_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 266 'add' 'tmp_169_1_2' <Predicate = (!exitcond & tmp_62)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 267 [1/3] (0.00ns) (grouped into DSP with root node tmp_169_1_3)   --->   "%tmp_168_1_3 = mul i24 %tmp_167_1_3, %means_in4_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 267 'mul' 'tmp_168_1_3' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 268 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_169_1_3 = add i24 %tmp_168_0_3, %tmp_168_1_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 268 'add' 'tmp_169_1_3' <Predicate = (!exitcond & tmp_62)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 269 [1/1] (0.00ns)   --->   "%r_V = sext i24 %alphaMem_0_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 269 'sext' 'r_V' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_20 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_66 = sext i24 %tmp_169_1 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 270 'sext' 'tmp_66' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_20 : Operation 271 [4/4] (3.95ns)   --->   "%r_V_5 = mul nsw i48 %tmp_66, %r_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 271 'mul' 'r_V_5' <Predicate = (!exitcond & tmp_62)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 272 [1/1] (0.00ns)   --->   "%r_V_1 = sext i24 %alphaMem_1_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 272 'sext' 'r_V_1' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_20 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_162_1 = sext i24 %tmp_169_1_1 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 273 'sext' 'tmp_162_1' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_20 : Operation 274 [4/4] (3.95ns)   --->   "%r_V_5_1 = mul nsw i48 %tmp_162_1, %r_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 274 'mul' 'r_V_5_1' <Predicate = (!exitcond & tmp_62)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.95>
ST_21 : Operation 275 [3/4] (3.95ns)   --->   "%r_V_5 = mul nsw i48 %tmp_66, %r_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 275 'mul' 'r_V_5' <Predicate = (!exitcond & tmp_62)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 276 [3/4] (3.95ns)   --->   "%r_V_5_1 = mul nsw i48 %tmp_162_1, %r_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 276 'mul' 'r_V_5_1' <Predicate = (!exitcond & tmp_62)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 277 [1/1] (0.00ns)   --->   "%r_V_2 = sext i24 %alphaMem_2_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 277 'sext' 'r_V_2' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_21 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_162_2 = sext i24 %tmp_169_1_2 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 278 'sext' 'tmp_162_2' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_21 : Operation 279 [4/4] (3.95ns)   --->   "%r_V_5_2 = mul nsw i48 %tmp_162_2, %r_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 279 'mul' 'r_V_5_2' <Predicate = (!exitcond & tmp_62)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 280 [1/1] (0.00ns)   --->   "%r_V_3 = sext i24 %alphaMem_3_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 280 'sext' 'r_V_3' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_21 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_162_3 = sext i24 %tmp_169_1_3 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 281 'sext' 'tmp_162_3' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_21 : Operation 282 [4/4] (3.95ns)   --->   "%r_V_5_3 = mul nsw i48 %tmp_162_3, %r_V_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 282 'mul' 'r_V_5_3' <Predicate = (!exitcond & tmp_62)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.95>
ST_22 : Operation 283 [2/4] (3.95ns)   --->   "%r_V_5 = mul nsw i48 %tmp_66, %r_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 283 'mul' 'r_V_5' <Predicate = (!exitcond & tmp_62)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 284 [1/1] (0.00ns)   --->   "%thresMem_0_V_addr = getelementptr [64 x i24]* %thresMem_0_V, i64 0, i64 %tmp_63" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 284 'getelementptr' 'thresMem_0_V_addr' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_22 : Operation 285 [2/2] (2.32ns)   --->   "%thresMem_0_V_load = load i24* %thresMem_0_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 285 'load' 'thresMem_0_V_load' <Predicate = (!exitcond & tmp_62)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 64> <RAM>
ST_22 : Operation 286 [2/4] (3.95ns)   --->   "%r_V_5_1 = mul nsw i48 %tmp_162_1, %r_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 286 'mul' 'r_V_5_1' <Predicate = (!exitcond & tmp_62)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 287 [1/1] (0.00ns)   --->   "%thresMem_1_V_addr = getelementptr [64 x i24]* %thresMem_1_V, i64 0, i64 %tmp_63" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 287 'getelementptr' 'thresMem_1_V_addr' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_22 : Operation 288 [2/2] (2.32ns)   --->   "%thresMem_1_V_load = load i24* %thresMem_1_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 288 'load' 'thresMem_1_V_load' <Predicate = (!exitcond & tmp_62)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 64> <RAM>
ST_22 : Operation 289 [3/4] (3.95ns)   --->   "%r_V_5_2 = mul nsw i48 %tmp_162_2, %r_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 289 'mul' 'r_V_5_2' <Predicate = (!exitcond & tmp_62)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 290 [1/1] (0.00ns)   --->   "%thresMem_2_V_addr = getelementptr [64 x i24]* %thresMem_2_V, i64 0, i64 %tmp_63" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 290 'getelementptr' 'thresMem_2_V_addr' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_22 : Operation 291 [2/2] (2.32ns)   --->   "%thresMem_2_V_load = load i24* %thresMem_2_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 291 'load' 'thresMem_2_V_load' <Predicate = (!exitcond & tmp_62)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 64> <RAM>
ST_22 : Operation 292 [3/4] (3.95ns)   --->   "%r_V_5_3 = mul nsw i48 %tmp_162_3, %r_V_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 292 'mul' 'r_V_5_3' <Predicate = (!exitcond & tmp_62)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 293 [1/1] (0.00ns)   --->   "%thresMem_3_V_addr = getelementptr [64 x i24]* %thresMem_3_V, i64 0, i64 %tmp_63" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 293 'getelementptr' 'thresMem_3_V_addr' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_22 : Operation 294 [2/2] (2.32ns)   --->   "%thresMem_3_V_load = load i24* %thresMem_3_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 294 'load' 'thresMem_3_V_load' <Predicate = (!exitcond & tmp_62)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 64> <RAM>

State 23 <SV = 22> <Delay = 3.95>
ST_23 : Operation 295 [1/4] (3.95ns)   --->   "%r_V_5 = mul nsw i48 %tmp_66, %r_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 295 'mul' 'r_V_5' <Predicate = (!exitcond & tmp_62)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 296 [1/2] (2.32ns)   --->   "%thresMem_0_V_load = load i24* %thresMem_0_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 296 'load' 'thresMem_0_V_load' <Predicate = (!exitcond & tmp_62)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 64> <RAM>
ST_23 : Operation 297 [1/4] (3.95ns)   --->   "%r_V_5_1 = mul nsw i48 %tmp_162_1, %r_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 297 'mul' 'r_V_5_1' <Predicate = (!exitcond & tmp_62)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 298 [1/2] (2.32ns)   --->   "%thresMem_1_V_load = load i24* %thresMem_1_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 298 'load' 'thresMem_1_V_load' <Predicate = (!exitcond & tmp_62)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 64> <RAM>
ST_23 : Operation 299 [2/4] (3.95ns)   --->   "%r_V_5_2 = mul nsw i48 %tmp_162_2, %r_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 299 'mul' 'r_V_5_2' <Predicate = (!exitcond & tmp_62)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 300 [1/2] (2.32ns)   --->   "%thresMem_2_V_load = load i24* %thresMem_2_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 300 'load' 'thresMem_2_V_load' <Predicate = (!exitcond & tmp_62)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 64> <RAM>
ST_23 : Operation 301 [2/4] (3.95ns)   --->   "%r_V_5_3 = mul nsw i48 %tmp_162_3, %r_V_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 301 'mul' 'r_V_5_3' <Predicate = (!exitcond & tmp_62)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 302 [1/2] (2.32ns)   --->   "%thresMem_3_V_load = load i24* %thresMem_3_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 302 'load' 'thresMem_3_V_load' <Predicate = (!exitcond & tmp_62)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 64> <RAM>

State 24 <SV = 23> <Delay = 3.95>
ST_24 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_67 = zext i48 %r_V_5 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 303 'zext' 'tmp_67' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_24 : Operation 304 [1/1] (0.00ns)   --->   "%rhs_V_2 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_0_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 304 'bitconcatenate' 'rhs_V_2' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_24 : Operation 305 [1/1] (0.00ns)   --->   "%rhs_V_2_cast3 = zext i32 %rhs_V_2 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 305 'zext' 'rhs_V_2_cast3' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_24 : Operation 306 [1/1] (3.10ns)   --->   "%ret_V = add nsw i49 %rhs_V_2_cast3, %tmp_67" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 306 'add' 'ret_V' <Predicate = (!exitcond & tmp_62)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_69 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %ret_V, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 307 'partselect' 'tmp_69' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_24 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_163_1 = zext i48 %r_V_5_1 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 308 'zext' 'tmp_163_1' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_24 : Operation 309 [1/1] (0.00ns)   --->   "%rhs_V_2_1 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_1_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 309 'bitconcatenate' 'rhs_V_2_1' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_24 : Operation 310 [1/1] (0.00ns)   --->   "%rhs_V_2_1_cast5 = zext i32 %rhs_V_2_1 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 310 'zext' 'rhs_V_2_1_cast5' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_24 : Operation 311 [1/1] (3.10ns)   --->   "%ret_V_1 = add nsw i49 %rhs_V_2_1_cast5, %tmp_163_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 311 'add' 'ret_V_1' <Predicate = (!exitcond & tmp_62)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_165_1 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %ret_V_1, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 312 'partselect' 'tmp_165_1' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_24 : Operation 313 [1/4] (3.95ns)   --->   "%r_V_5_2 = mul nsw i48 %tmp_162_2, %r_V_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 313 'mul' 'r_V_5_2' <Predicate = (!exitcond & tmp_62)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 314 [1/4] (3.95ns)   --->   "%r_V_5_3 = mul nsw i48 %tmp_162_3, %r_V_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 314 'mul' 'r_V_5_3' <Predicate = (!exitcond & tmp_62)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.10>
ST_25 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_163_2 = zext i48 %r_V_5_2 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 315 'zext' 'tmp_163_2' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_25 : Operation 316 [1/1] (0.00ns)   --->   "%rhs_V_2_2 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_2_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 316 'bitconcatenate' 'rhs_V_2_2' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_25 : Operation 317 [1/1] (0.00ns)   --->   "%rhs_V_2_2_cast7 = zext i32 %rhs_V_2_2 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 317 'zext' 'rhs_V_2_2_cast7' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_25 : Operation 318 [1/1] (3.10ns)   --->   "%ret_V_2 = add nsw i49 %rhs_V_2_2_cast7, %tmp_163_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 318 'add' 'ret_V_2' <Predicate = (!exitcond & tmp_62)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_165_2 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %ret_V_2, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 319 'partselect' 'tmp_165_2' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_25 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_163_3 = zext i48 %r_V_5_3 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 320 'zext' 'tmp_163_3' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_25 : Operation 321 [1/1] (0.00ns)   --->   "%rhs_V_2_3 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_3_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 321 'bitconcatenate' 'rhs_V_2_3' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_25 : Operation 322 [1/1] (0.00ns)   --->   "%rhs_V_2_3_cast9 = zext i32 %rhs_V_2_3 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 322 'zext' 'rhs_V_2_3_cast9' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_25 : Operation 323 [1/1] (3.10ns)   --->   "%ret_V_3 = add nsw i49 %rhs_V_2_3_cast9, %tmp_163_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 323 'add' 'ret_V_3' <Predicate = (!exitcond & tmp_62)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_165_3 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %ret_V_3, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 324 'partselect' 'tmp_165_3' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_25 : Operation 325 [1/1] (2.45ns)   --->   "%tmp_70 = icmp sgt i24 %tmp_69, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 325 'icmp' 'tmp_70' <Predicate = (!exitcond & tmp_62)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 326 [1/1] (0.00ns)   --->   "%means_out4_V_0_load = load i24* @means_out4_V_0, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 326 'load' 'means_out4_V_0_load' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_25 : Operation 327 [1/1] (2.31ns)   --->   "%tmp_71 = sub i24 %tmp_69, %means_out4_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 327 'sub' 'tmp_71' <Predicate = (!exitcond & tmp_62)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 328 [1/1] (2.31ns)   --->   "%addconv = add i24 %tmp_69, %means_out4_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 328 'add' 'addconv' <Predicate = (!exitcond & tmp_62)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 329 [1/1] (2.45ns)   --->   "%tmp_176_0_1 = icmp sgt i24 %tmp_165_1, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 329 'icmp' 'tmp_176_0_1' <Predicate = (!exitcond & tmp_62)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 330 [1/1] (2.31ns)   --->   "%tmp_179_0_1 = sub i24 %tmp_165_1, %means_out4_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 330 'sub' 'tmp_179_0_1' <Predicate = (!exitcond & tmp_62)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 331 [1/1] (2.31ns)   --->   "%addconv_0_1 = add i24 %tmp_165_1, %means_out4_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 331 'add' 'addconv_0_1' <Predicate = (!exitcond & tmp_62)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.45>
ST_26 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node tmp_176_1)   --->   "%accResidual_0_V = select i1 %tmp_70, i24 %tmp_71, i24 %addconv" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 332 'select' 'accResidual_0_V' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node tmp_176_1_1)   --->   "%accResidual_1_V = select i1 %tmp_176_0_1, i24 %tmp_179_0_1, i24 %addconv_0_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 333 'select' 'accResidual_1_V' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 334 [1/1] (2.45ns)   --->   "%tmp_176_0_2 = icmp sgt i24 %tmp_165_2, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 334 'icmp' 'tmp_176_0_2' <Predicate = (!exitcond & tmp_62)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 335 [1/1] (2.31ns)   --->   "%tmp_179_0_2 = sub i24 %tmp_165_2, %means_out4_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 335 'sub' 'tmp_179_0_2' <Predicate = (!exitcond & tmp_62)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 336 [1/1] (2.31ns)   --->   "%addconv_0_2 = add i24 %tmp_165_2, %means_out4_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 336 'add' 'addconv_0_2' <Predicate = (!exitcond & tmp_62)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 337 [1/1] (2.45ns)   --->   "%tmp_176_0_3 = icmp sgt i24 %tmp_165_3, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 337 'icmp' 'tmp_176_0_3' <Predicate = (!exitcond & tmp_62)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 338 [1/1] (2.31ns)   --->   "%tmp_179_0_3 = sub i24 %tmp_165_3, %means_out4_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 338 'sub' 'tmp_179_0_3' <Predicate = (!exitcond & tmp_62)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 339 [1/1] (2.31ns)   --->   "%addconv_0_3 = add i24 %tmp_165_3, %means_out4_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 339 'add' 'addconv_0_3' <Predicate = (!exitcond & tmp_62)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 340 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_176_1 = icmp sgt i24 %accResidual_0_V, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 340 'icmp' 'tmp_176_1' <Predicate = (!exitcond & tmp_62)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 341 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_176_1_1 = icmp sgt i24 %accResidual_1_V, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 341 'icmp' 'tmp_176_1_1' <Predicate = (!exitcond & tmp_62)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.45>
ST_27 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node tmp_176_1_2)   --->   "%accResidual_2_V = select i1 %tmp_176_0_2, i24 %tmp_179_0_2, i24 %addconv_0_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 342 'select' 'accResidual_2_V' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_V_14 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1(i1 %tmp_176_0_3, i1 %tmp_176_0_2, i1 %tmp_176_0_1, i1 %tmp_70)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 343 'bitconcatenate' 'tmp_V_14' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_27 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node tmp_176_1_3)   --->   "%accResidual_3_V = select i1 %tmp_176_0_3, i24 %tmp_179_0_3, i24 %addconv_0_3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 344 'select' 'accResidual_3_V' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 345 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P(i4* %out_V_V, i4 %tmp_V_14)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:189]   --->   Operation 345 'write' <Predicate = (!exitcond & tmp_62)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 0> <FIFO>
ST_27 : Operation 346 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_176_1_2 = icmp sgt i24 %accResidual_2_V, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 346 'icmp' 'tmp_176_1_2' <Predicate = (!exitcond & tmp_62)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 347 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_176_1_3 = icmp sgt i24 %accResidual_3_V, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 347 'icmp' 'tmp_176_1_3' <Predicate = (!exitcond & tmp_62)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.18>
ST_28 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_V_15 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1(i1 %tmp_176_1_3, i1 %tmp_176_1_2, i1 %tmp_176_1_1, i1 %tmp_176_1)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 348 'bitconcatenate' 'tmp_V_15' <Predicate = (!exitcond & tmp_62)> <Delay = 0.00>
ST_28 : Operation 349 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i4P(i4* %out_V_V, i4 %tmp_V_15)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:189]   --->   Operation 349 'write' <Predicate = (!exitcond & tmp_62)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 0> <FIFO>

State 29 <SV = 3> <Delay = 0.00>
ST_29 : Operation 350 [1/1] (0.00ns)   --->   "ret void" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:206]   --->   Operation 350 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weightMem_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weightMem_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weightMem_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weightMem_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ thresMem_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ thresMem_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ thresMem_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ thresMem_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ alphaMem_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ alphaMem_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ alphaMem_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ alphaMem_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ means_in4_V_0]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ means_in4_V_1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ means_out4_V_0]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
accPopCount_V            (alloca           ) [ 001000000000000000000000000000]
accPopCount_V_0_1        (alloca           ) [ 001000000000000000000000000000]
accPopCount_V_0_2        (alloca           ) [ 001000000000000000000000000000]
accPopCount_V_0_3        (alloca           ) [ 001000000000000000000000000000]
accPopCount_V_1          (alloca           ) [ 001000000000000000000000000000]
accPopCount_V_1_1        (alloca           ) [ 001000000000000000000000000000]
accPopCount_V_1_2        (alloca           ) [ 001000000000000000000000000000]
accPopCount_V_1_3        (alloca           ) [ 001000000000000000000000000000]
StgValue_38              (specmemcore      ) [ 000000000000000000000000000000]
StgValue_39              (specmemcore      ) [ 000000000000000000000000000000]
StgValue_40              (specmemcore      ) [ 000000000000000000000000000000]
StgValue_41              (specmemcore      ) [ 000000000000000000000000000000]
StgValue_42              (specinterface    ) [ 000000000000000000000000000000]
StgValue_43              (specinterface    ) [ 000000000000000000000000000000]
inputBuf_V               (alloca           ) [ 001111111111111111111111111110]
StgValue_45              (br               ) [ 011000000000000000000000000000]
in_idx                   (phi              ) [ 001000000000000000000000000000]
tmp                      (icmp             ) [ 001111111111111111111111111110]
empty                    (speclooptripcount) [ 000000000000000000000000000000]
in_idx_4                 (add              ) [ 011000000000000000000000000000]
StgValue_50              (br               ) [ 000000000000000000000000000000]
accPopCount_V_load91     (load             ) [ 000000000000000000000000000000]
accPopCount_V_0_1_lo_4   (load             ) [ 000000000000000000000000000000]
accPopCount_V_0_2_lo_4   (load             ) [ 000000000000000000000000000000]
accPopCount_V_0_3_lo_4   (load             ) [ 000000000000000000000000000000]
accPopCount_V_1_load_5   (load             ) [ 000000000000000000000000000000]
accPopCount_V_1_1_lo_4   (load             ) [ 000000000000000000000000000000]
accPopCount_V_1_2_lo_4   (load             ) [ 000000000000000000000000000000]
accPopCount_V_1_3_lo_4   (load             ) [ 000000000000000000000000000000]
tmp_1205                 (trunc            ) [ 000000000000000000000000000000]
accPopCount_V_1_0_1      (select           ) [ 000000000000000000000000000000]
accPopCount_V_0_0_1      (select           ) [ 000000000000000000000000000000]
accPopCount_V_1_1_1      (select           ) [ 000000000000000000000000000000]
accPopCount_V_0_1_1      (select           ) [ 000000000000000000000000000000]
accPopCount_V_1_2_1      (select           ) [ 000000000000000000000000000000]
accPopCount_V_0_2_1      (select           ) [ 000000000000000000000000000000]
accPopCount_V_1_3_1      (select           ) [ 000000000000000000000000000000]
accPopCount_V_0_3_1      (select           ) [ 000000000000000000000000000000]
StgValue_68              (store            ) [ 000000000000000000000000000000]
StgValue_69              (store            ) [ 000000000000000000000000000000]
StgValue_70              (store            ) [ 000000000000000000000000000000]
StgValue_71              (store            ) [ 000000000000000000000000000000]
StgValue_72              (store            ) [ 000000000000000000000000000000]
StgValue_73              (store            ) [ 000000000000000000000000000000]
StgValue_74              (store            ) [ 000000000000000000000000000000]
StgValue_75              (store            ) [ 000000000000000000000000000000]
StgValue_76              (br               ) [ 011000000000000000000000000000]
accPopCount_V_load       (load             ) [ 000000000000000000000000000000]
accPopCount_V_0_1_lo     (load             ) [ 000000000000000000000000000000]
accPopCount_V_0_2_lo     (load             ) [ 000000000000000000000000000000]
accPopCount_V_0_3_lo     (load             ) [ 000000000000000000000000000000]
accPopCount_V_1_load     (load             ) [ 000000000000000000000000000000]
accPopCount_V_1_1_lo     (load             ) [ 000000000000000000000000000000]
accPopCount_V_1_2_lo     (load             ) [ 000000000000000000000000000000]
accPopCount_V_1_3_lo     (load             ) [ 000000000000000000000000000000]
sf                       (alloca           ) [ 001111111111111111111111111110]
accPopCount_0_0_V_4      (alloca           ) [ 001111111111111111111111111110]
accPopCount_0_1_V_4      (alloca           ) [ 001111111111111111111111111110]
accPopCount_0_2_V_4      (alloca           ) [ 001111111111111111111111111110]
accPopCount_0_3_V_4      (alloca           ) [ 001111111111111111111111111110]
accPopCount_V_1_0_2      (alloca           ) [ 001111111111111111111111111110]
accPopCount_V_1_1_2      (alloca           ) [ 001111111111111111111111111110]
accPopCount_V_1_2_2      (alloca           ) [ 001111111111111111111111111110]
accPopCount_V_1_3_2      (alloca           ) [ 001111111111111111111111111110]
StgValue_94              (store            ) [ 000000000000000000000000000000]
StgValue_95              (store            ) [ 000000000000000000000000000000]
StgValue_96              (store            ) [ 000000000000000000000000000000]
StgValue_97              (store            ) [ 000000000000000000000000000000]
StgValue_98              (store            ) [ 000000000000000000000000000000]
StgValue_99              (store            ) [ 000000000000000000000000000000]
StgValue_100             (store            ) [ 000000000000000000000000000000]
StgValue_101             (store            ) [ 000000000000000000000000000000]
StgValue_102             (store            ) [ 000000000000000000000000000000]
StgValue_103             (br               ) [ 001111111111111111111111111110]
nf                       (phi              ) [ 000111111111111111111111111110]
i8                       (phi              ) [ 000110111111111111111111111110]
exitcond                 (icmp             ) [ 000111111111111111111111111110]
empty_1170               (speclooptripcount) [ 000000000000000000000000000000]
i                        (add              ) [ 001111111111111111111111111110]
StgValue_109             (br               ) [ 000000000000000000000000000000]
sf_load                  (load             ) [ 000010000000000000000000000000]
sf_5                     (add              ) [ 000010000000000000000000000000]
tmp_59                   (specregionbegin  ) [ 000101000000000000000000000000]
StgValue_113             (specpipeline     ) [ 000000000000000000000000000000]
tmp_s                    (icmp             ) [ 000111111111111111111111111110]
sf_load83                (load             ) [ 000111100000000000000000000000]
StgValue_116             (br               ) [ 000000000000000000000000000000]
tmp_1206                 (shl              ) [ 000000000000000000000000000000]
tmp_1207                 (shl              ) [ 000000000000000000000000000000]
tmp1                     (add              ) [ 000000000000000000000000000000]
tmp_60                   (add              ) [ 000101000000000000000000000000]
tmp_62                   (icmp             ) [ 000111111111111111111111111110]
StgValue_122             (br               ) [ 000000000000000000000000000000]
StgValue_123             (store            ) [ 000000000000000000000000000000]
StgValue_124             (br               ) [ 000111111111111111111111111110]
nf_5                     (add              ) [ 000111111111111111111111111110]
StgValue_126             (store            ) [ 000000000000000000000000000000]
StgValue_127             (br               ) [ 000111111111111111111111111110]
tmp_58                   (zext             ) [ 000000000000000000000000000000]
inputBuf_V_addr_4        (getelementptr    ) [ 000010100000000000000000000000]
tmp_V                    (read             ) [ 000110110000000000000000000000]
tmp_61                   (zext             ) [ 000110110000000000000000000000]
weightMem_0_V_addr       (getelementptr    ) [ 000010100000000000000000000000]
weightMem_1_V_addr       (getelementptr    ) [ 000010100000000000000000000000]
tmp_63                   (zext             ) [ 000110111111111111111110000000]
nf_1                     (phi              ) [ 000101000000000000000000000000]
tmp_64                   (icmp             ) [ 000000000000000000000000000000]
p_nf_1                   (select           ) [ 001111111111111111111111111110]
empty_1175               (specregionend    ) [ 000000000000000000000000000000]
StgValue_142             (br               ) [ 001111111111111111111111111110]
inputBuf_V_load          (load             ) [ 000111111111111111111111111110]
tmp_57                   (zext             ) [ 000000000000000000000000000000]
inputBuf_V_addr          (getelementptr    ) [ 000000000000000000000000000000]
StgValue_146             (store            ) [ 000000000000000000000000000000]
StgValue_147             (br               ) [ 000111111111111111111111111110]
weightMem_0_V_load       (load             ) [ 000100010000000000000000000000]
weightMem_1_V_load       (load             ) [ 000100010000000000000000000000]
StgValue_150             (br               ) [ 000000000000000000000000000000]
p_s                      (phi              ) [ 000100010000000000000000000000]
p_1                      (xor              ) [ 000010001000000000000000000000]
masked_V                 (xor              ) [ 000110001111111000000000000000]
masked_V_0_1             (xor              ) [ 000110001111111000000000000000]
weightMem_2_V_addr       (getelementptr    ) [ 000010001000000000000000000000]
weightMem_3_V_addr       (getelementptr    ) [ 000010001000000000000000000000]
weightMem_2_V_load       (load             ) [ 000000000000000000000000000000]
masked_V_0_2             (xor              ) [ 000110000111111100000000000000]
weightMem_3_V_load       (load             ) [ 000000000000000000000000000000]
masked_V_0_3             (xor              ) [ 000110000111111100000000000000]
p_0                      (call             ) [ 000100000000000100000000000000]
p_0_1                    (call             ) [ 000100000000000100000000000000]
accPopCount_0_0_V_4_1171 (load             ) [ 000000000000000000000000000000]
accPopCount_0_1_V_4_1172 (load             ) [ 000000000000000000000000000000]
accPopCount_0_0_V_s      (sext             ) [ 000000000000000000000000000000]
accPopCount_0_0_V        (add              ) [ 000010000000000010000000000000]
accPopCount_0_1_V_s      (sext             ) [ 000000000000000000000000000000]
accPopCount_0_1_V        (add              ) [ 000010000000000010000000000000]
p_0_2                    (call             ) [ 000010000000000010000000000000]
p_0_3                    (call             ) [ 000010000000000010000000000000]
StgValue_197             (store            ) [ 000000000000000000000000000000]
StgValue_198             (store            ) [ 000000000000000000000000000000]
StgValue_199             (store            ) [ 000000000000000000000000000000]
StgValue_200             (store            ) [ 000000000000000000000000000000]
accPopCount_0_2_V_4_1173 (load             ) [ 000000000000000000000000000000]
accPopCount_0_3_V_4_1174 (load             ) [ 000000000000000000000000000000]
accPopCount_0_2_V_s      (sext             ) [ 000000000000000000000000000000]
accPopCount_0_2_V        (add              ) [ 000100000000000001000000000000]
accPopCount_0_3_V_s      (sext             ) [ 000000000000000000000000000000]
accPopCount_0_3_V        (add              ) [ 000100000000000001000000000000]
StgValue_207             (store            ) [ 000000000000000000000000000000]
StgValue_208             (store            ) [ 000000000000000000000000000000]
tmp_65                   (sext             ) [ 000110000000000001100000000000]
means_in4_V_0_load       (load             ) [ 000110000000000001110000000000]
tmp_167_0_1              (sext             ) [ 000110000000000001100000000000]
StgValue_214             (store            ) [ 000000000000000000000000000000]
StgValue_215             (store            ) [ 000000000000000000000000000000]
accPopCount_V_1_0_2_s    (load             ) [ 000000000000000000000000000000]
accPopCount_V_1_1_2_s    (load             ) [ 000000000000000000000000000000]
tmp_167_0_2              (sext             ) [ 000110000000000000110000000000]
tmp_167_0_3              (sext             ) [ 000110000000000000110000000000]
tmp_167_1                (sext             ) [ 000110000000000000110000000000]
means_in4_V_1_load       (load             ) [ 000110000000000000111000000000]
tmp_167_1_1              (sext             ) [ 000110000000000000110000000000]
StgValue_229             (store            ) [ 000000000000000000000000000000]
StgValue_230             (store            ) [ 000000000000000000000000000000]
accPopCount_V_1_2_2_s    (load             ) [ 000000000000000000000000000000]
accPopCount_V_1_3_2_s    (load             ) [ 000000000000000000000000000000]
tmp_68                   (mul              ) [ 000100000000000000010000000000]
tmp_168_0_1              (mul              ) [ 000100000000000000010000000000]
tmp_167_1_2              (sext             ) [ 000110000000000000011000000000]
tmp_167_1_3              (sext             ) [ 000110000000000000011000000000]
alphaMem_0_V_addr        (getelementptr    ) [ 000100000000000000010000000000]
alphaMem_1_V_addr        (getelementptr    ) [ 000100000000000000010000000000]
alphaMem_2_V_addr        (getelementptr    ) [ 000100000000000000010000000000]
alphaMem_3_V_addr        (getelementptr    ) [ 000100000000000000010000000000]
StgValue_251             (store            ) [ 000000000000000000000000000000]
StgValue_252             (store            ) [ 000000000000000000000000000000]
tmp_168_0_2              (mul              ) [ 000010000000000000001000000000]
tmp_168_0_3              (mul              ) [ 000010000000000000001000000000]
tmp_168_1                (mul              ) [ 000000000000000000000000000000]
tmp_169_1                (add              ) [ 000010000000000000001000000000]
tmp_168_1_1              (mul              ) [ 000000000000000000000000000000]
tmp_169_1_1              (add              ) [ 000010000000000000001000000000]
alphaMem_0_V_load        (load             ) [ 000010000000000000001000000000]
alphaMem_1_V_load        (load             ) [ 000010000000000000001000000000]
alphaMem_2_V_load        (load             ) [ 000110000000000000001100000000]
alphaMem_3_V_load        (load             ) [ 000110000000000000001100000000]
tmp_168_1_2              (mul              ) [ 000000000000000000000000000000]
tmp_169_1_2              (add              ) [ 000100000000000000000100000000]
tmp_168_1_3              (mul              ) [ 000000000000000000000000000000]
tmp_169_1_3              (add              ) [ 000100000000000000000100000000]
r_V                      (sext             ) [ 000110000000000000000111000000]
tmp_66                   (sext             ) [ 000110000000000000000111000000]
r_V_1                    (sext             ) [ 000110000000000000000111000000]
tmp_162_1                (sext             ) [ 000110000000000000000111000000]
r_V_2                    (sext             ) [ 000110000000000000000011100000]
tmp_162_2                (sext             ) [ 000110000000000000000011100000]
r_V_3                    (sext             ) [ 000110000000000000000011100000]
tmp_162_3                (sext             ) [ 000110000000000000000011100000]
thresMem_0_V_addr        (getelementptr    ) [ 000100000000000000000001000000]
thresMem_1_V_addr        (getelementptr    ) [ 000100000000000000000001000000]
thresMem_2_V_addr        (getelementptr    ) [ 000100000000000000000001000000]
thresMem_3_V_addr        (getelementptr    ) [ 000100000000000000000001000000]
r_V_5                    (mul              ) [ 000010000000000000000000100000]
thresMem_0_V_load        (load             ) [ 000010000000000000000000100000]
r_V_5_1                  (mul              ) [ 000010000000000000000000100000]
thresMem_1_V_load        (load             ) [ 000010000000000000000000100000]
thresMem_2_V_load        (load             ) [ 000110000000000000000000110000]
thresMem_3_V_load        (load             ) [ 000110000000000000000000110000]
tmp_67                   (zext             ) [ 000000000000000000000000000000]
rhs_V_2                  (bitconcatenate   ) [ 000000000000000000000000000000]
rhs_V_2_cast3            (zext             ) [ 000000000000000000000000000000]
ret_V                    (add              ) [ 000000000000000000000000000000]
tmp_69                   (partselect       ) [ 000100000000000000000000010000]
tmp_163_1                (zext             ) [ 000000000000000000000000000000]
rhs_V_2_1                (bitconcatenate   ) [ 000000000000000000000000000000]
rhs_V_2_1_cast5          (zext             ) [ 000000000000000000000000000000]
ret_V_1                  (add              ) [ 000000000000000000000000000000]
tmp_165_1                (partselect       ) [ 000100000000000000000000010000]
r_V_5_2                  (mul              ) [ 000100000000000000000000010000]
r_V_5_3                  (mul              ) [ 000100000000000000000000010000]
tmp_163_2                (zext             ) [ 000000000000000000000000000000]
rhs_V_2_2                (bitconcatenate   ) [ 000000000000000000000000000000]
rhs_V_2_2_cast7          (zext             ) [ 000000000000000000000000000000]
ret_V_2                  (add              ) [ 000000000000000000000000000000]
tmp_165_2                (partselect       ) [ 000010000000000000000000001000]
tmp_163_3                (zext             ) [ 000000000000000000000000000000]
rhs_V_2_3                (bitconcatenate   ) [ 000000000000000000000000000000]
rhs_V_2_3_cast9          (zext             ) [ 000000000000000000000000000000]
ret_V_3                  (add              ) [ 000000000000000000000000000000]
tmp_165_3                (partselect       ) [ 000010000000000000000000001000]
tmp_70                   (icmp             ) [ 000110000000000000000000001100]
means_out4_V_0_load      (load             ) [ 000010000000000000000000001000]
tmp_71                   (sub              ) [ 000010000000000000000000001000]
addconv                  (add              ) [ 000010000000000000000000001000]
tmp_176_0_1              (icmp             ) [ 000110000000000000000000001100]
tmp_179_0_1              (sub              ) [ 000010000000000000000000001000]
addconv_0_1              (add              ) [ 000010000000000000000000001000]
accResidual_0_V          (select           ) [ 000000000000000000000000000000]
accResidual_1_V          (select           ) [ 000000000000000000000000000000]
tmp_176_0_2              (icmp             ) [ 000100000000000000000000000100]
tmp_179_0_2              (sub              ) [ 000100000000000000000000000100]
addconv_0_2              (add              ) [ 000100000000000000000000000100]
tmp_176_0_3              (icmp             ) [ 000100000000000000000000000100]
tmp_179_0_3              (sub              ) [ 000100000000000000000000000100]
addconv_0_3              (add              ) [ 000100000000000000000000000100]
tmp_176_1                (icmp             ) [ 000110000000000000000000000110]
tmp_176_1_1              (icmp             ) [ 000110000000000000000000000110]
accResidual_2_V          (select           ) [ 000000000000000000000000000000]
tmp_V_14                 (bitconcatenate   ) [ 000000000000000000000000000000]
accResidual_3_V          (select           ) [ 000000000000000000000000000000]
StgValue_345             (write            ) [ 000000000000000000000000000000]
tmp_176_1_2              (icmp             ) [ 000010000000000000000000000010]
tmp_176_1_3              (icmp             ) [ 000010000000000000000000000010]
tmp_V_15                 (bitconcatenate   ) [ 000000000000000000000000000000]
StgValue_349             (write            ) [ 000000000000000000000000000000]
StgValue_350             (ret              ) [ 000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weightMem_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightMem_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weightMem_1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightMem_1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weightMem_2_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightMem_2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weightMem_3_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightMem_3_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="thresMem_0_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="thresMem_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="thresMem_1_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="thresMem_1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="thresMem_2_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="thresMem_2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="thresMem_3_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="thresMem_3_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="alphaMem_0_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alphaMem_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="alphaMem_1_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alphaMem_1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="alphaMem_2_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alphaMem_2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="alphaMem_3_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alphaMem_3_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="means_in4_V_0">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="means_in4_V_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="means_in4_V_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="means_in4_V_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="means_out4_V_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="means_out4_V_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str56"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str117"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NaivePopCount"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i24.i8"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i49.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i4P"/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="accPopCount_V_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accPopCount_V/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="accPopCount_V_0_1_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accPopCount_V_0_1/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="accPopCount_V_0_2_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accPopCount_V_0_2/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="accPopCount_V_0_3_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accPopCount_V_0_3/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="accPopCount_V_1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accPopCount_V_1/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="accPopCount_V_1_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accPopCount_V_1_1/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="accPopCount_V_1_2_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accPopCount_V_1_2/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="accPopCount_V_1_3_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accPopCount_V_1_3/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="inputBuf_V_alloca_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputBuf_V/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="sf_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sf/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="accPopCount_0_0_V_4_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accPopCount_0_0_V_4/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="accPopCount_0_1_V_4_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accPopCount_0_1_V_4/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="accPopCount_0_2_V_4_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accPopCount_0_2_V_4/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="accPopCount_0_3_V_4_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accPopCount_0_3_V_4/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="accPopCount_V_1_0_2_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accPopCount_V_1_0_2/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="accPopCount_V_1_1_2_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accPopCount_V_1_1_2/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="accPopCount_V_1_2_2_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accPopCount_V_1_2_2/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="accPopCount_V_1_3_2_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accPopCount_V_1_3_2/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_V_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/5 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_write_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="0" slack="0"/>
<pin id="192" dir="0" index="1" bw="4" slack="0"/>
<pin id="193" dir="0" index="2" bw="4" slack="0"/>
<pin id="194" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_345/27 StgValue_349/28 "/>
</bind>
</comp>

<comp id="197" class="1004" name="inputBuf_V_addr_4_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="32" slack="0"/>
<pin id="201" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_V_addr_4/5 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="7" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="1"/>
<pin id="206" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="inputBuf_V_load/5 StgValue_146/6 "/>
</bind>
</comp>

<comp id="209" class="1004" name="weightMem_0_V_addr_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="32" slack="0"/>
<pin id="213" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weightMem_0_V_addr/5 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_access_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="12" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weightMem_0_V_load/5 "/>
</bind>
</comp>

<comp id="222" class="1004" name="weightMem_1_V_addr_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="32" slack="0"/>
<pin id="226" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weightMem_1_V_addr/5 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_access_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="12" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weightMem_1_V_load/5 "/>
</bind>
</comp>

<comp id="235" class="1004" name="inputBuf_V_addr_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="32" slack="0"/>
<pin id="239" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_V_addr/6 "/>
</bind>
</comp>

<comp id="242" class="1004" name="weightMem_2_V_addr_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="32" slack="2"/>
<pin id="246" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weightMem_2_V_addr/7 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_access_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="12" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weightMem_2_V_load/7 "/>
</bind>
</comp>

<comp id="255" class="1004" name="weightMem_3_V_addr_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="32" slack="2"/>
<pin id="259" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weightMem_3_V_addr/7 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_access_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="12" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weightMem_3_V_load/7 "/>
</bind>
</comp>

<comp id="268" class="1004" name="alphaMem_0_V_addr_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="24" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="32" slack="13"/>
<pin id="272" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="alphaMem_0_V_addr/18 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_access_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="6" slack="0"/>
<pin id="277" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="alphaMem_0_V_load/18 "/>
</bind>
</comp>

<comp id="281" class="1004" name="alphaMem_1_V_addr_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="24" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="32" slack="13"/>
<pin id="285" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="alphaMem_1_V_addr/18 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_access_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="6" slack="0"/>
<pin id="290" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="alphaMem_1_V_load/18 "/>
</bind>
</comp>

<comp id="294" class="1004" name="alphaMem_2_V_addr_gep_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="24" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="0" index="2" bw="32" slack="13"/>
<pin id="298" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="alphaMem_2_V_addr/18 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_access_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="6" slack="0"/>
<pin id="303" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="304" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="3" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="alphaMem_2_V_load/18 "/>
</bind>
</comp>

<comp id="307" class="1004" name="alphaMem_3_V_addr_gep_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="24" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="0" index="2" bw="32" slack="13"/>
<pin id="311" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="alphaMem_3_V_addr/18 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_access_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="6" slack="0"/>
<pin id="316" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="3" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="alphaMem_3_V_load/18 "/>
</bind>
</comp>

<comp id="320" class="1004" name="thresMem_0_V_addr_gep_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="24" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="32" slack="17"/>
<pin id="324" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="thresMem_0_V_addr/22 "/>
</bind>
</comp>

<comp id="327" class="1004" name="grp_access_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="6" slack="0"/>
<pin id="329" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="330" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="thresMem_0_V_load/22 "/>
</bind>
</comp>

<comp id="333" class="1004" name="thresMem_1_V_addr_gep_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="24" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="0" index="2" bw="32" slack="17"/>
<pin id="337" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="thresMem_1_V_addr/22 "/>
</bind>
</comp>

<comp id="340" class="1004" name="grp_access_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="6" slack="0"/>
<pin id="342" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="343" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="thresMem_1_V_load/22 "/>
</bind>
</comp>

<comp id="346" class="1004" name="thresMem_2_V_addr_gep_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="24" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="0" index="2" bw="32" slack="17"/>
<pin id="350" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="thresMem_2_V_addr/22 "/>
</bind>
</comp>

<comp id="353" class="1004" name="grp_access_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="6" slack="0"/>
<pin id="355" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="356" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="3" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="thresMem_2_V_load/22 "/>
</bind>
</comp>

<comp id="359" class="1004" name="thresMem_3_V_addr_gep_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="24" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="0" index="2" bw="32" slack="17"/>
<pin id="363" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="thresMem_3_V_addr/22 "/>
</bind>
</comp>

<comp id="366" class="1004" name="grp_access_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="6" slack="0"/>
<pin id="368" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="3" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="thresMem_3_V_load/22 "/>
</bind>
</comp>

<comp id="372" class="1005" name="in_idx_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="2" slack="1"/>
<pin id="374" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_idx (phireg) "/>
</bind>
</comp>

<comp id="376" class="1004" name="in_idx_phi_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="1"/>
<pin id="378" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="379" dir="0" index="2" bw="2" slack="0"/>
<pin id="380" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="381" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_idx/2 "/>
</bind>
</comp>

<comp id="383" class="1005" name="nf_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="1"/>
<pin id="385" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="nf (phireg) "/>
</bind>
</comp>

<comp id="387" class="1004" name="nf_phi_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="1"/>
<pin id="389" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="390" dir="0" index="2" bw="1" slack="1"/>
<pin id="391" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="392" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nf/3 "/>
</bind>
</comp>

<comp id="395" class="1005" name="i8_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="15" slack="1"/>
<pin id="397" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="i8 (phireg) "/>
</bind>
</comp>

<comp id="399" class="1004" name="i8_phi_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="15" slack="0"/>
<pin id="401" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="402" dir="0" index="2" bw="1" slack="1"/>
<pin id="403" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="404" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i8/3 "/>
</bind>
</comp>

<comp id="406" class="1005" name="nf_1_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="408" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="nf_1 (phireg) "/>
</bind>
</comp>

<comp id="409" class="1004" name="nf_1_phi_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="1"/>
<pin id="411" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="412" dir="0" index="2" bw="32" slack="2"/>
<pin id="413" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="414" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nf_1/5 "/>
</bind>
</comp>

<comp id="416" class="1005" name="p_s_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="418" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_s (phireg) "/>
</bind>
</comp>

<comp id="419" class="1004" name="p_s_phi_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="2"/>
<pin id="421" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="422" dir="0" index="2" bw="32" slack="1"/>
<pin id="423" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="424" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_s/7 "/>
</bind>
</comp>

<comp id="425" class="1004" name="grp_NaivePopCount_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="7" slack="0"/>
<pin id="427" dir="0" index="1" bw="32" slack="1"/>
<pin id="428" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_0/8 p_0_2/9 "/>
</bind>
</comp>

<comp id="430" class="1004" name="grp_NaivePopCount_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="7" slack="0"/>
<pin id="432" dir="0" index="1" bw="32" slack="1"/>
<pin id="433" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_0_1/8 p_0_3/9 "/>
</bind>
</comp>

<comp id="435" class="1004" name="grp_load_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="16" slack="1"/>
<pin id="437" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accPopCount_V_load91/2 accPopCount_V_load/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="grp_load_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="16" slack="1"/>
<pin id="440" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accPopCount_V_0_1_lo_4/2 accPopCount_V_0_1_lo/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="grp_load_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="16" slack="1"/>
<pin id="443" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accPopCount_V_0_2_lo_4/2 accPopCount_V_0_2_lo/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="grp_load_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="16" slack="1"/>
<pin id="446" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accPopCount_V_0_3_lo_4/2 accPopCount_V_0_3_lo/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="grp_load_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="16" slack="1"/>
<pin id="449" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accPopCount_V_1_load_5/2 accPopCount_V_1_load/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="grp_load_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="16" slack="1"/>
<pin id="452" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accPopCount_V_1_1_lo_4/2 accPopCount_V_1_1_lo/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="grp_load_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="16" slack="1"/>
<pin id="455" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accPopCount_V_1_2_lo_4/2 accPopCount_V_1_2_lo/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="grp_load_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="16" slack="1"/>
<pin id="458" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accPopCount_V_1_3_lo_4/2 accPopCount_V_1_3_lo/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="grp_store_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="32" slack="0"/>
<pin id="462" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_102/2 StgValue_126/4 "/>
</bind>
</comp>

<comp id="464" class="1004" name="grp_load_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="1"/>
<pin id="466" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sf_load/3 sf_load83/4 "/>
</bind>
</comp>

<comp id="467" class="1005" name="reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="7" slack="1"/>
<pin id="469" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_0 p_0_2 "/>
</bind>
</comp>

<comp id="471" class="1005" name="reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="7" slack="1"/>
<pin id="473" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_0_1 p_0_3 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="2" slack="0"/>
<pin id="477" dir="0" index="1" bw="2" slack="0"/>
<pin id="478" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="in_idx_4_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="2" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_idx_4/2 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_1205_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="2" slack="0"/>
<pin id="489" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1205/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="accPopCount_V_1_0_1_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="0" index="2" bw="16" slack="0"/>
<pin id="495" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="accPopCount_V_1_0_1/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="accPopCount_V_0_0_1_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="0"/>
<pin id="501" dir="0" index="1" bw="16" slack="0"/>
<pin id="502" dir="0" index="2" bw="1" slack="0"/>
<pin id="503" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="accPopCount_V_0_0_1/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="accPopCount_V_1_1_1_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="0" index="2" bw="16" slack="0"/>
<pin id="511" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="accPopCount_V_1_1_1/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="accPopCount_V_0_1_1_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="0"/>
<pin id="517" dir="0" index="1" bw="16" slack="0"/>
<pin id="518" dir="0" index="2" bw="1" slack="0"/>
<pin id="519" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="accPopCount_V_0_1_1/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="accPopCount_V_1_2_1_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="0"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="0" index="2" bw="16" slack="0"/>
<pin id="527" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="accPopCount_V_1_2_1/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="accPopCount_V_0_2_1_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="16" slack="0"/>
<pin id="534" dir="0" index="2" bw="1" slack="0"/>
<pin id="535" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="accPopCount_V_0_2_1/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="accPopCount_V_1_3_1_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="0" index="2" bw="16" slack="0"/>
<pin id="543" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="accPopCount_V_1_3_1/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="accPopCount_V_0_3_1_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="0"/>
<pin id="549" dir="0" index="1" bw="16" slack="0"/>
<pin id="550" dir="0" index="2" bw="1" slack="0"/>
<pin id="551" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="accPopCount_V_0_3_1/2 "/>
</bind>
</comp>

<comp id="555" class="1004" name="StgValue_68_store_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="16" slack="0"/>
<pin id="557" dir="0" index="1" bw="16" slack="1"/>
<pin id="558" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_68/2 "/>
</bind>
</comp>

<comp id="560" class="1004" name="StgValue_69_store_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="16" slack="0"/>
<pin id="562" dir="0" index="1" bw="16" slack="1"/>
<pin id="563" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_69/2 "/>
</bind>
</comp>

<comp id="565" class="1004" name="StgValue_70_store_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="16" slack="0"/>
<pin id="567" dir="0" index="1" bw="16" slack="1"/>
<pin id="568" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_70/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="StgValue_71_store_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="16" slack="0"/>
<pin id="572" dir="0" index="1" bw="16" slack="1"/>
<pin id="573" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_71/2 "/>
</bind>
</comp>

<comp id="575" class="1004" name="StgValue_72_store_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="16" slack="0"/>
<pin id="577" dir="0" index="1" bw="16" slack="1"/>
<pin id="578" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_72/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="StgValue_73_store_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="16" slack="0"/>
<pin id="582" dir="0" index="1" bw="16" slack="1"/>
<pin id="583" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_73/2 "/>
</bind>
</comp>

<comp id="585" class="1004" name="StgValue_74_store_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="16" slack="0"/>
<pin id="587" dir="0" index="1" bw="16" slack="1"/>
<pin id="588" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_74/2 "/>
</bind>
</comp>

<comp id="590" class="1004" name="StgValue_75_store_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="16" slack="0"/>
<pin id="592" dir="0" index="1" bw="16" slack="1"/>
<pin id="593" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_75/2 "/>
</bind>
</comp>

<comp id="595" class="1004" name="StgValue_94_store_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="16" slack="0"/>
<pin id="597" dir="0" index="1" bw="16" slack="0"/>
<pin id="598" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_94/2 "/>
</bind>
</comp>

<comp id="600" class="1004" name="StgValue_95_store_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="16" slack="0"/>
<pin id="602" dir="0" index="1" bw="16" slack="0"/>
<pin id="603" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_95/2 "/>
</bind>
</comp>

<comp id="605" class="1004" name="StgValue_96_store_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="16" slack="0"/>
<pin id="607" dir="0" index="1" bw="16" slack="0"/>
<pin id="608" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_96/2 "/>
</bind>
</comp>

<comp id="610" class="1004" name="StgValue_97_store_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="16" slack="0"/>
<pin id="612" dir="0" index="1" bw="16" slack="0"/>
<pin id="613" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_97/2 "/>
</bind>
</comp>

<comp id="615" class="1004" name="StgValue_98_store_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="16" slack="0"/>
<pin id="617" dir="0" index="1" bw="16" slack="0"/>
<pin id="618" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_98/2 "/>
</bind>
</comp>

<comp id="620" class="1004" name="StgValue_99_store_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="16" slack="0"/>
<pin id="622" dir="0" index="1" bw="16" slack="0"/>
<pin id="623" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_99/2 "/>
</bind>
</comp>

<comp id="625" class="1004" name="StgValue_100_store_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="16" slack="0"/>
<pin id="627" dir="0" index="1" bw="16" slack="0"/>
<pin id="628" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_100/2 "/>
</bind>
</comp>

<comp id="630" class="1004" name="StgValue_101_store_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="16" slack="0"/>
<pin id="632" dir="0" index="1" bw="16" slack="0"/>
<pin id="633" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_101/2 "/>
</bind>
</comp>

<comp id="635" class="1004" name="exitcond_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="15" slack="0"/>
<pin id="637" dir="0" index="1" bw="15" slack="0"/>
<pin id="638" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="641" class="1004" name="i_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="15" slack="0"/>
<pin id="643" dir="0" index="1" bw="1" slack="0"/>
<pin id="644" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="647" class="1004" name="sf_5_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="0"/>
<pin id="649" dir="0" index="1" bw="32" slack="0"/>
<pin id="650" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sf_5/3 "/>
</bind>
</comp>

<comp id="653" class="1004" name="tmp_s_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="1"/>
<pin id="655" dir="0" index="1" bw="1" slack="0"/>
<pin id="656" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="659" class="1004" name="tmp_1206_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="1"/>
<pin id="661" dir="0" index="1" bw="4" slack="0"/>
<pin id="662" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_1206/4 "/>
</bind>
</comp>

<comp id="665" class="1004" name="tmp_1207_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="1"/>
<pin id="667" dir="0" index="1" bw="3" slack="0"/>
<pin id="668" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_1207/4 "/>
</bind>
</comp>

<comp id="671" class="1004" name="tmp1_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="0"/>
<pin id="673" dir="0" index="1" bw="32" slack="1"/>
<pin id="674" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/4 "/>
</bind>
</comp>

<comp id="676" class="1004" name="tmp_60_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="0"/>
<pin id="678" dir="0" index="1" bw="32" slack="0"/>
<pin id="679" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_60/4 "/>
</bind>
</comp>

<comp id="682" class="1004" name="tmp_62_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="1"/>
<pin id="684" dir="0" index="1" bw="7" slack="0"/>
<pin id="685" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_62/4 "/>
</bind>
</comp>

<comp id="687" class="1004" name="StgValue_123_store_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="32" slack="1"/>
<pin id="689" dir="0" index="1" bw="32" slack="2"/>
<pin id="690" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_123/4 "/>
</bind>
</comp>

<comp id="691" class="1004" name="nf_5_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="32" slack="1"/>
<pin id="693" dir="0" index="1" bw="1" slack="0"/>
<pin id="694" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="nf_5/4 "/>
</bind>
</comp>

<comp id="697" class="1004" name="tmp_58_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="1"/>
<pin id="699" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_58/5 "/>
</bind>
</comp>

<comp id="701" class="1004" name="tmp_61_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="1"/>
<pin id="703" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_61/5 "/>
</bind>
</comp>

<comp id="706" class="1004" name="tmp_63_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="2"/>
<pin id="708" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_63/5 "/>
</bind>
</comp>

<comp id="710" class="1004" name="tmp_64_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="0"/>
<pin id="712" dir="0" index="1" bw="8" slack="0"/>
<pin id="713" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_64/5 "/>
</bind>
</comp>

<comp id="716" class="1004" name="p_nf_1_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="0"/>
<pin id="718" dir="0" index="1" bw="1" slack="0"/>
<pin id="719" dir="0" index="2" bw="32" slack="0"/>
<pin id="720" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_nf_1/5 "/>
</bind>
</comp>

<comp id="724" class="1004" name="tmp_57_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="2"/>
<pin id="726" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_57/6 "/>
</bind>
</comp>

<comp id="728" class="1004" name="p_1_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="0"/>
<pin id="730" dir="0" index="1" bw="1" slack="0"/>
<pin id="731" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_1/7 "/>
</bind>
</comp>

<comp id="734" class="1004" name="masked_V_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="1"/>
<pin id="736" dir="0" index="1" bw="32" slack="0"/>
<pin id="737" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="masked_V/7 "/>
</bind>
</comp>

<comp id="739" class="1004" name="masked_V_0_1_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="1"/>
<pin id="741" dir="0" index="1" bw="32" slack="0"/>
<pin id="742" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="masked_V_0_1/7 "/>
</bind>
</comp>

<comp id="744" class="1004" name="masked_V_0_2_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="0"/>
<pin id="746" dir="0" index="1" bw="32" slack="1"/>
<pin id="747" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="masked_V_0_2/8 "/>
</bind>
</comp>

<comp id="749" class="1004" name="masked_V_0_3_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="32" slack="0"/>
<pin id="751" dir="0" index="1" bw="32" slack="1"/>
<pin id="752" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="masked_V_0_3/8 "/>
</bind>
</comp>

<comp id="754" class="1004" name="accPopCount_0_0_V_4_1171_load_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="16" slack="13"/>
<pin id="756" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accPopCount_0_0_V_4_1171/15 "/>
</bind>
</comp>

<comp id="757" class="1004" name="accPopCount_0_1_V_4_1172_load_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="16" slack="13"/>
<pin id="759" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accPopCount_0_1_V_4_1172/15 "/>
</bind>
</comp>

<comp id="760" class="1004" name="accPopCount_0_0_V_s_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="7" slack="1"/>
<pin id="762" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="accPopCount_0_0_V_s/15 "/>
</bind>
</comp>

<comp id="764" class="1004" name="accPopCount_0_0_V_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="16" slack="0"/>
<pin id="766" dir="0" index="1" bw="7" slack="0"/>
<pin id="767" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="accPopCount_0_0_V/15 "/>
</bind>
</comp>

<comp id="770" class="1004" name="accPopCount_0_1_V_s_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="7" slack="1"/>
<pin id="772" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="accPopCount_0_1_V_s/15 "/>
</bind>
</comp>

<comp id="774" class="1004" name="accPopCount_0_1_V_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="16" slack="0"/>
<pin id="776" dir="0" index="1" bw="7" slack="0"/>
<pin id="777" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="accPopCount_0_1_V/15 "/>
</bind>
</comp>

<comp id="780" class="1004" name="StgValue_197_store_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="16" slack="0"/>
<pin id="782" dir="0" index="1" bw="16" slack="13"/>
<pin id="783" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_197/15 "/>
</bind>
</comp>

<comp id="785" class="1004" name="StgValue_198_store_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="16" slack="0"/>
<pin id="787" dir="0" index="1" bw="16" slack="13"/>
<pin id="788" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_198/15 "/>
</bind>
</comp>

<comp id="790" class="1004" name="StgValue_199_store_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="0"/>
<pin id="792" dir="0" index="1" bw="16" slack="13"/>
<pin id="793" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_199/15 "/>
</bind>
</comp>

<comp id="795" class="1004" name="StgValue_200_store_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="0"/>
<pin id="797" dir="0" index="1" bw="16" slack="13"/>
<pin id="798" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_200/15 "/>
</bind>
</comp>

<comp id="800" class="1004" name="accPopCount_0_2_V_4_1173_load_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="16" slack="14"/>
<pin id="802" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accPopCount_0_2_V_4_1173/16 "/>
</bind>
</comp>

<comp id="803" class="1004" name="accPopCount_0_3_V_4_1174_load_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="16" slack="14"/>
<pin id="805" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accPopCount_0_3_V_4_1174/16 "/>
</bind>
</comp>

<comp id="806" class="1004" name="accPopCount_0_2_V_s_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="7" slack="1"/>
<pin id="808" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="accPopCount_0_2_V_s/16 "/>
</bind>
</comp>

<comp id="810" class="1004" name="accPopCount_0_2_V_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="16" slack="0"/>
<pin id="812" dir="0" index="1" bw="7" slack="0"/>
<pin id="813" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="accPopCount_0_2_V/16 "/>
</bind>
</comp>

<comp id="816" class="1004" name="accPopCount_0_3_V_s_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="7" slack="1"/>
<pin id="818" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="accPopCount_0_3_V_s/16 "/>
</bind>
</comp>

<comp id="820" class="1004" name="accPopCount_0_3_V_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="16" slack="0"/>
<pin id="822" dir="0" index="1" bw="7" slack="0"/>
<pin id="823" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="accPopCount_0_3_V/16 "/>
</bind>
</comp>

<comp id="826" class="1004" name="StgValue_207_store_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="16" slack="0"/>
<pin id="828" dir="0" index="1" bw="16" slack="14"/>
<pin id="829" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_207/16 "/>
</bind>
</comp>

<comp id="831" class="1004" name="StgValue_208_store_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="16" slack="0"/>
<pin id="833" dir="0" index="1" bw="16" slack="14"/>
<pin id="834" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_208/16 "/>
</bind>
</comp>

<comp id="836" class="1004" name="tmp_65_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="16" slack="1"/>
<pin id="838" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_65/16 "/>
</bind>
</comp>

<comp id="839" class="1004" name="means_in4_V_0_load_load_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="24" slack="0"/>
<pin id="841" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="means_in4_V_0_load/16 "/>
</bind>
</comp>

<comp id="843" class="1004" name="tmp_167_0_1_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="16" slack="1"/>
<pin id="845" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_167_0_1/16 "/>
</bind>
</comp>

<comp id="846" class="1004" name="StgValue_214_store_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="1" slack="0"/>
<pin id="848" dir="0" index="1" bw="16" slack="14"/>
<pin id="849" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_214/16 "/>
</bind>
</comp>

<comp id="851" class="1004" name="StgValue_215_store_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="1" slack="0"/>
<pin id="853" dir="0" index="1" bw="16" slack="14"/>
<pin id="854" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_215/16 "/>
</bind>
</comp>

<comp id="856" class="1004" name="accPopCount_V_1_0_2_s_load_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="16" slack="15"/>
<pin id="858" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accPopCount_V_1_0_2_s/17 "/>
</bind>
</comp>

<comp id="859" class="1004" name="accPopCount_V_1_1_2_s_load_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="16" slack="15"/>
<pin id="861" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accPopCount_V_1_1_2_s/17 "/>
</bind>
</comp>

<comp id="862" class="1004" name="tmp_167_0_2_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="16" slack="1"/>
<pin id="864" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_167_0_2/17 "/>
</bind>
</comp>

<comp id="865" class="1004" name="tmp_167_0_3_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="16" slack="1"/>
<pin id="867" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_167_0_3/17 "/>
</bind>
</comp>

<comp id="868" class="1004" name="tmp_167_1_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="16" slack="0"/>
<pin id="870" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_167_1/17 "/>
</bind>
</comp>

<comp id="872" class="1004" name="means_in4_V_1_load_load_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="24" slack="0"/>
<pin id="874" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="means_in4_V_1_load/17 "/>
</bind>
</comp>

<comp id="876" class="1004" name="tmp_167_1_1_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="16" slack="0"/>
<pin id="878" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_167_1_1/17 "/>
</bind>
</comp>

<comp id="880" class="1004" name="StgValue_229_store_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="1" slack="0"/>
<pin id="882" dir="0" index="1" bw="16" slack="15"/>
<pin id="883" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_229/17 "/>
</bind>
</comp>

<comp id="885" class="1004" name="StgValue_230_store_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="1" slack="0"/>
<pin id="887" dir="0" index="1" bw="16" slack="15"/>
<pin id="888" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_230/17 "/>
</bind>
</comp>

<comp id="890" class="1004" name="accPopCount_V_1_2_2_s_load_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="16" slack="16"/>
<pin id="892" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accPopCount_V_1_2_2_s/18 "/>
</bind>
</comp>

<comp id="893" class="1004" name="accPopCount_V_1_3_2_s_load_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="16" slack="16"/>
<pin id="895" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accPopCount_V_1_3_2_s/18 "/>
</bind>
</comp>

<comp id="896" class="1004" name="tmp_167_1_2_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="16" slack="0"/>
<pin id="898" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_167_1_2/18 "/>
</bind>
</comp>

<comp id="900" class="1004" name="tmp_167_1_3_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="16" slack="0"/>
<pin id="902" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_167_1_3/18 "/>
</bind>
</comp>

<comp id="904" class="1004" name="StgValue_251_store_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="1" slack="0"/>
<pin id="906" dir="0" index="1" bw="16" slack="16"/>
<pin id="907" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_251/18 "/>
</bind>
</comp>

<comp id="909" class="1004" name="StgValue_252_store_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="1" slack="0"/>
<pin id="911" dir="0" index="1" bw="16" slack="16"/>
<pin id="912" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_252/18 "/>
</bind>
</comp>

<comp id="914" class="1004" name="r_V_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="24" slack="1"/>
<pin id="916" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V/20 "/>
</bind>
</comp>

<comp id="917" class="1004" name="tmp_66_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="24" slack="1"/>
<pin id="919" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_66/20 "/>
</bind>
</comp>

<comp id="920" class="1004" name="grp_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="24" slack="0"/>
<pin id="922" dir="0" index="1" bw="24" slack="0"/>
<pin id="923" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_5/20 "/>
</bind>
</comp>

<comp id="926" class="1004" name="r_V_1_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="24" slack="1"/>
<pin id="928" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_1/20 "/>
</bind>
</comp>

<comp id="929" class="1004" name="tmp_162_1_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="24" slack="1"/>
<pin id="931" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_162_1/20 "/>
</bind>
</comp>

<comp id="932" class="1004" name="grp_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="24" slack="0"/>
<pin id="934" dir="0" index="1" bw="24" slack="0"/>
<pin id="935" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_5_1/20 "/>
</bind>
</comp>

<comp id="938" class="1004" name="r_V_2_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="24" slack="2"/>
<pin id="940" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_2/21 "/>
</bind>
</comp>

<comp id="941" class="1004" name="tmp_162_2_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="24" slack="1"/>
<pin id="943" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_162_2/21 "/>
</bind>
</comp>

<comp id="944" class="1004" name="grp_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="24" slack="0"/>
<pin id="946" dir="0" index="1" bw="24" slack="0"/>
<pin id="947" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_5_2/21 "/>
</bind>
</comp>

<comp id="950" class="1004" name="r_V_3_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="24" slack="2"/>
<pin id="952" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_3/21 "/>
</bind>
</comp>

<comp id="953" class="1004" name="tmp_162_3_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="24" slack="1"/>
<pin id="955" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_162_3/21 "/>
</bind>
</comp>

<comp id="956" class="1004" name="grp_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="24" slack="0"/>
<pin id="958" dir="0" index="1" bw="24" slack="0"/>
<pin id="959" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_5_3/21 "/>
</bind>
</comp>

<comp id="962" class="1004" name="tmp_67_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="48" slack="1"/>
<pin id="964" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_67/24 "/>
</bind>
</comp>

<comp id="965" class="1004" name="rhs_V_2_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="32" slack="0"/>
<pin id="967" dir="0" index="1" bw="24" slack="1"/>
<pin id="968" dir="0" index="2" bw="1" slack="0"/>
<pin id="969" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_2/24 "/>
</bind>
</comp>

<comp id="972" class="1004" name="rhs_V_2_cast3_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="32" slack="0"/>
<pin id="974" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_2_cast3/24 "/>
</bind>
</comp>

<comp id="976" class="1004" name="ret_V_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="32" slack="0"/>
<pin id="978" dir="0" index="1" bw="48" slack="0"/>
<pin id="979" dir="1" index="2" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/24 "/>
</bind>
</comp>

<comp id="982" class="1004" name="tmp_69_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="24" slack="0"/>
<pin id="984" dir="0" index="1" bw="49" slack="0"/>
<pin id="985" dir="0" index="2" bw="5" slack="0"/>
<pin id="986" dir="0" index="3" bw="6" slack="0"/>
<pin id="987" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_69/24 "/>
</bind>
</comp>

<comp id="992" class="1004" name="tmp_163_1_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="48" slack="1"/>
<pin id="994" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_163_1/24 "/>
</bind>
</comp>

<comp id="995" class="1004" name="rhs_V_2_1_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="32" slack="0"/>
<pin id="997" dir="0" index="1" bw="24" slack="1"/>
<pin id="998" dir="0" index="2" bw="1" slack="0"/>
<pin id="999" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_2_1/24 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="rhs_V_2_1_cast5_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="32" slack="0"/>
<pin id="1004" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_2_1_cast5/24 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="ret_V_1_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="32" slack="0"/>
<pin id="1008" dir="0" index="1" bw="48" slack="0"/>
<pin id="1009" dir="1" index="2" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/24 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="tmp_165_1_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="24" slack="0"/>
<pin id="1014" dir="0" index="1" bw="49" slack="0"/>
<pin id="1015" dir="0" index="2" bw="5" slack="0"/>
<pin id="1016" dir="0" index="3" bw="6" slack="0"/>
<pin id="1017" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_165_1/24 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="tmp_163_2_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="48" slack="1"/>
<pin id="1024" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_163_2/25 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="rhs_V_2_2_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="32" slack="0"/>
<pin id="1027" dir="0" index="1" bw="24" slack="2"/>
<pin id="1028" dir="0" index="2" bw="1" slack="0"/>
<pin id="1029" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_2_2/25 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="rhs_V_2_2_cast7_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="32" slack="0"/>
<pin id="1034" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_2_2_cast7/25 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="ret_V_2_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="32" slack="0"/>
<pin id="1038" dir="0" index="1" bw="48" slack="0"/>
<pin id="1039" dir="1" index="2" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_2/25 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="tmp_165_2_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="24" slack="0"/>
<pin id="1044" dir="0" index="1" bw="49" slack="0"/>
<pin id="1045" dir="0" index="2" bw="5" slack="0"/>
<pin id="1046" dir="0" index="3" bw="6" slack="0"/>
<pin id="1047" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_165_2/25 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="tmp_163_3_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="48" slack="1"/>
<pin id="1054" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_163_3/25 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="rhs_V_2_3_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="32" slack="0"/>
<pin id="1057" dir="0" index="1" bw="24" slack="2"/>
<pin id="1058" dir="0" index="2" bw="1" slack="0"/>
<pin id="1059" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_2_3/25 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="rhs_V_2_3_cast9_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="32" slack="0"/>
<pin id="1064" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_2_3_cast9/25 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="ret_V_3_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="32" slack="0"/>
<pin id="1068" dir="0" index="1" bw="48" slack="0"/>
<pin id="1069" dir="1" index="2" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_3/25 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="tmp_165_3_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="24" slack="0"/>
<pin id="1074" dir="0" index="1" bw="49" slack="0"/>
<pin id="1075" dir="0" index="2" bw="5" slack="0"/>
<pin id="1076" dir="0" index="3" bw="6" slack="0"/>
<pin id="1077" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_165_3/25 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="tmp_70_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="24" slack="1"/>
<pin id="1084" dir="0" index="1" bw="1" slack="0"/>
<pin id="1085" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_70/25 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="means_out4_V_0_load_load_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="24" slack="0"/>
<pin id="1089" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="means_out4_V_0_load/25 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="tmp_71_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="24" slack="1"/>
<pin id="1093" dir="0" index="1" bw="24" slack="0"/>
<pin id="1094" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_71/25 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="addconv_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="24" slack="1"/>
<pin id="1098" dir="0" index="1" bw="24" slack="0"/>
<pin id="1099" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="addconv/25 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="tmp_176_0_1_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="24" slack="1"/>
<pin id="1103" dir="0" index="1" bw="1" slack="0"/>
<pin id="1104" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_176_0_1/25 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="tmp_179_0_1_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="24" slack="1"/>
<pin id="1108" dir="0" index="1" bw="24" slack="0"/>
<pin id="1109" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_179_0_1/25 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="addconv_0_1_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="24" slack="1"/>
<pin id="1113" dir="0" index="1" bw="24" slack="0"/>
<pin id="1114" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="addconv_0_1/25 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="accResidual_0_V_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="1" slack="1"/>
<pin id="1118" dir="0" index="1" bw="24" slack="1"/>
<pin id="1119" dir="0" index="2" bw="24" slack="1"/>
<pin id="1120" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="accResidual_0_V/26 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="accResidual_1_V_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="1" slack="1"/>
<pin id="1123" dir="0" index="1" bw="24" slack="1"/>
<pin id="1124" dir="0" index="2" bw="24" slack="1"/>
<pin id="1125" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="accResidual_1_V/26 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="tmp_176_0_2_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="24" slack="1"/>
<pin id="1128" dir="0" index="1" bw="1" slack="0"/>
<pin id="1129" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_176_0_2/26 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="tmp_179_0_2_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="24" slack="1"/>
<pin id="1133" dir="0" index="1" bw="24" slack="1"/>
<pin id="1134" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_179_0_2/26 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="addconv_0_2_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="24" slack="1"/>
<pin id="1137" dir="0" index="1" bw="24" slack="1"/>
<pin id="1138" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="addconv_0_2/26 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="tmp_176_0_3_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="24" slack="1"/>
<pin id="1141" dir="0" index="1" bw="1" slack="0"/>
<pin id="1142" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_176_0_3/26 "/>
</bind>
</comp>

<comp id="1144" class="1004" name="tmp_179_0_3_fu_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="24" slack="1"/>
<pin id="1146" dir="0" index="1" bw="24" slack="1"/>
<pin id="1147" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_179_0_3/26 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="addconv_0_3_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="24" slack="1"/>
<pin id="1150" dir="0" index="1" bw="24" slack="1"/>
<pin id="1151" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="addconv_0_3/26 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="tmp_176_1_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="24" slack="0"/>
<pin id="1154" dir="0" index="1" bw="1" slack="0"/>
<pin id="1155" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_176_1/26 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="tmp_176_1_1_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="24" slack="0"/>
<pin id="1160" dir="0" index="1" bw="1" slack="0"/>
<pin id="1161" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_176_1_1/26 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="accResidual_2_V_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="1" slack="1"/>
<pin id="1166" dir="0" index="1" bw="24" slack="1"/>
<pin id="1167" dir="0" index="2" bw="24" slack="1"/>
<pin id="1168" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="accResidual_2_V/27 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="tmp_V_14_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="4" slack="0"/>
<pin id="1171" dir="0" index="1" bw="1" slack="1"/>
<pin id="1172" dir="0" index="2" bw="1" slack="1"/>
<pin id="1173" dir="0" index="3" bw="1" slack="2"/>
<pin id="1174" dir="0" index="4" bw="1" slack="2"/>
<pin id="1175" dir="1" index="5" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_V_14/27 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="accResidual_3_V_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="1" slack="1"/>
<pin id="1180" dir="0" index="1" bw="24" slack="1"/>
<pin id="1181" dir="0" index="2" bw="24" slack="1"/>
<pin id="1182" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="accResidual_3_V/27 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="tmp_176_1_2_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="24" slack="0"/>
<pin id="1185" dir="0" index="1" bw="1" slack="0"/>
<pin id="1186" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_176_1_2/27 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="tmp_176_1_3_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="24" slack="0"/>
<pin id="1191" dir="0" index="1" bw="1" slack="0"/>
<pin id="1192" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_176_1_3/27 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="tmp_V_15_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="4" slack="0"/>
<pin id="1197" dir="0" index="1" bw="1" slack="1"/>
<pin id="1198" dir="0" index="2" bw="1" slack="1"/>
<pin id="1199" dir="0" index="3" bw="1" slack="2"/>
<pin id="1200" dir="0" index="4" bw="1" slack="2"/>
<pin id="1201" dir="1" index="5" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_V_15/28 "/>
</bind>
</comp>

<comp id="1204" class="1007" name="grp_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="16" slack="0"/>
<pin id="1206" dir="0" index="1" bw="24" slack="0"/>
<pin id="1207" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_68/16 "/>
</bind>
</comp>

<comp id="1210" class="1007" name="grp_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="16" slack="0"/>
<pin id="1212" dir="0" index="1" bw="24" slack="0"/>
<pin id="1213" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_168_0_1/16 "/>
</bind>
</comp>

<comp id="1216" class="1007" name="grp_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="16" slack="0"/>
<pin id="1218" dir="0" index="1" bw="24" slack="1"/>
<pin id="1219" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_168_0_2/17 "/>
</bind>
</comp>

<comp id="1221" class="1007" name="grp_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="16" slack="0"/>
<pin id="1223" dir="0" index="1" bw="24" slack="1"/>
<pin id="1224" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_168_0_3/17 "/>
</bind>
</comp>

<comp id="1226" class="1007" name="grp_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="16" slack="0"/>
<pin id="1228" dir="0" index="1" bw="24" slack="0"/>
<pin id="1229" dir="0" index="2" bw="24" slack="2147483647"/>
<pin id="1230" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_168_1/17 tmp_169_1/19 "/>
</bind>
</comp>

<comp id="1233" class="1007" name="grp_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="16" slack="0"/>
<pin id="1235" dir="0" index="1" bw="24" slack="0"/>
<pin id="1236" dir="0" index="2" bw="24" slack="2147483647"/>
<pin id="1237" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_168_1_1/17 tmp_169_1_1/19 "/>
</bind>
</comp>

<comp id="1240" class="1007" name="grp_fu_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="16" slack="0"/>
<pin id="1242" dir="0" index="1" bw="24" slack="1"/>
<pin id="1243" dir="0" index="2" bw="24" slack="2147483647"/>
<pin id="1244" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_168_1_2/18 tmp_169_1_2/20 "/>
</bind>
</comp>

<comp id="1246" class="1007" name="grp_fu_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="16" slack="0"/>
<pin id="1248" dir="0" index="1" bw="24" slack="1"/>
<pin id="1249" dir="0" index="2" bw="24" slack="2147483647"/>
<pin id="1250" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_168_1_3/18 tmp_169_1_3/20 "/>
</bind>
</comp>

<comp id="1252" class="1005" name="accPopCount_V_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="16" slack="1"/>
<pin id="1254" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="accPopCount_V "/>
</bind>
</comp>

<comp id="1258" class="1005" name="accPopCount_V_0_1_reg_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="16" slack="1"/>
<pin id="1260" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="accPopCount_V_0_1 "/>
</bind>
</comp>

<comp id="1264" class="1005" name="accPopCount_V_0_2_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="16" slack="1"/>
<pin id="1266" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="accPopCount_V_0_2 "/>
</bind>
</comp>

<comp id="1270" class="1005" name="accPopCount_V_0_3_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="16" slack="1"/>
<pin id="1272" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="accPopCount_V_0_3 "/>
</bind>
</comp>

<comp id="1276" class="1005" name="accPopCount_V_1_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="16" slack="1"/>
<pin id="1278" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="accPopCount_V_1 "/>
</bind>
</comp>

<comp id="1282" class="1005" name="accPopCount_V_1_1_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="16" slack="1"/>
<pin id="1284" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="accPopCount_V_1_1 "/>
</bind>
</comp>

<comp id="1288" class="1005" name="accPopCount_V_1_2_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="16" slack="1"/>
<pin id="1290" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="accPopCount_V_1_2 "/>
</bind>
</comp>

<comp id="1294" class="1005" name="accPopCount_V_1_3_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="16" slack="1"/>
<pin id="1296" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="accPopCount_V_1_3 "/>
</bind>
</comp>

<comp id="1300" class="1005" name="tmp_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="1" slack="1"/>
<pin id="1302" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1304" class="1005" name="in_idx_4_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="2" slack="0"/>
<pin id="1306" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="in_idx_4 "/>
</bind>
</comp>

<comp id="1309" class="1005" name="sf_reg_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="32" slack="0"/>
<pin id="1311" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sf "/>
</bind>
</comp>

<comp id="1316" class="1005" name="accPopCount_0_0_V_4_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="16" slack="0"/>
<pin id="1318" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="accPopCount_0_0_V_4 "/>
</bind>
</comp>

<comp id="1324" class="1005" name="accPopCount_0_1_V_4_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="16" slack="0"/>
<pin id="1326" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="accPopCount_0_1_V_4 "/>
</bind>
</comp>

<comp id="1332" class="1005" name="accPopCount_0_2_V_4_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="16" slack="0"/>
<pin id="1334" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="accPopCount_0_2_V_4 "/>
</bind>
</comp>

<comp id="1340" class="1005" name="accPopCount_0_3_V_4_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="16" slack="0"/>
<pin id="1342" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="accPopCount_0_3_V_4 "/>
</bind>
</comp>

<comp id="1348" class="1005" name="accPopCount_V_1_0_2_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="16" slack="0"/>
<pin id="1350" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="accPopCount_V_1_0_2 "/>
</bind>
</comp>

<comp id="1355" class="1005" name="accPopCount_V_1_1_2_reg_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="16" slack="0"/>
<pin id="1357" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="accPopCount_V_1_1_2 "/>
</bind>
</comp>

<comp id="1362" class="1005" name="accPopCount_V_1_2_2_reg_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="16" slack="0"/>
<pin id="1364" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="accPopCount_V_1_2_2 "/>
</bind>
</comp>

<comp id="1369" class="1005" name="accPopCount_V_1_3_2_reg_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="16" slack="0"/>
<pin id="1371" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="accPopCount_V_1_3_2 "/>
</bind>
</comp>

<comp id="1376" class="1005" name="exitcond_reg_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="1" slack="1"/>
<pin id="1378" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="1380" class="1005" name="i_reg_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="15" slack="0"/>
<pin id="1382" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1385" class="1005" name="sf_load_reg_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="32" slack="1"/>
<pin id="1387" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sf_load "/>
</bind>
</comp>

<comp id="1390" class="1005" name="sf_5_reg_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="32" slack="1"/>
<pin id="1392" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sf_5 "/>
</bind>
</comp>

<comp id="1396" class="1005" name="tmp_s_reg_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="1" slack="1"/>
<pin id="1398" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1400" class="1005" name="sf_load83_reg_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="32" slack="1"/>
<pin id="1402" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sf_load83 "/>
</bind>
</comp>

<comp id="1406" class="1005" name="tmp_60_reg_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="32" slack="1"/>
<pin id="1408" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_60 "/>
</bind>
</comp>

<comp id="1411" class="1005" name="tmp_62_reg_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="1" slack="1"/>
<pin id="1413" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_62 "/>
</bind>
</comp>

<comp id="1415" class="1005" name="nf_5_reg_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="32" slack="1"/>
<pin id="1417" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="nf_5 "/>
</bind>
</comp>

<comp id="1420" class="1005" name="inputBuf_V_addr_4_reg_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="7" slack="1"/>
<pin id="1422" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_V_addr_4 "/>
</bind>
</comp>

<comp id="1425" class="1005" name="tmp_V_reg_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="32" slack="1"/>
<pin id="1427" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="1431" class="1005" name="tmp_61_reg_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="64" slack="2"/>
<pin id="1433" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_61 "/>
</bind>
</comp>

<comp id="1437" class="1005" name="weightMem_0_V_addr_reg_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="12" slack="1"/>
<pin id="1439" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="weightMem_0_V_addr "/>
</bind>
</comp>

<comp id="1442" class="1005" name="weightMem_1_V_addr_reg_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="12" slack="1"/>
<pin id="1444" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="weightMem_1_V_addr "/>
</bind>
</comp>

<comp id="1447" class="1005" name="tmp_63_reg_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="64" slack="13"/>
<pin id="1449" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opset="tmp_63 "/>
</bind>
</comp>

<comp id="1459" class="1005" name="p_nf_1_reg_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="32" slack="1"/>
<pin id="1461" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_nf_1 "/>
</bind>
</comp>

<comp id="1464" class="1005" name="inputBuf_V_load_reg_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="32" slack="1"/>
<pin id="1466" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_V_load "/>
</bind>
</comp>

<comp id="1469" class="1005" name="weightMem_0_V_load_reg_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="32" slack="1"/>
<pin id="1471" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weightMem_0_V_load "/>
</bind>
</comp>

<comp id="1474" class="1005" name="weightMem_1_V_load_reg_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="32" slack="1"/>
<pin id="1476" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weightMem_1_V_load "/>
</bind>
</comp>

<comp id="1479" class="1005" name="p_1_reg_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="32" slack="1"/>
<pin id="1481" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_1 "/>
</bind>
</comp>

<comp id="1485" class="1005" name="masked_V_reg_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="32" slack="1"/>
<pin id="1487" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="masked_V "/>
</bind>
</comp>

<comp id="1490" class="1005" name="masked_V_0_1_reg_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="32" slack="1"/>
<pin id="1492" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="masked_V_0_1 "/>
</bind>
</comp>

<comp id="1495" class="1005" name="weightMem_2_V_addr_reg_1495">
<pin_list>
<pin id="1496" dir="0" index="0" bw="12" slack="1"/>
<pin id="1497" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="weightMem_2_V_addr "/>
</bind>
</comp>

<comp id="1500" class="1005" name="weightMem_3_V_addr_reg_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="12" slack="1"/>
<pin id="1502" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="weightMem_3_V_addr "/>
</bind>
</comp>

<comp id="1505" class="1005" name="masked_V_0_2_reg_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="32" slack="1"/>
<pin id="1507" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="masked_V_0_2 "/>
</bind>
</comp>

<comp id="1510" class="1005" name="masked_V_0_3_reg_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="32" slack="1"/>
<pin id="1512" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="masked_V_0_3 "/>
</bind>
</comp>

<comp id="1515" class="1005" name="accPopCount_0_0_V_reg_1515">
<pin_list>
<pin id="1516" dir="0" index="0" bw="16" slack="1"/>
<pin id="1517" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="accPopCount_0_0_V "/>
</bind>
</comp>

<comp id="1520" class="1005" name="accPopCount_0_1_V_reg_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="16" slack="1"/>
<pin id="1522" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="accPopCount_0_1_V "/>
</bind>
</comp>

<comp id="1525" class="1005" name="accPopCount_0_2_V_reg_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="16" slack="1"/>
<pin id="1527" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="accPopCount_0_2_V "/>
</bind>
</comp>

<comp id="1530" class="1005" name="accPopCount_0_3_V_reg_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="16" slack="1"/>
<pin id="1532" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="accPopCount_0_3_V "/>
</bind>
</comp>

<comp id="1535" class="1005" name="tmp_65_reg_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="24" slack="1"/>
<pin id="1537" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_65 "/>
</bind>
</comp>

<comp id="1540" class="1005" name="means_in4_V_0_load_reg_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="24" slack="1"/>
<pin id="1542" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="means_in4_V_0_load "/>
</bind>
</comp>

<comp id="1548" class="1005" name="tmp_167_0_1_reg_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="24" slack="1"/>
<pin id="1550" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_167_0_1 "/>
</bind>
</comp>

<comp id="1553" class="1005" name="tmp_167_0_2_reg_1553">
<pin_list>
<pin id="1554" dir="0" index="0" bw="24" slack="1"/>
<pin id="1555" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_167_0_2 "/>
</bind>
</comp>

<comp id="1558" class="1005" name="tmp_167_0_3_reg_1558">
<pin_list>
<pin id="1559" dir="0" index="0" bw="24" slack="1"/>
<pin id="1560" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_167_0_3 "/>
</bind>
</comp>

<comp id="1563" class="1005" name="tmp_167_1_reg_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="24" slack="1"/>
<pin id="1565" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_167_1 "/>
</bind>
</comp>

<comp id="1568" class="1005" name="means_in4_V_1_load_reg_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="24" slack="1"/>
<pin id="1570" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="means_in4_V_1_load "/>
</bind>
</comp>

<comp id="1576" class="1005" name="tmp_167_1_1_reg_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="24" slack="1"/>
<pin id="1578" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_167_1_1 "/>
</bind>
</comp>

<comp id="1581" class="1005" name="tmp_68_reg_1581">
<pin_list>
<pin id="1582" dir="0" index="0" bw="24" slack="1"/>
<pin id="1583" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_68 "/>
</bind>
</comp>

<comp id="1586" class="1005" name="tmp_168_0_1_reg_1586">
<pin_list>
<pin id="1587" dir="0" index="0" bw="24" slack="1"/>
<pin id="1588" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_168_0_1 "/>
</bind>
</comp>

<comp id="1591" class="1005" name="tmp_167_1_2_reg_1591">
<pin_list>
<pin id="1592" dir="0" index="0" bw="24" slack="1"/>
<pin id="1593" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_167_1_2 "/>
</bind>
</comp>

<comp id="1596" class="1005" name="tmp_167_1_3_reg_1596">
<pin_list>
<pin id="1597" dir="0" index="0" bw="24" slack="1"/>
<pin id="1598" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_167_1_3 "/>
</bind>
</comp>

<comp id="1601" class="1005" name="alphaMem_0_V_addr_reg_1601">
<pin_list>
<pin id="1602" dir="0" index="0" bw="6" slack="1"/>
<pin id="1603" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="alphaMem_0_V_addr "/>
</bind>
</comp>

<comp id="1606" class="1005" name="alphaMem_1_V_addr_reg_1606">
<pin_list>
<pin id="1607" dir="0" index="0" bw="6" slack="1"/>
<pin id="1608" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="alphaMem_1_V_addr "/>
</bind>
</comp>

<comp id="1611" class="1005" name="alphaMem_2_V_addr_reg_1611">
<pin_list>
<pin id="1612" dir="0" index="0" bw="6" slack="1"/>
<pin id="1613" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="alphaMem_2_V_addr "/>
</bind>
</comp>

<comp id="1616" class="1005" name="alphaMem_3_V_addr_reg_1616">
<pin_list>
<pin id="1617" dir="0" index="0" bw="6" slack="1"/>
<pin id="1618" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="alphaMem_3_V_addr "/>
</bind>
</comp>

<comp id="1621" class="1005" name="tmp_168_0_2_reg_1621">
<pin_list>
<pin id="1622" dir="0" index="0" bw="24" slack="1"/>
<pin id="1623" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_168_0_2 "/>
</bind>
</comp>

<comp id="1626" class="1005" name="tmp_168_0_3_reg_1626">
<pin_list>
<pin id="1627" dir="0" index="0" bw="24" slack="1"/>
<pin id="1628" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_168_0_3 "/>
</bind>
</comp>

<comp id="1631" class="1005" name="tmp_169_1_reg_1631">
<pin_list>
<pin id="1632" dir="0" index="0" bw="24" slack="1"/>
<pin id="1633" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_169_1 "/>
</bind>
</comp>

<comp id="1636" class="1005" name="tmp_169_1_1_reg_1636">
<pin_list>
<pin id="1637" dir="0" index="0" bw="24" slack="1"/>
<pin id="1638" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_169_1_1 "/>
</bind>
</comp>

<comp id="1641" class="1005" name="alphaMem_0_V_load_reg_1641">
<pin_list>
<pin id="1642" dir="0" index="0" bw="24" slack="1"/>
<pin id="1643" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="alphaMem_0_V_load "/>
</bind>
</comp>

<comp id="1646" class="1005" name="alphaMem_1_V_load_reg_1646">
<pin_list>
<pin id="1647" dir="0" index="0" bw="24" slack="1"/>
<pin id="1648" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="alphaMem_1_V_load "/>
</bind>
</comp>

<comp id="1651" class="1005" name="alphaMem_2_V_load_reg_1651">
<pin_list>
<pin id="1652" dir="0" index="0" bw="24" slack="2"/>
<pin id="1653" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="alphaMem_2_V_load "/>
</bind>
</comp>

<comp id="1656" class="1005" name="alphaMem_3_V_load_reg_1656">
<pin_list>
<pin id="1657" dir="0" index="0" bw="24" slack="2"/>
<pin id="1658" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="alphaMem_3_V_load "/>
</bind>
</comp>

<comp id="1661" class="1005" name="tmp_169_1_2_reg_1661">
<pin_list>
<pin id="1662" dir="0" index="0" bw="24" slack="1"/>
<pin id="1663" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_169_1_2 "/>
</bind>
</comp>

<comp id="1666" class="1005" name="tmp_169_1_3_reg_1666">
<pin_list>
<pin id="1667" dir="0" index="0" bw="24" slack="1"/>
<pin id="1668" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_169_1_3 "/>
</bind>
</comp>

<comp id="1671" class="1005" name="r_V_reg_1671">
<pin_list>
<pin id="1672" dir="0" index="0" bw="48" slack="1"/>
<pin id="1673" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="1676" class="1005" name="tmp_66_reg_1676">
<pin_list>
<pin id="1677" dir="0" index="0" bw="48" slack="1"/>
<pin id="1678" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="tmp_66 "/>
</bind>
</comp>

<comp id="1681" class="1005" name="r_V_1_reg_1681">
<pin_list>
<pin id="1682" dir="0" index="0" bw="48" slack="1"/>
<pin id="1683" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="r_V_1 "/>
</bind>
</comp>

<comp id="1686" class="1005" name="tmp_162_1_reg_1686">
<pin_list>
<pin id="1687" dir="0" index="0" bw="48" slack="1"/>
<pin id="1688" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="tmp_162_1 "/>
</bind>
</comp>

<comp id="1691" class="1005" name="r_V_2_reg_1691">
<pin_list>
<pin id="1692" dir="0" index="0" bw="48" slack="1"/>
<pin id="1693" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="r_V_2 "/>
</bind>
</comp>

<comp id="1696" class="1005" name="tmp_162_2_reg_1696">
<pin_list>
<pin id="1697" dir="0" index="0" bw="48" slack="1"/>
<pin id="1698" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="tmp_162_2 "/>
</bind>
</comp>

<comp id="1701" class="1005" name="r_V_3_reg_1701">
<pin_list>
<pin id="1702" dir="0" index="0" bw="48" slack="1"/>
<pin id="1703" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="r_V_3 "/>
</bind>
</comp>

<comp id="1706" class="1005" name="tmp_162_3_reg_1706">
<pin_list>
<pin id="1707" dir="0" index="0" bw="48" slack="1"/>
<pin id="1708" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="tmp_162_3 "/>
</bind>
</comp>

<comp id="1711" class="1005" name="thresMem_0_V_addr_reg_1711">
<pin_list>
<pin id="1712" dir="0" index="0" bw="6" slack="1"/>
<pin id="1713" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="thresMem_0_V_addr "/>
</bind>
</comp>

<comp id="1716" class="1005" name="thresMem_1_V_addr_reg_1716">
<pin_list>
<pin id="1717" dir="0" index="0" bw="6" slack="1"/>
<pin id="1718" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="thresMem_1_V_addr "/>
</bind>
</comp>

<comp id="1721" class="1005" name="thresMem_2_V_addr_reg_1721">
<pin_list>
<pin id="1722" dir="0" index="0" bw="6" slack="1"/>
<pin id="1723" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="thresMem_2_V_addr "/>
</bind>
</comp>

<comp id="1726" class="1005" name="thresMem_3_V_addr_reg_1726">
<pin_list>
<pin id="1727" dir="0" index="0" bw="6" slack="1"/>
<pin id="1728" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="thresMem_3_V_addr "/>
</bind>
</comp>

<comp id="1731" class="1005" name="r_V_5_reg_1731">
<pin_list>
<pin id="1732" dir="0" index="0" bw="48" slack="1"/>
<pin id="1733" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="r_V_5 "/>
</bind>
</comp>

<comp id="1736" class="1005" name="thresMem_0_V_load_reg_1736">
<pin_list>
<pin id="1737" dir="0" index="0" bw="24" slack="1"/>
<pin id="1738" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="thresMem_0_V_load "/>
</bind>
</comp>

<comp id="1741" class="1005" name="r_V_5_1_reg_1741">
<pin_list>
<pin id="1742" dir="0" index="0" bw="48" slack="1"/>
<pin id="1743" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="r_V_5_1 "/>
</bind>
</comp>

<comp id="1746" class="1005" name="thresMem_1_V_load_reg_1746">
<pin_list>
<pin id="1747" dir="0" index="0" bw="24" slack="1"/>
<pin id="1748" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="thresMem_1_V_load "/>
</bind>
</comp>

<comp id="1751" class="1005" name="thresMem_2_V_load_reg_1751">
<pin_list>
<pin id="1752" dir="0" index="0" bw="24" slack="2"/>
<pin id="1753" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="thresMem_2_V_load "/>
</bind>
</comp>

<comp id="1756" class="1005" name="thresMem_3_V_load_reg_1756">
<pin_list>
<pin id="1757" dir="0" index="0" bw="24" slack="2"/>
<pin id="1758" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="thresMem_3_V_load "/>
</bind>
</comp>

<comp id="1761" class="1005" name="tmp_69_reg_1761">
<pin_list>
<pin id="1762" dir="0" index="0" bw="24" slack="1"/>
<pin id="1763" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_69 "/>
</bind>
</comp>

<comp id="1768" class="1005" name="tmp_165_1_reg_1768">
<pin_list>
<pin id="1769" dir="0" index="0" bw="24" slack="1"/>
<pin id="1770" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_165_1 "/>
</bind>
</comp>

<comp id="1775" class="1005" name="r_V_5_2_reg_1775">
<pin_list>
<pin id="1776" dir="0" index="0" bw="48" slack="1"/>
<pin id="1777" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="r_V_5_2 "/>
</bind>
</comp>

<comp id="1780" class="1005" name="r_V_5_3_reg_1780">
<pin_list>
<pin id="1781" dir="0" index="0" bw="48" slack="1"/>
<pin id="1782" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="r_V_5_3 "/>
</bind>
</comp>

<comp id="1785" class="1005" name="tmp_165_2_reg_1785">
<pin_list>
<pin id="1786" dir="0" index="0" bw="24" slack="1"/>
<pin id="1787" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_165_2 "/>
</bind>
</comp>

<comp id="1792" class="1005" name="tmp_165_3_reg_1792">
<pin_list>
<pin id="1793" dir="0" index="0" bw="24" slack="1"/>
<pin id="1794" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_165_3 "/>
</bind>
</comp>

<comp id="1799" class="1005" name="tmp_70_reg_1799">
<pin_list>
<pin id="1800" dir="0" index="0" bw="1" slack="1"/>
<pin id="1801" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_70 "/>
</bind>
</comp>

<comp id="1805" class="1005" name="means_out4_V_0_load_reg_1805">
<pin_list>
<pin id="1806" dir="0" index="0" bw="24" slack="1"/>
<pin id="1807" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="means_out4_V_0_load "/>
</bind>
</comp>

<comp id="1813" class="1005" name="tmp_71_reg_1813">
<pin_list>
<pin id="1814" dir="0" index="0" bw="24" slack="1"/>
<pin id="1815" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_71 "/>
</bind>
</comp>

<comp id="1818" class="1005" name="addconv_reg_1818">
<pin_list>
<pin id="1819" dir="0" index="0" bw="24" slack="1"/>
<pin id="1820" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="addconv "/>
</bind>
</comp>

<comp id="1823" class="1005" name="tmp_176_0_1_reg_1823">
<pin_list>
<pin id="1824" dir="0" index="0" bw="1" slack="1"/>
<pin id="1825" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_176_0_1 "/>
</bind>
</comp>

<comp id="1829" class="1005" name="tmp_179_0_1_reg_1829">
<pin_list>
<pin id="1830" dir="0" index="0" bw="24" slack="1"/>
<pin id="1831" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_179_0_1 "/>
</bind>
</comp>

<comp id="1834" class="1005" name="addconv_0_1_reg_1834">
<pin_list>
<pin id="1835" dir="0" index="0" bw="24" slack="1"/>
<pin id="1836" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="addconv_0_1 "/>
</bind>
</comp>

<comp id="1839" class="1005" name="tmp_176_0_2_reg_1839">
<pin_list>
<pin id="1840" dir="0" index="0" bw="1" slack="1"/>
<pin id="1841" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_176_0_2 "/>
</bind>
</comp>

<comp id="1845" class="1005" name="tmp_179_0_2_reg_1845">
<pin_list>
<pin id="1846" dir="0" index="0" bw="24" slack="1"/>
<pin id="1847" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_179_0_2 "/>
</bind>
</comp>

<comp id="1850" class="1005" name="addconv_0_2_reg_1850">
<pin_list>
<pin id="1851" dir="0" index="0" bw="24" slack="1"/>
<pin id="1852" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="addconv_0_2 "/>
</bind>
</comp>

<comp id="1855" class="1005" name="tmp_176_0_3_reg_1855">
<pin_list>
<pin id="1856" dir="0" index="0" bw="1" slack="1"/>
<pin id="1857" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_176_0_3 "/>
</bind>
</comp>

<comp id="1861" class="1005" name="tmp_179_0_3_reg_1861">
<pin_list>
<pin id="1862" dir="0" index="0" bw="24" slack="1"/>
<pin id="1863" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_179_0_3 "/>
</bind>
</comp>

<comp id="1866" class="1005" name="addconv_0_3_reg_1866">
<pin_list>
<pin id="1867" dir="0" index="0" bw="24" slack="1"/>
<pin id="1868" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="addconv_0_3 "/>
</bind>
</comp>

<comp id="1871" class="1005" name="tmp_176_1_reg_1871">
<pin_list>
<pin id="1872" dir="0" index="0" bw="1" slack="2"/>
<pin id="1873" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_176_1 "/>
</bind>
</comp>

<comp id="1876" class="1005" name="tmp_176_1_1_reg_1876">
<pin_list>
<pin id="1877" dir="0" index="0" bw="1" slack="2"/>
<pin id="1878" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_176_1_1 "/>
</bind>
</comp>

<comp id="1881" class="1005" name="tmp_176_1_2_reg_1881">
<pin_list>
<pin id="1882" dir="0" index="0" bw="1" slack="1"/>
<pin id="1883" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_176_1_2 "/>
</bind>
</comp>

<comp id="1886" class="1005" name="tmp_176_1_3_reg_1886">
<pin_list>
<pin id="1887" dir="0" index="0" bw="1" slack="1"/>
<pin id="1888" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_176_1_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="115"><net_src comp="34" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="34" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="34" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="34" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="34" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="34" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="34" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="34" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="54" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="34" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="34" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="34" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="34" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="34" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="34" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="34" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="34" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="34" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="88" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="0" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="110" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="2" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="86" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="208"><net_src comp="197" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="214"><net_src comp="4" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="86" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="209" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="227"><net_src comp="6" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="86" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="234"><net_src comp="222" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="240"><net_src comp="86" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="241"><net_src comp="235" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="247"><net_src comp="8" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="86" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="242" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="260"><net_src comp="10" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="86" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="267"><net_src comp="255" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="273"><net_src comp="20" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="86" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="280"><net_src comp="268" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="286"><net_src comp="22" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="86" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="293"><net_src comp="281" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="299"><net_src comp="24" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="86" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="306"><net_src comp="294" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="312"><net_src comp="26" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="86" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="319"><net_src comp="307" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="325"><net_src comp="12" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="86" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="332"><net_src comp="320" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="338"><net_src comp="14" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="86" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="345"><net_src comp="333" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="351"><net_src comp="16" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="86" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="358"><net_src comp="346" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="364"><net_src comp="18" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="86" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="371"><net_src comp="359" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="375"><net_src comp="56" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="382"><net_src comp="372" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="386"><net_src comp="48" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="393"><net_src comp="383" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="394"><net_src comp="387" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="398"><net_src comp="68" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="405"><net_src comp="395" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="415"><net_src comp="383" pin="1"/><net_sink comp="409" pin=2"/></net>

<net id="429"><net_src comp="94" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="434"><net_src comp="94" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="463"><net_src comp="48" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="470"><net_src comp="425" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="474"><net_src comp="430" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="479"><net_src comp="376" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="58" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="376" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="64" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="490"><net_src comp="376" pin="4"/><net_sink comp="487" pin=0"/></net>

<net id="496"><net_src comp="487" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="66" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="498"><net_src comp="447" pin="1"/><net_sink comp="491" pin=2"/></net>

<net id="504"><net_src comp="487" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="435" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="506"><net_src comp="66" pin="0"/><net_sink comp="499" pin=2"/></net>

<net id="512"><net_src comp="487" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="66" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="514"><net_src comp="450" pin="1"/><net_sink comp="507" pin=2"/></net>

<net id="520"><net_src comp="487" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="521"><net_src comp="438" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="522"><net_src comp="66" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="528"><net_src comp="487" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="66" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="530"><net_src comp="453" pin="1"/><net_sink comp="523" pin=2"/></net>

<net id="536"><net_src comp="487" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="441" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="538"><net_src comp="66" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="544"><net_src comp="487" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="545"><net_src comp="66" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="546"><net_src comp="456" pin="1"/><net_sink comp="539" pin=2"/></net>

<net id="552"><net_src comp="487" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="553"><net_src comp="444" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="554"><net_src comp="66" pin="0"/><net_sink comp="547" pin=2"/></net>

<net id="559"><net_src comp="539" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="564"><net_src comp="523" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="569"><net_src comp="507" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="574"><net_src comp="491" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="579"><net_src comp="547" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="584"><net_src comp="531" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="589"><net_src comp="515" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="594"><net_src comp="499" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="599"><net_src comp="456" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="604"><net_src comp="453" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="609"><net_src comp="450" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="614"><net_src comp="447" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="619"><net_src comp="444" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="624"><net_src comp="441" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="629"><net_src comp="438" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="634"><net_src comp="435" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="639"><net_src comp="399" pin="4"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="70" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="645"><net_src comp="399" pin="4"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="74" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="651"><net_src comp="34" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="464" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="657"><net_src comp="383" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="48" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="663"><net_src comp="383" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="82" pin="0"/><net_sink comp="659" pin=1"/></net>

<net id="669"><net_src comp="383" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="50" pin="0"/><net_sink comp="665" pin=1"/></net>

<net id="675"><net_src comp="665" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="680"><net_src comp="671" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="659" pin="2"/><net_sink comp="676" pin=1"/></net>

<net id="686"><net_src comp="84" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="695"><net_src comp="383" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="34" pin="0"/><net_sink comp="691" pin=1"/></net>

<net id="700"><net_src comp="697" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="704"><net_src comp="701" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="709"><net_src comp="383" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="714"><net_src comp="409" pin="4"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="90" pin="0"/><net_sink comp="710" pin=1"/></net>

<net id="721"><net_src comp="710" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="722"><net_src comp="48" pin="0"/><net_sink comp="716" pin=1"/></net>

<net id="723"><net_src comp="409" pin="4"/><net_sink comp="716" pin=2"/></net>

<net id="727"><net_src comp="724" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="732"><net_src comp="419" pin="4"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="42" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="738"><net_src comp="728" pin="2"/><net_sink comp="734" pin=1"/></net>

<net id="743"><net_src comp="728" pin="2"/><net_sink comp="739" pin=1"/></net>

<net id="748"><net_src comp="249" pin="3"/><net_sink comp="744" pin=0"/></net>

<net id="753"><net_src comp="262" pin="3"/><net_sink comp="749" pin=0"/></net>

<net id="763"><net_src comp="467" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="768"><net_src comp="754" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="769"><net_src comp="760" pin="1"/><net_sink comp="764" pin=1"/></net>

<net id="773"><net_src comp="471" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="778"><net_src comp="757" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="779"><net_src comp="770" pin="1"/><net_sink comp="774" pin=1"/></net>

<net id="784"><net_src comp="774" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="789"><net_src comp="764" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="794"><net_src comp="66" pin="0"/><net_sink comp="790" pin=0"/></net>

<net id="799"><net_src comp="66" pin="0"/><net_sink comp="795" pin=0"/></net>

<net id="809"><net_src comp="467" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="814"><net_src comp="800" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="815"><net_src comp="806" pin="1"/><net_sink comp="810" pin=1"/></net>

<net id="819"><net_src comp="471" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="824"><net_src comp="803" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="825"><net_src comp="816" pin="1"/><net_sink comp="820" pin=1"/></net>

<net id="830"><net_src comp="820" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="835"><net_src comp="810" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="842"><net_src comp="28" pin="0"/><net_sink comp="839" pin=0"/></net>

<net id="850"><net_src comp="66" pin="0"/><net_sink comp="846" pin=0"/></net>

<net id="855"><net_src comp="66" pin="0"/><net_sink comp="851" pin=0"/></net>

<net id="871"><net_src comp="856" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="875"><net_src comp="30" pin="0"/><net_sink comp="872" pin=0"/></net>

<net id="879"><net_src comp="859" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="884"><net_src comp="66" pin="0"/><net_sink comp="880" pin=0"/></net>

<net id="889"><net_src comp="66" pin="0"/><net_sink comp="885" pin=0"/></net>

<net id="899"><net_src comp="890" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="903"><net_src comp="893" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="908"><net_src comp="66" pin="0"/><net_sink comp="904" pin=0"/></net>

<net id="913"><net_src comp="66" pin="0"/><net_sink comp="909" pin=0"/></net>

<net id="924"><net_src comp="917" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="925"><net_src comp="914" pin="1"/><net_sink comp="920" pin=1"/></net>

<net id="936"><net_src comp="929" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="937"><net_src comp="926" pin="1"/><net_sink comp="932" pin=1"/></net>

<net id="948"><net_src comp="941" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="949"><net_src comp="938" pin="1"/><net_sink comp="944" pin=1"/></net>

<net id="960"><net_src comp="953" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="961"><net_src comp="950" pin="1"/><net_sink comp="956" pin=1"/></net>

<net id="970"><net_src comp="96" pin="0"/><net_sink comp="965" pin=0"/></net>

<net id="971"><net_src comp="98" pin="0"/><net_sink comp="965" pin=2"/></net>

<net id="975"><net_src comp="965" pin="3"/><net_sink comp="972" pin=0"/></net>

<net id="980"><net_src comp="972" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="981"><net_src comp="962" pin="1"/><net_sink comp="976" pin=1"/></net>

<net id="988"><net_src comp="100" pin="0"/><net_sink comp="982" pin=0"/></net>

<net id="989"><net_src comp="976" pin="2"/><net_sink comp="982" pin=1"/></net>

<net id="990"><net_src comp="102" pin="0"/><net_sink comp="982" pin=2"/></net>

<net id="991"><net_src comp="104" pin="0"/><net_sink comp="982" pin=3"/></net>

<net id="1000"><net_src comp="96" pin="0"/><net_sink comp="995" pin=0"/></net>

<net id="1001"><net_src comp="98" pin="0"/><net_sink comp="995" pin=2"/></net>

<net id="1005"><net_src comp="995" pin="3"/><net_sink comp="1002" pin=0"/></net>

<net id="1010"><net_src comp="1002" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1011"><net_src comp="992" pin="1"/><net_sink comp="1006" pin=1"/></net>

<net id="1018"><net_src comp="100" pin="0"/><net_sink comp="1012" pin=0"/></net>

<net id="1019"><net_src comp="1006" pin="2"/><net_sink comp="1012" pin=1"/></net>

<net id="1020"><net_src comp="102" pin="0"/><net_sink comp="1012" pin=2"/></net>

<net id="1021"><net_src comp="104" pin="0"/><net_sink comp="1012" pin=3"/></net>

<net id="1030"><net_src comp="96" pin="0"/><net_sink comp="1025" pin=0"/></net>

<net id="1031"><net_src comp="98" pin="0"/><net_sink comp="1025" pin=2"/></net>

<net id="1035"><net_src comp="1025" pin="3"/><net_sink comp="1032" pin=0"/></net>

<net id="1040"><net_src comp="1032" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1041"><net_src comp="1022" pin="1"/><net_sink comp="1036" pin=1"/></net>

<net id="1048"><net_src comp="100" pin="0"/><net_sink comp="1042" pin=0"/></net>

<net id="1049"><net_src comp="1036" pin="2"/><net_sink comp="1042" pin=1"/></net>

<net id="1050"><net_src comp="102" pin="0"/><net_sink comp="1042" pin=2"/></net>

<net id="1051"><net_src comp="104" pin="0"/><net_sink comp="1042" pin=3"/></net>

<net id="1060"><net_src comp="96" pin="0"/><net_sink comp="1055" pin=0"/></net>

<net id="1061"><net_src comp="98" pin="0"/><net_sink comp="1055" pin=2"/></net>

<net id="1065"><net_src comp="1055" pin="3"/><net_sink comp="1062" pin=0"/></net>

<net id="1070"><net_src comp="1062" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1071"><net_src comp="1052" pin="1"/><net_sink comp="1066" pin=1"/></net>

<net id="1078"><net_src comp="100" pin="0"/><net_sink comp="1072" pin=0"/></net>

<net id="1079"><net_src comp="1066" pin="2"/><net_sink comp="1072" pin=1"/></net>

<net id="1080"><net_src comp="102" pin="0"/><net_sink comp="1072" pin=2"/></net>

<net id="1081"><net_src comp="104" pin="0"/><net_sink comp="1072" pin=3"/></net>

<net id="1086"><net_src comp="106" pin="0"/><net_sink comp="1082" pin=1"/></net>

<net id="1090"><net_src comp="32" pin="0"/><net_sink comp="1087" pin=0"/></net>

<net id="1095"><net_src comp="1087" pin="1"/><net_sink comp="1091" pin=1"/></net>

<net id="1100"><net_src comp="1087" pin="1"/><net_sink comp="1096" pin=1"/></net>

<net id="1105"><net_src comp="106" pin="0"/><net_sink comp="1101" pin=1"/></net>

<net id="1110"><net_src comp="1087" pin="1"/><net_sink comp="1106" pin=1"/></net>

<net id="1115"><net_src comp="1087" pin="1"/><net_sink comp="1111" pin=1"/></net>

<net id="1130"><net_src comp="106" pin="0"/><net_sink comp="1126" pin=1"/></net>

<net id="1143"><net_src comp="106" pin="0"/><net_sink comp="1139" pin=1"/></net>

<net id="1156"><net_src comp="1116" pin="3"/><net_sink comp="1152" pin=0"/></net>

<net id="1157"><net_src comp="106" pin="0"/><net_sink comp="1152" pin=1"/></net>

<net id="1162"><net_src comp="1121" pin="3"/><net_sink comp="1158" pin=0"/></net>

<net id="1163"><net_src comp="106" pin="0"/><net_sink comp="1158" pin=1"/></net>

<net id="1176"><net_src comp="108" pin="0"/><net_sink comp="1169" pin=0"/></net>

<net id="1177"><net_src comp="1169" pin="5"/><net_sink comp="190" pin=2"/></net>

<net id="1187"><net_src comp="1164" pin="3"/><net_sink comp="1183" pin=0"/></net>

<net id="1188"><net_src comp="106" pin="0"/><net_sink comp="1183" pin=1"/></net>

<net id="1193"><net_src comp="1178" pin="3"/><net_sink comp="1189" pin=0"/></net>

<net id="1194"><net_src comp="106" pin="0"/><net_sink comp="1189" pin=1"/></net>

<net id="1202"><net_src comp="108" pin="0"/><net_sink comp="1195" pin=0"/></net>

<net id="1203"><net_src comp="1195" pin="5"/><net_sink comp="190" pin=2"/></net>

<net id="1208"><net_src comp="836" pin="1"/><net_sink comp="1204" pin=0"/></net>

<net id="1209"><net_src comp="839" pin="1"/><net_sink comp="1204" pin=1"/></net>

<net id="1214"><net_src comp="843" pin="1"/><net_sink comp="1210" pin=0"/></net>

<net id="1215"><net_src comp="839" pin="1"/><net_sink comp="1210" pin=1"/></net>

<net id="1220"><net_src comp="862" pin="1"/><net_sink comp="1216" pin=0"/></net>

<net id="1225"><net_src comp="865" pin="1"/><net_sink comp="1221" pin=0"/></net>

<net id="1231"><net_src comp="868" pin="1"/><net_sink comp="1226" pin=0"/></net>

<net id="1232"><net_src comp="872" pin="1"/><net_sink comp="1226" pin=1"/></net>

<net id="1238"><net_src comp="876" pin="1"/><net_sink comp="1233" pin=0"/></net>

<net id="1239"><net_src comp="872" pin="1"/><net_sink comp="1233" pin=1"/></net>

<net id="1245"><net_src comp="896" pin="1"/><net_sink comp="1240" pin=0"/></net>

<net id="1251"><net_src comp="900" pin="1"/><net_sink comp="1246" pin=0"/></net>

<net id="1255"><net_src comp="112" pin="1"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="1257"><net_src comp="1252" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="1261"><net_src comp="116" pin="1"/><net_sink comp="1258" pin=0"/></net>

<net id="1262"><net_src comp="1258" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="1263"><net_src comp="1258" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="1267"><net_src comp="120" pin="1"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="1269"><net_src comp="1264" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="1273"><net_src comp="124" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="1275"><net_src comp="1270" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="1279"><net_src comp="128" pin="1"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="1281"><net_src comp="1276" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="1285"><net_src comp="132" pin="1"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="1287"><net_src comp="1282" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="1291"><net_src comp="136" pin="1"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="1293"><net_src comp="1288" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="1297"><net_src comp="140" pin="1"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="1299"><net_src comp="1294" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="1303"><net_src comp="475" pin="2"/><net_sink comp="1300" pin=0"/></net>

<net id="1307"><net_src comp="481" pin="2"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="1312"><net_src comp="148" pin="1"/><net_sink comp="1309" pin=0"/></net>

<net id="1313"><net_src comp="1309" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="1314"><net_src comp="1309" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="1315"><net_src comp="1309" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="1319"><net_src comp="152" pin="1"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="1321"><net_src comp="1316" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="1322"><net_src comp="1316" pin="1"/><net_sink comp="785" pin=1"/></net>

<net id="1323"><net_src comp="1316" pin="1"/><net_sink comp="795" pin=1"/></net>

<net id="1327"><net_src comp="156" pin="1"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="1329"><net_src comp="1324" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="1330"><net_src comp="1324" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="1331"><net_src comp="1324" pin="1"/><net_sink comp="790" pin=1"/></net>

<net id="1335"><net_src comp="160" pin="1"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="1337"><net_src comp="1332" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="1338"><net_src comp="1332" pin="1"/><net_sink comp="831" pin=1"/></net>

<net id="1339"><net_src comp="1332" pin="1"/><net_sink comp="851" pin=1"/></net>

<net id="1343"><net_src comp="164" pin="1"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="1345"><net_src comp="1340" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="1346"><net_src comp="1340" pin="1"/><net_sink comp="826" pin=1"/></net>

<net id="1347"><net_src comp="1340" pin="1"/><net_sink comp="846" pin=1"/></net>

<net id="1351"><net_src comp="168" pin="1"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="1353"><net_src comp="1348" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="1354"><net_src comp="1348" pin="1"/><net_sink comp="885" pin=1"/></net>

<net id="1358"><net_src comp="172" pin="1"/><net_sink comp="1355" pin=0"/></net>

<net id="1359"><net_src comp="1355" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="1360"><net_src comp="1355" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="1361"><net_src comp="1355" pin="1"/><net_sink comp="880" pin=1"/></net>

<net id="1365"><net_src comp="176" pin="1"/><net_sink comp="1362" pin=0"/></net>

<net id="1366"><net_src comp="1362" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="1367"><net_src comp="1362" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="1368"><net_src comp="1362" pin="1"/><net_sink comp="909" pin=1"/></net>

<net id="1372"><net_src comp="180" pin="1"/><net_sink comp="1369" pin=0"/></net>

<net id="1373"><net_src comp="1369" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="1374"><net_src comp="1369" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="1375"><net_src comp="1369" pin="1"/><net_sink comp="904" pin=1"/></net>

<net id="1379"><net_src comp="635" pin="2"/><net_sink comp="1376" pin=0"/></net>

<net id="1383"><net_src comp="641" pin="2"/><net_sink comp="1380" pin=0"/></net>

<net id="1384"><net_src comp="1380" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="1388"><net_src comp="464" pin="1"/><net_sink comp="1385" pin=0"/></net>

<net id="1389"><net_src comp="1385" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="1393"><net_src comp="647" pin="2"/><net_sink comp="1390" pin=0"/></net>

<net id="1394"><net_src comp="1390" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="1395"><net_src comp="1390" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="1399"><net_src comp="653" pin="2"/><net_sink comp="1396" pin=0"/></net>

<net id="1403"><net_src comp="464" pin="1"/><net_sink comp="1400" pin=0"/></net>

<net id="1404"><net_src comp="1400" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="1405"><net_src comp="1400" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="1409"><net_src comp="676" pin="2"/><net_sink comp="1406" pin=0"/></net>

<net id="1410"><net_src comp="1406" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="1414"><net_src comp="682" pin="2"/><net_sink comp="1411" pin=0"/></net>

<net id="1418"><net_src comp="691" pin="2"/><net_sink comp="1415" pin=0"/></net>

<net id="1419"><net_src comp="1415" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="1423"><net_src comp="197" pin="3"/><net_sink comp="1420" pin=0"/></net>

<net id="1424"><net_src comp="1420" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="1428"><net_src comp="184" pin="2"/><net_sink comp="1425" pin=0"/></net>

<net id="1429"><net_src comp="1425" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="1430"><net_src comp="1425" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="1434"><net_src comp="701" pin="1"/><net_sink comp="1431" pin=0"/></net>

<net id="1435"><net_src comp="1431" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="1436"><net_src comp="1431" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="1440"><net_src comp="209" pin="3"/><net_sink comp="1437" pin=0"/></net>

<net id="1441"><net_src comp="1437" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="1445"><net_src comp="222" pin="3"/><net_sink comp="1442" pin=0"/></net>

<net id="1446"><net_src comp="1442" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="1450"><net_src comp="706" pin="1"/><net_sink comp="1447" pin=0"/></net>

<net id="1451"><net_src comp="1447" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="1452"><net_src comp="1447" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="1453"><net_src comp="1447" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="1454"><net_src comp="1447" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="1455"><net_src comp="1447" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="1456"><net_src comp="1447" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="1457"><net_src comp="1447" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="1458"><net_src comp="1447" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="1462"><net_src comp="716" pin="3"/><net_sink comp="1459" pin=0"/></net>

<net id="1463"><net_src comp="1459" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="1467"><net_src comp="203" pin="3"/><net_sink comp="1464" pin=0"/></net>

<net id="1468"><net_src comp="1464" pin="1"/><net_sink comp="419" pin=2"/></net>

<net id="1472"><net_src comp="216" pin="3"/><net_sink comp="1469" pin=0"/></net>

<net id="1473"><net_src comp="1469" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="1477"><net_src comp="229" pin="3"/><net_sink comp="1474" pin=0"/></net>

<net id="1478"><net_src comp="1474" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="1482"><net_src comp="728" pin="2"/><net_sink comp="1479" pin=0"/></net>

<net id="1483"><net_src comp="1479" pin="1"/><net_sink comp="744" pin=1"/></net>

<net id="1484"><net_src comp="1479" pin="1"/><net_sink comp="749" pin=1"/></net>

<net id="1488"><net_src comp="734" pin="2"/><net_sink comp="1485" pin=0"/></net>

<net id="1489"><net_src comp="1485" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="1493"><net_src comp="739" pin="2"/><net_sink comp="1490" pin=0"/></net>

<net id="1494"><net_src comp="1490" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="1498"><net_src comp="242" pin="3"/><net_sink comp="1495" pin=0"/></net>

<net id="1499"><net_src comp="1495" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="1503"><net_src comp="255" pin="3"/><net_sink comp="1500" pin=0"/></net>

<net id="1504"><net_src comp="1500" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="1508"><net_src comp="744" pin="2"/><net_sink comp="1505" pin=0"/></net>

<net id="1509"><net_src comp="1505" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="1513"><net_src comp="749" pin="2"/><net_sink comp="1510" pin=0"/></net>

<net id="1514"><net_src comp="1510" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="1518"><net_src comp="764" pin="2"/><net_sink comp="1515" pin=0"/></net>

<net id="1519"><net_src comp="1515" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="1523"><net_src comp="774" pin="2"/><net_sink comp="1520" pin=0"/></net>

<net id="1524"><net_src comp="1520" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="1528"><net_src comp="810" pin="2"/><net_sink comp="1525" pin=0"/></net>

<net id="1529"><net_src comp="1525" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="1533"><net_src comp="820" pin="2"/><net_sink comp="1530" pin=0"/></net>

<net id="1534"><net_src comp="1530" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="1538"><net_src comp="836" pin="1"/><net_sink comp="1535" pin=0"/></net>

<net id="1539"><net_src comp="1535" pin="1"/><net_sink comp="1204" pin=0"/></net>

<net id="1543"><net_src comp="839" pin="1"/><net_sink comp="1540" pin=0"/></net>

<net id="1544"><net_src comp="1540" pin="1"/><net_sink comp="1204" pin=1"/></net>

<net id="1545"><net_src comp="1540" pin="1"/><net_sink comp="1210" pin=1"/></net>

<net id="1546"><net_src comp="1540" pin="1"/><net_sink comp="1216" pin=1"/></net>

<net id="1547"><net_src comp="1540" pin="1"/><net_sink comp="1221" pin=1"/></net>

<net id="1551"><net_src comp="843" pin="1"/><net_sink comp="1548" pin=0"/></net>

<net id="1552"><net_src comp="1548" pin="1"/><net_sink comp="1210" pin=0"/></net>

<net id="1556"><net_src comp="862" pin="1"/><net_sink comp="1553" pin=0"/></net>

<net id="1557"><net_src comp="1553" pin="1"/><net_sink comp="1216" pin=0"/></net>

<net id="1561"><net_src comp="865" pin="1"/><net_sink comp="1558" pin=0"/></net>

<net id="1562"><net_src comp="1558" pin="1"/><net_sink comp="1221" pin=0"/></net>

<net id="1566"><net_src comp="868" pin="1"/><net_sink comp="1563" pin=0"/></net>

<net id="1567"><net_src comp="1563" pin="1"/><net_sink comp="1226" pin=0"/></net>

<net id="1571"><net_src comp="872" pin="1"/><net_sink comp="1568" pin=0"/></net>

<net id="1572"><net_src comp="1568" pin="1"/><net_sink comp="1226" pin=1"/></net>

<net id="1573"><net_src comp="1568" pin="1"/><net_sink comp="1233" pin=1"/></net>

<net id="1574"><net_src comp="1568" pin="1"/><net_sink comp="1240" pin=1"/></net>

<net id="1575"><net_src comp="1568" pin="1"/><net_sink comp="1246" pin=1"/></net>

<net id="1579"><net_src comp="876" pin="1"/><net_sink comp="1576" pin=0"/></net>

<net id="1580"><net_src comp="1576" pin="1"/><net_sink comp="1233" pin=0"/></net>

<net id="1584"><net_src comp="1204" pin="2"/><net_sink comp="1581" pin=0"/></net>

<net id="1585"><net_src comp="1581" pin="1"/><net_sink comp="1226" pin=0"/></net>

<net id="1589"><net_src comp="1210" pin="2"/><net_sink comp="1586" pin=0"/></net>

<net id="1590"><net_src comp="1586" pin="1"/><net_sink comp="1233" pin=0"/></net>

<net id="1594"><net_src comp="896" pin="1"/><net_sink comp="1591" pin=0"/></net>

<net id="1595"><net_src comp="1591" pin="1"/><net_sink comp="1240" pin=0"/></net>

<net id="1599"><net_src comp="900" pin="1"/><net_sink comp="1596" pin=0"/></net>

<net id="1600"><net_src comp="1596" pin="1"/><net_sink comp="1246" pin=0"/></net>

<net id="1604"><net_src comp="268" pin="3"/><net_sink comp="1601" pin=0"/></net>

<net id="1605"><net_src comp="1601" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="1609"><net_src comp="281" pin="3"/><net_sink comp="1606" pin=0"/></net>

<net id="1610"><net_src comp="1606" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="1614"><net_src comp="294" pin="3"/><net_sink comp="1611" pin=0"/></net>

<net id="1615"><net_src comp="1611" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="1619"><net_src comp="307" pin="3"/><net_sink comp="1616" pin=0"/></net>

<net id="1620"><net_src comp="1616" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="1624"><net_src comp="1216" pin="2"/><net_sink comp="1621" pin=0"/></net>

<net id="1625"><net_src comp="1621" pin="1"/><net_sink comp="1240" pin=0"/></net>

<net id="1629"><net_src comp="1221" pin="2"/><net_sink comp="1626" pin=0"/></net>

<net id="1630"><net_src comp="1626" pin="1"/><net_sink comp="1246" pin=0"/></net>

<net id="1634"><net_src comp="1226" pin="3"/><net_sink comp="1631" pin=0"/></net>

<net id="1635"><net_src comp="1631" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="1639"><net_src comp="1233" pin="3"/><net_sink comp="1636" pin=0"/></net>

<net id="1640"><net_src comp="1636" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="1644"><net_src comp="275" pin="3"/><net_sink comp="1641" pin=0"/></net>

<net id="1645"><net_src comp="1641" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="1649"><net_src comp="288" pin="3"/><net_sink comp="1646" pin=0"/></net>

<net id="1650"><net_src comp="1646" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="1654"><net_src comp="301" pin="3"/><net_sink comp="1651" pin=0"/></net>

<net id="1655"><net_src comp="1651" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="1659"><net_src comp="314" pin="3"/><net_sink comp="1656" pin=0"/></net>

<net id="1660"><net_src comp="1656" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="1664"><net_src comp="1240" pin="3"/><net_sink comp="1661" pin=0"/></net>

<net id="1665"><net_src comp="1661" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="1669"><net_src comp="1246" pin="3"/><net_sink comp="1666" pin=0"/></net>

<net id="1670"><net_src comp="1666" pin="1"/><net_sink comp="953" pin=0"/></net>

<net id="1674"><net_src comp="914" pin="1"/><net_sink comp="1671" pin=0"/></net>

<net id="1675"><net_src comp="1671" pin="1"/><net_sink comp="920" pin=1"/></net>

<net id="1679"><net_src comp="917" pin="1"/><net_sink comp="1676" pin=0"/></net>

<net id="1680"><net_src comp="1676" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="1684"><net_src comp="926" pin="1"/><net_sink comp="1681" pin=0"/></net>

<net id="1685"><net_src comp="1681" pin="1"/><net_sink comp="932" pin=1"/></net>

<net id="1689"><net_src comp="929" pin="1"/><net_sink comp="1686" pin=0"/></net>

<net id="1690"><net_src comp="1686" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="1694"><net_src comp="938" pin="1"/><net_sink comp="1691" pin=0"/></net>

<net id="1695"><net_src comp="1691" pin="1"/><net_sink comp="944" pin=1"/></net>

<net id="1699"><net_src comp="941" pin="1"/><net_sink comp="1696" pin=0"/></net>

<net id="1700"><net_src comp="1696" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="1704"><net_src comp="950" pin="1"/><net_sink comp="1701" pin=0"/></net>

<net id="1705"><net_src comp="1701" pin="1"/><net_sink comp="956" pin=1"/></net>

<net id="1709"><net_src comp="953" pin="1"/><net_sink comp="1706" pin=0"/></net>

<net id="1710"><net_src comp="1706" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="1714"><net_src comp="320" pin="3"/><net_sink comp="1711" pin=0"/></net>

<net id="1715"><net_src comp="1711" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="1719"><net_src comp="333" pin="3"/><net_sink comp="1716" pin=0"/></net>

<net id="1720"><net_src comp="1716" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="1724"><net_src comp="346" pin="3"/><net_sink comp="1721" pin=0"/></net>

<net id="1725"><net_src comp="1721" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="1729"><net_src comp="359" pin="3"/><net_sink comp="1726" pin=0"/></net>

<net id="1730"><net_src comp="1726" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="1734"><net_src comp="920" pin="2"/><net_sink comp="1731" pin=0"/></net>

<net id="1735"><net_src comp="1731" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="1739"><net_src comp="327" pin="3"/><net_sink comp="1736" pin=0"/></net>

<net id="1740"><net_src comp="1736" pin="1"/><net_sink comp="965" pin=1"/></net>

<net id="1744"><net_src comp="932" pin="2"/><net_sink comp="1741" pin=0"/></net>

<net id="1745"><net_src comp="1741" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="1749"><net_src comp="340" pin="3"/><net_sink comp="1746" pin=0"/></net>

<net id="1750"><net_src comp="1746" pin="1"/><net_sink comp="995" pin=1"/></net>

<net id="1754"><net_src comp="353" pin="3"/><net_sink comp="1751" pin=0"/></net>

<net id="1755"><net_src comp="1751" pin="1"/><net_sink comp="1025" pin=1"/></net>

<net id="1759"><net_src comp="366" pin="3"/><net_sink comp="1756" pin=0"/></net>

<net id="1760"><net_src comp="1756" pin="1"/><net_sink comp="1055" pin=1"/></net>

<net id="1764"><net_src comp="982" pin="4"/><net_sink comp="1761" pin=0"/></net>

<net id="1765"><net_src comp="1761" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1766"><net_src comp="1761" pin="1"/><net_sink comp="1091" pin=0"/></net>

<net id="1767"><net_src comp="1761" pin="1"/><net_sink comp="1096" pin=0"/></net>

<net id="1771"><net_src comp="1012" pin="4"/><net_sink comp="1768" pin=0"/></net>

<net id="1772"><net_src comp="1768" pin="1"/><net_sink comp="1101" pin=0"/></net>

<net id="1773"><net_src comp="1768" pin="1"/><net_sink comp="1106" pin=0"/></net>

<net id="1774"><net_src comp="1768" pin="1"/><net_sink comp="1111" pin=0"/></net>

<net id="1778"><net_src comp="944" pin="2"/><net_sink comp="1775" pin=0"/></net>

<net id="1779"><net_src comp="1775" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="1783"><net_src comp="956" pin="2"/><net_sink comp="1780" pin=0"/></net>

<net id="1784"><net_src comp="1780" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1788"><net_src comp="1042" pin="4"/><net_sink comp="1785" pin=0"/></net>

<net id="1789"><net_src comp="1785" pin="1"/><net_sink comp="1126" pin=0"/></net>

<net id="1790"><net_src comp="1785" pin="1"/><net_sink comp="1131" pin=0"/></net>

<net id="1791"><net_src comp="1785" pin="1"/><net_sink comp="1135" pin=0"/></net>

<net id="1795"><net_src comp="1072" pin="4"/><net_sink comp="1792" pin=0"/></net>

<net id="1796"><net_src comp="1792" pin="1"/><net_sink comp="1139" pin=0"/></net>

<net id="1797"><net_src comp="1792" pin="1"/><net_sink comp="1144" pin=0"/></net>

<net id="1798"><net_src comp="1792" pin="1"/><net_sink comp="1148" pin=0"/></net>

<net id="1802"><net_src comp="1082" pin="2"/><net_sink comp="1799" pin=0"/></net>

<net id="1803"><net_src comp="1799" pin="1"/><net_sink comp="1116" pin=0"/></net>

<net id="1804"><net_src comp="1799" pin="1"/><net_sink comp="1169" pin=4"/></net>

<net id="1808"><net_src comp="1087" pin="1"/><net_sink comp="1805" pin=0"/></net>

<net id="1809"><net_src comp="1805" pin="1"/><net_sink comp="1131" pin=1"/></net>

<net id="1810"><net_src comp="1805" pin="1"/><net_sink comp="1135" pin=1"/></net>

<net id="1811"><net_src comp="1805" pin="1"/><net_sink comp="1144" pin=1"/></net>

<net id="1812"><net_src comp="1805" pin="1"/><net_sink comp="1148" pin=1"/></net>

<net id="1816"><net_src comp="1091" pin="2"/><net_sink comp="1813" pin=0"/></net>

<net id="1817"><net_src comp="1813" pin="1"/><net_sink comp="1116" pin=1"/></net>

<net id="1821"><net_src comp="1096" pin="2"/><net_sink comp="1818" pin=0"/></net>

<net id="1822"><net_src comp="1818" pin="1"/><net_sink comp="1116" pin=2"/></net>

<net id="1826"><net_src comp="1101" pin="2"/><net_sink comp="1823" pin=0"/></net>

<net id="1827"><net_src comp="1823" pin="1"/><net_sink comp="1121" pin=0"/></net>

<net id="1828"><net_src comp="1823" pin="1"/><net_sink comp="1169" pin=3"/></net>

<net id="1832"><net_src comp="1106" pin="2"/><net_sink comp="1829" pin=0"/></net>

<net id="1833"><net_src comp="1829" pin="1"/><net_sink comp="1121" pin=1"/></net>

<net id="1837"><net_src comp="1111" pin="2"/><net_sink comp="1834" pin=0"/></net>

<net id="1838"><net_src comp="1834" pin="1"/><net_sink comp="1121" pin=2"/></net>

<net id="1842"><net_src comp="1126" pin="2"/><net_sink comp="1839" pin=0"/></net>

<net id="1843"><net_src comp="1839" pin="1"/><net_sink comp="1164" pin=0"/></net>

<net id="1844"><net_src comp="1839" pin="1"/><net_sink comp="1169" pin=2"/></net>

<net id="1848"><net_src comp="1131" pin="2"/><net_sink comp="1845" pin=0"/></net>

<net id="1849"><net_src comp="1845" pin="1"/><net_sink comp="1164" pin=1"/></net>

<net id="1853"><net_src comp="1135" pin="2"/><net_sink comp="1850" pin=0"/></net>

<net id="1854"><net_src comp="1850" pin="1"/><net_sink comp="1164" pin=2"/></net>

<net id="1858"><net_src comp="1139" pin="2"/><net_sink comp="1855" pin=0"/></net>

<net id="1859"><net_src comp="1855" pin="1"/><net_sink comp="1169" pin=1"/></net>

<net id="1860"><net_src comp="1855" pin="1"/><net_sink comp="1178" pin=0"/></net>

<net id="1864"><net_src comp="1144" pin="2"/><net_sink comp="1861" pin=0"/></net>

<net id="1865"><net_src comp="1861" pin="1"/><net_sink comp="1178" pin=1"/></net>

<net id="1869"><net_src comp="1148" pin="2"/><net_sink comp="1866" pin=0"/></net>

<net id="1870"><net_src comp="1866" pin="1"/><net_sink comp="1178" pin=2"/></net>

<net id="1874"><net_src comp="1152" pin="2"/><net_sink comp="1871" pin=0"/></net>

<net id="1875"><net_src comp="1871" pin="1"/><net_sink comp="1195" pin=4"/></net>

<net id="1879"><net_src comp="1158" pin="2"/><net_sink comp="1876" pin=0"/></net>

<net id="1880"><net_src comp="1876" pin="1"/><net_sink comp="1195" pin=3"/></net>

<net id="1884"><net_src comp="1183" pin="2"/><net_sink comp="1881" pin=0"/></net>

<net id="1885"><net_src comp="1881" pin="1"/><net_sink comp="1195" pin=2"/></net>

<net id="1889"><net_src comp="1189" pin="2"/><net_sink comp="1886" pin=0"/></net>

<net id="1890"><net_src comp="1886" pin="1"/><net_sink comp="1195" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {27 28 }
 - Input state : 
	Port: StreamingMatrixVecto.3 : in_V_V | {5 }
	Port: StreamingMatrixVecto.3 : weightMem_0_V | {5 6 }
	Port: StreamingMatrixVecto.3 : weightMem_1_V | {5 6 }
	Port: StreamingMatrixVecto.3 : weightMem_2_V | {7 8 }
	Port: StreamingMatrixVecto.3 : weightMem_3_V | {7 8 }
	Port: StreamingMatrixVecto.3 : thresMem_0_V | {22 23 }
	Port: StreamingMatrixVecto.3 : thresMem_1_V | {22 23 }
	Port: StreamingMatrixVecto.3 : thresMem_2_V | {22 23 }
	Port: StreamingMatrixVecto.3 : thresMem_3_V | {22 23 }
	Port: StreamingMatrixVecto.3 : alphaMem_0_V | {18 19 }
	Port: StreamingMatrixVecto.3 : alphaMem_1_V | {18 19 }
	Port: StreamingMatrixVecto.3 : alphaMem_2_V | {18 19 }
	Port: StreamingMatrixVecto.3 : alphaMem_3_V | {18 19 }
	Port: StreamingMatrixVecto.3 : means_in4_V_0 | {16 }
	Port: StreamingMatrixVecto.3 : means_in4_V_1 | {17 }
	Port: StreamingMatrixVecto.3 : means_out4_V_0 | {25 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		in_idx_4 : 1
		StgValue_50 : 2
		tmp_1205 : 1
		accPopCount_V_1_0_1 : 2
		accPopCount_V_0_0_1 : 2
		accPopCount_V_1_1_1 : 2
		accPopCount_V_0_1_1 : 2
		accPopCount_V_1_2_1 : 2
		accPopCount_V_0_2_1 : 2
		accPopCount_V_1_3_1 : 2
		accPopCount_V_0_3_1 : 2
		StgValue_68 : 3
		StgValue_69 : 3
		StgValue_70 : 3
		StgValue_71 : 3
		StgValue_72 : 3
		StgValue_73 : 3
		StgValue_74 : 3
		StgValue_75 : 3
		StgValue_94 : 1
		StgValue_95 : 1
		StgValue_96 : 1
		StgValue_97 : 1
		StgValue_98 : 1
		StgValue_99 : 1
		StgValue_100 : 1
		StgValue_101 : 1
		StgValue_102 : 1
	State 3
		exitcond : 1
		i : 1
		StgValue_109 : 2
		sf_5 : 1
	State 4
		StgValue_116 : 1
		tmp_60 : 1
		StgValue_122 : 1
	State 5
		inputBuf_V_addr_4 : 1
		inputBuf_V_load : 2
		weightMem_0_V_addr : 1
		weightMem_0_V_load : 2
		weightMem_1_V_addr : 1
		weightMem_1_V_load : 2
		tmp_64 : 1
		p_nf_1 : 2
	State 6
		inputBuf_V_addr : 1
		StgValue_146 : 2
	State 7
		p_s : 1
		p_1 : 2
		masked_V : 2
		masked_V_0_1 : 2
		weightMem_2_V_load : 1
		weightMem_3_V_load : 1
	State 8
		masked_V_0_2 : 1
		masked_V_0_3 : 1
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		accPopCount_0_0_V : 1
		accPopCount_0_1_V : 1
		StgValue_197 : 2
		StgValue_198 : 2
	State 16
		accPopCount_0_2_V : 1
		accPopCount_0_3_V : 1
		StgValue_207 : 2
		StgValue_208 : 2
		tmp_68 : 1
		tmp_168_0_1 : 1
	State 17
		tmp_168_0_2 : 1
		tmp_168_0_3 : 1
		tmp_167_1 : 1
		tmp_168_1 : 2
		tmp_167_1_1 : 1
		tmp_168_1_1 : 2
	State 18
		tmp_167_1_2 : 1
		tmp_168_1_2 : 2
		tmp_167_1_3 : 1
		tmp_168_1_3 : 2
		alphaMem_0_V_load : 1
		alphaMem_1_V_load : 1
		alphaMem_2_V_load : 1
		alphaMem_3_V_load : 1
	State 19
		tmp_169_1 : 1
		tmp_169_1_1 : 1
	State 20
		tmp_169_1_2 : 1
		tmp_169_1_3 : 1
		r_V_5 : 1
		r_V_5_1 : 1
	State 21
		r_V_5_2 : 1
		r_V_5_3 : 1
	State 22
		thresMem_0_V_load : 1
		thresMem_1_V_load : 1
		thresMem_2_V_load : 1
		thresMem_3_V_load : 1
	State 23
	State 24
		rhs_V_2_cast3 : 1
		ret_V : 2
		tmp_69 : 3
		rhs_V_2_1_cast5 : 1
		ret_V_1 : 2
		tmp_165_1 : 3
	State 25
		rhs_V_2_2_cast7 : 1
		ret_V_2 : 2
		tmp_165_2 : 3
		rhs_V_2_3_cast9 : 1
		ret_V_3 : 2
		tmp_165_3 : 3
		tmp_71 : 1
		addconv : 1
		tmp_179_0_1 : 1
		addconv_0_1 : 1
	State 26
		tmp_176_1 : 1
		tmp_176_1_1 : 1
	State 27
		StgValue_345 : 1
		tmp_176_1_2 : 1
		tmp_176_1_3 : 1
	State 28
		StgValue_349 : 1
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|   call   |  grp_NaivePopCount_fu_425  |    0    |    50   |   686   |
|          |  grp_NaivePopCount_fu_430  |    0    |    50   |   686   |
|----------|----------------------------|---------|---------|---------|
|          |       in_idx_4_fu_481      |    0    |    0    |    10   |
|          |          i_fu_641          |    0    |    0    |    21   |
|          |         sf_5_fu_647        |    0    |    0    |    39   |
|          |         tmp1_fu_671        |    0    |    0    |    32   |
|          |        tmp_60_fu_676       |    0    |    0    |    32   |
|          |         nf_5_fu_691        |    0    |    0    |    39   |
|          |  accPopCount_0_0_V_fu_764  |    0    |    0    |    23   |
|          |  accPopCount_0_1_V_fu_774  |    0    |    0    |    23   |
|    add   |  accPopCount_0_2_V_fu_810  |    0    |    0    |    23   |
|          |  accPopCount_0_3_V_fu_820  |    0    |    0    |    23   |
|          |        ret_V_fu_976        |    0    |    0    |    55   |
|          |       ret_V_1_fu_1006      |    0    |    0    |    55   |
|          |       ret_V_2_fu_1036      |    0    |    0    |    55   |
|          |       ret_V_3_fu_1066      |    0    |    0    |    55   |
|          |       addconv_fu_1096      |    0    |    0    |    31   |
|          |     addconv_0_1_fu_1111    |    0    |    0    |    31   |
|          |     addconv_0_2_fu_1135    |    0    |    0    |    31   |
|          |     addconv_0_3_fu_1148    |    0    |    0    |    31   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_920         |    2    |   118   |    1    |
|          |         grp_fu_932         |    2    |   118   |    1    |
|          |         grp_fu_944         |    2    |   118   |    1    |
|    mul   |         grp_fu_956         |    2    |   118   |    1    |
|          |         grp_fu_1204        |    1    |    0    |    0    |
|          |         grp_fu_1210        |    1    |    0    |    0    |
|          |         grp_fu_1216        |    1    |    0    |    0    |
|          |         grp_fu_1221        |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          | accPopCount_V_1_0_1_fu_491 |    0    |    0    |    16   |
|          | accPopCount_V_0_0_1_fu_499 |    0    |    0    |    16   |
|          | accPopCount_V_1_1_1_fu_507 |    0    |    0    |    16   |
|          | accPopCount_V_0_1_1_fu_515 |    0    |    0    |    16   |
|          | accPopCount_V_1_2_1_fu_523 |    0    |    0    |    16   |
|          | accPopCount_V_0_2_1_fu_531 |    0    |    0    |    16   |
|  select  | accPopCount_V_1_3_1_fu_539 |    0    |    0    |    16   |
|          | accPopCount_V_0_3_1_fu_547 |    0    |    0    |    16   |
|          |        p_nf_1_fu_716       |    0    |    0    |    32   |
|          |   accResidual_0_V_fu_1116  |    0    |    0    |    24   |
|          |   accResidual_1_V_fu_1121  |    0    |    0    |    24   |
|          |   accResidual_2_V_fu_1164  |    0    |    0    |    24   |
|          |   accResidual_3_V_fu_1178  |    0    |    0    |    24   |
|----------|----------------------------|---------|---------|---------|
|          |         tmp_fu_475         |    0    |    0    |    8    |
|          |       exitcond_fu_635      |    0    |    0    |    13   |
|          |        tmp_s_fu_653        |    0    |    0    |    18   |
|          |        tmp_62_fu_682       |    0    |    0    |    18   |
|          |        tmp_64_fu_710       |    0    |    0    |    18   |
|          |       tmp_70_fu_1082       |    0    |    0    |    18   |
|   icmp   |     tmp_176_0_1_fu_1101    |    0    |    0    |    18   |
|          |     tmp_176_0_2_fu_1126    |    0    |    0    |    18   |
|          |     tmp_176_0_3_fu_1139    |    0    |    0    |    18   |
|          |      tmp_176_1_fu_1152     |    0    |    0    |    18   |
|          |     tmp_176_1_1_fu_1158    |    0    |    0    |    18   |
|          |     tmp_176_1_2_fu_1183    |    0    |    0    |    18   |
|          |     tmp_176_1_3_fu_1189    |    0    |    0    |    18   |
|----------|----------------------------|---------|---------|---------|
|          |         p_1_fu_728         |    0    |    0    |    32   |
|          |       masked_V_fu_734      |    0    |    0    |    32   |
|    xor   |     masked_V_0_1_fu_739    |    0    |    0    |    32   |
|          |     masked_V_0_2_fu_744    |    0    |    0    |    32   |
|          |     masked_V_0_3_fu_749    |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|          |       tmp_71_fu_1091       |    0    |    0    |    31   |
|    sub   |     tmp_179_0_1_fu_1106    |    0    |    0    |    31   |
|          |     tmp_179_0_2_fu_1131    |    0    |    0    |    31   |
|          |     tmp_179_0_3_fu_1144    |    0    |    0    |    31   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_1226        |    1    |    0    |    0    |
|  muladd  |         grp_fu_1233        |    1    |    0    |    0    |
|          |         grp_fu_1240        |    1    |    0    |    0    |
|          |         grp_fu_1246        |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   read   |      tmp_V_read_fu_184     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   write  |      grp_write_fu_190      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   trunc  |       tmp_1205_fu_487      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|    shl   |       tmp_1206_fu_659      |    0    |    0    |    0    |
|          |       tmp_1207_fu_665      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_58_fu_697       |    0    |    0    |    0    |
|          |        tmp_61_fu_701       |    0    |    0    |    0    |
|          |        tmp_63_fu_706       |    0    |    0    |    0    |
|          |        tmp_57_fu_724       |    0    |    0    |    0    |
|          |        tmp_67_fu_962       |    0    |    0    |    0    |
|   zext   |    rhs_V_2_cast3_fu_972    |    0    |    0    |    0    |
|          |      tmp_163_1_fu_992      |    0    |    0    |    0    |
|          |   rhs_V_2_1_cast5_fu_1002  |    0    |    0    |    0    |
|          |      tmp_163_2_fu_1022     |    0    |    0    |    0    |
|          |   rhs_V_2_2_cast7_fu_1032  |    0    |    0    |    0    |
|          |      tmp_163_3_fu_1052     |    0    |    0    |    0    |
|          |   rhs_V_2_3_cast9_fu_1062  |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          | accPopCount_0_0_V_s_fu_760 |    0    |    0    |    0    |
|          | accPopCount_0_1_V_s_fu_770 |    0    |    0    |    0    |
|          | accPopCount_0_2_V_s_fu_806 |    0    |    0    |    0    |
|          | accPopCount_0_3_V_s_fu_816 |    0    |    0    |    0    |
|          |        tmp_65_fu_836       |    0    |    0    |    0    |
|          |     tmp_167_0_1_fu_843     |    0    |    0    |    0    |
|          |     tmp_167_0_2_fu_862     |    0    |    0    |    0    |
|          |     tmp_167_0_3_fu_865     |    0    |    0    |    0    |
|          |      tmp_167_1_fu_868      |    0    |    0    |    0    |
|   sext   |     tmp_167_1_1_fu_876     |    0    |    0    |    0    |
|          |     tmp_167_1_2_fu_896     |    0    |    0    |    0    |
|          |     tmp_167_1_3_fu_900     |    0    |    0    |    0    |
|          |         r_V_fu_914         |    0    |    0    |    0    |
|          |        tmp_66_fu_917       |    0    |    0    |    0    |
|          |        r_V_1_fu_926        |    0    |    0    |    0    |
|          |      tmp_162_1_fu_929      |    0    |    0    |    0    |
|          |        r_V_2_fu_938        |    0    |    0    |    0    |
|          |      tmp_162_2_fu_941      |    0    |    0    |    0    |
|          |        r_V_3_fu_950        |    0    |    0    |    0    |
|          |      tmp_162_3_fu_953      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       rhs_V_2_fu_965       |    0    |    0    |    0    |
|          |      rhs_V_2_1_fu_995      |    0    |    0    |    0    |
|bitconcatenate|      rhs_V_2_2_fu_1025     |    0    |    0    |    0    |
|          |      rhs_V_2_3_fu_1055     |    0    |    0    |    0    |
|          |      tmp_V_14_fu_1169      |    0    |    0    |    0    |
|          |      tmp_V_15_fu_1195      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_69_fu_982       |    0    |    0    |    0    |
|partselect|      tmp_165_1_fu_1012     |    0    |    0    |    0    |
|          |      tmp_165_2_fu_1042     |    0    |    0    |    0    |
|          |      tmp_165_3_fu_1072     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    16   |   572   |   2744  |
|----------|----------------------------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
|inputBuf_V|    1   |    0   |    0   |
+----------+--------+--------+--------+
|   Total  |    1   |    0   |    0   |
+----------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|accPopCount_0_0_V_4_reg_1316|   16   |
| accPopCount_0_0_V_reg_1515 |   16   |
|accPopCount_0_1_V_4_reg_1324|   16   |
| accPopCount_0_1_V_reg_1520 |   16   |
|accPopCount_0_2_V_4_reg_1332|   16   |
| accPopCount_0_2_V_reg_1525 |   16   |
|accPopCount_0_3_V_4_reg_1340|   16   |
| accPopCount_0_3_V_reg_1530 |   16   |
| accPopCount_V_0_1_reg_1258 |   16   |
| accPopCount_V_0_2_reg_1264 |   16   |
| accPopCount_V_0_3_reg_1270 |   16   |
|accPopCount_V_1_0_2_reg_1348|   16   |
|accPopCount_V_1_1_2_reg_1355|   16   |
| accPopCount_V_1_1_reg_1282 |   16   |
|accPopCount_V_1_2_2_reg_1362|   16   |
| accPopCount_V_1_2_reg_1288 |   16   |
|accPopCount_V_1_3_2_reg_1369|   16   |
| accPopCount_V_1_3_reg_1294 |   16   |
|  accPopCount_V_1_reg_1276  |   16   |
|   accPopCount_V_reg_1252   |   16   |
|    addconv_0_1_reg_1834    |   24   |
|    addconv_0_2_reg_1850    |   24   |
|    addconv_0_3_reg_1866    |   24   |
|      addconv_reg_1818      |   24   |
| alphaMem_0_V_addr_reg_1601 |    6   |
| alphaMem_0_V_load_reg_1641 |   24   |
| alphaMem_1_V_addr_reg_1606 |    6   |
| alphaMem_1_V_load_reg_1646 |   24   |
| alphaMem_2_V_addr_reg_1611 |    6   |
| alphaMem_2_V_load_reg_1651 |   24   |
| alphaMem_3_V_addr_reg_1616 |    6   |
| alphaMem_3_V_load_reg_1656 |   24   |
|      exitcond_reg_1376     |    1   |
|         i8_reg_395         |   15   |
|         i_reg_1380         |   15   |
|      in_idx_4_reg_1304     |    2   |
|       in_idx_reg_372       |    2   |
| inputBuf_V_addr_4_reg_1420 |    7   |
|  inputBuf_V_load_reg_1464  |   32   |
|    masked_V_0_1_reg_1490   |   32   |
|    masked_V_0_2_reg_1505   |   32   |
|    masked_V_0_3_reg_1510   |   32   |
|      masked_V_reg_1485     |   32   |
| means_in4_V_0_load_reg_1540|   24   |
| means_in4_V_1_load_reg_1568|   24   |
|means_out4_V_0_load_reg_1805|   24   |
|        nf_1_reg_406        |   32   |
|        nf_5_reg_1415       |   32   |
|         nf_reg_383         |   32   |
|        p_1_reg_1479        |   32   |
|       p_nf_1_reg_1459      |   32   |
|         p_s_reg_416        |   32   |
|       r_V_1_reg_1681       |   48   |
|       r_V_2_reg_1691       |   48   |
|       r_V_3_reg_1701       |   48   |
|      r_V_5_1_reg_1741      |   48   |
|      r_V_5_2_reg_1775      |   48   |
|      r_V_5_3_reg_1780      |   48   |
|       r_V_5_reg_1731       |   48   |
|        r_V_reg_1671        |   48   |
|           reg_467          |    7   |
|           reg_471          |    7   |
|        sf_5_reg_1390       |   32   |
|     sf_load83_reg_1400     |   32   |
|      sf_load_reg_1385      |   32   |
|         sf_reg_1309        |   32   |
| thresMem_0_V_addr_reg_1711 |    6   |
| thresMem_0_V_load_reg_1736 |   24   |
| thresMem_1_V_addr_reg_1716 |    6   |
| thresMem_1_V_load_reg_1746 |   24   |
| thresMem_2_V_addr_reg_1721 |    6   |
| thresMem_2_V_load_reg_1751 |   24   |
| thresMem_3_V_addr_reg_1726 |    6   |
| thresMem_3_V_load_reg_1756 |   24   |
|     tmp_162_1_reg_1686     |   48   |
|     tmp_162_2_reg_1696     |   48   |
|     tmp_162_3_reg_1706     |   48   |
|     tmp_165_1_reg_1768     |   24   |
|     tmp_165_2_reg_1785     |   24   |
|     tmp_165_3_reg_1792     |   24   |
|    tmp_167_0_1_reg_1548    |   24   |
|    tmp_167_0_2_reg_1553    |   24   |
|    tmp_167_0_3_reg_1558    |   24   |
|    tmp_167_1_1_reg_1576    |   24   |
|    tmp_167_1_2_reg_1591    |   24   |
|    tmp_167_1_3_reg_1596    |   24   |
|     tmp_167_1_reg_1563     |   24   |
|    tmp_168_0_1_reg_1586    |   24   |
|    tmp_168_0_2_reg_1621    |   24   |
|    tmp_168_0_3_reg_1626    |   24   |
|    tmp_169_1_1_reg_1636    |   24   |
|    tmp_169_1_2_reg_1661    |   24   |
|    tmp_169_1_3_reg_1666    |   24   |
|     tmp_169_1_reg_1631     |   24   |
|    tmp_176_0_1_reg_1823    |    1   |
|    tmp_176_0_2_reg_1839    |    1   |
|    tmp_176_0_3_reg_1855    |    1   |
|    tmp_176_1_1_reg_1876    |    1   |
|    tmp_176_1_2_reg_1881    |    1   |
|    tmp_176_1_3_reg_1886    |    1   |
|     tmp_176_1_reg_1871     |    1   |
|    tmp_179_0_1_reg_1829    |   24   |
|    tmp_179_0_2_reg_1845    |   24   |
|    tmp_179_0_3_reg_1861    |   24   |
|       tmp_60_reg_1406      |   32   |
|       tmp_61_reg_1431      |   64   |
|       tmp_62_reg_1411      |    1   |
|       tmp_63_reg_1447      |   64   |
|       tmp_65_reg_1535      |   24   |
|       tmp_66_reg_1676      |   48   |
|       tmp_68_reg_1581      |   24   |
|       tmp_69_reg_1761      |   24   |
|       tmp_70_reg_1799      |    1   |
|       tmp_71_reg_1813      |   24   |
|       tmp_V_reg_1425       |   32   |
|        tmp_reg_1300        |    1   |
|       tmp_s_reg_1396       |    1   |
| weightMem_0_V_addr_reg_1437|   12   |
| weightMem_0_V_load_reg_1469|   32   |
| weightMem_1_V_addr_reg_1442|   12   |
| weightMem_1_V_load_reg_1474|   32   |
| weightMem_2_V_addr_reg_1495|   12   |
| weightMem_3_V_addr_reg_1500|   12   |
+----------------------------+--------+
|            Total           |  2731  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_write_fu_190     |  p2  |   2  |   4  |    8   ||    9    |
|     grp_access_fu_203    |  p0  |   3  |   7  |   21   ||    15   |
|     grp_access_fu_216    |  p0  |   2  |  12  |   24   ||    9    |
|     grp_access_fu_229    |  p0  |   2  |  12  |   24   ||    9    |
|     grp_access_fu_249    |  p0  |   2  |  12  |   24   ||    9    |
|     grp_access_fu_262    |  p0  |   2  |  12  |   24   ||    9    |
|     grp_access_fu_275    |  p0  |   2  |   6  |   12   ||    9    |
|     grp_access_fu_288    |  p0  |   2  |   6  |   12   ||    9    |
|     grp_access_fu_301    |  p0  |   2  |   6  |   12   ||    9    |
|     grp_access_fu_314    |  p0  |   2  |   6  |   12   ||    9    |
|     grp_access_fu_327    |  p0  |   2  |   6  |   12   ||    9    |
|     grp_access_fu_340    |  p0  |   2  |   6  |   12   ||    9    |
|     grp_access_fu_353    |  p0  |   2  |   6  |   12   ||    9    |
|     grp_access_fu_366    |  p0  |   2  |   6  |   12   ||    9    |
|        nf_reg_383        |  p0  |   2  |  32  |   64   ||    9    |
| grp_NaivePopCount_fu_425 |  p1  |   2  |  32  |   64   ||    9    |
| grp_NaivePopCount_fu_430 |  p1  |   2  |  32  |   64   ||    9    |
|        grp_fu_920        |  p0  |   2  |  24  |   48   ||    9    |
|        grp_fu_920        |  p1  |   2  |  24  |   48   ||    9    |
|        grp_fu_932        |  p0  |   2  |  24  |   48   ||    9    |
|        grp_fu_932        |  p1  |   2  |  24  |   48   ||    9    |
|        grp_fu_944        |  p0  |   2  |  24  |   48   ||    9    |
|        grp_fu_944        |  p1  |   2  |  24  |   48   ||    9    |
|        grp_fu_956        |  p0  |   2  |  24  |   48   ||    9    |
|        grp_fu_956        |  p1  |   2  |  24  |   48   ||    9    |
|        grp_fu_1204       |  p0  |   2  |  16  |   32   ||    9    |
|        grp_fu_1204       |  p1  |   2  |  24  |   48   ||    9    |
|        grp_fu_1210       |  p0  |   2  |  16  |   32   ||    9    |
|        grp_fu_1210       |  p1  |   2  |  24  |   48   ||    9    |
|        grp_fu_1216       |  p0  |   2  |  16  |   32   ||    9    |
|        grp_fu_1221       |  p0  |   2  |  16  |   32   ||    9    |
|        grp_fu_1226       |  p0  |   3  |  16  |   48   ||    15   |
|        grp_fu_1226       |  p1  |   2  |  24  |   48   ||    9    |
|        grp_fu_1233       |  p0  |   3  |  16  |   48   ||    15   |
|        grp_fu_1233       |  p1  |   2  |  24  |   48   ||    9    |
|        grp_fu_1240       |  p0  |   3  |  16  |   48   ||    15   |
|        grp_fu_1246       |  p0  |   3  |  16  |   48   ||    15   |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |  1309  || 65.6817 ||   363   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   16   |    -   |   572  |  2744  |
|   Memory  |    1   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   65   |    -   |   363  |
|  Register |    -   |    -   |    -   |  2731  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |   16   |   65   |  3303  |  3107  |
+-----------+--------+--------+--------+--------+--------+
