Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Fri Nov 22 19:40:58 2024
| Host         : DESKTOP-8V6QS98 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Snake_Wrapper_control_sets_placed.rpt
| Design       : Snake_Wrapper
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    22 |
| Minimum Number of register sites lost to control set restrictions |    86 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              57 |           19 |
| No           | No                    | Yes                    |              44 |           14 |
| No           | Yes                   | No                     |              81 |           24 |
| Yes          | No                    | No                     |              47 |           15 |
| Yes          | No                    | Yes                    |              64 |           18 |
| Yes          | Yes                   | No                     |             469 |          142 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------+----------------------------------+------------------+----------------+
|  Clock Signal  |            Enable Signal           |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+----------------+------------------------------------+----------------------------------+------------------+----------------+
|  CLK_IBUF_BUFG |                                    | Master/COLOUR_OUT_reg[8]_0       |                2 |              4 |
|  CLK_IBUF_BUFG |                                    | Master/COLOUR_OUT_reg[3]         |                2 |              4 |
|  CLK_IBUF_BUFG | Master/WAIT_reg[3]                 | Master/WAIT_reg[0]               |                1 |              4 |
|  CLK_IBUF_BUFG | Snake_C/Curr_Snake[4]_i_1_n_0      |                                  |                2 |              4 |
|  CLK_IBUF_BUFG | Snake_C/SnakeState_Y[0][6]_i_1_n_0 | RESET_IBUF                       |                3 |              7 |
|  CLK_IBUF_BUFG | Snake_C/SnakeState_X[0][7]_i_1_n_0 | RESET_IBUF                       |                5 |              8 |
|  CLK_IBUF_BUFG | Snake_C/OUT[7]_i_1_n_0             |                                  |                4 |              8 |
|  CLK_IBUF_BUFG |                                    | VGA/Counter_V/SR[0]              |                4 |              9 |
|  CLK_IBUF_BUFG | VGA/Counter_H/count_value_reg[0]_0 |                                  |                2 |              9 |
|  CLK_IBUF_BUFG |                                    | VGA/Counter_H/SR[0]              |                3 |             10 |
|  CLK_IBUF_BUFG | MARK/Time[9]_i_1_n_0               | RESET_IBUF                       |                4 |             10 |
|  CLK_IBUF_BUFG | VGA/Counte0/Count0trig             |                                  |                3 |             10 |
|  CLK_IBUF_BUFG |                                    | VGA/Counter_V/COLOUR_OUT_reg[11] |                2 |             12 |
|  CLK_IBUF_BUFG | Snake_C/TARGET_REACHED             | RESET_IBUF                       |                4 |             12 |
|  CLK_IBUF_BUFG | Snake_C/ADD_State0                 | RESET_IBUF                       |                4 |             14 |
|  CLK_IBUF_BUFG | APPLE/TARGET_ADDRH[7]_i_1_n_0      | RESET_IBUF                       |                4 |             15 |
|  CLK_IBUF_BUFG | VGA/FrameCount_reg[15]_0           |                                  |                4 |             16 |
|  CLK_IBUF_BUFG |                                    | Snake_C/clear                    |                7 |             28 |
|  CLK_IBUF_BUFG | Master/E[0]                        | RESET_IBUF                       |                6 |             28 |
|  CLK_IBUF_BUFG |                                    |                                  |               19 |             57 |
|  CLK_IBUF_BUFG |                                    | RESET_IBUF                       |               18 |             58 |
|  CLK_IBUF_BUFG | Snake_C/p_289_out                  | RESET_IBUF                       |              129 |            435 |
+----------------+------------------------------------+----------------------------------+------------------+----------------+


