
---------- Begin Simulation Statistics ----------
final_tick                                 8445655000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 167804                       # Simulator instruction rate (inst/s)
host_mem_usage                                 720928                       # Number of bytes of host memory used
host_op_rate                                   327535                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    59.59                       # Real time elapsed on the host
host_tick_rate                              141720905                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000004                       # Number of instructions simulated
sim_ops                                      19518974                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008446                       # Number of seconds simulated
sim_ticks                                  8445655000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2183224                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               5351                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             31011                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           2483078                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             869745                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2183224                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1313479                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2483078                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  122180                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        20966                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  12711309                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6228944                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             31101                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2316794                       # Number of branches committed
system.cpu.commit.bw_lim_events               1098487                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             131                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          795370                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10000004                       # Number of instructions committed
system.cpu.commit.committedOps               19518974                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      8223796                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.373475                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.798464                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3290730     40.01%     40.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1105891     13.45%     53.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       748214      9.10%     62.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       879736     10.70%     73.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       433321      5.27%     78.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       339505      4.13%     82.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       236642      2.88%     85.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        91270      1.11%     86.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1098487     13.36%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      8223796                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     166374                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               112742                       # Number of function calls committed.
system.cpu.commit.int_insts                  19319839                       # Number of committed integer instructions.
system.cpu.commit.loads                       1991942                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        69419      0.36%      0.36% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         15674033     80.30%     80.66% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           82328      0.42%     81.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           118027      0.60%     81.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          10700      0.05%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            128      0.00%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              52      0.00%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           23298      0.12%     81.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          97750      0.50%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     82.36% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1968394     10.08%     92.44% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1451041      7.43%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        23548      0.12%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          256      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          19518974                       # Class of committed instruction
system.cpu.commit.refs                        3443239                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000004                       # Number of Instructions Simulated
system.cpu.committedOps                      19518974                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.844565                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.844565                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data      1752665                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1752665                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52462.003090                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52462.003090                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45259.904770                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45259.904770                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data      1724189                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1724189                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1493908000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1493908000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016247                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016247                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data        28476                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         28476                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        17345                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        17345                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    503788000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    503788000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006351                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006351                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        11131                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        11131                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data      1451292                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1451292                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51673.497929                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51673.497929                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 50951.553634                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50951.553634                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1409525                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1409525                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2158246988                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2158246988                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.028779                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.028779                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data        41767                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        41767                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1289                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1289                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2062416988                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2062416988                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.027891                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027891                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        40478                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        40478                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    20.096317                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   157.333333                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs               353                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs         7094                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          472                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data      3203957                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3203957                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 51993.152172                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51993.152172                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 49723.982019                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 49723.982019                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data      3133714                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3133714                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data   3652154988                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3652154988                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.021924                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021924                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data        70243                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          70243                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data        18634                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18634                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2566204988                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2566204988                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016108                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016108                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data        51609                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        51609                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data      3203957                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3203957                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 51993.152172                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51993.152172                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 49723.982019                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49723.982019                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data      3133714                       # number of overall hits
system.cpu.dcache.overall_hits::total         3133714                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data   3652154988                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3652154988                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.021924                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021924                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data        70243                       # number of overall misses
system.cpu.dcache.overall_misses::total         70243                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data        18634                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18634                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2566204988                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2566204988                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.016108                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016108                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data        51609                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        51609                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   8445655000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                  50585                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          336                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          588                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             61.720301                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses          6459523                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1016.406170                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.992584                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992584                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   8445655000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs             51609                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses           6459523                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1016.406170                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3185323                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks        47303                       # number of writebacks
system.cpu.dcache.writebacks::total             47303                       # number of writebacks
system.cpu.decode.BlockedCycles               1794462                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               20697385                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  3202197                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   3152234                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  31246                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                164053                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     2047730                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2030                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   8445655000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                     1466803                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          2064                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   8445655000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   8445655000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                     2483078                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1604966                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       4685591                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 11060                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles            8                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       10812545                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  100                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           723                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   62492                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.294007                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            3626517                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             991925                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.280249                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            8344192                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.527840                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.414714                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4872883     58.40%     58.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   293318      3.52%     61.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   282025      3.38%     65.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   205958      2.47%     67.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   137728      1.65%     69.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   276188      3.31%     72.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   203582      2.44%     75.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   115883      1.39%     76.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1956627     23.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              8344192                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    258096                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   145087                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst      1604966                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1604966                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 26558.997575                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 26558.997575                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 24734.266843                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24734.266843                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst      1515064                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1515064                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2387707000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2387707000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.056015                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.056015                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst        89902                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89902                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1633                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1633                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2183269000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2183269000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.054997                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.054997                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        88269                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        88269                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs    11.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs           47                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst      1604966                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1604966                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 26558.997575                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 26558.997575                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 24734.266843                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24734.266843                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst      1515064                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1515064                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst   2387707000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2387707000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.056015                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.056015                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst        89902                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89902                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst         1633                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1633                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2183269000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2183269000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.054997                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.054997                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst        88269                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        88269                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst      1604966                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1604966                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 26558.997575                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 26558.997575                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 24734.266843                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24734.266843                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst      1515064                       # number of overall hits
system.cpu.icache.overall_hits::total         1515064                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst   2387707000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2387707000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.056015                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.056015                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst        89902                       # number of overall misses
system.cpu.icache.overall_misses::total         89902                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst         1633                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1633                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2183269000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2183269000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.054997                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.054997                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst        88269                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        88269                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   8445655000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                  88013                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          229                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs             18.164169                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses          3298201                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.619020                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998512                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998512                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   8445655000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs             88269                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses           3298201                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.619020                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1603333                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks        88013                       # number of writebacks
system.cpu.icache.writebacks::total             88013                       # number of writebacks
system.cpu.idleCycles                          101464                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                34731                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2346458                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.359060                       # Inst execution rate
system.cpu.iew.exec_refs                      3513372                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1466783                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  234440                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2104499                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               7325                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             18562                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1498154                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            20314317                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2046589                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             52824                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              19923809                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   4024                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                260832                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  31246                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                267451                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           333                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           293189                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           92                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          195                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       112547                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        46847                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            195                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        26293                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8438                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  23186474                       # num instructions consuming a value
system.cpu.iew.wb_count                      19897142                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.609544                       # average fanout of values written-back
system.cpu.iew.wb_producers                  14133168                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.355902                       # insts written-back per cycle
system.cpu.iew.wb_sent                       19905912                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 30324327                       # number of integer regfile reads
system.cpu.int_regfile_writes                16193868                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   8445655000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               1.184041                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.184041                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             81075      0.41%      0.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              16032779     80.26%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                82892      0.41%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                118361      0.59%     81.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               10700      0.05%     81.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 128      0.00%     81.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     81.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     81.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   60      0.00%     81.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                24482      0.12%     81.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               98882      0.49%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               3      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     82.34% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2028481     10.15%     92.50% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1471623      7.37%     99.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           26177      0.13%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            993      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               19976636                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  172456                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              345195                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       170055                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             185390                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      346944                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.017367                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  325998     93.96%     93.96% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     93.96% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     93.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     93.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     93.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     93.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     93.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     93.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     93.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     93.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     93.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     93.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     93.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      6      0.00%     93.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     93.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      7      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     93.97% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  11861      3.42%     97.39% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  8698      2.51%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                41      0.01%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              333      0.10%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               20070049                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           48304267                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     19727087                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          20924374                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   20293664                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  19976636                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               20653                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          795283                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              5057                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          20522                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1351434                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       8344192                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.394077                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.427132                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3058007     36.65%     36.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              787501      9.44%     46.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              990986     11.88%     57.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              772434      9.26%     67.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              832680      9.98%     77.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              637158      7.64%     84.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              644684      7.73%     92.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              460689      5.52%     98.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              160053      1.92%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         8344192                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.365315                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   8445655000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                     1605103                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           271                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   8445655000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   8445655000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads             74125                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            30603                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2104499                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1498154                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8151455                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     72                       # number of misc regfile writes
system.cpu.numCycles                          8445656                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON      8445655000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                  529798                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              22156528                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  79272                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  3281488                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   1498                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  1879                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              53359703                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               20556396                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            23323048                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   3233257                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                1156879                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  31246                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               1265139                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1166439                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            265750                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         31454329                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3264                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                211                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    905319                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            182                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     27439653                       # The number of ROB reads
system.cpu.rob.rob_writes                    40750100                       # The number of ROB writes
system.cpu.timesIdled                           20449                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    59                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks           69                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            69                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 79596.221788                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 79596.221788                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   2056050005                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   2056050005                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        25831                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          25831                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst        88269                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          88269                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst       106150                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total       106150                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 87174.863388                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87174.863388                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          87709                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              87709                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst     59444000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     59444000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.006344                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.006344                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst          560                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              560                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           11                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            11                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     47859000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     47859000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.006220                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.006220                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          549                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          549                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data         40489                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             40489                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 113173.776609                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 113173.776609                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 93184.748494                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93184.748494                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             28698                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 28698                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data   1334432000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1334432000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.291215                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.291215                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data           11791                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11791                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits::.cpu.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1098555000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1098555000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.291166                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.291166                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data        11789                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11789                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data        11120                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         11120                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 104466.019417                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104466.019417                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 90168.145161                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90168.145161                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          8339                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              8339                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data    290520000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    290520000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.250090                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.250090                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data         2781                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2781                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data          301                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          301                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    223617000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    223617000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.223022                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.223022                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2480                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2480                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks        87991                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        87991                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        87991                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            87991                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks        47303                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        47303                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks        47303                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            47303                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst            88269                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            51609                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               139878                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst       106150                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 111511.940708                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 111313.507798                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 87174.863388                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 92660.452730                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92457.214199                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                87709                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                37037                       # number of demand (read+write) hits
system.l2.demand_hits::total                   124746                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst     59444000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1624952000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1684396000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.006344                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.282354                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.108180                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst                560                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              14572                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15132                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst              11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data             303                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 314                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst     47859000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1322172000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1370031000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.006220                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.276483                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.105935                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst           549                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         14269                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             14818                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst           88269                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           51609                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              139878                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst       106150                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 111511.940708                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 111313.507798                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 87174.863388                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 92660.452730                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 79596.221788                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84284.508967                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst               87709                       # number of overall hits
system.l2.overall_hits::.cpu.data               37037                       # number of overall hits
system.l2.overall_hits::total                  124746                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst     59444000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1624952000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1684396000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.006344                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.282354                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.108180                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst               560                       # number of overall misses
system.l2.overall_misses::.cpu.data             14572                       # number of overall misses
system.l2.overall_misses::total                 15132                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst             11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data            303                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                314                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst     47859000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1322172000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   2056050005                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3426081005                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.006220                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.276483                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.290603                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst          549                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        14269                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        25831                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            40649                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued            29335                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                   21                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified               29373                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   891                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED   8445655000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED   8445655000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                          36678                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          247                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         2177                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          142                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          143                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1260                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           78                       # Occupied blocks per task id
system.l2.tags.avg_refs                      7.452053                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                  2268358                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks      13.189945                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        42.247884                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1423.638273                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  2549.027316                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003220                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.010314                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.347568                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.622321                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.983424                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          2598                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          1498                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.634277                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.365723                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   8445655000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     40774                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                   2268358                       # Number of tag accesses
system.l2.tags.tagsinuse                  4028.103418                       # Cycle average of tags in use
system.l2.tags.total_refs                      303850                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                       611                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               31905                       # number of writebacks
system.l2.writebacks::total                     31905                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     116475.98                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                45774.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples     31905.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       549.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     14269.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     25785.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     27024.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       307.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    307.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       2.95                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                       241.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    241.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         4.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst      4160246                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4160246                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst           4160246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         108128499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    195395147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             307683892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      241771657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          4160246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        108128499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    195395147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            549455548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      241771657                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            241771657                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        21000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    220.854857                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   181.076715                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   152.564744                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3784     18.02%     18.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        11497     54.75%     72.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2390     11.38%     84.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2039      9.71%     93.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          556      2.65%     96.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          476      2.27%     98.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           81      0.39%     99.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           41      0.20%     99.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          136      0.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        21000                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                2598592                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 2598592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2040512                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              2041920                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst        35136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         35136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst          35136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         913216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher      1650240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2598592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2041920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2041920                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst          549                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        14269                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher        25785                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     35747.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41116.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     48565.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst        35136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       913216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher      1650240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 4160245.712144291960                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 108128499.210540801287                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 195395146.972022891045                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     19625505                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    586693006                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher   1252268396                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks        31905                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks   6070847.14                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks      2040512                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 241604943.607097387314                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 193690378000                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds         1796                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              106802                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              30197                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds         1796                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst             549                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           14269                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher        25785                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               40603                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        31905                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              31905                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    71.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              2607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1830                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.000277538250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   8445655000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples         1796                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.603563                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.919445                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     98.342502                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1795     99.94%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1796                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                   13082                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   13143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   12542                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     343                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     40603                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 40603                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       40603                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 74.65                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    30312                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  203015000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                    8445440000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              1858586907                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   1097280657                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples         1796                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.752227                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.678505                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.626169                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              738     41.09%     41.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               12      0.67%     41.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              354     19.71%     61.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              390     21.71%     83.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              268     14.92%     98.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               26      1.45%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.17%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.22%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1796                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    31905                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                31905                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      31905                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                66.35                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   21168                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           1026930240                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 76033860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      2426710590                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            568.695204                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE      7821750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     281840000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    832587998                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2001350013                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   5322055239                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             14988000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 40390185                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       319814400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               150711120                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         666269760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             4803003495                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime           6154188987                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy               81155340                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1056776010                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 73948980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      2352892170                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            565.795948                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     12726750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     280140750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     50005000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    874886500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2068001765                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   5159894235                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             16761600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 39304815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       335916480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               139194300                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         662581920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         15867180                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             4778517375                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime           6084785735                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy               85273920                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       117432                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       117432                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 117432                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4640512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      4640512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4640512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED   8445655000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           204725721                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          210617344                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             40603                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   40603    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               40603                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        36226                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         76829                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              28814                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31905                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4321                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11789                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11789                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         28814                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       264551                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       153803                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                418354                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     11282048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      6330368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               17612416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   8445655000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          549110000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         264809997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         154828998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.snoopTraffic                   2041920                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           216108                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002753                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.052399                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 215513     99.72%     99.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    595      0.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             216108                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests           28                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       138600                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          567                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       278478                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            567                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                           76230                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp             99389                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        79208                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        88013                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            8055                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            39552                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            40489                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           40489                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         88269                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        11120                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
