<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Sun Apr 24 06:19:48 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     REU
Constraint file: REU_temp_lse.sdc 
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 976.000000 -waveform { 0.000000 488.000000 } -name PHI2 [ get_ports { PHI2 } ]
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 955.329ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \dmaseq/DMA_97  (from PHI2 +)
   Destination:    FD1S3IX    D              \reureg/REUA[18]_654  (to PHI2 -)

   Delay:                  20.511ns  (28.6% logic, 71.4% route), 12 logic levels.

 Constraint Details:

     20.511ns data_path \dmaseq/DMA_97 to \reureg/REUA[18]_654 meets
    976.000ns delay constraint less
      0.160ns L_S requirement (totaling 975.840ns) by 955.329ns

 Path Details: \dmaseq/DMA_97 to \reureg/REUA[18]_654

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \dmaseq/DMA_97 (from PHI2)
Route        36   e 2.104                                  DMA
LUT4        ---     0.493              A to Z              \glue/i2159_2_lut_rep_76_3_lut
Route        11   e 1.632                                  n4079
LUT4        ---     0.493              D to Z              \reureg/i1_2_lut_rep_66_3_lut_4_lut
Route         3   e 1.258                                  n4069
LUT4        ---     0.493              B to Z              \dmaseq/XferType_1__I_0_i2_3_lut_rep_62_4_lut
Route         5   e 1.405                                  \dmaseq/n4065
LUT4        ---     0.493              D to Z              \dmaseq/nRWOE_N_639_bdd_4_lut
Route         2   e 1.141                                  \dmaseq/n4054
LUT4        ---     0.493              A to Z              \dmaseq/i1_2_lut_4_lut_adj_168
Route         1   e 0.941                                  n11_adj_659
LUT4        ---     0.493              C to Z              \reureg/i9_4_lut
Route         2   e 1.141                                  \reureg/REUAOut_15__N_63
LUT4        ---     0.493              B to Z              \reureg/i1_2_lut_adj_174
Route         1   e 0.941                                  \reureg/n10
LUT4        ---     0.493              D to Z              \reureg/i8_4_lut
Route         3   e 1.258                                  \reureg/REUAOut_18__N_46
LUT4        ---     0.493              B to Z              \reureg/i741_2_lut_3_lut
Route         1   e 0.941                                  \reureg/n1057
LUT4        ---     0.493              D to Z              \reureg/mux_238_i3_4_lut
Route         1   e 0.941                                  \reureg/REUAOut_18__N_43
LUT4        ---     0.493              D to Z              \reureg/mux_241_i3_3_lut_4_lut
Route         1   e 0.941                                  \reureg/REUAOut_18__N_42
                  --------
                   20.511  (28.6% logic, 71.4% route), 12 logic levels.


Passed:  The following path meets requirements by 955.329ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \dmaseq/DMA_97  (from PHI2 +)
   Destination:    FD1S3IX    D              \reureg/REUA[17]_655  (to PHI2 -)

   Delay:                  20.511ns  (28.6% logic, 71.4% route), 12 logic levels.

 Constraint Details:

     20.511ns data_path \dmaseq/DMA_97 to \reureg/REUA[17]_655 meets
    976.000ns delay constraint less
      0.160ns L_S requirement (totaling 975.840ns) by 955.329ns

 Path Details: \dmaseq/DMA_97 to \reureg/REUA[17]_655

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \dmaseq/DMA_97 (from PHI2)
Route        36   e 2.104                                  DMA
LUT4        ---     0.493              A to Z              \glue/i2159_2_lut_rep_76_3_lut
Route        11   e 1.632                                  n4079
LUT4        ---     0.493              D to Z              \reureg/i1_2_lut_rep_66_3_lut_4_lut
Route         3   e 1.258                                  n4069
LUT4        ---     0.493              B to Z              \dmaseq/XferType_1__I_0_i2_3_lut_rep_62_4_lut
Route         5   e 1.405                                  \dmaseq/n4065
LUT4        ---     0.493              D to Z              \dmaseq/nRWOE_N_639_bdd_4_lut
Route         2   e 1.141                                  \dmaseq/n4054
LUT4        ---     0.493              A to Z              \dmaseq/i1_2_lut_4_lut_adj_168
Route         1   e 0.941                                  n11_adj_659
LUT4        ---     0.493              C to Z              \reureg/i9_4_lut
Route         2   e 1.141                                  \reureg/REUAOut_15__N_63
LUT4        ---     0.493              B to Z              \reureg/i1_2_lut_adj_174
Route         1   e 0.941                                  \reureg/n10
LUT4        ---     0.493              D to Z              \reureg/i8_4_lut
Route         3   e 1.258                                  \reureg/REUAOut_18__N_46
LUT4        ---     0.493              B to Z              \reureg/i733_2_lut_rep_54
Route         1   e 0.941                                  \reureg/n4057
LUT4        ---     0.493              D to Z              \reureg/mux_238_i2_4_lut
Route         1   e 0.941                                  \reureg/REUAOut_17__N_50
LUT4        ---     0.493              D to Z              \reureg/mux_241_i2_3_lut_4_lut
Route         1   e 0.941                                  \reureg/REUAOut_17__N_49
                  --------
                   20.511  (28.6% logic, 71.4% route), 12 logic levels.


Passed:  The following path meets requirements by 955.535ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \dmaseq/DMA_97  (from PHI2 +)
   Destination:    FD1S3IX    D              \reureg/REUA[6]_618  (to PHI2 -)

   Delay:                  20.305ns  (30.2% logic, 69.8% route), 13 logic levels.

 Constraint Details:

     20.305ns data_path \dmaseq/DMA_97 to \reureg/REUA[6]_618 meets
    976.000ns delay constraint less
      0.160ns L_S requirement (totaling 975.840ns) by 955.535ns

 Path Details: \dmaseq/DMA_97 to \reureg/REUA[6]_618

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \dmaseq/DMA_97 (from PHI2)
Route        36   e 2.104                                  DMA
LUT4        ---     0.493              A to Z              \glue/i2159_2_lut_rep_76_3_lut
Route        11   e 1.632                                  n4079
LUT4        ---     0.493              D to Z              \reureg/i1_2_lut_rep_66_3_lut_4_lut
Route         3   e 1.258                                  n4069
LUT4        ---     0.493              B to Z              \dmaseq/XferType_1__I_0_i1_3_lut_4_lut
Route         9   e 1.574                                  XferType[0]
LUT4        ---     0.493              C to Z              \dmaseq/i19_4_lut
Route         1   e 0.941                                  \dmaseq/n6
LUT4        ---     0.493              B to Z              \dmaseq/i19_3_lut
Route         2   e 1.141                                  \dmaseq/n6_adj_651
LUT4        ---     0.493              C to Z              \dmaseq/i1_3_lut_rep_58
Route         8   e 1.540                                  \dmaseq/n4061
LUT4        ---     0.493              B to Z              \dmaseq/AutoloadEN_I_0_2_lut_rep_56_3_lut
Route        36   e 2.046                                  n4059
A1_TO_FCO   ---     0.827           B[2] to COUT           \reureg/REUAOut_7__I_0_3
Route         1   e 0.020                                  \reureg/n3387
FCI_TO_FCO  ---     0.157            CIN to COUT           \reureg/REUAOut_7__I_0_5
Route         1   e 0.020                                  \reureg/n3388
FCI_TO_FCO  ---     0.157            CIN to COUT           \reureg/REUAOut_7__I_0_7
Route         1   e 0.020                                  \reureg/n3389
FCI_TO_F    ---     0.598            CIN to S[2]           \reureg/REUAOut_7__I_0_9
Route         1   e 0.941                                  \reureg/REUAOut_7__N_106[6]
LUT4        ---     0.493              D to Z              \reureg/mux_244_i7_3_lut_4_lut
Route         1   e 0.941                                  \reureg/REUAOut_6__N_110
                  --------
                   20.305  (30.2% logic, 69.8% route), 13 logic levels.

Report: 20.671 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 122.000000 -waveform { 0.000000 61.000000 } -name C8M [ get_ports { C8M } ]
            268 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 55.606ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \ram/PHI2r[0]_125  (from C8M +)
   Destination:    FD1P3AX    SP             \ram/S_FSM_i2  (to C8M +)

   Delay:                   5.109ns  (28.0% logic, 72.0% route), 3 logic levels.

 Constraint Details:

      5.109ns data_path \ram/PHI2r[0]_125 to \ram/S_FSM_i2 meets
     61.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 60.715ns) by 55.606ns

 Path Details: \ram/PHI2r[0]_125 to \ram/S_FSM_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \ram/PHI2r[0]_125 (from C8M)
Route         2   e 1.198                                  \ram/PHI2r[0]
LUT4        ---     0.493              A to Z              \ram/i2_3_lut
Route         8   e 1.540                                  \ram/PHI2Start
LUT4        ---     0.493              D to Z              \ram/i1_2_lut_4_lut
Route         1   e 0.941                                  \ram/C8M_c_enable_13
                  --------
                    5.109  (28.0% logic, 72.0% route), 3 logic levels.


Passed:  The following path meets requirements by 55.667ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \ram/InitDone_129  (from C8M +)
   Destination:    FD1S3JX    D              \ram/nCS_130  (to C8M +)

   Delay:                   5.173ns  (27.6% logic, 72.4% route), 3 logic levels.

 Constraint Details:

      5.173ns data_path \ram/InitDone_129 to \ram/nCS_130 meets
     61.000ns delay constraint less
      0.160ns L_S requirement (totaling 60.840ns) by 55.667ns

 Path Details: \ram/InitDone_129 to \ram/nCS_130

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \ram/InitDone_129 (from C8M)
Route         5   e 1.462                                  \ram/InitDone
LUT4        ---     0.493              A to Z              \ram/i1_3_lut
Route         4   e 1.340                                  \ram/n7
LUT4        ---     0.493              D to Z              \ram/i3253_3_lut_4_lut
Route         1   e 0.941                                  \ram/nCS_N_526
                  --------
                    5.173  (27.6% logic, 72.4% route), 3 logic levels.


Passed:  The following path meets requirements by 55.667ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \ram/InitDone_129  (from C8M +)
   Destination:    FD1S3JX    D              \ram/nRAS_131  (to C8M +)

   Delay:                   5.173ns  (27.6% logic, 72.4% route), 3 logic levels.

 Constraint Details:

      5.173ns data_path \ram/InitDone_129 to \ram/nRAS_131 meets
     61.000ns delay constraint less
      0.160ns L_S requirement (totaling 60.840ns) by 55.667ns

 Path Details: \ram/InitDone_129 to \ram/nRAS_131

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \ram/InitDone_129 (from C8M)
Route         5   e 1.462                                  \ram/InitDone
LUT4        ---     0.493              A to Z              \ram/i1_3_lut
Route         4   e 1.340                                  \ram/n7
LUT4        ---     0.493              C to Z              \ram/i3471_3_lut_4_lut
Route         1   e 0.941                                  \ram/nRAS_N_544
                  --------
                    5.173  (27.6% logic, 72.4% route), 3 logic levels.

Report: 5.394 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 976.000000         |             |             |
-waveform { 0.000000 488.000000 } -name |             |             |
PHI2 [ get_ports { PHI2 } ]             |   976.000 ns|    20.671 ns|    12  
                                        |             |             |
create_clock -period 122.000000         |             |             |
-waveform { 0.000000 61.000000 } -name  |             |             |
C8M [ get_ports { C8M } ]               |   122.000 ns|    10.788 ns|     3  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 0  Score: 0

Constraints cover  11865 paths, 417 nets, and 1195 connections (62.5% coverage)


Peak memory: 65937408 bytes, TRCE: 6324224 bytes, DLYMAN: 4096 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
