
*** Running vivado
    with args -log MyClockTop_LED.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MyClockTop_LED.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source MyClockTop_LED.tcl -notrace
Command: synth_design -top MyClockTop_LED -part xa7a75tfgg484-1I
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7a75t-fgg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a75t-fgg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11968 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 351.977 ; gain = 81.805
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MyClockTop_LED' [C:/project_2/project_2.srcs/sources_1/new/MyClockTop.v:5]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [C:/project_2/project_2.srcs/sources_1/new/clock_divider.v:1]
	Parameter CLK_HZ bound to: 100000000 - type: integer 
	Parameter DIV_1KHZ bound to: 100000 - type: integer 
	Parameter DIV_1HZ bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (1#1) [C:/project_2/project_2.srcs/sources_1/new/clock_divider.v:1]
INFO: [Synth 8-638] synthesizing module 'time_counter' [C:/project_2/project_2.srcs/sources_1/new/time_counter.v:1]
INFO: [Synth 8-256] done synthesizing module 'time_counter' (2#1) [C:/project_2/project_2.srcs/sources_1/new/time_counter.v:1]
INFO: [Synth 8-638] synthesizing module 'led_driver' [C:/project_2/project_2.srcs/sources_1/new/led_driver.v:1]
INFO: [Synth 8-256] done synthesizing module 'led_driver' (3#1) [C:/project_2/project_2.srcs/sources_1/new/led_driver.v:1]
INFO: [Synth 8-256] done synthesizing module 'MyClockTop_LED' (4#1) [C:/project_2/project_2.srcs/sources_1/new/MyClockTop.v:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 392.309 ; gain = 122.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 392.309 ; gain = 122.137
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xa7a75tfgg484-1I
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/project_2/project_2.srcs/constrs_1/new/watch_top.xdc]
Finished Parsing XDC File [C:/project_2/project_2.srcs/constrs_1/new/watch_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/project_2/project_2.srcs/constrs_1/new/watch_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MyClockTop_LED_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MyClockTop_LED_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 697.207 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 697.207 ; gain = 427.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7a75tfgg484-1I
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 697.207 ; gain = 427.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 697.207 ; gain = 427.035
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "tick_1khz" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tick_1hz" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "sec1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "min0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "min1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 697.207 ; gain = 427.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               27 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 2     
+---Registers : 
	               27 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module time_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 180 (col length:80)
BRAMs: 210 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element u_div/c1k_reg was removed.  [C:/project_2/project_2.srcs/sources_1/new/clock_divider.v:12]
WARNING: [Synth 8-6014] Unused sequential element u_div/tick_1khz_reg was removed.  [C:/project_2/project_2.srcs/sources_1/new/clock_divider.v:12]
INFO: [Synth 8-5545] ROM "u_div/tick_1hz" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design MyClockTop_LED has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design MyClockTop_LED has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design MyClockTop_LED has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design MyClockTop_LED has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design MyClockTop_LED has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design MyClockTop_LED has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design MyClockTop_LED has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design MyClockTop_LED has port led[8] driven by constant 0
WARNING: [Synth 8-3332] Sequential element (u_time/min0_reg[3]) is unused and will be removed from module MyClockTop_LED.
WARNING: [Synth 8-3332] Sequential element (u_time/min0_reg[2]) is unused and will be removed from module MyClockTop_LED.
WARNING: [Synth 8-3332] Sequential element (u_time/min0_reg[1]) is unused and will be removed from module MyClockTop_LED.
WARNING: [Synth 8-3332] Sequential element (u_time/min0_reg[0]) is unused and will be removed from module MyClockTop_LED.
WARNING: [Synth 8-3332] Sequential element (u_time/min1_reg[3]) is unused and will be removed from module MyClockTop_LED.
WARNING: [Synth 8-3332] Sequential element (u_time/min1_reg[2]) is unused and will be removed from module MyClockTop_LED.
WARNING: [Synth 8-3332] Sequential element (u_time/min1_reg[1]) is unused and will be removed from module MyClockTop_LED.
WARNING: [Synth 8-3332] Sequential element (u_time/min1_reg[0]) is unused and will be removed from module MyClockTop_LED.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 697.207 ; gain = 427.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 697.207 ; gain = 427.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 697.207 ; gain = 427.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 697.207 ; gain = 427.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 697.207 ; gain = 427.035
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 697.207 ; gain = 427.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 697.207 ; gain = 427.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 697.207 ; gain = 427.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 697.207 ; gain = 427.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 697.207 ; gain = 427.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |    30|
|4     |LUT2   |     1|
|5     |LUT3   |     2|
|6     |LUT4   |    38|
|7     |LUT5   |     3|
|8     |LUT6   |     5|
|9     |FDCE   |    36|
|10    |IBUF   |     2|
|11    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |   141|
|2     |  u_div  |clock_divider |    97|
|3     |  u_time |time_counter  |    25|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 697.207 ; gain = 427.035
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 697.207 ; gain = 122.137
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 697.207 ; gain = 427.035
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

25 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 697.207 ; gain = 434.801
INFO: [Common 17-1381] The checkpoint 'C:/project_2/project_2.runs/synth_1/MyClockTop_LED.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 697.207 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jun 11 18:22:45 2025...
