Paula Aguilera , Jungseob Lee , Amin Farmahini-Farahani , Katherine Morrow , Michael Schulte , Nam Sung Kim, Process variation-aware workload partitioning algorithms for GPUs supporting spatial-multitasking, Proceedings of the conference on Design, Automation & Test in Europe, March 24-28, 2014, Dresden, Germany
F. Ahmed, M. M. Sabry, D. Atienza, and L. Milor. 2012. Wearout-aware compiler-directed register assignment for embedded systems. In Proceedings of the 2012 13th International Symposium on Quality Electronic Design (ISQED’12). 33--40. DOI:http://dx.doi.org/10.1109/ISQED.2012.6187471
AMD. 2013. AMD Accelerated Parallel Processing OpenCL Programming Guide. Retrieved June 10, 2015, from http://developer.amd.com/wordpress/media/2013/07/AMD&lowbar;Accelerated&lowbar;Parallel&lowbar;Processing&lowbar;OpenCL&lowbar;Programming&lowbar;Guide-rev-2.7.pdf.
AMD APP SDK. 2013. AMD APP SDK v2.9. Available at http://developer.amd.com/tools-and-sdks/opencl-zone/amd-accelerated-parallel-processing-app-sdk/
L. Bautista Gomez , F. Cappello , L. Carro , N. DeBardeleben , B. Fang , S. Gurumurthi , K. Pattabiraman , P. Rech , M. Sonza Reorda, GPGPUs: how to combine high computational power with high reliability, Proceedings of the conference on Design, Automation & Test in Europe, March 24-28, 2014, Dresden, Germany
K. Bernstein , D. J. Frank , A. E. Gattiker , W. Haensch , B. L. Ji , S. R. Nassif , E. J. Nowak , D. J. Pearson , N. J. Rohrer, High-performance CMOS variability in the 65-nm regime and beyond, IBM Journal of Research and Development, v.50 n.4/5, p.433-449, July 2006
S. Bhardwaj, W. Wang, R. Vattikonda, Y. Cao, and S. Vrudhula. 2006. Predictive modeling of the NBTI effect for reliable design. In Proceedings of the IEEE Custom Integrated Circuits Conference (CICC’06). 189--192. DOI:http://dx.doi.org/10.1109/CICC.2006.320885
S. Chakravarthi, A. T. Krishnan, V. Reddy, C. F. Machala, and S. Krishnan. 2004. A comprehensive framework for predictive modeling of negative bias temperature instability. In Proceedings of the IEEE 42nd AnnualInternational Reliability Physics Symposium. 273--282. DOI:http://dx.doi.org/10.1109/RELPHY.2004.1315337
T. B Chan, J. Sartori, P. Gupta, and R. Kumar. 2011. On the efficacy of NBTI mitigation techniques. In Proceedings of the Design, Automation, and Test in Europe Conference Exhibition (DATE’11). 1--6. DOI:http://dx.doi.org/10.1109/DATE.2011.5763151
G. Chen, K. Y. Chuah, M.-F. Li, D. S. H. Chan, C. H. Ang, J. Z. Zheng, Y. Jin, and D. L. Kwong. 2003. Dynamic NBTI of PMOS transistors and its impact on device lifetime. In Proceedings of the IEEE 41st AnnualInternational Reliability Physics Symposium. 196--202. DOI:http://dx.doi.org/10.1109/RELPHY.2003.1197745
G. Chen, M.-F. Li, C. H. Ang, J. Z. Zheng, and D.-L. Kwong. 2002. Dynamic NBTI of p-MOS transistors and its impact on MOSFET scaling. IEEE Electron Device Letters 23, 12, 734--736. DOI:http://dx.doi.org/10.1109/LED.2002.805750
Xiaoming Chen , Yu Wang , Yun Liang , Yuan Xie , Huazhong Yang, Run-Time Technique for Simultaneous Aging and Power Optimization in GPGPUs, Proceedings of the 51st Annual Design Automation Conference, p.1-6, June 01-05, 2014, San Francisco, CA, USA[doi>10.1145/2593069.2593208]
S. Dighe, S. R. Vangal, P. Aseron, S. Kumar, T. Jacob, K. A. Bowman, J. Howard, J. Tschanz, V. Erraguntla, N. Borkar, V. K. De, and S. Borkar. 2011. Within-die variation-aware dynamic-voltage-frequency-scaling with optimal core allocation and thread hopping for the 80-core teraflops processor. IEEE Journal of Solid-State Circuits 46, 1, 184--193. DOI:http://dx.doi.org/10.1109/JSSC.2010.2080550
Waleed Dweik , Mohammad Abdel Majeed , Murali Annavaram, Warped-Shield: Tolerating Hard Faults in GPGPUs, Proceedings of the 2014 44th Annual IEEE/IFIP International Conference on Dependable Systems and Networks, p.431-442, June 23-26, 2014[doi>10.1109/DSN.2014.95]
Farshad Firouzi , Saman Kiamehr , Mehdi B. Tahoori, NBTI mitigation by optimized NOP assignment and insertion, Proceedings of the Conference on Design, Automation and Test in Europe, March 12-16, 2012, Dresden, Germany
Erika Gunadi , Abhisek A. Sinkar , Nam Sung Kim , Mikko H. Lipasti, Combating Aging with the Colt Duty Cycle Equalizer, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.103-114, December 04-08, 2010[doi>10.1109/MICRO.2010.37]
Puneet Gupta , Yuvraj Agarwal , Lara Dolecek , Nikil Dutt , Rajesh K. Gupta , Rakesh Kumar , Subhasish Mitra , Alexandru Nicolau , Tajana Simunic Rosing , Mani B. Srivastava , Steven Swanson , Dennis Sylvester, Underdesigned and Opportunistic Computing in Presence of Hardware Variability, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.32 n.1, p.8-23, January 2013[doi>10.1109/TCAD.2012.2223467]
Ulya R. Karpuzcu , Brian Greskamp , Josep Torrellas, The BubbleWrap many-core: popping cores for sequential acceleration, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669169]
Sanjay V. Kumar , Chris H. Kim , Sachin S. Sapatnekar, An analytical model for negative bias temperature instability, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233601]
Jungseob Lee , Paritosh Pratap Ajgaonkar , Nam Sung Kim, Analyzing throughput of GPGPUs exploiting within-die core-to-core frequency variation, Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software, p.237-246, April 10-12, 2011[doi>10.1109/ISPASS.2011.5762740]
Fabian Oboril , Mehdi B. Tahoori, ExtraTime: Modeling and analysis of wearout due to transistor aging at microarchitecture-level, Proceedings of the 2012 42nd Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN), p.1-12, June 25-28, 2012
S. Ogawa and N. Shiono. 1995. Generalized diffusion-reaction model for the low-field charge-buildup instability at the Si-SiO2 interface. Physical Review 51, 7, 4218--4230.
OpenCL. 2009. OpenCL Programming Guide for the CUDA Architecture. Retrieved June 10, 2015, from http://www.nvidia.com/content/cudazone/download/OpenCL/NVIDIA&lowbar;OpenCL&lowbar;ProgrammingGuide.pdf.
Francesco Paterna , Luca Benini , Andrea Acquaviva , Francesco Papariello , Giuseppe Desoli , Mauro Olivieri, Adaptive idleness distribution for non-uniform aging tolerance in multiprocessor systems-on-chip, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Abbas Rahimi , Luca Benini , Rajesh K. Gupta, Aging-aware compiler-directed VLIW assignment for GPGPU architectures, Proceedings of the 50th Annual Design Automation Conference, May 29-June 07, 2013, Austin, Texas[doi>10.1145/2463209.2488754]
Abbas Rahimi , Luca Benini , Rajesh K. Gupta, Hierarchically focused guardbanding: an adaptive approach to mitigate PVT variations and aging, Proceedings of the Conference on Design, Automation and Test in Europe, March 18-22, 2013, Grenoble, France
P. Singh, E. Karl, D. Sylvester, and D. Blaauw. 2011. Dynamic NBTI management using a 45 nm multi-degradation sensor. IEEE Transactions on Circuits and Systems I: Regular Papers 58, 9, 2026--2037. DOI:http://dx.doi.org/10.1109/TCSI.2011.2163894
Jin Sun , Roman Lysecky , Karthik Shankar , Avinash Kodi , Ahmed Louri , Janet M. Wang, Workload capacity considering NBTI degradation in multi-core systems, Proceedings of the 2010 Asia and South Pacific Design Automation Conference, January 18-21, 2010, Taipei, Taiwan
Jin Sun , Roman Lysecky , Karthik Shankar , Avinash Kodi , Ahmed Louri , Janet Roveda, Workload assignment considering NBTI degradation in multicore systems, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.10 n.1, p.1-22, January 2014[doi>10.1145/2539124]
Abhishek Tiwari , Josep Torrellas, Facelift: Hiding and slowing down aging in multicores, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.129-140, November 08-12, 2008[doi>10.1109/MICRO.2008.4771785]
Rafael Ubal , Byunghyun Jang , Perhaad Mistry , Dana Schaa , David Kaeli, Multi2Sim: a simulation framework for CPU-GPU computing, Proceedings of the 21st international conference on Parallel architectures and compilation techniques, September 19-23, 2012, Minneapolis, Minnesota, USA[doi>10.1145/2370816.2370865]
Shuai Wang , Tao Jin , Chuanlei Zheng , Guangshan Duan, Low power aging-aware register file design by duty cycle balancing, Proceedings of the Conference on Design, Automation and Test in Europe, March 12-16, 2012, Dresden, Germany
Wenping Wang , Shengqi Yang , Sarvesh Bhardwaj , Sarma Vrudhula , Frank Liu , Yu Cao, The impact of NBTI effect on combinational circuit: modeling, simulation, and analysis, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.18 n.2, p.173-183, February 2010[doi>10.1109/TVLSI.2008.2008810]
