# vco (module)

### Author : Foez Ahmed (foez.official@gmail.com)

## TOP IO
<img src="./vco_top.svg">

## Description
 Write a markdown documentation for this systemverilog module:
<br>**This file is part of squared-studio : hardware**
<br>**Copyright (c) 2025 squared-studio**
<br>**Licensed under the MIT License**
<br>**See LICENSE file in the repository root for full license information**

## Parameters
|Name|Type|Dimension|Default Value|Description|
|-|-|-|-|-|

## Ports
|Name|Direction|Type|Dimension|Description|
|-|-|-|-|-|
|arst_ni|input|logic||active low asynchronous reset|
|freq_incr_i|input|logic||increase frequency|
|freq_decr_i|input|logic||decrease frequency|
|stable_cfg|input|logic||configuration is stable|
|clk_o|output|logic|||
|locked_o|output|logic|||
