# compile verilog/system verilog design source files
verilog xil_defaultlib  "top_sim_time_synth.v"
sv xil_defaultlib  "../../../../5lab.srcs/sim_1/imports/new/top_sim.sv"

# Do not sort compile order
nosort
