module logic_gates(
    input a,b,
    output y0,y1,y2
    );
    assign y0=~a; //NOT operation
    assign y1=~(a&b);//NAND operation
    assign y2=~(a|b);//NOR operation
endmodule
