---
layout: home

hero:
  name: RISC-V for Aerospace Application
  text: Project Documentation
  tagline: CTI Renato Archer and PFE Insper
  image:
    light: /en/public/images/RISC-V_Stacked_Color.svg
    dark: /en/public/images/RISC-V_Stacked_White_Yellow.svg
    alt: RISC-V
  actions:
    - text: About
      link: /en/guide/
    - text: Getting started
      link: /en/guide/
      theme: alt
    - text: Architecture
      link: /en/reference/components/
      theme: alt
    - text: Specification
      link: /en/reference/components/
      theme: alt

features:
  - title: RISC-V Bare Metal
    details: Specification of the processing core architecture
    link: https://wiki.riscv.org
    linkText: Learn more
  - title: Visual Studio Code and Docker
    details: Containerized development environment
    link: https://code.visualstudio.com/docs/devcontainers/containers
    linkText: Learn more
  - title: Intel® Quartus® Prime Lite
    details: Framework for hardware description on Intel FPGA boards
    link: https://www.intel.com.br/content/www/br/pt/products/details/fpga/development-tools/quartus-prime.html
    linkText: Learn more
  - title: Pytest and Cocotb
    details: Integration testing framework for VHDL
    link: https://cocotb.org/
    linkText: Learn more
---
