$ 0 5.0E-6 1.0312258501325766 50 5.0 50
x 129 76 894 111 1 24 NOT gates can be used to create the NAND and the NOR gate. \nThey're regular AND and OR gates, just with an inverted output.
150 86 225 198 225 0 2 0.0
I 198 225 262 225 0 0.5
M 262 225 310 225 6 3.0
L 86 209 54 209 2 0 false 5.0 0.0
L 86 241 54 241 2 0 false 5.0 0.0
151 102 337 246 337 0 2 0.0
M 246 337 310 337 6 3.0
L 102 321 54 321 2 0 false 5.0 0.0
L 102 353 54 353 2 0 false 5.0 0.0
x 875 200 936 351 0 24 NOR\nA B Y\n0 0 1\n0 1 0\n1 0 0\n1 1 0
x 395 203 460 354 0 24 NAND\nA B Y\n0 0 1\n0 1 1\n1 0 1\n1 1 0
162 262 225 262 161 1 2.1024259 1.0 0.0 0.0
r 262 161 342 161 0 100.0
g 342 161 342 177 0
162 246 337 246 273 1 2.1024259 1.0 0.0 0.0
r 246 273 342 273 0 100.0
g 342 273 342 305 0
152 566 225 678 225 0 2 0.0
I 678 225 742 225 0 0.5
M 742 225 790 225 6 3.0
L 566 209 534 209 2 0 false 5.0 0.0
L 566 241 534 241 2 0 false 5.0 0.0
153 566 337 710 337 0 2 0.0
L 566 321 534 321 2 0 false 5.0 0.0
L 566 353 534 353 2 0 false 5.0 0.0
M 710 337 790 337 6 3.0
162 742 225 742 161 1 2.1024259 1.0 0.0 0.0
r 742 161 822 161 0 100.0
g 822 161 822 177 0
162 710 337 710 273 1 2.1024259 1.0 0.0 0.0
r 710 273 822 273 0 100.0
g 822 273 822 289 0
x 164 445 860 509 1 24 Above you can find two NAND gates and two NOR gates.\nYou'll notice that using a NAND/NOR gate is exactly\n the same as using AND/OR gates with an inverted output.
