// Seed: 2617895041
module module_0 (
    input tri0 id_0,
    output tri0 id_1,
    input supply1 id_2,
    input tri1 id_3,
    output tri0 id_4
    , id_14,
    output tri id_5,
    input tri id_6,
    output uwire id_7,
    input supply0 id_8,
    output supply1 id_9,
    output tri0 id_10,
    output wire id_11,
    input wire id_12
);
  assign id_9 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    input wor id_1,
    input tri1 id_2,
    input uwire id_3,
    input wor id_4,
    output supply1 id_5
);
  wire id_7;
  initial disable id_8;
  wire id_9;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_1,
      id_3,
      id_5,
      id_5,
      id_3,
      id_0,
      id_3,
      id_0,
      id_5,
      id_0,
      id_2
  );
  assign modCall_1.id_7 = 0;
  wire id_10;
endmodule
