

================================================================
== Vitis HLS Report for 'kernel_mhsa_Pipeline_XB_INIT'
================================================================
* Date:           Sat Sep 27 23:15:13 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.142 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      770|      770|  3.080 us|  3.080 us|  769|  769|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- XB_INIT  |      768|      768|         1|          1|          1|   768|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.14>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [kernel_MHSA.cpp:175]   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.39ns)   --->   "%store_ln175 = store i10 0, i10 %i" [kernel_MHSA.cpp:175]   --->   Operation 5 'store' 'store_ln175' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc173"   --->   Operation 6 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_6 = load i10 %i" [kernel_MHSA.cpp:175]   --->   Operation 7 'load' 'i_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.71ns)   --->   "%add_ln175 = add i10 %i_6, i10 1" [kernel_MHSA.cpp:175]   --->   Operation 8 'add' 'add_ln175' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.60ns)   --->   "%icmp_ln175 = icmp_eq  i10 %i_6, i10 768" [kernel_MHSA.cpp:175]   --->   Operation 9 'icmp' 'icmp_ln175' <Predicate = true> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln175 = br i1 %icmp_ln175, void %for.inc173.split, void %ACCUM_ZERO.preheader.exitStub" [kernel_MHSA.cpp:175]   --->   Operation 10 'br' 'br_ln175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln175 = trunc i10 %i_6" [kernel_MHSA.cpp:175]   --->   Operation 11 'trunc' 'trunc_ln175' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln176 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_113" [kernel_MHSA.cpp:176]   --->   Operation 12 'specpipeline' 'specpipeline_ln176' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%speclooptripcount_ln175 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768" [kernel_MHSA.cpp:175]   --->   Operation 13 'speclooptripcount' 'speclooptripcount_ln175' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specloopname_ln175 = specloopname void @_ssdm_op_SpecLoopName, void @empty_78" [kernel_MHSA.cpp:175]   --->   Operation 14 'specloopname' 'specloopname_ln175' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%lshr_ln8 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %i_6, i32 3, i32 9" [kernel_MHSA.cpp:175]   --->   Operation 15 'partselect' 'lshr_ln8' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln175 = zext i7 %lshr_ln8" [kernel_MHSA.cpp:175]   --->   Operation 16 'zext' 'zext_ln175' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%xb_addr = getelementptr i32 %xb, i64 0, i64 %zext_ln175" [kernel_MHSA.cpp:177]   --->   Operation 17 'getelementptr' 'xb_addr' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%xb_1_addr = getelementptr i32 %xb_1, i64 0, i64 %zext_ln175" [kernel_MHSA.cpp:177]   --->   Operation 18 'getelementptr' 'xb_1_addr' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%xb_2_addr = getelementptr i32 %xb_2, i64 0, i64 %zext_ln175" [kernel_MHSA.cpp:177]   --->   Operation 19 'getelementptr' 'xb_2_addr' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%xb_3_addr = getelementptr i32 %xb_3, i64 0, i64 %zext_ln175" [kernel_MHSA.cpp:177]   --->   Operation 20 'getelementptr' 'xb_3_addr' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%xb_4_addr = getelementptr i32 %xb_4, i64 0, i64 %zext_ln175" [kernel_MHSA.cpp:177]   --->   Operation 21 'getelementptr' 'xb_4_addr' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%xb_5_addr = getelementptr i32 %xb_5, i64 0, i64 %zext_ln175" [kernel_MHSA.cpp:177]   --->   Operation 22 'getelementptr' 'xb_5_addr' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%xb_6_addr = getelementptr i32 %xb_6, i64 0, i64 %zext_ln175" [kernel_MHSA.cpp:177]   --->   Operation 23 'getelementptr' 'xb_6_addr' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%xb_7_addr = getelementptr i32 %xb_7, i64 0, i64 %zext_ln175" [kernel_MHSA.cpp:177]   --->   Operation 24 'getelementptr' 'xb_7_addr' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.36ns)   --->   "%switch_ln177 = switch i3 %trunc_ln175, void %arrayidx172.case.7, i3 0, void %arrayidx172.case.0, i3 1, void %arrayidx172.case.1, i3 2, void %arrayidx172.case.2, i3 3, void %arrayidx172.case.3, i3 4, void %arrayidx172.case.4, i3 5, void %arrayidx172.case.5, i3 6, void %arrayidx172.case.6" [kernel_MHSA.cpp:177]   --->   Operation 25 'switch' 'switch_ln177' <Predicate = (!icmp_ln175)> <Delay = 0.36>
ST_1 : Operation 26 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln177 = muxlogic i32 0"   --->   Operation 26 'muxlogic' 'muxLogicRAMData_to_store_ln177' <Predicate = (!icmp_ln175 & trunc_ln175 == 6)> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln177 = muxlogic i7 %xb_6_addr"   --->   Operation 27 'muxlogic' 'muxLogicRAMAddr_to_store_ln177' <Predicate = (!icmp_ln175 & trunc_ln175 == 6)> <Delay = 0.42>
ST_1 : Operation 28 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 3)   --->   "%store_ln177 = store i32 0, i7 %xb_6_addr" [kernel_MHSA.cpp:177]   --->   Operation 28 'store' 'store_ln177' <Predicate = (!icmp_ln175 & trunc_ln175 == 6)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln177 = br void %arrayidx172.exit" [kernel_MHSA.cpp:177]   --->   Operation 29 'br' 'br_ln177' <Predicate = (!icmp_ln175 & trunc_ln175 == 6)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln177 = muxlogic i32 0"   --->   Operation 30 'muxlogic' 'muxLogicRAMData_to_store_ln177' <Predicate = (!icmp_ln175 & trunc_ln175 == 5)> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln177 = muxlogic i7 %xb_5_addr"   --->   Operation 31 'muxlogic' 'muxLogicRAMAddr_to_store_ln177' <Predicate = (!icmp_ln175 & trunc_ln175 == 5)> <Delay = 0.42>
ST_1 : Operation 32 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 3)   --->   "%store_ln177 = store i32 0, i7 %xb_5_addr" [kernel_MHSA.cpp:177]   --->   Operation 32 'store' 'store_ln177' <Predicate = (!icmp_ln175 & trunc_ln175 == 5)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln177 = br void %arrayidx172.exit" [kernel_MHSA.cpp:177]   --->   Operation 33 'br' 'br_ln177' <Predicate = (!icmp_ln175 & trunc_ln175 == 5)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln177 = muxlogic i32 0"   --->   Operation 34 'muxlogic' 'muxLogicRAMData_to_store_ln177' <Predicate = (!icmp_ln175 & trunc_ln175 == 4)> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln177 = muxlogic i7 %xb_4_addr"   --->   Operation 35 'muxlogic' 'muxLogicRAMAddr_to_store_ln177' <Predicate = (!icmp_ln175 & trunc_ln175 == 4)> <Delay = 0.42>
ST_1 : Operation 36 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 3)   --->   "%store_ln177 = store i32 0, i7 %xb_4_addr" [kernel_MHSA.cpp:177]   --->   Operation 36 'store' 'store_ln177' <Predicate = (!icmp_ln175 & trunc_ln175 == 4)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln177 = br void %arrayidx172.exit" [kernel_MHSA.cpp:177]   --->   Operation 37 'br' 'br_ln177' <Predicate = (!icmp_ln175 & trunc_ln175 == 4)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln177 = muxlogic i32 0"   --->   Operation 38 'muxlogic' 'muxLogicRAMData_to_store_ln177' <Predicate = (!icmp_ln175 & trunc_ln175 == 3)> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln177 = muxlogic i7 %xb_3_addr"   --->   Operation 39 'muxlogic' 'muxLogicRAMAddr_to_store_ln177' <Predicate = (!icmp_ln175 & trunc_ln175 == 3)> <Delay = 0.42>
ST_1 : Operation 40 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 3)   --->   "%store_ln177 = store i32 0, i7 %xb_3_addr" [kernel_MHSA.cpp:177]   --->   Operation 40 'store' 'store_ln177' <Predicate = (!icmp_ln175 & trunc_ln175 == 3)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln177 = br void %arrayidx172.exit" [kernel_MHSA.cpp:177]   --->   Operation 41 'br' 'br_ln177' <Predicate = (!icmp_ln175 & trunc_ln175 == 3)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln177 = muxlogic i32 0"   --->   Operation 42 'muxlogic' 'muxLogicRAMData_to_store_ln177' <Predicate = (!icmp_ln175 & trunc_ln175 == 2)> <Delay = 0.42>
ST_1 : Operation 43 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln177 = muxlogic i7 %xb_2_addr"   --->   Operation 43 'muxlogic' 'muxLogicRAMAddr_to_store_ln177' <Predicate = (!icmp_ln175 & trunc_ln175 == 2)> <Delay = 0.42>
ST_1 : Operation 44 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 3)   --->   "%store_ln177 = store i32 0, i7 %xb_2_addr" [kernel_MHSA.cpp:177]   --->   Operation 44 'store' 'store_ln177' <Predicate = (!icmp_ln175 & trunc_ln175 == 2)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln177 = br void %arrayidx172.exit" [kernel_MHSA.cpp:177]   --->   Operation 45 'br' 'br_ln177' <Predicate = (!icmp_ln175 & trunc_ln175 == 2)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln177 = muxlogic i32 0"   --->   Operation 46 'muxlogic' 'muxLogicRAMData_to_store_ln177' <Predicate = (!icmp_ln175 & trunc_ln175 == 1)> <Delay = 0.42>
ST_1 : Operation 47 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln177 = muxlogic i7 %xb_1_addr"   --->   Operation 47 'muxlogic' 'muxLogicRAMAddr_to_store_ln177' <Predicate = (!icmp_ln175 & trunc_ln175 == 1)> <Delay = 0.42>
ST_1 : Operation 48 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 3)   --->   "%store_ln177 = store i32 0, i7 %xb_1_addr" [kernel_MHSA.cpp:177]   --->   Operation 48 'store' 'store_ln177' <Predicate = (!icmp_ln175 & trunc_ln175 == 1)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln177 = br void %arrayidx172.exit" [kernel_MHSA.cpp:177]   --->   Operation 49 'br' 'br_ln177' <Predicate = (!icmp_ln175 & trunc_ln175 == 1)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln177 = muxlogic i32 0"   --->   Operation 50 'muxlogic' 'muxLogicRAMData_to_store_ln177' <Predicate = (!icmp_ln175 & trunc_ln175 == 0)> <Delay = 0.42>
ST_1 : Operation 51 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln177 = muxlogic i7 %xb_addr"   --->   Operation 51 'muxlogic' 'muxLogicRAMAddr_to_store_ln177' <Predicate = (!icmp_ln175 & trunc_ln175 == 0)> <Delay = 0.42>
ST_1 : Operation 52 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 3)   --->   "%store_ln177 = store i32 0, i7 %xb_addr" [kernel_MHSA.cpp:177]   --->   Operation 52 'store' 'store_ln177' <Predicate = (!icmp_ln175 & trunc_ln175 == 0)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln177 = br void %arrayidx172.exit" [kernel_MHSA.cpp:177]   --->   Operation 53 'br' 'br_ln177' <Predicate = (!icmp_ln175 & trunc_ln175 == 0)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln177 = muxlogic i32 0"   --->   Operation 54 'muxlogic' 'muxLogicRAMData_to_store_ln177' <Predicate = (!icmp_ln175 & trunc_ln175 == 7)> <Delay = 0.42>
ST_1 : Operation 55 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln177 = muxlogic i7 %xb_7_addr"   --->   Operation 55 'muxlogic' 'muxLogicRAMAddr_to_store_ln177' <Predicate = (!icmp_ln175 & trunc_ln175 == 7)> <Delay = 0.42>
ST_1 : Operation 56 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 3)   --->   "%store_ln177 = store i32 0, i7 %xb_7_addr" [kernel_MHSA.cpp:177]   --->   Operation 56 'store' 'store_ln177' <Predicate = (!icmp_ln175 & trunc_ln175 == 7)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln177 = br void %arrayidx172.exit" [kernel_MHSA.cpp:177]   --->   Operation 57 'br' 'br_ln177' <Predicate = (!icmp_ln175 & trunc_ln175 == 7)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.39ns)   --->   "%store_ln175 = store i10 %add_ln175, i10 %i" [kernel_MHSA.cpp:175]   --->   Operation 58 'store' 'store_ln175' <Predicate = (!icmp_ln175)> <Delay = 0.39>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln175 = br void %for.inc173" [kernel_MHSA.cpp:175]   --->   Operation 59 'br' 'br_ln175' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 60 'ret' 'ret_ln0' <Predicate = (icmp_ln175)> <Delay = 0.28>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 2.142ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln175', kernel_MHSA.cpp:175) of constant 0 on local variable 'i', kernel_MHSA.cpp:175 [10]  (0.393 ns)
	'load' operation 10 bit ('i', kernel_MHSA.cpp:175) on local variable 'i', kernel_MHSA.cpp:175 [13]  (0.000 ns)
	'add' operation 10 bit ('add_ln175', kernel_MHSA.cpp:175) [14]  (0.717 ns)
	'store' operation 0 bit ('store_ln175', kernel_MHSA.cpp:175) of variable 'add_ln175', kernel_MHSA.cpp:175 on local variable 'i', kernel_MHSA.cpp:175 [74]  (0.393 ns)
	blocking operation 0.639 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
