Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri May 10 22:21:03 2019
| Host         : parallels-vm running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a12ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    63 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      7 |            1 |
|     12 |            1 |
|    16+ |           13 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            9 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |             113 |           31 |
| Yes          | No                    | No                     |              16 |            5 |
| Yes          | No                    | Yes                    |              25 |            6 |
| Yes          | Yes                   | No                     |             242 |          108 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------+----------------------+------------------+----------------+
|  Clock Signal  |             Enable Signal            |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------+----------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                      | u4/count1[6]_i_1_n_0 |                2 |              7 |
|  clk_IBUF_BUFG |                                      |                      |                9 |             12 |
|  clk_IBUF_BUFG | u3/div0/nx_state_reg[1]_0            |                      |                5 |             16 |
|  clk_IBUF_BUFG | u3/div0/MntResul[18]_i_1_n_0         | reset_IBUF           |                6 |             19 |
|  clk_IBUF_BUFG | u3/div0/nx_state_reg_n_0_[0]         | reset_IBUF           |                8 |             19 |
|  clk_IBUF_BUFG | u3/div0/FMul1/E[0]                   | reset_IBUF           |               11 |             21 |
|  clk_IBUF_BUFG | u3/add0/update                       | reset_IBUF           |               15 |             24 |
|  clk_IBUF_BUFG | u3/add3/FSM_onehot_state_reg[2]_0[0] | reset_IBUF           |                6 |             25 |
|  clk_IBUF_BUFG | u3/sub1/update                       | reset_IBUF           |               16 |             26 |
|  clk_IBUF_BUFG | u3/sub0/FSM_onehot_state_reg[1]_0[0] | reset_IBUF           |               13 |             26 |
|  clk_IBUF_BUFG | u3/add3/update                       | reset_IBUF           |               13 |             26 |
|  clk_IBUF_BUFG | u3/div0/E[0]                         | reset_IBUF           |               11 |             27 |
|  clk_IBUF_BUFG | u3/mult0/update                      | reset_IBUF           |                8 |             27 |
|  clk_IBUF_BUFG | u3/mult1/update                      | reset_IBUF           |                7 |             27 |
|  clk_IBUF_BUFG |                                      | reset_IBUF           |               30 |            107 |
+----------------+--------------------------------------+----------------------+------------------+----------------+


