{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1604340189952 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1604340189952 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 02 12:03:09 2020 " "Processing started: Mon Nov 02 12:03:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1604340189952 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1604340189952 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_fpga_md5 -c DE0_fpga_md5 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_fpga_md5 -c DE0_fpga_md5 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1604340189952 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1604340190894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_fpga_md5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file de0_fpga_md5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_fpga_md5 " "Found entity 1: DE0_fpga_md5" {  } { { "DE0_fpga_md5.bdf" "" { Schematic "C:/Users/User/Desktop/DE0_fpga_md5/DE0_fpga_md5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604340191114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604340191114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll0.v 1 1 " "Found 1 design units, including 1 entities, in source file altpll0.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Found entity 1: altpll0" {  } { { "altpll0.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/altpll0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604340191224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604340191224 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_fpga_md5 " "Elaborating entity \"DE0_fpga_md5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1604340191344 ""}
{ "Warning" "WGDFX_INCONSISTENT_IO_TYPE" "GPIO0_D " "Found inconsistent I/O type for element \"GPIO0_D\"" {  } { { "DE0_fpga_md5.bdf" "" { Schematic "C:/Users/User/Desktop/DE0_fpga_md5/DE0_fpga_md5.bdf" { { 368 344 512 384 "GPIO0_D\[0\]" "" } { 384 872 1048 400 "GPIO0_D\[3\]" "" } } } }  } 0 275086 "Found inconsistent I/O type for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604340191525 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "GPIO0_D " "Converted elements in bus name \"GPIO0_D\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "GPIO0_D\[0\] GPIO0_D0 " "Converted element name(s) from \"GPIO0_D\[0\]\" to \"GPIO0_D0\"" {  } { { "DE0_fpga_md5.bdf" "" { Schematic "C:/Users/User/Desktop/DE0_fpga_md5/DE0_fpga_md5.bdf" { { 368 344 512 384 "GPIO0_D\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340191525 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "GPIO0_D\[1\] GPIO0_D1 " "Converted element name(s) from \"GPIO0_D\[1\]\" to \"GPIO0_D1\"" {  } { { "DE0_fpga_md5.bdf" "" { Schematic "C:/Users/User/Desktop/DE0_fpga_md5/DE0_fpga_md5.bdf" { { 384 344 512 400 "GPIO0_D\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340191525 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "GPIO0_D\[2\] GPIO0_D2 " "Converted element name(s) from \"GPIO0_D\[2\]\" to \"GPIO0_D2\"" {  } { { "DE0_fpga_md5.bdf" "" { Schematic "C:/Users/User/Desktop/DE0_fpga_md5/DE0_fpga_md5.bdf" { { 400 344 512 416 "GPIO0_D\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340191525 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "GPIO0_D\[3\] GPIO0_D3 " "Converted element name(s) from \"GPIO0_D\[3\]\" to \"GPIO0_D3\"" {  } { { "DE0_fpga_md5.bdf" "" { Schematic "C:/Users/User/Desktop/DE0_fpga_md5/DE0_fpga_md5.bdf" { { 384 872 1048 400 "GPIO0_D\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340191525 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "GPIO0_D\[4\] GPIO0_D4 " "Converted element name(s) from \"GPIO0_D\[4\]\" to \"GPIO0_D4\"" {  } { { "DE0_fpga_md5.bdf" "" { Schematic "C:/Users/User/Desktop/DE0_fpga_md5/DE0_fpga_md5.bdf" { { 168 1024 1200 184 "GPIO0_D\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340191525 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "GPIO0_D\[5\] GPIO0_D5 " "Converted element name(s) from \"GPIO0_D\[5\]\" to \"GPIO0_D5\"" {  } { { "DE0_fpga_md5.bdf" "" { Schematic "C:/Users/User/Desktop/DE0_fpga_md5/DE0_fpga_md5.bdf" { { 216 1024 1200 232 "GPIO0_D\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340191525 ""}  } { { "DE0_fpga_md5.bdf" "" { Schematic "C:/Users/User/Desktop/DE0_fpga_md5/DE0_fpga_md5.bdf" { { 368 344 512 384 "GPIO0_D\[0\]" "" } { 384 344 512 400 "GPIO0_D\[1\]" "" } { 400 344 512 416 "GPIO0_D\[2\]" "" } { 384 872 1048 400 "GPIO0_D\[3\]" "" } { 168 1024 1200 184 "GPIO0_D\[4\]" "" } { 216 1024 1200 232 "GPIO0_D\[5\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1604340191525 ""}
{ "Warning" "WSGN_SEARCH_FILE" "liquidcrystaldisplay.v 1 1 " "Using design file liquidcrystaldisplay.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LiquidCrystalDisplay " "Found entity 1: LiquidCrystalDisplay" {  } { { "liquidcrystaldisplay.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/liquidcrystaldisplay.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604340191615 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1604340191615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LiquidCrystalDisplay LiquidCrystalDisplay:inst4 " "Elaborating entity \"LiquidCrystalDisplay\" for hierarchy \"LiquidCrystalDisplay:inst4\"" {  } { { "DE0_fpga_md5.bdf" "inst4" { Schematic "C:/Users/User/Desktop/DE0_fpga_md5/DE0_fpga_md5.bdf" { { 512 792 984 752 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340191625 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 liquidcrystaldisplay.v(127) " "Verilog HDL assignment warning at liquidcrystaldisplay.v(127): truncated value with size 32 to match size of target (3)" {  } { { "liquidcrystaldisplay.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/liquidcrystaldisplay.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604340191645 "|DE0_fpga_md5|LiquidCrystalDisplay:inst4"}
{ "Warning" "WSGN_SEARCH_FILE" "delay.v 1 1 " "Using design file delay.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Delay " "Found entity 1: Delay" {  } { { "delay.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604340191745 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1604340191745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Delay LiquidCrystalDisplay:inst4\|Delay:powerDelay " "Elaborating entity \"Delay\" for hierarchy \"LiquidCrystalDisplay:inst4\|Delay:powerDelay\"" {  } { { "liquidcrystaldisplay.v" "powerDelay" { Text "C:/Users/User/Desktop/DE0_fpga_md5/liquidcrystaldisplay.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340191745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Delay LiquidCrystalDisplay:inst4\|Delay:wakeupDelay " "Elaborating entity \"Delay\" for hierarchy \"LiquidCrystalDisplay:inst4\|Delay:wakeupDelay\"" {  } { { "liquidcrystaldisplay.v" "wakeupDelay" { Text "C:/Users/User/Desktop/DE0_fpga_md5/liquidcrystaldisplay.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340191775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Delay LiquidCrystalDisplay:inst4\|Delay:pulseDelay " "Elaborating entity \"Delay\" for hierarchy \"LiquidCrystalDisplay:inst4\|Delay:pulseDelay\"" {  } { { "liquidcrystaldisplay.v" "pulseDelay" { Text "C:/Users/User/Desktop/DE0_fpga_md5/liquidcrystaldisplay.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340191825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0 altpll0:inst " "Elaborating entity \"altpll0\" for hierarchy \"altpll0:inst\"" {  } { { "DE0_fpga_md5.bdf" "inst" { Schematic "C:/Users/User/Desktop/DE0_fpga_md5/DE0_fpga_md5.bdf" { { 112 168 408 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340191845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll0:inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll0:inst\|altpll:altpll_component\"" {  } { { "altpll0.v" "altpll_component" { Text "C:/Users/User/Desktop/DE0_fpga_md5/altpll0.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340192476 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll0:inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"altpll0:inst\|altpll:altpll_component\"" {  } { { "altpll0.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/altpll0.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1604340192596 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll0:inst\|altpll:altpll_component " "Instantiated megafunction \"altpll0:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340192606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340192606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340192606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340192606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340192606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340192606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340192606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340192606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340192606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340192606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340192606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340192606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altpll0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altpll0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340192606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340192606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340192606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340192606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340192606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340192606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340192606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340192606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340192606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340192606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340192606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340192606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340192606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340192606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340192606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340192606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340192606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340192606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340192606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340192606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340192606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340192606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340192606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340192606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340192606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340192606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340192606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340192606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340192606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340192606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340192606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340192606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340192606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340192606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340192606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340192606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340192606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340192606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340192606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340192606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340192606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340192606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340192606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340192606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340192606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340192606 ""}  } { { "altpll0.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/altpll0.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1604340192606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll0_altpll " "Found entity 1: altpll0_altpll" {  } { { "db/altpll0_altpll.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/db/altpll0_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604340192927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1604340192927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0_altpll altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated " "Elaborating entity \"altpll0_altpll\" for hierarchy \"altpll0:inst\|altpll:altpll_component\|altpll0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340192927 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcdlinewriter.v 2 2 " "Using design file lcdlinewriter.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LcdLineWriter " "Found entity 1: LcdLineWriter" {  } { { "lcdlinewriter.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/lcdlinewriter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604340193547 ""} { "Info" "ISGN_ENTITY_NAME" "2 LcdLineWriterTester " "Found entity 2: LcdLineWriterTester" {  } { { "lcdlinewriter.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/lcdlinewriter.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604340193547 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1604340193547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LcdLineWriter LcdLineWriter:inst5 " "Elaborating entity \"LcdLineWriter\" for hierarchy \"LcdLineWriter:inst5\"" {  } { { "DE0_fpga_md5.bdf" "inst5" { Schematic "C:/Users/User/Desktop/DE0_fpga_md5/DE0_fpga_md5.bdf" { { 560 416 592 672 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340193558 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lcdlinewriter.v(43) " "Verilog HDL assignment warning at lcdlinewriter.v(43): truncated value with size 32 to match size of target (8)" {  } { { "lcdlinewriter.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/lcdlinewriter.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604340193618 "|DE0_fpga_md5|LcdLineWriter:inst5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lcdlinewriter.v(45) " "Verilog HDL assignment warning at lcdlinewriter.v(45): truncated value with size 32 to match size of target (8)" {  } { { "lcdlinewriter.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/lcdlinewriter.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604340193618 "|DE0_fpga_md5|LcdLineWriter:inst5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "charArray\[16..63\] 0 lcdlinewriter.v(13) " "Net \"charArray\[16..63\]\" at lcdlinewriter.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "lcdlinewriter.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/lcdlinewriter.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1604340193618 "|DE0_fpga_md5|LcdLineWriter:inst5"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "md5bruteforcer.v(190) " "Verilog HDL information at md5bruteforcer.v(190): always construct contains both blocking and non-blocking assignments" {  } { { "md5bruteforcer.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/md5bruteforcer.v" 190 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1604340193688 ""}
{ "Warning" "WSGN_SEARCH_FILE" "md5bruteforcer.v 1 1 " "Using design file md5bruteforcer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Md5BruteForcer " "Found entity 1: Md5BruteForcer" {  } { { "md5bruteforcer.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/md5bruteforcer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604340193688 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1604340193688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Md5BruteForcer Md5BruteForcer:inst2 " "Elaborating entity \"Md5BruteForcer\" for hierarchy \"Md5BruteForcer:inst2\"" {  } { { "DE0_fpga_md5.bdf" "inst2" { Schematic "C:/Users/User/Desktop/DE0_fpga_md5/DE0_fpga_md5.bdf" { { 144 800 1016 256 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340193698 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 md5bruteforcer.v(251) " "Verilog HDL assignment warning at md5bruteforcer.v(251): truncated value with size 32 to match size of target (8)" {  } { { "md5bruteforcer.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/md5bruteforcer.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604340193998 "|DE0_fpga_md5|Md5BruteForcer:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 md5bruteforcer.v(256) " "Verilog HDL assignment warning at md5bruteforcer.v(256): truncated value with size 32 to match size of target (8)" {  } { { "md5bruteforcer.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/md5bruteforcer.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604340193998 "|DE0_fpga_md5|Md5BruteForcer:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 md5bruteforcer.v(260) " "Verilog HDL assignment warning at md5bruteforcer.v(260): truncated value with size 64 to match size of target (32)" {  } { { "md5bruteforcer.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/md5bruteforcer.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604340193998 "|DE0_fpga_md5|Md5BruteForcer:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 md5bruteforcer.v(275) " "Verilog HDL assignment warning at md5bruteforcer.v(275): truncated value with size 64 to match size of target (32)" {  } { { "md5bruteforcer.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/md5bruteforcer.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604340193998 "|DE0_fpga_md5|Md5BruteForcer:inst2"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "md5bruteforcer.v(195) " "Verilog HDL Case Statement warning at md5bruteforcer.v(195): can't check case statement for completeness because the case expression has too many possible states" {  } { { "md5bruteforcer.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/md5bruteforcer.v" 195 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1604340194028 "|DE0_fpga_md5|Md5BruteForcer:inst2"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "md5bruteforcer.v(239) " "Verilog HDL Case Statement warning at md5bruteforcer.v(239): case item expression covers a value already covered by a previous case item" {  } { { "md5bruteforcer.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/md5bruteforcer.v" 239 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1604340194038 "|DE0_fpga_md5|Md5BruteForcer:inst2"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "md5bruteforcer.v(240) " "Verilog HDL Case Statement warning at md5bruteforcer.v(240): case item expression covers a value already covered by a previous case item" {  } { { "md5bruteforcer.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/md5bruteforcer.v" 240 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1604340194038 "|DE0_fpga_md5|Md5BruteForcer:inst2"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "md5bruteforcer.v(241) " "Verilog HDL Case Statement warning at md5bruteforcer.v(241): case item expression covers a value already covered by a previous case item" {  } { { "md5bruteforcer.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/md5bruteforcer.v" 241 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1604340194038 "|DE0_fpga_md5|Md5BruteForcer:inst2"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "md5bruteforcer.v(242) " "Verilog HDL Case Statement warning at md5bruteforcer.v(242): case item expression covers a value already covered by a previous case item" {  } { { "md5bruteforcer.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/md5bruteforcer.v" 242 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1604340194038 "|DE0_fpga_md5|Md5BruteForcer:inst2"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "md5bruteforcer.v(243) " "Verilog HDL Case Statement warning at md5bruteforcer.v(243): case item expression covers a value already covered by a previous case item" {  } { { "md5bruteforcer.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/md5bruteforcer.v" 243 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1604340194038 "|DE0_fpga_md5|Md5BruteForcer:inst2"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "md5bruteforcer.v(244) " "Verilog HDL Case Statement warning at md5bruteforcer.v(244): case item expression covers a value already covered by a previous case item" {  } { { "md5bruteforcer.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/md5bruteforcer.v" 244 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1604340194038 "|DE0_fpga_md5|Md5BruteForcer:inst2"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "md5bruteforcer.v(245) " "Verilog HDL Case Statement warning at md5bruteforcer.v(245): case item expression covers a value already covered by a previous case item" {  } { { "md5bruteforcer.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/md5bruteforcer.v" 245 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1604340194038 "|DE0_fpga_md5|Md5BruteForcer:inst2"}
{ "Warning" "WSGN_SEARCH_FILE" "md5printablechunkgenerator.v 1 1 " "Using design file md5printablechunkgenerator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Md5PrintableChunkGenerator " "Found entity 1: Md5PrintableChunkGenerator" {  } { { "md5printablechunkgenerator.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/md5printablechunkgenerator.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604340197253 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1604340197253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Md5PrintableChunkGenerator Md5BruteForcer:inst2\|Md5PrintableChunkGenerator:g " "Elaborating entity \"Md5PrintableChunkGenerator\" for hierarchy \"Md5BruteForcer:inst2\|Md5PrintableChunkGenerator:g\"" {  } { { "md5bruteforcer.v" "g" { Text "C:/Users/User/Desktop/DE0_fpga_md5/md5bruteforcer.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340197273 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 md5printablechunkgenerator.v(62) " "Verilog HDL assignment warning at md5printablechunkgenerator.v(62): truncated value with size 32 to match size of target (8)" {  } { { "md5printablechunkgenerator.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/md5printablechunkgenerator.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604340197273 "|DE0_fpga_md5|Md5BruteForcer:inst2|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 md5printablechunkgenerator.v(74) " "Verilog HDL assignment warning at md5printablechunkgenerator.v(74): truncated value with size 32 to match size of target (8)" {  } { { "md5printablechunkgenerator.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/md5printablechunkgenerator.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604340197273 "|DE0_fpga_md5|Md5BruteForcer:inst2|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 md5printablechunkgenerator.v(86) " "Verilog HDL assignment warning at md5printablechunkgenerator.v(86): truncated value with size 32 to match size of target (8)" {  } { { "md5printablechunkgenerator.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/md5printablechunkgenerator.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604340197273 "|DE0_fpga_md5|Md5BruteForcer:inst2|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 md5printablechunkgenerator.v(98) " "Verilog HDL assignment warning at md5printablechunkgenerator.v(98): truncated value with size 32 to match size of target (8)" {  } { { "md5printablechunkgenerator.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/md5printablechunkgenerator.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604340197273 "|DE0_fpga_md5|Md5BruteForcer:inst2|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 md5printablechunkgenerator.v(110) " "Verilog HDL assignment warning at md5printablechunkgenerator.v(110): truncated value with size 32 to match size of target (8)" {  } { { "md5printablechunkgenerator.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/md5printablechunkgenerator.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604340197273 "|DE0_fpga_md5|Md5BruteForcer:inst2|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 md5printablechunkgenerator.v(122) " "Verilog HDL assignment warning at md5printablechunkgenerator.v(122): truncated value with size 32 to match size of target (8)" {  } { { "md5printablechunkgenerator.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/md5printablechunkgenerator.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604340197283 "|DE0_fpga_md5|Md5BruteForcer:inst2|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 md5printablechunkgenerator.v(134) " "Verilog HDL assignment warning at md5printablechunkgenerator.v(134): truncated value with size 32 to match size of target (8)" {  } { { "md5printablechunkgenerator.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/md5printablechunkgenerator.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604340197283 "|DE0_fpga_md5|Md5BruteForcer:inst2|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 md5printablechunkgenerator.v(146) " "Verilog HDL assignment warning at md5printablechunkgenerator.v(146): truncated value with size 32 to match size of target (8)" {  } { { "md5printablechunkgenerator.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/md5printablechunkgenerator.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604340197283 "|DE0_fpga_md5|Md5BruteForcer:inst2|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 md5printablechunkgenerator.v(158) " "Verilog HDL assignment warning at md5printablechunkgenerator.v(158): truncated value with size 32 to match size of target (8)" {  } { { "md5printablechunkgenerator.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/md5printablechunkgenerator.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604340197283 "|DE0_fpga_md5|Md5BruteForcer:inst2|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 md5printablechunkgenerator.v(170) " "Verilog HDL assignment warning at md5printablechunkgenerator.v(170): truncated value with size 32 to match size of target (8)" {  } { { "md5printablechunkgenerator.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/md5printablechunkgenerator.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604340197283 "|DE0_fpga_md5|Md5BruteForcer:inst2|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 md5printablechunkgenerator.v(182) " "Verilog HDL assignment warning at md5printablechunkgenerator.v(182): truncated value with size 32 to match size of target (8)" {  } { { "md5printablechunkgenerator.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/md5printablechunkgenerator.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604340197283 "|DE0_fpga_md5|Md5BruteForcer:inst2|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 md5printablechunkgenerator.v(194) " "Verilog HDL assignment warning at md5printablechunkgenerator.v(194): truncated value with size 32 to match size of target (8)" {  } { { "md5printablechunkgenerator.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/md5printablechunkgenerator.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604340197283 "|DE0_fpga_md5|Md5BruteForcer:inst2|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 md5printablechunkgenerator.v(206) " "Verilog HDL assignment warning at md5printablechunkgenerator.v(206): truncated value with size 32 to match size of target (8)" {  } { { "md5printablechunkgenerator.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/md5printablechunkgenerator.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604340197283 "|DE0_fpga_md5|Md5BruteForcer:inst2|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 md5printablechunkgenerator.v(218) " "Verilog HDL assignment warning at md5printablechunkgenerator.v(218): truncated value with size 32 to match size of target (8)" {  } { { "md5printablechunkgenerator.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/md5printablechunkgenerator.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604340197283 "|DE0_fpga_md5|Md5BruteForcer:inst2|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 md5printablechunkgenerator.v(230) " "Verilog HDL assignment warning at md5printablechunkgenerator.v(230): truncated value with size 32 to match size of target (8)" {  } { { "md5printablechunkgenerator.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/md5printablechunkgenerator.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604340197283 "|DE0_fpga_md5|Md5BruteForcer:inst2|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 md5printablechunkgenerator.v(242) " "Verilog HDL assignment warning at md5printablechunkgenerator.v(242): truncated value with size 32 to match size of target (8)" {  } { { "md5printablechunkgenerator.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/md5printablechunkgenerator.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604340197283 "|DE0_fpga_md5|Md5BruteForcer:inst2|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 md5printablechunkgenerator.v(252) " "Verilog HDL assignment warning at md5printablechunkgenerator.v(252): truncated value with size 32 to match size of target (8)" {  } { { "md5printablechunkgenerator.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/md5printablechunkgenerator.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604340197293 "|DE0_fpga_md5|Md5BruteForcer:inst2|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 md5printablechunkgenerator.v(260) " "Verilog HDL assignment warning at md5printablechunkgenerator.v(260): truncated value with size 32 to match size of target (8)" {  } { { "md5printablechunkgenerator.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/md5printablechunkgenerator.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604340197293 "|DE0_fpga_md5|Md5BruteForcer:inst2|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 md5printablechunkgenerator.v(268) " "Verilog HDL assignment warning at md5printablechunkgenerator.v(268): truncated value with size 32 to match size of target (8)" {  } { { "md5printablechunkgenerator.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/md5printablechunkgenerator.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604340197303 "|DE0_fpga_md5|Md5BruteForcer:inst2|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 md5printablechunkgenerator.v(276) " "Verilog HDL assignment warning at md5printablechunkgenerator.v(276): truncated value with size 32 to match size of target (8)" {  } { { "md5printablechunkgenerator.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/md5printablechunkgenerator.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604340197303 "|DE0_fpga_md5|Md5BruteForcer:inst2|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 md5printablechunkgenerator.v(284) " "Verilog HDL assignment warning at md5printablechunkgenerator.v(284): truncated value with size 32 to match size of target (8)" {  } { { "md5printablechunkgenerator.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/md5printablechunkgenerator.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604340197343 "|DE0_fpga_md5|Md5BruteForcer:inst2|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 md5printablechunkgenerator.v(292) " "Verilog HDL assignment warning at md5printablechunkgenerator.v(292): truncated value with size 32 to match size of target (8)" {  } { { "md5printablechunkgenerator.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/md5printablechunkgenerator.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604340197353 "|DE0_fpga_md5|Md5BruteForcer:inst2|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 md5printablechunkgenerator.v(300) " "Verilog HDL assignment warning at md5printablechunkgenerator.v(300): truncated value with size 32 to match size of target (8)" {  } { { "md5printablechunkgenerator.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/md5printablechunkgenerator.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604340197353 "|DE0_fpga_md5|Md5BruteForcer:inst2|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 md5printablechunkgenerator.v(308) " "Verilog HDL assignment warning at md5printablechunkgenerator.v(308): truncated value with size 32 to match size of target (8)" {  } { { "md5printablechunkgenerator.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/md5printablechunkgenerator.v" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604340197363 "|DE0_fpga_md5|Md5BruteForcer:inst2|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 md5printablechunkgenerator.v(316) " "Verilog HDL assignment warning at md5printablechunkgenerator.v(316): truncated value with size 32 to match size of target (8)" {  } { { "md5printablechunkgenerator.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/md5printablechunkgenerator.v" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604340197363 "|DE0_fpga_md5|Md5BruteForcer:inst2|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 md5printablechunkgenerator.v(324) " "Verilog HDL assignment warning at md5printablechunkgenerator.v(324): truncated value with size 32 to match size of target (8)" {  } { { "md5printablechunkgenerator.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/md5printablechunkgenerator.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604340197373 "|DE0_fpga_md5|Md5BruteForcer:inst2|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 md5printablechunkgenerator.v(332) " "Verilog HDL assignment warning at md5printablechunkgenerator.v(332): truncated value with size 32 to match size of target (8)" {  } { { "md5printablechunkgenerator.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/md5printablechunkgenerator.v" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604340197373 "|DE0_fpga_md5|Md5BruteForcer:inst2|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 md5printablechunkgenerator.v(340) " "Verilog HDL assignment warning at md5printablechunkgenerator.v(340): truncated value with size 32 to match size of target (8)" {  } { { "md5printablechunkgenerator.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/md5printablechunkgenerator.v" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604340197383 "|DE0_fpga_md5|Md5BruteForcer:inst2|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 md5printablechunkgenerator.v(348) " "Verilog HDL assignment warning at md5printablechunkgenerator.v(348): truncated value with size 32 to match size of target (8)" {  } { { "md5printablechunkgenerator.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/md5printablechunkgenerator.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604340197393 "|DE0_fpga_md5|Md5BruteForcer:inst2|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 md5printablechunkgenerator.v(356) " "Verilog HDL assignment warning at md5printablechunkgenerator.v(356): truncated value with size 32 to match size of target (8)" {  } { { "md5printablechunkgenerator.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/md5printablechunkgenerator.v" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604340197393 "|DE0_fpga_md5|Md5BruteForcer:inst2|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 md5printablechunkgenerator.v(364) " "Verilog HDL assignment warning at md5printablechunkgenerator.v(364): truncated value with size 32 to match size of target (8)" {  } { { "md5printablechunkgenerator.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/md5printablechunkgenerator.v" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604340197403 "|DE0_fpga_md5|Md5BruteForcer:inst2|Md5PrintableChunkGenerator:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 md5printablechunkgenerator.v(372) " "Verilog HDL assignment warning at md5printablechunkgenerator.v(372): truncated value with size 32 to match size of target (8)" {  } { { "md5printablechunkgenerator.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/md5printablechunkgenerator.v" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604340197403 "|DE0_fpga_md5|Md5BruteForcer:inst2|Md5PrintableChunkGenerator:g"}
{ "Warning" "WSGN_SEARCH_FILE" "md5core.v 1 1 " "Using design file md5core.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Md5Core " "Found entity 1: Md5Core" {  } { { "md5core.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/md5core.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604340198865 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1604340198865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Md5Core Md5BruteForcer:inst2\|Md5Core:md5 " "Elaborating entity \"Md5Core\" for hierarchy \"Md5BruteForcer:inst2\|Md5Core:md5\"" {  } { { "md5bruteforcer.v" "md5" { Text "C:/Users/User/Desktop/DE0_fpga_md5/md5bruteforcer.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340198895 ""}
{ "Warning" "WSGN_SEARCH_FILE" "crossdomainbuffer.v 1 1 " "Using design file crossdomainbuffer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CrossDomainBuffer " "Found entity 1: CrossDomainBuffer" {  } { { "crossdomainbuffer.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/crossdomainbuffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604340205515 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1604340205515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CrossDomainBuffer CrossDomainBuffer:inst1 " "Elaborating entity \"CrossDomainBuffer\" for hierarchy \"CrossDomainBuffer:inst1\"" {  } { { "DE0_fpga_md5.bdf" "inst1" { Schematic "C:/Users/User/Desktop/DE0_fpga_md5/DE0_fpga_md5.bdf" { { 144 520 688 256 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340205515 ""}
{ "Warning" "WSGN_SEARCH_FILE" "spislave.v 1 1 " "Using design file spislave.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SpiSlave " "Found entity 1: SpiSlave" {  } { { "spislave.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/spislave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1604340205585 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1604340205585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SpiSlave SpiSlave:inst3 " "Elaborating entity \"SpiSlave\" for hierarchy \"SpiSlave:inst3\"" {  } { { "DE0_fpga_md5.bdf" "inst3" { Schematic "C:/Users/User/Desktop/DE0_fpga_md5/DE0_fpga_md5.bdf" { { 344 528 848 456 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1604340205585 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 spislave.v(24) " "Verilog HDL assignment warning at spislave.v(24): truncated value with size 32 to match size of target (16)" {  } { { "spislave.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/spislave.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604340205585 "|DE0_fpga_md5|SpiSlave:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 spislave.v(43) " "Verilog HDL assignment warning at spislave.v(43): truncated value with size 32 to match size of target (1)" {  } { { "spislave.v" "" { Text "C:/Users/User/Desktop/DE0_fpga_md5/spislave.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1604340205585 "|DE0_fpga_md5|SpiSlave:inst3"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Desktop/DE0_fpga_md5/output_files/DE0_fpga_md5.map.smsg " "Generated suppressed messages file C:/Users/User/Desktop/DE0_fpga_md5/output_files/DE0_fpga_md5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1604340215129 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 67 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Elaboration was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "417 " "Peak virtual memory: 417 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1604340215469 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 02 12:03:35 2020 " "Processing ended: Mon Nov 02 12:03:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1604340215469 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1604340215469 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1604340215469 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1604340215469 ""}
