$date
	Sat Jun 30 10:52:12 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tbRRobin $end
$var wire 1 ! valid $end
$var wire 2 " out_id [1:0] $end
$var reg 1 # clk $end
$var reg 2 $ p0 [1:0] $end
$var reg 2 % p1 [1:0] $end
$var reg 2 & p10 [1:0] $end
$var reg 2 ' p11 [1:0] $end
$var reg 2 ( p12 [1:0] $end
$var reg 2 ) p13 [1:0] $end
$var reg 2 * p14 [1:0] $end
$var reg 2 + p15 [1:0] $end
$var reg 2 , p2 [1:0] $end
$var reg 2 - p3 [1:0] $end
$var reg 2 . p4 [1:0] $end
$var reg 2 / p5 [1:0] $end
$var reg 2 0 p6 [1:0] $end
$var reg 2 1 p7 [1:0] $end
$var reg 2 2 p8 [1:0] $end
$var reg 2 3 p9 [1:0] $end
$var reg 1 4 req0 $end
$var reg 1 5 req1 $end
$var reg 1 6 req2 $end
$var reg 1 7 req3 $end
$var reg 1 8 reset $end
$scope module rndRob $end
$var wire 1 # clk $end
$var wire 2 9 p0 [1:0] $end
$var wire 2 : p1 [1:0] $end
$var wire 2 ; p10 [1:0] $end
$var wire 2 < p11 [1:0] $end
$var wire 2 = p12 [1:0] $end
$var wire 2 > p13 [1:0] $end
$var wire 2 ? p14 [1:0] $end
$var wire 2 @ p15 [1:0] $end
$var wire 2 A p2 [1:0] $end
$var wire 2 B p3 [1:0] $end
$var wire 2 C p4 [1:0] $end
$var wire 2 D p5 [1:0] $end
$var wire 2 E p6 [1:0] $end
$var wire 2 F p7 [1:0] $end
$var wire 2 G p8 [1:0] $end
$var wire 2 H p9 [1:0] $end
$var wire 1 4 req0 $end
$var wire 1 5 req1 $end
$var wire 1 6 req2 $end
$var wire 1 7 req3 $end
$var wire 1 8 reset $end
$var reg 4 I counter [3:0] $end
$var reg 2 J out_id [1:0] $end
$var reg 1 ! valid $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx J
bx I
b1 H
b11 G
b1 F
b1 E
b10 D
b1 C
b11 B
b0 A
b0 @
b1 ?
b10 >
b10 =
b0 <
b1 ;
b0 :
b0 9
18
07
16
05
04
b1 3
b11 2
b1 1
b1 0
b10 /
b1 .
b11 -
b0 ,
b0 +
b1 *
b10 )
b10 (
b0 '
b1 &
b0 %
b0 $
0#
bx "
x!
$end
#2
b0 "
b0 J
0!
b0 I
08
1#
#4
06
14
0#
#6
b1 I
1!
1#
#8
0#
#10
b10 I
1#
#12
0#
#14
b11 I
1#
#16
0#
#18
b100 I
0!
1#
#20
17
16
04
0#
#22
b101 I
1#
#24
0#
#26
b110 I
1!
b10 "
b10 J
1#
#28
0#
#30
b111 I
0!
1#
#32
0#
#34
b1000 I
1#
#36
0#
