# Simple makefile example

# Defines the compiler to use
CC = gcc

# Defines the compiler flags
CFLAGS = -Wall -g

# Defines the source files
SRCS = main.c file1.c file2.c

# Defines the object files
OBJS = $(SRCS:.c=.o)

# Defines the executable file
EXEC = prog

# Default target
all: $(EXEC)

# Builds the executable from the object files
$(EXEC): $(OBJS)
    $(CC) $(CFLAGS) -o $(EXEC) $(OBJS)

# Compiles the main.c file into an object file
main.o: main.c
    $(CC) $(CFLAGS) -c main.c

# Compiles the file1.c file into an object file
file1.o: file1.c
    $(CC) $(CFLAGS) -c file1.c

# Compiles the file2.c file into an object file
file2.o: file2.c
    $(CC) $(CFLAGS) -c file2.c

# Cleans up the generated files
clean:
    rm -f $(OBJS) $(EXEC)

# Specifies which targets are not files
.PHONY: all clean