def tzcntq1 : instruction :=
  definst "tzcntq" $ do
    pattern fun (v_2561 : reg (bv 64)) (v_2562 : reg (bv 64)) => do
      v_4508 <- getRegister v_2561;
      v_4636 <- eval (mux (isBitSet v_4508 63) (expression.bv_nat 64 0) (mux (isBitSet v_4508 62) (expression.bv_nat 64 1) (mux (isBitSet v_4508 61) (expression.bv_nat 64 2) (mux (isBitSet v_4508 60) (expression.bv_nat 64 3) (mux (isBitSet v_4508 59) (expression.bv_nat 64 4) (mux (isBitSet v_4508 58) (expression.bv_nat 64 5) (mux (isBitSet v_4508 57) (expression.bv_nat 64 6) (mux (isBitSet v_4508 56) (expression.bv_nat 64 7) (mux (isBitSet v_4508 55) (expression.bv_nat 64 8) (mux (isBitSet v_4508 54) (expression.bv_nat 64 9) (mux (isBitSet v_4508 53) (expression.bv_nat 64 10) (mux (isBitSet v_4508 52) (expression.bv_nat 64 11) (mux (isBitSet v_4508 51) (expression.bv_nat 64 12) (mux (isBitSet v_4508 50) (expression.bv_nat 64 13) (mux (isBitSet v_4508 49) (expression.bv_nat 64 14) (mux (isBitSet v_4508 48) (expression.bv_nat 64 15) (mux (isBitSet v_4508 47) (expression.bv_nat 64 16) (mux (isBitSet v_4508 46) (expression.bv_nat 64 17) (mux (isBitSet v_4508 45) (expression.bv_nat 64 18) (mux (isBitSet v_4508 44) (expression.bv_nat 64 19) (mux (isBitSet v_4508 43) (expression.bv_nat 64 20) (mux (isBitSet v_4508 42) (expression.bv_nat 64 21) (mux (isBitSet v_4508 41) (expression.bv_nat 64 22) (mux (isBitSet v_4508 40) (expression.bv_nat 64 23) (mux (isBitSet v_4508 39) (expression.bv_nat 64 24) (mux (isBitSet v_4508 38) (expression.bv_nat 64 25) (mux (isBitSet v_4508 37) (expression.bv_nat 64 26) (mux (isBitSet v_4508 36) (expression.bv_nat 64 27) (mux (isBitSet v_4508 35) (expression.bv_nat 64 28) (mux (isBitSet v_4508 34) (expression.bv_nat 64 29) (mux (isBitSet v_4508 33) (expression.bv_nat 64 30) (mux (isBitSet v_4508 32) (expression.bv_nat 64 31) (mux (isBitSet v_4508 31) (expression.bv_nat 64 32) (mux (isBitSet v_4508 30) (expression.bv_nat 64 33) (mux (isBitSet v_4508 29) (expression.bv_nat 64 34) (mux (isBitSet v_4508 28) (expression.bv_nat 64 35) (mux (isBitSet v_4508 27) (expression.bv_nat 64 36) (mux (isBitSet v_4508 26) (expression.bv_nat 64 37) (mux (isBitSet v_4508 25) (expression.bv_nat 64 38) (mux (isBitSet v_4508 24) (expression.bv_nat 64 39) (mux (isBitSet v_4508 23) (expression.bv_nat 64 40) (mux (isBitSet v_4508 22) (expression.bv_nat 64 41) (mux (isBitSet v_4508 21) (expression.bv_nat 64 42) (mux (isBitSet v_4508 20) (expression.bv_nat 64 43) (mux (isBitSet v_4508 19) (expression.bv_nat 64 44) (mux (isBitSet v_4508 18) (expression.bv_nat 64 45) (mux (isBitSet v_4508 17) (expression.bv_nat 64 46) (mux (isBitSet v_4508 16) (expression.bv_nat 64 47) (mux (isBitSet v_4508 15) (expression.bv_nat 64 48) (mux (isBitSet v_4508 14) (expression.bv_nat 64 49) (mux (isBitSet v_4508 13) (expression.bv_nat 64 50) (mux (isBitSet v_4508 12) (expression.bv_nat 64 51) (mux (isBitSet v_4508 11) (expression.bv_nat 64 52) (mux (isBitSet v_4508 10) (expression.bv_nat 64 53) (mux (isBitSet v_4508 9) (expression.bv_nat 64 54) (mux (isBitSet v_4508 8) (expression.bv_nat 64 55) (mux (isBitSet v_4508 7) (expression.bv_nat 64 56) (mux (isBitSet v_4508 6) (expression.bv_nat 64 57) (mux (isBitSet v_4508 5) (expression.bv_nat 64 58) (mux (isBitSet v_4508 4) (expression.bv_nat 64 59) (mux (isBitSet v_4508 3) (expression.bv_nat 64 60) (mux (isBitSet v_4508 2) (expression.bv_nat 64 61) (mux (isBitSet v_4508 1) (expression.bv_nat 64 62) (mux (isBitSet v_4508 0) (expression.bv_nat 64 63) (expression.bv_nat 64 64)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))));
      setRegister (lhs.of_reg v_2562) v_4636;
      setRegister af undef;
      setRegister cf (eq v_4636 (expression.bv_nat 64 64));
      setRegister of undef;
      setRegister pf undef;
      setRegister sf undef;
      setRegister zf (zeroFlag v_4636);
      pure ()
    pat_end;
    pattern fun (v_2556 : Mem) (v_2557 : reg (bv 64)) => do
      v_8844 <- evaluateAddress v_2556;
      v_8845 <- load v_8844 8;
      v_8973 <- eval (mux (isBitSet v_8845 63) (expression.bv_nat 64 0) (mux (isBitSet v_8845 62) (expression.bv_nat 64 1) (mux (isBitSet v_8845 61) (expression.bv_nat 64 2) (mux (isBitSet v_8845 60) (expression.bv_nat 64 3) (mux (isBitSet v_8845 59) (expression.bv_nat 64 4) (mux (isBitSet v_8845 58) (expression.bv_nat 64 5) (mux (isBitSet v_8845 57) (expression.bv_nat 64 6) (mux (isBitSet v_8845 56) (expression.bv_nat 64 7) (mux (isBitSet v_8845 55) (expression.bv_nat 64 8) (mux (isBitSet v_8845 54) (expression.bv_nat 64 9) (mux (isBitSet v_8845 53) (expression.bv_nat 64 10) (mux (isBitSet v_8845 52) (expression.bv_nat 64 11) (mux (isBitSet v_8845 51) (expression.bv_nat 64 12) (mux (isBitSet v_8845 50) (expression.bv_nat 64 13) (mux (isBitSet v_8845 49) (expression.bv_nat 64 14) (mux (isBitSet v_8845 48) (expression.bv_nat 64 15) (mux (isBitSet v_8845 47) (expression.bv_nat 64 16) (mux (isBitSet v_8845 46) (expression.bv_nat 64 17) (mux (isBitSet v_8845 45) (expression.bv_nat 64 18) (mux (isBitSet v_8845 44) (expression.bv_nat 64 19) (mux (isBitSet v_8845 43) (expression.bv_nat 64 20) (mux (isBitSet v_8845 42) (expression.bv_nat 64 21) (mux (isBitSet v_8845 41) (expression.bv_nat 64 22) (mux (isBitSet v_8845 40) (expression.bv_nat 64 23) (mux (isBitSet v_8845 39) (expression.bv_nat 64 24) (mux (isBitSet v_8845 38) (expression.bv_nat 64 25) (mux (isBitSet v_8845 37) (expression.bv_nat 64 26) (mux (isBitSet v_8845 36) (expression.bv_nat 64 27) (mux (isBitSet v_8845 35) (expression.bv_nat 64 28) (mux (isBitSet v_8845 34) (expression.bv_nat 64 29) (mux (isBitSet v_8845 33) (expression.bv_nat 64 30) (mux (isBitSet v_8845 32) (expression.bv_nat 64 31) (mux (isBitSet v_8845 31) (expression.bv_nat 64 32) (mux (isBitSet v_8845 30) (expression.bv_nat 64 33) (mux (isBitSet v_8845 29) (expression.bv_nat 64 34) (mux (isBitSet v_8845 28) (expression.bv_nat 64 35) (mux (isBitSet v_8845 27) (expression.bv_nat 64 36) (mux (isBitSet v_8845 26) (expression.bv_nat 64 37) (mux (isBitSet v_8845 25) (expression.bv_nat 64 38) (mux (isBitSet v_8845 24) (expression.bv_nat 64 39) (mux (isBitSet v_8845 23) (expression.bv_nat 64 40) (mux (isBitSet v_8845 22) (expression.bv_nat 64 41) (mux (isBitSet v_8845 21) (expression.bv_nat 64 42) (mux (isBitSet v_8845 20) (expression.bv_nat 64 43) (mux (isBitSet v_8845 19) (expression.bv_nat 64 44) (mux (isBitSet v_8845 18) (expression.bv_nat 64 45) (mux (isBitSet v_8845 17) (expression.bv_nat 64 46) (mux (isBitSet v_8845 16) (expression.bv_nat 64 47) (mux (isBitSet v_8845 15) (expression.bv_nat 64 48) (mux (isBitSet v_8845 14) (expression.bv_nat 64 49) (mux (isBitSet v_8845 13) (expression.bv_nat 64 50) (mux (isBitSet v_8845 12) (expression.bv_nat 64 51) (mux (isBitSet v_8845 11) (expression.bv_nat 64 52) (mux (isBitSet v_8845 10) (expression.bv_nat 64 53) (mux (isBitSet v_8845 9) (expression.bv_nat 64 54) (mux (isBitSet v_8845 8) (expression.bv_nat 64 55) (mux (isBitSet v_8845 7) (expression.bv_nat 64 56) (mux (isBitSet v_8845 6) (expression.bv_nat 64 57) (mux (isBitSet v_8845 5) (expression.bv_nat 64 58) (mux (isBitSet v_8845 4) (expression.bv_nat 64 59) (mux (isBitSet v_8845 3) (expression.bv_nat 64 60) (mux (isBitSet v_8845 2) (expression.bv_nat 64 61) (mux (isBitSet v_8845 1) (expression.bv_nat 64 62) (mux (isBitSet v_8845 0) (expression.bv_nat 64 63) (expression.bv_nat 64 64)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))));
      setRegister (lhs.of_reg v_2557) v_8973;
      setRegister af undef;
      setRegister cf (eq v_8973 (expression.bv_nat 64 64));
      setRegister of undef;
      setRegister pf undef;
      setRegister sf undef;
      setRegister zf (zeroFlag v_8973);
      pure ()
    pat_end
