# Calyx Bindings for Hardposit

## Build Instructions

1. To generate the Verilog for Posit 32 unit, from the root folder run

```
sbt run gen P32 full
```
