#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Jun 27 22:37:07 2023
# Process ID: 4489
# Current directory: /users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.runs/top_bd_top_0_0_synth_1
# Command line: vivado -log top_bd_top_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_bd_top_0_0.tcl
# Log file: /users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.runs/top_bd_top_0_0_synth_1/top_bd_top_0_0.vds
# Journal file: /users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.runs/top_bd_top_0_0_synth_1/vivado.jou
# Running On: warp02.ewi.tudelft.nl, OS: Linux, CPU Frequency: 2116.784 MHz, CPU Physical cores: 16, Host memory: 303997 MB
#-----------------------------------------------------------
source top_bd_top_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1827.168 ; gain = 88.984 ; free physical = 247745 ; free virtual = 285773
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/cad/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: top_bd_top_0_0
Command: synth_design -top top_bd_top_0_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5091
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/data/cad/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11067] parameter 'X_PIXEL' declared inside package 'aegnn' shall be treated as localparam [/users/yyang22/thesis/aegnn_project/aegnn_hw/include/aegnn.svh:9]
WARNING: [Synth 8-11067] parameter 'Y_PIXEL' declared inside package 'aegnn' shall be treated as localparam [/users/yyang22/thesis/aegnn_project/aegnn_hw/include/aegnn.svh:10]
WARNING: [Synth 8-11067] parameter 'X_PIXEL_WIDTH' declared inside package 'aegnn' shall be treated as localparam [/users/yyang22/thesis/aegnn_project/aegnn_hw/include/aegnn.svh:11]
WARNING: [Synth 8-11067] parameter 'Y_PIXEL_WIDTH' declared inside package 'aegnn' shall be treated as localparam [/users/yyang22/thesis/aegnn_project/aegnn_hw/include/aegnn.svh:12]
WARNING: [Synth 8-11067] parameter 'TOT_PIXEL' declared inside package 'aegnn' shall be treated as localparam [/users/yyang22/thesis/aegnn_project/aegnn_hw/include/aegnn.svh:13]
WARNING: [Synth 8-11067] parameter 'GRID_LENGTH' declared inside package 'aegnn' shall be treated as localparam [/users/yyang22/thesis/aegnn_project/aegnn_hw/include/aegnn.svh:15]
WARNING: [Synth 8-11067] parameter 'GRID_HEIGHT' declared inside package 'aegnn' shall be treated as localparam [/users/yyang22/thesis/aegnn_project/aegnn_hw/include/aegnn.svh:16]
WARNING: [Synth 8-11067] parameter 'GRID_X' declared inside package 'aegnn' shall be treated as localparam [/users/yyang22/thesis/aegnn_project/aegnn_hw/include/aegnn.svh:17]
WARNING: [Synth 8-11067] parameter 'GRID_Y' declared inside package 'aegnn' shall be treated as localparam [/users/yyang22/thesis/aegnn_project/aegnn_hw/include/aegnn.svh:18]
WARNING: [Synth 8-11067] parameter 'GRID_NUM' declared inside package 'aegnn' shall be treated as localparam [/users/yyang22/thesis/aegnn_project/aegnn_hw/include/aegnn.svh:19]
WARNING: [Synth 8-11067] parameter 'GRID_IDX_WIDTH' declared inside package 'aegnn' shall be treated as localparam [/users/yyang22/thesis/aegnn_project/aegnn_hw/include/aegnn.svh:20]
WARNING: [Synth 8-11067] parameter 'TOT_PIXEL_WIDTH' declared inside package 'aegnn' shall be treated as localparam [/users/yyang22/thesis/aegnn_project/aegnn_hw/include/aegnn.svh:21]
WARNING: [Synth 8-11067] parameter 'MAX_DEGREE' declared inside package 'aegnn' shall be treated as localparam [/users/yyang22/thesis/aegnn_project/aegnn_hw/include/aegnn.svh:24]
WARNING: [Synth 8-11067] parameter 'MAX_DT' declared inside package 'aegnn' shall be treated as localparam [/users/yyang22/thesis/aegnn_project/aegnn_hw/include/aegnn.svh:25]
WARNING: [Synth 8-11067] parameter 'MAX_DS_RANGE' declared inside package 'aegnn' shall be treated as localparam [/users/yyang22/thesis/aegnn_project/aegnn_hw/include/aegnn.svh:26]
WARNING: [Synth 8-11067] parameter 'W_WIDTH' declared inside package 'aegnn' shall be treated as localparam [/users/yyang22/thesis/aegnn_project/aegnn_hw/include/aegnn.svh:29]
WARNING: [Synth 8-11067] parameter 'B_WIDTH' declared inside package 'aegnn' shall be treated as localparam [/users/yyang22/thesis/aegnn_project/aegnn_hw/include/aegnn.svh:30]
WARNING: [Synth 8-11067] parameter 'F_WIDTH' declared inside package 'aegnn' shall be treated as localparam [/users/yyang22/thesis/aegnn_project/aegnn_hw/include/aegnn.svh:31]
WARNING: [Synth 8-11067] parameter 'EXT_BITS' declared inside package 'aegnn' shall be treated as localparam [/users/yyang22/thesis/aegnn_project/aegnn_hw/include/aegnn.svh:32]
WARNING: [Synth 8-11067] parameter 'P_WIDTH' declared inside package 'aegnn' shall be treated as localparam [/users/yyang22/thesis/aegnn_project/aegnn_hw/include/aegnn.svh:33]
WARNING: [Synth 8-11067] parameter 'M_WIDTH' declared inside package 'aegnn' shall be treated as localparam [/users/yyang22/thesis/aegnn_project/aegnn_hw/include/aegnn.svh:34]
WARNING: [Synth 8-11067] parameter 'FC_W_WIDTH' declared inside package 'aegnn' shall be treated as localparam [/users/yyang22/thesis/aegnn_project/aegnn_hw/include/aegnn.svh:35]
WARNING: [Synth 8-11067] parameter 'FC_OUT_WIDTH' declared inside package 'aegnn' shall be treated as localparam [/users/yyang22/thesis/aegnn_project/aegnn_hw/include/aegnn.svh:36]
WARNING: [Synth 8-11067] parameter 'T_WIDTH' declared inside package 'aegnn' shall be treated as localparam [/users/yyang22/thesis/aegnn_project/aegnn_hw/include/aegnn.svh:39]
WARNING: [Synth 8-11067] parameter 'ADDR_WIDTH' declared inside package 'aegnn' shall be treated as localparam [/users/yyang22/thesis/aegnn_project/aegnn_hw/include/aegnn.svh:40]
WARNING: [Synth 8-11067] parameter 'URAM_WIDTH' declared inside package 'aegnn' shall be treated as localparam [/users/yyang22/thesis/aegnn_project/aegnn_hw/include/aegnn.svh:42]
WARNING: [Synth 8-11067] parameter 'FIFO_WIDTH' declared inside package 'aegnn' shall be treated as localparam [/users/yyang22/thesis/aegnn_project/aegnn_hw/include/aegnn.svh:43]
WARNING: [Synth 8-11067] parameter 'UNUSED_WIDTH' declared inside package 'aegnn' shall be treated as localparam [/users/yyang22/thesis/aegnn_project/aegnn_hw/include/aegnn.svh:72]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3037.566 ; gain = 234.816 ; free physical = 246441 ; free virtual = 284469
Synthesis current peak Physical Memory [PSS] (MB): peak = 2247.283; parent = 2074.865; children = 172.418
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4325.609; parent = 3044.508; children = 1281.102
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_bd_top_0_0' [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.gen/sources_1/bd/top_bd/ip/top_bd_top_0_0/synth/top_bd_top_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'top' [/users/yyang22/thesis/aegnn_project/aegnn_hw/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'aegnn_hw' [/users/yyang22/thesis/aegnn_project/aegnn_hw/aegnn_hw.sv:4]
INFO: [Synth 8-6157] synthesizing module 'fifo_xpm' [/users/yyang22/thesis/aegnn_project/aegnn_hw/utils/fifo_xpm.sv:293]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/data/cad/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/data/cad/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/data/cad/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/data/cad/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:493]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [/data/cad/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/data/cad/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1619]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (0#1) [/data/cad/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1619]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/data/cad/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1907]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (0#1) [/data/cad/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1907]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/data/cad/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (0#1) [/data/cad/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/data/cad/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (0#1) [/data/cad/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/data/cad/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (0#1) [/data/cad/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1859]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (0#1) [/data/cad/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (0#1) [/data/cad/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1955]
INFO: [Synth 8-6155] done synthesizing module 'fifo_xpm' (0#1) [/users/yyang22/thesis/aegnn_project/aegnn_hw/utils/fifo_xpm.sv:293]
WARNING: [Synth 8-7071] port 'wr_ack' of module 'fifo_xpm' is unconnected for instance 'fifo_xpm_inst' [/users/yyang22/thesis/aegnn_project/aegnn_hw/aegnn_hw.sv:71]
WARNING: [Synth 8-7071] port 'overflow' of module 'fifo_xpm' is unconnected for instance 'fifo_xpm_inst' [/users/yyang22/thesis/aegnn_project/aegnn_hw/aegnn_hw.sv:71]
WARNING: [Synth 8-7071] port 'wr_data_count' of module 'fifo_xpm' is unconnected for instance 'fifo_xpm_inst' [/users/yyang22/thesis/aegnn_project/aegnn_hw/aegnn_hw.sv:71]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'fifo_xpm' is unconnected for instance 'fifo_xpm_inst' [/users/yyang22/thesis/aegnn_project/aegnn_hw/aegnn_hw.sv:71]
WARNING: [Synth 8-7071] port 'underflow' of module 'fifo_xpm' is unconnected for instance 'fifo_xpm_inst' [/users/yyang22/thesis/aegnn_project/aegnn_hw/aegnn_hw.sv:71]
WARNING: [Synth 8-7071] port 'rd_data_count' of module 'fifo_xpm' is unconnected for instance 'fifo_xpm_inst' [/users/yyang22/thesis/aegnn_project/aegnn_hw/aegnn_hw.sv:71]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'fifo_xpm' is unconnected for instance 'fifo_xpm_inst' [/users/yyang22/thesis/aegnn_project/aegnn_hw/aegnn_hw.sv:71]
WARNING: [Synth 8-7023] instance 'fifo_xpm_inst' of module 'fifo_xpm' has 16 connections declared, but only 9 given [/users/yyang22/thesis/aegnn_project/aegnn_hw/aegnn_hw.sv:71]
INFO: [Synth 8-6157] synthesizing module 'graph_build' [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_build/graph_build.sv:4]
INFO: [Synth 8-6157] synthesizing module 'get_neighbor_pixels' [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_build/neighbor_pixels.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'get_neighbor_pixels' (0#1) [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_build/neighbor_pixels.sv:4]
INFO: [Synth 8-6157] synthesizing module 'global_event_buf' [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_build/global_event_buf.sv:5]
INFO: [Synth 8-6157] synthesizing module 'uram_xpm' [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_build/uram_xpm.sv:252]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_spram' [/data/cad/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8650]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [/data/cad/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (0#1) [/data/cad/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_spram' (0#1) [/data/cad/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8650]
INFO: [Synth 8-6155] done synthesizing module 'uram_xpm' (0#1) [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_build/uram_xpm.sv:252]
INFO: [Synth 8-6155] done synthesizing module 'global_event_buf' (0#1) [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_build/global_event_buf.sv:5]
INFO: [Synth 8-6157] synthesizing module 'select_neighbors' [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_build/select_neighbors.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'select_neighbors' (0#1) [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_build/select_neighbors.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'graph_build' (0#1) [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_build/graph_build.sv:4]
INFO: [Synth 8-6157] synthesizing module 'graph_conv' [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_conv/graph_conv.sv:4]
INFO: [Synth 8-6157] synthesizing module 'dpos_quant' [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_conv/dpos_quant.sv:24]
INFO: [Synth 8-6157] synthesizing module 'diff_abs' [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_conv/dpos_quant.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'diff_abs' (0#1) [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_conv/dpos_quant.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'dpos_quant' (0#1) [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_conv/dpos_quant.sv:24]
INFO: [Synth 8-6157] synthesizing module 'layer' [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_conv/layer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'matvec' [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_conv/matvec.sv:4]
INFO: [Synth 8-6157] synthesizing module 'MAC' [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_conv/MAC.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'MAC' (0#1) [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_conv/MAC.sv:4]
INFO: [Synth 8-6157] synthesizing module 'w_mat' [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_conv/w_mat.sv:4]
INFO: [Synth 8-3876] $readmem data file 'L1_w.mem' is read successfully [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_conv/w_mat.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'w_mat' (0#1) [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_conv/w_mat.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'matvec' (0#1) [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_conv/matvec.sv:4]
INFO: [Synth 8-6157] synthesizing module 'aggr' [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_conv/aggr.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'aggr' (0#1) [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_conv/aggr.sv:4]
INFO: [Synth 8-6157] synthesizing module 'bias_act_quant' [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_conv/BAQ.sv:4]
INFO: [Synth 8-3876] $readmem data file 'L1_b.mem' is read successfully [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_conv/BAQ.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'bias_act_quant' (0#1) [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_conv/BAQ.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'layer' (0#1) [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_conv/layer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'layer__parameterized0' [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_conv/layer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'matvec__parameterized0' [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_conv/matvec.sv:4]
INFO: [Synth 8-6157] synthesizing module 'w_mat__parameterized0' [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_conv/w_mat.sv:4]
INFO: [Synth 8-3876] $readmem data file 'L2_w.mem' is read successfully [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_conv/w_mat.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'w_mat__parameterized0' (0#1) [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_conv/w_mat.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'matvec__parameterized0' (0#1) [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_conv/matvec.sv:4]
INFO: [Synth 8-6157] synthesizing module 'aggr__parameterized0' [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_conv/aggr.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'aggr__parameterized0' (0#1) [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_conv/aggr.sv:4]
INFO: [Synth 8-6157] synthesizing module 'bias_act_quant__parameterized0' [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_conv/BAQ.sv:4]
INFO: [Synth 8-3876] $readmem data file 'L2_b.mem' is read successfully [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_conv/BAQ.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'bias_act_quant__parameterized0' (0#1) [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_conv/BAQ.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'layer__parameterized0' (0#1) [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_conv/layer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'layer__parameterized1' [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_conv/layer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'matvec__parameterized1' [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_conv/matvec.sv:4]
INFO: [Synth 8-6157] synthesizing module 'w_mat__parameterized1' [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_conv/w_mat.sv:4]
INFO: [Synth 8-3876] $readmem data file 'L3_w.mem' is read successfully [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_conv/w_mat.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'w_mat__parameterized1' (0#1) [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_conv/w_mat.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'matvec__parameterized1' (0#1) [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_conv/matvec.sv:4]
INFO: [Synth 8-6157] synthesizing module 'bias_act_quant__parameterized1' [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_conv/BAQ.sv:4]
INFO: [Synth 8-3876] $readmem data file 'L3_b.mem' is read successfully [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_conv/BAQ.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'bias_act_quant__parameterized1' (0#1) [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_conv/BAQ.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'layer__parameterized1' (0#1) [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_conv/layer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'layer__parameterized2' [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_conv/layer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'matvec__parameterized2' [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_conv/matvec.sv:4]
INFO: [Synth 8-6157] synthesizing module 'w_mat__parameterized2' [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_conv/w_mat.sv:4]
INFO: [Synth 8-3876] $readmem data file 'L4_w.mem' is read successfully [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_conv/w_mat.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'w_mat__parameterized2' (0#1) [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_conv/w_mat.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'matvec__parameterized2' (0#1) [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_conv/matvec.sv:4]
INFO: [Synth 8-6157] synthesizing module 'bias_act_quant__parameterized2' [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_conv/BAQ.sv:4]
INFO: [Synth 8-3876] $readmem data file 'L4_b.mem' is read successfully [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_conv/BAQ.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'bias_act_quant__parameterized2' (0#1) [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_conv/BAQ.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'layer__parameterized2' (0#1) [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_conv/layer.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'graph_conv' (0#1) [/users/yyang22/thesis/aegnn_project/aegnn_hw/graph_conv/graph_conv.sv:4]
INFO: [Synth 8-6157] synthesizing module 'max_pool_x' [/users/yyang22/thesis/aegnn_project/aegnn_hw/max_pool_x/max_pool_x.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'max_pool_x' (0#1) [/users/yyang22/thesis/aegnn_project/aegnn_hw/max_pool_x/max_pool_x.sv:4]
INFO: [Synth 8-6157] synthesizing module 'linear' [/users/yyang22/thesis/aegnn_project/aegnn_hw/linear/linear.sv:4]
INFO: [Synth 8-6157] synthesizing module 'linear_w_mat' [/users/yyang22/thesis/aegnn_project/aegnn_hw/linear/linear_w_mat.sv:4]
INFO: [Synth 8-3876] $readmem data file 'FC_w.mem' is read successfully [/users/yyang22/thesis/aegnn_project/aegnn_hw/linear/linear_w_mat.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'linear_w_mat' (0#1) [/users/yyang22/thesis/aegnn_project/aegnn_hw/linear/linear_w_mat.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'linear' (0#1) [/users/yyang22/thesis/aegnn_project/aegnn_hw/linear/linear.sv:4]
INFO: [Synth 8-6157] synthesizing module 'rise_detect' [/users/yyang22/thesis/aegnn_project/aegnn_hw/utils/rise_detect.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'rise_detect' (0#1) [/users/yyang22/thesis/aegnn_project/aegnn_hw/utils/rise_detect.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'aegnn_hw' (0#1) [/users/yyang22/thesis/aegnn_project/aegnn_hw/aegnn_hw.sv:4]
INFO: [Synth 8-6157] synthesizing module 'IP_M_AXIS_S2MM' [/users/yyang22/thesis/aegnn_project/aegnn_hw/axi/IP_M_AXIS_S2MM.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'IP_M_AXIS_S2MM' (0#1) [/users/yyang22/thesis/aegnn_project/aegnn_hw/axi/IP_M_AXIS_S2MM.sv:5]
INFO: [Synth 8-6157] synthesizing module 'IP_S_AXIS_MM2S' [/users/yyang22/thesis/aegnn_project/aegnn_hw/axi/IP_S_AXIS_MM2S.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'IP_S_AXIS_MM2S' (0#1) [/users/yyang22/thesis/aegnn_project/aegnn_hw/axi/IP_S_AXIS_MM2S.sv:5]
INFO: [Synth 8-6157] synthesizing module 'AXIS_AXIMM_v1_0_M00_AXI' [/users/yyang22/thesis/aegnn_project/aegnn_hw/axi/AXIS_AXIMM_v1_0_M00_AXI.v:4]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/users/yyang22/thesis/aegnn_project/aegnn_hw/axi/AXIS_AXIMM_v1_0_M00_AXI.v:191]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/users/yyang22/thesis/aegnn_project/aegnn_hw/axi/AXIS_AXIMM_v1_0_M00_AXI.v:191]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/users/yyang22/thesis/aegnn_project/aegnn_hw/axi/AXIS_AXIMM_v1_0_M00_AXI.v:191]
WARNING: [Synth 8-6104] Input port 'bit_depth' has an internal driver [/users/yyang22/thesis/aegnn_project/aegnn_hw/axi/AXIS_AXIMM_v1_0_M00_AXI.v:191]
INFO: [Synth 8-6155] done synthesizing module 'AXIS_AXIMM_v1_0_M00_AXI' (0#1) [/users/yyang22/thesis/aegnn_project/aegnn_hw/axi/AXIS_AXIMM_v1_0_M00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'config_S_AXILite' [/users/yyang22/thesis/aegnn_project/aegnn_hw/axi/config_S_AXILite.sv:5]
INFO: [Synth 8-226] default block is never used [/users/yyang22/thesis/aegnn_project/aegnn_hw/axi/config_S_AXILite.sv:430]
INFO: [Synth 8-6155] done synthesizing module 'config_S_AXILite' (0#1) [/users/yyang22/thesis/aegnn_project/aegnn_hw/axi/config_S_AXILite.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/users/yyang22/thesis/aegnn_project/aegnn_hw/top.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXI_AWUSER' does not match port width (2) of module 'top' [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.gen/sources_1/bd/top_bd/ip/top_bd_top_0_0/synth/top_bd_top_0_0.v:328]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXI_WUSER' does not match port width (2) of module 'top' [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.gen/sources_1/bd/top_bd/ip/top_bd_top_0_0/synth/top_bd_top_0_0.v:334]
WARNING: [Synth 8-689] width (1) of port connection 'M_AXI_ARUSER' does not match port width (2) of module 'top' [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.gen/sources_1/bd/top_bd/ip/top_bd_top_0_0/synth/top_bd_top_0_0.v:351]
INFO: [Synth 8-6155] done synthesizing module 'top_bd_top_0_0' (0#1) [/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.gen/sources_1/bd/top_bd/ip/top_bd_top_0_0/synth/top_bd_top_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_douta_pipe.gen_stages.gen_epipe[2].ena_pipe_reg[2] was removed.  [/data/cad/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2379]
WARNING: [Synth 8-6014] Unused sequential element error_reg_reg was removed.  [/users/yyang22/thesis/aegnn_project/aegnn_hw/axi/AXIS_AXIMM_v1_0_M00_AXI.v:494]
WARNING: [Synth 8-3848] Net new_event[unused] in module/entity config_S_AXILite does not have driver. [/users/yyang22/thesis/aegnn_project/aegnn_hw/axi/config_S_AXILite.sv:30]
WARNING: [Synth 8-3848] Net S_AXIS_TSTRB in module/entity top does not have driver. [/users/yyang22/thesis/aegnn_project/aegnn_hw/top.v:194]
WARNING: [Synth 8-7129] Port new_event[unused][4] in module config_S_AXILite is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_event[unused][3] in module config_S_AXILite is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_event[unused][2] in module config_S_AXILite is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_event[unused][1] in module config_S_AXILite is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_event[unused][0] in module config_S_AXILite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module config_S_AXILite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module config_S_AXILite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module config_S_AXILite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module config_S_AXILite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module config_S_AXILite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module config_S_AXILite is either unconnected or has no load
WARNING: [Synth 8-7129] Port S2MM_TLAST in module AXIS_AXIMM_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[0] in module AXIS_AXIMM_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BRESP[1] in module AXIS_AXIMM_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BRESP[0] in module AXIS_AXIMM_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BUSER[-1] in module AXIS_AXIMM_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BUSER[0] in module AXIS_AXIMM_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[0] in module AXIS_AXIMM_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RRESP[1] in module AXIS_AXIMM_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RRESP[0] in module AXIS_AXIMM_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RUSER[-1] in module AXIS_AXIMM_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RUSER[0] in module AXIS_AXIMM_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[15] in module IP_S_AXIS_MM2S is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[14] in module IP_S_AXIS_MM2S is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[13] in module IP_S_AXIS_MM2S is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[12] in module IP_S_AXIS_MM2S is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[11] in module IP_S_AXIS_MM2S is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[10] in module IP_S_AXIS_MM2S is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[9] in module IP_S_AXIS_MM2S is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[8] in module IP_S_AXIS_MM2S is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[7] in module IP_S_AXIS_MM2S is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[6] in module IP_S_AXIS_MM2S is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[5] in module IP_S_AXIS_MM2S is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[4] in module IP_S_AXIS_MM2S is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[3] in module IP_S_AXIS_MM2S is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[2] in module IP_S_AXIS_MM2S is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[1] in module IP_S_AXIS_MM2S is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[0] in module IP_S_AXIS_MM2S is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_event[valid] in module graph_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_event[unused][4] in module graph_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_event[unused][3] in module graph_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_event[unused][2] in module graph_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_event[unused][1] in module graph_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_event[unused][0] in module graph_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_event[t][16] in module graph_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_event[t][15] in module graph_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_event[t][14] in module graph_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_event[t][13] in module graph_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_event[t][12] in module graph_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_event[t][11] in module graph_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_event[t][10] in module graph_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_event[t][9] in module graph_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_event[t][8] in module graph_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_event[t][7] in module graph_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_event[t][6] in module graph_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_event[t][5] in module graph_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_event[t][4] in module graph_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_event[t][3] in module graph_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_event[t][2] in module graph_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_event[t][1] in module graph_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port new_event[t][0] in module graph_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_dout[71] in module graph_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_dout[70] in module graph_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_dout[69] in module graph_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_dout[68] in module graph_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_dout[67] in module graph_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_dout[66] in module graph_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_dout[48] in module graph_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_dout[47] in module graph_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_dout[46] in module graph_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_dout[45] in module graph_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_dout[44] in module graph_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_dout[43] in module graph_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_dout[42] in module graph_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_dout[41] in module graph_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_dout[40] in module graph_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_dout[39] in module graph_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_dout[38] in module graph_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_dout[37] in module graph_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_dout[36] in module graph_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_dout[35] in module graph_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_dout[34] in module graph_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_dout[33] in module graph_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_dout[32] in module graph_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_data_valid in module graph_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_buffer[1023] in module graph_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_buffer[1022] in module graph_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_buffer[1021] in module graph_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_buffer[1020] in module graph_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_buffer[1019] in module graph_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_buffer[1018] in module graph_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_buffer[1017] in module graph_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_buffer[1016] in module graph_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_buffer[1015] in module graph_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_buffer[1014] in module graph_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_buffer[1013] in module graph_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_buffer[1012] in module graph_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_buffer[1011] in module graph_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_buffer[1010] in module graph_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_buffer[1009] in module graph_conv is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3204.379 ; gain = 401.629 ; free physical = 246444 ; free virtual = 284475
Synthesis current peak Physical Memory [PSS] (MB): peak = 2428.876; parent = 2256.458; children = 172.418
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4485.469; parent = 3204.367; children = 1281.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3222.180 ; gain = 419.430 ; free physical = 246445 ; free virtual = 284475
Synthesis current peak Physical Memory [PSS] (MB): peak = 2428.876; parent = 2256.458; children = 172.418
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4503.281; parent = 3222.180; children = 1281.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3222.180 ; gain = 419.430 ; free physical = 246445 ; free virtual = 284475
Synthesis current peak Physical Memory [PSS] (MB): peak = 2428.876; parent = 2256.458; children = 172.418
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4503.281; parent = 3222.180; children = 1281.102
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3222.180 ; gain = 0.000 ; free physical = 246402 ; free virtual = 284432
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/data/cad/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_bd_top_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_bd_top_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 1 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3381.090 ; gain = 0.000 ; free physical = 246265 ; free virtual = 284296
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.64 . Memory (MB): peak = 3403.898 ; gain = 22.809 ; free physical = 246238 ; free virtual = 284269
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/data/cad/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 3403.898 ; gain = 601.148 ; free physical = 246441 ; free virtual = 284472
Synthesis current peak Physical Memory [PSS] (MB): peak = 2460.862; parent = 2288.450; children = 172.418
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4685.000; parent = 3403.898; children = 1281.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 3403.898 ; gain = 601.148 ; free physical = 246441 ; free virtual = 284472
Synthesis current peak Physical Memory [PSS] (MB): peak = 2460.862; parent = 2288.450; children = 172.418
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4685.000; parent = 3403.898; children = 1281.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst/aegnn_hw_inst/fifo_xpm_inst/xpm_fifo_sync_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:27 . Memory (MB): peak = 3403.898 ; gain = 601.148 ; free physical = 246441 ; free virtual = 284472
Synthesis current peak Physical Memory [PSS] (MB): peak = 2460.862; parent = 2288.450; children = 172.418
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4685.000; parent = 3403.898; children = 1281.102
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'global_event_buf'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'select_neighbors'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'graph_build'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'aggr'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'layer'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'aggr__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'layer__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'layer__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'layer__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'graph_conv'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'aegnn_hw'
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'IP_M_AXIS_S2MM'
INFO: [Synth 8-6904] The RAM "xpm_memory_base:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=72) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"xpm_memory_base__parameterized0:/gen_wr_a.gen_word_narrow.mem_reg"'.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 | 00000000000000000000000000000000
               READ_WAIT |                               01 | 00000000000000000000000000000001
                OUT_RISE |                               10 | 00000000000000000000000000000010
                OUT_HOLD |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'global_event_buf'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 | 00000000000000000000000000000000
              FIFO_WRITE |                              010 | 00000000000000000000000000000001
                    DONE |                              100 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'select_neighbors'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                        000000001 | 00000000000000000000000000000000
              GET_PIXELS |                        000000010 | 00000000000000000000000000000001
          NOT_REAL_PIXEL |                        000000100 | 00000000000000000000000000000011
          GET_OLD_EVENTS |                        000001000 | 00000000000000000000000000000010
        SELECT_NEIGHBORS |                        000010000 | 00000000000000000000000000000100
    WRITE_BACK_NEW_EVENT |                        000100000 | 00000000000000000000000000000101
                    DONE |                        001000000 | 00000000000000000000000000000110
                   CLEAN |                        010000000 | 00000000000000000000000000000111
              CLEAN_DONE |                        100000000 | 00000000000000000000000000001000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'graph_build'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 | 00000000000000000000000000000000
                 COMPARE |                            00010 | 00000000000000000000000000000010
                  OUTPUT |                            00100 | 00000000000000000000000000000011
            PASS_THROUGH |                            01000 | 00000000000000000000000000000001
                   CLEAN |                            10000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'aggr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                          0000001 | 00000000000000000000000000000000
                  MATVEC |                          0000010 | 00000000000000000000000000000001
            MATVEC_CLEAN |                          0000100 | 00000000000000000000000000000010
                    AGGR |                          0001000 | 00000000000000000000000000000011
                     BAQ |                          0010000 | 00000000000000000000000000000100
                    DONE |                          0100000 | 00000000000000000000000000000101
                   CLEAN |                          1000000 | 00000000000000000000000000000110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'layer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 | 00000000000000000000000000000000
                 COMPARE |                            00010 | 00000000000000000000000000000010
                  OUTPUT |                            00100 | 00000000000000000000000000000011
            PASS_THROUGH |                            01000 | 00000000000000000000000000000001
                   CLEAN |                            10000 | 00000000000000000000000000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'aggr__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                          0000001 | 00000000000000000000000000000000
                  MATVEC |                          0000010 | 00000000000000000000000000000001
            MATVEC_CLEAN |                          0000100 | 00000000000000000000000000000010
                    AGGR |                          0001000 | 00000000000000000000000000000011
                     BAQ |                          0010000 | 00000000000000000000000000000100
                    DONE |                          0100000 | 00000000000000000000000000000101
                   CLEAN |                          1000000 | 00000000000000000000000000000110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'layer__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                          0000001 | 00000000000000000000000000000000
                  MATVEC |                          0000010 | 00000000000000000000000000000001
            MATVEC_CLEAN |                          0000100 | 00000000000000000000000000000010
                    AGGR |                          0001000 | 00000000000000000000000000000011
                     BAQ |                          0010000 | 00000000000000000000000000000100
                    DONE |                          0100000 | 00000000000000000000000000000101
                   CLEAN |                          1000000 | 00000000000000000000000000000110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'layer__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                          0000001 | 00000000000000000000000000000000
                  MATVEC |                          0000010 | 00000000000000000000000000000001
            MATVEC_CLEAN |                          0000100 | 00000000000000000000000000000010
                    AGGR |                          0001000 | 00000000000000000000000000000011
                     BAQ |                          0010000 | 00000000000000000000000000000100
                    DONE |                          0100000 | 00000000000000000000000000000101
                   CLEAN |                          1000000 | 00000000000000000000000000000110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'layer__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                         00000001 | 00000000000000000000000000000000
               READ_FIFO |                         00000010 | 00000000000000000000000000000001
          WAIT_READ_FIFO |                         00000100 | 00000000000000000000000000000010
                READ_MEM |                         00001000 | 00000000000000000000000000000011
                   LAYER |                         00010000 | 00000000000000000000000000000100
             LAYER_FINAL |                         00100000 | 00000000000000000000000000000101
               WRITE_MEM |                         01000000 | 00000000000000000000000000000110
                    DONE |                         10000000 | 00000000000000000000000000000111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'graph_conv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                         00000001 | 00000000000000000000000000000000
             GRAPH_BUILD |                         00000010 | 00000000000000000000000000000011
              GRAPH_CONV |                         00000100 | 00000000000000000000000000000100
              MAX_POOL_X |                         00001000 | 00000000000000000000000000000101
                      FC |                         00010000 | 00000000000000000000000000000110
                    DONE |                         00100000 | 00000000000000000000000000000111
            STREAM_CLEAN |                         01000000 | 00000000000000000000000000000001
           CONTENT_CLEAR |                         10000000 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'aegnn_hw'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 | 00000000000000000000000000000000
                   WRITE |                              010 | 00000000000000000000000000000001
                    DONE |                              100 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'one-hot' in module 'IP_M_AXIS_S2MM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 3403.898 ; gain = 601.148 ; free physical = 246370 ; free virtual = 284405
Synthesis current peak Physical Memory [PSS] (MB): peak = 2460.862; parent = 2288.450; children = 172.418
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4685.000; parent = 3403.898; children = 1281.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   33 Bit       Adders := 112   
	   3 Input   17 Bit       Adders := 16    
	   2 Input   14 Bit       Adders := 1     
	   3 Input    9 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 12    
	   2 Input    8 Bit       Adders := 2     
	   3 Input    8 Bit       Adders := 32    
	   2 Input    6 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 5     
	   4 Input    5 Bit       Adders := 2     
	   3 Input    5 Bit       Adders := 2     
	   4 Input    4 Bit       Adders := 3     
	   3 Input    4 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 6     
+---Registers : 
	             1024 Bit    Registers := 1     
	              256 Bit    Registers := 8     
	              128 Bit    Registers := 2     
	               72 Bit    Registers := 65    
	               65 Bit    Registers := 112   
	               56 Bit    Registers := 1     
	               48 Bit    Registers := 64    
	               47 Bit    Registers := 48    
	               33 Bit    Registers := 112   
	               32 Bit    Registers := 255   
	               17 Bit    Registers := 16    
	               16 Bit    Registers := 26    
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 89    
	                8 Bit    Registers := 261   
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 27    
	                4 Bit    Registers := 13    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 106   
+---Multipliers : 
	              15x33  Multipliers := 64    
	              14x33  Multipliers := 48    
+---RAMs : 
	             843K Bit	(12000 X 72 bit)          RAMs := 16    
	              14K Bit	(56 X 256 bit)          RAMs := 1     
	               1K Bit	(16 X 72 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 5     
+---Muxes : 
	   2 Input 1024 Bit        Muxes := 1     
	   2 Input  256 Bit        Muxes := 2     
	   2 Input  128 Bit        Muxes := 1     
	   2 Input   72 Bit        Muxes := 1     
	   2 Input   56 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 18    
	   4 Input   32 Bit        Muxes := 120   
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 2     
	   3 Input   10 Bit        Muxes := 2     
	   9 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 9     
	   2 Input    8 Bit        Muxes := 40    
	   8 Input    8 Bit        Muxes := 2     
	   7 Input    7 Bit        Muxes := 4     
	   2 Input    7 Bit        Muxes := 24    
	   5 Input    5 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 22    
	   9 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 6     
	   3 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 15    
	   3 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 19    
	   4 Input    2 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 291   
	   4 Input    1 Bit        Muxes := 124   
	   8 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
INFO: [Synth 8-3886] merging instance 'genblk1[7].psum_shifted_reg[26]' (FDRE) to 'genblk1[7].psum_shifted_reg[27]'
INFO: [Synth 8-3886] merging instance 'genblk1[7].psum_shifted_reg[27]' (FDRE) to 'genblk1[7].psum_shifted_reg[28]'
INFO: [Synth 8-3886] merging instance 'genblk1[7].psum_shifted_reg[28]' (FDRE) to 'genblk1[7].psum_shifted_reg[29]'
INFO: [Synth 8-3886] merging instance 'genblk1[7].psum_shifted_reg[29]' (FDRE) to 'genblk1[7].psum_shifted_reg[30]'
INFO: [Synth 8-3886] merging instance 'genblk1[7].psum_shifted_reg[30]' (FDRE) to 'genblk1[7].psum_shifted_reg[31]'
INFO: [Synth 8-3886] merging instance 'genblk1[7].psum_shifted_reg[31]' (FDRE) to 'genblk1[7].psum_shifted_reg[32]'
INFO: [Synth 8-3886] merging instance 'genblk1[7].psum_shifted_reg[32]' (FDRE) to 'genblk1[7].psum_shifted_reg[33]'
INFO: [Synth 8-3886] merging instance 'genblk1[7].psum_shifted_reg[33]' (FDRE) to 'genblk1[7].psum_shifted_reg[34]'
INFO: [Synth 8-3886] merging instance 'genblk1[7].psum_shifted_reg[34]' (FDRE) to 'genblk1[7].psum_shifted_reg[35]'
INFO: [Synth 8-3886] merging instance 'genblk1[7].psum_shifted_reg[35]' (FDRE) to 'genblk1[7].psum_shifted_reg[36]'
INFO: [Synth 8-3886] merging instance 'genblk1[7].psum_shifted_reg[36]' (FDRE) to 'genblk1[7].psum_shifted_reg[37]'
INFO: [Synth 8-3886] merging instance 'genblk1[7].psum_shifted_reg[37]' (FDRE) to 'genblk1[7].psum_shifted_reg[38]'
INFO: [Synth 8-3886] merging instance 'genblk1[7].psum_shifted_reg[38]' (FDRE) to 'genblk1[7].psum_shifted_reg[39]'
INFO: [Synth 8-3886] merging instance 'genblk1[7].psum_shifted_reg[39]' (FDRE) to 'genblk1[7].psum_shifted_reg[40]'
INFO: [Synth 8-3886] merging instance 'genblk1[7].psum_shifted_reg[40]' (FDRE) to 'genblk1[7].psum_shifted_reg[41]'
INFO: [Synth 8-3886] merging instance 'genblk1[7].psum_shifted_reg[41]' (FDRE) to 'genblk1[7].psum_shifted_reg[42]'
INFO: [Synth 8-3886] merging instance 'genblk1[7].psum_shifted_reg[42]' (FDRE) to 'genblk1[7].psum_shifted_reg[43]'
INFO: [Synth 8-3886] merging instance 'genblk1[7].psum_shifted_reg[43]' (FDRE) to 'genblk1[7].psum_shifted_reg[44]'
INFO: [Synth 8-3886] merging instance 'genblk1[7].psum_shifted_reg[44]' (FDRE) to 'genblk1[7].psum_shifted_reg[45]'
INFO: [Synth 8-3886] merging instance 'genblk1[7].psum_shifted_reg[45]' (FDRE) to 'genblk1[7].psum_shifted_reg[46]'
INFO: [Synth 8-3886] merging instance 'genblk1[7].psum_shifted_reg[46]' (FDRE) to 'genblk1[7].psum_shifted_reg[47]'
INFO: [Synth 8-3886] merging instance 'genblk1[7].psum_shifted_reg[47]' (FDRE) to 'genblk1[7].psum_shifted_reg[48]'
INFO: [Synth 8-3886] merging instance 'genblk1[7].psum_shifted_reg[48]' (FDRE) to 'genblk1[7].psum_shifted_reg[49]'
INFO: [Synth 8-3886] merging instance 'genblk1[7].psum_shifted_reg[49]' (FDRE) to 'genblk1[7].psum_shifted_reg[50]'
INFO: [Synth 8-3886] merging instance 'genblk1[7].psum_shifted_reg[50]' (FDRE) to 'genblk1[7].psum_shifted_reg[51]'
INFO: [Synth 8-3886] merging instance 'genblk1[7].psum_shifted_reg[51]' (FDRE) to 'genblk1[7].psum_shifted_reg[52]'
INFO: [Synth 8-3886] merging instance 'genblk1[7].psum_shifted_reg[52]' (FDRE) to 'genblk1[7].psum_shifted_reg[53]'
INFO: [Synth 8-3886] merging instance 'genblk1[7].psum_shifted_reg[53]' (FDRE) to 'genblk1[7].psum_shifted_reg[54]'
INFO: [Synth 8-3886] merging instance 'genblk1[7].psum_shifted_reg[54]' (FDRE) to 'genblk1[7].psum_shifted_reg[55]'
INFO: [Synth 8-3886] merging instance 'genblk1[7].psum_shifted_reg[55]' (FDRE) to 'genblk1[7].psum_shifted_reg[56]'
INFO: [Synth 8-3886] merging instance 'genblk1[7].psum_shifted_reg[56]' (FDRE) to 'genblk1[7].psum_shifted_reg[57]'
INFO: [Synth 8-3886] merging instance 'genblk1[7].psum_shifted_reg[57]' (FDRE) to 'genblk1[7].psum_shifted_reg[58]'
INFO: [Synth 8-3886] merging instance 'genblk1[7].psum_shifted_reg[58]' (FDRE) to 'genblk1[7].psum_shifted_reg[59]'
INFO: [Synth 8-3886] merging instance 'genblk1[7].psum_shifted_reg[59]' (FDRE) to 'genblk1[7].psum_shifted_reg[60]'
INFO: [Synth 8-3886] merging instance 'genblk1[7].psum_shifted_reg[60]' (FDRE) to 'genblk1[7].psum_shifted_reg[61]'
INFO: [Synth 8-3886] merging instance 'genblk1[7].psum_shifted_reg[61]' (FDRE) to 'genblk1[7].psum_shifted_reg[62]'
INFO: [Synth 8-3886] merging instance 'genblk1[7].psum_shifted_reg[62]' (FDRE) to 'genblk1[7].psum_shifted_reg[63]'
INFO: [Synth 8-3886] merging instance 'genblk1[7].psum_shifted_reg[64]' (FDRE) to 'genblk1[7].psum_shifted_reg[63]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].psum_shifted_reg[26]' (FDRE) to 'genblk1[8].psum_shifted_reg[27]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].psum_shifted_reg[27]' (FDRE) to 'genblk1[8].psum_shifted_reg[28]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].psum_shifted_reg[28]' (FDRE) to 'genblk1[8].psum_shifted_reg[29]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].psum_shifted_reg[29]' (FDRE) to 'genblk1[8].psum_shifted_reg[30]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].psum_shifted_reg[30]' (FDRE) to 'genblk1[8].psum_shifted_reg[31]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].psum_shifted_reg[31]' (FDRE) to 'genblk1[8].psum_shifted_reg[32]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].psum_shifted_reg[32]' (FDRE) to 'genblk1[8].psum_shifted_reg[33]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].psum_shifted_reg[33]' (FDRE) to 'genblk1[8].psum_shifted_reg[34]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].psum_shifted_reg[34]' (FDRE) to 'genblk1[8].psum_shifted_reg[35]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].psum_shifted_reg[35]' (FDRE) to 'genblk1[8].psum_shifted_reg[36]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].psum_shifted_reg[36]' (FDRE) to 'genblk1[8].psum_shifted_reg[37]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].psum_shifted_reg[37]' (FDRE) to 'genblk1[8].psum_shifted_reg[38]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].psum_shifted_reg[38]' (FDRE) to 'genblk1[8].psum_shifted_reg[39]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].psum_shifted_reg[39]' (FDRE) to 'genblk1[8].psum_shifted_reg[40]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].psum_shifted_reg[40]' (FDRE) to 'genblk1[8].psum_shifted_reg[41]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].psum_shifted_reg[41]' (FDRE) to 'genblk1[8].psum_shifted_reg[42]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].psum_shifted_reg[42]' (FDRE) to 'genblk1[8].psum_shifted_reg[43]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].psum_shifted_reg[43]' (FDRE) to 'genblk1[8].psum_shifted_reg[44]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].psum_shifted_reg[44]' (FDRE) to 'genblk1[8].psum_shifted_reg[45]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].psum_shifted_reg[45]' (FDRE) to 'genblk1[8].psum_shifted_reg[46]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].psum_shifted_reg[46]' (FDRE) to 'genblk1[8].psum_shifted_reg[47]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].psum_shifted_reg[47]' (FDRE) to 'genblk1[8].psum_shifted_reg[48]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].psum_shifted_reg[48]' (FDRE) to 'genblk1[8].psum_shifted_reg[49]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].psum_shifted_reg[49]' (FDRE) to 'genblk1[8].psum_shifted_reg[50]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].psum_shifted_reg[50]' (FDRE) to 'genblk1[8].psum_shifted_reg[51]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].psum_shifted_reg[51]' (FDRE) to 'genblk1[8].psum_shifted_reg[52]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].psum_shifted_reg[52]' (FDRE) to 'genblk1[8].psum_shifted_reg[53]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].psum_shifted_reg[53]' (FDRE) to 'genblk1[8].psum_shifted_reg[54]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].psum_shifted_reg[54]' (FDRE) to 'genblk1[8].psum_shifted_reg[55]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].psum_shifted_reg[55]' (FDRE) to 'genblk1[8].psum_shifted_reg[56]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].psum_shifted_reg[56]' (FDRE) to 'genblk1[8].psum_shifted_reg[57]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].psum_shifted_reg[57]' (FDRE) to 'genblk1[8].psum_shifted_reg[58]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].psum_shifted_reg[58]' (FDRE) to 'genblk1[8].psum_shifted_reg[59]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].psum_shifted_reg[59]' (FDRE) to 'genblk1[8].psum_shifted_reg[60]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].psum_shifted_reg[60]' (FDRE) to 'genblk1[8].psum_shifted_reg[61]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].psum_shifted_reg[61]' (FDRE) to 'genblk1[8].psum_shifted_reg[62]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].psum_shifted_reg[62]' (FDRE) to 'genblk1[8].psum_shifted_reg[63]'
INFO: [Synth 8-3886] merging instance 'genblk1[8].psum_shifted_reg[64]' (FDRE) to 'genblk1[8].psum_shifted_reg[63]'
INFO: [Synth 8-3886] merging instance 'genblk1[9].psum_shifted_reg[26]' (FDRE) to 'genblk1[9].psum_shifted_reg[27]'
INFO: [Synth 8-3886] merging instance 'genblk1[9].psum_shifted_reg[27]' (FDRE) to 'genblk1[9].psum_shifted_reg[28]'
INFO: [Synth 8-3886] merging instance 'genblk1[9].psum_shifted_reg[28]' (FDRE) to 'genblk1[9].psum_shifted_reg[29]'
INFO: [Synth 8-3886] merging instance 'genblk1[9].psum_shifted_reg[29]' (FDRE) to 'genblk1[9].psum_shifted_reg[30]'
INFO: [Synth 8-3886] merging instance 'genblk1[9].psum_shifted_reg[30]' (FDRE) to 'genblk1[9].psum_shifted_reg[31]'
INFO: [Synth 8-3886] merging instance 'genblk1[9].psum_shifted_reg[31]' (FDRE) to 'genblk1[9].psum_shifted_reg[32]'
INFO: [Synth 8-3886] merging instance 'genblk1[9].psum_shifted_reg[32]' (FDRE) to 'genblk1[9].psum_shifted_reg[33]'
INFO: [Synth 8-3886] merging instance 'genblk1[9].psum_shifted_reg[33]' (FDRE) to 'genblk1[9].psum_shifted_reg[34]'
INFO: [Synth 8-3886] merging instance 'genblk1[9].psum_shifted_reg[34]' (FDRE) to 'genblk1[9].psum_shifted_reg[35]'
INFO: [Synth 8-3886] merging instance 'genblk1[9].psum_shifted_reg[35]' (FDRE) to 'genblk1[9].psum_shifted_reg[36]'
INFO: [Synth 8-3886] merging instance 'genblk1[9].psum_shifted_reg[36]' (FDRE) to 'genblk1[9].psum_shifted_reg[37]'
INFO: [Synth 8-3886] merging instance 'genblk1[9].psum_shifted_reg[37]' (FDRE) to 'genblk1[9].psum_shifted_reg[38]'
INFO: [Synth 8-3886] merging instance 'genblk1[9].psum_shifted_reg[38]' (FDRE) to 'genblk1[9].psum_shifted_reg[39]'
INFO: [Synth 8-3886] merging instance 'genblk1[9].psum_shifted_reg[39]' (FDRE) to 'genblk1[9].psum_shifted_reg[40]'
INFO: [Synth 8-3886] merging instance 'genblk1[9].psum_shifted_reg[40]' (FDRE) to 'genblk1[9].psum_shifted_reg[41]'
INFO: [Synth 8-3886] merging instance 'genblk1[9].psum_shifted_reg[41]' (FDRE) to 'genblk1[9].psum_shifted_reg[42]'
INFO: [Synth 8-3886] merging instance 'genblk1[9].psum_shifted_reg[42]' (FDRE) to 'genblk1[9].psum_shifted_reg[43]'
INFO: [Synth 8-3886] merging instance 'genblk1[9].psum_shifted_reg[43]' (FDRE) to 'genblk1[9].psum_shifted_reg[44]'
INFO: [Synth 8-3886] merging instance 'genblk1[9].psum_shifted_reg[44]' (FDRE) to 'genblk1[9].psum_shifted_reg[45]'
INFO: [Synth 8-3886] merging instance 'genblk1[9].psum_shifted_reg[45]' (FDRE) to 'genblk1[9].psum_shifted_reg[46]'
INFO: [Synth 8-3886] merging instance 'genblk1[9].psum_shifted_reg[46]' (FDRE) to 'genblk1[9].psum_shifted_reg[47]'
INFO: [Synth 8-3886] merging instance 'genblk1[9].psum_shifted_reg[47]' (FDRE) to 'genblk1[9].psum_shifted_reg[48]'
INFO: [Synth 8-3886] merging instance 'genblk1[9].psum_shifted_reg[48]' (FDRE) to 'genblk1[9].psum_shifted_reg[49]'
INFO: [Synth 8-3886] merging instance 'genblk1[9].psum_shifted_reg[49]' (FDRE) to 'genblk1[9].psum_shifted_reg[50]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\state_reg[23] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "\fifo_xpm_inst/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=16 x width=72) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
DSP Report: Generating DSP product_reg, operation Mode is: (A2*B2)'.
DSP Report: register w_reg_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: register product_reg is absorbed into DSP product_reg.
DSP Report: operator product0 is absorbed into DSP product_reg.
DSP Report: Generating DSP accum_reg, operation Mode is: (P+A:B)'.
DSP Report: register accum_reg is absorbed into DSP accum_reg.
DSP Report: operator accum0 is absorbed into DSP accum_reg.
INFO: [Synth 8-5544] ROM "linear_inst/state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "\fifo_xpm_inst/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=16 x width=72) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"graph_build_inst/global_event_buf_inst/\genblk1[0].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"graph_build_inst/global_event_buf_inst/\genblk1[1].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"graph_build_inst/global_event_buf_inst/\genblk1[2].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"graph_build_inst/global_event_buf_inst/\genblk1[3].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"graph_build_inst/global_event_buf_inst/\genblk1[4].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"graph_build_inst/global_event_buf_inst/\genblk1[5].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"graph_build_inst/global_event_buf_inst/\genblk1[6].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"graph_build_inst/global_event_buf_inst/\genblk1[7].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"graph_build_inst/global_event_buf_inst/\genblk1[8].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"graph_build_inst/global_event_buf_inst/\genblk1[9].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"graph_build_inst/global_event_buf_inst/\genblk1[10].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"graph_build_inst/global_event_buf_inst/\genblk1[11].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"graph_build_inst/global_event_buf_inst/\genblk1[12].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"graph_build_inst/global_event_buf_inst/\genblk1[13].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"graph_build_inst/global_event_buf_inst/\genblk1[14].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"graph_build_inst/global_event_buf_inst/\genblk1[15].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"graph_build_inst/global_event_buf_inst/\genblk1[0].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"graph_build_inst/global_event_buf_inst/\genblk1[1].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"graph_build_inst/global_event_buf_inst/\genblk1[2].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"graph_build_inst/global_event_buf_inst/\genblk1[3].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"graph_build_inst/global_event_buf_inst/\genblk1[4].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"graph_build_inst/global_event_buf_inst/\genblk1[5].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"graph_build_inst/global_event_buf_inst/\genblk1[6].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"graph_build_inst/global_event_buf_inst/\genblk1[7].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"graph_build_inst/global_event_buf_inst/\genblk1[8].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"graph_build_inst/global_event_buf_inst/\genblk1[9].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"graph_build_inst/global_event_buf_inst/\genblk1[10].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"graph_build_inst/global_event_buf_inst/\genblk1[11].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"graph_build_inst/global_event_buf_inst/\genblk1[12].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"graph_build_inst/global_event_buf_inst/\genblk1[13].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"graph_build_inst/global_event_buf_inst/\genblk1[14].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"graph_build_inst/global_event_buf_inst/\genblk1[15].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-6776] UltraRAM "graph_build_inst/global_event_buf_inst/\genblk1[0].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg": Pipeline stages found = 2; Recommended pipeline stages =2, Maximum pipeline stages = 4
INFO: [Synth 8-5814] Pipeline result for URAM ("graph_build_inst/global_event_buf_inst/\genblk1[0].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"): Matrix size= (1 cols x 3 rows) | Pipeline stages => ( available = 2, absorbed = 2 )
INFO: [Synth 8-6776] UltraRAM "graph_build_inst/global_event_buf_inst/\genblk1[1].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg": Pipeline stages found = 2; Recommended pipeline stages =2, Maximum pipeline stages = 4
INFO: [Synth 8-5814] Pipeline result for URAM ("graph_build_inst/global_event_buf_inst/\genblk1[1].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"): Matrix size= (1 cols x 3 rows) | Pipeline stages => ( available = 2, absorbed = 2 )
INFO: [Synth 8-6776] UltraRAM "graph_build_inst/global_event_buf_inst/\genblk1[2].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg": Pipeline stages found = 2; Recommended pipeline stages =2, Maximum pipeline stages = 4
INFO: [Synth 8-5814] Pipeline result for URAM ("graph_build_inst/global_event_buf_inst/\genblk1[2].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"): Matrix size= (1 cols x 3 rows) | Pipeline stages => ( available = 2, absorbed = 2 )
INFO: [Synth 8-6776] UltraRAM "graph_build_inst/global_event_buf_inst/\genblk1[3].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg": Pipeline stages found = 2; Recommended pipeline stages =2, Maximum pipeline stages = 4
INFO: [Synth 8-5814] Pipeline result for URAM ("graph_build_inst/global_event_buf_inst/\genblk1[3].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"): Matrix size= (1 cols x 3 rows) | Pipeline stages => ( available = 2, absorbed = 2 )
INFO: [Synth 8-6776] UltraRAM "graph_build_inst/global_event_buf_inst/\genblk1[4].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg": Pipeline stages found = 2; Recommended pipeline stages =2, Maximum pipeline stages = 4
INFO: [Synth 8-5814] Pipeline result for URAM ("graph_build_inst/global_event_buf_inst/\genblk1[4].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"): Matrix size= (1 cols x 3 rows) | Pipeline stages => ( available = 2, absorbed = 2 )
INFO: [Synth 8-6776] UltraRAM "graph_build_inst/global_event_buf_inst/\genblk1[5].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg": Pipeline stages found = 2; Recommended pipeline stages =2, Maximum pipeline stages = 4
INFO: [Synth 8-5814] Pipeline result for URAM ("graph_build_inst/global_event_buf_inst/\genblk1[5].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"): Matrix size= (1 cols x 3 rows) | Pipeline stages => ( available = 2, absorbed = 2 )
INFO: [Synth 8-6776] UltraRAM "graph_build_inst/global_event_buf_inst/\genblk1[6].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg": Pipeline stages found = 2; Recommended pipeline stages =2, Maximum pipeline stages = 4
INFO: [Synth 8-5814] Pipeline result for URAM ("graph_build_inst/global_event_buf_inst/\genblk1[6].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"): Matrix size= (1 cols x 3 rows) | Pipeline stages => ( available = 2, absorbed = 2 )
INFO: [Synth 8-6776] UltraRAM "graph_build_inst/global_event_buf_inst/\genblk1[7].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg": Pipeline stages found = 2; Recommended pipeline stages =2, Maximum pipeline stages = 4
INFO: [Synth 8-5814] Pipeline result for URAM ("graph_build_inst/global_event_buf_inst/\genblk1[7].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"): Matrix size= (1 cols x 3 rows) | Pipeline stages => ( available = 2, absorbed = 2 )
INFO: [Synth 8-6776] UltraRAM "graph_build_inst/global_event_buf_inst/\genblk1[8].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg": Pipeline stages found = 2; Recommended pipeline stages =2, Maximum pipeline stages = 4
INFO: [Synth 8-5814] Pipeline result for URAM ("graph_build_inst/global_event_buf_inst/\genblk1[8].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"): Matrix size= (1 cols x 3 rows) | Pipeline stages => ( available = 2, absorbed = 2 )
INFO: [Synth 8-6776] UltraRAM "graph_build_inst/global_event_buf_inst/\genblk1[9].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg": Pipeline stages found = 2; Recommended pipeline stages =2, Maximum pipeline stages = 4
INFO: [Synth 8-5814] Pipeline result for URAM ("graph_build_inst/global_event_buf_inst/\genblk1[9].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"): Matrix size= (1 cols x 3 rows) | Pipeline stages => ( available = 2, absorbed = 2 )
INFO: [Synth 8-6776] UltraRAM "graph_build_inst/global_event_buf_inst/\genblk1[10].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg": Pipeline stages found = 2; Recommended pipeline stages =2, Maximum pipeline stages = 4
INFO: [Synth 8-5814] Pipeline result for URAM ("graph_build_inst/global_event_buf_inst/\genblk1[10].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"): Matrix size= (1 cols x 3 rows) | Pipeline stages => ( available = 2, absorbed = 2 )
INFO: [Synth 8-6776] UltraRAM "graph_build_inst/global_event_buf_inst/\genblk1[11].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg": Pipeline stages found = 2; Recommended pipeline stages =2, Maximum pipeline stages = 4
INFO: [Synth 8-5814] Pipeline result for URAM ("graph_build_inst/global_event_buf_inst/\genblk1[11].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"): Matrix size= (1 cols x 3 rows) | Pipeline stages => ( available = 2, absorbed = 2 )
INFO: [Synth 8-6776] UltraRAM "graph_build_inst/global_event_buf_inst/\genblk1[12].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg": Pipeline stages found = 2; Recommended pipeline stages =2, Maximum pipeline stages = 4
INFO: [Synth 8-5814] Pipeline result for URAM ("graph_build_inst/global_event_buf_inst/\genblk1[12].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"): Matrix size= (1 cols x 3 rows) | Pipeline stages => ( available = 2, absorbed = 2 )
INFO: [Synth 8-6776] UltraRAM "graph_build_inst/global_event_buf_inst/\genblk1[13].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg": Pipeline stages found = 2; Recommended pipeline stages =2, Maximum pipeline stages = 4
INFO: [Synth 8-5814] Pipeline result for URAM ("graph_build_inst/global_event_buf_inst/\genblk1[13].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"): Matrix size= (1 cols x 3 rows) | Pipeline stages => ( available = 2, absorbed = 2 )
INFO: [Synth 8-6776] UltraRAM "graph_build_inst/global_event_buf_inst/\genblk1[14].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg": Pipeline stages found = 2; Recommended pipeline stages =2, Maximum pipeline stages = 4
INFO: [Synth 8-5814] Pipeline result for URAM ("graph_build_inst/global_event_buf_inst/\genblk1[14].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"): Matrix size= (1 cols x 3 rows) | Pipeline stages => ( available = 2, absorbed = 2 )
INFO: [Synth 8-6776] UltraRAM "graph_build_inst/global_event_buf_inst/\genblk1[15].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg": Pipeline stages found = 2; Recommended pipeline stages =2, Maximum pipeline stages = 4
INFO: [Synth 8-5814] Pipeline result for URAM ("graph_build_inst/global_event_buf_inst/\genblk1[15].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg"): Matrix size= (1 cols x 3 rows) | Pipeline stages => ( available = 2, absorbed = 2 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\linear_inst/feature_reg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (max_pool_x_inst/\state_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\linear_inst/state_reg[23] )
INFO: [Synth 8-4471] merging register 'buffer_idx_reg[2:0]' into 'buffer_idx_reg[2:0]' [/users/yyang22/thesis/aegnn_project/aegnn_hw/axi/IP_S_AXIS_MM2S.sv:116]
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_AWID[0] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_AWLEN[7] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_AWLEN[6] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_AWLEN[5] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_AWLEN[4] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_AWLEN[3] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_AWLEN[2] driven by constant 1
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_AWLEN[1] driven by constant 1
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_AWLEN[0] driven by constant 1
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_AWSIZE[2] driven by constant 1
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_AWSIZE[1] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_AWSIZE[0] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_AWBURST[1] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_AWBURST[0] driven by constant 1
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_AWLOCK driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_AWCACHE[3] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_AWCACHE[2] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_AWCACHE[1] driven by constant 1
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_AWCACHE[0] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_AWPROT[2] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_AWPROT[1] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_AWPROT[0] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_AWQOS[3] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_AWQOS[2] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_AWQOS[1] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_AWQOS[0] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_AWUSER[-1] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_AWUSER[0] driven by constant 1
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_WSTRB[15] driven by constant 1
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_WSTRB[14] driven by constant 1
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_WSTRB[13] driven by constant 1
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_WSTRB[12] driven by constant 1
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_WSTRB[11] driven by constant 1
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_WSTRB[10] driven by constant 1
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_WSTRB[9] driven by constant 1
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_WSTRB[8] driven by constant 1
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_WSTRB[7] driven by constant 1
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_WSTRB[6] driven by constant 1
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_WSTRB[5] driven by constant 1
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_WSTRB[4] driven by constant 1
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_WSTRB[3] driven by constant 1
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_WSTRB[2] driven by constant 1
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_WSTRB[1] driven by constant 1
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_WSTRB[0] driven by constant 1
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_WUSER[-1] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_WUSER[0] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_ARID[0] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_ARLEN[7] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_ARLEN[6] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_ARLEN[5] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_ARLEN[4] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_ARLEN[3] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_ARLEN[2] driven by constant 1
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_ARLEN[1] driven by constant 1
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_ARLEN[0] driven by constant 1
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_ARSIZE[2] driven by constant 1
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_ARSIZE[1] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_ARSIZE[0] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_ARBURST[1] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_ARBURST[0] driven by constant 1
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_ARLOCK driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_ARCACHE[3] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_ARCACHE[2] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_ARCACHE[1] driven by constant 1
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_ARCACHE[0] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_ARPROT[2] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_ARPROT[1] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_ARPROT[0] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_ARQOS[3] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_ARQOS[2] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_ARQOS[1] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_ARQOS[0] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_ARUSER[-1] driven by constant 0
WARNING: [Synth 8-3917] design top__GC0 has port M_AXI_ARUSER[0] driven by constant 1
WARNING: [Synth 8-3917] design top__GC0 has port new_event[71] driven by constant 1
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\config_S_AXILite_inst/slv_reg4_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\config_S_AXILite_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\config_S_AXILite_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (IP_S_AXIS_MM2S_inst/\mst_exec_state_reg[2] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:12 ; elapsed = 00:01:54 . Memory (MB): peak = 3403.898 ; gain = 601.148 ; free physical = 238297 ; free virtual = 276403
Synthesis current peak Physical Memory [PSS] (MB): peak = 10522.749; parent = 2288.450; children = 8406.173
Synthesis current peak Virtual Memory [VSS] (MB): peak = 18298.562; parent = 3403.898; children = 14926.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+---------------+---------------------------------------+---------------+----------------+
|Module Name    | RTL Object                            | Depth x Width | Implemented As | 
+---------------+---------------------------------------+---------------+----------------+
|top_bd_top_0_0 | matvec_inst/w_mat_inst/w_vec_pack_reg | 4x128         | Block RAM      | 
|top_bd_top_0_0 | matvec_inst/w_mat_inst/w_vec_pack_reg | 32x256        | Block RAM      | 
|top_bd_top_0_0 | matvec_inst/w_mat_inst/w_vec_pack_reg | 64x256        | Block RAM      | 
|top_bd_top_0_0 | matvec_inst/w_mat_inst/w_vec_pack_reg | 64x256        | Block RAM      | 
+---------------+---------------------------------------+---------------+----------------+


Ultra RAM: Preliminary Mapping Report (see note below)
+--------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+
|Module Name                                                                                                   | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | URAM288 | Matrix Shape | FF provided for Pipeline | FF absorbed | 
+--------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+
|graph_build_inst/global_event_buf_inst/\genblk1[0].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg | 11 K x 72              | W | R |                        |   |   | Port A           | 3       | 3x1          | 2                        | 2           | 
|graph_build_inst/global_event_buf_inst/\genblk1[1].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg | 11 K x 72              | W | R |                        |   |   | Port A           | 3       | 3x1          | 2                        | 2           | 
|graph_build_inst/global_event_buf_inst/\genblk1[2].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg | 11 K x 72              | W | R |                        |   |   | Port A           | 3       | 3x1          | 2                        | 2           | 
|graph_build_inst/global_event_buf_inst/\genblk1[3].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg | 11 K x 72              | W | R |                        |   |   | Port A           | 3       | 3x1          | 2                        | 2           | 
|graph_build_inst/global_event_buf_inst/\genblk1[4].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg | 11 K x 72              | W | R |                        |   |   | Port A           | 3       | 3x1          | 2                        | 2           | 
|graph_build_inst/global_event_buf_inst/\genblk1[5].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg | 11 K x 72              | W | R |                        |   |   | Port A           | 3       | 3x1          | 2                        | 2           | 
|graph_build_inst/global_event_buf_inst/\genblk1[6].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg | 11 K x 72              | W | R |                        |   |   | Port A           | 3       | 3x1          | 2                        | 2           | 
|graph_build_inst/global_event_buf_inst/\genblk1[7].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg | 11 K x 72              | W | R |                        |   |   | Port A           | 3       | 3x1          | 2                        | 2           | 
|graph_build_inst/global_event_buf_inst/\genblk1[8].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg | 11 K x 72              | W | R |                        |   |   | Port A           | 3       | 3x1          | 2                        | 2           | 
|graph_build_inst/global_event_buf_inst/\genblk1[9].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg | 11 K x 72              | W | R |                        |   |   | Port A           | 3       | 3x1          | 2                        | 2           | 
|graph_build_inst/global_event_buf_inst/\genblk1[10].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 11 K x 72              | W | R |                        |   |   | Port A           | 3       | 3x1          | 2                        | 2           | 
|graph_build_inst/global_event_buf_inst/\genblk1[11].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 11 K x 72              | W | R |                        |   |   | Port A           | 3       | 3x1          | 2                        | 2           | 
|graph_build_inst/global_event_buf_inst/\genblk1[12].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 11 K x 72              | W | R |                        |   |   | Port A           | 3       | 3x1          | 2                        | 2           | 
|graph_build_inst/global_event_buf_inst/\genblk1[13].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 11 K x 72              | W | R |                        |   |   | Port A           | 3       | 3x1          | 2                        | 2           | 
|graph_build_inst/global_event_buf_inst/\genblk1[14].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 11 K x 72              | W | R |                        |   |   | Port A           | 3       | 3x1          | 2                        | 2           | 
|graph_build_inst/global_event_buf_inst/\genblk1[15].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 11 K x 72              | W | R |                        |   |   | Port A           | 3       | 3x1          | 2                        | 2           | 
+--------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+

Note: The table above is a preliminary report that shows the Ultra RAMs at the current stage of the synthesis flow. Some Ultra RAMs may be reimplemented as non Ultra RAM primitives later in the synthesis flow. Multiple instantiated Ultra RAMs are reported only once. Fields "FF provided for Pipeline" and "FF absorbed" respectively indicate number of registers available for pipelining and number of registers absorbed in the URAM matrix for pipelining. 

Block RAM: Preliminary Mapping Report (see note below)
+----------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name     | RTL Object          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|max_pool_x_inst | max_history_mem_reg | 56 x 256(READ_FIRST)   | W |   | 56 x 256(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      |                 | 
+----------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+----------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+---------------+
|Module Name                                                                             | RTL Object                       | Inference | Size (Depth x Width) | Primitives    | 
+----------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+---------------+
|\fifo_xpm_inst/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 16 x 72              | RAM32M16 x 6  | 
+----------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A2*B2)'    | 11     | 8      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:28 ; elapsed = 00:02:16 . Memory (MB): peak = 3936.348 ; gain = 1133.598 ; free physical = 237556 ; free virtual = 275721
Synthesis current peak Physical Memory [PSS] (MB): peak = 11072.818; parent = 2830.415; children = 8406.173
Synthesis current peak Virtual Memory [VSS] (MB): peak = 18863.031; parent = 3936.352; children = 14926.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:29 ; elapsed = 00:02:17 . Memory (MB): peak = 3946.348 ; gain = 1143.598 ; free physical = 237548 ; free virtual = 275713
Synthesis current peak Physical Memory [PSS] (MB): peak = 11081.408; parent = 2839.005; children = 8406.173
Synthesis current peak Virtual Memory [VSS] (MB): peak = 18873.031; parent = 3946.352; children = 14926.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Ultra RAM: Final Mapping Report (see note below)
+--------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+
|Module Name                                                                                                   | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | URAM288 | Matrix Shape | FF provided for Pipeline | FF absorbed | 
+--------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+
|graph_build_inst/global_event_buf_inst/\genblk1[0].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg | 11 K x 72              | W | R |                        |   |   | Port A           | 3       | 3x1          | 2                        | 2           | 
|graph_build_inst/global_event_buf_inst/\genblk1[1].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg | 11 K x 72              | W | R |                        |   |   | Port A           | 3       | 3x1          | 2                        | 2           | 
|graph_build_inst/global_event_buf_inst/\genblk1[2].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg | 11 K x 72              | W | R |                        |   |   | Port A           | 3       | 3x1          | 2                        | 2           | 
|graph_build_inst/global_event_buf_inst/\genblk1[3].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg | 11 K x 72              | W | R |                        |   |   | Port A           | 3       | 3x1          | 2                        | 2           | 
|graph_build_inst/global_event_buf_inst/\genblk1[4].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg | 11 K x 72              | W | R |                        |   |   | Port A           | 3       | 3x1          | 2                        | 2           | 
|graph_build_inst/global_event_buf_inst/\genblk1[5].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg | 11 K x 72              | W | R |                        |   |   | Port A           | 3       | 3x1          | 2                        | 2           | 
|graph_build_inst/global_event_buf_inst/\genblk1[6].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg | 11 K x 72              | W | R |                        |   |   | Port A           | 3       | 3x1          | 2                        | 2           | 
|graph_build_inst/global_event_buf_inst/\genblk1[7].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg | 11 K x 72              | W | R |                        |   |   | Port A           | 3       | 3x1          | 2                        | 2           | 
|graph_build_inst/global_event_buf_inst/\genblk1[8].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg | 11 K x 72              | W | R |                        |   |   | Port A           | 3       | 3x1          | 2                        | 2           | 
|graph_build_inst/global_event_buf_inst/\genblk1[9].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst   | gen_wr_a.gen_word_narrow.mem_reg | 11 K x 72              | W | R |                        |   |   | Port A           | 3       | 3x1          | 2                        | 2           | 
|graph_build_inst/global_event_buf_inst/\genblk1[10].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 11 K x 72              | W | R |                        |   |   | Port A           | 3       | 3x1          | 2                        | 2           | 
|graph_build_inst/global_event_buf_inst/\genblk1[11].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 11 K x 72              | W | R |                        |   |   | Port A           | 3       | 3x1          | 2                        | 2           | 
|graph_build_inst/global_event_buf_inst/\genblk1[12].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 11 K x 72              | W | R |                        |   |   | Port A           | 3       | 3x1          | 2                        | 2           | 
|graph_build_inst/global_event_buf_inst/\genblk1[13].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 11 K x 72              | W | R |                        |   |   | Port A           | 3       | 3x1          | 2                        | 2           | 
|graph_build_inst/global_event_buf_inst/\genblk1[14].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 11 K x 72              | W | R |                        |   |   | Port A           | 3       | 3x1          | 2                        | 2           | 
|graph_build_inst/global_event_buf_inst/\genblk1[15].uram_xpm_inst/xpm_memory_spram_inst/xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 11 K x 72              | W | R |                        |   |   | Port A           | 3       | 3x1          | 2                        | 2           | 
+--------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+---------+--------------+--------------------------+-------------+


Block RAM: Final Mapping Report
+----------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name     | RTL Object          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+----------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|max_pool_x_inst | max_history_mem_reg | 56 x 256(READ_FIRST)   | W |   | 56 x 256(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      |                 | 
+----------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+----------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+---------------+
|Module Name                                                                             | RTL Object                       | Inference | Size (Depth x Width) | Primitives    | 
+----------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+---------------+
|\fifo_xpm_inst/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 16 x 72              | RAM32M16 x 6  | 
+----------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance L1i_3/matvec_inst/w_mat_inst/w_vec_pack_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance L1i_3/matvec_inst/w_mat_inst/w_vec_pack_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance L1i_3/matvec_inst/w_mat_inst/w_vec_pack_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance L1i_3/matvec_inst/w_mat_inst/w_vec_pack_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance L2i_8/matvec_inst/w_mat_inst/w_vec_pack_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance L2i_8/matvec_inst/w_mat_inst/w_vec_pack_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance L2i_8/matvec_inst/w_mat_inst/w_vec_pack_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance L2i_8/matvec_inst/w_mat_inst/w_vec_pack_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance L2i_8/matvec_inst/w_mat_inst/w_vec_pack_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance L2i_8/matvec_inst/w_mat_inst/w_vec_pack_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance L2i_8/matvec_inst/w_mat_inst/w_vec_pack_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance L2i_8/matvec_inst/w_mat_inst/w_vec_pack_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance L3i_14/matvec_inst/w_mat_inst/w_vec_pack_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance L3i_14/matvec_inst/w_mat_inst/w_vec_pack_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance L3i_14/matvec_inst/w_mat_inst/w_vec_pack_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance L3i_14/matvec_inst/w_mat_inst/w_vec_pack_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance L3i_14/matvec_inst/w_mat_inst/w_vec_pack_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance L3i_14/matvec_inst/w_mat_inst/w_vec_pack_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance L3i_14/matvec_inst/w_mat_inst/w_vec_pack_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance L3i_14/matvec_inst/w_mat_inst/w_vec_pack_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance L4i_20/matvec_inst/w_mat_inst/w_vec_pack_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance L4i_20/matvec_inst/w_mat_inst/w_vec_pack_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance L4i_20/matvec_inst/w_mat_inst/w_vec_pack_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance L4i_20/matvec_inst/w_mat_inst/w_vec_pack_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance L4i_20/matvec_inst/w_mat_inst/w_vec_pack_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance L4i_20/matvec_inst/w_mat_inst/w_vec_pack_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance L4i_20/matvec_inst/w_mat_inst/w_vec_pack_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance L4i_20/matvec_inst/w_mat_inst/w_vec_pack_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance aegnn_hw_insti_22/inst/aegnn_hw_inst/max_pool_x_inst/max_history_mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance aegnn_hw_insti_22/inst/aegnn_hw_inst/max_pool_x_inst/max_history_mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance aegnn_hw_insti_22/inst/aegnn_hw_inst/max_pool_x_inst/max_history_mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance aegnn_hw_insti_22/inst/aegnn_hw_inst/max_pool_x_inst/max_history_mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance aegnn_hw_insti_22/inst/aegnn_hw_inst/linear_inst/linear_w_mat_inst/fc_w_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:38 ; elapsed = 00:02:40 . Memory (MB): peak = 3977.297 ; gain = 1174.547 ; free physical = 236847 ; free virtual = 275017
Synthesis current peak Physical Memory [PSS] (MB): peak = 11772.513; parent = 2839.005; children = 8944.000
Synthesis current peak Virtual Memory [VSS] (MB): peak = 19612.832; parent = 3973.391; children = 15639.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/w_mat_inst/w_vec_pack_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/w_mat_inst/w_vec_pack_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/w_mat_inst/w_vec_pack_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/w_mat_inst/w_vec_pack_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/w_mat_inst/w_vec_pack_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/w_mat_inst/w_vec_pack_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/w_mat_inst/w_vec_pack_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/w_mat_inst/w_vec_pack_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/w_mat_inst/w_vec_pack_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/w_mat_inst/w_vec_pack_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/w_mat_inst/w_vec_pack_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/w_mat_inst/w_vec_pack_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/w_mat_inst/w_vec_pack_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/w_mat_inst/w_vec_pack_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/w_mat_inst/w_vec_pack_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/w_mat_inst/w_vec_pack_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/w_mat_inst/w_vec_pack_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/w_mat_inst/w_vec_pack_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/w_mat_inst/w_vec_pack_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/w_mat_inst/w_vec_pack_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aegnn_hw_inst/graph_conv_inst/L4/matvec_inst/w_mat_inst/w_vec_pack_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aegnn_hw_inst/graph_conv_inst/L4/matvec_inst/w_mat_inst/w_vec_pack_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aegnn_hw_inst/graph_conv_inst/L4/matvec_inst/w_mat_inst/w_vec_pack_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aegnn_hw_inst/graph_conv_inst/L4/matvec_inst/w_mat_inst/w_vec_pack_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aegnn_hw_inst/graph_conv_inst/L4/matvec_inst/w_mat_inst/w_vec_pack_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aegnn_hw_inst/graph_conv_inst/L4/matvec_inst/w_mat_inst/w_vec_pack_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aegnn_hw_inst/graph_conv_inst/L4/matvec_inst/w_mat_inst/w_vec_pack_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aegnn_hw_inst/graph_conv_inst/L4/matvec_inst/w_mat_inst/w_vec_pack_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aegnn_hw_inst/max_pool_x_inst/max_history_mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aegnn_hw_inst/max_pool_x_inst/max_history_mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aegnn_hw_inst/max_pool_x_inst/max_history_mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aegnn_hw_inst/max_pool_x_inst/max_history_mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aegnn_hw_inst/linear_inst/linear_w_mat_inst/fc_w_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:50 ; elapsed = 00:02:54 . Memory (MB): peak = 4012.938 ; gain = 1210.188 ; free physical = 236806 ; free virtual = 275027
Synthesis current peak Physical Memory [PSS] (MB): peak = 11776.302; parent = 2839.005; children = 8944.000
Synthesis current peak Virtual Memory [VSS] (MB): peak = 19652.387; parent = 4012.941; children = 15639.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:50 ; elapsed = 00:02:54 . Memory (MB): peak = 4012.938 ; gain = 1210.188 ; free physical = 236806 ; free virtual = 275026
Synthesis current peak Physical Memory [PSS] (MB): peak = 11776.302; parent = 2839.005; children = 8944.000
Synthesis current peak Virtual Memory [VSS] (MB): peak = 19652.387; parent = 4012.941; children = 15639.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:57 ; elapsed = 00:03:02 . Memory (MB): peak = 4012.938 ; gain = 1210.188 ; free physical = 236791 ; free virtual = 275011
Synthesis current peak Physical Memory [PSS] (MB): peak = 11782.204; parent = 2839.005; children = 8944.000
Synthesis current peak Virtual Memory [VSS] (MB): peak = 19652.387; parent = 4012.941; children = 15639.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:58 ; elapsed = 00:03:03 . Memory (MB): peak = 4012.938 ; gain = 1210.188 ; free physical = 236791 ; free virtual = 275011
Synthesis current peak Physical Memory [PSS] (MB): peak = 11782.216; parent = 2839.005; children = 8944.000
Synthesis current peak Virtual Memory [VSS] (MB): peak = 19652.387; parent = 4012.941; children = 15639.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:59 ; elapsed = 00:03:04 . Memory (MB): peak = 4012.938 ; gain = 1210.188 ; free physical = 236791 ; free virtual = 275012
Synthesis current peak Physical Memory [PSS] (MB): peak = 11783.661; parent = 2839.664; children = 8944.000
Synthesis current peak Virtual Memory [VSS] (MB): peak = 19652.387; parent = 4012.941; children = 15639.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:00 ; elapsed = 00:03:05 . Memory (MB): peak = 4012.938 ; gain = 1210.188 ; free physical = 236791 ; free virtual = 275012
Synthesis current peak Physical Memory [PSS] (MB): peak = 11783.661; parent = 2839.664; children = 8944.000
Synthesis current peak Virtual Memory [VSS] (MB): peak = 19652.387; parent = 4012.941; children = 15639.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 10     | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 8      | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|MAC         | (A'*B')'    | 8      | 18     | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|MAC         | (P+A:B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |  4154|
|2     |DSP_ALU         |   228|
|3     |DSP_A_B_DATA    |   228|
|5     |DSP_C_DATA      |   228|
|7     |DSP_MULTIPLIER  |   228|
|9     |DSP_M_DATA      |   228|
|10    |DSP_OUTPUT      |   228|
|11    |DSP_PREADD      |   228|
|12    |DSP_PREADD_DATA |   228|
|14    |LUT1            |  8034|
|15    |LUT2            | 20153|
|16    |LUT3            |  3634|
|17    |LUT4            |  9820|
|18    |LUT5            |   875|
|19    |LUT6            |  1326|
|20    |MUXF7           |   187|
|21    |MUXF8           |    35|
|22    |RAM32M16        |     5|
|23    |RAMB36E2        |    19|
|39    |URAM288         |    48|
|42    |FDRE            | 23509|
|43    |FDSE            |   574|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:00 ; elapsed = 00:03:05 . Memory (MB): peak = 4012.938 ; gain = 1210.188 ; free physical = 236792 ; free virtual = 275012
Synthesis current peak Physical Memory [PSS] (MB): peak = 11783.729; parent = 2839.732; children = 8944.000
Synthesis current peak Virtual Memory [VSS] (MB): peak = 19652.387; parent = 4012.941; children = 15639.445
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 191 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:51 ; elapsed = 00:03:00 . Memory (MB): peak = 4016.848 ; gain = 1032.379 ; free physical = 245607 ; free virtual = 283827
Synthesis Optimization Complete : Time (s): cpu = 00:02:04 ; elapsed = 00:03:08 . Memory (MB): peak = 4016.848 ; gain = 1214.098 ; free physical = 245615 ; free virtual = 283828
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.64 . Memory (MB): peak = 4016.848 ; gain = 0.000 ; free physical = 245551 ; free virtual = 283764
INFO: [Netlist 29-17] Analyzing 4609 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/w_mat_inst/w_vec_pack_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/aegnn_hw_inst/graph_conv_inst/L1/matvec_inst/w_mat_inst/w_vec_pack_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/w_mat_inst/w_vec_pack_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/w_mat_inst/w_vec_pack_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/w_mat_inst/w_vec_pack_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/aegnn_hw_inst/graph_conv_inst/L2/matvec_inst/w_mat_inst/w_vec_pack_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/w_mat_inst/w_vec_pack_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/w_mat_inst/w_vec_pack_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/w_mat_inst/w_vec_pack_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/aegnn_hw_inst/graph_conv_inst/L3/matvec_inst/w_mat_inst/w_vec_pack_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/aegnn_hw_inst/graph_conv_inst/L4/matvec_inst/w_mat_inst/w_vec_pack_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/aegnn_hw_inst/graph_conv_inst/L4/matvec_inst/w_mat_inst/w_vec_pack_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/aegnn_hw_inst/graph_conv_inst/L4/matvec_inst/w_mat_inst/w_vec_pack_reg_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/aegnn_hw_inst/graph_conv_inst/L4/matvec_inst/w_mat_inst/w_vec_pack_reg_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4177.023 ; gain = 0.000 ; free physical = 245419 ; free virtual = 283632
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 233 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 228 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 5 instances

Synth Design complete, checksum: 182201c0
INFO: [Common 17-83] Releasing license: Synthesis
421 Infos, 222 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:28 ; elapsed = 00:03:36 . Memory (MB): peak = 4177.023 ; gain = 2282.617 ; free physical = 245752 ; free virtual = 283965
INFO: [Common 17-1381] The checkpoint '/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.runs/top_bd_top_0_0_synth_1/top_bd_top_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4249.059 ; gain = 72.035 ; free physical = 245740 ; free virtual = 283964
write_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4249.059 ; gain = 0.000 ; free physical = 245682 ; free virtual = 283967
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP top_bd_top_0_0, cache-ID = 00e612a10d2a992d
INFO: [Coretcl 2-1174] Renamed 212 cell refs.
INFO: [Common 17-1381] The checkpoint '/users/yyang22/thesis/aegnn_project/vivado_dir/sys_acc/sys_acc.runs/top_bd_top_0_0_synth_1/top_bd_top_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4249.059 ; gain = 0.000 ; free physical = 245668 ; free virtual = 283965
INFO: [runtcl-4] Executing : report_utilization -file top_bd_top_0_0_utilization_synth.rpt -pb top_bd_top_0_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4249.059 ; gain = 0.000 ; free physical = 245517 ; free virtual = 283887
INFO: [Common 17-206] Exiting Vivado at Tue Jun 27 22:41:41 2023...
