// Seed: 2874157639
module module_0 (
    output uwire id_0,
    input  uwire id_1,
    input  wire  id_2,
    input  tri   id_3,
    input  tri1  id_4,
    input  wor   id_5,
    input  wire  id_6
    , id_8
);
  assign id_0.id_2 = 1'd0;
  if (1) wire id_9;
  tri id_10, id_11;
  assign id_11 = 1 ? id_10 : 1;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    output tri id_2,
    output tri id_3,
    output supply0 id_4,
    input tri0 id_5,
    output supply1 id_6,
    output wor id_7,
    input tri id_8,
    output tri1 id_9,
    output tri0 id_10,
    input uwire id_11,
    output uwire id_12,
    input tri0 id_13
);
  assign id_9 = id_1;
  logic [7:0][1] id_15;
  module_0(
      id_6, id_11, id_11, id_13, id_1, id_0, id_0
  );
  assign id_10 = id_0;
endmodule : id_16
