# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../mmult_verilog.srcs/sources_1/ip/dpram1024x64_1/sim/dpram1024x64.v" \
"../../../../mmult_verilog.srcs/sources_1/ip/dpram1024x16_1/sim/dpram1024x16.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
