// Seed: 3329161241
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(posedge ~id_2 or posedge 1 + -1) begin : LABEL_0
    disable id_4;
  end
endmodule
module module_1 #(
    parameter id_0 = 32'd97
) (
    input wor _id_0,
    output supply1 id_1,
    output uwire id_2,
    output supply1 id_3,
    input tri0 id_4,
    output wand id_5
    , id_17,
    output tri id_6
    , id_18,
    input supply1 id_7,
    input wor id_8,
    input supply1 id_9,
    output uwire id_10,
    output tri0 id_11,
    output tri id_12,
    inout tri1 id_13,
    input tri id_14,
    output tri1 id_15
);
  wire id_19;
  logic [1 : id_0] id_20 = id_19, id_21;
  wire [1 : -1  ==  -1] id_22;
  wire id_23;
  wire id_24;
  wire id_25, id_26;
  assign id_6 = id_8 != (({1{1}}));
  wire [1 : 1 'b0] id_27;
  logic id_28;
  assign id_23 = id_17;
  module_0 modCall_1 (
      id_22,
      id_18,
      id_27
  );
endmodule
