time,event,event_type,process,device,ready_queue,wait_queue,cpus,ios
39,1 added to ready queue,enqueue,1,,['1'],[],"[None, None]",[None]
39,2 added to ready queue,enqueue,2,,"['1', '2']",[],"[None, None]",[None]
39,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['2'],[],"['1', None]",[None]
39,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['1', '2']",[None]
41,3 added to ready queue,enqueue,3,,['3'],[],"['1', '2']",[None]
41,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['3', '1']",[],"[None, '2']",[None]
41,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['3', '1', '2']",[],"[None, None]",[None]
41,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['1', '2']",[],"['3', None]",[None]
41,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['2'],[],"['3', '1']",[None]
42,4 added to ready queue,enqueue,4,,"['2', '4']",[],"['3', '1']",[None]
42,1 finished CPU → wait queue,cpu_to_io,1,CPU1,"['2', '4']",['1'],"['3', None]",[None]
42,2 dispatched to CPU1,dispatch_cpu,2,CPU1,['4'],['1'],"['3', '2']",[None]
42,1 dispatched to IO0,dispatch_io,1,IO0,['4'],[],"['3', '2']",['1']
43,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['4', '3']",[],"[None, '2']",['1']
43,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['3'],[],"['4', '2']",['1']
44,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['3', '2']",[],"['4', None]",['1']
44,3 dispatched to CPU1,dispatch_cpu,3,CPU1,['2'],[],"['4', '3']",['1']
45,5 added to ready queue,enqueue,5,,"['2', '5']",[],"['4', '3']",['1']
45,6 added to ready queue,enqueue,6,,"['2', '5', '6']",[],"['4', '3']",['1']
45,7 added to ready queue,enqueue,7,,"['2', '5', '6', '7']",[],"['4', '3']",['1']
45,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['2', '5', '6', '7', '4']",[],"[None, '3']",['1']
45,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['5', '6', '7', '4']",[],"['2', '3']",['1']
46,8 added to ready queue,enqueue,8,,"['5', '6', '7', '4', '8']",[],"['2', '3']",['1']
46,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['5', '6', '7', '4', '8', '3']",[],"['2', None]",['1']
46,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['6', '7', '4', '8', '3']",[],"['2', '5']",['1']
47,9 added to ready queue,enqueue,9,,"['6', '7', '4', '8', '3', '9']",[],"['2', '5']",['1']
47,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['6', '7', '4', '8', '3', '9', '2']",[],"[None, '5']",['1']
47,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['7', '4', '8', '3', '9', '2']",[],"['6', '5']",['1']
48,10 added to ready queue,enqueue,10,,"['7', '4', '8', '3', '9', '2', '10']",[],"['6', '5']",['1']
48,11 added to ready queue,enqueue,11,,"['7', '4', '8', '3', '9', '2', '10', '11']",[],"['6', '5']",['1']
48,12 added to ready queue,enqueue,12,,"['7', '4', '8', '3', '9', '2', '10', '11', '12']",[],"['6', '5']",['1']
48,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['7', '4', '8', '3', '9', '2', '10', '11', '12', '5']",[],"['6', None]",['1']
48,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['4', '8', '3', '9', '2', '10', '11', '12', '5']",[],"['6', '7']",['1']
49,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['4', '8', '3', '9', '2', '10', '11', '12', '5', '6']",[],"[None, '7']",['1']
49,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['8', '3', '9', '2', '10', '11', '12', '5', '6']",[],"['4', '7']",['1']
50,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['8', '3', '9', '2', '10', '11', '12', '5', '6', '7']",[],"['4', None]",['1']
50,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['3', '9', '2', '10', '11', '12', '5', '6', '7']",[],"['4', '8']",['1']
51,13 added to ready queue,enqueue,13,,"['3', '9', '2', '10', '11', '12', '5', '6', '7', '13']",[],"['4', '8']",['1']
51,14 added to ready queue,enqueue,14,,"['3', '9', '2', '10', '11', '12', '5', '6', '7', '13', '14']",[],"['4', '8']",['1']
51,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['3', '9', '2', '10', '11', '12', '5', '6', '7', '13', '14', '4']",[],"[None, '8']",['1']
51,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['9', '2', '10', '11', '12', '5', '6', '7', '13', '14', '4']",[],"['3', '8']",['1']
52,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['9', '2', '10', '11', '12', '5', '6', '7', '13', '14', '4', '8']",[],"['3', None]",['1']
52,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['2', '10', '11', '12', '5', '6', '7', '13', '14', '4', '8']",[],"['3', '9']",['1']
53,15 added to ready queue,enqueue,15,,"['2', '10', '11', '12', '5', '6', '7', '13', '14', '4', '8', '15']",[],"['3', '9']",['1']
53,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['2', '10', '11', '12', '5', '6', '7', '13', '14', '4', '8', '15', '3']",[],"[None, '9']",['1']
53,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['10', '11', '12', '5', '6', '7', '13', '14', '4', '8', '15', '3']",[],"['2', '9']",['1']
54,16 added to ready queue,enqueue,16,,"['10', '11', '12', '5', '6', '7', '13', '14', '4', '8', '15', '3', '16']",[],"['2', '9']",['1']
54,17 added to ready queue,enqueue,17,,"['10', '11', '12', '5', '6', '7', '13', '14', '4', '8', '15', '3', '16', '17']",[],"['2', '9']",['1']
54,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['10', '11', '12', '5', '6', '7', '13', '14', '4', '8', '15', '3', '16', '17', '9']",[],"['2', None]",['1']
54,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['11', '12', '5', '6', '7', '13', '14', '4', '8', '15', '3', '16', '17', '9']",[],"['2', '10']",['1']
55,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['11', '12', '5', '6', '7', '13', '14', '4', '8', '15', '3', '16', '17', '9', '2']",[],"[None, '10']",['1']
55,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['12', '5', '6', '7', '13', '14', '4', '8', '15', '3', '16', '17', '9', '2']",[],"['11', '10']",['1']
56,18 added to ready queue,enqueue,18,,"['12', '5', '6', '7', '13', '14', '4', '8', '15', '3', '16', '17', '9', '2', '18']",[],"['11', '10']",['1']
56,19 added to ready queue,enqueue,19,,"['12', '5', '6', '7', '13', '14', '4', '8', '15', '3', '16', '17', '9', '2', '18', '19']",[],"['11', '10']",['1']
56,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['12', '5', '6', '7', '13', '14', '4', '8', '15', '3', '16', '17', '9', '2', '18', '19', '10']",[],"['11', None]",['1']
56,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['5', '6', '7', '13', '14', '4', '8', '15', '3', '16', '17', '9', '2', '18', '19', '10']",[],"['11', '12']",['1']
57,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['5', '6', '7', '13', '14', '4', '8', '15', '3', '16', '17', '9', '2', '18', '19', '10', '11']",[],"[None, '12']",['1']
57,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['6', '7', '13', '14', '4', '8', '15', '3', '16', '17', '9', '2', '18', '19', '10', '11']",[],"['5', '12']",['1']
58,20 added to ready queue,enqueue,20,,"['6', '7', '13', '14', '4', '8', '15', '3', '16', '17', '9', '2', '18', '19', '10', '11', '20']",[],"['5', '12']",['1']
58,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['6', '7', '13', '14', '4', '8', '15', '3', '16', '17', '9', '2', '18', '19', '10', '11', '20', '12']",[],"['5', None]",['1']
58,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['7', '13', '14', '4', '8', '15', '3', '16', '17', '9', '2', '18', '19', '10', '11', '20', '12']",[],"['5', '6']",['1']
59,21 added to ready queue,enqueue,21,,"['7', '13', '14', '4', '8', '15', '3', '16', '17', '9', '2', '18', '19', '10', '11', '20', '12', '21']",[],"['5', '6']",['1']
59,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['7', '13', '14', '4', '8', '15', '3', '16', '17', '9', '2', '18', '19', '10', '11', '20', '12', '21', '5']",[],"[None, '6']",['1']
59,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['13', '14', '4', '8', '15', '3', '16', '17', '9', '2', '18', '19', '10', '11', '20', '12', '21', '5']",[],"['7', '6']",['1']
60,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['13', '14', '4', '8', '15', '3', '16', '17', '9', '2', '18', '19', '10', '11', '20', '12', '21', '5', '6']",[],"['7', None]",['1']
60,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['14', '4', '8', '15', '3', '16', '17', '9', '2', '18', '19', '10', '11', '20', '12', '21', '5', '6']",[],"['7', '13']",['1']
61,22 added to ready queue,enqueue,22,,"['14', '4', '8', '15', '3', '16', '17', '9', '2', '18', '19', '10', '11', '20', '12', '21', '5', '6', '22']",[],"['7', '13']",['1']
61,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['14', '4', '8', '15', '3', '16', '17', '9', '2', '18', '19', '10', '11', '20', '12', '21', '5', '6', '22', '7']",[],"[None, '13']",['1']
61,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['4', '8', '15', '3', '16', '17', '9', '2', '18', '19', '10', '11', '20', '12', '21', '5', '6', '22', '7']",[],"['14', '13']",['1']
62,23 added to ready queue,enqueue,23,,"['4', '8', '15', '3', '16', '17', '9', '2', '18', '19', '10', '11', '20', '12', '21', '5', '6', '22', '7', '23']",[],"['14', '13']",['1']
62,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['4', '8', '15', '3', '16', '17', '9', '2', '18', '19', '10', '11', '20', '12', '21', '5', '6', '22', '7', '23', '13']",[],"['14', None]",['1']
62,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['8', '15', '3', '16', '17', '9', '2', '18', '19', '10', '11', '20', '12', '21', '5', '6', '22', '7', '23', '13']",[],"['14', '4']",['1']
63,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['8', '15', '3', '16', '17', '9', '2', '18', '19', '10', '11', '20', '12', '21', '5', '6', '22', '7', '23', '13', '14']",[],"[None, '4']",['1']
63,1 finished I/O → ready queue,io_to_ready,1,IO0,"['8', '15', '3', '16', '17', '9', '2', '18', '19', '10', '11', '20', '12', '21', '5', '6', '22', '7', '23', '13', '14', '1']",[],"[None, '4']",[None]
63,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['15', '3', '16', '17', '9', '2', '18', '19', '10', '11', '20', '12', '21', '5', '6', '22', '7', '23', '13', '14', '1']",[],"['8', '4']",[None]
64,24 added to ready queue,enqueue,24,,"['15', '3', '16', '17', '9', '2', '18', '19', '10', '11', '20', '12', '21', '5', '6', '22', '7', '23', '13', '14', '1', '24']",[],"['8', '4']",[None]
64,25 added to ready queue,enqueue,25,,"['15', '3', '16', '17', '9', '2', '18', '19', '10', '11', '20', '12', '21', '5', '6', '22', '7', '23', '13', '14', '1', '24', '25']",[],"['8', '4']",[None]
64,4 finished CPU → wait queue,cpu_to_io,4,CPU1,"['15', '3', '16', '17', '9', '2', '18', '19', '10', '11', '20', '12', '21', '5', '6', '22', '7', '23', '13', '14', '1', '24', '25']",['4'],"['8', None]",[None]
64,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['3', '16', '17', '9', '2', '18', '19', '10', '11', '20', '12', '21', '5', '6', '22', '7', '23', '13', '14', '1', '24', '25']",['4'],"['8', '15']",[None]
64,4 dispatched to IO0,dispatch_io,4,IO0,"['3', '16', '17', '9', '2', '18', '19', '10', '11', '20', '12', '21', '5', '6', '22', '7', '23', '13', '14', '1', '24', '25']",[],"['8', '15']",['4']
65,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['3', '16', '17', '9', '2', '18', '19', '10', '11', '20', '12', '21', '5', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8']",[],"[None, '15']",['4']
65,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['16', '17', '9', '2', '18', '19', '10', '11', '20', '12', '21', '5', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8']",[],"['3', '15']",['4']
66,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['16', '17', '9', '2', '18', '19', '10', '11', '20', '12', '21', '5', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15']",[],"['3', None]",['4']
66,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['17', '9', '2', '18', '19', '10', '11', '20', '12', '21', '5', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15']",[],"['3', '16']",['4']
67,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['17', '9', '2', '18', '19', '10', '11', '20', '12', '21', '5', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3']",[],"[None, '16']",['4']
67,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['9', '2', '18', '19', '10', '11', '20', '12', '21', '5', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3']",[],"['17', '16']",['4']
68,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['9', '2', '18', '19', '10', '11', '20', '12', '21', '5', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16']",[],"['17', None]",['4']
68,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['2', '18', '19', '10', '11', '20', '12', '21', '5', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16']",[],"['17', '9']",['4']
69,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['2', '18', '19', '10', '11', '20', '12', '21', '5', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17']",[],"[None, '9']",['4']
69,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['18', '19', '10', '11', '20', '12', '21', '5', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17']",[],"['2', '9']",['4']
70,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['18', '19', '10', '11', '20', '12', '21', '5', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9']",[],"['2', None]",['4']
70,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['19', '10', '11', '20', '12', '21', '5', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9']",[],"['2', '18']",['4']
71,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['19', '10', '11', '20', '12', '21', '5', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '2']",[],"[None, '18']",['4']
71,18 finished CPU → wait queue,cpu_to_io,18,CPU1,"['19', '10', '11', '20', '12', '21', '5', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '2']",['18'],"[None, None]",['4']
71,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['10', '11', '20', '12', '21', '5', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '2']",['18'],"['19', None]",['4']
71,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['11', '20', '12', '21', '5', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '2']",['18'],"['19', '10']",['4']
73,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['11', '20', '12', '21', '5', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '2', '19']",['18'],"[None, '10']",['4']
73,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['11', '20', '12', '21', '5', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10']",['18'],"[None, None]",['4']
73,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['20', '12', '21', '5', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10']",['18'],"['11', None]",['4']
73,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['12', '21', '5', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10']",['18'],"['11', '20']",['4']
75,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['12', '21', '5', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11']",['18'],"[None, '20']",['4']
75,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['12', '21', '5', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20']",['18'],"[None, None]",['4']
75,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['21', '5', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20']",['18'],"['12', None]",['4']
75,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['5', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20']",['18'],"['12', '21']",['4']
76,12 finished CPU → wait queue,cpu_to_io,12,CPU0,"['5', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20']","['18', '12']","[None, '21']",['4']
76,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20']","['18', '12']","['5', '21']",['4']
77,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21']","['18', '12']","['5', None]",['4']
77,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21']","['18', '12']","['5', '6']",['4']
78,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,"['22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5']","['18', '12']","[None, '6']",['4']
78,4 finished I/O → ready queue,io_to_ready,4,IO0,"['22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4']","['18', '12']","[None, '6']",[None]
78,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4']","['18', '12']","['22', '6']",[None]
78,18 dispatched to IO0,dispatch_io,18,IO0,"['7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4']",['12'],"['22', '6']",['18']
79,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6']",['12'],"['22', None]",['18']
79,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6']",['12'],"['22', '7']",['18']
80,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '22']",['12'],"[None, '7']",['18']
80,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '22']",['12'],"['23', '7']",['18']
81,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '22', '7']",['12'],"['23', None]",['18']
81,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '22', '7']",['12'],"['23', '13']",['18']
82,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '22', '7', '23']",['12'],"[None, '13']",['18']
82,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['1', '24', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '22', '7', '23']",['12'],"['14', '13']",['18']
83,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['1', '24', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '22', '7', '23', '13']",['12'],"['14', None]",['18']
83,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['24', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '22', '7', '23', '13']",['12'],"['14', '1']",['18']
84,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['24', '25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '22', '7', '23', '13', '14']",['12'],"[None, '1']",['18']
84,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '22', '7', '23', '13', '14']",['12'],"['24', '1']",['18']
85,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['25', '8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '22', '7', '23', '13', '14', '1']",['12'],"['24', None]",['18']
85,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '22', '7', '23', '13', '14', '1']",['12'],"['24', '25']",['18']
86,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['8', '15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '22', '7', '23', '13', '14', '1', '24']",['12'],"[None, '25']",['18']
86,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '22', '7', '23', '13', '14', '1', '24']",['12'],"['8', '25']",['18']
87,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['15', '3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '22', '7', '23', '13', '14', '1', '24', '25']",['12'],"['8', None]",['18']
87,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '22', '7', '23', '13', '14', '1', '24', '25']",['12'],"['8', '15']",['18']
88,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['3', '16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8']",['12'],"[None, '15']",['18']
88,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8']",['12'],"['3', '15']",['18']
89,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['16', '17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15']",['12'],"['3', None]",['18']
89,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15']",['12'],"['3', '16']",['18']
90,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['17', '9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3']",['12'],"[None, '16']",['18']
90,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3']",['12'],"['17', '16']",['18']
91,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['9', '2', '19', '10', '11', '20', '21', '5', '4', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16']",['12'],"['17', None]",['18']
91,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['2', '19', '10', '11', '20', '21', '5', '4', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16']",['12'],"['17', '9']",['18']
92,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['2', '19', '10', '11', '20', '21', '5', '4', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17']",['12'],"[None, '9']",['18']
92,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['19', '10', '11', '20', '21', '5', '4', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17']",['12'],"['2', '9']",['18']
93,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['19', '10', '11', '20', '21', '5', '4', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9']",['12'],"['2', None]",['18']
93,18 finished I/O → ready queue,io_to_ready,18,IO0,"['19', '10', '11', '20', '21', '5', '4', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '18']",['12'],"['2', None]",[None]
93,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['10', '11', '20', '21', '5', '4', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '18']",['12'],"['2', '19']",[None]
93,12 dispatched to IO0,dispatch_io,12,IO0,"['10', '11', '20', '21', '5', '4', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '18']",[],"['2', '19']",['12']
94,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['10', '11', '20', '21', '5', '4', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '18', '2']",[],"[None, '19']",['12']
94,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['11', '20', '21', '5', '4', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '18', '2']",[],"['10', '19']",['12']
95,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['11', '20', '21', '5', '4', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '18', '2', '19']",[],"['10', None]",['12']
95,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['20', '21', '5', '4', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '18', '2', '19']",[],"['10', '11']",['12']
96,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['20', '21', '5', '4', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '18', '2', '19', '10']",[],"[None, '11']",['12']
96,11 finished CPU → ready queue,cpu_to_ready,11,CPU1,"['20', '21', '5', '4', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '18', '2', '19', '10', '11']",[],"[None, None]",['12']
96,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['21', '5', '4', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '18', '2', '19', '10', '11']",[],"['20', None]",['12']
96,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['5', '4', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '18', '2', '19', '10', '11']",[],"['20', '21']",['12']
98,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['5', '4', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '18', '2', '19', '10', '11', '20']",[],"[None, '21']",['12']
98,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['5', '4', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '18', '2', '19', '10', '11', '20', '21']",[],"[None, None]",['12']
98,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['4', '6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '18', '2', '19', '10', '11', '20', '21']",[],"['5', None]",['12']
98,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '18', '2', '19', '10', '11', '20', '21']",[],"['5', '4']",['12']
100,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,"['6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '18', '2', '19', '10', '11', '20', '21', '5']",[],"[None, '4']",['12']
100,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['6', '22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '18', '2', '19', '10', '11', '20', '21', '5', '4']",[],"[None, None]",['12']
100,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['22', '7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '18', '2', '19', '10', '11', '20', '21', '5', '4']",[],"['6', None]",['12']
100,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '18', '2', '19', '10', '11', '20', '21', '5', '4']",[],"['6', '22']",['12']
102,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '18', '2', '19', '10', '11', '20', '21', '5', '4', '6']",[],"[None, '22']",['12']
102,22 finished CPU → wait queue,cpu_to_io,22,CPU1,"['7', '23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '18', '2', '19', '10', '11', '20', '21', '5', '4', '6']",['22'],"[None, None]",['12']
102,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['23', '13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '18', '2', '19', '10', '11', '20', '21', '5', '4', '6']",['22'],"['7', None]",['12']
102,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '18', '2', '19', '10', '11', '20', '21', '5', '4', '6']",['22'],"['7', '23']",['12']
103,23 finished CPU → ready queue,cpu_to_ready,23,CPU1,"['13', '14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '18', '2', '19', '10', '11', '20', '21', '5', '4', '6', '23']",['22'],"['7', None]",['12']
103,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '18', '2', '19', '10', '11', '20', '21', '5', '4', '6', '23']",['22'],"['7', '13']",['12']
104,7 finished CPU → wait queue,cpu_to_io,7,CPU0,"['14', '1', '24', '25', '8', '15', '3', '16', '17', '9', '18', '2', '19', '10', '11', '20', '21', '5', '4', '6', '23']","['22', '7']","[None, '13']",['12']
104,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['1', '24', '25', '8', '15', '3', '16', '17', '9', '18', '2', '19', '10', '11', '20', '21', '5', '4', '6', '23']","['22', '7']","['14', '13']",['12']
105,14 finished CPU → wait queue,cpu_to_io,14,CPU0,"['1', '24', '25', '8', '15', '3', '16', '17', '9', '18', '2', '19', '10', '11', '20', '21', '5', '4', '6', '23']","['22', '7', '14']","[None, '13']",['12']
105,13 finished CPU → ready queue,cpu_to_ready,13,CPU1,"['1', '24', '25', '8', '15', '3', '16', '17', '9', '18', '2', '19', '10', '11', '20', '21', '5', '4', '6', '23', '13']","['22', '7', '14']","[None, None]",['12']
105,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['24', '25', '8', '15', '3', '16', '17', '9', '18', '2', '19', '10', '11', '20', '21', '5', '4', '6', '23', '13']","['22', '7', '14']","['1', None]",['12']
105,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['25', '8', '15', '3', '16', '17', '9', '18', '2', '19', '10', '11', '20', '21', '5', '4', '6', '23', '13']","['22', '7', '14']","['1', '24']",['12']
107,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['25', '8', '15', '3', '16', '17', '9', '18', '2', '19', '10', '11', '20', '21', '5', '4', '6', '23', '13', '1']","['22', '7', '14']","[None, '24']",['12']
107,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['25', '8', '15', '3', '16', '17', '9', '18', '2', '19', '10', '11', '20', '21', '5', '4', '6', '23', '13', '1', '24']","['22', '7', '14']","[None, None]",['12']
107,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['8', '15', '3', '16', '17', '9', '18', '2', '19', '10', '11', '20', '21', '5', '4', '6', '23', '13', '1', '24']","['22', '7', '14']","['25', None]",['12']
107,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['15', '3', '16', '17', '9', '18', '2', '19', '10', '11', '20', '21', '5', '4', '6', '23', '13', '1', '24']","['22', '7', '14']","['25', '8']",['12']
109,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['15', '3', '16', '17', '9', '18', '2', '19', '10', '11', '20', '21', '5', '4', '6', '23', '13', '1', '24', '25']","['22', '7', '14']","[None, '8']",['12']
109,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['15', '3', '16', '17', '9', '18', '2', '19', '10', '11', '20', '21', '5', '4', '6', '23', '13', '1', '24', '25', '8']","['22', '7', '14']","[None, None]",['12']
109,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['3', '16', '17', '9', '18', '2', '19', '10', '11', '20', '21', '5', '4', '6', '23', '13', '1', '24', '25', '8']","['22', '7', '14']","['15', None]",['12']
109,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['16', '17', '9', '18', '2', '19', '10', '11', '20', '21', '5', '4', '6', '23', '13', '1', '24', '25', '8']","['22', '7', '14']","['15', '3']",['12']
111,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['16', '17', '9', '18', '2', '19', '10', '11', '20', '21', '5', '4', '6', '23', '13', '1', '24', '25', '8', '15']","['22', '7', '14']","[None, '3']",['12']
111,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['16', '17', '9', '18', '2', '19', '10', '11', '20', '21', '5', '4', '6', '23', '13', '1', '24', '25', '8', '15', '3']","['22', '7', '14']","[None, None]",['12']
111,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['17', '9', '18', '2', '19', '10', '11', '20', '21', '5', '4', '6', '23', '13', '1', '24', '25', '8', '15', '3']","['22', '7', '14']","['16', None]",['12']
111,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['9', '18', '2', '19', '10', '11', '20', '21', '5', '4', '6', '23', '13', '1', '24', '25', '8', '15', '3']","['22', '7', '14']","['16', '17']",['12']
112,16 finished CPU → wait queue,cpu_to_io,16,CPU0,"['9', '18', '2', '19', '10', '11', '20', '21', '5', '4', '6', '23', '13', '1', '24', '25', '8', '15', '3']","['22', '7', '14', '16']","[None, '17']",['12']
112,17 finished CPU → ready queue,cpu_to_ready,17,CPU1,"['9', '18', '2', '19', '10', '11', '20', '21', '5', '4', '6', '23', '13', '1', '24', '25', '8', '15', '3', '17']","['22', '7', '14', '16']","[None, None]",['12']
112,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['18', '2', '19', '10', '11', '20', '21', '5', '4', '6', '23', '13', '1', '24', '25', '8', '15', '3', '17']","['22', '7', '14', '16']","['9', None]",['12']
112,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['2', '19', '10', '11', '20', '21', '5', '4', '6', '23', '13', '1', '24', '25', '8', '15', '3', '17']","['22', '7', '14', '16']","['9', '18']",['12']
114,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['2', '19', '10', '11', '20', '21', '5', '4', '6', '23', '13', '1', '24', '25', '8', '15', '3', '17', '9']","['22', '7', '14', '16']","[None, '18']",['12']
114,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['2', '19', '10', '11', '20', '21', '5', '4', '6', '23', '13', '1', '24', '25', '8', '15', '3', '17', '9', '18']","['22', '7', '14', '16']","[None, None]",['12']
114,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['19', '10', '11', '20', '21', '5', '4', '6', '23', '13', '1', '24', '25', '8', '15', '3', '17', '9', '18']","['22', '7', '14', '16']","['2', None]",['12']
114,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['10', '11', '20', '21', '5', '4', '6', '23', '13', '1', '24', '25', '8', '15', '3', '17', '9', '18']","['22', '7', '14', '16']","['2', '19']",['12']
115,12 finished I/O → ready queue,io_to_ready,12,IO0,"['10', '11', '20', '21', '5', '4', '6', '23', '13', '1', '24', '25', '8', '15', '3', '17', '9', '18', '12']","['22', '7', '14', '16']","['2', '19']",[None]
115,22 dispatched to IO0,dispatch_io,22,IO0,"['10', '11', '20', '21', '5', '4', '6', '23', '13', '1', '24', '25', '8', '15', '3', '17', '9', '18', '12']","['7', '14', '16']","['2', '19']",['22']
116,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['10', '11', '20', '21', '5', '4', '6', '23', '13', '1', '24', '25', '8', '15', '3', '17', '9', '18', '12', '2']","['7', '14', '16']","[None, '19']",['22']
116,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['10', '11', '20', '21', '5', '4', '6', '23', '13', '1', '24', '25', '8', '15', '3', '17', '9', '18', '12', '2', '19']","['7', '14', '16']","[None, None]",['22']
116,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['11', '20', '21', '5', '4', '6', '23', '13', '1', '24', '25', '8', '15', '3', '17', '9', '18', '12', '2', '19']","['7', '14', '16']","['10', None]",['22']
116,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['20', '21', '5', '4', '6', '23', '13', '1', '24', '25', '8', '15', '3', '17', '9', '18', '12', '2', '19']","['7', '14', '16']","['10', '11']",['22']
118,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['20', '21', '5', '4', '6', '23', '13', '1', '24', '25', '8', '15', '3', '17', '9', '18', '12', '2', '19', '10']","['7', '14', '16']","[None, '11']",['22']
118,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['20', '21', '5', '4', '6', '23', '13', '1', '24', '25', '8', '15', '3', '17', '9', '18', '12', '2', '19', '10', '11']","['7', '14', '16']","[None, None]",['22']
118,22 finished I/O → ready queue,io_to_ready,22,IO0,"['20', '21', '5', '4', '6', '23', '13', '1', '24', '25', '8', '15', '3', '17', '9', '18', '12', '2', '19', '10', '11', '22']","['7', '14', '16']","[None, None]",[None]
118,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['21', '5', '4', '6', '23', '13', '1', '24', '25', '8', '15', '3', '17', '9', '18', '12', '2', '19', '10', '11', '22']","['7', '14', '16']","['20', None]",[None]
118,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['5', '4', '6', '23', '13', '1', '24', '25', '8', '15', '3', '17', '9', '18', '12', '2', '19', '10', '11', '22']","['7', '14', '16']","['20', '21']",[None]
118,7 dispatched to IO0,dispatch_io,7,IO0,"['5', '4', '6', '23', '13', '1', '24', '25', '8', '15', '3', '17', '9', '18', '12', '2', '19', '10', '11', '22']","['14', '16']","['20', '21']",['7']
120,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['5', '4', '6', '23', '13', '1', '24', '25', '8', '15', '3', '17', '9', '18', '12', '2', '19', '10', '11', '22', '20']","['14', '16']","[None, '21']",['7']
120,21 finished CPU → ready queue,cpu_to_ready,21,CPU1,"['5', '4', '6', '23', '13', '1', '24', '25', '8', '15', '3', '17', '9', '18', '12', '2', '19', '10', '11', '22', '20', '21']","['14', '16']","[None, None]",['7']
120,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['4', '6', '23', '13', '1', '24', '25', '8', '15', '3', '17', '9', '18', '12', '2', '19', '10', '11', '22', '20', '21']","['14', '16']","['5', None]",['7']
120,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['6', '23', '13', '1', '24', '25', '8', '15', '3', '17', '9', '18', '12', '2', '19', '10', '11', '22', '20', '21']","['14', '16']","['5', '4']",['7']
122,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['6', '23', '13', '1', '24', '25', '8', '15', '3', '17', '9', '18', '12', '2', '19', '10', '11', '22', '20', '21', '5']","['14', '16']","[None, '4']",['7']
122,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['6', '23', '13', '1', '24', '25', '8', '15', '3', '17', '9', '18', '12', '2', '19', '10', '11', '22', '20', '21', '5', '4']","['14', '16']","[None, None]",['7']
122,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['23', '13', '1', '24', '25', '8', '15', '3', '17', '9', '18', '12', '2', '19', '10', '11', '22', '20', '21', '5', '4']","['14', '16']","['6', None]",['7']
122,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['13', '1', '24', '25', '8', '15', '3', '17', '9', '18', '12', '2', '19', '10', '11', '22', '20', '21', '5', '4']","['14', '16']","['6', '23']",['7']
124,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,"['13', '1', '24', '25', '8', '15', '3', '17', '9', '18', '12', '2', '19', '10', '11', '22', '20', '21', '5', '4', '6']","['14', '16']","[None, '23']",['7']
124,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['13', '1', '24', '25', '8', '15', '3', '17', '9', '18', '12', '2', '19', '10', '11', '22', '20', '21', '5', '4', '6', '23']","['14', '16']","[None, None]",['7']
124,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['1', '24', '25', '8', '15', '3', '17', '9', '18', '12', '2', '19', '10', '11', '22', '20', '21', '5', '4', '6', '23']","['14', '16']","['13', None]",['7']
124,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['24', '25', '8', '15', '3', '17', '9', '18', '12', '2', '19', '10', '11', '22', '20', '21', '5', '4', '6', '23']","['14', '16']","['13', '1']",['7']
126,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['24', '25', '8', '15', '3', '17', '9', '18', '12', '2', '19', '10', '11', '22', '20', '21', '5', '4', '6', '23', '13']","['14', '16']","[None, '1']",['7']
126,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['24', '25', '8', '15', '3', '17', '9', '18', '12', '2', '19', '10', '11', '22', '20', '21', '5', '4', '6', '23', '13', '1']","['14', '16']","[None, None]",['7']
126,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['25', '8', '15', '3', '17', '9', '18', '12', '2', '19', '10', '11', '22', '20', '21', '5', '4', '6', '23', '13', '1']","['14', '16']","['24', None]",['7']
126,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['8', '15', '3', '17', '9', '18', '12', '2', '19', '10', '11', '22', '20', '21', '5', '4', '6', '23', '13', '1']","['14', '16']","['24', '25']",['7']
128,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['8', '15', '3', '17', '9', '18', '12', '2', '19', '10', '11', '22', '20', '21', '5', '4', '6', '23', '13', '1', '24']","['14', '16']","[None, '25']",['7']
128,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['8', '15', '3', '17', '9', '18', '12', '2', '19', '10', '11', '22', '20', '21', '5', '4', '6', '23', '13', '1', '24', '25']","['14', '16']","[None, None]",['7']
128,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['15', '3', '17', '9', '18', '12', '2', '19', '10', '11', '22', '20', '21', '5', '4', '6', '23', '13', '1', '24', '25']","['14', '16']","['8', None]",['7']
128,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['3', '17', '9', '18', '12', '2', '19', '10', '11', '22', '20', '21', '5', '4', '6', '23', '13', '1', '24', '25']","['14', '16']","['8', '15']",['7']
130,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['3', '17', '9', '18', '12', '2', '19', '10', '11', '22', '20', '21', '5', '4', '6', '23', '13', '1', '24', '25', '8']","['14', '16']","[None, '15']",['7']
130,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['3', '17', '9', '18', '12', '2', '19', '10', '11', '22', '20', '21', '5', '4', '6', '23', '13', '1', '24', '25', '8', '15']","['14', '16']","[None, None]",['7']
130,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['17', '9', '18', '12', '2', '19', '10', '11', '22', '20', '21', '5', '4', '6', '23', '13', '1', '24', '25', '8', '15']","['14', '16']","['3', None]",['7']
130,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['9', '18', '12', '2', '19', '10', '11', '22', '20', '21', '5', '4', '6', '23', '13', '1', '24', '25', '8', '15']","['14', '16']","['3', '17']",['7']
132,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['9', '18', '12', '2', '19', '10', '11', '22', '20', '21', '5', '4', '6', '23', '13', '1', '24', '25', '8', '15', '3']","['14', '16']","[None, '17']",['7']
132,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['9', '18', '12', '2', '19', '10', '11', '22', '20', '21', '5', '4', '6', '23', '13', '1', '24', '25', '8', '15', '3', '17']","['14', '16']","[None, None]",['7']
132,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['18', '12', '2', '19', '10', '11', '22', '20', '21', '5', '4', '6', '23', '13', '1', '24', '25', '8', '15', '3', '17']","['14', '16']","['9', None]",['7']
132,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['12', '2', '19', '10', '11', '22', '20', '21', '5', '4', '6', '23', '13', '1', '24', '25', '8', '15', '3', '17']","['14', '16']","['9', '18']",['7']
134,9 finished CPU → ready queue,cpu_to_ready,9,CPU0,"['12', '2', '19', '10', '11', '22', '20', '21', '5', '4', '6', '23', '13', '1', '24', '25', '8', '15', '3', '17', '9']","['14', '16']","[None, '18']",['7']
134,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['12', '2', '19', '10', '11', '22', '20', '21', '5', '4', '6', '23', '13', '1', '24', '25', '8', '15', '3', '17', '9', '18']","['14', '16']","[None, None]",['7']
134,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['2', '19', '10', '11', '22', '20', '21', '5', '4', '6', '23', '13', '1', '24', '25', '8', '15', '3', '17', '9', '18']","['14', '16']","['12', None]",['7']
134,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['19', '10', '11', '22', '20', '21', '5', '4', '6', '23', '13', '1', '24', '25', '8', '15', '3', '17', '9', '18']","['14', '16']","['12', '2']",['7']
136,12 finished CPU → wait queue,cpu_to_io,12,CPU0,"['19', '10', '11', '22', '20', '21', '5', '4', '6', '23', '13', '1', '24', '25', '8', '15', '3', '17', '9', '18']","['14', '16', '12']","[None, '2']",['7']
136,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['19', '10', '11', '22', '20', '21', '5', '4', '6', '23', '13', '1', '24', '25', '8', '15', '3', '17', '9', '18', '2']","['14', '16', '12']","[None, None]",['7']
136,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['10', '11', '22', '20', '21', '5', '4', '6', '23', '13', '1', '24', '25', '8', '15', '3', '17', '9', '18', '2']","['14', '16', '12']","['19', None]",['7']
136,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['11', '22', '20', '21', '5', '4', '6', '23', '13', '1', '24', '25', '8', '15', '3', '17', '9', '18', '2']","['14', '16', '12']","['19', '10']",['7']
138,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['11', '22', '20', '21', '5', '4', '6', '23', '13', '1', '24', '25', '8', '15', '3', '17', '9', '18', '2', '19']","['14', '16', '12']","[None, '10']",['7']
138,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['11', '22', '20', '21', '5', '4', '6', '23', '13', '1', '24', '25', '8', '15', '3', '17', '9', '18', '2', '19', '10']","['14', '16', '12']","[None, None]",['7']
138,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['22', '20', '21', '5', '4', '6', '23', '13', '1', '24', '25', '8', '15', '3', '17', '9', '18', '2', '19', '10']","['14', '16', '12']","['11', None]",['7']
138,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['20', '21', '5', '4', '6', '23', '13', '1', '24', '25', '8', '15', '3', '17', '9', '18', '2', '19', '10']","['14', '16', '12']","['11', '22']",['7']
139,11 finished CPU → wait queue,cpu_to_io,11,CPU0,"['20', '21', '5', '4', '6', '23', '13', '1', '24', '25', '8', '15', '3', '17', '9', '18', '2', '19', '10']","['14', '16', '12', '11']","[None, '22']",['7']
139,7 finished I/O → ready queue,io_to_ready,7,IO0,"['20', '21', '5', '4', '6', '23', '13', '1', '24', '25', '8', '15', '3', '17', '9', '18', '2', '19', '10', '7']","['14', '16', '12', '11']","[None, '22']",[None]
139,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['21', '5', '4', '6', '23', '13', '1', '24', '25', '8', '15', '3', '17', '9', '18', '2', '19', '10', '7']","['14', '16', '12', '11']","['20', '22']",[None]
139,14 dispatched to IO0,dispatch_io,14,IO0,"['21', '5', '4', '6', '23', '13', '1', '24', '25', '8', '15', '3', '17', '9', '18', '2', '19', '10', '7']","['16', '12', '11']","['20', '22']",['14']
140,20 finished CPU → wait queue,cpu_to_io,20,CPU0,"['21', '5', '4', '6', '23', '13', '1', '24', '25', '8', '15', '3', '17', '9', '18', '2', '19', '10', '7']","['16', '12', '11', '20']","[None, '22']",['14']
140,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['21', '5', '4', '6', '23', '13', '1', '24', '25', '8', '15', '3', '17', '9', '18', '2', '19', '10', '7', '22']","['16', '12', '11', '20']","[None, None]",['14']
140,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['5', '4', '6', '23', '13', '1', '24', '25', '8', '15', '3', '17', '9', '18', '2', '19', '10', '7', '22']","['16', '12', '11', '20']","['21', None]",['14']
140,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['4', '6', '23', '13', '1', '24', '25', '8', '15', '3', '17', '9', '18', '2', '19', '10', '7', '22']","['16', '12', '11', '20']","['21', '5']",['14']
142,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['4', '6', '23', '13', '1', '24', '25', '8', '15', '3', '17', '9', '18', '2', '19', '10', '7', '22', '21']","['16', '12', '11', '20']","[None, '5']",['14']
142,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['4', '6', '23', '13', '1', '24', '25', '8', '15', '3', '17', '9', '18', '2', '19', '10', '7', '22', '21', '5']","['16', '12', '11', '20']","[None, None]",['14']
142,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['6', '23', '13', '1', '24', '25', '8', '15', '3', '17', '9', '18', '2', '19', '10', '7', '22', '21', '5']","['16', '12', '11', '20']","['4', None]",['14']
142,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['23', '13', '1', '24', '25', '8', '15', '3', '17', '9', '18', '2', '19', '10', '7', '22', '21', '5']","['16', '12', '11', '20']","['4', '6']",['14']
144,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['23', '13', '1', '24', '25', '8', '15', '3', '17', '9', '18', '2', '19', '10', '7', '22', '21', '5', '4']","['16', '12', '11', '20']","[None, '6']",['14']
144,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['23', '13', '1', '24', '25', '8', '15', '3', '17', '9', '18', '2', '19', '10', '7', '22', '21', '5', '4', '6']","['16', '12', '11', '20']","[None, None]",['14']
144,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['13', '1', '24', '25', '8', '15', '3', '17', '9', '18', '2', '19', '10', '7', '22', '21', '5', '4', '6']","['16', '12', '11', '20']","['23', None]",['14']
144,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['1', '24', '25', '8', '15', '3', '17', '9', '18', '2', '19', '10', '7', '22', '21', '5', '4', '6']","['16', '12', '11', '20']","['23', '13']",['14']
145,23 finished CPU → wait queue,cpu_to_io,23,CPU0,"['1', '24', '25', '8', '15', '3', '17', '9', '18', '2', '19', '10', '7', '22', '21', '5', '4', '6']","['16', '12', '11', '20', '23']","[None, '13']",['14']
145,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['24', '25', '8', '15', '3', '17', '9', '18', '2', '19', '10', '7', '22', '21', '5', '4', '6']","['16', '12', '11', '20', '23']","['1', '13']",['14']
146,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['24', '25', '8', '15', '3', '17', '9', '18', '2', '19', '10', '7', '22', '21', '5', '4', '6', '13']","['16', '12', '11', '20', '23']","['1', None]",['14']
146,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['25', '8', '15', '3', '17', '9', '18', '2', '19', '10', '7', '22', '21', '5', '4', '6', '13']","['16', '12', '11', '20', '23']","['1', '24']",['14']
147,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['25', '8', '15', '3', '17', '9', '18', '2', '19', '10', '7', '22', '21', '5', '4', '6', '13', '1']","['16', '12', '11', '20', '23']","[None, '24']",['14']
147,14 finished I/O → ready queue,io_to_ready,14,IO0,"['25', '8', '15', '3', '17', '9', '18', '2', '19', '10', '7', '22', '21', '5', '4', '6', '13', '1', '14']","['16', '12', '11', '20', '23']","[None, '24']",[None]
147,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['8', '15', '3', '17', '9', '18', '2', '19', '10', '7', '22', '21', '5', '4', '6', '13', '1', '14']","['16', '12', '11', '20', '23']","['25', '24']",[None]
147,16 dispatched to IO0,dispatch_io,16,IO0,"['8', '15', '3', '17', '9', '18', '2', '19', '10', '7', '22', '21', '5', '4', '6', '13', '1', '14']","['12', '11', '20', '23']","['25', '24']",['16']
148,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['8', '15', '3', '17', '9', '18', '2', '19', '10', '7', '22', '21', '5', '4', '6', '13', '1', '14', '24']","['12', '11', '20', '23']","['25', None]",['16']
148,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['15', '3', '17', '9', '18', '2', '19', '10', '7', '22', '21', '5', '4', '6', '13', '1', '14', '24']","['12', '11', '20', '23']","['25', '8']",['16']
149,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['15', '3', '17', '9', '18', '2', '19', '10', '7', '22', '21', '5', '4', '6', '13', '1', '14', '24', '25']","['12', '11', '20', '23']","[None, '8']",['16']
149,8 finished CPU → wait queue,cpu_to_io,8,CPU1,"['15', '3', '17', '9', '18', '2', '19', '10', '7', '22', '21', '5', '4', '6', '13', '1', '14', '24', '25']","['12', '11', '20', '23', '8']","[None, None]",['16']
149,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['3', '17', '9', '18', '2', '19', '10', '7', '22', '21', '5', '4', '6', '13', '1', '14', '24', '25']","['12', '11', '20', '23', '8']","['15', None]",['16']
149,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['17', '9', '18', '2', '19', '10', '7', '22', '21', '5', '4', '6', '13', '1', '14', '24', '25']","['12', '11', '20', '23', '8']","['15', '3']",['16']
150,15 finished CPU → wait queue,cpu_to_io,15,CPU0,"['17', '9', '18', '2', '19', '10', '7', '22', '21', '5', '4', '6', '13', '1', '14', '24', '25']","['12', '11', '20', '23', '8', '15']","[None, '3']",['16']
150,3 finished CPU → ready queue,cpu_to_ready,3,CPU1,"['17', '9', '18', '2', '19', '10', '7', '22', '21', '5', '4', '6', '13', '1', '14', '24', '25', '3']","['12', '11', '20', '23', '8', '15']","[None, None]",['16']
150,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['9', '18', '2', '19', '10', '7', '22', '21', '5', '4', '6', '13', '1', '14', '24', '25', '3']","['12', '11', '20', '23', '8', '15']","['17', None]",['16']
150,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['18', '2', '19', '10', '7', '22', '21', '5', '4', '6', '13', '1', '14', '24', '25', '3']","['12', '11', '20', '23', '8', '15']","['17', '9']",['16']
152,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['18', '2', '19', '10', '7', '22', '21', '5', '4', '6', '13', '1', '14', '24', '25', '3', '17']","['12', '11', '20', '23', '8', '15']","[None, '9']",['16']
152,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['18', '2', '19', '10', '7', '22', '21', '5', '4', '6', '13', '1', '14', '24', '25', '3', '17', '9']","['12', '11', '20', '23', '8', '15']","[None, None]",['16']
152,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['2', '19', '10', '7', '22', '21', '5', '4', '6', '13', '1', '14', '24', '25', '3', '17', '9']","['12', '11', '20', '23', '8', '15']","['18', None]",['16']
152,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['19', '10', '7', '22', '21', '5', '4', '6', '13', '1', '14', '24', '25', '3', '17', '9']","['12', '11', '20', '23', '8', '15']","['18', '2']",['16']
153,2 finished CPU → wait queue,cpu_to_io,2,CPU1,"['19', '10', '7', '22', '21', '5', '4', '6', '13', '1', '14', '24', '25', '3', '17', '9']","['12', '11', '20', '23', '8', '15', '2']","['18', None]",['16']
153,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['10', '7', '22', '21', '5', '4', '6', '13', '1', '14', '24', '25', '3', '17', '9']","['12', '11', '20', '23', '8', '15', '2']","['18', '19']",['16']
154,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['10', '7', '22', '21', '5', '4', '6', '13', '1', '14', '24', '25', '3', '17', '9', '18']","['12', '11', '20', '23', '8', '15', '2']","[None, '19']",['16']
154,19 finished CPU → wait queue,cpu_to_io,19,CPU1,"['10', '7', '22', '21', '5', '4', '6', '13', '1', '14', '24', '25', '3', '17', '9', '18']","['12', '11', '20', '23', '8', '15', '2', '19']","[None, None]",['16']
154,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['7', '22', '21', '5', '4', '6', '13', '1', '14', '24', '25', '3', '17', '9', '18']","['12', '11', '20', '23', '8', '15', '2', '19']","['10', None]",['16']
154,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['22', '21', '5', '4', '6', '13', '1', '14', '24', '25', '3', '17', '9', '18']","['12', '11', '20', '23', '8', '15', '2', '19']","['10', '7']",['16']
156,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['22', '21', '5', '4', '6', '13', '1', '14', '24', '25', '3', '17', '9', '18', '10']","['12', '11', '20', '23', '8', '15', '2', '19']","[None, '7']",['16']
156,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['22', '21', '5', '4', '6', '13', '1', '14', '24', '25', '3', '17', '9', '18', '10', '7']","['12', '11', '20', '23', '8', '15', '2', '19']","[None, None]",['16']
156,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['21', '5', '4', '6', '13', '1', '14', '24', '25', '3', '17', '9', '18', '10', '7']","['12', '11', '20', '23', '8', '15', '2', '19']","['22', None]",['16']
156,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['5', '4', '6', '13', '1', '14', '24', '25', '3', '17', '9', '18', '10', '7']","['12', '11', '20', '23', '8', '15', '2', '19']","['22', '21']",['16']
157,22 finished all bursts,finished,22,CPU0,"['5', '4', '6', '13', '1', '14', '24', '25', '3', '17', '9', '18', '10', '7']","['12', '11', '20', '23', '8', '15', '2', '19']","[None, '21']",['16']
157,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['4', '6', '13', '1', '14', '24', '25', '3', '17', '9', '18', '10', '7']","['12', '11', '20', '23', '8', '15', '2', '19']","['5', '21']",['16']
158,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['4', '6', '13', '1', '14', '24', '25', '3', '17', '9', '18', '10', '7', '21']","['12', '11', '20', '23', '8', '15', '2', '19']","['5', None]",['16']
158,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['6', '13', '1', '14', '24', '25', '3', '17', '9', '18', '10', '7', '21']","['12', '11', '20', '23', '8', '15', '2', '19']","['5', '4']",['16']
159,5 finished CPU → wait queue,cpu_to_io,5,CPU0,"['6', '13', '1', '14', '24', '25', '3', '17', '9', '18', '10', '7', '21']","['12', '11', '20', '23', '8', '15', '2', '19', '5']","[None, '4']",['16']
159,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['13', '1', '14', '24', '25', '3', '17', '9', '18', '10', '7', '21']","['12', '11', '20', '23', '8', '15', '2', '19', '5']","['6', '4']",['16']
160,4 finished CPU → wait queue,cpu_to_io,4,CPU1,"['13', '1', '14', '24', '25', '3', '17', '9', '18', '10', '7', '21']","['12', '11', '20', '23', '8', '15', '2', '19', '5', '4']","['6', None]",['16']
160,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['1', '14', '24', '25', '3', '17', '9', '18', '10', '7', '21']","['12', '11', '20', '23', '8', '15', '2', '19', '5', '4']","['6', '13']",['16']
161,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['1', '14', '24', '25', '3', '17', '9', '18', '10', '7', '21', '6']","['12', '11', '20', '23', '8', '15', '2', '19', '5', '4']","[None, '13']",['16']
161,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['14', '24', '25', '3', '17', '9', '18', '10', '7', '21', '6']","['12', '11', '20', '23', '8', '15', '2', '19', '5', '4']","['1', '13']",['16']
162,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['14', '24', '25', '3', '17', '9', '18', '10', '7', '21', '6', '13']","['12', '11', '20', '23', '8', '15', '2', '19', '5', '4']","['1', None]",['16']
162,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['24', '25', '3', '17', '9', '18', '10', '7', '21', '6', '13']","['12', '11', '20', '23', '8', '15', '2', '19', '5', '4']","['1', '14']",['16']
163,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['24', '25', '3', '17', '9', '18', '10', '7', '21', '6', '13', '1']","['12', '11', '20', '23', '8', '15', '2', '19', '5', '4']","[None, '14']",['16']
163,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['25', '3', '17', '9', '18', '10', '7', '21', '6', '13', '1']","['12', '11', '20', '23', '8', '15', '2', '19', '5', '4']","['24', '14']",['16']
164,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['25', '3', '17', '9', '18', '10', '7', '21', '6', '13', '1', '14']","['12', '11', '20', '23', '8', '15', '2', '19', '5', '4']","['24', None]",['16']
164,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['3', '17', '9', '18', '10', '7', '21', '6', '13', '1', '14']","['12', '11', '20', '23', '8', '15', '2', '19', '5', '4']","['24', '25']",['16']
165,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['3', '17', '9', '18', '10', '7', '21', '6', '13', '1', '14', '24']","['12', '11', '20', '23', '8', '15', '2', '19', '5', '4']","[None, '25']",['16']
165,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['17', '9', '18', '10', '7', '21', '6', '13', '1', '14', '24']","['12', '11', '20', '23', '8', '15', '2', '19', '5', '4']","['3', '25']",['16']
166,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['17', '9', '18', '10', '7', '21', '6', '13', '1', '14', '24', '25']","['12', '11', '20', '23', '8', '15', '2', '19', '5', '4']","['3', None]",['16']
166,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['9', '18', '10', '7', '21', '6', '13', '1', '14', '24', '25']","['12', '11', '20', '23', '8', '15', '2', '19', '5', '4']","['3', '17']",['16']
167,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['9', '18', '10', '7', '21', '6', '13', '1', '14', '24', '25', '3']","['12', '11', '20', '23', '8', '15', '2', '19', '5', '4']","[None, '17']",['16']
167,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['18', '10', '7', '21', '6', '13', '1', '14', '24', '25', '3']","['12', '11', '20', '23', '8', '15', '2', '19', '5', '4']","['9', '17']",['16']
168,17 finished CPU → wait queue,cpu_to_io,17,CPU1,"['18', '10', '7', '21', '6', '13', '1', '14', '24', '25', '3']","['12', '11', '20', '23', '8', '15', '2', '19', '5', '4', '17']","['9', None]",['16']
168,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['10', '7', '21', '6', '13', '1', '14', '24', '25', '3']","['12', '11', '20', '23', '8', '15', '2', '19', '5', '4', '17']","['9', '18']",['16']
169,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['10', '7', '21', '6', '13', '1', '14', '24', '25', '3', '9']","['12', '11', '20', '23', '8', '15', '2', '19', '5', '4', '17']","[None, '18']",['16']
169,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['7', '21', '6', '13', '1', '14', '24', '25', '3', '9']","['12', '11', '20', '23', '8', '15', '2', '19', '5', '4', '17']","['10', '18']",['16']
170,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['7', '21', '6', '13', '1', '14', '24', '25', '3', '9', '18']","['12', '11', '20', '23', '8', '15', '2', '19', '5', '4', '17']","['10', None]",['16']
170,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['21', '6', '13', '1', '14', '24', '25', '3', '9', '18']","['12', '11', '20', '23', '8', '15', '2', '19', '5', '4', '17']","['10', '7']",['16']
171,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['21', '6', '13', '1', '14', '24', '25', '3', '9', '18', '10']","['12', '11', '20', '23', '8', '15', '2', '19', '5', '4', '17']","[None, '7']",['16']
171,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['6', '13', '1', '14', '24', '25', '3', '9', '18', '10']","['12', '11', '20', '23', '8', '15', '2', '19', '5', '4', '17']","['21', '7']",['16']
172,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['6', '13', '1', '14', '24', '25', '3', '9', '18', '10', '7']","['12', '11', '20', '23', '8', '15', '2', '19', '5', '4', '17']","['21', None]",['16']
172,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['13', '1', '14', '24', '25', '3', '9', '18', '10', '7']","['12', '11', '20', '23', '8', '15', '2', '19', '5', '4', '17']","['21', '6']",['16']
173,21 finished CPU → wait queue,cpu_to_io,21,CPU0,"['13', '1', '14', '24', '25', '3', '9', '18', '10', '7']","['12', '11', '20', '23', '8', '15', '2', '19', '5', '4', '17', '21']","[None, '6']",['16']
173,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['1', '14', '24', '25', '3', '9', '18', '10', '7']","['12', '11', '20', '23', '8', '15', '2', '19', '5', '4', '17', '21']","['13', '6']",['16']
174,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['1', '14', '24', '25', '3', '9', '18', '10', '7', '6']","['12', '11', '20', '23', '8', '15', '2', '19', '5', '4', '17', '21']","['13', None]",['16']
174,16 finished I/O → ready queue,io_to_ready,16,IO0,"['1', '14', '24', '25', '3', '9', '18', '10', '7', '6', '16']","['12', '11', '20', '23', '8', '15', '2', '19', '5', '4', '17', '21']","['13', None]",[None]
174,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['14', '24', '25', '3', '9', '18', '10', '7', '6', '16']","['12', '11', '20', '23', '8', '15', '2', '19', '5', '4', '17', '21']","['13', '1']",[None]
174,12 dispatched to IO0,dispatch_io,12,IO0,"['14', '24', '25', '3', '9', '18', '10', '7', '6', '16']","['11', '20', '23', '8', '15', '2', '19', '5', '4', '17', '21']","['13', '1']",['12']
175,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['14', '24', '25', '3', '9', '18', '10', '7', '6', '16', '13']","['11', '20', '23', '8', '15', '2', '19', '5', '4', '17', '21']","[None, '1']",['12']
175,1 finished CPU → ready queue,cpu_to_ready,1,CPU1,"['14', '24', '25', '3', '9', '18', '10', '7', '6', '16', '13', '1']","['11', '20', '23', '8', '15', '2', '19', '5', '4', '17', '21']","[None, None]",['12']
175,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['24', '25', '3', '9', '18', '10', '7', '6', '16', '13', '1']","['11', '20', '23', '8', '15', '2', '19', '5', '4', '17', '21']","['14', None]",['12']
175,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['25', '3', '9', '18', '10', '7', '6', '16', '13', '1']","['11', '20', '23', '8', '15', '2', '19', '5', '4', '17', '21']","['14', '24']",['12']
177,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['25', '3', '9', '18', '10', '7', '6', '16', '13', '1', '14']","['11', '20', '23', '8', '15', '2', '19', '5', '4', '17', '21']","[None, '24']",['12']
177,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['25', '3', '9', '18', '10', '7', '6', '16', '13', '1', '14', '24']","['11', '20', '23', '8', '15', '2', '19', '5', '4', '17', '21']","[None, None]",['12']
177,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['3', '9', '18', '10', '7', '6', '16', '13', '1', '14', '24']","['11', '20', '23', '8', '15', '2', '19', '5', '4', '17', '21']","['25', None]",['12']
177,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['9', '18', '10', '7', '6', '16', '13', '1', '14', '24']","['11', '20', '23', '8', '15', '2', '19', '5', '4', '17', '21']","['25', '3']",['12']
179,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['9', '18', '10', '7', '6', '16', '13', '1', '14', '24', '25']","['11', '20', '23', '8', '15', '2', '19', '5', '4', '17', '21']","[None, '3']",['12']
179,3 finished CPU → ready queue,cpu_to_ready,3,CPU1,"['9', '18', '10', '7', '6', '16', '13', '1', '14', '24', '25', '3']","['11', '20', '23', '8', '15', '2', '19', '5', '4', '17', '21']","[None, None]",['12']
179,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['18', '10', '7', '6', '16', '13', '1', '14', '24', '25', '3']","['11', '20', '23', '8', '15', '2', '19', '5', '4', '17', '21']","['9', None]",['12']
179,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['10', '7', '6', '16', '13', '1', '14', '24', '25', '3']","['11', '20', '23', '8', '15', '2', '19', '5', '4', '17', '21']","['9', '18']",['12']
181,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['10', '7', '6', '16', '13', '1', '14', '24', '25', '3', '9']","['11', '20', '23', '8', '15', '2', '19', '5', '4', '17', '21']","[None, '18']",['12']
181,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['10', '7', '6', '16', '13', '1', '14', '24', '25', '3', '9', '18']","['11', '20', '23', '8', '15', '2', '19', '5', '4', '17', '21']","[None, None]",['12']
181,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['7', '6', '16', '13', '1', '14', '24', '25', '3', '9', '18']","['11', '20', '23', '8', '15', '2', '19', '5', '4', '17', '21']","['10', None]",['12']
181,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['6', '16', '13', '1', '14', '24', '25', '3', '9', '18']","['11', '20', '23', '8', '15', '2', '19', '5', '4', '17', '21']","['10', '7']",['12']
183,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,"['6', '16', '13', '1', '14', '24', '25', '3', '9', '18', '10']","['11', '20', '23', '8', '15', '2', '19', '5', '4', '17', '21']","[None, '7']",['12']
183,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['6', '16', '13', '1', '14', '24', '25', '3', '9', '18', '10', '7']","['11', '20', '23', '8', '15', '2', '19', '5', '4', '17', '21']","[None, None]",['12']
183,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['16', '13', '1', '14', '24', '25', '3', '9', '18', '10', '7']","['11', '20', '23', '8', '15', '2', '19', '5', '4', '17', '21']","['6', None]",['12']
183,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['13', '1', '14', '24', '25', '3', '9', '18', '10', '7']","['11', '20', '23', '8', '15', '2', '19', '5', '4', '17', '21']","['6', '16']",['12']
185,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['13', '1', '14', '24', '25', '3', '9', '18', '10', '7', '6']","['11', '20', '23', '8', '15', '2', '19', '5', '4', '17', '21']","[None, '16']",['12']
185,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['13', '1', '14', '24', '25', '3', '9', '18', '10', '7', '6', '16']","['11', '20', '23', '8', '15', '2', '19', '5', '4', '17', '21']","[None, None]",['12']
185,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['1', '14', '24', '25', '3', '9', '18', '10', '7', '6', '16']","['11', '20', '23', '8', '15', '2', '19', '5', '4', '17', '21']","['13', None]",['12']
185,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['14', '24', '25', '3', '9', '18', '10', '7', '6', '16']","['11', '20', '23', '8', '15', '2', '19', '5', '4', '17', '21']","['13', '1']",['12']
187,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['14', '24', '25', '3', '9', '18', '10', '7', '6', '16', '13']","['11', '20', '23', '8', '15', '2', '19', '5', '4', '17', '21']","[None, '1']",['12']
187,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['14', '24', '25', '3', '9', '18', '10', '7', '6', '16', '13', '1']","['11', '20', '23', '8', '15', '2', '19', '5', '4', '17', '21']","[None, None]",['12']
187,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['24', '25', '3', '9', '18', '10', '7', '6', '16', '13', '1']","['11', '20', '23', '8', '15', '2', '19', '5', '4', '17', '21']","['14', None]",['12']
187,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['25', '3', '9', '18', '10', '7', '6', '16', '13', '1']","['11', '20', '23', '8', '15', '2', '19', '5', '4', '17', '21']","['14', '24']",['12']
189,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['25', '3', '9', '18', '10', '7', '6', '16', '13', '1', '14']","['11', '20', '23', '8', '15', '2', '19', '5', '4', '17', '21']","[None, '24']",['12']
189,24 finished CPU → ready queue,cpu_to_ready,24,CPU1,"['25', '3', '9', '18', '10', '7', '6', '16', '13', '1', '14', '24']","['11', '20', '23', '8', '15', '2', '19', '5', '4', '17', '21']","[None, None]",['12']
189,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['3', '9', '18', '10', '7', '6', '16', '13', '1', '14', '24']","['11', '20', '23', '8', '15', '2', '19', '5', '4', '17', '21']","['25', None]",['12']
189,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['9', '18', '10', '7', '6', '16', '13', '1', '14', '24']","['11', '20', '23', '8', '15', '2', '19', '5', '4', '17', '21']","['25', '3']",['12']
191,25 finished CPU → wait queue,cpu_to_io,25,CPU0,"['9', '18', '10', '7', '6', '16', '13', '1', '14', '24']","['11', '20', '23', '8', '15', '2', '19', '5', '4', '17', '21', '25']","[None, '3']",['12']
191,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['9', '18', '10', '7', '6', '16', '13', '1', '14', '24', '3']","['11', '20', '23', '8', '15', '2', '19', '5', '4', '17', '21', '25']","[None, None]",['12']
191,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['18', '10', '7', '6', '16', '13', '1', '14', '24', '3']","['11', '20', '23', '8', '15', '2', '19', '5', '4', '17', '21', '25']","['9', None]",['12']
191,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['10', '7', '6', '16', '13', '1', '14', '24', '3']","['11', '20', '23', '8', '15', '2', '19', '5', '4', '17', '21', '25']","['9', '18']",['12']
192,12 finished I/O → ready queue,io_to_ready,12,IO0,"['10', '7', '6', '16', '13', '1', '14', '24', '3', '12']","['11', '20', '23', '8', '15', '2', '19', '5', '4', '17', '21', '25']","['9', '18']",[None]
192,11 dispatched to IO0,dispatch_io,11,IO0,"['10', '7', '6', '16', '13', '1', '14', '24', '3', '12']","['20', '23', '8', '15', '2', '19', '5', '4', '17', '21', '25']","['9', '18']",['11']
193,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['10', '7', '6', '16', '13', '1', '14', '24', '3', '12', '9']","['20', '23', '8', '15', '2', '19', '5', '4', '17', '21', '25']","[None, '18']",['11']
193,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['10', '7', '6', '16', '13', '1', '14', '24', '3', '12', '9', '18']","['20', '23', '8', '15', '2', '19', '5', '4', '17', '21', '25']","[None, None]",['11']
193,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['7', '6', '16', '13', '1', '14', '24', '3', '12', '9', '18']","['20', '23', '8', '15', '2', '19', '5', '4', '17', '21', '25']","['10', None]",['11']
193,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['6', '16', '13', '1', '14', '24', '3', '12', '9', '18']","['20', '23', '8', '15', '2', '19', '5', '4', '17', '21', '25']","['10', '7']",['11']
195,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['6', '16', '13', '1', '14', '24', '3', '12', '9', '18', '10']","['20', '23', '8', '15', '2', '19', '5', '4', '17', '21', '25']","[None, '7']",['11']
195,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['6', '16', '13', '1', '14', '24', '3', '12', '9', '18', '10', '7']","['20', '23', '8', '15', '2', '19', '5', '4', '17', '21', '25']","[None, None]",['11']
195,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['16', '13', '1', '14', '24', '3', '12', '9', '18', '10', '7']","['20', '23', '8', '15', '2', '19', '5', '4', '17', '21', '25']","['6', None]",['11']
195,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['13', '1', '14', '24', '3', '12', '9', '18', '10', '7']","['20', '23', '8', '15', '2', '19', '5', '4', '17', '21', '25']","['6', '16']",['11']
197,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['13', '1', '14', '24', '3', '12', '9', '18', '10', '7', '6']","['20', '23', '8', '15', '2', '19', '5', '4', '17', '21', '25']","[None, '16']",['11']
197,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['13', '1', '14', '24', '3', '12', '9', '18', '10', '7', '6', '16']","['20', '23', '8', '15', '2', '19', '5', '4', '17', '21', '25']","[None, None]",['11']
197,11 finished I/O → ready queue,io_to_ready,11,IO0,"['13', '1', '14', '24', '3', '12', '9', '18', '10', '7', '6', '16', '11']","['20', '23', '8', '15', '2', '19', '5', '4', '17', '21', '25']","[None, None]",[None]
197,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['1', '14', '24', '3', '12', '9', '18', '10', '7', '6', '16', '11']","['20', '23', '8', '15', '2', '19', '5', '4', '17', '21', '25']","['13', None]",[None]
197,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['14', '24', '3', '12', '9', '18', '10', '7', '6', '16', '11']","['20', '23', '8', '15', '2', '19', '5', '4', '17', '21', '25']","['13', '1']",[None]
197,20 dispatched to IO0,dispatch_io,20,IO0,"['14', '24', '3', '12', '9', '18', '10', '7', '6', '16', '11']","['23', '8', '15', '2', '19', '5', '4', '17', '21', '25']","['13', '1']",['20']
199,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['14', '24', '3', '12', '9', '18', '10', '7', '6', '16', '11', '13']","['23', '8', '15', '2', '19', '5', '4', '17', '21', '25']","[None, '1']",['20']
199,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['14', '24', '3', '12', '9', '18', '10', '7', '6', '16', '11', '13', '1']","['23', '8', '15', '2', '19', '5', '4', '17', '21', '25']","[None, None]",['20']
199,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['24', '3', '12', '9', '18', '10', '7', '6', '16', '11', '13', '1']","['23', '8', '15', '2', '19', '5', '4', '17', '21', '25']","['14', None]",['20']
199,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['3', '12', '9', '18', '10', '7', '6', '16', '11', '13', '1']","['23', '8', '15', '2', '19', '5', '4', '17', '21', '25']","['14', '24']",['20']
201,14 finished CPU → ready queue,cpu_to_ready,14,CPU0,"['3', '12', '9', '18', '10', '7', '6', '16', '11', '13', '1', '14']","['23', '8', '15', '2', '19', '5', '4', '17', '21', '25']","[None, '24']",['20']
201,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['3', '12', '9', '18', '10', '7', '6', '16', '11', '13', '1', '14', '24']","['23', '8', '15', '2', '19', '5', '4', '17', '21', '25']","[None, None]",['20']
201,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['12', '9', '18', '10', '7', '6', '16', '11', '13', '1', '14', '24']","['23', '8', '15', '2', '19', '5', '4', '17', '21', '25']","['3', None]",['20']
201,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['9', '18', '10', '7', '6', '16', '11', '13', '1', '14', '24']","['23', '8', '15', '2', '19', '5', '4', '17', '21', '25']","['3', '12']",['20']
203,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['9', '18', '10', '7', '6', '16', '11', '13', '1', '14', '24', '3']","['23', '8', '15', '2', '19', '5', '4', '17', '21', '25']","[None, '12']",['20']
203,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['9', '18', '10', '7', '6', '16', '11', '13', '1', '14', '24', '3', '12']","['23', '8', '15', '2', '19', '5', '4', '17', '21', '25']","[None, None]",['20']
203,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['18', '10', '7', '6', '16', '11', '13', '1', '14', '24', '3', '12']","['23', '8', '15', '2', '19', '5', '4', '17', '21', '25']","['9', None]",['20']
203,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['10', '7', '6', '16', '11', '13', '1', '14', '24', '3', '12']","['23', '8', '15', '2', '19', '5', '4', '17', '21', '25']","['9', '18']",['20']
204,9 finished CPU → ready queue,cpu_to_ready,9,CPU0,"['10', '7', '6', '16', '11', '13', '1', '14', '24', '3', '12', '9']","['23', '8', '15', '2', '19', '5', '4', '17', '21', '25']","[None, '18']",['20']
204,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['7', '6', '16', '11', '13', '1', '14', '24', '3', '12', '9']","['23', '8', '15', '2', '19', '5', '4', '17', '21', '25']","['10', '18']",['20']
205,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['7', '6', '16', '11', '13', '1', '14', '24', '3', '12', '9', '18']","['23', '8', '15', '2', '19', '5', '4', '17', '21', '25']","['10', None]",['20']
205,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['6', '16', '11', '13', '1', '14', '24', '3', '12', '9', '18']","['23', '8', '15', '2', '19', '5', '4', '17', '21', '25']","['10', '7']",['20']
206,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['6', '16', '11', '13', '1', '14', '24', '3', '12', '9', '18', '10']","['23', '8', '15', '2', '19', '5', '4', '17', '21', '25']","[None, '7']",['20']
206,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['16', '11', '13', '1', '14', '24', '3', '12', '9', '18', '10']","['23', '8', '15', '2', '19', '5', '4', '17', '21', '25']","['6', '7']",['20']
207,6 finished CPU → wait queue,cpu_to_io,6,CPU0,"['16', '11', '13', '1', '14', '24', '3', '12', '9', '18', '10']","['23', '8', '15', '2', '19', '5', '4', '17', '21', '25', '6']","[None, '7']",['20']
207,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['16', '11', '13', '1', '14', '24', '3', '12', '9', '18', '10', '7']","['23', '8', '15', '2', '19', '5', '4', '17', '21', '25', '6']","[None, None]",['20']
207,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['11', '13', '1', '14', '24', '3', '12', '9', '18', '10', '7']","['23', '8', '15', '2', '19', '5', '4', '17', '21', '25', '6']","['16', None]",['20']
207,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['13', '1', '14', '24', '3', '12', '9', '18', '10', '7']","['23', '8', '15', '2', '19', '5', '4', '17', '21', '25', '6']","['16', '11']",['20']
208,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,"['13', '1', '14', '24', '3', '12', '9', '18', '10', '7', '16']","['23', '8', '15', '2', '19', '5', '4', '17', '21', '25', '6']","[None, '11']",['20']
208,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['1', '14', '24', '3', '12', '9', '18', '10', '7', '16']","['23', '8', '15', '2', '19', '5', '4', '17', '21', '25', '6']","['13', '11']",['20']
209,13 finished CPU → ready queue,cpu_to_ready,13,CPU0,"['1', '14', '24', '3', '12', '9', '18', '10', '7', '16', '13']","['23', '8', '15', '2', '19', '5', '4', '17', '21', '25', '6']","[None, '11']",['20']
209,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['1', '14', '24', '3', '12', '9', '18', '10', '7', '16', '13', '11']","['23', '8', '15', '2', '19', '5', '4', '17', '21', '25', '6']","[None, None]",['20']
209,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['14', '24', '3', '12', '9', '18', '10', '7', '16', '13', '11']","['23', '8', '15', '2', '19', '5', '4', '17', '21', '25', '6']","['1', None]",['20']
209,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['24', '3', '12', '9', '18', '10', '7', '16', '13', '11']","['23', '8', '15', '2', '19', '5', '4', '17', '21', '25', '6']","['1', '14']",['20']
211,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['24', '3', '12', '9', '18', '10', '7', '16', '13', '11', '1']","['23', '8', '15', '2', '19', '5', '4', '17', '21', '25', '6']","[None, '14']",['20']
211,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['24', '3', '12', '9', '18', '10', '7', '16', '13', '11', '1', '14']","['23', '8', '15', '2', '19', '5', '4', '17', '21', '25', '6']","[None, None]",['20']
211,20 finished I/O → ready queue,io_to_ready,20,IO0,"['24', '3', '12', '9', '18', '10', '7', '16', '13', '11', '1', '14', '20']","['23', '8', '15', '2', '19', '5', '4', '17', '21', '25', '6']","[None, None]",[None]
211,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['3', '12', '9', '18', '10', '7', '16', '13', '11', '1', '14', '20']","['23', '8', '15', '2', '19', '5', '4', '17', '21', '25', '6']","['24', None]",[None]
211,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['12', '9', '18', '10', '7', '16', '13', '11', '1', '14', '20']","['23', '8', '15', '2', '19', '5', '4', '17', '21', '25', '6']","['24', '3']",[None]
211,23 dispatched to IO0,dispatch_io,23,IO0,"['12', '9', '18', '10', '7', '16', '13', '11', '1', '14', '20']","['8', '15', '2', '19', '5', '4', '17', '21', '25', '6']","['24', '3']",['23']
213,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['12', '9', '18', '10', '7', '16', '13', '11', '1', '14', '20', '24']","['8', '15', '2', '19', '5', '4', '17', '21', '25', '6']","[None, '3']",['23']
213,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['12', '9', '18', '10', '7', '16', '13', '11', '1', '14', '20', '24', '3']","['8', '15', '2', '19', '5', '4', '17', '21', '25', '6']","[None, None]",['23']
213,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['9', '18', '10', '7', '16', '13', '11', '1', '14', '20', '24', '3']","['8', '15', '2', '19', '5', '4', '17', '21', '25', '6']","['12', None]",['23']
213,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['18', '10', '7', '16', '13', '11', '1', '14', '20', '24', '3']","['8', '15', '2', '19', '5', '4', '17', '21', '25', '6']","['12', '9']",['23']
215,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['18', '10', '7', '16', '13', '11', '1', '14', '20', '24', '3', '12']","['8', '15', '2', '19', '5', '4', '17', '21', '25', '6']","[None, '9']",['23']
215,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['18', '10', '7', '16', '13', '11', '1', '14', '20', '24', '3', '12', '9']","['8', '15', '2', '19', '5', '4', '17', '21', '25', '6']","[None, None]",['23']
215,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['10', '7', '16', '13', '11', '1', '14', '20', '24', '3', '12', '9']","['8', '15', '2', '19', '5', '4', '17', '21', '25', '6']","['18', None]",['23']
215,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['7', '16', '13', '11', '1', '14', '20', '24', '3', '12', '9']","['8', '15', '2', '19', '5', '4', '17', '21', '25', '6']","['18', '10']",['23']
216,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,"['7', '16', '13', '11', '1', '14', '20', '24', '3', '12', '9', '18']","['8', '15', '2', '19', '5', '4', '17', '21', '25', '6']","[None, '10']",['23']
216,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['16', '13', '11', '1', '14', '20', '24', '3', '12', '9', '18']","['8', '15', '2', '19', '5', '4', '17', '21', '25', '6']","['7', '10']",['23']
217,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['16', '13', '11', '1', '14', '20', '24', '3', '12', '9', '18', '10']","['8', '15', '2', '19', '5', '4', '17', '21', '25', '6']","['7', None]",['23']
217,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['13', '11', '1', '14', '20', '24', '3', '12', '9', '18', '10']","['8', '15', '2', '19', '5', '4', '17', '21', '25', '6']","['7', '16']",['23']
218,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['13', '11', '1', '14', '20', '24', '3', '12', '9', '18', '10', '7']","['8', '15', '2', '19', '5', '4', '17', '21', '25', '6']","[None, '16']",['23']
218,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['11', '1', '14', '20', '24', '3', '12', '9', '18', '10', '7']","['8', '15', '2', '19', '5', '4', '17', '21', '25', '6']","['13', '16']",['23']
219,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['11', '1', '14', '20', '24', '3', '12', '9', '18', '10', '7', '16']","['8', '15', '2', '19', '5', '4', '17', '21', '25', '6']","['13', None]",['23']
219,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['1', '14', '20', '24', '3', '12', '9', '18', '10', '7', '16']","['8', '15', '2', '19', '5', '4', '17', '21', '25', '6']","['13', '11']",['23']
220,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['1', '14', '20', '24', '3', '12', '9', '18', '10', '7', '16', '13']","['8', '15', '2', '19', '5', '4', '17', '21', '25', '6']","[None, '11']",['23']
220,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['14', '20', '24', '3', '12', '9', '18', '10', '7', '16', '13']","['8', '15', '2', '19', '5', '4', '17', '21', '25', '6']","['1', '11']",['23']
221,1 finished CPU → wait queue,cpu_to_io,1,CPU0,"['14', '20', '24', '3', '12', '9', '18', '10', '7', '16', '13']","['8', '15', '2', '19', '5', '4', '17', '21', '25', '6', '1']","[None, '11']",['23']
221,11 finished CPU → wait queue,cpu_to_io,11,CPU1,"['14', '20', '24', '3', '12', '9', '18', '10', '7', '16', '13']","['8', '15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11']","[None, None]",['23']
221,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['20', '24', '3', '12', '9', '18', '10', '7', '16', '13']","['8', '15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11']","['14', None]",['23']
221,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['24', '3', '12', '9', '18', '10', '7', '16', '13']","['8', '15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11']","['14', '20']",['23']
223,14 finished CPU → ready queue,cpu_to_ready,14,CPU0,"['24', '3', '12', '9', '18', '10', '7', '16', '13', '14']","['8', '15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11']","[None, '20']",['23']
223,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['24', '3', '12', '9', '18', '10', '7', '16', '13', '14', '20']","['8', '15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11']","[None, None]",['23']
223,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['3', '12', '9', '18', '10', '7', '16', '13', '14', '20']","['8', '15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11']","['24', None]",['23']
223,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['12', '9', '18', '10', '7', '16', '13', '14', '20']","['8', '15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11']","['24', '3']",['23']
225,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['12', '9', '18', '10', '7', '16', '13', '14', '20', '24']","['8', '15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11']","[None, '3']",['23']
225,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['12', '9', '18', '10', '7', '16', '13', '14', '20', '24', '3']","['8', '15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11']","[None, None]",['23']
225,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['9', '18', '10', '7', '16', '13', '14', '20', '24', '3']","['8', '15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11']","['12', None]",['23']
225,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['18', '10', '7', '16', '13', '14', '20', '24', '3']","['8', '15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11']","['12', '9']",['23']
226,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,"['18', '10', '7', '16', '13', '14', '20', '24', '3', '12']","['8', '15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11']","[None, '9']",['23']
226,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['10', '7', '16', '13', '14', '20', '24', '3', '12']","['8', '15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11']","['18', '9']",['23']
227,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['10', '7', '16', '13', '14', '20', '24', '3', '12', '9']","['8', '15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11']","['18', None]",['23']
227,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['7', '16', '13', '14', '20', '24', '3', '12', '9']","['8', '15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11']","['18', '10']",['23']
228,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['7', '16', '13', '14', '20', '24', '3', '12', '9', '18']","['8', '15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11']","[None, '10']",['23']
228,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['16', '13', '14', '20', '24', '3', '12', '9', '18']","['8', '15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11']","['7', '10']",['23']
229,10 finished CPU → ready queue,cpu_to_ready,10,CPU1,"['16', '13', '14', '20', '24', '3', '12', '9', '18', '10']","['8', '15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11']","['7', None]",['23']
229,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['13', '14', '20', '24', '3', '12', '9', '18', '10']","['8', '15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11']","['7', '16']",['23']
230,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['13', '14', '20', '24', '3', '12', '9', '18', '10', '7']","['8', '15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11']","[None, '16']",['23']
230,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['14', '20', '24', '3', '12', '9', '18', '10', '7']","['8', '15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11']","['13', '16']",['23']
231,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['14', '20', '24', '3', '12', '9', '18', '10', '7', '16']","['8', '15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11']","['13', None]",['23']
231,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['20', '24', '3', '12', '9', '18', '10', '7', '16']","['8', '15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11']","['13', '14']",['23']
232,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['20', '24', '3', '12', '9', '18', '10', '7', '16', '13']","['8', '15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11']","[None, '14']",['23']
232,14 finished CPU → ready queue,cpu_to_ready,14,CPU1,"['20', '24', '3', '12', '9', '18', '10', '7', '16', '13', '14']","['8', '15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11']","[None, None]",['23']
232,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['24', '3', '12', '9', '18', '10', '7', '16', '13', '14']","['8', '15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11']","['20', None]",['23']
232,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['3', '12', '9', '18', '10', '7', '16', '13', '14']","['8', '15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11']","['20', '24']",['23']
234,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['3', '12', '9', '18', '10', '7', '16', '13', '14', '20']","['8', '15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11']","[None, '24']",['23']
234,24 finished CPU → ready queue,cpu_to_ready,24,CPU1,"['3', '12', '9', '18', '10', '7', '16', '13', '14', '20', '24']","['8', '15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11']","[None, None]",['23']
234,23 finished I/O → ready queue,io_to_ready,23,IO0,"['3', '12', '9', '18', '10', '7', '16', '13', '14', '20', '24', '23']","['8', '15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11']","[None, None]",[None]
234,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['12', '9', '18', '10', '7', '16', '13', '14', '20', '24', '23']","['8', '15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11']","['3', None]",[None]
234,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['9', '18', '10', '7', '16', '13', '14', '20', '24', '23']","['8', '15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11']","['3', '12']",[None]
234,8 dispatched to IO0,dispatch_io,8,IO0,"['9', '18', '10', '7', '16', '13', '14', '20', '24', '23']","['15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11']","['3', '12']",['8']
235,12 finished CPU → ready queue,cpu_to_ready,12,CPU1,"['9', '18', '10', '7', '16', '13', '14', '20', '24', '23', '12']","['15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11']","['3', None]",['8']
235,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['18', '10', '7', '16', '13', '14', '20', '24', '23', '12']","['15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11']","['3', '9']",['8']
236,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['18', '10', '7', '16', '13', '14', '20', '24', '23', '12', '3']","['15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11']","[None, '9']",['8']
236,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['10', '7', '16', '13', '14', '20', '24', '23', '12', '3']","['15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11']","['18', '9']",['8']
237,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['10', '7', '16', '13', '14', '20', '24', '23', '12', '3', '9']","['15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11']","['18', None]",['8']
237,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['7', '16', '13', '14', '20', '24', '23', '12', '3', '9']","['15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11']","['18', '10']",['8']
238,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['7', '16', '13', '14', '20', '24', '23', '12', '3', '9', '18']","['15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11']","[None, '10']",['8']
238,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['16', '13', '14', '20', '24', '23', '12', '3', '9', '18']","['15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11']","['7', '10']",['8']
239,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['16', '13', '14', '20', '24', '23', '12', '3', '9', '18', '10']","['15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11']","['7', None]",['8']
239,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['13', '14', '20', '24', '23', '12', '3', '9', '18', '10']","['15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11']","['7', '16']",['8']
240,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['13', '14', '20', '24', '23', '12', '3', '9', '18', '10', '7']","['15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11']","[None, '16']",['8']
240,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['14', '20', '24', '23', '12', '3', '9', '18', '10', '7']","['15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11']","['13', '16']",['8']
241,16 finished CPU → wait queue,cpu_to_io,16,CPU1,"['14', '20', '24', '23', '12', '3', '9', '18', '10', '7']","['15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16']","['13', None]",['8']
241,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['20', '24', '23', '12', '3', '9', '18', '10', '7']","['15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16']","['13', '14']",['8']
242,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['20', '24', '23', '12', '3', '9', '18', '10', '7', '13']","['15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16']","[None, '14']",['8']
242,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['24', '23', '12', '3', '9', '18', '10', '7', '13']","['15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16']","['20', '14']",['8']
243,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['24', '23', '12', '3', '9', '18', '10', '7', '13', '14']","['15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16']","['20', None]",['8']
243,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['23', '12', '3', '9', '18', '10', '7', '13', '14']","['15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16']","['20', '24']",['8']
244,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['23', '12', '3', '9', '18', '10', '7', '13', '14', '20']","['15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16']","[None, '24']",['8']
244,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['12', '3', '9', '18', '10', '7', '13', '14', '20']","['15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16']","['23', '24']",['8']
245,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['12', '3', '9', '18', '10', '7', '13', '14', '20', '24']","['15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16']","['23', None]",['8']
245,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['3', '9', '18', '10', '7', '13', '14', '20', '24']","['15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16']","['23', '12']",['8']
246,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['3', '9', '18', '10', '7', '13', '14', '20', '24', '23']","['15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16']","[None, '12']",['8']
246,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['9', '18', '10', '7', '13', '14', '20', '24', '23']","['15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16']","['3', '12']",['8']
247,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['9', '18', '10', '7', '13', '14', '20', '24', '23', '12']","['15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16']","['3', None]",['8']
247,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['18', '10', '7', '13', '14', '20', '24', '23', '12']","['15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16']","['3', '9']",['8']
248,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['18', '10', '7', '13', '14', '20', '24', '23', '12', '3']","['15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16']","[None, '9']",['8']
248,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['10', '7', '13', '14', '20', '24', '23', '12', '3']","['15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16']","['18', '9']",['8']
249,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['10', '7', '13', '14', '20', '24', '23', '12', '3', '9']","['15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16']","['18', None]",['8']
249,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['7', '13', '14', '20', '24', '23', '12', '3', '9']","['15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16']","['18', '10']",['8']
250,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['7', '13', '14', '20', '24', '23', '12', '3', '9', '18']","['15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16']","[None, '10']",['8']
250,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['13', '14', '20', '24', '23', '12', '3', '9', '18']","['15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16']","['7', '10']",['8']
251,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['13', '14', '20', '24', '23', '12', '3', '9', '18', '10']","['15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16']","['7', None]",['8']
251,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['14', '20', '24', '23', '12', '3', '9', '18', '10']","['15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16']","['7', '13']",['8']
252,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['14', '20', '24', '23', '12', '3', '9', '18', '10', '7']","['15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16']","[None, '13']",['8']
252,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['20', '24', '23', '12', '3', '9', '18', '10', '7']","['15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16']","['14', '13']",['8']
253,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['20', '24', '23', '12', '3', '9', '18', '10', '7', '13']","['15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16']","['14', None]",['8']
253,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['24', '23', '12', '3', '9', '18', '10', '7', '13']","['15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16']","['14', '20']",['8']
254,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['24', '23', '12', '3', '9', '18', '10', '7', '13', '14']","['15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16']","[None, '20']",['8']
254,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['23', '12', '3', '9', '18', '10', '7', '13', '14']","['15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16']","['24', '20']",['8']
255,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['23', '12', '3', '9', '18', '10', '7', '13', '14', '20']","['15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16']","['24', None]",['8']
255,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['12', '3', '9', '18', '10', '7', '13', '14', '20']","['15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16']","['24', '23']",['8']
256,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['12', '3', '9', '18', '10', '7', '13', '14', '20', '24']","['15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16']","[None, '23']",['8']
256,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['3', '9', '18', '10', '7', '13', '14', '20', '24']","['15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16']","['12', '23']",['8']
257,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['3', '9', '18', '10', '7', '13', '14', '20', '24', '23']","['15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16']","['12', None]",['8']
257,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['9', '18', '10', '7', '13', '14', '20', '24', '23']","['15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16']","['12', '3']",['8']
258,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['9', '18', '10', '7', '13', '14', '20', '24', '23', '12']","['15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16']","[None, '3']",['8']
258,8 finished I/O → ready queue,io_to_ready,8,IO0,"['9', '18', '10', '7', '13', '14', '20', '24', '23', '12', '8']","['15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16']","[None, '3']",[None]
258,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['18', '10', '7', '13', '14', '20', '24', '23', '12', '8']","['15', '2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16']","['9', '3']",[None]
258,15 dispatched to IO0,dispatch_io,15,IO0,"['18', '10', '7', '13', '14', '20', '24', '23', '12', '8']","['2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16']","['9', '3']",['15']
259,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['18', '10', '7', '13', '14', '20', '24', '23', '12', '8', '3']","['2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16']","['9', None]",['15']
259,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['10', '7', '13', '14', '20', '24', '23', '12', '8', '3']","['2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16']","['9', '18']",['15']
260,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['10', '7', '13', '14', '20', '24', '23', '12', '8', '3', '9']","['2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16']","[None, '18']",['15']
260,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['7', '13', '14', '20', '24', '23', '12', '8', '3', '9']","['2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16']","['10', '18']",['15']
261,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['7', '13', '14', '20', '24', '23', '12', '8', '3', '9', '18']","['2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16']","['10', None]",['15']
261,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['13', '14', '20', '24', '23', '12', '8', '3', '9', '18']","['2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16']","['10', '7']",['15']
262,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['13', '14', '20', '24', '23', '12', '8', '3', '9', '18', '10']","['2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16']","[None, '7']",['15']
262,7 finished CPU → wait queue,cpu_to_io,7,CPU1,"['13', '14', '20', '24', '23', '12', '8', '3', '9', '18', '10']","['2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16', '7']","[None, None]",['15']
262,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['14', '20', '24', '23', '12', '8', '3', '9', '18', '10']","['2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16', '7']","['13', None]",['15']
262,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['20', '24', '23', '12', '8', '3', '9', '18', '10']","['2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16', '7']","['13', '14']",['15']
263,13 finished CPU → ready queue,cpu_to_ready,13,CPU0,"['20', '24', '23', '12', '8', '3', '9', '18', '10', '13']","['2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16', '7']","[None, '14']",['15']
263,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['24', '23', '12', '8', '3', '9', '18', '10', '13']","['2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16', '7']","['20', '14']",['15']
264,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['24', '23', '12', '8', '3', '9', '18', '10', '13', '14']","['2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16', '7']","['20', None]",['15']
264,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['23', '12', '8', '3', '9', '18', '10', '13', '14']","['2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16', '7']","['20', '24']",['15']
265,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['23', '12', '8', '3', '9', '18', '10', '13', '14', '20']","['2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16', '7']","[None, '24']",['15']
265,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['12', '8', '3', '9', '18', '10', '13', '14', '20']","['2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16', '7']","['23', '24']",['15']
266,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['12', '8', '3', '9', '18', '10', '13', '14', '20', '24']","['2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16', '7']","['23', None]",['15']
266,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['8', '3', '9', '18', '10', '13', '14', '20', '24']","['2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16', '7']","['23', '12']",['15']
267,23 finished CPU → ready queue,cpu_to_ready,23,CPU0,"['8', '3', '9', '18', '10', '13', '14', '20', '24', '23']","['2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16', '7']","[None, '12']",['15']
267,12 finished CPU → wait queue,cpu_to_io,12,CPU1,"['8', '3', '9', '18', '10', '13', '14', '20', '24', '23']","['2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12']","[None, None]",['15']
267,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['3', '9', '18', '10', '13', '14', '20', '24', '23']","['2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12']","['8', None]",['15']
267,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['9', '18', '10', '13', '14', '20', '24', '23']","['2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12']","['8', '3']",['15']
268,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,"['9', '18', '10', '13', '14', '20', '24', '23', '8']","['2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12']","[None, '3']",['15']
268,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['18', '10', '13', '14', '20', '24', '23', '8']","['2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12']","['9', '3']",['15']
269,9 finished CPU → ready queue,cpu_to_ready,9,CPU0,"['18', '10', '13', '14', '20', '24', '23', '8', '9']","['2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12']","[None, '3']",['15']
269,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['18', '10', '13', '14', '20', '24', '23', '8', '9', '3']","['2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12']","[None, None]",['15']
269,15 finished I/O → ready queue,io_to_ready,15,IO0,"['18', '10', '13', '14', '20', '24', '23', '8', '9', '3', '15']","['2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12']","[None, None]",[None]
269,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['10', '13', '14', '20', '24', '23', '8', '9', '3', '15']","['2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12']","['18', None]",[None]
269,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['13', '14', '20', '24', '23', '8', '9', '3', '15']","['2', '19', '5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12']","['18', '10']",[None]
269,2 dispatched to IO0,dispatch_io,2,IO0,"['13', '14', '20', '24', '23', '8', '9', '3', '15']","['19', '5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12']","['18', '10']",['2']
271,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['13', '14', '20', '24', '23', '8', '9', '3', '15', '18']","['19', '5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12']","[None, '10']",['2']
271,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['13', '14', '20', '24', '23', '8', '9', '3', '15', '18', '10']","['19', '5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12']","[None, None]",['2']
271,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['14', '20', '24', '23', '8', '9', '3', '15', '18', '10']","['19', '5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12']","['13', None]",['2']
271,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['20', '24', '23', '8', '9', '3', '15', '18', '10']","['19', '5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12']","['13', '14']",['2']
272,14 finished CPU → ready queue,cpu_to_ready,14,CPU1,"['20', '24', '23', '8', '9', '3', '15', '18', '10', '14']","['19', '5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12']","['13', None]",['2']
272,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['24', '23', '8', '9', '3', '15', '18', '10', '14']","['19', '5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12']","['13', '20']",['2']
273,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['24', '23', '8', '9', '3', '15', '18', '10', '14', '13']","['19', '5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12']","[None, '20']",['2']
273,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['23', '8', '9', '3', '15', '18', '10', '14', '13']","['19', '5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12']","['24', '20']",['2']
274,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['23', '8', '9', '3', '15', '18', '10', '14', '13', '20']","['19', '5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12']","['24', None]",['2']
274,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['8', '9', '3', '15', '18', '10', '14', '13', '20']","['19', '5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12']","['24', '23']",['2']
275,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['8', '9', '3', '15', '18', '10', '14', '13', '20', '24']","['19', '5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12']","[None, '23']",['2']
275,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['9', '3', '15', '18', '10', '14', '13', '20', '24']","['19', '5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12']","['8', '23']",['2']
276,23 finished CPU → wait queue,cpu_to_io,23,CPU1,"['9', '3', '15', '18', '10', '14', '13', '20', '24']","['19', '5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23']","['8', None]",['2']
276,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['3', '15', '18', '10', '14', '13', '20', '24']","['19', '5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23']","['8', '9']",['2']
277,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['3', '15', '18', '10', '14', '13', '20', '24', '8']","['19', '5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23']","[None, '9']",['2']
277,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['15', '18', '10', '14', '13', '20', '24', '8']","['19', '5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23']","['3', '9']",['2']
278,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['15', '18', '10', '14', '13', '20', '24', '8', '9']","['19', '5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23']","['3', None]",['2']
278,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['18', '10', '14', '13', '20', '24', '8', '9']","['19', '5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23']","['3', '15']",['2']
279,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['18', '10', '14', '13', '20', '24', '8', '9', '3']","['19', '5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23']","[None, '15']",['2']
279,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['10', '14', '13', '20', '24', '8', '9', '3']","['19', '5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23']","['18', '15']",['2']
280,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['10', '14', '13', '20', '24', '8', '9', '3', '15']","['19', '5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23']","['18', None]",['2']
280,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['14', '13', '20', '24', '8', '9', '3', '15']","['19', '5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23']","['18', '10']",['2']
281,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['14', '13', '20', '24', '8', '9', '3', '15', '18']","['19', '5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23']","[None, '10']",['2']
281,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['13', '20', '24', '8', '9', '3', '15', '18']","['19', '5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23']","['14', '10']",['2']
282,10 finished CPU → ready queue,cpu_to_ready,10,CPU1,"['13', '20', '24', '8', '9', '3', '15', '18', '10']","['19', '5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23']","['14', None]",['2']
282,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['20', '24', '8', '9', '3', '15', '18', '10']","['19', '5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23']","['14', '13']",['2']
283,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['20', '24', '8', '9', '3', '15', '18', '10', '14']","['19', '5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23']","[None, '13']",['2']
283,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['24', '8', '9', '3', '15', '18', '10', '14']","['19', '5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23']","['20', '13']",['2']
284,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['24', '8', '9', '3', '15', '18', '10', '14', '13']","['19', '5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23']","['20', None]",['2']
284,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['8', '9', '3', '15', '18', '10', '14', '13']","['19', '5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23']","['20', '24']",['2']
285,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['8', '9', '3', '15', '18', '10', '14', '13', '20']","['19', '5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23']","[None, '24']",['2']
285,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['9', '3', '15', '18', '10', '14', '13', '20']","['19', '5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23']","['8', '24']",['2']
286,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['9', '3', '15', '18', '10', '14', '13', '20', '24']","['19', '5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23']","['8', None]",['2']
286,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['3', '15', '18', '10', '14', '13', '20', '24']","['19', '5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23']","['8', '9']",['2']
287,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['3', '15', '18', '10', '14', '13', '20', '24', '8']","['19', '5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23']","[None, '9']",['2']
287,2 finished I/O → ready queue,io_to_ready,2,IO0,"['3', '15', '18', '10', '14', '13', '20', '24', '8', '2']","['19', '5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23']","[None, '9']",[None]
287,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['15', '18', '10', '14', '13', '20', '24', '8', '2']","['19', '5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23']","['3', '9']",[None]
287,19 dispatched to IO0,dispatch_io,19,IO0,"['15', '18', '10', '14', '13', '20', '24', '8', '2']","['5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23']","['3', '9']",['19']
288,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['15', '18', '10', '14', '13', '20', '24', '8', '2', '9']","['5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23']","['3', None]",['19']
288,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['18', '10', '14', '13', '20', '24', '8', '2', '9']","['5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23']","['3', '15']",['19']
289,3 finished CPU → ready queue,cpu_to_ready,3,CPU0,"['18', '10', '14', '13', '20', '24', '8', '2', '9', '3']","['5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23']","[None, '15']",['19']
289,15 finished CPU → wait queue,cpu_to_io,15,CPU1,"['18', '10', '14', '13', '20', '24', '8', '2', '9', '3']","['5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15']","[None, None]",['19']
289,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['10', '14', '13', '20', '24', '8', '2', '9', '3']","['5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15']","['18', None]",['19']
289,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['14', '13', '20', '24', '8', '2', '9', '3']","['5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15']","['18', '10']",['19']
291,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['14', '13', '20', '24', '8', '2', '9', '3', '18']","['5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15']","[None, '10']",['19']
291,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['14', '13', '20', '24', '8', '2', '9', '3', '18', '10']","['5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15']","[None, None]",['19']
291,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['13', '20', '24', '8', '2', '9', '3', '18', '10']","['5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15']","['14', None]",['19']
291,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['20', '24', '8', '2', '9', '3', '18', '10']","['5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15']","['14', '13']",['19']
293,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['20', '24', '8', '2', '9', '3', '18', '10', '14']","['5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15']","[None, '13']",['19']
293,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['20', '24', '8', '2', '9', '3', '18', '10', '14', '13']","['5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15']","[None, None]",['19']
293,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['24', '8', '2', '9', '3', '18', '10', '14', '13']","['5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15']","['20', None]",['19']
293,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['8', '2', '9', '3', '18', '10', '14', '13']","['5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15']","['20', '24']",['19']
295,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['8', '2', '9', '3', '18', '10', '14', '13', '20']","['5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15']","[None, '24']",['19']
295,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['8', '2', '9', '3', '18', '10', '14', '13', '20', '24']","['5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15']","[None, None]",['19']
295,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['2', '9', '3', '18', '10', '14', '13', '20', '24']","['5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15']","['8', None]",['19']
295,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['9', '3', '18', '10', '14', '13', '20', '24']","['5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15']","['8', '2']",['19']
297,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['9', '3', '18', '10', '14', '13', '20', '24', '8']","['5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15']","[None, '2']",['19']
297,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['9', '3', '18', '10', '14', '13', '20', '24', '8', '2']","['5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15']","[None, None]",['19']
297,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['3', '18', '10', '14', '13', '20', '24', '8', '2']","['5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15']","['9', None]",['19']
297,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['18', '10', '14', '13', '20', '24', '8', '2']","['5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15']","['9', '3']",['19']
299,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['18', '10', '14', '13', '20', '24', '8', '2', '9']","['5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15']","[None, '3']",['19']
299,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['18', '10', '14', '13', '20', '24', '8', '2', '9', '3']","['5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15']","[None, None]",['19']
299,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['10', '14', '13', '20', '24', '8', '2', '9', '3']","['5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15']","['18', None]",['19']
299,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['14', '13', '20', '24', '8', '2', '9', '3']","['5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15']","['18', '10']",['19']
300,18 finished CPU → wait queue,cpu_to_io,18,CPU0,"['14', '13', '20', '24', '8', '2', '9', '3']","['5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18']","[None, '10']",['19']
300,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['13', '20', '24', '8', '2', '9', '3']","['5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18']","['14', '10']",['19']
301,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['13', '20', '24', '8', '2', '9', '3', '10']","['5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18']","['14', None]",['19']
301,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['20', '24', '8', '2', '9', '3', '10']","['5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18']","['14', '13']",['19']
302,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['20', '24', '8', '2', '9', '3', '10', '14']","['5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18']","[None, '13']",['19']
302,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['24', '8', '2', '9', '3', '10', '14']","['5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18']","['20', '13']",['19']
303,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['24', '8', '2', '9', '3', '10', '14', '13']","['5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18']","['20', None]",['19']
303,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['8', '2', '9', '3', '10', '14', '13']","['5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18']","['20', '24']",['19']
304,20 finished CPU → wait queue,cpu_to_io,20,CPU0,"['8', '2', '9', '3', '10', '14', '13']","['5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20']","[None, '24']",['19']
304,24 finished CPU → wait queue,cpu_to_io,24,CPU1,"['8', '2', '9', '3', '10', '14', '13']","['5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24']","[None, None]",['19']
304,19 finished I/O → ready queue,io_to_ready,19,IO0,"['8', '2', '9', '3', '10', '14', '13', '19']","['5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24']","[None, None]",[None]
304,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['2', '9', '3', '10', '14', '13', '19']","['5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24']","['8', None]",[None]
304,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['9', '3', '10', '14', '13', '19']","['5', '4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24']","['8', '2']",[None]
304,5 dispatched to IO0,dispatch_io,5,IO0,"['9', '3', '10', '14', '13', '19']","['4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24']","['8', '2']",['5']
306,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['9', '3', '10', '14', '13', '19', '8']","['4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24']","[None, '2']",['5']
306,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['9', '3', '10', '14', '13', '19', '8', '2']","['4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24']","[None, None]",['5']
306,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['3', '10', '14', '13', '19', '8', '2']","['4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24']","['9', None]",['5']
306,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['10', '14', '13', '19', '8', '2']","['4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24']","['9', '3']",['5']
308,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['10', '14', '13', '19', '8', '2', '9']","['4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24']","[None, '3']",['5']
308,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['10', '14', '13', '19', '8', '2', '9', '3']","['4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24']","[None, None]",['5']
308,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['14', '13', '19', '8', '2', '9', '3']","['4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24']","['10', None]",['5']
308,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['13', '19', '8', '2', '9', '3']","['4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24']","['10', '14']",['5']
309,14 finished CPU → ready queue,cpu_to_ready,14,CPU1,"['13', '19', '8', '2', '9', '3', '14']","['4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24']","['10', None]",['5']
309,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['19', '8', '2', '9', '3', '14']","['4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24']","['10', '13']",['5']
310,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['19', '8', '2', '9', '3', '14', '10']","['4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24']","[None, '13']",['5']
310,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['8', '2', '9', '3', '14', '10']","['4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24']","['19', '13']",['5']
311,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['8', '2', '9', '3', '14', '10', '13']","['4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24']","['19', None]",['5']
311,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['2', '9', '3', '14', '10', '13']","['4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24']","['19', '8']",['5']
312,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['2', '9', '3', '14', '10', '13', '19']","['4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24']","[None, '8']",['5']
312,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['9', '3', '14', '10', '13', '19']","['4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24']","['2', '8']",['5']
313,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['9', '3', '14', '10', '13', '19', '8']","['4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24']","['2', None]",['5']
313,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['3', '14', '10', '13', '19', '8']","['4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24']","['2', '9']",['5']
314,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,"['3', '14', '10', '13', '19', '8', '2']","['4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24']","[None, '9']",['5']
314,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['14', '10', '13', '19', '8', '2']","['4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24']","['3', '9']",['5']
315,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['14', '10', '13', '19', '8', '2', '9']","['4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24']","['3', None]",['5']
315,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['10', '13', '19', '8', '2', '9']","['4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24']","['3', '14']",['5']
316,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['10', '13', '19', '8', '2', '9', '3']","['4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24']","[None, '14']",['5']
316,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['13', '19', '8', '2', '9', '3']","['4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24']","['10', '14']",['5']
317,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['13', '19', '8', '2', '9', '3', '14']","['4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24']","['10', None]",['5']
317,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['19', '8', '2', '9', '3', '14']","['4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24']","['10', '13']",['5']
318,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['19', '8', '2', '9', '3', '14', '10']","['4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24']","[None, '13']",['5']
318,13 finished CPU → ready queue,cpu_to_ready,13,CPU1,"['19', '8', '2', '9', '3', '14', '10', '13']","['4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24']","[None, None]",['5']
318,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['8', '2', '9', '3', '14', '10', '13']","['4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24']","['19', None]",['5']
318,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['2', '9', '3', '14', '10', '13']","['4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24']","['19', '8']",['5']
320,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['2', '9', '3', '14', '10', '13', '19']","['4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24']","[None, '8']",['5']
320,8 finished CPU → wait queue,cpu_to_io,8,CPU1,"['2', '9', '3', '14', '10', '13', '19']","['4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8']","[None, None]",['5']
320,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['9', '3', '14', '10', '13', '19']","['4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8']","['2', None]",['5']
320,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['3', '14', '10', '13', '19']","['4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8']","['2', '9']",['5']
321,9 finished CPU → ready queue,cpu_to_ready,9,CPU1,"['3', '14', '10', '13', '19', '9']","['4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8']","['2', None]",['5']
321,5 finished I/O → ready queue,io_to_ready,5,IO0,"['3', '14', '10', '13', '19', '9', '5']","['4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8']","['2', None]",[None]
321,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['14', '10', '13', '19', '9', '5']","['4', '17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8']","['2', '3']",[None]
321,4 dispatched to IO0,dispatch_io,4,IO0,"['14', '10', '13', '19', '9', '5']","['17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8']","['2', '3']",['4']
322,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['14', '10', '13', '19', '9', '5', '2']","['17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8']","[None, '3']",['4']
322,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['10', '13', '19', '9', '5', '2']","['17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8']","['14', '3']",['4']
323,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['10', '13', '19', '9', '5', '2', '3']","['17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8']","['14', None]",['4']
323,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['13', '19', '9', '5', '2', '3']","['17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8']","['14', '10']",['4']
324,14 finished CPU → ready queue,cpu_to_ready,14,CPU0,"['13', '19', '9', '5', '2', '3', '14']","['17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8']","[None, '10']",['4']
324,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['19', '9', '5', '2', '3', '14']","['17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8']","['13', '10']",['4']
325,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['19', '9', '5', '2', '3', '14', '10']","['17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8']","['13', None]",['4']
325,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['9', '5', '2', '3', '14', '10']","['17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8']","['13', '19']",['4']
326,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['9', '5', '2', '3', '14', '10', '13']","['17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8']","[None, '19']",['4']
326,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['5', '2', '3', '14', '10', '13']","['17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8']","['9', '19']",['4']
327,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['5', '2', '3', '14', '10', '13', '19']","['17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8']","['9', None]",['4']
327,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['2', '3', '14', '10', '13', '19']","['17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8']","['9', '5']",['4']
328,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['2', '3', '14', '10', '13', '19', '9']","['17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8']","[None, '5']",['4']
328,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['3', '14', '10', '13', '19', '9']","['17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8']","['2', '5']",['4']
329,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['3', '14', '10', '13', '19', '9', '5']","['17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8']","['2', None]",['4']
329,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['14', '10', '13', '19', '9', '5']","['17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8']","['2', '3']",['4']
330,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['14', '10', '13', '19', '9', '5', '2']","['17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8']","[None, '3']",['4']
330,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['10', '13', '19', '9', '5', '2']","['17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8']","['14', '3']",['4']
331,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['10', '13', '19', '9', '5', '2', '3']","['17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8']","['14', None]",['4']
331,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['13', '19', '9', '5', '2', '3']","['17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8']","['14', '10']",['4']
332,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['13', '19', '9', '5', '2', '3', '14']","['17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8']","[None, '10']",['4']
332,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['19', '9', '5', '2', '3', '14']","['17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8']","['13', '10']",['4']
333,10 finished CPU → ready queue,cpu_to_ready,10,CPU1,"['19', '9', '5', '2', '3', '14', '10']","['17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8']","['13', None]",['4']
333,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['9', '5', '2', '3', '14', '10']","['17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8']","['13', '19']",['4']
334,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['9', '5', '2', '3', '14', '10', '13']","['17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8']","[None, '19']",['4']
334,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['5', '2', '3', '14', '10', '13']","['17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8']","['9', '19']",['4']
335,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['5', '2', '3', '14', '10', '13', '19']","['17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8']","['9', None]",['4']
335,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['2', '3', '14', '10', '13', '19']","['17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8']","['9', '5']",['4']
336,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['2', '3', '14', '10', '13', '19', '9']","['17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8']","[None, '5']",['4']
336,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['3', '14', '10', '13', '19', '9']","['17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8']","['2', '5']",['4']
337,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['3', '14', '10', '13', '19', '9', '5']","['17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8']","['2', None]",['4']
337,4 finished I/O → ready queue,io_to_ready,4,IO0,"['3', '14', '10', '13', '19', '9', '5', '4']","['17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8']","['2', None]",[None]
337,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['14', '10', '13', '19', '9', '5', '4']","['17', '21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8']","['2', '3']",[None]
337,17 dispatched to IO0,dispatch_io,17,IO0,"['14', '10', '13', '19', '9', '5', '4']","['21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8']","['2', '3']",['17']
338,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['14', '10', '13', '19', '9', '5', '4', '2']","['21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8']","[None, '3']",['17']
338,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['10', '13', '19', '9', '5', '4', '2']","['21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8']","['14', '3']",['17']
339,14 finished all bursts,finished,14,CPU0,"['10', '13', '19', '9', '5', '4', '2']","['21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8']","[None, '3']",['17']
339,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['10', '13', '19', '9', '5', '4', '2', '3']","['21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8']","[None, None]",['17']
339,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['13', '19', '9', '5', '4', '2', '3']","['21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8']","['10', None]",['17']
339,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['19', '9', '5', '4', '2', '3']","['21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8']","['10', '13']",['17']
341,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['19', '9', '5', '4', '2', '3', '10']","['21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8']","[None, '13']",['17']
341,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['19', '9', '5', '4', '2', '3', '10', '13']","['21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8']","[None, None]",['17']
341,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['9', '5', '4', '2', '3', '10', '13']","['21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8']","['19', None]",['17']
341,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['5', '4', '2', '3', '10', '13']","['21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8']","['19', '9']",['17']
342,19 finished CPU → ready queue,cpu_to_ready,19,CPU0,"['5', '4', '2', '3', '10', '13', '19']","['21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8']","[None, '9']",['17']
342,9 finished CPU → wait queue,cpu_to_io,9,CPU1,"['5', '4', '2', '3', '10', '13', '19']","['21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9']","[None, None]",['17']
342,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['4', '2', '3', '10', '13', '19']","['21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9']","['5', None]",['17']
342,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['2', '3', '10', '13', '19']","['21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9']","['5', '4']",['17']
343,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,"['2', '3', '10', '13', '19', '5']","['21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9']","[None, '4']",['17']
343,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['3', '10', '13', '19', '5']","['21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9']","['2', '4']",['17']
344,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['3', '10', '13', '19', '5', '4']","['21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9']","['2', None]",['17']
344,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['10', '13', '19', '5', '4']","['21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9']","['2', '3']",['17']
345,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['10', '13', '19', '5', '4', '2']","['21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9']","[None, '3']",['17']
345,17 finished I/O → ready queue,io_to_ready,17,IO0,"['10', '13', '19', '5', '4', '2', '17']","['21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9']","[None, '3']",[None]
345,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['13', '19', '5', '4', '2', '17']","['21', '25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9']","['10', '3']",[None]
345,21 dispatched to IO0,dispatch_io,21,IO0,"['13', '19', '5', '4', '2', '17']","['25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9']","['10', '3']",['21']
346,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['13', '19', '5', '4', '2', '17', '3']","['25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9']","['10', None]",['21']
346,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['19', '5', '4', '2', '17', '3']","['25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9']","['10', '13']",['21']
347,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['19', '5', '4', '2', '17', '3', '10']","['25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9']","[None, '13']",['21']
347,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['5', '4', '2', '17', '3', '10']","['25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9']","['19', '13']",['21']
348,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['5', '4', '2', '17', '3', '10', '13']","['25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9']","['19', None]",['21']
348,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['4', '2', '17', '3', '10', '13']","['25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9']","['19', '5']",['21']
349,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['4', '2', '17', '3', '10', '13', '19']","['25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9']","[None, '5']",['21']
349,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['2', '17', '3', '10', '13', '19']","['25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9']","['4', '5']",['21']
350,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['2', '17', '3', '10', '13', '19', '5']","['25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9']","['4', None]",['21']
350,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['17', '3', '10', '13', '19', '5']","['25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9']","['4', '2']",['21']
351,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['17', '3', '10', '13', '19', '5', '4']","['25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9']","[None, '2']",['21']
351,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['3', '10', '13', '19', '5', '4']","['25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9']","['17', '2']",['21']
352,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['3', '10', '13', '19', '5', '4', '2']","['25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9']","['17', None]",['21']
352,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['10', '13', '19', '5', '4', '2']","['25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9']","['17', '3']",['21']
353,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['10', '13', '19', '5', '4', '2', '17']","['25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9']","[None, '3']",['21']
353,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['13', '19', '5', '4', '2', '17']","['25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9']","['10', '3']",['21']
354,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['13', '19', '5', '4', '2', '17', '3']","['25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9']","['10', None]",['21']
354,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['19', '5', '4', '2', '17', '3']","['25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9']","['10', '13']",['21']
355,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['19', '5', '4', '2', '17', '3', '10']","['25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9']","[None, '13']",['21']
355,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['5', '4', '2', '17', '3', '10']","['25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9']","['19', '13']",['21']
356,19 finished CPU → ready queue,cpu_to_ready,19,CPU0,"['5', '4', '2', '17', '3', '10', '19']","['25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9']","[None, '13']",['21']
356,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['5', '4', '2', '17', '3', '10', '19', '13']","['25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9']","[None, None]",['21']
356,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['4', '2', '17', '3', '10', '19', '13']","['25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9']","['5', None]",['21']
356,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['2', '17', '3', '10', '19', '13']","['25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9']","['5', '4']",['21']
358,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['2', '17', '3', '10', '19', '13', '5']","['25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9']","[None, '4']",['21']
358,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['2', '17', '3', '10', '19', '13', '5', '4']","['25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9']","[None, None]",['21']
358,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['17', '3', '10', '19', '13', '5', '4']","['25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9']","['2', None]",['21']
358,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['3', '10', '19', '13', '5', '4']","['25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9']","['2', '17']",['21']
359,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,"['3', '10', '19', '13', '5', '4', '2']","['25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9']","[None, '17']",['21']
359,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['10', '19', '13', '5', '4', '2']","['25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9']","['3', '17']",['21']
360,3 finished CPU → wait queue,cpu_to_io,3,CPU0,"['10', '19', '13', '5', '4', '2']","['25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3']","[None, '17']",['21']
360,17 preempted (RR quantum expired),preempt_cpu,17,CPU1,"['10', '19', '13', '5', '4', '2', '17']","['25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3']","[None, None]",['21']
360,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['19', '13', '5', '4', '2', '17']","['25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3']","['10', None]",['21']
360,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['13', '5', '4', '2', '17']","['25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3']","['10', '19']",['21']
362,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['13', '5', '4', '2', '17', '10']","['25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3']","[None, '19']",['21']
362,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['13', '5', '4', '2', '17', '10', '19']","['25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3']","[None, None]",['21']
362,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['5', '4', '2', '17', '10', '19']","['25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3']","['13', None]",['21']
362,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['4', '2', '17', '10', '19']","['25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3']","['13', '5']",['21']
364,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['4', '2', '17', '10', '19', '13']","['25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3']","[None, '5']",['21']
364,5 finished CPU → ready queue,cpu_to_ready,5,CPU1,"['4', '2', '17', '10', '19', '13', '5']","['25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3']","[None, None]",['21']
364,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['2', '17', '10', '19', '13', '5']","['25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3']","['4', None]",['21']
364,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['17', '10', '19', '13', '5']","['25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3']","['4', '2']",['21']
365,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,"['17', '10', '19', '13', '5', '4']","['25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3']","[None, '2']",['21']
365,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['10', '19', '13', '5', '4']","['25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3']","['17', '2']",['21']
366,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['10', '19', '13', '5', '4', '2']","['25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3']","['17', None]",['21']
366,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['19', '13', '5', '4', '2']","['25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3']","['17', '10']",['21']
367,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,"['19', '13', '5', '4', '2', '17']","['25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3']","[None, '10']",['21']
367,10 finished CPU → ready queue,cpu_to_ready,10,CPU1,"['19', '13', '5', '4', '2', '17', '10']","['25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3']","[None, None]",['21']
367,21 finished I/O → ready queue,io_to_ready,21,IO0,"['19', '13', '5', '4', '2', '17', '10', '21']","['25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3']","[None, None]",[None]
367,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['13', '5', '4', '2', '17', '10', '21']","['25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3']","['19', None]",[None]
367,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['5', '4', '2', '17', '10', '21']","['25', '6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3']","['19', '13']",[None]
367,25 dispatched to IO0,dispatch_io,25,IO0,"['5', '4', '2', '17', '10', '21']","['6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3']","['19', '13']",['25']
368,13 finished CPU → wait queue,cpu_to_io,13,CPU1,"['5', '4', '2', '17', '10', '21']","['6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13']","['19', None]",['25']
368,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['4', '2', '17', '10', '21']","['6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13']","['19', '5']",['25']
369,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['4', '2', '17', '10', '21', '19']","['6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13']","[None, '5']",['25']
369,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['2', '17', '10', '21', '19']","['6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13']","['4', '5']",['25']
370,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['2', '17', '10', '21', '19', '5']","['6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13']","['4', None]",['25']
370,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['17', '10', '21', '19', '5']","['6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13']","['4', '2']",['25']
371,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['17', '10', '21', '19', '5', '4']","['6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13']","[None, '2']",['25']
371,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['10', '21', '19', '5', '4']","['6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13']","['17', '2']",['25']
372,17 finished CPU → wait queue,cpu_to_io,17,CPU0,"['10', '21', '19', '5', '4']","['6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17']","[None, '2']",['25']
372,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['10', '21', '19', '5', '4', '2']","['6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17']","[None, None]",['25']
372,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['21', '19', '5', '4', '2']","['6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17']","['10', None]",['25']
372,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['19', '5', '4', '2']","['6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17']","['10', '21']",['25']
374,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['19', '5', '4', '2', '10']","['6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17']","[None, '21']",['25']
374,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['19', '5', '4', '2', '10', '21']","['6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17']","[None, None]",['25']
374,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['5', '4', '2', '10', '21']","['6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17']","['19', None]",['25']
374,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['4', '2', '10', '21']","['6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17']","['19', '5']",['25']
376,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['4', '2', '10', '21', '19']","['6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17']","[None, '5']",['25']
376,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['4', '2', '10', '21', '19']","['6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5']","[None, None]",['25']
376,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['2', '10', '21', '19']","['6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5']","['4', None]",['25']
376,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['10', '21', '19']","['6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5']","['4', '2']",['25']
378,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['10', '21', '19', '4']","['6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5']","[None, '2']",['25']
378,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['10', '21', '19', '4', '2']","['6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5']","[None, None]",['25']
378,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['21', '19', '4', '2']","['6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5']","['10', None]",['25']
378,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['19', '4', '2']","['6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5']","['10', '21']",['25']
380,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['19', '4', '2', '10']","['6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5']","[None, '21']",['25']
380,21 finished CPU → ready queue,cpu_to_ready,21,CPU1,"['19', '4', '2', '10', '21']","['6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5']","[None, None]",['25']
380,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['4', '2', '10', '21']","['6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5']","['19', None]",['25']
380,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['2', '10', '21']","['6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5']","['19', '4']",['25']
382,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['2', '10', '21', '19']","['6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5']","[None, '4']",['25']
382,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['2', '10', '21', '19', '4']","['6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5']","[None, None]",['25']
382,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['10', '21', '19', '4']","['6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5']","['2', None]",['25']
382,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['21', '19', '4']","['6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5']","['2', '10']",['25']
383,10 finished CPU → ready queue,cpu_to_ready,10,CPU1,"['21', '19', '4', '10']","['6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5']","['2', None]",['25']
383,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['19', '4', '10']","['6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5']","['2', '21']",['25']
384,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['19', '4', '10', '2']","['6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5']","[None, '21']",['25']
384,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['4', '10', '2']","['6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5']","['19', '21']",['25']
385,19 finished CPU → ready queue,cpu_to_ready,19,CPU0,"['4', '10', '2', '19']","['6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5']","[None, '21']",['25']
385,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['4', '10', '2', '19', '21']","['6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5']","[None, None]",['25']
385,25 finished I/O → ready queue,io_to_ready,25,IO0,"['4', '10', '2', '19', '21', '25']","['6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5']","[None, None]",[None]
385,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['10', '2', '19', '21', '25']","['6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5']","['4', None]",[None]
385,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['2', '19', '21', '25']","['6', '1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5']","['4', '10']",[None]
385,6 dispatched to IO0,dispatch_io,6,IO0,"['2', '19', '21', '25']","['1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5']","['4', '10']",['6']
387,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['2', '19', '21', '25', '4']","['1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5']","[None, '10']",['6']
387,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['2', '19', '21', '25', '4', '10']","['1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5']","[None, None]",['6']
387,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['19', '21', '25', '4', '10']","['1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5']","['2', None]",['6']
387,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['21', '25', '4', '10']","['1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5']","['2', '19']",['6']
389,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['21', '25', '4', '10', '2']","['1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5']","[None, '19']",['6']
389,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['21', '25', '4', '10', '2', '19']","['1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5']","[None, None]",['6']
389,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['25', '4', '10', '2', '19']","['1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5']","['21', None]",['6']
389,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['4', '10', '2', '19']","['1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5']","['21', '25']",['6']
391,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['4', '10', '2', '19', '21']","['1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5']","[None, '25']",['6']
391,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['4', '10', '2', '19', '21', '25']","['1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5']","[None, None]",['6']
391,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['10', '2', '19', '21', '25']","['1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5']","['4', None]",['6']
391,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['2', '19', '21', '25']","['1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5']","['4', '10']",['6']
393,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['2', '19', '21', '25', '4']","['1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5']","[None, '10']",['6']
393,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['2', '19', '21', '25', '4', '10']","['1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5']","[None, None]",['6']
393,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['19', '21', '25', '4', '10']","['1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5']","['2', None]",['6']
393,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['21', '25', '4', '10']","['1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5']","['2', '19']",['6']
395,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['21', '25', '4', '10', '2']","['1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5']","[None, '19']",['6']
395,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['21', '25', '4', '10', '2', '19']","['1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5']","[None, None]",['6']
395,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['25', '4', '10', '2', '19']","['1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5']","['21', None]",['6']
395,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['4', '10', '2', '19']","['1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5']","['21', '25']",['6']
397,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['4', '10', '2', '19', '21']","['1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5']","[None, '25']",['6']
397,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['4', '10', '2', '19', '21', '25']","['1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5']","[None, None]",['6']
397,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['10', '2', '19', '21', '25']","['1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5']","['4', None]",['6']
397,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['2', '19', '21', '25']","['1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5']","['4', '10']",['6']
399,4 finished CPU → wait queue,cpu_to_io,4,CPU0,"['2', '19', '21', '25']","['1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4']","[None, '10']",['6']
399,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['2', '19', '21', '25', '10']","['1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4']","[None, None]",['6']
399,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['19', '21', '25', '10']","['1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4']","['2', None]",['6']
399,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['21', '25', '10']","['1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4']","['2', '19']",['6']
401,2 finished CPU → wait queue,cpu_to_io,2,CPU0,"['21', '25', '10']","['1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","[None, '19']",['6']
401,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['21', '25', '10', '19']","['1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","[None, None]",['6']
401,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['25', '10', '19']","['1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","['21', None]",['6']
401,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['10', '19']","['1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","['21', '25']",['6']
402,6 finished I/O → ready queue,io_to_ready,6,IO0,"['10', '19', '6']","['1', '11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","['21', '25']",[None]
402,1 dispatched to IO0,dispatch_io,1,IO0,"['10', '19', '6']","['11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","['21', '25']",['1']
403,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['10', '19', '6', '21']","['11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","[None, '25']",['1']
403,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['10', '19', '6', '21', '25']","['11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","[None, None]",['1']
403,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['19', '6', '21', '25']","['11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","['10', None]",['1']
403,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['6', '21', '25']","['11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","['10', '19']",['1']
405,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['6', '21', '25', '10']","['11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","[None, '19']",['1']
405,19 finished CPU → ready queue,cpu_to_ready,19,CPU1,"['6', '21', '25', '10', '19']","['11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","[None, None]",['1']
405,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['21', '25', '10', '19']","['11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","['6', None]",['1']
405,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['25', '10', '19']","['11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","['6', '21']",['1']
406,1 finished I/O → ready queue,io_to_ready,1,IO0,"['25', '10', '19', '1']","['11', '16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","['6', '21']",[None]
406,11 dispatched to IO0,dispatch_io,11,IO0,"['25', '10', '19', '1']","['16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","['6', '21']",['11']
407,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['25', '10', '19', '1', '6']","['16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","[None, '21']",['11']
407,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['25', '10', '19', '1', '6', '21']","['16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","[None, None]",['11']
407,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['10', '19', '1', '6', '21']","['16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","['25', None]",['11']
407,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['19', '1', '6', '21']","['16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","['25', '10']",['11']
409,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['19', '1', '6', '21', '25']","['16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","[None, '10']",['11']
409,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['19', '1', '6', '21', '25', '10']","['16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","[None, None]",['11']
409,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['1', '6', '21', '25', '10']","['16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","['19', None]",['11']
409,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['6', '21', '25', '10']","['16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","['19', '1']",['11']
411,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['6', '21', '25', '10', '19']","['16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","[None, '1']",['11']
411,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['6', '21', '25', '10', '19', '1']","['16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","[None, None]",['11']
411,11 finished I/O → ready queue,io_to_ready,11,IO0,"['6', '21', '25', '10', '19', '1', '11']","['16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","[None, None]",[None]
411,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['21', '25', '10', '19', '1', '11']","['16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","['6', None]",[None]
411,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['25', '10', '19', '1', '11']","['16', '7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","['6', '21']",[None]
411,16 dispatched to IO0,dispatch_io,16,IO0,"['25', '10', '19', '1', '11']","['7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","['6', '21']",['16']
413,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['25', '10', '19', '1', '11', '6']","['7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","[None, '21']",['16']
413,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['25', '10', '19', '1', '11', '6', '21']","['7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","[None, None]",['16']
413,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['10', '19', '1', '11', '6', '21']","['7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","['25', None]",['16']
413,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['19', '1', '11', '6', '21']","['7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","['25', '10']",['16']
415,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,"['19', '1', '11', '6', '21', '25']","['7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","[None, '10']",['16']
415,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['19', '1', '11', '6', '21', '25', '10']","['7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","[None, None]",['16']
415,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['1', '11', '6', '21', '25', '10']","['7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","['19', None]",['16']
415,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['11', '6', '21', '25', '10']","['7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","['19', '1']",['16']
417,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['11', '6', '21', '25', '10', '19']","['7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","[None, '1']",['16']
417,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['11', '6', '21', '25', '10', '19', '1']","['7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","[None, None]",['16']
417,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['6', '21', '25', '10', '19', '1']","['7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","['11', None]",['16']
417,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['21', '25', '10', '19', '1']","['7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","['11', '6']",['16']
419,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['21', '25', '10', '19', '1', '11']","['7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","[None, '6']",['16']
419,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['21', '25', '10', '19', '1', '11', '6']","['7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","[None, None]",['16']
419,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['25', '10', '19', '1', '11', '6']","['7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","['21', None]",['16']
419,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['10', '19', '1', '11', '6']","['7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","['21', '25']",['16']
420,21 finished CPU → ready queue,cpu_to_ready,21,CPU0,"['10', '19', '1', '11', '6', '21']","['7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","[None, '25']",['16']
420,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['19', '1', '11', '6', '21']","['7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","['10', '25']",['16']
421,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['19', '1', '11', '6', '21', '25']","['7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","['10', None]",['16']
421,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['1', '11', '6', '21', '25']","['7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","['10', '19']",['16']
422,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['1', '11', '6', '21', '25', '10']","['7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","[None, '19']",['16']
422,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['11', '6', '21', '25', '10']","['7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","['1', '19']",['16']
423,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,"['11', '6', '21', '25', '10', '1']","['7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","[None, '19']",['16']
423,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['11', '6', '21', '25', '10', '1', '19']","['7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","[None, None]",['16']
423,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['6', '21', '25', '10', '1', '19']","['7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","['11', None]",['16']
423,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['21', '25', '10', '1', '19']","['7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","['11', '6']",['16']
424,11 finished all bursts,finished,11,CPU0,"['21', '25', '10', '1', '19']","['7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","[None, '6']",['16']
424,6 finished CPU → ready queue,cpu_to_ready,6,CPU1,"['21', '25', '10', '1', '19', '6']","['7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","[None, None]",['16']
424,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['25', '10', '1', '19', '6']","['7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","['21', None]",['16']
424,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['10', '1', '19', '6']","['7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","['21', '25']",['16']
426,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['10', '1', '19', '6', '21']","['7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","[None, '25']",['16']
426,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['10', '1', '19', '6', '21', '25']","['7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","[None, None]",['16']
426,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['1', '19', '6', '21', '25']","['7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","['10', None]",['16']
426,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['19', '6', '21', '25']","['7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2']","['10', '1']",['16']
427,10 finished CPU → wait queue,cpu_to_io,10,CPU0,"['19', '6', '21', '25']","['7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","[None, '1']",['16']
427,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['6', '21', '25']","['7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","['19', '1']",['16']
428,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['6', '21', '25', '1']","['7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","['19', None]",['16']
428,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['21', '25', '1']","['7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","['19', '6']",['16']
429,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['21', '25', '1', '19']","['7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","[None, '6']",['16']
429,16 finished I/O → ready queue,io_to_ready,16,IO0,"['21', '25', '1', '19', '16']","['7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","[None, '6']",[None]
429,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['25', '1', '19', '16']","['7', '12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","['21', '6']",[None]
429,7 dispatched to IO0,dispatch_io,7,IO0,"['25', '1', '19', '16']","['12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","['21', '6']",['7']
430,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['25', '1', '19', '16', '6']","['12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","['21', None]",['7']
430,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['1', '19', '16', '6']","['12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","['21', '25']",['7']
431,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['1', '19', '16', '6', '21']","['12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","[None, '25']",['7']
431,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['19', '16', '6', '21']","['12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","['1', '25']",['7']
432,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['19', '16', '6', '21', '25']","['12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","['1', None]",['7']
432,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['16', '6', '21', '25']","['12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","['1', '19']",['7']
433,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['16', '6', '21', '25', '1']","['12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","[None, '19']",['7']
433,19 finished CPU → ready queue,cpu_to_ready,19,CPU1,"['16', '6', '21', '25', '1', '19']","['12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","[None, None]",['7']
433,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['6', '21', '25', '1', '19']","['12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","['16', None]",['7']
433,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['21', '25', '1', '19']","['12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","['16', '6']",['7']
435,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['21', '25', '1', '19', '16']","['12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","[None, '6']",['7']
435,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['21', '25', '1', '19', '16', '6']","['12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","[None, None]",['7']
435,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['25', '1', '19', '16', '6']","['12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","['21', None]",['7']
435,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['1', '19', '16', '6']","['12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","['21', '25']",['7']
437,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['1', '19', '16', '6', '21']","['12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","[None, '25']",['7']
437,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['1', '19', '16', '6', '21', '25']","['12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","[None, None]",['7']
437,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['19', '16', '6', '21', '25']","['12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","['1', None]",['7']
437,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['16', '6', '21', '25']","['12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","['1', '19']",['7']
438,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,"['16', '6', '21', '25', '1']","['12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","[None, '19']",['7']
438,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['6', '21', '25', '1']","['12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","['16', '19']",['7']
439,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['6', '21', '25', '1', '19']","['12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","['16', None]",['7']
439,7 finished I/O → ready queue,io_to_ready,7,IO0,"['6', '21', '25', '1', '19', '7']","['12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","['16', None]",[None]
439,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['21', '25', '1', '19', '7']","['12', '23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","['16', '6']",[None]
439,12 dispatched to IO0,dispatch_io,12,IO0,"['21', '25', '1', '19', '7']","['23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","['16', '6']",['12']
440,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['21', '25', '1', '19', '7', '16']","['23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","[None, '6']",['12']
440,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['25', '1', '19', '7', '16']","['23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","['21', '6']",['12']
441,6 finished CPU → ready queue,cpu_to_ready,6,CPU1,"['25', '1', '19', '7', '16', '6']","['23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","['21', None]",['12']
441,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['1', '19', '7', '16', '6']","['23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","['21', '25']",['12']
442,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['1', '19', '7', '16', '6', '21']","['23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","[None, '25']",['12']
442,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['19', '7', '16', '6', '21']","['23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","['1', '25']",['12']
443,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['19', '7', '16', '6', '21', '25']","['23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","['1', None]",['12']
443,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['7', '16', '6', '21', '25']","['23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","['1', '19']",['12']
444,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['7', '16', '6', '21', '25', '1']","['23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","[None, '19']",['12']
444,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['16', '6', '21', '25', '1']","['23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","['7', '19']",['12']
445,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['16', '6', '21', '25', '1', '19']","['23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","['7', None]",['12']
445,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['6', '21', '25', '1', '19']","['23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","['7', '16']",['12']
446,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['6', '21', '25', '1', '19', '7']","['23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","[None, '16']",['12']
446,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['21', '25', '1', '19', '7']","['23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","['6', '16']",['12']
447,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['21', '25', '1', '19', '7', '16']","['23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","['6', None]",['12']
447,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['25', '1', '19', '7', '16']","['23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","['6', '21']",['12']
448,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['25', '1', '19', '7', '16', '6']","['23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","[None, '21']",['12']
448,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['1', '19', '7', '16', '6']","['23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","['25', '21']",['12']
449,21 finished CPU → ready queue,cpu_to_ready,21,CPU1,"['1', '19', '7', '16', '6', '21']","['23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","['25', None]",['12']
449,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['19', '7', '16', '6', '21']","['23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","['25', '1']",['12']
450,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['19', '7', '16', '6', '21', '25']","['23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","[None, '1']",['12']
450,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['7', '16', '6', '21', '25']","['23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","['19', '1']",['12']
451,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['7', '16', '6', '21', '25', '1']","['23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","['19', None]",['12']
451,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['16', '6', '21', '25', '1']","['23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","['19', '7']",['12']
452,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['16', '6', '21', '25', '1', '19']","['23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","[None, '7']",['12']
452,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['6', '21', '25', '1', '19']","['23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","['16', '7']",['12']
453,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['6', '21', '25', '1', '19', '7']","['23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","['16', None]",['12']
453,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['21', '25', '1', '19', '7']","['23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","['16', '6']",['12']
454,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['21', '25', '1', '19', '7', '16']","['23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","[None, '6']",['12']
454,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['25', '1', '19', '7', '16']","['23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","['21', '6']",['12']
455,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['25', '1', '19', '7', '16', '6']","['23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","['21', None]",['12']
455,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['1', '19', '7', '16', '6']","['23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","['21', '25']",['12']
456,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['1', '19', '7', '16', '6', '21']","['23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","[None, '25']",['12']
456,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['19', '7', '16', '6', '21']","['23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","['1', '25']",['12']
457,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['19', '7', '16', '6', '21', '25']","['23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","['1', None]",['12']
457,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['7', '16', '6', '21', '25']","['23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","['1', '19']",['12']
458,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['7', '16', '6', '21', '25', '1']","['23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","[None, '19']",['12']
458,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['16', '6', '21', '25', '1']","['23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10']","['7', '19']",['12']
459,19 finished CPU → wait queue,cpu_to_io,19,CPU1,"['16', '6', '21', '25', '1']","['23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19']","['7', None]",['12']
459,12 finished I/O → ready queue,io_to_ready,12,IO0,"['16', '6', '21', '25', '1', '12']","['23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19']","['7', None]",[None]
459,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['6', '21', '25', '1', '12']","['23', '15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19']","['7', '16']",[None]
459,23 dispatched to IO0,dispatch_io,23,IO0,"['6', '21', '25', '1', '12']","['15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19']","['7', '16']",['23']
460,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['6', '21', '25', '1', '12', '7']","['15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19']","[None, '16']",['23']
460,16 finished CPU → ready queue,cpu_to_ready,16,CPU1,"['6', '21', '25', '1', '12', '7', '16']","['15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19']","[None, None]",['23']
460,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['21', '25', '1', '12', '7', '16']","['15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19']","['6', None]",['23']
460,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['25', '1', '12', '7', '16']","['15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19']","['6', '21']",['23']
462,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['25', '1', '12', '7', '16', '6']","['15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19']","[None, '21']",['23']
462,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['25', '1', '12', '7', '16', '6', '21']","['15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19']","[None, None]",['23']
462,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['1', '12', '7', '16', '6', '21']","['15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19']","['25', None]",['23']
462,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['12', '7', '16', '6', '21']","['15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19']","['25', '1']",['23']
463,25 finished CPU → wait queue,cpu_to_io,25,CPU0,"['12', '7', '16', '6', '21']","['15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25']","[None, '1']",['23']
463,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['7', '16', '6', '21']","['15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25']","['12', '1']",['23']
464,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['7', '16', '6', '21', '1']","['15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25']","['12', None]",['23']
464,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['16', '6', '21', '1']","['15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25']","['12', '7']",['23']
465,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['16', '6', '21', '1', '12']","['15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25']","[None, '7']",['23']
465,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['6', '21', '1', '12']","['15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25']","['16', '7']",['23']
466,7 finished all bursts,finished,7,CPU1,"['6', '21', '1', '12']","['15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25']","['16', None]",['23']
466,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['21', '1', '12']","['15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25']","['16', '6']",['23']
467,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['21', '1', '12', '16']","['15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25']","[None, '6']",['23']
467,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['1', '12', '16']","['15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25']","['21', '6']",['23']
468,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['1', '12', '16', '6']","['15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25']","['21', None]",['23']
468,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['12', '16', '6']","['15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25']","['21', '1']",['23']
469,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,"['12', '16', '6', '21']","['15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25']","[None, '1']",['23']
469,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['16', '6', '21']","['15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25']","['12', '1']",['23']
470,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['16', '6', '21', '1']","['15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25']","['12', None]",['23']
470,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['6', '21', '1']","['15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25']","['12', '16']",['23']
471,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['6', '21', '1', '12']","['15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25']","[None, '16']",['23']
471,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['21', '1', '12']","['15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25']","['6', '16']",['23']
472,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['21', '1', '12', '16']","['15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25']","['6', None]",['23']
472,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['1', '12', '16']","['15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25']","['6', '21']",['23']
473,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['1', '12', '16', '6']","['15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25']","[None, '21']",['23']
473,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['12', '16', '6']","['15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25']","['1', '21']",['23']
474,21 finished CPU → wait queue,cpu_to_io,21,CPU1,"['12', '16', '6']","['15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['1', None]",['23']
474,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['16', '6']","['15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['1', '12']",['23']
475,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['16', '6', '1']","['15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","[None, '12']",['23']
475,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['6', '1']","['15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['16', '12']",['23']
476,12 finished CPU → ready queue,cpu_to_ready,12,CPU1,"['6', '1', '12']","['15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['16', None]",['23']
476,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['1', '12']","['15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['16', '6']",['23']
477,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['1', '12', '16']","['15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","[None, '6']",['23']
477,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['12', '16']","['15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['1', '6']",['23']
478,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['12', '16', '6']","['15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['1', None]",['23']
478,23 finished I/O → ready queue,io_to_ready,23,IO0,"['12', '16', '6', '23']","['15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['1', None]",[None]
478,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['16', '6', '23']","['15', '18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['1', '12']",[None]
478,15 dispatched to IO0,dispatch_io,15,IO0,"['16', '6', '23']","['18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['1', '12']",['15']
479,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['16', '6', '23', '1']","['18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","[None, '12']",['15']
479,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['6', '23', '1']","['18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['16', '12']",['15']
480,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,"['6', '23', '1', '16']","['18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","[None, '12']",['15']
480,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['6', '23', '1', '16', '12']","['18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","[None, None]",['15']
480,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['23', '1', '16', '12']","['18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['6', None]",['15']
480,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['1', '16', '12']","['18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['6', '23']",['15']
482,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,"['1', '16', '12', '6']","['18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","[None, '23']",['15']
482,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['1', '16', '12', '6', '23']","['18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","[None, None]",['15']
482,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['16', '12', '6', '23']","['18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['1', None]",['15']
482,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['12', '6', '23']","['18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['1', '16']",['15']
484,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,"['12', '6', '23', '1']","['18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","[None, '16']",['15']
484,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['12', '6', '23', '1', '16']","['18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","[None, None]",['15']
484,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['6', '23', '1', '16']","['18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['12', None]",['15']
484,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['23', '1', '16']","['18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['12', '6']",['15']
486,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['23', '1', '16', '12']","['18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","[None, '6']",['15']
486,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['23', '1', '16', '12', '6']","['18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","[None, None]",['15']
486,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['1', '16', '12', '6']","['18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['23', None]",['15']
486,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['16', '12', '6']","['18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['23', '1']",['15']
488,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['16', '12', '6', '23']","['18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","[None, '1']",['15']
488,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['16', '12', '6', '23', '1']","['18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","[None, None]",['15']
488,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['12', '6', '23', '1']","['18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['16', None]",['15']
488,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['6', '23', '1']","['18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['16', '12']",['15']
490,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['6', '23', '1', '16']","['18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","[None, '12']",['15']
490,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['6', '23', '1', '16', '12']","['18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","[None, None]",['15']
490,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['23', '1', '16', '12']","['18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['6', None]",['15']
490,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['1', '16', '12']","['18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['6', '23']",['15']
491,6 finished all bursts,finished,6,CPU0,"['1', '16', '12']","['18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","[None, '23']",['15']
491,15 finished I/O → ready queue,io_to_ready,15,IO0,"['1', '16', '12', '15']","['18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","[None, '23']",[None]
491,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['16', '12', '15']","['18', '20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['1', '23']",[None]
491,18 dispatched to IO0,dispatch_io,18,IO0,"['16', '12', '15']","['20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['1', '23']",['18']
492,23 finished all bursts,finished,23,CPU1,"['16', '12', '15']","['20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['1', None]",['18']
492,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['12', '15']","['20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['1', '16']",['18']
493,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['12', '15', '1']","['20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","[None, '16']",['18']
493,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['15', '1']","['20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['12', '16']",['18']
494,12 finished all bursts,finished,12,CPU0,"['15', '1']","['20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","[None, '16']",['18']
494,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['15', '1', '16']","['20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","[None, None]",['18']
494,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['1', '16']","['20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['15', None]",['18']
494,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['16'],"['20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['15', '1']",['18']
496,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['16', '15']","['20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","[None, '1']",['18']
496,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['16', '15', '1']","['20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","[None, None]",['18']
496,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['15', '1']","['20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['16', None]",['18']
496,15 dispatched to CPU1,dispatch_cpu,15,CPU1,['1'],"['20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['16', '15']",['18']
498,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['1', '16']","['20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","[None, '15']",['18']
498,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['1', '16', '15']","['20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","[None, None]",['18']
498,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['16', '15']","['20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['1', None]",['18']
498,16 dispatched to CPU1,dispatch_cpu,16,CPU1,['15'],"['20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['1', '16']",['18']
499,16 finished CPU → ready queue,cpu_to_ready,16,CPU1,"['15', '16']","['20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['1', None]",['18']
499,15 dispatched to CPU1,dispatch_cpu,15,CPU1,['16'],"['20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['1', '15']",['18']
500,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['16', '1']","['20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","[None, '15']",['18']
500,16 dispatched to CPU0,dispatch_cpu,16,CPU0,['1'],"['20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['16', '15']",['18']
501,15 finished CPU → ready queue,cpu_to_ready,15,CPU1,"['1', '15']","['20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['16', None]",['18']
501,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['15'],"['20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['16', '1']",['18']
502,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['15', '16']","['20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","[None, '1']",['18']
502,15 dispatched to CPU0,dispatch_cpu,15,CPU0,['16'],"['20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['15', '1']",['18']
503,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['16', '1']","['20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['15', None]",['18']
503,16 dispatched to CPU1,dispatch_cpu,16,CPU1,['1'],"['20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['15', '16']",['18']
504,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['1', '15']","['20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","[None, '16']",['18']
504,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['15'],"['20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['1', '16']",['18']
505,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,"['15', '1']","['20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","[None, '16']",['18']
505,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['15', '1', '16']","['20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","[None, None]",['18']
505,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['1', '16']","['20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['15', None]",['18']
505,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['16'],"['20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['15', '1']",['18']
507,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['16', '15']","['20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","[None, '1']",['18']
507,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['16', '15', '1']","['20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","[None, None]",['18']
507,18 finished I/O → ready queue,io_to_ready,18,IO0,"['16', '15', '1', '18']","['20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","[None, None]",[None]
507,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['15', '1', '18']","['20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['16', None]",[None]
507,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['1', '18']","['20', '24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['16', '15']",[None]
507,20 dispatched to IO0,dispatch_io,20,IO0,"['1', '18']","['24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['16', '15']",['20']
509,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['1', '18', '16']","['24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","[None, '15']",['20']
509,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['1', '18', '16', '15']","['24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","[None, None]",['20']
509,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['18', '16', '15']","['24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['1', None]",['20']
509,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['16', '15']","['24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['1', '18']",['20']
511,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['16', '15', '1']","['24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","[None, '18']",['20']
511,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['16', '15', '1', '18']","['24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","[None, None]",['20']
511,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['15', '1', '18']","['24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['16', None]",['20']
511,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['1', '18']","['24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['16', '15']",['20']
512,15 finished CPU → ready queue,cpu_to_ready,15,CPU1,"['1', '18', '15']","['24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['16', None]",['20']
512,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['18', '15']","['24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['16', '1']",['20']
513,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['18', '15', '16']","['24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","[None, '1']",['20']
513,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['15', '16']","['24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['18', '1']",['20']
514,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['15', '16', '1']","['24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['18', None]",['20']
514,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['16', '1']","['24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['18', '15']",['20']
515,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['16', '1', '18']","['24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","[None, '15']",['20']
515,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['1', '18']","['24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['16', '15']",['20']
516,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['1', '18', '15']","['24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['16', None]",['20']
516,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['18', '15']","['24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['16', '1']",['20']
517,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,"['18', '15', '16']","['24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","[None, '1']",['20']
517,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['15', '16']","['24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['18', '1']",['20']
518,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['15', '16', '1']","['24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['18', None]",['20']
518,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['16', '1']","['24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['18', '15']",['20']
519,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['16', '1', '18']","['24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","[None, '15']",['20']
519,15 finished all bursts,finished,15,CPU1,"['16', '1', '18']","['24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","[None, None]",['20']
519,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['1', '18']","['24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['16', None]",['20']
519,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['18'],"['24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['16', '1']",['20']
521,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['18', '16']","['24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","[None, '1']",['20']
521,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['18', '16', '1']","['24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","[None, None]",['20']
521,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['16', '1']","['24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['18', None]",['20']
521,16 dispatched to CPU1,dispatch_cpu,16,CPU1,['1'],"['24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['18', '16']",['20']
523,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['1', '18']","['24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","[None, '16']",['20']
523,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['1', '18', '16']","['24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","[None, None]",['20']
523,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['18', '16']","['24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['1', None]",['20']
523,18 dispatched to CPU1,dispatch_cpu,18,CPU1,['16'],"['24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['1', '18']",['20']
525,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['16', '1']","['24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","[None, '18']",['20']
525,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['16', '1', '18']","['24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","[None, None]",['20']
525,20 finished I/O → ready queue,io_to_ready,20,IO0,"['16', '1', '18', '20']","['24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","[None, None]",[None]
525,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['1', '18', '20']","['24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['16', None]",[None]
525,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['18', '20']","['24', '8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['16', '1']",[None]
525,24 dispatched to IO0,dispatch_io,24,IO0,"['18', '20']","['8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['16', '1']",['24']
527,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['18', '20', '16']","['8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","[None, '1']",['24']
527,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['18', '20', '16', '1']","['8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","[None, None]",['24']
527,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['20', '16', '1']","['8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['18', None]",['24']
527,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['16', '1']","['8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21']","['18', '20']",['24']
529,18 finished CPU → wait queue,cpu_to_io,18,CPU0,"['16', '1']","['8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18']","[None, '20']",['24']
529,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['16', '1', '20']","['8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18']","[None, None]",['24']
529,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['1', '20']","['8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18']","['16', None]",['24']
529,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['20'],"['8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18']","['16', '1']",['24']
530,16 finished CPU → wait queue,cpu_to_io,16,CPU0,['20'],"['8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","[None, '1']",['24']
530,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['20', '1']",['24']
531,1 finished CPU → ready queue,cpu_to_ready,1,CPU1,['1'],"['8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['20', None]",['24']
531,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],"['8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['20', '1']",['24']
532,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","[None, '1']",['24']
532,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['20', '1']",['24']
533,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,['1'],"['8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['20', None]",['24']
533,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],"['8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['20', '1']",['24']
534,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","[None, '1']",['24']
534,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['20', '1']",['24']
535,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,['1'],"['8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['20', None]",['24']
535,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],"['8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['20', '1']",['24']
536,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","[None, '1']",['24']
536,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['20', '1']",['24']
537,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,['1'],"['8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['20', None]",['24']
537,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],"['8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['20', '1']",['24']
538,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","[None, '1']",['24']
538,1 finished all bursts,finished,1,CPU1,['20'],"['8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","[None, None]",['24']
538,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['20', None]",['24']
540,20 finished CPU → ready queue,cpu_to_ready,20,CPU0,['20'],"['8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","[None, None]",['24']
540,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['20', None]",['24']
542,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","[None, None]",['24']
542,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['20', None]",['24']
543,24 finished I/O → ready queue,io_to_ready,24,IO0,['24'],"['8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['20', None]",[None]
543,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['8', '9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['20', '24']",[None]
543,8 dispatched to IO0,dispatch_io,8,IO0,[],"['9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['20', '24']",['8']
544,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","[None, '24']",['8']
544,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['20', '24']",['8']
545,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,['24'],"['9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['20', None]",['8']
545,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['20', '24']",['8']
546,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","[None, '24']",['8']
546,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['20', '24']",['8']
547,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,['24'],"['9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['20', None]",['8']
547,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['20', '24']",['8']
548,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","[None, '24']",['8']
548,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['20', '24']",['8']
549,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,['24'],"['9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['20', None]",['8']
549,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['20', '24']",['8']
550,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","[None, '24']",['8']
550,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['20', '24']",['8']
551,24 finished CPU → ready queue,cpu_to_ready,24,CPU1,['24'],"['9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['20', None]",['8']
551,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['20', '24']",['8']
552,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","[None, '24']",['8']
552,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['20', '24']",['8']
553,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,['24'],"['9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['20', None]",['8']
553,24 dispatched to CPU1,dispatch_cpu,24,CPU1,[],"['9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['20', '24']",['8']
554,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","[None, '24']",['8']
554,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['20', '24']",['8']
555,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,['24'],"['9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['20', None]",['8']
555,8 finished I/O → ready queue,io_to_ready,8,IO0,"['24', '8']","['9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['20', None]",[None]
555,24 dispatched to CPU1,dispatch_cpu,24,CPU1,['8'],"['9', '3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['20', '24']",[None]
555,9 dispatched to IO0,dispatch_io,9,IO0,['8'],"['3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['20', '24']",['9']
556,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['8', '20']","['3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","[None, '24']",['9']
556,8 dispatched to CPU0,dispatch_cpu,8,CPU0,['20'],"['3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['8', '24']",['9']
557,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['20', '24']","['3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['8', None]",['9']
557,20 dispatched to CPU1,dispatch_cpu,20,CPU1,['24'],"['3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['8', '20']",['9']
558,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['24', '8']","['3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","[None, '20']",['9']
558,24 dispatched to CPU0,dispatch_cpu,24,CPU0,['8'],"['3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['24', '20']",['9']
559,20 finished CPU → ready queue,cpu_to_ready,20,CPU1,"['8', '20']","['3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['24', None]",['9']
559,8 dispatched to CPU1,dispatch_cpu,8,CPU1,['20'],"['3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['24', '8']",['9']
560,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['20', '24']","['3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","[None, '8']",['9']
560,20 dispatched to CPU0,dispatch_cpu,20,CPU0,['24'],"['3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['20', '8']",['9']
561,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['24', '8']","['3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['20', None]",['9']
561,24 dispatched to CPU1,dispatch_cpu,24,CPU1,['8'],"['3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['20', '24']",['9']
562,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['8', '20']","['3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","[None, '24']",['9']
562,8 dispatched to CPU0,dispatch_cpu,8,CPU0,['20'],"['3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['8', '24']",['9']
563,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['20', '24']","['3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['8', None]",['9']
563,20 dispatched to CPU1,dispatch_cpu,20,CPU1,['24'],"['3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['8', '20']",['9']
564,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['24', '8']","['3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","[None, '20']",['9']
564,24 dispatched to CPU0,dispatch_cpu,24,CPU0,['8'],"['3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['24', '20']",['9']
565,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['8', '20']","['3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['24', None]",['9']
565,8 dispatched to CPU1,dispatch_cpu,8,CPU1,['20'],"['3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['24', '8']",['9']
566,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['20', '24']","['3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","[None, '8']",['9']
566,20 dispatched to CPU0,dispatch_cpu,20,CPU0,['24'],"['3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['20', '8']",['9']
567,8 finished CPU → ready queue,cpu_to_ready,8,CPU1,"['24', '8']","['3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['20', None]",['9']
567,24 dispatched to CPU1,dispatch_cpu,24,CPU1,['8'],"['3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['20', '24']",['9']
568,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['8', '20']","['3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","[None, '24']",['9']
568,8 dispatched to CPU0,dispatch_cpu,8,CPU0,['20'],"['3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['8', '24']",['9']
569,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['20', '24']","['3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['8', None]",['9']
569,20 dispatched to CPU1,dispatch_cpu,20,CPU1,['24'],"['3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['8', '20']",['9']
570,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['24', '8']","['3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","[None, '20']",['9']
570,24 dispatched to CPU0,dispatch_cpu,24,CPU0,['8'],"['3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['24', '20']",['9']
571,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,"['8', '24']","['3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","[None, '20']",['9']
571,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['8', '24', '20']","['3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","[None, None]",['9']
571,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['24', '20']","['3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['8', None]",['9']
571,24 dispatched to CPU1,dispatch_cpu,24,CPU1,['20'],"['3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['8', '24']",['9']
573,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['20', '8']","['3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","[None, '24']",['9']
573,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['20', '8', '24']","['3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","[None, None]",['9']
573,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['8', '24']","['3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['20', None]",['9']
573,8 dispatched to CPU1,dispatch_cpu,8,CPU1,['24'],"['3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['20', '8']",['9']
574,20 finished all bursts,finished,20,CPU0,['24'],"['3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","[None, '8']",['9']
574,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['24', '8']",['9']
575,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,['8'],"['3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['24', None]",['9']
575,8 dispatched to CPU1,dispatch_cpu,8,CPU1,[],"['3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['24', '8']",['9']
576,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","[None, '8']",['9']
576,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['24', '8']",['9']
577,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,['8'],"['3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['24', None]",['9']
577,8 dispatched to CPU1,dispatch_cpu,8,CPU1,[],"['3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['24', '8']",['9']
578,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","[None, '8']",['9']
578,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16']","['24', '8']",['9']
579,24 finished CPU → wait queue,cpu_to_io,24,CPU0,[],"['3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16', '24']","[None, '8']",['9']
579,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,['8'],"['3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16', '24']","[None, None]",['9']
579,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16', '24']","['8', None]",['9']
581,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,['8'],"['3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16', '24']","[None, None]",['9']
581,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16', '24']","['8', None]",['9']
583,8 finished CPU → wait queue,cpu_to_io,8,CPU0,[],"['3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","[None, None]",['9']
585,9 finished I/O → ready queue,io_to_ready,9,IO0,['9'],"['3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","[None, None]",[None]
585,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['3', '13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","['9', None]",[None]
585,3 dispatched to IO0,dispatch_io,3,IO0,[],"['13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","['9', None]",['3']
587,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","[None, None]",['3']
587,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","['9', None]",['3']
589,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","[None, None]",['3']
589,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","['9', None]",['3']
590,9 finished CPU → ready queue,cpu_to_ready,9,CPU0,['9'],"['13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","[None, None]",['3']
590,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","['9', None]",['3']
592,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","[None, None]",['3']
592,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","['9', None]",['3']
594,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","[None, None]",['3']
594,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","['9', None]",['3']
596,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","[None, None]",['3']
596,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","['9', None]",['3']
598,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","[None, None]",['3']
598,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","['9', None]",['3']
599,3 finished I/O → ready queue,io_to_ready,3,IO0,['3'],"['13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","['9', None]",[None]
599,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],"['13', '17', '5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","['9', '3']",[None]
599,13 dispatched to IO0,dispatch_io,13,IO0,[],"['17', '5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","['9', '3']",['13']
600,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['17', '5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","[None, '3']",['13']
600,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['17', '5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","['9', '3']",['13']
601,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,['3'],"['17', '5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","['9', None]",['13']
601,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],"['17', '5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","['9', '3']",['13']
602,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['17', '5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","[None, '3']",['13']
602,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['17', '5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","['9', '3']",['13']
603,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,['3'],"['17', '5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","['9', None]",['13']
603,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],"['17', '5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","['9', '3']",['13']
604,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['17', '5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","[None, '3']",['13']
604,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['17', '5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","['9', '3']",['13']
605,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,['3'],"['17', '5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","['9', None]",['13']
605,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],"['17', '5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","['9', '3']",['13']
606,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['17', '5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","[None, '3']",['13']
606,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['17', '5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","['9', '3']",['13']
607,9 finished all bursts,finished,9,CPU0,[],"['17', '5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","[None, '3']",['13']
607,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,['3'],"['17', '5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","[None, None]",['13']
607,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['17', '5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","['3', None]",['13']
609,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],"['17', '5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","[None, None]",['13']
609,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['17', '5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","['3', None]",['13']
611,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],"['17', '5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","[None, None]",['13']
611,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['17', '5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","['3', None]",['13']
612,13 finished I/O → ready queue,io_to_ready,13,IO0,['13'],"['17', '5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","['3', None]",[None]
612,13 dispatched to CPU1,dispatch_cpu,13,CPU1,[],"['17', '5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","['3', '13']",[None]
612,17 dispatched to IO0,dispatch_io,17,IO0,[],"['5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","['3', '13']",['17']
613,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],"['5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","[None, '13']",['17']
613,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","['3', '13']",['17']
614,3 finished CPU → ready queue,cpu_to_ready,3,CPU0,['3'],"['5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","[None, '13']",['17']
614,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['3', '13']","['5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","[None, None]",['17']
614,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['13'],"['5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","['3', None]",['17']
614,13 dispatched to CPU1,dispatch_cpu,13,CPU1,[],"['5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","['3', '13']",['17']
616,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],"['5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","[None, '13']",['17']
616,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['3', '13']","['5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","[None, None]",['17']
616,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['13'],"['5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","['3', None]",['17']
616,13 dispatched to CPU1,dispatch_cpu,13,CPU1,[],"['5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","['3', '13']",['17']
618,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],"['5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","[None, '13']",['17']
618,13 finished CPU → ready queue,cpu_to_ready,13,CPU1,"['3', '13']","['5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","[None, None]",['17']
618,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['13'],"['5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","['3', None]",['17']
618,13 dispatched to CPU1,dispatch_cpu,13,CPU1,[],"['5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","['3', '13']",['17']
620,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],"['5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","[None, '13']",['17']
620,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['3', '13']","['5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","[None, None]",['17']
620,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['13'],"['5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","['3', None]",['17']
620,13 dispatched to CPU1,dispatch_cpu,13,CPU1,[],"['5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","['3', '13']",['17']
622,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],"['5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8']","[None, '13']",['17']
622,13 finished CPU → wait queue,cpu_to_io,13,CPU1,['3'],"['5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8', '13']","[None, None]",['17']
622,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8', '13']","['3', None]",['17']
624,3 finished CPU → ready queue,cpu_to_ready,3,CPU0,['3'],"['5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8', '13']","[None, None]",['17']
624,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8', '13']","['3', None]",['17']
626,3 finished all bursts,finished,3,CPU0,[],"['5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8', '13']","[None, None]",['17']
629,17 finished I/O → ready queue,io_to_ready,17,IO0,['17'],"['5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8', '13']","[None, None]",[None]
629,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['5', '4', '2', '10', '19', '25', '21', '18', '16', '24', '8', '13']","['17', None]",[None]
629,5 dispatched to IO0,dispatch_io,5,IO0,[],"['4', '2', '10', '19', '25', '21', '18', '16', '24', '8', '13']","['17', None]",['5']
631,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['4', '2', '10', '19', '25', '21', '18', '16', '24', '8', '13']","[None, None]",['5']
631,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['4', '2', '10', '19', '25', '21', '18', '16', '24', '8', '13']","['17', None]",['5']
633,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['4', '2', '10', '19', '25', '21', '18', '16', '24', '8', '13']","[None, None]",['5']
633,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['4', '2', '10', '19', '25', '21', '18', '16', '24', '8', '13']","['17', None]",['5']
635,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,['17'],"['4', '2', '10', '19', '25', '21', '18', '16', '24', '8', '13']","[None, None]",['5']
635,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['4', '2', '10', '19', '25', '21', '18', '16', '24', '8', '13']","['17', None]",['5']
637,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['4', '2', '10', '19', '25', '21', '18', '16', '24', '8', '13']","[None, None]",['5']
637,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['4', '2', '10', '19', '25', '21', '18', '16', '24', '8', '13']","['17', None]",['5']
639,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['4', '2', '10', '19', '25', '21', '18', '16', '24', '8', '13']","[None, None]",['5']
639,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['4', '2', '10', '19', '25', '21', '18', '16', '24', '8', '13']","['17', None]",['5']
641,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['4', '2', '10', '19', '25', '21', '18', '16', '24', '8', '13']","[None, None]",['5']
641,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['4', '2', '10', '19', '25', '21', '18', '16', '24', '8', '13']","['17', None]",['5']
642,17 finished CPU → wait queue,cpu_to_io,17,CPU0,[],"['4', '2', '10', '19', '25', '21', '18', '16', '24', '8', '13', '17']","[None, None]",['5']
644,5 finished I/O → ready queue,io_to_ready,5,IO0,['5'],"['4', '2', '10', '19', '25', '21', '18', '16', '24', '8', '13', '17']","[None, None]",[None]
644,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['4', '2', '10', '19', '25', '21', '18', '16', '24', '8', '13', '17']","['5', None]",[None]
644,4 dispatched to IO0,dispatch_io,4,IO0,[],"['2', '10', '19', '25', '21', '18', '16', '24', '8', '13', '17']","['5', None]",['4']
646,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['2', '10', '19', '25', '21', '18', '16', '24', '8', '13', '17']","[None, None]",['4']
646,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['2', '10', '19', '25', '21', '18', '16', '24', '8', '13', '17']","['5', None]",['4']
648,5 finished CPU → wait queue,cpu_to_io,5,CPU0,[],"['2', '10', '19', '25', '21', '18', '16', '24', '8', '13', '17', '5']","[None, None]",['4']
661,4 finished I/O → ready queue,io_to_ready,4,IO0,['4'],"['2', '10', '19', '25', '21', '18', '16', '24', '8', '13', '17', '5']","[None, None]",[None]
661,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['2', '10', '19', '25', '21', '18', '16', '24', '8', '13', '17', '5']","['4', None]",[None]
661,2 dispatched to IO0,dispatch_io,2,IO0,[],"['10', '19', '25', '21', '18', '16', '24', '8', '13', '17', '5']","['4', None]",['2']
663,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['10', '19', '25', '21', '18', '16', '24', '8', '13', '17', '5']","[None, None]",['2']
663,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['10', '19', '25', '21', '18', '16', '24', '8', '13', '17', '5']","['4', None]",['2']
665,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['10', '19', '25', '21', '18', '16', '24', '8', '13', '17', '5']","[None, None]",['2']
665,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['10', '19', '25', '21', '18', '16', '24', '8', '13', '17', '5']","['4', None]",['2']
667,4 finished CPU → wait queue,cpu_to_io,4,CPU0,[],"['10', '19', '25', '21', '18', '16', '24', '8', '13', '17', '5', '4']","[None, None]",['2']
676,2 finished I/O → ready queue,io_to_ready,2,IO0,['2'],"['10', '19', '25', '21', '18', '16', '24', '8', '13', '17', '5', '4']","[None, None]",[None]
676,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],"['10', '19', '25', '21', '18', '16', '24', '8', '13', '17', '5', '4']","['2', None]",[None]
676,10 dispatched to IO0,dispatch_io,10,IO0,[],"['19', '25', '21', '18', '16', '24', '8', '13', '17', '5', '4']","['2', None]",['10']
678,2 finished CPU → wait queue,cpu_to_io,2,CPU0,[],"['19', '25', '21', '18', '16', '24', '8', '13', '17', '5', '4', '2']","[None, None]",['10']
691,10 finished I/O → ready queue,io_to_ready,10,IO0,['10'],"['19', '25', '21', '18', '16', '24', '8', '13', '17', '5', '4', '2']","[None, None]",[None]
691,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['19', '25', '21', '18', '16', '24', '8', '13', '17', '5', '4', '2']","['10', None]",[None]
691,19 dispatched to IO0,dispatch_io,19,IO0,[],"['25', '21', '18', '16', '24', '8', '13', '17', '5', '4', '2']","['10', None]",['19']
693,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['25', '21', '18', '16', '24', '8', '13', '17', '5', '4', '2']","[None, None]",['19']
693,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['25', '21', '18', '16', '24', '8', '13', '17', '5', '4', '2']","['10', None]",['19']
695,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['25', '21', '18', '16', '24', '8', '13', '17', '5', '4', '2']","[None, None]",['19']
695,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['25', '21', '18', '16', '24', '8', '13', '17', '5', '4', '2']","['10', None]",['19']
697,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['25', '21', '18', '16', '24', '8', '13', '17', '5', '4', '2']","[None, None]",['19']
697,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['25', '21', '18', '16', '24', '8', '13', '17', '5', '4', '2']","['10', None]",['19']
699,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['25', '21', '18', '16', '24', '8', '13', '17', '5', '4', '2']","[None, None]",['19']
699,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['25', '21', '18', '16', '24', '8', '13', '17', '5', '4', '2']","['10', None]",['19']
701,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['25', '21', '18', '16', '24', '8', '13', '17', '5', '4', '2']","[None, None]",['19']
701,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['25', '21', '18', '16', '24', '8', '13', '17', '5', '4', '2']","['10', None]",['19']
703,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['25', '21', '18', '16', '24', '8', '13', '17', '5', '4', '2']","[None, None]",['19']
703,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['25', '21', '18', '16', '24', '8', '13', '17', '5', '4', '2']","['10', None]",['19']
705,10 finished CPU → wait queue,cpu_to_io,10,CPU0,[],"['25', '21', '18', '16', '24', '8', '13', '17', '5', '4', '2', '10']","[None, None]",['19']
715,19 finished I/O → ready queue,io_to_ready,19,IO0,['19'],"['25', '21', '18', '16', '24', '8', '13', '17', '5', '4', '2', '10']","[None, None]",[None]
715,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['25', '21', '18', '16', '24', '8', '13', '17', '5', '4', '2', '10']","['19', None]",[None]
715,25 dispatched to IO0,dispatch_io,25,IO0,[],"['21', '18', '16', '24', '8', '13', '17', '5', '4', '2', '10']","['19', None]",['25']
717,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['21', '18', '16', '24', '8', '13', '17', '5', '4', '2', '10']","[None, None]",['25']
717,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['21', '18', '16', '24', '8', '13', '17', '5', '4', '2', '10']","['19', None]",['25']
719,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['21', '18', '16', '24', '8', '13', '17', '5', '4', '2', '10']","[None, None]",['25']
719,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['21', '18', '16', '24', '8', '13', '17', '5', '4', '2', '10']","['19', None]",['25']
721,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['21', '18', '16', '24', '8', '13', '17', '5', '4', '2', '10']","[None, None]",['25']
721,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['21', '18', '16', '24', '8', '13', '17', '5', '4', '2', '10']","['19', None]",['25']
723,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['21', '18', '16', '24', '8', '13', '17', '5', '4', '2', '10']","[None, None]",['25']
723,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['21', '18', '16', '24', '8', '13', '17', '5', '4', '2', '10']","['19', None]",['25']
724,19 finished CPU → ready queue,cpu_to_ready,19,CPU0,['19'],"['21', '18', '16', '24', '8', '13', '17', '5', '4', '2', '10']","[None, None]",['25']
724,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['21', '18', '16', '24', '8', '13', '17', '5', '4', '2', '10']","['19', None]",['25']
726,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['21', '18', '16', '24', '8', '13', '17', '5', '4', '2', '10']","[None, None]",['25']
726,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['21', '18', '16', '24', '8', '13', '17', '5', '4', '2', '10']","['19', None]",['25']
728,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['21', '18', '16', '24', '8', '13', '17', '5', '4', '2', '10']","[None, None]",['25']
728,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['21', '18', '16', '24', '8', '13', '17', '5', '4', '2', '10']","['19', None]",['25']
730,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['21', '18', '16', '24', '8', '13', '17', '5', '4', '2', '10']","[None, None]",['25']
730,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['21', '18', '16', '24', '8', '13', '17', '5', '4', '2', '10']","['19', None]",['25']
731,25 finished I/O → ready queue,io_to_ready,25,IO0,['25'],"['21', '18', '16', '24', '8', '13', '17', '5', '4', '2', '10']","['19', None]",[None]
731,25 dispatched to CPU1,dispatch_cpu,25,CPU1,[],"['21', '18', '16', '24', '8', '13', '17', '5', '4', '2', '10']","['19', '25']",[None]
731,21 dispatched to IO0,dispatch_io,21,IO0,[],"['18', '16', '24', '8', '13', '17', '5', '4', '2', '10']","['19', '25']",['21']
732,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['18', '16', '24', '8', '13', '17', '5', '4', '2', '10']","[None, '25']",['21']
732,19 dispatched to CPU0,dispatch_cpu,19,CPU0,[],"['18', '16', '24', '8', '13', '17', '5', '4', '2', '10']","['19', '25']",['21']
733,19 finished CPU → ready queue,cpu_to_ready,19,CPU0,['19'],"['18', '16', '24', '8', '13', '17', '5', '4', '2', '10']","[None, '25']",['21']
733,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,"['19', '25']","['18', '16', '24', '8', '13', '17', '5', '4', '2', '10']","[None, None]",['21']
733,19 dispatched to CPU0,dispatch_cpu,19,CPU0,['25'],"['18', '16', '24', '8', '13', '17', '5', '4', '2', '10']","['19', None]",['21']
733,25 dispatched to CPU1,dispatch_cpu,25,CPU1,[],"['18', '16', '24', '8', '13', '17', '5', '4', '2', '10']","['19', '25']",['21']
735,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,['19'],"['18', '16', '24', '8', '13', '17', '5', '4', '2', '10']","[None, '25']",['21']
735,25 finished CPU → ready queue,cpu_to_ready,25,CPU1,"['19', '25']","['18', '16', '24', '8', '13', '17', '5', '4', '2', '10']","[None, None]",['21']
735,19 dispatched to CPU0,dispatch_cpu,19,CPU0,['25'],"['18', '16', '24', '8', '13', '17', '5', '4', '2', '10']","['19', None]",['21']
735,25 dispatched to CPU1,dispatch_cpu,25,CPU1,[],"['18', '16', '24', '8', '13', '17', '5', '4', '2', '10']","['19', '25']",['21']
737,19 finished CPU → wait queue,cpu_to_io,19,CPU0,[],"['18', '16', '24', '8', '13', '17', '5', '4', '2', '10', '19']","[None, '25']",['21']
737,25 preempted (RR quantum expired),preempt_cpu,25,CPU1,['25'],"['18', '16', '24', '8', '13', '17', '5', '4', '2', '10', '19']","[None, None]",['21']
737,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['18', '16', '24', '8', '13', '17', '5', '4', '2', '10', '19']","['25', None]",['21']
739,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['18', '16', '24', '8', '13', '17', '5', '4', '2', '10', '19']","[None, None]",['21']
739,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['18', '16', '24', '8', '13', '17', '5', '4', '2', '10', '19']","['25', None]",['21']
741,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['18', '16', '24', '8', '13', '17', '5', '4', '2', '10', '19']","[None, None]",['21']
741,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['18', '16', '24', '8', '13', '17', '5', '4', '2', '10', '19']","['25', None]",['21']
743,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['18', '16', '24', '8', '13', '17', '5', '4', '2', '10', '19']","[None, None]",['21']
743,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['18', '16', '24', '8', '13', '17', '5', '4', '2', '10', '19']","['25', None]",['21']
745,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['18', '16', '24', '8', '13', '17', '5', '4', '2', '10', '19']","[None, None]",['21']
745,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['18', '16', '24', '8', '13', '17', '5', '4', '2', '10', '19']","['25', None]",['21']
746,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,['25'],"['18', '16', '24', '8', '13', '17', '5', '4', '2', '10', '19']","[None, None]",['21']
746,21 finished I/O → ready queue,io_to_ready,21,IO0,"['25', '21']","['18', '16', '24', '8', '13', '17', '5', '4', '2', '10', '19']","[None, None]",[None]
746,25 dispatched to CPU0,dispatch_cpu,25,CPU0,['21'],"['18', '16', '24', '8', '13', '17', '5', '4', '2', '10', '19']","['25', None]",[None]
746,21 dispatched to CPU1,dispatch_cpu,21,CPU1,[],"['18', '16', '24', '8', '13', '17', '5', '4', '2', '10', '19']","['25', '21']",[None]
746,18 dispatched to IO0,dispatch_io,18,IO0,[],"['16', '24', '8', '13', '17', '5', '4', '2', '10', '19']","['25', '21']",['18']
748,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['16', '24', '8', '13', '17', '5', '4', '2', '10', '19']","[None, '21']",['18']
748,21 preempted (RR quantum expired),preempt_cpu,21,CPU1,"['25', '21']","['16', '24', '8', '13', '17', '5', '4', '2', '10', '19']","[None, None]",['18']
748,25 dispatched to CPU0,dispatch_cpu,25,CPU0,['21'],"['16', '24', '8', '13', '17', '5', '4', '2', '10', '19']","['25', None]",['18']
748,21 dispatched to CPU1,dispatch_cpu,21,CPU1,[],"['16', '24', '8', '13', '17', '5', '4', '2', '10', '19']","['25', '21']",['18']
749,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,['25'],"['16', '24', '8', '13', '17', '5', '4', '2', '10', '19']","[None, '21']",['18']
749,21 finished CPU → wait queue,cpu_to_io,21,CPU1,['25'],"['16', '24', '8', '13', '17', '5', '4', '2', '10', '19', '21']","[None, None]",['18']
749,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['16', '24', '8', '13', '17', '5', '4', '2', '10', '19', '21']","['25', None]",['18']
751,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['16', '24', '8', '13', '17', '5', '4', '2', '10', '19', '21']","[None, None]",['18']
751,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['16', '24', '8', '13', '17', '5', '4', '2', '10', '19', '21']","['25', None]",['18']
753,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['16', '24', '8', '13', '17', '5', '4', '2', '10', '19', '21']","[None, None]",['18']
753,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['16', '24', '8', '13', '17', '5', '4', '2', '10', '19', '21']","['25', None]",['18']
755,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['16', '24', '8', '13', '17', '5', '4', '2', '10', '19', '21']","[None, None]",['18']
755,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['16', '24', '8', '13', '17', '5', '4', '2', '10', '19', '21']","['25', None]",['18']
757,25 finished CPU → wait queue,cpu_to_io,25,CPU0,[],"['16', '24', '8', '13', '17', '5', '4', '2', '10', '19', '21', '25']","[None, None]",['18']
764,18 finished I/O → ready queue,io_to_ready,18,IO0,['18'],"['16', '24', '8', '13', '17', '5', '4', '2', '10', '19', '21', '25']","[None, None]",[None]
764,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['16', '24', '8', '13', '17', '5', '4', '2', '10', '19', '21', '25']","['18', None]",[None]
764,16 dispatched to IO0,dispatch_io,16,IO0,[],"['24', '8', '13', '17', '5', '4', '2', '10', '19', '21', '25']","['18', None]",['16']
766,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['24', '8', '13', '17', '5', '4', '2', '10', '19', '21', '25']","[None, None]",['16']
766,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['24', '8', '13', '17', '5', '4', '2', '10', '19', '21', '25']","['18', None]",['16']
768,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['24', '8', '13', '17', '5', '4', '2', '10', '19', '21', '25']","[None, None]",['16']
768,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['24', '8', '13', '17', '5', '4', '2', '10', '19', '21', '25']","['18', None]",['16']
770,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['24', '8', '13', '17', '5', '4', '2', '10', '19', '21', '25']","[None, None]",['16']
770,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['24', '8', '13', '17', '5', '4', '2', '10', '19', '21', '25']","['18', None]",['16']
772,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['24', '8', '13', '17', '5', '4', '2', '10', '19', '21', '25']","[None, None]",['16']
772,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['24', '8', '13', '17', '5', '4', '2', '10', '19', '21', '25']","['18', None]",['16']
774,18 finished CPU → wait queue,cpu_to_io,18,CPU0,[],"['24', '8', '13', '17', '5', '4', '2', '10', '19', '21', '25', '18']","[None, None]",['16']
784,16 finished I/O → ready queue,io_to_ready,16,IO0,['16'],"['24', '8', '13', '17', '5', '4', '2', '10', '19', '21', '25', '18']","[None, None]",[None]
784,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['24', '8', '13', '17', '5', '4', '2', '10', '19', '21', '25', '18']","['16', None]",[None]
784,24 dispatched to IO0,dispatch_io,24,IO0,[],"['8', '13', '17', '5', '4', '2', '10', '19', '21', '25', '18']","['16', None]",['24']
786,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['8', '13', '17', '5', '4', '2', '10', '19', '21', '25', '18']","[None, None]",['24']
786,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['8', '13', '17', '5', '4', '2', '10', '19', '21', '25', '18']","['16', None]",['24']
788,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['8', '13', '17', '5', '4', '2', '10', '19', '21', '25', '18']","[None, None]",['24']
788,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['8', '13', '17', '5', '4', '2', '10', '19', '21', '25', '18']","['16', None]",['24']
790,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['8', '13', '17', '5', '4', '2', '10', '19', '21', '25', '18']","[None, None]",['24']
790,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['8', '13', '17', '5', '4', '2', '10', '19', '21', '25', '18']","['16', None]",['24']
791,16 finished all bursts,finished,16,CPU0,[],"['8', '13', '17', '5', '4', '2', '10', '19', '21', '25', '18']","[None, None]",['24']
806,24 finished I/O → ready queue,io_to_ready,24,IO0,['24'],"['8', '13', '17', '5', '4', '2', '10', '19', '21', '25', '18']","[None, None]",[None]
806,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['8', '13', '17', '5', '4', '2', '10', '19', '21', '25', '18']","['24', None]",[None]
806,8 dispatched to IO0,dispatch_io,8,IO0,[],"['13', '17', '5', '4', '2', '10', '19', '21', '25', '18']","['24', None]",['8']
808,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['13', '17', '5', '4', '2', '10', '19', '21', '25', '18']","[None, None]",['8']
808,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['13', '17', '5', '4', '2', '10', '19', '21', '25', '18']","['24', None]",['8']
809,24 finished all bursts,finished,24,CPU0,[],"['13', '17', '5', '4', '2', '10', '19', '21', '25', '18']","[None, None]",['8']
830,8 finished I/O → ready queue,io_to_ready,8,IO0,['8'],"['13', '17', '5', '4', '2', '10', '19', '21', '25', '18']","[None, None]",[None]
830,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['13', '17', '5', '4', '2', '10', '19', '21', '25', '18']","['8', None]",[None]
830,13 dispatched to IO0,dispatch_io,13,IO0,[],"['17', '5', '4', '2', '10', '19', '21', '25', '18']","['8', None]",['13']
832,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,['8'],"['17', '5', '4', '2', '10', '19', '21', '25', '18']","[None, None]",['13']
832,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['17', '5', '4', '2', '10', '19', '21', '25', '18']","['8', None]",['13']
834,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,['8'],"['17', '5', '4', '2', '10', '19', '21', '25', '18']","[None, None]",['13']
834,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['17', '5', '4', '2', '10', '19', '21', '25', '18']","['8', None]",['13']
836,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,['8'],"['17', '5', '4', '2', '10', '19', '21', '25', '18']","[None, None]",['13']
836,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['17', '5', '4', '2', '10', '19', '21', '25', '18']","['8', None]",['13']
838,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,['8'],"['17', '5', '4', '2', '10', '19', '21', '25', '18']","[None, None]",['13']
838,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['17', '5', '4', '2', '10', '19', '21', '25', '18']","['8', None]",['13']
840,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,['8'],"['17', '5', '4', '2', '10', '19', '21', '25', '18']","[None, None]",['13']
840,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['17', '5', '4', '2', '10', '19', '21', '25', '18']","['8', None]",['13']
842,8 finished CPU → wait queue,cpu_to_io,8,CPU0,[],"['17', '5', '4', '2', '10', '19', '21', '25', '18', '8']","[None, None]",['13']
846,13 finished I/O → ready queue,io_to_ready,13,IO0,['13'],"['17', '5', '4', '2', '10', '19', '21', '25', '18', '8']","[None, None]",[None]
846,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['17', '5', '4', '2', '10', '19', '21', '25', '18', '8']","['13', None]",[None]
846,17 dispatched to IO0,dispatch_io,17,IO0,[],"['5', '4', '2', '10', '19', '21', '25', '18', '8']","['13', None]",['17']
848,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['5', '4', '2', '10', '19', '21', '25', '18', '8']","[None, None]",['17']
848,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['5', '4', '2', '10', '19', '21', '25', '18', '8']","['13', None]",['17']
850,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['5', '4', '2', '10', '19', '21', '25', '18', '8']","[None, None]",['17']
850,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['5', '4', '2', '10', '19', '21', '25', '18', '8']","['13', None]",['17']
852,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['5', '4', '2', '10', '19', '21', '25', '18', '8']","[None, None]",['17']
852,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['5', '4', '2', '10', '19', '21', '25', '18', '8']","['13', None]",['17']
854,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['5', '4', '2', '10', '19', '21', '25', '18', '8']","[None, None]",['17']
854,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['5', '4', '2', '10', '19', '21', '25', '18', '8']","['13', None]",['17']
856,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['5', '4', '2', '10', '19', '21', '25', '18', '8']","[None, None]",['17']
856,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['5', '4', '2', '10', '19', '21', '25', '18', '8']","['13', None]",['17']
857,13 finished CPU → wait queue,cpu_to_io,13,CPU0,[],"['5', '4', '2', '10', '19', '21', '25', '18', '8', '13']","[None, None]",['17']
861,17 finished I/O → ready queue,io_to_ready,17,IO0,['17'],"['5', '4', '2', '10', '19', '21', '25', '18', '8', '13']","[None, None]",[None]
861,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['5', '4', '2', '10', '19', '21', '25', '18', '8', '13']","['17', None]",[None]
861,5 dispatched to IO0,dispatch_io,5,IO0,[],"['4', '2', '10', '19', '21', '25', '18', '8', '13']","['17', None]",['5']
863,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['4', '2', '10', '19', '21', '25', '18', '8', '13']","[None, None]",['5']
863,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['4', '2', '10', '19', '21', '25', '18', '8', '13']","['17', None]",['5']
865,17 finished CPU → wait queue,cpu_to_io,17,CPU0,[],"['4', '2', '10', '19', '21', '25', '18', '8', '13', '17']","[None, None]",['5']
875,5 finished I/O → ready queue,io_to_ready,5,IO0,['5'],"['4', '2', '10', '19', '21', '25', '18', '8', '13', '17']","[None, None]",[None]
875,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['4', '2', '10', '19', '21', '25', '18', '8', '13', '17']","['5', None]",[None]
875,4 dispatched to IO0,dispatch_io,4,IO0,[],"['2', '10', '19', '21', '25', '18', '8', '13', '17']","['5', None]",['4']
877,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['2', '10', '19', '21', '25', '18', '8', '13', '17']","[None, None]",['4']
877,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['2', '10', '19', '21', '25', '18', '8', '13', '17']","['5', None]",['4']
879,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,['5'],"['2', '10', '19', '21', '25', '18', '8', '13', '17']","[None, None]",['4']
879,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['2', '10', '19', '21', '25', '18', '8', '13', '17']","['5', None]",['4']
880,5 finished all bursts,finished,5,CPU0,[],"['2', '10', '19', '21', '25', '18', '8', '13', '17']","[None, None]",['4']
891,4 finished I/O → ready queue,io_to_ready,4,IO0,['4'],"['2', '10', '19', '21', '25', '18', '8', '13', '17']","[None, None]",[None]
891,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['2', '10', '19', '21', '25', '18', '8', '13', '17']","['4', None]",[None]
891,2 dispatched to IO0,dispatch_io,2,IO0,[],"['10', '19', '21', '25', '18', '8', '13', '17']","['4', None]",['2']
893,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['10', '19', '21', '25', '18', '8', '13', '17']","[None, None]",['2']
893,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['10', '19', '21', '25', '18', '8', '13', '17']","['4', None]",['2']
895,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['10', '19', '21', '25', '18', '8', '13', '17']","[None, None]",['2']
895,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['10', '19', '21', '25', '18', '8', '13', '17']","['4', None]",['2']
897,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['10', '19', '21', '25', '18', '8', '13', '17']","[None, None]",['2']
897,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['10', '19', '21', '25', '18', '8', '13', '17']","['4', None]",['2']
898,4 finished CPU → wait queue,cpu_to_io,4,CPU0,[],"['10', '19', '21', '25', '18', '8', '13', '17', '4']","[None, None]",['2']
906,2 finished I/O → ready queue,io_to_ready,2,IO0,['2'],"['10', '19', '21', '25', '18', '8', '13', '17', '4']","[None, None]",[None]
906,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],"['10', '19', '21', '25', '18', '8', '13', '17', '4']","['2', None]",[None]
906,10 dispatched to IO0,dispatch_io,10,IO0,[],"['19', '21', '25', '18', '8', '13', '17', '4']","['2', None]",['10']
908,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],"['19', '21', '25', '18', '8', '13', '17', '4']","[None, None]",['10']
908,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],"['19', '21', '25', '18', '8', '13', '17', '4']","['2', None]",['10']
910,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],"['19', '21', '25', '18', '8', '13', '17', '4']","[None, None]",['10']
910,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],"['19', '21', '25', '18', '8', '13', '17', '4']","['2', None]",['10']
912,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],"['19', '21', '25', '18', '8', '13', '17', '4']","[None, None]",['10']
912,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],"['19', '21', '25', '18', '8', '13', '17', '4']","['2', None]",['10']
914,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],"['19', '21', '25', '18', '8', '13', '17', '4']","[None, None]",['10']
914,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],"['19', '21', '25', '18', '8', '13', '17', '4']","['2', None]",['10']
916,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],"['19', '21', '25', '18', '8', '13', '17', '4']","[None, None]",['10']
916,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],"['19', '21', '25', '18', '8', '13', '17', '4']","['2', None]",['10']
917,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,['2'],"['19', '21', '25', '18', '8', '13', '17', '4']","[None, None]",['10']
917,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],"['19', '21', '25', '18', '8', '13', '17', '4']","['2', None]",['10']
919,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],"['19', '21', '25', '18', '8', '13', '17', '4']","[None, None]",['10']
919,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],"['19', '21', '25', '18', '8', '13', '17', '4']","['2', None]",['10']
921,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],"['19', '21', '25', '18', '8', '13', '17', '4']","[None, None]",['10']
921,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],"['19', '21', '25', '18', '8', '13', '17', '4']","['2', None]",['10']
923,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],"['19', '21', '25', '18', '8', '13', '17', '4']","[None, None]",['10']
923,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],"['19', '21', '25', '18', '8', '13', '17', '4']","['2', None]",['10']
925,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],"['19', '21', '25', '18', '8', '13', '17', '4']","[None, None]",['10']
925,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],"['19', '21', '25', '18', '8', '13', '17', '4']","['2', None]",['10']
927,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],"['19', '21', '25', '18', '8', '13', '17', '4']","[None, None]",['10']
927,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],"['19', '21', '25', '18', '8', '13', '17', '4']","['2', None]",['10']
928,2 finished CPU → wait queue,cpu_to_io,2,CPU0,[],"['19', '21', '25', '18', '8', '13', '17', '4', '2']","[None, None]",['10']
936,10 finished I/O → ready queue,io_to_ready,10,IO0,['10'],"['19', '21', '25', '18', '8', '13', '17', '4', '2']","[None, None]",[None]
936,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['19', '21', '25', '18', '8', '13', '17', '4', '2']","['10', None]",[None]
936,19 dispatched to IO0,dispatch_io,19,IO0,[],"['21', '25', '18', '8', '13', '17', '4', '2']","['10', None]",['19']
938,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['21', '25', '18', '8', '13', '17', '4', '2']","[None, None]",['19']
938,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['21', '25', '18', '8', '13', '17', '4', '2']","['10', None]",['19']
940,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['21', '25', '18', '8', '13', '17', '4', '2']","[None, None]",['19']
940,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['21', '25', '18', '8', '13', '17', '4', '2']","['10', None]",['19']
942,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['21', '25', '18', '8', '13', '17', '4', '2']","[None, None]",['19']
942,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['21', '25', '18', '8', '13', '17', '4', '2']","['10', None]",['19']
944,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['21', '25', '18', '8', '13', '17', '4', '2']","[None, None]",['19']
944,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['21', '25', '18', '8', '13', '17', '4', '2']","['10', None]",['19']
945,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,['10'],"['21', '25', '18', '8', '13', '17', '4', '2']","[None, None]",['19']
945,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['21', '25', '18', '8', '13', '17', '4', '2']","['10', None]",['19']
947,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['21', '25', '18', '8', '13', '17', '4', '2']","[None, None]",['19']
947,19 finished all bursts,finished,19,IO0,['10'],"['21', '25', '18', '8', '13', '17', '4', '2']","[None, None]",[None]
947,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['21', '25', '18', '8', '13', '17', '4', '2']","['10', None]",[None]
947,21 dispatched to IO0,dispatch_io,21,IO0,[],"['25', '18', '8', '13', '17', '4', '2']","['10', None]",['21']
948,10 finished all bursts,finished,10,CPU0,[],"['25', '18', '8', '13', '17', '4', '2']","[None, None]",['21']
966,21 finished I/O → ready queue,io_to_ready,21,IO0,['21'],"['25', '18', '8', '13', '17', '4', '2']","[None, None]",[None]
966,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['25', '18', '8', '13', '17', '4', '2']","['21', None]",[None]
966,25 dispatched to IO0,dispatch_io,25,IO0,[],"['18', '8', '13', '17', '4', '2']","['21', None]",['25']
968,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],"['18', '8', '13', '17', '4', '2']","[None, None]",['25']
968,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['18', '8', '13', '17', '4', '2']","['21', None]",['25']
970,21 finished CPU → wait queue,cpu_to_io,21,CPU0,[],"['18', '8', '13', '17', '4', '2', '21']","[None, None]",['25']
974,25 finished I/O → ready queue,io_to_ready,25,IO0,['25'],"['18', '8', '13', '17', '4', '2', '21']","[None, None]",[None]
974,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['18', '8', '13', '17', '4', '2', '21']","['25', None]",[None]
974,18 dispatched to IO0,dispatch_io,18,IO0,[],"['8', '13', '17', '4', '2', '21']","['25', None]",['18']
976,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['8', '13', '17', '4', '2', '21']","[None, None]",['18']
976,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['8', '13', '17', '4', '2', '21']","['25', None]",['18']
978,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['8', '13', '17', '4', '2', '21']","[None, None]",['18']
978,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['8', '13', '17', '4', '2', '21']","['25', None]",['18']
980,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['8', '13', '17', '4', '2', '21']","[None, None]",['18']
980,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['8', '13', '17', '4', '2', '21']","['25', None]",['18']
982,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['8', '13', '17', '4', '2', '21']","[None, None]",['18']
982,18 finished I/O → ready queue,io_to_ready,18,IO0,"['25', '18']","['8', '13', '17', '4', '2', '21']","[None, None]",[None]
982,25 dispatched to CPU0,dispatch_cpu,25,CPU0,['18'],"['8', '13', '17', '4', '2', '21']","['25', None]",[None]
982,18 dispatched to CPU1,dispatch_cpu,18,CPU1,[],"['8', '13', '17', '4', '2', '21']","['25', '18']",[None]
982,8 dispatched to IO0,dispatch_io,8,IO0,[],"['13', '17', '4', '2', '21']","['25', '18']",['8']
984,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['13', '17', '4', '2', '21']","[None, '18']",['8']
984,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['25', '18']","['13', '17', '4', '2', '21']","[None, None]",['8']
984,25 dispatched to CPU0,dispatch_cpu,25,CPU0,['18'],"['13', '17', '4', '2', '21']","['25', None]",['8']
984,18 dispatched to CPU1,dispatch_cpu,18,CPU1,[],"['13', '17', '4', '2', '21']","['25', '18']",['8']
985,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,['25'],"['13', '17', '4', '2', '21']","[None, '18']",['8']
985,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['13', '17', '4', '2', '21']","['25', '18']",['8']
986,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,['18'],"['13', '17', '4', '2', '21']","['25', None]",['8']
986,18 dispatched to CPU1,dispatch_cpu,18,CPU1,[],"['13', '17', '4', '2', '21']","['25', '18']",['8']
987,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['13', '17', '4', '2', '21']","[None, '18']",['8']
987,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['13', '17', '4', '2', '21']","['25', '18']",['8']
988,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,['18'],"['13', '17', '4', '2', '21']","['25', None]",['8']
988,18 dispatched to CPU1,dispatch_cpu,18,CPU1,[],"['13', '17', '4', '2', '21']","['25', '18']",['8']
989,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['13', '17', '4', '2', '21']","[None, '18']",['8']
989,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['13', '17', '4', '2', '21']","['25', '18']",['8']
990,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,['18'],"['13', '17', '4', '2', '21']","['25', None]",['8']
990,18 dispatched to CPU1,dispatch_cpu,18,CPU1,[],"['13', '17', '4', '2', '21']","['25', '18']",['8']
991,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['13', '17', '4', '2', '21']","[None, '18']",['8']
991,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['13', '17', '4', '2', '21']","['25', '18']",['8']
992,18 finished CPU → wait queue,cpu_to_io,18,CPU1,[],"['13', '17', '4', '2', '21', '18']","['25', None]",['8']
993,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['13', '17', '4', '2', '21', '18']","[None, None]",['8']
993,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['13', '17', '4', '2', '21', '18']","['25', None]",['8']
995,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['13', '17', '4', '2', '21', '18']","[None, None]",['8']
995,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['13', '17', '4', '2', '21', '18']","['25', None]",['8']
996,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,['25'],"['13', '17', '4', '2', '21', '18']","[None, None]",['8']
996,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['13', '17', '4', '2', '21', '18']","['25', None]",['8']
998,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['13', '17', '4', '2', '21', '18']","[None, None]",['8']
998,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['13', '17', '4', '2', '21', '18']","['25', None]",['8']
999,8 finished I/O → ready queue,io_to_ready,8,IO0,['8'],"['13', '17', '4', '2', '21', '18']","['25', None]",[None]
999,8 dispatched to CPU1,dispatch_cpu,8,CPU1,[],"['13', '17', '4', '2', '21', '18']","['25', '8']",[None]
999,13 dispatched to IO0,dispatch_io,13,IO0,[],"['17', '4', '2', '21', '18']","['25', '8']",['13']
1000,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['17', '4', '2', '21', '18']","[None, '8']",['13']
1000,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['17', '4', '2', '21', '18']","['25', '8']",['13']
1001,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,['8'],"['17', '4', '2', '21', '18']","['25', None]",['13']
1001,8 dispatched to CPU1,dispatch_cpu,8,CPU1,[],"['17', '4', '2', '21', '18']","['25', '8']",['13']
1002,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,['25'],"['17', '4', '2', '21', '18']","[None, '8']",['13']
1002,25 dispatched to CPU0,dispatch_cpu,25,CPU0,[],"['17', '4', '2', '21', '18']","['25', '8']",['13']
1003,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,['8'],"['17', '4', '2', '21', '18']","['25', None]",['13']
1003,8 dispatched to CPU1,dispatch_cpu,8,CPU1,[],"['17', '4', '2', '21', '18']","['25', '8']",['13']
1004,25 finished all bursts,finished,25,CPU0,[],"['17', '4', '2', '21', '18']","[None, '8']",['13']
1005,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,['8'],"['17', '4', '2', '21', '18']","[None, None]",['13']
1005,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['17', '4', '2', '21', '18']","['8', None]",['13']
1007,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,['8'],"['17', '4', '2', '21', '18']","[None, None]",['13']
1007,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['17', '4', '2', '21', '18']","['8', None]",['13']
1008,8 finished all bursts,finished,8,CPU0,[],"['17', '4', '2', '21', '18']","[None, None]",['13']
1012,13 finished I/O → ready queue,io_to_ready,13,IO0,['13'],"['17', '4', '2', '21', '18']","[None, None]",[None]
1012,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['17', '4', '2', '21', '18']","['13', None]",[None]
1012,17 dispatched to IO0,dispatch_io,17,IO0,[],"['4', '2', '21', '18']","['13', None]",['17']
1014,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['4', '2', '21', '18']","[None, None]",['17']
1014,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['4', '2', '21', '18']","['13', None]",['17']
1016,13 finished all bursts,finished,13,CPU0,[],"['4', '2', '21', '18']","[None, None]",['17']
1026,17 finished I/O → ready queue,io_to_ready,17,IO0,['17'],"['4', '2', '21', '18']","[None, None]",[None]
1026,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['4', '2', '21', '18']","['17', None]",[None]
1026,4 dispatched to IO0,dispatch_io,4,IO0,[],"['2', '21', '18']","['17', None]",['4']
1028,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['2', '21', '18']","[None, None]",['4']
1028,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['2', '21', '18']","['17', None]",['4']
1030,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],"['2', '21', '18']","[None, None]",['4']
1030,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['2', '21', '18']","['17', None]",['4']
1031,17 finished CPU → wait queue,cpu_to_io,17,CPU0,[],"['2', '21', '18', '17']","[None, None]",['4']
1038,4 finished I/O → ready queue,io_to_ready,4,IO0,['4'],"['2', '21', '18', '17']","[None, None]",[None]
1038,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['2', '21', '18', '17']","['4', None]",[None]
1038,2 dispatched to IO0,dispatch_io,2,IO0,[],"['21', '18', '17']","['4', None]",['2']
1040,4 finished all bursts,finished,4,CPU0,[],"['21', '18', '17']","[None, None]",['2']
1058,2 finished I/O → ready queue,io_to_ready,2,IO0,['2'],"['21', '18', '17']","[None, None]",[None]
1058,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],"['21', '18', '17']","['2', None]",[None]
1058,21 dispatched to IO0,dispatch_io,21,IO0,[],"['18', '17']","['2', None]",['21']
1060,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],"['18', '17']","[None, None]",['21']
1060,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],"['18', '17']","['2', None]",['21']
1062,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],"['18', '17']","[None, None]",['21']
1062,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],"['18', '17']","['2', None]",['21']
1064,2 finished all bursts,finished,2,CPU0,[],"['18', '17']","[None, None]",['21']
1081,21 finished I/O → ready queue,io_to_ready,21,IO0,['21'],"['18', '17']","[None, None]",[None]
1081,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['18', '17']","['21', None]",[None]
1081,18 dispatched to IO0,dispatch_io,18,IO0,[],['17'],"['21', None]",['18']
1083,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],['17'],"[None, None]",['18']
1083,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],['17'],"['21', None]",['18']
1085,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],['17'],"[None, None]",['18']
1085,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],['17'],"['21', None]",['18']
1087,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],['17'],"[None, None]",['18']
1087,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],['17'],"['21', None]",['18']
1089,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],['17'],"[None, None]",['18']
1089,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],['17'],"['21', None]",['18']
1091,21 finished CPU → wait queue,cpu_to_io,21,CPU0,[],"['17', '21']","[None, None]",['18']
1100,18 finished I/O → ready queue,io_to_ready,18,IO0,['18'],"['17', '21']","[None, None]",[None]
1100,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['17', '21']","['18', None]",[None]
1100,17 dispatched to IO0,dispatch_io,17,IO0,[],['21'],"['18', None]",['17']
1102,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],['21'],"[None, None]",['17']
1102,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],['21'],"['18', None]",['17']
1103,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,['18'],['21'],"[None, None]",['17']
1103,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],['21'],"['18', None]",['17']
1105,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],['21'],"[None, None]",['17']
1105,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],['21'],"['18', None]",['17']
1107,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],['21'],"[None, None]",['17']
1107,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],['21'],"['18', None]",['17']
1108,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,['18'],['21'],"[None, None]",['17']
1108,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],['21'],"['18', None]",['17']
1110,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],['21'],"[None, None]",['17']
1110,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],['21'],"['18', None]",['17']
1112,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],['21'],"[None, None]",['17']
1112,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],['21'],"['18', None]",['17']
1114,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],['21'],"[None, None]",['17']
1114,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],['21'],"['18', None]",['17']
1116,18 finished CPU → wait queue,cpu_to_io,18,CPU0,[],"['21', '18']","[None, None]",['17']
1121,17 finished I/O → ready queue,io_to_ready,17,IO0,['17'],"['21', '18']","[None, None]",[None]
1121,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],"['21', '18']","['17', None]",[None]
1121,21 dispatched to IO0,dispatch_io,21,IO0,[],['18'],"['17', None]",['21']
1123,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],['18'],"[None, None]",['21']
1123,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],['18'],"['17', None]",['21']
1125,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],['18'],"[None, None]",['21']
1125,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],['18'],"['17', None]",['21']
1127,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],['18'],"[None, None]",['21']
1127,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],['18'],"['17', None]",['21']
1129,17 finished CPU → wait queue,cpu_to_io,17,CPU0,[],"['18', '17']","[None, None]",['21']
1143,21 finished I/O → ready queue,io_to_ready,21,IO0,['21'],"['18', '17']","[None, None]",[None]
1143,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],"['18', '17']","['21', None]",[None]
1143,18 dispatched to IO0,dispatch_io,18,IO0,[],['17'],"['21', None]",['18']
1145,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],['17'],"[None, None]",['18']
1145,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],['17'],"['21', None]",['18']
1147,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],['17'],"[None, None]",['18']
1147,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],['17'],"['21', None]",['18']
1149,21 preempted (RR quantum expired),preempt_cpu,21,CPU0,['21'],['17'],"[None, None]",['18']
1149,21 dispatched to CPU0,dispatch_cpu,21,CPU0,[],['17'],"['21', None]",['18']
1151,21 finished all bursts,finished,21,CPU0,[],['17'],"[None, None]",['18']
1160,18 finished I/O → ready queue,io_to_ready,18,IO0,['18'],['17'],"[None, None]",[None]
1160,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],['17'],"['18', None]",[None]
1160,17 dispatched to IO0,dispatch_io,17,IO0,[],[],"['18', None]",['17']
1162,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],[],"[None, None]",['17']
1162,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],[],"['18', None]",['17']
1164,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],[],"[None, None]",['17']
1164,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],[],"['18', None]",['17']
1166,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],[],"[None, None]",['17']
1166,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],[],"['18', None]",['17']
1168,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],[],"[None, None]",['17']
1168,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],[],"['18', None]",['17']
1170,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],[],"[None, None]",['17']
1170,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],[],"['18', None]",['17']
1172,18 finished CPU → wait queue,cpu_to_io,18,CPU0,[],['18'],"[None, None]",['17']
1177,17 finished I/O → ready queue,io_to_ready,17,IO0,['17'],['18'],"[None, None]",[None]
1177,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],['18'],"['17', None]",[None]
1177,18 dispatched to IO0,dispatch_io,18,IO0,[],[],"['17', None]",['18']
1179,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],[],"[None, None]",['18']
1179,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],[],"['17', None]",['18']
1181,17 preempted (RR quantum expired),preempt_cpu,17,CPU0,['17'],[],"[None, None]",['18']
1181,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],[],"['17', None]",['18']
1182,17 finished CPU → ready queue,cpu_to_ready,17,CPU0,['17'],[],"[None, None]",['18']
1182,17 dispatched to CPU0,dispatch_cpu,17,CPU0,[],[],"['17', None]",['18']
1184,17 finished all bursts,finished,17,CPU0,[],[],"[None, None]",['18']
1197,18 finished all bursts,finished,18,IO0,[],[],"[None, None]",[None]
