LAST_LIBRARY_SELECTED=MyLibrary1_lib
SCHEM_FILE_OPEN_HISTORY_1=MyLibrary1_lib:DC-block_gate:schematic
SCHEM_FILE_OPEN_HISTORY_2=MyLibrary1_lib:DC-block_drain:schematic
SCHEM_FILE_OPEN_HISTORY_3=MyLibrary1_lib:DC-block:schematic
SCHEM_FILE_OPEN_HISTORY_4=MyLibrary1_lib:Amp_2GHz:schematic
SCHEM_FILE_OPEN_HISTORY_5=MyLibrary1_lib:Transistor:schematic
LAYOUT_FILE_OPEN_HISTORY_1=MyLibrary1_lib:DC-block:layout
LAYOUT_FILE_OPEN_HISTORY_2=Johanson_lib:JTInd0603all:layout
SYMBOL_FILE_OPEN_HISTORY_1=MyLibrary1_lib:DC-block_gate:symbol
SYMBOL_FILE_OPEN_HISTORY_2=MyLibrary1_lib:DC-block_drain:symbol
SYMBOL_FILE_OPEN_HISTORY_3=MyLibrary1_lib:Transistor:symbol
SUBSTRATE_FILE_OPEN_HISTORY_1=MyLibrary1_lib:substrate1
SYSTEM_CUSTOM_CIRCUIT_SYMBOLS={%DESIGN_KIT_SYSTEM_CUSTOM_CIRCUIT_SYMBOLS}:{%DESIGN_KIT_SYSTEM_CUSTOM_CIRCUIT_SYMBOLS};{$HPEESOF_DIR}\custom\{%PROJECT1}\symbols
SYSTEM_CUSTOM_CIRCUIT_DESIGNS={%DESIGN_KIT_SYSTEM_CUSTOM_CIRCUIT_DESIGNS}:{%DESIGN_KIT_SYSTEM_CUSTOM_CIRCUIT_DESIGNS};{$HPEESOF_DIR}\custom\{%PROJECT1}\designs
VIA_CONFIG_PATH={%DESIGN_KIT_VIA_CONFIG_PATH}:{%DESIGN_KIT_VIA_CONFIG_PATH};.:{%PROJECT_SEARCH_PATH}:{$HOME}\hpeesof\de\defaults:{$HPEESOF_DIR}\de\defaults:{%USER_VIA_CONFIG_PATH}
DESIGN_KIT_SYSTEM_CUSTOM_CIRCUIT_SYMBOLS=/home/lars-arne/Documents/TTT4212/git/MyWorkspace1_wrk/Lib/CGH40_r6_converted/circuit/symbols:/home/lars-arne/Documents/TTT4212/git/MyWorkspace1_wrk/Lib/CGH40_r6_converted/circuit/symbols
DESIGN_KIT_DATA_FILES=/home/lars-arne/Documents/TTT4212/git/MyWorkspace1_wrk/Lib/CGH40_r6_converted/circuit/data;/home/lars-arne/Documents/TTT4212/git/MyWorkspace1_wrk/Lib/CGH40_r6_converted/circuit/models
