{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677628471795 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677628471795 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 28 17:54:31 2023 " "Processing started: Tue Feb 28 17:54:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677628471795 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1677628471795 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Decoder9999 -c Decoder9999 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Decoder9999 -c Decoder9999 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1677628471796 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1677628472678 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1677628472679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodersimple.v 1 1 " "Found 1 design units, including 1 entities, in source file decodersimple.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoderSimple " "Found entity 1: decoderSimple" {  } { { "decoderSimple.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Decoder 9999/decoderSimple.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677628484925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1677628484925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodersimple_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file decodersimple_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoderSimple_tb " "Found entity 1: decoderSimple_tb" {  } { { "decoderSimple_tb.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Decoder 9999/decoderSimple_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677628484931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1677628484931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder9999.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder9999.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder9999 " "Found entity 1: decoder9999" {  } { { "decoder9999.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Decoder 9999/decoder9999.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677628484937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1677628484937 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "decoder9999 " "Elaborating entity \"decoder9999\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1677628486041 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 decoder9999.v(9) " "Verilog HDL assignment warning at decoder9999.v(9): truncated value with size 32 to match size of target (4)" {  } { { "decoder9999.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Decoder 9999/decoder9999.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677628486178 "|decoder9999"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 decoder9999.v(10) " "Verilog HDL assignment warning at decoder9999.v(10): truncated value with size 32 to match size of target (4)" {  } { { "decoder9999.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Decoder 9999/decoder9999.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677628486178 "|decoder9999"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 decoder9999.v(11) " "Verilog HDL assignment warning at decoder9999.v(11): truncated value with size 32 to match size of target (4)" {  } { { "decoder9999.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Decoder 9999/decoder9999.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677628486179 "|decoder9999"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 decoder9999.v(12) " "Verilog HDL assignment warning at decoder9999.v(12): truncated value with size 32 to match size of target (4)" {  } { { "decoder9999.v" "" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Decoder 9999/decoder9999.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677628486179 "|decoder9999"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderSimple decoderSimple:UNIDADES " "Elaborating entity \"decoderSimple\" for hierarchy \"decoderSimple:UNIDADES\"" {  } { { "decoder9999.v" "UNIDADES" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Decoder 9999/decoder9999.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1677628486180 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677628486660 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 28 17:54:46 2023 " "Processing ended: Tue Feb 28 17:54:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677628486660 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677628486660 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677628486660 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1677628486660 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 5 s " "Quartus Prime Flow was successful. 0 errors, 5 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1677628487416 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677628490568 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677628490568 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 28 17:54:49 2023 " "Processing started: Tue Feb 28 17:54:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677628490568 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1677628490568 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Decoder9999 Decoder9999 " "Command: quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Decoder9999 Decoder9999" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1677628490568 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim Decoder9999 Decoder9999 " "Quartus(args): --rtl_sim Decoder9999 Decoder9999" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1677628490568 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1677628492700 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1677628493393 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1677628493399 ""}
{ "Warning" "0" "" "Warning: File Decoder9999_run_msim_rtl_verilog.do already exists - backing up current file as Decoder9999_run_msim_rtl_verilog.do.bak" {  } {  } 0 0 "Warning: File Decoder9999_run_msim_rtl_verilog.do already exists - backing up current file as Decoder9999_run_msim_rtl_verilog.do.bak" 0 0 "Shell" 0 0 1677628496378 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Decoder 9999/simulation/modelsim/Decoder9999_run_msim_rtl_verilog.do" {  } { { "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Decoder 9999/simulation/modelsim/Decoder9999_run_msim_rtl_verilog.do" "0" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Decoder 9999/simulation/modelsim/Decoder9999_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Decoder 9999/simulation/modelsim/Decoder9999_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1677628496453 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1677628496487 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1677628496500 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1677628496502 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Decoder 9999/Decoder9999_nativelink_simulation.rpt" {  } { { "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Decoder 9999/Decoder9999_nativelink_simulation.rpt" "0" { Text "C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Decoder 9999/Decoder9999_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/victo/OneDrive/Escritorio/Escuela Victoria/Universidad/Logica Programable/Decoder 9999/Decoder9999_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1677628496502 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1677628496503 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4752 " "Peak virtual memory: 4752 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677628496506 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 28 17:54:56 2023 " "Processing ended: Tue Feb 28 17:54:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677628496506 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677628496506 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677628496506 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1677628496506 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 6 s " "Quartus Prime Flow was successful. 0 errors, 6 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1677628555658 ""}
