// Seed: 988141311
module module_0 ();
  logic id_1, id_2;
  final id_2 = #1 id_1;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd73
) (
    input supply1 id_0,
    input supply1 _id_1,
    output tri0 id_2,
    input wire id_3,
    input supply0 id_4
);
  time id_6;
  ;
  wire id_7, id_8;
  assign id_2 = id_3(1);
  assign id_6 = id_0;
  parameter id_9[-1 : 1 'b0 ==  -1] = 1;
  logic id_10;
  parameter id_11 = id_9[-1];
  assign id_7 = id_8;
  assign id_8 = id_10;
  wire id_12;
  ;
  module_0 modCall_1 ();
  wire id_13;
  always id_10[-1'b0+-1] <= -1;
  wire [id_1 : -1] id_14;
endmodule
