
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ./pr-urand-183.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000002 cycles: 3729855 heartbeat IPC: 2.68107 cumulative IPC: 2.68107 (Simulation time: 0 hr 0 min 39 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 7459590 heartbeat IPC: 2.68116 cumulative IPC: 2.68111 (Simulation time: 0 hr 1 min 18 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 11189204 heartbeat IPC: 2.68124 cumulative IPC: 2.68116 (Simulation time: 0 hr 1 min 58 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 14918780 heartbeat IPC: 2.68127 cumulative IPC: 2.68118 (Simulation time: 0 hr 2 min 37 sec) 

Warmup complete CPU 0 instructions: 40000002 cycles: 14918780 (Simulation time: 0 hr 2 min 37 sec) 

Heartbeat CPU 0 instructions: 50000002 cycles: 367493523 heartbeat IPC: 0.0283628 cumulative IPC: 0.0283628 (Simulation time: 0 hr 19 min 30 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 715780451 heartbeat IPC: 0.028712 cumulative IPC: 0.0285363 (Simulation time: 0 hr 36 min 8 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 1067004946 heartbeat IPC: 0.0284718 cumulative IPC: 0.0285148 (Simulation time: 0 hr 52 min 55 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 1416172300 heartbeat IPC: 0.0286396 cumulative IPC: 0.0285459 (Simulation time: 1 hr 9 min 38 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 1765565896 heartbeat IPC: 0.028621 cumulative IPC: 0.0285609 (Simulation time: 1 hr 26 min 22 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 2120638163 heartbeat IPC: 0.0281633 cumulative IPC: 0.0284938 (Simulation time: 1 hr 43 min 20 sec) 
Heartbeat CPU 0 instructions: 110000002 cycles: 2468415661 heartbeat IPC: 0.028754 cumulative IPC: 0.0285307 (Simulation time: 1 hr 59 min 55 sec) 
Heartbeat CPU 0 instructions: 120000000 cycles: 2823584891 heartbeat IPC: 0.0281556 cumulative IPC: 0.0284833 (Simulation time: 2 hr 16 min 55 sec) 
Heartbeat CPU 0 instructions: 130000002 cycles: 3175872458 heartbeat IPC: 0.0283859 cumulative IPC: 0.0284724 (Simulation time: 2 hr 33 min 54 sec) 
Heartbeat CPU 0 instructions: 140000002 cycles: 3531671233 heartbeat IPC: 0.0281058 cumulative IPC: 0.0284353 (Simulation time: 2 hr 51 min 15 sec) 
Finished CPU 0 instructions: 100000000 cycles: 3516752453 cumulative IPC: 0.0284353 (Simulation time: 2 hr 51 min 15 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.0284353 instructions: 100000000 cycles: 3516752453
cpu0_DTLB TOTAL     ACCESS:   37114696  HIT:   19559294  MISS:   17555402
cpu0_DTLB LOAD      ACCESS:   36058742  HIT:   18652768  MISS:   17405974
cpu0_DTLB RFO       ACCESS:    1055954  HIT:     906526  MISS:     149428
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 16.0604 cycles
cpu0_DTLB MSHR FULL EVENTS: 2640 MSHR MERGE EVENTS: 56207
cpu0_ITLB TOTAL     ACCESS:    5870346  HIT:    5870346  MISS:          0
cpu0_ITLB LOAD      ACCESS:    5870346  HIT:    5870346  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:   17555402  HIT:     440782  MISS:   17114620
cpu0_STLB LOAD      ACCESS:   17405974  HIT:     292256  MISS:   17113718
cpu0_STLB RFO       ACCESS:     149428  HIT:     148526  MISS:        902
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 8.23723 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   52624516  HIT:   34087886  MISS:   18536630
cpu0_L1D LOAD      ACCESS:   34430108  HIT:   15951664  MISS:   18478444
cpu0_L1D RFO       ACCESS:    1079975  HIT:    1046127  MISS:      33848
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:   17114433  HIT:   17090095  MISS:      24338
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 194.621 cycles
cpu0_L1D MSHR FULL EVENTS: 4391 MSHR MERGE EVENTS: 339764
cpu0_L2C TOTAL     ACCESS:   18604297  HIT:     120929  MISS:   18483368
cpu0_L2C LOAD      ACCESS:   18478444  HIT:      30201  MISS:   18448243
cpu0_L2C RFO       ACCESS:      33848  HIT:         61  MISS:      33787
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      67667  HIT:      67667  MISS:          0
cpu0_L2C TRANSLATION ACCESS:      24338  HIT:      23000  MISS:       1338
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 185.15 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:   36966746  HIT:      64559  MISS:   18418810
LLC LOAD      ACCESS:   18448244  HIT:      63339  MISS:   18384905
LLC RFO       ACCESS:      33787  HIT:        115  MISS:      33672
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:   18483377  HIT:          0  MISS:   18483377
LLC TRANSLATION ACCESS:       1338  HIT:       1105  MISS:        233
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 165.725 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0
CPU0MSHR FULL: 

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:        415  ROW_BUFFER_MISS:   18418342
 DBUS AVG_CONGESTED_CYCLE:    3.51406
 WQ ROW_BUFFER_HIT:      28218  ROW_BUFFER_MISS:      39276  FULL:          0

Summary: DRAM events
Added_to_RQ : 18418757
Added_to_WQ : 67540
Merged_WQ_READ : 52
 DBUS congested total cycle: 4826759
 DBUS delay total cycle: 165533747652

CPU 0 Branch Prediction Accuracy: 94.1173% MPKI: 10.8114 Average ROB Occupancy at Mispredict: 349.013
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 10.8114
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

