# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# XDC: C:/Users/yourmum/Downloads/fpga-pain/fpga-pain/build/constraint/alchitry.xdc

# XDC: C:/Users/yourmum/Downloads/fpga-pain/fpga-pain/build/constraint/au_props.xdc

# IP: ip/clk_10/clk_10.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==clk_10 || ORIG_REF_NAME==clk_10} -quiet] -quiet
