

================================================================
== Vitis HLS Report for 'matrix_mult'
================================================================
* Date:           Sun Sep 19 18:33:44 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        matrix_mult_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.610 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  1.290 us|  1.290 us|  259|  259|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Col_Product  |      256|      256|         9|          2|          1|   125|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    198|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    190|    -|
|Register         |        -|    -|     380|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     380|    516|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +---------------------------------+------------------------------+--------------+
    |             Instance            |            Module            |  Expression  |
    +---------------------------------+------------------------------+--------------+
    |mac_muladd_8s_8s_16ns_16_4_1_U1  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 * i1 + i2|
    +---------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln10_1_fu_167_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln10_fu_182_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln12_1_fu_229_p2     |         +|   0|  0|  14|           6|           1|
    |add_ln12_fu_266_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln13_fu_313_p2       |         +|   0|  0|  13|           5|           5|
    |add_ln15_fu_340_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln16_1_fu_260_p2     |         +|   0|  0|  13|           5|           5|
    |add_ln16_2_fu_289_p2     |         +|   0|  0|  13|           5|           5|
    |add_ln16_3_fu_329_p2     |         +|   0|  0|   7|           5|           5|
    |add_ln16_4_fu_334_p2     |         +|   0|  0|   7|           5|           5|
    |and_ln10_fu_214_p2       |       and|   0|  0|   2|           1|           1|
    |ap_condition_124         |       and|   0|  0|   2|           1|           1|
    |ap_condition_197         |       and|   0|  0|   2|           1|           1|
    |ap_condition_427         |       and|   0|  0|   2|           1|           1|
    |icmp_ln10_fu_161_p2      |      icmp|   0|  0|  10|           7|           3|
    |icmp_ln12_fu_188_p2      |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln15_1_fu_345_p2    |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln15_fu_208_p2      |      icmp|   0|  0|   8|           3|           3|
    |or_ln12_fu_220_p2        |        or|   0|  0|   2|           1|           1|
    |grp_fu_389_p2            |    select|   0|  0|  16|           1|           1|
    |select_ln10_1_fu_194_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln10_fu_243_p3    |    select|   0|  0|   3|           1|           1|
    |select_ln12_2_fu_278_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln12_3_fu_295_p3  |    select|   0|  0|   6|           1|           1|
    |select_ln12_fu_272_p3    |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln10_fu_202_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 198|          79|          63|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  14|          3|    1|          3|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4                 |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg        |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    3|          6|
    |ap_sig_allocacmp_indvar_flatten15_load  |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|    6|         12|
    |ap_sig_allocacmp_indvar_flatten_load_1  |   9|          2|    6|         12|
    |ap_sig_allocacmp_k_load                 |  14|          3|    3|          9|
    |ap_sig_allocacmp_p_load                 |   9|          2|   16|         32|
    |empty_fu_66                             |   9|          2|   16|         32|
    |i_fu_82                                 |   9|          2|    3|          6|
    |indvar_flatten15_fu_86                  |   9|          2|    7|         14|
    |indvar_flatten_fu_78                    |   9|          2|    6|         12|
    |j_fu_74                                 |   9|          2|    3|          6|
    |k_fu_70                                 |   9|          2|    3|          6|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 190|         42|   87|        178|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |a_load_reg_529                    |   8|   0|    8|          0|
    |add_ln12_1_reg_473                |   6|   0|    6|          0|
    |add_ln13_reg_505                  |   5|   0|    5|          0|
    |add_ln16_1_reg_478                |   5|   0|    5|          0|
    |add_ln16_2_reg_500                |   5|   0|    5|          0|
    |add_ln16_4_reg_515                |   5|   0|    5|          0|
    |add_ln16_reg_554                  |  16|   0|   16|          0|
    |and_ln10_reg_462                  |   1|   0|    1|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |empty_fu_66                       |  16|   0|   16|          0|
    |i_fu_82                           |   3|   0|    3|          0|
    |icmp_ln10_reg_440                 |   1|   0|    1|          0|
    |icmp_ln12_reg_449                 |   1|   0|    1|          0|
    |icmp_ln15_1_reg_520               |   1|   0|    1|          0|
    |indvar_flatten15_fu_86            |   7|   0|    7|          0|
    |indvar_flatten_fu_78              |   6|   0|    6|          0|
    |j_fu_74                           |   3|   0|    3|          0|
    |k_fu_70                           |   3|   0|    3|          0|
    |k_load_reg_444                    |   3|   0|    3|          0|
    |or_ln12_reg_467                   |   1|   0|    1|          0|
    |prod_addr_reg_549                 |   5|   0|    5|          0|
    |select_ln10_1_reg_455             |   3|   0|    3|          0|
    |select_ln12_2_reg_489             |   3|   0|    3|          0|
    |select_ln12_reg_483               |   3|   0|    3|          0|
    |zext_ln16_1_reg_495               |   3|   0|    5|          2|
    |add_ln13_reg_505                  |  64|  32|    5|          0|
    |icmp_ln10_reg_440                 |  64|  32|    1|          0|
    |icmp_ln15_1_reg_520               |  64|  32|    1|          0|
    |or_ln12_reg_467                   |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 380| 128|  134|          2|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|   matrix_mult|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|   matrix_mult|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|   matrix_mult|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|   matrix_mult|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|   matrix_mult|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|   matrix_mult|  return value|
|a_address0     |  out|    5|   ap_memory|             a|         array|
|a_ce0          |  out|    1|   ap_memory|             a|         array|
|a_q0           |   in|    8|   ap_memory|             a|         array|
|b_address0     |  out|    5|   ap_memory|             b|         array|
|b_ce0          |  out|    1|   ap_memory|             b|         array|
|b_q0           |   in|    8|   ap_memory|             b|         array|
|prod_address0  |  out|    5|   ap_memory|          prod|         array|
|prod_ce0       |  out|    1|   ap_memory|          prod|         array|
|prod_we0       |  out|    1|   ap_memory|          prod|         array|
|prod_d0        |  out|   16|   ap_memory|          prod|         array|
+---------------+-----+-----+------------+--------------+--------------+

