// Seed: 3605671572
module module_0;
  wire id_1;
endmodule
module module_1 (
    output wire id_0
);
  struct packed {struct packed {logic id_2 = 1;} id_3;} id_4;
  ;
  module_0 modCall_1 ();
  assign id_0 = !-1;
endmodule
module module_2 (
    output supply0 id_0,
    input tri id_1,
    input wire id_2,
    input wire id_3,
    input supply1 id_4,
    input tri0 id_5,
    input wor id_6,
    input wand id_7,
    output supply0 id_8,
    output supply0 id_9,
    input supply0 id_10,
    input uwire id_11,
    output wand id_12,
    input tri id_13,
    output uwire id_14,
    output tri1 id_15
);
  logic id_17;
  assign id_15 = id_1 & -1;
  module_0 modCall_1 ();
  wire id_18;
endmodule
