[kernel] Parsing out/17_0001/17_merged.c (with preprocessing)
[wp] Running WP plugin...
[wp] Warning: Missing RTE guards
[wp] 9 goals scheduled
[wp] [Timeout] typed_main17_assert (Qed 2ms) (Alt-Ergo)
[wp] [Timeout] typed_main17_assert_3 (Qed 2ms) (Z3)
[wp] [Timeout] typed_main17_call_SwitchSSFun_requires (Qed 2ms) (Alt-Ergo)
[wp] Proved goals:    6 / 9
  Qed:             6
  Timeout:         3
------------------------------------------------------------
  Function SwitchSSFun
------------------------------------------------------------

Goal Post-condition (file out/17_0001/17_merged.c, line 19) in 'SwitchSSFun':
Prove: true.
Prover Qed returns Valid (6ms)

------------------------------------------------------------

Goal Post-condition (file out/17_0001/17_merged.c, line 20) in 'SwitchSSFun':
Prove: true.
Prover Qed returns Valid (6ms)

------------------------------------------------------------

Goal Post-condition (file out/17_0001/17_merged.c, line 21) in 'SwitchSSFun':
Prove: true.
Prover Qed returns Valid (7ms)

------------------------------------------------------------

Goal Post-condition (file out/17_0001/17_merged.c, line 22) in 'SwitchSSFun':
Prove: true.
Prover Qed returns Valid (7ms)

------------------------------------------------------------

Goal Post-condition (file out/17_0001/17_merged.c, line 23) in 'SwitchSSFun':
Prove: true.
Prover Qed returns Valid (8ms)

------------------------------------------------------------
------------------------------------------------------------
  Function main17
------------------------------------------------------------

Goal Assertion (file out/17_0001/17_merged.c, line 63):
Let x = Mint_0[shiftfield_F2___SwitchSS_flgSP(pIp_0)].
Let a = shiftfield_F2___SwitchSS_mDSSData(pIp_0).
Let x_1 = Mint_0[shiftfield_F1_TAG_DSS_DATA_stateFlag_A(a)].
Let x_2 = Mint_0[shiftfield_F1_TAG_DSS_DATA_stateFlag_B(a)].
Assume {
  Type: is_sint32(x) /\ is_sint32(x_1) /\ is_sint32(x_2).
  (* Heap *)
  Type: region(pIp_0.base) <= 0.
  (* Call 'SwitchSSFun' *)
  Have: (((x != 51) -> (x_1 = 0))) /\ (((x = 51) -> (x_1 = 1))) /\
      (((x != 51) -> (x_2 = 0))) /\ (((x = 51) -> (x_2 = 1))).
}
Prove: x_1 = 0.
Prover Z3 4.8.12 returns Unknown (Qed:2ms)
Prover Alt-Ergo 2.5.4 returns Timeout (Qed:2ms) (8s)

------------------------------------------------------------

Goal Assertion (file out/17_0001/17_merged.c, line 64):
Prove: true.
Prover Qed returns Valid (0.80ms)

------------------------------------------------------------

Goal Assertion (file out/17_0001/17_merged.c, line 65):
Let a = shiftfield_F2___SwitchSS_mDSSData(pIp_0).
Let x = Mint_0[shiftfield_F2___SwitchSS_flgSP(pIp_0)].
Assume {
  Type: is_sint32(x).
  (* Heap *)
  Type: region(pIp_0.base) <= 0.
  (* Call 'SwitchSSFun' *)
  Have: x != 51.
  (* Assertion *)
  Have: Mint_0[shiftfield_F1_TAG_DSS_DATA_stateFlag_A(a)] = 0.
  (* Assertion *)
  Have: Mint_0[shiftfield_F1_TAG_DSS_DATA_stateFlag_B(a)] = 0.
}
Prove: x = 0.
Prover Z3 4.8.12 returns Timeout (Qed:2ms) (8s)
Prover Alt-Ergo 2.5.4 returns Timeout (Qed:2ms) (8s)

------------------------------------------------------------

Goal Instance of 'Pre-condition (file out/17_0001/17_merged.c, line 18) in 'SwitchSSFun'' in 'main17' at call 'SwitchSSFun' (file out/17_0001/17_merged.c, line 61)
:
Assume { (* Heap *) Type: (region(pIp_0.base) <= 0) /\ linked(Malloc_0). }
Prove: valid_rw(Malloc_0, pIp_0, 3).
Prover Z3 4.8.12 returns Unknown (Qed:2ms)
Prover Alt-Ergo 2.5.4 returns Timeout (Qed:2ms) (8s)

------------------------------------------------------------
[wp:pedantic-assigns] out/17_0001/17_merged.c:25: Warning: 
  No 'assigns' specification for function 'SwitchSSFun'.
  Callers assumptions might be imprecise.
[wp:pedantic-assigns] out/17_0001/17_merged.c:54: Warning: 
  No 'assigns' specification for function 'main17'.
  Callers assumptions might be imprecise.
