{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1716828822903 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1716828822903 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 28 00:53:42 2024 " "Processing started: Tue May 28 00:53:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1716828822903 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1716828822903 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FPGA_control -c FPGA_control " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FPGA_control -c FPGA_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1716828822903 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_control_8_1200mv_85c_slow.vo E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/simulation/modelsim/ simulation " "Generated file FPGA_control_8_1200mv_85c_slow.vo in folder \"E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1716828824825 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_control_8_1200mv_0c_slow.vo E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/simulation/modelsim/ simulation " "Generated file FPGA_control_8_1200mv_0c_slow.vo in folder \"E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1716828825122 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_control_min_1200mv_0c_fast.vo E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/simulation/modelsim/ simulation " "Generated file FPGA_control_min_1200mv_0c_fast.vo in folder \"E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1716828825427 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_control.vo E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/simulation/modelsim/ simulation " "Generated file FPGA_control.vo in folder \"E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1716828825732 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_control_8_1200mv_85c_v_slow.sdo E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/simulation/modelsim/ simulation " "Generated file FPGA_control_8_1200mv_85c_v_slow.sdo in folder \"E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1716828826177 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_control_8_1200mv_0c_v_slow.sdo E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/simulation/modelsim/ simulation " "Generated file FPGA_control_8_1200mv_0c_v_slow.sdo in folder \"E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1716828826620 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_control_min_1200mv_0c_v_fast.sdo E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/simulation/modelsim/ simulation " "Generated file FPGA_control_min_1200mv_0c_v_fast.sdo in folder \"E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1716828827089 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_control_v.sdo E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/simulation/modelsim/ simulation " "Generated file FPGA_control_v.sdo in folder \"E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1716828827532 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4592 " "Peak virtual memory: 4592 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1716828828674 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 28 00:53:48 2024 " "Processing ended: Tue May 28 00:53:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1716828828674 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1716828828674 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1716828828674 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1716828828674 ""}
