/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Mon May  4 10:42:12 2015
 *                 Full Compile MD5 Checksum  3fa71b7874a727210919dce012235db9
 *                     (minus title and desc)
 *                 MD5 Checksum               354cf45b714a5565197034df92d073c7
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15517
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008005
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_AVS_CPU_CTRL_H__
#define BCHP_AVS_CPU_CTRL_H__

/***************************************************************************
 *AVS_CPU_CTRL - CPU Control Registers
 ***************************************************************************/
#define BCHP_AVS_CPU_CTRL_REVID                  0x20431300 /* [RO] LEAP Revision ID */
#define BCHP_AVS_CPU_CTRL_CTRL                   0x20431304 /* [RW] Main Control Register */
#define BCHP_AVS_CPU_CTRL_ACCESS_LOCK            0x20431308 /* [RW] Access Lock Register */
#define BCHP_AVS_CPU_CTRL_SW_SPARE0              0x20431310 /* [RW] Software Spare Register 0 */
#define BCHP_AVS_CPU_CTRL_SW_SPARE1              0x20431314 /* [RW] Software Spare Register 1 */
#define BCHP_AVS_CPU_CTRL_SW_SPARE2              0x20431318 /* [RW] Software Spare Register 2 */
#define BCHP_AVS_CPU_CTRL_SW_SPARE3              0x2043131c /* [RW] Software Spare Register 3 */
#define BCHP_AVS_CPU_CTRL_RBUS_ERR_ADDR          0x20431320 /* [RW] RBUS Error Address */
#define BCHP_AVS_CPU_CTRL_RBUS_ERR_DATA          0x20431324 /* [RW] RBUS Error Write Data */
#define BCHP_AVS_CPU_CTRL_RBUS_ERR_XAC           0x20431328 /* [RW] RBUS Error Transaction */
#define BCHP_AVS_CPU_CTRL_RBUS_ERR_CTRL          0x2043132c /* [RW] RBUS Error Control */
#define BCHP_AVS_CPU_CTRL_SYS_ADDR_OFFSET        0x20431330 /* [RW] System Address Offset Register */
#define BCHP_AVS_CPU_CTRL_TIMER0                 0x20431340 /* [RW] Timer0 Control Register */
#define BCHP_AVS_CPU_CTRL_TIMER0_COUNT           0x20431344 /* [RO] Timer0 Current Count */
#define BCHP_AVS_CPU_CTRL_TIMER1                 0x20431348 /* [RW] Timer1 Control Register */
#define BCHP_AVS_CPU_CTRL_TIMER1_COUNT           0x2043134c /* [RO] Timer1 Current Count */
#define BCHP_AVS_CPU_CTRL_TIMER2                 0x20431350 /* [RW] Timer2 Control Register */
#define BCHP_AVS_CPU_CTRL_TIMER2_COUNT           0x20431354 /* [RO] Timer2 Current Count */
#define BCHP_AVS_CPU_CTRL_TIMER3                 0x20431358 /* [RW] Timer3 Control Register */
#define BCHP_AVS_CPU_CTRL_TIMER3_COUNT           0x2043135c /* [RO] Timer3 Current Count */

/***************************************************************************
 *REVID - LEAP Revision ID
 ***************************************************************************/
/* AVS_CPU_CTRL :: REVID :: reserved0 [31:16] */
#define BCHP_AVS_CPU_CTRL_REVID_reserved0_MASK                     0xffff0000
#define BCHP_AVS_CPU_CTRL_REVID_reserved0_SHIFT                    16

/* AVS_CPU_CTRL :: REVID :: MAJOR [15:08] */
#define BCHP_AVS_CPU_CTRL_REVID_MAJOR_MASK                         0x0000ff00
#define BCHP_AVS_CPU_CTRL_REVID_MAJOR_SHIFT                        8

/* AVS_CPU_CTRL :: REVID :: MINOR [07:00] */
#define BCHP_AVS_CPU_CTRL_REVID_MINOR_MASK                         0x000000ff
#define BCHP_AVS_CPU_CTRL_REVID_MINOR_SHIFT                        0

/***************************************************************************
 *CTRL - Main Control Register
 ***************************************************************************/
/* AVS_CPU_CTRL :: CTRL :: reserved0 [31:16] */
#define BCHP_AVS_CPU_CTRL_CTRL_reserved0_MASK                      0xffff0000
#define BCHP_AVS_CPU_CTRL_CTRL_reserved0_SHIFT                     16

/* AVS_CPU_CTRL :: CTRL :: RBUS_TIMEOUT_SEL [15:12] */
#define BCHP_AVS_CPU_CTRL_CTRL_RBUS_TIMEOUT_SEL_MASK               0x0000f000
#define BCHP_AVS_CPU_CTRL_CTRL_RBUS_TIMEOUT_SEL_SHIFT              12
#define BCHP_AVS_CPU_CTRL_CTRL_RBUS_TIMEOUT_SEL_DEFAULT            0x0000000a

/* AVS_CPU_CTRL :: CTRL :: WDOG_EN [11:11] */
#define BCHP_AVS_CPU_CTRL_CTRL_WDOG_EN_MASK                        0x00000800
#define BCHP_AVS_CPU_CTRL_CTRL_WDOG_EN_SHIFT                       11
#define BCHP_AVS_CPU_CTRL_CTRL_WDOG_EN_DEFAULT                     0x00000000

/* AVS_CPU_CTRL :: CTRL :: reserved1 [10:06] */
#define BCHP_AVS_CPU_CTRL_CTRL_reserved1_MASK                      0x000007c0
#define BCHP_AVS_CPU_CTRL_CTRL_reserved1_SHIFT                     6

/* AVS_CPU_CTRL :: CTRL :: HOSTIF_SEL [05:05] */
#define BCHP_AVS_CPU_CTRL_CTRL_HOSTIF_SEL_MASK                     0x00000020
#define BCHP_AVS_CPU_CTRL_CTRL_HOSTIF_SEL_SHIFT                    5
#define BCHP_AVS_CPU_CTRL_CTRL_HOSTIF_SEL_DEFAULT                  0x00000000

/* AVS_CPU_CTRL :: CTRL :: START_ARC [04:04] */
#define BCHP_AVS_CPU_CTRL_CTRL_START_ARC_MASK                      0x00000010
#define BCHP_AVS_CPU_CTRL_CTRL_START_ARC_SHIFT                     4
#define BCHP_AVS_CPU_CTRL_CTRL_START_ARC_DEFAULT                   0x00000000

/* AVS_CPU_CTRL :: CTRL :: UART_RST [03:03] */
#define BCHP_AVS_CPU_CTRL_CTRL_UART_RST_MASK                       0x00000008
#define BCHP_AVS_CPU_CTRL_CTRL_UART_RST_SHIFT                      3
#define BCHP_AVS_CPU_CTRL_CTRL_UART_RST_DEFAULT                    0x00000000

/* AVS_CPU_CTRL :: CTRL :: reserved2 [02:01] */
#define BCHP_AVS_CPU_CTRL_CTRL_reserved2_MASK                      0x00000006
#define BCHP_AVS_CPU_CTRL_CTRL_reserved2_SHIFT                     1

/* AVS_CPU_CTRL :: CTRL :: AVS_RST [00:00] */
#define BCHP_AVS_CPU_CTRL_CTRL_AVS_RST_MASK                        0x00000001
#define BCHP_AVS_CPU_CTRL_CTRL_AVS_RST_SHIFT                       0
#define BCHP_AVS_CPU_CTRL_CTRL_AVS_RST_DEFAULT                     0x00000000

/***************************************************************************
 *ACCESS_LOCK - Access Lock Register
 ***************************************************************************/
/* AVS_CPU_CTRL :: ACCESS_LOCK :: reserved0 [31:03] */
#define BCHP_AVS_CPU_CTRL_ACCESS_LOCK_reserved0_MASK               0xfffffff8
#define BCHP_AVS_CPU_CTRL_ACCESS_LOCK_reserved0_SHIFT              3

/* AVS_CPU_CTRL :: ACCESS_LOCK :: ICM_LOCK [02:02] */
#define BCHP_AVS_CPU_CTRL_ACCESS_LOCK_ICM_LOCK_MASK                0x00000004
#define BCHP_AVS_CPU_CTRL_ACCESS_LOCK_ICM_LOCK_SHIFT               2
#define BCHP_AVS_CPU_CTRL_ACCESS_LOCK_ICM_LOCK_DEFAULT             0x00000000

/* AVS_CPU_CTRL :: ACCESS_LOCK :: DCM_LOCK [01:01] */
#define BCHP_AVS_CPU_CTRL_ACCESS_LOCK_DCM_LOCK_MASK                0x00000002
#define BCHP_AVS_CPU_CTRL_ACCESS_LOCK_DCM_LOCK_SHIFT               1
#define BCHP_AVS_CPU_CTRL_ACCESS_LOCK_DCM_LOCK_DEFAULT             0x00000000

/* AVS_CPU_CTRL :: ACCESS_LOCK :: HOSTIF_LOCK [00:00] */
#define BCHP_AVS_CPU_CTRL_ACCESS_LOCK_HOSTIF_LOCK_MASK             0x00000001
#define BCHP_AVS_CPU_CTRL_ACCESS_LOCK_HOSTIF_LOCK_SHIFT            0
#define BCHP_AVS_CPU_CTRL_ACCESS_LOCK_HOSTIF_LOCK_DEFAULT          0x00000000

/***************************************************************************
 *SW_SPARE0 - Software Spare Register 0
 ***************************************************************************/
/* AVS_CPU_CTRL :: SW_SPARE0 :: SPARE [31:00] */
#define BCHP_AVS_CPU_CTRL_SW_SPARE0_SPARE_MASK                     0xffffffff
#define BCHP_AVS_CPU_CTRL_SW_SPARE0_SPARE_SHIFT                    0
#define BCHP_AVS_CPU_CTRL_SW_SPARE0_SPARE_DEFAULT                  0x00000000

/***************************************************************************
 *SW_SPARE1 - Software Spare Register 1
 ***************************************************************************/
/* AVS_CPU_CTRL :: SW_SPARE1 :: SPARE [31:00] */
#define BCHP_AVS_CPU_CTRL_SW_SPARE1_SPARE_MASK                     0xffffffff
#define BCHP_AVS_CPU_CTRL_SW_SPARE1_SPARE_SHIFT                    0
#define BCHP_AVS_CPU_CTRL_SW_SPARE1_SPARE_DEFAULT                  0x00000000

/***************************************************************************
 *SW_SPARE2 - Software Spare Register 2
 ***************************************************************************/
/* AVS_CPU_CTRL :: SW_SPARE2 :: SPARE [31:00] */
#define BCHP_AVS_CPU_CTRL_SW_SPARE2_SPARE_MASK                     0xffffffff
#define BCHP_AVS_CPU_CTRL_SW_SPARE2_SPARE_SHIFT                    0
#define BCHP_AVS_CPU_CTRL_SW_SPARE2_SPARE_DEFAULT                  0x00000000

/***************************************************************************
 *SW_SPARE3 - Software Spare Register 3
 ***************************************************************************/
/* AVS_CPU_CTRL :: SW_SPARE3 :: SPARE [31:00] */
#define BCHP_AVS_CPU_CTRL_SW_SPARE3_SPARE_MASK                     0xffffffff
#define BCHP_AVS_CPU_CTRL_SW_SPARE3_SPARE_SHIFT                    0
#define BCHP_AVS_CPU_CTRL_SW_SPARE3_SPARE_DEFAULT                  0x00000000

/***************************************************************************
 *RBUS_ERR_ADDR - RBUS Error Address
 ***************************************************************************/
/* AVS_CPU_CTRL :: RBUS_ERR_ADDR :: ADDR [31:00] */
#define BCHP_AVS_CPU_CTRL_RBUS_ERR_ADDR_ADDR_MASK                  0xffffffff
#define BCHP_AVS_CPU_CTRL_RBUS_ERR_ADDR_ADDR_SHIFT                 0

/***************************************************************************
 *RBUS_ERR_DATA - RBUS Error Write Data
 ***************************************************************************/
/* AVS_CPU_CTRL :: RBUS_ERR_DATA :: DATA [31:00] */
#define BCHP_AVS_CPU_CTRL_RBUS_ERR_DATA_DATA_MASK                  0xffffffff
#define BCHP_AVS_CPU_CTRL_RBUS_ERR_DATA_DATA_SHIFT                 0

/***************************************************************************
 *RBUS_ERR_XAC - RBUS Error Transaction
 ***************************************************************************/
/* AVS_CPU_CTRL :: RBUS_ERR_XAC :: reserved0 [31:01] */
#define BCHP_AVS_CPU_CTRL_RBUS_ERR_XAC_reserved0_MASK              0xfffffffe
#define BCHP_AVS_CPU_CTRL_RBUS_ERR_XAC_reserved0_SHIFT             1

/* AVS_CPU_CTRL :: RBUS_ERR_XAC :: XAC [00:00] */
#define BCHP_AVS_CPU_CTRL_RBUS_ERR_XAC_XAC_MASK                    0x00000001
#define BCHP_AVS_CPU_CTRL_RBUS_ERR_XAC_XAC_SHIFT                   0

/***************************************************************************
 *RBUS_ERR_CTRL - RBUS Error Control
 ***************************************************************************/
/* AVS_CPU_CTRL :: RBUS_ERR_CTRL :: reserved0 [31:01] */
#define BCHP_AVS_CPU_CTRL_RBUS_ERR_CTRL_reserved0_MASK             0xfffffffe
#define BCHP_AVS_CPU_CTRL_RBUS_ERR_CTRL_reserved0_SHIFT            1

/* AVS_CPU_CTRL :: RBUS_ERR_CTRL :: CLR [00:00] */
#define BCHP_AVS_CPU_CTRL_RBUS_ERR_CTRL_CLR_MASK                   0x00000001
#define BCHP_AVS_CPU_CTRL_RBUS_ERR_CTRL_CLR_SHIFT                  0
#define BCHP_AVS_CPU_CTRL_RBUS_ERR_CTRL_CLR_DEFAULT                0x00000000

/***************************************************************************
 *SYS_ADDR_OFFSET - System Address Offset Register
 ***************************************************************************/
/* AVS_CPU_CTRL :: SYS_ADDR_OFFSET :: SYS_ADDR_OFFSET [31:00] */
#define BCHP_AVS_CPU_CTRL_SYS_ADDR_OFFSET_SYS_ADDR_OFFSET_MASK     0xffffffff
#define BCHP_AVS_CPU_CTRL_SYS_ADDR_OFFSET_SYS_ADDR_OFFSET_SHIFT    0
#define BCHP_AVS_CPU_CTRL_SYS_ADDR_OFFSET_SYS_ADDR_OFFSET_DEFAULT  0x00010000

/***************************************************************************
 *TIMER0 - Timer0 Control Register
 ***************************************************************************/
/* AVS_CPU_CTRL :: TIMER0 :: ENABLE [31:31] */
#define BCHP_AVS_CPU_CTRL_TIMER0_ENABLE_MASK                       0x80000000
#define BCHP_AVS_CPU_CTRL_TIMER0_ENABLE_SHIFT                      31
#define BCHP_AVS_CPU_CTRL_TIMER0_ENABLE_DEFAULT                    0x00000000

/* AVS_CPU_CTRL :: TIMER0 :: PERIODIC [30:30] */
#define BCHP_AVS_CPU_CTRL_TIMER0_PERIODIC_MASK                     0x40000000
#define BCHP_AVS_CPU_CTRL_TIMER0_PERIODIC_SHIFT                    30
#define BCHP_AVS_CPU_CTRL_TIMER0_PERIODIC_DEFAULT                  0x00000000

/* AVS_CPU_CTRL :: TIMER0 :: COMPARE [29:00] */
#define BCHP_AVS_CPU_CTRL_TIMER0_COMPARE_MASK                      0x3fffffff
#define BCHP_AVS_CPU_CTRL_TIMER0_COMPARE_SHIFT                     0
#define BCHP_AVS_CPU_CTRL_TIMER0_COMPARE_DEFAULT                   0x00000000

/***************************************************************************
 *TIMER0_COUNT - Timer0 Current Count
 ***************************************************************************/
/* AVS_CPU_CTRL :: TIMER0_COUNT :: reserved0 [31:30] */
#define BCHP_AVS_CPU_CTRL_TIMER0_COUNT_reserved0_MASK              0xc0000000
#define BCHP_AVS_CPU_CTRL_TIMER0_COUNT_reserved0_SHIFT             30

/* AVS_CPU_CTRL :: TIMER0_COUNT :: COUNT [29:00] */
#define BCHP_AVS_CPU_CTRL_TIMER0_COUNT_COUNT_MASK                  0x3fffffff
#define BCHP_AVS_CPU_CTRL_TIMER0_COUNT_COUNT_SHIFT                 0
#define BCHP_AVS_CPU_CTRL_TIMER0_COUNT_COUNT_DEFAULT               0x00000000

/***************************************************************************
 *TIMER1 - Timer1 Control Register
 ***************************************************************************/
/* AVS_CPU_CTRL :: TIMER1 :: ENABLE [31:31] */
#define BCHP_AVS_CPU_CTRL_TIMER1_ENABLE_MASK                       0x80000000
#define BCHP_AVS_CPU_CTRL_TIMER1_ENABLE_SHIFT                      31
#define BCHP_AVS_CPU_CTRL_TIMER1_ENABLE_DEFAULT                    0x00000000

/* AVS_CPU_CTRL :: TIMER1 :: PERIODIC [30:30] */
#define BCHP_AVS_CPU_CTRL_TIMER1_PERIODIC_MASK                     0x40000000
#define BCHP_AVS_CPU_CTRL_TIMER1_PERIODIC_SHIFT                    30
#define BCHP_AVS_CPU_CTRL_TIMER1_PERIODIC_DEFAULT                  0x00000000

/* AVS_CPU_CTRL :: TIMER1 :: COMPARE [29:00] */
#define BCHP_AVS_CPU_CTRL_TIMER1_COMPARE_MASK                      0x3fffffff
#define BCHP_AVS_CPU_CTRL_TIMER1_COMPARE_SHIFT                     0
#define BCHP_AVS_CPU_CTRL_TIMER1_COMPARE_DEFAULT                   0x00000000

/***************************************************************************
 *TIMER1_COUNT - Timer1 Current Count
 ***************************************************************************/
/* AVS_CPU_CTRL :: TIMER1_COUNT :: reserved0 [31:30] */
#define BCHP_AVS_CPU_CTRL_TIMER1_COUNT_reserved0_MASK              0xc0000000
#define BCHP_AVS_CPU_CTRL_TIMER1_COUNT_reserved0_SHIFT             30

/* AVS_CPU_CTRL :: TIMER1_COUNT :: COUNT [29:00] */
#define BCHP_AVS_CPU_CTRL_TIMER1_COUNT_COUNT_MASK                  0x3fffffff
#define BCHP_AVS_CPU_CTRL_TIMER1_COUNT_COUNT_SHIFT                 0
#define BCHP_AVS_CPU_CTRL_TIMER1_COUNT_COUNT_DEFAULT               0x00000000

/***************************************************************************
 *TIMER2 - Timer2 Control Register
 ***************************************************************************/
/* AVS_CPU_CTRL :: TIMER2 :: ENABLE [31:31] */
#define BCHP_AVS_CPU_CTRL_TIMER2_ENABLE_MASK                       0x80000000
#define BCHP_AVS_CPU_CTRL_TIMER2_ENABLE_SHIFT                      31
#define BCHP_AVS_CPU_CTRL_TIMER2_ENABLE_DEFAULT                    0x00000000

/* AVS_CPU_CTRL :: TIMER2 :: PERIODIC [30:30] */
#define BCHP_AVS_CPU_CTRL_TIMER2_PERIODIC_MASK                     0x40000000
#define BCHP_AVS_CPU_CTRL_TIMER2_PERIODIC_SHIFT                    30
#define BCHP_AVS_CPU_CTRL_TIMER2_PERIODIC_DEFAULT                  0x00000000

/* AVS_CPU_CTRL :: TIMER2 :: COMPARE [29:00] */
#define BCHP_AVS_CPU_CTRL_TIMER2_COMPARE_MASK                      0x3fffffff
#define BCHP_AVS_CPU_CTRL_TIMER2_COMPARE_SHIFT                     0
#define BCHP_AVS_CPU_CTRL_TIMER2_COMPARE_DEFAULT                   0x00000000

/***************************************************************************
 *TIMER2_COUNT - Timer2 Current Count
 ***************************************************************************/
/* AVS_CPU_CTRL :: TIMER2_COUNT :: reserved0 [31:30] */
#define BCHP_AVS_CPU_CTRL_TIMER2_COUNT_reserved0_MASK              0xc0000000
#define BCHP_AVS_CPU_CTRL_TIMER2_COUNT_reserved0_SHIFT             30

/* AVS_CPU_CTRL :: TIMER2_COUNT :: COUNT [29:00] */
#define BCHP_AVS_CPU_CTRL_TIMER2_COUNT_COUNT_MASK                  0x3fffffff
#define BCHP_AVS_CPU_CTRL_TIMER2_COUNT_COUNT_SHIFT                 0
#define BCHP_AVS_CPU_CTRL_TIMER2_COUNT_COUNT_DEFAULT               0x00000000

/***************************************************************************
 *TIMER3 - Timer3 Control Register
 ***************************************************************************/
/* AVS_CPU_CTRL :: TIMER3 :: ENABLE [31:31] */
#define BCHP_AVS_CPU_CTRL_TIMER3_ENABLE_MASK                       0x80000000
#define BCHP_AVS_CPU_CTRL_TIMER3_ENABLE_SHIFT                      31
#define BCHP_AVS_CPU_CTRL_TIMER3_ENABLE_DEFAULT                    0x00000000

/* AVS_CPU_CTRL :: TIMER3 :: PERIODIC [30:30] */
#define BCHP_AVS_CPU_CTRL_TIMER3_PERIODIC_MASK                     0x40000000
#define BCHP_AVS_CPU_CTRL_TIMER3_PERIODIC_SHIFT                    30
#define BCHP_AVS_CPU_CTRL_TIMER3_PERIODIC_DEFAULT                  0x00000000

/* AVS_CPU_CTRL :: TIMER3 :: COMPARE [29:00] */
#define BCHP_AVS_CPU_CTRL_TIMER3_COMPARE_MASK                      0x3fffffff
#define BCHP_AVS_CPU_CTRL_TIMER3_COMPARE_SHIFT                     0
#define BCHP_AVS_CPU_CTRL_TIMER3_COMPARE_DEFAULT                   0x00000000

/***************************************************************************
 *TIMER3_COUNT - Timer3 Current Count
 ***************************************************************************/
/* AVS_CPU_CTRL :: TIMER3_COUNT :: reserved0 [31:30] */
#define BCHP_AVS_CPU_CTRL_TIMER3_COUNT_reserved0_MASK              0xc0000000
#define BCHP_AVS_CPU_CTRL_TIMER3_COUNT_reserved0_SHIFT             30

/* AVS_CPU_CTRL :: TIMER3_COUNT :: COUNT [29:00] */
#define BCHP_AVS_CPU_CTRL_TIMER3_COUNT_COUNT_MASK                  0x3fffffff
#define BCHP_AVS_CPU_CTRL_TIMER3_COUNT_COUNT_SHIFT                 0
#define BCHP_AVS_CPU_CTRL_TIMER3_COUNT_COUNT_DEFAULT               0x00000000

#endif /* #ifndef BCHP_AVS_CPU_CTRL_H__ */

/* End of File */
