
USB_MassStorage_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c390  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  0800c628  0800c628  0000d628  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c6d8  0800c6d8  0000e104  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c6d8  0800c6d8  0000d6d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c6e0  0800c6e0  0000e104  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c6e0  0800c6e0  0000d6e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c6e4  0800c6e4  0000d6e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000104  24000000  0800c6e8  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000d78  24000104  0800c7ec  0000e104  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  24000e7c  0800c7ec  0000ee7c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000e104  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001eb04  00000000  00000000  0000e132  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000047a6  00000000  00000000  0002cc36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015b0  00000000  00000000  000313e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001064  00000000  00000000  00032990  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003ecf1  00000000  00000000  000339f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002125b  00000000  00000000  000726e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0018367a  00000000  00000000  00093940  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00216fba  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000058c8  00000000  00000000  00217000  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  0021c8c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000104 	.word	0x24000104
 80002b4:	00000000 	.word	0x00000000
 80002b8:	0800c610 	.word	0x0800c610

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000108 	.word	0x24000108
 80002d4:	0800c610 	.word	0x0800c610

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b988 	b.w	8000600 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	468e      	mov	lr, r1
 8000310:	4604      	mov	r4, r0
 8000312:	4688      	mov	r8, r1
 8000314:	2b00      	cmp	r3, #0
 8000316:	d14a      	bne.n	80003ae <__udivmoddi4+0xa6>
 8000318:	428a      	cmp	r2, r1
 800031a:	4617      	mov	r7, r2
 800031c:	d962      	bls.n	80003e4 <__udivmoddi4+0xdc>
 800031e:	fab2 f682 	clz	r6, r2
 8000322:	b14e      	cbz	r6, 8000338 <__udivmoddi4+0x30>
 8000324:	f1c6 0320 	rsb	r3, r6, #32
 8000328:	fa01 f806 	lsl.w	r8, r1, r6
 800032c:	fa20 f303 	lsr.w	r3, r0, r3
 8000330:	40b7      	lsls	r7, r6
 8000332:	ea43 0808 	orr.w	r8, r3, r8
 8000336:	40b4      	lsls	r4, r6
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	fa1f fc87 	uxth.w	ip, r7
 8000340:	fbb8 f1fe 	udiv	r1, r8, lr
 8000344:	0c23      	lsrs	r3, r4, #16
 8000346:	fb0e 8811 	mls	r8, lr, r1, r8
 800034a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800034e:	fb01 f20c 	mul.w	r2, r1, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d909      	bls.n	800036a <__udivmoddi4+0x62>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f101 30ff 	add.w	r0, r1, #4294967295
 800035c:	f080 80ea 	bcs.w	8000534 <__udivmoddi4+0x22c>
 8000360:	429a      	cmp	r2, r3
 8000362:	f240 80e7 	bls.w	8000534 <__udivmoddi4+0x22c>
 8000366:	3902      	subs	r1, #2
 8000368:	443b      	add	r3, r7
 800036a:	1a9a      	subs	r2, r3, r2
 800036c:	b2a3      	uxth	r3, r4
 800036e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000372:	fb0e 2210 	mls	r2, lr, r0, r2
 8000376:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800037a:	fb00 fc0c 	mul.w	ip, r0, ip
 800037e:	459c      	cmp	ip, r3
 8000380:	d909      	bls.n	8000396 <__udivmoddi4+0x8e>
 8000382:	18fb      	adds	r3, r7, r3
 8000384:	f100 32ff 	add.w	r2, r0, #4294967295
 8000388:	f080 80d6 	bcs.w	8000538 <__udivmoddi4+0x230>
 800038c:	459c      	cmp	ip, r3
 800038e:	f240 80d3 	bls.w	8000538 <__udivmoddi4+0x230>
 8000392:	443b      	add	r3, r7
 8000394:	3802      	subs	r0, #2
 8000396:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800039a:	eba3 030c 	sub.w	r3, r3, ip
 800039e:	2100      	movs	r1, #0
 80003a0:	b11d      	cbz	r5, 80003aa <__udivmoddi4+0xa2>
 80003a2:	40f3      	lsrs	r3, r6
 80003a4:	2200      	movs	r2, #0
 80003a6:	e9c5 3200 	strd	r3, r2, [r5]
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d905      	bls.n	80003be <__udivmoddi4+0xb6>
 80003b2:	b10d      	cbz	r5, 80003b8 <__udivmoddi4+0xb0>
 80003b4:	e9c5 0100 	strd	r0, r1, [r5]
 80003b8:	2100      	movs	r1, #0
 80003ba:	4608      	mov	r0, r1
 80003bc:	e7f5      	b.n	80003aa <__udivmoddi4+0xa2>
 80003be:	fab3 f183 	clz	r1, r3
 80003c2:	2900      	cmp	r1, #0
 80003c4:	d146      	bne.n	8000454 <__udivmoddi4+0x14c>
 80003c6:	4573      	cmp	r3, lr
 80003c8:	d302      	bcc.n	80003d0 <__udivmoddi4+0xc8>
 80003ca:	4282      	cmp	r2, r0
 80003cc:	f200 8105 	bhi.w	80005da <__udivmoddi4+0x2d2>
 80003d0:	1a84      	subs	r4, r0, r2
 80003d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80003d6:	2001      	movs	r0, #1
 80003d8:	4690      	mov	r8, r2
 80003da:	2d00      	cmp	r5, #0
 80003dc:	d0e5      	beq.n	80003aa <__udivmoddi4+0xa2>
 80003de:	e9c5 4800 	strd	r4, r8, [r5]
 80003e2:	e7e2      	b.n	80003aa <__udivmoddi4+0xa2>
 80003e4:	2a00      	cmp	r2, #0
 80003e6:	f000 8090 	beq.w	800050a <__udivmoddi4+0x202>
 80003ea:	fab2 f682 	clz	r6, r2
 80003ee:	2e00      	cmp	r6, #0
 80003f0:	f040 80a4 	bne.w	800053c <__udivmoddi4+0x234>
 80003f4:	1a8a      	subs	r2, r1, r2
 80003f6:	0c03      	lsrs	r3, r0, #16
 80003f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003fc:	b280      	uxth	r0, r0
 80003fe:	b2bc      	uxth	r4, r7
 8000400:	2101      	movs	r1, #1
 8000402:	fbb2 fcfe 	udiv	ip, r2, lr
 8000406:	fb0e 221c 	mls	r2, lr, ip, r2
 800040a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800040e:	fb04 f20c 	mul.w	r2, r4, ip
 8000412:	429a      	cmp	r2, r3
 8000414:	d907      	bls.n	8000426 <__udivmoddi4+0x11e>
 8000416:	18fb      	adds	r3, r7, r3
 8000418:	f10c 38ff 	add.w	r8, ip, #4294967295
 800041c:	d202      	bcs.n	8000424 <__udivmoddi4+0x11c>
 800041e:	429a      	cmp	r2, r3
 8000420:	f200 80e0 	bhi.w	80005e4 <__udivmoddi4+0x2dc>
 8000424:	46c4      	mov	ip, r8
 8000426:	1a9b      	subs	r3, r3, r2
 8000428:	fbb3 f2fe 	udiv	r2, r3, lr
 800042c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000430:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000434:	fb02 f404 	mul.w	r4, r2, r4
 8000438:	429c      	cmp	r4, r3
 800043a:	d907      	bls.n	800044c <__udivmoddi4+0x144>
 800043c:	18fb      	adds	r3, r7, r3
 800043e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x142>
 8000444:	429c      	cmp	r4, r3
 8000446:	f200 80ca 	bhi.w	80005de <__udivmoddi4+0x2d6>
 800044a:	4602      	mov	r2, r0
 800044c:	1b1b      	subs	r3, r3, r4
 800044e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000452:	e7a5      	b.n	80003a0 <__udivmoddi4+0x98>
 8000454:	f1c1 0620 	rsb	r6, r1, #32
 8000458:	408b      	lsls	r3, r1
 800045a:	fa22 f706 	lsr.w	r7, r2, r6
 800045e:	431f      	orrs	r7, r3
 8000460:	fa0e f401 	lsl.w	r4, lr, r1
 8000464:	fa20 f306 	lsr.w	r3, r0, r6
 8000468:	fa2e fe06 	lsr.w	lr, lr, r6
 800046c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000470:	4323      	orrs	r3, r4
 8000472:	fa00 f801 	lsl.w	r8, r0, r1
 8000476:	fa1f fc87 	uxth.w	ip, r7
 800047a:	fbbe f0f9 	udiv	r0, lr, r9
 800047e:	0c1c      	lsrs	r4, r3, #16
 8000480:	fb09 ee10 	mls	lr, r9, r0, lr
 8000484:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000488:	fb00 fe0c 	mul.w	lr, r0, ip
 800048c:	45a6      	cmp	lr, r4
 800048e:	fa02 f201 	lsl.w	r2, r2, r1
 8000492:	d909      	bls.n	80004a8 <__udivmoddi4+0x1a0>
 8000494:	193c      	adds	r4, r7, r4
 8000496:	f100 3aff 	add.w	sl, r0, #4294967295
 800049a:	f080 809c 	bcs.w	80005d6 <__udivmoddi4+0x2ce>
 800049e:	45a6      	cmp	lr, r4
 80004a0:	f240 8099 	bls.w	80005d6 <__udivmoddi4+0x2ce>
 80004a4:	3802      	subs	r0, #2
 80004a6:	443c      	add	r4, r7
 80004a8:	eba4 040e 	sub.w	r4, r4, lr
 80004ac:	fa1f fe83 	uxth.w	lr, r3
 80004b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80004b4:	fb09 4413 	mls	r4, r9, r3, r4
 80004b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c0:	45a4      	cmp	ip, r4
 80004c2:	d908      	bls.n	80004d6 <__udivmoddi4+0x1ce>
 80004c4:	193c      	adds	r4, r7, r4
 80004c6:	f103 3eff 	add.w	lr, r3, #4294967295
 80004ca:	f080 8082 	bcs.w	80005d2 <__udivmoddi4+0x2ca>
 80004ce:	45a4      	cmp	ip, r4
 80004d0:	d97f      	bls.n	80005d2 <__udivmoddi4+0x2ca>
 80004d2:	3b02      	subs	r3, #2
 80004d4:	443c      	add	r4, r7
 80004d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004da:	eba4 040c 	sub.w	r4, r4, ip
 80004de:	fba0 ec02 	umull	lr, ip, r0, r2
 80004e2:	4564      	cmp	r4, ip
 80004e4:	4673      	mov	r3, lr
 80004e6:	46e1      	mov	r9, ip
 80004e8:	d362      	bcc.n	80005b0 <__udivmoddi4+0x2a8>
 80004ea:	d05f      	beq.n	80005ac <__udivmoddi4+0x2a4>
 80004ec:	b15d      	cbz	r5, 8000506 <__udivmoddi4+0x1fe>
 80004ee:	ebb8 0203 	subs.w	r2, r8, r3
 80004f2:	eb64 0409 	sbc.w	r4, r4, r9
 80004f6:	fa04 f606 	lsl.w	r6, r4, r6
 80004fa:	fa22 f301 	lsr.w	r3, r2, r1
 80004fe:	431e      	orrs	r6, r3
 8000500:	40cc      	lsrs	r4, r1
 8000502:	e9c5 6400 	strd	r6, r4, [r5]
 8000506:	2100      	movs	r1, #0
 8000508:	e74f      	b.n	80003aa <__udivmoddi4+0xa2>
 800050a:	fbb1 fcf2 	udiv	ip, r1, r2
 800050e:	0c01      	lsrs	r1, r0, #16
 8000510:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000514:	b280      	uxth	r0, r0
 8000516:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800051a:	463b      	mov	r3, r7
 800051c:	4638      	mov	r0, r7
 800051e:	463c      	mov	r4, r7
 8000520:	46b8      	mov	r8, r7
 8000522:	46be      	mov	lr, r7
 8000524:	2620      	movs	r6, #32
 8000526:	fbb1 f1f7 	udiv	r1, r1, r7
 800052a:	eba2 0208 	sub.w	r2, r2, r8
 800052e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000532:	e766      	b.n	8000402 <__udivmoddi4+0xfa>
 8000534:	4601      	mov	r1, r0
 8000536:	e718      	b.n	800036a <__udivmoddi4+0x62>
 8000538:	4610      	mov	r0, r2
 800053a:	e72c      	b.n	8000396 <__udivmoddi4+0x8e>
 800053c:	f1c6 0220 	rsb	r2, r6, #32
 8000540:	fa2e f302 	lsr.w	r3, lr, r2
 8000544:	40b7      	lsls	r7, r6
 8000546:	40b1      	lsls	r1, r6
 8000548:	fa20 f202 	lsr.w	r2, r0, r2
 800054c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000550:	430a      	orrs	r2, r1
 8000552:	fbb3 f8fe 	udiv	r8, r3, lr
 8000556:	b2bc      	uxth	r4, r7
 8000558:	fb0e 3318 	mls	r3, lr, r8, r3
 800055c:	0c11      	lsrs	r1, r2, #16
 800055e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000562:	fb08 f904 	mul.w	r9, r8, r4
 8000566:	40b0      	lsls	r0, r6
 8000568:	4589      	cmp	r9, r1
 800056a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800056e:	b280      	uxth	r0, r0
 8000570:	d93e      	bls.n	80005f0 <__udivmoddi4+0x2e8>
 8000572:	1879      	adds	r1, r7, r1
 8000574:	f108 3cff 	add.w	ip, r8, #4294967295
 8000578:	d201      	bcs.n	800057e <__udivmoddi4+0x276>
 800057a:	4589      	cmp	r9, r1
 800057c:	d81f      	bhi.n	80005be <__udivmoddi4+0x2b6>
 800057e:	eba1 0109 	sub.w	r1, r1, r9
 8000582:	fbb1 f9fe 	udiv	r9, r1, lr
 8000586:	fb09 f804 	mul.w	r8, r9, r4
 800058a:	fb0e 1119 	mls	r1, lr, r9, r1
 800058e:	b292      	uxth	r2, r2
 8000590:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000594:	4542      	cmp	r2, r8
 8000596:	d229      	bcs.n	80005ec <__udivmoddi4+0x2e4>
 8000598:	18ba      	adds	r2, r7, r2
 800059a:	f109 31ff 	add.w	r1, r9, #4294967295
 800059e:	d2c4      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a0:	4542      	cmp	r2, r8
 80005a2:	d2c2      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a4:	f1a9 0102 	sub.w	r1, r9, #2
 80005a8:	443a      	add	r2, r7
 80005aa:	e7be      	b.n	800052a <__udivmoddi4+0x222>
 80005ac:	45f0      	cmp	r8, lr
 80005ae:	d29d      	bcs.n	80004ec <__udivmoddi4+0x1e4>
 80005b0:	ebbe 0302 	subs.w	r3, lr, r2
 80005b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b8:	3801      	subs	r0, #1
 80005ba:	46e1      	mov	r9, ip
 80005bc:	e796      	b.n	80004ec <__udivmoddi4+0x1e4>
 80005be:	eba7 0909 	sub.w	r9, r7, r9
 80005c2:	4449      	add	r1, r9
 80005c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80005cc:	fb09 f804 	mul.w	r8, r9, r4
 80005d0:	e7db      	b.n	800058a <__udivmoddi4+0x282>
 80005d2:	4673      	mov	r3, lr
 80005d4:	e77f      	b.n	80004d6 <__udivmoddi4+0x1ce>
 80005d6:	4650      	mov	r0, sl
 80005d8:	e766      	b.n	80004a8 <__udivmoddi4+0x1a0>
 80005da:	4608      	mov	r0, r1
 80005dc:	e6fd      	b.n	80003da <__udivmoddi4+0xd2>
 80005de:	443b      	add	r3, r7
 80005e0:	3a02      	subs	r2, #2
 80005e2:	e733      	b.n	800044c <__udivmoddi4+0x144>
 80005e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e8:	443b      	add	r3, r7
 80005ea:	e71c      	b.n	8000426 <__udivmoddi4+0x11e>
 80005ec:	4649      	mov	r1, r9
 80005ee:	e79c      	b.n	800052a <__udivmoddi4+0x222>
 80005f0:	eba1 0109 	sub.w	r1, r1, r9
 80005f4:	46c4      	mov	ip, r8
 80005f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80005fa:	fb09 f804 	mul.w	r8, r9, r4
 80005fe:	e7c4      	b.n	800058a <__udivmoddi4+0x282>

08000600 <__aeabi_idiv0>:
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop

08000604 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000604:	b480      	push	{r7}
 8000606:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000608:	4b49      	ldr	r3, [pc, #292]	@ (8000730 <SystemInit+0x12c>)
 800060a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800060e:	4a48      	ldr	r2, [pc, #288]	@ (8000730 <SystemInit+0x12c>)
 8000610:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000614:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000618:	4b45      	ldr	r3, [pc, #276]	@ (8000730 <SystemInit+0x12c>)
 800061a:	691b      	ldr	r3, [r3, #16]
 800061c:	4a44      	ldr	r2, [pc, #272]	@ (8000730 <SystemInit+0x12c>)
 800061e:	f043 0310 	orr.w	r3, r3, #16
 8000622:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000624:	4b43      	ldr	r3, [pc, #268]	@ (8000734 <SystemInit+0x130>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	f003 030f 	and.w	r3, r3, #15
 800062c:	2b06      	cmp	r3, #6
 800062e:	d807      	bhi.n	8000640 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000630:	4b40      	ldr	r3, [pc, #256]	@ (8000734 <SystemInit+0x130>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	f023 030f 	bic.w	r3, r3, #15
 8000638:	4a3e      	ldr	r2, [pc, #248]	@ (8000734 <SystemInit+0x130>)
 800063a:	f043 0307 	orr.w	r3, r3, #7
 800063e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000640:	4b3d      	ldr	r3, [pc, #244]	@ (8000738 <SystemInit+0x134>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	4a3c      	ldr	r2, [pc, #240]	@ (8000738 <SystemInit+0x134>)
 8000646:	f043 0301 	orr.w	r3, r3, #1
 800064a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800064c:	4b3a      	ldr	r3, [pc, #232]	@ (8000738 <SystemInit+0x134>)
 800064e:	2200      	movs	r2, #0
 8000650:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000652:	4b39      	ldr	r3, [pc, #228]	@ (8000738 <SystemInit+0x134>)
 8000654:	681a      	ldr	r2, [r3, #0]
 8000656:	4938      	ldr	r1, [pc, #224]	@ (8000738 <SystemInit+0x134>)
 8000658:	4b38      	ldr	r3, [pc, #224]	@ (800073c <SystemInit+0x138>)
 800065a:	4013      	ands	r3, r2
 800065c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800065e:	4b35      	ldr	r3, [pc, #212]	@ (8000734 <SystemInit+0x130>)
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	f003 0308 	and.w	r3, r3, #8
 8000666:	2b00      	cmp	r3, #0
 8000668:	d007      	beq.n	800067a <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800066a:	4b32      	ldr	r3, [pc, #200]	@ (8000734 <SystemInit+0x130>)
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	f023 030f 	bic.w	r3, r3, #15
 8000672:	4a30      	ldr	r2, [pc, #192]	@ (8000734 <SystemInit+0x130>)
 8000674:	f043 0307 	orr.w	r3, r3, #7
 8000678:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800067a:	4b2f      	ldr	r3, [pc, #188]	@ (8000738 <SystemInit+0x134>)
 800067c:	2200      	movs	r2, #0
 800067e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000680:	4b2d      	ldr	r3, [pc, #180]	@ (8000738 <SystemInit+0x134>)
 8000682:	2200      	movs	r2, #0
 8000684:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000686:	4b2c      	ldr	r3, [pc, #176]	@ (8000738 <SystemInit+0x134>)
 8000688:	2200      	movs	r2, #0
 800068a:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800068c:	4b2a      	ldr	r3, [pc, #168]	@ (8000738 <SystemInit+0x134>)
 800068e:	4a2c      	ldr	r2, [pc, #176]	@ (8000740 <SystemInit+0x13c>)
 8000690:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000692:	4b29      	ldr	r3, [pc, #164]	@ (8000738 <SystemInit+0x134>)
 8000694:	4a2b      	ldr	r2, [pc, #172]	@ (8000744 <SystemInit+0x140>)
 8000696:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000698:	4b27      	ldr	r3, [pc, #156]	@ (8000738 <SystemInit+0x134>)
 800069a:	4a2b      	ldr	r2, [pc, #172]	@ (8000748 <SystemInit+0x144>)
 800069c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800069e:	4b26      	ldr	r3, [pc, #152]	@ (8000738 <SystemInit+0x134>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80006a4:	4b24      	ldr	r3, [pc, #144]	@ (8000738 <SystemInit+0x134>)
 80006a6:	4a28      	ldr	r2, [pc, #160]	@ (8000748 <SystemInit+0x144>)
 80006a8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80006aa:	4b23      	ldr	r3, [pc, #140]	@ (8000738 <SystemInit+0x134>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80006b0:	4b21      	ldr	r3, [pc, #132]	@ (8000738 <SystemInit+0x134>)
 80006b2:	4a25      	ldr	r2, [pc, #148]	@ (8000748 <SystemInit+0x144>)
 80006b4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80006b6:	4b20      	ldr	r3, [pc, #128]	@ (8000738 <SystemInit+0x134>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80006bc:	4b1e      	ldr	r3, [pc, #120]	@ (8000738 <SystemInit+0x134>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	4a1d      	ldr	r2, [pc, #116]	@ (8000738 <SystemInit+0x134>)
 80006c2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80006c6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80006c8:	4b1b      	ldr	r3, [pc, #108]	@ (8000738 <SystemInit+0x134>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 80006ce:	4b1f      	ldr	r3, [pc, #124]	@ (800074c <SystemInit+0x148>)
 80006d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80006d2:	4a1e      	ldr	r2, [pc, #120]	@ (800074c <SystemInit+0x148>)
 80006d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006d8:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80006da:	4b1d      	ldr	r3, [pc, #116]	@ (8000750 <SystemInit+0x14c>)
 80006dc:	681a      	ldr	r2, [r3, #0]
 80006de:	4b1d      	ldr	r3, [pc, #116]	@ (8000754 <SystemInit+0x150>)
 80006e0:	4013      	ands	r3, r2
 80006e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80006e6:	d202      	bcs.n	80006ee <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80006e8:	4b1b      	ldr	r3, [pc, #108]	@ (8000758 <SystemInit+0x154>)
 80006ea:	2201      	movs	r2, #1
 80006ec:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80006ee:	4b12      	ldr	r3, [pc, #72]	@ (8000738 <SystemInit+0x134>)
 80006f0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80006f4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d113      	bne.n	8000724 <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80006fc:	4b0e      	ldr	r3, [pc, #56]	@ (8000738 <SystemInit+0x134>)
 80006fe:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000702:	4a0d      	ldr	r2, [pc, #52]	@ (8000738 <SystemInit+0x134>)
 8000704:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000708:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800070c:	4b13      	ldr	r3, [pc, #76]	@ (800075c <SystemInit+0x158>)
 800070e:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000712:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000714:	4b08      	ldr	r3, [pc, #32]	@ (8000738 <SystemInit+0x134>)
 8000716:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800071a:	4a07      	ldr	r2, [pc, #28]	@ (8000738 <SystemInit+0x134>)
 800071c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000720:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8000724:	bf00      	nop
 8000726:	46bd      	mov	sp, r7
 8000728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072c:	4770      	bx	lr
 800072e:	bf00      	nop
 8000730:	e000ed00 	.word	0xe000ed00
 8000734:	52002000 	.word	0x52002000
 8000738:	58024400 	.word	0x58024400
 800073c:	eaf6ed7f 	.word	0xeaf6ed7f
 8000740:	02020200 	.word	0x02020200
 8000744:	01ff0000 	.word	0x01ff0000
 8000748:	01010280 	.word	0x01010280
 800074c:	580000c0 	.word	0x580000c0
 8000750:	5c001000 	.word	0x5c001000
 8000754:	ffff0000 	.word	0xffff0000
 8000758:	51008108 	.word	0x51008108
 800075c:	52004000 	.word	0x52004000

08000760 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000760:	b480      	push	{r7}
 8000762:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 8000764:	4b09      	ldr	r3, [pc, #36]	@ (800078c <ExitRun0Mode+0x2c>)
 8000766:	68db      	ldr	r3, [r3, #12]
 8000768:	4a08      	ldr	r2, [pc, #32]	@ (800078c <ExitRun0Mode+0x2c>)
 800076a:	f023 0302 	bic.w	r3, r3, #2
 800076e:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000770:	bf00      	nop
 8000772:	4b06      	ldr	r3, [pc, #24]	@ (800078c <ExitRun0Mode+0x2c>)
 8000774:	685b      	ldr	r3, [r3, #4]
 8000776:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800077a:	2b00      	cmp	r3, #0
 800077c:	d0f9      	beq.n	8000772 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800077e:	bf00      	nop
 8000780:	bf00      	nop
 8000782:	46bd      	mov	sp, r7
 8000784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000788:	4770      	bx	lr
 800078a:	bf00      	nop
 800078c:	58024800 	.word	0x58024800

08000790 <MX_GPIO_Init>:
     PC14-OSC32_IN (OSC32_IN)   ------> RCC_OSC32_IN
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
     PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
*/
void MX_GPIO_Init(void)
{
 8000790:	b480      	push	{r7}
 8000792:	b087      	sub	sp, #28
 8000794:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000796:	4b30      	ldr	r3, [pc, #192]	@ (8000858 <MX_GPIO_Init+0xc8>)
 8000798:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800079c:	4a2e      	ldr	r2, [pc, #184]	@ (8000858 <MX_GPIO_Init+0xc8>)
 800079e:	f043 0308 	orr.w	r3, r3, #8
 80007a2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80007a6:	4b2c      	ldr	r3, [pc, #176]	@ (8000858 <MX_GPIO_Init+0xc8>)
 80007a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007ac:	f003 0308 	and.w	r3, r3, #8
 80007b0:	617b      	str	r3, [r7, #20]
 80007b2:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80007b4:	4b28      	ldr	r3, [pc, #160]	@ (8000858 <MX_GPIO_Init+0xc8>)
 80007b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007ba:	4a27      	ldr	r2, [pc, #156]	@ (8000858 <MX_GPIO_Init+0xc8>)
 80007bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80007c0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80007c4:	4b24      	ldr	r3, [pc, #144]	@ (8000858 <MX_GPIO_Init+0xc8>)
 80007c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80007ce:	613b      	str	r3, [r7, #16]
 80007d0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007d2:	4b21      	ldr	r3, [pc, #132]	@ (8000858 <MX_GPIO_Init+0xc8>)
 80007d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007d8:	4a1f      	ldr	r2, [pc, #124]	@ (8000858 <MX_GPIO_Init+0xc8>)
 80007da:	f043 0304 	orr.w	r3, r3, #4
 80007de:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80007e2:	4b1d      	ldr	r3, [pc, #116]	@ (8000858 <MX_GPIO_Init+0xc8>)
 80007e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007e8:	f003 0304 	and.w	r3, r3, #4
 80007ec:	60fb      	str	r3, [r7, #12]
 80007ee:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007f0:	4b19      	ldr	r3, [pc, #100]	@ (8000858 <MX_GPIO_Init+0xc8>)
 80007f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007f6:	4a18      	ldr	r2, [pc, #96]	@ (8000858 <MX_GPIO_Init+0xc8>)
 80007f8:	f043 0301 	orr.w	r3, r3, #1
 80007fc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000800:	4b15      	ldr	r3, [pc, #84]	@ (8000858 <MX_GPIO_Init+0xc8>)
 8000802:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000806:	f003 0301 	and.w	r3, r3, #1
 800080a:	60bb      	str	r3, [r7, #8]
 800080c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800080e:	4b12      	ldr	r3, [pc, #72]	@ (8000858 <MX_GPIO_Init+0xc8>)
 8000810:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000814:	4a10      	ldr	r2, [pc, #64]	@ (8000858 <MX_GPIO_Init+0xc8>)
 8000816:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800081a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800081e:	4b0e      	ldr	r3, [pc, #56]	@ (8000858 <MX_GPIO_Init+0xc8>)
 8000820:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000824:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000828:	607b      	str	r3, [r7, #4]
 800082a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800082c:	4b0a      	ldr	r3, [pc, #40]	@ (8000858 <MX_GPIO_Init+0xc8>)
 800082e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000832:	4a09      	ldr	r2, [pc, #36]	@ (8000858 <MX_GPIO_Init+0xc8>)
 8000834:	f043 0302 	orr.w	r3, r3, #2
 8000838:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800083c:	4b06      	ldr	r3, [pc, #24]	@ (8000858 <MX_GPIO_Init+0xc8>)
 800083e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000842:	f003 0302 	and.w	r3, r3, #2
 8000846:	603b      	str	r3, [r7, #0]
 8000848:	683b      	ldr	r3, [r7, #0]

}
 800084a:	bf00      	nop
 800084c:	371c      	adds	r7, #28
 800084e:	46bd      	mov	sp, r7
 8000850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000854:	4770      	bx	lr
 8000856:	bf00      	nop
 8000858:	58024400 	.word	0x58024400

0800085c <GPIO_Initial_PB4>:

/* USER CODE BEGIN 2 */

void GPIO_Initial_PB4(void)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b086      	sub	sp, #24
 8000860:	af00      	add	r7, sp, #0
	/* GPIO Initialization Setting */
	GPIO_InitTypeDef GPIO_InitStruct =
 8000862:	1d3b      	adds	r3, r7, #4
 8000864:	2200      	movs	r2, #0
 8000866:	601a      	str	r2, [r3, #0]
 8000868:	605a      	str	r2, [r3, #4]
 800086a:	609a      	str	r2, [r3, #8]
 800086c:	60da      	str	r2, [r3, #12]
 800086e:	611a      	str	r2, [r3, #16]
	{ 0 };

	/* PIN CS Use PB4 */
	GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000870:	2310      	movs	r3, #16
 8000872:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000874:	2301      	movs	r3, #1
 8000876:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000878:	2300      	movs	r3, #0
 800087a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800087c:	2300      	movs	r3, #0
 800087e:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000880:	1d3b      	adds	r3, r7, #4
 8000882:	4619      	mov	r1, r3
 8000884:	4805      	ldr	r0, [pc, #20]	@ (800089c <GPIO_Initial_PB4+0x40>)
 8000886:	f000 fd53 	bl	8001330 <HAL_GPIO_Init>

	// Default Pull High /CS
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 800088a:	2201      	movs	r2, #1
 800088c:	2110      	movs	r1, #16
 800088e:	4803      	ldr	r0, [pc, #12]	@ (800089c <GPIO_Initial_PB4+0x40>)
 8000890:	f000 fefe 	bl	8001690 <HAL_GPIO_WritePin>
}
 8000894:	bf00      	nop
 8000896:	3718      	adds	r7, #24
 8000898:	46bd      	mov	sp, r7
 800089a:	bd80      	pop	{r7, pc}
 800089c:	58020400 	.word	0x58020400

080008a0 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80008a0:	b590      	push	{r4, r7, lr}
 80008a2:	b087      	sub	sp, #28
 80008a4:	af00      	add	r7, sp, #0
	int32_t timeout;
	/* USER CODE END Boot_Mode_Sequence_0 */

	/* USER CODE BEGIN Boot_Mode_Sequence_1 */
	/* Wait until CPU2 boots and enters in stop mode or timeout*/
	timeout = 0xFFFF;
 80008a6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80008aa:	617b      	str	r3, [r7, #20]
	while ((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 80008ac:	bf00      	nop
 80008ae:	4b28      	ldr	r3, [pc, #160]	@ (8000950 <main+0xb0>)
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	697b      	ldr	r3, [r7, #20]
 80008b4:	1e5a      	subs	r2, r3, #1
 80008b6:	617a      	str	r2, [r7, #20]
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	dcf8      	bgt.n	80008ae <main+0xe>
	if (timeout < 0)
 80008bc:	697b      	ldr	r3, [r7, #20]
 80008be:	2b00      	cmp	r3, #0
 80008c0:	da01      	bge.n	80008c6 <main+0x26>
	{
		Error_Handler();
 80008c2:	f000 f8cb 	bl	8000a5c <Error_Handler>
	}
	/* USER CODE END Boot_Mode_Sequence_1 */
	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80008c6:	f000 fb61 	bl	8000f8c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80008ca:	f000 f847 	bl	800095c <SystemClock_Config>
	/* USER CODE BEGIN Boot_Mode_Sequence_2 */
	/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
	 HSEM notification */
	/*HW semaphore Clock enable*/
	__HAL_RCC_HSEM_CLK_ENABLE();
 80008ce:	4b20      	ldr	r3, [pc, #128]	@ (8000950 <main+0xb0>)
 80008d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008d4:	4a1e      	ldr	r2, [pc, #120]	@ (8000950 <main+0xb0>)
 80008d6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80008da:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80008de:	4b1c      	ldr	r3, [pc, #112]	@ (8000950 <main+0xb0>)
 80008e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80008e8:	613b      	str	r3, [r7, #16]
 80008ea:	693b      	ldr	r3, [r7, #16]
	/*Take HSEM */
	HAL_HSEM_FastTake(HSEM_ID_0);
 80008ec:	2000      	movs	r0, #0
 80008ee:	f000 fee9 	bl	80016c4 <HAL_HSEM_FastTake>
	/*Release HSEM in order to notify the CPU2(CM4)*/
	HAL_HSEM_Release(HSEM_ID_0, 0);
 80008f2:	2100      	movs	r1, #0
 80008f4:	2000      	movs	r0, #0
 80008f6:	f000 feff 	bl	80016f8 <HAL_HSEM_Release>
	/* wait until CPU2 wakes up from stop mode */
	timeout = 0xFFFF;
 80008fa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80008fe:	617b      	str	r3, [r7, #20]
	while ((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000900:	bf00      	nop
 8000902:	4b13      	ldr	r3, [pc, #76]	@ (8000950 <main+0xb0>)
 8000904:	681b      	ldr	r3, [r3, #0]
	if (timeout < 0)
 8000906:	697b      	ldr	r3, [r7, #20]
 8000908:	2b00      	cmp	r3, #0
 800090a:	da01      	bge.n	8000910 <main+0x70>
	{
		Error_Handler();
 800090c:	f000 f8a6 	bl	8000a5c <Error_Handler>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000910:	f7ff ff3e 	bl	8000790 <MX_GPIO_Init>
	MX_SPI2_Init();
 8000914:	f000 f8a8 	bl	8000a68 <MX_SPI2_Init>
	// MX_USART3_UART_Init();
	MX_USB_DEVICE_Init();
 8000918:	f00b f940 	bl	800bb9c <MX_USB_DEVICE_Init>
	MX_USART2_UART_Init();
 800091c:	f000 fa04 	bl	8000d28 <MX_USART2_UART_Init>
	/* USER CODE BEGIN 2 */

	GPIO_Initial_PB4();
 8000920:	f7ff ff9c 	bl	800085c <GPIO_Initial_PB4>

	while (1)
	{
		/* USER CODE END WHILE */

		uint8_t msg[] = "USART2 check\r\n";
 8000924:	4b0b      	ldr	r3, [pc, #44]	@ (8000954 <main+0xb4>)
 8000926:	463c      	mov	r4, r7
 8000928:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800092a:	c407      	stmia	r4!, {r0, r1, r2}
 800092c:	8023      	strh	r3, [r4, #0]
 800092e:	3402      	adds	r4, #2
 8000930:	0c1b      	lsrs	r3, r3, #16
 8000932:	7023      	strb	r3, [r4, #0]
		HAL_UART_Transmit(&huart2, msg, sizeof(msg)-1, HAL_MAX_DELAY);
 8000934:	4639      	mov	r1, r7
 8000936:	f04f 33ff 	mov.w	r3, #4294967295
 800093a:	220e      	movs	r2, #14
 800093c:	4806      	ldr	r0, [pc, #24]	@ (8000958 <main+0xb8>)
 800093e:	f005 f9c8 	bl	8005cd2 <HAL_UART_Transmit>
		HAL_Delay(1000);
 8000942:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000946:	f000 fbb3 	bl	80010b0 <HAL_Delay>
	{
 800094a:	bf00      	nop
 800094c:	e7ea      	b.n	8000924 <main+0x84>
 800094e:	bf00      	nop
 8000950:	58024400 	.word	0x58024400
 8000954:	0800c628 	.word	0x0800c628
 8000958:	240001a8 	.word	0x240001a8

0800095c <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	b09c      	sub	sp, #112	@ 0x70
 8000960:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000962:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000966:	224c      	movs	r2, #76	@ 0x4c
 8000968:	2100      	movs	r1, #0
 800096a:	4618      	mov	r0, r3
 800096c:	f00b fe24 	bl	800c5b8 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000970:	1d3b      	adds	r3, r7, #4
 8000972:	2220      	movs	r2, #32
 8000974:	2100      	movs	r1, #0
 8000976:	4618      	mov	r0, r3
 8000978:	f00b fe1e 	bl	800c5b8 <memset>

	/** Supply configuration update enable
	 */
	HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 800097c:	2004      	movs	r0, #4
 800097e:	f002 f99d 	bl	8002cbc <HAL_PWREx_ConfigSupply>

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000982:	2300      	movs	r3, #0
 8000984:	603b      	str	r3, [r7, #0]
 8000986:	4b33      	ldr	r3, [pc, #204]	@ (8000a54 <SystemClock_Config+0xf8>)
 8000988:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800098a:	4a32      	ldr	r2, [pc, #200]	@ (8000a54 <SystemClock_Config+0xf8>)
 800098c:	f023 0301 	bic.w	r3, r3, #1
 8000990:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000992:	4b30      	ldr	r3, [pc, #192]	@ (8000a54 <SystemClock_Config+0xf8>)
 8000994:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000996:	f003 0301 	and.w	r3, r3, #1
 800099a:	603b      	str	r3, [r7, #0]
 800099c:	4b2e      	ldr	r3, [pc, #184]	@ (8000a58 <SystemClock_Config+0xfc>)
 800099e:	699b      	ldr	r3, [r3, #24]
 80009a0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80009a4:	4a2c      	ldr	r2, [pc, #176]	@ (8000a58 <SystemClock_Config+0xfc>)
 80009a6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80009aa:	6193      	str	r3, [r2, #24]
 80009ac:	4b2a      	ldr	r3, [pc, #168]	@ (8000a58 <SystemClock_Config+0xfc>)
 80009ae:	699b      	ldr	r3, [r3, #24]
 80009b0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80009b4:	603b      	str	r3, [r7, #0]
 80009b6:	683b      	ldr	r3, [r7, #0]

	while (!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY))
 80009b8:	bf00      	nop
 80009ba:	4b27      	ldr	r3, [pc, #156]	@ (8000a58 <SystemClock_Config+0xfc>)
 80009bc:	699b      	ldr	r3, [r3, #24]
 80009be:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80009c2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80009c6:	d1f8      	bne.n	80009ba <SystemClock_Config+0x5e>
	}

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI
 80009c8:	2303      	movs	r3, #3
 80009ca:	627b      	str	r3, [r7, #36]	@ 0x24
			| RCC_OSCILLATORTYPE_HSE;
	RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80009cc:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80009d0:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80009d2:	2301      	movs	r3, #1
 80009d4:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80009d6:	2340      	movs	r3, #64	@ 0x40
 80009d8:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009da:	2302      	movs	r3, #2
 80009dc:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80009de:	2302      	movs	r3, #2
 80009e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
	RCC_OscInitStruct.PLL.PLLM = 23;
 80009e2:	2317      	movs	r3, #23
 80009e4:	653b      	str	r3, [r7, #80]	@ 0x50
	RCC_OscInitStruct.PLL.PLLN = 177;
 80009e6:	23b1      	movs	r3, #177	@ 0xb1
 80009e8:	657b      	str	r3, [r7, #84]	@ 0x54
	RCC_OscInitStruct.PLL.PLLP = 2;
 80009ea:	2302      	movs	r3, #2
 80009ec:	65bb      	str	r3, [r7, #88]	@ 0x58
	RCC_OscInitStruct.PLL.PLLQ = 4;
 80009ee:	2304      	movs	r3, #4
 80009f0:	65fb      	str	r3, [r7, #92]	@ 0x5c
	RCC_OscInitStruct.PLL.PLLR = 4;
 80009f2:	2304      	movs	r3, #4
 80009f4:	663b      	str	r3, [r7, #96]	@ 0x60
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_0;
 80009f6:	2300      	movs	r3, #0
 80009f8:	667b      	str	r3, [r7, #100]	@ 0x64
	RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80009fa:	2300      	movs	r3, #0
 80009fc:	66bb      	str	r3, [r7, #104]	@ 0x68
	RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80009fe:	2300      	movs	r3, #0
 8000a00:	66fb      	str	r3, [r7, #108]	@ 0x6c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a02:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a06:	4618      	mov	r0, r3
 8000a08:	f002 f9c2 	bl	8002d90 <HAL_RCC_OscConfig>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d001      	beq.n	8000a16 <SystemClock_Config+0xba>
	{
		Error_Handler();
 8000a12:	f000 f823 	bl	8000a5c <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000a16:	233f      	movs	r3, #63	@ 0x3f
 8000a18:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_D3PCLK1
			| RCC_CLOCKTYPE_D1PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000a1e:	2300      	movs	r3, #0
 8000a20:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000a22:	2300      	movs	r3, #0
 8000a24:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000a26:	2300      	movs	r3, #0
 8000a28:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000a2e:	2300      	movs	r3, #0
 8000a30:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000a32:	2300      	movs	r3, #0
 8000a34:	623b      	str	r3, [r7, #32]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000a36:	1d3b      	adds	r3, r7, #4
 8000a38:	2101      	movs	r1, #1
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	f002 fe02 	bl	8003644 <HAL_RCC_ClockConfig>
 8000a40:	4603      	mov	r3, r0
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d001      	beq.n	8000a4a <SystemClock_Config+0xee>
	{
		Error_Handler();
 8000a46:	f000 f809 	bl	8000a5c <Error_Handler>
	}
}
 8000a4a:	bf00      	nop
 8000a4c:	3770      	adds	r7, #112	@ 0x70
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	bd80      	pop	{r7, pc}
 8000a52:	bf00      	nop
 8000a54:	58000400 	.word	0x58000400
 8000a58:	58024800 	.word	0x58024800

08000a5c <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000a5c:	b480      	push	{r7}
 8000a5e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a60:	b672      	cpsid	i
}
 8000a62:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000a64:	bf00      	nop
 8000a66:	e7fd      	b.n	8000a64 <Error_Handler+0x8>

08000a68 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8000a6c:	4b27      	ldr	r3, [pc, #156]	@ (8000b0c <MX_SPI2_Init+0xa4>)
 8000a6e:	4a28      	ldr	r2, [pc, #160]	@ (8000b10 <MX_SPI2_Init+0xa8>)
 8000a70:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000a72:	4b26      	ldr	r3, [pc, #152]	@ (8000b0c <MX_SPI2_Init+0xa4>)
 8000a74:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000a78:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000a7a:	4b24      	ldr	r3, [pc, #144]	@ (8000b0c <MX_SPI2_Init+0xa4>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000a80:	4b22      	ldr	r3, [pc, #136]	@ (8000b0c <MX_SPI2_Init+0xa4>)
 8000a82:	2207      	movs	r2, #7
 8000a84:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a86:	4b21      	ldr	r3, [pc, #132]	@ (8000b0c <MX_SPI2_Init+0xa4>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a8c:	4b1f      	ldr	r3, [pc, #124]	@ (8000b0c <MX_SPI2_Init+0xa4>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000a92:	4b1e      	ldr	r3, [pc, #120]	@ (8000b0c <MX_SPI2_Init+0xa4>)
 8000a94:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000a98:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8000a9a:	4b1c      	ldr	r3, [pc, #112]	@ (8000b0c <MX_SPI2_Init+0xa4>)
 8000a9c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000aa0:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000aa2:	4b1a      	ldr	r3, [pc, #104]	@ (8000b0c <MX_SPI2_Init+0xa4>)
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000aa8:	4b18      	ldr	r3, [pc, #96]	@ (8000b0c <MX_SPI2_Init+0xa4>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000aae:	4b17      	ldr	r3, [pc, #92]	@ (8000b0c <MX_SPI2_Init+0xa4>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8000ab4:	4b15      	ldr	r3, [pc, #84]	@ (8000b0c <MX_SPI2_Init+0xa4>)
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000aba:	4b14      	ldr	r3, [pc, #80]	@ (8000b0c <MX_SPI2_Init+0xa4>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000ac0:	4b12      	ldr	r3, [pc, #72]	@ (8000b0c <MX_SPI2_Init+0xa4>)
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000ac6:	4b11      	ldr	r3, [pc, #68]	@ (8000b0c <MX_SPI2_Init+0xa4>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000acc:	4b0f      	ldr	r3, [pc, #60]	@ (8000b0c <MX_SPI2_Init+0xa4>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000ad2:	4b0e      	ldr	r3, [pc, #56]	@ (8000b0c <MX_SPI2_Init+0xa4>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000ad8:	4b0c      	ldr	r3, [pc, #48]	@ (8000b0c <MX_SPI2_Init+0xa4>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000ade:	4b0b      	ldr	r3, [pc, #44]	@ (8000b0c <MX_SPI2_Init+0xa4>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000ae4:	4b09      	ldr	r3, [pc, #36]	@ (8000b0c <MX_SPI2_Init+0xa4>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000aea:	4b08      	ldr	r3, [pc, #32]	@ (8000b0c <MX_SPI2_Init+0xa4>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000af0:	4b06      	ldr	r3, [pc, #24]	@ (8000b0c <MX_SPI2_Init+0xa4>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000af6:	4805      	ldr	r0, [pc, #20]	@ (8000b0c <MX_SPI2_Init+0xa4>)
 8000af8:	f004 ff5c 	bl	80059b4 <HAL_SPI_Init>
 8000afc:	4603      	mov	r3, r0
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d001      	beq.n	8000b06 <MX_SPI2_Init+0x9e>
  {
    Error_Handler();
 8000b02:	f7ff ffab 	bl	8000a5c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000b06:	bf00      	nop
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	bf00      	nop
 8000b0c:	24000120 	.word	0x24000120
 8000b10:	40003800 	.word	0x40003800

08000b14 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b0bc      	sub	sp, #240	@ 0xf0
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b1c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000b20:	2200      	movs	r2, #0
 8000b22:	601a      	str	r2, [r3, #0]
 8000b24:	605a      	str	r2, [r3, #4]
 8000b26:	609a      	str	r2, [r3, #8]
 8000b28:	60da      	str	r2, [r3, #12]
 8000b2a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b2c:	f107 0318 	add.w	r3, r7, #24
 8000b30:	22c0      	movs	r2, #192	@ 0xc0
 8000b32:	2100      	movs	r1, #0
 8000b34:	4618      	mov	r0, r3
 8000b36:	f00b fd3f 	bl	800c5b8 <memset>
  if(spiHandle->Instance==SPI2)
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	4a4b      	ldr	r2, [pc, #300]	@ (8000c6c <HAL_SPI_MspInit+0x158>)
 8000b40:	4293      	cmp	r3, r2
 8000b42:	f040 808e 	bne.w	8000c62 <HAL_SPI_MspInit+0x14e>

  /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8000b46:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000b4a:	f04f 0300 	mov.w	r3, #0
 8000b4e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8000b52:	2300      	movs	r3, #0
 8000b54:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b56:	f107 0318 	add.w	r3, r7, #24
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	f003 f8fe 	bl	8003d5c <HAL_RCCEx_PeriphCLKConfig>
 8000b60:	4603      	mov	r3, r0
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d001      	beq.n	8000b6a <HAL_SPI_MspInit+0x56>
    {
      Error_Handler();
 8000b66:	f7ff ff79 	bl	8000a5c <Error_Handler>
    }

    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000b6a:	4b41      	ldr	r3, [pc, #260]	@ (8000c70 <HAL_SPI_MspInit+0x15c>)
 8000b6c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000b70:	4a3f      	ldr	r2, [pc, #252]	@ (8000c70 <HAL_SPI_MspInit+0x15c>)
 8000b72:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b76:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000b7a:	4b3d      	ldr	r3, [pc, #244]	@ (8000c70 <HAL_SPI_MspInit+0x15c>)
 8000b7c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000b80:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b84:	617b      	str	r3, [r7, #20]
 8000b86:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b88:	4b39      	ldr	r3, [pc, #228]	@ (8000c70 <HAL_SPI_MspInit+0x15c>)
 8000b8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b8e:	4a38      	ldr	r2, [pc, #224]	@ (8000c70 <HAL_SPI_MspInit+0x15c>)
 8000b90:	f043 0308 	orr.w	r3, r3, #8
 8000b94:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b98:	4b35      	ldr	r3, [pc, #212]	@ (8000c70 <HAL_SPI_MspInit+0x15c>)
 8000b9a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b9e:	f003 0308 	and.w	r3, r3, #8
 8000ba2:	613b      	str	r3, [r7, #16]
 8000ba4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8000ba6:	4b32      	ldr	r3, [pc, #200]	@ (8000c70 <HAL_SPI_MspInit+0x15c>)
 8000ba8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bac:	4a30      	ldr	r2, [pc, #192]	@ (8000c70 <HAL_SPI_MspInit+0x15c>)
 8000bae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000bb2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000bb6:	4b2e      	ldr	r3, [pc, #184]	@ (8000c70 <HAL_SPI_MspInit+0x15c>)
 8000bb8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bbc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000bc0:	60fb      	str	r3, [r7, #12]
 8000bc2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bc4:	4b2a      	ldr	r3, [pc, #168]	@ (8000c70 <HAL_SPI_MspInit+0x15c>)
 8000bc6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bca:	4a29      	ldr	r2, [pc, #164]	@ (8000c70 <HAL_SPI_MspInit+0x15c>)
 8000bcc:	f043 0302 	orr.w	r3, r3, #2
 8000bd0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000bd4:	4b26      	ldr	r3, [pc, #152]	@ (8000c70 <HAL_SPI_MspInit+0x15c>)
 8000bd6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bda:	f003 0302 	and.w	r3, r3, #2
 8000bde:	60bb      	str	r3, [r7, #8]
 8000be0:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PD3     ------> SPI2_SCK
    PI2     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000be2:	2308      	movs	r3, #8
 8000be4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000be8:	2302      	movs	r3, #2
 8000bea:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000bfa:	2305      	movs	r3, #5
 8000bfc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000c00:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000c04:	4619      	mov	r1, r3
 8000c06:	481b      	ldr	r0, [pc, #108]	@ (8000c74 <HAL_SPI_MspInit+0x160>)
 8000c08:	f000 fb92 	bl	8001330 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000c0c:	2304      	movs	r3, #4
 8000c0e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c12:	2302      	movs	r3, #2
 8000c14:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c1e:	2300      	movs	r3, #0
 8000c20:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000c24:	2305      	movs	r3, #5
 8000c26:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8000c2a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000c2e:	4619      	mov	r1, r3
 8000c30:	4811      	ldr	r0, [pc, #68]	@ (8000c78 <HAL_SPI_MspInit+0x164>)
 8000c32:	f000 fb7d 	bl	8001330 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000c36:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000c3a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c3e:	2302      	movs	r3, #2
 8000c40:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c44:	2300      	movs	r3, #0
 8000c46:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000c50:	2305      	movs	r3, #5
 8000c52:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c56:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000c5a:	4619      	mov	r1, r3
 8000c5c:	4807      	ldr	r0, [pc, #28]	@ (8000c7c <HAL_SPI_MspInit+0x168>)
 8000c5e:	f000 fb67 	bl	8001330 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8000c62:	bf00      	nop
 8000c64:	37f0      	adds	r7, #240	@ 0xf0
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bd80      	pop	{r7, pc}
 8000c6a:	bf00      	nop
 8000c6c:	40003800 	.word	0x40003800
 8000c70:	58024400 	.word	0x58024400
 8000c74:	58020c00 	.word	0x58020c00
 8000c78:	58022000 	.word	0x58022000
 8000c7c:	58020400 	.word	0x58020400

08000c80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c80:	b480      	push	{r7}
 8000c82:	b083      	sub	sp, #12
 8000c84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c86:	4b0a      	ldr	r3, [pc, #40]	@ (8000cb0 <HAL_MspInit+0x30>)
 8000c88:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000c8c:	4a08      	ldr	r2, [pc, #32]	@ (8000cb0 <HAL_MspInit+0x30>)
 8000c8e:	f043 0302 	orr.w	r3, r3, #2
 8000c92:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000c96:	4b06      	ldr	r3, [pc, #24]	@ (8000cb0 <HAL_MspInit+0x30>)
 8000c98:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000c9c:	f003 0302 	and.w	r3, r3, #2
 8000ca0:	607b      	str	r3, [r7, #4]
 8000ca2:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ca4:	bf00      	nop
 8000ca6:	370c      	adds	r7, #12
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cae:	4770      	bx	lr
 8000cb0:	58024400 	.word	0x58024400

08000cb4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000cb8:	bf00      	nop
 8000cba:	e7fd      	b.n	8000cb8 <NMI_Handler+0x4>

08000cbc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cc0:	bf00      	nop
 8000cc2:	e7fd      	b.n	8000cc0 <HardFault_Handler+0x4>

08000cc4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cc8:	bf00      	nop
 8000cca:	e7fd      	b.n	8000cc8 <MemManage_Handler+0x4>

08000ccc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cd0:	bf00      	nop
 8000cd2:	e7fd      	b.n	8000cd0 <BusFault_Handler+0x4>

08000cd4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cd8:	bf00      	nop
 8000cda:	e7fd      	b.n	8000cd8 <UsageFault_Handler+0x4>

08000cdc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000cdc:	b480      	push	{r7}
 8000cde:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ce0:	bf00      	nop
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce8:	4770      	bx	lr

08000cea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cea:	b480      	push	{r7}
 8000cec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cee:	bf00      	nop
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf6:	4770      	bx	lr

08000cf8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000cfc:	bf00      	nop
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d04:	4770      	bx	lr

08000d06 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d06:	b580      	push	{r7, lr}
 8000d08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d0a:	f000 f9b1 	bl	8001070 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d0e:	bf00      	nop
 8000d10:	bd80      	pop	{r7, pc}
	...

08000d14 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000d18:	4802      	ldr	r0, [pc, #8]	@ (8000d24 <OTG_FS_IRQHandler+0x10>)
 8000d1a:	f000 fe42 	bl	80019a2 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000d1e:	bf00      	nop
 8000d20:	bd80      	pop	{r7, pc}
 8000d22:	bf00      	nop
 8000d24:	24000720 	.word	0x24000720

08000d28 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000d2c:	4b22      	ldr	r3, [pc, #136]	@ (8000db8 <MX_USART2_UART_Init+0x90>)
 8000d2e:	4a23      	ldr	r2, [pc, #140]	@ (8000dbc <MX_USART2_UART_Init+0x94>)
 8000d30:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000d32:	4b21      	ldr	r3, [pc, #132]	@ (8000db8 <MX_USART2_UART_Init+0x90>)
 8000d34:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000d38:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000d3a:	4b1f      	ldr	r3, [pc, #124]	@ (8000db8 <MX_USART2_UART_Init+0x90>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000d40:	4b1d      	ldr	r3, [pc, #116]	@ (8000db8 <MX_USART2_UART_Init+0x90>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000d46:	4b1c      	ldr	r3, [pc, #112]	@ (8000db8 <MX_USART2_UART_Init+0x90>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000d4c:	4b1a      	ldr	r3, [pc, #104]	@ (8000db8 <MX_USART2_UART_Init+0x90>)
 8000d4e:	220c      	movs	r2, #12
 8000d50:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d52:	4b19      	ldr	r3, [pc, #100]	@ (8000db8 <MX_USART2_UART_Init+0x90>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d58:	4b17      	ldr	r3, [pc, #92]	@ (8000db8 <MX_USART2_UART_Init+0x90>)
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d5e:	4b16      	ldr	r3, [pc, #88]	@ (8000db8 <MX_USART2_UART_Init+0x90>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000d64:	4b14      	ldr	r3, [pc, #80]	@ (8000db8 <MX_USART2_UART_Init+0x90>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d6a:	4b13      	ldr	r3, [pc, #76]	@ (8000db8 <MX_USART2_UART_Init+0x90>)
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000d70:	4811      	ldr	r0, [pc, #68]	@ (8000db8 <MX_USART2_UART_Init+0x90>)
 8000d72:	f004 ff5e 	bl	8005c32 <HAL_UART_Init>
 8000d76:	4603      	mov	r3, r0
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d001      	beq.n	8000d80 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000d7c:	f7ff fe6e 	bl	8000a5c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d80:	2100      	movs	r1, #0
 8000d82:	480d      	ldr	r0, [pc, #52]	@ (8000db8 <MX_USART2_UART_Init+0x90>)
 8000d84:	f005 fff5 	bl	8006d72 <HAL_UARTEx_SetTxFifoThreshold>
 8000d88:	4603      	mov	r3, r0
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d001      	beq.n	8000d92 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000d8e:	f7ff fe65 	bl	8000a5c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d92:	2100      	movs	r1, #0
 8000d94:	4808      	ldr	r0, [pc, #32]	@ (8000db8 <MX_USART2_UART_Init+0x90>)
 8000d96:	f006 f82a 	bl	8006dee <HAL_UARTEx_SetRxFifoThreshold>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d001      	beq.n	8000da4 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000da0:	f7ff fe5c 	bl	8000a5c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000da4:	4804      	ldr	r0, [pc, #16]	@ (8000db8 <MX_USART2_UART_Init+0x90>)
 8000da6:	f005 ffab 	bl	8006d00 <HAL_UARTEx_DisableFifoMode>
 8000daa:	4603      	mov	r3, r0
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d001      	beq.n	8000db4 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000db0:	f7ff fe54 	bl	8000a5c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000db4:	bf00      	nop
 8000db6:	bd80      	pop	{r7, pc}
 8000db8:	240001a8 	.word	0x240001a8
 8000dbc:	40004400 	.word	0x40004400

08000dc0 <HAL_UART_MspInit>:
  /* USER CODE END USART3_Init 2 */

}

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b0bc      	sub	sp, #240	@ 0xf0
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dc8:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000dcc:	2200      	movs	r2, #0
 8000dce:	601a      	str	r2, [r3, #0]
 8000dd0:	605a      	str	r2, [r3, #4]
 8000dd2:	609a      	str	r2, [r3, #8]
 8000dd4:	60da      	str	r2, [r3, #12]
 8000dd6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000dd8:	f107 0318 	add.w	r3, r7, #24
 8000ddc:	22c0      	movs	r2, #192	@ 0xc0
 8000dde:	2100      	movs	r1, #0
 8000de0:	4618      	mov	r0, r3
 8000de2:	f00b fbe9 	bl	800c5b8 <memset>
  if(uartHandle->Instance==USART2)
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	4a4d      	ldr	r2, [pc, #308]	@ (8000f20 <HAL_UART_MspInit+0x160>)
 8000dec:	4293      	cmp	r3, r2
 8000dee:	d146      	bne.n	8000e7e <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000df0:	f04f 0202 	mov.w	r2, #2
 8000df4:	f04f 0300 	mov.w	r3, #0
 8000df8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e02:	f107 0318 	add.w	r3, r7, #24
 8000e06:	4618      	mov	r0, r3
 8000e08:	f002 ffa8 	bl	8003d5c <HAL_RCCEx_PeriphCLKConfig>
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d001      	beq.n	8000e16 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8000e12:	f7ff fe23 	bl	8000a5c <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000e16:	4b43      	ldr	r3, [pc, #268]	@ (8000f24 <HAL_UART_MspInit+0x164>)
 8000e18:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000e1c:	4a41      	ldr	r2, [pc, #260]	@ (8000f24 <HAL_UART_MspInit+0x164>)
 8000e1e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e22:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000e26:	4b3f      	ldr	r3, [pc, #252]	@ (8000f24 <HAL_UART_MspInit+0x164>)
 8000e28:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000e2c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e30:	617b      	str	r3, [r7, #20]
 8000e32:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e34:	4b3b      	ldr	r3, [pc, #236]	@ (8000f24 <HAL_UART_MspInit+0x164>)
 8000e36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e3a:	4a3a      	ldr	r2, [pc, #232]	@ (8000f24 <HAL_UART_MspInit+0x164>)
 8000e3c:	f043 0308 	orr.w	r3, r3, #8
 8000e40:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e44:	4b37      	ldr	r3, [pc, #220]	@ (8000f24 <HAL_UART_MspInit+0x164>)
 8000e46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e4a:	f003 0308 	and.w	r3, r3, #8
 8000e4e:	613b      	str	r3, [r7, #16]
 8000e50:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8000e52:	2360      	movs	r3, #96	@ 0x60
 8000e54:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e58:	2302      	movs	r3, #2
 8000e5a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e64:	2300      	movs	r3, #0
 8000e66:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000e6a:	2307      	movs	r3, #7
 8000e6c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e70:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000e74:	4619      	mov	r1, r3
 8000e76:	482c      	ldr	r0, [pc, #176]	@ (8000f28 <HAL_UART_MspInit+0x168>)
 8000e78:	f000 fa5a 	bl	8001330 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8000e7c:	e04b      	b.n	8000f16 <HAL_UART_MspInit+0x156>
  else if(uartHandle->Instance==USART3)
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	4a2a      	ldr	r2, [pc, #168]	@ (8000f2c <HAL_UART_MspInit+0x16c>)
 8000e84:	4293      	cmp	r3, r2
 8000e86:	d146      	bne.n	8000f16 <HAL_UART_MspInit+0x156>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000e88:	f04f 0202 	mov.w	r2, #2
 8000e8c:	f04f 0300 	mov.w	r3, #0
 8000e90:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000e94:	2300      	movs	r3, #0
 8000e96:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e9a:	f107 0318 	add.w	r3, r7, #24
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	f002 ff5c 	bl	8003d5c <HAL_RCCEx_PeriphCLKConfig>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d001      	beq.n	8000eae <HAL_UART_MspInit+0xee>
      Error_Handler();
 8000eaa:	f7ff fdd7 	bl	8000a5c <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000eae:	4b1d      	ldr	r3, [pc, #116]	@ (8000f24 <HAL_UART_MspInit+0x164>)
 8000eb0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000eb4:	4a1b      	ldr	r2, [pc, #108]	@ (8000f24 <HAL_UART_MspInit+0x164>)
 8000eb6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000eba:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000ebe:	4b19      	ldr	r3, [pc, #100]	@ (8000f24 <HAL_UART_MspInit+0x164>)
 8000ec0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000ec4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000ec8:	60fb      	str	r3, [r7, #12]
 8000eca:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ecc:	4b15      	ldr	r3, [pc, #84]	@ (8000f24 <HAL_UART_MspInit+0x164>)
 8000ece:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ed2:	4a14      	ldr	r2, [pc, #80]	@ (8000f24 <HAL_UART_MspInit+0x164>)
 8000ed4:	f043 0302 	orr.w	r3, r3, #2
 8000ed8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000edc:	4b11      	ldr	r3, [pc, #68]	@ (8000f24 <HAL_UART_MspInit+0x164>)
 8000ede:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ee2:	f003 0302 	and.w	r3, r3, #2
 8000ee6:	60bb      	str	r3, [r7, #8]
 8000ee8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8000eea:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000eee:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ef2:	2302      	movs	r3, #2
 8000ef4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef8:	2300      	movs	r3, #0
 8000efa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000efe:	2300      	movs	r3, #0
 8000f00:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000f04:	2307      	movs	r3, #7
 8000f06:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f0a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000f0e:	4619      	mov	r1, r3
 8000f10:	4807      	ldr	r0, [pc, #28]	@ (8000f30 <HAL_UART_MspInit+0x170>)
 8000f12:	f000 fa0d 	bl	8001330 <HAL_GPIO_Init>
}
 8000f16:	bf00      	nop
 8000f18:	37f0      	adds	r7, #240	@ 0xf0
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bd80      	pop	{r7, pc}
 8000f1e:	bf00      	nop
 8000f20:	40004400 	.word	0x40004400
 8000f24:	58024400 	.word	0x58024400
 8000f28:	58020c00 	.word	0x58020c00
 8000f2c:	40004800 	.word	0x40004800
 8000f30:	58020400 	.word	0x58020400

08000f34 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000f34:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8000f70 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8000f38:	f7ff fc12 	bl	8000760 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000f3c:	f7ff fb62 	bl	8000604 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f40:	480c      	ldr	r0, [pc, #48]	@ (8000f74 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000f42:	490d      	ldr	r1, [pc, #52]	@ (8000f78 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000f44:	4a0d      	ldr	r2, [pc, #52]	@ (8000f7c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000f46:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f48:	e002      	b.n	8000f50 <LoopCopyDataInit>

08000f4a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f4a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f4c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f4e:	3304      	adds	r3, #4

08000f50 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f50:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f52:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f54:	d3f9      	bcc.n	8000f4a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f56:	4a0a      	ldr	r2, [pc, #40]	@ (8000f80 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000f58:	4c0a      	ldr	r4, [pc, #40]	@ (8000f84 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000f5a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f5c:	e001      	b.n	8000f62 <LoopFillZerobss>

08000f5e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f5e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f60:	3204      	adds	r2, #4

08000f62 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f62:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f64:	d3fb      	bcc.n	8000f5e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f66:	f00b fb2f 	bl	800c5c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f6a:	f7ff fc99 	bl	80008a0 <main>
  bx  lr
 8000f6e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000f70:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000f74:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000f78:	24000104 	.word	0x24000104
  ldr r2, =_sidata
 8000f7c:	0800c6e8 	.word	0x0800c6e8
  ldr r2, =_sbss
 8000f80:	24000104 	.word	0x24000104
  ldr r4, =_ebss
 8000f84:	24000e7c 	.word	0x24000e7c

08000f88 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f88:	e7fe      	b.n	8000f88 <ADC3_IRQHandler>
	...

08000f8c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b082      	sub	sp, #8
 8000f90:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f92:	2003      	movs	r0, #3
 8000f94:	f000 f98c 	bl	80012b0 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000f98:	f002 fd0a 	bl	80039b0 <HAL_RCC_GetSysClockFreq>
 8000f9c:	4602      	mov	r2, r0
 8000f9e:	4b15      	ldr	r3, [pc, #84]	@ (8000ff4 <HAL_Init+0x68>)
 8000fa0:	699b      	ldr	r3, [r3, #24]
 8000fa2:	0a1b      	lsrs	r3, r3, #8
 8000fa4:	f003 030f 	and.w	r3, r3, #15
 8000fa8:	4913      	ldr	r1, [pc, #76]	@ (8000ff8 <HAL_Init+0x6c>)
 8000faa:	5ccb      	ldrb	r3, [r1, r3]
 8000fac:	f003 031f 	and.w	r3, r3, #31
 8000fb0:	fa22 f303 	lsr.w	r3, r2, r3
 8000fb4:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000fb6:	4b0f      	ldr	r3, [pc, #60]	@ (8000ff4 <HAL_Init+0x68>)
 8000fb8:	699b      	ldr	r3, [r3, #24]
 8000fba:	f003 030f 	and.w	r3, r3, #15
 8000fbe:	4a0e      	ldr	r2, [pc, #56]	@ (8000ff8 <HAL_Init+0x6c>)
 8000fc0:	5cd3      	ldrb	r3, [r2, r3]
 8000fc2:	f003 031f 	and.w	r3, r3, #31
 8000fc6:	687a      	ldr	r2, [r7, #4]
 8000fc8:	fa22 f303 	lsr.w	r3, r2, r3
 8000fcc:	4a0b      	ldr	r2, [pc, #44]	@ (8000ffc <HAL_Init+0x70>)
 8000fce:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000fd0:	4a0b      	ldr	r2, [pc, #44]	@ (8001000 <HAL_Init+0x74>)
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000fd6:	200f      	movs	r0, #15
 8000fd8:	f000 f814 	bl	8001004 <HAL_InitTick>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d001      	beq.n	8000fe6 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000fe2:	2301      	movs	r3, #1
 8000fe4:	e002      	b.n	8000fec <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000fe6:	f7ff fe4b 	bl	8000c80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000fea:	2300      	movs	r3, #0
}
 8000fec:	4618      	mov	r0, r3
 8000fee:	3708      	adds	r7, #8
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	bd80      	pop	{r7, pc}
 8000ff4:	58024400 	.word	0x58024400
 8000ff8:	0800c67c 	.word	0x0800c67c
 8000ffc:	24000004 	.word	0x24000004
 8001000:	24000000 	.word	0x24000000

08001004 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b082      	sub	sp, #8
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800100c:	4b15      	ldr	r3, [pc, #84]	@ (8001064 <HAL_InitTick+0x60>)
 800100e:	781b      	ldrb	r3, [r3, #0]
 8001010:	2b00      	cmp	r3, #0
 8001012:	d101      	bne.n	8001018 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001014:	2301      	movs	r3, #1
 8001016:	e021      	b.n	800105c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001018:	4b13      	ldr	r3, [pc, #76]	@ (8001068 <HAL_InitTick+0x64>)
 800101a:	681a      	ldr	r2, [r3, #0]
 800101c:	4b11      	ldr	r3, [pc, #68]	@ (8001064 <HAL_InitTick+0x60>)
 800101e:	781b      	ldrb	r3, [r3, #0]
 8001020:	4619      	mov	r1, r3
 8001022:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001026:	fbb3 f3f1 	udiv	r3, r3, r1
 800102a:	fbb2 f3f3 	udiv	r3, r2, r3
 800102e:	4618      	mov	r0, r3
 8001030:	f000 f971 	bl	8001316 <HAL_SYSTICK_Config>
 8001034:	4603      	mov	r3, r0
 8001036:	2b00      	cmp	r3, #0
 8001038:	d001      	beq.n	800103e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800103a:	2301      	movs	r3, #1
 800103c:	e00e      	b.n	800105c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	2b0f      	cmp	r3, #15
 8001042:	d80a      	bhi.n	800105a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001044:	2200      	movs	r2, #0
 8001046:	6879      	ldr	r1, [r7, #4]
 8001048:	f04f 30ff 	mov.w	r0, #4294967295
 800104c:	f000 f93b 	bl	80012c6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001050:	4a06      	ldr	r2, [pc, #24]	@ (800106c <HAL_InitTick+0x68>)
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001056:	2300      	movs	r3, #0
 8001058:	e000      	b.n	800105c <HAL_InitTick+0x58>
    return HAL_ERROR;
 800105a:	2301      	movs	r3, #1
}
 800105c:	4618      	mov	r0, r3
 800105e:	3708      	adds	r7, #8
 8001060:	46bd      	mov	sp, r7
 8001062:	bd80      	pop	{r7, pc}
 8001064:	2400000c 	.word	0x2400000c
 8001068:	24000000 	.word	0x24000000
 800106c:	24000008 	.word	0x24000008

08001070 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001070:	b480      	push	{r7}
 8001072:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001074:	4b06      	ldr	r3, [pc, #24]	@ (8001090 <HAL_IncTick+0x20>)
 8001076:	781b      	ldrb	r3, [r3, #0]
 8001078:	461a      	mov	r2, r3
 800107a:	4b06      	ldr	r3, [pc, #24]	@ (8001094 <HAL_IncTick+0x24>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	4413      	add	r3, r2
 8001080:	4a04      	ldr	r2, [pc, #16]	@ (8001094 <HAL_IncTick+0x24>)
 8001082:	6013      	str	r3, [r2, #0]
}
 8001084:	bf00      	nop
 8001086:	46bd      	mov	sp, r7
 8001088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108c:	4770      	bx	lr
 800108e:	bf00      	nop
 8001090:	2400000c 	.word	0x2400000c
 8001094:	2400023c 	.word	0x2400023c

08001098 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001098:	b480      	push	{r7}
 800109a:	af00      	add	r7, sp, #0
  return uwTick;
 800109c:	4b03      	ldr	r3, [pc, #12]	@ (80010ac <HAL_GetTick+0x14>)
 800109e:	681b      	ldr	r3, [r3, #0]
}
 80010a0:	4618      	mov	r0, r3
 80010a2:	46bd      	mov	sp, r7
 80010a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a8:	4770      	bx	lr
 80010aa:	bf00      	nop
 80010ac:	2400023c 	.word	0x2400023c

080010b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b084      	sub	sp, #16
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010b8:	f7ff ffee 	bl	8001098 <HAL_GetTick>
 80010bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010c8:	d005      	beq.n	80010d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80010ca:	4b0a      	ldr	r3, [pc, #40]	@ (80010f4 <HAL_Delay+0x44>)
 80010cc:	781b      	ldrb	r3, [r3, #0]
 80010ce:	461a      	mov	r2, r3
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	4413      	add	r3, r2
 80010d4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80010d6:	bf00      	nop
 80010d8:	f7ff ffde 	bl	8001098 <HAL_GetTick>
 80010dc:	4602      	mov	r2, r0
 80010de:	68bb      	ldr	r3, [r7, #8]
 80010e0:	1ad3      	subs	r3, r2, r3
 80010e2:	68fa      	ldr	r2, [r7, #12]
 80010e4:	429a      	cmp	r2, r3
 80010e6:	d8f7      	bhi.n	80010d8 <HAL_Delay+0x28>
  {
  }
}
 80010e8:	bf00      	nop
 80010ea:	bf00      	nop
 80010ec:	3710      	adds	r7, #16
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	2400000c 	.word	0x2400000c

080010f8 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80010f8:	b480      	push	{r7}
 80010fa:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80010fc:	4b03      	ldr	r3, [pc, #12]	@ (800110c <HAL_GetREVID+0x14>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	0c1b      	lsrs	r3, r3, #16
}
 8001102:	4618      	mov	r0, r3
 8001104:	46bd      	mov	sp, r7
 8001106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110a:	4770      	bx	lr
 800110c:	5c001000 	.word	0x5c001000

08001110 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001110:	b480      	push	{r7}
 8001112:	b085      	sub	sp, #20
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	f003 0307 	and.w	r3, r3, #7
 800111e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001120:	4b0b      	ldr	r3, [pc, #44]	@ (8001150 <__NVIC_SetPriorityGrouping+0x40>)
 8001122:	68db      	ldr	r3, [r3, #12]
 8001124:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001126:	68ba      	ldr	r2, [r7, #8]
 8001128:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800112c:	4013      	ands	r3, r2
 800112e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001134:	68bb      	ldr	r3, [r7, #8]
 8001136:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001138:	4b06      	ldr	r3, [pc, #24]	@ (8001154 <__NVIC_SetPriorityGrouping+0x44>)
 800113a:	4313      	orrs	r3, r2
 800113c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800113e:	4a04      	ldr	r2, [pc, #16]	@ (8001150 <__NVIC_SetPriorityGrouping+0x40>)
 8001140:	68bb      	ldr	r3, [r7, #8]
 8001142:	60d3      	str	r3, [r2, #12]
}
 8001144:	bf00      	nop
 8001146:	3714      	adds	r7, #20
 8001148:	46bd      	mov	sp, r7
 800114a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114e:	4770      	bx	lr
 8001150:	e000ed00 	.word	0xe000ed00
 8001154:	05fa0000 	.word	0x05fa0000

08001158 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001158:	b480      	push	{r7}
 800115a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800115c:	4b04      	ldr	r3, [pc, #16]	@ (8001170 <__NVIC_GetPriorityGrouping+0x18>)
 800115e:	68db      	ldr	r3, [r3, #12]
 8001160:	0a1b      	lsrs	r3, r3, #8
 8001162:	f003 0307 	and.w	r3, r3, #7
}
 8001166:	4618      	mov	r0, r3
 8001168:	46bd      	mov	sp, r7
 800116a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116e:	4770      	bx	lr
 8001170:	e000ed00 	.word	0xe000ed00

08001174 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001174:	b480      	push	{r7}
 8001176:	b083      	sub	sp, #12
 8001178:	af00      	add	r7, sp, #0
 800117a:	4603      	mov	r3, r0
 800117c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800117e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001182:	2b00      	cmp	r3, #0
 8001184:	db0b      	blt.n	800119e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001186:	88fb      	ldrh	r3, [r7, #6]
 8001188:	f003 021f 	and.w	r2, r3, #31
 800118c:	4907      	ldr	r1, [pc, #28]	@ (80011ac <__NVIC_EnableIRQ+0x38>)
 800118e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001192:	095b      	lsrs	r3, r3, #5
 8001194:	2001      	movs	r0, #1
 8001196:	fa00 f202 	lsl.w	r2, r0, r2
 800119a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800119e:	bf00      	nop
 80011a0:	370c      	adds	r7, #12
 80011a2:	46bd      	mov	sp, r7
 80011a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a8:	4770      	bx	lr
 80011aa:	bf00      	nop
 80011ac:	e000e100 	.word	0xe000e100

080011b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011b0:	b480      	push	{r7}
 80011b2:	b083      	sub	sp, #12
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	4603      	mov	r3, r0
 80011b8:	6039      	str	r1, [r7, #0]
 80011ba:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80011bc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	db0a      	blt.n	80011da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011c4:	683b      	ldr	r3, [r7, #0]
 80011c6:	b2da      	uxtb	r2, r3
 80011c8:	490c      	ldr	r1, [pc, #48]	@ (80011fc <__NVIC_SetPriority+0x4c>)
 80011ca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011ce:	0112      	lsls	r2, r2, #4
 80011d0:	b2d2      	uxtb	r2, r2
 80011d2:	440b      	add	r3, r1
 80011d4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80011d8:	e00a      	b.n	80011f0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011da:	683b      	ldr	r3, [r7, #0]
 80011dc:	b2da      	uxtb	r2, r3
 80011de:	4908      	ldr	r1, [pc, #32]	@ (8001200 <__NVIC_SetPriority+0x50>)
 80011e0:	88fb      	ldrh	r3, [r7, #6]
 80011e2:	f003 030f 	and.w	r3, r3, #15
 80011e6:	3b04      	subs	r3, #4
 80011e8:	0112      	lsls	r2, r2, #4
 80011ea:	b2d2      	uxtb	r2, r2
 80011ec:	440b      	add	r3, r1
 80011ee:	761a      	strb	r2, [r3, #24]
}
 80011f0:	bf00      	nop
 80011f2:	370c      	adds	r7, #12
 80011f4:	46bd      	mov	sp, r7
 80011f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fa:	4770      	bx	lr
 80011fc:	e000e100 	.word	0xe000e100
 8001200:	e000ed00 	.word	0xe000ed00

08001204 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001204:	b480      	push	{r7}
 8001206:	b089      	sub	sp, #36	@ 0x24
 8001208:	af00      	add	r7, sp, #0
 800120a:	60f8      	str	r0, [r7, #12]
 800120c:	60b9      	str	r1, [r7, #8]
 800120e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	f003 0307 	and.w	r3, r3, #7
 8001216:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001218:	69fb      	ldr	r3, [r7, #28]
 800121a:	f1c3 0307 	rsb	r3, r3, #7
 800121e:	2b04      	cmp	r3, #4
 8001220:	bf28      	it	cs
 8001222:	2304      	movcs	r3, #4
 8001224:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001226:	69fb      	ldr	r3, [r7, #28]
 8001228:	3304      	adds	r3, #4
 800122a:	2b06      	cmp	r3, #6
 800122c:	d902      	bls.n	8001234 <NVIC_EncodePriority+0x30>
 800122e:	69fb      	ldr	r3, [r7, #28]
 8001230:	3b03      	subs	r3, #3
 8001232:	e000      	b.n	8001236 <NVIC_EncodePriority+0x32>
 8001234:	2300      	movs	r3, #0
 8001236:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001238:	f04f 32ff 	mov.w	r2, #4294967295
 800123c:	69bb      	ldr	r3, [r7, #24]
 800123e:	fa02 f303 	lsl.w	r3, r2, r3
 8001242:	43da      	mvns	r2, r3
 8001244:	68bb      	ldr	r3, [r7, #8]
 8001246:	401a      	ands	r2, r3
 8001248:	697b      	ldr	r3, [r7, #20]
 800124a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800124c:	f04f 31ff 	mov.w	r1, #4294967295
 8001250:	697b      	ldr	r3, [r7, #20]
 8001252:	fa01 f303 	lsl.w	r3, r1, r3
 8001256:	43d9      	mvns	r1, r3
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800125c:	4313      	orrs	r3, r2
         );
}
 800125e:	4618      	mov	r0, r3
 8001260:	3724      	adds	r7, #36	@ 0x24
 8001262:	46bd      	mov	sp, r7
 8001264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001268:	4770      	bx	lr
	...

0800126c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b082      	sub	sp, #8
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	3b01      	subs	r3, #1
 8001278:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800127c:	d301      	bcc.n	8001282 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800127e:	2301      	movs	r3, #1
 8001280:	e00f      	b.n	80012a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001282:	4a0a      	ldr	r2, [pc, #40]	@ (80012ac <SysTick_Config+0x40>)
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	3b01      	subs	r3, #1
 8001288:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800128a:	210f      	movs	r1, #15
 800128c:	f04f 30ff 	mov.w	r0, #4294967295
 8001290:	f7ff ff8e 	bl	80011b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001294:	4b05      	ldr	r3, [pc, #20]	@ (80012ac <SysTick_Config+0x40>)
 8001296:	2200      	movs	r2, #0
 8001298:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800129a:	4b04      	ldr	r3, [pc, #16]	@ (80012ac <SysTick_Config+0x40>)
 800129c:	2207      	movs	r2, #7
 800129e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80012a0:	2300      	movs	r3, #0
}
 80012a2:	4618      	mov	r0, r3
 80012a4:	3708      	adds	r7, #8
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	e000e010 	.word	0xe000e010

080012b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b082      	sub	sp, #8
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80012b8:	6878      	ldr	r0, [r7, #4]
 80012ba:	f7ff ff29 	bl	8001110 <__NVIC_SetPriorityGrouping>
}
 80012be:	bf00      	nop
 80012c0:	3708      	adds	r7, #8
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}

080012c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012c6:	b580      	push	{r7, lr}
 80012c8:	b086      	sub	sp, #24
 80012ca:	af00      	add	r7, sp, #0
 80012cc:	4603      	mov	r3, r0
 80012ce:	60b9      	str	r1, [r7, #8]
 80012d0:	607a      	str	r2, [r7, #4]
 80012d2:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80012d4:	f7ff ff40 	bl	8001158 <__NVIC_GetPriorityGrouping>
 80012d8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012da:	687a      	ldr	r2, [r7, #4]
 80012dc:	68b9      	ldr	r1, [r7, #8]
 80012de:	6978      	ldr	r0, [r7, #20]
 80012e0:	f7ff ff90 	bl	8001204 <NVIC_EncodePriority>
 80012e4:	4602      	mov	r2, r0
 80012e6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80012ea:	4611      	mov	r1, r2
 80012ec:	4618      	mov	r0, r3
 80012ee:	f7ff ff5f 	bl	80011b0 <__NVIC_SetPriority>
}
 80012f2:	bf00      	nop
 80012f4:	3718      	adds	r7, #24
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}

080012fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012fa:	b580      	push	{r7, lr}
 80012fc:	b082      	sub	sp, #8
 80012fe:	af00      	add	r7, sp, #0
 8001300:	4603      	mov	r3, r0
 8001302:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001304:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001308:	4618      	mov	r0, r3
 800130a:	f7ff ff33 	bl	8001174 <__NVIC_EnableIRQ>
}
 800130e:	bf00      	nop
 8001310:	3708      	adds	r7, #8
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}

08001316 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001316:	b580      	push	{r7, lr}
 8001318:	b082      	sub	sp, #8
 800131a:	af00      	add	r7, sp, #0
 800131c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800131e:	6878      	ldr	r0, [r7, #4]
 8001320:	f7ff ffa4 	bl	800126c <SysTick_Config>
 8001324:	4603      	mov	r3, r0
}
 8001326:	4618      	mov	r0, r3
 8001328:	3708      	adds	r7, #8
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
	...

08001330 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8001330:	b480      	push	{r7}
 8001332:	b089      	sub	sp, #36	@ 0x24
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
 8001338:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800133a:	2300      	movs	r3, #0
 800133c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800133e:	4b89      	ldr	r3, [pc, #548]	@ (8001564 <HAL_GPIO_Init+0x234>)
 8001340:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001342:	e194      	b.n	800166e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001344:	683b      	ldr	r3, [r7, #0]
 8001346:	681a      	ldr	r2, [r3, #0]
 8001348:	2101      	movs	r1, #1
 800134a:	69fb      	ldr	r3, [r7, #28]
 800134c:	fa01 f303 	lsl.w	r3, r1, r3
 8001350:	4013      	ands	r3, r2
 8001352:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001354:	693b      	ldr	r3, [r7, #16]
 8001356:	2b00      	cmp	r3, #0
 8001358:	f000 8186 	beq.w	8001668 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800135c:	683b      	ldr	r3, [r7, #0]
 800135e:	685b      	ldr	r3, [r3, #4]
 8001360:	f003 0303 	and.w	r3, r3, #3
 8001364:	2b01      	cmp	r3, #1
 8001366:	d005      	beq.n	8001374 <HAL_GPIO_Init+0x44>
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	685b      	ldr	r3, [r3, #4]
 800136c:	f003 0303 	and.w	r3, r3, #3
 8001370:	2b02      	cmp	r3, #2
 8001372:	d130      	bne.n	80013d6 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	689b      	ldr	r3, [r3, #8]
 8001378:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800137a:	69fb      	ldr	r3, [r7, #28]
 800137c:	005b      	lsls	r3, r3, #1
 800137e:	2203      	movs	r2, #3
 8001380:	fa02 f303 	lsl.w	r3, r2, r3
 8001384:	43db      	mvns	r3, r3
 8001386:	69ba      	ldr	r2, [r7, #24]
 8001388:	4013      	ands	r3, r2
 800138a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800138c:	683b      	ldr	r3, [r7, #0]
 800138e:	68da      	ldr	r2, [r3, #12]
 8001390:	69fb      	ldr	r3, [r7, #28]
 8001392:	005b      	lsls	r3, r3, #1
 8001394:	fa02 f303 	lsl.w	r3, r2, r3
 8001398:	69ba      	ldr	r2, [r7, #24]
 800139a:	4313      	orrs	r3, r2
 800139c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	69ba      	ldr	r2, [r7, #24]
 80013a2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	685b      	ldr	r3, [r3, #4]
 80013a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80013aa:	2201      	movs	r2, #1
 80013ac:	69fb      	ldr	r3, [r7, #28]
 80013ae:	fa02 f303 	lsl.w	r3, r2, r3
 80013b2:	43db      	mvns	r3, r3
 80013b4:	69ba      	ldr	r2, [r7, #24]
 80013b6:	4013      	ands	r3, r2
 80013b8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80013ba:	683b      	ldr	r3, [r7, #0]
 80013bc:	685b      	ldr	r3, [r3, #4]
 80013be:	091b      	lsrs	r3, r3, #4
 80013c0:	f003 0201 	and.w	r2, r3, #1
 80013c4:	69fb      	ldr	r3, [r7, #28]
 80013c6:	fa02 f303 	lsl.w	r3, r2, r3
 80013ca:	69ba      	ldr	r2, [r7, #24]
 80013cc:	4313      	orrs	r3, r2
 80013ce:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	69ba      	ldr	r2, [r7, #24]
 80013d4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80013d6:	683b      	ldr	r3, [r7, #0]
 80013d8:	685b      	ldr	r3, [r3, #4]
 80013da:	f003 0303 	and.w	r3, r3, #3
 80013de:	2b03      	cmp	r3, #3
 80013e0:	d017      	beq.n	8001412 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	68db      	ldr	r3, [r3, #12]
 80013e6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80013e8:	69fb      	ldr	r3, [r7, #28]
 80013ea:	005b      	lsls	r3, r3, #1
 80013ec:	2203      	movs	r2, #3
 80013ee:	fa02 f303 	lsl.w	r3, r2, r3
 80013f2:	43db      	mvns	r3, r3
 80013f4:	69ba      	ldr	r2, [r7, #24]
 80013f6:	4013      	ands	r3, r2
 80013f8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80013fa:	683b      	ldr	r3, [r7, #0]
 80013fc:	689a      	ldr	r2, [r3, #8]
 80013fe:	69fb      	ldr	r3, [r7, #28]
 8001400:	005b      	lsls	r3, r3, #1
 8001402:	fa02 f303 	lsl.w	r3, r2, r3
 8001406:	69ba      	ldr	r2, [r7, #24]
 8001408:	4313      	orrs	r3, r2
 800140a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	69ba      	ldr	r2, [r7, #24]
 8001410:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001412:	683b      	ldr	r3, [r7, #0]
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	f003 0303 	and.w	r3, r3, #3
 800141a:	2b02      	cmp	r3, #2
 800141c:	d123      	bne.n	8001466 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800141e:	69fb      	ldr	r3, [r7, #28]
 8001420:	08da      	lsrs	r2, r3, #3
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	3208      	adds	r2, #8
 8001426:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800142a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800142c:	69fb      	ldr	r3, [r7, #28]
 800142e:	f003 0307 	and.w	r3, r3, #7
 8001432:	009b      	lsls	r3, r3, #2
 8001434:	220f      	movs	r2, #15
 8001436:	fa02 f303 	lsl.w	r3, r2, r3
 800143a:	43db      	mvns	r3, r3
 800143c:	69ba      	ldr	r2, [r7, #24]
 800143e:	4013      	ands	r3, r2
 8001440:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001442:	683b      	ldr	r3, [r7, #0]
 8001444:	691a      	ldr	r2, [r3, #16]
 8001446:	69fb      	ldr	r3, [r7, #28]
 8001448:	f003 0307 	and.w	r3, r3, #7
 800144c:	009b      	lsls	r3, r3, #2
 800144e:	fa02 f303 	lsl.w	r3, r2, r3
 8001452:	69ba      	ldr	r2, [r7, #24]
 8001454:	4313      	orrs	r3, r2
 8001456:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001458:	69fb      	ldr	r3, [r7, #28]
 800145a:	08da      	lsrs	r2, r3, #3
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	3208      	adds	r2, #8
 8001460:	69b9      	ldr	r1, [r7, #24]
 8001462:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800146c:	69fb      	ldr	r3, [r7, #28]
 800146e:	005b      	lsls	r3, r3, #1
 8001470:	2203      	movs	r2, #3
 8001472:	fa02 f303 	lsl.w	r3, r2, r3
 8001476:	43db      	mvns	r3, r3
 8001478:	69ba      	ldr	r2, [r7, #24]
 800147a:	4013      	ands	r3, r2
 800147c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800147e:	683b      	ldr	r3, [r7, #0]
 8001480:	685b      	ldr	r3, [r3, #4]
 8001482:	f003 0203 	and.w	r2, r3, #3
 8001486:	69fb      	ldr	r3, [r7, #28]
 8001488:	005b      	lsls	r3, r3, #1
 800148a:	fa02 f303 	lsl.w	r3, r2, r3
 800148e:	69ba      	ldr	r2, [r7, #24]
 8001490:	4313      	orrs	r3, r2
 8001492:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	69ba      	ldr	r2, [r7, #24]
 8001498:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800149a:	683b      	ldr	r3, [r7, #0]
 800149c:	685b      	ldr	r3, [r3, #4]
 800149e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	f000 80e0 	beq.w	8001668 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014a8:	4b2f      	ldr	r3, [pc, #188]	@ (8001568 <HAL_GPIO_Init+0x238>)
 80014aa:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80014ae:	4a2e      	ldr	r2, [pc, #184]	@ (8001568 <HAL_GPIO_Init+0x238>)
 80014b0:	f043 0302 	orr.w	r3, r3, #2
 80014b4:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80014b8:	4b2b      	ldr	r3, [pc, #172]	@ (8001568 <HAL_GPIO_Init+0x238>)
 80014ba:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80014be:	f003 0302 	and.w	r3, r3, #2
 80014c2:	60fb      	str	r3, [r7, #12]
 80014c4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80014c6:	4a29      	ldr	r2, [pc, #164]	@ (800156c <HAL_GPIO_Init+0x23c>)
 80014c8:	69fb      	ldr	r3, [r7, #28]
 80014ca:	089b      	lsrs	r3, r3, #2
 80014cc:	3302      	adds	r3, #2
 80014ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80014d4:	69fb      	ldr	r3, [r7, #28]
 80014d6:	f003 0303 	and.w	r3, r3, #3
 80014da:	009b      	lsls	r3, r3, #2
 80014dc:	220f      	movs	r2, #15
 80014de:	fa02 f303 	lsl.w	r3, r2, r3
 80014e2:	43db      	mvns	r3, r3
 80014e4:	69ba      	ldr	r2, [r7, #24]
 80014e6:	4013      	ands	r3, r2
 80014e8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	4a20      	ldr	r2, [pc, #128]	@ (8001570 <HAL_GPIO_Init+0x240>)
 80014ee:	4293      	cmp	r3, r2
 80014f0:	d052      	beq.n	8001598 <HAL_GPIO_Init+0x268>
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	4a1f      	ldr	r2, [pc, #124]	@ (8001574 <HAL_GPIO_Init+0x244>)
 80014f6:	4293      	cmp	r3, r2
 80014f8:	d031      	beq.n	800155e <HAL_GPIO_Init+0x22e>
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	4a1e      	ldr	r2, [pc, #120]	@ (8001578 <HAL_GPIO_Init+0x248>)
 80014fe:	4293      	cmp	r3, r2
 8001500:	d02b      	beq.n	800155a <HAL_GPIO_Init+0x22a>
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	4a1d      	ldr	r2, [pc, #116]	@ (800157c <HAL_GPIO_Init+0x24c>)
 8001506:	4293      	cmp	r3, r2
 8001508:	d025      	beq.n	8001556 <HAL_GPIO_Init+0x226>
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	4a1c      	ldr	r2, [pc, #112]	@ (8001580 <HAL_GPIO_Init+0x250>)
 800150e:	4293      	cmp	r3, r2
 8001510:	d01f      	beq.n	8001552 <HAL_GPIO_Init+0x222>
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	4a1b      	ldr	r2, [pc, #108]	@ (8001584 <HAL_GPIO_Init+0x254>)
 8001516:	4293      	cmp	r3, r2
 8001518:	d019      	beq.n	800154e <HAL_GPIO_Init+0x21e>
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	4a1a      	ldr	r2, [pc, #104]	@ (8001588 <HAL_GPIO_Init+0x258>)
 800151e:	4293      	cmp	r3, r2
 8001520:	d013      	beq.n	800154a <HAL_GPIO_Init+0x21a>
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	4a19      	ldr	r2, [pc, #100]	@ (800158c <HAL_GPIO_Init+0x25c>)
 8001526:	4293      	cmp	r3, r2
 8001528:	d00d      	beq.n	8001546 <HAL_GPIO_Init+0x216>
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	4a18      	ldr	r2, [pc, #96]	@ (8001590 <HAL_GPIO_Init+0x260>)
 800152e:	4293      	cmp	r3, r2
 8001530:	d007      	beq.n	8001542 <HAL_GPIO_Init+0x212>
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	4a17      	ldr	r2, [pc, #92]	@ (8001594 <HAL_GPIO_Init+0x264>)
 8001536:	4293      	cmp	r3, r2
 8001538:	d101      	bne.n	800153e <HAL_GPIO_Init+0x20e>
 800153a:	2309      	movs	r3, #9
 800153c:	e02d      	b.n	800159a <HAL_GPIO_Init+0x26a>
 800153e:	230a      	movs	r3, #10
 8001540:	e02b      	b.n	800159a <HAL_GPIO_Init+0x26a>
 8001542:	2308      	movs	r3, #8
 8001544:	e029      	b.n	800159a <HAL_GPIO_Init+0x26a>
 8001546:	2307      	movs	r3, #7
 8001548:	e027      	b.n	800159a <HAL_GPIO_Init+0x26a>
 800154a:	2306      	movs	r3, #6
 800154c:	e025      	b.n	800159a <HAL_GPIO_Init+0x26a>
 800154e:	2305      	movs	r3, #5
 8001550:	e023      	b.n	800159a <HAL_GPIO_Init+0x26a>
 8001552:	2304      	movs	r3, #4
 8001554:	e021      	b.n	800159a <HAL_GPIO_Init+0x26a>
 8001556:	2303      	movs	r3, #3
 8001558:	e01f      	b.n	800159a <HAL_GPIO_Init+0x26a>
 800155a:	2302      	movs	r3, #2
 800155c:	e01d      	b.n	800159a <HAL_GPIO_Init+0x26a>
 800155e:	2301      	movs	r3, #1
 8001560:	e01b      	b.n	800159a <HAL_GPIO_Init+0x26a>
 8001562:	bf00      	nop
 8001564:	58000080 	.word	0x58000080
 8001568:	58024400 	.word	0x58024400
 800156c:	58000400 	.word	0x58000400
 8001570:	58020000 	.word	0x58020000
 8001574:	58020400 	.word	0x58020400
 8001578:	58020800 	.word	0x58020800
 800157c:	58020c00 	.word	0x58020c00
 8001580:	58021000 	.word	0x58021000
 8001584:	58021400 	.word	0x58021400
 8001588:	58021800 	.word	0x58021800
 800158c:	58021c00 	.word	0x58021c00
 8001590:	58022000 	.word	0x58022000
 8001594:	58022400 	.word	0x58022400
 8001598:	2300      	movs	r3, #0
 800159a:	69fa      	ldr	r2, [r7, #28]
 800159c:	f002 0203 	and.w	r2, r2, #3
 80015a0:	0092      	lsls	r2, r2, #2
 80015a2:	4093      	lsls	r3, r2
 80015a4:	69ba      	ldr	r2, [r7, #24]
 80015a6:	4313      	orrs	r3, r2
 80015a8:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80015aa:	4938      	ldr	r1, [pc, #224]	@ (800168c <HAL_GPIO_Init+0x35c>)
 80015ac:	69fb      	ldr	r3, [r7, #28]
 80015ae:	089b      	lsrs	r3, r3, #2
 80015b0:	3302      	adds	r3, #2
 80015b2:	69ba      	ldr	r2, [r7, #24]
 80015b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80015b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80015c0:	693b      	ldr	r3, [r7, #16]
 80015c2:	43db      	mvns	r3, r3
 80015c4:	69ba      	ldr	r2, [r7, #24]
 80015c6:	4013      	ands	r3, r2
 80015c8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80015ca:	683b      	ldr	r3, [r7, #0]
 80015cc:	685b      	ldr	r3, [r3, #4]
 80015ce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d003      	beq.n	80015de <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80015d6:	69ba      	ldr	r2, [r7, #24]
 80015d8:	693b      	ldr	r3, [r7, #16]
 80015da:	4313      	orrs	r3, r2
 80015dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80015de:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80015e2:	69bb      	ldr	r3, [r7, #24]
 80015e4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80015e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80015ea:	685b      	ldr	r3, [r3, #4]
 80015ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80015ee:	693b      	ldr	r3, [r7, #16]
 80015f0:	43db      	mvns	r3, r3
 80015f2:	69ba      	ldr	r2, [r7, #24]
 80015f4:	4013      	ands	r3, r2
 80015f6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	685b      	ldr	r3, [r3, #4]
 80015fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001600:	2b00      	cmp	r3, #0
 8001602:	d003      	beq.n	800160c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001604:	69ba      	ldr	r2, [r7, #24]
 8001606:	693b      	ldr	r3, [r7, #16]
 8001608:	4313      	orrs	r3, r2
 800160a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800160c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001610:	69bb      	ldr	r3, [r7, #24]
 8001612:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001614:	697b      	ldr	r3, [r7, #20]
 8001616:	685b      	ldr	r3, [r3, #4]
 8001618:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800161a:	693b      	ldr	r3, [r7, #16]
 800161c:	43db      	mvns	r3, r3
 800161e:	69ba      	ldr	r2, [r7, #24]
 8001620:	4013      	ands	r3, r2
 8001622:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	685b      	ldr	r3, [r3, #4]
 8001628:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800162c:	2b00      	cmp	r3, #0
 800162e:	d003      	beq.n	8001638 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001630:	69ba      	ldr	r2, [r7, #24]
 8001632:	693b      	ldr	r3, [r7, #16]
 8001634:	4313      	orrs	r3, r2
 8001636:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001638:	697b      	ldr	r3, [r7, #20]
 800163a:	69ba      	ldr	r2, [r7, #24]
 800163c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800163e:	697b      	ldr	r3, [r7, #20]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001644:	693b      	ldr	r3, [r7, #16]
 8001646:	43db      	mvns	r3, r3
 8001648:	69ba      	ldr	r2, [r7, #24]
 800164a:	4013      	ands	r3, r2
 800164c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800164e:	683b      	ldr	r3, [r7, #0]
 8001650:	685b      	ldr	r3, [r3, #4]
 8001652:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001656:	2b00      	cmp	r3, #0
 8001658:	d003      	beq.n	8001662 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800165a:	69ba      	ldr	r2, [r7, #24]
 800165c:	693b      	ldr	r3, [r7, #16]
 800165e:	4313      	orrs	r3, r2
 8001660:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001662:	697b      	ldr	r3, [r7, #20]
 8001664:	69ba      	ldr	r2, [r7, #24]
 8001666:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001668:	69fb      	ldr	r3, [r7, #28]
 800166a:	3301      	adds	r3, #1
 800166c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800166e:	683b      	ldr	r3, [r7, #0]
 8001670:	681a      	ldr	r2, [r3, #0]
 8001672:	69fb      	ldr	r3, [r7, #28]
 8001674:	fa22 f303 	lsr.w	r3, r2, r3
 8001678:	2b00      	cmp	r3, #0
 800167a:	f47f ae63 	bne.w	8001344 <HAL_GPIO_Init+0x14>
  }
}
 800167e:	bf00      	nop
 8001680:	bf00      	nop
 8001682:	3724      	adds	r7, #36	@ 0x24
 8001684:	46bd      	mov	sp, r7
 8001686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168a:	4770      	bx	lr
 800168c:	58000400 	.word	0x58000400

08001690 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001690:	b480      	push	{r7}
 8001692:	b083      	sub	sp, #12
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
 8001698:	460b      	mov	r3, r1
 800169a:	807b      	strh	r3, [r7, #2]
 800169c:	4613      	mov	r3, r2
 800169e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80016a0:	787b      	ldrb	r3, [r7, #1]
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d003      	beq.n	80016ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80016a6:	887a      	ldrh	r2, [r7, #2]
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80016ac:	e003      	b.n	80016b6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80016ae:	887b      	ldrh	r3, [r7, #2]
 80016b0:	041a      	lsls	r2, r3, #16
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	619a      	str	r2, [r3, #24]
}
 80016b6:	bf00      	nop
 80016b8:	370c      	adds	r7, #12
 80016ba:	46bd      	mov	sp, r7
 80016bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c0:	4770      	bx	lr
	...

080016c4 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 80016c4:	b480      	push	{r7}
 80016c6:	b083      	sub	sp, #12
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 80016cc:	4a08      	ldr	r2, [pc, #32]	@ (80016f0 <HAL_HSEM_FastTake+0x2c>)
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	3320      	adds	r3, #32
 80016d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016d6:	4a07      	ldr	r2, [pc, #28]	@ (80016f4 <HAL_HSEM_FastTake+0x30>)
 80016d8:	4293      	cmp	r3, r2
 80016da:	d101      	bne.n	80016e0 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 80016dc:	2300      	movs	r3, #0
 80016de:	e000      	b.n	80016e2 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 80016e0:	2301      	movs	r3, #1
}
 80016e2:	4618      	mov	r0, r3
 80016e4:	370c      	adds	r7, #12
 80016e6:	46bd      	mov	sp, r7
 80016e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ec:	4770      	bx	lr
 80016ee:	bf00      	nop
 80016f0:	58026400 	.word	0x58026400
 80016f4:	80000300 	.word	0x80000300

080016f8 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 80016f8:	b480      	push	{r7}
 80016fa:	b083      	sub	sp, #12
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
 8001700:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8001702:	4906      	ldr	r1, [pc, #24]	@ (800171c <HAL_HSEM_Release+0x24>)
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8001710:	bf00      	nop
 8001712:	370c      	adds	r7, #12
 8001714:	46bd      	mov	sp, r7
 8001716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171a:	4770      	bx	lr
 800171c:	58026400 	.word	0x58026400

08001720 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b086      	sub	sp, #24
 8001724:	af02      	add	r7, sp, #8
 8001726:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	2b00      	cmp	r3, #0
 800172c:	d101      	bne.n	8001732 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800172e:	2301      	movs	r3, #1
 8001730:	e0fe      	b.n	8001930 <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8001738:	b2db      	uxtb	r3, r3
 800173a:	2b00      	cmp	r3, #0
 800173c:	d106      	bne.n	800174c <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	2200      	movs	r2, #0
 8001742:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001746:	6878      	ldr	r0, [r7, #4]
 8001748:	f00a fbce 	bl	800bee8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	2203      	movs	r2, #3
 8001750:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	4618      	mov	r0, r3
 800175a:	f005 fcfa 	bl	8007152 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	6818      	ldr	r0, [r3, #0]
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	7c1a      	ldrb	r2, [r3, #16]
 8001766:	f88d 2000 	strb.w	r2, [sp]
 800176a:	3304      	adds	r3, #4
 800176c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800176e:	f005 fbcb 	bl	8006f08 <USB_CoreInit>
 8001772:	4603      	mov	r3, r0
 8001774:	2b00      	cmp	r3, #0
 8001776:	d005      	beq.n	8001784 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	2202      	movs	r2, #2
 800177c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001780:	2301      	movs	r3, #1
 8001782:	e0d5      	b.n	8001930 <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	2100      	movs	r1, #0
 800178a:	4618      	mov	r0, r3
 800178c:	f005 fcf2 	bl	8007174 <USB_SetCurrentMode>
 8001790:	4603      	mov	r3, r0
 8001792:	2b00      	cmp	r3, #0
 8001794:	d005      	beq.n	80017a2 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	2202      	movs	r2, #2
 800179a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800179e:	2301      	movs	r3, #1
 80017a0:	e0c6      	b.n	8001930 <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80017a2:	2300      	movs	r3, #0
 80017a4:	73fb      	strb	r3, [r7, #15]
 80017a6:	e04a      	b.n	800183e <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80017a8:	7bfa      	ldrb	r2, [r7, #15]
 80017aa:	6879      	ldr	r1, [r7, #4]
 80017ac:	4613      	mov	r3, r2
 80017ae:	00db      	lsls	r3, r3, #3
 80017b0:	4413      	add	r3, r2
 80017b2:	009b      	lsls	r3, r3, #2
 80017b4:	440b      	add	r3, r1
 80017b6:	3315      	adds	r3, #21
 80017b8:	2201      	movs	r2, #1
 80017ba:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80017bc:	7bfa      	ldrb	r2, [r7, #15]
 80017be:	6879      	ldr	r1, [r7, #4]
 80017c0:	4613      	mov	r3, r2
 80017c2:	00db      	lsls	r3, r3, #3
 80017c4:	4413      	add	r3, r2
 80017c6:	009b      	lsls	r3, r3, #2
 80017c8:	440b      	add	r3, r1
 80017ca:	3314      	adds	r3, #20
 80017cc:	7bfa      	ldrb	r2, [r7, #15]
 80017ce:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80017d0:	7bfa      	ldrb	r2, [r7, #15]
 80017d2:	7bfb      	ldrb	r3, [r7, #15]
 80017d4:	b298      	uxth	r0, r3
 80017d6:	6879      	ldr	r1, [r7, #4]
 80017d8:	4613      	mov	r3, r2
 80017da:	00db      	lsls	r3, r3, #3
 80017dc:	4413      	add	r3, r2
 80017de:	009b      	lsls	r3, r3, #2
 80017e0:	440b      	add	r3, r1
 80017e2:	332e      	adds	r3, #46	@ 0x2e
 80017e4:	4602      	mov	r2, r0
 80017e6:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80017e8:	7bfa      	ldrb	r2, [r7, #15]
 80017ea:	6879      	ldr	r1, [r7, #4]
 80017ec:	4613      	mov	r3, r2
 80017ee:	00db      	lsls	r3, r3, #3
 80017f0:	4413      	add	r3, r2
 80017f2:	009b      	lsls	r3, r3, #2
 80017f4:	440b      	add	r3, r1
 80017f6:	3318      	adds	r3, #24
 80017f8:	2200      	movs	r2, #0
 80017fa:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80017fc:	7bfa      	ldrb	r2, [r7, #15]
 80017fe:	6879      	ldr	r1, [r7, #4]
 8001800:	4613      	mov	r3, r2
 8001802:	00db      	lsls	r3, r3, #3
 8001804:	4413      	add	r3, r2
 8001806:	009b      	lsls	r3, r3, #2
 8001808:	440b      	add	r3, r1
 800180a:	331c      	adds	r3, #28
 800180c:	2200      	movs	r2, #0
 800180e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001810:	7bfa      	ldrb	r2, [r7, #15]
 8001812:	6879      	ldr	r1, [r7, #4]
 8001814:	4613      	mov	r3, r2
 8001816:	00db      	lsls	r3, r3, #3
 8001818:	4413      	add	r3, r2
 800181a:	009b      	lsls	r3, r3, #2
 800181c:	440b      	add	r3, r1
 800181e:	3320      	adds	r3, #32
 8001820:	2200      	movs	r2, #0
 8001822:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001824:	7bfa      	ldrb	r2, [r7, #15]
 8001826:	6879      	ldr	r1, [r7, #4]
 8001828:	4613      	mov	r3, r2
 800182a:	00db      	lsls	r3, r3, #3
 800182c:	4413      	add	r3, r2
 800182e:	009b      	lsls	r3, r3, #2
 8001830:	440b      	add	r3, r1
 8001832:	3324      	adds	r3, #36	@ 0x24
 8001834:	2200      	movs	r2, #0
 8001836:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001838:	7bfb      	ldrb	r3, [r7, #15]
 800183a:	3301      	adds	r3, #1
 800183c:	73fb      	strb	r3, [r7, #15]
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	791b      	ldrb	r3, [r3, #4]
 8001842:	7bfa      	ldrb	r2, [r7, #15]
 8001844:	429a      	cmp	r2, r3
 8001846:	d3af      	bcc.n	80017a8 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001848:	2300      	movs	r3, #0
 800184a:	73fb      	strb	r3, [r7, #15]
 800184c:	e044      	b.n	80018d8 <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800184e:	7bfa      	ldrb	r2, [r7, #15]
 8001850:	6879      	ldr	r1, [r7, #4]
 8001852:	4613      	mov	r3, r2
 8001854:	00db      	lsls	r3, r3, #3
 8001856:	4413      	add	r3, r2
 8001858:	009b      	lsls	r3, r3, #2
 800185a:	440b      	add	r3, r1
 800185c:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8001860:	2200      	movs	r2, #0
 8001862:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001864:	7bfa      	ldrb	r2, [r7, #15]
 8001866:	6879      	ldr	r1, [r7, #4]
 8001868:	4613      	mov	r3, r2
 800186a:	00db      	lsls	r3, r3, #3
 800186c:	4413      	add	r3, r2
 800186e:	009b      	lsls	r3, r3, #2
 8001870:	440b      	add	r3, r1
 8001872:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8001876:	7bfa      	ldrb	r2, [r7, #15]
 8001878:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800187a:	7bfa      	ldrb	r2, [r7, #15]
 800187c:	6879      	ldr	r1, [r7, #4]
 800187e:	4613      	mov	r3, r2
 8001880:	00db      	lsls	r3, r3, #3
 8001882:	4413      	add	r3, r2
 8001884:	009b      	lsls	r3, r3, #2
 8001886:	440b      	add	r3, r1
 8001888:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800188c:	2200      	movs	r2, #0
 800188e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001890:	7bfa      	ldrb	r2, [r7, #15]
 8001892:	6879      	ldr	r1, [r7, #4]
 8001894:	4613      	mov	r3, r2
 8001896:	00db      	lsls	r3, r3, #3
 8001898:	4413      	add	r3, r2
 800189a:	009b      	lsls	r3, r3, #2
 800189c:	440b      	add	r3, r1
 800189e:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80018a2:	2200      	movs	r2, #0
 80018a4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80018a6:	7bfa      	ldrb	r2, [r7, #15]
 80018a8:	6879      	ldr	r1, [r7, #4]
 80018aa:	4613      	mov	r3, r2
 80018ac:	00db      	lsls	r3, r3, #3
 80018ae:	4413      	add	r3, r2
 80018b0:	009b      	lsls	r3, r3, #2
 80018b2:	440b      	add	r3, r1
 80018b4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80018b8:	2200      	movs	r2, #0
 80018ba:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80018bc:	7bfa      	ldrb	r2, [r7, #15]
 80018be:	6879      	ldr	r1, [r7, #4]
 80018c0:	4613      	mov	r3, r2
 80018c2:	00db      	lsls	r3, r3, #3
 80018c4:	4413      	add	r3, r2
 80018c6:	009b      	lsls	r3, r3, #2
 80018c8:	440b      	add	r3, r1
 80018ca:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80018ce:	2200      	movs	r2, #0
 80018d0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80018d2:	7bfb      	ldrb	r3, [r7, #15]
 80018d4:	3301      	adds	r3, #1
 80018d6:	73fb      	strb	r3, [r7, #15]
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	791b      	ldrb	r3, [r3, #4]
 80018dc:	7bfa      	ldrb	r2, [r7, #15]
 80018de:	429a      	cmp	r2, r3
 80018e0:	d3b5      	bcc.n	800184e <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	6818      	ldr	r0, [r3, #0]
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	7c1a      	ldrb	r2, [r3, #16]
 80018ea:	f88d 2000 	strb.w	r2, [sp]
 80018ee:	3304      	adds	r3, #4
 80018f0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80018f2:	f005 fc8b 	bl	800720c <USB_DevInit>
 80018f6:	4603      	mov	r3, r0
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d005      	beq.n	8001908 <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	2202      	movs	r2, #2
 8001900:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001904:	2301      	movs	r3, #1
 8001906:	e013      	b.n	8001930 <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	2200      	movs	r2, #0
 800190c:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	2201      	movs	r2, #1
 8001912:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	7b1b      	ldrb	r3, [r3, #12]
 800191a:	2b01      	cmp	r3, #1
 800191c:	d102      	bne.n	8001924 <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800191e:	6878      	ldr	r0, [r7, #4]
 8001920:	f001 f99c 	bl	8002c5c <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	4618      	mov	r0, r3
 800192a:	f006 fcce 	bl	80082ca <USB_DevDisconnect>

  return HAL_OK;
 800192e:	2300      	movs	r3, #0
}
 8001930:	4618      	mov	r0, r3
 8001932:	3710      	adds	r7, #16
 8001934:	46bd      	mov	sp, r7
 8001936:	bd80      	pop	{r7, pc}

08001938 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b084      	sub	sp, #16
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800194c:	2b01      	cmp	r3, #1
 800194e:	d101      	bne.n	8001954 <HAL_PCD_Start+0x1c>
 8001950:	2302      	movs	r3, #2
 8001952:	e022      	b.n	800199a <HAL_PCD_Start+0x62>
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	2201      	movs	r2, #1
 8001958:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	68db      	ldr	r3, [r3, #12]
 8001960:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001964:	2b00      	cmp	r3, #0
 8001966:	d009      	beq.n	800197c <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800196c:	2b01      	cmp	r3, #1
 800196e:	d105      	bne.n	800197c <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001974:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	4618      	mov	r0, r3
 8001982:	f005 fbd5 	bl	8007130 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	4618      	mov	r0, r3
 800198c:	f006 fc7c 	bl	8008288 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	2200      	movs	r2, #0
 8001994:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001998:	2300      	movs	r3, #0
}
 800199a:	4618      	mov	r0, r3
 800199c:	3710      	adds	r7, #16
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}

080019a2 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80019a2:	b590      	push	{r4, r7, lr}
 80019a4:	b08d      	sub	sp, #52	@ 0x34
 80019a6:	af00      	add	r7, sp, #0
 80019a8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80019b0:	6a3b      	ldr	r3, [r7, #32]
 80019b2:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	4618      	mov	r0, r3
 80019ba:	f006 fd3a 	bl	8008432 <USB_GetMode>
 80019be:	4603      	mov	r3, r0
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	f040 84b9 	bne.w	8002338 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	4618      	mov	r0, r3
 80019cc:	f006 fc9e 	bl	800830c <USB_ReadInterrupts>
 80019d0:	4603      	mov	r3, r0
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	f000 84af 	beq.w	8002336 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80019d8:	69fb      	ldr	r3, [r7, #28]
 80019da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80019de:	689b      	ldr	r3, [r3, #8]
 80019e0:	0a1b      	lsrs	r3, r3, #8
 80019e2:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4618      	mov	r0, r3
 80019f2:	f006 fc8b 	bl	800830c <USB_ReadInterrupts>
 80019f6:	4603      	mov	r3, r0
 80019f8:	f003 0302 	and.w	r3, r3, #2
 80019fc:	2b02      	cmp	r3, #2
 80019fe:	d107      	bne.n	8001a10 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	695a      	ldr	r2, [r3, #20]
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	f002 0202 	and.w	r2, r2, #2
 8001a0e:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	4618      	mov	r0, r3
 8001a16:	f006 fc79 	bl	800830c <USB_ReadInterrupts>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	f003 0310 	and.w	r3, r3, #16
 8001a20:	2b10      	cmp	r3, #16
 8001a22:	d161      	bne.n	8001ae8 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	699a      	ldr	r2, [r3, #24]
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f022 0210 	bic.w	r2, r2, #16
 8001a32:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8001a34:	6a3b      	ldr	r3, [r7, #32]
 8001a36:	6a1b      	ldr	r3, [r3, #32]
 8001a38:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8001a3a:	69bb      	ldr	r3, [r7, #24]
 8001a3c:	f003 020f 	and.w	r2, r3, #15
 8001a40:	4613      	mov	r3, r2
 8001a42:	00db      	lsls	r3, r3, #3
 8001a44:	4413      	add	r3, r2
 8001a46:	009b      	lsls	r3, r3, #2
 8001a48:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001a4c:	687a      	ldr	r2, [r7, #4]
 8001a4e:	4413      	add	r3, r2
 8001a50:	3304      	adds	r3, #4
 8001a52:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8001a54:	69bb      	ldr	r3, [r7, #24]
 8001a56:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8001a5a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001a5e:	d124      	bne.n	8001aaa <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8001a60:	69ba      	ldr	r2, [r7, #24]
 8001a62:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8001a66:	4013      	ands	r3, r2
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d035      	beq.n	8001ad8 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001a6c:	697b      	ldr	r3, [r7, #20]
 8001a6e:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8001a70:	69bb      	ldr	r3, [r7, #24]
 8001a72:	091b      	lsrs	r3, r3, #4
 8001a74:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001a76:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001a7a:	b29b      	uxth	r3, r3
 8001a7c:	461a      	mov	r2, r3
 8001a7e:	6a38      	ldr	r0, [r7, #32]
 8001a80:	f006 fab0 	bl	8007fe4 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001a84:	697b      	ldr	r3, [r7, #20]
 8001a86:	68da      	ldr	r2, [r3, #12]
 8001a88:	69bb      	ldr	r3, [r7, #24]
 8001a8a:	091b      	lsrs	r3, r3, #4
 8001a8c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001a90:	441a      	add	r2, r3
 8001a92:	697b      	ldr	r3, [r7, #20]
 8001a94:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001a96:	697b      	ldr	r3, [r7, #20]
 8001a98:	695a      	ldr	r2, [r3, #20]
 8001a9a:	69bb      	ldr	r3, [r7, #24]
 8001a9c:	091b      	lsrs	r3, r3, #4
 8001a9e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001aa2:	441a      	add	r2, r3
 8001aa4:	697b      	ldr	r3, [r7, #20]
 8001aa6:	615a      	str	r2, [r3, #20]
 8001aa8:	e016      	b.n	8001ad8 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8001aaa:	69bb      	ldr	r3, [r7, #24]
 8001aac:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8001ab0:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8001ab4:	d110      	bne.n	8001ad8 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8001abc:	2208      	movs	r2, #8
 8001abe:	4619      	mov	r1, r3
 8001ac0:	6a38      	ldr	r0, [r7, #32]
 8001ac2:	f006 fa8f 	bl	8007fe4 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001ac6:	697b      	ldr	r3, [r7, #20]
 8001ac8:	695a      	ldr	r2, [r3, #20]
 8001aca:	69bb      	ldr	r3, [r7, #24]
 8001acc:	091b      	lsrs	r3, r3, #4
 8001ace:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001ad2:	441a      	add	r2, r3
 8001ad4:	697b      	ldr	r3, [r7, #20]
 8001ad6:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	699a      	ldr	r2, [r3, #24]
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f042 0210 	orr.w	r2, r2, #16
 8001ae6:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4618      	mov	r0, r3
 8001aee:	f006 fc0d 	bl	800830c <USB_ReadInterrupts>
 8001af2:	4603      	mov	r3, r0
 8001af4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001af8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8001afc:	f040 80a7 	bne.w	8001c4e <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8001b00:	2300      	movs	r3, #0
 8001b02:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f006 fc12 	bl	8008332 <USB_ReadDevAllOutEpInterrupt>
 8001b0e:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8001b10:	e099      	b.n	8001c46 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8001b12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b14:	f003 0301 	and.w	r3, r3, #1
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	f000 808e 	beq.w	8001c3a <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b24:	b2d2      	uxtb	r2, r2
 8001b26:	4611      	mov	r1, r2
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f006 fc36 	bl	800839a <USB_ReadDevOutEPInterrupt>
 8001b2e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8001b30:	693b      	ldr	r3, [r7, #16]
 8001b32:	f003 0301 	and.w	r3, r3, #1
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d00c      	beq.n	8001b54 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8001b3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b3c:	015a      	lsls	r2, r3, #5
 8001b3e:	69fb      	ldr	r3, [r7, #28]
 8001b40:	4413      	add	r3, r2
 8001b42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001b46:	461a      	mov	r2, r3
 8001b48:	2301      	movs	r3, #1
 8001b4a:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8001b4c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001b4e:	6878      	ldr	r0, [r7, #4]
 8001b50:	f000 fefe 	bl	8002950 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8001b54:	693b      	ldr	r3, [r7, #16]
 8001b56:	f003 0308 	and.w	r3, r3, #8
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d00c      	beq.n	8001b78 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8001b5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b60:	015a      	lsls	r2, r3, #5
 8001b62:	69fb      	ldr	r3, [r7, #28]
 8001b64:	4413      	add	r3, r2
 8001b66:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001b6a:	461a      	mov	r2, r3
 8001b6c:	2308      	movs	r3, #8
 8001b6e:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8001b70:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001b72:	6878      	ldr	r0, [r7, #4]
 8001b74:	f000 ffd4 	bl	8002b20 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8001b78:	693b      	ldr	r3, [r7, #16]
 8001b7a:	f003 0310 	and.w	r3, r3, #16
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d008      	beq.n	8001b94 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8001b82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b84:	015a      	lsls	r2, r3, #5
 8001b86:	69fb      	ldr	r3, [r7, #28]
 8001b88:	4413      	add	r3, r2
 8001b8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001b8e:	461a      	mov	r2, r3
 8001b90:	2310      	movs	r3, #16
 8001b92:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8001b94:	693b      	ldr	r3, [r7, #16]
 8001b96:	f003 0302 	and.w	r3, r3, #2
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d030      	beq.n	8001c00 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8001b9e:	6a3b      	ldr	r3, [r7, #32]
 8001ba0:	695b      	ldr	r3, [r3, #20]
 8001ba2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ba6:	2b80      	cmp	r3, #128	@ 0x80
 8001ba8:	d109      	bne.n	8001bbe <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8001baa:	69fb      	ldr	r3, [r7, #28]
 8001bac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001bb0:	685b      	ldr	r3, [r3, #4]
 8001bb2:	69fa      	ldr	r2, [r7, #28]
 8001bb4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001bb8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001bbc:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8001bbe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001bc0:	4613      	mov	r3, r2
 8001bc2:	00db      	lsls	r3, r3, #3
 8001bc4:	4413      	add	r3, r2
 8001bc6:	009b      	lsls	r3, r3, #2
 8001bc8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001bcc:	687a      	ldr	r2, [r7, #4]
 8001bce:	4413      	add	r3, r2
 8001bd0:	3304      	adds	r3, #4
 8001bd2:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001bd4:	697b      	ldr	r3, [r7, #20]
 8001bd6:	78db      	ldrb	r3, [r3, #3]
 8001bd8:	2b01      	cmp	r3, #1
 8001bda:	d108      	bne.n	8001bee <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8001bdc:	697b      	ldr	r3, [r7, #20]
 8001bde:	2200      	movs	r2, #0
 8001be0:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8001be2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001be4:	b2db      	uxtb	r3, r3
 8001be6:	4619      	mov	r1, r3
 8001be8:	6878      	ldr	r0, [r7, #4]
 8001bea:	f00a fab3 	bl	800c154 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8001bee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bf0:	015a      	lsls	r2, r3, #5
 8001bf2:	69fb      	ldr	r3, [r7, #28]
 8001bf4:	4413      	add	r3, r2
 8001bf6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001bfa:	461a      	mov	r2, r3
 8001bfc:	2302      	movs	r3, #2
 8001bfe:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8001c00:	693b      	ldr	r3, [r7, #16]
 8001c02:	f003 0320 	and.w	r3, r3, #32
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d008      	beq.n	8001c1c <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8001c0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c0c:	015a      	lsls	r2, r3, #5
 8001c0e:	69fb      	ldr	r3, [r7, #28]
 8001c10:	4413      	add	r3, r2
 8001c12:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001c16:	461a      	mov	r2, r3
 8001c18:	2320      	movs	r3, #32
 8001c1a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8001c1c:	693b      	ldr	r3, [r7, #16]
 8001c1e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d009      	beq.n	8001c3a <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8001c26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c28:	015a      	lsls	r2, r3, #5
 8001c2a:	69fb      	ldr	r3, [r7, #28]
 8001c2c:	4413      	add	r3, r2
 8001c2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001c32:	461a      	mov	r2, r3
 8001c34:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001c38:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8001c3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c3c:	3301      	adds	r3, #1
 8001c3e:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8001c40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c42:	085b      	lsrs	r3, r3, #1
 8001c44:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8001c46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	f47f af62 	bne.w	8001b12 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	4618      	mov	r0, r3
 8001c54:	f006 fb5a 	bl	800830c <USB_ReadInterrupts>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001c5e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001c62:	f040 80db 	bne.w	8001e1c <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f006 fb7b 	bl	8008366 <USB_ReadDevAllInEpInterrupt>
 8001c70:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8001c72:	2300      	movs	r3, #0
 8001c74:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8001c76:	e0cd      	b.n	8001e14 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8001c78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c7a:	f003 0301 	and.w	r3, r3, #1
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	f000 80c2 	beq.w	8001e08 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c8a:	b2d2      	uxtb	r2, r2
 8001c8c:	4611      	mov	r1, r2
 8001c8e:	4618      	mov	r0, r3
 8001c90:	f006 fba1 	bl	80083d6 <USB_ReadDevInEPInterrupt>
 8001c94:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8001c96:	693b      	ldr	r3, [r7, #16]
 8001c98:	f003 0301 	and.w	r3, r3, #1
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d057      	beq.n	8001d50 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8001ca0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ca2:	f003 030f 	and.w	r3, r3, #15
 8001ca6:	2201      	movs	r2, #1
 8001ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cac:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8001cae:	69fb      	ldr	r3, [r7, #28]
 8001cb0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001cb4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	43db      	mvns	r3, r3
 8001cba:	69f9      	ldr	r1, [r7, #28]
 8001cbc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8001cc0:	4013      	ands	r3, r2
 8001cc2:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8001cc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cc6:	015a      	lsls	r2, r3, #5
 8001cc8:	69fb      	ldr	r3, [r7, #28]
 8001cca:	4413      	add	r3, r2
 8001ccc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001cd0:	461a      	mov	r2, r3
 8001cd2:	2301      	movs	r3, #1
 8001cd4:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	799b      	ldrb	r3, [r3, #6]
 8001cda:	2b01      	cmp	r3, #1
 8001cdc:	d132      	bne.n	8001d44 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8001cde:	6879      	ldr	r1, [r7, #4]
 8001ce0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ce2:	4613      	mov	r3, r2
 8001ce4:	00db      	lsls	r3, r3, #3
 8001ce6:	4413      	add	r3, r2
 8001ce8:	009b      	lsls	r3, r3, #2
 8001cea:	440b      	add	r3, r1
 8001cec:	3320      	adds	r3, #32
 8001cee:	6819      	ldr	r1, [r3, #0]
 8001cf0:	6878      	ldr	r0, [r7, #4]
 8001cf2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001cf4:	4613      	mov	r3, r2
 8001cf6:	00db      	lsls	r3, r3, #3
 8001cf8:	4413      	add	r3, r2
 8001cfa:	009b      	lsls	r3, r3, #2
 8001cfc:	4403      	add	r3, r0
 8001cfe:	331c      	adds	r3, #28
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	4419      	add	r1, r3
 8001d04:	6878      	ldr	r0, [r7, #4]
 8001d06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d08:	4613      	mov	r3, r2
 8001d0a:	00db      	lsls	r3, r3, #3
 8001d0c:	4413      	add	r3, r2
 8001d0e:	009b      	lsls	r3, r3, #2
 8001d10:	4403      	add	r3, r0
 8001d12:	3320      	adds	r3, #32
 8001d14:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8001d16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d113      	bne.n	8001d44 <HAL_PCD_IRQHandler+0x3a2>
 8001d1c:	6879      	ldr	r1, [r7, #4]
 8001d1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d20:	4613      	mov	r3, r2
 8001d22:	00db      	lsls	r3, r3, #3
 8001d24:	4413      	add	r3, r2
 8001d26:	009b      	lsls	r3, r3, #2
 8001d28:	440b      	add	r3, r1
 8001d2a:	3324      	adds	r3, #36	@ 0x24
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d108      	bne.n	8001d44 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	6818      	ldr	r0, [r3, #0]
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8001d3c:	461a      	mov	r2, r3
 8001d3e:	2101      	movs	r1, #1
 8001d40:	f006 fbaa 	bl	8008498 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8001d44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d46:	b2db      	uxtb	r3, r3
 8001d48:	4619      	mov	r1, r3
 8001d4a:	6878      	ldr	r0, [r7, #4]
 8001d4c:	f00a f97d 	bl	800c04a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8001d50:	693b      	ldr	r3, [r7, #16]
 8001d52:	f003 0308 	and.w	r3, r3, #8
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d008      	beq.n	8001d6c <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8001d5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d5c:	015a      	lsls	r2, r3, #5
 8001d5e:	69fb      	ldr	r3, [r7, #28]
 8001d60:	4413      	add	r3, r2
 8001d62:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001d66:	461a      	mov	r2, r3
 8001d68:	2308      	movs	r3, #8
 8001d6a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8001d6c:	693b      	ldr	r3, [r7, #16]
 8001d6e:	f003 0310 	and.w	r3, r3, #16
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d008      	beq.n	8001d88 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8001d76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d78:	015a      	lsls	r2, r3, #5
 8001d7a:	69fb      	ldr	r3, [r7, #28]
 8001d7c:	4413      	add	r3, r2
 8001d7e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001d82:	461a      	mov	r2, r3
 8001d84:	2310      	movs	r3, #16
 8001d86:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8001d88:	693b      	ldr	r3, [r7, #16]
 8001d8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d008      	beq.n	8001da4 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8001d92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d94:	015a      	lsls	r2, r3, #5
 8001d96:	69fb      	ldr	r3, [r7, #28]
 8001d98:	4413      	add	r3, r2
 8001d9a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001d9e:	461a      	mov	r2, r3
 8001da0:	2340      	movs	r3, #64	@ 0x40
 8001da2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8001da4:	693b      	ldr	r3, [r7, #16]
 8001da6:	f003 0302 	and.w	r3, r3, #2
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d023      	beq.n	8001df6 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8001dae:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001db0:	6a38      	ldr	r0, [r7, #32]
 8001db2:	f005 fb89 	bl	80074c8 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8001db6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001db8:	4613      	mov	r3, r2
 8001dba:	00db      	lsls	r3, r3, #3
 8001dbc:	4413      	add	r3, r2
 8001dbe:	009b      	lsls	r3, r3, #2
 8001dc0:	3310      	adds	r3, #16
 8001dc2:	687a      	ldr	r2, [r7, #4]
 8001dc4:	4413      	add	r3, r2
 8001dc6:	3304      	adds	r3, #4
 8001dc8:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001dca:	697b      	ldr	r3, [r7, #20]
 8001dcc:	78db      	ldrb	r3, [r3, #3]
 8001dce:	2b01      	cmp	r3, #1
 8001dd0:	d108      	bne.n	8001de4 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8001dd2:	697b      	ldr	r3, [r7, #20]
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8001dd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dda:	b2db      	uxtb	r3, r3
 8001ddc:	4619      	mov	r1, r3
 8001dde:	6878      	ldr	r0, [r7, #4]
 8001de0:	f00a f9ca 	bl	800c178 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8001de4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001de6:	015a      	lsls	r2, r3, #5
 8001de8:	69fb      	ldr	r3, [r7, #28]
 8001dea:	4413      	add	r3, r2
 8001dec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001df0:	461a      	mov	r2, r3
 8001df2:	2302      	movs	r3, #2
 8001df4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8001df6:	693b      	ldr	r3, [r7, #16]
 8001df8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d003      	beq.n	8001e08 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8001e00:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001e02:	6878      	ldr	r0, [r7, #4]
 8001e04:	f000 fd17 	bl	8002836 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8001e08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e0a:	3301      	adds	r3, #1
 8001e0c:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8001e0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e10:	085b      	lsrs	r3, r3, #1
 8001e12:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8001e14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	f47f af2e 	bne.w	8001c78 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4618      	mov	r0, r3
 8001e22:	f006 fa73 	bl	800830c <USB_ReadInterrupts>
 8001e26:	4603      	mov	r3, r0
 8001e28:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8001e2c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001e30:	d122      	bne.n	8001e78 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001e32:	69fb      	ldr	r3, [r7, #28]
 8001e34:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001e38:	685b      	ldr	r3, [r3, #4]
 8001e3a:	69fa      	ldr	r2, [r7, #28]
 8001e3c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001e40:	f023 0301 	bic.w	r3, r3, #1
 8001e44:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8001e4c:	2b01      	cmp	r3, #1
 8001e4e:	d108      	bne.n	8001e62 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	2200      	movs	r2, #0
 8001e54:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8001e58:	2100      	movs	r1, #0
 8001e5a:	6878      	ldr	r0, [r7, #4]
 8001e5c:	f000 ff22 	bl	8002ca4 <HAL_PCDEx_LPM_Callback>
 8001e60:	e002      	b.n	8001e68 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8001e62:	6878      	ldr	r0, [r7, #4]
 8001e64:	f00a f968 	bl	800c138 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	695a      	ldr	r2, [r3, #20]
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8001e76:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	f006 fa45 	bl	800830c <USB_ReadInterrupts>
 8001e82:	4603      	mov	r3, r0
 8001e84:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001e88:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001e8c:	d112      	bne.n	8001eb4 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8001e8e:	69fb      	ldr	r3, [r7, #28]
 8001e90:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001e94:	689b      	ldr	r3, [r3, #8]
 8001e96:	f003 0301 	and.w	r3, r3, #1
 8001e9a:	2b01      	cmp	r3, #1
 8001e9c:	d102      	bne.n	8001ea4 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8001e9e:	6878      	ldr	r0, [r7, #4]
 8001ea0:	f00a f924 	bl	800c0ec <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	695a      	ldr	r2, [r3, #20]
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8001eb2:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f006 fa27 	bl	800830c <USB_ReadInterrupts>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001ec4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001ec8:	d121      	bne.n	8001f0e <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	695a      	ldr	r2, [r3, #20]
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8001ed8:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d111      	bne.n	8001f08 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	2201      	movs	r2, #1
 8001ee8:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ef2:	089b      	lsrs	r3, r3, #2
 8001ef4:	f003 020f 	and.w	r2, r3, #15
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8001efe:	2101      	movs	r1, #1
 8001f00:	6878      	ldr	r0, [r7, #4]
 8001f02:	f000 fecf 	bl	8002ca4 <HAL_PCDEx_LPM_Callback>
 8001f06:	e002      	b.n	8001f0e <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8001f08:	6878      	ldr	r0, [r7, #4]
 8001f0a:	f00a f8ef 	bl	800c0ec <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	4618      	mov	r0, r3
 8001f14:	f006 f9fa 	bl	800830c <USB_ReadInterrupts>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f1e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001f22:	f040 80b7 	bne.w	8002094 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001f26:	69fb      	ldr	r3, [r7, #28]
 8001f28:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001f2c:	685b      	ldr	r3, [r3, #4]
 8001f2e:	69fa      	ldr	r2, [r7, #28]
 8001f30:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001f34:	f023 0301 	bic.w	r3, r3, #1
 8001f38:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	2110      	movs	r1, #16
 8001f40:	4618      	mov	r0, r3
 8001f42:	f005 fac1 	bl	80074c8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001f46:	2300      	movs	r3, #0
 8001f48:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001f4a:	e046      	b.n	8001fda <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8001f4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f4e:	015a      	lsls	r2, r3, #5
 8001f50:	69fb      	ldr	r3, [r7, #28]
 8001f52:	4413      	add	r3, r2
 8001f54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001f58:	461a      	mov	r2, r3
 8001f5a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8001f5e:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8001f60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f62:	015a      	lsls	r2, r3, #5
 8001f64:	69fb      	ldr	r3, [r7, #28]
 8001f66:	4413      	add	r3, r2
 8001f68:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001f70:	0151      	lsls	r1, r2, #5
 8001f72:	69fa      	ldr	r2, [r7, #28]
 8001f74:	440a      	add	r2, r1
 8001f76:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8001f7a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001f7e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8001f80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f82:	015a      	lsls	r2, r3, #5
 8001f84:	69fb      	ldr	r3, [r7, #28]
 8001f86:	4413      	add	r3, r2
 8001f88:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001f8c:	461a      	mov	r2, r3
 8001f8e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8001f92:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8001f94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f96:	015a      	lsls	r2, r3, #5
 8001f98:	69fb      	ldr	r3, [r7, #28]
 8001f9a:	4413      	add	r3, r2
 8001f9c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001fa4:	0151      	lsls	r1, r2, #5
 8001fa6:	69fa      	ldr	r2, [r7, #28]
 8001fa8:	440a      	add	r2, r1
 8001faa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8001fae:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001fb2:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8001fb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001fb6:	015a      	lsls	r2, r3, #5
 8001fb8:	69fb      	ldr	r3, [r7, #28]
 8001fba:	4413      	add	r3, r2
 8001fbc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001fc4:	0151      	lsls	r1, r2, #5
 8001fc6:	69fa      	ldr	r2, [r7, #28]
 8001fc8:	440a      	add	r2, r1
 8001fca:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8001fce:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001fd2:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001fd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001fd6:	3301      	adds	r3, #1
 8001fd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	791b      	ldrb	r3, [r3, #4]
 8001fde:	461a      	mov	r2, r3
 8001fe0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d3b2      	bcc.n	8001f4c <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8001fe6:	69fb      	ldr	r3, [r7, #28]
 8001fe8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001fec:	69db      	ldr	r3, [r3, #28]
 8001fee:	69fa      	ldr	r2, [r7, #28]
 8001ff0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001ff4:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8001ff8:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	7bdb      	ldrb	r3, [r3, #15]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d016      	beq.n	8002030 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002002:	69fb      	ldr	r3, [r7, #28]
 8002004:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002008:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800200c:	69fa      	ldr	r2, [r7, #28]
 800200e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002012:	f043 030b 	orr.w	r3, r3, #11
 8002016:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800201a:	69fb      	ldr	r3, [r7, #28]
 800201c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002020:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002022:	69fa      	ldr	r2, [r7, #28]
 8002024:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002028:	f043 030b 	orr.w	r3, r3, #11
 800202c:	6453      	str	r3, [r2, #68]	@ 0x44
 800202e:	e015      	b.n	800205c <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002030:	69fb      	ldr	r3, [r7, #28]
 8002032:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002036:	695a      	ldr	r2, [r3, #20]
 8002038:	69fb      	ldr	r3, [r7, #28]
 800203a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800203e:	4619      	mov	r1, r3
 8002040:	f242 032b 	movw	r3, #8235	@ 0x202b
 8002044:	4313      	orrs	r3, r2
 8002046:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002048:	69fb      	ldr	r3, [r7, #28]
 800204a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800204e:	691b      	ldr	r3, [r3, #16]
 8002050:	69fa      	ldr	r2, [r7, #28]
 8002052:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002056:	f043 030b 	orr.w	r3, r3, #11
 800205a:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800205c:	69fb      	ldr	r3, [r7, #28]
 800205e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	69fa      	ldr	r2, [r7, #28]
 8002066:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800206a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800206e:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	6818      	ldr	r0, [r3, #0]
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800207e:	461a      	mov	r2, r3
 8002080:	f006 fa0a 	bl	8008498 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	695a      	ldr	r2, [r3, #20]
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8002092:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	4618      	mov	r0, r3
 800209a:	f006 f937 	bl	800830c <USB_ReadInterrupts>
 800209e:	4603      	mov	r3, r0
 80020a0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80020a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80020a8:	d123      	bne.n	80020f2 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	4618      	mov	r0, r3
 80020b0:	f006 f9ce 	bl	8008450 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	4618      	mov	r0, r3
 80020ba:	f005 fa7e 	bl	80075ba <USB_GetDevSpeed>
 80020be:	4603      	mov	r3, r0
 80020c0:	461a      	mov	r2, r3
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681c      	ldr	r4, [r3, #0]
 80020ca:	f001 fdeb 	bl	8003ca4 <HAL_RCC_GetHCLKFreq>
 80020ce:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80020d4:	461a      	mov	r2, r3
 80020d6:	4620      	mov	r0, r4
 80020d8:	f004 ff88 	bl	8006fec <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80020dc:	6878      	ldr	r0, [r7, #4]
 80020de:	f009 ffdc 	bl	800c09a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	695a      	ldr	r2, [r3, #20]
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80020f0:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	4618      	mov	r0, r3
 80020f8:	f006 f908 	bl	800830c <USB_ReadInterrupts>
 80020fc:	4603      	mov	r3, r0
 80020fe:	f003 0308 	and.w	r3, r3, #8
 8002102:	2b08      	cmp	r3, #8
 8002104:	d10a      	bne.n	800211c <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002106:	6878      	ldr	r0, [r7, #4]
 8002108:	f009 ffb9 	bl	800c07e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	695a      	ldr	r2, [r3, #20]
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f002 0208 	and.w	r2, r2, #8
 800211a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	4618      	mov	r0, r3
 8002122:	f006 f8f3 	bl	800830c <USB_ReadInterrupts>
 8002126:	4603      	mov	r3, r0
 8002128:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800212c:	2b80      	cmp	r3, #128	@ 0x80
 800212e:	d123      	bne.n	8002178 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8002130:	6a3b      	ldr	r3, [r7, #32]
 8002132:	699b      	ldr	r3, [r3, #24]
 8002134:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002138:	6a3b      	ldr	r3, [r7, #32]
 800213a:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800213c:	2301      	movs	r3, #1
 800213e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002140:	e014      	b.n	800216c <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8002142:	6879      	ldr	r1, [r7, #4]
 8002144:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002146:	4613      	mov	r3, r2
 8002148:	00db      	lsls	r3, r3, #3
 800214a:	4413      	add	r3, r2
 800214c:	009b      	lsls	r3, r3, #2
 800214e:	440b      	add	r3, r1
 8002150:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002154:	781b      	ldrb	r3, [r3, #0]
 8002156:	2b01      	cmp	r3, #1
 8002158:	d105      	bne.n	8002166 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800215a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800215c:	b2db      	uxtb	r3, r3
 800215e:	4619      	mov	r1, r3
 8002160:	6878      	ldr	r0, [r7, #4]
 8002162:	f000 fb0a 	bl	800277a <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002168:	3301      	adds	r3, #1
 800216a:	627b      	str	r3, [r7, #36]	@ 0x24
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	791b      	ldrb	r3, [r3, #4]
 8002170:	461a      	mov	r2, r3
 8002172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002174:	4293      	cmp	r3, r2
 8002176:	d3e4      	bcc.n	8002142 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	4618      	mov	r0, r3
 800217e:	f006 f8c5 	bl	800830c <USB_ReadInterrupts>
 8002182:	4603      	mov	r3, r0
 8002184:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002188:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800218c:	d13c      	bne.n	8002208 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800218e:	2301      	movs	r3, #1
 8002190:	627b      	str	r3, [r7, #36]	@ 0x24
 8002192:	e02b      	b.n	80021ec <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8002194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002196:	015a      	lsls	r2, r3, #5
 8002198:	69fb      	ldr	r3, [r7, #28]
 800219a:	4413      	add	r3, r2
 800219c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80021a4:	6879      	ldr	r1, [r7, #4]
 80021a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80021a8:	4613      	mov	r3, r2
 80021aa:	00db      	lsls	r3, r3, #3
 80021ac:	4413      	add	r3, r2
 80021ae:	009b      	lsls	r3, r3, #2
 80021b0:	440b      	add	r3, r1
 80021b2:	3318      	adds	r3, #24
 80021b4:	781b      	ldrb	r3, [r3, #0]
 80021b6:	2b01      	cmp	r3, #1
 80021b8:	d115      	bne.n	80021e6 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80021ba:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80021bc:	2b00      	cmp	r3, #0
 80021be:	da12      	bge.n	80021e6 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80021c0:	6879      	ldr	r1, [r7, #4]
 80021c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80021c4:	4613      	mov	r3, r2
 80021c6:	00db      	lsls	r3, r3, #3
 80021c8:	4413      	add	r3, r2
 80021ca:	009b      	lsls	r3, r3, #2
 80021cc:	440b      	add	r3, r1
 80021ce:	3317      	adds	r3, #23
 80021d0:	2201      	movs	r2, #1
 80021d2:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80021d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021d6:	b2db      	uxtb	r3, r3
 80021d8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80021dc:	b2db      	uxtb	r3, r3
 80021de:	4619      	mov	r1, r3
 80021e0:	6878      	ldr	r0, [r7, #4]
 80021e2:	f000 faca 	bl	800277a <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80021e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021e8:	3301      	adds	r3, #1
 80021ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	791b      	ldrb	r3, [r3, #4]
 80021f0:	461a      	mov	r2, r3
 80021f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021f4:	4293      	cmp	r3, r2
 80021f6:	d3cd      	bcc.n	8002194 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	695a      	ldr	r2, [r3, #20]
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8002206:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4618      	mov	r0, r3
 800220e:	f006 f87d 	bl	800830c <USB_ReadInterrupts>
 8002212:	4603      	mov	r3, r0
 8002214:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002218:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800221c:	d156      	bne.n	80022cc <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800221e:	2301      	movs	r3, #1
 8002220:	627b      	str	r3, [r7, #36]	@ 0x24
 8002222:	e045      	b.n	80022b0 <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8002224:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002226:	015a      	lsls	r2, r3, #5
 8002228:	69fb      	ldr	r3, [r7, #28]
 800222a:	4413      	add	r3, r2
 800222c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002234:	6879      	ldr	r1, [r7, #4]
 8002236:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002238:	4613      	mov	r3, r2
 800223a:	00db      	lsls	r3, r3, #3
 800223c:	4413      	add	r3, r2
 800223e:	009b      	lsls	r3, r3, #2
 8002240:	440b      	add	r3, r1
 8002242:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002246:	781b      	ldrb	r3, [r3, #0]
 8002248:	2b01      	cmp	r3, #1
 800224a:	d12e      	bne.n	80022aa <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800224c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800224e:	2b00      	cmp	r3, #0
 8002250:	da2b      	bge.n	80022aa <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8002252:	69bb      	ldr	r3, [r7, #24]
 8002254:	0c1a      	lsrs	r2, r3, #16
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800225c:	4053      	eors	r3, r2
 800225e:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002262:	2b00      	cmp	r3, #0
 8002264:	d121      	bne.n	80022aa <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8002266:	6879      	ldr	r1, [r7, #4]
 8002268:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800226a:	4613      	mov	r3, r2
 800226c:	00db      	lsls	r3, r3, #3
 800226e:	4413      	add	r3, r2
 8002270:	009b      	lsls	r3, r3, #2
 8002272:	440b      	add	r3, r1
 8002274:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002278:	2201      	movs	r2, #1
 800227a:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800227c:	6a3b      	ldr	r3, [r7, #32]
 800227e:	699b      	ldr	r3, [r3, #24]
 8002280:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002284:	6a3b      	ldr	r3, [r7, #32]
 8002286:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8002288:	6a3b      	ldr	r3, [r7, #32]
 800228a:	695b      	ldr	r3, [r3, #20]
 800228c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002290:	2b00      	cmp	r3, #0
 8002292:	d10a      	bne.n	80022aa <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8002294:	69fb      	ldr	r3, [r7, #28]
 8002296:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800229a:	685b      	ldr	r3, [r3, #4]
 800229c:	69fa      	ldr	r2, [r7, #28]
 800229e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80022a2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80022a6:	6053      	str	r3, [r2, #4]
            break;
 80022a8:	e008      	b.n	80022bc <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80022aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022ac:	3301      	adds	r3, #1
 80022ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	791b      	ldrb	r3, [r3, #4]
 80022b4:	461a      	mov	r2, r3
 80022b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022b8:	4293      	cmp	r3, r2
 80022ba:	d3b3      	bcc.n	8002224 <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	695a      	ldr	r2, [r3, #20]
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80022ca:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4618      	mov	r0, r3
 80022d2:	f006 f81b 	bl	800830c <USB_ReadInterrupts>
 80022d6:	4603      	mov	r3, r0
 80022d8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80022dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80022e0:	d10a      	bne.n	80022f8 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80022e2:	6878      	ldr	r0, [r7, #4]
 80022e4:	f009 ff5a 	bl	800c19c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	695a      	ldr	r2, [r3, #20]
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80022f6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	4618      	mov	r0, r3
 80022fe:	f006 f805 	bl	800830c <USB_ReadInterrupts>
 8002302:	4603      	mov	r3, r0
 8002304:	f003 0304 	and.w	r3, r3, #4
 8002308:	2b04      	cmp	r3, #4
 800230a:	d115      	bne.n	8002338 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	685b      	ldr	r3, [r3, #4]
 8002312:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8002314:	69bb      	ldr	r3, [r7, #24]
 8002316:	f003 0304 	and.w	r3, r3, #4
 800231a:	2b00      	cmp	r3, #0
 800231c:	d002      	beq.n	8002324 <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800231e:	6878      	ldr	r0, [r7, #4]
 8002320:	f009 ff4a 	bl	800c1b8 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	6859      	ldr	r1, [r3, #4]
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	69ba      	ldr	r2, [r7, #24]
 8002330:	430a      	orrs	r2, r1
 8002332:	605a      	str	r2, [r3, #4]
 8002334:	e000      	b.n	8002338 <HAL_PCD_IRQHandler+0x996>
      return;
 8002336:	bf00      	nop
    }
  }
}
 8002338:	3734      	adds	r7, #52	@ 0x34
 800233a:	46bd      	mov	sp, r7
 800233c:	bd90      	pop	{r4, r7, pc}

0800233e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800233e:	b580      	push	{r7, lr}
 8002340:	b082      	sub	sp, #8
 8002342:	af00      	add	r7, sp, #0
 8002344:	6078      	str	r0, [r7, #4]
 8002346:	460b      	mov	r3, r1
 8002348:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002350:	2b01      	cmp	r3, #1
 8002352:	d101      	bne.n	8002358 <HAL_PCD_SetAddress+0x1a>
 8002354:	2302      	movs	r3, #2
 8002356:	e012      	b.n	800237e <HAL_PCD_SetAddress+0x40>
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	2201      	movs	r2, #1
 800235c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	78fa      	ldrb	r2, [r7, #3]
 8002364:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	78fa      	ldrb	r2, [r7, #3]
 800236c:	4611      	mov	r1, r2
 800236e:	4618      	mov	r0, r3
 8002370:	f005 ff64 	bl	800823c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	2200      	movs	r2, #0
 8002378:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800237c:	2300      	movs	r3, #0
}
 800237e:	4618      	mov	r0, r3
 8002380:	3708      	adds	r7, #8
 8002382:	46bd      	mov	sp, r7
 8002384:	bd80      	pop	{r7, pc}

08002386 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002386:	b580      	push	{r7, lr}
 8002388:	b084      	sub	sp, #16
 800238a:	af00      	add	r7, sp, #0
 800238c:	6078      	str	r0, [r7, #4]
 800238e:	4608      	mov	r0, r1
 8002390:	4611      	mov	r1, r2
 8002392:	461a      	mov	r2, r3
 8002394:	4603      	mov	r3, r0
 8002396:	70fb      	strb	r3, [r7, #3]
 8002398:	460b      	mov	r3, r1
 800239a:	803b      	strh	r3, [r7, #0]
 800239c:	4613      	mov	r3, r2
 800239e:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80023a0:	2300      	movs	r3, #0
 80023a2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80023a4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	da0f      	bge.n	80023cc <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80023ac:	78fb      	ldrb	r3, [r7, #3]
 80023ae:	f003 020f 	and.w	r2, r3, #15
 80023b2:	4613      	mov	r3, r2
 80023b4:	00db      	lsls	r3, r3, #3
 80023b6:	4413      	add	r3, r2
 80023b8:	009b      	lsls	r3, r3, #2
 80023ba:	3310      	adds	r3, #16
 80023bc:	687a      	ldr	r2, [r7, #4]
 80023be:	4413      	add	r3, r2
 80023c0:	3304      	adds	r3, #4
 80023c2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	2201      	movs	r2, #1
 80023c8:	705a      	strb	r2, [r3, #1]
 80023ca:	e00f      	b.n	80023ec <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80023cc:	78fb      	ldrb	r3, [r7, #3]
 80023ce:	f003 020f 	and.w	r2, r3, #15
 80023d2:	4613      	mov	r3, r2
 80023d4:	00db      	lsls	r3, r3, #3
 80023d6:	4413      	add	r3, r2
 80023d8:	009b      	lsls	r3, r3, #2
 80023da:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80023de:	687a      	ldr	r2, [r7, #4]
 80023e0:	4413      	add	r3, r2
 80023e2:	3304      	adds	r3, #4
 80023e4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	2200      	movs	r2, #0
 80023ea:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80023ec:	78fb      	ldrb	r3, [r7, #3]
 80023ee:	f003 030f 	and.w	r3, r3, #15
 80023f2:	b2da      	uxtb	r2, r3
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80023f8:	883b      	ldrh	r3, [r7, #0]
 80023fa:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	78ba      	ldrb	r2, [r7, #2]
 8002406:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	785b      	ldrb	r3, [r3, #1]
 800240c:	2b00      	cmp	r3, #0
 800240e:	d004      	beq.n	800241a <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	781b      	ldrb	r3, [r3, #0]
 8002414:	461a      	mov	r2, r3
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800241a:	78bb      	ldrb	r3, [r7, #2]
 800241c:	2b02      	cmp	r3, #2
 800241e:	d102      	bne.n	8002426 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	2200      	movs	r2, #0
 8002424:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800242c:	2b01      	cmp	r3, #1
 800242e:	d101      	bne.n	8002434 <HAL_PCD_EP_Open+0xae>
 8002430:	2302      	movs	r3, #2
 8002432:	e00e      	b.n	8002452 <HAL_PCD_EP_Open+0xcc>
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	2201      	movs	r2, #1
 8002438:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	68f9      	ldr	r1, [r7, #12]
 8002442:	4618      	mov	r0, r3
 8002444:	f005 f8de 	bl	8007604 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	2200      	movs	r2, #0
 800244c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8002450:	7afb      	ldrb	r3, [r7, #11]
}
 8002452:	4618      	mov	r0, r3
 8002454:	3710      	adds	r7, #16
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}

0800245a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800245a:	b580      	push	{r7, lr}
 800245c:	b084      	sub	sp, #16
 800245e:	af00      	add	r7, sp, #0
 8002460:	6078      	str	r0, [r7, #4]
 8002462:	460b      	mov	r3, r1
 8002464:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002466:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800246a:	2b00      	cmp	r3, #0
 800246c:	da0f      	bge.n	800248e <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800246e:	78fb      	ldrb	r3, [r7, #3]
 8002470:	f003 020f 	and.w	r2, r3, #15
 8002474:	4613      	mov	r3, r2
 8002476:	00db      	lsls	r3, r3, #3
 8002478:	4413      	add	r3, r2
 800247a:	009b      	lsls	r3, r3, #2
 800247c:	3310      	adds	r3, #16
 800247e:	687a      	ldr	r2, [r7, #4]
 8002480:	4413      	add	r3, r2
 8002482:	3304      	adds	r3, #4
 8002484:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	2201      	movs	r2, #1
 800248a:	705a      	strb	r2, [r3, #1]
 800248c:	e00f      	b.n	80024ae <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800248e:	78fb      	ldrb	r3, [r7, #3]
 8002490:	f003 020f 	and.w	r2, r3, #15
 8002494:	4613      	mov	r3, r2
 8002496:	00db      	lsls	r3, r3, #3
 8002498:	4413      	add	r3, r2
 800249a:	009b      	lsls	r3, r3, #2
 800249c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80024a0:	687a      	ldr	r2, [r7, #4]
 80024a2:	4413      	add	r3, r2
 80024a4:	3304      	adds	r3, #4
 80024a6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	2200      	movs	r2, #0
 80024ac:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80024ae:	78fb      	ldrb	r3, [r7, #3]
 80024b0:	f003 030f 	and.w	r3, r3, #15
 80024b4:	b2da      	uxtb	r2, r3
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80024c0:	2b01      	cmp	r3, #1
 80024c2:	d101      	bne.n	80024c8 <HAL_PCD_EP_Close+0x6e>
 80024c4:	2302      	movs	r3, #2
 80024c6:	e00e      	b.n	80024e6 <HAL_PCD_EP_Close+0x8c>
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2201      	movs	r2, #1
 80024cc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	68f9      	ldr	r1, [r7, #12]
 80024d6:	4618      	mov	r0, r3
 80024d8:	f005 f91c 	bl	8007714 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2200      	movs	r2, #0
 80024e0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 80024e4:	2300      	movs	r3, #0
}
 80024e6:	4618      	mov	r0, r3
 80024e8:	3710      	adds	r7, #16
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}

080024ee <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80024ee:	b580      	push	{r7, lr}
 80024f0:	b086      	sub	sp, #24
 80024f2:	af00      	add	r7, sp, #0
 80024f4:	60f8      	str	r0, [r7, #12]
 80024f6:	607a      	str	r2, [r7, #4]
 80024f8:	603b      	str	r3, [r7, #0]
 80024fa:	460b      	mov	r3, r1
 80024fc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80024fe:	7afb      	ldrb	r3, [r7, #11]
 8002500:	f003 020f 	and.w	r2, r3, #15
 8002504:	4613      	mov	r3, r2
 8002506:	00db      	lsls	r3, r3, #3
 8002508:	4413      	add	r3, r2
 800250a:	009b      	lsls	r3, r3, #2
 800250c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002510:	68fa      	ldr	r2, [r7, #12]
 8002512:	4413      	add	r3, r2
 8002514:	3304      	adds	r3, #4
 8002516:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002518:	697b      	ldr	r3, [r7, #20]
 800251a:	687a      	ldr	r2, [r7, #4]
 800251c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800251e:	697b      	ldr	r3, [r7, #20]
 8002520:	683a      	ldr	r2, [r7, #0]
 8002522:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002524:	697b      	ldr	r3, [r7, #20]
 8002526:	2200      	movs	r2, #0
 8002528:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800252a:	697b      	ldr	r3, [r7, #20]
 800252c:	2200      	movs	r2, #0
 800252e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002530:	7afb      	ldrb	r3, [r7, #11]
 8002532:	f003 030f 	and.w	r3, r3, #15
 8002536:	b2da      	uxtb	r2, r3
 8002538:	697b      	ldr	r3, [r7, #20]
 800253a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	799b      	ldrb	r3, [r3, #6]
 8002540:	2b01      	cmp	r3, #1
 8002542:	d102      	bne.n	800254a <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002544:	687a      	ldr	r2, [r7, #4]
 8002546:	697b      	ldr	r3, [r7, #20]
 8002548:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	6818      	ldr	r0, [r3, #0]
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	799b      	ldrb	r3, [r3, #6]
 8002552:	461a      	mov	r2, r3
 8002554:	6979      	ldr	r1, [r7, #20]
 8002556:	f005 f9b9 	bl	80078cc <USB_EPStartXfer>

  return HAL_OK;
 800255a:	2300      	movs	r3, #0
}
 800255c:	4618      	mov	r0, r3
 800255e:	3718      	adds	r7, #24
 8002560:	46bd      	mov	sp, r7
 8002562:	bd80      	pop	{r7, pc}

08002564 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8002564:	b480      	push	{r7}
 8002566:	b083      	sub	sp, #12
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
 800256c:	460b      	mov	r3, r1
 800256e:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002570:	78fb      	ldrb	r3, [r7, #3]
 8002572:	f003 020f 	and.w	r2, r3, #15
 8002576:	6879      	ldr	r1, [r7, #4]
 8002578:	4613      	mov	r3, r2
 800257a:	00db      	lsls	r3, r3, #3
 800257c:	4413      	add	r3, r2
 800257e:	009b      	lsls	r3, r3, #2
 8002580:	440b      	add	r3, r1
 8002582:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8002586:	681b      	ldr	r3, [r3, #0]
}
 8002588:	4618      	mov	r0, r3
 800258a:	370c      	adds	r7, #12
 800258c:	46bd      	mov	sp, r7
 800258e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002592:	4770      	bx	lr

08002594 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b086      	sub	sp, #24
 8002598:	af00      	add	r7, sp, #0
 800259a:	60f8      	str	r0, [r7, #12]
 800259c:	607a      	str	r2, [r7, #4]
 800259e:	603b      	str	r3, [r7, #0]
 80025a0:	460b      	mov	r3, r1
 80025a2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80025a4:	7afb      	ldrb	r3, [r7, #11]
 80025a6:	f003 020f 	and.w	r2, r3, #15
 80025aa:	4613      	mov	r3, r2
 80025ac:	00db      	lsls	r3, r3, #3
 80025ae:	4413      	add	r3, r2
 80025b0:	009b      	lsls	r3, r3, #2
 80025b2:	3310      	adds	r3, #16
 80025b4:	68fa      	ldr	r2, [r7, #12]
 80025b6:	4413      	add	r3, r2
 80025b8:	3304      	adds	r3, #4
 80025ba:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80025bc:	697b      	ldr	r3, [r7, #20]
 80025be:	687a      	ldr	r2, [r7, #4]
 80025c0:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80025c2:	697b      	ldr	r3, [r7, #20]
 80025c4:	683a      	ldr	r2, [r7, #0]
 80025c6:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80025c8:	697b      	ldr	r3, [r7, #20]
 80025ca:	2200      	movs	r2, #0
 80025cc:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80025ce:	697b      	ldr	r3, [r7, #20]
 80025d0:	2201      	movs	r2, #1
 80025d2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80025d4:	7afb      	ldrb	r3, [r7, #11]
 80025d6:	f003 030f 	and.w	r3, r3, #15
 80025da:	b2da      	uxtb	r2, r3
 80025dc:	697b      	ldr	r3, [r7, #20]
 80025de:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	799b      	ldrb	r3, [r3, #6]
 80025e4:	2b01      	cmp	r3, #1
 80025e6:	d102      	bne.n	80025ee <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80025e8:	687a      	ldr	r2, [r7, #4]
 80025ea:	697b      	ldr	r3, [r7, #20]
 80025ec:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	6818      	ldr	r0, [r3, #0]
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	799b      	ldrb	r3, [r3, #6]
 80025f6:	461a      	mov	r2, r3
 80025f8:	6979      	ldr	r1, [r7, #20]
 80025fa:	f005 f967 	bl	80078cc <USB_EPStartXfer>

  return HAL_OK;
 80025fe:	2300      	movs	r3, #0
}
 8002600:	4618      	mov	r0, r3
 8002602:	3718      	adds	r7, #24
 8002604:	46bd      	mov	sp, r7
 8002606:	bd80      	pop	{r7, pc}

08002608 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b084      	sub	sp, #16
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
 8002610:	460b      	mov	r3, r1
 8002612:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002614:	78fb      	ldrb	r3, [r7, #3]
 8002616:	f003 030f 	and.w	r3, r3, #15
 800261a:	687a      	ldr	r2, [r7, #4]
 800261c:	7912      	ldrb	r2, [r2, #4]
 800261e:	4293      	cmp	r3, r2
 8002620:	d901      	bls.n	8002626 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002622:	2301      	movs	r3, #1
 8002624:	e04f      	b.n	80026c6 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002626:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800262a:	2b00      	cmp	r3, #0
 800262c:	da0f      	bge.n	800264e <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800262e:	78fb      	ldrb	r3, [r7, #3]
 8002630:	f003 020f 	and.w	r2, r3, #15
 8002634:	4613      	mov	r3, r2
 8002636:	00db      	lsls	r3, r3, #3
 8002638:	4413      	add	r3, r2
 800263a:	009b      	lsls	r3, r3, #2
 800263c:	3310      	adds	r3, #16
 800263e:	687a      	ldr	r2, [r7, #4]
 8002640:	4413      	add	r3, r2
 8002642:	3304      	adds	r3, #4
 8002644:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	2201      	movs	r2, #1
 800264a:	705a      	strb	r2, [r3, #1]
 800264c:	e00d      	b.n	800266a <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800264e:	78fa      	ldrb	r2, [r7, #3]
 8002650:	4613      	mov	r3, r2
 8002652:	00db      	lsls	r3, r3, #3
 8002654:	4413      	add	r3, r2
 8002656:	009b      	lsls	r3, r3, #2
 8002658:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800265c:	687a      	ldr	r2, [r7, #4]
 800265e:	4413      	add	r3, r2
 8002660:	3304      	adds	r3, #4
 8002662:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	2200      	movs	r2, #0
 8002668:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	2201      	movs	r2, #1
 800266e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002670:	78fb      	ldrb	r3, [r7, #3]
 8002672:	f003 030f 	and.w	r3, r3, #15
 8002676:	b2da      	uxtb	r2, r3
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002682:	2b01      	cmp	r3, #1
 8002684:	d101      	bne.n	800268a <HAL_PCD_EP_SetStall+0x82>
 8002686:	2302      	movs	r3, #2
 8002688:	e01d      	b.n	80026c6 <HAL_PCD_EP_SetStall+0xbe>
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	2201      	movs	r2, #1
 800268e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	68f9      	ldr	r1, [r7, #12]
 8002698:	4618      	mov	r0, r3
 800269a:	f005 fcfb 	bl	8008094 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800269e:	78fb      	ldrb	r3, [r7, #3]
 80026a0:	f003 030f 	and.w	r3, r3, #15
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d109      	bne.n	80026bc <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	6818      	ldr	r0, [r3, #0]
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	7999      	ldrb	r1, [r3, #6]
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80026b6:	461a      	mov	r2, r3
 80026b8:	f005 feee 	bl	8008498 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2200      	movs	r2, #0
 80026c0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80026c4:	2300      	movs	r3, #0
}
 80026c6:	4618      	mov	r0, r3
 80026c8:	3710      	adds	r7, #16
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bd80      	pop	{r7, pc}

080026ce <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80026ce:	b580      	push	{r7, lr}
 80026d0:	b084      	sub	sp, #16
 80026d2:	af00      	add	r7, sp, #0
 80026d4:	6078      	str	r0, [r7, #4]
 80026d6:	460b      	mov	r3, r1
 80026d8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80026da:	78fb      	ldrb	r3, [r7, #3]
 80026dc:	f003 030f 	and.w	r3, r3, #15
 80026e0:	687a      	ldr	r2, [r7, #4]
 80026e2:	7912      	ldrb	r2, [r2, #4]
 80026e4:	4293      	cmp	r3, r2
 80026e6:	d901      	bls.n	80026ec <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80026e8:	2301      	movs	r3, #1
 80026ea:	e042      	b.n	8002772 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80026ec:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	da0f      	bge.n	8002714 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80026f4:	78fb      	ldrb	r3, [r7, #3]
 80026f6:	f003 020f 	and.w	r2, r3, #15
 80026fa:	4613      	mov	r3, r2
 80026fc:	00db      	lsls	r3, r3, #3
 80026fe:	4413      	add	r3, r2
 8002700:	009b      	lsls	r3, r3, #2
 8002702:	3310      	adds	r3, #16
 8002704:	687a      	ldr	r2, [r7, #4]
 8002706:	4413      	add	r3, r2
 8002708:	3304      	adds	r3, #4
 800270a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	2201      	movs	r2, #1
 8002710:	705a      	strb	r2, [r3, #1]
 8002712:	e00f      	b.n	8002734 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002714:	78fb      	ldrb	r3, [r7, #3]
 8002716:	f003 020f 	and.w	r2, r3, #15
 800271a:	4613      	mov	r3, r2
 800271c:	00db      	lsls	r3, r3, #3
 800271e:	4413      	add	r3, r2
 8002720:	009b      	lsls	r3, r3, #2
 8002722:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002726:	687a      	ldr	r2, [r7, #4]
 8002728:	4413      	add	r3, r2
 800272a:	3304      	adds	r3, #4
 800272c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	2200      	movs	r2, #0
 8002732:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	2200      	movs	r2, #0
 8002738:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800273a:	78fb      	ldrb	r3, [r7, #3]
 800273c:	f003 030f 	and.w	r3, r3, #15
 8002740:	b2da      	uxtb	r2, r3
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800274c:	2b01      	cmp	r3, #1
 800274e:	d101      	bne.n	8002754 <HAL_PCD_EP_ClrStall+0x86>
 8002750:	2302      	movs	r3, #2
 8002752:	e00e      	b.n	8002772 <HAL_PCD_EP_ClrStall+0xa4>
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2201      	movs	r2, #1
 8002758:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	68f9      	ldr	r1, [r7, #12]
 8002762:	4618      	mov	r0, r3
 8002764:	f005 fd04 	bl	8008170 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2200      	movs	r2, #0
 800276c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002770:	2300      	movs	r3, #0
}
 8002772:	4618      	mov	r0, r3
 8002774:	3710      	adds	r7, #16
 8002776:	46bd      	mov	sp, r7
 8002778:	bd80      	pop	{r7, pc}

0800277a <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800277a:	b580      	push	{r7, lr}
 800277c:	b084      	sub	sp, #16
 800277e:	af00      	add	r7, sp, #0
 8002780:	6078      	str	r0, [r7, #4]
 8002782:	460b      	mov	r3, r1
 8002784:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8002786:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800278a:	2b00      	cmp	r3, #0
 800278c:	da0c      	bge.n	80027a8 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800278e:	78fb      	ldrb	r3, [r7, #3]
 8002790:	f003 020f 	and.w	r2, r3, #15
 8002794:	4613      	mov	r3, r2
 8002796:	00db      	lsls	r3, r3, #3
 8002798:	4413      	add	r3, r2
 800279a:	009b      	lsls	r3, r3, #2
 800279c:	3310      	adds	r3, #16
 800279e:	687a      	ldr	r2, [r7, #4]
 80027a0:	4413      	add	r3, r2
 80027a2:	3304      	adds	r3, #4
 80027a4:	60fb      	str	r3, [r7, #12]
 80027a6:	e00c      	b.n	80027c2 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80027a8:	78fb      	ldrb	r3, [r7, #3]
 80027aa:	f003 020f 	and.w	r2, r3, #15
 80027ae:	4613      	mov	r3, r2
 80027b0:	00db      	lsls	r3, r3, #3
 80027b2:	4413      	add	r3, r2
 80027b4:	009b      	lsls	r3, r3, #2
 80027b6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80027ba:	687a      	ldr	r2, [r7, #4]
 80027bc:	4413      	add	r3, r2
 80027be:	3304      	adds	r3, #4
 80027c0:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	68f9      	ldr	r1, [r7, #12]
 80027c8:	4618      	mov	r0, r3
 80027ca:	f005 fb23 	bl	8007e14 <USB_EPStopXfer>
 80027ce:	4603      	mov	r3, r0
 80027d0:	72fb      	strb	r3, [r7, #11]

  return ret;
 80027d2:	7afb      	ldrb	r3, [r7, #11]
}
 80027d4:	4618      	mov	r0, r3
 80027d6:	3710      	adds	r7, #16
 80027d8:	46bd      	mov	sp, r7
 80027da:	bd80      	pop	{r7, pc}

080027dc <HAL_PCD_EP_Flush>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Flush(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b082      	sub	sp, #8
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
 80027e4:	460b      	mov	r3, r1
 80027e6:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80027ee:	2b01      	cmp	r3, #1
 80027f0:	d101      	bne.n	80027f6 <HAL_PCD_EP_Flush+0x1a>
 80027f2:	2302      	movs	r3, #2
 80027f4:	e01b      	b.n	800282e <HAL_PCD_EP_Flush+0x52>
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	2201      	movs	r2, #1
 80027fa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if ((ep_addr & 0x80U) == 0x80U)
 80027fe:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002802:	2b00      	cmp	r3, #0
 8002804:	da09      	bge.n	800281a <HAL_PCD_EP_Flush+0x3e>
  {
    (void)USB_FlushTxFifo(hpcd->Instance, (uint32_t)ep_addr & EP_ADDR_MSK);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681a      	ldr	r2, [r3, #0]
 800280a:	78fb      	ldrb	r3, [r7, #3]
 800280c:	f003 030f 	and.w	r3, r3, #15
 8002810:	4619      	mov	r1, r3
 8002812:	4610      	mov	r0, r2
 8002814:	f004 fe58 	bl	80074c8 <USB_FlushTxFifo>
 8002818:	e004      	b.n	8002824 <HAL_PCD_EP_Flush+0x48>
  }
  else
  {
    (void)USB_FlushRxFifo(hpcd->Instance);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	4618      	mov	r0, r3
 8002820:	f004 fe84 	bl	800752c <USB_FlushRxFifo>
  }

  __HAL_UNLOCK(hpcd);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2200      	movs	r2, #0
 8002828:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800282c:	2300      	movs	r3, #0
}
 800282e:	4618      	mov	r0, r3
 8002830:	3708      	adds	r7, #8
 8002832:	46bd      	mov	sp, r7
 8002834:	bd80      	pop	{r7, pc}

08002836 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002836:	b580      	push	{r7, lr}
 8002838:	b08a      	sub	sp, #40	@ 0x28
 800283a:	af02      	add	r7, sp, #8
 800283c:	6078      	str	r0, [r7, #4]
 800283e:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002846:	697b      	ldr	r3, [r7, #20]
 8002848:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800284a:	683a      	ldr	r2, [r7, #0]
 800284c:	4613      	mov	r3, r2
 800284e:	00db      	lsls	r3, r3, #3
 8002850:	4413      	add	r3, r2
 8002852:	009b      	lsls	r3, r3, #2
 8002854:	3310      	adds	r3, #16
 8002856:	687a      	ldr	r2, [r7, #4]
 8002858:	4413      	add	r3, r2
 800285a:	3304      	adds	r3, #4
 800285c:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	695a      	ldr	r2, [r3, #20]
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	691b      	ldr	r3, [r3, #16]
 8002866:	429a      	cmp	r2, r3
 8002868:	d901      	bls.n	800286e <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800286a:	2301      	movs	r3, #1
 800286c:	e06b      	b.n	8002946 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	691a      	ldr	r2, [r3, #16]
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	695b      	ldr	r3, [r3, #20]
 8002876:	1ad3      	subs	r3, r2, r3
 8002878:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	689b      	ldr	r3, [r3, #8]
 800287e:	69fa      	ldr	r2, [r7, #28]
 8002880:	429a      	cmp	r2, r3
 8002882:	d902      	bls.n	800288a <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	689b      	ldr	r3, [r3, #8]
 8002888:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800288a:	69fb      	ldr	r3, [r7, #28]
 800288c:	3303      	adds	r3, #3
 800288e:	089b      	lsrs	r3, r3, #2
 8002890:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002892:	e02a      	b.n	80028ea <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	691a      	ldr	r2, [r3, #16]
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	695b      	ldr	r3, [r3, #20]
 800289c:	1ad3      	subs	r3, r2, r3
 800289e:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	689b      	ldr	r3, [r3, #8]
 80028a4:	69fa      	ldr	r2, [r7, #28]
 80028a6:	429a      	cmp	r2, r3
 80028a8:	d902      	bls.n	80028b0 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	689b      	ldr	r3, [r3, #8]
 80028ae:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80028b0:	69fb      	ldr	r3, [r7, #28]
 80028b2:	3303      	adds	r3, #3
 80028b4:	089b      	lsrs	r3, r3, #2
 80028b6:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	68d9      	ldr	r1, [r3, #12]
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	b2da      	uxtb	r2, r3
 80028c0:	69fb      	ldr	r3, [r7, #28]
 80028c2:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80028c8:	9300      	str	r3, [sp, #0]
 80028ca:	4603      	mov	r3, r0
 80028cc:	6978      	ldr	r0, [r7, #20]
 80028ce:	f005 fb4b 	bl	8007f68 <USB_WritePacket>

    ep->xfer_buff  += len;
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	68da      	ldr	r2, [r3, #12]
 80028d6:	69fb      	ldr	r3, [r7, #28]
 80028d8:	441a      	add	r2, r3
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	695a      	ldr	r2, [r3, #20]
 80028e2:	69fb      	ldr	r3, [r7, #28]
 80028e4:	441a      	add	r2, r3
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80028ea:	683b      	ldr	r3, [r7, #0]
 80028ec:	015a      	lsls	r2, r3, #5
 80028ee:	693b      	ldr	r3, [r7, #16]
 80028f0:	4413      	add	r3, r2
 80028f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80028f6:	699b      	ldr	r3, [r3, #24]
 80028f8:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80028fa:	69ba      	ldr	r2, [r7, #24]
 80028fc:	429a      	cmp	r2, r3
 80028fe:	d809      	bhi.n	8002914 <PCD_WriteEmptyTxFifo+0xde>
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	695a      	ldr	r2, [r3, #20]
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002908:	429a      	cmp	r2, r3
 800290a:	d203      	bcs.n	8002914 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	691b      	ldr	r3, [r3, #16]
 8002910:	2b00      	cmp	r3, #0
 8002912:	d1bf      	bne.n	8002894 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	691a      	ldr	r2, [r3, #16]
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	695b      	ldr	r3, [r3, #20]
 800291c:	429a      	cmp	r2, r3
 800291e:	d811      	bhi.n	8002944 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	f003 030f 	and.w	r3, r3, #15
 8002926:	2201      	movs	r2, #1
 8002928:	fa02 f303 	lsl.w	r3, r2, r3
 800292c:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800292e:	693b      	ldr	r3, [r7, #16]
 8002930:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002934:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002936:	68bb      	ldr	r3, [r7, #8]
 8002938:	43db      	mvns	r3, r3
 800293a:	6939      	ldr	r1, [r7, #16]
 800293c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002940:	4013      	ands	r3, r2
 8002942:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8002944:	2300      	movs	r3, #0
}
 8002946:	4618      	mov	r0, r3
 8002948:	3720      	adds	r7, #32
 800294a:	46bd      	mov	sp, r7
 800294c:	bd80      	pop	{r7, pc}
	...

08002950 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b088      	sub	sp, #32
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
 8002958:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002960:	69fb      	ldr	r3, [r7, #28]
 8002962:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002964:	69fb      	ldr	r3, [r7, #28]
 8002966:	333c      	adds	r3, #60	@ 0x3c
 8002968:	3304      	adds	r3, #4
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	015a      	lsls	r2, r3, #5
 8002972:	69bb      	ldr	r3, [r7, #24]
 8002974:	4413      	add	r3, r2
 8002976:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800297a:	689b      	ldr	r3, [r3, #8]
 800297c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	799b      	ldrb	r3, [r3, #6]
 8002982:	2b01      	cmp	r3, #1
 8002984:	d17b      	bne.n	8002a7e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8002986:	693b      	ldr	r3, [r7, #16]
 8002988:	f003 0308 	and.w	r3, r3, #8
 800298c:	2b00      	cmp	r3, #0
 800298e:	d015      	beq.n	80029bc <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002990:	697b      	ldr	r3, [r7, #20]
 8002992:	4a61      	ldr	r2, [pc, #388]	@ (8002b18 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002994:	4293      	cmp	r3, r2
 8002996:	f240 80b9 	bls.w	8002b0c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800299a:	693b      	ldr	r3, [r7, #16]
 800299c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	f000 80b3 	beq.w	8002b0c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	015a      	lsls	r2, r3, #5
 80029aa:	69bb      	ldr	r3, [r7, #24]
 80029ac:	4413      	add	r3, r2
 80029ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80029b2:	461a      	mov	r2, r3
 80029b4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80029b8:	6093      	str	r3, [r2, #8]
 80029ba:	e0a7      	b.n	8002b0c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80029bc:	693b      	ldr	r3, [r7, #16]
 80029be:	f003 0320 	and.w	r3, r3, #32
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d009      	beq.n	80029da <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	015a      	lsls	r2, r3, #5
 80029ca:	69bb      	ldr	r3, [r7, #24]
 80029cc:	4413      	add	r3, r2
 80029ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80029d2:	461a      	mov	r2, r3
 80029d4:	2320      	movs	r3, #32
 80029d6:	6093      	str	r3, [r2, #8]
 80029d8:	e098      	b.n	8002b0c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80029da:	693b      	ldr	r3, [r7, #16]
 80029dc:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	f040 8093 	bne.w	8002b0c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80029e6:	697b      	ldr	r3, [r7, #20]
 80029e8:	4a4b      	ldr	r2, [pc, #300]	@ (8002b18 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d90f      	bls.n	8002a0e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80029ee:	693b      	ldr	r3, [r7, #16]
 80029f0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d00a      	beq.n	8002a0e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	015a      	lsls	r2, r3, #5
 80029fc:	69bb      	ldr	r3, [r7, #24]
 80029fe:	4413      	add	r3, r2
 8002a00:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002a04:	461a      	mov	r2, r3
 8002a06:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002a0a:	6093      	str	r3, [r2, #8]
 8002a0c:	e07e      	b.n	8002b0c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8002a0e:	683a      	ldr	r2, [r7, #0]
 8002a10:	4613      	mov	r3, r2
 8002a12:	00db      	lsls	r3, r3, #3
 8002a14:	4413      	add	r3, r2
 8002a16:	009b      	lsls	r3, r3, #2
 8002a18:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002a1c:	687a      	ldr	r2, [r7, #4]
 8002a1e:	4413      	add	r3, r2
 8002a20:	3304      	adds	r3, #4
 8002a22:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	6a1a      	ldr	r2, [r3, #32]
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	0159      	lsls	r1, r3, #5
 8002a2c:	69bb      	ldr	r3, [r7, #24]
 8002a2e:	440b      	add	r3, r1
 8002a30:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002a34:	691b      	ldr	r3, [r3, #16]
 8002a36:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a3a:	1ad2      	subs	r2, r2, r3
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d114      	bne.n	8002a70 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	691b      	ldr	r3, [r3, #16]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d109      	bne.n	8002a62 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6818      	ldr	r0, [r3, #0]
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002a58:	461a      	mov	r2, r3
 8002a5a:	2101      	movs	r1, #1
 8002a5c:	f005 fd1c 	bl	8008498 <USB_EP0_OutStart>
 8002a60:	e006      	b.n	8002a70 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	68da      	ldr	r2, [r3, #12]
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	695b      	ldr	r3, [r3, #20]
 8002a6a:	441a      	add	r2, r3
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	b2db      	uxtb	r3, r3
 8002a74:	4619      	mov	r1, r3
 8002a76:	6878      	ldr	r0, [r7, #4]
 8002a78:	f009 facc 	bl	800c014 <HAL_PCD_DataOutStageCallback>
 8002a7c:	e046      	b.n	8002b0c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8002a7e:	697b      	ldr	r3, [r7, #20]
 8002a80:	4a26      	ldr	r2, [pc, #152]	@ (8002b1c <PCD_EP_OutXfrComplete_int+0x1cc>)
 8002a82:	4293      	cmp	r3, r2
 8002a84:	d124      	bne.n	8002ad0 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8002a86:	693b      	ldr	r3, [r7, #16]
 8002a88:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d00a      	beq.n	8002aa6 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	015a      	lsls	r2, r3, #5
 8002a94:	69bb      	ldr	r3, [r7, #24]
 8002a96:	4413      	add	r3, r2
 8002a98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002a9c:	461a      	mov	r2, r3
 8002a9e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002aa2:	6093      	str	r3, [r2, #8]
 8002aa4:	e032      	b.n	8002b0c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002aa6:	693b      	ldr	r3, [r7, #16]
 8002aa8:	f003 0320 	and.w	r3, r3, #32
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d008      	beq.n	8002ac2 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	015a      	lsls	r2, r3, #5
 8002ab4:	69bb      	ldr	r3, [r7, #24]
 8002ab6:	4413      	add	r3, r2
 8002ab8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002abc:	461a      	mov	r2, r3
 8002abe:	2320      	movs	r3, #32
 8002ac0:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	b2db      	uxtb	r3, r3
 8002ac6:	4619      	mov	r1, r3
 8002ac8:	6878      	ldr	r0, [r7, #4]
 8002aca:	f009 faa3 	bl	800c014 <HAL_PCD_DataOutStageCallback>
 8002ace:	e01d      	b.n	8002b0c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d114      	bne.n	8002b00 <PCD_EP_OutXfrComplete_int+0x1b0>
 8002ad6:	6879      	ldr	r1, [r7, #4]
 8002ad8:	683a      	ldr	r2, [r7, #0]
 8002ada:	4613      	mov	r3, r2
 8002adc:	00db      	lsls	r3, r3, #3
 8002ade:	4413      	add	r3, r2
 8002ae0:	009b      	lsls	r3, r3, #2
 8002ae2:	440b      	add	r3, r1
 8002ae4:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d108      	bne.n	8002b00 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6818      	ldr	r0, [r3, #0]
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002af8:	461a      	mov	r2, r3
 8002afa:	2100      	movs	r1, #0
 8002afc:	f005 fccc 	bl	8008498 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	b2db      	uxtb	r3, r3
 8002b04:	4619      	mov	r1, r3
 8002b06:	6878      	ldr	r0, [r7, #4]
 8002b08:	f009 fa84 	bl	800c014 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8002b0c:	2300      	movs	r3, #0
}
 8002b0e:	4618      	mov	r0, r3
 8002b10:	3720      	adds	r7, #32
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bd80      	pop	{r7, pc}
 8002b16:	bf00      	nop
 8002b18:	4f54300a 	.word	0x4f54300a
 8002b1c:	4f54310a 	.word	0x4f54310a

08002b20 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b086      	sub	sp, #24
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
 8002b28:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002b30:	697b      	ldr	r3, [r7, #20]
 8002b32:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002b34:	697b      	ldr	r3, [r7, #20]
 8002b36:	333c      	adds	r3, #60	@ 0x3c
 8002b38:	3304      	adds	r3, #4
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	015a      	lsls	r2, r3, #5
 8002b42:	693b      	ldr	r3, [r7, #16]
 8002b44:	4413      	add	r3, r2
 8002b46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002b4a:	689b      	ldr	r3, [r3, #8]
 8002b4c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	4a15      	ldr	r2, [pc, #84]	@ (8002ba8 <PCD_EP_OutSetupPacket_int+0x88>)
 8002b52:	4293      	cmp	r3, r2
 8002b54:	d90e      	bls.n	8002b74 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002b56:	68bb      	ldr	r3, [r7, #8]
 8002b58:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d009      	beq.n	8002b74 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	015a      	lsls	r2, r3, #5
 8002b64:	693b      	ldr	r3, [r7, #16]
 8002b66:	4413      	add	r3, r2
 8002b68:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002b6c:	461a      	mov	r2, r3
 8002b6e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002b72:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8002b74:	6878      	ldr	r0, [r7, #4]
 8002b76:	f009 fa3b 	bl	800bff0 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	4a0a      	ldr	r2, [pc, #40]	@ (8002ba8 <PCD_EP_OutSetupPacket_int+0x88>)
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	d90c      	bls.n	8002b9c <PCD_EP_OutSetupPacket_int+0x7c>
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	799b      	ldrb	r3, [r3, #6]
 8002b86:	2b01      	cmp	r3, #1
 8002b88:	d108      	bne.n	8002b9c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6818      	ldr	r0, [r3, #0]
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002b94:	461a      	mov	r2, r3
 8002b96:	2101      	movs	r1, #1
 8002b98:	f005 fc7e 	bl	8008498 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8002b9c:	2300      	movs	r3, #0
}
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	3718      	adds	r7, #24
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	bd80      	pop	{r7, pc}
 8002ba6:	bf00      	nop
 8002ba8:	4f54300a 	.word	0x4f54300a

08002bac <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8002bac:	b480      	push	{r7}
 8002bae:	b085      	sub	sp, #20
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
 8002bb4:	460b      	mov	r3, r1
 8002bb6:	70fb      	strb	r3, [r7, #3]
 8002bb8:	4613      	mov	r3, r2
 8002bba:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bc2:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8002bc4:	78fb      	ldrb	r3, [r7, #3]
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d107      	bne.n	8002bda <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8002bca:	883b      	ldrh	r3, [r7, #0]
 8002bcc:	0419      	lsls	r1, r3, #16
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	68ba      	ldr	r2, [r7, #8]
 8002bd4:	430a      	orrs	r2, r1
 8002bd6:	629a      	str	r2, [r3, #40]	@ 0x28
 8002bd8:	e028      	b.n	8002c2c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002be0:	0c1b      	lsrs	r3, r3, #16
 8002be2:	68ba      	ldr	r2, [r7, #8]
 8002be4:	4413      	add	r3, r2
 8002be6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002be8:	2300      	movs	r3, #0
 8002bea:	73fb      	strb	r3, [r7, #15]
 8002bec:	e00d      	b.n	8002c0a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681a      	ldr	r2, [r3, #0]
 8002bf2:	7bfb      	ldrb	r3, [r7, #15]
 8002bf4:	3340      	adds	r3, #64	@ 0x40
 8002bf6:	009b      	lsls	r3, r3, #2
 8002bf8:	4413      	add	r3, r2
 8002bfa:	685b      	ldr	r3, [r3, #4]
 8002bfc:	0c1b      	lsrs	r3, r3, #16
 8002bfe:	68ba      	ldr	r2, [r7, #8]
 8002c00:	4413      	add	r3, r2
 8002c02:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002c04:	7bfb      	ldrb	r3, [r7, #15]
 8002c06:	3301      	adds	r3, #1
 8002c08:	73fb      	strb	r3, [r7, #15]
 8002c0a:	7bfa      	ldrb	r2, [r7, #15]
 8002c0c:	78fb      	ldrb	r3, [r7, #3]
 8002c0e:	3b01      	subs	r3, #1
 8002c10:	429a      	cmp	r2, r3
 8002c12:	d3ec      	bcc.n	8002bee <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8002c14:	883b      	ldrh	r3, [r7, #0]
 8002c16:	0418      	lsls	r0, r3, #16
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6819      	ldr	r1, [r3, #0]
 8002c1c:	78fb      	ldrb	r3, [r7, #3]
 8002c1e:	3b01      	subs	r3, #1
 8002c20:	68ba      	ldr	r2, [r7, #8]
 8002c22:	4302      	orrs	r2, r0
 8002c24:	3340      	adds	r3, #64	@ 0x40
 8002c26:	009b      	lsls	r3, r3, #2
 8002c28:	440b      	add	r3, r1
 8002c2a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8002c2c:	2300      	movs	r3, #0
}
 8002c2e:	4618      	mov	r0, r3
 8002c30:	3714      	adds	r7, #20
 8002c32:	46bd      	mov	sp, r7
 8002c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c38:	4770      	bx	lr

08002c3a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8002c3a:	b480      	push	{r7}
 8002c3c:	b083      	sub	sp, #12
 8002c3e:	af00      	add	r7, sp, #0
 8002c40:	6078      	str	r0, [r7, #4]
 8002c42:	460b      	mov	r3, r1
 8002c44:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	887a      	ldrh	r2, [r7, #2]
 8002c4c:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002c4e:	2300      	movs	r3, #0
}
 8002c50:	4618      	mov	r0, r3
 8002c52:	370c      	adds	r7, #12
 8002c54:	46bd      	mov	sp, r7
 8002c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5a:	4770      	bx	lr

08002c5c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	b085      	sub	sp, #20
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	2201      	movs	r2, #1
 8002c6e:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	2200      	movs	r2, #0
 8002c76:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	699b      	ldr	r3, [r3, #24]
 8002c7e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002c8a:	4b05      	ldr	r3, [pc, #20]	@ (8002ca0 <HAL_PCDEx_ActivateLPM+0x44>)
 8002c8c:	4313      	orrs	r3, r2
 8002c8e:	68fa      	ldr	r2, [r7, #12]
 8002c90:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8002c92:	2300      	movs	r3, #0
}
 8002c94:	4618      	mov	r0, r3
 8002c96:	3714      	adds	r7, #20
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9e:	4770      	bx	lr
 8002ca0:	10000003 	.word	0x10000003

08002ca4 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	b083      	sub	sp, #12
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
 8002cac:	460b      	mov	r3, r1
 8002cae:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8002cb0:	bf00      	nop
 8002cb2:	370c      	adds	r7, #12
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cba:	4770      	bx	lr

08002cbc <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b084      	sub	sp, #16
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8002cc4:	4b29      	ldr	r3, [pc, #164]	@ (8002d6c <HAL_PWREx_ConfigSupply+0xb0>)
 8002cc6:	68db      	ldr	r3, [r3, #12]
 8002cc8:	f003 0307 	and.w	r3, r3, #7
 8002ccc:	2b06      	cmp	r3, #6
 8002cce:	d00a      	beq.n	8002ce6 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002cd0:	4b26      	ldr	r3, [pc, #152]	@ (8002d6c <HAL_PWREx_ConfigSupply+0xb0>)
 8002cd2:	68db      	ldr	r3, [r3, #12]
 8002cd4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002cd8:	687a      	ldr	r2, [r7, #4]
 8002cda:	429a      	cmp	r2, r3
 8002cdc:	d001      	beq.n	8002ce2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8002cde:	2301      	movs	r3, #1
 8002ce0:	e040      	b.n	8002d64 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	e03e      	b.n	8002d64 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002ce6:	4b21      	ldr	r3, [pc, #132]	@ (8002d6c <HAL_PWREx_ConfigSupply+0xb0>)
 8002ce8:	68db      	ldr	r3, [r3, #12]
 8002cea:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8002cee:	491f      	ldr	r1, [pc, #124]	@ (8002d6c <HAL_PWREx_ConfigSupply+0xb0>)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	4313      	orrs	r3, r2
 8002cf4:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002cf6:	f7fe f9cf 	bl	8001098 <HAL_GetTick>
 8002cfa:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002cfc:	e009      	b.n	8002d12 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002cfe:	f7fe f9cb 	bl	8001098 <HAL_GetTick>
 8002d02:	4602      	mov	r2, r0
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	1ad3      	subs	r3, r2, r3
 8002d08:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002d0c:	d901      	bls.n	8002d12 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8002d0e:	2301      	movs	r3, #1
 8002d10:	e028      	b.n	8002d64 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002d12:	4b16      	ldr	r3, [pc, #88]	@ (8002d6c <HAL_PWREx_ConfigSupply+0xb0>)
 8002d14:	685b      	ldr	r3, [r3, #4]
 8002d16:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002d1a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002d1e:	d1ee      	bne.n	8002cfe <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	2b1e      	cmp	r3, #30
 8002d24:	d008      	beq.n	8002d38 <HAL_PWREx_ConfigSupply+0x7c>
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	2b2e      	cmp	r3, #46	@ 0x2e
 8002d2a:	d005      	beq.n	8002d38 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2b1d      	cmp	r3, #29
 8002d30:	d002      	beq.n	8002d38 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	2b2d      	cmp	r3, #45	@ 0x2d
 8002d36:	d114      	bne.n	8002d62 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8002d38:	f7fe f9ae 	bl	8001098 <HAL_GetTick>
 8002d3c:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8002d3e:	e009      	b.n	8002d54 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002d40:	f7fe f9aa 	bl	8001098 <HAL_GetTick>
 8002d44:	4602      	mov	r2, r0
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	1ad3      	subs	r3, r2, r3
 8002d4a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002d4e:	d901      	bls.n	8002d54 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8002d50:	2301      	movs	r3, #1
 8002d52:	e007      	b.n	8002d64 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8002d54:	4b05      	ldr	r3, [pc, #20]	@ (8002d6c <HAL_PWREx_ConfigSupply+0xb0>)
 8002d56:	68db      	ldr	r3, [r3, #12]
 8002d58:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d5c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002d60:	d1ee      	bne.n	8002d40 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002d62:	2300      	movs	r3, #0
}
 8002d64:	4618      	mov	r0, r3
 8002d66:	3710      	adds	r7, #16
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	bd80      	pop	{r7, pc}
 8002d6c:	58024800 	.word	0x58024800

08002d70 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8002d70:	b480      	push	{r7}
 8002d72:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8002d74:	4b05      	ldr	r3, [pc, #20]	@ (8002d8c <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8002d76:	68db      	ldr	r3, [r3, #12]
 8002d78:	4a04      	ldr	r2, [pc, #16]	@ (8002d8c <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8002d7a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002d7e:	60d3      	str	r3, [r2, #12]
}
 8002d80:	bf00      	nop
 8002d82:	46bd      	mov	sp, r7
 8002d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d88:	4770      	bx	lr
 8002d8a:	bf00      	nop
 8002d8c:	58024800 	.word	0x58024800

08002d90 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b08c      	sub	sp, #48	@ 0x30
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d102      	bne.n	8002da4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002d9e:	2301      	movs	r3, #1
 8002da0:	f000 bc48 	b.w	8003634 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f003 0301 	and.w	r3, r3, #1
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	f000 8088 	beq.w	8002ec2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002db2:	4b99      	ldr	r3, [pc, #612]	@ (8003018 <HAL_RCC_OscConfig+0x288>)
 8002db4:	691b      	ldr	r3, [r3, #16]
 8002db6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002dba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002dbc:	4b96      	ldr	r3, [pc, #600]	@ (8003018 <HAL_RCC_OscConfig+0x288>)
 8002dbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dc0:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002dc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002dc4:	2b10      	cmp	r3, #16
 8002dc6:	d007      	beq.n	8002dd8 <HAL_RCC_OscConfig+0x48>
 8002dc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002dca:	2b18      	cmp	r3, #24
 8002dcc:	d111      	bne.n	8002df2 <HAL_RCC_OscConfig+0x62>
 8002dce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002dd0:	f003 0303 	and.w	r3, r3, #3
 8002dd4:	2b02      	cmp	r3, #2
 8002dd6:	d10c      	bne.n	8002df2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002dd8:	4b8f      	ldr	r3, [pc, #572]	@ (8003018 <HAL_RCC_OscConfig+0x288>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d06d      	beq.n	8002ec0 <HAL_RCC_OscConfig+0x130>
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	685b      	ldr	r3, [r3, #4]
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d169      	bne.n	8002ec0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002dec:	2301      	movs	r3, #1
 8002dee:	f000 bc21 	b.w	8003634 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	685b      	ldr	r3, [r3, #4]
 8002df6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002dfa:	d106      	bne.n	8002e0a <HAL_RCC_OscConfig+0x7a>
 8002dfc:	4b86      	ldr	r3, [pc, #536]	@ (8003018 <HAL_RCC_OscConfig+0x288>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	4a85      	ldr	r2, [pc, #532]	@ (8003018 <HAL_RCC_OscConfig+0x288>)
 8002e02:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e06:	6013      	str	r3, [r2, #0]
 8002e08:	e02e      	b.n	8002e68 <HAL_RCC_OscConfig+0xd8>
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	685b      	ldr	r3, [r3, #4]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d10c      	bne.n	8002e2c <HAL_RCC_OscConfig+0x9c>
 8002e12:	4b81      	ldr	r3, [pc, #516]	@ (8003018 <HAL_RCC_OscConfig+0x288>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	4a80      	ldr	r2, [pc, #512]	@ (8003018 <HAL_RCC_OscConfig+0x288>)
 8002e18:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e1c:	6013      	str	r3, [r2, #0]
 8002e1e:	4b7e      	ldr	r3, [pc, #504]	@ (8003018 <HAL_RCC_OscConfig+0x288>)
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	4a7d      	ldr	r2, [pc, #500]	@ (8003018 <HAL_RCC_OscConfig+0x288>)
 8002e24:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002e28:	6013      	str	r3, [r2, #0]
 8002e2a:	e01d      	b.n	8002e68 <HAL_RCC_OscConfig+0xd8>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	685b      	ldr	r3, [r3, #4]
 8002e30:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002e34:	d10c      	bne.n	8002e50 <HAL_RCC_OscConfig+0xc0>
 8002e36:	4b78      	ldr	r3, [pc, #480]	@ (8003018 <HAL_RCC_OscConfig+0x288>)
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	4a77      	ldr	r2, [pc, #476]	@ (8003018 <HAL_RCC_OscConfig+0x288>)
 8002e3c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002e40:	6013      	str	r3, [r2, #0]
 8002e42:	4b75      	ldr	r3, [pc, #468]	@ (8003018 <HAL_RCC_OscConfig+0x288>)
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	4a74      	ldr	r2, [pc, #464]	@ (8003018 <HAL_RCC_OscConfig+0x288>)
 8002e48:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e4c:	6013      	str	r3, [r2, #0]
 8002e4e:	e00b      	b.n	8002e68 <HAL_RCC_OscConfig+0xd8>
 8002e50:	4b71      	ldr	r3, [pc, #452]	@ (8003018 <HAL_RCC_OscConfig+0x288>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	4a70      	ldr	r2, [pc, #448]	@ (8003018 <HAL_RCC_OscConfig+0x288>)
 8002e56:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e5a:	6013      	str	r3, [r2, #0]
 8002e5c:	4b6e      	ldr	r3, [pc, #440]	@ (8003018 <HAL_RCC_OscConfig+0x288>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4a6d      	ldr	r2, [pc, #436]	@ (8003018 <HAL_RCC_OscConfig+0x288>)
 8002e62:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002e66:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	685b      	ldr	r3, [r3, #4]
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d013      	beq.n	8002e98 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e70:	f7fe f912 	bl	8001098 <HAL_GetTick>
 8002e74:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002e76:	e008      	b.n	8002e8a <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e78:	f7fe f90e 	bl	8001098 <HAL_GetTick>
 8002e7c:	4602      	mov	r2, r0
 8002e7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e80:	1ad3      	subs	r3, r2, r3
 8002e82:	2b64      	cmp	r3, #100	@ 0x64
 8002e84:	d901      	bls.n	8002e8a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002e86:	2303      	movs	r3, #3
 8002e88:	e3d4      	b.n	8003634 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002e8a:	4b63      	ldr	r3, [pc, #396]	@ (8003018 <HAL_RCC_OscConfig+0x288>)
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d0f0      	beq.n	8002e78 <HAL_RCC_OscConfig+0xe8>
 8002e96:	e014      	b.n	8002ec2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e98:	f7fe f8fe 	bl	8001098 <HAL_GetTick>
 8002e9c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002e9e:	e008      	b.n	8002eb2 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ea0:	f7fe f8fa 	bl	8001098 <HAL_GetTick>
 8002ea4:	4602      	mov	r2, r0
 8002ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ea8:	1ad3      	subs	r3, r2, r3
 8002eaa:	2b64      	cmp	r3, #100	@ 0x64
 8002eac:	d901      	bls.n	8002eb2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002eae:	2303      	movs	r3, #3
 8002eb0:	e3c0      	b.n	8003634 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002eb2:	4b59      	ldr	r3, [pc, #356]	@ (8003018 <HAL_RCC_OscConfig+0x288>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d1f0      	bne.n	8002ea0 <HAL_RCC_OscConfig+0x110>
 8002ebe:	e000      	b.n	8002ec2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ec0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f003 0302 	and.w	r3, r3, #2
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	f000 80ca 	beq.w	8003064 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002ed0:	4b51      	ldr	r3, [pc, #324]	@ (8003018 <HAL_RCC_OscConfig+0x288>)
 8002ed2:	691b      	ldr	r3, [r3, #16]
 8002ed4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002ed8:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002eda:	4b4f      	ldr	r3, [pc, #316]	@ (8003018 <HAL_RCC_OscConfig+0x288>)
 8002edc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ede:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002ee0:	6a3b      	ldr	r3, [r7, #32]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d007      	beq.n	8002ef6 <HAL_RCC_OscConfig+0x166>
 8002ee6:	6a3b      	ldr	r3, [r7, #32]
 8002ee8:	2b18      	cmp	r3, #24
 8002eea:	d156      	bne.n	8002f9a <HAL_RCC_OscConfig+0x20a>
 8002eec:	69fb      	ldr	r3, [r7, #28]
 8002eee:	f003 0303 	and.w	r3, r3, #3
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d151      	bne.n	8002f9a <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002ef6:	4b48      	ldr	r3, [pc, #288]	@ (8003018 <HAL_RCC_OscConfig+0x288>)
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f003 0304 	and.w	r3, r3, #4
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d005      	beq.n	8002f0e <HAL_RCC_OscConfig+0x17e>
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	68db      	ldr	r3, [r3, #12]
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d101      	bne.n	8002f0e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	e392      	b.n	8003634 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002f0e:	4b42      	ldr	r3, [pc, #264]	@ (8003018 <HAL_RCC_OscConfig+0x288>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f023 0219 	bic.w	r2, r3, #25
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	68db      	ldr	r3, [r3, #12]
 8002f1a:	493f      	ldr	r1, [pc, #252]	@ (8003018 <HAL_RCC_OscConfig+0x288>)
 8002f1c:	4313      	orrs	r3, r2
 8002f1e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f20:	f7fe f8ba 	bl	8001098 <HAL_GetTick>
 8002f24:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002f26:	e008      	b.n	8002f3a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f28:	f7fe f8b6 	bl	8001098 <HAL_GetTick>
 8002f2c:	4602      	mov	r2, r0
 8002f2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f30:	1ad3      	subs	r3, r2, r3
 8002f32:	2b02      	cmp	r3, #2
 8002f34:	d901      	bls.n	8002f3a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002f36:	2303      	movs	r3, #3
 8002f38:	e37c      	b.n	8003634 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002f3a:	4b37      	ldr	r3, [pc, #220]	@ (8003018 <HAL_RCC_OscConfig+0x288>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f003 0304 	and.w	r3, r3, #4
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d0f0      	beq.n	8002f28 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f46:	f7fe f8d7 	bl	80010f8 <HAL_GetREVID>
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002f50:	4293      	cmp	r3, r2
 8002f52:	d817      	bhi.n	8002f84 <HAL_RCC_OscConfig+0x1f4>
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	691b      	ldr	r3, [r3, #16]
 8002f58:	2b40      	cmp	r3, #64	@ 0x40
 8002f5a:	d108      	bne.n	8002f6e <HAL_RCC_OscConfig+0x1de>
 8002f5c:	4b2e      	ldr	r3, [pc, #184]	@ (8003018 <HAL_RCC_OscConfig+0x288>)
 8002f5e:	685b      	ldr	r3, [r3, #4]
 8002f60:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002f64:	4a2c      	ldr	r2, [pc, #176]	@ (8003018 <HAL_RCC_OscConfig+0x288>)
 8002f66:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f6a:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002f6c:	e07a      	b.n	8003064 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f6e:	4b2a      	ldr	r3, [pc, #168]	@ (8003018 <HAL_RCC_OscConfig+0x288>)
 8002f70:	685b      	ldr	r3, [r3, #4]
 8002f72:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	691b      	ldr	r3, [r3, #16]
 8002f7a:	031b      	lsls	r3, r3, #12
 8002f7c:	4926      	ldr	r1, [pc, #152]	@ (8003018 <HAL_RCC_OscConfig+0x288>)
 8002f7e:	4313      	orrs	r3, r2
 8002f80:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002f82:	e06f      	b.n	8003064 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f84:	4b24      	ldr	r3, [pc, #144]	@ (8003018 <HAL_RCC_OscConfig+0x288>)
 8002f86:	685b      	ldr	r3, [r3, #4]
 8002f88:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	691b      	ldr	r3, [r3, #16]
 8002f90:	061b      	lsls	r3, r3, #24
 8002f92:	4921      	ldr	r1, [pc, #132]	@ (8003018 <HAL_RCC_OscConfig+0x288>)
 8002f94:	4313      	orrs	r3, r2
 8002f96:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002f98:	e064      	b.n	8003064 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	68db      	ldr	r3, [r3, #12]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d047      	beq.n	8003032 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002fa2:	4b1d      	ldr	r3, [pc, #116]	@ (8003018 <HAL_RCC_OscConfig+0x288>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f023 0219 	bic.w	r2, r3, #25
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	68db      	ldr	r3, [r3, #12]
 8002fae:	491a      	ldr	r1, [pc, #104]	@ (8003018 <HAL_RCC_OscConfig+0x288>)
 8002fb0:	4313      	orrs	r3, r2
 8002fb2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fb4:	f7fe f870 	bl	8001098 <HAL_GetTick>
 8002fb8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002fba:	e008      	b.n	8002fce <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fbc:	f7fe f86c 	bl	8001098 <HAL_GetTick>
 8002fc0:	4602      	mov	r2, r0
 8002fc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fc4:	1ad3      	subs	r3, r2, r3
 8002fc6:	2b02      	cmp	r3, #2
 8002fc8:	d901      	bls.n	8002fce <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8002fca:	2303      	movs	r3, #3
 8002fcc:	e332      	b.n	8003634 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002fce:	4b12      	ldr	r3, [pc, #72]	@ (8003018 <HAL_RCC_OscConfig+0x288>)
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f003 0304 	and.w	r3, r3, #4
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d0f0      	beq.n	8002fbc <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fda:	f7fe f88d 	bl	80010f8 <HAL_GetREVID>
 8002fde:	4603      	mov	r3, r0
 8002fe0:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002fe4:	4293      	cmp	r3, r2
 8002fe6:	d819      	bhi.n	800301c <HAL_RCC_OscConfig+0x28c>
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	691b      	ldr	r3, [r3, #16]
 8002fec:	2b40      	cmp	r3, #64	@ 0x40
 8002fee:	d108      	bne.n	8003002 <HAL_RCC_OscConfig+0x272>
 8002ff0:	4b09      	ldr	r3, [pc, #36]	@ (8003018 <HAL_RCC_OscConfig+0x288>)
 8002ff2:	685b      	ldr	r3, [r3, #4]
 8002ff4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002ff8:	4a07      	ldr	r2, [pc, #28]	@ (8003018 <HAL_RCC_OscConfig+0x288>)
 8002ffa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ffe:	6053      	str	r3, [r2, #4]
 8003000:	e030      	b.n	8003064 <HAL_RCC_OscConfig+0x2d4>
 8003002:	4b05      	ldr	r3, [pc, #20]	@ (8003018 <HAL_RCC_OscConfig+0x288>)
 8003004:	685b      	ldr	r3, [r3, #4]
 8003006:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	691b      	ldr	r3, [r3, #16]
 800300e:	031b      	lsls	r3, r3, #12
 8003010:	4901      	ldr	r1, [pc, #4]	@ (8003018 <HAL_RCC_OscConfig+0x288>)
 8003012:	4313      	orrs	r3, r2
 8003014:	604b      	str	r3, [r1, #4]
 8003016:	e025      	b.n	8003064 <HAL_RCC_OscConfig+0x2d4>
 8003018:	58024400 	.word	0x58024400
 800301c:	4b9a      	ldr	r3, [pc, #616]	@ (8003288 <HAL_RCC_OscConfig+0x4f8>)
 800301e:	685b      	ldr	r3, [r3, #4]
 8003020:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	691b      	ldr	r3, [r3, #16]
 8003028:	061b      	lsls	r3, r3, #24
 800302a:	4997      	ldr	r1, [pc, #604]	@ (8003288 <HAL_RCC_OscConfig+0x4f8>)
 800302c:	4313      	orrs	r3, r2
 800302e:	604b      	str	r3, [r1, #4]
 8003030:	e018      	b.n	8003064 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003032:	4b95      	ldr	r3, [pc, #596]	@ (8003288 <HAL_RCC_OscConfig+0x4f8>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	4a94      	ldr	r2, [pc, #592]	@ (8003288 <HAL_RCC_OscConfig+0x4f8>)
 8003038:	f023 0301 	bic.w	r3, r3, #1
 800303c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800303e:	f7fe f82b 	bl	8001098 <HAL_GetTick>
 8003042:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003044:	e008      	b.n	8003058 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003046:	f7fe f827 	bl	8001098 <HAL_GetTick>
 800304a:	4602      	mov	r2, r0
 800304c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800304e:	1ad3      	subs	r3, r2, r3
 8003050:	2b02      	cmp	r3, #2
 8003052:	d901      	bls.n	8003058 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8003054:	2303      	movs	r3, #3
 8003056:	e2ed      	b.n	8003634 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003058:	4b8b      	ldr	r3, [pc, #556]	@ (8003288 <HAL_RCC_OscConfig+0x4f8>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f003 0304 	and.w	r3, r3, #4
 8003060:	2b00      	cmp	r3, #0
 8003062:	d1f0      	bne.n	8003046 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f003 0310 	and.w	r3, r3, #16
 800306c:	2b00      	cmp	r3, #0
 800306e:	f000 80a9 	beq.w	80031c4 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003072:	4b85      	ldr	r3, [pc, #532]	@ (8003288 <HAL_RCC_OscConfig+0x4f8>)
 8003074:	691b      	ldr	r3, [r3, #16]
 8003076:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800307a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800307c:	4b82      	ldr	r3, [pc, #520]	@ (8003288 <HAL_RCC_OscConfig+0x4f8>)
 800307e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003080:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8003082:	69bb      	ldr	r3, [r7, #24]
 8003084:	2b08      	cmp	r3, #8
 8003086:	d007      	beq.n	8003098 <HAL_RCC_OscConfig+0x308>
 8003088:	69bb      	ldr	r3, [r7, #24]
 800308a:	2b18      	cmp	r3, #24
 800308c:	d13a      	bne.n	8003104 <HAL_RCC_OscConfig+0x374>
 800308e:	697b      	ldr	r3, [r7, #20]
 8003090:	f003 0303 	and.w	r3, r3, #3
 8003094:	2b01      	cmp	r3, #1
 8003096:	d135      	bne.n	8003104 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003098:	4b7b      	ldr	r3, [pc, #492]	@ (8003288 <HAL_RCC_OscConfig+0x4f8>)
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d005      	beq.n	80030b0 <HAL_RCC_OscConfig+0x320>
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	69db      	ldr	r3, [r3, #28]
 80030a8:	2b80      	cmp	r3, #128	@ 0x80
 80030aa:	d001      	beq.n	80030b0 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80030ac:	2301      	movs	r3, #1
 80030ae:	e2c1      	b.n	8003634 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80030b0:	f7fe f822 	bl	80010f8 <HAL_GetREVID>
 80030b4:	4603      	mov	r3, r0
 80030b6:	f241 0203 	movw	r2, #4099	@ 0x1003
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d817      	bhi.n	80030ee <HAL_RCC_OscConfig+0x35e>
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6a1b      	ldr	r3, [r3, #32]
 80030c2:	2b20      	cmp	r3, #32
 80030c4:	d108      	bne.n	80030d8 <HAL_RCC_OscConfig+0x348>
 80030c6:	4b70      	ldr	r3, [pc, #448]	@ (8003288 <HAL_RCC_OscConfig+0x4f8>)
 80030c8:	685b      	ldr	r3, [r3, #4]
 80030ca:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80030ce:	4a6e      	ldr	r2, [pc, #440]	@ (8003288 <HAL_RCC_OscConfig+0x4f8>)
 80030d0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80030d4:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80030d6:	e075      	b.n	80031c4 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80030d8:	4b6b      	ldr	r3, [pc, #428]	@ (8003288 <HAL_RCC_OscConfig+0x4f8>)
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	6a1b      	ldr	r3, [r3, #32]
 80030e4:	069b      	lsls	r3, r3, #26
 80030e6:	4968      	ldr	r1, [pc, #416]	@ (8003288 <HAL_RCC_OscConfig+0x4f8>)
 80030e8:	4313      	orrs	r3, r2
 80030ea:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80030ec:	e06a      	b.n	80031c4 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80030ee:	4b66      	ldr	r3, [pc, #408]	@ (8003288 <HAL_RCC_OscConfig+0x4f8>)
 80030f0:	68db      	ldr	r3, [r3, #12]
 80030f2:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6a1b      	ldr	r3, [r3, #32]
 80030fa:	061b      	lsls	r3, r3, #24
 80030fc:	4962      	ldr	r1, [pc, #392]	@ (8003288 <HAL_RCC_OscConfig+0x4f8>)
 80030fe:	4313      	orrs	r3, r2
 8003100:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003102:	e05f      	b.n	80031c4 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	69db      	ldr	r3, [r3, #28]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d042      	beq.n	8003192 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800310c:	4b5e      	ldr	r3, [pc, #376]	@ (8003288 <HAL_RCC_OscConfig+0x4f8>)
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	4a5d      	ldr	r2, [pc, #372]	@ (8003288 <HAL_RCC_OscConfig+0x4f8>)
 8003112:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003116:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003118:	f7fd ffbe 	bl	8001098 <HAL_GetTick>
 800311c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800311e:	e008      	b.n	8003132 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003120:	f7fd ffba 	bl	8001098 <HAL_GetTick>
 8003124:	4602      	mov	r2, r0
 8003126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003128:	1ad3      	subs	r3, r2, r3
 800312a:	2b02      	cmp	r3, #2
 800312c:	d901      	bls.n	8003132 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800312e:	2303      	movs	r3, #3
 8003130:	e280      	b.n	8003634 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003132:	4b55      	ldr	r3, [pc, #340]	@ (8003288 <HAL_RCC_OscConfig+0x4f8>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800313a:	2b00      	cmp	r3, #0
 800313c:	d0f0      	beq.n	8003120 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800313e:	f7fd ffdb 	bl	80010f8 <HAL_GetREVID>
 8003142:	4603      	mov	r3, r0
 8003144:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003148:	4293      	cmp	r3, r2
 800314a:	d817      	bhi.n	800317c <HAL_RCC_OscConfig+0x3ec>
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6a1b      	ldr	r3, [r3, #32]
 8003150:	2b20      	cmp	r3, #32
 8003152:	d108      	bne.n	8003166 <HAL_RCC_OscConfig+0x3d6>
 8003154:	4b4c      	ldr	r3, [pc, #304]	@ (8003288 <HAL_RCC_OscConfig+0x4f8>)
 8003156:	685b      	ldr	r3, [r3, #4]
 8003158:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800315c:	4a4a      	ldr	r2, [pc, #296]	@ (8003288 <HAL_RCC_OscConfig+0x4f8>)
 800315e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003162:	6053      	str	r3, [r2, #4]
 8003164:	e02e      	b.n	80031c4 <HAL_RCC_OscConfig+0x434>
 8003166:	4b48      	ldr	r3, [pc, #288]	@ (8003288 <HAL_RCC_OscConfig+0x4f8>)
 8003168:	685b      	ldr	r3, [r3, #4]
 800316a:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6a1b      	ldr	r3, [r3, #32]
 8003172:	069b      	lsls	r3, r3, #26
 8003174:	4944      	ldr	r1, [pc, #272]	@ (8003288 <HAL_RCC_OscConfig+0x4f8>)
 8003176:	4313      	orrs	r3, r2
 8003178:	604b      	str	r3, [r1, #4]
 800317a:	e023      	b.n	80031c4 <HAL_RCC_OscConfig+0x434>
 800317c:	4b42      	ldr	r3, [pc, #264]	@ (8003288 <HAL_RCC_OscConfig+0x4f8>)
 800317e:	68db      	ldr	r3, [r3, #12]
 8003180:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6a1b      	ldr	r3, [r3, #32]
 8003188:	061b      	lsls	r3, r3, #24
 800318a:	493f      	ldr	r1, [pc, #252]	@ (8003288 <HAL_RCC_OscConfig+0x4f8>)
 800318c:	4313      	orrs	r3, r2
 800318e:	60cb      	str	r3, [r1, #12]
 8003190:	e018      	b.n	80031c4 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003192:	4b3d      	ldr	r3, [pc, #244]	@ (8003288 <HAL_RCC_OscConfig+0x4f8>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	4a3c      	ldr	r2, [pc, #240]	@ (8003288 <HAL_RCC_OscConfig+0x4f8>)
 8003198:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800319c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800319e:	f7fd ff7b 	bl	8001098 <HAL_GetTick>
 80031a2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80031a4:	e008      	b.n	80031b8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80031a6:	f7fd ff77 	bl	8001098 <HAL_GetTick>
 80031aa:	4602      	mov	r2, r0
 80031ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031ae:	1ad3      	subs	r3, r2, r3
 80031b0:	2b02      	cmp	r3, #2
 80031b2:	d901      	bls.n	80031b8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80031b4:	2303      	movs	r3, #3
 80031b6:	e23d      	b.n	8003634 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80031b8:	4b33      	ldr	r3, [pc, #204]	@ (8003288 <HAL_RCC_OscConfig+0x4f8>)
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d1f0      	bne.n	80031a6 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f003 0308 	and.w	r3, r3, #8
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d036      	beq.n	800323e <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	695b      	ldr	r3, [r3, #20]
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d019      	beq.n	800320c <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80031d8:	4b2b      	ldr	r3, [pc, #172]	@ (8003288 <HAL_RCC_OscConfig+0x4f8>)
 80031da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031dc:	4a2a      	ldr	r2, [pc, #168]	@ (8003288 <HAL_RCC_OscConfig+0x4f8>)
 80031de:	f043 0301 	orr.w	r3, r3, #1
 80031e2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031e4:	f7fd ff58 	bl	8001098 <HAL_GetTick>
 80031e8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80031ea:	e008      	b.n	80031fe <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031ec:	f7fd ff54 	bl	8001098 <HAL_GetTick>
 80031f0:	4602      	mov	r2, r0
 80031f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031f4:	1ad3      	subs	r3, r2, r3
 80031f6:	2b02      	cmp	r3, #2
 80031f8:	d901      	bls.n	80031fe <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80031fa:	2303      	movs	r3, #3
 80031fc:	e21a      	b.n	8003634 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80031fe:	4b22      	ldr	r3, [pc, #136]	@ (8003288 <HAL_RCC_OscConfig+0x4f8>)
 8003200:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003202:	f003 0302 	and.w	r3, r3, #2
 8003206:	2b00      	cmp	r3, #0
 8003208:	d0f0      	beq.n	80031ec <HAL_RCC_OscConfig+0x45c>
 800320a:	e018      	b.n	800323e <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800320c:	4b1e      	ldr	r3, [pc, #120]	@ (8003288 <HAL_RCC_OscConfig+0x4f8>)
 800320e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003210:	4a1d      	ldr	r2, [pc, #116]	@ (8003288 <HAL_RCC_OscConfig+0x4f8>)
 8003212:	f023 0301 	bic.w	r3, r3, #1
 8003216:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003218:	f7fd ff3e 	bl	8001098 <HAL_GetTick>
 800321c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800321e:	e008      	b.n	8003232 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003220:	f7fd ff3a 	bl	8001098 <HAL_GetTick>
 8003224:	4602      	mov	r2, r0
 8003226:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003228:	1ad3      	subs	r3, r2, r3
 800322a:	2b02      	cmp	r3, #2
 800322c:	d901      	bls.n	8003232 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800322e:	2303      	movs	r3, #3
 8003230:	e200      	b.n	8003634 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003232:	4b15      	ldr	r3, [pc, #84]	@ (8003288 <HAL_RCC_OscConfig+0x4f8>)
 8003234:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003236:	f003 0302 	and.w	r3, r3, #2
 800323a:	2b00      	cmp	r3, #0
 800323c:	d1f0      	bne.n	8003220 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f003 0320 	and.w	r3, r3, #32
 8003246:	2b00      	cmp	r3, #0
 8003248:	d039      	beq.n	80032be <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	699b      	ldr	r3, [r3, #24]
 800324e:	2b00      	cmp	r3, #0
 8003250:	d01c      	beq.n	800328c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003252:	4b0d      	ldr	r3, [pc, #52]	@ (8003288 <HAL_RCC_OscConfig+0x4f8>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	4a0c      	ldr	r2, [pc, #48]	@ (8003288 <HAL_RCC_OscConfig+0x4f8>)
 8003258:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800325c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800325e:	f7fd ff1b 	bl	8001098 <HAL_GetTick>
 8003262:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003264:	e008      	b.n	8003278 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003266:	f7fd ff17 	bl	8001098 <HAL_GetTick>
 800326a:	4602      	mov	r2, r0
 800326c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800326e:	1ad3      	subs	r3, r2, r3
 8003270:	2b02      	cmp	r3, #2
 8003272:	d901      	bls.n	8003278 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8003274:	2303      	movs	r3, #3
 8003276:	e1dd      	b.n	8003634 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003278:	4b03      	ldr	r3, [pc, #12]	@ (8003288 <HAL_RCC_OscConfig+0x4f8>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003280:	2b00      	cmp	r3, #0
 8003282:	d0f0      	beq.n	8003266 <HAL_RCC_OscConfig+0x4d6>
 8003284:	e01b      	b.n	80032be <HAL_RCC_OscConfig+0x52e>
 8003286:	bf00      	nop
 8003288:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800328c:	4b9b      	ldr	r3, [pc, #620]	@ (80034fc <HAL_RCC_OscConfig+0x76c>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	4a9a      	ldr	r2, [pc, #616]	@ (80034fc <HAL_RCC_OscConfig+0x76c>)
 8003292:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003296:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003298:	f7fd fefe 	bl	8001098 <HAL_GetTick>
 800329c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800329e:	e008      	b.n	80032b2 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80032a0:	f7fd fefa 	bl	8001098 <HAL_GetTick>
 80032a4:	4602      	mov	r2, r0
 80032a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032a8:	1ad3      	subs	r3, r2, r3
 80032aa:	2b02      	cmp	r3, #2
 80032ac:	d901      	bls.n	80032b2 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 80032ae:	2303      	movs	r3, #3
 80032b0:	e1c0      	b.n	8003634 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80032b2:	4b92      	ldr	r3, [pc, #584]	@ (80034fc <HAL_RCC_OscConfig+0x76c>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d1f0      	bne.n	80032a0 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f003 0304 	and.w	r3, r3, #4
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	f000 8081 	beq.w	80033ce <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80032cc:	4b8c      	ldr	r3, [pc, #560]	@ (8003500 <HAL_RCC_OscConfig+0x770>)
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	4a8b      	ldr	r2, [pc, #556]	@ (8003500 <HAL_RCC_OscConfig+0x770>)
 80032d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80032d6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80032d8:	f7fd fede 	bl	8001098 <HAL_GetTick>
 80032dc:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80032de:	e008      	b.n	80032f2 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032e0:	f7fd feda 	bl	8001098 <HAL_GetTick>
 80032e4:	4602      	mov	r2, r0
 80032e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032e8:	1ad3      	subs	r3, r2, r3
 80032ea:	2b64      	cmp	r3, #100	@ 0x64
 80032ec:	d901      	bls.n	80032f2 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80032ee:	2303      	movs	r3, #3
 80032f0:	e1a0      	b.n	8003634 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80032f2:	4b83      	ldr	r3, [pc, #524]	@ (8003500 <HAL_RCC_OscConfig+0x770>)
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d0f0      	beq.n	80032e0 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	689b      	ldr	r3, [r3, #8]
 8003302:	2b01      	cmp	r3, #1
 8003304:	d106      	bne.n	8003314 <HAL_RCC_OscConfig+0x584>
 8003306:	4b7d      	ldr	r3, [pc, #500]	@ (80034fc <HAL_RCC_OscConfig+0x76c>)
 8003308:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800330a:	4a7c      	ldr	r2, [pc, #496]	@ (80034fc <HAL_RCC_OscConfig+0x76c>)
 800330c:	f043 0301 	orr.w	r3, r3, #1
 8003310:	6713      	str	r3, [r2, #112]	@ 0x70
 8003312:	e02d      	b.n	8003370 <HAL_RCC_OscConfig+0x5e0>
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	689b      	ldr	r3, [r3, #8]
 8003318:	2b00      	cmp	r3, #0
 800331a:	d10c      	bne.n	8003336 <HAL_RCC_OscConfig+0x5a6>
 800331c:	4b77      	ldr	r3, [pc, #476]	@ (80034fc <HAL_RCC_OscConfig+0x76c>)
 800331e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003320:	4a76      	ldr	r2, [pc, #472]	@ (80034fc <HAL_RCC_OscConfig+0x76c>)
 8003322:	f023 0301 	bic.w	r3, r3, #1
 8003326:	6713      	str	r3, [r2, #112]	@ 0x70
 8003328:	4b74      	ldr	r3, [pc, #464]	@ (80034fc <HAL_RCC_OscConfig+0x76c>)
 800332a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800332c:	4a73      	ldr	r2, [pc, #460]	@ (80034fc <HAL_RCC_OscConfig+0x76c>)
 800332e:	f023 0304 	bic.w	r3, r3, #4
 8003332:	6713      	str	r3, [r2, #112]	@ 0x70
 8003334:	e01c      	b.n	8003370 <HAL_RCC_OscConfig+0x5e0>
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	689b      	ldr	r3, [r3, #8]
 800333a:	2b05      	cmp	r3, #5
 800333c:	d10c      	bne.n	8003358 <HAL_RCC_OscConfig+0x5c8>
 800333e:	4b6f      	ldr	r3, [pc, #444]	@ (80034fc <HAL_RCC_OscConfig+0x76c>)
 8003340:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003342:	4a6e      	ldr	r2, [pc, #440]	@ (80034fc <HAL_RCC_OscConfig+0x76c>)
 8003344:	f043 0304 	orr.w	r3, r3, #4
 8003348:	6713      	str	r3, [r2, #112]	@ 0x70
 800334a:	4b6c      	ldr	r3, [pc, #432]	@ (80034fc <HAL_RCC_OscConfig+0x76c>)
 800334c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800334e:	4a6b      	ldr	r2, [pc, #428]	@ (80034fc <HAL_RCC_OscConfig+0x76c>)
 8003350:	f043 0301 	orr.w	r3, r3, #1
 8003354:	6713      	str	r3, [r2, #112]	@ 0x70
 8003356:	e00b      	b.n	8003370 <HAL_RCC_OscConfig+0x5e0>
 8003358:	4b68      	ldr	r3, [pc, #416]	@ (80034fc <HAL_RCC_OscConfig+0x76c>)
 800335a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800335c:	4a67      	ldr	r2, [pc, #412]	@ (80034fc <HAL_RCC_OscConfig+0x76c>)
 800335e:	f023 0301 	bic.w	r3, r3, #1
 8003362:	6713      	str	r3, [r2, #112]	@ 0x70
 8003364:	4b65      	ldr	r3, [pc, #404]	@ (80034fc <HAL_RCC_OscConfig+0x76c>)
 8003366:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003368:	4a64      	ldr	r2, [pc, #400]	@ (80034fc <HAL_RCC_OscConfig+0x76c>)
 800336a:	f023 0304 	bic.w	r3, r3, #4
 800336e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	689b      	ldr	r3, [r3, #8]
 8003374:	2b00      	cmp	r3, #0
 8003376:	d015      	beq.n	80033a4 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003378:	f7fd fe8e 	bl	8001098 <HAL_GetTick>
 800337c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800337e:	e00a      	b.n	8003396 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003380:	f7fd fe8a 	bl	8001098 <HAL_GetTick>
 8003384:	4602      	mov	r2, r0
 8003386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003388:	1ad3      	subs	r3, r2, r3
 800338a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800338e:	4293      	cmp	r3, r2
 8003390:	d901      	bls.n	8003396 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8003392:	2303      	movs	r3, #3
 8003394:	e14e      	b.n	8003634 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003396:	4b59      	ldr	r3, [pc, #356]	@ (80034fc <HAL_RCC_OscConfig+0x76c>)
 8003398:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800339a:	f003 0302 	and.w	r3, r3, #2
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d0ee      	beq.n	8003380 <HAL_RCC_OscConfig+0x5f0>
 80033a2:	e014      	b.n	80033ce <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033a4:	f7fd fe78 	bl	8001098 <HAL_GetTick>
 80033a8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80033aa:	e00a      	b.n	80033c2 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033ac:	f7fd fe74 	bl	8001098 <HAL_GetTick>
 80033b0:	4602      	mov	r2, r0
 80033b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033b4:	1ad3      	subs	r3, r2, r3
 80033b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d901      	bls.n	80033c2 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80033be:	2303      	movs	r3, #3
 80033c0:	e138      	b.n	8003634 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80033c2:	4b4e      	ldr	r3, [pc, #312]	@ (80034fc <HAL_RCC_OscConfig+0x76c>)
 80033c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033c6:	f003 0302 	and.w	r3, r3, #2
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d1ee      	bne.n	80033ac <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	f000 812d 	beq.w	8003632 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80033d8:	4b48      	ldr	r3, [pc, #288]	@ (80034fc <HAL_RCC_OscConfig+0x76c>)
 80033da:	691b      	ldr	r3, [r3, #16]
 80033dc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80033e0:	2b18      	cmp	r3, #24
 80033e2:	f000 80bd 	beq.w	8003560 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033ea:	2b02      	cmp	r3, #2
 80033ec:	f040 809e 	bne.w	800352c <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033f0:	4b42      	ldr	r3, [pc, #264]	@ (80034fc <HAL_RCC_OscConfig+0x76c>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4a41      	ldr	r2, [pc, #260]	@ (80034fc <HAL_RCC_OscConfig+0x76c>)
 80033f6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80033fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033fc:	f7fd fe4c 	bl	8001098 <HAL_GetTick>
 8003400:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003402:	e008      	b.n	8003416 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003404:	f7fd fe48 	bl	8001098 <HAL_GetTick>
 8003408:	4602      	mov	r2, r0
 800340a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800340c:	1ad3      	subs	r3, r2, r3
 800340e:	2b02      	cmp	r3, #2
 8003410:	d901      	bls.n	8003416 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8003412:	2303      	movs	r3, #3
 8003414:	e10e      	b.n	8003634 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003416:	4b39      	ldr	r3, [pc, #228]	@ (80034fc <HAL_RCC_OscConfig+0x76c>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800341e:	2b00      	cmp	r3, #0
 8003420:	d1f0      	bne.n	8003404 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003422:	4b36      	ldr	r3, [pc, #216]	@ (80034fc <HAL_RCC_OscConfig+0x76c>)
 8003424:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003426:	4b37      	ldr	r3, [pc, #220]	@ (8003504 <HAL_RCC_OscConfig+0x774>)
 8003428:	4013      	ands	r3, r2
 800342a:	687a      	ldr	r2, [r7, #4]
 800342c:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800342e:	687a      	ldr	r2, [r7, #4]
 8003430:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003432:	0112      	lsls	r2, r2, #4
 8003434:	430a      	orrs	r2, r1
 8003436:	4931      	ldr	r1, [pc, #196]	@ (80034fc <HAL_RCC_OscConfig+0x76c>)
 8003438:	4313      	orrs	r3, r2
 800343a:	628b      	str	r3, [r1, #40]	@ 0x28
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003440:	3b01      	subs	r3, #1
 8003442:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800344a:	3b01      	subs	r3, #1
 800344c:	025b      	lsls	r3, r3, #9
 800344e:	b29b      	uxth	r3, r3
 8003450:	431a      	orrs	r2, r3
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003456:	3b01      	subs	r3, #1
 8003458:	041b      	lsls	r3, r3, #16
 800345a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800345e:	431a      	orrs	r2, r3
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003464:	3b01      	subs	r3, #1
 8003466:	061b      	lsls	r3, r3, #24
 8003468:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800346c:	4923      	ldr	r1, [pc, #140]	@ (80034fc <HAL_RCC_OscConfig+0x76c>)
 800346e:	4313      	orrs	r3, r2
 8003470:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8003472:	4b22      	ldr	r3, [pc, #136]	@ (80034fc <HAL_RCC_OscConfig+0x76c>)
 8003474:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003476:	4a21      	ldr	r2, [pc, #132]	@ (80034fc <HAL_RCC_OscConfig+0x76c>)
 8003478:	f023 0301 	bic.w	r3, r3, #1
 800347c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800347e:	4b1f      	ldr	r3, [pc, #124]	@ (80034fc <HAL_RCC_OscConfig+0x76c>)
 8003480:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003482:	4b21      	ldr	r3, [pc, #132]	@ (8003508 <HAL_RCC_OscConfig+0x778>)
 8003484:	4013      	ands	r3, r2
 8003486:	687a      	ldr	r2, [r7, #4]
 8003488:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800348a:	00d2      	lsls	r2, r2, #3
 800348c:	491b      	ldr	r1, [pc, #108]	@ (80034fc <HAL_RCC_OscConfig+0x76c>)
 800348e:	4313      	orrs	r3, r2
 8003490:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8003492:	4b1a      	ldr	r3, [pc, #104]	@ (80034fc <HAL_RCC_OscConfig+0x76c>)
 8003494:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003496:	f023 020c 	bic.w	r2, r3, #12
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800349e:	4917      	ldr	r1, [pc, #92]	@ (80034fc <HAL_RCC_OscConfig+0x76c>)
 80034a0:	4313      	orrs	r3, r2
 80034a2:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80034a4:	4b15      	ldr	r3, [pc, #84]	@ (80034fc <HAL_RCC_OscConfig+0x76c>)
 80034a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034a8:	f023 0202 	bic.w	r2, r3, #2
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034b0:	4912      	ldr	r1, [pc, #72]	@ (80034fc <HAL_RCC_OscConfig+0x76c>)
 80034b2:	4313      	orrs	r3, r2
 80034b4:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80034b6:	4b11      	ldr	r3, [pc, #68]	@ (80034fc <HAL_RCC_OscConfig+0x76c>)
 80034b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034ba:	4a10      	ldr	r2, [pc, #64]	@ (80034fc <HAL_RCC_OscConfig+0x76c>)
 80034bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034c0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80034c2:	4b0e      	ldr	r3, [pc, #56]	@ (80034fc <HAL_RCC_OscConfig+0x76c>)
 80034c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034c6:	4a0d      	ldr	r2, [pc, #52]	@ (80034fc <HAL_RCC_OscConfig+0x76c>)
 80034c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80034cc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80034ce:	4b0b      	ldr	r3, [pc, #44]	@ (80034fc <HAL_RCC_OscConfig+0x76c>)
 80034d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034d2:	4a0a      	ldr	r2, [pc, #40]	@ (80034fc <HAL_RCC_OscConfig+0x76c>)
 80034d4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80034d8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80034da:	4b08      	ldr	r3, [pc, #32]	@ (80034fc <HAL_RCC_OscConfig+0x76c>)
 80034dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034de:	4a07      	ldr	r2, [pc, #28]	@ (80034fc <HAL_RCC_OscConfig+0x76c>)
 80034e0:	f043 0301 	orr.w	r3, r3, #1
 80034e4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80034e6:	4b05      	ldr	r3, [pc, #20]	@ (80034fc <HAL_RCC_OscConfig+0x76c>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	4a04      	ldr	r2, [pc, #16]	@ (80034fc <HAL_RCC_OscConfig+0x76c>)
 80034ec:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80034f0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034f2:	f7fd fdd1 	bl	8001098 <HAL_GetTick>
 80034f6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80034f8:	e011      	b.n	800351e <HAL_RCC_OscConfig+0x78e>
 80034fa:	bf00      	nop
 80034fc:	58024400 	.word	0x58024400
 8003500:	58024800 	.word	0x58024800
 8003504:	fffffc0c 	.word	0xfffffc0c
 8003508:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800350c:	f7fd fdc4 	bl	8001098 <HAL_GetTick>
 8003510:	4602      	mov	r2, r0
 8003512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003514:	1ad3      	subs	r3, r2, r3
 8003516:	2b02      	cmp	r3, #2
 8003518:	d901      	bls.n	800351e <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800351a:	2303      	movs	r3, #3
 800351c:	e08a      	b.n	8003634 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800351e:	4b47      	ldr	r3, [pc, #284]	@ (800363c <HAL_RCC_OscConfig+0x8ac>)
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003526:	2b00      	cmp	r3, #0
 8003528:	d0f0      	beq.n	800350c <HAL_RCC_OscConfig+0x77c>
 800352a:	e082      	b.n	8003632 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800352c:	4b43      	ldr	r3, [pc, #268]	@ (800363c <HAL_RCC_OscConfig+0x8ac>)
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	4a42      	ldr	r2, [pc, #264]	@ (800363c <HAL_RCC_OscConfig+0x8ac>)
 8003532:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003536:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003538:	f7fd fdae 	bl	8001098 <HAL_GetTick>
 800353c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800353e:	e008      	b.n	8003552 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003540:	f7fd fdaa 	bl	8001098 <HAL_GetTick>
 8003544:	4602      	mov	r2, r0
 8003546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003548:	1ad3      	subs	r3, r2, r3
 800354a:	2b02      	cmp	r3, #2
 800354c:	d901      	bls.n	8003552 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800354e:	2303      	movs	r3, #3
 8003550:	e070      	b.n	8003634 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003552:	4b3a      	ldr	r3, [pc, #232]	@ (800363c <HAL_RCC_OscConfig+0x8ac>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800355a:	2b00      	cmp	r3, #0
 800355c:	d1f0      	bne.n	8003540 <HAL_RCC_OscConfig+0x7b0>
 800355e:	e068      	b.n	8003632 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8003560:	4b36      	ldr	r3, [pc, #216]	@ (800363c <HAL_RCC_OscConfig+0x8ac>)
 8003562:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003564:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003566:	4b35      	ldr	r3, [pc, #212]	@ (800363c <HAL_RCC_OscConfig+0x8ac>)
 8003568:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800356a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003570:	2b01      	cmp	r3, #1
 8003572:	d031      	beq.n	80035d8 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003574:	693b      	ldr	r3, [r7, #16]
 8003576:	f003 0203 	and.w	r2, r3, #3
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800357e:	429a      	cmp	r2, r3
 8003580:	d12a      	bne.n	80035d8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003582:	693b      	ldr	r3, [r7, #16]
 8003584:	091b      	lsrs	r3, r3, #4
 8003586:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800358e:	429a      	cmp	r2, r3
 8003590:	d122      	bne.n	80035d8 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800359c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800359e:	429a      	cmp	r2, r3
 80035a0:	d11a      	bne.n	80035d8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	0a5b      	lsrs	r3, r3, #9
 80035a6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035ae:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80035b0:	429a      	cmp	r2, r3
 80035b2:	d111      	bne.n	80035d8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	0c1b      	lsrs	r3, r3, #16
 80035b8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035c0:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80035c2:	429a      	cmp	r2, r3
 80035c4:	d108      	bne.n	80035d8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	0e1b      	lsrs	r3, r3, #24
 80035ca:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80035d2:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80035d4:	429a      	cmp	r2, r3
 80035d6:	d001      	beq.n	80035dc <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80035d8:	2301      	movs	r3, #1
 80035da:	e02b      	b.n	8003634 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80035dc:	4b17      	ldr	r3, [pc, #92]	@ (800363c <HAL_RCC_OscConfig+0x8ac>)
 80035de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035e0:	08db      	lsrs	r3, r3, #3
 80035e2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80035e6:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80035ec:	693a      	ldr	r2, [r7, #16]
 80035ee:	429a      	cmp	r2, r3
 80035f0:	d01f      	beq.n	8003632 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80035f2:	4b12      	ldr	r3, [pc, #72]	@ (800363c <HAL_RCC_OscConfig+0x8ac>)
 80035f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035f6:	4a11      	ldr	r2, [pc, #68]	@ (800363c <HAL_RCC_OscConfig+0x8ac>)
 80035f8:	f023 0301 	bic.w	r3, r3, #1
 80035fc:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80035fe:	f7fd fd4b 	bl	8001098 <HAL_GetTick>
 8003602:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8003604:	bf00      	nop
 8003606:	f7fd fd47 	bl	8001098 <HAL_GetTick>
 800360a:	4602      	mov	r2, r0
 800360c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800360e:	4293      	cmp	r3, r2
 8003610:	d0f9      	beq.n	8003606 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003612:	4b0a      	ldr	r3, [pc, #40]	@ (800363c <HAL_RCC_OscConfig+0x8ac>)
 8003614:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003616:	4b0a      	ldr	r3, [pc, #40]	@ (8003640 <HAL_RCC_OscConfig+0x8b0>)
 8003618:	4013      	ands	r3, r2
 800361a:	687a      	ldr	r2, [r7, #4]
 800361c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800361e:	00d2      	lsls	r2, r2, #3
 8003620:	4906      	ldr	r1, [pc, #24]	@ (800363c <HAL_RCC_OscConfig+0x8ac>)
 8003622:	4313      	orrs	r3, r2
 8003624:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8003626:	4b05      	ldr	r3, [pc, #20]	@ (800363c <HAL_RCC_OscConfig+0x8ac>)
 8003628:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800362a:	4a04      	ldr	r2, [pc, #16]	@ (800363c <HAL_RCC_OscConfig+0x8ac>)
 800362c:	f043 0301 	orr.w	r3, r3, #1
 8003630:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8003632:	2300      	movs	r3, #0
}
 8003634:	4618      	mov	r0, r3
 8003636:	3730      	adds	r7, #48	@ 0x30
 8003638:	46bd      	mov	sp, r7
 800363a:	bd80      	pop	{r7, pc}
 800363c:	58024400 	.word	0x58024400
 8003640:	ffff0007 	.word	0xffff0007

08003644 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	b086      	sub	sp, #24
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
 800364c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	2b00      	cmp	r3, #0
 8003652:	d101      	bne.n	8003658 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003654:	2301      	movs	r3, #1
 8003656:	e19c      	b.n	8003992 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003658:	4b8a      	ldr	r3, [pc, #552]	@ (8003884 <HAL_RCC_ClockConfig+0x240>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f003 030f 	and.w	r3, r3, #15
 8003660:	683a      	ldr	r2, [r7, #0]
 8003662:	429a      	cmp	r2, r3
 8003664:	d910      	bls.n	8003688 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003666:	4b87      	ldr	r3, [pc, #540]	@ (8003884 <HAL_RCC_ClockConfig+0x240>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f023 020f 	bic.w	r2, r3, #15
 800366e:	4985      	ldr	r1, [pc, #532]	@ (8003884 <HAL_RCC_ClockConfig+0x240>)
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	4313      	orrs	r3, r2
 8003674:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003676:	4b83      	ldr	r3, [pc, #524]	@ (8003884 <HAL_RCC_ClockConfig+0x240>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f003 030f 	and.w	r3, r3, #15
 800367e:	683a      	ldr	r2, [r7, #0]
 8003680:	429a      	cmp	r2, r3
 8003682:	d001      	beq.n	8003688 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003684:	2301      	movs	r3, #1
 8003686:	e184      	b.n	8003992 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f003 0304 	and.w	r3, r3, #4
 8003690:	2b00      	cmp	r3, #0
 8003692:	d010      	beq.n	80036b6 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	691a      	ldr	r2, [r3, #16]
 8003698:	4b7b      	ldr	r3, [pc, #492]	@ (8003888 <HAL_RCC_ClockConfig+0x244>)
 800369a:	699b      	ldr	r3, [r3, #24]
 800369c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80036a0:	429a      	cmp	r2, r3
 80036a2:	d908      	bls.n	80036b6 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80036a4:	4b78      	ldr	r3, [pc, #480]	@ (8003888 <HAL_RCC_ClockConfig+0x244>)
 80036a6:	699b      	ldr	r3, [r3, #24]
 80036a8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	691b      	ldr	r3, [r3, #16]
 80036b0:	4975      	ldr	r1, [pc, #468]	@ (8003888 <HAL_RCC_ClockConfig+0x244>)
 80036b2:	4313      	orrs	r3, r2
 80036b4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f003 0308 	and.w	r3, r3, #8
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d010      	beq.n	80036e4 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	695a      	ldr	r2, [r3, #20]
 80036c6:	4b70      	ldr	r3, [pc, #448]	@ (8003888 <HAL_RCC_ClockConfig+0x244>)
 80036c8:	69db      	ldr	r3, [r3, #28]
 80036ca:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80036ce:	429a      	cmp	r2, r3
 80036d0:	d908      	bls.n	80036e4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80036d2:	4b6d      	ldr	r3, [pc, #436]	@ (8003888 <HAL_RCC_ClockConfig+0x244>)
 80036d4:	69db      	ldr	r3, [r3, #28]
 80036d6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	695b      	ldr	r3, [r3, #20]
 80036de:	496a      	ldr	r1, [pc, #424]	@ (8003888 <HAL_RCC_ClockConfig+0x244>)
 80036e0:	4313      	orrs	r3, r2
 80036e2:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f003 0310 	and.w	r3, r3, #16
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d010      	beq.n	8003712 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	699a      	ldr	r2, [r3, #24]
 80036f4:	4b64      	ldr	r3, [pc, #400]	@ (8003888 <HAL_RCC_ClockConfig+0x244>)
 80036f6:	69db      	ldr	r3, [r3, #28]
 80036f8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80036fc:	429a      	cmp	r2, r3
 80036fe:	d908      	bls.n	8003712 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003700:	4b61      	ldr	r3, [pc, #388]	@ (8003888 <HAL_RCC_ClockConfig+0x244>)
 8003702:	69db      	ldr	r3, [r3, #28]
 8003704:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	699b      	ldr	r3, [r3, #24]
 800370c:	495e      	ldr	r1, [pc, #376]	@ (8003888 <HAL_RCC_ClockConfig+0x244>)
 800370e:	4313      	orrs	r3, r2
 8003710:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f003 0320 	and.w	r3, r3, #32
 800371a:	2b00      	cmp	r3, #0
 800371c:	d010      	beq.n	8003740 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	69da      	ldr	r2, [r3, #28]
 8003722:	4b59      	ldr	r3, [pc, #356]	@ (8003888 <HAL_RCC_ClockConfig+0x244>)
 8003724:	6a1b      	ldr	r3, [r3, #32]
 8003726:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800372a:	429a      	cmp	r2, r3
 800372c:	d908      	bls.n	8003740 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800372e:	4b56      	ldr	r3, [pc, #344]	@ (8003888 <HAL_RCC_ClockConfig+0x244>)
 8003730:	6a1b      	ldr	r3, [r3, #32]
 8003732:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	69db      	ldr	r3, [r3, #28]
 800373a:	4953      	ldr	r1, [pc, #332]	@ (8003888 <HAL_RCC_ClockConfig+0x244>)
 800373c:	4313      	orrs	r3, r2
 800373e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f003 0302 	and.w	r3, r3, #2
 8003748:	2b00      	cmp	r3, #0
 800374a:	d010      	beq.n	800376e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	68da      	ldr	r2, [r3, #12]
 8003750:	4b4d      	ldr	r3, [pc, #308]	@ (8003888 <HAL_RCC_ClockConfig+0x244>)
 8003752:	699b      	ldr	r3, [r3, #24]
 8003754:	f003 030f 	and.w	r3, r3, #15
 8003758:	429a      	cmp	r2, r3
 800375a:	d908      	bls.n	800376e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800375c:	4b4a      	ldr	r3, [pc, #296]	@ (8003888 <HAL_RCC_ClockConfig+0x244>)
 800375e:	699b      	ldr	r3, [r3, #24]
 8003760:	f023 020f 	bic.w	r2, r3, #15
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	68db      	ldr	r3, [r3, #12]
 8003768:	4947      	ldr	r1, [pc, #284]	@ (8003888 <HAL_RCC_ClockConfig+0x244>)
 800376a:	4313      	orrs	r3, r2
 800376c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f003 0301 	and.w	r3, r3, #1
 8003776:	2b00      	cmp	r3, #0
 8003778:	d055      	beq.n	8003826 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800377a:	4b43      	ldr	r3, [pc, #268]	@ (8003888 <HAL_RCC_ClockConfig+0x244>)
 800377c:	699b      	ldr	r3, [r3, #24]
 800377e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	689b      	ldr	r3, [r3, #8]
 8003786:	4940      	ldr	r1, [pc, #256]	@ (8003888 <HAL_RCC_ClockConfig+0x244>)
 8003788:	4313      	orrs	r3, r2
 800378a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	685b      	ldr	r3, [r3, #4]
 8003790:	2b02      	cmp	r3, #2
 8003792:	d107      	bne.n	80037a4 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003794:	4b3c      	ldr	r3, [pc, #240]	@ (8003888 <HAL_RCC_ClockConfig+0x244>)
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800379c:	2b00      	cmp	r3, #0
 800379e:	d121      	bne.n	80037e4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80037a0:	2301      	movs	r3, #1
 80037a2:	e0f6      	b.n	8003992 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	685b      	ldr	r3, [r3, #4]
 80037a8:	2b03      	cmp	r3, #3
 80037aa:	d107      	bne.n	80037bc <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80037ac:	4b36      	ldr	r3, [pc, #216]	@ (8003888 <HAL_RCC_ClockConfig+0x244>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d115      	bne.n	80037e4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80037b8:	2301      	movs	r3, #1
 80037ba:	e0ea      	b.n	8003992 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	685b      	ldr	r3, [r3, #4]
 80037c0:	2b01      	cmp	r3, #1
 80037c2:	d107      	bne.n	80037d4 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80037c4:	4b30      	ldr	r3, [pc, #192]	@ (8003888 <HAL_RCC_ClockConfig+0x244>)
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d109      	bne.n	80037e4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80037d0:	2301      	movs	r3, #1
 80037d2:	e0de      	b.n	8003992 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80037d4:	4b2c      	ldr	r3, [pc, #176]	@ (8003888 <HAL_RCC_ClockConfig+0x244>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f003 0304 	and.w	r3, r3, #4
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d101      	bne.n	80037e4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80037e0:	2301      	movs	r3, #1
 80037e2:	e0d6      	b.n	8003992 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80037e4:	4b28      	ldr	r3, [pc, #160]	@ (8003888 <HAL_RCC_ClockConfig+0x244>)
 80037e6:	691b      	ldr	r3, [r3, #16]
 80037e8:	f023 0207 	bic.w	r2, r3, #7
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	685b      	ldr	r3, [r3, #4]
 80037f0:	4925      	ldr	r1, [pc, #148]	@ (8003888 <HAL_RCC_ClockConfig+0x244>)
 80037f2:	4313      	orrs	r3, r2
 80037f4:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80037f6:	f7fd fc4f 	bl	8001098 <HAL_GetTick>
 80037fa:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037fc:	e00a      	b.n	8003814 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80037fe:	f7fd fc4b 	bl	8001098 <HAL_GetTick>
 8003802:	4602      	mov	r2, r0
 8003804:	697b      	ldr	r3, [r7, #20]
 8003806:	1ad3      	subs	r3, r2, r3
 8003808:	f241 3288 	movw	r2, #5000	@ 0x1388
 800380c:	4293      	cmp	r3, r2
 800380e:	d901      	bls.n	8003814 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8003810:	2303      	movs	r3, #3
 8003812:	e0be      	b.n	8003992 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003814:	4b1c      	ldr	r3, [pc, #112]	@ (8003888 <HAL_RCC_ClockConfig+0x244>)
 8003816:	691b      	ldr	r3, [r3, #16]
 8003818:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	685b      	ldr	r3, [r3, #4]
 8003820:	00db      	lsls	r3, r3, #3
 8003822:	429a      	cmp	r2, r3
 8003824:	d1eb      	bne.n	80037fe <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f003 0302 	and.w	r3, r3, #2
 800382e:	2b00      	cmp	r3, #0
 8003830:	d010      	beq.n	8003854 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	68da      	ldr	r2, [r3, #12]
 8003836:	4b14      	ldr	r3, [pc, #80]	@ (8003888 <HAL_RCC_ClockConfig+0x244>)
 8003838:	699b      	ldr	r3, [r3, #24]
 800383a:	f003 030f 	and.w	r3, r3, #15
 800383e:	429a      	cmp	r2, r3
 8003840:	d208      	bcs.n	8003854 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003842:	4b11      	ldr	r3, [pc, #68]	@ (8003888 <HAL_RCC_ClockConfig+0x244>)
 8003844:	699b      	ldr	r3, [r3, #24]
 8003846:	f023 020f 	bic.w	r2, r3, #15
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	68db      	ldr	r3, [r3, #12]
 800384e:	490e      	ldr	r1, [pc, #56]	@ (8003888 <HAL_RCC_ClockConfig+0x244>)
 8003850:	4313      	orrs	r3, r2
 8003852:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003854:	4b0b      	ldr	r3, [pc, #44]	@ (8003884 <HAL_RCC_ClockConfig+0x240>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f003 030f 	and.w	r3, r3, #15
 800385c:	683a      	ldr	r2, [r7, #0]
 800385e:	429a      	cmp	r2, r3
 8003860:	d214      	bcs.n	800388c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003862:	4b08      	ldr	r3, [pc, #32]	@ (8003884 <HAL_RCC_ClockConfig+0x240>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f023 020f 	bic.w	r2, r3, #15
 800386a:	4906      	ldr	r1, [pc, #24]	@ (8003884 <HAL_RCC_ClockConfig+0x240>)
 800386c:	683b      	ldr	r3, [r7, #0]
 800386e:	4313      	orrs	r3, r2
 8003870:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003872:	4b04      	ldr	r3, [pc, #16]	@ (8003884 <HAL_RCC_ClockConfig+0x240>)
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f003 030f 	and.w	r3, r3, #15
 800387a:	683a      	ldr	r2, [r7, #0]
 800387c:	429a      	cmp	r2, r3
 800387e:	d005      	beq.n	800388c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003880:	2301      	movs	r3, #1
 8003882:	e086      	b.n	8003992 <HAL_RCC_ClockConfig+0x34e>
 8003884:	52002000 	.word	0x52002000
 8003888:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f003 0304 	and.w	r3, r3, #4
 8003894:	2b00      	cmp	r3, #0
 8003896:	d010      	beq.n	80038ba <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	691a      	ldr	r2, [r3, #16]
 800389c:	4b3f      	ldr	r3, [pc, #252]	@ (800399c <HAL_RCC_ClockConfig+0x358>)
 800389e:	699b      	ldr	r3, [r3, #24]
 80038a0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80038a4:	429a      	cmp	r2, r3
 80038a6:	d208      	bcs.n	80038ba <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80038a8:	4b3c      	ldr	r3, [pc, #240]	@ (800399c <HAL_RCC_ClockConfig+0x358>)
 80038aa:	699b      	ldr	r3, [r3, #24]
 80038ac:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	691b      	ldr	r3, [r3, #16]
 80038b4:	4939      	ldr	r1, [pc, #228]	@ (800399c <HAL_RCC_ClockConfig+0x358>)
 80038b6:	4313      	orrs	r3, r2
 80038b8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f003 0308 	and.w	r3, r3, #8
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d010      	beq.n	80038e8 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	695a      	ldr	r2, [r3, #20]
 80038ca:	4b34      	ldr	r3, [pc, #208]	@ (800399c <HAL_RCC_ClockConfig+0x358>)
 80038cc:	69db      	ldr	r3, [r3, #28]
 80038ce:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80038d2:	429a      	cmp	r2, r3
 80038d4:	d208      	bcs.n	80038e8 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80038d6:	4b31      	ldr	r3, [pc, #196]	@ (800399c <HAL_RCC_ClockConfig+0x358>)
 80038d8:	69db      	ldr	r3, [r3, #28]
 80038da:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	695b      	ldr	r3, [r3, #20]
 80038e2:	492e      	ldr	r1, [pc, #184]	@ (800399c <HAL_RCC_ClockConfig+0x358>)
 80038e4:	4313      	orrs	r3, r2
 80038e6:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f003 0310 	and.w	r3, r3, #16
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d010      	beq.n	8003916 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	699a      	ldr	r2, [r3, #24]
 80038f8:	4b28      	ldr	r3, [pc, #160]	@ (800399c <HAL_RCC_ClockConfig+0x358>)
 80038fa:	69db      	ldr	r3, [r3, #28]
 80038fc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003900:	429a      	cmp	r2, r3
 8003902:	d208      	bcs.n	8003916 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003904:	4b25      	ldr	r3, [pc, #148]	@ (800399c <HAL_RCC_ClockConfig+0x358>)
 8003906:	69db      	ldr	r3, [r3, #28]
 8003908:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	699b      	ldr	r3, [r3, #24]
 8003910:	4922      	ldr	r1, [pc, #136]	@ (800399c <HAL_RCC_ClockConfig+0x358>)
 8003912:	4313      	orrs	r3, r2
 8003914:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f003 0320 	and.w	r3, r3, #32
 800391e:	2b00      	cmp	r3, #0
 8003920:	d010      	beq.n	8003944 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	69da      	ldr	r2, [r3, #28]
 8003926:	4b1d      	ldr	r3, [pc, #116]	@ (800399c <HAL_RCC_ClockConfig+0x358>)
 8003928:	6a1b      	ldr	r3, [r3, #32]
 800392a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800392e:	429a      	cmp	r2, r3
 8003930:	d208      	bcs.n	8003944 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003932:	4b1a      	ldr	r3, [pc, #104]	@ (800399c <HAL_RCC_ClockConfig+0x358>)
 8003934:	6a1b      	ldr	r3, [r3, #32]
 8003936:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	69db      	ldr	r3, [r3, #28]
 800393e:	4917      	ldr	r1, [pc, #92]	@ (800399c <HAL_RCC_ClockConfig+0x358>)
 8003940:	4313      	orrs	r3, r2
 8003942:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003944:	f000 f834 	bl	80039b0 <HAL_RCC_GetSysClockFreq>
 8003948:	4602      	mov	r2, r0
 800394a:	4b14      	ldr	r3, [pc, #80]	@ (800399c <HAL_RCC_ClockConfig+0x358>)
 800394c:	699b      	ldr	r3, [r3, #24]
 800394e:	0a1b      	lsrs	r3, r3, #8
 8003950:	f003 030f 	and.w	r3, r3, #15
 8003954:	4912      	ldr	r1, [pc, #72]	@ (80039a0 <HAL_RCC_ClockConfig+0x35c>)
 8003956:	5ccb      	ldrb	r3, [r1, r3]
 8003958:	f003 031f 	and.w	r3, r3, #31
 800395c:	fa22 f303 	lsr.w	r3, r2, r3
 8003960:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003962:	4b0e      	ldr	r3, [pc, #56]	@ (800399c <HAL_RCC_ClockConfig+0x358>)
 8003964:	699b      	ldr	r3, [r3, #24]
 8003966:	f003 030f 	and.w	r3, r3, #15
 800396a:	4a0d      	ldr	r2, [pc, #52]	@ (80039a0 <HAL_RCC_ClockConfig+0x35c>)
 800396c:	5cd3      	ldrb	r3, [r2, r3]
 800396e:	f003 031f 	and.w	r3, r3, #31
 8003972:	693a      	ldr	r2, [r7, #16]
 8003974:	fa22 f303 	lsr.w	r3, r2, r3
 8003978:	4a0a      	ldr	r2, [pc, #40]	@ (80039a4 <HAL_RCC_ClockConfig+0x360>)
 800397a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800397c:	4a0a      	ldr	r2, [pc, #40]	@ (80039a8 <HAL_RCC_ClockConfig+0x364>)
 800397e:	693b      	ldr	r3, [r7, #16]
 8003980:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8003982:	4b0a      	ldr	r3, [pc, #40]	@ (80039ac <HAL_RCC_ClockConfig+0x368>)
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	4618      	mov	r0, r3
 8003988:	f7fd fb3c 	bl	8001004 <HAL_InitTick>
 800398c:	4603      	mov	r3, r0
 800398e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003990:	7bfb      	ldrb	r3, [r7, #15]
}
 8003992:	4618      	mov	r0, r3
 8003994:	3718      	adds	r7, #24
 8003996:	46bd      	mov	sp, r7
 8003998:	bd80      	pop	{r7, pc}
 800399a:	bf00      	nop
 800399c:	58024400 	.word	0x58024400
 80039a0:	0800c67c 	.word	0x0800c67c
 80039a4:	24000004 	.word	0x24000004
 80039a8:	24000000 	.word	0x24000000
 80039ac:	24000008 	.word	0x24000008

080039b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80039b0:	b480      	push	{r7}
 80039b2:	b089      	sub	sp, #36	@ 0x24
 80039b4:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80039b6:	4bb3      	ldr	r3, [pc, #716]	@ (8003c84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80039b8:	691b      	ldr	r3, [r3, #16]
 80039ba:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80039be:	2b18      	cmp	r3, #24
 80039c0:	f200 8155 	bhi.w	8003c6e <HAL_RCC_GetSysClockFreq+0x2be>
 80039c4:	a201      	add	r2, pc, #4	@ (adr r2, 80039cc <HAL_RCC_GetSysClockFreq+0x1c>)
 80039c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039ca:	bf00      	nop
 80039cc:	08003a31 	.word	0x08003a31
 80039d0:	08003c6f 	.word	0x08003c6f
 80039d4:	08003c6f 	.word	0x08003c6f
 80039d8:	08003c6f 	.word	0x08003c6f
 80039dc:	08003c6f 	.word	0x08003c6f
 80039e0:	08003c6f 	.word	0x08003c6f
 80039e4:	08003c6f 	.word	0x08003c6f
 80039e8:	08003c6f 	.word	0x08003c6f
 80039ec:	08003a57 	.word	0x08003a57
 80039f0:	08003c6f 	.word	0x08003c6f
 80039f4:	08003c6f 	.word	0x08003c6f
 80039f8:	08003c6f 	.word	0x08003c6f
 80039fc:	08003c6f 	.word	0x08003c6f
 8003a00:	08003c6f 	.word	0x08003c6f
 8003a04:	08003c6f 	.word	0x08003c6f
 8003a08:	08003c6f 	.word	0x08003c6f
 8003a0c:	08003a5d 	.word	0x08003a5d
 8003a10:	08003c6f 	.word	0x08003c6f
 8003a14:	08003c6f 	.word	0x08003c6f
 8003a18:	08003c6f 	.word	0x08003c6f
 8003a1c:	08003c6f 	.word	0x08003c6f
 8003a20:	08003c6f 	.word	0x08003c6f
 8003a24:	08003c6f 	.word	0x08003c6f
 8003a28:	08003c6f 	.word	0x08003c6f
 8003a2c:	08003a63 	.word	0x08003a63
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003a30:	4b94      	ldr	r3, [pc, #592]	@ (8003c84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f003 0320 	and.w	r3, r3, #32
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d009      	beq.n	8003a50 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003a3c:	4b91      	ldr	r3, [pc, #580]	@ (8003c84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	08db      	lsrs	r3, r3, #3
 8003a42:	f003 0303 	and.w	r3, r3, #3
 8003a46:	4a90      	ldr	r2, [pc, #576]	@ (8003c88 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003a48:	fa22 f303 	lsr.w	r3, r2, r3
 8003a4c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8003a4e:	e111      	b.n	8003c74 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003a50:	4b8d      	ldr	r3, [pc, #564]	@ (8003c88 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003a52:	61bb      	str	r3, [r7, #24]
      break;
 8003a54:	e10e      	b.n	8003c74 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8003a56:	4b8d      	ldr	r3, [pc, #564]	@ (8003c8c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003a58:	61bb      	str	r3, [r7, #24]
      break;
 8003a5a:	e10b      	b.n	8003c74 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8003a5c:	4b8c      	ldr	r3, [pc, #560]	@ (8003c90 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8003a5e:	61bb      	str	r3, [r7, #24]
      break;
 8003a60:	e108      	b.n	8003c74 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003a62:	4b88      	ldr	r3, [pc, #544]	@ (8003c84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003a64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a66:	f003 0303 	and.w	r3, r3, #3
 8003a6a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8003a6c:	4b85      	ldr	r3, [pc, #532]	@ (8003c84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003a6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a70:	091b      	lsrs	r3, r3, #4
 8003a72:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003a76:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003a78:	4b82      	ldr	r3, [pc, #520]	@ (8003c84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003a7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a7c:	f003 0301 	and.w	r3, r3, #1
 8003a80:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003a82:	4b80      	ldr	r3, [pc, #512]	@ (8003c84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003a84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a86:	08db      	lsrs	r3, r3, #3
 8003a88:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003a8c:	68fa      	ldr	r2, [r7, #12]
 8003a8e:	fb02 f303 	mul.w	r3, r2, r3
 8003a92:	ee07 3a90 	vmov	s15, r3
 8003a96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a9a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8003a9e:	693b      	ldr	r3, [r7, #16]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	f000 80e1 	beq.w	8003c68 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8003aa6:	697b      	ldr	r3, [r7, #20]
 8003aa8:	2b02      	cmp	r3, #2
 8003aaa:	f000 8083 	beq.w	8003bb4 <HAL_RCC_GetSysClockFreq+0x204>
 8003aae:	697b      	ldr	r3, [r7, #20]
 8003ab0:	2b02      	cmp	r3, #2
 8003ab2:	f200 80a1 	bhi.w	8003bf8 <HAL_RCC_GetSysClockFreq+0x248>
 8003ab6:	697b      	ldr	r3, [r7, #20]
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d003      	beq.n	8003ac4 <HAL_RCC_GetSysClockFreq+0x114>
 8003abc:	697b      	ldr	r3, [r7, #20]
 8003abe:	2b01      	cmp	r3, #1
 8003ac0:	d056      	beq.n	8003b70 <HAL_RCC_GetSysClockFreq+0x1c0>
 8003ac2:	e099      	b.n	8003bf8 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003ac4:	4b6f      	ldr	r3, [pc, #444]	@ (8003c84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f003 0320 	and.w	r3, r3, #32
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d02d      	beq.n	8003b2c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003ad0:	4b6c      	ldr	r3, [pc, #432]	@ (8003c84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	08db      	lsrs	r3, r3, #3
 8003ad6:	f003 0303 	and.w	r3, r3, #3
 8003ada:	4a6b      	ldr	r2, [pc, #428]	@ (8003c88 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003adc:	fa22 f303 	lsr.w	r3, r2, r3
 8003ae0:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	ee07 3a90 	vmov	s15, r3
 8003ae8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003aec:	693b      	ldr	r3, [r7, #16]
 8003aee:	ee07 3a90 	vmov	s15, r3
 8003af2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003af6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003afa:	4b62      	ldr	r3, [pc, #392]	@ (8003c84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003afc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003afe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b02:	ee07 3a90 	vmov	s15, r3
 8003b06:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003b0a:	ed97 6a02 	vldr	s12, [r7, #8]
 8003b0e:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8003c94 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003b12:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003b16:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003b1a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003b1e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003b22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b26:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8003b2a:	e087      	b.n	8003c3c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003b2c:	693b      	ldr	r3, [r7, #16]
 8003b2e:	ee07 3a90 	vmov	s15, r3
 8003b32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b36:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8003c98 <HAL_RCC_GetSysClockFreq+0x2e8>
 8003b3a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003b3e:	4b51      	ldr	r3, [pc, #324]	@ (8003c84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003b40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b42:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b46:	ee07 3a90 	vmov	s15, r3
 8003b4a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003b4e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003b52:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8003c94 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003b56:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003b5a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003b5e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003b62:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003b66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b6a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003b6e:	e065      	b.n	8003c3c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003b70:	693b      	ldr	r3, [r7, #16]
 8003b72:	ee07 3a90 	vmov	s15, r3
 8003b76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b7a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8003c9c <HAL_RCC_GetSysClockFreq+0x2ec>
 8003b7e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003b82:	4b40      	ldr	r3, [pc, #256]	@ (8003c84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003b84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b8a:	ee07 3a90 	vmov	s15, r3
 8003b8e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003b92:	ed97 6a02 	vldr	s12, [r7, #8]
 8003b96:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8003c94 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003b9a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003b9e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003ba2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003ba6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003baa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003bae:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003bb2:	e043      	b.n	8003c3c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003bb4:	693b      	ldr	r3, [r7, #16]
 8003bb6:	ee07 3a90 	vmov	s15, r3
 8003bba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003bbe:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8003ca0 <HAL_RCC_GetSysClockFreq+0x2f0>
 8003bc2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003bc6:	4b2f      	ldr	r3, [pc, #188]	@ (8003c84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003bc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003bce:	ee07 3a90 	vmov	s15, r3
 8003bd2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003bd6:	ed97 6a02 	vldr	s12, [r7, #8]
 8003bda:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8003c94 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003bde:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003be2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003be6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003bea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003bee:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003bf2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003bf6:	e021      	b.n	8003c3c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003bf8:	693b      	ldr	r3, [r7, #16]
 8003bfa:	ee07 3a90 	vmov	s15, r3
 8003bfe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c02:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003c9c <HAL_RCC_GetSysClockFreq+0x2ec>
 8003c06:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003c0a:	4b1e      	ldr	r3, [pc, #120]	@ (8003c84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003c0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c12:	ee07 3a90 	vmov	s15, r3
 8003c16:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003c1a:	ed97 6a02 	vldr	s12, [r7, #8]
 8003c1e:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8003c94 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003c22:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003c26:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003c2a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003c2e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003c32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c36:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003c3a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8003c3c:	4b11      	ldr	r3, [pc, #68]	@ (8003c84 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003c3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c40:	0a5b      	lsrs	r3, r3, #9
 8003c42:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003c46:	3301      	adds	r3, #1
 8003c48:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8003c4a:	683b      	ldr	r3, [r7, #0]
 8003c4c:	ee07 3a90 	vmov	s15, r3
 8003c50:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003c54:	edd7 6a07 	vldr	s13, [r7, #28]
 8003c58:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003c5c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003c60:	ee17 3a90 	vmov	r3, s15
 8003c64:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8003c66:	e005      	b.n	8003c74 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8003c68:	2300      	movs	r3, #0
 8003c6a:	61bb      	str	r3, [r7, #24]
      break;
 8003c6c:	e002      	b.n	8003c74 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8003c6e:	4b07      	ldr	r3, [pc, #28]	@ (8003c8c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003c70:	61bb      	str	r3, [r7, #24]
      break;
 8003c72:	bf00      	nop
  }

  return sysclockfreq;
 8003c74:	69bb      	ldr	r3, [r7, #24]
}
 8003c76:	4618      	mov	r0, r3
 8003c78:	3724      	adds	r7, #36	@ 0x24
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c80:	4770      	bx	lr
 8003c82:	bf00      	nop
 8003c84:	58024400 	.word	0x58024400
 8003c88:	03d09000 	.word	0x03d09000
 8003c8c:	003d0900 	.word	0x003d0900
 8003c90:	017d7840 	.word	0x017d7840
 8003c94:	46000000 	.word	0x46000000
 8003c98:	4c742400 	.word	0x4c742400
 8003c9c:	4a742400 	.word	0x4a742400
 8003ca0:	4bbebc20 	.word	0x4bbebc20

08003ca4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	b082      	sub	sp, #8
 8003ca8:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003caa:	f7ff fe81 	bl	80039b0 <HAL_RCC_GetSysClockFreq>
 8003cae:	4602      	mov	r2, r0
 8003cb0:	4b10      	ldr	r3, [pc, #64]	@ (8003cf4 <HAL_RCC_GetHCLKFreq+0x50>)
 8003cb2:	699b      	ldr	r3, [r3, #24]
 8003cb4:	0a1b      	lsrs	r3, r3, #8
 8003cb6:	f003 030f 	and.w	r3, r3, #15
 8003cba:	490f      	ldr	r1, [pc, #60]	@ (8003cf8 <HAL_RCC_GetHCLKFreq+0x54>)
 8003cbc:	5ccb      	ldrb	r3, [r1, r3]
 8003cbe:	f003 031f 	and.w	r3, r3, #31
 8003cc2:	fa22 f303 	lsr.w	r3, r2, r3
 8003cc6:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003cc8:	4b0a      	ldr	r3, [pc, #40]	@ (8003cf4 <HAL_RCC_GetHCLKFreq+0x50>)
 8003cca:	699b      	ldr	r3, [r3, #24]
 8003ccc:	f003 030f 	and.w	r3, r3, #15
 8003cd0:	4a09      	ldr	r2, [pc, #36]	@ (8003cf8 <HAL_RCC_GetHCLKFreq+0x54>)
 8003cd2:	5cd3      	ldrb	r3, [r2, r3]
 8003cd4:	f003 031f 	and.w	r3, r3, #31
 8003cd8:	687a      	ldr	r2, [r7, #4]
 8003cda:	fa22 f303 	lsr.w	r3, r2, r3
 8003cde:	4a07      	ldr	r2, [pc, #28]	@ (8003cfc <HAL_RCC_GetHCLKFreq+0x58>)
 8003ce0:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003ce2:	4a07      	ldr	r2, [pc, #28]	@ (8003d00 <HAL_RCC_GetHCLKFreq+0x5c>)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8003ce8:	4b04      	ldr	r3, [pc, #16]	@ (8003cfc <HAL_RCC_GetHCLKFreq+0x58>)
 8003cea:	681b      	ldr	r3, [r3, #0]
}
 8003cec:	4618      	mov	r0, r3
 8003cee:	3708      	adds	r7, #8
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	bd80      	pop	{r7, pc}
 8003cf4:	58024400 	.word	0x58024400
 8003cf8:	0800c67c 	.word	0x0800c67c
 8003cfc:	24000004 	.word	0x24000004
 8003d00:	24000000 	.word	0x24000000

08003d04 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8003d08:	f7ff ffcc 	bl	8003ca4 <HAL_RCC_GetHCLKFreq>
 8003d0c:	4602      	mov	r2, r0
 8003d0e:	4b06      	ldr	r3, [pc, #24]	@ (8003d28 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003d10:	69db      	ldr	r3, [r3, #28]
 8003d12:	091b      	lsrs	r3, r3, #4
 8003d14:	f003 0307 	and.w	r3, r3, #7
 8003d18:	4904      	ldr	r1, [pc, #16]	@ (8003d2c <HAL_RCC_GetPCLK1Freq+0x28>)
 8003d1a:	5ccb      	ldrb	r3, [r1, r3]
 8003d1c:	f003 031f 	and.w	r3, r3, #31
 8003d20:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8003d24:	4618      	mov	r0, r3
 8003d26:	bd80      	pop	{r7, pc}
 8003d28:	58024400 	.word	0x58024400
 8003d2c:	0800c67c 	.word	0x0800c67c

08003d30 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003d30:	b580      	push	{r7, lr}
 8003d32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8003d34:	f7ff ffb6 	bl	8003ca4 <HAL_RCC_GetHCLKFreq>
 8003d38:	4602      	mov	r2, r0
 8003d3a:	4b06      	ldr	r3, [pc, #24]	@ (8003d54 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003d3c:	69db      	ldr	r3, [r3, #28]
 8003d3e:	0a1b      	lsrs	r3, r3, #8
 8003d40:	f003 0307 	and.w	r3, r3, #7
 8003d44:	4904      	ldr	r1, [pc, #16]	@ (8003d58 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003d46:	5ccb      	ldrb	r3, [r1, r3]
 8003d48:	f003 031f 	and.w	r3, r3, #31
 8003d4c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8003d50:	4618      	mov	r0, r3
 8003d52:	bd80      	pop	{r7, pc}
 8003d54:	58024400 	.word	0x58024400
 8003d58:	0800c67c 	.word	0x0800c67c

08003d5c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003d5c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003d60:	b0ca      	sub	sp, #296	@ 0x128
 8003d62:	af00      	add	r7, sp, #0
 8003d64:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003d68:	2300      	movs	r3, #0
 8003d6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003d6e:	2300      	movs	r3, #0
 8003d70:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003d74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d7c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8003d80:	2500      	movs	r5, #0
 8003d82:	ea54 0305 	orrs.w	r3, r4, r5
 8003d86:	d049      	beq.n	8003e1c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8003d88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d8c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003d8e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003d92:	d02f      	beq.n	8003df4 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8003d94:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003d98:	d828      	bhi.n	8003dec <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003d9a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003d9e:	d01a      	beq.n	8003dd6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003da0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003da4:	d822      	bhi.n	8003dec <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d003      	beq.n	8003db2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003daa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003dae:	d007      	beq.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003db0:	e01c      	b.n	8003dec <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003db2:	4bb8      	ldr	r3, [pc, #736]	@ (8004094 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003db4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003db6:	4ab7      	ldr	r2, [pc, #732]	@ (8004094 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003db8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003dbc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003dbe:	e01a      	b.n	8003df6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003dc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dc4:	3308      	adds	r3, #8
 8003dc6:	2102      	movs	r1, #2
 8003dc8:	4618      	mov	r0, r3
 8003dca:	f001 fc8f 	bl	80056ec <RCCEx_PLL2_Config>
 8003dce:	4603      	mov	r3, r0
 8003dd0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003dd4:	e00f      	b.n	8003df6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003dd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dda:	3328      	adds	r3, #40	@ 0x28
 8003ddc:	2102      	movs	r1, #2
 8003dde:	4618      	mov	r0, r3
 8003de0:	f001 fd36 	bl	8005850 <RCCEx_PLL3_Config>
 8003de4:	4603      	mov	r3, r0
 8003de6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003dea:	e004      	b.n	8003df6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003dec:	2301      	movs	r3, #1
 8003dee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003df2:	e000      	b.n	8003df6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8003df4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003df6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d10a      	bne.n	8003e14 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003dfe:	4ba5      	ldr	r3, [pc, #660]	@ (8004094 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003e00:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e02:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003e06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e0a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003e0c:	4aa1      	ldr	r2, [pc, #644]	@ (8004094 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003e0e:	430b      	orrs	r3, r1
 8003e10:	6513      	str	r3, [r2, #80]	@ 0x50
 8003e12:	e003      	b.n	8003e1c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e14:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e18:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003e1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e24:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8003e28:	f04f 0900 	mov.w	r9, #0
 8003e2c:	ea58 0309 	orrs.w	r3, r8, r9
 8003e30:	d047      	beq.n	8003ec2 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8003e32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e38:	2b04      	cmp	r3, #4
 8003e3a:	d82a      	bhi.n	8003e92 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8003e3c:	a201      	add	r2, pc, #4	@ (adr r2, 8003e44 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8003e3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e42:	bf00      	nop
 8003e44:	08003e59 	.word	0x08003e59
 8003e48:	08003e67 	.word	0x08003e67
 8003e4c:	08003e7d 	.word	0x08003e7d
 8003e50:	08003e9b 	.word	0x08003e9b
 8003e54:	08003e9b 	.word	0x08003e9b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003e58:	4b8e      	ldr	r3, [pc, #568]	@ (8004094 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003e5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e5c:	4a8d      	ldr	r2, [pc, #564]	@ (8004094 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003e5e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e62:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003e64:	e01a      	b.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003e66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e6a:	3308      	adds	r3, #8
 8003e6c:	2100      	movs	r1, #0
 8003e6e:	4618      	mov	r0, r3
 8003e70:	f001 fc3c 	bl	80056ec <RCCEx_PLL2_Config>
 8003e74:	4603      	mov	r3, r0
 8003e76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003e7a:	e00f      	b.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003e7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e80:	3328      	adds	r3, #40	@ 0x28
 8003e82:	2100      	movs	r1, #0
 8003e84:	4618      	mov	r0, r3
 8003e86:	f001 fce3 	bl	8005850 <RCCEx_PLL3_Config>
 8003e8a:	4603      	mov	r3, r0
 8003e8c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003e90:	e004      	b.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003e92:	2301      	movs	r3, #1
 8003e94:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003e98:	e000      	b.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8003e9a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e9c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d10a      	bne.n	8003eba <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003ea4:	4b7b      	ldr	r3, [pc, #492]	@ (8004094 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003ea6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ea8:	f023 0107 	bic.w	r1, r3, #7
 8003eac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003eb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003eb2:	4a78      	ldr	r2, [pc, #480]	@ (8004094 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003eb4:	430b      	orrs	r3, r1
 8003eb6:	6513      	str	r3, [r2, #80]	@ 0x50
 8003eb8:	e003      	b.n	8003ec2 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003eba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ebe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8003ec2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ec6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003eca:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8003ece:	f04f 0b00 	mov.w	fp, #0
 8003ed2:	ea5a 030b 	orrs.w	r3, sl, fp
 8003ed6:	d04c      	beq.n	8003f72 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8003ed8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003edc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ede:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003ee2:	d030      	beq.n	8003f46 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8003ee4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003ee8:	d829      	bhi.n	8003f3e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003eea:	2bc0      	cmp	r3, #192	@ 0xc0
 8003eec:	d02d      	beq.n	8003f4a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8003eee:	2bc0      	cmp	r3, #192	@ 0xc0
 8003ef0:	d825      	bhi.n	8003f3e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003ef2:	2b80      	cmp	r3, #128	@ 0x80
 8003ef4:	d018      	beq.n	8003f28 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8003ef6:	2b80      	cmp	r3, #128	@ 0x80
 8003ef8:	d821      	bhi.n	8003f3e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d002      	beq.n	8003f04 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8003efe:	2b40      	cmp	r3, #64	@ 0x40
 8003f00:	d007      	beq.n	8003f12 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8003f02:	e01c      	b.n	8003f3e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003f04:	4b63      	ldr	r3, [pc, #396]	@ (8004094 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003f06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f08:	4a62      	ldr	r2, [pc, #392]	@ (8004094 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003f0a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f0e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003f10:	e01c      	b.n	8003f4c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003f12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f16:	3308      	adds	r3, #8
 8003f18:	2100      	movs	r1, #0
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	f001 fbe6 	bl	80056ec <RCCEx_PLL2_Config>
 8003f20:	4603      	mov	r3, r0
 8003f22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003f26:	e011      	b.n	8003f4c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003f28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f2c:	3328      	adds	r3, #40	@ 0x28
 8003f2e:	2100      	movs	r1, #0
 8003f30:	4618      	mov	r0, r3
 8003f32:	f001 fc8d 	bl	8005850 <RCCEx_PLL3_Config>
 8003f36:	4603      	mov	r3, r0
 8003f38:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003f3c:	e006      	b.n	8003f4c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003f3e:	2301      	movs	r3, #1
 8003f40:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003f44:	e002      	b.n	8003f4c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003f46:	bf00      	nop
 8003f48:	e000      	b.n	8003f4c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003f4a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f4c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d10a      	bne.n	8003f6a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8003f54:	4b4f      	ldr	r3, [pc, #316]	@ (8004094 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003f56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f58:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8003f5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f62:	4a4c      	ldr	r2, [pc, #304]	@ (8004094 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003f64:	430b      	orrs	r3, r1
 8003f66:	6513      	str	r3, [r2, #80]	@ 0x50
 8003f68:	e003      	b.n	8003f72 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f6e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8003f72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f7a:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8003f7e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8003f82:	2300      	movs	r3, #0
 8003f84:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8003f88:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8003f8c:	460b      	mov	r3, r1
 8003f8e:	4313      	orrs	r3, r2
 8003f90:	d053      	beq.n	800403a <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8003f92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f96:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003f9a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003f9e:	d035      	beq.n	800400c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8003fa0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003fa4:	d82e      	bhi.n	8004004 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003fa6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003faa:	d031      	beq.n	8004010 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8003fac:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003fb0:	d828      	bhi.n	8004004 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003fb2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003fb6:	d01a      	beq.n	8003fee <HAL_RCCEx_PeriphCLKConfig+0x292>
 8003fb8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003fbc:	d822      	bhi.n	8004004 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d003      	beq.n	8003fca <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8003fc2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003fc6:	d007      	beq.n	8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8003fc8:	e01c      	b.n	8004004 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003fca:	4b32      	ldr	r3, [pc, #200]	@ (8004094 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003fcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fce:	4a31      	ldr	r2, [pc, #196]	@ (8004094 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003fd0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003fd4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003fd6:	e01c      	b.n	8004012 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003fd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fdc:	3308      	adds	r3, #8
 8003fde:	2100      	movs	r1, #0
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	f001 fb83 	bl	80056ec <RCCEx_PLL2_Config>
 8003fe6:	4603      	mov	r3, r0
 8003fe8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003fec:	e011      	b.n	8004012 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003fee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ff2:	3328      	adds	r3, #40	@ 0x28
 8003ff4:	2100      	movs	r1, #0
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	f001 fc2a 	bl	8005850 <RCCEx_PLL3_Config>
 8003ffc:	4603      	mov	r3, r0
 8003ffe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004002:	e006      	b.n	8004012 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004004:	2301      	movs	r3, #1
 8004006:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800400a:	e002      	b.n	8004012 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800400c:	bf00      	nop
 800400e:	e000      	b.n	8004012 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004010:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004012:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004016:	2b00      	cmp	r3, #0
 8004018:	d10b      	bne.n	8004032 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800401a:	4b1e      	ldr	r3, [pc, #120]	@ (8004094 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800401c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800401e:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8004022:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004026:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800402a:	4a1a      	ldr	r2, [pc, #104]	@ (8004094 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800402c:	430b      	orrs	r3, r1
 800402e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004030:	e003      	b.n	800403a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004032:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004036:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800403a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800403e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004042:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8004046:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800404a:	2300      	movs	r3, #0
 800404c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8004050:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8004054:	460b      	mov	r3, r1
 8004056:	4313      	orrs	r3, r2
 8004058:	d056      	beq.n	8004108 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800405a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800405e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004062:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004066:	d038      	beq.n	80040da <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8004068:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800406c:	d831      	bhi.n	80040d2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800406e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004072:	d034      	beq.n	80040de <HAL_RCCEx_PeriphCLKConfig+0x382>
 8004074:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004078:	d82b      	bhi.n	80040d2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800407a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800407e:	d01d      	beq.n	80040bc <HAL_RCCEx_PeriphCLKConfig+0x360>
 8004080:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004084:	d825      	bhi.n	80040d2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004086:	2b00      	cmp	r3, #0
 8004088:	d006      	beq.n	8004098 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800408a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800408e:	d00a      	beq.n	80040a6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8004090:	e01f      	b.n	80040d2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004092:	bf00      	nop
 8004094:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004098:	4ba2      	ldr	r3, [pc, #648]	@ (8004324 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800409a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800409c:	4aa1      	ldr	r2, [pc, #644]	@ (8004324 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800409e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80040a2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80040a4:	e01c      	b.n	80040e0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80040a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040aa:	3308      	adds	r3, #8
 80040ac:	2100      	movs	r1, #0
 80040ae:	4618      	mov	r0, r3
 80040b0:	f001 fb1c 	bl	80056ec <RCCEx_PLL2_Config>
 80040b4:	4603      	mov	r3, r0
 80040b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80040ba:	e011      	b.n	80040e0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80040bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040c0:	3328      	adds	r3, #40	@ 0x28
 80040c2:	2100      	movs	r1, #0
 80040c4:	4618      	mov	r0, r3
 80040c6:	f001 fbc3 	bl	8005850 <RCCEx_PLL3_Config>
 80040ca:	4603      	mov	r3, r0
 80040cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80040d0:	e006      	b.n	80040e0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80040d2:	2301      	movs	r3, #1
 80040d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80040d8:	e002      	b.n	80040e0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80040da:	bf00      	nop
 80040dc:	e000      	b.n	80040e0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80040de:	bf00      	nop
    }

    if (ret == HAL_OK)
 80040e0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d10b      	bne.n	8004100 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80040e8:	4b8e      	ldr	r3, [pc, #568]	@ (8004324 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80040ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040ec:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80040f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040f4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80040f8:	4a8a      	ldr	r2, [pc, #552]	@ (8004324 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80040fa:	430b      	orrs	r3, r1
 80040fc:	6593      	str	r3, [r2, #88]	@ 0x58
 80040fe:	e003      	b.n	8004108 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004100:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004104:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004108:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800410c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004110:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8004114:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004118:	2300      	movs	r3, #0
 800411a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800411e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8004122:	460b      	mov	r3, r1
 8004124:	4313      	orrs	r3, r2
 8004126:	d03a      	beq.n	800419e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8004128:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800412c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800412e:	2b30      	cmp	r3, #48	@ 0x30
 8004130:	d01f      	beq.n	8004172 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8004132:	2b30      	cmp	r3, #48	@ 0x30
 8004134:	d819      	bhi.n	800416a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8004136:	2b20      	cmp	r3, #32
 8004138:	d00c      	beq.n	8004154 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800413a:	2b20      	cmp	r3, #32
 800413c:	d815      	bhi.n	800416a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800413e:	2b00      	cmp	r3, #0
 8004140:	d019      	beq.n	8004176 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8004142:	2b10      	cmp	r3, #16
 8004144:	d111      	bne.n	800416a <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004146:	4b77      	ldr	r3, [pc, #476]	@ (8004324 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004148:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800414a:	4a76      	ldr	r2, [pc, #472]	@ (8004324 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800414c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004150:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004152:	e011      	b.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004154:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004158:	3308      	adds	r3, #8
 800415a:	2102      	movs	r1, #2
 800415c:	4618      	mov	r0, r3
 800415e:	f001 fac5 	bl	80056ec <RCCEx_PLL2_Config>
 8004162:	4603      	mov	r3, r0
 8004164:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004168:	e006      	b.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800416a:	2301      	movs	r3, #1
 800416c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004170:	e002      	b.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8004172:	bf00      	nop
 8004174:	e000      	b.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8004176:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004178:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800417c:	2b00      	cmp	r3, #0
 800417e:	d10a      	bne.n	8004196 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004180:	4b68      	ldr	r3, [pc, #416]	@ (8004324 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004182:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004184:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8004188:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800418c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800418e:	4a65      	ldr	r2, [pc, #404]	@ (8004324 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004190:	430b      	orrs	r3, r1
 8004192:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004194:	e003      	b.n	800419e <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004196:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800419a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800419e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041a6:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80041aa:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80041ae:	2300      	movs	r3, #0
 80041b0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80041b4:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80041b8:	460b      	mov	r3, r1
 80041ba:	4313      	orrs	r3, r2
 80041bc:	d051      	beq.n	8004262 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80041be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041c4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80041c8:	d035      	beq.n	8004236 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80041ca:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80041ce:	d82e      	bhi.n	800422e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80041d0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80041d4:	d031      	beq.n	800423a <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80041d6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80041da:	d828      	bhi.n	800422e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80041dc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80041e0:	d01a      	beq.n	8004218 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80041e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80041e6:	d822      	bhi.n	800422e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d003      	beq.n	80041f4 <HAL_RCCEx_PeriphCLKConfig+0x498>
 80041ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80041f0:	d007      	beq.n	8004202 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80041f2:	e01c      	b.n	800422e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80041f4:	4b4b      	ldr	r3, [pc, #300]	@ (8004324 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80041f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041f8:	4a4a      	ldr	r2, [pc, #296]	@ (8004324 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80041fa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80041fe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004200:	e01c      	b.n	800423c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004202:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004206:	3308      	adds	r3, #8
 8004208:	2100      	movs	r1, #0
 800420a:	4618      	mov	r0, r3
 800420c:	f001 fa6e 	bl	80056ec <RCCEx_PLL2_Config>
 8004210:	4603      	mov	r3, r0
 8004212:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004216:	e011      	b.n	800423c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004218:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800421c:	3328      	adds	r3, #40	@ 0x28
 800421e:	2100      	movs	r1, #0
 8004220:	4618      	mov	r0, r3
 8004222:	f001 fb15 	bl	8005850 <RCCEx_PLL3_Config>
 8004226:	4603      	mov	r3, r0
 8004228:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800422c:	e006      	b.n	800423c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800422e:	2301      	movs	r3, #1
 8004230:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004234:	e002      	b.n	800423c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8004236:	bf00      	nop
 8004238:	e000      	b.n	800423c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800423a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800423c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004240:	2b00      	cmp	r3, #0
 8004242:	d10a      	bne.n	800425a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8004244:	4b37      	ldr	r3, [pc, #220]	@ (8004324 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004246:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004248:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800424c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004250:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004252:	4a34      	ldr	r2, [pc, #208]	@ (8004324 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004254:	430b      	orrs	r3, r1
 8004256:	6513      	str	r3, [r2, #80]	@ 0x50
 8004258:	e003      	b.n	8004262 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800425a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800425e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8004262:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004266:	e9d3 2300 	ldrd	r2, r3, [r3]
 800426a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800426e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004272:	2300      	movs	r3, #0
 8004274:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8004278:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800427c:	460b      	mov	r3, r1
 800427e:	4313      	orrs	r3, r2
 8004280:	d056      	beq.n	8004330 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8004282:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004286:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004288:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800428c:	d033      	beq.n	80042f6 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800428e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004292:	d82c      	bhi.n	80042ee <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004294:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004298:	d02f      	beq.n	80042fa <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800429a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800429e:	d826      	bhi.n	80042ee <HAL_RCCEx_PeriphCLKConfig+0x592>
 80042a0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80042a4:	d02b      	beq.n	80042fe <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 80042a6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80042aa:	d820      	bhi.n	80042ee <HAL_RCCEx_PeriphCLKConfig+0x592>
 80042ac:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80042b0:	d012      	beq.n	80042d8 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 80042b2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80042b6:	d81a      	bhi.n	80042ee <HAL_RCCEx_PeriphCLKConfig+0x592>
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d022      	beq.n	8004302 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80042bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80042c0:	d115      	bne.n	80042ee <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80042c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042c6:	3308      	adds	r3, #8
 80042c8:	2101      	movs	r1, #1
 80042ca:	4618      	mov	r0, r3
 80042cc:	f001 fa0e 	bl	80056ec <RCCEx_PLL2_Config>
 80042d0:	4603      	mov	r3, r0
 80042d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80042d6:	e015      	b.n	8004304 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80042d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042dc:	3328      	adds	r3, #40	@ 0x28
 80042de:	2101      	movs	r1, #1
 80042e0:	4618      	mov	r0, r3
 80042e2:	f001 fab5 	bl	8005850 <RCCEx_PLL3_Config>
 80042e6:	4603      	mov	r3, r0
 80042e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80042ec:	e00a      	b.n	8004304 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80042ee:	2301      	movs	r3, #1
 80042f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80042f4:	e006      	b.n	8004304 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80042f6:	bf00      	nop
 80042f8:	e004      	b.n	8004304 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80042fa:	bf00      	nop
 80042fc:	e002      	b.n	8004304 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80042fe:	bf00      	nop
 8004300:	e000      	b.n	8004304 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004302:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004304:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004308:	2b00      	cmp	r3, #0
 800430a:	d10d      	bne.n	8004328 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800430c:	4b05      	ldr	r3, [pc, #20]	@ (8004324 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800430e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004310:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8004314:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004318:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800431a:	4a02      	ldr	r2, [pc, #8]	@ (8004324 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800431c:	430b      	orrs	r3, r1
 800431e:	6513      	str	r3, [r2, #80]	@ 0x50
 8004320:	e006      	b.n	8004330 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8004322:	bf00      	nop
 8004324:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004328:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800432c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004330:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004334:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004338:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800433c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004340:	2300      	movs	r3, #0
 8004342:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004346:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800434a:	460b      	mov	r3, r1
 800434c:	4313      	orrs	r3, r2
 800434e:	d055      	beq.n	80043fc <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8004350:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004354:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004358:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800435c:	d033      	beq.n	80043c6 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800435e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004362:	d82c      	bhi.n	80043be <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004364:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004368:	d02f      	beq.n	80043ca <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800436a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800436e:	d826      	bhi.n	80043be <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004370:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004374:	d02b      	beq.n	80043ce <HAL_RCCEx_PeriphCLKConfig+0x672>
 8004376:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800437a:	d820      	bhi.n	80043be <HAL_RCCEx_PeriphCLKConfig+0x662>
 800437c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004380:	d012      	beq.n	80043a8 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8004382:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004386:	d81a      	bhi.n	80043be <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004388:	2b00      	cmp	r3, #0
 800438a:	d022      	beq.n	80043d2 <HAL_RCCEx_PeriphCLKConfig+0x676>
 800438c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004390:	d115      	bne.n	80043be <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004392:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004396:	3308      	adds	r3, #8
 8004398:	2101      	movs	r1, #1
 800439a:	4618      	mov	r0, r3
 800439c:	f001 f9a6 	bl	80056ec <RCCEx_PLL2_Config>
 80043a0:	4603      	mov	r3, r0
 80043a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80043a6:	e015      	b.n	80043d4 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80043a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043ac:	3328      	adds	r3, #40	@ 0x28
 80043ae:	2101      	movs	r1, #1
 80043b0:	4618      	mov	r0, r3
 80043b2:	f001 fa4d 	bl	8005850 <RCCEx_PLL3_Config>
 80043b6:	4603      	mov	r3, r0
 80043b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80043bc:	e00a      	b.n	80043d4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80043be:	2301      	movs	r3, #1
 80043c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80043c4:	e006      	b.n	80043d4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80043c6:	bf00      	nop
 80043c8:	e004      	b.n	80043d4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80043ca:	bf00      	nop
 80043cc:	e002      	b.n	80043d4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80043ce:	bf00      	nop
 80043d0:	e000      	b.n	80043d4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80043d2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80043d4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d10b      	bne.n	80043f4 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80043dc:	4ba3      	ldr	r3, [pc, #652]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80043de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043e0:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80043e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043e8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80043ec:	4a9f      	ldr	r2, [pc, #636]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80043ee:	430b      	orrs	r3, r1
 80043f0:	6593      	str	r3, [r2, #88]	@ 0x58
 80043f2:	e003      	b.n	80043fc <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043f8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80043fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004400:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004404:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8004408:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800440c:	2300      	movs	r3, #0
 800440e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8004412:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004416:	460b      	mov	r3, r1
 8004418:	4313      	orrs	r3, r2
 800441a:	d037      	beq.n	800448c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800441c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004420:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004422:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004426:	d00e      	beq.n	8004446 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8004428:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800442c:	d816      	bhi.n	800445c <HAL_RCCEx_PeriphCLKConfig+0x700>
 800442e:	2b00      	cmp	r3, #0
 8004430:	d018      	beq.n	8004464 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8004432:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004436:	d111      	bne.n	800445c <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004438:	4b8c      	ldr	r3, [pc, #560]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800443a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800443c:	4a8b      	ldr	r2, [pc, #556]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800443e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004442:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004444:	e00f      	b.n	8004466 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004446:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800444a:	3308      	adds	r3, #8
 800444c:	2101      	movs	r1, #1
 800444e:	4618      	mov	r0, r3
 8004450:	f001 f94c 	bl	80056ec <RCCEx_PLL2_Config>
 8004454:	4603      	mov	r3, r0
 8004456:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800445a:	e004      	b.n	8004466 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800445c:	2301      	movs	r3, #1
 800445e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004462:	e000      	b.n	8004466 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8004464:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004466:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800446a:	2b00      	cmp	r3, #0
 800446c:	d10a      	bne.n	8004484 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800446e:	4b7f      	ldr	r3, [pc, #508]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004470:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004472:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004476:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800447a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800447c:	4a7b      	ldr	r2, [pc, #492]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800447e:	430b      	orrs	r3, r1
 8004480:	6513      	str	r3, [r2, #80]	@ 0x50
 8004482:	e003      	b.n	800448c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004484:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004488:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800448c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004490:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004494:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8004498:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800449c:	2300      	movs	r3, #0
 800449e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80044a2:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80044a6:	460b      	mov	r3, r1
 80044a8:	4313      	orrs	r3, r2
 80044aa:	d039      	beq.n	8004520 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80044ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80044b2:	2b03      	cmp	r3, #3
 80044b4:	d81c      	bhi.n	80044f0 <HAL_RCCEx_PeriphCLKConfig+0x794>
 80044b6:	a201      	add	r2, pc, #4	@ (adr r2, 80044bc <HAL_RCCEx_PeriphCLKConfig+0x760>)
 80044b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044bc:	080044f9 	.word	0x080044f9
 80044c0:	080044cd 	.word	0x080044cd
 80044c4:	080044db 	.word	0x080044db
 80044c8:	080044f9 	.word	0x080044f9
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80044cc:	4b67      	ldr	r3, [pc, #412]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80044ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044d0:	4a66      	ldr	r2, [pc, #408]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80044d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80044d6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80044d8:	e00f      	b.n	80044fa <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80044da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044de:	3308      	adds	r3, #8
 80044e0:	2102      	movs	r1, #2
 80044e2:	4618      	mov	r0, r3
 80044e4:	f001 f902 	bl	80056ec <RCCEx_PLL2_Config>
 80044e8:	4603      	mov	r3, r0
 80044ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80044ee:	e004      	b.n	80044fa <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80044f0:	2301      	movs	r3, #1
 80044f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80044f6:	e000      	b.n	80044fa <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80044f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80044fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d10a      	bne.n	8004518 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8004502:	4b5a      	ldr	r3, [pc, #360]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004504:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004506:	f023 0103 	bic.w	r1, r3, #3
 800450a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800450e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004510:	4a56      	ldr	r2, [pc, #344]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004512:	430b      	orrs	r3, r1
 8004514:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004516:	e003      	b.n	8004520 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004518:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800451c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004520:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004524:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004528:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800452c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004530:	2300      	movs	r3, #0
 8004532:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004536:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800453a:	460b      	mov	r3, r1
 800453c:	4313      	orrs	r3, r2
 800453e:	f000 809f 	beq.w	8004680 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004542:	4b4b      	ldr	r3, [pc, #300]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	4a4a      	ldr	r2, [pc, #296]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004548:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800454c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800454e:	f7fc fda3 	bl	8001098 <HAL_GetTick>
 8004552:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004556:	e00b      	b.n	8004570 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004558:	f7fc fd9e 	bl	8001098 <HAL_GetTick>
 800455c:	4602      	mov	r2, r0
 800455e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004562:	1ad3      	subs	r3, r2, r3
 8004564:	2b64      	cmp	r3, #100	@ 0x64
 8004566:	d903      	bls.n	8004570 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8004568:	2303      	movs	r3, #3
 800456a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800456e:	e005      	b.n	800457c <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004570:	4b3f      	ldr	r3, [pc, #252]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004578:	2b00      	cmp	r3, #0
 800457a:	d0ed      	beq.n	8004558 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800457c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004580:	2b00      	cmp	r3, #0
 8004582:	d179      	bne.n	8004678 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8004584:	4b39      	ldr	r3, [pc, #228]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004586:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004588:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800458c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004590:	4053      	eors	r3, r2
 8004592:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004596:	2b00      	cmp	r3, #0
 8004598:	d015      	beq.n	80045c6 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800459a:	4b34      	ldr	r3, [pc, #208]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800459c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800459e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80045a2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80045a6:	4b31      	ldr	r3, [pc, #196]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80045a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045aa:	4a30      	ldr	r2, [pc, #192]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80045ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80045b0:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80045b2:	4b2e      	ldr	r3, [pc, #184]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80045b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045b6:	4a2d      	ldr	r2, [pc, #180]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80045b8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80045bc:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80045be:	4a2b      	ldr	r2, [pc, #172]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80045c0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80045c4:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80045c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045ca:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80045ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80045d2:	d118      	bne.n	8004606 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045d4:	f7fc fd60 	bl	8001098 <HAL_GetTick>
 80045d8:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80045dc:	e00d      	b.n	80045fa <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045de:	f7fc fd5b 	bl	8001098 <HAL_GetTick>
 80045e2:	4602      	mov	r2, r0
 80045e4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80045e8:	1ad2      	subs	r2, r2, r3
 80045ea:	f241 3388 	movw	r3, #5000	@ 0x1388
 80045ee:	429a      	cmp	r2, r3
 80045f0:	d903      	bls.n	80045fa <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 80045f2:	2303      	movs	r3, #3
 80045f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 80045f8:	e005      	b.n	8004606 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80045fa:	4b1c      	ldr	r3, [pc, #112]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80045fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045fe:	f003 0302 	and.w	r3, r3, #2
 8004602:	2b00      	cmp	r3, #0
 8004604:	d0eb      	beq.n	80045de <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8004606:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800460a:	2b00      	cmp	r3, #0
 800460c:	d129      	bne.n	8004662 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800460e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004612:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004616:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800461a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800461e:	d10e      	bne.n	800463e <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8004620:	4b12      	ldr	r3, [pc, #72]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004622:	691b      	ldr	r3, [r3, #16]
 8004624:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8004628:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800462c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004630:	091a      	lsrs	r2, r3, #4
 8004632:	4b10      	ldr	r3, [pc, #64]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8004634:	4013      	ands	r3, r2
 8004636:	4a0d      	ldr	r2, [pc, #52]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004638:	430b      	orrs	r3, r1
 800463a:	6113      	str	r3, [r2, #16]
 800463c:	e005      	b.n	800464a <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800463e:	4b0b      	ldr	r3, [pc, #44]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004640:	691b      	ldr	r3, [r3, #16]
 8004642:	4a0a      	ldr	r2, [pc, #40]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004644:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004648:	6113      	str	r3, [r2, #16]
 800464a:	4b08      	ldr	r3, [pc, #32]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800464c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800464e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004652:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004656:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800465a:	4a04      	ldr	r2, [pc, #16]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800465c:	430b      	orrs	r3, r1
 800465e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004660:	e00e      	b.n	8004680 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004662:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004666:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800466a:	e009      	b.n	8004680 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800466c:	58024400 	.word	0x58024400
 8004670:	58024800 	.word	0x58024800
 8004674:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004678:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800467c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004680:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004684:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004688:	f002 0301 	and.w	r3, r2, #1
 800468c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004690:	2300      	movs	r3, #0
 8004692:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004696:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800469a:	460b      	mov	r3, r1
 800469c:	4313      	orrs	r3, r2
 800469e:	f000 8089 	beq.w	80047b4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80046a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046a6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80046a8:	2b28      	cmp	r3, #40	@ 0x28
 80046aa:	d86b      	bhi.n	8004784 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 80046ac:	a201      	add	r2, pc, #4	@ (adr r2, 80046b4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80046ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046b2:	bf00      	nop
 80046b4:	0800478d 	.word	0x0800478d
 80046b8:	08004785 	.word	0x08004785
 80046bc:	08004785 	.word	0x08004785
 80046c0:	08004785 	.word	0x08004785
 80046c4:	08004785 	.word	0x08004785
 80046c8:	08004785 	.word	0x08004785
 80046cc:	08004785 	.word	0x08004785
 80046d0:	08004785 	.word	0x08004785
 80046d4:	08004759 	.word	0x08004759
 80046d8:	08004785 	.word	0x08004785
 80046dc:	08004785 	.word	0x08004785
 80046e0:	08004785 	.word	0x08004785
 80046e4:	08004785 	.word	0x08004785
 80046e8:	08004785 	.word	0x08004785
 80046ec:	08004785 	.word	0x08004785
 80046f0:	08004785 	.word	0x08004785
 80046f4:	0800476f 	.word	0x0800476f
 80046f8:	08004785 	.word	0x08004785
 80046fc:	08004785 	.word	0x08004785
 8004700:	08004785 	.word	0x08004785
 8004704:	08004785 	.word	0x08004785
 8004708:	08004785 	.word	0x08004785
 800470c:	08004785 	.word	0x08004785
 8004710:	08004785 	.word	0x08004785
 8004714:	0800478d 	.word	0x0800478d
 8004718:	08004785 	.word	0x08004785
 800471c:	08004785 	.word	0x08004785
 8004720:	08004785 	.word	0x08004785
 8004724:	08004785 	.word	0x08004785
 8004728:	08004785 	.word	0x08004785
 800472c:	08004785 	.word	0x08004785
 8004730:	08004785 	.word	0x08004785
 8004734:	0800478d 	.word	0x0800478d
 8004738:	08004785 	.word	0x08004785
 800473c:	08004785 	.word	0x08004785
 8004740:	08004785 	.word	0x08004785
 8004744:	08004785 	.word	0x08004785
 8004748:	08004785 	.word	0x08004785
 800474c:	08004785 	.word	0x08004785
 8004750:	08004785 	.word	0x08004785
 8004754:	0800478d 	.word	0x0800478d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004758:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800475c:	3308      	adds	r3, #8
 800475e:	2101      	movs	r1, #1
 8004760:	4618      	mov	r0, r3
 8004762:	f000 ffc3 	bl	80056ec <RCCEx_PLL2_Config>
 8004766:	4603      	mov	r3, r0
 8004768:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800476c:	e00f      	b.n	800478e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800476e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004772:	3328      	adds	r3, #40	@ 0x28
 8004774:	2101      	movs	r1, #1
 8004776:	4618      	mov	r0, r3
 8004778:	f001 f86a 	bl	8005850 <RCCEx_PLL3_Config>
 800477c:	4603      	mov	r3, r0
 800477e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004782:	e004      	b.n	800478e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004784:	2301      	movs	r3, #1
 8004786:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800478a:	e000      	b.n	800478e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800478c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800478e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004792:	2b00      	cmp	r3, #0
 8004794:	d10a      	bne.n	80047ac <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8004796:	4bbf      	ldr	r3, [pc, #764]	@ (8004a94 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004798:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800479a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800479e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047a2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80047a4:	4abb      	ldr	r2, [pc, #748]	@ (8004a94 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80047a6:	430b      	orrs	r3, r1
 80047a8:	6553      	str	r3, [r2, #84]	@ 0x54
 80047aa:	e003      	b.n	80047b4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047b0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80047b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047bc:	f002 0302 	and.w	r3, r2, #2
 80047c0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80047c4:	2300      	movs	r3, #0
 80047c6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80047ca:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80047ce:	460b      	mov	r3, r1
 80047d0:	4313      	orrs	r3, r2
 80047d2:	d041      	beq.n	8004858 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80047d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047d8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80047da:	2b05      	cmp	r3, #5
 80047dc:	d824      	bhi.n	8004828 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 80047de:	a201      	add	r2, pc, #4	@ (adr r2, 80047e4 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 80047e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047e4:	08004831 	.word	0x08004831
 80047e8:	080047fd 	.word	0x080047fd
 80047ec:	08004813 	.word	0x08004813
 80047f0:	08004831 	.word	0x08004831
 80047f4:	08004831 	.word	0x08004831
 80047f8:	08004831 	.word	0x08004831
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80047fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004800:	3308      	adds	r3, #8
 8004802:	2101      	movs	r1, #1
 8004804:	4618      	mov	r0, r3
 8004806:	f000 ff71 	bl	80056ec <RCCEx_PLL2_Config>
 800480a:	4603      	mov	r3, r0
 800480c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004810:	e00f      	b.n	8004832 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004812:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004816:	3328      	adds	r3, #40	@ 0x28
 8004818:	2101      	movs	r1, #1
 800481a:	4618      	mov	r0, r3
 800481c:	f001 f818 	bl	8005850 <RCCEx_PLL3_Config>
 8004820:	4603      	mov	r3, r0
 8004822:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004826:	e004      	b.n	8004832 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004828:	2301      	movs	r3, #1
 800482a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800482e:	e000      	b.n	8004832 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8004830:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004832:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004836:	2b00      	cmp	r3, #0
 8004838:	d10a      	bne.n	8004850 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800483a:	4b96      	ldr	r3, [pc, #600]	@ (8004a94 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800483c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800483e:	f023 0107 	bic.w	r1, r3, #7
 8004842:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004846:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004848:	4a92      	ldr	r2, [pc, #584]	@ (8004a94 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800484a:	430b      	orrs	r3, r1
 800484c:	6553      	str	r3, [r2, #84]	@ 0x54
 800484e:	e003      	b.n	8004858 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004850:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004854:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004858:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800485c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004860:	f002 0304 	and.w	r3, r2, #4
 8004864:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004868:	2300      	movs	r3, #0
 800486a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800486e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8004872:	460b      	mov	r3, r1
 8004874:	4313      	orrs	r3, r2
 8004876:	d044      	beq.n	8004902 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8004878:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800487c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004880:	2b05      	cmp	r3, #5
 8004882:	d825      	bhi.n	80048d0 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8004884:	a201      	add	r2, pc, #4	@ (adr r2, 800488c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8004886:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800488a:	bf00      	nop
 800488c:	080048d9 	.word	0x080048d9
 8004890:	080048a5 	.word	0x080048a5
 8004894:	080048bb 	.word	0x080048bb
 8004898:	080048d9 	.word	0x080048d9
 800489c:	080048d9 	.word	0x080048d9
 80048a0:	080048d9 	.word	0x080048d9
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80048a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048a8:	3308      	adds	r3, #8
 80048aa:	2101      	movs	r1, #1
 80048ac:	4618      	mov	r0, r3
 80048ae:	f000 ff1d 	bl	80056ec <RCCEx_PLL2_Config>
 80048b2:	4603      	mov	r3, r0
 80048b4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80048b8:	e00f      	b.n	80048da <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80048ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048be:	3328      	adds	r3, #40	@ 0x28
 80048c0:	2101      	movs	r1, #1
 80048c2:	4618      	mov	r0, r3
 80048c4:	f000 ffc4 	bl	8005850 <RCCEx_PLL3_Config>
 80048c8:	4603      	mov	r3, r0
 80048ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80048ce:	e004      	b.n	80048da <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80048d0:	2301      	movs	r3, #1
 80048d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80048d6:	e000      	b.n	80048da <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80048d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80048da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d10b      	bne.n	80048fa <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80048e2:	4b6c      	ldr	r3, [pc, #432]	@ (8004a94 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80048e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048e6:	f023 0107 	bic.w	r1, r3, #7
 80048ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80048f2:	4a68      	ldr	r2, [pc, #416]	@ (8004a94 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80048f4:	430b      	orrs	r3, r1
 80048f6:	6593      	str	r3, [r2, #88]	@ 0x58
 80048f8:	e003      	b.n	8004902 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048fe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004902:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004906:	e9d3 2300 	ldrd	r2, r3, [r3]
 800490a:	f002 0320 	and.w	r3, r2, #32
 800490e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004912:	2300      	movs	r3, #0
 8004914:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004918:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800491c:	460b      	mov	r3, r1
 800491e:	4313      	orrs	r3, r2
 8004920:	d055      	beq.n	80049ce <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8004922:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004926:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800492a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800492e:	d033      	beq.n	8004998 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8004930:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004934:	d82c      	bhi.n	8004990 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004936:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800493a:	d02f      	beq.n	800499c <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800493c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004940:	d826      	bhi.n	8004990 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004942:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004946:	d02b      	beq.n	80049a0 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8004948:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800494c:	d820      	bhi.n	8004990 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800494e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004952:	d012      	beq.n	800497a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8004954:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004958:	d81a      	bhi.n	8004990 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800495a:	2b00      	cmp	r3, #0
 800495c:	d022      	beq.n	80049a4 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800495e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004962:	d115      	bne.n	8004990 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004964:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004968:	3308      	adds	r3, #8
 800496a:	2100      	movs	r1, #0
 800496c:	4618      	mov	r0, r3
 800496e:	f000 febd 	bl	80056ec <RCCEx_PLL2_Config>
 8004972:	4603      	mov	r3, r0
 8004974:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004978:	e015      	b.n	80049a6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800497a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800497e:	3328      	adds	r3, #40	@ 0x28
 8004980:	2102      	movs	r1, #2
 8004982:	4618      	mov	r0, r3
 8004984:	f000 ff64 	bl	8005850 <RCCEx_PLL3_Config>
 8004988:	4603      	mov	r3, r0
 800498a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800498e:	e00a      	b.n	80049a6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004990:	2301      	movs	r3, #1
 8004992:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004996:	e006      	b.n	80049a6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004998:	bf00      	nop
 800499a:	e004      	b.n	80049a6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800499c:	bf00      	nop
 800499e:	e002      	b.n	80049a6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80049a0:	bf00      	nop
 80049a2:	e000      	b.n	80049a6 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80049a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80049a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d10b      	bne.n	80049c6 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80049ae:	4b39      	ldr	r3, [pc, #228]	@ (8004a94 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80049b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049b2:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80049b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049be:	4a35      	ldr	r2, [pc, #212]	@ (8004a94 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80049c0:	430b      	orrs	r3, r1
 80049c2:	6553      	str	r3, [r2, #84]	@ 0x54
 80049c4:	e003      	b.n	80049ce <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049ca:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80049ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049d6:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80049da:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80049de:	2300      	movs	r3, #0
 80049e0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80049e4:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80049e8:	460b      	mov	r3, r1
 80049ea:	4313      	orrs	r3, r2
 80049ec:	d058      	beq.n	8004aa0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80049ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049f2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80049f6:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80049fa:	d033      	beq.n	8004a64 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 80049fc:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004a00:	d82c      	bhi.n	8004a5c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004a02:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a06:	d02f      	beq.n	8004a68 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8004a08:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a0c:	d826      	bhi.n	8004a5c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004a0e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004a12:	d02b      	beq.n	8004a6c <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8004a14:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004a18:	d820      	bhi.n	8004a5c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004a1a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004a1e:	d012      	beq.n	8004a46 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8004a20:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004a24:	d81a      	bhi.n	8004a5c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d022      	beq.n	8004a70 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8004a2a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a2e:	d115      	bne.n	8004a5c <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004a30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a34:	3308      	adds	r3, #8
 8004a36:	2100      	movs	r1, #0
 8004a38:	4618      	mov	r0, r3
 8004a3a:	f000 fe57 	bl	80056ec <RCCEx_PLL2_Config>
 8004a3e:	4603      	mov	r3, r0
 8004a40:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004a44:	e015      	b.n	8004a72 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004a46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a4a:	3328      	adds	r3, #40	@ 0x28
 8004a4c:	2102      	movs	r1, #2
 8004a4e:	4618      	mov	r0, r3
 8004a50:	f000 fefe 	bl	8005850 <RCCEx_PLL3_Config>
 8004a54:	4603      	mov	r3, r0
 8004a56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004a5a:	e00a      	b.n	8004a72 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004a5c:	2301      	movs	r3, #1
 8004a5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004a62:	e006      	b.n	8004a72 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004a64:	bf00      	nop
 8004a66:	e004      	b.n	8004a72 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004a68:	bf00      	nop
 8004a6a:	e002      	b.n	8004a72 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004a6c:	bf00      	nop
 8004a6e:	e000      	b.n	8004a72 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004a70:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a72:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d10e      	bne.n	8004a98 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004a7a:	4b06      	ldr	r3, [pc, #24]	@ (8004a94 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004a7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a7e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8004a82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a86:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004a8a:	4a02      	ldr	r2, [pc, #8]	@ (8004a94 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004a8c:	430b      	orrs	r3, r1
 8004a8e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004a90:	e006      	b.n	8004aa0 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8004a92:	bf00      	nop
 8004a94:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a98:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a9c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004aa0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004aa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004aa8:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8004aac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004ab6:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8004aba:	460b      	mov	r3, r1
 8004abc:	4313      	orrs	r3, r2
 8004abe:	d055      	beq.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8004ac0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ac4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004ac8:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004acc:	d033      	beq.n	8004b36 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8004ace:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004ad2:	d82c      	bhi.n	8004b2e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004ad4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004ad8:	d02f      	beq.n	8004b3a <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8004ada:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004ade:	d826      	bhi.n	8004b2e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004ae0:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004ae4:	d02b      	beq.n	8004b3e <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8004ae6:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004aea:	d820      	bhi.n	8004b2e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004aec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004af0:	d012      	beq.n	8004b18 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8004af2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004af6:	d81a      	bhi.n	8004b2e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d022      	beq.n	8004b42 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8004afc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b00:	d115      	bne.n	8004b2e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004b02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b06:	3308      	adds	r3, #8
 8004b08:	2100      	movs	r1, #0
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	f000 fdee 	bl	80056ec <RCCEx_PLL2_Config>
 8004b10:	4603      	mov	r3, r0
 8004b12:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004b16:	e015      	b.n	8004b44 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004b18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b1c:	3328      	adds	r3, #40	@ 0x28
 8004b1e:	2102      	movs	r1, #2
 8004b20:	4618      	mov	r0, r3
 8004b22:	f000 fe95 	bl	8005850 <RCCEx_PLL3_Config>
 8004b26:	4603      	mov	r3, r0
 8004b28:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004b2c:	e00a      	b.n	8004b44 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b2e:	2301      	movs	r3, #1
 8004b30:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004b34:	e006      	b.n	8004b44 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004b36:	bf00      	nop
 8004b38:	e004      	b.n	8004b44 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004b3a:	bf00      	nop
 8004b3c:	e002      	b.n	8004b44 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004b3e:	bf00      	nop
 8004b40:	e000      	b.n	8004b44 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004b42:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b44:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d10b      	bne.n	8004b64 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004b4c:	4ba1      	ldr	r3, [pc, #644]	@ (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004b4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b50:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8004b54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b58:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004b5c:	4a9d      	ldr	r2, [pc, #628]	@ (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004b5e:	430b      	orrs	r3, r1
 8004b60:	6593      	str	r3, [r2, #88]	@ 0x58
 8004b62:	e003      	b.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b64:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b68:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8004b6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b74:	f002 0308 	and.w	r3, r2, #8
 8004b78:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004b7c:	2300      	movs	r3, #0
 8004b7e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004b82:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8004b86:	460b      	mov	r3, r1
 8004b88:	4313      	orrs	r3, r2
 8004b8a:	d01e      	beq.n	8004bca <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8004b8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b90:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004b94:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b98:	d10c      	bne.n	8004bb4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004b9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b9e:	3328      	adds	r3, #40	@ 0x28
 8004ba0:	2102      	movs	r1, #2
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	f000 fe54 	bl	8005850 <RCCEx_PLL3_Config>
 8004ba8:	4603      	mov	r3, r0
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d002      	beq.n	8004bb4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8004bae:	2301      	movs	r3, #1
 8004bb0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8004bb4:	4b87      	ldr	r3, [pc, #540]	@ (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004bb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004bb8:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004bbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bc0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004bc4:	4a83      	ldr	r2, [pc, #524]	@ (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004bc6:	430b      	orrs	r3, r1
 8004bc8:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004bca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bd2:	f002 0310 	and.w	r3, r2, #16
 8004bd6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004bda:	2300      	movs	r3, #0
 8004bdc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004be0:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004be4:	460b      	mov	r3, r1
 8004be6:	4313      	orrs	r3, r2
 8004be8:	d01e      	beq.n	8004c28 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8004bea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bee:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004bf2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004bf6:	d10c      	bne.n	8004c12 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004bf8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bfc:	3328      	adds	r3, #40	@ 0x28
 8004bfe:	2102      	movs	r1, #2
 8004c00:	4618      	mov	r0, r3
 8004c02:	f000 fe25 	bl	8005850 <RCCEx_PLL3_Config>
 8004c06:	4603      	mov	r3, r0
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d002      	beq.n	8004c12 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8004c0c:	2301      	movs	r3, #1
 8004c0e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004c12:	4b70      	ldr	r3, [pc, #448]	@ (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004c14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c16:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004c1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c1e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004c22:	4a6c      	ldr	r2, [pc, #432]	@ (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004c24:	430b      	orrs	r3, r1
 8004c26:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004c28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c30:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004c34:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004c38:	2300      	movs	r3, #0
 8004c3a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004c3e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8004c42:	460b      	mov	r3, r1
 8004c44:	4313      	orrs	r3, r2
 8004c46:	d03e      	beq.n	8004cc6 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8004c48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c4c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004c50:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004c54:	d022      	beq.n	8004c9c <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8004c56:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004c5a:	d81b      	bhi.n	8004c94 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d003      	beq.n	8004c68 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8004c60:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c64:	d00b      	beq.n	8004c7e <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8004c66:	e015      	b.n	8004c94 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004c68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c6c:	3308      	adds	r3, #8
 8004c6e:	2100      	movs	r1, #0
 8004c70:	4618      	mov	r0, r3
 8004c72:	f000 fd3b 	bl	80056ec <RCCEx_PLL2_Config>
 8004c76:	4603      	mov	r3, r0
 8004c78:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004c7c:	e00f      	b.n	8004c9e <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004c7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c82:	3328      	adds	r3, #40	@ 0x28
 8004c84:	2102      	movs	r1, #2
 8004c86:	4618      	mov	r0, r3
 8004c88:	f000 fde2 	bl	8005850 <RCCEx_PLL3_Config>
 8004c8c:	4603      	mov	r3, r0
 8004c8e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004c92:	e004      	b.n	8004c9e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004c94:	2301      	movs	r3, #1
 8004c96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004c9a:	e000      	b.n	8004c9e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8004c9c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c9e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d10b      	bne.n	8004cbe <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004ca6:	4b4b      	ldr	r3, [pc, #300]	@ (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004ca8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004caa:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8004cae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cb2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004cb6:	4a47      	ldr	r2, [pc, #284]	@ (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004cb8:	430b      	orrs	r3, r1
 8004cba:	6593      	str	r3, [r2, #88]	@ 0x58
 8004cbc:	e003      	b.n	8004cc6 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004cbe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004cc2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004cc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cce:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8004cd2:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004cd4:	2300      	movs	r3, #0
 8004cd6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004cd8:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8004cdc:	460b      	mov	r3, r1
 8004cde:	4313      	orrs	r3, r2
 8004ce0:	d03b      	beq.n	8004d5a <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8004ce2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ce6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cea:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004cee:	d01f      	beq.n	8004d30 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8004cf0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004cf4:	d818      	bhi.n	8004d28 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8004cf6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004cfa:	d003      	beq.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8004cfc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004d00:	d007      	beq.n	8004d12 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8004d02:	e011      	b.n	8004d28 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004d04:	4b33      	ldr	r3, [pc, #204]	@ (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004d06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d08:	4a32      	ldr	r2, [pc, #200]	@ (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004d0a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004d0e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8004d10:	e00f      	b.n	8004d32 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004d12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d16:	3328      	adds	r3, #40	@ 0x28
 8004d18:	2101      	movs	r1, #1
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	f000 fd98 	bl	8005850 <RCCEx_PLL3_Config>
 8004d20:	4603      	mov	r3, r0
 8004d22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8004d26:	e004      	b.n	8004d32 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004d28:	2301      	movs	r3, #1
 8004d2a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004d2e:	e000      	b.n	8004d32 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8004d30:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d32:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d10b      	bne.n	8004d52 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004d3a:	4b26      	ldr	r3, [pc, #152]	@ (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004d3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d3e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004d42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d4a:	4a22      	ldr	r2, [pc, #136]	@ (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004d4c:	430b      	orrs	r3, r1
 8004d4e:	6553      	str	r3, [r2, #84]	@ 0x54
 8004d50:	e003      	b.n	8004d5a <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d52:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d56:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004d5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d62:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8004d66:	673b      	str	r3, [r7, #112]	@ 0x70
 8004d68:	2300      	movs	r3, #0
 8004d6a:	677b      	str	r3, [r7, #116]	@ 0x74
 8004d6c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8004d70:	460b      	mov	r3, r1
 8004d72:	4313      	orrs	r3, r2
 8004d74:	d034      	beq.n	8004de0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8004d76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d7a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d003      	beq.n	8004d88 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8004d80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d84:	d007      	beq.n	8004d96 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8004d86:	e011      	b.n	8004dac <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004d88:	4b12      	ldr	r3, [pc, #72]	@ (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004d8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d8c:	4a11      	ldr	r2, [pc, #68]	@ (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004d8e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004d92:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004d94:	e00e      	b.n	8004db4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004d96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d9a:	3308      	adds	r3, #8
 8004d9c:	2102      	movs	r1, #2
 8004d9e:	4618      	mov	r0, r3
 8004da0:	f000 fca4 	bl	80056ec <RCCEx_PLL2_Config>
 8004da4:	4603      	mov	r3, r0
 8004da6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004daa:	e003      	b.n	8004db4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8004dac:	2301      	movs	r3, #1
 8004dae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004db2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004db4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d10d      	bne.n	8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004dbc:	4b05      	ldr	r3, [pc, #20]	@ (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004dbe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004dc0:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004dc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dc8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004dca:	4a02      	ldr	r2, [pc, #8]	@ (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004dcc:	430b      	orrs	r3, r1
 8004dce:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004dd0:	e006      	b.n	8004de0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8004dd2:	bf00      	nop
 8004dd4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004dd8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ddc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004de0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004de4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004de8:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8004dec:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004dee:	2300      	movs	r3, #0
 8004df0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004df2:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8004df6:	460b      	mov	r3, r1
 8004df8:	4313      	orrs	r3, r2
 8004dfa:	d00c      	beq.n	8004e16 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004dfc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e00:	3328      	adds	r3, #40	@ 0x28
 8004e02:	2102      	movs	r1, #2
 8004e04:	4618      	mov	r0, r3
 8004e06:	f000 fd23 	bl	8005850 <RCCEx_PLL3_Config>
 8004e0a:	4603      	mov	r3, r0
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d002      	beq.n	8004e16 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8004e10:	2301      	movs	r3, #1
 8004e12:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004e16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e1e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8004e22:	663b      	str	r3, [r7, #96]	@ 0x60
 8004e24:	2300      	movs	r3, #0
 8004e26:	667b      	str	r3, [r7, #100]	@ 0x64
 8004e28:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004e2c:	460b      	mov	r3, r1
 8004e2e:	4313      	orrs	r3, r2
 8004e30:	d038      	beq.n	8004ea4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8004e32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e36:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004e3a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004e3e:	d018      	beq.n	8004e72 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8004e40:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004e44:	d811      	bhi.n	8004e6a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004e46:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004e4a:	d014      	beq.n	8004e76 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8004e4c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004e50:	d80b      	bhi.n	8004e6a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d011      	beq.n	8004e7a <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8004e56:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004e5a:	d106      	bne.n	8004e6a <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004e5c:	4bc3      	ldr	r3, [pc, #780]	@ (800516c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004e5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e60:	4ac2      	ldr	r2, [pc, #776]	@ (800516c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004e62:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004e66:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8004e68:	e008      	b.n	8004e7c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004e6a:	2301      	movs	r3, #1
 8004e6c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004e70:	e004      	b.n	8004e7c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004e72:	bf00      	nop
 8004e74:	e002      	b.n	8004e7c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004e76:	bf00      	nop
 8004e78:	e000      	b.n	8004e7c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004e7a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e7c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d10b      	bne.n	8004e9c <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004e84:	4bb9      	ldr	r3, [pc, #740]	@ (800516c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004e86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e88:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004e8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e90:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004e94:	4ab5      	ldr	r2, [pc, #724]	@ (800516c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004e96:	430b      	orrs	r3, r1
 8004e98:	6553      	str	r3, [r2, #84]	@ 0x54
 8004e9a:	e003      	b.n	8004ea4 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e9c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ea0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004ea4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ea8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004eac:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8004eb0:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004eb2:	2300      	movs	r3, #0
 8004eb4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004eb6:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8004eba:	460b      	mov	r3, r1
 8004ebc:	4313      	orrs	r3, r2
 8004ebe:	d009      	beq.n	8004ed4 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004ec0:	4baa      	ldr	r3, [pc, #680]	@ (800516c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004ec2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ec4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8004ec8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ecc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ece:	4aa7      	ldr	r2, [pc, #668]	@ (800516c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004ed0:	430b      	orrs	r3, r1
 8004ed2:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8004ed4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ed8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004edc:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8004ee0:	653b      	str	r3, [r7, #80]	@ 0x50
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	657b      	str	r3, [r7, #84]	@ 0x54
 8004ee6:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8004eea:	460b      	mov	r3, r1
 8004eec:	4313      	orrs	r3, r2
 8004eee:	d00a      	beq.n	8004f06 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8004ef0:	4b9e      	ldr	r3, [pc, #632]	@ (800516c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004ef2:	691b      	ldr	r3, [r3, #16]
 8004ef4:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8004ef8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004efc:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8004f00:	4a9a      	ldr	r2, [pc, #616]	@ (800516c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004f02:	430b      	orrs	r3, r1
 8004f04:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004f06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f0e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8004f12:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004f14:	2300      	movs	r3, #0
 8004f16:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004f18:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8004f1c:	460b      	mov	r3, r1
 8004f1e:	4313      	orrs	r3, r2
 8004f20:	d009      	beq.n	8004f36 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004f22:	4b92      	ldr	r3, [pc, #584]	@ (800516c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004f24:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f26:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8004f2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f2e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004f30:	4a8e      	ldr	r2, [pc, #568]	@ (800516c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004f32:	430b      	orrs	r3, r1
 8004f34:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8004f36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f3e:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8004f42:	643b      	str	r3, [r7, #64]	@ 0x40
 8004f44:	2300      	movs	r3, #0
 8004f46:	647b      	str	r3, [r7, #68]	@ 0x44
 8004f48:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8004f4c:	460b      	mov	r3, r1
 8004f4e:	4313      	orrs	r3, r2
 8004f50:	d00e      	beq.n	8004f70 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004f52:	4b86      	ldr	r3, [pc, #536]	@ (800516c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004f54:	691b      	ldr	r3, [r3, #16]
 8004f56:	4a85      	ldr	r2, [pc, #532]	@ (800516c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004f58:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004f5c:	6113      	str	r3, [r2, #16]
 8004f5e:	4b83      	ldr	r3, [pc, #524]	@ (800516c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004f60:	6919      	ldr	r1, [r3, #16]
 8004f62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f66:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004f6a:	4a80      	ldr	r2, [pc, #512]	@ (800516c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004f6c:	430b      	orrs	r3, r1
 8004f6e:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004f70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f78:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8004f7c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004f7e:	2300      	movs	r3, #0
 8004f80:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004f82:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8004f86:	460b      	mov	r3, r1
 8004f88:	4313      	orrs	r3, r2
 8004f8a:	d009      	beq.n	8004fa0 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004f8c:	4b77      	ldr	r3, [pc, #476]	@ (800516c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004f8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f90:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004f94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f9a:	4a74      	ldr	r2, [pc, #464]	@ (800516c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004f9c:	430b      	orrs	r3, r1
 8004f9e:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004fa0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fa8:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8004fac:	633b      	str	r3, [r7, #48]	@ 0x30
 8004fae:	2300      	movs	r3, #0
 8004fb0:	637b      	str	r3, [r7, #52]	@ 0x34
 8004fb2:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8004fb6:	460b      	mov	r3, r1
 8004fb8:	4313      	orrs	r3, r2
 8004fba:	d00a      	beq.n	8004fd2 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004fbc:	4b6b      	ldr	r3, [pc, #428]	@ (800516c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004fbe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fc0:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8004fc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fc8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004fcc:	4a67      	ldr	r2, [pc, #412]	@ (800516c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004fce:	430b      	orrs	r3, r1
 8004fd0:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8004fd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fda:	2100      	movs	r1, #0
 8004fdc:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004fde:	f003 0301 	and.w	r3, r3, #1
 8004fe2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004fe4:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8004fe8:	460b      	mov	r3, r1
 8004fea:	4313      	orrs	r3, r2
 8004fec:	d011      	beq.n	8005012 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004fee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ff2:	3308      	adds	r3, #8
 8004ff4:	2100      	movs	r1, #0
 8004ff6:	4618      	mov	r0, r3
 8004ff8:	f000 fb78 	bl	80056ec <RCCEx_PLL2_Config>
 8004ffc:	4603      	mov	r3, r0
 8004ffe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005002:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005006:	2b00      	cmp	r3, #0
 8005008:	d003      	beq.n	8005012 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800500a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800500e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8005012:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005016:	e9d3 2300 	ldrd	r2, r3, [r3]
 800501a:	2100      	movs	r1, #0
 800501c:	6239      	str	r1, [r7, #32]
 800501e:	f003 0302 	and.w	r3, r3, #2
 8005022:	627b      	str	r3, [r7, #36]	@ 0x24
 8005024:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005028:	460b      	mov	r3, r1
 800502a:	4313      	orrs	r3, r2
 800502c:	d011      	beq.n	8005052 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800502e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005032:	3308      	adds	r3, #8
 8005034:	2101      	movs	r1, #1
 8005036:	4618      	mov	r0, r3
 8005038:	f000 fb58 	bl	80056ec <RCCEx_PLL2_Config>
 800503c:	4603      	mov	r3, r0
 800503e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005042:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005046:	2b00      	cmp	r3, #0
 8005048:	d003      	beq.n	8005052 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800504a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800504e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8005052:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005056:	e9d3 2300 	ldrd	r2, r3, [r3]
 800505a:	2100      	movs	r1, #0
 800505c:	61b9      	str	r1, [r7, #24]
 800505e:	f003 0304 	and.w	r3, r3, #4
 8005062:	61fb      	str	r3, [r7, #28]
 8005064:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005068:	460b      	mov	r3, r1
 800506a:	4313      	orrs	r3, r2
 800506c:	d011      	beq.n	8005092 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800506e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005072:	3308      	adds	r3, #8
 8005074:	2102      	movs	r1, #2
 8005076:	4618      	mov	r0, r3
 8005078:	f000 fb38 	bl	80056ec <RCCEx_PLL2_Config>
 800507c:	4603      	mov	r3, r0
 800507e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005082:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005086:	2b00      	cmp	r3, #0
 8005088:	d003      	beq.n	8005092 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800508a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800508e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8005092:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005096:	e9d3 2300 	ldrd	r2, r3, [r3]
 800509a:	2100      	movs	r1, #0
 800509c:	6139      	str	r1, [r7, #16]
 800509e:	f003 0308 	and.w	r3, r3, #8
 80050a2:	617b      	str	r3, [r7, #20]
 80050a4:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80050a8:	460b      	mov	r3, r1
 80050aa:	4313      	orrs	r3, r2
 80050ac:	d011      	beq.n	80050d2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80050ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050b2:	3328      	adds	r3, #40	@ 0x28
 80050b4:	2100      	movs	r1, #0
 80050b6:	4618      	mov	r0, r3
 80050b8:	f000 fbca 	bl	8005850 <RCCEx_PLL3_Config>
 80050bc:	4603      	mov	r3, r0
 80050be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80050c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d003      	beq.n	80050d2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80050d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050da:	2100      	movs	r1, #0
 80050dc:	60b9      	str	r1, [r7, #8]
 80050de:	f003 0310 	and.w	r3, r3, #16
 80050e2:	60fb      	str	r3, [r7, #12]
 80050e4:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80050e8:	460b      	mov	r3, r1
 80050ea:	4313      	orrs	r3, r2
 80050ec:	d011      	beq.n	8005112 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80050ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050f2:	3328      	adds	r3, #40	@ 0x28
 80050f4:	2101      	movs	r1, #1
 80050f6:	4618      	mov	r0, r3
 80050f8:	f000 fbaa 	bl	8005850 <RCCEx_PLL3_Config>
 80050fc:	4603      	mov	r3, r0
 80050fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005102:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005106:	2b00      	cmp	r3, #0
 8005108:	d003      	beq.n	8005112 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800510a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800510e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8005112:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005116:	e9d3 2300 	ldrd	r2, r3, [r3]
 800511a:	2100      	movs	r1, #0
 800511c:	6039      	str	r1, [r7, #0]
 800511e:	f003 0320 	and.w	r3, r3, #32
 8005122:	607b      	str	r3, [r7, #4]
 8005124:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005128:	460b      	mov	r3, r1
 800512a:	4313      	orrs	r3, r2
 800512c:	d011      	beq.n	8005152 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800512e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005132:	3328      	adds	r3, #40	@ 0x28
 8005134:	2102      	movs	r1, #2
 8005136:	4618      	mov	r0, r3
 8005138:	f000 fb8a 	bl	8005850 <RCCEx_PLL3_Config>
 800513c:	4603      	mov	r3, r0
 800513e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8005142:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005146:	2b00      	cmp	r3, #0
 8005148:	d003      	beq.n	8005152 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800514a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800514e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8005152:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8005156:	2b00      	cmp	r3, #0
 8005158:	d101      	bne.n	800515e <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800515a:	2300      	movs	r3, #0
 800515c:	e000      	b.n	8005160 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800515e:	2301      	movs	r3, #1
}
 8005160:	4618      	mov	r0, r3
 8005162:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8005166:	46bd      	mov	sp, r7
 8005168:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800516c:	58024400 	.word	0x58024400

08005170 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8005170:	b580      	push	{r7, lr}
 8005172:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8005174:	f7fe fd96 	bl	8003ca4 <HAL_RCC_GetHCLKFreq>
 8005178:	4602      	mov	r2, r0
 800517a:	4b06      	ldr	r3, [pc, #24]	@ (8005194 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800517c:	6a1b      	ldr	r3, [r3, #32]
 800517e:	091b      	lsrs	r3, r3, #4
 8005180:	f003 0307 	and.w	r3, r3, #7
 8005184:	4904      	ldr	r1, [pc, #16]	@ (8005198 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8005186:	5ccb      	ldrb	r3, [r1, r3]
 8005188:	f003 031f 	and.w	r3, r3, #31
 800518c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8005190:	4618      	mov	r0, r3
 8005192:	bd80      	pop	{r7, pc}
 8005194:	58024400 	.word	0x58024400
 8005198:	0800c67c 	.word	0x0800c67c

0800519c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800519c:	b480      	push	{r7}
 800519e:	b089      	sub	sp, #36	@ 0x24
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80051a4:	4ba1      	ldr	r3, [pc, #644]	@ (800542c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80051a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051a8:	f003 0303 	and.w	r3, r3, #3
 80051ac:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80051ae:	4b9f      	ldr	r3, [pc, #636]	@ (800542c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80051b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051b2:	0b1b      	lsrs	r3, r3, #12
 80051b4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80051b8:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80051ba:	4b9c      	ldr	r3, [pc, #624]	@ (800542c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80051bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051be:	091b      	lsrs	r3, r3, #4
 80051c0:	f003 0301 	and.w	r3, r3, #1
 80051c4:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80051c6:	4b99      	ldr	r3, [pc, #612]	@ (800542c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80051c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051ca:	08db      	lsrs	r3, r3, #3
 80051cc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80051d0:	693a      	ldr	r2, [r7, #16]
 80051d2:	fb02 f303 	mul.w	r3, r2, r3
 80051d6:	ee07 3a90 	vmov	s15, r3
 80051da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80051de:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80051e2:	697b      	ldr	r3, [r7, #20]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	f000 8111 	beq.w	800540c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80051ea:	69bb      	ldr	r3, [r7, #24]
 80051ec:	2b02      	cmp	r3, #2
 80051ee:	f000 8083 	beq.w	80052f8 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80051f2:	69bb      	ldr	r3, [r7, #24]
 80051f4:	2b02      	cmp	r3, #2
 80051f6:	f200 80a1 	bhi.w	800533c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80051fa:	69bb      	ldr	r3, [r7, #24]
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d003      	beq.n	8005208 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8005200:	69bb      	ldr	r3, [r7, #24]
 8005202:	2b01      	cmp	r3, #1
 8005204:	d056      	beq.n	80052b4 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8005206:	e099      	b.n	800533c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005208:	4b88      	ldr	r3, [pc, #544]	@ (800542c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f003 0320 	and.w	r3, r3, #32
 8005210:	2b00      	cmp	r3, #0
 8005212:	d02d      	beq.n	8005270 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005214:	4b85      	ldr	r3, [pc, #532]	@ (800542c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	08db      	lsrs	r3, r3, #3
 800521a:	f003 0303 	and.w	r3, r3, #3
 800521e:	4a84      	ldr	r2, [pc, #528]	@ (8005430 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8005220:	fa22 f303 	lsr.w	r3, r2, r3
 8005224:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005226:	68bb      	ldr	r3, [r7, #8]
 8005228:	ee07 3a90 	vmov	s15, r3
 800522c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005230:	697b      	ldr	r3, [r7, #20]
 8005232:	ee07 3a90 	vmov	s15, r3
 8005236:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800523a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800523e:	4b7b      	ldr	r3, [pc, #492]	@ (800542c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005240:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005242:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005246:	ee07 3a90 	vmov	s15, r3
 800524a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800524e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005252:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005434 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005256:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800525a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800525e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005262:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005266:	ee67 7a27 	vmul.f32	s15, s14, s15
 800526a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800526e:	e087      	b.n	8005380 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005270:	697b      	ldr	r3, [r7, #20]
 8005272:	ee07 3a90 	vmov	s15, r3
 8005276:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800527a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8005438 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800527e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005282:	4b6a      	ldr	r3, [pc, #424]	@ (800542c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005284:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005286:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800528a:	ee07 3a90 	vmov	s15, r3
 800528e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005292:	ed97 6a03 	vldr	s12, [r7, #12]
 8005296:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8005434 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800529a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800529e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80052a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80052a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80052aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80052ae:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80052b2:	e065      	b.n	8005380 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80052b4:	697b      	ldr	r3, [r7, #20]
 80052b6:	ee07 3a90 	vmov	s15, r3
 80052ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80052be:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800543c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80052c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80052c6:	4b59      	ldr	r3, [pc, #356]	@ (800542c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80052c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80052ce:	ee07 3a90 	vmov	s15, r3
 80052d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80052d6:	ed97 6a03 	vldr	s12, [r7, #12]
 80052da:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8005434 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80052de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80052e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80052e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80052ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80052ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80052f2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80052f6:	e043      	b.n	8005380 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80052f8:	697b      	ldr	r3, [r7, #20]
 80052fa:	ee07 3a90 	vmov	s15, r3
 80052fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005302:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8005440 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8005306:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800530a:	4b48      	ldr	r3, [pc, #288]	@ (800542c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800530c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800530e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005312:	ee07 3a90 	vmov	s15, r3
 8005316:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800531a:	ed97 6a03 	vldr	s12, [r7, #12]
 800531e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8005434 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005322:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005326:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800532a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800532e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005332:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005336:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800533a:	e021      	b.n	8005380 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800533c:	697b      	ldr	r3, [r7, #20]
 800533e:	ee07 3a90 	vmov	s15, r3
 8005342:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005346:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800543c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800534a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800534e:	4b37      	ldr	r3, [pc, #220]	@ (800542c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005350:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005352:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005356:	ee07 3a90 	vmov	s15, r3
 800535a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800535e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005362:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8005434 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005366:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800536a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800536e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005372:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005376:	ee67 7a27 	vmul.f32	s15, s14, s15
 800537a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800537e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8005380:	4b2a      	ldr	r3, [pc, #168]	@ (800542c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005382:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005384:	0a5b      	lsrs	r3, r3, #9
 8005386:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800538a:	ee07 3a90 	vmov	s15, r3
 800538e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005392:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005396:	ee37 7a87 	vadd.f32	s14, s15, s14
 800539a:	edd7 6a07 	vldr	s13, [r7, #28]
 800539e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80053a2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80053a6:	ee17 2a90 	vmov	r2, s15
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80053ae:	4b1f      	ldr	r3, [pc, #124]	@ (800542c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80053b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053b2:	0c1b      	lsrs	r3, r3, #16
 80053b4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80053b8:	ee07 3a90 	vmov	s15, r3
 80053bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80053c0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80053c4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80053c8:	edd7 6a07 	vldr	s13, [r7, #28]
 80053cc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80053d0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80053d4:	ee17 2a90 	vmov	r2, s15
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80053dc:	4b13      	ldr	r3, [pc, #76]	@ (800542c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80053de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053e0:	0e1b      	lsrs	r3, r3, #24
 80053e2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80053e6:	ee07 3a90 	vmov	s15, r3
 80053ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80053ee:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80053f2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80053f6:	edd7 6a07 	vldr	s13, [r7, #28]
 80053fa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80053fe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005402:	ee17 2a90 	vmov	r2, s15
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800540a:	e008      	b.n	800541e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2200      	movs	r2, #0
 8005410:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	2200      	movs	r2, #0
 8005416:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2200      	movs	r2, #0
 800541c:	609a      	str	r2, [r3, #8]
}
 800541e:	bf00      	nop
 8005420:	3724      	adds	r7, #36	@ 0x24
 8005422:	46bd      	mov	sp, r7
 8005424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005428:	4770      	bx	lr
 800542a:	bf00      	nop
 800542c:	58024400 	.word	0x58024400
 8005430:	03d09000 	.word	0x03d09000
 8005434:	46000000 	.word	0x46000000
 8005438:	4c742400 	.word	0x4c742400
 800543c:	4a742400 	.word	0x4a742400
 8005440:	4bbebc20 	.word	0x4bbebc20

08005444 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8005444:	b480      	push	{r7}
 8005446:	b089      	sub	sp, #36	@ 0x24
 8005448:	af00      	add	r7, sp, #0
 800544a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800544c:	4ba1      	ldr	r3, [pc, #644]	@ (80056d4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800544e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005450:	f003 0303 	and.w	r3, r3, #3
 8005454:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8005456:	4b9f      	ldr	r3, [pc, #636]	@ (80056d4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005458:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800545a:	0d1b      	lsrs	r3, r3, #20
 800545c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005460:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8005462:	4b9c      	ldr	r3, [pc, #624]	@ (80056d4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005464:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005466:	0a1b      	lsrs	r3, r3, #8
 8005468:	f003 0301 	and.w	r3, r3, #1
 800546c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800546e:	4b99      	ldr	r3, [pc, #612]	@ (80056d4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005470:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005472:	08db      	lsrs	r3, r3, #3
 8005474:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005478:	693a      	ldr	r2, [r7, #16]
 800547a:	fb02 f303 	mul.w	r3, r2, r3
 800547e:	ee07 3a90 	vmov	s15, r3
 8005482:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005486:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800548a:	697b      	ldr	r3, [r7, #20]
 800548c:	2b00      	cmp	r3, #0
 800548e:	f000 8111 	beq.w	80056b4 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8005492:	69bb      	ldr	r3, [r7, #24]
 8005494:	2b02      	cmp	r3, #2
 8005496:	f000 8083 	beq.w	80055a0 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800549a:	69bb      	ldr	r3, [r7, #24]
 800549c:	2b02      	cmp	r3, #2
 800549e:	f200 80a1 	bhi.w	80055e4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80054a2:	69bb      	ldr	r3, [r7, #24]
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d003      	beq.n	80054b0 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80054a8:	69bb      	ldr	r3, [r7, #24]
 80054aa:	2b01      	cmp	r3, #1
 80054ac:	d056      	beq.n	800555c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80054ae:	e099      	b.n	80055e4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80054b0:	4b88      	ldr	r3, [pc, #544]	@ (80056d4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f003 0320 	and.w	r3, r3, #32
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d02d      	beq.n	8005518 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80054bc:	4b85      	ldr	r3, [pc, #532]	@ (80056d4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	08db      	lsrs	r3, r3, #3
 80054c2:	f003 0303 	and.w	r3, r3, #3
 80054c6:	4a84      	ldr	r2, [pc, #528]	@ (80056d8 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80054c8:	fa22 f303 	lsr.w	r3, r2, r3
 80054cc:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80054ce:	68bb      	ldr	r3, [r7, #8]
 80054d0:	ee07 3a90 	vmov	s15, r3
 80054d4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80054d8:	697b      	ldr	r3, [r7, #20]
 80054da:	ee07 3a90 	vmov	s15, r3
 80054de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80054e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80054e6:	4b7b      	ldr	r3, [pc, #492]	@ (80056d4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80054e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80054ee:	ee07 3a90 	vmov	s15, r3
 80054f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80054f6:	ed97 6a03 	vldr	s12, [r7, #12]
 80054fa:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80056dc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80054fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005502:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005506:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800550a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800550e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005512:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8005516:	e087      	b.n	8005628 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005518:	697b      	ldr	r3, [r7, #20]
 800551a:	ee07 3a90 	vmov	s15, r3
 800551e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005522:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80056e0 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8005526:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800552a:	4b6a      	ldr	r3, [pc, #424]	@ (80056d4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800552c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800552e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005532:	ee07 3a90 	vmov	s15, r3
 8005536:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800553a:	ed97 6a03 	vldr	s12, [r7, #12]
 800553e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80056dc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005542:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005546:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800554a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800554e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005552:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005556:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800555a:	e065      	b.n	8005628 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800555c:	697b      	ldr	r3, [r7, #20]
 800555e:	ee07 3a90 	vmov	s15, r3
 8005562:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005566:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80056e4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800556a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800556e:	4b59      	ldr	r3, [pc, #356]	@ (80056d4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005570:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005572:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005576:	ee07 3a90 	vmov	s15, r3
 800557a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800557e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005582:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80056dc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005586:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800558a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800558e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005592:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005596:	ee67 7a27 	vmul.f32	s15, s14, s15
 800559a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800559e:	e043      	b.n	8005628 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80055a0:	697b      	ldr	r3, [r7, #20]
 80055a2:	ee07 3a90 	vmov	s15, r3
 80055a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80055aa:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80056e8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80055ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80055b2:	4b48      	ldr	r3, [pc, #288]	@ (80056d4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80055b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80055ba:	ee07 3a90 	vmov	s15, r3
 80055be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80055c2:	ed97 6a03 	vldr	s12, [r7, #12]
 80055c6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80056dc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80055ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80055ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80055d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80055d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80055da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80055de:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80055e2:	e021      	b.n	8005628 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80055e4:	697b      	ldr	r3, [r7, #20]
 80055e6:	ee07 3a90 	vmov	s15, r3
 80055ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80055ee:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80056e4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80055f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80055f6:	4b37      	ldr	r3, [pc, #220]	@ (80056d4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80055f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80055fe:	ee07 3a90 	vmov	s15, r3
 8005602:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005606:	ed97 6a03 	vldr	s12, [r7, #12]
 800560a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80056dc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800560e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005612:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005616:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800561a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800561e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005622:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005626:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8005628:	4b2a      	ldr	r3, [pc, #168]	@ (80056d4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800562a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800562c:	0a5b      	lsrs	r3, r3, #9
 800562e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005632:	ee07 3a90 	vmov	s15, r3
 8005636:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800563a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800563e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005642:	edd7 6a07 	vldr	s13, [r7, #28]
 8005646:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800564a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800564e:	ee17 2a90 	vmov	r2, s15
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8005656:	4b1f      	ldr	r3, [pc, #124]	@ (80056d4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005658:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800565a:	0c1b      	lsrs	r3, r3, #16
 800565c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005660:	ee07 3a90 	vmov	s15, r3
 8005664:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005668:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800566c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005670:	edd7 6a07 	vldr	s13, [r7, #28]
 8005674:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005678:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800567c:	ee17 2a90 	vmov	r2, s15
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8005684:	4b13      	ldr	r3, [pc, #76]	@ (80056d4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005686:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005688:	0e1b      	lsrs	r3, r3, #24
 800568a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800568e:	ee07 3a90 	vmov	s15, r3
 8005692:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005696:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800569a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800569e:	edd7 6a07 	vldr	s13, [r7, #28]
 80056a2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80056a6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80056aa:	ee17 2a90 	vmov	r2, s15
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80056b2:	e008      	b.n	80056c6 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	2200      	movs	r2, #0
 80056b8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	2200      	movs	r2, #0
 80056be:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2200      	movs	r2, #0
 80056c4:	609a      	str	r2, [r3, #8]
}
 80056c6:	bf00      	nop
 80056c8:	3724      	adds	r7, #36	@ 0x24
 80056ca:	46bd      	mov	sp, r7
 80056cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d0:	4770      	bx	lr
 80056d2:	bf00      	nop
 80056d4:	58024400 	.word	0x58024400
 80056d8:	03d09000 	.word	0x03d09000
 80056dc:	46000000 	.word	0x46000000
 80056e0:	4c742400 	.word	0x4c742400
 80056e4:	4a742400 	.word	0x4a742400
 80056e8:	4bbebc20 	.word	0x4bbebc20

080056ec <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80056ec:	b580      	push	{r7, lr}
 80056ee:	b084      	sub	sp, #16
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	6078      	str	r0, [r7, #4]
 80056f4:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80056f6:	2300      	movs	r3, #0
 80056f8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80056fa:	4b53      	ldr	r3, [pc, #332]	@ (8005848 <RCCEx_PLL2_Config+0x15c>)
 80056fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056fe:	f003 0303 	and.w	r3, r3, #3
 8005702:	2b03      	cmp	r3, #3
 8005704:	d101      	bne.n	800570a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8005706:	2301      	movs	r3, #1
 8005708:	e099      	b.n	800583e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800570a:	4b4f      	ldr	r3, [pc, #316]	@ (8005848 <RCCEx_PLL2_Config+0x15c>)
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	4a4e      	ldr	r2, [pc, #312]	@ (8005848 <RCCEx_PLL2_Config+0x15c>)
 8005710:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005714:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005716:	f7fb fcbf 	bl	8001098 <HAL_GetTick>
 800571a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800571c:	e008      	b.n	8005730 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800571e:	f7fb fcbb 	bl	8001098 <HAL_GetTick>
 8005722:	4602      	mov	r2, r0
 8005724:	68bb      	ldr	r3, [r7, #8]
 8005726:	1ad3      	subs	r3, r2, r3
 8005728:	2b02      	cmp	r3, #2
 800572a:	d901      	bls.n	8005730 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800572c:	2303      	movs	r3, #3
 800572e:	e086      	b.n	800583e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005730:	4b45      	ldr	r3, [pc, #276]	@ (8005848 <RCCEx_PLL2_Config+0x15c>)
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005738:	2b00      	cmp	r3, #0
 800573a:	d1f0      	bne.n	800571e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800573c:	4b42      	ldr	r3, [pc, #264]	@ (8005848 <RCCEx_PLL2_Config+0x15c>)
 800573e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005740:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	031b      	lsls	r3, r3, #12
 800574a:	493f      	ldr	r1, [pc, #252]	@ (8005848 <RCCEx_PLL2_Config+0x15c>)
 800574c:	4313      	orrs	r3, r2
 800574e:	628b      	str	r3, [r1, #40]	@ 0x28
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	685b      	ldr	r3, [r3, #4]
 8005754:	3b01      	subs	r3, #1
 8005756:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	689b      	ldr	r3, [r3, #8]
 800575e:	3b01      	subs	r3, #1
 8005760:	025b      	lsls	r3, r3, #9
 8005762:	b29b      	uxth	r3, r3
 8005764:	431a      	orrs	r2, r3
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	68db      	ldr	r3, [r3, #12]
 800576a:	3b01      	subs	r3, #1
 800576c:	041b      	lsls	r3, r3, #16
 800576e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005772:	431a      	orrs	r2, r3
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	691b      	ldr	r3, [r3, #16]
 8005778:	3b01      	subs	r3, #1
 800577a:	061b      	lsls	r3, r3, #24
 800577c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005780:	4931      	ldr	r1, [pc, #196]	@ (8005848 <RCCEx_PLL2_Config+0x15c>)
 8005782:	4313      	orrs	r3, r2
 8005784:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8005786:	4b30      	ldr	r3, [pc, #192]	@ (8005848 <RCCEx_PLL2_Config+0x15c>)
 8005788:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800578a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	695b      	ldr	r3, [r3, #20]
 8005792:	492d      	ldr	r1, [pc, #180]	@ (8005848 <RCCEx_PLL2_Config+0x15c>)
 8005794:	4313      	orrs	r3, r2
 8005796:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8005798:	4b2b      	ldr	r3, [pc, #172]	@ (8005848 <RCCEx_PLL2_Config+0x15c>)
 800579a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800579c:	f023 0220 	bic.w	r2, r3, #32
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	699b      	ldr	r3, [r3, #24]
 80057a4:	4928      	ldr	r1, [pc, #160]	@ (8005848 <RCCEx_PLL2_Config+0x15c>)
 80057a6:	4313      	orrs	r3, r2
 80057a8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80057aa:	4b27      	ldr	r3, [pc, #156]	@ (8005848 <RCCEx_PLL2_Config+0x15c>)
 80057ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057ae:	4a26      	ldr	r2, [pc, #152]	@ (8005848 <RCCEx_PLL2_Config+0x15c>)
 80057b0:	f023 0310 	bic.w	r3, r3, #16
 80057b4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80057b6:	4b24      	ldr	r3, [pc, #144]	@ (8005848 <RCCEx_PLL2_Config+0x15c>)
 80057b8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80057ba:	4b24      	ldr	r3, [pc, #144]	@ (800584c <RCCEx_PLL2_Config+0x160>)
 80057bc:	4013      	ands	r3, r2
 80057be:	687a      	ldr	r2, [r7, #4]
 80057c0:	69d2      	ldr	r2, [r2, #28]
 80057c2:	00d2      	lsls	r2, r2, #3
 80057c4:	4920      	ldr	r1, [pc, #128]	@ (8005848 <RCCEx_PLL2_Config+0x15c>)
 80057c6:	4313      	orrs	r3, r2
 80057c8:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80057ca:	4b1f      	ldr	r3, [pc, #124]	@ (8005848 <RCCEx_PLL2_Config+0x15c>)
 80057cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057ce:	4a1e      	ldr	r2, [pc, #120]	@ (8005848 <RCCEx_PLL2_Config+0x15c>)
 80057d0:	f043 0310 	orr.w	r3, r3, #16
 80057d4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80057d6:	683b      	ldr	r3, [r7, #0]
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d106      	bne.n	80057ea <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80057dc:	4b1a      	ldr	r3, [pc, #104]	@ (8005848 <RCCEx_PLL2_Config+0x15c>)
 80057de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057e0:	4a19      	ldr	r2, [pc, #100]	@ (8005848 <RCCEx_PLL2_Config+0x15c>)
 80057e2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80057e6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80057e8:	e00f      	b.n	800580a <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	2b01      	cmp	r3, #1
 80057ee:	d106      	bne.n	80057fe <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80057f0:	4b15      	ldr	r3, [pc, #84]	@ (8005848 <RCCEx_PLL2_Config+0x15c>)
 80057f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057f4:	4a14      	ldr	r2, [pc, #80]	@ (8005848 <RCCEx_PLL2_Config+0x15c>)
 80057f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80057fa:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80057fc:	e005      	b.n	800580a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80057fe:	4b12      	ldr	r3, [pc, #72]	@ (8005848 <RCCEx_PLL2_Config+0x15c>)
 8005800:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005802:	4a11      	ldr	r2, [pc, #68]	@ (8005848 <RCCEx_PLL2_Config+0x15c>)
 8005804:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005808:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800580a:	4b0f      	ldr	r3, [pc, #60]	@ (8005848 <RCCEx_PLL2_Config+0x15c>)
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	4a0e      	ldr	r2, [pc, #56]	@ (8005848 <RCCEx_PLL2_Config+0x15c>)
 8005810:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005814:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005816:	f7fb fc3f 	bl	8001098 <HAL_GetTick>
 800581a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800581c:	e008      	b.n	8005830 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800581e:	f7fb fc3b 	bl	8001098 <HAL_GetTick>
 8005822:	4602      	mov	r2, r0
 8005824:	68bb      	ldr	r3, [r7, #8]
 8005826:	1ad3      	subs	r3, r2, r3
 8005828:	2b02      	cmp	r3, #2
 800582a:	d901      	bls.n	8005830 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800582c:	2303      	movs	r3, #3
 800582e:	e006      	b.n	800583e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005830:	4b05      	ldr	r3, [pc, #20]	@ (8005848 <RCCEx_PLL2_Config+0x15c>)
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005838:	2b00      	cmp	r3, #0
 800583a:	d0f0      	beq.n	800581e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800583c:	7bfb      	ldrb	r3, [r7, #15]
}
 800583e:	4618      	mov	r0, r3
 8005840:	3710      	adds	r7, #16
 8005842:	46bd      	mov	sp, r7
 8005844:	bd80      	pop	{r7, pc}
 8005846:	bf00      	nop
 8005848:	58024400 	.word	0x58024400
 800584c:	ffff0007 	.word	0xffff0007

08005850 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8005850:	b580      	push	{r7, lr}
 8005852:	b084      	sub	sp, #16
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
 8005858:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800585a:	2300      	movs	r3, #0
 800585c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800585e:	4b53      	ldr	r3, [pc, #332]	@ (80059ac <RCCEx_PLL3_Config+0x15c>)
 8005860:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005862:	f003 0303 	and.w	r3, r3, #3
 8005866:	2b03      	cmp	r3, #3
 8005868:	d101      	bne.n	800586e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800586a:	2301      	movs	r3, #1
 800586c:	e099      	b.n	80059a2 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800586e:	4b4f      	ldr	r3, [pc, #316]	@ (80059ac <RCCEx_PLL3_Config+0x15c>)
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	4a4e      	ldr	r2, [pc, #312]	@ (80059ac <RCCEx_PLL3_Config+0x15c>)
 8005874:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005878:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800587a:	f7fb fc0d 	bl	8001098 <HAL_GetTick>
 800587e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005880:	e008      	b.n	8005894 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005882:	f7fb fc09 	bl	8001098 <HAL_GetTick>
 8005886:	4602      	mov	r2, r0
 8005888:	68bb      	ldr	r3, [r7, #8]
 800588a:	1ad3      	subs	r3, r2, r3
 800588c:	2b02      	cmp	r3, #2
 800588e:	d901      	bls.n	8005894 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005890:	2303      	movs	r3, #3
 8005892:	e086      	b.n	80059a2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005894:	4b45      	ldr	r3, [pc, #276]	@ (80059ac <RCCEx_PLL3_Config+0x15c>)
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800589c:	2b00      	cmp	r3, #0
 800589e:	d1f0      	bne.n	8005882 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80058a0:	4b42      	ldr	r3, [pc, #264]	@ (80059ac <RCCEx_PLL3_Config+0x15c>)
 80058a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058a4:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	051b      	lsls	r3, r3, #20
 80058ae:	493f      	ldr	r1, [pc, #252]	@ (80059ac <RCCEx_PLL3_Config+0x15c>)
 80058b0:	4313      	orrs	r3, r2
 80058b2:	628b      	str	r3, [r1, #40]	@ 0x28
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	685b      	ldr	r3, [r3, #4]
 80058b8:	3b01      	subs	r3, #1
 80058ba:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	689b      	ldr	r3, [r3, #8]
 80058c2:	3b01      	subs	r3, #1
 80058c4:	025b      	lsls	r3, r3, #9
 80058c6:	b29b      	uxth	r3, r3
 80058c8:	431a      	orrs	r2, r3
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	68db      	ldr	r3, [r3, #12]
 80058ce:	3b01      	subs	r3, #1
 80058d0:	041b      	lsls	r3, r3, #16
 80058d2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80058d6:	431a      	orrs	r2, r3
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	691b      	ldr	r3, [r3, #16]
 80058dc:	3b01      	subs	r3, #1
 80058de:	061b      	lsls	r3, r3, #24
 80058e0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80058e4:	4931      	ldr	r1, [pc, #196]	@ (80059ac <RCCEx_PLL3_Config+0x15c>)
 80058e6:	4313      	orrs	r3, r2
 80058e8:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80058ea:	4b30      	ldr	r3, [pc, #192]	@ (80059ac <RCCEx_PLL3_Config+0x15c>)
 80058ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058ee:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	695b      	ldr	r3, [r3, #20]
 80058f6:	492d      	ldr	r1, [pc, #180]	@ (80059ac <RCCEx_PLL3_Config+0x15c>)
 80058f8:	4313      	orrs	r3, r2
 80058fa:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80058fc:	4b2b      	ldr	r3, [pc, #172]	@ (80059ac <RCCEx_PLL3_Config+0x15c>)
 80058fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005900:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	699b      	ldr	r3, [r3, #24]
 8005908:	4928      	ldr	r1, [pc, #160]	@ (80059ac <RCCEx_PLL3_Config+0x15c>)
 800590a:	4313      	orrs	r3, r2
 800590c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800590e:	4b27      	ldr	r3, [pc, #156]	@ (80059ac <RCCEx_PLL3_Config+0x15c>)
 8005910:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005912:	4a26      	ldr	r2, [pc, #152]	@ (80059ac <RCCEx_PLL3_Config+0x15c>)
 8005914:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005918:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800591a:	4b24      	ldr	r3, [pc, #144]	@ (80059ac <RCCEx_PLL3_Config+0x15c>)
 800591c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800591e:	4b24      	ldr	r3, [pc, #144]	@ (80059b0 <RCCEx_PLL3_Config+0x160>)
 8005920:	4013      	ands	r3, r2
 8005922:	687a      	ldr	r2, [r7, #4]
 8005924:	69d2      	ldr	r2, [r2, #28]
 8005926:	00d2      	lsls	r2, r2, #3
 8005928:	4920      	ldr	r1, [pc, #128]	@ (80059ac <RCCEx_PLL3_Config+0x15c>)
 800592a:	4313      	orrs	r3, r2
 800592c:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800592e:	4b1f      	ldr	r3, [pc, #124]	@ (80059ac <RCCEx_PLL3_Config+0x15c>)
 8005930:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005932:	4a1e      	ldr	r2, [pc, #120]	@ (80059ac <RCCEx_PLL3_Config+0x15c>)
 8005934:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005938:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	2b00      	cmp	r3, #0
 800593e:	d106      	bne.n	800594e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8005940:	4b1a      	ldr	r3, [pc, #104]	@ (80059ac <RCCEx_PLL3_Config+0x15c>)
 8005942:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005944:	4a19      	ldr	r2, [pc, #100]	@ (80059ac <RCCEx_PLL3_Config+0x15c>)
 8005946:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800594a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800594c:	e00f      	b.n	800596e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800594e:	683b      	ldr	r3, [r7, #0]
 8005950:	2b01      	cmp	r3, #1
 8005952:	d106      	bne.n	8005962 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005954:	4b15      	ldr	r3, [pc, #84]	@ (80059ac <RCCEx_PLL3_Config+0x15c>)
 8005956:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005958:	4a14      	ldr	r2, [pc, #80]	@ (80059ac <RCCEx_PLL3_Config+0x15c>)
 800595a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800595e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005960:	e005      	b.n	800596e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8005962:	4b12      	ldr	r3, [pc, #72]	@ (80059ac <RCCEx_PLL3_Config+0x15c>)
 8005964:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005966:	4a11      	ldr	r2, [pc, #68]	@ (80059ac <RCCEx_PLL3_Config+0x15c>)
 8005968:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800596c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800596e:	4b0f      	ldr	r3, [pc, #60]	@ (80059ac <RCCEx_PLL3_Config+0x15c>)
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	4a0e      	ldr	r2, [pc, #56]	@ (80059ac <RCCEx_PLL3_Config+0x15c>)
 8005974:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005978:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800597a:	f7fb fb8d 	bl	8001098 <HAL_GetTick>
 800597e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005980:	e008      	b.n	8005994 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005982:	f7fb fb89 	bl	8001098 <HAL_GetTick>
 8005986:	4602      	mov	r2, r0
 8005988:	68bb      	ldr	r3, [r7, #8]
 800598a:	1ad3      	subs	r3, r2, r3
 800598c:	2b02      	cmp	r3, #2
 800598e:	d901      	bls.n	8005994 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005990:	2303      	movs	r3, #3
 8005992:	e006      	b.n	80059a2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005994:	4b05      	ldr	r3, [pc, #20]	@ (80059ac <RCCEx_PLL3_Config+0x15c>)
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800599c:	2b00      	cmp	r3, #0
 800599e:	d0f0      	beq.n	8005982 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80059a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80059a2:	4618      	mov	r0, r3
 80059a4:	3710      	adds	r7, #16
 80059a6:	46bd      	mov	sp, r7
 80059a8:	bd80      	pop	{r7, pc}
 80059aa:	bf00      	nop
 80059ac:	58024400 	.word	0x58024400
 80059b0:	ffff0007 	.word	0xffff0007

080059b4 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80059b4:	b580      	push	{r7, lr}
 80059b6:	b084      	sub	sp, #16
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d101      	bne.n	80059c6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80059c2:	2301      	movs	r3, #1
 80059c4:	e10f      	b.n	8005be6 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	2200      	movs	r2, #0
 80059ca:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	4a87      	ldr	r2, [pc, #540]	@ (8005bf0 <HAL_SPI_Init+0x23c>)
 80059d2:	4293      	cmp	r3, r2
 80059d4:	d00f      	beq.n	80059f6 <HAL_SPI_Init+0x42>
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	4a86      	ldr	r2, [pc, #536]	@ (8005bf4 <HAL_SPI_Init+0x240>)
 80059dc:	4293      	cmp	r3, r2
 80059de:	d00a      	beq.n	80059f6 <HAL_SPI_Init+0x42>
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	4a84      	ldr	r2, [pc, #528]	@ (8005bf8 <HAL_SPI_Init+0x244>)
 80059e6:	4293      	cmp	r3, r2
 80059e8:	d005      	beq.n	80059f6 <HAL_SPI_Init+0x42>
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	68db      	ldr	r3, [r3, #12]
 80059ee:	2b0f      	cmp	r3, #15
 80059f0:	d901      	bls.n	80059f6 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 80059f2:	2301      	movs	r3, #1
 80059f4:	e0f7      	b.n	8005be6 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 80059f6:	6878      	ldr	r0, [r7, #4]
 80059f8:	f000 f900 	bl	8005bfc <SPI_GetPacketSize>
 80059fc:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	4a7b      	ldr	r2, [pc, #492]	@ (8005bf0 <HAL_SPI_Init+0x23c>)
 8005a04:	4293      	cmp	r3, r2
 8005a06:	d00c      	beq.n	8005a22 <HAL_SPI_Init+0x6e>
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	4a79      	ldr	r2, [pc, #484]	@ (8005bf4 <HAL_SPI_Init+0x240>)
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	d007      	beq.n	8005a22 <HAL_SPI_Init+0x6e>
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	4a78      	ldr	r2, [pc, #480]	@ (8005bf8 <HAL_SPI_Init+0x244>)
 8005a18:	4293      	cmp	r3, r2
 8005a1a:	d002      	beq.n	8005a22 <HAL_SPI_Init+0x6e>
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	2b08      	cmp	r3, #8
 8005a20:	d811      	bhi.n	8005a46 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8005a26:	4a72      	ldr	r2, [pc, #456]	@ (8005bf0 <HAL_SPI_Init+0x23c>)
 8005a28:	4293      	cmp	r3, r2
 8005a2a:	d009      	beq.n	8005a40 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	4a70      	ldr	r2, [pc, #448]	@ (8005bf4 <HAL_SPI_Init+0x240>)
 8005a32:	4293      	cmp	r3, r2
 8005a34:	d004      	beq.n	8005a40 <HAL_SPI_Init+0x8c>
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	4a6f      	ldr	r2, [pc, #444]	@ (8005bf8 <HAL_SPI_Init+0x244>)
 8005a3c:	4293      	cmp	r3, r2
 8005a3e:	d104      	bne.n	8005a4a <HAL_SPI_Init+0x96>
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	2b10      	cmp	r3, #16
 8005a44:	d901      	bls.n	8005a4a <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8005a46:	2301      	movs	r3, #1
 8005a48:	e0cd      	b.n	8005be6 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8005a50:	b2db      	uxtb	r3, r3
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d106      	bne.n	8005a64 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	2200      	movs	r2, #0
 8005a5a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005a5e:	6878      	ldr	r0, [r7, #4]
 8005a60:	f7fb f858 	bl	8000b14 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2202      	movs	r2, #2
 8005a68:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	681a      	ldr	r2, [r3, #0]
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	f022 0201 	bic.w	r2, r2, #1
 8005a7a:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	689b      	ldr	r3, [r3, #8]
 8005a82:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8005a86:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	699b      	ldr	r3, [r3, #24]
 8005a8c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005a90:	d119      	bne.n	8005ac6 <HAL_SPI_Init+0x112>
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	685b      	ldr	r3, [r3, #4]
 8005a96:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005a9a:	d103      	bne.n	8005aa4 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d008      	beq.n	8005ab6 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d10c      	bne.n	8005ac6 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8005ab0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005ab4:	d107      	bne.n	8005ac6 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	681a      	ldr	r2, [r3, #0]
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005ac4:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	685b      	ldr	r3, [r3, #4]
 8005aca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d00f      	beq.n	8005af2 <HAL_SPI_Init+0x13e>
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	68db      	ldr	r3, [r3, #12]
 8005ad6:	2b06      	cmp	r3, #6
 8005ad8:	d90b      	bls.n	8005af2 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	430a      	orrs	r2, r1
 8005aee:	601a      	str	r2, [r3, #0]
 8005af0:	e007      	b.n	8005b02 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	681a      	ldr	r2, [r3, #0]
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005b00:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	69da      	ldr	r2, [r3, #28]
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b0a:	431a      	orrs	r2, r3
 8005b0c:	68bb      	ldr	r3, [r7, #8]
 8005b0e:	431a      	orrs	r2, r3
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b14:	ea42 0103 	orr.w	r1, r2, r3
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	68da      	ldr	r2, [r3, #12]
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	430a      	orrs	r2, r1
 8005b22:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b2c:	431a      	orrs	r2, r3
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b32:	431a      	orrs	r2, r3
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	699b      	ldr	r3, [r3, #24]
 8005b38:	431a      	orrs	r2, r3
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	691b      	ldr	r3, [r3, #16]
 8005b3e:	431a      	orrs	r2, r3
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	695b      	ldr	r3, [r3, #20]
 8005b44:	431a      	orrs	r2, r3
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	6a1b      	ldr	r3, [r3, #32]
 8005b4a:	431a      	orrs	r2, r3
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	685b      	ldr	r3, [r3, #4]
 8005b50:	431a      	orrs	r2, r3
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b56:	431a      	orrs	r2, r3
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	689b      	ldr	r3, [r3, #8]
 8005b5c:	431a      	orrs	r2, r3
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b62:	ea42 0103 	orr.w	r1, r2, r3
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	430a      	orrs	r2, r1
 8005b70:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	685b      	ldr	r3, [r3, #4]
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d113      	bne.n	8005ba2 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	689b      	ldr	r3, [r3, #8]
 8005b80:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005b8c:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	689b      	ldr	r3, [r3, #8]
 8005b94:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005ba0:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f022 0201 	bic.w	r2, r2, #1
 8005bb0:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	685b      	ldr	r3, [r3, #4]
 8005bb6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d00a      	beq.n	8005bd4 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	68db      	ldr	r3, [r3, #12]
 8005bc4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	430a      	orrs	r2, r1
 8005bd2:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2200      	movs	r2, #0
 8005bd8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2201      	movs	r2, #1
 8005be0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 8005be4:	2300      	movs	r3, #0
}
 8005be6:	4618      	mov	r0, r3
 8005be8:	3710      	adds	r7, #16
 8005bea:	46bd      	mov	sp, r7
 8005bec:	bd80      	pop	{r7, pc}
 8005bee:	bf00      	nop
 8005bf0:	40013000 	.word	0x40013000
 8005bf4:	40003800 	.word	0x40003800
 8005bf8:	40003c00 	.word	0x40003c00

08005bfc <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8005bfc:	b480      	push	{r7}
 8005bfe:	b085      	sub	sp, #20
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c08:	095b      	lsrs	r3, r3, #5
 8005c0a:	3301      	adds	r3, #1
 8005c0c:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	68db      	ldr	r3, [r3, #12]
 8005c12:	3301      	adds	r3, #1
 8005c14:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8005c16:	68bb      	ldr	r3, [r7, #8]
 8005c18:	3307      	adds	r3, #7
 8005c1a:	08db      	lsrs	r3, r3, #3
 8005c1c:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8005c1e:	68bb      	ldr	r3, [r7, #8]
 8005c20:	68fa      	ldr	r2, [r7, #12]
 8005c22:	fb02 f303 	mul.w	r3, r2, r3
}
 8005c26:	4618      	mov	r0, r3
 8005c28:	3714      	adds	r7, #20
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c30:	4770      	bx	lr

08005c32 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005c32:	b580      	push	{r7, lr}
 8005c34:	b082      	sub	sp, #8
 8005c36:	af00      	add	r7, sp, #0
 8005c38:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d101      	bne.n	8005c44 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005c40:	2301      	movs	r3, #1
 8005c42:	e042      	b.n	8005cca <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d106      	bne.n	8005c5c <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2200      	movs	r2, #0
 8005c52:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005c56:	6878      	ldr	r0, [r7, #4]
 8005c58:	f7fb f8b2 	bl	8000dc0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2224      	movs	r2, #36	@ 0x24
 8005c60:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	681a      	ldr	r2, [r3, #0]
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	f022 0201 	bic.w	r2, r2, #1
 8005c72:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d002      	beq.n	8005c82 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005c7c:	6878      	ldr	r0, [r7, #4]
 8005c7e:	f000 fe1f 	bl	80068c0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005c82:	6878      	ldr	r0, [r7, #4]
 8005c84:	f000 f8b4 	bl	8005df0 <UART_SetConfig>
 8005c88:	4603      	mov	r3, r0
 8005c8a:	2b01      	cmp	r3, #1
 8005c8c:	d101      	bne.n	8005c92 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005c8e:	2301      	movs	r3, #1
 8005c90:	e01b      	b.n	8005cca <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	685a      	ldr	r2, [r3, #4]
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005ca0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	689a      	ldr	r2, [r3, #8]
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005cb0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	681a      	ldr	r2, [r3, #0]
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	f042 0201 	orr.w	r2, r2, #1
 8005cc0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005cc2:	6878      	ldr	r0, [r7, #4]
 8005cc4:	f000 fe9e 	bl	8006a04 <UART_CheckIdleState>
 8005cc8:	4603      	mov	r3, r0
}
 8005cca:	4618      	mov	r0, r3
 8005ccc:	3708      	adds	r7, #8
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	bd80      	pop	{r7, pc}

08005cd2 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005cd2:	b580      	push	{r7, lr}
 8005cd4:	b08a      	sub	sp, #40	@ 0x28
 8005cd6:	af02      	add	r7, sp, #8
 8005cd8:	60f8      	str	r0, [r7, #12]
 8005cda:	60b9      	str	r1, [r7, #8]
 8005cdc:	603b      	str	r3, [r7, #0]
 8005cde:	4613      	mov	r3, r2
 8005ce0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ce8:	2b20      	cmp	r3, #32
 8005cea:	d17b      	bne.n	8005de4 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8005cec:	68bb      	ldr	r3, [r7, #8]
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d002      	beq.n	8005cf8 <HAL_UART_Transmit+0x26>
 8005cf2:	88fb      	ldrh	r3, [r7, #6]
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d101      	bne.n	8005cfc <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005cf8:	2301      	movs	r3, #1
 8005cfa:	e074      	b.n	8005de6 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	2200      	movs	r2, #0
 8005d00:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	2221      	movs	r2, #33	@ 0x21
 8005d08:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005d0c:	f7fb f9c4 	bl	8001098 <HAL_GetTick>
 8005d10:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	88fa      	ldrh	r2, [r7, #6]
 8005d16:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	88fa      	ldrh	r2, [r7, #6]
 8005d1e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	689b      	ldr	r3, [r3, #8]
 8005d26:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d2a:	d108      	bne.n	8005d3e <HAL_UART_Transmit+0x6c>
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	691b      	ldr	r3, [r3, #16]
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d104      	bne.n	8005d3e <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005d34:	2300      	movs	r3, #0
 8005d36:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005d38:	68bb      	ldr	r3, [r7, #8]
 8005d3a:	61bb      	str	r3, [r7, #24]
 8005d3c:	e003      	b.n	8005d46 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005d3e:	68bb      	ldr	r3, [r7, #8]
 8005d40:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005d42:	2300      	movs	r3, #0
 8005d44:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005d46:	e030      	b.n	8005daa <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005d48:	683b      	ldr	r3, [r7, #0]
 8005d4a:	9300      	str	r3, [sp, #0]
 8005d4c:	697b      	ldr	r3, [r7, #20]
 8005d4e:	2200      	movs	r2, #0
 8005d50:	2180      	movs	r1, #128	@ 0x80
 8005d52:	68f8      	ldr	r0, [r7, #12]
 8005d54:	f000 ff00 	bl	8006b58 <UART_WaitOnFlagUntilTimeout>
 8005d58:	4603      	mov	r3, r0
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d005      	beq.n	8005d6a <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	2220      	movs	r2, #32
 8005d62:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8005d66:	2303      	movs	r3, #3
 8005d68:	e03d      	b.n	8005de6 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8005d6a:	69fb      	ldr	r3, [r7, #28]
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d10b      	bne.n	8005d88 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005d70:	69bb      	ldr	r3, [r7, #24]
 8005d72:	881b      	ldrh	r3, [r3, #0]
 8005d74:	461a      	mov	r2, r3
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005d7e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005d80:	69bb      	ldr	r3, [r7, #24]
 8005d82:	3302      	adds	r3, #2
 8005d84:	61bb      	str	r3, [r7, #24]
 8005d86:	e007      	b.n	8005d98 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005d88:	69fb      	ldr	r3, [r7, #28]
 8005d8a:	781a      	ldrb	r2, [r3, #0]
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005d92:	69fb      	ldr	r3, [r7, #28]
 8005d94:	3301      	adds	r3, #1
 8005d96:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005d9e:	b29b      	uxth	r3, r3
 8005da0:	3b01      	subs	r3, #1
 8005da2:	b29a      	uxth	r2, r3
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005db0:	b29b      	uxth	r3, r3
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d1c8      	bne.n	8005d48 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005db6:	683b      	ldr	r3, [r7, #0]
 8005db8:	9300      	str	r3, [sp, #0]
 8005dba:	697b      	ldr	r3, [r7, #20]
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	2140      	movs	r1, #64	@ 0x40
 8005dc0:	68f8      	ldr	r0, [r7, #12]
 8005dc2:	f000 fec9 	bl	8006b58 <UART_WaitOnFlagUntilTimeout>
 8005dc6:	4603      	mov	r3, r0
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d005      	beq.n	8005dd8 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	2220      	movs	r2, #32
 8005dd0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8005dd4:	2303      	movs	r3, #3
 8005dd6:	e006      	b.n	8005de6 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	2220      	movs	r2, #32
 8005ddc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8005de0:	2300      	movs	r3, #0
 8005de2:	e000      	b.n	8005de6 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8005de4:	2302      	movs	r3, #2
  }
}
 8005de6:	4618      	mov	r0, r3
 8005de8:	3720      	adds	r7, #32
 8005dea:	46bd      	mov	sp, r7
 8005dec:	bd80      	pop	{r7, pc}
	...

08005df0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005df0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005df4:	b092      	sub	sp, #72	@ 0x48
 8005df6:	af00      	add	r7, sp, #0
 8005df8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005dfa:	2300      	movs	r3, #0
 8005dfc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005e00:	697b      	ldr	r3, [r7, #20]
 8005e02:	689a      	ldr	r2, [r3, #8]
 8005e04:	697b      	ldr	r3, [r7, #20]
 8005e06:	691b      	ldr	r3, [r3, #16]
 8005e08:	431a      	orrs	r2, r3
 8005e0a:	697b      	ldr	r3, [r7, #20]
 8005e0c:	695b      	ldr	r3, [r3, #20]
 8005e0e:	431a      	orrs	r2, r3
 8005e10:	697b      	ldr	r3, [r7, #20]
 8005e12:	69db      	ldr	r3, [r3, #28]
 8005e14:	4313      	orrs	r3, r2
 8005e16:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005e18:	697b      	ldr	r3, [r7, #20]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	681a      	ldr	r2, [r3, #0]
 8005e1e:	4bbe      	ldr	r3, [pc, #760]	@ (8006118 <UART_SetConfig+0x328>)
 8005e20:	4013      	ands	r3, r2
 8005e22:	697a      	ldr	r2, [r7, #20]
 8005e24:	6812      	ldr	r2, [r2, #0]
 8005e26:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005e28:	430b      	orrs	r3, r1
 8005e2a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005e2c:	697b      	ldr	r3, [r7, #20]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	685b      	ldr	r3, [r3, #4]
 8005e32:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005e36:	697b      	ldr	r3, [r7, #20]
 8005e38:	68da      	ldr	r2, [r3, #12]
 8005e3a:	697b      	ldr	r3, [r7, #20]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	430a      	orrs	r2, r1
 8005e40:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005e42:	697b      	ldr	r3, [r7, #20]
 8005e44:	699b      	ldr	r3, [r3, #24]
 8005e46:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005e48:	697b      	ldr	r3, [r7, #20]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	4ab3      	ldr	r2, [pc, #716]	@ (800611c <UART_SetConfig+0x32c>)
 8005e4e:	4293      	cmp	r3, r2
 8005e50:	d004      	beq.n	8005e5c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005e52:	697b      	ldr	r3, [r7, #20]
 8005e54:	6a1b      	ldr	r3, [r3, #32]
 8005e56:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005e58:	4313      	orrs	r3, r2
 8005e5a:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005e5c:	697b      	ldr	r3, [r7, #20]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	689a      	ldr	r2, [r3, #8]
 8005e62:	4baf      	ldr	r3, [pc, #700]	@ (8006120 <UART_SetConfig+0x330>)
 8005e64:	4013      	ands	r3, r2
 8005e66:	697a      	ldr	r2, [r7, #20]
 8005e68:	6812      	ldr	r2, [r2, #0]
 8005e6a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005e6c:	430b      	orrs	r3, r1
 8005e6e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005e70:	697b      	ldr	r3, [r7, #20]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e76:	f023 010f 	bic.w	r1, r3, #15
 8005e7a:	697b      	ldr	r3, [r7, #20]
 8005e7c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005e7e:	697b      	ldr	r3, [r7, #20]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	430a      	orrs	r2, r1
 8005e84:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005e86:	697b      	ldr	r3, [r7, #20]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	4aa6      	ldr	r2, [pc, #664]	@ (8006124 <UART_SetConfig+0x334>)
 8005e8c:	4293      	cmp	r3, r2
 8005e8e:	d177      	bne.n	8005f80 <UART_SetConfig+0x190>
 8005e90:	4ba5      	ldr	r3, [pc, #660]	@ (8006128 <UART_SetConfig+0x338>)
 8005e92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e94:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005e98:	2b28      	cmp	r3, #40	@ 0x28
 8005e9a:	d86d      	bhi.n	8005f78 <UART_SetConfig+0x188>
 8005e9c:	a201      	add	r2, pc, #4	@ (adr r2, 8005ea4 <UART_SetConfig+0xb4>)
 8005e9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ea2:	bf00      	nop
 8005ea4:	08005f49 	.word	0x08005f49
 8005ea8:	08005f79 	.word	0x08005f79
 8005eac:	08005f79 	.word	0x08005f79
 8005eb0:	08005f79 	.word	0x08005f79
 8005eb4:	08005f79 	.word	0x08005f79
 8005eb8:	08005f79 	.word	0x08005f79
 8005ebc:	08005f79 	.word	0x08005f79
 8005ec0:	08005f79 	.word	0x08005f79
 8005ec4:	08005f51 	.word	0x08005f51
 8005ec8:	08005f79 	.word	0x08005f79
 8005ecc:	08005f79 	.word	0x08005f79
 8005ed0:	08005f79 	.word	0x08005f79
 8005ed4:	08005f79 	.word	0x08005f79
 8005ed8:	08005f79 	.word	0x08005f79
 8005edc:	08005f79 	.word	0x08005f79
 8005ee0:	08005f79 	.word	0x08005f79
 8005ee4:	08005f59 	.word	0x08005f59
 8005ee8:	08005f79 	.word	0x08005f79
 8005eec:	08005f79 	.word	0x08005f79
 8005ef0:	08005f79 	.word	0x08005f79
 8005ef4:	08005f79 	.word	0x08005f79
 8005ef8:	08005f79 	.word	0x08005f79
 8005efc:	08005f79 	.word	0x08005f79
 8005f00:	08005f79 	.word	0x08005f79
 8005f04:	08005f61 	.word	0x08005f61
 8005f08:	08005f79 	.word	0x08005f79
 8005f0c:	08005f79 	.word	0x08005f79
 8005f10:	08005f79 	.word	0x08005f79
 8005f14:	08005f79 	.word	0x08005f79
 8005f18:	08005f79 	.word	0x08005f79
 8005f1c:	08005f79 	.word	0x08005f79
 8005f20:	08005f79 	.word	0x08005f79
 8005f24:	08005f69 	.word	0x08005f69
 8005f28:	08005f79 	.word	0x08005f79
 8005f2c:	08005f79 	.word	0x08005f79
 8005f30:	08005f79 	.word	0x08005f79
 8005f34:	08005f79 	.word	0x08005f79
 8005f38:	08005f79 	.word	0x08005f79
 8005f3c:	08005f79 	.word	0x08005f79
 8005f40:	08005f79 	.word	0x08005f79
 8005f44:	08005f71 	.word	0x08005f71
 8005f48:	2301      	movs	r3, #1
 8005f4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f4e:	e222      	b.n	8006396 <UART_SetConfig+0x5a6>
 8005f50:	2304      	movs	r3, #4
 8005f52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f56:	e21e      	b.n	8006396 <UART_SetConfig+0x5a6>
 8005f58:	2308      	movs	r3, #8
 8005f5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f5e:	e21a      	b.n	8006396 <UART_SetConfig+0x5a6>
 8005f60:	2310      	movs	r3, #16
 8005f62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f66:	e216      	b.n	8006396 <UART_SetConfig+0x5a6>
 8005f68:	2320      	movs	r3, #32
 8005f6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f6e:	e212      	b.n	8006396 <UART_SetConfig+0x5a6>
 8005f70:	2340      	movs	r3, #64	@ 0x40
 8005f72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f76:	e20e      	b.n	8006396 <UART_SetConfig+0x5a6>
 8005f78:	2380      	movs	r3, #128	@ 0x80
 8005f7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005f7e:	e20a      	b.n	8006396 <UART_SetConfig+0x5a6>
 8005f80:	697b      	ldr	r3, [r7, #20]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	4a69      	ldr	r2, [pc, #420]	@ (800612c <UART_SetConfig+0x33c>)
 8005f86:	4293      	cmp	r3, r2
 8005f88:	d130      	bne.n	8005fec <UART_SetConfig+0x1fc>
 8005f8a:	4b67      	ldr	r3, [pc, #412]	@ (8006128 <UART_SetConfig+0x338>)
 8005f8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f8e:	f003 0307 	and.w	r3, r3, #7
 8005f92:	2b05      	cmp	r3, #5
 8005f94:	d826      	bhi.n	8005fe4 <UART_SetConfig+0x1f4>
 8005f96:	a201      	add	r2, pc, #4	@ (adr r2, 8005f9c <UART_SetConfig+0x1ac>)
 8005f98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f9c:	08005fb5 	.word	0x08005fb5
 8005fa0:	08005fbd 	.word	0x08005fbd
 8005fa4:	08005fc5 	.word	0x08005fc5
 8005fa8:	08005fcd 	.word	0x08005fcd
 8005fac:	08005fd5 	.word	0x08005fd5
 8005fb0:	08005fdd 	.word	0x08005fdd
 8005fb4:	2300      	movs	r3, #0
 8005fb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005fba:	e1ec      	b.n	8006396 <UART_SetConfig+0x5a6>
 8005fbc:	2304      	movs	r3, #4
 8005fbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005fc2:	e1e8      	b.n	8006396 <UART_SetConfig+0x5a6>
 8005fc4:	2308      	movs	r3, #8
 8005fc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005fca:	e1e4      	b.n	8006396 <UART_SetConfig+0x5a6>
 8005fcc:	2310      	movs	r3, #16
 8005fce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005fd2:	e1e0      	b.n	8006396 <UART_SetConfig+0x5a6>
 8005fd4:	2320      	movs	r3, #32
 8005fd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005fda:	e1dc      	b.n	8006396 <UART_SetConfig+0x5a6>
 8005fdc:	2340      	movs	r3, #64	@ 0x40
 8005fde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005fe2:	e1d8      	b.n	8006396 <UART_SetConfig+0x5a6>
 8005fe4:	2380      	movs	r3, #128	@ 0x80
 8005fe6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005fea:	e1d4      	b.n	8006396 <UART_SetConfig+0x5a6>
 8005fec:	697b      	ldr	r3, [r7, #20]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	4a4f      	ldr	r2, [pc, #316]	@ (8006130 <UART_SetConfig+0x340>)
 8005ff2:	4293      	cmp	r3, r2
 8005ff4:	d130      	bne.n	8006058 <UART_SetConfig+0x268>
 8005ff6:	4b4c      	ldr	r3, [pc, #304]	@ (8006128 <UART_SetConfig+0x338>)
 8005ff8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ffa:	f003 0307 	and.w	r3, r3, #7
 8005ffe:	2b05      	cmp	r3, #5
 8006000:	d826      	bhi.n	8006050 <UART_SetConfig+0x260>
 8006002:	a201      	add	r2, pc, #4	@ (adr r2, 8006008 <UART_SetConfig+0x218>)
 8006004:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006008:	08006021 	.word	0x08006021
 800600c:	08006029 	.word	0x08006029
 8006010:	08006031 	.word	0x08006031
 8006014:	08006039 	.word	0x08006039
 8006018:	08006041 	.word	0x08006041
 800601c:	08006049 	.word	0x08006049
 8006020:	2300      	movs	r3, #0
 8006022:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006026:	e1b6      	b.n	8006396 <UART_SetConfig+0x5a6>
 8006028:	2304      	movs	r3, #4
 800602a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800602e:	e1b2      	b.n	8006396 <UART_SetConfig+0x5a6>
 8006030:	2308      	movs	r3, #8
 8006032:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006036:	e1ae      	b.n	8006396 <UART_SetConfig+0x5a6>
 8006038:	2310      	movs	r3, #16
 800603a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800603e:	e1aa      	b.n	8006396 <UART_SetConfig+0x5a6>
 8006040:	2320      	movs	r3, #32
 8006042:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006046:	e1a6      	b.n	8006396 <UART_SetConfig+0x5a6>
 8006048:	2340      	movs	r3, #64	@ 0x40
 800604a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800604e:	e1a2      	b.n	8006396 <UART_SetConfig+0x5a6>
 8006050:	2380      	movs	r3, #128	@ 0x80
 8006052:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006056:	e19e      	b.n	8006396 <UART_SetConfig+0x5a6>
 8006058:	697b      	ldr	r3, [r7, #20]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	4a35      	ldr	r2, [pc, #212]	@ (8006134 <UART_SetConfig+0x344>)
 800605e:	4293      	cmp	r3, r2
 8006060:	d130      	bne.n	80060c4 <UART_SetConfig+0x2d4>
 8006062:	4b31      	ldr	r3, [pc, #196]	@ (8006128 <UART_SetConfig+0x338>)
 8006064:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006066:	f003 0307 	and.w	r3, r3, #7
 800606a:	2b05      	cmp	r3, #5
 800606c:	d826      	bhi.n	80060bc <UART_SetConfig+0x2cc>
 800606e:	a201      	add	r2, pc, #4	@ (adr r2, 8006074 <UART_SetConfig+0x284>)
 8006070:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006074:	0800608d 	.word	0x0800608d
 8006078:	08006095 	.word	0x08006095
 800607c:	0800609d 	.word	0x0800609d
 8006080:	080060a5 	.word	0x080060a5
 8006084:	080060ad 	.word	0x080060ad
 8006088:	080060b5 	.word	0x080060b5
 800608c:	2300      	movs	r3, #0
 800608e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006092:	e180      	b.n	8006396 <UART_SetConfig+0x5a6>
 8006094:	2304      	movs	r3, #4
 8006096:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800609a:	e17c      	b.n	8006396 <UART_SetConfig+0x5a6>
 800609c:	2308      	movs	r3, #8
 800609e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060a2:	e178      	b.n	8006396 <UART_SetConfig+0x5a6>
 80060a4:	2310      	movs	r3, #16
 80060a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060aa:	e174      	b.n	8006396 <UART_SetConfig+0x5a6>
 80060ac:	2320      	movs	r3, #32
 80060ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060b2:	e170      	b.n	8006396 <UART_SetConfig+0x5a6>
 80060b4:	2340      	movs	r3, #64	@ 0x40
 80060b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060ba:	e16c      	b.n	8006396 <UART_SetConfig+0x5a6>
 80060bc:	2380      	movs	r3, #128	@ 0x80
 80060be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060c2:	e168      	b.n	8006396 <UART_SetConfig+0x5a6>
 80060c4:	697b      	ldr	r3, [r7, #20]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	4a1b      	ldr	r2, [pc, #108]	@ (8006138 <UART_SetConfig+0x348>)
 80060ca:	4293      	cmp	r3, r2
 80060cc:	d142      	bne.n	8006154 <UART_SetConfig+0x364>
 80060ce:	4b16      	ldr	r3, [pc, #88]	@ (8006128 <UART_SetConfig+0x338>)
 80060d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060d2:	f003 0307 	and.w	r3, r3, #7
 80060d6:	2b05      	cmp	r3, #5
 80060d8:	d838      	bhi.n	800614c <UART_SetConfig+0x35c>
 80060da:	a201      	add	r2, pc, #4	@ (adr r2, 80060e0 <UART_SetConfig+0x2f0>)
 80060dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060e0:	080060f9 	.word	0x080060f9
 80060e4:	08006101 	.word	0x08006101
 80060e8:	08006109 	.word	0x08006109
 80060ec:	08006111 	.word	0x08006111
 80060f0:	0800613d 	.word	0x0800613d
 80060f4:	08006145 	.word	0x08006145
 80060f8:	2300      	movs	r3, #0
 80060fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80060fe:	e14a      	b.n	8006396 <UART_SetConfig+0x5a6>
 8006100:	2304      	movs	r3, #4
 8006102:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006106:	e146      	b.n	8006396 <UART_SetConfig+0x5a6>
 8006108:	2308      	movs	r3, #8
 800610a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800610e:	e142      	b.n	8006396 <UART_SetConfig+0x5a6>
 8006110:	2310      	movs	r3, #16
 8006112:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006116:	e13e      	b.n	8006396 <UART_SetConfig+0x5a6>
 8006118:	cfff69f3 	.word	0xcfff69f3
 800611c:	58000c00 	.word	0x58000c00
 8006120:	11fff4ff 	.word	0x11fff4ff
 8006124:	40011000 	.word	0x40011000
 8006128:	58024400 	.word	0x58024400
 800612c:	40004400 	.word	0x40004400
 8006130:	40004800 	.word	0x40004800
 8006134:	40004c00 	.word	0x40004c00
 8006138:	40005000 	.word	0x40005000
 800613c:	2320      	movs	r3, #32
 800613e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006142:	e128      	b.n	8006396 <UART_SetConfig+0x5a6>
 8006144:	2340      	movs	r3, #64	@ 0x40
 8006146:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800614a:	e124      	b.n	8006396 <UART_SetConfig+0x5a6>
 800614c:	2380      	movs	r3, #128	@ 0x80
 800614e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006152:	e120      	b.n	8006396 <UART_SetConfig+0x5a6>
 8006154:	697b      	ldr	r3, [r7, #20]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	4acb      	ldr	r2, [pc, #812]	@ (8006488 <UART_SetConfig+0x698>)
 800615a:	4293      	cmp	r3, r2
 800615c:	d176      	bne.n	800624c <UART_SetConfig+0x45c>
 800615e:	4bcb      	ldr	r3, [pc, #812]	@ (800648c <UART_SetConfig+0x69c>)
 8006160:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006162:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006166:	2b28      	cmp	r3, #40	@ 0x28
 8006168:	d86c      	bhi.n	8006244 <UART_SetConfig+0x454>
 800616a:	a201      	add	r2, pc, #4	@ (adr r2, 8006170 <UART_SetConfig+0x380>)
 800616c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006170:	08006215 	.word	0x08006215
 8006174:	08006245 	.word	0x08006245
 8006178:	08006245 	.word	0x08006245
 800617c:	08006245 	.word	0x08006245
 8006180:	08006245 	.word	0x08006245
 8006184:	08006245 	.word	0x08006245
 8006188:	08006245 	.word	0x08006245
 800618c:	08006245 	.word	0x08006245
 8006190:	0800621d 	.word	0x0800621d
 8006194:	08006245 	.word	0x08006245
 8006198:	08006245 	.word	0x08006245
 800619c:	08006245 	.word	0x08006245
 80061a0:	08006245 	.word	0x08006245
 80061a4:	08006245 	.word	0x08006245
 80061a8:	08006245 	.word	0x08006245
 80061ac:	08006245 	.word	0x08006245
 80061b0:	08006225 	.word	0x08006225
 80061b4:	08006245 	.word	0x08006245
 80061b8:	08006245 	.word	0x08006245
 80061bc:	08006245 	.word	0x08006245
 80061c0:	08006245 	.word	0x08006245
 80061c4:	08006245 	.word	0x08006245
 80061c8:	08006245 	.word	0x08006245
 80061cc:	08006245 	.word	0x08006245
 80061d0:	0800622d 	.word	0x0800622d
 80061d4:	08006245 	.word	0x08006245
 80061d8:	08006245 	.word	0x08006245
 80061dc:	08006245 	.word	0x08006245
 80061e0:	08006245 	.word	0x08006245
 80061e4:	08006245 	.word	0x08006245
 80061e8:	08006245 	.word	0x08006245
 80061ec:	08006245 	.word	0x08006245
 80061f0:	08006235 	.word	0x08006235
 80061f4:	08006245 	.word	0x08006245
 80061f8:	08006245 	.word	0x08006245
 80061fc:	08006245 	.word	0x08006245
 8006200:	08006245 	.word	0x08006245
 8006204:	08006245 	.word	0x08006245
 8006208:	08006245 	.word	0x08006245
 800620c:	08006245 	.word	0x08006245
 8006210:	0800623d 	.word	0x0800623d
 8006214:	2301      	movs	r3, #1
 8006216:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800621a:	e0bc      	b.n	8006396 <UART_SetConfig+0x5a6>
 800621c:	2304      	movs	r3, #4
 800621e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006222:	e0b8      	b.n	8006396 <UART_SetConfig+0x5a6>
 8006224:	2308      	movs	r3, #8
 8006226:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800622a:	e0b4      	b.n	8006396 <UART_SetConfig+0x5a6>
 800622c:	2310      	movs	r3, #16
 800622e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006232:	e0b0      	b.n	8006396 <UART_SetConfig+0x5a6>
 8006234:	2320      	movs	r3, #32
 8006236:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800623a:	e0ac      	b.n	8006396 <UART_SetConfig+0x5a6>
 800623c:	2340      	movs	r3, #64	@ 0x40
 800623e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006242:	e0a8      	b.n	8006396 <UART_SetConfig+0x5a6>
 8006244:	2380      	movs	r3, #128	@ 0x80
 8006246:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800624a:	e0a4      	b.n	8006396 <UART_SetConfig+0x5a6>
 800624c:	697b      	ldr	r3, [r7, #20]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	4a8f      	ldr	r2, [pc, #572]	@ (8006490 <UART_SetConfig+0x6a0>)
 8006252:	4293      	cmp	r3, r2
 8006254:	d130      	bne.n	80062b8 <UART_SetConfig+0x4c8>
 8006256:	4b8d      	ldr	r3, [pc, #564]	@ (800648c <UART_SetConfig+0x69c>)
 8006258:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800625a:	f003 0307 	and.w	r3, r3, #7
 800625e:	2b05      	cmp	r3, #5
 8006260:	d826      	bhi.n	80062b0 <UART_SetConfig+0x4c0>
 8006262:	a201      	add	r2, pc, #4	@ (adr r2, 8006268 <UART_SetConfig+0x478>)
 8006264:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006268:	08006281 	.word	0x08006281
 800626c:	08006289 	.word	0x08006289
 8006270:	08006291 	.word	0x08006291
 8006274:	08006299 	.word	0x08006299
 8006278:	080062a1 	.word	0x080062a1
 800627c:	080062a9 	.word	0x080062a9
 8006280:	2300      	movs	r3, #0
 8006282:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006286:	e086      	b.n	8006396 <UART_SetConfig+0x5a6>
 8006288:	2304      	movs	r3, #4
 800628a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800628e:	e082      	b.n	8006396 <UART_SetConfig+0x5a6>
 8006290:	2308      	movs	r3, #8
 8006292:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006296:	e07e      	b.n	8006396 <UART_SetConfig+0x5a6>
 8006298:	2310      	movs	r3, #16
 800629a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800629e:	e07a      	b.n	8006396 <UART_SetConfig+0x5a6>
 80062a0:	2320      	movs	r3, #32
 80062a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80062a6:	e076      	b.n	8006396 <UART_SetConfig+0x5a6>
 80062a8:	2340      	movs	r3, #64	@ 0x40
 80062aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80062ae:	e072      	b.n	8006396 <UART_SetConfig+0x5a6>
 80062b0:	2380      	movs	r3, #128	@ 0x80
 80062b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80062b6:	e06e      	b.n	8006396 <UART_SetConfig+0x5a6>
 80062b8:	697b      	ldr	r3, [r7, #20]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	4a75      	ldr	r2, [pc, #468]	@ (8006494 <UART_SetConfig+0x6a4>)
 80062be:	4293      	cmp	r3, r2
 80062c0:	d130      	bne.n	8006324 <UART_SetConfig+0x534>
 80062c2:	4b72      	ldr	r3, [pc, #456]	@ (800648c <UART_SetConfig+0x69c>)
 80062c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062c6:	f003 0307 	and.w	r3, r3, #7
 80062ca:	2b05      	cmp	r3, #5
 80062cc:	d826      	bhi.n	800631c <UART_SetConfig+0x52c>
 80062ce:	a201      	add	r2, pc, #4	@ (adr r2, 80062d4 <UART_SetConfig+0x4e4>)
 80062d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062d4:	080062ed 	.word	0x080062ed
 80062d8:	080062f5 	.word	0x080062f5
 80062dc:	080062fd 	.word	0x080062fd
 80062e0:	08006305 	.word	0x08006305
 80062e4:	0800630d 	.word	0x0800630d
 80062e8:	08006315 	.word	0x08006315
 80062ec:	2300      	movs	r3, #0
 80062ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80062f2:	e050      	b.n	8006396 <UART_SetConfig+0x5a6>
 80062f4:	2304      	movs	r3, #4
 80062f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80062fa:	e04c      	b.n	8006396 <UART_SetConfig+0x5a6>
 80062fc:	2308      	movs	r3, #8
 80062fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006302:	e048      	b.n	8006396 <UART_SetConfig+0x5a6>
 8006304:	2310      	movs	r3, #16
 8006306:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800630a:	e044      	b.n	8006396 <UART_SetConfig+0x5a6>
 800630c:	2320      	movs	r3, #32
 800630e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006312:	e040      	b.n	8006396 <UART_SetConfig+0x5a6>
 8006314:	2340      	movs	r3, #64	@ 0x40
 8006316:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800631a:	e03c      	b.n	8006396 <UART_SetConfig+0x5a6>
 800631c:	2380      	movs	r3, #128	@ 0x80
 800631e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006322:	e038      	b.n	8006396 <UART_SetConfig+0x5a6>
 8006324:	697b      	ldr	r3, [r7, #20]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	4a5b      	ldr	r2, [pc, #364]	@ (8006498 <UART_SetConfig+0x6a8>)
 800632a:	4293      	cmp	r3, r2
 800632c:	d130      	bne.n	8006390 <UART_SetConfig+0x5a0>
 800632e:	4b57      	ldr	r3, [pc, #348]	@ (800648c <UART_SetConfig+0x69c>)
 8006330:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006332:	f003 0307 	and.w	r3, r3, #7
 8006336:	2b05      	cmp	r3, #5
 8006338:	d826      	bhi.n	8006388 <UART_SetConfig+0x598>
 800633a:	a201      	add	r2, pc, #4	@ (adr r2, 8006340 <UART_SetConfig+0x550>)
 800633c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006340:	08006359 	.word	0x08006359
 8006344:	08006361 	.word	0x08006361
 8006348:	08006369 	.word	0x08006369
 800634c:	08006371 	.word	0x08006371
 8006350:	08006379 	.word	0x08006379
 8006354:	08006381 	.word	0x08006381
 8006358:	2302      	movs	r3, #2
 800635a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800635e:	e01a      	b.n	8006396 <UART_SetConfig+0x5a6>
 8006360:	2304      	movs	r3, #4
 8006362:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006366:	e016      	b.n	8006396 <UART_SetConfig+0x5a6>
 8006368:	2308      	movs	r3, #8
 800636a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800636e:	e012      	b.n	8006396 <UART_SetConfig+0x5a6>
 8006370:	2310      	movs	r3, #16
 8006372:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006376:	e00e      	b.n	8006396 <UART_SetConfig+0x5a6>
 8006378:	2320      	movs	r3, #32
 800637a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800637e:	e00a      	b.n	8006396 <UART_SetConfig+0x5a6>
 8006380:	2340      	movs	r3, #64	@ 0x40
 8006382:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006386:	e006      	b.n	8006396 <UART_SetConfig+0x5a6>
 8006388:	2380      	movs	r3, #128	@ 0x80
 800638a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800638e:	e002      	b.n	8006396 <UART_SetConfig+0x5a6>
 8006390:	2380      	movs	r3, #128	@ 0x80
 8006392:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006396:	697b      	ldr	r3, [r7, #20]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	4a3f      	ldr	r2, [pc, #252]	@ (8006498 <UART_SetConfig+0x6a8>)
 800639c:	4293      	cmp	r3, r2
 800639e:	f040 80f8 	bne.w	8006592 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80063a2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80063a6:	2b20      	cmp	r3, #32
 80063a8:	dc46      	bgt.n	8006438 <UART_SetConfig+0x648>
 80063aa:	2b02      	cmp	r3, #2
 80063ac:	f2c0 8082 	blt.w	80064b4 <UART_SetConfig+0x6c4>
 80063b0:	3b02      	subs	r3, #2
 80063b2:	2b1e      	cmp	r3, #30
 80063b4:	d87e      	bhi.n	80064b4 <UART_SetConfig+0x6c4>
 80063b6:	a201      	add	r2, pc, #4	@ (adr r2, 80063bc <UART_SetConfig+0x5cc>)
 80063b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063bc:	0800643f 	.word	0x0800643f
 80063c0:	080064b5 	.word	0x080064b5
 80063c4:	08006447 	.word	0x08006447
 80063c8:	080064b5 	.word	0x080064b5
 80063cc:	080064b5 	.word	0x080064b5
 80063d0:	080064b5 	.word	0x080064b5
 80063d4:	08006457 	.word	0x08006457
 80063d8:	080064b5 	.word	0x080064b5
 80063dc:	080064b5 	.word	0x080064b5
 80063e0:	080064b5 	.word	0x080064b5
 80063e4:	080064b5 	.word	0x080064b5
 80063e8:	080064b5 	.word	0x080064b5
 80063ec:	080064b5 	.word	0x080064b5
 80063f0:	080064b5 	.word	0x080064b5
 80063f4:	08006467 	.word	0x08006467
 80063f8:	080064b5 	.word	0x080064b5
 80063fc:	080064b5 	.word	0x080064b5
 8006400:	080064b5 	.word	0x080064b5
 8006404:	080064b5 	.word	0x080064b5
 8006408:	080064b5 	.word	0x080064b5
 800640c:	080064b5 	.word	0x080064b5
 8006410:	080064b5 	.word	0x080064b5
 8006414:	080064b5 	.word	0x080064b5
 8006418:	080064b5 	.word	0x080064b5
 800641c:	080064b5 	.word	0x080064b5
 8006420:	080064b5 	.word	0x080064b5
 8006424:	080064b5 	.word	0x080064b5
 8006428:	080064b5 	.word	0x080064b5
 800642c:	080064b5 	.word	0x080064b5
 8006430:	080064b5 	.word	0x080064b5
 8006434:	080064a7 	.word	0x080064a7
 8006438:	2b40      	cmp	r3, #64	@ 0x40
 800643a:	d037      	beq.n	80064ac <UART_SetConfig+0x6bc>
 800643c:	e03a      	b.n	80064b4 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800643e:	f7fe fe97 	bl	8005170 <HAL_RCCEx_GetD3PCLK1Freq>
 8006442:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006444:	e03c      	b.n	80064c0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006446:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800644a:	4618      	mov	r0, r3
 800644c:	f7fe fea6 	bl	800519c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006450:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006452:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006454:	e034      	b.n	80064c0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006456:	f107 0318 	add.w	r3, r7, #24
 800645a:	4618      	mov	r0, r3
 800645c:	f7fe fff2 	bl	8005444 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006460:	69fb      	ldr	r3, [r7, #28]
 8006462:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006464:	e02c      	b.n	80064c0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006466:	4b09      	ldr	r3, [pc, #36]	@ (800648c <UART_SetConfig+0x69c>)
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	f003 0320 	and.w	r3, r3, #32
 800646e:	2b00      	cmp	r3, #0
 8006470:	d016      	beq.n	80064a0 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006472:	4b06      	ldr	r3, [pc, #24]	@ (800648c <UART_SetConfig+0x69c>)
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	08db      	lsrs	r3, r3, #3
 8006478:	f003 0303 	and.w	r3, r3, #3
 800647c:	4a07      	ldr	r2, [pc, #28]	@ (800649c <UART_SetConfig+0x6ac>)
 800647e:	fa22 f303 	lsr.w	r3, r2, r3
 8006482:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006484:	e01c      	b.n	80064c0 <UART_SetConfig+0x6d0>
 8006486:	bf00      	nop
 8006488:	40011400 	.word	0x40011400
 800648c:	58024400 	.word	0x58024400
 8006490:	40007800 	.word	0x40007800
 8006494:	40007c00 	.word	0x40007c00
 8006498:	58000c00 	.word	0x58000c00
 800649c:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 80064a0:	4b9d      	ldr	r3, [pc, #628]	@ (8006718 <UART_SetConfig+0x928>)
 80064a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80064a4:	e00c      	b.n	80064c0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80064a6:	4b9d      	ldr	r3, [pc, #628]	@ (800671c <UART_SetConfig+0x92c>)
 80064a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80064aa:	e009      	b.n	80064c0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80064ac:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80064b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80064b2:	e005      	b.n	80064c0 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 80064b4:	2300      	movs	r3, #0
 80064b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80064b8:	2301      	movs	r3, #1
 80064ba:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80064be:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80064c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	f000 81de 	beq.w	8006884 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80064c8:	697b      	ldr	r3, [r7, #20]
 80064ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064cc:	4a94      	ldr	r2, [pc, #592]	@ (8006720 <UART_SetConfig+0x930>)
 80064ce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80064d2:	461a      	mov	r2, r3
 80064d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80064d6:	fbb3 f3f2 	udiv	r3, r3, r2
 80064da:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80064dc:	697b      	ldr	r3, [r7, #20]
 80064de:	685a      	ldr	r2, [r3, #4]
 80064e0:	4613      	mov	r3, r2
 80064e2:	005b      	lsls	r3, r3, #1
 80064e4:	4413      	add	r3, r2
 80064e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80064e8:	429a      	cmp	r2, r3
 80064ea:	d305      	bcc.n	80064f8 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80064ec:	697b      	ldr	r3, [r7, #20]
 80064ee:	685b      	ldr	r3, [r3, #4]
 80064f0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80064f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80064f4:	429a      	cmp	r2, r3
 80064f6:	d903      	bls.n	8006500 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 80064f8:	2301      	movs	r3, #1
 80064fa:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80064fe:	e1c1      	b.n	8006884 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006500:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006502:	2200      	movs	r2, #0
 8006504:	60bb      	str	r3, [r7, #8]
 8006506:	60fa      	str	r2, [r7, #12]
 8006508:	697b      	ldr	r3, [r7, #20]
 800650a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800650c:	4a84      	ldr	r2, [pc, #528]	@ (8006720 <UART_SetConfig+0x930>)
 800650e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006512:	b29b      	uxth	r3, r3
 8006514:	2200      	movs	r2, #0
 8006516:	603b      	str	r3, [r7, #0]
 8006518:	607a      	str	r2, [r7, #4]
 800651a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800651e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006522:	f7f9 fed9 	bl	80002d8 <__aeabi_uldivmod>
 8006526:	4602      	mov	r2, r0
 8006528:	460b      	mov	r3, r1
 800652a:	4610      	mov	r0, r2
 800652c:	4619      	mov	r1, r3
 800652e:	f04f 0200 	mov.w	r2, #0
 8006532:	f04f 0300 	mov.w	r3, #0
 8006536:	020b      	lsls	r3, r1, #8
 8006538:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800653c:	0202      	lsls	r2, r0, #8
 800653e:	6979      	ldr	r1, [r7, #20]
 8006540:	6849      	ldr	r1, [r1, #4]
 8006542:	0849      	lsrs	r1, r1, #1
 8006544:	2000      	movs	r0, #0
 8006546:	460c      	mov	r4, r1
 8006548:	4605      	mov	r5, r0
 800654a:	eb12 0804 	adds.w	r8, r2, r4
 800654e:	eb43 0905 	adc.w	r9, r3, r5
 8006552:	697b      	ldr	r3, [r7, #20]
 8006554:	685b      	ldr	r3, [r3, #4]
 8006556:	2200      	movs	r2, #0
 8006558:	469a      	mov	sl, r3
 800655a:	4693      	mov	fp, r2
 800655c:	4652      	mov	r2, sl
 800655e:	465b      	mov	r3, fp
 8006560:	4640      	mov	r0, r8
 8006562:	4649      	mov	r1, r9
 8006564:	f7f9 feb8 	bl	80002d8 <__aeabi_uldivmod>
 8006568:	4602      	mov	r2, r0
 800656a:	460b      	mov	r3, r1
 800656c:	4613      	mov	r3, r2
 800656e:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006570:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006572:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006576:	d308      	bcc.n	800658a <UART_SetConfig+0x79a>
 8006578:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800657a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800657e:	d204      	bcs.n	800658a <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8006580:	697b      	ldr	r3, [r7, #20]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006586:	60da      	str	r2, [r3, #12]
 8006588:	e17c      	b.n	8006884 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800658a:	2301      	movs	r3, #1
 800658c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8006590:	e178      	b.n	8006884 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006592:	697b      	ldr	r3, [r7, #20]
 8006594:	69db      	ldr	r3, [r3, #28]
 8006596:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800659a:	f040 80c5 	bne.w	8006728 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800659e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80065a2:	2b20      	cmp	r3, #32
 80065a4:	dc48      	bgt.n	8006638 <UART_SetConfig+0x848>
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	db7b      	blt.n	80066a2 <UART_SetConfig+0x8b2>
 80065aa:	2b20      	cmp	r3, #32
 80065ac:	d879      	bhi.n	80066a2 <UART_SetConfig+0x8b2>
 80065ae:	a201      	add	r2, pc, #4	@ (adr r2, 80065b4 <UART_SetConfig+0x7c4>)
 80065b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065b4:	0800663f 	.word	0x0800663f
 80065b8:	08006647 	.word	0x08006647
 80065bc:	080066a3 	.word	0x080066a3
 80065c0:	080066a3 	.word	0x080066a3
 80065c4:	0800664f 	.word	0x0800664f
 80065c8:	080066a3 	.word	0x080066a3
 80065cc:	080066a3 	.word	0x080066a3
 80065d0:	080066a3 	.word	0x080066a3
 80065d4:	0800665f 	.word	0x0800665f
 80065d8:	080066a3 	.word	0x080066a3
 80065dc:	080066a3 	.word	0x080066a3
 80065e0:	080066a3 	.word	0x080066a3
 80065e4:	080066a3 	.word	0x080066a3
 80065e8:	080066a3 	.word	0x080066a3
 80065ec:	080066a3 	.word	0x080066a3
 80065f0:	080066a3 	.word	0x080066a3
 80065f4:	0800666f 	.word	0x0800666f
 80065f8:	080066a3 	.word	0x080066a3
 80065fc:	080066a3 	.word	0x080066a3
 8006600:	080066a3 	.word	0x080066a3
 8006604:	080066a3 	.word	0x080066a3
 8006608:	080066a3 	.word	0x080066a3
 800660c:	080066a3 	.word	0x080066a3
 8006610:	080066a3 	.word	0x080066a3
 8006614:	080066a3 	.word	0x080066a3
 8006618:	080066a3 	.word	0x080066a3
 800661c:	080066a3 	.word	0x080066a3
 8006620:	080066a3 	.word	0x080066a3
 8006624:	080066a3 	.word	0x080066a3
 8006628:	080066a3 	.word	0x080066a3
 800662c:	080066a3 	.word	0x080066a3
 8006630:	080066a3 	.word	0x080066a3
 8006634:	08006695 	.word	0x08006695
 8006638:	2b40      	cmp	r3, #64	@ 0x40
 800663a:	d02e      	beq.n	800669a <UART_SetConfig+0x8aa>
 800663c:	e031      	b.n	80066a2 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800663e:	f7fd fb61 	bl	8003d04 <HAL_RCC_GetPCLK1Freq>
 8006642:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006644:	e033      	b.n	80066ae <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006646:	f7fd fb73 	bl	8003d30 <HAL_RCC_GetPCLK2Freq>
 800664a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800664c:	e02f      	b.n	80066ae <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800664e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006652:	4618      	mov	r0, r3
 8006654:	f7fe fda2 	bl	800519c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006658:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800665a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800665c:	e027      	b.n	80066ae <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800665e:	f107 0318 	add.w	r3, r7, #24
 8006662:	4618      	mov	r0, r3
 8006664:	f7fe feee 	bl	8005444 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006668:	69fb      	ldr	r3, [r7, #28]
 800666a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800666c:	e01f      	b.n	80066ae <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800666e:	4b2d      	ldr	r3, [pc, #180]	@ (8006724 <UART_SetConfig+0x934>)
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	f003 0320 	and.w	r3, r3, #32
 8006676:	2b00      	cmp	r3, #0
 8006678:	d009      	beq.n	800668e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800667a:	4b2a      	ldr	r3, [pc, #168]	@ (8006724 <UART_SetConfig+0x934>)
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	08db      	lsrs	r3, r3, #3
 8006680:	f003 0303 	and.w	r3, r3, #3
 8006684:	4a24      	ldr	r2, [pc, #144]	@ (8006718 <UART_SetConfig+0x928>)
 8006686:	fa22 f303 	lsr.w	r3, r2, r3
 800668a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800668c:	e00f      	b.n	80066ae <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800668e:	4b22      	ldr	r3, [pc, #136]	@ (8006718 <UART_SetConfig+0x928>)
 8006690:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006692:	e00c      	b.n	80066ae <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006694:	4b21      	ldr	r3, [pc, #132]	@ (800671c <UART_SetConfig+0x92c>)
 8006696:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006698:	e009      	b.n	80066ae <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800669a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800669e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80066a0:	e005      	b.n	80066ae <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 80066a2:	2300      	movs	r3, #0
 80066a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80066a6:	2301      	movs	r3, #1
 80066a8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80066ac:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80066ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	f000 80e7 	beq.w	8006884 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80066b6:	697b      	ldr	r3, [r7, #20]
 80066b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066ba:	4a19      	ldr	r2, [pc, #100]	@ (8006720 <UART_SetConfig+0x930>)
 80066bc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80066c0:	461a      	mov	r2, r3
 80066c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80066c4:	fbb3 f3f2 	udiv	r3, r3, r2
 80066c8:	005a      	lsls	r2, r3, #1
 80066ca:	697b      	ldr	r3, [r7, #20]
 80066cc:	685b      	ldr	r3, [r3, #4]
 80066ce:	085b      	lsrs	r3, r3, #1
 80066d0:	441a      	add	r2, r3
 80066d2:	697b      	ldr	r3, [r7, #20]
 80066d4:	685b      	ldr	r3, [r3, #4]
 80066d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80066da:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80066dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066de:	2b0f      	cmp	r3, #15
 80066e0:	d916      	bls.n	8006710 <UART_SetConfig+0x920>
 80066e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80066e8:	d212      	bcs.n	8006710 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80066ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066ec:	b29b      	uxth	r3, r3
 80066ee:	f023 030f 	bic.w	r3, r3, #15
 80066f2:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80066f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066f6:	085b      	lsrs	r3, r3, #1
 80066f8:	b29b      	uxth	r3, r3
 80066fa:	f003 0307 	and.w	r3, r3, #7
 80066fe:	b29a      	uxth	r2, r3
 8006700:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006702:	4313      	orrs	r3, r2
 8006704:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8006706:	697b      	ldr	r3, [r7, #20]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800670c:	60da      	str	r2, [r3, #12]
 800670e:	e0b9      	b.n	8006884 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8006710:	2301      	movs	r3, #1
 8006712:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8006716:	e0b5      	b.n	8006884 <UART_SetConfig+0xa94>
 8006718:	03d09000 	.word	0x03d09000
 800671c:	003d0900 	.word	0x003d0900
 8006720:	0800c68c 	.word	0x0800c68c
 8006724:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8006728:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800672c:	2b20      	cmp	r3, #32
 800672e:	dc49      	bgt.n	80067c4 <UART_SetConfig+0x9d4>
 8006730:	2b00      	cmp	r3, #0
 8006732:	db7c      	blt.n	800682e <UART_SetConfig+0xa3e>
 8006734:	2b20      	cmp	r3, #32
 8006736:	d87a      	bhi.n	800682e <UART_SetConfig+0xa3e>
 8006738:	a201      	add	r2, pc, #4	@ (adr r2, 8006740 <UART_SetConfig+0x950>)
 800673a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800673e:	bf00      	nop
 8006740:	080067cb 	.word	0x080067cb
 8006744:	080067d3 	.word	0x080067d3
 8006748:	0800682f 	.word	0x0800682f
 800674c:	0800682f 	.word	0x0800682f
 8006750:	080067db 	.word	0x080067db
 8006754:	0800682f 	.word	0x0800682f
 8006758:	0800682f 	.word	0x0800682f
 800675c:	0800682f 	.word	0x0800682f
 8006760:	080067eb 	.word	0x080067eb
 8006764:	0800682f 	.word	0x0800682f
 8006768:	0800682f 	.word	0x0800682f
 800676c:	0800682f 	.word	0x0800682f
 8006770:	0800682f 	.word	0x0800682f
 8006774:	0800682f 	.word	0x0800682f
 8006778:	0800682f 	.word	0x0800682f
 800677c:	0800682f 	.word	0x0800682f
 8006780:	080067fb 	.word	0x080067fb
 8006784:	0800682f 	.word	0x0800682f
 8006788:	0800682f 	.word	0x0800682f
 800678c:	0800682f 	.word	0x0800682f
 8006790:	0800682f 	.word	0x0800682f
 8006794:	0800682f 	.word	0x0800682f
 8006798:	0800682f 	.word	0x0800682f
 800679c:	0800682f 	.word	0x0800682f
 80067a0:	0800682f 	.word	0x0800682f
 80067a4:	0800682f 	.word	0x0800682f
 80067a8:	0800682f 	.word	0x0800682f
 80067ac:	0800682f 	.word	0x0800682f
 80067b0:	0800682f 	.word	0x0800682f
 80067b4:	0800682f 	.word	0x0800682f
 80067b8:	0800682f 	.word	0x0800682f
 80067bc:	0800682f 	.word	0x0800682f
 80067c0:	08006821 	.word	0x08006821
 80067c4:	2b40      	cmp	r3, #64	@ 0x40
 80067c6:	d02e      	beq.n	8006826 <UART_SetConfig+0xa36>
 80067c8:	e031      	b.n	800682e <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80067ca:	f7fd fa9b 	bl	8003d04 <HAL_RCC_GetPCLK1Freq>
 80067ce:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80067d0:	e033      	b.n	800683a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80067d2:	f7fd faad 	bl	8003d30 <HAL_RCC_GetPCLK2Freq>
 80067d6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80067d8:	e02f      	b.n	800683a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80067da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80067de:	4618      	mov	r0, r3
 80067e0:	f7fe fcdc 	bl	800519c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80067e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80067e8:	e027      	b.n	800683a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80067ea:	f107 0318 	add.w	r3, r7, #24
 80067ee:	4618      	mov	r0, r3
 80067f0:	f7fe fe28 	bl	8005444 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80067f4:	69fb      	ldr	r3, [r7, #28]
 80067f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80067f8:	e01f      	b.n	800683a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80067fa:	4b2d      	ldr	r3, [pc, #180]	@ (80068b0 <UART_SetConfig+0xac0>)
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	f003 0320 	and.w	r3, r3, #32
 8006802:	2b00      	cmp	r3, #0
 8006804:	d009      	beq.n	800681a <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006806:	4b2a      	ldr	r3, [pc, #168]	@ (80068b0 <UART_SetConfig+0xac0>)
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	08db      	lsrs	r3, r3, #3
 800680c:	f003 0303 	and.w	r3, r3, #3
 8006810:	4a28      	ldr	r2, [pc, #160]	@ (80068b4 <UART_SetConfig+0xac4>)
 8006812:	fa22 f303 	lsr.w	r3, r2, r3
 8006816:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006818:	e00f      	b.n	800683a <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800681a:	4b26      	ldr	r3, [pc, #152]	@ (80068b4 <UART_SetConfig+0xac4>)
 800681c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800681e:	e00c      	b.n	800683a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006820:	4b25      	ldr	r3, [pc, #148]	@ (80068b8 <UART_SetConfig+0xac8>)
 8006822:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006824:	e009      	b.n	800683a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006826:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800682a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800682c:	e005      	b.n	800683a <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800682e:	2300      	movs	r3, #0
 8006830:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8006832:	2301      	movs	r3, #1
 8006834:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8006838:	bf00      	nop
    }

    if (pclk != 0U)
 800683a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800683c:	2b00      	cmp	r3, #0
 800683e:	d021      	beq.n	8006884 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006840:	697b      	ldr	r3, [r7, #20]
 8006842:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006844:	4a1d      	ldr	r2, [pc, #116]	@ (80068bc <UART_SetConfig+0xacc>)
 8006846:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800684a:	461a      	mov	r2, r3
 800684c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800684e:	fbb3 f2f2 	udiv	r2, r3, r2
 8006852:	697b      	ldr	r3, [r7, #20]
 8006854:	685b      	ldr	r3, [r3, #4]
 8006856:	085b      	lsrs	r3, r3, #1
 8006858:	441a      	add	r2, r3
 800685a:	697b      	ldr	r3, [r7, #20]
 800685c:	685b      	ldr	r3, [r3, #4]
 800685e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006862:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006864:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006866:	2b0f      	cmp	r3, #15
 8006868:	d909      	bls.n	800687e <UART_SetConfig+0xa8e>
 800686a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800686c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006870:	d205      	bcs.n	800687e <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006872:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006874:	b29a      	uxth	r2, r3
 8006876:	697b      	ldr	r3, [r7, #20]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	60da      	str	r2, [r3, #12]
 800687c:	e002      	b.n	8006884 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800687e:	2301      	movs	r3, #1
 8006880:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006884:	697b      	ldr	r3, [r7, #20]
 8006886:	2201      	movs	r2, #1
 8006888:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800688c:	697b      	ldr	r3, [r7, #20]
 800688e:	2201      	movs	r2, #1
 8006890:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006894:	697b      	ldr	r3, [r7, #20]
 8006896:	2200      	movs	r2, #0
 8006898:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800689a:	697b      	ldr	r3, [r7, #20]
 800689c:	2200      	movs	r2, #0
 800689e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80068a0:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 80068a4:	4618      	mov	r0, r3
 80068a6:	3748      	adds	r7, #72	@ 0x48
 80068a8:	46bd      	mov	sp, r7
 80068aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80068ae:	bf00      	nop
 80068b0:	58024400 	.word	0x58024400
 80068b4:	03d09000 	.word	0x03d09000
 80068b8:	003d0900 	.word	0x003d0900
 80068bc:	0800c68c 	.word	0x0800c68c

080068c0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80068c0:	b480      	push	{r7}
 80068c2:	b083      	sub	sp, #12
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068cc:	f003 0308 	and.w	r3, r3, #8
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d00a      	beq.n	80068ea <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	685b      	ldr	r3, [r3, #4]
 80068da:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	430a      	orrs	r2, r1
 80068e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068ee:	f003 0301 	and.w	r3, r3, #1
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d00a      	beq.n	800690c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	685b      	ldr	r3, [r3, #4]
 80068fc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	430a      	orrs	r2, r1
 800690a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006910:	f003 0302 	and.w	r3, r3, #2
 8006914:	2b00      	cmp	r3, #0
 8006916:	d00a      	beq.n	800692e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	685b      	ldr	r3, [r3, #4]
 800691e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	430a      	orrs	r2, r1
 800692c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006932:	f003 0304 	and.w	r3, r3, #4
 8006936:	2b00      	cmp	r3, #0
 8006938:	d00a      	beq.n	8006950 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	685b      	ldr	r3, [r3, #4]
 8006940:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	430a      	orrs	r2, r1
 800694e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006954:	f003 0310 	and.w	r3, r3, #16
 8006958:	2b00      	cmp	r3, #0
 800695a:	d00a      	beq.n	8006972 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	689b      	ldr	r3, [r3, #8]
 8006962:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	430a      	orrs	r2, r1
 8006970:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006976:	f003 0320 	and.w	r3, r3, #32
 800697a:	2b00      	cmp	r3, #0
 800697c:	d00a      	beq.n	8006994 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	689b      	ldr	r3, [r3, #8]
 8006984:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	430a      	orrs	r2, r1
 8006992:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006998:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800699c:	2b00      	cmp	r3, #0
 800699e:	d01a      	beq.n	80069d6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	685b      	ldr	r3, [r3, #4]
 80069a6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	430a      	orrs	r2, r1
 80069b4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80069ba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80069be:	d10a      	bne.n	80069d6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	685b      	ldr	r3, [r3, #4]
 80069c6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	430a      	orrs	r2, r1
 80069d4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d00a      	beq.n	80069f8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	685b      	ldr	r3, [r3, #4]
 80069e8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	430a      	orrs	r2, r1
 80069f6:	605a      	str	r2, [r3, #4]
  }
}
 80069f8:	bf00      	nop
 80069fa:	370c      	adds	r7, #12
 80069fc:	46bd      	mov	sp, r7
 80069fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a02:	4770      	bx	lr

08006a04 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006a04:	b580      	push	{r7, lr}
 8006a06:	b098      	sub	sp, #96	@ 0x60
 8006a08:	af02      	add	r7, sp, #8
 8006a0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	2200      	movs	r2, #0
 8006a10:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006a14:	f7fa fb40 	bl	8001098 <HAL_GetTick>
 8006a18:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	f003 0308 	and.w	r3, r3, #8
 8006a24:	2b08      	cmp	r3, #8
 8006a26:	d12f      	bne.n	8006a88 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006a28:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006a2c:	9300      	str	r3, [sp, #0]
 8006a2e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006a30:	2200      	movs	r2, #0
 8006a32:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006a36:	6878      	ldr	r0, [r7, #4]
 8006a38:	f000 f88e 	bl	8006b58 <UART_WaitOnFlagUntilTimeout>
 8006a3c:	4603      	mov	r3, r0
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d022      	beq.n	8006a88 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a4a:	e853 3f00 	ldrex	r3, [r3]
 8006a4e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006a50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a52:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006a56:	653b      	str	r3, [r7, #80]	@ 0x50
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	461a      	mov	r2, r3
 8006a5e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006a60:	647b      	str	r3, [r7, #68]	@ 0x44
 8006a62:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a64:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006a66:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006a68:	e841 2300 	strex	r3, r2, [r1]
 8006a6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006a6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d1e6      	bne.n	8006a42 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	2220      	movs	r2, #32
 8006a78:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	2200      	movs	r2, #0
 8006a80:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006a84:	2303      	movs	r3, #3
 8006a86:	e063      	b.n	8006b50 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	f003 0304 	and.w	r3, r3, #4
 8006a92:	2b04      	cmp	r3, #4
 8006a94:	d149      	bne.n	8006b2a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006a96:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006a9a:	9300      	str	r3, [sp, #0]
 8006a9c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006a9e:	2200      	movs	r2, #0
 8006aa0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006aa4:	6878      	ldr	r0, [r7, #4]
 8006aa6:	f000 f857 	bl	8006b58 <UART_WaitOnFlagUntilTimeout>
 8006aaa:	4603      	mov	r3, r0
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d03c      	beq.n	8006b2a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ab8:	e853 3f00 	ldrex	r3, [r3]
 8006abc:	623b      	str	r3, [r7, #32]
   return(result);
 8006abe:	6a3b      	ldr	r3, [r7, #32]
 8006ac0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006ac4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	461a      	mov	r2, r3
 8006acc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006ace:	633b      	str	r3, [r7, #48]	@ 0x30
 8006ad0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ad2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006ad4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006ad6:	e841 2300 	strex	r3, r2, [r1]
 8006ada:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006adc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d1e6      	bne.n	8006ab0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	3308      	adds	r3, #8
 8006ae8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006aea:	693b      	ldr	r3, [r7, #16]
 8006aec:	e853 3f00 	ldrex	r3, [r3]
 8006af0:	60fb      	str	r3, [r7, #12]
   return(result);
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	f023 0301 	bic.w	r3, r3, #1
 8006af8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	3308      	adds	r3, #8
 8006b00:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006b02:	61fa      	str	r2, [r7, #28]
 8006b04:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b06:	69b9      	ldr	r1, [r7, #24]
 8006b08:	69fa      	ldr	r2, [r7, #28]
 8006b0a:	e841 2300 	strex	r3, r2, [r1]
 8006b0e:	617b      	str	r3, [r7, #20]
   return(result);
 8006b10:	697b      	ldr	r3, [r7, #20]
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d1e5      	bne.n	8006ae2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	2220      	movs	r2, #32
 8006b1a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	2200      	movs	r2, #0
 8006b22:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006b26:	2303      	movs	r3, #3
 8006b28:	e012      	b.n	8006b50 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	2220      	movs	r2, #32
 8006b2e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	2220      	movs	r2, #32
 8006b36:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	2200      	movs	r2, #0
 8006b3e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	2200      	movs	r2, #0
 8006b44:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	2200      	movs	r2, #0
 8006b4a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006b4e:	2300      	movs	r3, #0
}
 8006b50:	4618      	mov	r0, r3
 8006b52:	3758      	adds	r7, #88	@ 0x58
 8006b54:	46bd      	mov	sp, r7
 8006b56:	bd80      	pop	{r7, pc}

08006b58 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006b58:	b580      	push	{r7, lr}
 8006b5a:	b084      	sub	sp, #16
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	60f8      	str	r0, [r7, #12]
 8006b60:	60b9      	str	r1, [r7, #8]
 8006b62:	603b      	str	r3, [r7, #0]
 8006b64:	4613      	mov	r3, r2
 8006b66:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006b68:	e04f      	b.n	8006c0a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006b6a:	69bb      	ldr	r3, [r7, #24]
 8006b6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b70:	d04b      	beq.n	8006c0a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b72:	f7fa fa91 	bl	8001098 <HAL_GetTick>
 8006b76:	4602      	mov	r2, r0
 8006b78:	683b      	ldr	r3, [r7, #0]
 8006b7a:	1ad3      	subs	r3, r2, r3
 8006b7c:	69ba      	ldr	r2, [r7, #24]
 8006b7e:	429a      	cmp	r2, r3
 8006b80:	d302      	bcc.n	8006b88 <UART_WaitOnFlagUntilTimeout+0x30>
 8006b82:	69bb      	ldr	r3, [r7, #24]
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d101      	bne.n	8006b8c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006b88:	2303      	movs	r3, #3
 8006b8a:	e04e      	b.n	8006c2a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	f003 0304 	and.w	r3, r3, #4
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d037      	beq.n	8006c0a <UART_WaitOnFlagUntilTimeout+0xb2>
 8006b9a:	68bb      	ldr	r3, [r7, #8]
 8006b9c:	2b80      	cmp	r3, #128	@ 0x80
 8006b9e:	d034      	beq.n	8006c0a <UART_WaitOnFlagUntilTimeout+0xb2>
 8006ba0:	68bb      	ldr	r3, [r7, #8]
 8006ba2:	2b40      	cmp	r3, #64	@ 0x40
 8006ba4:	d031      	beq.n	8006c0a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	69db      	ldr	r3, [r3, #28]
 8006bac:	f003 0308 	and.w	r3, r3, #8
 8006bb0:	2b08      	cmp	r3, #8
 8006bb2:	d110      	bne.n	8006bd6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	2208      	movs	r2, #8
 8006bba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006bbc:	68f8      	ldr	r0, [r7, #12]
 8006bbe:	f000 f839 	bl	8006c34 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	2208      	movs	r2, #8
 8006bc6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	2200      	movs	r2, #0
 8006bce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006bd2:	2301      	movs	r3, #1
 8006bd4:	e029      	b.n	8006c2a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	69db      	ldr	r3, [r3, #28]
 8006bdc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006be0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006be4:	d111      	bne.n	8006c0a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006bee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006bf0:	68f8      	ldr	r0, [r7, #12]
 8006bf2:	f000 f81f 	bl	8006c34 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	2220      	movs	r2, #32
 8006bfa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	2200      	movs	r2, #0
 8006c02:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006c06:	2303      	movs	r3, #3
 8006c08:	e00f      	b.n	8006c2a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	69da      	ldr	r2, [r3, #28]
 8006c10:	68bb      	ldr	r3, [r7, #8]
 8006c12:	4013      	ands	r3, r2
 8006c14:	68ba      	ldr	r2, [r7, #8]
 8006c16:	429a      	cmp	r2, r3
 8006c18:	bf0c      	ite	eq
 8006c1a:	2301      	moveq	r3, #1
 8006c1c:	2300      	movne	r3, #0
 8006c1e:	b2db      	uxtb	r3, r3
 8006c20:	461a      	mov	r2, r3
 8006c22:	79fb      	ldrb	r3, [r7, #7]
 8006c24:	429a      	cmp	r2, r3
 8006c26:	d0a0      	beq.n	8006b6a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006c28:	2300      	movs	r3, #0
}
 8006c2a:	4618      	mov	r0, r3
 8006c2c:	3710      	adds	r7, #16
 8006c2e:	46bd      	mov	sp, r7
 8006c30:	bd80      	pop	{r7, pc}
	...

08006c34 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006c34:	b480      	push	{r7}
 8006c36:	b095      	sub	sp, #84	@ 0x54
 8006c38:	af00      	add	r7, sp, #0
 8006c3a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c44:	e853 3f00 	ldrex	r3, [r3]
 8006c48:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006c4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c4c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006c50:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	461a      	mov	r2, r3
 8006c58:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006c5a:	643b      	str	r3, [r7, #64]	@ 0x40
 8006c5c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c5e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006c60:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006c62:	e841 2300 	strex	r3, r2, [r1]
 8006c66:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006c68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d1e6      	bne.n	8006c3c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	3308      	adds	r3, #8
 8006c74:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c76:	6a3b      	ldr	r3, [r7, #32]
 8006c78:	e853 3f00 	ldrex	r3, [r3]
 8006c7c:	61fb      	str	r3, [r7, #28]
   return(result);
 8006c7e:	69fa      	ldr	r2, [r7, #28]
 8006c80:	4b1e      	ldr	r3, [pc, #120]	@ (8006cfc <UART_EndRxTransfer+0xc8>)
 8006c82:	4013      	ands	r3, r2
 8006c84:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	3308      	adds	r3, #8
 8006c8c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006c8e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006c90:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c92:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006c94:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006c96:	e841 2300 	strex	r3, r2, [r1]
 8006c9a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006c9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d1e5      	bne.n	8006c6e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006ca6:	2b01      	cmp	r3, #1
 8006ca8:	d118      	bne.n	8006cdc <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	e853 3f00 	ldrex	r3, [r3]
 8006cb6:	60bb      	str	r3, [r7, #8]
   return(result);
 8006cb8:	68bb      	ldr	r3, [r7, #8]
 8006cba:	f023 0310 	bic.w	r3, r3, #16
 8006cbe:	647b      	str	r3, [r7, #68]	@ 0x44
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	461a      	mov	r2, r3
 8006cc6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006cc8:	61bb      	str	r3, [r7, #24]
 8006cca:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ccc:	6979      	ldr	r1, [r7, #20]
 8006cce:	69ba      	ldr	r2, [r7, #24]
 8006cd0:	e841 2300 	strex	r3, r2, [r1]
 8006cd4:	613b      	str	r3, [r7, #16]
   return(result);
 8006cd6:	693b      	ldr	r3, [r7, #16]
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d1e6      	bne.n	8006caa <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	2220      	movs	r2, #32
 8006ce0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	2200      	movs	r2, #0
 8006ce8:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	2200      	movs	r2, #0
 8006cee:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006cf0:	bf00      	nop
 8006cf2:	3754      	adds	r7, #84	@ 0x54
 8006cf4:	46bd      	mov	sp, r7
 8006cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cfa:	4770      	bx	lr
 8006cfc:	effffffe 	.word	0xeffffffe

08006d00 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006d00:	b480      	push	{r7}
 8006d02:	b085      	sub	sp, #20
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006d0e:	2b01      	cmp	r3, #1
 8006d10:	d101      	bne.n	8006d16 <HAL_UARTEx_DisableFifoMode+0x16>
 8006d12:	2302      	movs	r3, #2
 8006d14:	e027      	b.n	8006d66 <HAL_UARTEx_DisableFifoMode+0x66>
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	2201      	movs	r2, #1
 8006d1a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	2224      	movs	r2, #36	@ 0x24
 8006d22:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	681a      	ldr	r2, [r3, #0]
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	f022 0201 	bic.w	r2, r2, #1
 8006d3c:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006d44:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	2200      	movs	r2, #0
 8006d4a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	68fa      	ldr	r2, [r7, #12]
 8006d52:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	2220      	movs	r2, #32
 8006d58:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	2200      	movs	r2, #0
 8006d60:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006d64:	2300      	movs	r3, #0
}
 8006d66:	4618      	mov	r0, r3
 8006d68:	3714      	adds	r7, #20
 8006d6a:	46bd      	mov	sp, r7
 8006d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d70:	4770      	bx	lr

08006d72 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006d72:	b580      	push	{r7, lr}
 8006d74:	b084      	sub	sp, #16
 8006d76:	af00      	add	r7, sp, #0
 8006d78:	6078      	str	r0, [r7, #4]
 8006d7a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006d82:	2b01      	cmp	r3, #1
 8006d84:	d101      	bne.n	8006d8a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006d86:	2302      	movs	r3, #2
 8006d88:	e02d      	b.n	8006de6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	2201      	movs	r2, #1
 8006d8e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	2224      	movs	r2, #36	@ 0x24
 8006d96:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	681a      	ldr	r2, [r3, #0]
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	f022 0201 	bic.w	r2, r2, #1
 8006db0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	689b      	ldr	r3, [r3, #8]
 8006db8:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	683a      	ldr	r2, [r7, #0]
 8006dc2:	430a      	orrs	r2, r1
 8006dc4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006dc6:	6878      	ldr	r0, [r7, #4]
 8006dc8:	f000 f850 	bl	8006e6c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	68fa      	ldr	r2, [r7, #12]
 8006dd2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	2220      	movs	r2, #32
 8006dd8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	2200      	movs	r2, #0
 8006de0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006de4:	2300      	movs	r3, #0
}
 8006de6:	4618      	mov	r0, r3
 8006de8:	3710      	adds	r7, #16
 8006dea:	46bd      	mov	sp, r7
 8006dec:	bd80      	pop	{r7, pc}

08006dee <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006dee:	b580      	push	{r7, lr}
 8006df0:	b084      	sub	sp, #16
 8006df2:	af00      	add	r7, sp, #0
 8006df4:	6078      	str	r0, [r7, #4]
 8006df6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006dfe:	2b01      	cmp	r3, #1
 8006e00:	d101      	bne.n	8006e06 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006e02:	2302      	movs	r3, #2
 8006e04:	e02d      	b.n	8006e62 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	2201      	movs	r2, #1
 8006e0a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	2224      	movs	r2, #36	@ 0x24
 8006e12:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	681a      	ldr	r2, [r3, #0]
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	f022 0201 	bic.w	r2, r2, #1
 8006e2c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	689b      	ldr	r3, [r3, #8]
 8006e34:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	683a      	ldr	r2, [r7, #0]
 8006e3e:	430a      	orrs	r2, r1
 8006e40:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006e42:	6878      	ldr	r0, [r7, #4]
 8006e44:	f000 f812 	bl	8006e6c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	68fa      	ldr	r2, [r7, #12]
 8006e4e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	2220      	movs	r2, #32
 8006e54:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2200      	movs	r2, #0
 8006e5c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006e60:	2300      	movs	r3, #0
}
 8006e62:	4618      	mov	r0, r3
 8006e64:	3710      	adds	r7, #16
 8006e66:	46bd      	mov	sp, r7
 8006e68:	bd80      	pop	{r7, pc}
	...

08006e6c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006e6c:	b480      	push	{r7}
 8006e6e:	b085      	sub	sp, #20
 8006e70:	af00      	add	r7, sp, #0
 8006e72:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d108      	bne.n	8006e8e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	2201      	movs	r2, #1
 8006e80:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	2201      	movs	r2, #1
 8006e88:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006e8c:	e031      	b.n	8006ef2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006e8e:	2310      	movs	r3, #16
 8006e90:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006e92:	2310      	movs	r3, #16
 8006e94:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	689b      	ldr	r3, [r3, #8]
 8006e9c:	0e5b      	lsrs	r3, r3, #25
 8006e9e:	b2db      	uxtb	r3, r3
 8006ea0:	f003 0307 	and.w	r3, r3, #7
 8006ea4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	689b      	ldr	r3, [r3, #8]
 8006eac:	0f5b      	lsrs	r3, r3, #29
 8006eae:	b2db      	uxtb	r3, r3
 8006eb0:	f003 0307 	and.w	r3, r3, #7
 8006eb4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006eb6:	7bbb      	ldrb	r3, [r7, #14]
 8006eb8:	7b3a      	ldrb	r2, [r7, #12]
 8006eba:	4911      	ldr	r1, [pc, #68]	@ (8006f00 <UARTEx_SetNbDataToProcess+0x94>)
 8006ebc:	5c8a      	ldrb	r2, [r1, r2]
 8006ebe:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006ec2:	7b3a      	ldrb	r2, [r7, #12]
 8006ec4:	490f      	ldr	r1, [pc, #60]	@ (8006f04 <UARTEx_SetNbDataToProcess+0x98>)
 8006ec6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006ec8:	fb93 f3f2 	sdiv	r3, r3, r2
 8006ecc:	b29a      	uxth	r2, r3
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006ed4:	7bfb      	ldrb	r3, [r7, #15]
 8006ed6:	7b7a      	ldrb	r2, [r7, #13]
 8006ed8:	4909      	ldr	r1, [pc, #36]	@ (8006f00 <UARTEx_SetNbDataToProcess+0x94>)
 8006eda:	5c8a      	ldrb	r2, [r1, r2]
 8006edc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006ee0:	7b7a      	ldrb	r2, [r7, #13]
 8006ee2:	4908      	ldr	r1, [pc, #32]	@ (8006f04 <UARTEx_SetNbDataToProcess+0x98>)
 8006ee4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006ee6:	fb93 f3f2 	sdiv	r3, r3, r2
 8006eea:	b29a      	uxth	r2, r3
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8006ef2:	bf00      	nop
 8006ef4:	3714      	adds	r7, #20
 8006ef6:	46bd      	mov	sp, r7
 8006ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006efc:	4770      	bx	lr
 8006efe:	bf00      	nop
 8006f00:	0800c6a4 	.word	0x0800c6a4
 8006f04:	0800c6ac 	.word	0x0800c6ac

08006f08 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006f08:	b084      	sub	sp, #16
 8006f0a:	b580      	push	{r7, lr}
 8006f0c:	b084      	sub	sp, #16
 8006f0e:	af00      	add	r7, sp, #0
 8006f10:	6078      	str	r0, [r7, #4]
 8006f12:	f107 001c 	add.w	r0, r7, #28
 8006f16:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006f1a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006f1e:	2b01      	cmp	r3, #1
 8006f20:	d121      	bne.n	8006f66 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f26:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	68da      	ldr	r2, [r3, #12]
 8006f32:	4b2c      	ldr	r3, [pc, #176]	@ (8006fe4 <USB_CoreInit+0xdc>)
 8006f34:	4013      	ands	r3, r2
 8006f36:	687a      	ldr	r2, [r7, #4]
 8006f38:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	68db      	ldr	r3, [r3, #12]
 8006f3e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006f46:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006f4a:	2b01      	cmp	r3, #1
 8006f4c:	d105      	bne.n	8006f5a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	68db      	ldr	r3, [r3, #12]
 8006f52:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006f5a:	6878      	ldr	r0, [r7, #4]
 8006f5c:	f001 fafa 	bl	8008554 <USB_CoreReset>
 8006f60:	4603      	mov	r3, r0
 8006f62:	73fb      	strb	r3, [r7, #15]
 8006f64:	e01b      	b.n	8006f9e <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	68db      	ldr	r3, [r3, #12]
 8006f6a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006f72:	6878      	ldr	r0, [r7, #4]
 8006f74:	f001 faee 	bl	8008554 <USB_CoreReset>
 8006f78:	4603      	mov	r3, r0
 8006f7a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006f7c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d106      	bne.n	8006f92 <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f88:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	639a      	str	r2, [r3, #56]	@ 0x38
 8006f90:	e005      	b.n	8006f9e <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f96:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006f9e:	7fbb      	ldrb	r3, [r7, #30]
 8006fa0:	2b01      	cmp	r3, #1
 8006fa2:	d116      	bne.n	8006fd2 <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006fa8:	b29a      	uxth	r2, r3
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006fb2:	4b0d      	ldr	r3, [pc, #52]	@ (8006fe8 <USB_CoreInit+0xe0>)
 8006fb4:	4313      	orrs	r3, r2
 8006fb6:	687a      	ldr	r2, [r7, #4]
 8006fb8:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	689b      	ldr	r3, [r3, #8]
 8006fbe:	f043 0206 	orr.w	r2, r3, #6
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	689b      	ldr	r3, [r3, #8]
 8006fca:	f043 0220 	orr.w	r2, r3, #32
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006fd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fd4:	4618      	mov	r0, r3
 8006fd6:	3710      	adds	r7, #16
 8006fd8:	46bd      	mov	sp, r7
 8006fda:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006fde:	b004      	add	sp, #16
 8006fe0:	4770      	bx	lr
 8006fe2:	bf00      	nop
 8006fe4:	ffbdffbf 	.word	0xffbdffbf
 8006fe8:	03ee0000 	.word	0x03ee0000

08006fec <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8006fec:	b480      	push	{r7}
 8006fee:	b087      	sub	sp, #28
 8006ff0:	af00      	add	r7, sp, #0
 8006ff2:	60f8      	str	r0, [r7, #12]
 8006ff4:	60b9      	str	r1, [r7, #8]
 8006ff6:	4613      	mov	r3, r2
 8006ff8:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8006ffa:	79fb      	ldrb	r3, [r7, #7]
 8006ffc:	2b02      	cmp	r3, #2
 8006ffe:	d165      	bne.n	80070cc <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8007000:	68bb      	ldr	r3, [r7, #8]
 8007002:	4a41      	ldr	r2, [pc, #260]	@ (8007108 <USB_SetTurnaroundTime+0x11c>)
 8007004:	4293      	cmp	r3, r2
 8007006:	d906      	bls.n	8007016 <USB_SetTurnaroundTime+0x2a>
 8007008:	68bb      	ldr	r3, [r7, #8]
 800700a:	4a40      	ldr	r2, [pc, #256]	@ (800710c <USB_SetTurnaroundTime+0x120>)
 800700c:	4293      	cmp	r3, r2
 800700e:	d202      	bcs.n	8007016 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8007010:	230f      	movs	r3, #15
 8007012:	617b      	str	r3, [r7, #20]
 8007014:	e062      	b.n	80070dc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8007016:	68bb      	ldr	r3, [r7, #8]
 8007018:	4a3c      	ldr	r2, [pc, #240]	@ (800710c <USB_SetTurnaroundTime+0x120>)
 800701a:	4293      	cmp	r3, r2
 800701c:	d306      	bcc.n	800702c <USB_SetTurnaroundTime+0x40>
 800701e:	68bb      	ldr	r3, [r7, #8]
 8007020:	4a3b      	ldr	r2, [pc, #236]	@ (8007110 <USB_SetTurnaroundTime+0x124>)
 8007022:	4293      	cmp	r3, r2
 8007024:	d202      	bcs.n	800702c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8007026:	230e      	movs	r3, #14
 8007028:	617b      	str	r3, [r7, #20]
 800702a:	e057      	b.n	80070dc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800702c:	68bb      	ldr	r3, [r7, #8]
 800702e:	4a38      	ldr	r2, [pc, #224]	@ (8007110 <USB_SetTurnaroundTime+0x124>)
 8007030:	4293      	cmp	r3, r2
 8007032:	d306      	bcc.n	8007042 <USB_SetTurnaroundTime+0x56>
 8007034:	68bb      	ldr	r3, [r7, #8]
 8007036:	4a37      	ldr	r2, [pc, #220]	@ (8007114 <USB_SetTurnaroundTime+0x128>)
 8007038:	4293      	cmp	r3, r2
 800703a:	d202      	bcs.n	8007042 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800703c:	230d      	movs	r3, #13
 800703e:	617b      	str	r3, [r7, #20]
 8007040:	e04c      	b.n	80070dc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8007042:	68bb      	ldr	r3, [r7, #8]
 8007044:	4a33      	ldr	r2, [pc, #204]	@ (8007114 <USB_SetTurnaroundTime+0x128>)
 8007046:	4293      	cmp	r3, r2
 8007048:	d306      	bcc.n	8007058 <USB_SetTurnaroundTime+0x6c>
 800704a:	68bb      	ldr	r3, [r7, #8]
 800704c:	4a32      	ldr	r2, [pc, #200]	@ (8007118 <USB_SetTurnaroundTime+0x12c>)
 800704e:	4293      	cmp	r3, r2
 8007050:	d802      	bhi.n	8007058 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8007052:	230c      	movs	r3, #12
 8007054:	617b      	str	r3, [r7, #20]
 8007056:	e041      	b.n	80070dc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007058:	68bb      	ldr	r3, [r7, #8]
 800705a:	4a2f      	ldr	r2, [pc, #188]	@ (8007118 <USB_SetTurnaroundTime+0x12c>)
 800705c:	4293      	cmp	r3, r2
 800705e:	d906      	bls.n	800706e <USB_SetTurnaroundTime+0x82>
 8007060:	68bb      	ldr	r3, [r7, #8]
 8007062:	4a2e      	ldr	r2, [pc, #184]	@ (800711c <USB_SetTurnaroundTime+0x130>)
 8007064:	4293      	cmp	r3, r2
 8007066:	d802      	bhi.n	800706e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8007068:	230b      	movs	r3, #11
 800706a:	617b      	str	r3, [r7, #20]
 800706c:	e036      	b.n	80070dc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800706e:	68bb      	ldr	r3, [r7, #8]
 8007070:	4a2a      	ldr	r2, [pc, #168]	@ (800711c <USB_SetTurnaroundTime+0x130>)
 8007072:	4293      	cmp	r3, r2
 8007074:	d906      	bls.n	8007084 <USB_SetTurnaroundTime+0x98>
 8007076:	68bb      	ldr	r3, [r7, #8]
 8007078:	4a29      	ldr	r2, [pc, #164]	@ (8007120 <USB_SetTurnaroundTime+0x134>)
 800707a:	4293      	cmp	r3, r2
 800707c:	d802      	bhi.n	8007084 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800707e:	230a      	movs	r3, #10
 8007080:	617b      	str	r3, [r7, #20]
 8007082:	e02b      	b.n	80070dc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8007084:	68bb      	ldr	r3, [r7, #8]
 8007086:	4a26      	ldr	r2, [pc, #152]	@ (8007120 <USB_SetTurnaroundTime+0x134>)
 8007088:	4293      	cmp	r3, r2
 800708a:	d906      	bls.n	800709a <USB_SetTurnaroundTime+0xae>
 800708c:	68bb      	ldr	r3, [r7, #8]
 800708e:	4a25      	ldr	r2, [pc, #148]	@ (8007124 <USB_SetTurnaroundTime+0x138>)
 8007090:	4293      	cmp	r3, r2
 8007092:	d202      	bcs.n	800709a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8007094:	2309      	movs	r3, #9
 8007096:	617b      	str	r3, [r7, #20]
 8007098:	e020      	b.n	80070dc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800709a:	68bb      	ldr	r3, [r7, #8]
 800709c:	4a21      	ldr	r2, [pc, #132]	@ (8007124 <USB_SetTurnaroundTime+0x138>)
 800709e:	4293      	cmp	r3, r2
 80070a0:	d306      	bcc.n	80070b0 <USB_SetTurnaroundTime+0xc4>
 80070a2:	68bb      	ldr	r3, [r7, #8]
 80070a4:	4a20      	ldr	r2, [pc, #128]	@ (8007128 <USB_SetTurnaroundTime+0x13c>)
 80070a6:	4293      	cmp	r3, r2
 80070a8:	d802      	bhi.n	80070b0 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80070aa:	2308      	movs	r3, #8
 80070ac:	617b      	str	r3, [r7, #20]
 80070ae:	e015      	b.n	80070dc <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80070b0:	68bb      	ldr	r3, [r7, #8]
 80070b2:	4a1d      	ldr	r2, [pc, #116]	@ (8007128 <USB_SetTurnaroundTime+0x13c>)
 80070b4:	4293      	cmp	r3, r2
 80070b6:	d906      	bls.n	80070c6 <USB_SetTurnaroundTime+0xda>
 80070b8:	68bb      	ldr	r3, [r7, #8]
 80070ba:	4a1c      	ldr	r2, [pc, #112]	@ (800712c <USB_SetTurnaroundTime+0x140>)
 80070bc:	4293      	cmp	r3, r2
 80070be:	d202      	bcs.n	80070c6 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80070c0:	2307      	movs	r3, #7
 80070c2:	617b      	str	r3, [r7, #20]
 80070c4:	e00a      	b.n	80070dc <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80070c6:	2306      	movs	r3, #6
 80070c8:	617b      	str	r3, [r7, #20]
 80070ca:	e007      	b.n	80070dc <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80070cc:	79fb      	ldrb	r3, [r7, #7]
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d102      	bne.n	80070d8 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80070d2:	2309      	movs	r3, #9
 80070d4:	617b      	str	r3, [r7, #20]
 80070d6:	e001      	b.n	80070dc <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80070d8:	2309      	movs	r3, #9
 80070da:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	68db      	ldr	r3, [r3, #12]
 80070e0:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	68da      	ldr	r2, [r3, #12]
 80070ec:	697b      	ldr	r3, [r7, #20]
 80070ee:	029b      	lsls	r3, r3, #10
 80070f0:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 80070f4:	431a      	orrs	r2, r3
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80070fa:	2300      	movs	r3, #0
}
 80070fc:	4618      	mov	r0, r3
 80070fe:	371c      	adds	r7, #28
 8007100:	46bd      	mov	sp, r7
 8007102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007106:	4770      	bx	lr
 8007108:	00d8acbf 	.word	0x00d8acbf
 800710c:	00e4e1c0 	.word	0x00e4e1c0
 8007110:	00f42400 	.word	0x00f42400
 8007114:	01067380 	.word	0x01067380
 8007118:	011a499f 	.word	0x011a499f
 800711c:	01312cff 	.word	0x01312cff
 8007120:	014ca43f 	.word	0x014ca43f
 8007124:	016e3600 	.word	0x016e3600
 8007128:	01a6ab1f 	.word	0x01a6ab1f
 800712c:	01e84800 	.word	0x01e84800

08007130 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007130:	b480      	push	{r7}
 8007132:	b083      	sub	sp, #12
 8007134:	af00      	add	r7, sp, #0
 8007136:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	689b      	ldr	r3, [r3, #8]
 800713c:	f043 0201 	orr.w	r2, r3, #1
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007144:	2300      	movs	r3, #0
}
 8007146:	4618      	mov	r0, r3
 8007148:	370c      	adds	r7, #12
 800714a:	46bd      	mov	sp, r7
 800714c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007150:	4770      	bx	lr

08007152 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007152:	b480      	push	{r7}
 8007154:	b083      	sub	sp, #12
 8007156:	af00      	add	r7, sp, #0
 8007158:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	689b      	ldr	r3, [r3, #8]
 800715e:	f023 0201 	bic.w	r2, r3, #1
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007166:	2300      	movs	r3, #0
}
 8007168:	4618      	mov	r0, r3
 800716a:	370c      	adds	r7, #12
 800716c:	46bd      	mov	sp, r7
 800716e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007172:	4770      	bx	lr

08007174 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007174:	b580      	push	{r7, lr}
 8007176:	b084      	sub	sp, #16
 8007178:	af00      	add	r7, sp, #0
 800717a:	6078      	str	r0, [r7, #4]
 800717c:	460b      	mov	r3, r1
 800717e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007180:	2300      	movs	r3, #0
 8007182:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	68db      	ldr	r3, [r3, #12]
 8007188:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007190:	78fb      	ldrb	r3, [r7, #3]
 8007192:	2b01      	cmp	r3, #1
 8007194:	d115      	bne.n	80071c2 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	68db      	ldr	r3, [r3, #12]
 800719a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80071a2:	200a      	movs	r0, #10
 80071a4:	f7f9 ff84 	bl	80010b0 <HAL_Delay>
      ms += 10U;
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	330a      	adds	r3, #10
 80071ac:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80071ae:	6878      	ldr	r0, [r7, #4]
 80071b0:	f001 f93f 	bl	8008432 <USB_GetMode>
 80071b4:	4603      	mov	r3, r0
 80071b6:	2b01      	cmp	r3, #1
 80071b8:	d01e      	beq.n	80071f8 <USB_SetCurrentMode+0x84>
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	2bc7      	cmp	r3, #199	@ 0xc7
 80071be:	d9f0      	bls.n	80071a2 <USB_SetCurrentMode+0x2e>
 80071c0:	e01a      	b.n	80071f8 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80071c2:	78fb      	ldrb	r3, [r7, #3]
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d115      	bne.n	80071f4 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	68db      	ldr	r3, [r3, #12]
 80071cc:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80071d4:	200a      	movs	r0, #10
 80071d6:	f7f9 ff6b 	bl	80010b0 <HAL_Delay>
      ms += 10U;
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	330a      	adds	r3, #10
 80071de:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80071e0:	6878      	ldr	r0, [r7, #4]
 80071e2:	f001 f926 	bl	8008432 <USB_GetMode>
 80071e6:	4603      	mov	r3, r0
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d005      	beq.n	80071f8 <USB_SetCurrentMode+0x84>
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	2bc7      	cmp	r3, #199	@ 0xc7
 80071f0:	d9f0      	bls.n	80071d4 <USB_SetCurrentMode+0x60>
 80071f2:	e001      	b.n	80071f8 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80071f4:	2301      	movs	r3, #1
 80071f6:	e005      	b.n	8007204 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	2bc8      	cmp	r3, #200	@ 0xc8
 80071fc:	d101      	bne.n	8007202 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80071fe:	2301      	movs	r3, #1
 8007200:	e000      	b.n	8007204 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007202:	2300      	movs	r3, #0
}
 8007204:	4618      	mov	r0, r3
 8007206:	3710      	adds	r7, #16
 8007208:	46bd      	mov	sp, r7
 800720a:	bd80      	pop	{r7, pc}

0800720c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800720c:	b084      	sub	sp, #16
 800720e:	b580      	push	{r7, lr}
 8007210:	b086      	sub	sp, #24
 8007212:	af00      	add	r7, sp, #0
 8007214:	6078      	str	r0, [r7, #4]
 8007216:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800721a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800721e:	2300      	movs	r3, #0
 8007220:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007226:	2300      	movs	r3, #0
 8007228:	613b      	str	r3, [r7, #16]
 800722a:	e009      	b.n	8007240 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800722c:	687a      	ldr	r2, [r7, #4]
 800722e:	693b      	ldr	r3, [r7, #16]
 8007230:	3340      	adds	r3, #64	@ 0x40
 8007232:	009b      	lsls	r3, r3, #2
 8007234:	4413      	add	r3, r2
 8007236:	2200      	movs	r2, #0
 8007238:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800723a:	693b      	ldr	r3, [r7, #16]
 800723c:	3301      	adds	r3, #1
 800723e:	613b      	str	r3, [r7, #16]
 8007240:	693b      	ldr	r3, [r7, #16]
 8007242:	2b0e      	cmp	r3, #14
 8007244:	d9f2      	bls.n	800722c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007246:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800724a:	2b00      	cmp	r3, #0
 800724c:	d11c      	bne.n	8007288 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007254:	685b      	ldr	r3, [r3, #4]
 8007256:	68fa      	ldr	r2, [r7, #12]
 8007258:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800725c:	f043 0302 	orr.w	r3, r3, #2
 8007260:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007266:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	601a      	str	r2, [r3, #0]
 8007286:	e005      	b.n	8007294 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800728c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800729a:	461a      	mov	r2, r3
 800729c:	2300      	movs	r3, #0
 800729e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80072a0:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80072a4:	2b01      	cmp	r3, #1
 80072a6:	d10d      	bne.n	80072c4 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80072a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d104      	bne.n	80072ba <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80072b0:	2100      	movs	r1, #0
 80072b2:	6878      	ldr	r0, [r7, #4]
 80072b4:	f000 f968 	bl	8007588 <USB_SetDevSpeed>
 80072b8:	e008      	b.n	80072cc <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80072ba:	2101      	movs	r1, #1
 80072bc:	6878      	ldr	r0, [r7, #4]
 80072be:	f000 f963 	bl	8007588 <USB_SetDevSpeed>
 80072c2:	e003      	b.n	80072cc <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80072c4:	2103      	movs	r1, #3
 80072c6:	6878      	ldr	r0, [r7, #4]
 80072c8:	f000 f95e 	bl	8007588 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80072cc:	2110      	movs	r1, #16
 80072ce:	6878      	ldr	r0, [r7, #4]
 80072d0:	f000 f8fa 	bl	80074c8 <USB_FlushTxFifo>
 80072d4:	4603      	mov	r3, r0
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d001      	beq.n	80072de <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 80072da:	2301      	movs	r3, #1
 80072dc:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80072de:	6878      	ldr	r0, [r7, #4]
 80072e0:	f000 f924 	bl	800752c <USB_FlushRxFifo>
 80072e4:	4603      	mov	r3, r0
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d001      	beq.n	80072ee <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 80072ea:	2301      	movs	r3, #1
 80072ec:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80072f4:	461a      	mov	r2, r3
 80072f6:	2300      	movs	r3, #0
 80072f8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007300:	461a      	mov	r2, r3
 8007302:	2300      	movs	r3, #0
 8007304:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800730c:	461a      	mov	r2, r3
 800730e:	2300      	movs	r3, #0
 8007310:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007312:	2300      	movs	r3, #0
 8007314:	613b      	str	r3, [r7, #16]
 8007316:	e043      	b.n	80073a0 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007318:	693b      	ldr	r3, [r7, #16]
 800731a:	015a      	lsls	r2, r3, #5
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	4413      	add	r3, r2
 8007320:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800732a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800732e:	d118      	bne.n	8007362 <USB_DevInit+0x156>
    {
      if (i == 0U)
 8007330:	693b      	ldr	r3, [r7, #16]
 8007332:	2b00      	cmp	r3, #0
 8007334:	d10a      	bne.n	800734c <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007336:	693b      	ldr	r3, [r7, #16]
 8007338:	015a      	lsls	r2, r3, #5
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	4413      	add	r3, r2
 800733e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007342:	461a      	mov	r2, r3
 8007344:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007348:	6013      	str	r3, [r2, #0]
 800734a:	e013      	b.n	8007374 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800734c:	693b      	ldr	r3, [r7, #16]
 800734e:	015a      	lsls	r2, r3, #5
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	4413      	add	r3, r2
 8007354:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007358:	461a      	mov	r2, r3
 800735a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800735e:	6013      	str	r3, [r2, #0]
 8007360:	e008      	b.n	8007374 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007362:	693b      	ldr	r3, [r7, #16]
 8007364:	015a      	lsls	r2, r3, #5
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	4413      	add	r3, r2
 800736a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800736e:	461a      	mov	r2, r3
 8007370:	2300      	movs	r3, #0
 8007372:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007374:	693b      	ldr	r3, [r7, #16]
 8007376:	015a      	lsls	r2, r3, #5
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	4413      	add	r3, r2
 800737c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007380:	461a      	mov	r2, r3
 8007382:	2300      	movs	r3, #0
 8007384:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007386:	693b      	ldr	r3, [r7, #16]
 8007388:	015a      	lsls	r2, r3, #5
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	4413      	add	r3, r2
 800738e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007392:	461a      	mov	r2, r3
 8007394:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007398:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800739a:	693b      	ldr	r3, [r7, #16]
 800739c:	3301      	adds	r3, #1
 800739e:	613b      	str	r3, [r7, #16]
 80073a0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80073a4:	461a      	mov	r2, r3
 80073a6:	693b      	ldr	r3, [r7, #16]
 80073a8:	4293      	cmp	r3, r2
 80073aa:	d3b5      	bcc.n	8007318 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80073ac:	2300      	movs	r3, #0
 80073ae:	613b      	str	r3, [r7, #16]
 80073b0:	e043      	b.n	800743a <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80073b2:	693b      	ldr	r3, [r7, #16]
 80073b4:	015a      	lsls	r2, r3, #5
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	4413      	add	r3, r2
 80073ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80073c4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80073c8:	d118      	bne.n	80073fc <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 80073ca:	693b      	ldr	r3, [r7, #16]
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d10a      	bne.n	80073e6 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80073d0:	693b      	ldr	r3, [r7, #16]
 80073d2:	015a      	lsls	r2, r3, #5
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	4413      	add	r3, r2
 80073d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80073dc:	461a      	mov	r2, r3
 80073de:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80073e2:	6013      	str	r3, [r2, #0]
 80073e4:	e013      	b.n	800740e <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80073e6:	693b      	ldr	r3, [r7, #16]
 80073e8:	015a      	lsls	r2, r3, #5
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	4413      	add	r3, r2
 80073ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80073f2:	461a      	mov	r2, r3
 80073f4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80073f8:	6013      	str	r3, [r2, #0]
 80073fa:	e008      	b.n	800740e <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80073fc:	693b      	ldr	r3, [r7, #16]
 80073fe:	015a      	lsls	r2, r3, #5
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	4413      	add	r3, r2
 8007404:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007408:	461a      	mov	r2, r3
 800740a:	2300      	movs	r3, #0
 800740c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800740e:	693b      	ldr	r3, [r7, #16]
 8007410:	015a      	lsls	r2, r3, #5
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	4413      	add	r3, r2
 8007416:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800741a:	461a      	mov	r2, r3
 800741c:	2300      	movs	r3, #0
 800741e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007420:	693b      	ldr	r3, [r7, #16]
 8007422:	015a      	lsls	r2, r3, #5
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	4413      	add	r3, r2
 8007428:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800742c:	461a      	mov	r2, r3
 800742e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007432:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007434:	693b      	ldr	r3, [r7, #16]
 8007436:	3301      	adds	r3, #1
 8007438:	613b      	str	r3, [r7, #16]
 800743a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800743e:	461a      	mov	r2, r3
 8007440:	693b      	ldr	r3, [r7, #16]
 8007442:	4293      	cmp	r3, r2
 8007444:	d3b5      	bcc.n	80073b2 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800744c:	691b      	ldr	r3, [r3, #16]
 800744e:	68fa      	ldr	r2, [r7, #12]
 8007450:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007454:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007458:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	2200      	movs	r2, #0
 800745e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8007466:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007468:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800746c:	2b00      	cmp	r3, #0
 800746e:	d105      	bne.n	800747c <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	699b      	ldr	r3, [r3, #24]
 8007474:	f043 0210 	orr.w	r2, r3, #16
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	699a      	ldr	r2, [r3, #24]
 8007480:	4b0f      	ldr	r3, [pc, #60]	@ (80074c0 <USB_DevInit+0x2b4>)
 8007482:	4313      	orrs	r3, r2
 8007484:	687a      	ldr	r2, [r7, #4]
 8007486:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007488:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800748c:	2b00      	cmp	r3, #0
 800748e:	d005      	beq.n	800749c <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	699b      	ldr	r3, [r3, #24]
 8007494:	f043 0208 	orr.w	r2, r3, #8
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800749c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80074a0:	2b01      	cmp	r3, #1
 80074a2:	d105      	bne.n	80074b0 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	699a      	ldr	r2, [r3, #24]
 80074a8:	4b06      	ldr	r3, [pc, #24]	@ (80074c4 <USB_DevInit+0x2b8>)
 80074aa:	4313      	orrs	r3, r2
 80074ac:	687a      	ldr	r2, [r7, #4]
 80074ae:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80074b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80074b2:	4618      	mov	r0, r3
 80074b4:	3718      	adds	r7, #24
 80074b6:	46bd      	mov	sp, r7
 80074b8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80074bc:	b004      	add	sp, #16
 80074be:	4770      	bx	lr
 80074c0:	803c3800 	.word	0x803c3800
 80074c4:	40000004 	.word	0x40000004

080074c8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80074c8:	b480      	push	{r7}
 80074ca:	b085      	sub	sp, #20
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	6078      	str	r0, [r7, #4]
 80074d0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80074d2:	2300      	movs	r3, #0
 80074d4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	3301      	adds	r3, #1
 80074da:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80074e2:	d901      	bls.n	80074e8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80074e4:	2303      	movs	r3, #3
 80074e6:	e01b      	b.n	8007520 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	691b      	ldr	r3, [r3, #16]
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	daf2      	bge.n	80074d6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80074f0:	2300      	movs	r3, #0
 80074f2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80074f4:	683b      	ldr	r3, [r7, #0]
 80074f6:	019b      	lsls	r3, r3, #6
 80074f8:	f043 0220 	orr.w	r2, r3, #32
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	3301      	adds	r3, #1
 8007504:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800750c:	d901      	bls.n	8007512 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800750e:	2303      	movs	r3, #3
 8007510:	e006      	b.n	8007520 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	691b      	ldr	r3, [r3, #16]
 8007516:	f003 0320 	and.w	r3, r3, #32
 800751a:	2b20      	cmp	r3, #32
 800751c:	d0f0      	beq.n	8007500 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800751e:	2300      	movs	r3, #0
}
 8007520:	4618      	mov	r0, r3
 8007522:	3714      	adds	r7, #20
 8007524:	46bd      	mov	sp, r7
 8007526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800752a:	4770      	bx	lr

0800752c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800752c:	b480      	push	{r7}
 800752e:	b085      	sub	sp, #20
 8007530:	af00      	add	r7, sp, #0
 8007532:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007534:	2300      	movs	r3, #0
 8007536:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	3301      	adds	r3, #1
 800753c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007544:	d901      	bls.n	800754a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007546:	2303      	movs	r3, #3
 8007548:	e018      	b.n	800757c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	691b      	ldr	r3, [r3, #16]
 800754e:	2b00      	cmp	r3, #0
 8007550:	daf2      	bge.n	8007538 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007552:	2300      	movs	r3, #0
 8007554:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	2210      	movs	r2, #16
 800755a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	3301      	adds	r3, #1
 8007560:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007568:	d901      	bls.n	800756e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800756a:	2303      	movs	r3, #3
 800756c:	e006      	b.n	800757c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	691b      	ldr	r3, [r3, #16]
 8007572:	f003 0310 	and.w	r3, r3, #16
 8007576:	2b10      	cmp	r3, #16
 8007578:	d0f0      	beq.n	800755c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800757a:	2300      	movs	r3, #0
}
 800757c:	4618      	mov	r0, r3
 800757e:	3714      	adds	r7, #20
 8007580:	46bd      	mov	sp, r7
 8007582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007586:	4770      	bx	lr

08007588 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007588:	b480      	push	{r7}
 800758a:	b085      	sub	sp, #20
 800758c:	af00      	add	r7, sp, #0
 800758e:	6078      	str	r0, [r7, #4]
 8007590:	460b      	mov	r3, r1
 8007592:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800759e:	681a      	ldr	r2, [r3, #0]
 80075a0:	78fb      	ldrb	r3, [r7, #3]
 80075a2:	68f9      	ldr	r1, [r7, #12]
 80075a4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80075a8:	4313      	orrs	r3, r2
 80075aa:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80075ac:	2300      	movs	r3, #0
}
 80075ae:	4618      	mov	r0, r3
 80075b0:	3714      	adds	r7, #20
 80075b2:	46bd      	mov	sp, r7
 80075b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b8:	4770      	bx	lr

080075ba <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 80075ba:	b480      	push	{r7}
 80075bc:	b087      	sub	sp, #28
 80075be:	af00      	add	r7, sp, #0
 80075c0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80075c6:	693b      	ldr	r3, [r7, #16]
 80075c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80075cc:	689b      	ldr	r3, [r3, #8]
 80075ce:	f003 0306 	and.w	r3, r3, #6
 80075d2:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d102      	bne.n	80075e0 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80075da:	2300      	movs	r3, #0
 80075dc:	75fb      	strb	r3, [r7, #23]
 80075de:	e00a      	b.n	80075f6 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	2b02      	cmp	r3, #2
 80075e4:	d002      	beq.n	80075ec <USB_GetDevSpeed+0x32>
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	2b06      	cmp	r3, #6
 80075ea:	d102      	bne.n	80075f2 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80075ec:	2302      	movs	r3, #2
 80075ee:	75fb      	strb	r3, [r7, #23]
 80075f0:	e001      	b.n	80075f6 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80075f2:	230f      	movs	r3, #15
 80075f4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80075f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80075f8:	4618      	mov	r0, r3
 80075fa:	371c      	adds	r7, #28
 80075fc:	46bd      	mov	sp, r7
 80075fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007602:	4770      	bx	lr

08007604 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007604:	b480      	push	{r7}
 8007606:	b085      	sub	sp, #20
 8007608:	af00      	add	r7, sp, #0
 800760a:	6078      	str	r0, [r7, #4]
 800760c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007612:	683b      	ldr	r3, [r7, #0]
 8007614:	781b      	ldrb	r3, [r3, #0]
 8007616:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007618:	683b      	ldr	r3, [r7, #0]
 800761a:	785b      	ldrb	r3, [r3, #1]
 800761c:	2b01      	cmp	r3, #1
 800761e:	d139      	bne.n	8007694 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007626:	69da      	ldr	r2, [r3, #28]
 8007628:	683b      	ldr	r3, [r7, #0]
 800762a:	781b      	ldrb	r3, [r3, #0]
 800762c:	f003 030f 	and.w	r3, r3, #15
 8007630:	2101      	movs	r1, #1
 8007632:	fa01 f303 	lsl.w	r3, r1, r3
 8007636:	b29b      	uxth	r3, r3
 8007638:	68f9      	ldr	r1, [r7, #12]
 800763a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800763e:	4313      	orrs	r3, r2
 8007640:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8007642:	68bb      	ldr	r3, [r7, #8]
 8007644:	015a      	lsls	r2, r3, #5
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	4413      	add	r3, r2
 800764a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007654:	2b00      	cmp	r3, #0
 8007656:	d153      	bne.n	8007700 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007658:	68bb      	ldr	r3, [r7, #8]
 800765a:	015a      	lsls	r2, r3, #5
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	4413      	add	r3, r2
 8007660:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007664:	681a      	ldr	r2, [r3, #0]
 8007666:	683b      	ldr	r3, [r7, #0]
 8007668:	689b      	ldr	r3, [r3, #8]
 800766a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800766e:	683b      	ldr	r3, [r7, #0]
 8007670:	791b      	ldrb	r3, [r3, #4]
 8007672:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007674:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007676:	68bb      	ldr	r3, [r7, #8]
 8007678:	059b      	lsls	r3, r3, #22
 800767a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800767c:	431a      	orrs	r2, r3
 800767e:	68bb      	ldr	r3, [r7, #8]
 8007680:	0159      	lsls	r1, r3, #5
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	440b      	add	r3, r1
 8007686:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800768a:	4619      	mov	r1, r3
 800768c:	4b20      	ldr	r3, [pc, #128]	@ (8007710 <USB_ActivateEndpoint+0x10c>)
 800768e:	4313      	orrs	r3, r2
 8007690:	600b      	str	r3, [r1, #0]
 8007692:	e035      	b.n	8007700 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800769a:	69da      	ldr	r2, [r3, #28]
 800769c:	683b      	ldr	r3, [r7, #0]
 800769e:	781b      	ldrb	r3, [r3, #0]
 80076a0:	f003 030f 	and.w	r3, r3, #15
 80076a4:	2101      	movs	r1, #1
 80076a6:	fa01 f303 	lsl.w	r3, r1, r3
 80076aa:	041b      	lsls	r3, r3, #16
 80076ac:	68f9      	ldr	r1, [r7, #12]
 80076ae:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80076b2:	4313      	orrs	r3, r2
 80076b4:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80076b6:	68bb      	ldr	r3, [r7, #8]
 80076b8:	015a      	lsls	r2, r3, #5
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	4413      	add	r3, r2
 80076be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d119      	bne.n	8007700 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80076cc:	68bb      	ldr	r3, [r7, #8]
 80076ce:	015a      	lsls	r2, r3, #5
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	4413      	add	r3, r2
 80076d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80076d8:	681a      	ldr	r2, [r3, #0]
 80076da:	683b      	ldr	r3, [r7, #0]
 80076dc:	689b      	ldr	r3, [r3, #8]
 80076de:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80076e2:	683b      	ldr	r3, [r7, #0]
 80076e4:	791b      	ldrb	r3, [r3, #4]
 80076e6:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80076e8:	430b      	orrs	r3, r1
 80076ea:	431a      	orrs	r2, r3
 80076ec:	68bb      	ldr	r3, [r7, #8]
 80076ee:	0159      	lsls	r1, r3, #5
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	440b      	add	r3, r1
 80076f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80076f8:	4619      	mov	r1, r3
 80076fa:	4b05      	ldr	r3, [pc, #20]	@ (8007710 <USB_ActivateEndpoint+0x10c>)
 80076fc:	4313      	orrs	r3, r2
 80076fe:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8007700:	2300      	movs	r3, #0
}
 8007702:	4618      	mov	r0, r3
 8007704:	3714      	adds	r7, #20
 8007706:	46bd      	mov	sp, r7
 8007708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800770c:	4770      	bx	lr
 800770e:	bf00      	nop
 8007710:	10008000 	.word	0x10008000

08007714 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007714:	b480      	push	{r7}
 8007716:	b085      	sub	sp, #20
 8007718:	af00      	add	r7, sp, #0
 800771a:	6078      	str	r0, [r7, #4]
 800771c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007722:	683b      	ldr	r3, [r7, #0]
 8007724:	781b      	ldrb	r3, [r3, #0]
 8007726:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8007728:	683b      	ldr	r3, [r7, #0]
 800772a:	785b      	ldrb	r3, [r3, #1]
 800772c:	2b01      	cmp	r3, #1
 800772e:	d161      	bne.n	80077f4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007730:	68bb      	ldr	r3, [r7, #8]
 8007732:	015a      	lsls	r2, r3, #5
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	4413      	add	r3, r2
 8007738:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007742:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007746:	d11f      	bne.n	8007788 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007748:	68bb      	ldr	r3, [r7, #8]
 800774a:	015a      	lsls	r2, r3, #5
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	4413      	add	r3, r2
 8007750:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	68ba      	ldr	r2, [r7, #8]
 8007758:	0151      	lsls	r1, r2, #5
 800775a:	68fa      	ldr	r2, [r7, #12]
 800775c:	440a      	add	r2, r1
 800775e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007762:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007766:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8007768:	68bb      	ldr	r3, [r7, #8]
 800776a:	015a      	lsls	r2, r3, #5
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	4413      	add	r3, r2
 8007770:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	68ba      	ldr	r2, [r7, #8]
 8007778:	0151      	lsls	r1, r2, #5
 800777a:	68fa      	ldr	r2, [r7, #12]
 800777c:	440a      	add	r2, r1
 800777e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007782:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007786:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800778e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007790:	683b      	ldr	r3, [r7, #0]
 8007792:	781b      	ldrb	r3, [r3, #0]
 8007794:	f003 030f 	and.w	r3, r3, #15
 8007798:	2101      	movs	r1, #1
 800779a:	fa01 f303 	lsl.w	r3, r1, r3
 800779e:	b29b      	uxth	r3, r3
 80077a0:	43db      	mvns	r3, r3
 80077a2:	68f9      	ldr	r1, [r7, #12]
 80077a4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80077a8:	4013      	ands	r3, r2
 80077aa:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80077b2:	69da      	ldr	r2, [r3, #28]
 80077b4:	683b      	ldr	r3, [r7, #0]
 80077b6:	781b      	ldrb	r3, [r3, #0]
 80077b8:	f003 030f 	and.w	r3, r3, #15
 80077bc:	2101      	movs	r1, #1
 80077be:	fa01 f303 	lsl.w	r3, r1, r3
 80077c2:	b29b      	uxth	r3, r3
 80077c4:	43db      	mvns	r3, r3
 80077c6:	68f9      	ldr	r1, [r7, #12]
 80077c8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80077cc:	4013      	ands	r3, r2
 80077ce:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80077d0:	68bb      	ldr	r3, [r7, #8]
 80077d2:	015a      	lsls	r2, r3, #5
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	4413      	add	r3, r2
 80077d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077dc:	681a      	ldr	r2, [r3, #0]
 80077de:	68bb      	ldr	r3, [r7, #8]
 80077e0:	0159      	lsls	r1, r3, #5
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	440b      	add	r3, r1
 80077e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077ea:	4619      	mov	r1, r3
 80077ec:	4b35      	ldr	r3, [pc, #212]	@ (80078c4 <USB_DeactivateEndpoint+0x1b0>)
 80077ee:	4013      	ands	r3, r2
 80077f0:	600b      	str	r3, [r1, #0]
 80077f2:	e060      	b.n	80078b6 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80077f4:	68bb      	ldr	r3, [r7, #8]
 80077f6:	015a      	lsls	r2, r3, #5
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	4413      	add	r3, r2
 80077fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007806:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800780a:	d11f      	bne.n	800784c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800780c:	68bb      	ldr	r3, [r7, #8]
 800780e:	015a      	lsls	r2, r3, #5
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	4413      	add	r3, r2
 8007814:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	68ba      	ldr	r2, [r7, #8]
 800781c:	0151      	lsls	r1, r2, #5
 800781e:	68fa      	ldr	r2, [r7, #12]
 8007820:	440a      	add	r2, r1
 8007822:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007826:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800782a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800782c:	68bb      	ldr	r3, [r7, #8]
 800782e:	015a      	lsls	r2, r3, #5
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	4413      	add	r3, r2
 8007834:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	68ba      	ldr	r2, [r7, #8]
 800783c:	0151      	lsls	r1, r2, #5
 800783e:	68fa      	ldr	r2, [r7, #12]
 8007840:	440a      	add	r2, r1
 8007842:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007846:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800784a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007852:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007854:	683b      	ldr	r3, [r7, #0]
 8007856:	781b      	ldrb	r3, [r3, #0]
 8007858:	f003 030f 	and.w	r3, r3, #15
 800785c:	2101      	movs	r1, #1
 800785e:	fa01 f303 	lsl.w	r3, r1, r3
 8007862:	041b      	lsls	r3, r3, #16
 8007864:	43db      	mvns	r3, r3
 8007866:	68f9      	ldr	r1, [r7, #12]
 8007868:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800786c:	4013      	ands	r3, r2
 800786e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007876:	69da      	ldr	r2, [r3, #28]
 8007878:	683b      	ldr	r3, [r7, #0]
 800787a:	781b      	ldrb	r3, [r3, #0]
 800787c:	f003 030f 	and.w	r3, r3, #15
 8007880:	2101      	movs	r1, #1
 8007882:	fa01 f303 	lsl.w	r3, r1, r3
 8007886:	041b      	lsls	r3, r3, #16
 8007888:	43db      	mvns	r3, r3
 800788a:	68f9      	ldr	r1, [r7, #12]
 800788c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007890:	4013      	ands	r3, r2
 8007892:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8007894:	68bb      	ldr	r3, [r7, #8]
 8007896:	015a      	lsls	r2, r3, #5
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	4413      	add	r3, r2
 800789c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80078a0:	681a      	ldr	r2, [r3, #0]
 80078a2:	68bb      	ldr	r3, [r7, #8]
 80078a4:	0159      	lsls	r1, r3, #5
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	440b      	add	r3, r1
 80078aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80078ae:	4619      	mov	r1, r3
 80078b0:	4b05      	ldr	r3, [pc, #20]	@ (80078c8 <USB_DeactivateEndpoint+0x1b4>)
 80078b2:	4013      	ands	r3, r2
 80078b4:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80078b6:	2300      	movs	r3, #0
}
 80078b8:	4618      	mov	r0, r3
 80078ba:	3714      	adds	r7, #20
 80078bc:	46bd      	mov	sp, r7
 80078be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c2:	4770      	bx	lr
 80078c4:	ec337800 	.word	0xec337800
 80078c8:	eff37800 	.word	0xeff37800

080078cc <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80078cc:	b580      	push	{r7, lr}
 80078ce:	b08a      	sub	sp, #40	@ 0x28
 80078d0:	af02      	add	r7, sp, #8
 80078d2:	60f8      	str	r0, [r7, #12]
 80078d4:	60b9      	str	r1, [r7, #8]
 80078d6:	4613      	mov	r3, r2
 80078d8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80078de:	68bb      	ldr	r3, [r7, #8]
 80078e0:	781b      	ldrb	r3, [r3, #0]
 80078e2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80078e4:	68bb      	ldr	r3, [r7, #8]
 80078e6:	785b      	ldrb	r3, [r3, #1]
 80078e8:	2b01      	cmp	r3, #1
 80078ea:	f040 8185 	bne.w	8007bf8 <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80078ee:	68bb      	ldr	r3, [r7, #8]
 80078f0:	691b      	ldr	r3, [r3, #16]
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d132      	bne.n	800795c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80078f6:	69bb      	ldr	r3, [r7, #24]
 80078f8:	015a      	lsls	r2, r3, #5
 80078fa:	69fb      	ldr	r3, [r7, #28]
 80078fc:	4413      	add	r3, r2
 80078fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007902:	691a      	ldr	r2, [r3, #16]
 8007904:	69bb      	ldr	r3, [r7, #24]
 8007906:	0159      	lsls	r1, r3, #5
 8007908:	69fb      	ldr	r3, [r7, #28]
 800790a:	440b      	add	r3, r1
 800790c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007910:	4619      	mov	r1, r3
 8007912:	4ba7      	ldr	r3, [pc, #668]	@ (8007bb0 <USB_EPStartXfer+0x2e4>)
 8007914:	4013      	ands	r3, r2
 8007916:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007918:	69bb      	ldr	r3, [r7, #24]
 800791a:	015a      	lsls	r2, r3, #5
 800791c:	69fb      	ldr	r3, [r7, #28]
 800791e:	4413      	add	r3, r2
 8007920:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007924:	691b      	ldr	r3, [r3, #16]
 8007926:	69ba      	ldr	r2, [r7, #24]
 8007928:	0151      	lsls	r1, r2, #5
 800792a:	69fa      	ldr	r2, [r7, #28]
 800792c:	440a      	add	r2, r1
 800792e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007932:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007936:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007938:	69bb      	ldr	r3, [r7, #24]
 800793a:	015a      	lsls	r2, r3, #5
 800793c:	69fb      	ldr	r3, [r7, #28]
 800793e:	4413      	add	r3, r2
 8007940:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007944:	691a      	ldr	r2, [r3, #16]
 8007946:	69bb      	ldr	r3, [r7, #24]
 8007948:	0159      	lsls	r1, r3, #5
 800794a:	69fb      	ldr	r3, [r7, #28]
 800794c:	440b      	add	r3, r1
 800794e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007952:	4619      	mov	r1, r3
 8007954:	4b97      	ldr	r3, [pc, #604]	@ (8007bb4 <USB_EPStartXfer+0x2e8>)
 8007956:	4013      	ands	r3, r2
 8007958:	610b      	str	r3, [r1, #16]
 800795a:	e097      	b.n	8007a8c <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800795c:	69bb      	ldr	r3, [r7, #24]
 800795e:	015a      	lsls	r2, r3, #5
 8007960:	69fb      	ldr	r3, [r7, #28]
 8007962:	4413      	add	r3, r2
 8007964:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007968:	691a      	ldr	r2, [r3, #16]
 800796a:	69bb      	ldr	r3, [r7, #24]
 800796c:	0159      	lsls	r1, r3, #5
 800796e:	69fb      	ldr	r3, [r7, #28]
 8007970:	440b      	add	r3, r1
 8007972:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007976:	4619      	mov	r1, r3
 8007978:	4b8e      	ldr	r3, [pc, #568]	@ (8007bb4 <USB_EPStartXfer+0x2e8>)
 800797a:	4013      	ands	r3, r2
 800797c:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800797e:	69bb      	ldr	r3, [r7, #24]
 8007980:	015a      	lsls	r2, r3, #5
 8007982:	69fb      	ldr	r3, [r7, #28]
 8007984:	4413      	add	r3, r2
 8007986:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800798a:	691a      	ldr	r2, [r3, #16]
 800798c:	69bb      	ldr	r3, [r7, #24]
 800798e:	0159      	lsls	r1, r3, #5
 8007990:	69fb      	ldr	r3, [r7, #28]
 8007992:	440b      	add	r3, r1
 8007994:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007998:	4619      	mov	r1, r3
 800799a:	4b85      	ldr	r3, [pc, #532]	@ (8007bb0 <USB_EPStartXfer+0x2e4>)
 800799c:	4013      	ands	r3, r2
 800799e:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 80079a0:	69bb      	ldr	r3, [r7, #24]
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d11a      	bne.n	80079dc <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 80079a6:	68bb      	ldr	r3, [r7, #8]
 80079a8:	691a      	ldr	r2, [r3, #16]
 80079aa:	68bb      	ldr	r3, [r7, #8]
 80079ac:	689b      	ldr	r3, [r3, #8]
 80079ae:	429a      	cmp	r2, r3
 80079b0:	d903      	bls.n	80079ba <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 80079b2:	68bb      	ldr	r3, [r7, #8]
 80079b4:	689a      	ldr	r2, [r3, #8]
 80079b6:	68bb      	ldr	r3, [r7, #8]
 80079b8:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80079ba:	69bb      	ldr	r3, [r7, #24]
 80079bc:	015a      	lsls	r2, r3, #5
 80079be:	69fb      	ldr	r3, [r7, #28]
 80079c0:	4413      	add	r3, r2
 80079c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80079c6:	691b      	ldr	r3, [r3, #16]
 80079c8:	69ba      	ldr	r2, [r7, #24]
 80079ca:	0151      	lsls	r1, r2, #5
 80079cc:	69fa      	ldr	r2, [r7, #28]
 80079ce:	440a      	add	r2, r1
 80079d0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80079d4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80079d8:	6113      	str	r3, [r2, #16]
 80079da:	e044      	b.n	8007a66 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80079dc:	68bb      	ldr	r3, [r7, #8]
 80079de:	691a      	ldr	r2, [r3, #16]
 80079e0:	68bb      	ldr	r3, [r7, #8]
 80079e2:	689b      	ldr	r3, [r3, #8]
 80079e4:	4413      	add	r3, r2
 80079e6:	1e5a      	subs	r2, r3, #1
 80079e8:	68bb      	ldr	r3, [r7, #8]
 80079ea:	689b      	ldr	r3, [r3, #8]
 80079ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80079f0:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 80079f2:	69bb      	ldr	r3, [r7, #24]
 80079f4:	015a      	lsls	r2, r3, #5
 80079f6:	69fb      	ldr	r3, [r7, #28]
 80079f8:	4413      	add	r3, r2
 80079fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80079fe:	691a      	ldr	r2, [r3, #16]
 8007a00:	8afb      	ldrh	r3, [r7, #22]
 8007a02:	04d9      	lsls	r1, r3, #19
 8007a04:	4b6c      	ldr	r3, [pc, #432]	@ (8007bb8 <USB_EPStartXfer+0x2ec>)
 8007a06:	400b      	ands	r3, r1
 8007a08:	69b9      	ldr	r1, [r7, #24]
 8007a0a:	0148      	lsls	r0, r1, #5
 8007a0c:	69f9      	ldr	r1, [r7, #28]
 8007a0e:	4401      	add	r1, r0
 8007a10:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007a14:	4313      	orrs	r3, r2
 8007a16:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8007a18:	68bb      	ldr	r3, [r7, #8]
 8007a1a:	791b      	ldrb	r3, [r3, #4]
 8007a1c:	2b01      	cmp	r3, #1
 8007a1e:	d122      	bne.n	8007a66 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8007a20:	69bb      	ldr	r3, [r7, #24]
 8007a22:	015a      	lsls	r2, r3, #5
 8007a24:	69fb      	ldr	r3, [r7, #28]
 8007a26:	4413      	add	r3, r2
 8007a28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a2c:	691b      	ldr	r3, [r3, #16]
 8007a2e:	69ba      	ldr	r2, [r7, #24]
 8007a30:	0151      	lsls	r1, r2, #5
 8007a32:	69fa      	ldr	r2, [r7, #28]
 8007a34:	440a      	add	r2, r1
 8007a36:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007a3a:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8007a3e:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8007a40:	69bb      	ldr	r3, [r7, #24]
 8007a42:	015a      	lsls	r2, r3, #5
 8007a44:	69fb      	ldr	r3, [r7, #28]
 8007a46:	4413      	add	r3, r2
 8007a48:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a4c:	691a      	ldr	r2, [r3, #16]
 8007a4e:	8afb      	ldrh	r3, [r7, #22]
 8007a50:	075b      	lsls	r3, r3, #29
 8007a52:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8007a56:	69b9      	ldr	r1, [r7, #24]
 8007a58:	0148      	lsls	r0, r1, #5
 8007a5a:	69f9      	ldr	r1, [r7, #28]
 8007a5c:	4401      	add	r1, r0
 8007a5e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007a62:	4313      	orrs	r3, r2
 8007a64:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007a66:	69bb      	ldr	r3, [r7, #24]
 8007a68:	015a      	lsls	r2, r3, #5
 8007a6a:	69fb      	ldr	r3, [r7, #28]
 8007a6c:	4413      	add	r3, r2
 8007a6e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a72:	691a      	ldr	r2, [r3, #16]
 8007a74:	68bb      	ldr	r3, [r7, #8]
 8007a76:	691b      	ldr	r3, [r3, #16]
 8007a78:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007a7c:	69b9      	ldr	r1, [r7, #24]
 8007a7e:	0148      	lsls	r0, r1, #5
 8007a80:	69f9      	ldr	r1, [r7, #28]
 8007a82:	4401      	add	r1, r0
 8007a84:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007a88:	4313      	orrs	r3, r2
 8007a8a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8007a8c:	79fb      	ldrb	r3, [r7, #7]
 8007a8e:	2b01      	cmp	r3, #1
 8007a90:	d14b      	bne.n	8007b2a <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8007a92:	68bb      	ldr	r3, [r7, #8]
 8007a94:	69db      	ldr	r3, [r3, #28]
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d009      	beq.n	8007aae <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007a9a:	69bb      	ldr	r3, [r7, #24]
 8007a9c:	015a      	lsls	r2, r3, #5
 8007a9e:	69fb      	ldr	r3, [r7, #28]
 8007aa0:	4413      	add	r3, r2
 8007aa2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007aa6:	461a      	mov	r2, r3
 8007aa8:	68bb      	ldr	r3, [r7, #8]
 8007aaa:	69db      	ldr	r3, [r3, #28]
 8007aac:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8007aae:	68bb      	ldr	r3, [r7, #8]
 8007ab0:	791b      	ldrb	r3, [r3, #4]
 8007ab2:	2b01      	cmp	r3, #1
 8007ab4:	d128      	bne.n	8007b08 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007ab6:	69fb      	ldr	r3, [r7, #28]
 8007ab8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007abc:	689b      	ldr	r3, [r3, #8]
 8007abe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d110      	bne.n	8007ae8 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007ac6:	69bb      	ldr	r3, [r7, #24]
 8007ac8:	015a      	lsls	r2, r3, #5
 8007aca:	69fb      	ldr	r3, [r7, #28]
 8007acc:	4413      	add	r3, r2
 8007ace:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	69ba      	ldr	r2, [r7, #24]
 8007ad6:	0151      	lsls	r1, r2, #5
 8007ad8:	69fa      	ldr	r2, [r7, #28]
 8007ada:	440a      	add	r2, r1
 8007adc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007ae0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007ae4:	6013      	str	r3, [r2, #0]
 8007ae6:	e00f      	b.n	8007b08 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007ae8:	69bb      	ldr	r3, [r7, #24]
 8007aea:	015a      	lsls	r2, r3, #5
 8007aec:	69fb      	ldr	r3, [r7, #28]
 8007aee:	4413      	add	r3, r2
 8007af0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	69ba      	ldr	r2, [r7, #24]
 8007af8:	0151      	lsls	r1, r2, #5
 8007afa:	69fa      	ldr	r2, [r7, #28]
 8007afc:	440a      	add	r2, r1
 8007afe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007b02:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007b06:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007b08:	69bb      	ldr	r3, [r7, #24]
 8007b0a:	015a      	lsls	r2, r3, #5
 8007b0c:	69fb      	ldr	r3, [r7, #28]
 8007b0e:	4413      	add	r3, r2
 8007b10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	69ba      	ldr	r2, [r7, #24]
 8007b18:	0151      	lsls	r1, r2, #5
 8007b1a:	69fa      	ldr	r2, [r7, #28]
 8007b1c:	440a      	add	r2, r1
 8007b1e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007b22:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007b26:	6013      	str	r3, [r2, #0]
 8007b28:	e169      	b.n	8007dfe <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007b2a:	69bb      	ldr	r3, [r7, #24]
 8007b2c:	015a      	lsls	r2, r3, #5
 8007b2e:	69fb      	ldr	r3, [r7, #28]
 8007b30:	4413      	add	r3, r2
 8007b32:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	69ba      	ldr	r2, [r7, #24]
 8007b3a:	0151      	lsls	r1, r2, #5
 8007b3c:	69fa      	ldr	r2, [r7, #28]
 8007b3e:	440a      	add	r2, r1
 8007b40:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007b44:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007b48:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007b4a:	68bb      	ldr	r3, [r7, #8]
 8007b4c:	791b      	ldrb	r3, [r3, #4]
 8007b4e:	2b01      	cmp	r3, #1
 8007b50:	d015      	beq.n	8007b7e <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8007b52:	68bb      	ldr	r3, [r7, #8]
 8007b54:	691b      	ldr	r3, [r3, #16]
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	f000 8151 	beq.w	8007dfe <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007b5c:	69fb      	ldr	r3, [r7, #28]
 8007b5e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007b62:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007b64:	68bb      	ldr	r3, [r7, #8]
 8007b66:	781b      	ldrb	r3, [r3, #0]
 8007b68:	f003 030f 	and.w	r3, r3, #15
 8007b6c:	2101      	movs	r1, #1
 8007b6e:	fa01 f303 	lsl.w	r3, r1, r3
 8007b72:	69f9      	ldr	r1, [r7, #28]
 8007b74:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007b78:	4313      	orrs	r3, r2
 8007b7a:	634b      	str	r3, [r1, #52]	@ 0x34
 8007b7c:	e13f      	b.n	8007dfe <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007b7e:	69fb      	ldr	r3, [r7, #28]
 8007b80:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007b84:	689b      	ldr	r3, [r3, #8]
 8007b86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d116      	bne.n	8007bbc <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007b8e:	69bb      	ldr	r3, [r7, #24]
 8007b90:	015a      	lsls	r2, r3, #5
 8007b92:	69fb      	ldr	r3, [r7, #28]
 8007b94:	4413      	add	r3, r2
 8007b96:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	69ba      	ldr	r2, [r7, #24]
 8007b9e:	0151      	lsls	r1, r2, #5
 8007ba0:	69fa      	ldr	r2, [r7, #28]
 8007ba2:	440a      	add	r2, r1
 8007ba4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007ba8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007bac:	6013      	str	r3, [r2, #0]
 8007bae:	e015      	b.n	8007bdc <USB_EPStartXfer+0x310>
 8007bb0:	e007ffff 	.word	0xe007ffff
 8007bb4:	fff80000 	.word	0xfff80000
 8007bb8:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007bbc:	69bb      	ldr	r3, [r7, #24]
 8007bbe:	015a      	lsls	r2, r3, #5
 8007bc0:	69fb      	ldr	r3, [r7, #28]
 8007bc2:	4413      	add	r3, r2
 8007bc4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	69ba      	ldr	r2, [r7, #24]
 8007bcc:	0151      	lsls	r1, r2, #5
 8007bce:	69fa      	ldr	r2, [r7, #28]
 8007bd0:	440a      	add	r2, r1
 8007bd2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007bd6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007bda:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8007bdc:	68bb      	ldr	r3, [r7, #8]
 8007bde:	68d9      	ldr	r1, [r3, #12]
 8007be0:	68bb      	ldr	r3, [r7, #8]
 8007be2:	781a      	ldrb	r2, [r3, #0]
 8007be4:	68bb      	ldr	r3, [r7, #8]
 8007be6:	691b      	ldr	r3, [r3, #16]
 8007be8:	b298      	uxth	r0, r3
 8007bea:	79fb      	ldrb	r3, [r7, #7]
 8007bec:	9300      	str	r3, [sp, #0]
 8007bee:	4603      	mov	r3, r0
 8007bf0:	68f8      	ldr	r0, [r7, #12]
 8007bf2:	f000 f9b9 	bl	8007f68 <USB_WritePacket>
 8007bf6:	e102      	b.n	8007dfe <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007bf8:	69bb      	ldr	r3, [r7, #24]
 8007bfa:	015a      	lsls	r2, r3, #5
 8007bfc:	69fb      	ldr	r3, [r7, #28]
 8007bfe:	4413      	add	r3, r2
 8007c00:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c04:	691a      	ldr	r2, [r3, #16]
 8007c06:	69bb      	ldr	r3, [r7, #24]
 8007c08:	0159      	lsls	r1, r3, #5
 8007c0a:	69fb      	ldr	r3, [r7, #28]
 8007c0c:	440b      	add	r3, r1
 8007c0e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c12:	4619      	mov	r1, r3
 8007c14:	4b7c      	ldr	r3, [pc, #496]	@ (8007e08 <USB_EPStartXfer+0x53c>)
 8007c16:	4013      	ands	r3, r2
 8007c18:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007c1a:	69bb      	ldr	r3, [r7, #24]
 8007c1c:	015a      	lsls	r2, r3, #5
 8007c1e:	69fb      	ldr	r3, [r7, #28]
 8007c20:	4413      	add	r3, r2
 8007c22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c26:	691a      	ldr	r2, [r3, #16]
 8007c28:	69bb      	ldr	r3, [r7, #24]
 8007c2a:	0159      	lsls	r1, r3, #5
 8007c2c:	69fb      	ldr	r3, [r7, #28]
 8007c2e:	440b      	add	r3, r1
 8007c30:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c34:	4619      	mov	r1, r3
 8007c36:	4b75      	ldr	r3, [pc, #468]	@ (8007e0c <USB_EPStartXfer+0x540>)
 8007c38:	4013      	ands	r3, r2
 8007c3a:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 8007c3c:	69bb      	ldr	r3, [r7, #24]
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d12f      	bne.n	8007ca2 <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 8007c42:	68bb      	ldr	r3, [r7, #8]
 8007c44:	691b      	ldr	r3, [r3, #16]
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d003      	beq.n	8007c52 <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 8007c4a:	68bb      	ldr	r3, [r7, #8]
 8007c4c:	689a      	ldr	r2, [r3, #8]
 8007c4e:	68bb      	ldr	r3, [r7, #8]
 8007c50:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8007c52:	68bb      	ldr	r3, [r7, #8]
 8007c54:	689a      	ldr	r2, [r3, #8]
 8007c56:	68bb      	ldr	r3, [r7, #8]
 8007c58:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8007c5a:	69bb      	ldr	r3, [r7, #24]
 8007c5c:	015a      	lsls	r2, r3, #5
 8007c5e:	69fb      	ldr	r3, [r7, #28]
 8007c60:	4413      	add	r3, r2
 8007c62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c66:	691a      	ldr	r2, [r3, #16]
 8007c68:	68bb      	ldr	r3, [r7, #8]
 8007c6a:	6a1b      	ldr	r3, [r3, #32]
 8007c6c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007c70:	69b9      	ldr	r1, [r7, #24]
 8007c72:	0148      	lsls	r0, r1, #5
 8007c74:	69f9      	ldr	r1, [r7, #28]
 8007c76:	4401      	add	r1, r0
 8007c78:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007c7c:	4313      	orrs	r3, r2
 8007c7e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007c80:	69bb      	ldr	r3, [r7, #24]
 8007c82:	015a      	lsls	r2, r3, #5
 8007c84:	69fb      	ldr	r3, [r7, #28]
 8007c86:	4413      	add	r3, r2
 8007c88:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c8c:	691b      	ldr	r3, [r3, #16]
 8007c8e:	69ba      	ldr	r2, [r7, #24]
 8007c90:	0151      	lsls	r1, r2, #5
 8007c92:	69fa      	ldr	r2, [r7, #28]
 8007c94:	440a      	add	r2, r1
 8007c96:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007c9a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007c9e:	6113      	str	r3, [r2, #16]
 8007ca0:	e05f      	b.n	8007d62 <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 8007ca2:	68bb      	ldr	r3, [r7, #8]
 8007ca4:	691b      	ldr	r3, [r3, #16]
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d123      	bne.n	8007cf2 <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8007caa:	69bb      	ldr	r3, [r7, #24]
 8007cac:	015a      	lsls	r2, r3, #5
 8007cae:	69fb      	ldr	r3, [r7, #28]
 8007cb0:	4413      	add	r3, r2
 8007cb2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007cb6:	691a      	ldr	r2, [r3, #16]
 8007cb8:	68bb      	ldr	r3, [r7, #8]
 8007cba:	689b      	ldr	r3, [r3, #8]
 8007cbc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007cc0:	69b9      	ldr	r1, [r7, #24]
 8007cc2:	0148      	lsls	r0, r1, #5
 8007cc4:	69f9      	ldr	r1, [r7, #28]
 8007cc6:	4401      	add	r1, r0
 8007cc8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007ccc:	4313      	orrs	r3, r2
 8007cce:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007cd0:	69bb      	ldr	r3, [r7, #24]
 8007cd2:	015a      	lsls	r2, r3, #5
 8007cd4:	69fb      	ldr	r3, [r7, #28]
 8007cd6:	4413      	add	r3, r2
 8007cd8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007cdc:	691b      	ldr	r3, [r3, #16]
 8007cde:	69ba      	ldr	r2, [r7, #24]
 8007ce0:	0151      	lsls	r1, r2, #5
 8007ce2:	69fa      	ldr	r2, [r7, #28]
 8007ce4:	440a      	add	r2, r1
 8007ce6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007cea:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007cee:	6113      	str	r3, [r2, #16]
 8007cf0:	e037      	b.n	8007d62 <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007cf2:	68bb      	ldr	r3, [r7, #8]
 8007cf4:	691a      	ldr	r2, [r3, #16]
 8007cf6:	68bb      	ldr	r3, [r7, #8]
 8007cf8:	689b      	ldr	r3, [r3, #8]
 8007cfa:	4413      	add	r3, r2
 8007cfc:	1e5a      	subs	r2, r3, #1
 8007cfe:	68bb      	ldr	r3, [r7, #8]
 8007d00:	689b      	ldr	r3, [r3, #8]
 8007d02:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d06:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8007d08:	68bb      	ldr	r3, [r7, #8]
 8007d0a:	689b      	ldr	r3, [r3, #8]
 8007d0c:	8afa      	ldrh	r2, [r7, #22]
 8007d0e:	fb03 f202 	mul.w	r2, r3, r2
 8007d12:	68bb      	ldr	r3, [r7, #8]
 8007d14:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8007d16:	69bb      	ldr	r3, [r7, #24]
 8007d18:	015a      	lsls	r2, r3, #5
 8007d1a:	69fb      	ldr	r3, [r7, #28]
 8007d1c:	4413      	add	r3, r2
 8007d1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d22:	691a      	ldr	r2, [r3, #16]
 8007d24:	8afb      	ldrh	r3, [r7, #22]
 8007d26:	04d9      	lsls	r1, r3, #19
 8007d28:	4b39      	ldr	r3, [pc, #228]	@ (8007e10 <USB_EPStartXfer+0x544>)
 8007d2a:	400b      	ands	r3, r1
 8007d2c:	69b9      	ldr	r1, [r7, #24]
 8007d2e:	0148      	lsls	r0, r1, #5
 8007d30:	69f9      	ldr	r1, [r7, #28]
 8007d32:	4401      	add	r1, r0
 8007d34:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007d38:	4313      	orrs	r3, r2
 8007d3a:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8007d3c:	69bb      	ldr	r3, [r7, #24]
 8007d3e:	015a      	lsls	r2, r3, #5
 8007d40:	69fb      	ldr	r3, [r7, #28]
 8007d42:	4413      	add	r3, r2
 8007d44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d48:	691a      	ldr	r2, [r3, #16]
 8007d4a:	68bb      	ldr	r3, [r7, #8]
 8007d4c:	6a1b      	ldr	r3, [r3, #32]
 8007d4e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007d52:	69b9      	ldr	r1, [r7, #24]
 8007d54:	0148      	lsls	r0, r1, #5
 8007d56:	69f9      	ldr	r1, [r7, #28]
 8007d58:	4401      	add	r1, r0
 8007d5a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007d5e:	4313      	orrs	r3, r2
 8007d60:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8007d62:	79fb      	ldrb	r3, [r7, #7]
 8007d64:	2b01      	cmp	r3, #1
 8007d66:	d10d      	bne.n	8007d84 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8007d68:	68bb      	ldr	r3, [r7, #8]
 8007d6a:	68db      	ldr	r3, [r3, #12]
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d009      	beq.n	8007d84 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8007d70:	68bb      	ldr	r3, [r7, #8]
 8007d72:	68d9      	ldr	r1, [r3, #12]
 8007d74:	69bb      	ldr	r3, [r7, #24]
 8007d76:	015a      	lsls	r2, r3, #5
 8007d78:	69fb      	ldr	r3, [r7, #28]
 8007d7a:	4413      	add	r3, r2
 8007d7c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d80:	460a      	mov	r2, r1
 8007d82:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8007d84:	68bb      	ldr	r3, [r7, #8]
 8007d86:	791b      	ldrb	r3, [r3, #4]
 8007d88:	2b01      	cmp	r3, #1
 8007d8a:	d128      	bne.n	8007dde <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007d8c:	69fb      	ldr	r3, [r7, #28]
 8007d8e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007d92:	689b      	ldr	r3, [r3, #8]
 8007d94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d110      	bne.n	8007dbe <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8007d9c:	69bb      	ldr	r3, [r7, #24]
 8007d9e:	015a      	lsls	r2, r3, #5
 8007da0:	69fb      	ldr	r3, [r7, #28]
 8007da2:	4413      	add	r3, r2
 8007da4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	69ba      	ldr	r2, [r7, #24]
 8007dac:	0151      	lsls	r1, r2, #5
 8007dae:	69fa      	ldr	r2, [r7, #28]
 8007db0:	440a      	add	r2, r1
 8007db2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007db6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007dba:	6013      	str	r3, [r2, #0]
 8007dbc:	e00f      	b.n	8007dde <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8007dbe:	69bb      	ldr	r3, [r7, #24]
 8007dc0:	015a      	lsls	r2, r3, #5
 8007dc2:	69fb      	ldr	r3, [r7, #28]
 8007dc4:	4413      	add	r3, r2
 8007dc6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	69ba      	ldr	r2, [r7, #24]
 8007dce:	0151      	lsls	r1, r2, #5
 8007dd0:	69fa      	ldr	r2, [r7, #28]
 8007dd2:	440a      	add	r2, r1
 8007dd4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007dd8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007ddc:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007dde:	69bb      	ldr	r3, [r7, #24]
 8007de0:	015a      	lsls	r2, r3, #5
 8007de2:	69fb      	ldr	r3, [r7, #28]
 8007de4:	4413      	add	r3, r2
 8007de6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	69ba      	ldr	r2, [r7, #24]
 8007dee:	0151      	lsls	r1, r2, #5
 8007df0:	69fa      	ldr	r2, [r7, #28]
 8007df2:	440a      	add	r2, r1
 8007df4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007df8:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007dfc:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007dfe:	2300      	movs	r3, #0
}
 8007e00:	4618      	mov	r0, r3
 8007e02:	3720      	adds	r7, #32
 8007e04:	46bd      	mov	sp, r7
 8007e06:	bd80      	pop	{r7, pc}
 8007e08:	fff80000 	.word	0xfff80000
 8007e0c:	e007ffff 	.word	0xe007ffff
 8007e10:	1ff80000 	.word	0x1ff80000

08007e14 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007e14:	b480      	push	{r7}
 8007e16:	b087      	sub	sp, #28
 8007e18:	af00      	add	r7, sp, #0
 8007e1a:	6078      	str	r0, [r7, #4]
 8007e1c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007e1e:	2300      	movs	r3, #0
 8007e20:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8007e22:	2300      	movs	r3, #0
 8007e24:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007e2a:	683b      	ldr	r3, [r7, #0]
 8007e2c:	785b      	ldrb	r3, [r3, #1]
 8007e2e:	2b01      	cmp	r3, #1
 8007e30:	d14a      	bne.n	8007ec8 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007e32:	683b      	ldr	r3, [r7, #0]
 8007e34:	781b      	ldrb	r3, [r3, #0]
 8007e36:	015a      	lsls	r2, r3, #5
 8007e38:	693b      	ldr	r3, [r7, #16]
 8007e3a:	4413      	add	r3, r2
 8007e3c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007e46:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007e4a:	f040 8086 	bne.w	8007f5a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8007e4e:	683b      	ldr	r3, [r7, #0]
 8007e50:	781b      	ldrb	r3, [r3, #0]
 8007e52:	015a      	lsls	r2, r3, #5
 8007e54:	693b      	ldr	r3, [r7, #16]
 8007e56:	4413      	add	r3, r2
 8007e58:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	683a      	ldr	r2, [r7, #0]
 8007e60:	7812      	ldrb	r2, [r2, #0]
 8007e62:	0151      	lsls	r1, r2, #5
 8007e64:	693a      	ldr	r2, [r7, #16]
 8007e66:	440a      	add	r2, r1
 8007e68:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007e6c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007e70:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8007e72:	683b      	ldr	r3, [r7, #0]
 8007e74:	781b      	ldrb	r3, [r3, #0]
 8007e76:	015a      	lsls	r2, r3, #5
 8007e78:	693b      	ldr	r3, [r7, #16]
 8007e7a:	4413      	add	r3, r2
 8007e7c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	683a      	ldr	r2, [r7, #0]
 8007e84:	7812      	ldrb	r2, [r2, #0]
 8007e86:	0151      	lsls	r1, r2, #5
 8007e88:	693a      	ldr	r2, [r7, #16]
 8007e8a:	440a      	add	r2, r1
 8007e8c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007e90:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007e94:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	3301      	adds	r3, #1
 8007e9a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007ea2:	4293      	cmp	r3, r2
 8007ea4:	d902      	bls.n	8007eac <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8007ea6:	2301      	movs	r3, #1
 8007ea8:	75fb      	strb	r3, [r7, #23]
          break;
 8007eaa:	e056      	b.n	8007f5a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8007eac:	683b      	ldr	r3, [r7, #0]
 8007eae:	781b      	ldrb	r3, [r3, #0]
 8007eb0:	015a      	lsls	r2, r3, #5
 8007eb2:	693b      	ldr	r3, [r7, #16]
 8007eb4:	4413      	add	r3, r2
 8007eb6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007ec0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007ec4:	d0e7      	beq.n	8007e96 <USB_EPStopXfer+0x82>
 8007ec6:	e048      	b.n	8007f5a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007ec8:	683b      	ldr	r3, [r7, #0]
 8007eca:	781b      	ldrb	r3, [r3, #0]
 8007ecc:	015a      	lsls	r2, r3, #5
 8007ece:	693b      	ldr	r3, [r7, #16]
 8007ed0:	4413      	add	r3, r2
 8007ed2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007edc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007ee0:	d13b      	bne.n	8007f5a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8007ee2:	683b      	ldr	r3, [r7, #0]
 8007ee4:	781b      	ldrb	r3, [r3, #0]
 8007ee6:	015a      	lsls	r2, r3, #5
 8007ee8:	693b      	ldr	r3, [r7, #16]
 8007eea:	4413      	add	r3, r2
 8007eec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	683a      	ldr	r2, [r7, #0]
 8007ef4:	7812      	ldrb	r2, [r2, #0]
 8007ef6:	0151      	lsls	r1, r2, #5
 8007ef8:	693a      	ldr	r2, [r7, #16]
 8007efa:	440a      	add	r2, r1
 8007efc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007f00:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007f04:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8007f06:	683b      	ldr	r3, [r7, #0]
 8007f08:	781b      	ldrb	r3, [r3, #0]
 8007f0a:	015a      	lsls	r2, r3, #5
 8007f0c:	693b      	ldr	r3, [r7, #16]
 8007f0e:	4413      	add	r3, r2
 8007f10:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	683a      	ldr	r2, [r7, #0]
 8007f18:	7812      	ldrb	r2, [r2, #0]
 8007f1a:	0151      	lsls	r1, r2, #5
 8007f1c:	693a      	ldr	r2, [r7, #16]
 8007f1e:	440a      	add	r2, r1
 8007f20:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007f24:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007f28:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	3301      	adds	r3, #1
 8007f2e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007f36:	4293      	cmp	r3, r2
 8007f38:	d902      	bls.n	8007f40 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8007f3a:	2301      	movs	r3, #1
 8007f3c:	75fb      	strb	r3, [r7, #23]
          break;
 8007f3e:	e00c      	b.n	8007f5a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8007f40:	683b      	ldr	r3, [r7, #0]
 8007f42:	781b      	ldrb	r3, [r3, #0]
 8007f44:	015a      	lsls	r2, r3, #5
 8007f46:	693b      	ldr	r3, [r7, #16]
 8007f48:	4413      	add	r3, r2
 8007f4a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007f54:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007f58:	d0e7      	beq.n	8007f2a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8007f5a:	7dfb      	ldrb	r3, [r7, #23]
}
 8007f5c:	4618      	mov	r0, r3
 8007f5e:	371c      	adds	r7, #28
 8007f60:	46bd      	mov	sp, r7
 8007f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f66:	4770      	bx	lr

08007f68 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007f68:	b480      	push	{r7}
 8007f6a:	b089      	sub	sp, #36	@ 0x24
 8007f6c:	af00      	add	r7, sp, #0
 8007f6e:	60f8      	str	r0, [r7, #12]
 8007f70:	60b9      	str	r1, [r7, #8]
 8007f72:	4611      	mov	r1, r2
 8007f74:	461a      	mov	r2, r3
 8007f76:	460b      	mov	r3, r1
 8007f78:	71fb      	strb	r3, [r7, #7]
 8007f7a:	4613      	mov	r3, r2
 8007f7c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007f82:	68bb      	ldr	r3, [r7, #8]
 8007f84:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007f86:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d123      	bne.n	8007fd6 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007f8e:	88bb      	ldrh	r3, [r7, #4]
 8007f90:	3303      	adds	r3, #3
 8007f92:	089b      	lsrs	r3, r3, #2
 8007f94:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007f96:	2300      	movs	r3, #0
 8007f98:	61bb      	str	r3, [r7, #24]
 8007f9a:	e018      	b.n	8007fce <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007f9c:	79fb      	ldrb	r3, [r7, #7]
 8007f9e:	031a      	lsls	r2, r3, #12
 8007fa0:	697b      	ldr	r3, [r7, #20]
 8007fa2:	4413      	add	r3, r2
 8007fa4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007fa8:	461a      	mov	r2, r3
 8007faa:	69fb      	ldr	r3, [r7, #28]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007fb0:	69fb      	ldr	r3, [r7, #28]
 8007fb2:	3301      	adds	r3, #1
 8007fb4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007fb6:	69fb      	ldr	r3, [r7, #28]
 8007fb8:	3301      	adds	r3, #1
 8007fba:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007fbc:	69fb      	ldr	r3, [r7, #28]
 8007fbe:	3301      	adds	r3, #1
 8007fc0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007fc2:	69fb      	ldr	r3, [r7, #28]
 8007fc4:	3301      	adds	r3, #1
 8007fc6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007fc8:	69bb      	ldr	r3, [r7, #24]
 8007fca:	3301      	adds	r3, #1
 8007fcc:	61bb      	str	r3, [r7, #24]
 8007fce:	69ba      	ldr	r2, [r7, #24]
 8007fd0:	693b      	ldr	r3, [r7, #16]
 8007fd2:	429a      	cmp	r2, r3
 8007fd4:	d3e2      	bcc.n	8007f9c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007fd6:	2300      	movs	r3, #0
}
 8007fd8:	4618      	mov	r0, r3
 8007fda:	3724      	adds	r7, #36	@ 0x24
 8007fdc:	46bd      	mov	sp, r7
 8007fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe2:	4770      	bx	lr

08007fe4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007fe4:	b480      	push	{r7}
 8007fe6:	b08b      	sub	sp, #44	@ 0x2c
 8007fe8:	af00      	add	r7, sp, #0
 8007fea:	60f8      	str	r0, [r7, #12]
 8007fec:	60b9      	str	r1, [r7, #8]
 8007fee:	4613      	mov	r3, r2
 8007ff0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007ff6:	68bb      	ldr	r3, [r7, #8]
 8007ff8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8007ffa:	88fb      	ldrh	r3, [r7, #6]
 8007ffc:	089b      	lsrs	r3, r3, #2
 8007ffe:	b29b      	uxth	r3, r3
 8008000:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8008002:	88fb      	ldrh	r3, [r7, #6]
 8008004:	f003 0303 	and.w	r3, r3, #3
 8008008:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800800a:	2300      	movs	r3, #0
 800800c:	623b      	str	r3, [r7, #32]
 800800e:	e014      	b.n	800803a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008010:	69bb      	ldr	r3, [r7, #24]
 8008012:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008016:	681a      	ldr	r2, [r3, #0]
 8008018:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800801a:	601a      	str	r2, [r3, #0]
    pDest++;
 800801c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800801e:	3301      	adds	r3, #1
 8008020:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008024:	3301      	adds	r3, #1
 8008026:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008028:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800802a:	3301      	adds	r3, #1
 800802c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800802e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008030:	3301      	adds	r3, #1
 8008032:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8008034:	6a3b      	ldr	r3, [r7, #32]
 8008036:	3301      	adds	r3, #1
 8008038:	623b      	str	r3, [r7, #32]
 800803a:	6a3a      	ldr	r2, [r7, #32]
 800803c:	697b      	ldr	r3, [r7, #20]
 800803e:	429a      	cmp	r2, r3
 8008040:	d3e6      	bcc.n	8008010 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8008042:	8bfb      	ldrh	r3, [r7, #30]
 8008044:	2b00      	cmp	r3, #0
 8008046:	d01e      	beq.n	8008086 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008048:	2300      	movs	r3, #0
 800804a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800804c:	69bb      	ldr	r3, [r7, #24]
 800804e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008052:	461a      	mov	r2, r3
 8008054:	f107 0310 	add.w	r3, r7, #16
 8008058:	6812      	ldr	r2, [r2, #0]
 800805a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800805c:	693a      	ldr	r2, [r7, #16]
 800805e:	6a3b      	ldr	r3, [r7, #32]
 8008060:	b2db      	uxtb	r3, r3
 8008062:	00db      	lsls	r3, r3, #3
 8008064:	fa22 f303 	lsr.w	r3, r2, r3
 8008068:	b2da      	uxtb	r2, r3
 800806a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800806c:	701a      	strb	r2, [r3, #0]
      i++;
 800806e:	6a3b      	ldr	r3, [r7, #32]
 8008070:	3301      	adds	r3, #1
 8008072:	623b      	str	r3, [r7, #32]
      pDest++;
 8008074:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008076:	3301      	adds	r3, #1
 8008078:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800807a:	8bfb      	ldrh	r3, [r7, #30]
 800807c:	3b01      	subs	r3, #1
 800807e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8008080:	8bfb      	ldrh	r3, [r7, #30]
 8008082:	2b00      	cmp	r3, #0
 8008084:	d1ea      	bne.n	800805c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8008086:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008088:	4618      	mov	r0, r3
 800808a:	372c      	adds	r7, #44	@ 0x2c
 800808c:	46bd      	mov	sp, r7
 800808e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008092:	4770      	bx	lr

08008094 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008094:	b480      	push	{r7}
 8008096:	b085      	sub	sp, #20
 8008098:	af00      	add	r7, sp, #0
 800809a:	6078      	str	r0, [r7, #4]
 800809c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80080a2:	683b      	ldr	r3, [r7, #0]
 80080a4:	781b      	ldrb	r3, [r3, #0]
 80080a6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80080a8:	683b      	ldr	r3, [r7, #0]
 80080aa:	785b      	ldrb	r3, [r3, #1]
 80080ac:	2b01      	cmp	r3, #1
 80080ae:	d12c      	bne.n	800810a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80080b0:	68bb      	ldr	r3, [r7, #8]
 80080b2:	015a      	lsls	r2, r3, #5
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	4413      	add	r3, r2
 80080b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	2b00      	cmp	r3, #0
 80080c0:	db12      	blt.n	80080e8 <USB_EPSetStall+0x54>
 80080c2:	68bb      	ldr	r3, [r7, #8]
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d00f      	beq.n	80080e8 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80080c8:	68bb      	ldr	r3, [r7, #8]
 80080ca:	015a      	lsls	r2, r3, #5
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	4413      	add	r3, r2
 80080d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	68ba      	ldr	r2, [r7, #8]
 80080d8:	0151      	lsls	r1, r2, #5
 80080da:	68fa      	ldr	r2, [r7, #12]
 80080dc:	440a      	add	r2, r1
 80080de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80080e2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80080e6:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80080e8:	68bb      	ldr	r3, [r7, #8]
 80080ea:	015a      	lsls	r2, r3, #5
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	4413      	add	r3, r2
 80080f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	68ba      	ldr	r2, [r7, #8]
 80080f8:	0151      	lsls	r1, r2, #5
 80080fa:	68fa      	ldr	r2, [r7, #12]
 80080fc:	440a      	add	r2, r1
 80080fe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008102:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008106:	6013      	str	r3, [r2, #0]
 8008108:	e02b      	b.n	8008162 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800810a:	68bb      	ldr	r3, [r7, #8]
 800810c:	015a      	lsls	r2, r3, #5
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	4413      	add	r3, r2
 8008112:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	2b00      	cmp	r3, #0
 800811a:	db12      	blt.n	8008142 <USB_EPSetStall+0xae>
 800811c:	68bb      	ldr	r3, [r7, #8]
 800811e:	2b00      	cmp	r3, #0
 8008120:	d00f      	beq.n	8008142 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8008122:	68bb      	ldr	r3, [r7, #8]
 8008124:	015a      	lsls	r2, r3, #5
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	4413      	add	r3, r2
 800812a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	68ba      	ldr	r2, [r7, #8]
 8008132:	0151      	lsls	r1, r2, #5
 8008134:	68fa      	ldr	r2, [r7, #12]
 8008136:	440a      	add	r2, r1
 8008138:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800813c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008140:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8008142:	68bb      	ldr	r3, [r7, #8]
 8008144:	015a      	lsls	r2, r3, #5
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	4413      	add	r3, r2
 800814a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	68ba      	ldr	r2, [r7, #8]
 8008152:	0151      	lsls	r1, r2, #5
 8008154:	68fa      	ldr	r2, [r7, #12]
 8008156:	440a      	add	r2, r1
 8008158:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800815c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008160:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008162:	2300      	movs	r3, #0
}
 8008164:	4618      	mov	r0, r3
 8008166:	3714      	adds	r7, #20
 8008168:	46bd      	mov	sp, r7
 800816a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800816e:	4770      	bx	lr

08008170 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008170:	b480      	push	{r7}
 8008172:	b085      	sub	sp, #20
 8008174:	af00      	add	r7, sp, #0
 8008176:	6078      	str	r0, [r7, #4]
 8008178:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800817e:	683b      	ldr	r3, [r7, #0]
 8008180:	781b      	ldrb	r3, [r3, #0]
 8008182:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008184:	683b      	ldr	r3, [r7, #0]
 8008186:	785b      	ldrb	r3, [r3, #1]
 8008188:	2b01      	cmp	r3, #1
 800818a:	d128      	bne.n	80081de <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800818c:	68bb      	ldr	r3, [r7, #8]
 800818e:	015a      	lsls	r2, r3, #5
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	4413      	add	r3, r2
 8008194:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	68ba      	ldr	r2, [r7, #8]
 800819c:	0151      	lsls	r1, r2, #5
 800819e:	68fa      	ldr	r2, [r7, #12]
 80081a0:	440a      	add	r2, r1
 80081a2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80081a6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80081aa:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80081ac:	683b      	ldr	r3, [r7, #0]
 80081ae:	791b      	ldrb	r3, [r3, #4]
 80081b0:	2b03      	cmp	r3, #3
 80081b2:	d003      	beq.n	80081bc <USB_EPClearStall+0x4c>
 80081b4:	683b      	ldr	r3, [r7, #0]
 80081b6:	791b      	ldrb	r3, [r3, #4]
 80081b8:	2b02      	cmp	r3, #2
 80081ba:	d138      	bne.n	800822e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80081bc:	68bb      	ldr	r3, [r7, #8]
 80081be:	015a      	lsls	r2, r3, #5
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	4413      	add	r3, r2
 80081c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	68ba      	ldr	r2, [r7, #8]
 80081cc:	0151      	lsls	r1, r2, #5
 80081ce:	68fa      	ldr	r2, [r7, #12]
 80081d0:	440a      	add	r2, r1
 80081d2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80081d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80081da:	6013      	str	r3, [r2, #0]
 80081dc:	e027      	b.n	800822e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80081de:	68bb      	ldr	r3, [r7, #8]
 80081e0:	015a      	lsls	r2, r3, #5
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	4413      	add	r3, r2
 80081e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	68ba      	ldr	r2, [r7, #8]
 80081ee:	0151      	lsls	r1, r2, #5
 80081f0:	68fa      	ldr	r2, [r7, #12]
 80081f2:	440a      	add	r2, r1
 80081f4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80081f8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80081fc:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80081fe:	683b      	ldr	r3, [r7, #0]
 8008200:	791b      	ldrb	r3, [r3, #4]
 8008202:	2b03      	cmp	r3, #3
 8008204:	d003      	beq.n	800820e <USB_EPClearStall+0x9e>
 8008206:	683b      	ldr	r3, [r7, #0]
 8008208:	791b      	ldrb	r3, [r3, #4]
 800820a:	2b02      	cmp	r3, #2
 800820c:	d10f      	bne.n	800822e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800820e:	68bb      	ldr	r3, [r7, #8]
 8008210:	015a      	lsls	r2, r3, #5
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	4413      	add	r3, r2
 8008216:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	68ba      	ldr	r2, [r7, #8]
 800821e:	0151      	lsls	r1, r2, #5
 8008220:	68fa      	ldr	r2, [r7, #12]
 8008222:	440a      	add	r2, r1
 8008224:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008228:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800822c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800822e:	2300      	movs	r3, #0
}
 8008230:	4618      	mov	r0, r3
 8008232:	3714      	adds	r7, #20
 8008234:	46bd      	mov	sp, r7
 8008236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800823a:	4770      	bx	lr

0800823c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800823c:	b480      	push	{r7}
 800823e:	b085      	sub	sp, #20
 8008240:	af00      	add	r7, sp, #0
 8008242:	6078      	str	r0, [r7, #4]
 8008244:	460b      	mov	r3, r1
 8008246:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	68fa      	ldr	r2, [r7, #12]
 8008256:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800825a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800825e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008266:	681a      	ldr	r2, [r3, #0]
 8008268:	78fb      	ldrb	r3, [r7, #3]
 800826a:	011b      	lsls	r3, r3, #4
 800826c:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8008270:	68f9      	ldr	r1, [r7, #12]
 8008272:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008276:	4313      	orrs	r3, r2
 8008278:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800827a:	2300      	movs	r3, #0
}
 800827c:	4618      	mov	r0, r3
 800827e:	3714      	adds	r7, #20
 8008280:	46bd      	mov	sp, r7
 8008282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008286:	4770      	bx	lr

08008288 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8008288:	b480      	push	{r7}
 800828a:	b085      	sub	sp, #20
 800828c:	af00      	add	r7, sp, #0
 800828e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	68fa      	ldr	r2, [r7, #12]
 800829e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80082a2:	f023 0303 	bic.w	r3, r3, #3
 80082a6:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80082ae:	685b      	ldr	r3, [r3, #4]
 80082b0:	68fa      	ldr	r2, [r7, #12]
 80082b2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80082b6:	f023 0302 	bic.w	r3, r3, #2
 80082ba:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80082bc:	2300      	movs	r3, #0
}
 80082be:	4618      	mov	r0, r3
 80082c0:	3714      	adds	r7, #20
 80082c2:	46bd      	mov	sp, r7
 80082c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082c8:	4770      	bx	lr

080082ca <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80082ca:	b480      	push	{r7}
 80082cc:	b085      	sub	sp, #20
 80082ce:	af00      	add	r7, sp, #0
 80082d0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	68fa      	ldr	r2, [r7, #12]
 80082e0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80082e4:	f023 0303 	bic.w	r3, r3, #3
 80082e8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80082f0:	685b      	ldr	r3, [r3, #4]
 80082f2:	68fa      	ldr	r2, [r7, #12]
 80082f4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80082f8:	f043 0302 	orr.w	r3, r3, #2
 80082fc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80082fe:	2300      	movs	r3, #0
}
 8008300:	4618      	mov	r0, r3
 8008302:	3714      	adds	r7, #20
 8008304:	46bd      	mov	sp, r7
 8008306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800830a:	4770      	bx	lr

0800830c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800830c:	b480      	push	{r7}
 800830e:	b085      	sub	sp, #20
 8008310:	af00      	add	r7, sp, #0
 8008312:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	695b      	ldr	r3, [r3, #20]
 8008318:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	699b      	ldr	r3, [r3, #24]
 800831e:	68fa      	ldr	r2, [r7, #12]
 8008320:	4013      	ands	r3, r2
 8008322:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008324:	68fb      	ldr	r3, [r7, #12]
}
 8008326:	4618      	mov	r0, r3
 8008328:	3714      	adds	r7, #20
 800832a:	46bd      	mov	sp, r7
 800832c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008330:	4770      	bx	lr

08008332 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8008332:	b480      	push	{r7}
 8008334:	b085      	sub	sp, #20
 8008336:	af00      	add	r7, sp, #0
 8008338:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008344:	699b      	ldr	r3, [r3, #24]
 8008346:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800834e:	69db      	ldr	r3, [r3, #28]
 8008350:	68ba      	ldr	r2, [r7, #8]
 8008352:	4013      	ands	r3, r2
 8008354:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8008356:	68bb      	ldr	r3, [r7, #8]
 8008358:	0c1b      	lsrs	r3, r3, #16
}
 800835a:	4618      	mov	r0, r3
 800835c:	3714      	adds	r7, #20
 800835e:	46bd      	mov	sp, r7
 8008360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008364:	4770      	bx	lr

08008366 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8008366:	b480      	push	{r7}
 8008368:	b085      	sub	sp, #20
 800836a:	af00      	add	r7, sp, #0
 800836c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008378:	699b      	ldr	r3, [r3, #24]
 800837a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008382:	69db      	ldr	r3, [r3, #28]
 8008384:	68ba      	ldr	r2, [r7, #8]
 8008386:	4013      	ands	r3, r2
 8008388:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800838a:	68bb      	ldr	r3, [r7, #8]
 800838c:	b29b      	uxth	r3, r3
}
 800838e:	4618      	mov	r0, r3
 8008390:	3714      	adds	r7, #20
 8008392:	46bd      	mov	sp, r7
 8008394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008398:	4770      	bx	lr

0800839a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800839a:	b480      	push	{r7}
 800839c:	b085      	sub	sp, #20
 800839e:	af00      	add	r7, sp, #0
 80083a0:	6078      	str	r0, [r7, #4]
 80083a2:	460b      	mov	r3, r1
 80083a4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80083aa:	78fb      	ldrb	r3, [r7, #3]
 80083ac:	015a      	lsls	r2, r3, #5
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	4413      	add	r3, r2
 80083b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80083b6:	689b      	ldr	r3, [r3, #8]
 80083b8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80083c0:	695b      	ldr	r3, [r3, #20]
 80083c2:	68ba      	ldr	r2, [r7, #8]
 80083c4:	4013      	ands	r3, r2
 80083c6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80083c8:	68bb      	ldr	r3, [r7, #8]
}
 80083ca:	4618      	mov	r0, r3
 80083cc:	3714      	adds	r7, #20
 80083ce:	46bd      	mov	sp, r7
 80083d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d4:	4770      	bx	lr

080083d6 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80083d6:	b480      	push	{r7}
 80083d8:	b087      	sub	sp, #28
 80083da:	af00      	add	r7, sp, #0
 80083dc:	6078      	str	r0, [r7, #4]
 80083de:	460b      	mov	r3, r1
 80083e0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80083e6:	697b      	ldr	r3, [r7, #20]
 80083e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80083ec:	691b      	ldr	r3, [r3, #16]
 80083ee:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80083f0:	697b      	ldr	r3, [r7, #20]
 80083f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80083f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80083f8:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80083fa:	78fb      	ldrb	r3, [r7, #3]
 80083fc:	f003 030f 	and.w	r3, r3, #15
 8008400:	68fa      	ldr	r2, [r7, #12]
 8008402:	fa22 f303 	lsr.w	r3, r2, r3
 8008406:	01db      	lsls	r3, r3, #7
 8008408:	b2db      	uxtb	r3, r3
 800840a:	693a      	ldr	r2, [r7, #16]
 800840c:	4313      	orrs	r3, r2
 800840e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8008410:	78fb      	ldrb	r3, [r7, #3]
 8008412:	015a      	lsls	r2, r3, #5
 8008414:	697b      	ldr	r3, [r7, #20]
 8008416:	4413      	add	r3, r2
 8008418:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800841c:	689b      	ldr	r3, [r3, #8]
 800841e:	693a      	ldr	r2, [r7, #16]
 8008420:	4013      	ands	r3, r2
 8008422:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008424:	68bb      	ldr	r3, [r7, #8]
}
 8008426:	4618      	mov	r0, r3
 8008428:	371c      	adds	r7, #28
 800842a:	46bd      	mov	sp, r7
 800842c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008430:	4770      	bx	lr

08008432 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8008432:	b480      	push	{r7}
 8008434:	b083      	sub	sp, #12
 8008436:	af00      	add	r7, sp, #0
 8008438:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	695b      	ldr	r3, [r3, #20]
 800843e:	f003 0301 	and.w	r3, r3, #1
}
 8008442:	4618      	mov	r0, r3
 8008444:	370c      	adds	r7, #12
 8008446:	46bd      	mov	sp, r7
 8008448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800844c:	4770      	bx	lr
	...

08008450 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8008450:	b480      	push	{r7}
 8008452:	b085      	sub	sp, #20
 8008454:	af00      	add	r7, sp, #0
 8008456:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008462:	681a      	ldr	r2, [r3, #0]
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800846a:	4619      	mov	r1, r3
 800846c:	4b09      	ldr	r3, [pc, #36]	@ (8008494 <USB_ActivateSetup+0x44>)
 800846e:	4013      	ands	r3, r2
 8008470:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008478:	685b      	ldr	r3, [r3, #4]
 800847a:	68fa      	ldr	r2, [r7, #12]
 800847c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008480:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008484:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008486:	2300      	movs	r3, #0
}
 8008488:	4618      	mov	r0, r3
 800848a:	3714      	adds	r7, #20
 800848c:	46bd      	mov	sp, r7
 800848e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008492:	4770      	bx	lr
 8008494:	fffff800 	.word	0xfffff800

08008498 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8008498:	b480      	push	{r7}
 800849a:	b087      	sub	sp, #28
 800849c:	af00      	add	r7, sp, #0
 800849e:	60f8      	str	r0, [r7, #12]
 80084a0:	460b      	mov	r3, r1
 80084a2:	607a      	str	r2, [r7, #4]
 80084a4:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	333c      	adds	r3, #60	@ 0x3c
 80084ae:	3304      	adds	r3, #4
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80084b4:	693b      	ldr	r3, [r7, #16]
 80084b6:	4a26      	ldr	r2, [pc, #152]	@ (8008550 <USB_EP0_OutStart+0xb8>)
 80084b8:	4293      	cmp	r3, r2
 80084ba:	d90a      	bls.n	80084d2 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80084bc:	697b      	ldr	r3, [r7, #20]
 80084be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80084c8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80084cc:	d101      	bne.n	80084d2 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80084ce:	2300      	movs	r3, #0
 80084d0:	e037      	b.n	8008542 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80084d2:	697b      	ldr	r3, [r7, #20]
 80084d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80084d8:	461a      	mov	r2, r3
 80084da:	2300      	movs	r3, #0
 80084dc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80084de:	697b      	ldr	r3, [r7, #20]
 80084e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80084e4:	691b      	ldr	r3, [r3, #16]
 80084e6:	697a      	ldr	r2, [r7, #20]
 80084e8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80084ec:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80084f0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80084f2:	697b      	ldr	r3, [r7, #20]
 80084f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80084f8:	691b      	ldr	r3, [r3, #16]
 80084fa:	697a      	ldr	r2, [r7, #20]
 80084fc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008500:	f043 0318 	orr.w	r3, r3, #24
 8008504:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8008506:	697b      	ldr	r3, [r7, #20]
 8008508:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800850c:	691b      	ldr	r3, [r3, #16]
 800850e:	697a      	ldr	r2, [r7, #20]
 8008510:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008514:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8008518:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800851a:	7afb      	ldrb	r3, [r7, #11]
 800851c:	2b01      	cmp	r3, #1
 800851e:	d10f      	bne.n	8008540 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8008520:	697b      	ldr	r3, [r7, #20]
 8008522:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008526:	461a      	mov	r2, r3
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800852c:	697b      	ldr	r3, [r7, #20]
 800852e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	697a      	ldr	r2, [r7, #20]
 8008536:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800853a:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800853e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008540:	2300      	movs	r3, #0
}
 8008542:	4618      	mov	r0, r3
 8008544:	371c      	adds	r7, #28
 8008546:	46bd      	mov	sp, r7
 8008548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800854c:	4770      	bx	lr
 800854e:	bf00      	nop
 8008550:	4f54300a 	.word	0x4f54300a

08008554 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008554:	b480      	push	{r7}
 8008556:	b085      	sub	sp, #20
 8008558:	af00      	add	r7, sp, #0
 800855a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800855c:	2300      	movs	r3, #0
 800855e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	3301      	adds	r3, #1
 8008564:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800856c:	d901      	bls.n	8008572 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800856e:	2303      	movs	r3, #3
 8008570:	e01b      	b.n	80085aa <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	691b      	ldr	r3, [r3, #16]
 8008576:	2b00      	cmp	r3, #0
 8008578:	daf2      	bge.n	8008560 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800857a:	2300      	movs	r3, #0
 800857c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	691b      	ldr	r3, [r3, #16]
 8008582:	f043 0201 	orr.w	r2, r3, #1
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	3301      	adds	r3, #1
 800858e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008596:	d901      	bls.n	800859c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008598:	2303      	movs	r3, #3
 800859a:	e006      	b.n	80085aa <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	691b      	ldr	r3, [r3, #16]
 80085a0:	f003 0301 	and.w	r3, r3, #1
 80085a4:	2b01      	cmp	r3, #1
 80085a6:	d0f0      	beq.n	800858a <USB_CoreReset+0x36>

  return HAL_OK;
 80085a8:	2300      	movs	r3, #0
}
 80085aa:	4618      	mov	r0, r3
 80085ac:	3714      	adds	r7, #20
 80085ae:	46bd      	mov	sp, r7
 80085b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b4:	4770      	bx	lr

080085b6 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80085b6:	b580      	push	{r7, lr}
 80085b8:	b086      	sub	sp, #24
 80085ba:	af00      	add	r7, sp, #0
 80085bc:	60f8      	str	r0, [r7, #12]
 80085be:	60b9      	str	r1, [r7, #8]
 80085c0:	4613      	mov	r3, r2
 80085c2:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d101      	bne.n	80085ce <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80085ca:	2303      	movs	r3, #3
 80085cc:	e01f      	b.n	800860e <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	2200      	movs	r2, #0
 80085d2:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	2200      	movs	r2, #0
 80085da:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	2200      	movs	r2, #0
 80085e2:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80085e6:	68bb      	ldr	r3, [r7, #8]
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d003      	beq.n	80085f4 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	68ba      	ldr	r2, [r7, #8]
 80085f0:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	2201      	movs	r2, #1
 80085f8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	79fa      	ldrb	r2, [r7, #7]
 8008600:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8008602:	68f8      	ldr	r0, [r7, #12]
 8008604:	f003 fde6 	bl	800c1d4 <USBD_LL_Init>
 8008608:	4603      	mov	r3, r0
 800860a:	75fb      	strb	r3, [r7, #23]

  return ret;
 800860c:	7dfb      	ldrb	r3, [r7, #23]
}
 800860e:	4618      	mov	r0, r3
 8008610:	3718      	adds	r7, #24
 8008612:	46bd      	mov	sp, r7
 8008614:	bd80      	pop	{r7, pc}

08008616 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008616:	b580      	push	{r7, lr}
 8008618:	b084      	sub	sp, #16
 800861a:	af00      	add	r7, sp, #0
 800861c:	6078      	str	r0, [r7, #4]
 800861e:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008620:	2300      	movs	r3, #0
 8008622:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8008624:	683b      	ldr	r3, [r7, #0]
 8008626:	2b00      	cmp	r3, #0
 8008628:	d101      	bne.n	800862e <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800862a:	2303      	movs	r3, #3
 800862c:	e025      	b.n	800867a <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	683a      	ldr	r2, [r7, #0]
 8008632:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	32ae      	adds	r2, #174	@ 0xae
 8008640:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008644:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008646:	2b00      	cmp	r3, #0
 8008648:	d00f      	beq.n	800866a <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	32ae      	adds	r2, #174	@ 0xae
 8008654:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008658:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800865a:	f107 020e 	add.w	r2, r7, #14
 800865e:	4610      	mov	r0, r2
 8008660:	4798      	blx	r3
 8008662:	4602      	mov	r2, r0
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8008670:	1c5a      	adds	r2, r3, #1
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8008678:	2300      	movs	r3, #0
}
 800867a:	4618      	mov	r0, r3
 800867c:	3710      	adds	r7, #16
 800867e:	46bd      	mov	sp, r7
 8008680:	bd80      	pop	{r7, pc}

08008682 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008682:	b580      	push	{r7, lr}
 8008684:	b082      	sub	sp, #8
 8008686:	af00      	add	r7, sp, #0
 8008688:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800868a:	6878      	ldr	r0, [r7, #4]
 800868c:	f003 fdf2 	bl	800c274 <USBD_LL_Start>
 8008690:	4603      	mov	r3, r0
}
 8008692:	4618      	mov	r0, r3
 8008694:	3708      	adds	r7, #8
 8008696:	46bd      	mov	sp, r7
 8008698:	bd80      	pop	{r7, pc}

0800869a <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800869a:	b480      	push	{r7}
 800869c:	b083      	sub	sp, #12
 800869e:	af00      	add	r7, sp, #0
 80086a0:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80086a2:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 80086a4:	4618      	mov	r0, r3
 80086a6:	370c      	adds	r7, #12
 80086a8:	46bd      	mov	sp, r7
 80086aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ae:	4770      	bx	lr

080086b0 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80086b0:	b580      	push	{r7, lr}
 80086b2:	b084      	sub	sp, #16
 80086b4:	af00      	add	r7, sp, #0
 80086b6:	6078      	str	r0, [r7, #4]
 80086b8:	460b      	mov	r3, r1
 80086ba:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80086bc:	2300      	movs	r3, #0
 80086be:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d009      	beq.n	80086de <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	78fa      	ldrb	r2, [r7, #3]
 80086d4:	4611      	mov	r1, r2
 80086d6:	6878      	ldr	r0, [r7, #4]
 80086d8:	4798      	blx	r3
 80086da:	4603      	mov	r3, r0
 80086dc:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80086de:	7bfb      	ldrb	r3, [r7, #15]
}
 80086e0:	4618      	mov	r0, r3
 80086e2:	3710      	adds	r7, #16
 80086e4:	46bd      	mov	sp, r7
 80086e6:	bd80      	pop	{r7, pc}

080086e8 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80086e8:	b580      	push	{r7, lr}
 80086ea:	b084      	sub	sp, #16
 80086ec:	af00      	add	r7, sp, #0
 80086ee:	6078      	str	r0, [r7, #4]
 80086f0:	460b      	mov	r3, r1
 80086f2:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80086f4:	2300      	movs	r3, #0
 80086f6:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80086fe:	685b      	ldr	r3, [r3, #4]
 8008700:	78fa      	ldrb	r2, [r7, #3]
 8008702:	4611      	mov	r1, r2
 8008704:	6878      	ldr	r0, [r7, #4]
 8008706:	4798      	blx	r3
 8008708:	4603      	mov	r3, r0
 800870a:	2b00      	cmp	r3, #0
 800870c:	d001      	beq.n	8008712 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800870e:	2303      	movs	r3, #3
 8008710:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008712:	7bfb      	ldrb	r3, [r7, #15]
}
 8008714:	4618      	mov	r0, r3
 8008716:	3710      	adds	r7, #16
 8008718:	46bd      	mov	sp, r7
 800871a:	bd80      	pop	{r7, pc}

0800871c <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800871c:	b580      	push	{r7, lr}
 800871e:	b084      	sub	sp, #16
 8008720:	af00      	add	r7, sp, #0
 8008722:	6078      	str	r0, [r7, #4]
 8008724:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800872c:	6839      	ldr	r1, [r7, #0]
 800872e:	4618      	mov	r0, r3
 8008730:	f001 f937 	bl	80099a2 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	2201      	movs	r2, #1
 8008738:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8008742:	461a      	mov	r2, r3
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008750:	f003 031f 	and.w	r3, r3, #31
 8008754:	2b02      	cmp	r3, #2
 8008756:	d01a      	beq.n	800878e <USBD_LL_SetupStage+0x72>
 8008758:	2b02      	cmp	r3, #2
 800875a:	d822      	bhi.n	80087a2 <USBD_LL_SetupStage+0x86>
 800875c:	2b00      	cmp	r3, #0
 800875e:	d002      	beq.n	8008766 <USBD_LL_SetupStage+0x4a>
 8008760:	2b01      	cmp	r3, #1
 8008762:	d00a      	beq.n	800877a <USBD_LL_SetupStage+0x5e>
 8008764:	e01d      	b.n	80087a2 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800876c:	4619      	mov	r1, r3
 800876e:	6878      	ldr	r0, [r7, #4]
 8008770:	f000 fb64 	bl	8008e3c <USBD_StdDevReq>
 8008774:	4603      	mov	r3, r0
 8008776:	73fb      	strb	r3, [r7, #15]
      break;
 8008778:	e020      	b.n	80087bc <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008780:	4619      	mov	r1, r3
 8008782:	6878      	ldr	r0, [r7, #4]
 8008784:	f000 fbcc 	bl	8008f20 <USBD_StdItfReq>
 8008788:	4603      	mov	r3, r0
 800878a:	73fb      	strb	r3, [r7, #15]
      break;
 800878c:	e016      	b.n	80087bc <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008794:	4619      	mov	r1, r3
 8008796:	6878      	ldr	r0, [r7, #4]
 8008798:	f000 fc2e 	bl	8008ff8 <USBD_StdEPReq>
 800879c:	4603      	mov	r3, r0
 800879e:	73fb      	strb	r3, [r7, #15]
      break;
 80087a0:	e00c      	b.n	80087bc <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80087a8:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80087ac:	b2db      	uxtb	r3, r3
 80087ae:	4619      	mov	r1, r3
 80087b0:	6878      	ldr	r0, [r7, #4]
 80087b2:	f003 fdde 	bl	800c372 <USBD_LL_StallEP>
 80087b6:	4603      	mov	r3, r0
 80087b8:	73fb      	strb	r3, [r7, #15]
      break;
 80087ba:	bf00      	nop
  }

  return ret;
 80087bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80087be:	4618      	mov	r0, r3
 80087c0:	3710      	adds	r7, #16
 80087c2:	46bd      	mov	sp, r7
 80087c4:	bd80      	pop	{r7, pc}

080087c6 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80087c6:	b580      	push	{r7, lr}
 80087c8:	b086      	sub	sp, #24
 80087ca:	af00      	add	r7, sp, #0
 80087cc:	60f8      	str	r0, [r7, #12]
 80087ce:	460b      	mov	r3, r1
 80087d0:	607a      	str	r2, [r7, #4]
 80087d2:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80087d4:	2300      	movs	r3, #0
 80087d6:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 80087d8:	7afb      	ldrb	r3, [r7, #11]
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d16e      	bne.n	80088bc <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80087e4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80087ec:	2b03      	cmp	r3, #3
 80087ee:	f040 8098 	bne.w	8008922 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 80087f2:	693b      	ldr	r3, [r7, #16]
 80087f4:	689a      	ldr	r2, [r3, #8]
 80087f6:	693b      	ldr	r3, [r7, #16]
 80087f8:	68db      	ldr	r3, [r3, #12]
 80087fa:	429a      	cmp	r2, r3
 80087fc:	d913      	bls.n	8008826 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 80087fe:	693b      	ldr	r3, [r7, #16]
 8008800:	689a      	ldr	r2, [r3, #8]
 8008802:	693b      	ldr	r3, [r7, #16]
 8008804:	68db      	ldr	r3, [r3, #12]
 8008806:	1ad2      	subs	r2, r2, r3
 8008808:	693b      	ldr	r3, [r7, #16]
 800880a:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800880c:	693b      	ldr	r3, [r7, #16]
 800880e:	68da      	ldr	r2, [r3, #12]
 8008810:	693b      	ldr	r3, [r7, #16]
 8008812:	689b      	ldr	r3, [r3, #8]
 8008814:	4293      	cmp	r3, r2
 8008816:	bf28      	it	cs
 8008818:	4613      	movcs	r3, r2
 800881a:	461a      	mov	r2, r3
 800881c:	6879      	ldr	r1, [r7, #4]
 800881e:	68f8      	ldr	r0, [r7, #12]
 8008820:	f001 f9a2 	bl	8009b68 <USBD_CtlContinueRx>
 8008824:	e07d      	b.n	8008922 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800882c:	f003 031f 	and.w	r3, r3, #31
 8008830:	2b02      	cmp	r3, #2
 8008832:	d014      	beq.n	800885e <USBD_LL_DataOutStage+0x98>
 8008834:	2b02      	cmp	r3, #2
 8008836:	d81d      	bhi.n	8008874 <USBD_LL_DataOutStage+0xae>
 8008838:	2b00      	cmp	r3, #0
 800883a:	d002      	beq.n	8008842 <USBD_LL_DataOutStage+0x7c>
 800883c:	2b01      	cmp	r3, #1
 800883e:	d003      	beq.n	8008848 <USBD_LL_DataOutStage+0x82>
 8008840:	e018      	b.n	8008874 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8008842:	2300      	movs	r3, #0
 8008844:	75bb      	strb	r3, [r7, #22]
            break;
 8008846:	e018      	b.n	800887a <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800884e:	b2db      	uxtb	r3, r3
 8008850:	4619      	mov	r1, r3
 8008852:	68f8      	ldr	r0, [r7, #12]
 8008854:	f000 fa64 	bl	8008d20 <USBD_CoreFindIF>
 8008858:	4603      	mov	r3, r0
 800885a:	75bb      	strb	r3, [r7, #22]
            break;
 800885c:	e00d      	b.n	800887a <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8008864:	b2db      	uxtb	r3, r3
 8008866:	4619      	mov	r1, r3
 8008868:	68f8      	ldr	r0, [r7, #12]
 800886a:	f000 fa66 	bl	8008d3a <USBD_CoreFindEP>
 800886e:	4603      	mov	r3, r0
 8008870:	75bb      	strb	r3, [r7, #22]
            break;
 8008872:	e002      	b.n	800887a <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8008874:	2300      	movs	r3, #0
 8008876:	75bb      	strb	r3, [r7, #22]
            break;
 8008878:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800887a:	7dbb      	ldrb	r3, [r7, #22]
 800887c:	2b00      	cmp	r3, #0
 800887e:	d119      	bne.n	80088b4 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008886:	b2db      	uxtb	r3, r3
 8008888:	2b03      	cmp	r3, #3
 800888a:	d113      	bne.n	80088b4 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800888c:	7dba      	ldrb	r2, [r7, #22]
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	32ae      	adds	r2, #174	@ 0xae
 8008892:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008896:	691b      	ldr	r3, [r3, #16]
 8008898:	2b00      	cmp	r3, #0
 800889a:	d00b      	beq.n	80088b4 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800889c:	7dba      	ldrb	r2, [r7, #22]
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80088a4:	7dba      	ldrb	r2, [r7, #22]
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	32ae      	adds	r2, #174	@ 0xae
 80088aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80088ae:	691b      	ldr	r3, [r3, #16]
 80088b0:	68f8      	ldr	r0, [r7, #12]
 80088b2:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80088b4:	68f8      	ldr	r0, [r7, #12]
 80088b6:	f001 f968 	bl	8009b8a <USBD_CtlSendStatus>
 80088ba:	e032      	b.n	8008922 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80088bc:	7afb      	ldrb	r3, [r7, #11]
 80088be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80088c2:	b2db      	uxtb	r3, r3
 80088c4:	4619      	mov	r1, r3
 80088c6:	68f8      	ldr	r0, [r7, #12]
 80088c8:	f000 fa37 	bl	8008d3a <USBD_CoreFindEP>
 80088cc:	4603      	mov	r3, r0
 80088ce:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80088d0:	7dbb      	ldrb	r3, [r7, #22]
 80088d2:	2bff      	cmp	r3, #255	@ 0xff
 80088d4:	d025      	beq.n	8008922 <USBD_LL_DataOutStage+0x15c>
 80088d6:	7dbb      	ldrb	r3, [r7, #22]
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d122      	bne.n	8008922 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80088e2:	b2db      	uxtb	r3, r3
 80088e4:	2b03      	cmp	r3, #3
 80088e6:	d117      	bne.n	8008918 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80088e8:	7dba      	ldrb	r2, [r7, #22]
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	32ae      	adds	r2, #174	@ 0xae
 80088ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80088f2:	699b      	ldr	r3, [r3, #24]
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d00f      	beq.n	8008918 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 80088f8:	7dba      	ldrb	r2, [r7, #22]
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8008900:	7dba      	ldrb	r2, [r7, #22]
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	32ae      	adds	r2, #174	@ 0xae
 8008906:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800890a:	699b      	ldr	r3, [r3, #24]
 800890c:	7afa      	ldrb	r2, [r7, #11]
 800890e:	4611      	mov	r1, r2
 8008910:	68f8      	ldr	r0, [r7, #12]
 8008912:	4798      	blx	r3
 8008914:	4603      	mov	r3, r0
 8008916:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8008918:	7dfb      	ldrb	r3, [r7, #23]
 800891a:	2b00      	cmp	r3, #0
 800891c:	d001      	beq.n	8008922 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800891e:	7dfb      	ldrb	r3, [r7, #23]
 8008920:	e000      	b.n	8008924 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8008922:	2300      	movs	r3, #0
}
 8008924:	4618      	mov	r0, r3
 8008926:	3718      	adds	r7, #24
 8008928:	46bd      	mov	sp, r7
 800892a:	bd80      	pop	{r7, pc}

0800892c <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800892c:	b580      	push	{r7, lr}
 800892e:	b086      	sub	sp, #24
 8008930:	af00      	add	r7, sp, #0
 8008932:	60f8      	str	r0, [r7, #12]
 8008934:	460b      	mov	r3, r1
 8008936:	607a      	str	r2, [r7, #4]
 8008938:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800893a:	7afb      	ldrb	r3, [r7, #11]
 800893c:	2b00      	cmp	r3, #0
 800893e:	d16f      	bne.n	8008a20 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	3314      	adds	r3, #20
 8008944:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800894c:	2b02      	cmp	r3, #2
 800894e:	d15a      	bne.n	8008a06 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8008950:	693b      	ldr	r3, [r7, #16]
 8008952:	689a      	ldr	r2, [r3, #8]
 8008954:	693b      	ldr	r3, [r7, #16]
 8008956:	68db      	ldr	r3, [r3, #12]
 8008958:	429a      	cmp	r2, r3
 800895a:	d914      	bls.n	8008986 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800895c:	693b      	ldr	r3, [r7, #16]
 800895e:	689a      	ldr	r2, [r3, #8]
 8008960:	693b      	ldr	r3, [r7, #16]
 8008962:	68db      	ldr	r3, [r3, #12]
 8008964:	1ad2      	subs	r2, r2, r3
 8008966:	693b      	ldr	r3, [r7, #16]
 8008968:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800896a:	693b      	ldr	r3, [r7, #16]
 800896c:	689b      	ldr	r3, [r3, #8]
 800896e:	461a      	mov	r2, r3
 8008970:	6879      	ldr	r1, [r7, #4]
 8008972:	68f8      	ldr	r0, [r7, #12]
 8008974:	f001 f8e7 	bl	8009b46 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008978:	2300      	movs	r3, #0
 800897a:	2200      	movs	r2, #0
 800897c:	2100      	movs	r1, #0
 800897e:	68f8      	ldr	r0, [r7, #12]
 8008980:	f003 fda1 	bl	800c4c6 <USBD_LL_PrepareReceive>
 8008984:	e03f      	b.n	8008a06 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8008986:	693b      	ldr	r3, [r7, #16]
 8008988:	68da      	ldr	r2, [r3, #12]
 800898a:	693b      	ldr	r3, [r7, #16]
 800898c:	689b      	ldr	r3, [r3, #8]
 800898e:	429a      	cmp	r2, r3
 8008990:	d11c      	bne.n	80089cc <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8008992:	693b      	ldr	r3, [r7, #16]
 8008994:	685a      	ldr	r2, [r3, #4]
 8008996:	693b      	ldr	r3, [r7, #16]
 8008998:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800899a:	429a      	cmp	r2, r3
 800899c:	d316      	bcc.n	80089cc <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800899e:	693b      	ldr	r3, [r7, #16]
 80089a0:	685a      	ldr	r2, [r3, #4]
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80089a8:	429a      	cmp	r2, r3
 80089aa:	d20f      	bcs.n	80089cc <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80089ac:	2200      	movs	r2, #0
 80089ae:	2100      	movs	r1, #0
 80089b0:	68f8      	ldr	r0, [r7, #12]
 80089b2:	f001 f8c8 	bl	8009b46 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	2200      	movs	r2, #0
 80089ba:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80089be:	2300      	movs	r3, #0
 80089c0:	2200      	movs	r2, #0
 80089c2:	2100      	movs	r1, #0
 80089c4:	68f8      	ldr	r0, [r7, #12]
 80089c6:	f003 fd7e 	bl	800c4c6 <USBD_LL_PrepareReceive>
 80089ca:	e01c      	b.n	8008a06 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80089d2:	b2db      	uxtb	r3, r3
 80089d4:	2b03      	cmp	r3, #3
 80089d6:	d10f      	bne.n	80089f8 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80089de:	68db      	ldr	r3, [r3, #12]
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d009      	beq.n	80089f8 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	2200      	movs	r2, #0
 80089e8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80089f2:	68db      	ldr	r3, [r3, #12]
 80089f4:	68f8      	ldr	r0, [r7, #12]
 80089f6:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80089f8:	2180      	movs	r1, #128	@ 0x80
 80089fa:	68f8      	ldr	r0, [r7, #12]
 80089fc:	f003 fcb9 	bl	800c372 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8008a00:	68f8      	ldr	r0, [r7, #12]
 8008a02:	f001 f8d5 	bl	8009bb0 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d03a      	beq.n	8008a86 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8008a10:	68f8      	ldr	r0, [r7, #12]
 8008a12:	f7ff fe42 	bl	800869a <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	2200      	movs	r2, #0
 8008a1a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8008a1e:	e032      	b.n	8008a86 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8008a20:	7afb      	ldrb	r3, [r7, #11]
 8008a22:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8008a26:	b2db      	uxtb	r3, r3
 8008a28:	4619      	mov	r1, r3
 8008a2a:	68f8      	ldr	r0, [r7, #12]
 8008a2c:	f000 f985 	bl	8008d3a <USBD_CoreFindEP>
 8008a30:	4603      	mov	r3, r0
 8008a32:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008a34:	7dfb      	ldrb	r3, [r7, #23]
 8008a36:	2bff      	cmp	r3, #255	@ 0xff
 8008a38:	d025      	beq.n	8008a86 <USBD_LL_DataInStage+0x15a>
 8008a3a:	7dfb      	ldrb	r3, [r7, #23]
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d122      	bne.n	8008a86 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008a46:	b2db      	uxtb	r3, r3
 8008a48:	2b03      	cmp	r3, #3
 8008a4a:	d11c      	bne.n	8008a86 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8008a4c:	7dfa      	ldrb	r2, [r7, #23]
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	32ae      	adds	r2, #174	@ 0xae
 8008a52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a56:	695b      	ldr	r3, [r3, #20]
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d014      	beq.n	8008a86 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8008a5c:	7dfa      	ldrb	r2, [r7, #23]
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8008a64:	7dfa      	ldrb	r2, [r7, #23]
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	32ae      	adds	r2, #174	@ 0xae
 8008a6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a6e:	695b      	ldr	r3, [r3, #20]
 8008a70:	7afa      	ldrb	r2, [r7, #11]
 8008a72:	4611      	mov	r1, r2
 8008a74:	68f8      	ldr	r0, [r7, #12]
 8008a76:	4798      	blx	r3
 8008a78:	4603      	mov	r3, r0
 8008a7a:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8008a7c:	7dbb      	ldrb	r3, [r7, #22]
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d001      	beq.n	8008a86 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8008a82:	7dbb      	ldrb	r3, [r7, #22]
 8008a84:	e000      	b.n	8008a88 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8008a86:	2300      	movs	r3, #0
}
 8008a88:	4618      	mov	r0, r3
 8008a8a:	3718      	adds	r7, #24
 8008a8c:	46bd      	mov	sp, r7
 8008a8e:	bd80      	pop	{r7, pc}

08008a90 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008a90:	b580      	push	{r7, lr}
 8008a92:	b084      	sub	sp, #16
 8008a94:	af00      	add	r7, sp, #0
 8008a96:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8008a98:	2300      	movs	r3, #0
 8008a9a:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	2201      	movs	r2, #1
 8008aa0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	2200      	movs	r2, #0
 8008aa8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	2200      	movs	r2, #0
 8008ab0:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	2200      	movs	r2, #0
 8008ab6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	2200      	movs	r2, #0
 8008abe:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d014      	beq.n	8008af6 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008ad2:	685b      	ldr	r3, [r3, #4]
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d00e      	beq.n	8008af6 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008ade:	685b      	ldr	r3, [r3, #4]
 8008ae0:	687a      	ldr	r2, [r7, #4]
 8008ae2:	6852      	ldr	r2, [r2, #4]
 8008ae4:	b2d2      	uxtb	r2, r2
 8008ae6:	4611      	mov	r1, r2
 8008ae8:	6878      	ldr	r0, [r7, #4]
 8008aea:	4798      	blx	r3
 8008aec:	4603      	mov	r3, r0
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d001      	beq.n	8008af6 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8008af2:	2303      	movs	r3, #3
 8008af4:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008af6:	2340      	movs	r3, #64	@ 0x40
 8008af8:	2200      	movs	r2, #0
 8008afa:	2100      	movs	r1, #0
 8008afc:	6878      	ldr	r0, [r7, #4]
 8008afe:	f003 fbd4 	bl	800c2aa <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	2201      	movs	r2, #1
 8008b06:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	2240      	movs	r2, #64	@ 0x40
 8008b0e:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008b12:	2340      	movs	r3, #64	@ 0x40
 8008b14:	2200      	movs	r2, #0
 8008b16:	2180      	movs	r1, #128	@ 0x80
 8008b18:	6878      	ldr	r0, [r7, #4]
 8008b1a:	f003 fbc6 	bl	800c2aa <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	2201      	movs	r2, #1
 8008b22:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	2240      	movs	r2, #64	@ 0x40
 8008b28:	621a      	str	r2, [r3, #32]

  return ret;
 8008b2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b2c:	4618      	mov	r0, r3
 8008b2e:	3710      	adds	r7, #16
 8008b30:	46bd      	mov	sp, r7
 8008b32:	bd80      	pop	{r7, pc}

08008b34 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8008b34:	b480      	push	{r7}
 8008b36:	b083      	sub	sp, #12
 8008b38:	af00      	add	r7, sp, #0
 8008b3a:	6078      	str	r0, [r7, #4]
 8008b3c:	460b      	mov	r3, r1
 8008b3e:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	78fa      	ldrb	r2, [r7, #3]
 8008b44:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8008b46:	2300      	movs	r3, #0
}
 8008b48:	4618      	mov	r0, r3
 8008b4a:	370c      	adds	r7, #12
 8008b4c:	46bd      	mov	sp, r7
 8008b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b52:	4770      	bx	lr

08008b54 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8008b54:	b480      	push	{r7}
 8008b56:	b083      	sub	sp, #12
 8008b58:	af00      	add	r7, sp, #0
 8008b5a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008b62:	b2db      	uxtb	r3, r3
 8008b64:	2b04      	cmp	r3, #4
 8008b66:	d006      	beq.n	8008b76 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008b6e:	b2da      	uxtb	r2, r3
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	2204      	movs	r2, #4
 8008b7a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8008b7e:	2300      	movs	r3, #0
}
 8008b80:	4618      	mov	r0, r3
 8008b82:	370c      	adds	r7, #12
 8008b84:	46bd      	mov	sp, r7
 8008b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b8a:	4770      	bx	lr

08008b8c <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008b8c:	b480      	push	{r7}
 8008b8e:	b083      	sub	sp, #12
 8008b90:	af00      	add	r7, sp, #0
 8008b92:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008b9a:	b2db      	uxtb	r3, r3
 8008b9c:	2b04      	cmp	r3, #4
 8008b9e:	d106      	bne.n	8008bae <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8008ba6:	b2da      	uxtb	r2, r3
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8008bae:	2300      	movs	r3, #0
}
 8008bb0:	4618      	mov	r0, r3
 8008bb2:	370c      	adds	r7, #12
 8008bb4:	46bd      	mov	sp, r7
 8008bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bba:	4770      	bx	lr

08008bbc <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8008bbc:	b580      	push	{r7, lr}
 8008bbe:	b082      	sub	sp, #8
 8008bc0:	af00      	add	r7, sp, #0
 8008bc2:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008bca:	b2db      	uxtb	r3, r3
 8008bcc:	2b03      	cmp	r3, #3
 8008bce:	d110      	bne.n	8008bf2 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d00b      	beq.n	8008bf2 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008be0:	69db      	ldr	r3, [r3, #28]
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d005      	beq.n	8008bf2 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008bec:	69db      	ldr	r3, [r3, #28]
 8008bee:	6878      	ldr	r0, [r7, #4]
 8008bf0:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8008bf2:	2300      	movs	r3, #0
}
 8008bf4:	4618      	mov	r0, r3
 8008bf6:	3708      	adds	r7, #8
 8008bf8:	46bd      	mov	sp, r7
 8008bfa:	bd80      	pop	{r7, pc}

08008bfc <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8008bfc:	b580      	push	{r7, lr}
 8008bfe:	b082      	sub	sp, #8
 8008c00:	af00      	add	r7, sp, #0
 8008c02:	6078      	str	r0, [r7, #4]
 8008c04:	460b      	mov	r3, r1
 8008c06:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	32ae      	adds	r2, #174	@ 0xae
 8008c12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d101      	bne.n	8008c1e <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8008c1a:	2303      	movs	r3, #3
 8008c1c:	e01c      	b.n	8008c58 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008c24:	b2db      	uxtb	r3, r3
 8008c26:	2b03      	cmp	r3, #3
 8008c28:	d115      	bne.n	8008c56 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	32ae      	adds	r2, #174	@ 0xae
 8008c34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c38:	6a1b      	ldr	r3, [r3, #32]
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d00b      	beq.n	8008c56 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	32ae      	adds	r2, #174	@ 0xae
 8008c48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c4c:	6a1b      	ldr	r3, [r3, #32]
 8008c4e:	78fa      	ldrb	r2, [r7, #3]
 8008c50:	4611      	mov	r1, r2
 8008c52:	6878      	ldr	r0, [r7, #4]
 8008c54:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008c56:	2300      	movs	r3, #0
}
 8008c58:	4618      	mov	r0, r3
 8008c5a:	3708      	adds	r7, #8
 8008c5c:	46bd      	mov	sp, r7
 8008c5e:	bd80      	pop	{r7, pc}

08008c60 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8008c60:	b580      	push	{r7, lr}
 8008c62:	b082      	sub	sp, #8
 8008c64:	af00      	add	r7, sp, #0
 8008c66:	6078      	str	r0, [r7, #4]
 8008c68:	460b      	mov	r3, r1
 8008c6a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	32ae      	adds	r2, #174	@ 0xae
 8008c76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d101      	bne.n	8008c82 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8008c7e:	2303      	movs	r3, #3
 8008c80:	e01c      	b.n	8008cbc <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008c88:	b2db      	uxtb	r3, r3
 8008c8a:	2b03      	cmp	r3, #3
 8008c8c:	d115      	bne.n	8008cba <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	32ae      	adds	r2, #174	@ 0xae
 8008c98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d00b      	beq.n	8008cba <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	32ae      	adds	r2, #174	@ 0xae
 8008cac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008cb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008cb2:	78fa      	ldrb	r2, [r7, #3]
 8008cb4:	4611      	mov	r1, r2
 8008cb6:	6878      	ldr	r0, [r7, #4]
 8008cb8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008cba:	2300      	movs	r3, #0
}
 8008cbc:	4618      	mov	r0, r3
 8008cbe:	3708      	adds	r7, #8
 8008cc0:	46bd      	mov	sp, r7
 8008cc2:	bd80      	pop	{r7, pc}

08008cc4 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8008cc4:	b480      	push	{r7}
 8008cc6:	b083      	sub	sp, #12
 8008cc8:	af00      	add	r7, sp, #0
 8008cca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008ccc:	2300      	movs	r3, #0
}
 8008cce:	4618      	mov	r0, r3
 8008cd0:	370c      	adds	r7, #12
 8008cd2:	46bd      	mov	sp, r7
 8008cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd8:	4770      	bx	lr

08008cda <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8008cda:	b580      	push	{r7, lr}
 8008cdc:	b084      	sub	sp, #16
 8008cde:	af00      	add	r7, sp, #0
 8008ce0:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8008ce2:	2300      	movs	r3, #0
 8008ce4:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	2201      	movs	r2, #1
 8008cea:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d00e      	beq.n	8008d16 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008cfe:	685b      	ldr	r3, [r3, #4]
 8008d00:	687a      	ldr	r2, [r7, #4]
 8008d02:	6852      	ldr	r2, [r2, #4]
 8008d04:	b2d2      	uxtb	r2, r2
 8008d06:	4611      	mov	r1, r2
 8008d08:	6878      	ldr	r0, [r7, #4]
 8008d0a:	4798      	blx	r3
 8008d0c:	4603      	mov	r3, r0
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d001      	beq.n	8008d16 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8008d12:	2303      	movs	r3, #3
 8008d14:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008d16:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d18:	4618      	mov	r0, r3
 8008d1a:	3710      	adds	r7, #16
 8008d1c:	46bd      	mov	sp, r7
 8008d1e:	bd80      	pop	{r7, pc}

08008d20 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8008d20:	b480      	push	{r7}
 8008d22:	b083      	sub	sp, #12
 8008d24:	af00      	add	r7, sp, #0
 8008d26:	6078      	str	r0, [r7, #4]
 8008d28:	460b      	mov	r3, r1
 8008d2a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8008d2c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8008d2e:	4618      	mov	r0, r3
 8008d30:	370c      	adds	r7, #12
 8008d32:	46bd      	mov	sp, r7
 8008d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d38:	4770      	bx	lr

08008d3a <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8008d3a:	b480      	push	{r7}
 8008d3c:	b083      	sub	sp, #12
 8008d3e:	af00      	add	r7, sp, #0
 8008d40:	6078      	str	r0, [r7, #4]
 8008d42:	460b      	mov	r3, r1
 8008d44:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8008d46:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8008d48:	4618      	mov	r0, r3
 8008d4a:	370c      	adds	r7, #12
 8008d4c:	46bd      	mov	sp, r7
 8008d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d52:	4770      	bx	lr

08008d54 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8008d54:	b580      	push	{r7, lr}
 8008d56:	b086      	sub	sp, #24
 8008d58:	af00      	add	r7, sp, #0
 8008d5a:	6078      	str	r0, [r7, #4]
 8008d5c:	460b      	mov	r3, r1
 8008d5e:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8008d68:	2300      	movs	r3, #0
 8008d6a:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	885b      	ldrh	r3, [r3, #2]
 8008d70:	b29b      	uxth	r3, r3
 8008d72:	68fa      	ldr	r2, [r7, #12]
 8008d74:	7812      	ldrb	r2, [r2, #0]
 8008d76:	4293      	cmp	r3, r2
 8008d78:	d91f      	bls.n	8008dba <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	781b      	ldrb	r3, [r3, #0]
 8008d7e:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8008d80:	e013      	b.n	8008daa <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8008d82:	f107 030a 	add.w	r3, r7, #10
 8008d86:	4619      	mov	r1, r3
 8008d88:	6978      	ldr	r0, [r7, #20]
 8008d8a:	f000 f81b 	bl	8008dc4 <USBD_GetNextDesc>
 8008d8e:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8008d90:	697b      	ldr	r3, [r7, #20]
 8008d92:	785b      	ldrb	r3, [r3, #1]
 8008d94:	2b05      	cmp	r3, #5
 8008d96:	d108      	bne.n	8008daa <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8008d98:	697b      	ldr	r3, [r7, #20]
 8008d9a:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8008d9c:	693b      	ldr	r3, [r7, #16]
 8008d9e:	789b      	ldrb	r3, [r3, #2]
 8008da0:	78fa      	ldrb	r2, [r7, #3]
 8008da2:	429a      	cmp	r2, r3
 8008da4:	d008      	beq.n	8008db8 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8008da6:	2300      	movs	r3, #0
 8008da8:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	885b      	ldrh	r3, [r3, #2]
 8008dae:	b29a      	uxth	r2, r3
 8008db0:	897b      	ldrh	r3, [r7, #10]
 8008db2:	429a      	cmp	r2, r3
 8008db4:	d8e5      	bhi.n	8008d82 <USBD_GetEpDesc+0x2e>
 8008db6:	e000      	b.n	8008dba <USBD_GetEpDesc+0x66>
          break;
 8008db8:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8008dba:	693b      	ldr	r3, [r7, #16]
}
 8008dbc:	4618      	mov	r0, r3
 8008dbe:	3718      	adds	r7, #24
 8008dc0:	46bd      	mov	sp, r7
 8008dc2:	bd80      	pop	{r7, pc}

08008dc4 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8008dc4:	b480      	push	{r7}
 8008dc6:	b085      	sub	sp, #20
 8008dc8:	af00      	add	r7, sp, #0
 8008dca:	6078      	str	r0, [r7, #4]
 8008dcc:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8008dd2:	683b      	ldr	r3, [r7, #0]
 8008dd4:	881b      	ldrh	r3, [r3, #0]
 8008dd6:	68fa      	ldr	r2, [r7, #12]
 8008dd8:	7812      	ldrb	r2, [r2, #0]
 8008dda:	4413      	add	r3, r2
 8008ddc:	b29a      	uxth	r2, r3
 8008dde:	683b      	ldr	r3, [r7, #0]
 8008de0:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	781b      	ldrb	r3, [r3, #0]
 8008de6:	461a      	mov	r2, r3
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	4413      	add	r3, r2
 8008dec:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8008dee:	68fb      	ldr	r3, [r7, #12]
}
 8008df0:	4618      	mov	r0, r3
 8008df2:	3714      	adds	r7, #20
 8008df4:	46bd      	mov	sp, r7
 8008df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dfa:	4770      	bx	lr

08008dfc <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8008dfc:	b480      	push	{r7}
 8008dfe:	b087      	sub	sp, #28
 8008e00:	af00      	add	r7, sp, #0
 8008e02:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8008e08:	697b      	ldr	r3, [r7, #20]
 8008e0a:	781b      	ldrb	r3, [r3, #0]
 8008e0c:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8008e0e:	697b      	ldr	r3, [r7, #20]
 8008e10:	3301      	adds	r3, #1
 8008e12:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8008e14:	697b      	ldr	r3, [r7, #20]
 8008e16:	781b      	ldrb	r3, [r3, #0]
 8008e18:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8008e1a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8008e1e:	021b      	lsls	r3, r3, #8
 8008e20:	b21a      	sxth	r2, r3
 8008e22:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008e26:	4313      	orrs	r3, r2
 8008e28:	b21b      	sxth	r3, r3
 8008e2a:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8008e2c:	89fb      	ldrh	r3, [r7, #14]
}
 8008e2e:	4618      	mov	r0, r3
 8008e30:	371c      	adds	r7, #28
 8008e32:	46bd      	mov	sp, r7
 8008e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e38:	4770      	bx	lr
	...

08008e3c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008e3c:	b580      	push	{r7, lr}
 8008e3e:	b084      	sub	sp, #16
 8008e40:	af00      	add	r7, sp, #0
 8008e42:	6078      	str	r0, [r7, #4]
 8008e44:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008e46:	2300      	movs	r3, #0
 8008e48:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008e4a:	683b      	ldr	r3, [r7, #0]
 8008e4c:	781b      	ldrb	r3, [r3, #0]
 8008e4e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008e52:	2b40      	cmp	r3, #64	@ 0x40
 8008e54:	d005      	beq.n	8008e62 <USBD_StdDevReq+0x26>
 8008e56:	2b40      	cmp	r3, #64	@ 0x40
 8008e58:	d857      	bhi.n	8008f0a <USBD_StdDevReq+0xce>
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d00f      	beq.n	8008e7e <USBD_StdDevReq+0x42>
 8008e5e:	2b20      	cmp	r3, #32
 8008e60:	d153      	bne.n	8008f0a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	32ae      	adds	r2, #174	@ 0xae
 8008e6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e70:	689b      	ldr	r3, [r3, #8]
 8008e72:	6839      	ldr	r1, [r7, #0]
 8008e74:	6878      	ldr	r0, [r7, #4]
 8008e76:	4798      	blx	r3
 8008e78:	4603      	mov	r3, r0
 8008e7a:	73fb      	strb	r3, [r7, #15]
      break;
 8008e7c:	e04a      	b.n	8008f14 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008e7e:	683b      	ldr	r3, [r7, #0]
 8008e80:	785b      	ldrb	r3, [r3, #1]
 8008e82:	2b09      	cmp	r3, #9
 8008e84:	d83b      	bhi.n	8008efe <USBD_StdDevReq+0xc2>
 8008e86:	a201      	add	r2, pc, #4	@ (adr r2, 8008e8c <USBD_StdDevReq+0x50>)
 8008e88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e8c:	08008ee1 	.word	0x08008ee1
 8008e90:	08008ef5 	.word	0x08008ef5
 8008e94:	08008eff 	.word	0x08008eff
 8008e98:	08008eeb 	.word	0x08008eeb
 8008e9c:	08008eff 	.word	0x08008eff
 8008ea0:	08008ebf 	.word	0x08008ebf
 8008ea4:	08008eb5 	.word	0x08008eb5
 8008ea8:	08008eff 	.word	0x08008eff
 8008eac:	08008ed7 	.word	0x08008ed7
 8008eb0:	08008ec9 	.word	0x08008ec9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8008eb4:	6839      	ldr	r1, [r7, #0]
 8008eb6:	6878      	ldr	r0, [r7, #4]
 8008eb8:	f000 fa3c 	bl	8009334 <USBD_GetDescriptor>
          break;
 8008ebc:	e024      	b.n	8008f08 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8008ebe:	6839      	ldr	r1, [r7, #0]
 8008ec0:	6878      	ldr	r0, [r7, #4]
 8008ec2:	f000 fbcb 	bl	800965c <USBD_SetAddress>
          break;
 8008ec6:	e01f      	b.n	8008f08 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8008ec8:	6839      	ldr	r1, [r7, #0]
 8008eca:	6878      	ldr	r0, [r7, #4]
 8008ecc:	f000 fc0a 	bl	80096e4 <USBD_SetConfig>
 8008ed0:	4603      	mov	r3, r0
 8008ed2:	73fb      	strb	r3, [r7, #15]
          break;
 8008ed4:	e018      	b.n	8008f08 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8008ed6:	6839      	ldr	r1, [r7, #0]
 8008ed8:	6878      	ldr	r0, [r7, #4]
 8008eda:	f000 fcad 	bl	8009838 <USBD_GetConfig>
          break;
 8008ede:	e013      	b.n	8008f08 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008ee0:	6839      	ldr	r1, [r7, #0]
 8008ee2:	6878      	ldr	r0, [r7, #4]
 8008ee4:	f000 fcde 	bl	80098a4 <USBD_GetStatus>
          break;
 8008ee8:	e00e      	b.n	8008f08 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8008eea:	6839      	ldr	r1, [r7, #0]
 8008eec:	6878      	ldr	r0, [r7, #4]
 8008eee:	f000 fd0d 	bl	800990c <USBD_SetFeature>
          break;
 8008ef2:	e009      	b.n	8008f08 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008ef4:	6839      	ldr	r1, [r7, #0]
 8008ef6:	6878      	ldr	r0, [r7, #4]
 8008ef8:	f000 fd31 	bl	800995e <USBD_ClrFeature>
          break;
 8008efc:	e004      	b.n	8008f08 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8008efe:	6839      	ldr	r1, [r7, #0]
 8008f00:	6878      	ldr	r0, [r7, #4]
 8008f02:	f000 fd88 	bl	8009a16 <USBD_CtlError>
          break;
 8008f06:	bf00      	nop
      }
      break;
 8008f08:	e004      	b.n	8008f14 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8008f0a:	6839      	ldr	r1, [r7, #0]
 8008f0c:	6878      	ldr	r0, [r7, #4]
 8008f0e:	f000 fd82 	bl	8009a16 <USBD_CtlError>
      break;
 8008f12:	bf00      	nop
  }

  return ret;
 8008f14:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f16:	4618      	mov	r0, r3
 8008f18:	3710      	adds	r7, #16
 8008f1a:	46bd      	mov	sp, r7
 8008f1c:	bd80      	pop	{r7, pc}
 8008f1e:	bf00      	nop

08008f20 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008f20:	b580      	push	{r7, lr}
 8008f22:	b084      	sub	sp, #16
 8008f24:	af00      	add	r7, sp, #0
 8008f26:	6078      	str	r0, [r7, #4]
 8008f28:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008f2a:	2300      	movs	r3, #0
 8008f2c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008f2e:	683b      	ldr	r3, [r7, #0]
 8008f30:	781b      	ldrb	r3, [r3, #0]
 8008f32:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008f36:	2b40      	cmp	r3, #64	@ 0x40
 8008f38:	d005      	beq.n	8008f46 <USBD_StdItfReq+0x26>
 8008f3a:	2b40      	cmp	r3, #64	@ 0x40
 8008f3c:	d852      	bhi.n	8008fe4 <USBD_StdItfReq+0xc4>
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d001      	beq.n	8008f46 <USBD_StdItfReq+0x26>
 8008f42:	2b20      	cmp	r3, #32
 8008f44:	d14e      	bne.n	8008fe4 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008f4c:	b2db      	uxtb	r3, r3
 8008f4e:	3b01      	subs	r3, #1
 8008f50:	2b02      	cmp	r3, #2
 8008f52:	d840      	bhi.n	8008fd6 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008f54:	683b      	ldr	r3, [r7, #0]
 8008f56:	889b      	ldrh	r3, [r3, #4]
 8008f58:	b2db      	uxtb	r3, r3
 8008f5a:	2b01      	cmp	r3, #1
 8008f5c:	d836      	bhi.n	8008fcc <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8008f5e:	683b      	ldr	r3, [r7, #0]
 8008f60:	889b      	ldrh	r3, [r3, #4]
 8008f62:	b2db      	uxtb	r3, r3
 8008f64:	4619      	mov	r1, r3
 8008f66:	6878      	ldr	r0, [r7, #4]
 8008f68:	f7ff feda 	bl	8008d20 <USBD_CoreFindIF>
 8008f6c:	4603      	mov	r3, r0
 8008f6e:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008f70:	7bbb      	ldrb	r3, [r7, #14]
 8008f72:	2bff      	cmp	r3, #255	@ 0xff
 8008f74:	d01d      	beq.n	8008fb2 <USBD_StdItfReq+0x92>
 8008f76:	7bbb      	ldrb	r3, [r7, #14]
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d11a      	bne.n	8008fb2 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8008f7c:	7bba      	ldrb	r2, [r7, #14]
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	32ae      	adds	r2, #174	@ 0xae
 8008f82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f86:	689b      	ldr	r3, [r3, #8]
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d00f      	beq.n	8008fac <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8008f8c:	7bba      	ldrb	r2, [r7, #14]
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008f94:	7bba      	ldrb	r2, [r7, #14]
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	32ae      	adds	r2, #174	@ 0xae
 8008f9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f9e:	689b      	ldr	r3, [r3, #8]
 8008fa0:	6839      	ldr	r1, [r7, #0]
 8008fa2:	6878      	ldr	r0, [r7, #4]
 8008fa4:	4798      	blx	r3
 8008fa6:	4603      	mov	r3, r0
 8008fa8:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008faa:	e004      	b.n	8008fb6 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8008fac:	2303      	movs	r3, #3
 8008fae:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8008fb0:	e001      	b.n	8008fb6 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8008fb2:	2303      	movs	r3, #3
 8008fb4:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008fb6:	683b      	ldr	r3, [r7, #0]
 8008fb8:	88db      	ldrh	r3, [r3, #6]
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d110      	bne.n	8008fe0 <USBD_StdItfReq+0xc0>
 8008fbe:	7bfb      	ldrb	r3, [r7, #15]
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d10d      	bne.n	8008fe0 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8008fc4:	6878      	ldr	r0, [r7, #4]
 8008fc6:	f000 fde0 	bl	8009b8a <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8008fca:	e009      	b.n	8008fe0 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8008fcc:	6839      	ldr	r1, [r7, #0]
 8008fce:	6878      	ldr	r0, [r7, #4]
 8008fd0:	f000 fd21 	bl	8009a16 <USBD_CtlError>
          break;
 8008fd4:	e004      	b.n	8008fe0 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8008fd6:	6839      	ldr	r1, [r7, #0]
 8008fd8:	6878      	ldr	r0, [r7, #4]
 8008fda:	f000 fd1c 	bl	8009a16 <USBD_CtlError>
          break;
 8008fde:	e000      	b.n	8008fe2 <USBD_StdItfReq+0xc2>
          break;
 8008fe0:	bf00      	nop
      }
      break;
 8008fe2:	e004      	b.n	8008fee <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8008fe4:	6839      	ldr	r1, [r7, #0]
 8008fe6:	6878      	ldr	r0, [r7, #4]
 8008fe8:	f000 fd15 	bl	8009a16 <USBD_CtlError>
      break;
 8008fec:	bf00      	nop
  }

  return ret;
 8008fee:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ff0:	4618      	mov	r0, r3
 8008ff2:	3710      	adds	r7, #16
 8008ff4:	46bd      	mov	sp, r7
 8008ff6:	bd80      	pop	{r7, pc}

08008ff8 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008ff8:	b580      	push	{r7, lr}
 8008ffa:	b084      	sub	sp, #16
 8008ffc:	af00      	add	r7, sp, #0
 8008ffe:	6078      	str	r0, [r7, #4]
 8009000:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8009002:	2300      	movs	r3, #0
 8009004:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8009006:	683b      	ldr	r3, [r7, #0]
 8009008:	889b      	ldrh	r3, [r3, #4]
 800900a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800900c:	683b      	ldr	r3, [r7, #0]
 800900e:	781b      	ldrb	r3, [r3, #0]
 8009010:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009014:	2b40      	cmp	r3, #64	@ 0x40
 8009016:	d007      	beq.n	8009028 <USBD_StdEPReq+0x30>
 8009018:	2b40      	cmp	r3, #64	@ 0x40
 800901a:	f200 817f 	bhi.w	800931c <USBD_StdEPReq+0x324>
 800901e:	2b00      	cmp	r3, #0
 8009020:	d02a      	beq.n	8009078 <USBD_StdEPReq+0x80>
 8009022:	2b20      	cmp	r3, #32
 8009024:	f040 817a 	bne.w	800931c <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8009028:	7bbb      	ldrb	r3, [r7, #14]
 800902a:	4619      	mov	r1, r3
 800902c:	6878      	ldr	r0, [r7, #4]
 800902e:	f7ff fe84 	bl	8008d3a <USBD_CoreFindEP>
 8009032:	4603      	mov	r3, r0
 8009034:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009036:	7b7b      	ldrb	r3, [r7, #13]
 8009038:	2bff      	cmp	r3, #255	@ 0xff
 800903a:	f000 8174 	beq.w	8009326 <USBD_StdEPReq+0x32e>
 800903e:	7b7b      	ldrb	r3, [r7, #13]
 8009040:	2b00      	cmp	r3, #0
 8009042:	f040 8170 	bne.w	8009326 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8009046:	7b7a      	ldrb	r2, [r7, #13]
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800904e:	7b7a      	ldrb	r2, [r7, #13]
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	32ae      	adds	r2, #174	@ 0xae
 8009054:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009058:	689b      	ldr	r3, [r3, #8]
 800905a:	2b00      	cmp	r3, #0
 800905c:	f000 8163 	beq.w	8009326 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8009060:	7b7a      	ldrb	r2, [r7, #13]
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	32ae      	adds	r2, #174	@ 0xae
 8009066:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800906a:	689b      	ldr	r3, [r3, #8]
 800906c:	6839      	ldr	r1, [r7, #0]
 800906e:	6878      	ldr	r0, [r7, #4]
 8009070:	4798      	blx	r3
 8009072:	4603      	mov	r3, r0
 8009074:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8009076:	e156      	b.n	8009326 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009078:	683b      	ldr	r3, [r7, #0]
 800907a:	785b      	ldrb	r3, [r3, #1]
 800907c:	2b03      	cmp	r3, #3
 800907e:	d008      	beq.n	8009092 <USBD_StdEPReq+0x9a>
 8009080:	2b03      	cmp	r3, #3
 8009082:	f300 8145 	bgt.w	8009310 <USBD_StdEPReq+0x318>
 8009086:	2b00      	cmp	r3, #0
 8009088:	f000 809b 	beq.w	80091c2 <USBD_StdEPReq+0x1ca>
 800908c:	2b01      	cmp	r3, #1
 800908e:	d03c      	beq.n	800910a <USBD_StdEPReq+0x112>
 8009090:	e13e      	b.n	8009310 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009098:	b2db      	uxtb	r3, r3
 800909a:	2b02      	cmp	r3, #2
 800909c:	d002      	beq.n	80090a4 <USBD_StdEPReq+0xac>
 800909e:	2b03      	cmp	r3, #3
 80090a0:	d016      	beq.n	80090d0 <USBD_StdEPReq+0xd8>
 80090a2:	e02c      	b.n	80090fe <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80090a4:	7bbb      	ldrb	r3, [r7, #14]
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d00d      	beq.n	80090c6 <USBD_StdEPReq+0xce>
 80090aa:	7bbb      	ldrb	r3, [r7, #14]
 80090ac:	2b80      	cmp	r3, #128	@ 0x80
 80090ae:	d00a      	beq.n	80090c6 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80090b0:	7bbb      	ldrb	r3, [r7, #14]
 80090b2:	4619      	mov	r1, r3
 80090b4:	6878      	ldr	r0, [r7, #4]
 80090b6:	f003 f95c 	bl	800c372 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80090ba:	2180      	movs	r1, #128	@ 0x80
 80090bc:	6878      	ldr	r0, [r7, #4]
 80090be:	f003 f958 	bl	800c372 <USBD_LL_StallEP>
 80090c2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80090c4:	e020      	b.n	8009108 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 80090c6:	6839      	ldr	r1, [r7, #0]
 80090c8:	6878      	ldr	r0, [r7, #4]
 80090ca:	f000 fca4 	bl	8009a16 <USBD_CtlError>
              break;
 80090ce:	e01b      	b.n	8009108 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80090d0:	683b      	ldr	r3, [r7, #0]
 80090d2:	885b      	ldrh	r3, [r3, #2]
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d10e      	bne.n	80090f6 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80090d8:	7bbb      	ldrb	r3, [r7, #14]
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d00b      	beq.n	80090f6 <USBD_StdEPReq+0xfe>
 80090de:	7bbb      	ldrb	r3, [r7, #14]
 80090e0:	2b80      	cmp	r3, #128	@ 0x80
 80090e2:	d008      	beq.n	80090f6 <USBD_StdEPReq+0xfe>
 80090e4:	683b      	ldr	r3, [r7, #0]
 80090e6:	88db      	ldrh	r3, [r3, #6]
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d104      	bne.n	80090f6 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80090ec:	7bbb      	ldrb	r3, [r7, #14]
 80090ee:	4619      	mov	r1, r3
 80090f0:	6878      	ldr	r0, [r7, #4]
 80090f2:	f003 f93e 	bl	800c372 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80090f6:	6878      	ldr	r0, [r7, #4]
 80090f8:	f000 fd47 	bl	8009b8a <USBD_CtlSendStatus>

              break;
 80090fc:	e004      	b.n	8009108 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 80090fe:	6839      	ldr	r1, [r7, #0]
 8009100:	6878      	ldr	r0, [r7, #4]
 8009102:	f000 fc88 	bl	8009a16 <USBD_CtlError>
              break;
 8009106:	bf00      	nop
          }
          break;
 8009108:	e107      	b.n	800931a <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009110:	b2db      	uxtb	r3, r3
 8009112:	2b02      	cmp	r3, #2
 8009114:	d002      	beq.n	800911c <USBD_StdEPReq+0x124>
 8009116:	2b03      	cmp	r3, #3
 8009118:	d016      	beq.n	8009148 <USBD_StdEPReq+0x150>
 800911a:	e04b      	b.n	80091b4 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800911c:	7bbb      	ldrb	r3, [r7, #14]
 800911e:	2b00      	cmp	r3, #0
 8009120:	d00d      	beq.n	800913e <USBD_StdEPReq+0x146>
 8009122:	7bbb      	ldrb	r3, [r7, #14]
 8009124:	2b80      	cmp	r3, #128	@ 0x80
 8009126:	d00a      	beq.n	800913e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009128:	7bbb      	ldrb	r3, [r7, #14]
 800912a:	4619      	mov	r1, r3
 800912c:	6878      	ldr	r0, [r7, #4]
 800912e:	f003 f920 	bl	800c372 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009132:	2180      	movs	r1, #128	@ 0x80
 8009134:	6878      	ldr	r0, [r7, #4]
 8009136:	f003 f91c 	bl	800c372 <USBD_LL_StallEP>
 800913a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800913c:	e040      	b.n	80091c0 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800913e:	6839      	ldr	r1, [r7, #0]
 8009140:	6878      	ldr	r0, [r7, #4]
 8009142:	f000 fc68 	bl	8009a16 <USBD_CtlError>
              break;
 8009146:	e03b      	b.n	80091c0 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009148:	683b      	ldr	r3, [r7, #0]
 800914a:	885b      	ldrh	r3, [r3, #2]
 800914c:	2b00      	cmp	r3, #0
 800914e:	d136      	bne.n	80091be <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8009150:	7bbb      	ldrb	r3, [r7, #14]
 8009152:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009156:	2b00      	cmp	r3, #0
 8009158:	d004      	beq.n	8009164 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800915a:	7bbb      	ldrb	r3, [r7, #14]
 800915c:	4619      	mov	r1, r3
 800915e:	6878      	ldr	r0, [r7, #4]
 8009160:	f003 f926 	bl	800c3b0 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8009164:	6878      	ldr	r0, [r7, #4]
 8009166:	f000 fd10 	bl	8009b8a <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800916a:	7bbb      	ldrb	r3, [r7, #14]
 800916c:	4619      	mov	r1, r3
 800916e:	6878      	ldr	r0, [r7, #4]
 8009170:	f7ff fde3 	bl	8008d3a <USBD_CoreFindEP>
 8009174:	4603      	mov	r3, r0
 8009176:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009178:	7b7b      	ldrb	r3, [r7, #13]
 800917a:	2bff      	cmp	r3, #255	@ 0xff
 800917c:	d01f      	beq.n	80091be <USBD_StdEPReq+0x1c6>
 800917e:	7b7b      	ldrb	r3, [r7, #13]
 8009180:	2b00      	cmp	r3, #0
 8009182:	d11c      	bne.n	80091be <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8009184:	7b7a      	ldrb	r2, [r7, #13]
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800918c:	7b7a      	ldrb	r2, [r7, #13]
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	32ae      	adds	r2, #174	@ 0xae
 8009192:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009196:	689b      	ldr	r3, [r3, #8]
 8009198:	2b00      	cmp	r3, #0
 800919a:	d010      	beq.n	80091be <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800919c:	7b7a      	ldrb	r2, [r7, #13]
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	32ae      	adds	r2, #174	@ 0xae
 80091a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80091a6:	689b      	ldr	r3, [r3, #8]
 80091a8:	6839      	ldr	r1, [r7, #0]
 80091aa:	6878      	ldr	r0, [r7, #4]
 80091ac:	4798      	blx	r3
 80091ae:	4603      	mov	r3, r0
 80091b0:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 80091b2:	e004      	b.n	80091be <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 80091b4:	6839      	ldr	r1, [r7, #0]
 80091b6:	6878      	ldr	r0, [r7, #4]
 80091b8:	f000 fc2d 	bl	8009a16 <USBD_CtlError>
              break;
 80091bc:	e000      	b.n	80091c0 <USBD_StdEPReq+0x1c8>
              break;
 80091be:	bf00      	nop
          }
          break;
 80091c0:	e0ab      	b.n	800931a <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80091c8:	b2db      	uxtb	r3, r3
 80091ca:	2b02      	cmp	r3, #2
 80091cc:	d002      	beq.n	80091d4 <USBD_StdEPReq+0x1dc>
 80091ce:	2b03      	cmp	r3, #3
 80091d0:	d032      	beq.n	8009238 <USBD_StdEPReq+0x240>
 80091d2:	e097      	b.n	8009304 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80091d4:	7bbb      	ldrb	r3, [r7, #14]
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d007      	beq.n	80091ea <USBD_StdEPReq+0x1f2>
 80091da:	7bbb      	ldrb	r3, [r7, #14]
 80091dc:	2b80      	cmp	r3, #128	@ 0x80
 80091de:	d004      	beq.n	80091ea <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 80091e0:	6839      	ldr	r1, [r7, #0]
 80091e2:	6878      	ldr	r0, [r7, #4]
 80091e4:	f000 fc17 	bl	8009a16 <USBD_CtlError>
                break;
 80091e8:	e091      	b.n	800930e <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80091ea:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	da0b      	bge.n	800920a <USBD_StdEPReq+0x212>
 80091f2:	7bbb      	ldrb	r3, [r7, #14]
 80091f4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80091f8:	4613      	mov	r3, r2
 80091fa:	009b      	lsls	r3, r3, #2
 80091fc:	4413      	add	r3, r2
 80091fe:	009b      	lsls	r3, r3, #2
 8009200:	3310      	adds	r3, #16
 8009202:	687a      	ldr	r2, [r7, #4]
 8009204:	4413      	add	r3, r2
 8009206:	3304      	adds	r3, #4
 8009208:	e00b      	b.n	8009222 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800920a:	7bbb      	ldrb	r3, [r7, #14]
 800920c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009210:	4613      	mov	r3, r2
 8009212:	009b      	lsls	r3, r3, #2
 8009214:	4413      	add	r3, r2
 8009216:	009b      	lsls	r3, r3, #2
 8009218:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800921c:	687a      	ldr	r2, [r7, #4]
 800921e:	4413      	add	r3, r2
 8009220:	3304      	adds	r3, #4
 8009222:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8009224:	68bb      	ldr	r3, [r7, #8]
 8009226:	2200      	movs	r2, #0
 8009228:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800922a:	68bb      	ldr	r3, [r7, #8]
 800922c:	2202      	movs	r2, #2
 800922e:	4619      	mov	r1, r3
 8009230:	6878      	ldr	r0, [r7, #4]
 8009232:	f000 fc6d 	bl	8009b10 <USBD_CtlSendData>
              break;
 8009236:	e06a      	b.n	800930e <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8009238:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800923c:	2b00      	cmp	r3, #0
 800923e:	da11      	bge.n	8009264 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8009240:	7bbb      	ldrb	r3, [r7, #14]
 8009242:	f003 020f 	and.w	r2, r3, #15
 8009246:	6879      	ldr	r1, [r7, #4]
 8009248:	4613      	mov	r3, r2
 800924a:	009b      	lsls	r3, r3, #2
 800924c:	4413      	add	r3, r2
 800924e:	009b      	lsls	r3, r3, #2
 8009250:	440b      	add	r3, r1
 8009252:	3324      	adds	r3, #36	@ 0x24
 8009254:	881b      	ldrh	r3, [r3, #0]
 8009256:	2b00      	cmp	r3, #0
 8009258:	d117      	bne.n	800928a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800925a:	6839      	ldr	r1, [r7, #0]
 800925c:	6878      	ldr	r0, [r7, #4]
 800925e:	f000 fbda 	bl	8009a16 <USBD_CtlError>
                  break;
 8009262:	e054      	b.n	800930e <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009264:	7bbb      	ldrb	r3, [r7, #14]
 8009266:	f003 020f 	and.w	r2, r3, #15
 800926a:	6879      	ldr	r1, [r7, #4]
 800926c:	4613      	mov	r3, r2
 800926e:	009b      	lsls	r3, r3, #2
 8009270:	4413      	add	r3, r2
 8009272:	009b      	lsls	r3, r3, #2
 8009274:	440b      	add	r3, r1
 8009276:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800927a:	881b      	ldrh	r3, [r3, #0]
 800927c:	2b00      	cmp	r3, #0
 800927e:	d104      	bne.n	800928a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8009280:	6839      	ldr	r1, [r7, #0]
 8009282:	6878      	ldr	r0, [r7, #4]
 8009284:	f000 fbc7 	bl	8009a16 <USBD_CtlError>
                  break;
 8009288:	e041      	b.n	800930e <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800928a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800928e:	2b00      	cmp	r3, #0
 8009290:	da0b      	bge.n	80092aa <USBD_StdEPReq+0x2b2>
 8009292:	7bbb      	ldrb	r3, [r7, #14]
 8009294:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009298:	4613      	mov	r3, r2
 800929a:	009b      	lsls	r3, r3, #2
 800929c:	4413      	add	r3, r2
 800929e:	009b      	lsls	r3, r3, #2
 80092a0:	3310      	adds	r3, #16
 80092a2:	687a      	ldr	r2, [r7, #4]
 80092a4:	4413      	add	r3, r2
 80092a6:	3304      	adds	r3, #4
 80092a8:	e00b      	b.n	80092c2 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80092aa:	7bbb      	ldrb	r3, [r7, #14]
 80092ac:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80092b0:	4613      	mov	r3, r2
 80092b2:	009b      	lsls	r3, r3, #2
 80092b4:	4413      	add	r3, r2
 80092b6:	009b      	lsls	r3, r3, #2
 80092b8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80092bc:	687a      	ldr	r2, [r7, #4]
 80092be:	4413      	add	r3, r2
 80092c0:	3304      	adds	r3, #4
 80092c2:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80092c4:	7bbb      	ldrb	r3, [r7, #14]
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d002      	beq.n	80092d0 <USBD_StdEPReq+0x2d8>
 80092ca:	7bbb      	ldrb	r3, [r7, #14]
 80092cc:	2b80      	cmp	r3, #128	@ 0x80
 80092ce:	d103      	bne.n	80092d8 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 80092d0:	68bb      	ldr	r3, [r7, #8]
 80092d2:	2200      	movs	r2, #0
 80092d4:	601a      	str	r2, [r3, #0]
 80092d6:	e00e      	b.n	80092f6 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80092d8:	7bbb      	ldrb	r3, [r7, #14]
 80092da:	4619      	mov	r1, r3
 80092dc:	6878      	ldr	r0, [r7, #4]
 80092de:	f003 f886 	bl	800c3ee <USBD_LL_IsStallEP>
 80092e2:	4603      	mov	r3, r0
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d003      	beq.n	80092f0 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 80092e8:	68bb      	ldr	r3, [r7, #8]
 80092ea:	2201      	movs	r2, #1
 80092ec:	601a      	str	r2, [r3, #0]
 80092ee:	e002      	b.n	80092f6 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 80092f0:	68bb      	ldr	r3, [r7, #8]
 80092f2:	2200      	movs	r2, #0
 80092f4:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80092f6:	68bb      	ldr	r3, [r7, #8]
 80092f8:	2202      	movs	r2, #2
 80092fa:	4619      	mov	r1, r3
 80092fc:	6878      	ldr	r0, [r7, #4]
 80092fe:	f000 fc07 	bl	8009b10 <USBD_CtlSendData>
              break;
 8009302:	e004      	b.n	800930e <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8009304:	6839      	ldr	r1, [r7, #0]
 8009306:	6878      	ldr	r0, [r7, #4]
 8009308:	f000 fb85 	bl	8009a16 <USBD_CtlError>
              break;
 800930c:	bf00      	nop
          }
          break;
 800930e:	e004      	b.n	800931a <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8009310:	6839      	ldr	r1, [r7, #0]
 8009312:	6878      	ldr	r0, [r7, #4]
 8009314:	f000 fb7f 	bl	8009a16 <USBD_CtlError>
          break;
 8009318:	bf00      	nop
      }
      break;
 800931a:	e005      	b.n	8009328 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800931c:	6839      	ldr	r1, [r7, #0]
 800931e:	6878      	ldr	r0, [r7, #4]
 8009320:	f000 fb79 	bl	8009a16 <USBD_CtlError>
      break;
 8009324:	e000      	b.n	8009328 <USBD_StdEPReq+0x330>
      break;
 8009326:	bf00      	nop
  }

  return ret;
 8009328:	7bfb      	ldrb	r3, [r7, #15]
}
 800932a:	4618      	mov	r0, r3
 800932c:	3710      	adds	r7, #16
 800932e:	46bd      	mov	sp, r7
 8009330:	bd80      	pop	{r7, pc}
	...

08009334 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009334:	b580      	push	{r7, lr}
 8009336:	b084      	sub	sp, #16
 8009338:	af00      	add	r7, sp, #0
 800933a:	6078      	str	r0, [r7, #4]
 800933c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800933e:	2300      	movs	r3, #0
 8009340:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8009342:	2300      	movs	r3, #0
 8009344:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8009346:	2300      	movs	r3, #0
 8009348:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800934a:	683b      	ldr	r3, [r7, #0]
 800934c:	885b      	ldrh	r3, [r3, #2]
 800934e:	0a1b      	lsrs	r3, r3, #8
 8009350:	b29b      	uxth	r3, r3
 8009352:	3b01      	subs	r3, #1
 8009354:	2b0e      	cmp	r3, #14
 8009356:	f200 8152 	bhi.w	80095fe <USBD_GetDescriptor+0x2ca>
 800935a:	a201      	add	r2, pc, #4	@ (adr r2, 8009360 <USBD_GetDescriptor+0x2c>)
 800935c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009360:	080093d1 	.word	0x080093d1
 8009364:	080093e9 	.word	0x080093e9
 8009368:	08009429 	.word	0x08009429
 800936c:	080095ff 	.word	0x080095ff
 8009370:	080095ff 	.word	0x080095ff
 8009374:	0800959f 	.word	0x0800959f
 8009378:	080095cb 	.word	0x080095cb
 800937c:	080095ff 	.word	0x080095ff
 8009380:	080095ff 	.word	0x080095ff
 8009384:	080095ff 	.word	0x080095ff
 8009388:	080095ff 	.word	0x080095ff
 800938c:	080095ff 	.word	0x080095ff
 8009390:	080095ff 	.word	0x080095ff
 8009394:	080095ff 	.word	0x080095ff
 8009398:	0800939d 	.word	0x0800939d
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80093a2:	69db      	ldr	r3, [r3, #28]
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	d00b      	beq.n	80093c0 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80093ae:	69db      	ldr	r3, [r3, #28]
 80093b0:	687a      	ldr	r2, [r7, #4]
 80093b2:	7c12      	ldrb	r2, [r2, #16]
 80093b4:	f107 0108 	add.w	r1, r7, #8
 80093b8:	4610      	mov	r0, r2
 80093ba:	4798      	blx	r3
 80093bc:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80093be:	e126      	b.n	800960e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80093c0:	6839      	ldr	r1, [r7, #0]
 80093c2:	6878      	ldr	r0, [r7, #4]
 80093c4:	f000 fb27 	bl	8009a16 <USBD_CtlError>
        err++;
 80093c8:	7afb      	ldrb	r3, [r7, #11]
 80093ca:	3301      	adds	r3, #1
 80093cc:	72fb      	strb	r3, [r7, #11]
      break;
 80093ce:	e11e      	b.n	800960e <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	687a      	ldr	r2, [r7, #4]
 80093da:	7c12      	ldrb	r2, [r2, #16]
 80093dc:	f107 0108 	add.w	r1, r7, #8
 80093e0:	4610      	mov	r0, r2
 80093e2:	4798      	blx	r3
 80093e4:	60f8      	str	r0, [r7, #12]
      break;
 80093e6:	e112      	b.n	800960e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	7c1b      	ldrb	r3, [r3, #16]
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d10d      	bne.n	800940c <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80093f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093f8:	f107 0208 	add.w	r2, r7, #8
 80093fc:	4610      	mov	r0, r2
 80093fe:	4798      	blx	r3
 8009400:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	3301      	adds	r3, #1
 8009406:	2202      	movs	r2, #2
 8009408:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800940a:	e100      	b.n	800960e <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009412:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009414:	f107 0208 	add.w	r2, r7, #8
 8009418:	4610      	mov	r0, r2
 800941a:	4798      	blx	r3
 800941c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	3301      	adds	r3, #1
 8009422:	2202      	movs	r2, #2
 8009424:	701a      	strb	r2, [r3, #0]
      break;
 8009426:	e0f2      	b.n	800960e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8009428:	683b      	ldr	r3, [r7, #0]
 800942a:	885b      	ldrh	r3, [r3, #2]
 800942c:	b2db      	uxtb	r3, r3
 800942e:	2b05      	cmp	r3, #5
 8009430:	f200 80ac 	bhi.w	800958c <USBD_GetDescriptor+0x258>
 8009434:	a201      	add	r2, pc, #4	@ (adr r2, 800943c <USBD_GetDescriptor+0x108>)
 8009436:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800943a:	bf00      	nop
 800943c:	08009455 	.word	0x08009455
 8009440:	08009489 	.word	0x08009489
 8009444:	080094bd 	.word	0x080094bd
 8009448:	080094f1 	.word	0x080094f1
 800944c:	08009525 	.word	0x08009525
 8009450:	08009559 	.word	0x08009559
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800945a:	685b      	ldr	r3, [r3, #4]
 800945c:	2b00      	cmp	r3, #0
 800945e:	d00b      	beq.n	8009478 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009466:	685b      	ldr	r3, [r3, #4]
 8009468:	687a      	ldr	r2, [r7, #4]
 800946a:	7c12      	ldrb	r2, [r2, #16]
 800946c:	f107 0108 	add.w	r1, r7, #8
 8009470:	4610      	mov	r0, r2
 8009472:	4798      	blx	r3
 8009474:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009476:	e091      	b.n	800959c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009478:	6839      	ldr	r1, [r7, #0]
 800947a:	6878      	ldr	r0, [r7, #4]
 800947c:	f000 facb 	bl	8009a16 <USBD_CtlError>
            err++;
 8009480:	7afb      	ldrb	r3, [r7, #11]
 8009482:	3301      	adds	r3, #1
 8009484:	72fb      	strb	r3, [r7, #11]
          break;
 8009486:	e089      	b.n	800959c <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800948e:	689b      	ldr	r3, [r3, #8]
 8009490:	2b00      	cmp	r3, #0
 8009492:	d00b      	beq.n	80094ac <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800949a:	689b      	ldr	r3, [r3, #8]
 800949c:	687a      	ldr	r2, [r7, #4]
 800949e:	7c12      	ldrb	r2, [r2, #16]
 80094a0:	f107 0108 	add.w	r1, r7, #8
 80094a4:	4610      	mov	r0, r2
 80094a6:	4798      	blx	r3
 80094a8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80094aa:	e077      	b.n	800959c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80094ac:	6839      	ldr	r1, [r7, #0]
 80094ae:	6878      	ldr	r0, [r7, #4]
 80094b0:	f000 fab1 	bl	8009a16 <USBD_CtlError>
            err++;
 80094b4:	7afb      	ldrb	r3, [r7, #11]
 80094b6:	3301      	adds	r3, #1
 80094b8:	72fb      	strb	r3, [r7, #11]
          break;
 80094ba:	e06f      	b.n	800959c <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80094c2:	68db      	ldr	r3, [r3, #12]
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d00b      	beq.n	80094e0 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80094ce:	68db      	ldr	r3, [r3, #12]
 80094d0:	687a      	ldr	r2, [r7, #4]
 80094d2:	7c12      	ldrb	r2, [r2, #16]
 80094d4:	f107 0108 	add.w	r1, r7, #8
 80094d8:	4610      	mov	r0, r2
 80094da:	4798      	blx	r3
 80094dc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80094de:	e05d      	b.n	800959c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80094e0:	6839      	ldr	r1, [r7, #0]
 80094e2:	6878      	ldr	r0, [r7, #4]
 80094e4:	f000 fa97 	bl	8009a16 <USBD_CtlError>
            err++;
 80094e8:	7afb      	ldrb	r3, [r7, #11]
 80094ea:	3301      	adds	r3, #1
 80094ec:	72fb      	strb	r3, [r7, #11]
          break;
 80094ee:	e055      	b.n	800959c <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80094f6:	691b      	ldr	r3, [r3, #16]
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d00b      	beq.n	8009514 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009502:	691b      	ldr	r3, [r3, #16]
 8009504:	687a      	ldr	r2, [r7, #4]
 8009506:	7c12      	ldrb	r2, [r2, #16]
 8009508:	f107 0108 	add.w	r1, r7, #8
 800950c:	4610      	mov	r0, r2
 800950e:	4798      	blx	r3
 8009510:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009512:	e043      	b.n	800959c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009514:	6839      	ldr	r1, [r7, #0]
 8009516:	6878      	ldr	r0, [r7, #4]
 8009518:	f000 fa7d 	bl	8009a16 <USBD_CtlError>
            err++;
 800951c:	7afb      	ldrb	r3, [r7, #11]
 800951e:	3301      	adds	r3, #1
 8009520:	72fb      	strb	r3, [r7, #11]
          break;
 8009522:	e03b      	b.n	800959c <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800952a:	695b      	ldr	r3, [r3, #20]
 800952c:	2b00      	cmp	r3, #0
 800952e:	d00b      	beq.n	8009548 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009536:	695b      	ldr	r3, [r3, #20]
 8009538:	687a      	ldr	r2, [r7, #4]
 800953a:	7c12      	ldrb	r2, [r2, #16]
 800953c:	f107 0108 	add.w	r1, r7, #8
 8009540:	4610      	mov	r0, r2
 8009542:	4798      	blx	r3
 8009544:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009546:	e029      	b.n	800959c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009548:	6839      	ldr	r1, [r7, #0]
 800954a:	6878      	ldr	r0, [r7, #4]
 800954c:	f000 fa63 	bl	8009a16 <USBD_CtlError>
            err++;
 8009550:	7afb      	ldrb	r3, [r7, #11]
 8009552:	3301      	adds	r3, #1
 8009554:	72fb      	strb	r3, [r7, #11]
          break;
 8009556:	e021      	b.n	800959c <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800955e:	699b      	ldr	r3, [r3, #24]
 8009560:	2b00      	cmp	r3, #0
 8009562:	d00b      	beq.n	800957c <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800956a:	699b      	ldr	r3, [r3, #24]
 800956c:	687a      	ldr	r2, [r7, #4]
 800956e:	7c12      	ldrb	r2, [r2, #16]
 8009570:	f107 0108 	add.w	r1, r7, #8
 8009574:	4610      	mov	r0, r2
 8009576:	4798      	blx	r3
 8009578:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800957a:	e00f      	b.n	800959c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800957c:	6839      	ldr	r1, [r7, #0]
 800957e:	6878      	ldr	r0, [r7, #4]
 8009580:	f000 fa49 	bl	8009a16 <USBD_CtlError>
            err++;
 8009584:	7afb      	ldrb	r3, [r7, #11]
 8009586:	3301      	adds	r3, #1
 8009588:	72fb      	strb	r3, [r7, #11]
          break;
 800958a:	e007      	b.n	800959c <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800958c:	6839      	ldr	r1, [r7, #0]
 800958e:	6878      	ldr	r0, [r7, #4]
 8009590:	f000 fa41 	bl	8009a16 <USBD_CtlError>
          err++;
 8009594:	7afb      	ldrb	r3, [r7, #11]
 8009596:	3301      	adds	r3, #1
 8009598:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800959a:	bf00      	nop
      }
      break;
 800959c:	e037      	b.n	800960e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	7c1b      	ldrb	r3, [r3, #16]
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d109      	bne.n	80095ba <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80095ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80095ae:	f107 0208 	add.w	r2, r7, #8
 80095b2:	4610      	mov	r0, r2
 80095b4:	4798      	blx	r3
 80095b6:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80095b8:	e029      	b.n	800960e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80095ba:	6839      	ldr	r1, [r7, #0]
 80095bc:	6878      	ldr	r0, [r7, #4]
 80095be:	f000 fa2a 	bl	8009a16 <USBD_CtlError>
        err++;
 80095c2:	7afb      	ldrb	r3, [r7, #11]
 80095c4:	3301      	adds	r3, #1
 80095c6:	72fb      	strb	r3, [r7, #11]
      break;
 80095c8:	e021      	b.n	800960e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	7c1b      	ldrb	r3, [r3, #16]
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	d10d      	bne.n	80095ee <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80095d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80095da:	f107 0208 	add.w	r2, r7, #8
 80095de:	4610      	mov	r0, r2
 80095e0:	4798      	blx	r3
 80095e2:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	3301      	adds	r3, #1
 80095e8:	2207      	movs	r2, #7
 80095ea:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80095ec:	e00f      	b.n	800960e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80095ee:	6839      	ldr	r1, [r7, #0]
 80095f0:	6878      	ldr	r0, [r7, #4]
 80095f2:	f000 fa10 	bl	8009a16 <USBD_CtlError>
        err++;
 80095f6:	7afb      	ldrb	r3, [r7, #11]
 80095f8:	3301      	adds	r3, #1
 80095fa:	72fb      	strb	r3, [r7, #11]
      break;
 80095fc:	e007      	b.n	800960e <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 80095fe:	6839      	ldr	r1, [r7, #0]
 8009600:	6878      	ldr	r0, [r7, #4]
 8009602:	f000 fa08 	bl	8009a16 <USBD_CtlError>
      err++;
 8009606:	7afb      	ldrb	r3, [r7, #11]
 8009608:	3301      	adds	r3, #1
 800960a:	72fb      	strb	r3, [r7, #11]
      break;
 800960c:	bf00      	nop
  }

  if (err != 0U)
 800960e:	7afb      	ldrb	r3, [r7, #11]
 8009610:	2b00      	cmp	r3, #0
 8009612:	d11e      	bne.n	8009652 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8009614:	683b      	ldr	r3, [r7, #0]
 8009616:	88db      	ldrh	r3, [r3, #6]
 8009618:	2b00      	cmp	r3, #0
 800961a:	d016      	beq.n	800964a <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800961c:	893b      	ldrh	r3, [r7, #8]
 800961e:	2b00      	cmp	r3, #0
 8009620:	d00e      	beq.n	8009640 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8009622:	683b      	ldr	r3, [r7, #0]
 8009624:	88da      	ldrh	r2, [r3, #6]
 8009626:	893b      	ldrh	r3, [r7, #8]
 8009628:	4293      	cmp	r3, r2
 800962a:	bf28      	it	cs
 800962c:	4613      	movcs	r3, r2
 800962e:	b29b      	uxth	r3, r3
 8009630:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8009632:	893b      	ldrh	r3, [r7, #8]
 8009634:	461a      	mov	r2, r3
 8009636:	68f9      	ldr	r1, [r7, #12]
 8009638:	6878      	ldr	r0, [r7, #4]
 800963a:	f000 fa69 	bl	8009b10 <USBD_CtlSendData>
 800963e:	e009      	b.n	8009654 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8009640:	6839      	ldr	r1, [r7, #0]
 8009642:	6878      	ldr	r0, [r7, #4]
 8009644:	f000 f9e7 	bl	8009a16 <USBD_CtlError>
 8009648:	e004      	b.n	8009654 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800964a:	6878      	ldr	r0, [r7, #4]
 800964c:	f000 fa9d 	bl	8009b8a <USBD_CtlSendStatus>
 8009650:	e000      	b.n	8009654 <USBD_GetDescriptor+0x320>
    return;
 8009652:	bf00      	nop
  }
}
 8009654:	3710      	adds	r7, #16
 8009656:	46bd      	mov	sp, r7
 8009658:	bd80      	pop	{r7, pc}
 800965a:	bf00      	nop

0800965c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800965c:	b580      	push	{r7, lr}
 800965e:	b084      	sub	sp, #16
 8009660:	af00      	add	r7, sp, #0
 8009662:	6078      	str	r0, [r7, #4]
 8009664:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009666:	683b      	ldr	r3, [r7, #0]
 8009668:	889b      	ldrh	r3, [r3, #4]
 800966a:	2b00      	cmp	r3, #0
 800966c:	d131      	bne.n	80096d2 <USBD_SetAddress+0x76>
 800966e:	683b      	ldr	r3, [r7, #0]
 8009670:	88db      	ldrh	r3, [r3, #6]
 8009672:	2b00      	cmp	r3, #0
 8009674:	d12d      	bne.n	80096d2 <USBD_SetAddress+0x76>
 8009676:	683b      	ldr	r3, [r7, #0]
 8009678:	885b      	ldrh	r3, [r3, #2]
 800967a:	2b7f      	cmp	r3, #127	@ 0x7f
 800967c:	d829      	bhi.n	80096d2 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800967e:	683b      	ldr	r3, [r7, #0]
 8009680:	885b      	ldrh	r3, [r3, #2]
 8009682:	b2db      	uxtb	r3, r3
 8009684:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009688:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009690:	b2db      	uxtb	r3, r3
 8009692:	2b03      	cmp	r3, #3
 8009694:	d104      	bne.n	80096a0 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8009696:	6839      	ldr	r1, [r7, #0]
 8009698:	6878      	ldr	r0, [r7, #4]
 800969a:	f000 f9bc 	bl	8009a16 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800969e:	e01d      	b.n	80096dc <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	7bfa      	ldrb	r2, [r7, #15]
 80096a4:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80096a8:	7bfb      	ldrb	r3, [r7, #15]
 80096aa:	4619      	mov	r1, r3
 80096ac:	6878      	ldr	r0, [r7, #4]
 80096ae:	f002 feca 	bl	800c446 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80096b2:	6878      	ldr	r0, [r7, #4]
 80096b4:	f000 fa69 	bl	8009b8a <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80096b8:	7bfb      	ldrb	r3, [r7, #15]
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d004      	beq.n	80096c8 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	2202      	movs	r2, #2
 80096c2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80096c6:	e009      	b.n	80096dc <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	2201      	movs	r2, #1
 80096cc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80096d0:	e004      	b.n	80096dc <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80096d2:	6839      	ldr	r1, [r7, #0]
 80096d4:	6878      	ldr	r0, [r7, #4]
 80096d6:	f000 f99e 	bl	8009a16 <USBD_CtlError>
  }
}
 80096da:	bf00      	nop
 80096dc:	bf00      	nop
 80096de:	3710      	adds	r7, #16
 80096e0:	46bd      	mov	sp, r7
 80096e2:	bd80      	pop	{r7, pc}

080096e4 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80096e4:	b580      	push	{r7, lr}
 80096e6:	b084      	sub	sp, #16
 80096e8:	af00      	add	r7, sp, #0
 80096ea:	6078      	str	r0, [r7, #4]
 80096ec:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80096ee:	2300      	movs	r3, #0
 80096f0:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80096f2:	683b      	ldr	r3, [r7, #0]
 80096f4:	885b      	ldrh	r3, [r3, #2]
 80096f6:	b2da      	uxtb	r2, r3
 80096f8:	4b4e      	ldr	r3, [pc, #312]	@ (8009834 <USBD_SetConfig+0x150>)
 80096fa:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80096fc:	4b4d      	ldr	r3, [pc, #308]	@ (8009834 <USBD_SetConfig+0x150>)
 80096fe:	781b      	ldrb	r3, [r3, #0]
 8009700:	2b01      	cmp	r3, #1
 8009702:	d905      	bls.n	8009710 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8009704:	6839      	ldr	r1, [r7, #0]
 8009706:	6878      	ldr	r0, [r7, #4]
 8009708:	f000 f985 	bl	8009a16 <USBD_CtlError>
    return USBD_FAIL;
 800970c:	2303      	movs	r3, #3
 800970e:	e08c      	b.n	800982a <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009716:	b2db      	uxtb	r3, r3
 8009718:	2b02      	cmp	r3, #2
 800971a:	d002      	beq.n	8009722 <USBD_SetConfig+0x3e>
 800971c:	2b03      	cmp	r3, #3
 800971e:	d029      	beq.n	8009774 <USBD_SetConfig+0x90>
 8009720:	e075      	b.n	800980e <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8009722:	4b44      	ldr	r3, [pc, #272]	@ (8009834 <USBD_SetConfig+0x150>)
 8009724:	781b      	ldrb	r3, [r3, #0]
 8009726:	2b00      	cmp	r3, #0
 8009728:	d020      	beq.n	800976c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800972a:	4b42      	ldr	r3, [pc, #264]	@ (8009834 <USBD_SetConfig+0x150>)
 800972c:	781b      	ldrb	r3, [r3, #0]
 800972e:	461a      	mov	r2, r3
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009734:	4b3f      	ldr	r3, [pc, #252]	@ (8009834 <USBD_SetConfig+0x150>)
 8009736:	781b      	ldrb	r3, [r3, #0]
 8009738:	4619      	mov	r1, r3
 800973a:	6878      	ldr	r0, [r7, #4]
 800973c:	f7fe ffb8 	bl	80086b0 <USBD_SetClassConfig>
 8009740:	4603      	mov	r3, r0
 8009742:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8009744:	7bfb      	ldrb	r3, [r7, #15]
 8009746:	2b00      	cmp	r3, #0
 8009748:	d008      	beq.n	800975c <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800974a:	6839      	ldr	r1, [r7, #0]
 800974c:	6878      	ldr	r0, [r7, #4]
 800974e:	f000 f962 	bl	8009a16 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	2202      	movs	r2, #2
 8009756:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800975a:	e065      	b.n	8009828 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800975c:	6878      	ldr	r0, [r7, #4]
 800975e:	f000 fa14 	bl	8009b8a <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	2203      	movs	r2, #3
 8009766:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800976a:	e05d      	b.n	8009828 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800976c:	6878      	ldr	r0, [r7, #4]
 800976e:	f000 fa0c 	bl	8009b8a <USBD_CtlSendStatus>
      break;
 8009772:	e059      	b.n	8009828 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8009774:	4b2f      	ldr	r3, [pc, #188]	@ (8009834 <USBD_SetConfig+0x150>)
 8009776:	781b      	ldrb	r3, [r3, #0]
 8009778:	2b00      	cmp	r3, #0
 800977a:	d112      	bne.n	80097a2 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	2202      	movs	r2, #2
 8009780:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8009784:	4b2b      	ldr	r3, [pc, #172]	@ (8009834 <USBD_SetConfig+0x150>)
 8009786:	781b      	ldrb	r3, [r3, #0]
 8009788:	461a      	mov	r2, r3
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800978e:	4b29      	ldr	r3, [pc, #164]	@ (8009834 <USBD_SetConfig+0x150>)
 8009790:	781b      	ldrb	r3, [r3, #0]
 8009792:	4619      	mov	r1, r3
 8009794:	6878      	ldr	r0, [r7, #4]
 8009796:	f7fe ffa7 	bl	80086e8 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800979a:	6878      	ldr	r0, [r7, #4]
 800979c:	f000 f9f5 	bl	8009b8a <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80097a0:	e042      	b.n	8009828 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 80097a2:	4b24      	ldr	r3, [pc, #144]	@ (8009834 <USBD_SetConfig+0x150>)
 80097a4:	781b      	ldrb	r3, [r3, #0]
 80097a6:	461a      	mov	r2, r3
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	685b      	ldr	r3, [r3, #4]
 80097ac:	429a      	cmp	r2, r3
 80097ae:	d02a      	beq.n	8009806 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	685b      	ldr	r3, [r3, #4]
 80097b4:	b2db      	uxtb	r3, r3
 80097b6:	4619      	mov	r1, r3
 80097b8:	6878      	ldr	r0, [r7, #4]
 80097ba:	f7fe ff95 	bl	80086e8 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80097be:	4b1d      	ldr	r3, [pc, #116]	@ (8009834 <USBD_SetConfig+0x150>)
 80097c0:	781b      	ldrb	r3, [r3, #0]
 80097c2:	461a      	mov	r2, r3
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80097c8:	4b1a      	ldr	r3, [pc, #104]	@ (8009834 <USBD_SetConfig+0x150>)
 80097ca:	781b      	ldrb	r3, [r3, #0]
 80097cc:	4619      	mov	r1, r3
 80097ce:	6878      	ldr	r0, [r7, #4]
 80097d0:	f7fe ff6e 	bl	80086b0 <USBD_SetClassConfig>
 80097d4:	4603      	mov	r3, r0
 80097d6:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80097d8:	7bfb      	ldrb	r3, [r7, #15]
 80097da:	2b00      	cmp	r3, #0
 80097dc:	d00f      	beq.n	80097fe <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 80097de:	6839      	ldr	r1, [r7, #0]
 80097e0:	6878      	ldr	r0, [r7, #4]
 80097e2:	f000 f918 	bl	8009a16 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	685b      	ldr	r3, [r3, #4]
 80097ea:	b2db      	uxtb	r3, r3
 80097ec:	4619      	mov	r1, r3
 80097ee:	6878      	ldr	r0, [r7, #4]
 80097f0:	f7fe ff7a 	bl	80086e8 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	2202      	movs	r2, #2
 80097f8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80097fc:	e014      	b.n	8009828 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80097fe:	6878      	ldr	r0, [r7, #4]
 8009800:	f000 f9c3 	bl	8009b8a <USBD_CtlSendStatus>
      break;
 8009804:	e010      	b.n	8009828 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009806:	6878      	ldr	r0, [r7, #4]
 8009808:	f000 f9bf 	bl	8009b8a <USBD_CtlSendStatus>
      break;
 800980c:	e00c      	b.n	8009828 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800980e:	6839      	ldr	r1, [r7, #0]
 8009810:	6878      	ldr	r0, [r7, #4]
 8009812:	f000 f900 	bl	8009a16 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009816:	4b07      	ldr	r3, [pc, #28]	@ (8009834 <USBD_SetConfig+0x150>)
 8009818:	781b      	ldrb	r3, [r3, #0]
 800981a:	4619      	mov	r1, r3
 800981c:	6878      	ldr	r0, [r7, #4]
 800981e:	f7fe ff63 	bl	80086e8 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8009822:	2303      	movs	r3, #3
 8009824:	73fb      	strb	r3, [r7, #15]
      break;
 8009826:	bf00      	nop
  }

  return ret;
 8009828:	7bfb      	ldrb	r3, [r7, #15]
}
 800982a:	4618      	mov	r0, r3
 800982c:	3710      	adds	r7, #16
 800982e:	46bd      	mov	sp, r7
 8009830:	bd80      	pop	{r7, pc}
 8009832:	bf00      	nop
 8009834:	24000240 	.word	0x24000240

08009838 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009838:	b580      	push	{r7, lr}
 800983a:	b082      	sub	sp, #8
 800983c:	af00      	add	r7, sp, #0
 800983e:	6078      	str	r0, [r7, #4]
 8009840:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009842:	683b      	ldr	r3, [r7, #0]
 8009844:	88db      	ldrh	r3, [r3, #6]
 8009846:	2b01      	cmp	r3, #1
 8009848:	d004      	beq.n	8009854 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800984a:	6839      	ldr	r1, [r7, #0]
 800984c:	6878      	ldr	r0, [r7, #4]
 800984e:	f000 f8e2 	bl	8009a16 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009852:	e023      	b.n	800989c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800985a:	b2db      	uxtb	r3, r3
 800985c:	2b02      	cmp	r3, #2
 800985e:	dc02      	bgt.n	8009866 <USBD_GetConfig+0x2e>
 8009860:	2b00      	cmp	r3, #0
 8009862:	dc03      	bgt.n	800986c <USBD_GetConfig+0x34>
 8009864:	e015      	b.n	8009892 <USBD_GetConfig+0x5a>
 8009866:	2b03      	cmp	r3, #3
 8009868:	d00b      	beq.n	8009882 <USBD_GetConfig+0x4a>
 800986a:	e012      	b.n	8009892 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	2200      	movs	r2, #0
 8009870:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	3308      	adds	r3, #8
 8009876:	2201      	movs	r2, #1
 8009878:	4619      	mov	r1, r3
 800987a:	6878      	ldr	r0, [r7, #4]
 800987c:	f000 f948 	bl	8009b10 <USBD_CtlSendData>
        break;
 8009880:	e00c      	b.n	800989c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	3304      	adds	r3, #4
 8009886:	2201      	movs	r2, #1
 8009888:	4619      	mov	r1, r3
 800988a:	6878      	ldr	r0, [r7, #4]
 800988c:	f000 f940 	bl	8009b10 <USBD_CtlSendData>
        break;
 8009890:	e004      	b.n	800989c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8009892:	6839      	ldr	r1, [r7, #0]
 8009894:	6878      	ldr	r0, [r7, #4]
 8009896:	f000 f8be 	bl	8009a16 <USBD_CtlError>
        break;
 800989a:	bf00      	nop
}
 800989c:	bf00      	nop
 800989e:	3708      	adds	r7, #8
 80098a0:	46bd      	mov	sp, r7
 80098a2:	bd80      	pop	{r7, pc}

080098a4 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80098a4:	b580      	push	{r7, lr}
 80098a6:	b082      	sub	sp, #8
 80098a8:	af00      	add	r7, sp, #0
 80098aa:	6078      	str	r0, [r7, #4]
 80098ac:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80098b4:	b2db      	uxtb	r3, r3
 80098b6:	3b01      	subs	r3, #1
 80098b8:	2b02      	cmp	r3, #2
 80098ba:	d81e      	bhi.n	80098fa <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80098bc:	683b      	ldr	r3, [r7, #0]
 80098be:	88db      	ldrh	r3, [r3, #6]
 80098c0:	2b02      	cmp	r3, #2
 80098c2:	d004      	beq.n	80098ce <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80098c4:	6839      	ldr	r1, [r7, #0]
 80098c6:	6878      	ldr	r0, [r7, #4]
 80098c8:	f000 f8a5 	bl	8009a16 <USBD_CtlError>
        break;
 80098cc:	e01a      	b.n	8009904 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	2201      	movs	r2, #1
 80098d2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d005      	beq.n	80098ea <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	68db      	ldr	r3, [r3, #12]
 80098e2:	f043 0202 	orr.w	r2, r3, #2
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	330c      	adds	r3, #12
 80098ee:	2202      	movs	r2, #2
 80098f0:	4619      	mov	r1, r3
 80098f2:	6878      	ldr	r0, [r7, #4]
 80098f4:	f000 f90c 	bl	8009b10 <USBD_CtlSendData>
      break;
 80098f8:	e004      	b.n	8009904 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80098fa:	6839      	ldr	r1, [r7, #0]
 80098fc:	6878      	ldr	r0, [r7, #4]
 80098fe:	f000 f88a 	bl	8009a16 <USBD_CtlError>
      break;
 8009902:	bf00      	nop
  }
}
 8009904:	bf00      	nop
 8009906:	3708      	adds	r7, #8
 8009908:	46bd      	mov	sp, r7
 800990a:	bd80      	pop	{r7, pc}

0800990c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800990c:	b580      	push	{r7, lr}
 800990e:	b082      	sub	sp, #8
 8009910:	af00      	add	r7, sp, #0
 8009912:	6078      	str	r0, [r7, #4]
 8009914:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009916:	683b      	ldr	r3, [r7, #0]
 8009918:	885b      	ldrh	r3, [r3, #2]
 800991a:	2b01      	cmp	r3, #1
 800991c:	d107      	bne.n	800992e <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	2201      	movs	r2, #1
 8009922:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8009926:	6878      	ldr	r0, [r7, #4]
 8009928:	f000 f92f 	bl	8009b8a <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800992c:	e013      	b.n	8009956 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800992e:	683b      	ldr	r3, [r7, #0]
 8009930:	885b      	ldrh	r3, [r3, #2]
 8009932:	2b02      	cmp	r3, #2
 8009934:	d10b      	bne.n	800994e <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8009936:	683b      	ldr	r3, [r7, #0]
 8009938:	889b      	ldrh	r3, [r3, #4]
 800993a:	0a1b      	lsrs	r3, r3, #8
 800993c:	b29b      	uxth	r3, r3
 800993e:	b2da      	uxtb	r2, r3
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8009946:	6878      	ldr	r0, [r7, #4]
 8009948:	f000 f91f 	bl	8009b8a <USBD_CtlSendStatus>
}
 800994c:	e003      	b.n	8009956 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800994e:	6839      	ldr	r1, [r7, #0]
 8009950:	6878      	ldr	r0, [r7, #4]
 8009952:	f000 f860 	bl	8009a16 <USBD_CtlError>
}
 8009956:	bf00      	nop
 8009958:	3708      	adds	r7, #8
 800995a:	46bd      	mov	sp, r7
 800995c:	bd80      	pop	{r7, pc}

0800995e <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800995e:	b580      	push	{r7, lr}
 8009960:	b082      	sub	sp, #8
 8009962:	af00      	add	r7, sp, #0
 8009964:	6078      	str	r0, [r7, #4]
 8009966:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800996e:	b2db      	uxtb	r3, r3
 8009970:	3b01      	subs	r3, #1
 8009972:	2b02      	cmp	r3, #2
 8009974:	d80b      	bhi.n	800998e <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009976:	683b      	ldr	r3, [r7, #0]
 8009978:	885b      	ldrh	r3, [r3, #2]
 800997a:	2b01      	cmp	r3, #1
 800997c:	d10c      	bne.n	8009998 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	2200      	movs	r2, #0
 8009982:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8009986:	6878      	ldr	r0, [r7, #4]
 8009988:	f000 f8ff 	bl	8009b8a <USBD_CtlSendStatus>
      }
      break;
 800998c:	e004      	b.n	8009998 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800998e:	6839      	ldr	r1, [r7, #0]
 8009990:	6878      	ldr	r0, [r7, #4]
 8009992:	f000 f840 	bl	8009a16 <USBD_CtlError>
      break;
 8009996:	e000      	b.n	800999a <USBD_ClrFeature+0x3c>
      break;
 8009998:	bf00      	nop
  }
}
 800999a:	bf00      	nop
 800999c:	3708      	adds	r7, #8
 800999e:	46bd      	mov	sp, r7
 80099a0:	bd80      	pop	{r7, pc}

080099a2 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80099a2:	b580      	push	{r7, lr}
 80099a4:	b084      	sub	sp, #16
 80099a6:	af00      	add	r7, sp, #0
 80099a8:	6078      	str	r0, [r7, #4]
 80099aa:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80099ac:	683b      	ldr	r3, [r7, #0]
 80099ae:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	781a      	ldrb	r2, [r3, #0]
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	3301      	adds	r3, #1
 80099bc:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	781a      	ldrb	r2, [r3, #0]
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80099c6:	68fb      	ldr	r3, [r7, #12]
 80099c8:	3301      	adds	r3, #1
 80099ca:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80099cc:	68f8      	ldr	r0, [r7, #12]
 80099ce:	f7ff fa15 	bl	8008dfc <SWAPBYTE>
 80099d2:	4603      	mov	r3, r0
 80099d4:	461a      	mov	r2, r3
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	3301      	adds	r3, #1
 80099de:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80099e0:	68fb      	ldr	r3, [r7, #12]
 80099e2:	3301      	adds	r3, #1
 80099e4:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80099e6:	68f8      	ldr	r0, [r7, #12]
 80099e8:	f7ff fa08 	bl	8008dfc <SWAPBYTE>
 80099ec:	4603      	mov	r3, r0
 80099ee:	461a      	mov	r2, r3
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	3301      	adds	r3, #1
 80099f8:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	3301      	adds	r3, #1
 80099fe:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8009a00:	68f8      	ldr	r0, [r7, #12]
 8009a02:	f7ff f9fb 	bl	8008dfc <SWAPBYTE>
 8009a06:	4603      	mov	r3, r0
 8009a08:	461a      	mov	r2, r3
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	80da      	strh	r2, [r3, #6]
}
 8009a0e:	bf00      	nop
 8009a10:	3710      	adds	r7, #16
 8009a12:	46bd      	mov	sp, r7
 8009a14:	bd80      	pop	{r7, pc}

08009a16 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009a16:	b580      	push	{r7, lr}
 8009a18:	b082      	sub	sp, #8
 8009a1a:	af00      	add	r7, sp, #0
 8009a1c:	6078      	str	r0, [r7, #4]
 8009a1e:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8009a20:	2180      	movs	r1, #128	@ 0x80
 8009a22:	6878      	ldr	r0, [r7, #4]
 8009a24:	f002 fca5 	bl	800c372 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8009a28:	2100      	movs	r1, #0
 8009a2a:	6878      	ldr	r0, [r7, #4]
 8009a2c:	f002 fca1 	bl	800c372 <USBD_LL_StallEP>
}
 8009a30:	bf00      	nop
 8009a32:	3708      	adds	r7, #8
 8009a34:	46bd      	mov	sp, r7
 8009a36:	bd80      	pop	{r7, pc}

08009a38 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009a38:	b580      	push	{r7, lr}
 8009a3a:	b086      	sub	sp, #24
 8009a3c:	af00      	add	r7, sp, #0
 8009a3e:	60f8      	str	r0, [r7, #12]
 8009a40:	60b9      	str	r1, [r7, #8]
 8009a42:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009a44:	2300      	movs	r3, #0
 8009a46:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d042      	beq.n	8009ad4 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8009a52:	6938      	ldr	r0, [r7, #16]
 8009a54:	f000 f842 	bl	8009adc <USBD_GetLen>
 8009a58:	4603      	mov	r3, r0
 8009a5a:	3301      	adds	r3, #1
 8009a5c:	005b      	lsls	r3, r3, #1
 8009a5e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009a62:	d808      	bhi.n	8009a76 <USBD_GetString+0x3e>
 8009a64:	6938      	ldr	r0, [r7, #16]
 8009a66:	f000 f839 	bl	8009adc <USBD_GetLen>
 8009a6a:	4603      	mov	r3, r0
 8009a6c:	3301      	adds	r3, #1
 8009a6e:	b29b      	uxth	r3, r3
 8009a70:	005b      	lsls	r3, r3, #1
 8009a72:	b29a      	uxth	r2, r3
 8009a74:	e001      	b.n	8009a7a <USBD_GetString+0x42>
 8009a76:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8009a7e:	7dfb      	ldrb	r3, [r7, #23]
 8009a80:	68ba      	ldr	r2, [r7, #8]
 8009a82:	4413      	add	r3, r2
 8009a84:	687a      	ldr	r2, [r7, #4]
 8009a86:	7812      	ldrb	r2, [r2, #0]
 8009a88:	701a      	strb	r2, [r3, #0]
  idx++;
 8009a8a:	7dfb      	ldrb	r3, [r7, #23]
 8009a8c:	3301      	adds	r3, #1
 8009a8e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8009a90:	7dfb      	ldrb	r3, [r7, #23]
 8009a92:	68ba      	ldr	r2, [r7, #8]
 8009a94:	4413      	add	r3, r2
 8009a96:	2203      	movs	r2, #3
 8009a98:	701a      	strb	r2, [r3, #0]
  idx++;
 8009a9a:	7dfb      	ldrb	r3, [r7, #23]
 8009a9c:	3301      	adds	r3, #1
 8009a9e:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8009aa0:	e013      	b.n	8009aca <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8009aa2:	7dfb      	ldrb	r3, [r7, #23]
 8009aa4:	68ba      	ldr	r2, [r7, #8]
 8009aa6:	4413      	add	r3, r2
 8009aa8:	693a      	ldr	r2, [r7, #16]
 8009aaa:	7812      	ldrb	r2, [r2, #0]
 8009aac:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8009aae:	693b      	ldr	r3, [r7, #16]
 8009ab0:	3301      	adds	r3, #1
 8009ab2:	613b      	str	r3, [r7, #16]
    idx++;
 8009ab4:	7dfb      	ldrb	r3, [r7, #23]
 8009ab6:	3301      	adds	r3, #1
 8009ab8:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8009aba:	7dfb      	ldrb	r3, [r7, #23]
 8009abc:	68ba      	ldr	r2, [r7, #8]
 8009abe:	4413      	add	r3, r2
 8009ac0:	2200      	movs	r2, #0
 8009ac2:	701a      	strb	r2, [r3, #0]
    idx++;
 8009ac4:	7dfb      	ldrb	r3, [r7, #23]
 8009ac6:	3301      	adds	r3, #1
 8009ac8:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8009aca:	693b      	ldr	r3, [r7, #16]
 8009acc:	781b      	ldrb	r3, [r3, #0]
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d1e7      	bne.n	8009aa2 <USBD_GetString+0x6a>
 8009ad2:	e000      	b.n	8009ad6 <USBD_GetString+0x9e>
    return;
 8009ad4:	bf00      	nop
  }
}
 8009ad6:	3718      	adds	r7, #24
 8009ad8:	46bd      	mov	sp, r7
 8009ada:	bd80      	pop	{r7, pc}

08009adc <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009adc:	b480      	push	{r7}
 8009ade:	b085      	sub	sp, #20
 8009ae0:	af00      	add	r7, sp, #0
 8009ae2:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009ae4:	2300      	movs	r3, #0
 8009ae6:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8009aec:	e005      	b.n	8009afa <USBD_GetLen+0x1e>
  {
    len++;
 8009aee:	7bfb      	ldrb	r3, [r7, #15]
 8009af0:	3301      	adds	r3, #1
 8009af2:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8009af4:	68bb      	ldr	r3, [r7, #8]
 8009af6:	3301      	adds	r3, #1
 8009af8:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8009afa:	68bb      	ldr	r3, [r7, #8]
 8009afc:	781b      	ldrb	r3, [r3, #0]
 8009afe:	2b00      	cmp	r3, #0
 8009b00:	d1f5      	bne.n	8009aee <USBD_GetLen+0x12>
  }

  return len;
 8009b02:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b04:	4618      	mov	r0, r3
 8009b06:	3714      	adds	r7, #20
 8009b08:	46bd      	mov	sp, r7
 8009b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b0e:	4770      	bx	lr

08009b10 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8009b10:	b580      	push	{r7, lr}
 8009b12:	b084      	sub	sp, #16
 8009b14:	af00      	add	r7, sp, #0
 8009b16:	60f8      	str	r0, [r7, #12]
 8009b18:	60b9      	str	r1, [r7, #8]
 8009b1a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	2202      	movs	r2, #2
 8009b20:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	687a      	ldr	r2, [r7, #4]
 8009b28:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8009b2a:	68fb      	ldr	r3, [r7, #12]
 8009b2c:	687a      	ldr	r2, [r7, #4]
 8009b2e:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	68ba      	ldr	r2, [r7, #8]
 8009b34:	2100      	movs	r1, #0
 8009b36:	68f8      	ldr	r0, [r7, #12]
 8009b38:	f002 fca4 	bl	800c484 <USBD_LL_Transmit>

  return USBD_OK;
 8009b3c:	2300      	movs	r3, #0
}
 8009b3e:	4618      	mov	r0, r3
 8009b40:	3710      	adds	r7, #16
 8009b42:	46bd      	mov	sp, r7
 8009b44:	bd80      	pop	{r7, pc}

08009b46 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8009b46:	b580      	push	{r7, lr}
 8009b48:	b084      	sub	sp, #16
 8009b4a:	af00      	add	r7, sp, #0
 8009b4c:	60f8      	str	r0, [r7, #12]
 8009b4e:	60b9      	str	r1, [r7, #8]
 8009b50:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	68ba      	ldr	r2, [r7, #8]
 8009b56:	2100      	movs	r1, #0
 8009b58:	68f8      	ldr	r0, [r7, #12]
 8009b5a:	f002 fc93 	bl	800c484 <USBD_LL_Transmit>

  return USBD_OK;
 8009b5e:	2300      	movs	r3, #0
}
 8009b60:	4618      	mov	r0, r3
 8009b62:	3710      	adds	r7, #16
 8009b64:	46bd      	mov	sp, r7
 8009b66:	bd80      	pop	{r7, pc}

08009b68 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8009b68:	b580      	push	{r7, lr}
 8009b6a:	b084      	sub	sp, #16
 8009b6c:	af00      	add	r7, sp, #0
 8009b6e:	60f8      	str	r0, [r7, #12]
 8009b70:	60b9      	str	r1, [r7, #8]
 8009b72:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	68ba      	ldr	r2, [r7, #8]
 8009b78:	2100      	movs	r1, #0
 8009b7a:	68f8      	ldr	r0, [r7, #12]
 8009b7c:	f002 fca3 	bl	800c4c6 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009b80:	2300      	movs	r3, #0
}
 8009b82:	4618      	mov	r0, r3
 8009b84:	3710      	adds	r7, #16
 8009b86:	46bd      	mov	sp, r7
 8009b88:	bd80      	pop	{r7, pc}

08009b8a <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009b8a:	b580      	push	{r7, lr}
 8009b8c:	b082      	sub	sp, #8
 8009b8e:	af00      	add	r7, sp, #0
 8009b90:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	2204      	movs	r2, #4
 8009b96:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009b9a:	2300      	movs	r3, #0
 8009b9c:	2200      	movs	r2, #0
 8009b9e:	2100      	movs	r1, #0
 8009ba0:	6878      	ldr	r0, [r7, #4]
 8009ba2:	f002 fc6f 	bl	800c484 <USBD_LL_Transmit>

  return USBD_OK;
 8009ba6:	2300      	movs	r3, #0
}
 8009ba8:	4618      	mov	r0, r3
 8009baa:	3708      	adds	r7, #8
 8009bac:	46bd      	mov	sp, r7
 8009bae:	bd80      	pop	{r7, pc}

08009bb0 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8009bb0:	b580      	push	{r7, lr}
 8009bb2:	b082      	sub	sp, #8
 8009bb4:	af00      	add	r7, sp, #0
 8009bb6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	2205      	movs	r2, #5
 8009bbc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009bc0:	2300      	movs	r3, #0
 8009bc2:	2200      	movs	r2, #0
 8009bc4:	2100      	movs	r1, #0
 8009bc6:	6878      	ldr	r0, [r7, #4]
 8009bc8:	f002 fc7d 	bl	800c4c6 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009bcc:	2300      	movs	r3, #0
}
 8009bce:	4618      	mov	r0, r3
 8009bd0:	3708      	adds	r7, #8
 8009bd2:	46bd      	mov	sp, r7
 8009bd4:	bd80      	pop	{r7, pc}
	...

08009bd8 <USBD_MSC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
uint8_t USBD_MSC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009bd8:	b580      	push	{r7, lr}
 8009bda:	b084      	sub	sp, #16
 8009bdc:	af00      	add	r7, sp, #0
 8009bde:	6078      	str	r0, [r7, #4]
 8009be0:	460b      	mov	r3, r1
 8009be2:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_MSC_BOT_HandleTypeDef *hmsc;

  hmsc = (USBD_MSC_BOT_HandleTypeDef *)USBD_malloc(sizeof(USBD_MSC_BOT_HandleTypeDef));
 8009be4:	f44f 701d 	mov.w	r0, #628	@ 0x274
 8009be8:	f002 fca2 	bl	800c530 <USBD_static_malloc>
 8009bec:	60f8      	str	r0, [r7, #12]

  if (hmsc == NULL)
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	2b00      	cmp	r3, #0
 8009bf2:	d109      	bne.n	8009c08 <USBD_MSC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	32b0      	adds	r2, #176	@ 0xb0
 8009bfe:	2100      	movs	r1, #0
 8009c00:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8009c04:	2302      	movs	r3, #2
 8009c06:	e06e      	b.n	8009ce6 <USBD_MSC_Init+0x10e>
  }

  pdev->pClassDataCmsit[pdev->classId] = (void *)hmsc;
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	32b0      	adds	r2, #176	@ 0xb0
 8009c12:	68f9      	ldr	r1, [r7, #12]
 8009c14:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	32b0      	adds	r2, #176	@ 0xb0
 8009c22:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	7c1b      	ldrb	r3, [r3, #16]
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d12b      	bne.n	8009c8c <USBD_MSC_Init+0xb4>
  {
    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, MSCOutEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 8009c34:	4b2e      	ldr	r3, [pc, #184]	@ (8009cf0 <USBD_MSC_Init+0x118>)
 8009c36:	7819      	ldrb	r1, [r3, #0]
 8009c38:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009c3c:	2202      	movs	r2, #2
 8009c3e:	6878      	ldr	r0, [r7, #4]
 8009c40:	f002 fb33 	bl	800c2aa <USBD_LL_OpenEP>
    pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 1U;
 8009c44:	4b2a      	ldr	r3, [pc, #168]	@ (8009cf0 <USBD_MSC_Init+0x118>)
 8009c46:	781b      	ldrb	r3, [r3, #0]
 8009c48:	f003 020f 	and.w	r2, r3, #15
 8009c4c:	6879      	ldr	r1, [r7, #4]
 8009c4e:	4613      	mov	r3, r2
 8009c50:	009b      	lsls	r3, r3, #2
 8009c52:	4413      	add	r3, r2
 8009c54:	009b      	lsls	r3, r3, #2
 8009c56:	440b      	add	r3, r1
 8009c58:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8009c5c:	2201      	movs	r2, #1
 8009c5e:	801a      	strh	r2, [r3, #0]

    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, MSCInEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 8009c60:	4b24      	ldr	r3, [pc, #144]	@ (8009cf4 <USBD_MSC_Init+0x11c>)
 8009c62:	7819      	ldrb	r1, [r3, #0]
 8009c64:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009c68:	2202      	movs	r2, #2
 8009c6a:	6878      	ldr	r0, [r7, #4]
 8009c6c:	f002 fb1d 	bl	800c2aa <USBD_LL_OpenEP>
    pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 1U;
 8009c70:	4b20      	ldr	r3, [pc, #128]	@ (8009cf4 <USBD_MSC_Init+0x11c>)
 8009c72:	781b      	ldrb	r3, [r3, #0]
 8009c74:	f003 020f 	and.w	r2, r3, #15
 8009c78:	6879      	ldr	r1, [r7, #4]
 8009c7a:	4613      	mov	r3, r2
 8009c7c:	009b      	lsls	r3, r3, #2
 8009c7e:	4413      	add	r3, r2
 8009c80:	009b      	lsls	r3, r3, #2
 8009c82:	440b      	add	r3, r1
 8009c84:	3324      	adds	r3, #36	@ 0x24
 8009c86:	2201      	movs	r2, #1
 8009c88:	801a      	strh	r2, [r3, #0]
 8009c8a:	e028      	b.n	8009cde <USBD_MSC_Init+0x106>
  }
  else
  {
    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, MSCOutEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 8009c8c:	4b18      	ldr	r3, [pc, #96]	@ (8009cf0 <USBD_MSC_Init+0x118>)
 8009c8e:	7819      	ldrb	r1, [r3, #0]
 8009c90:	2340      	movs	r3, #64	@ 0x40
 8009c92:	2202      	movs	r2, #2
 8009c94:	6878      	ldr	r0, [r7, #4]
 8009c96:	f002 fb08 	bl	800c2aa <USBD_LL_OpenEP>
    pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 1U;
 8009c9a:	4b15      	ldr	r3, [pc, #84]	@ (8009cf0 <USBD_MSC_Init+0x118>)
 8009c9c:	781b      	ldrb	r3, [r3, #0]
 8009c9e:	f003 020f 	and.w	r2, r3, #15
 8009ca2:	6879      	ldr	r1, [r7, #4]
 8009ca4:	4613      	mov	r3, r2
 8009ca6:	009b      	lsls	r3, r3, #2
 8009ca8:	4413      	add	r3, r2
 8009caa:	009b      	lsls	r3, r3, #2
 8009cac:	440b      	add	r3, r1
 8009cae:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8009cb2:	2201      	movs	r2, #1
 8009cb4:	801a      	strh	r2, [r3, #0]

    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, MSCInEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 8009cb6:	4b0f      	ldr	r3, [pc, #60]	@ (8009cf4 <USBD_MSC_Init+0x11c>)
 8009cb8:	7819      	ldrb	r1, [r3, #0]
 8009cba:	2340      	movs	r3, #64	@ 0x40
 8009cbc:	2202      	movs	r2, #2
 8009cbe:	6878      	ldr	r0, [r7, #4]
 8009cc0:	f002 faf3 	bl	800c2aa <USBD_LL_OpenEP>
    pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 1U;
 8009cc4:	4b0b      	ldr	r3, [pc, #44]	@ (8009cf4 <USBD_MSC_Init+0x11c>)
 8009cc6:	781b      	ldrb	r3, [r3, #0]
 8009cc8:	f003 020f 	and.w	r2, r3, #15
 8009ccc:	6879      	ldr	r1, [r7, #4]
 8009cce:	4613      	mov	r3, r2
 8009cd0:	009b      	lsls	r3, r3, #2
 8009cd2:	4413      	add	r3, r2
 8009cd4:	009b      	lsls	r3, r3, #2
 8009cd6:	440b      	add	r3, r1
 8009cd8:	3324      	adds	r3, #36	@ 0x24
 8009cda:	2201      	movs	r2, #1
 8009cdc:	801a      	strh	r2, [r3, #0]
  }

  /* Init the BOT  layer */
  MSC_BOT_Init(pdev);
 8009cde:	6878      	ldr	r0, [r7, #4]
 8009ce0:	f000 fa2c 	bl	800a13c <MSC_BOT_Init>

  return (uint8_t)USBD_OK;
 8009ce4:	2300      	movs	r3, #0
}
 8009ce6:	4618      	mov	r0, r3
 8009ce8:	3710      	adds	r7, #16
 8009cea:	46bd      	mov	sp, r7
 8009cec:	bd80      	pop	{r7, pc}
 8009cee:	bf00      	nop
 8009cf0:	24000073 	.word	0x24000073
 8009cf4:	24000072 	.word	0x24000072

08009cf8 <USBD_MSC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
uint8_t USBD_MSC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009cf8:	b580      	push	{r7, lr}
 8009cfa:	b082      	sub	sp, #8
 8009cfc:	af00      	add	r7, sp, #0
 8009cfe:	6078      	str	r0, [r7, #4]
 8009d00:	460b      	mov	r3, r1
 8009d02:	70fb      	strb	r3, [r7, #3]
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close MSC EPs */
  (void)USBD_LL_CloseEP(pdev, MSCOutEpAdd);
 8009d04:	4b26      	ldr	r3, [pc, #152]	@ (8009da0 <USBD_MSC_DeInit+0xa8>)
 8009d06:	781b      	ldrb	r3, [r3, #0]
 8009d08:	4619      	mov	r1, r3
 8009d0a:	6878      	ldr	r0, [r7, #4]
 8009d0c:	f002 faf3 	bl	800c2f6 <USBD_LL_CloseEP>
  pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 0U;
 8009d10:	4b23      	ldr	r3, [pc, #140]	@ (8009da0 <USBD_MSC_DeInit+0xa8>)
 8009d12:	781b      	ldrb	r3, [r3, #0]
 8009d14:	f003 020f 	and.w	r2, r3, #15
 8009d18:	6879      	ldr	r1, [r7, #4]
 8009d1a:	4613      	mov	r3, r2
 8009d1c:	009b      	lsls	r3, r3, #2
 8009d1e:	4413      	add	r3, r2
 8009d20:	009b      	lsls	r3, r3, #2
 8009d22:	440b      	add	r3, r1
 8009d24:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8009d28:	2200      	movs	r2, #0
 8009d2a:	801a      	strh	r2, [r3, #0]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, MSCInEpAdd);
 8009d2c:	4b1d      	ldr	r3, [pc, #116]	@ (8009da4 <USBD_MSC_DeInit+0xac>)
 8009d2e:	781b      	ldrb	r3, [r3, #0]
 8009d30:	4619      	mov	r1, r3
 8009d32:	6878      	ldr	r0, [r7, #4]
 8009d34:	f002 fadf 	bl	800c2f6 <USBD_LL_CloseEP>
  pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 0U;
 8009d38:	4b1a      	ldr	r3, [pc, #104]	@ (8009da4 <USBD_MSC_DeInit+0xac>)
 8009d3a:	781b      	ldrb	r3, [r3, #0]
 8009d3c:	f003 020f 	and.w	r2, r3, #15
 8009d40:	6879      	ldr	r1, [r7, #4]
 8009d42:	4613      	mov	r3, r2
 8009d44:	009b      	lsls	r3, r3, #2
 8009d46:	4413      	add	r3, r2
 8009d48:	009b      	lsls	r3, r3, #2
 8009d4a:	440b      	add	r3, r1
 8009d4c:	3324      	adds	r3, #36	@ 0x24
 8009d4e:	2200      	movs	r2, #0
 8009d50:	801a      	strh	r2, [r3, #0]

  /* Free MSC Class Resources */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	32b0      	adds	r2, #176	@ 0xb0
 8009d5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	d018      	beq.n	8009d96 <USBD_MSC_DeInit+0x9e>
  {
    /* De-Init the BOT layer */
    MSC_BOT_DeInit(pdev);
 8009d64:	6878      	ldr	r0, [r7, #4]
 8009d66:	f000 fa67 	bl	800a238 <MSC_BOT_DeInit>

    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	32b0      	adds	r2, #176	@ 0xb0
 8009d74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d78:	4618      	mov	r0, r3
 8009d7a:	f002 fbe7 	bl	800c54c <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId]  = NULL;
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	32b0      	adds	r2, #176	@ 0xb0
 8009d88:	2100      	movs	r1, #0
 8009d8a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	2200      	movs	r2, #0
 8009d92:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8009d96:	2300      	movs	r3, #0
}
 8009d98:	4618      	mov	r0, r3
 8009d9a:	3708      	adds	r7, #8
 8009d9c:	46bd      	mov	sp, r7
 8009d9e:	bd80      	pop	{r7, pc}
 8009da0:	24000073 	.word	0x24000073
 8009da4:	24000072 	.word	0x24000072

08009da8 <USBD_MSC_Setup>:
  * @param  pdev: device instance
  * @param  req: USB request
  * @retval status
  */
uint8_t USBD_MSC_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009da8:	b580      	push	{r7, lr}
 8009daa:	b086      	sub	sp, #24
 8009dac:	af00      	add	r7, sp, #0
 8009dae:	6078      	str	r0, [r7, #4]
 8009db0:	6039      	str	r1, [r7, #0]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	32b0      	adds	r2, #176	@ 0xb0
 8009dbc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009dc0:	613b      	str	r3, [r7, #16]
  USBD_StatusTypeDef ret = USBD_OK;
 8009dc2:	2300      	movs	r3, #0
 8009dc4:	75fb      	strb	r3, [r7, #23]
  uint16_t status_info = 0U;
 8009dc6:	2300      	movs	r3, #0
 8009dc8:	81fb      	strh	r3, [r7, #14]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 8009dca:	693b      	ldr	r3, [r7, #16]
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d101      	bne.n	8009dd4 <USBD_MSC_Setup+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 8009dd0:	2303      	movs	r3, #3
 8009dd2:	e0e1      	b.n	8009f98 <USBD_MSC_Setup+0x1f0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009dd4:	683b      	ldr	r3, [r7, #0]
 8009dd6:	781b      	ldrb	r3, [r3, #0]
 8009dd8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	d053      	beq.n	8009e88 <USBD_MSC_Setup+0xe0>
 8009de0:	2b20      	cmp	r3, #32
 8009de2:	f040 80d1 	bne.w	8009f88 <USBD_MSC_Setup+0x1e0>
  {
    /* Class request */
    case USB_REQ_TYPE_CLASS:
      switch (req->bRequest)
 8009de6:	683b      	ldr	r3, [r7, #0]
 8009de8:	785b      	ldrb	r3, [r3, #1]
 8009dea:	2bfe      	cmp	r3, #254	@ 0xfe
 8009dec:	d002      	beq.n	8009df4 <USBD_MSC_Setup+0x4c>
 8009dee:	2bff      	cmp	r3, #255	@ 0xff
 8009df0:	d02a      	beq.n	8009e48 <USBD_MSC_Setup+0xa0>
 8009df2:	e041      	b.n	8009e78 <USBD_MSC_Setup+0xd0>
      {
        case BOT_GET_MAX_LUN:
          if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 8009df4:	683b      	ldr	r3, [r7, #0]
 8009df6:	885b      	ldrh	r3, [r3, #2]
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d11e      	bne.n	8009e3a <USBD_MSC_Setup+0x92>
 8009dfc:	683b      	ldr	r3, [r7, #0]
 8009dfe:	88db      	ldrh	r3, [r3, #6]
 8009e00:	2b01      	cmp	r3, #1
 8009e02:	d11a      	bne.n	8009e3a <USBD_MSC_Setup+0x92>
              ((req->bmRequest & 0x80U) == 0x80U))
 8009e04:	683b      	ldr	r3, [r7, #0]
 8009e06:	781b      	ldrb	r3, [r3, #0]
 8009e08:	b25b      	sxtb	r3, r3
          if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	da15      	bge.n	8009e3a <USBD_MSC_Setup+0x92>
          {
            hmsc->max_lun = (uint32_t)((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetMaxLun();
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009e14:	687a      	ldr	r2, [r7, #4]
 8009e16:	33b0      	adds	r3, #176	@ 0xb0
 8009e18:	009b      	lsls	r3, r3, #2
 8009e1a:	4413      	add	r3, r2
 8009e1c:	685b      	ldr	r3, [r3, #4]
 8009e1e:	699b      	ldr	r3, [r3, #24]
 8009e20:	4798      	blx	r3
 8009e22:	4603      	mov	r3, r0
 8009e24:	461a      	mov	r2, r3
 8009e26:	693b      	ldr	r3, [r7, #16]
 8009e28:	601a      	str	r2, [r3, #0]
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hmsc->max_lun, 1U);
 8009e2a:	693b      	ldr	r3, [r7, #16]
 8009e2c:	2201      	movs	r2, #1
 8009e2e:	4619      	mov	r1, r3
 8009e30:	6878      	ldr	r0, [r7, #4]
 8009e32:	f7ff fe6d 	bl	8009b10 <USBD_CtlSendData>
 8009e36:	bf00      	nop
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009e38:	e025      	b.n	8009e86 <USBD_MSC_Setup+0xde>
            USBD_CtlError(pdev, req);
 8009e3a:	6839      	ldr	r1, [r7, #0]
 8009e3c:	6878      	ldr	r0, [r7, #4]
 8009e3e:	f7ff fdea 	bl	8009a16 <USBD_CtlError>
            ret = USBD_FAIL;
 8009e42:	2303      	movs	r3, #3
 8009e44:	75fb      	strb	r3, [r7, #23]
          break;
 8009e46:	e01e      	b.n	8009e86 <USBD_MSC_Setup+0xde>

        case BOT_RESET :
          if ((req->wValue  == 0U) && (req->wLength == 0U) &&
 8009e48:	683b      	ldr	r3, [r7, #0]
 8009e4a:	885b      	ldrh	r3, [r3, #2]
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d10c      	bne.n	8009e6a <USBD_MSC_Setup+0xc2>
 8009e50:	683b      	ldr	r3, [r7, #0]
 8009e52:	88db      	ldrh	r3, [r3, #6]
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d108      	bne.n	8009e6a <USBD_MSC_Setup+0xc2>
              ((req->bmRequest & 0x80U) != 0x80U))
 8009e58:	683b      	ldr	r3, [r7, #0]
 8009e5a:	781b      	ldrb	r3, [r3, #0]
 8009e5c:	b25b      	sxtb	r3, r3
          if ((req->wValue  == 0U) && (req->wLength == 0U) &&
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	db03      	blt.n	8009e6a <USBD_MSC_Setup+0xc2>
          {
            MSC_BOT_Reset(pdev);
 8009e62:	6878      	ldr	r0, [r7, #4]
 8009e64:	f000 f9b4 	bl	800a1d0 <MSC_BOT_Reset>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009e68:	e00d      	b.n	8009e86 <USBD_MSC_Setup+0xde>
            USBD_CtlError(pdev, req);
 8009e6a:	6839      	ldr	r1, [r7, #0]
 8009e6c:	6878      	ldr	r0, [r7, #4]
 8009e6e:	f7ff fdd2 	bl	8009a16 <USBD_CtlError>
            ret = USBD_FAIL;
 8009e72:	2303      	movs	r3, #3
 8009e74:	75fb      	strb	r3, [r7, #23]
          break;
 8009e76:	e006      	b.n	8009e86 <USBD_MSC_Setup+0xde>

        default:
          USBD_CtlError(pdev, req);
 8009e78:	6839      	ldr	r1, [r7, #0]
 8009e7a:	6878      	ldr	r0, [r7, #4]
 8009e7c:	f7ff fdcb 	bl	8009a16 <USBD_CtlError>
          ret = USBD_FAIL;
 8009e80:	2303      	movs	r3, #3
 8009e82:	75fb      	strb	r3, [r7, #23]
          break;
 8009e84:	bf00      	nop
      }
      break;
 8009e86:	e086      	b.n	8009f96 <USBD_MSC_Setup+0x1ee>
    /* Interface & Endpoint request */
    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009e88:	683b      	ldr	r3, [r7, #0]
 8009e8a:	785b      	ldrb	r3, [r3, #1]
 8009e8c:	2b0b      	cmp	r3, #11
 8009e8e:	d872      	bhi.n	8009f76 <USBD_MSC_Setup+0x1ce>
 8009e90:	a201      	add	r2, pc, #4	@ (adr r2, 8009e98 <USBD_MSC_Setup+0xf0>)
 8009e92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e96:	bf00      	nop
 8009e98:	08009ec9 	.word	0x08009ec9
 8009e9c:	08009f45 	.word	0x08009f45
 8009ea0:	08009f77 	.word	0x08009f77
 8009ea4:	08009f77 	.word	0x08009f77
 8009ea8:	08009f77 	.word	0x08009f77
 8009eac:	08009f77 	.word	0x08009f77
 8009eb0:	08009f77 	.word	0x08009f77
 8009eb4:	08009f77 	.word	0x08009f77
 8009eb8:	08009f77 	.word	0x08009f77
 8009ebc:	08009f77 	.word	0x08009f77
 8009ec0:	08009ef3 	.word	0x08009ef3
 8009ec4:	08009f1d 	.word	0x08009f1d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009ece:	b2db      	uxtb	r3, r3
 8009ed0:	2b03      	cmp	r3, #3
 8009ed2:	d107      	bne.n	8009ee4 <USBD_MSC_Setup+0x13c>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8009ed4:	f107 030e 	add.w	r3, r7, #14
 8009ed8:	2202      	movs	r2, #2
 8009eda:	4619      	mov	r1, r3
 8009edc:	6878      	ldr	r0, [r7, #4]
 8009ede:	f7ff fe17 	bl	8009b10 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009ee2:	e050      	b.n	8009f86 <USBD_MSC_Setup+0x1de>
            USBD_CtlError(pdev, req);
 8009ee4:	6839      	ldr	r1, [r7, #0]
 8009ee6:	6878      	ldr	r0, [r7, #4]
 8009ee8:	f7ff fd95 	bl	8009a16 <USBD_CtlError>
            ret = USBD_FAIL;
 8009eec:	2303      	movs	r3, #3
 8009eee:	75fb      	strb	r3, [r7, #23]
          break;
 8009ef0:	e049      	b.n	8009f86 <USBD_MSC_Setup+0x1de>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009ef8:	b2db      	uxtb	r3, r3
 8009efa:	2b03      	cmp	r3, #3
 8009efc:	d107      	bne.n	8009f0e <USBD_MSC_Setup+0x166>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hmsc->interface, 1U);
 8009efe:	693b      	ldr	r3, [r7, #16]
 8009f00:	3304      	adds	r3, #4
 8009f02:	2201      	movs	r2, #1
 8009f04:	4619      	mov	r1, r3
 8009f06:	6878      	ldr	r0, [r7, #4]
 8009f08:	f7ff fe02 	bl	8009b10 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009f0c:	e03b      	b.n	8009f86 <USBD_MSC_Setup+0x1de>
            USBD_CtlError(pdev, req);
 8009f0e:	6839      	ldr	r1, [r7, #0]
 8009f10:	6878      	ldr	r0, [r7, #4]
 8009f12:	f7ff fd80 	bl	8009a16 <USBD_CtlError>
            ret = USBD_FAIL;
 8009f16:	2303      	movs	r3, #3
 8009f18:	75fb      	strb	r3, [r7, #23]
          break;
 8009f1a:	e034      	b.n	8009f86 <USBD_MSC_Setup+0x1de>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009f22:	b2db      	uxtb	r3, r3
 8009f24:	2b03      	cmp	r3, #3
 8009f26:	d106      	bne.n	8009f36 <USBD_MSC_Setup+0x18e>
          {
            hmsc->interface = (uint8_t)(req->wValue);
 8009f28:	683b      	ldr	r3, [r7, #0]
 8009f2a:	885b      	ldrh	r3, [r3, #2]
 8009f2c:	b2db      	uxtb	r3, r3
 8009f2e:	461a      	mov	r2, r3
 8009f30:	693b      	ldr	r3, [r7, #16]
 8009f32:	605a      	str	r2, [r3, #4]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009f34:	e027      	b.n	8009f86 <USBD_MSC_Setup+0x1de>
            USBD_CtlError(pdev, req);
 8009f36:	6839      	ldr	r1, [r7, #0]
 8009f38:	6878      	ldr	r0, [r7, #4]
 8009f3a:	f7ff fd6c 	bl	8009a16 <USBD_CtlError>
            ret = USBD_FAIL;
 8009f3e:	2303      	movs	r3, #3
 8009f40:	75fb      	strb	r3, [r7, #23]
          break;
 8009f42:	e020      	b.n	8009f86 <USBD_MSC_Setup+0x1de>

        case USB_REQ_CLEAR_FEATURE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009f4a:	b2db      	uxtb	r3, r3
 8009f4c:	2b03      	cmp	r3, #3
 8009f4e:	d119      	bne.n	8009f84 <USBD_MSC_Setup+0x1dc>
          {
            if (req->wValue == USB_FEATURE_EP_HALT)
 8009f50:	683b      	ldr	r3, [r7, #0]
 8009f52:	885b      	ldrh	r3, [r3, #2]
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	d115      	bne.n	8009f84 <USBD_MSC_Setup+0x1dc>
            {
              /* Flush the FIFO */
              (void)USBD_LL_FlushEP(pdev, (uint8_t)req->wIndex);
 8009f58:	683b      	ldr	r3, [r7, #0]
 8009f5a:	889b      	ldrh	r3, [r3, #4]
 8009f5c:	b2db      	uxtb	r3, r3
 8009f5e:	4619      	mov	r1, r3
 8009f60:	6878      	ldr	r0, [r7, #4]
 8009f62:	f002 f9e7 	bl	800c334 <USBD_LL_FlushEP>

              /* Handle BOT error */
              MSC_BOT_CplClrFeature(pdev, (uint8_t)req->wIndex);
 8009f66:	683b      	ldr	r3, [r7, #0]
 8009f68:	889b      	ldrh	r3, [r3, #4]
 8009f6a:	b2db      	uxtb	r3, r3
 8009f6c:	4619      	mov	r1, r3
 8009f6e:	6878      	ldr	r0, [r7, #4]
 8009f70:	f000 fb2e 	bl	800a5d0 <MSC_BOT_CplClrFeature>
            }
          }
          break;
 8009f74:	e006      	b.n	8009f84 <USBD_MSC_Setup+0x1dc>

        default:
          USBD_CtlError(pdev, req);
 8009f76:	6839      	ldr	r1, [r7, #0]
 8009f78:	6878      	ldr	r0, [r7, #4]
 8009f7a:	f7ff fd4c 	bl	8009a16 <USBD_CtlError>
          ret = USBD_FAIL;
 8009f7e:	2303      	movs	r3, #3
 8009f80:	75fb      	strb	r3, [r7, #23]
          break;
 8009f82:	e000      	b.n	8009f86 <USBD_MSC_Setup+0x1de>
          break;
 8009f84:	bf00      	nop
      }
      break;
 8009f86:	e006      	b.n	8009f96 <USBD_MSC_Setup+0x1ee>

    default:
      USBD_CtlError(pdev, req);
 8009f88:	6839      	ldr	r1, [r7, #0]
 8009f8a:	6878      	ldr	r0, [r7, #4]
 8009f8c:	f7ff fd43 	bl	8009a16 <USBD_CtlError>
      ret = USBD_FAIL;
 8009f90:	2303      	movs	r3, #3
 8009f92:	75fb      	strb	r3, [r7, #23]
      break;
 8009f94:	bf00      	nop
  }

  return (uint8_t)ret;
 8009f96:	7dfb      	ldrb	r3, [r7, #23]
}
 8009f98:	4618      	mov	r0, r3
 8009f9a:	3718      	adds	r7, #24
 8009f9c:	46bd      	mov	sp, r7
 8009f9e:	bd80      	pop	{r7, pc}

08009fa0 <USBD_MSC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
uint8_t USBD_MSC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009fa0:	b580      	push	{r7, lr}
 8009fa2:	b082      	sub	sp, #8
 8009fa4:	af00      	add	r7, sp, #0
 8009fa6:	6078      	str	r0, [r7, #4]
 8009fa8:	460b      	mov	r3, r1
 8009faa:	70fb      	strb	r3, [r7, #3]
  MSC_BOT_DataIn(pdev, epnum);
 8009fac:	78fb      	ldrb	r3, [r7, #3]
 8009fae:	4619      	mov	r1, r3
 8009fb0:	6878      	ldr	r0, [r7, #4]
 8009fb2:	f000 f959 	bl	800a268 <MSC_BOT_DataIn>

  return (uint8_t)USBD_OK;
 8009fb6:	2300      	movs	r3, #0
}
 8009fb8:	4618      	mov	r0, r3
 8009fba:	3708      	adds	r7, #8
 8009fbc:	46bd      	mov	sp, r7
 8009fbe:	bd80      	pop	{r7, pc}

08009fc0 <USBD_MSC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
uint8_t USBD_MSC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009fc0:	b580      	push	{r7, lr}
 8009fc2:	b082      	sub	sp, #8
 8009fc4:	af00      	add	r7, sp, #0
 8009fc6:	6078      	str	r0, [r7, #4]
 8009fc8:	460b      	mov	r3, r1
 8009fca:	70fb      	strb	r3, [r7, #3]
  MSC_BOT_DataOut(pdev, epnum);
 8009fcc:	78fb      	ldrb	r3, [r7, #3]
 8009fce:	4619      	mov	r1, r3
 8009fd0:	6878      	ldr	r0, [r7, #4]
 8009fd2:	f000 f983 	bl	800a2dc <MSC_BOT_DataOut>

  return (uint8_t)USBD_OK;
 8009fd6:	2300      	movs	r3, #0
}
 8009fd8:	4618      	mov	r0, r3
 8009fda:	3708      	adds	r7, #8
 8009fdc:	46bd      	mov	sp, r7
 8009fde:	bd80      	pop	{r7, pc}

08009fe0 <USBD_MSC_GetHSCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetHSCfgDesc(uint16_t *length)
{
 8009fe0:	b580      	push	{r7, lr}
 8009fe2:	b084      	sub	sp, #16
 8009fe4:	af00      	add	r7, sp, #0
 8009fe6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 8009fe8:	2181      	movs	r1, #129	@ 0x81
 8009fea:	4812      	ldr	r0, [pc, #72]	@ (800a034 <USBD_MSC_GetHSCfgDesc+0x54>)
 8009fec:	f7fe feb2 	bl	8008d54 <USBD_GetEpDesc>
 8009ff0:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 8009ff2:	2101      	movs	r1, #1
 8009ff4:	480f      	ldr	r0, [pc, #60]	@ (800a034 <USBD_MSC_GetHSCfgDesc+0x54>)
 8009ff6:	f7fe fead 	bl	8008d54 <USBD_GetEpDesc>
 8009ffa:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 8009ffc:	68fb      	ldr	r3, [r7, #12]
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	d006      	beq.n	800a010 <USBD_MSC_GetHSCfgDesc+0x30>
  {
    pEpInDesc->wMaxPacketSize = MSC_MAX_HS_PACKET;
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	2200      	movs	r2, #0
 800a006:	711a      	strb	r2, [r3, #4]
 800a008:	2200      	movs	r2, #0
 800a00a:	f042 0202 	orr.w	r2, r2, #2
 800a00e:	715a      	strb	r2, [r3, #5]
  }

  if (pEpOutDesc != NULL)
 800a010:	68bb      	ldr	r3, [r7, #8]
 800a012:	2b00      	cmp	r3, #0
 800a014:	d006      	beq.n	800a024 <USBD_MSC_GetHSCfgDesc+0x44>
  {
    pEpOutDesc->wMaxPacketSize = MSC_MAX_HS_PACKET;
 800a016:	68bb      	ldr	r3, [r7, #8]
 800a018:	2200      	movs	r2, #0
 800a01a:	711a      	strb	r2, [r3, #4]
 800a01c:	2200      	movs	r2, #0
 800a01e:	f042 0202 	orr.w	r2, r2, #2
 800a022:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	2220      	movs	r2, #32
 800a028:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_CfgDesc;
 800a02a:	4b02      	ldr	r3, [pc, #8]	@ (800a034 <USBD_MSC_GetHSCfgDesc+0x54>)
}
 800a02c:	4618      	mov	r0, r3
 800a02e:	3710      	adds	r7, #16
 800a030:	46bd      	mov	sp, r7
 800a032:	bd80      	pop	{r7, pc}
 800a034:	24000048 	.word	0x24000048

0800a038 <USBD_MSC_GetFSCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetFSCfgDesc(uint16_t *length)
{
 800a038:	b580      	push	{r7, lr}
 800a03a:	b084      	sub	sp, #16
 800a03c:	af00      	add	r7, sp, #0
 800a03e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 800a040:	2181      	movs	r1, #129	@ 0x81
 800a042:	4812      	ldr	r0, [pc, #72]	@ (800a08c <USBD_MSC_GetFSCfgDesc+0x54>)
 800a044:	f7fe fe86 	bl	8008d54 <USBD_GetEpDesc>
 800a048:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 800a04a:	2101      	movs	r1, #1
 800a04c:	480f      	ldr	r0, [pc, #60]	@ (800a08c <USBD_MSC_GetFSCfgDesc+0x54>)
 800a04e:	f7fe fe81 	bl	8008d54 <USBD_GetEpDesc>
 800a052:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 800a054:	68fb      	ldr	r3, [r7, #12]
 800a056:	2b00      	cmp	r3, #0
 800a058:	d006      	beq.n	800a068 <USBD_MSC_GetFSCfgDesc+0x30>
  {
    pEpInDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	2200      	movs	r2, #0
 800a05e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a062:	711a      	strb	r2, [r3, #4]
 800a064:	2200      	movs	r2, #0
 800a066:	715a      	strb	r2, [r3, #5]
  }

  if (pEpOutDesc != NULL)
 800a068:	68bb      	ldr	r3, [r7, #8]
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	d006      	beq.n	800a07c <USBD_MSC_GetFSCfgDesc+0x44>
  {
    pEpOutDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 800a06e:	68bb      	ldr	r3, [r7, #8]
 800a070:	2200      	movs	r2, #0
 800a072:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a076:	711a      	strb	r2, [r3, #4]
 800a078:	2200      	movs	r2, #0
 800a07a:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	2220      	movs	r2, #32
 800a080:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_CfgDesc;
 800a082:	4b02      	ldr	r3, [pc, #8]	@ (800a08c <USBD_MSC_GetFSCfgDesc+0x54>)
}
 800a084:	4618      	mov	r0, r3
 800a086:	3710      	adds	r7, #16
 800a088:	46bd      	mov	sp, r7
 800a08a:	bd80      	pop	{r7, pc}
 800a08c:	24000048 	.word	0x24000048

0800a090 <USBD_MSC_GetOtherSpeedCfgDesc>:
  *         return other speed configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800a090:	b580      	push	{r7, lr}
 800a092:	b084      	sub	sp, #16
 800a094:	af00      	add	r7, sp, #0
 800a096:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 800a098:	2181      	movs	r1, #129	@ 0x81
 800a09a:	4812      	ldr	r0, [pc, #72]	@ (800a0e4 <USBD_MSC_GetOtherSpeedCfgDesc+0x54>)
 800a09c:	f7fe fe5a 	bl	8008d54 <USBD_GetEpDesc>
 800a0a0:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 800a0a2:	2101      	movs	r1, #1
 800a0a4:	480f      	ldr	r0, [pc, #60]	@ (800a0e4 <USBD_MSC_GetOtherSpeedCfgDesc+0x54>)
 800a0a6:	f7fe fe55 	bl	8008d54 <USBD_GetEpDesc>
 800a0aa:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d006      	beq.n	800a0c0 <USBD_MSC_GetOtherSpeedCfgDesc+0x30>
  {
    pEpInDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 800a0b2:	68fb      	ldr	r3, [r7, #12]
 800a0b4:	2200      	movs	r2, #0
 800a0b6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a0ba:	711a      	strb	r2, [r3, #4]
 800a0bc:	2200      	movs	r2, #0
 800a0be:	715a      	strb	r2, [r3, #5]
  }

  if (pEpOutDesc != NULL)
 800a0c0:	68bb      	ldr	r3, [r7, #8]
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d006      	beq.n	800a0d4 <USBD_MSC_GetOtherSpeedCfgDesc+0x44>
  {
    pEpOutDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 800a0c6:	68bb      	ldr	r3, [r7, #8]
 800a0c8:	2200      	movs	r2, #0
 800a0ca:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a0ce:	711a      	strb	r2, [r3, #4]
 800a0d0:	2200      	movs	r2, #0
 800a0d2:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	2220      	movs	r2, #32
 800a0d8:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_CfgDesc;
 800a0da:	4b02      	ldr	r3, [pc, #8]	@ (800a0e4 <USBD_MSC_GetOtherSpeedCfgDesc+0x54>)
}
 800a0dc:	4618      	mov	r0, r3
 800a0de:	3710      	adds	r7, #16
 800a0e0:	46bd      	mov	sp, r7
 800a0e2:	bd80      	pop	{r7, pc}
 800a0e4:	24000048 	.word	0x24000048

0800a0e8 <USBD_MSC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800a0e8:	b480      	push	{r7}
 800a0ea:	b083      	sub	sp, #12
 800a0ec:	af00      	add	r7, sp, #0
 800a0ee:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_MSC_DeviceQualifierDesc);
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	220a      	movs	r2, #10
 800a0f4:	801a      	strh	r2, [r3, #0]

  return USBD_MSC_DeviceQualifierDesc;
 800a0f6:	4b03      	ldr	r3, [pc, #12]	@ (800a104 <USBD_MSC_GetDeviceQualifierDescriptor+0x1c>)
}
 800a0f8:	4618      	mov	r0, r3
 800a0fa:	370c      	adds	r7, #12
 800a0fc:	46bd      	mov	sp, r7
 800a0fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a102:	4770      	bx	lr
 800a104:	24000068 	.word	0x24000068

0800a108 <USBD_MSC_RegisterStorage>:
  * @brief  USBD_MSC_RegisterStorage
  * @param  fops: storage callback
  * @retval status
  */
uint8_t USBD_MSC_RegisterStorage(USBD_HandleTypeDef *pdev, USBD_StorageTypeDef *fops)
{
 800a108:	b480      	push	{r7}
 800a10a:	b083      	sub	sp, #12
 800a10c:	af00      	add	r7, sp, #0
 800a10e:	6078      	str	r0, [r7, #4]
 800a110:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800a112:	683b      	ldr	r3, [r7, #0]
 800a114:	2b00      	cmp	r3, #0
 800a116:	d101      	bne.n	800a11c <USBD_MSC_RegisterStorage+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800a118:	2303      	movs	r3, #3
 800a11a:	e009      	b.n	800a130 <USBD_MSC_RegisterStorage+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a122:	687a      	ldr	r2, [r7, #4]
 800a124:	33b0      	adds	r3, #176	@ 0xb0
 800a126:	009b      	lsls	r3, r3, #2
 800a128:	4413      	add	r3, r2
 800a12a:	683a      	ldr	r2, [r7, #0]
 800a12c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800a12e:	2300      	movs	r3, #0
}
 800a130:	4618      	mov	r0, r3
 800a132:	370c      	adds	r7, #12
 800a134:	46bd      	mov	sp, r7
 800a136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a13a:	4770      	bx	lr

0800a13c <MSC_BOT_Init>:
  *         Initialize the BOT Process
  * @param  pdev: device instance
  * @retval None
  */
void MSC_BOT_Init(USBD_HandleTypeDef *pdev)
{
 800a13c:	b580      	push	{r7, lr}
 800a13e:	b084      	sub	sp, #16
 800a140:	af00      	add	r7, sp, #0
 800a142:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	32b0      	adds	r2, #176	@ 0xb0
 800a14e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a152:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800a154:	68fb      	ldr	r3, [r7, #12]
 800a156:	2b00      	cmp	r3, #0
 800a158:	d032      	beq.n	800a1c0 <MSC_BOT_Init+0x84>
  {
    return;
  }

  hmsc->bot_state = USBD_BOT_IDLE;
 800a15a:	68fb      	ldr	r3, [r7, #12]
 800a15c:	2200      	movs	r2, #0
 800a15e:	721a      	strb	r2, [r3, #8]
  hmsc->bot_status = USBD_BOT_STATUS_NORMAL;
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	2200      	movs	r2, #0
 800a164:	725a      	strb	r2, [r3, #9]

  hmsc->scsi_sense_tail = 0U;
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	2200      	movs	r2, #0
 800a16a:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
  hmsc->scsi_sense_head = 0U;
 800a16e:	68fb      	ldr	r3, [r7, #12]
 800a170:	2200      	movs	r2, #0
 800a172:	f883 2260 	strb.w	r2, [r3, #608]	@ 0x260
  hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 800a176:	68fb      	ldr	r3, [r7, #12]
 800a178:	2200      	movs	r2, #0
 800a17a:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262

  ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Init(0U);
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a184:	687a      	ldr	r2, [r7, #4]
 800a186:	33b0      	adds	r3, #176	@ 0xb0
 800a188:	009b      	lsls	r3, r3, #2
 800a18a:	4413      	add	r3, r2
 800a18c:	685b      	ldr	r3, [r3, #4]
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	2000      	movs	r0, #0
 800a192:	4798      	blx	r3

  (void)USBD_LL_FlushEP(pdev, MSCOutEpAdd);
 800a194:	4b0c      	ldr	r3, [pc, #48]	@ (800a1c8 <MSC_BOT_Init+0x8c>)
 800a196:	781b      	ldrb	r3, [r3, #0]
 800a198:	4619      	mov	r1, r3
 800a19a:	6878      	ldr	r0, [r7, #4]
 800a19c:	f002 f8ca 	bl	800c334 <USBD_LL_FlushEP>
  (void)USBD_LL_FlushEP(pdev, MSCInEpAdd);
 800a1a0:	4b0a      	ldr	r3, [pc, #40]	@ (800a1cc <MSC_BOT_Init+0x90>)
 800a1a2:	781b      	ldrb	r3, [r3, #0]
 800a1a4:	4619      	mov	r1, r3
 800a1a6:	6878      	ldr	r0, [r7, #4]
 800a1a8:	f002 f8c4 	bl	800c334 <USBD_LL_FlushEP>

  /* Prepare EP to Receive First BOT Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 800a1ac:	4b06      	ldr	r3, [pc, #24]	@ (800a1c8 <MSC_BOT_Init+0x8c>)
 800a1ae:	7819      	ldrb	r1, [r3, #0]
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	f503 7204 	add.w	r2, r3, #528	@ 0x210
 800a1b6:	231f      	movs	r3, #31
 800a1b8:	6878      	ldr	r0, [r7, #4]
 800a1ba:	f002 f984 	bl	800c4c6 <USBD_LL_PrepareReceive>
 800a1be:	e000      	b.n	800a1c2 <MSC_BOT_Init+0x86>
    return;
 800a1c0:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 800a1c2:	3710      	adds	r7, #16
 800a1c4:	46bd      	mov	sp, r7
 800a1c6:	bd80      	pop	{r7, pc}
 800a1c8:	24000073 	.word	0x24000073
 800a1cc:	24000072 	.word	0x24000072

0800a1d0 <MSC_BOT_Reset>:
  *         Reset the BOT Machine
  * @param  pdev: device instance
  * @retval  None
  */
void MSC_BOT_Reset(USBD_HandleTypeDef *pdev)
{
 800a1d0:	b580      	push	{r7, lr}
 800a1d2:	b084      	sub	sp, #16
 800a1d4:	af00      	add	r7, sp, #0
 800a1d6:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	32b0      	adds	r2, #176	@ 0xb0
 800a1e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a1e6:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	d01b      	beq.n	800a226 <MSC_BOT_Reset+0x56>
  {
    return;
  }

  hmsc->bot_state  = USBD_BOT_IDLE;
 800a1ee:	68fb      	ldr	r3, [r7, #12]
 800a1f0:	2200      	movs	r2, #0
 800a1f2:	721a      	strb	r2, [r3, #8]
  hmsc->bot_status = USBD_BOT_STATUS_RECOVERY;
 800a1f4:	68fb      	ldr	r3, [r7, #12]
 800a1f6:	2201      	movs	r2, #1
 800a1f8:	725a      	strb	r2, [r3, #9]

  (void)USBD_LL_ClearStallEP(pdev, MSCInEpAdd);
 800a1fa:	4b0d      	ldr	r3, [pc, #52]	@ (800a230 <MSC_BOT_Reset+0x60>)
 800a1fc:	781b      	ldrb	r3, [r3, #0]
 800a1fe:	4619      	mov	r1, r3
 800a200:	6878      	ldr	r0, [r7, #4]
 800a202:	f002 f8d5 	bl	800c3b0 <USBD_LL_ClearStallEP>
  (void)USBD_LL_ClearStallEP(pdev, MSCOutEpAdd);
 800a206:	4b0b      	ldr	r3, [pc, #44]	@ (800a234 <MSC_BOT_Reset+0x64>)
 800a208:	781b      	ldrb	r3, [r3, #0]
 800a20a:	4619      	mov	r1, r3
 800a20c:	6878      	ldr	r0, [r7, #4]
 800a20e:	f002 f8cf 	bl	800c3b0 <USBD_LL_ClearStallEP>

  /* Prepare EP to Receive First BOT Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 800a212:	4b08      	ldr	r3, [pc, #32]	@ (800a234 <MSC_BOT_Reset+0x64>)
 800a214:	7819      	ldrb	r1, [r3, #0]
 800a216:	68fb      	ldr	r3, [r7, #12]
 800a218:	f503 7204 	add.w	r2, r3, #528	@ 0x210
 800a21c:	231f      	movs	r3, #31
 800a21e:	6878      	ldr	r0, [r7, #4]
 800a220:	f002 f951 	bl	800c4c6 <USBD_LL_PrepareReceive>
 800a224:	e000      	b.n	800a228 <MSC_BOT_Reset+0x58>
    return;
 800a226:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 800a228:	3710      	adds	r7, #16
 800a22a:	46bd      	mov	sp, r7
 800a22c:	bd80      	pop	{r7, pc}
 800a22e:	bf00      	nop
 800a230:	24000072 	.word	0x24000072
 800a234:	24000073 	.word	0x24000073

0800a238 <MSC_BOT_DeInit>:
  *         DeInitialize the BOT Machine
  * @param  pdev: device instance
  * @retval None
  */
void MSC_BOT_DeInit(USBD_HandleTypeDef  *pdev)
{
 800a238:	b480      	push	{r7}
 800a23a:	b085      	sub	sp, #20
 800a23c:	af00      	add	r7, sp, #0
 800a23e:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	32b0      	adds	r2, #176	@ 0xb0
 800a24a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a24e:	60fb      	str	r3, [r7, #12]

  if (hmsc != NULL)
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	2b00      	cmp	r3, #0
 800a254:	d002      	beq.n	800a25c <MSC_BOT_DeInit+0x24>
  {
    hmsc->bot_state = USBD_BOT_IDLE;
 800a256:	68fb      	ldr	r3, [r7, #12]
 800a258:	2200      	movs	r2, #0
 800a25a:	721a      	strb	r2, [r3, #8]
  }
}
 800a25c:	bf00      	nop
 800a25e:	3714      	adds	r7, #20
 800a260:	46bd      	mov	sp, r7
 800a262:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a266:	4770      	bx	lr

0800a268 <MSC_BOT_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval None
  */
void MSC_BOT_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a268:	b580      	push	{r7, lr}
 800a26a:	b084      	sub	sp, #16
 800a26c:	af00      	add	r7, sp, #0
 800a26e:	6078      	str	r0, [r7, #4]
 800a270:	460b      	mov	r3, r1
 800a272:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	32b0      	adds	r2, #176	@ 0xb0
 800a27e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a282:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	2b00      	cmp	r3, #0
 800a288:	d020      	beq.n	800a2cc <MSC_BOT_DataIn+0x64>
  {
    return;
  }

  switch (hmsc->bot_state)
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	7a1b      	ldrb	r3, [r3, #8]
 800a28e:	2b02      	cmp	r3, #2
 800a290:	d005      	beq.n	800a29e <MSC_BOT_DataIn+0x36>
 800a292:	2b02      	cmp	r3, #2
 800a294:	db1c      	blt.n	800a2d0 <MSC_BOT_DataIn+0x68>
 800a296:	3b03      	subs	r3, #3
 800a298:	2b01      	cmp	r3, #1
 800a29a:	d819      	bhi.n	800a2d0 <MSC_BOT_DataIn+0x68>
 800a29c:	e011      	b.n	800a2c2 <MSC_BOT_DataIn+0x5a>
  {
    case USBD_BOT_DATA_IN:
      if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800a2a4:	68fb      	ldr	r3, [r7, #12]
 800a2a6:	f203 231f 	addw	r3, r3, #543	@ 0x21f
 800a2aa:	461a      	mov	r2, r3
 800a2ac:	6878      	ldr	r0, [r7, #4]
 800a2ae:	f000 f9c9 	bl	800a644 <SCSI_ProcessCmd>
 800a2b2:	4603      	mov	r3, r0
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	da0d      	bge.n	800a2d4 <MSC_BOT_DataIn+0x6c>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 800a2b8:	2101      	movs	r1, #1
 800a2ba:	6878      	ldr	r0, [r7, #4]
 800a2bc:	f000 f90c 	bl	800a4d8 <MSC_BOT_SendCSW>
      }
      break;
 800a2c0:	e008      	b.n	800a2d4 <MSC_BOT_DataIn+0x6c>

    case USBD_BOT_SEND_DATA:
    case USBD_BOT_LAST_DATA_IN:
      MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 800a2c2:	2100      	movs	r1, #0
 800a2c4:	6878      	ldr	r0, [r7, #4]
 800a2c6:	f000 f907 	bl	800a4d8 <MSC_BOT_SendCSW>
      break;
 800a2ca:	e004      	b.n	800a2d6 <MSC_BOT_DataIn+0x6e>
    return;
 800a2cc:	bf00      	nop
 800a2ce:	e002      	b.n	800a2d6 <MSC_BOT_DataIn+0x6e>

    default:
      break;
 800a2d0:	bf00      	nop
 800a2d2:	e000      	b.n	800a2d6 <MSC_BOT_DataIn+0x6e>
      break;
 800a2d4:	bf00      	nop
  }
}
 800a2d6:	3710      	adds	r7, #16
 800a2d8:	46bd      	mov	sp, r7
 800a2da:	bd80      	pop	{r7, pc}

0800a2dc <MSC_BOT_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval None
  */
void MSC_BOT_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a2dc:	b580      	push	{r7, lr}
 800a2de:	b084      	sub	sp, #16
 800a2e0:	af00      	add	r7, sp, #0
 800a2e2:	6078      	str	r0, [r7, #4]
 800a2e4:	460b      	mov	r3, r1
 800a2e6:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	32b0      	adds	r2, #176	@ 0xb0
 800a2f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a2f6:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 800a2f8:	68fb      	ldr	r3, [r7, #12]
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	d01c      	beq.n	800a338 <MSC_BOT_DataOut+0x5c>
  {
    return;
  }

  switch (hmsc->bot_state)
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	7a1b      	ldrb	r3, [r3, #8]
 800a302:	2b00      	cmp	r3, #0
 800a304:	d002      	beq.n	800a30c <MSC_BOT_DataOut+0x30>
 800a306:	2b01      	cmp	r3, #1
 800a308:	d004      	beq.n	800a314 <MSC_BOT_DataOut+0x38>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
      }
      break;

    default:
      break;
 800a30a:	e018      	b.n	800a33e <MSC_BOT_DataOut+0x62>
      MSC_BOT_CBW_Decode(pdev);
 800a30c:	6878      	ldr	r0, [r7, #4]
 800a30e:	f000 f819 	bl	800a344 <MSC_BOT_CBW_Decode>
      break;
 800a312:	e014      	b.n	800a33e <MSC_BOT_DataOut+0x62>
      if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 800a314:	68fb      	ldr	r3, [r7, #12]
 800a316:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800a31a:	68fb      	ldr	r3, [r7, #12]
 800a31c:	f203 231f 	addw	r3, r3, #543	@ 0x21f
 800a320:	461a      	mov	r2, r3
 800a322:	6878      	ldr	r0, [r7, #4]
 800a324:	f000 f98e 	bl	800a644 <SCSI_ProcessCmd>
 800a328:	4603      	mov	r3, r0
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	da06      	bge.n	800a33c <MSC_BOT_DataOut+0x60>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 800a32e:	2101      	movs	r1, #1
 800a330:	6878      	ldr	r0, [r7, #4]
 800a332:	f000 f8d1 	bl	800a4d8 <MSC_BOT_SendCSW>
      break;
 800a336:	e001      	b.n	800a33c <MSC_BOT_DataOut+0x60>
    return;
 800a338:	bf00      	nop
 800a33a:	e000      	b.n	800a33e <MSC_BOT_DataOut+0x62>
      break;
 800a33c:	bf00      	nop
  }
}
 800a33e:	3710      	adds	r7, #16
 800a340:	46bd      	mov	sp, r7
 800a342:	bd80      	pop	{r7, pc}

0800a344 <MSC_BOT_CBW_Decode>:
  *         Decode the CBW command and set the BOT state machine accordingly
  * @param  pdev: device instance
  * @retval None
  */
static void  MSC_BOT_CBW_Decode(USBD_HandleTypeDef *pdev)
{
 800a344:	b580      	push	{r7, lr}
 800a346:	b084      	sub	sp, #16
 800a348:	af00      	add	r7, sp, #0
 800a34a:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	32b0      	adds	r2, #176	@ 0xb0
 800a356:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a35a:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800a35c:	68fb      	ldr	r3, [r7, #12]
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d079      	beq.n	800a456 <MSC_BOT_CBW_Decode+0x112>
  {
    return;
  }

  hmsc->csw.dTag = hmsc->cbw.dTag;
 800a362:	68fb      	ldr	r3, [r7, #12]
 800a364:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800a368:	68fb      	ldr	r3, [r7, #12]
 800a36a:	f8c3 2234 	str.w	r2, [r3, #564]	@ 0x234
  hmsc->csw.dDataResidue = hmsc->cbw.dDataLength;
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 800a374:	68fb      	ldr	r3, [r7, #12]
 800a376:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238

  if ((USBD_LL_GetRxDataSize(pdev, MSCOutEpAdd) != USBD_BOT_CBW_LENGTH) ||
 800a37a:	4b3a      	ldr	r3, [pc, #232]	@ (800a464 <MSC_BOT_CBW_Decode+0x120>)
 800a37c:	781b      	ldrb	r3, [r3, #0]
 800a37e:	4619      	mov	r1, r3
 800a380:	6878      	ldr	r0, [r7, #4]
 800a382:	f002 f8c1 	bl	800c508 <USBD_LL_GetRxDataSize>
 800a386:	4603      	mov	r3, r0
 800a388:	2b1f      	cmp	r3, #31
 800a38a:	d114      	bne.n	800a3b6 <MSC_BOT_CBW_Decode+0x72>
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 800a38c:	68fb      	ldr	r3, [r7, #12]
 800a38e:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
  if ((USBD_LL_GetRxDataSize(pdev, MSCOutEpAdd) != USBD_BOT_CBW_LENGTH) ||
 800a392:	4a35      	ldr	r2, [pc, #212]	@ (800a468 <MSC_BOT_CBW_Decode+0x124>)
 800a394:	4293      	cmp	r3, r2
 800a396:	d10e      	bne.n	800a3b6 <MSC_BOT_CBW_Decode+0x72>
      (hmsc->cbw.bLUN > 1U) || (hmsc->cbw.bCBLength < 1U) ||
 800a398:	68fb      	ldr	r3, [r7, #12]
 800a39a:	f893 321d 	ldrb.w	r3, [r3, #541]	@ 0x21d
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 800a39e:	2b01      	cmp	r3, #1
 800a3a0:	d809      	bhi.n	800a3b6 <MSC_BOT_CBW_Decode+0x72>
      (hmsc->cbw.bLUN > 1U) || (hmsc->cbw.bCBLength < 1U) ||
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	f893 321e 	ldrb.w	r3, [r3, #542]	@ 0x21e
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d004      	beq.n	800a3b6 <MSC_BOT_CBW_Decode+0x72>
      (hmsc->cbw.bCBLength > 16U))
 800a3ac:	68fb      	ldr	r3, [r7, #12]
 800a3ae:	f893 321e 	ldrb.w	r3, [r3, #542]	@ 0x21e
      (hmsc->cbw.bLUN > 1U) || (hmsc->cbw.bCBLength < 1U) ||
 800a3b2:	2b10      	cmp	r3, #16
 800a3b4:	d90e      	bls.n	800a3d4 <MSC_BOT_CBW_Decode+0x90>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800a3b6:	68fb      	ldr	r3, [r7, #12]
 800a3b8:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800a3bc:	2320      	movs	r3, #32
 800a3be:	2205      	movs	r2, #5
 800a3c0:	6878      	ldr	r0, [r7, #4]
 800a3c2:	f000 fe54 	bl	800b06e <SCSI_SenseCode>

    hmsc->bot_status = USBD_BOT_STATUS_ERROR;
 800a3c6:	68fb      	ldr	r3, [r7, #12]
 800a3c8:	2202      	movs	r2, #2
 800a3ca:	725a      	strb	r2, [r3, #9]
    MSC_BOT_Abort(pdev);
 800a3cc:	6878      	ldr	r0, [r7, #4]
 800a3ce:	f000 f8bd 	bl	800a54c <MSC_BOT_Abort>
 800a3d2:	e043      	b.n	800a45c <MSC_BOT_CBW_Decode+0x118>
  }
  else
  {
    if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800a3da:	68fb      	ldr	r3, [r7, #12]
 800a3dc:	f203 231f 	addw	r3, r3, #543	@ 0x21f
 800a3e0:	461a      	mov	r2, r3
 800a3e2:	6878      	ldr	r0, [r7, #4]
 800a3e4:	f000 f92e 	bl	800a644 <SCSI_ProcessCmd>
 800a3e8:	4603      	mov	r3, r0
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	da0c      	bge.n	800a408 <MSC_BOT_CBW_Decode+0xc4>
    {
      if (hmsc->bot_state == USBD_BOT_NO_DATA)
 800a3ee:	68fb      	ldr	r3, [r7, #12]
 800a3f0:	7a1b      	ldrb	r3, [r3, #8]
 800a3f2:	2b05      	cmp	r3, #5
 800a3f4:	d104      	bne.n	800a400 <MSC_BOT_CBW_Decode+0xbc>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 800a3f6:	2101      	movs	r1, #1
 800a3f8:	6878      	ldr	r0, [r7, #4]
 800a3fa:	f000 f86d 	bl	800a4d8 <MSC_BOT_SendCSW>
 800a3fe:	e02d      	b.n	800a45c <MSC_BOT_CBW_Decode+0x118>
      }
      else
      {
        MSC_BOT_Abort(pdev);
 800a400:	6878      	ldr	r0, [r7, #4]
 800a402:	f000 f8a3 	bl	800a54c <MSC_BOT_Abort>
 800a406:	e029      	b.n	800a45c <MSC_BOT_CBW_Decode+0x118>
      }
    }
    /* Burst xfer handled internally */
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 800a408:	68fb      	ldr	r3, [r7, #12]
 800a40a:	7a1b      	ldrb	r3, [r3, #8]
 800a40c:	2b02      	cmp	r3, #2
 800a40e:	d024      	beq.n	800a45a <MSC_BOT_CBW_Decode+0x116>
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	7a1b      	ldrb	r3, [r3, #8]
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 800a414:	2b01      	cmp	r3, #1
 800a416:	d020      	beq.n	800a45a <MSC_BOT_CBW_Decode+0x116>
             (hmsc->bot_state != USBD_BOT_LAST_DATA_IN))
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	7a1b      	ldrb	r3, [r3, #8]
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 800a41c:	2b03      	cmp	r3, #3
 800a41e:	d01c      	beq.n	800a45a <MSC_BOT_CBW_Decode+0x116>
    {
      if (hmsc->bot_data_length > 0U)
 800a420:	68fb      	ldr	r3, [r7, #12]
 800a422:	68db      	ldr	r3, [r3, #12]
 800a424:	2b00      	cmp	r3, #0
 800a426:	d009      	beq.n	800a43c <MSC_BOT_CBW_Decode+0xf8>
      {
        MSC_BOT_SendData(pdev, hmsc->bot_data, hmsc->bot_data_length);
 800a428:	68fb      	ldr	r3, [r7, #12]
 800a42a:	f103 0110 	add.w	r1, r3, #16
 800a42e:	68fb      	ldr	r3, [r7, #12]
 800a430:	68db      	ldr	r3, [r3, #12]
 800a432:	461a      	mov	r2, r3
 800a434:	6878      	ldr	r0, [r7, #4]
 800a436:	f000 f819 	bl	800a46c <MSC_BOT_SendData>
      if (hmsc->bot_data_length > 0U)
 800a43a:	e00f      	b.n	800a45c <MSC_BOT_CBW_Decode+0x118>
      }
      else if (hmsc->bot_data_length == 0U)
 800a43c:	68fb      	ldr	r3, [r7, #12]
 800a43e:	68db      	ldr	r3, [r3, #12]
 800a440:	2b00      	cmp	r3, #0
 800a442:	d104      	bne.n	800a44e <MSC_BOT_CBW_Decode+0x10a>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 800a444:	2100      	movs	r1, #0
 800a446:	6878      	ldr	r0, [r7, #4]
 800a448:	f000 f846 	bl	800a4d8 <MSC_BOT_SendCSW>
      if (hmsc->bot_data_length > 0U)
 800a44c:	e006      	b.n	800a45c <MSC_BOT_CBW_Decode+0x118>
      }
      else
      {
        MSC_BOT_Abort(pdev);
 800a44e:	6878      	ldr	r0, [r7, #4]
 800a450:	f000 f87c 	bl	800a54c <MSC_BOT_Abort>
      if (hmsc->bot_data_length > 0U)
 800a454:	e002      	b.n	800a45c <MSC_BOT_CBW_Decode+0x118>
    return;
 800a456:	bf00      	nop
 800a458:	e000      	b.n	800a45c <MSC_BOT_CBW_Decode+0x118>
      }
    }
    else
    {
      return;
 800a45a:	bf00      	nop
    }
  }
}
 800a45c:	3710      	adds	r7, #16
 800a45e:	46bd      	mov	sp, r7
 800a460:	bd80      	pop	{r7, pc}
 800a462:	bf00      	nop
 800a464:	24000073 	.word	0x24000073
 800a468:	43425355 	.word	0x43425355

0800a46c <MSC_BOT_SendData>:
  * @param  buf: pointer to data buffer
  * @param  len: Data Length
  * @retval None
  */
static void  MSC_BOT_SendData(USBD_HandleTypeDef *pdev, uint8_t *pbuf, uint32_t len)
{
 800a46c:	b580      	push	{r7, lr}
 800a46e:	b086      	sub	sp, #24
 800a470:	af00      	add	r7, sp, #0
 800a472:	60f8      	str	r0, [r7, #12]
 800a474:	60b9      	str	r1, [r7, #8]
 800a476:	607a      	str	r2, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a478:	68fb      	ldr	r3, [r7, #12]
 800a47a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	32b0      	adds	r2, #176	@ 0xb0
 800a482:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a486:	617b      	str	r3, [r7, #20]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800a488:	697b      	ldr	r3, [r7, #20]
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	d01e      	beq.n	800a4cc <MSC_BOT_SendData+0x60>
  {
    return;
  }

  length = MIN(hmsc->cbw.dDataLength, len);
 800a48e:	697b      	ldr	r3, [r7, #20]
 800a490:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800a494:	687a      	ldr	r2, [r7, #4]
 800a496:	4293      	cmp	r3, r2
 800a498:	bf28      	it	cs
 800a49a:	4613      	movcs	r3, r2
 800a49c:	613b      	str	r3, [r7, #16]

  hmsc->csw.dDataResidue -= len;
 800a49e:	697b      	ldr	r3, [r7, #20]
 800a4a0:	f8d3 2238 	ldr.w	r2, [r3, #568]	@ 0x238
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	1ad2      	subs	r2, r2, r3
 800a4a8:	697b      	ldr	r3, [r7, #20]
 800a4aa:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238
  hmsc->csw.bStatus = USBD_CSW_CMD_PASSED;
 800a4ae:	697b      	ldr	r3, [r7, #20]
 800a4b0:	2200      	movs	r2, #0
 800a4b2:	f883 223c 	strb.w	r2, [r3, #572]	@ 0x23c
  hmsc->bot_state = USBD_BOT_SEND_DATA;
 800a4b6:	697b      	ldr	r3, [r7, #20]
 800a4b8:	2204      	movs	r2, #4
 800a4ba:	721a      	strb	r2, [r3, #8]

  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, pbuf, length);
 800a4bc:	4b05      	ldr	r3, [pc, #20]	@ (800a4d4 <MSC_BOT_SendData+0x68>)
 800a4be:	7819      	ldrb	r1, [r3, #0]
 800a4c0:	693b      	ldr	r3, [r7, #16]
 800a4c2:	68ba      	ldr	r2, [r7, #8]
 800a4c4:	68f8      	ldr	r0, [r7, #12]
 800a4c6:	f001 ffdd 	bl	800c484 <USBD_LL_Transmit>
 800a4ca:	e000      	b.n	800a4ce <MSC_BOT_SendData+0x62>
    return;
 800a4cc:	bf00      	nop
}
 800a4ce:	3718      	adds	r7, #24
 800a4d0:	46bd      	mov	sp, r7
 800a4d2:	bd80      	pop	{r7, pc}
 800a4d4:	24000072 	.word	0x24000072

0800a4d8 <MSC_BOT_SendCSW>:
  * @param  pdev: device instance
  * @param  status : CSW status
  * @retval None
  */
void  MSC_BOT_SendCSW(USBD_HandleTypeDef *pdev, uint8_t CSW_Status)
{
 800a4d8:	b580      	push	{r7, lr}
 800a4da:	b084      	sub	sp, #16
 800a4dc:	af00      	add	r7, sp, #0
 800a4de:	6078      	str	r0, [r7, #4]
 800a4e0:	460b      	mov	r3, r1
 800a4e2:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	32b0      	adds	r2, #176	@ 0xb0
 800a4ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a4f2:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800a4f4:	68fb      	ldr	r3, [r7, #12]
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d01d      	beq.n	800a536 <MSC_BOT_SendCSW+0x5e>
  {
    return;
  }

  hmsc->csw.dSignature = USBD_BOT_CSW_SIGNATURE;
 800a4fa:	68fb      	ldr	r3, [r7, #12]
 800a4fc:	4a10      	ldr	r2, [pc, #64]	@ (800a540 <MSC_BOT_SendCSW+0x68>)
 800a4fe:	f8c3 2230 	str.w	r2, [r3, #560]	@ 0x230
  hmsc->csw.bStatus = CSW_Status;
 800a502:	68fb      	ldr	r3, [r7, #12]
 800a504:	78fa      	ldrb	r2, [r7, #3]
 800a506:	f883 223c 	strb.w	r2, [r3, #572]	@ 0x23c
  hmsc->bot_state = USBD_BOT_IDLE;
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	2200      	movs	r2, #0
 800a50e:	721a      	strb	r2, [r3, #8]

  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, (uint8_t *)&hmsc->csw,
 800a510:	4b0c      	ldr	r3, [pc, #48]	@ (800a544 <MSC_BOT_SendCSW+0x6c>)
 800a512:	7819      	ldrb	r1, [r3, #0]
 800a514:	68fb      	ldr	r3, [r7, #12]
 800a516:	f503 720c 	add.w	r2, r3, #560	@ 0x230
 800a51a:	230d      	movs	r3, #13
 800a51c:	6878      	ldr	r0, [r7, #4]
 800a51e:	f001 ffb1 	bl	800c484 <USBD_LL_Transmit>
                         USBD_BOT_CSW_LENGTH);

  /* Prepare EP to Receive next Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 800a522:	4b09      	ldr	r3, [pc, #36]	@ (800a548 <MSC_BOT_SendCSW+0x70>)
 800a524:	7819      	ldrb	r1, [r3, #0]
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	f503 7204 	add.w	r2, r3, #528	@ 0x210
 800a52c:	231f      	movs	r3, #31
 800a52e:	6878      	ldr	r0, [r7, #4]
 800a530:	f001 ffc9 	bl	800c4c6 <USBD_LL_PrepareReceive>
 800a534:	e000      	b.n	800a538 <MSC_BOT_SendCSW+0x60>
    return;
 800a536:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 800a538:	3710      	adds	r7, #16
 800a53a:	46bd      	mov	sp, r7
 800a53c:	bd80      	pop	{r7, pc}
 800a53e:	bf00      	nop
 800a540:	53425355 	.word	0x53425355
 800a544:	24000072 	.word	0x24000072
 800a548:	24000073 	.word	0x24000073

0800a54c <MSC_BOT_Abort>:
  * @param  pdev: device instance
  * @retval status
  */

static void  MSC_BOT_Abort(USBD_HandleTypeDef *pdev)
{
 800a54c:	b580      	push	{r7, lr}
 800a54e:	b084      	sub	sp, #16
 800a550:	af00      	add	r7, sp, #0
 800a552:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	32b0      	adds	r2, #176	@ 0xb0
 800a55e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a562:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800a564:	68fb      	ldr	r3, [r7, #12]
 800a566:	2b00      	cmp	r3, #0
 800a568:	d02a      	beq.n	800a5c0 <MSC_BOT_Abort+0x74>
  {
    return;
  }

  if ((hmsc->cbw.bmFlags == 0U) &&
 800a56a:	68fb      	ldr	r3, [r7, #12]
 800a56c:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 800a570:	2b00      	cmp	r3, #0
 800a572:	d10e      	bne.n	800a592 <MSC_BOT_Abort+0x46>
      (hmsc->cbw.dDataLength != 0U) &&
 800a574:	68fb      	ldr	r3, [r7, #12]
 800a576:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
  if ((hmsc->cbw.bmFlags == 0U) &&
 800a57a:	2b00      	cmp	r3, #0
 800a57c:	d009      	beq.n	800a592 <MSC_BOT_Abort+0x46>
      (hmsc->bot_status == USBD_BOT_STATUS_NORMAL))
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	7a5b      	ldrb	r3, [r3, #9]
      (hmsc->cbw.dDataLength != 0U) &&
 800a582:	2b00      	cmp	r3, #0
 800a584:	d105      	bne.n	800a592 <MSC_BOT_Abort+0x46>
  {
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 800a586:	4b10      	ldr	r3, [pc, #64]	@ (800a5c8 <MSC_BOT_Abort+0x7c>)
 800a588:	781b      	ldrb	r3, [r3, #0]
 800a58a:	4619      	mov	r1, r3
 800a58c:	6878      	ldr	r0, [r7, #4]
 800a58e:	f001 fef0 	bl	800c372 <USBD_LL_StallEP>
  }

  (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 800a592:	4b0e      	ldr	r3, [pc, #56]	@ (800a5cc <MSC_BOT_Abort+0x80>)
 800a594:	781b      	ldrb	r3, [r3, #0]
 800a596:	4619      	mov	r1, r3
 800a598:	6878      	ldr	r0, [r7, #4]
 800a59a:	f001 feea 	bl	800c372 <USBD_LL_StallEP>

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR)
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	7a5b      	ldrb	r3, [r3, #9]
 800a5a2:	2b02      	cmp	r3, #2
 800a5a4:	d10d      	bne.n	800a5c2 <MSC_BOT_Abort+0x76>
  {
    (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 800a5a6:	4b09      	ldr	r3, [pc, #36]	@ (800a5cc <MSC_BOT_Abort+0x80>)
 800a5a8:	781b      	ldrb	r3, [r3, #0]
 800a5aa:	4619      	mov	r1, r3
 800a5ac:	6878      	ldr	r0, [r7, #4]
 800a5ae:	f001 fee0 	bl	800c372 <USBD_LL_StallEP>
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 800a5b2:	4b05      	ldr	r3, [pc, #20]	@ (800a5c8 <MSC_BOT_Abort+0x7c>)
 800a5b4:	781b      	ldrb	r3, [r3, #0]
 800a5b6:	4619      	mov	r1, r3
 800a5b8:	6878      	ldr	r0, [r7, #4]
 800a5ba:	f001 feda 	bl	800c372 <USBD_LL_StallEP>
 800a5be:	e000      	b.n	800a5c2 <MSC_BOT_Abort+0x76>
    return;
 800a5c0:	bf00      	nop
  }
}
 800a5c2:	3710      	adds	r7, #16
 800a5c4:	46bd      	mov	sp, r7
 800a5c6:	bd80      	pop	{r7, pc}
 800a5c8:	24000073 	.word	0x24000073
 800a5cc:	24000072 	.word	0x24000072

0800a5d0 <MSC_BOT_CplClrFeature>:
  * @param  epnum: endpoint index
  * @retval None
  */

void  MSC_BOT_CplClrFeature(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a5d0:	b580      	push	{r7, lr}
 800a5d2:	b084      	sub	sp, #16
 800a5d4:	af00      	add	r7, sp, #0
 800a5d6:	6078      	str	r0, [r7, #4]
 800a5d8:	460b      	mov	r3, r1
 800a5da:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	32b0      	adds	r2, #176	@ 0xb0
 800a5e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a5ea:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800a5ec:	68fb      	ldr	r3, [r7, #12]
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	d01d      	beq.n	800a62e <MSC_BOT_CplClrFeature+0x5e>
  {
    return;
  }

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR) /* Bad CBW Signature */
 800a5f2:	68fb      	ldr	r3, [r7, #12]
 800a5f4:	7a5b      	ldrb	r3, [r3, #9]
 800a5f6:	2b02      	cmp	r3, #2
 800a5f8:	d10c      	bne.n	800a614 <MSC_BOT_CplClrFeature+0x44>
  {
    (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 800a5fa:	4b10      	ldr	r3, [pc, #64]	@ (800a63c <MSC_BOT_CplClrFeature+0x6c>)
 800a5fc:	781b      	ldrb	r3, [r3, #0]
 800a5fe:	4619      	mov	r1, r3
 800a600:	6878      	ldr	r0, [r7, #4]
 800a602:	f001 feb6 	bl	800c372 <USBD_LL_StallEP>
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 800a606:	4b0e      	ldr	r3, [pc, #56]	@ (800a640 <MSC_BOT_CplClrFeature+0x70>)
 800a608:	781b      	ldrb	r3, [r3, #0]
 800a60a:	4619      	mov	r1, r3
 800a60c:	6878      	ldr	r0, [r7, #4]
 800a60e:	f001 feb0 	bl	800c372 <USBD_LL_StallEP>
 800a612:	e00f      	b.n	800a634 <MSC_BOT_CplClrFeature+0x64>
  }
  else if (((epnum & 0x80U) == 0x80U) && (hmsc->bot_status != USBD_BOT_STATUS_RECOVERY))
 800a614:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a618:	2b00      	cmp	r3, #0
 800a61a:	da0a      	bge.n	800a632 <MSC_BOT_CplClrFeature+0x62>
 800a61c:	68fb      	ldr	r3, [r7, #12]
 800a61e:	7a5b      	ldrb	r3, [r3, #9]
 800a620:	2b01      	cmp	r3, #1
 800a622:	d006      	beq.n	800a632 <MSC_BOT_CplClrFeature+0x62>
  {
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 800a624:	2101      	movs	r1, #1
 800a626:	6878      	ldr	r0, [r7, #4]
 800a628:	f7ff ff56 	bl	800a4d8 <MSC_BOT_SendCSW>
 800a62c:	e002      	b.n	800a634 <MSC_BOT_CplClrFeature+0x64>
    return;
 800a62e:	bf00      	nop
 800a630:	e000      	b.n	800a634 <MSC_BOT_CplClrFeature+0x64>
  }
  else
  {
    return;
 800a632:	bf00      	nop
  }
}
 800a634:	3710      	adds	r7, #16
 800a636:	46bd      	mov	sp, r7
 800a638:	bd80      	pop	{r7, pc}
 800a63a:	bf00      	nop
 800a63c:	24000072 	.word	0x24000072
 800a640:	24000073 	.word	0x24000073

0800a644 <SCSI_ProcessCmd>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
int8_t SCSI_ProcessCmd(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *cmd)
{
 800a644:	b580      	push	{r7, lr}
 800a646:	b086      	sub	sp, #24
 800a648:	af00      	add	r7, sp, #0
 800a64a:	60f8      	str	r0, [r7, #12]
 800a64c:	460b      	mov	r3, r1
 800a64e:	607a      	str	r2, [r7, #4]
 800a650:	72fb      	strb	r3, [r7, #11]
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a652:	68fb      	ldr	r3, [r7, #12]
 800a654:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	32b0      	adds	r2, #176	@ 0xb0
 800a65c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a660:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 800a662:	693b      	ldr	r3, [r7, #16]
 800a664:	2b00      	cmp	r3, #0
 800a666:	d102      	bne.n	800a66e <SCSI_ProcessCmd+0x2a>
  {
    return -1;
 800a668:	f04f 33ff 	mov.w	r3, #4294967295
 800a66c:	e168      	b.n	800a940 <SCSI_ProcessCmd+0x2fc>
  }

  switch (cmd[0])
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	781b      	ldrb	r3, [r3, #0]
 800a672:	2baa      	cmp	r3, #170	@ 0xaa
 800a674:	f000 8144 	beq.w	800a900 <SCSI_ProcessCmd+0x2bc>
 800a678:	2baa      	cmp	r3, #170	@ 0xaa
 800a67a:	f300 8153 	bgt.w	800a924 <SCSI_ProcessCmd+0x2e0>
 800a67e:	2ba8      	cmp	r3, #168	@ 0xa8
 800a680:	f000 812c 	beq.w	800a8dc <SCSI_ProcessCmd+0x298>
 800a684:	2ba8      	cmp	r3, #168	@ 0xa8
 800a686:	f300 814d 	bgt.w	800a924 <SCSI_ProcessCmd+0x2e0>
 800a68a:	2b5a      	cmp	r3, #90	@ 0x5a
 800a68c:	f300 80c0 	bgt.w	800a810 <SCSI_ProcessCmd+0x1cc>
 800a690:	2b00      	cmp	r3, #0
 800a692:	f2c0 8147 	blt.w	800a924 <SCSI_ProcessCmd+0x2e0>
 800a696:	2b5a      	cmp	r3, #90	@ 0x5a
 800a698:	f200 8144 	bhi.w	800a924 <SCSI_ProcessCmd+0x2e0>
 800a69c:	a201      	add	r2, pc, #4	@ (adr r2, 800a6a4 <SCSI_ProcessCmd+0x60>)
 800a69e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a6a2:	bf00      	nop
 800a6a4:	0800a817 	.word	0x0800a817
 800a6a8:	0800a925 	.word	0x0800a925
 800a6ac:	0800a925 	.word	0x0800a925
 800a6b0:	0800a829 	.word	0x0800a829
 800a6b4:	0800a925 	.word	0x0800a925
 800a6b8:	0800a925 	.word	0x0800a925
 800a6bc:	0800a925 	.word	0x0800a925
 800a6c0:	0800a925 	.word	0x0800a925
 800a6c4:	0800a925 	.word	0x0800a925
 800a6c8:	0800a925 	.word	0x0800a925
 800a6cc:	0800a925 	.word	0x0800a925
 800a6d0:	0800a925 	.word	0x0800a925
 800a6d4:	0800a925 	.word	0x0800a925
 800a6d8:	0800a925 	.word	0x0800a925
 800a6dc:	0800a925 	.word	0x0800a925
 800a6e0:	0800a925 	.word	0x0800a925
 800a6e4:	0800a925 	.word	0x0800a925
 800a6e8:	0800a925 	.word	0x0800a925
 800a6ec:	0800a83b 	.word	0x0800a83b
 800a6f0:	0800a925 	.word	0x0800a925
 800a6f4:	0800a925 	.word	0x0800a925
 800a6f8:	0800a925 	.word	0x0800a925
 800a6fc:	0800a925 	.word	0x0800a925
 800a700:	0800a925 	.word	0x0800a925
 800a704:	0800a925 	.word	0x0800a925
 800a708:	0800a925 	.word	0x0800a925
 800a70c:	0800a871 	.word	0x0800a871
 800a710:	0800a84d 	.word	0x0800a84d
 800a714:	0800a925 	.word	0x0800a925
 800a718:	0800a925 	.word	0x0800a925
 800a71c:	0800a85f 	.word	0x0800a85f
 800a720:	0800a925 	.word	0x0800a925
 800a724:	0800a925 	.word	0x0800a925
 800a728:	0800a925 	.word	0x0800a925
 800a72c:	0800a925 	.word	0x0800a925
 800a730:	0800a895 	.word	0x0800a895
 800a734:	0800a925 	.word	0x0800a925
 800a738:	0800a8a7 	.word	0x0800a8a7
 800a73c:	0800a925 	.word	0x0800a925
 800a740:	0800a925 	.word	0x0800a925
 800a744:	0800a8cb 	.word	0x0800a8cb
 800a748:	0800a925 	.word	0x0800a925
 800a74c:	0800a8ef 	.word	0x0800a8ef
 800a750:	0800a925 	.word	0x0800a925
 800a754:	0800a925 	.word	0x0800a925
 800a758:	0800a925 	.word	0x0800a925
 800a75c:	0800a925 	.word	0x0800a925
 800a760:	0800a913 	.word	0x0800a913
 800a764:	0800a925 	.word	0x0800a925
 800a768:	0800a925 	.word	0x0800a925
 800a76c:	0800a925 	.word	0x0800a925
 800a770:	0800a925 	.word	0x0800a925
 800a774:	0800a925 	.word	0x0800a925
 800a778:	0800a925 	.word	0x0800a925
 800a77c:	0800a925 	.word	0x0800a925
 800a780:	0800a925 	.word	0x0800a925
 800a784:	0800a925 	.word	0x0800a925
 800a788:	0800a925 	.word	0x0800a925
 800a78c:	0800a925 	.word	0x0800a925
 800a790:	0800a925 	.word	0x0800a925
 800a794:	0800a925 	.word	0x0800a925
 800a798:	0800a925 	.word	0x0800a925
 800a79c:	0800a925 	.word	0x0800a925
 800a7a0:	0800a925 	.word	0x0800a925
 800a7a4:	0800a925 	.word	0x0800a925
 800a7a8:	0800a925 	.word	0x0800a925
 800a7ac:	0800a925 	.word	0x0800a925
 800a7b0:	0800a925 	.word	0x0800a925
 800a7b4:	0800a925 	.word	0x0800a925
 800a7b8:	0800a925 	.word	0x0800a925
 800a7bc:	0800a925 	.word	0x0800a925
 800a7c0:	0800a925 	.word	0x0800a925
 800a7c4:	0800a925 	.word	0x0800a925
 800a7c8:	0800a925 	.word	0x0800a925
 800a7cc:	0800a925 	.word	0x0800a925
 800a7d0:	0800a925 	.word	0x0800a925
 800a7d4:	0800a925 	.word	0x0800a925
 800a7d8:	0800a925 	.word	0x0800a925
 800a7dc:	0800a925 	.word	0x0800a925
 800a7e0:	0800a925 	.word	0x0800a925
 800a7e4:	0800a925 	.word	0x0800a925
 800a7e8:	0800a925 	.word	0x0800a925
 800a7ec:	0800a925 	.word	0x0800a925
 800a7f0:	0800a925 	.word	0x0800a925
 800a7f4:	0800a925 	.word	0x0800a925
 800a7f8:	0800a925 	.word	0x0800a925
 800a7fc:	0800a925 	.word	0x0800a925
 800a800:	0800a925 	.word	0x0800a925
 800a804:	0800a925 	.word	0x0800a925
 800a808:	0800a925 	.word	0x0800a925
 800a80c:	0800a883 	.word	0x0800a883
 800a810:	2b9e      	cmp	r3, #158	@ 0x9e
 800a812:	d051      	beq.n	800a8b8 <SCSI_ProcessCmd+0x274>
 800a814:	e086      	b.n	800a924 <SCSI_ProcessCmd+0x2e0>
  {
    case SCSI_TEST_UNIT_READY:
      ret = SCSI_TestUnitReady(pdev, lun, cmd);
 800a816:	7afb      	ldrb	r3, [r7, #11]
 800a818:	687a      	ldr	r2, [r7, #4]
 800a81a:	4619      	mov	r1, r3
 800a81c:	68f8      	ldr	r0, [r7, #12]
 800a81e:	f000 f893 	bl	800a948 <SCSI_TestUnitReady>
 800a822:	4603      	mov	r3, r0
 800a824:	75fb      	strb	r3, [r7, #23]
      break;
 800a826:	e089      	b.n	800a93c <SCSI_ProcessCmd+0x2f8>

    case SCSI_REQUEST_SENSE:
      ret = SCSI_RequestSense(pdev, lun, cmd);
 800a828:	7afb      	ldrb	r3, [r7, #11]
 800a82a:	687a      	ldr	r2, [r7, #4]
 800a82c:	4619      	mov	r1, r3
 800a82e:	68f8      	ldr	r0, [r7, #12]
 800a830:	f000 fb9a 	bl	800af68 <SCSI_RequestSense>
 800a834:	4603      	mov	r3, r0
 800a836:	75fb      	strb	r3, [r7, #23]
      break;
 800a838:	e080      	b.n	800a93c <SCSI_ProcessCmd+0x2f8>

    case SCSI_INQUIRY:
      ret = SCSI_Inquiry(pdev, lun, cmd);
 800a83a:	7afb      	ldrb	r3, [r7, #11]
 800a83c:	687a      	ldr	r2, [r7, #4]
 800a83e:	4619      	mov	r1, r3
 800a840:	68f8      	ldr	r0, [r7, #12]
 800a842:	f000 f8db 	bl	800a9fc <SCSI_Inquiry>
 800a846:	4603      	mov	r3, r0
 800a848:	75fb      	strb	r3, [r7, #23]
      break;
 800a84a:	e077      	b.n	800a93c <SCSI_ProcessCmd+0x2f8>

    case SCSI_START_STOP_UNIT:
      ret = SCSI_StartStopUnit(pdev, lun, cmd);
 800a84c:	7afb      	ldrb	r3, [r7, #11]
 800a84e:	687a      	ldr	r2, [r7, #4]
 800a850:	4619      	mov	r1, r3
 800a852:	68f8      	ldr	r0, [r7, #12]
 800a854:	f000 fc56 	bl	800b104 <SCSI_StartStopUnit>
 800a858:	4603      	mov	r3, r0
 800a85a:	75fb      	strb	r3, [r7, #23]
      break;
 800a85c:	e06e      	b.n	800a93c <SCSI_ProcessCmd+0x2f8>

    case SCSI_ALLOW_MEDIUM_REMOVAL:
      ret = SCSI_AllowPreventRemovable(pdev, lun, cmd);
 800a85e:	7afb      	ldrb	r3, [r7, #11]
 800a860:	687a      	ldr	r2, [r7, #4]
 800a862:	4619      	mov	r1, r3
 800a864:	68f8      	ldr	r0, [r7, #12]
 800a866:	f000 fca2 	bl	800b1ae <SCSI_AllowPreventRemovable>
 800a86a:	4603      	mov	r3, r0
 800a86c:	75fb      	strb	r3, [r7, #23]
      break;
 800a86e:	e065      	b.n	800a93c <SCSI_ProcessCmd+0x2f8>

    case SCSI_MODE_SENSE6:
      ret = SCSI_ModeSense6(pdev, lun, cmd);
 800a870:	7afb      	ldrb	r3, [r7, #11]
 800a872:	687a      	ldr	r2, [r7, #4]
 800a874:	4619      	mov	r1, r3
 800a876:	68f8      	ldr	r0, [r7, #12]
 800a878:	f000 faea 	bl	800ae50 <SCSI_ModeSense6>
 800a87c:	4603      	mov	r3, r0
 800a87e:	75fb      	strb	r3, [r7, #23]
      break;
 800a880:	e05c      	b.n	800a93c <SCSI_ProcessCmd+0x2f8>

    case SCSI_MODE_SENSE10:
      ret = SCSI_ModeSense10(pdev, lun, cmd);
 800a882:	7afb      	ldrb	r3, [r7, #11]
 800a884:	687a      	ldr	r2, [r7, #4]
 800a886:	4619      	mov	r1, r3
 800a888:	68f8      	ldr	r0, [r7, #12]
 800a88a:	f000 fb27 	bl	800aedc <SCSI_ModeSense10>
 800a88e:	4603      	mov	r3, r0
 800a890:	75fb      	strb	r3, [r7, #23]
      break;
 800a892:	e053      	b.n	800a93c <SCSI_ProcessCmd+0x2f8>

    case SCSI_READ_FORMAT_CAPACITIES:
      ret = SCSI_ReadFormatCapacity(pdev, lun, cmd);
 800a894:	7afb      	ldrb	r3, [r7, #11]
 800a896:	687a      	ldr	r2, [r7, #4]
 800a898:	4619      	mov	r1, r3
 800a89a:	68f8      	ldr	r0, [r7, #12]
 800a89c:	f000 fa5c 	bl	800ad58 <SCSI_ReadFormatCapacity>
 800a8a0:	4603      	mov	r3, r0
 800a8a2:	75fb      	strb	r3, [r7, #23]
      break;
 800a8a4:	e04a      	b.n	800a93c <SCSI_ProcessCmd+0x2f8>

    case SCSI_READ_CAPACITY10:
      ret = SCSI_ReadCapacity10(pdev, lun, cmd);
 800a8a6:	7afb      	ldrb	r3, [r7, #11]
 800a8a8:	687a      	ldr	r2, [r7, #4]
 800a8aa:	4619      	mov	r1, r3
 800a8ac:	68f8      	ldr	r0, [r7, #12]
 800a8ae:	f000 f921 	bl	800aaf4 <SCSI_ReadCapacity10>
 800a8b2:	4603      	mov	r3, r0
 800a8b4:	75fb      	strb	r3, [r7, #23]
      break;
 800a8b6:	e041      	b.n	800a93c <SCSI_ProcessCmd+0x2f8>

    case SCSI_READ_CAPACITY16:
      ret = SCSI_ReadCapacity16(pdev, lun, cmd);
 800a8b8:	7afb      	ldrb	r3, [r7, #11]
 800a8ba:	687a      	ldr	r2, [r7, #4]
 800a8bc:	4619      	mov	r1, r3
 800a8be:	68f8      	ldr	r0, [r7, #12]
 800a8c0:	f000 f996 	bl	800abf0 <SCSI_ReadCapacity16>
 800a8c4:	4603      	mov	r3, r0
 800a8c6:	75fb      	strb	r3, [r7, #23]
      break;
 800a8c8:	e038      	b.n	800a93c <SCSI_ProcessCmd+0x2f8>

    case SCSI_READ10:
      ret = SCSI_Read10(pdev, lun, cmd);
 800a8ca:	7afb      	ldrb	r3, [r7, #11]
 800a8cc:	687a      	ldr	r2, [r7, #4]
 800a8ce:	4619      	mov	r1, r3
 800a8d0:	68f8      	ldr	r0, [r7, #12]
 800a8d2:	f000 fc99 	bl	800b208 <SCSI_Read10>
 800a8d6:	4603      	mov	r3, r0
 800a8d8:	75fb      	strb	r3, [r7, #23]
      break;
 800a8da:	e02f      	b.n	800a93c <SCSI_ProcessCmd+0x2f8>

    case SCSI_READ12:
      ret = SCSI_Read12(pdev, lun, cmd);
 800a8dc:	7afb      	ldrb	r3, [r7, #11]
 800a8de:	687a      	ldr	r2, [r7, #4]
 800a8e0:	4619      	mov	r1, r3
 800a8e2:	68f8      	ldr	r0, [r7, #12]
 800a8e4:	f000 fd3a 	bl	800b35c <SCSI_Read12>
 800a8e8:	4603      	mov	r3, r0
 800a8ea:	75fb      	strb	r3, [r7, #23]
      break;
 800a8ec:	e026      	b.n	800a93c <SCSI_ProcessCmd+0x2f8>

    case SCSI_WRITE10:
      ret = SCSI_Write10(pdev, lun, cmd);
 800a8ee:	7afb      	ldrb	r3, [r7, #11]
 800a8f0:	687a      	ldr	r2, [r7, #4]
 800a8f2:	4619      	mov	r1, r3
 800a8f4:	68f8      	ldr	r0, [r7, #12]
 800a8f6:	f000 fde5 	bl	800b4c4 <SCSI_Write10>
 800a8fa:	4603      	mov	r3, r0
 800a8fc:	75fb      	strb	r3, [r7, #23]
      break;
 800a8fe:	e01d      	b.n	800a93c <SCSI_ProcessCmd+0x2f8>

    case SCSI_WRITE12:
      ret = SCSI_Write12(pdev, lun, cmd);
 800a900:	7afb      	ldrb	r3, [r7, #11]
 800a902:	687a      	ldr	r2, [r7, #4]
 800a904:	4619      	mov	r1, r3
 800a906:	68f8      	ldr	r0, [r7, #12]
 800a908:	f000 feb2 	bl	800b670 <SCSI_Write12>
 800a90c:	4603      	mov	r3, r0
 800a90e:	75fb      	strb	r3, [r7, #23]
      break;
 800a910:	e014      	b.n	800a93c <SCSI_ProcessCmd+0x2f8>

    case SCSI_VERIFY10:
      ret = SCSI_Verify10(pdev, lun, cmd);
 800a912:	7afb      	ldrb	r3, [r7, #11]
 800a914:	687a      	ldr	r2, [r7, #4]
 800a916:	4619      	mov	r1, r3
 800a918:	68f8      	ldr	r0, [r7, #12]
 800a91a:	f000 ff8f 	bl	800b83c <SCSI_Verify10>
 800a91e:	4603      	mov	r3, r0
 800a920:	75fb      	strb	r3, [r7, #23]
      break;
 800a922:	e00b      	b.n	800a93c <SCSI_ProcessCmd+0x2f8>

    default:
      SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_CDB);
 800a924:	7af9      	ldrb	r1, [r7, #11]
 800a926:	2320      	movs	r3, #32
 800a928:	2205      	movs	r2, #5
 800a92a:	68f8      	ldr	r0, [r7, #12]
 800a92c:	f000 fb9f 	bl	800b06e <SCSI_SenseCode>
      hmsc->bot_status = USBD_BOT_STATUS_ERROR;
 800a930:	693b      	ldr	r3, [r7, #16]
 800a932:	2202      	movs	r2, #2
 800a934:	725a      	strb	r2, [r3, #9]
      ret = -1;
 800a936:	23ff      	movs	r3, #255	@ 0xff
 800a938:	75fb      	strb	r3, [r7, #23]
      break;
 800a93a:	bf00      	nop
  }

  return ret;
 800a93c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a940:	4618      	mov	r0, r3
 800a942:	3718      	adds	r7, #24
 800a944:	46bd      	mov	sp, r7
 800a946:	bd80      	pop	{r7, pc}

0800a948 <SCSI_TestUnitReady>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_TestUnitReady(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800a948:	b580      	push	{r7, lr}
 800a94a:	b086      	sub	sp, #24
 800a94c:	af00      	add	r7, sp, #0
 800a94e:	60f8      	str	r0, [r7, #12]
 800a950:	460b      	mov	r3, r1
 800a952:	607a      	str	r2, [r7, #4]
 800a954:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a956:	68fb      	ldr	r3, [r7, #12]
 800a958:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	32b0      	adds	r2, #176	@ 0xb0
 800a960:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a964:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800a966:	697b      	ldr	r3, [r7, #20]
 800a968:	2b00      	cmp	r3, #0
 800a96a:	d102      	bne.n	800a972 <SCSI_TestUnitReady+0x2a>
  {
    return -1;
 800a96c:	f04f 33ff 	mov.w	r3, #4294967295
 800a970:	e03f      	b.n	800a9f2 <SCSI_TestUnitReady+0xaa>
  }

  /* case 9 : Hi > D0 */
  if (hmsc->cbw.dDataLength != 0U)
 800a972:	697b      	ldr	r3, [r7, #20]
 800a974:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800a978:	2b00      	cmp	r3, #0
 800a97a:	d00a      	beq.n	800a992 <SCSI_TestUnitReady+0x4a>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800a97c:	697b      	ldr	r3, [r7, #20]
 800a97e:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800a982:	2320      	movs	r3, #32
 800a984:	2205      	movs	r2, #5
 800a986:	68f8      	ldr	r0, [r7, #12]
 800a988:	f000 fb71 	bl	800b06e <SCSI_SenseCode>

    return -1;
 800a98c:	f04f 33ff 	mov.w	r3, #4294967295
 800a990:	e02f      	b.n	800a9f2 <SCSI_TestUnitReady+0xaa>
  }

  if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 800a992:	697b      	ldr	r3, [r7, #20]
 800a994:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 800a998:	2b02      	cmp	r3, #2
 800a99a:	d10b      	bne.n	800a9b4 <SCSI_TestUnitReady+0x6c>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800a99c:	7af9      	ldrb	r1, [r7, #11]
 800a99e:	233a      	movs	r3, #58	@ 0x3a
 800a9a0:	2202      	movs	r2, #2
 800a9a2:	68f8      	ldr	r0, [r7, #12]
 800a9a4:	f000 fb63 	bl	800b06e <SCSI_SenseCode>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 800a9a8:	697b      	ldr	r3, [r7, #20]
 800a9aa:	2205      	movs	r2, #5
 800a9ac:	721a      	strb	r2, [r3, #8]
    return -1;
 800a9ae:	f04f 33ff 	mov.w	r3, #4294967295
 800a9b2:	e01e      	b.n	800a9f2 <SCSI_TestUnitReady+0xaa>
  }

  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 800a9b4:	68fb      	ldr	r3, [r7, #12]
 800a9b6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a9ba:	68fa      	ldr	r2, [r7, #12]
 800a9bc:	33b0      	adds	r3, #176	@ 0xb0
 800a9be:	009b      	lsls	r3, r3, #2
 800a9c0:	4413      	add	r3, r2
 800a9c2:	685b      	ldr	r3, [r3, #4]
 800a9c4:	689b      	ldr	r3, [r3, #8]
 800a9c6:	7afa      	ldrb	r2, [r7, #11]
 800a9c8:	4610      	mov	r0, r2
 800a9ca:	4798      	blx	r3
 800a9cc:	4603      	mov	r3, r0
 800a9ce:	2b00      	cmp	r3, #0
 800a9d0:	d00b      	beq.n	800a9ea <SCSI_TestUnitReady+0xa2>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800a9d2:	7af9      	ldrb	r1, [r7, #11]
 800a9d4:	233a      	movs	r3, #58	@ 0x3a
 800a9d6:	2202      	movs	r2, #2
 800a9d8:	68f8      	ldr	r0, [r7, #12]
 800a9da:	f000 fb48 	bl	800b06e <SCSI_SenseCode>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 800a9de:	697b      	ldr	r3, [r7, #20]
 800a9e0:	2205      	movs	r2, #5
 800a9e2:	721a      	strb	r2, [r3, #8]

    return -1;
 800a9e4:	f04f 33ff 	mov.w	r3, #4294967295
 800a9e8:	e003      	b.n	800a9f2 <SCSI_TestUnitReady+0xaa>
  }
  hmsc->bot_data_length = 0U;
 800a9ea:	697b      	ldr	r3, [r7, #20]
 800a9ec:	2200      	movs	r2, #0
 800a9ee:	60da      	str	r2, [r3, #12]

  return 0;
 800a9f0:	2300      	movs	r3, #0
}
 800a9f2:	4618      	mov	r0, r3
 800a9f4:	3718      	adds	r7, #24
 800a9f6:	46bd      	mov	sp, r7
 800a9f8:	bd80      	pop	{r7, pc}
	...

0800a9fc <SCSI_Inquiry>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Inquiry(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800a9fc:	b580      	push	{r7, lr}
 800a9fe:	b088      	sub	sp, #32
 800aa00:	af00      	add	r7, sp, #0
 800aa02:	60f8      	str	r0, [r7, #12]
 800aa04:	460b      	mov	r3, r1
 800aa06:	607a      	str	r2, [r7, #4]
 800aa08:	72fb      	strb	r3, [r7, #11]
  uint8_t *pPage;
  uint16_t len;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800aa0a:	68fb      	ldr	r3, [r7, #12]
 800aa0c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aa10:	68fb      	ldr	r3, [r7, #12]
 800aa12:	32b0      	adds	r2, #176	@ 0xb0
 800aa14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa18:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 800aa1a:	69bb      	ldr	r3, [r7, #24]
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	d102      	bne.n	800aa26 <SCSI_Inquiry+0x2a>
  {
    return -1;
 800aa20:	f04f 33ff 	mov.w	r3, #4294967295
 800aa24:	e05e      	b.n	800aae4 <SCSI_Inquiry+0xe8>
  }

  if (hmsc->cbw.dDataLength == 0U)
 800aa26:	69bb      	ldr	r3, [r7, #24]
 800aa28:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	d10a      	bne.n	800aa46 <SCSI_Inquiry+0x4a>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800aa30:	69bb      	ldr	r3, [r7, #24]
 800aa32:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800aa36:	2320      	movs	r3, #32
 800aa38:	2205      	movs	r2, #5
 800aa3a:	68f8      	ldr	r0, [r7, #12]
 800aa3c:	f000 fb17 	bl	800b06e <SCSI_SenseCode>
    return -1;
 800aa40:	f04f 33ff 	mov.w	r3, #4294967295
 800aa44:	e04e      	b.n	800aae4 <SCSI_Inquiry+0xe8>
  }

  if ((params[1] & 0x01U) != 0U) /* Evpd is set */
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	3301      	adds	r3, #1
 800aa4a:	781b      	ldrb	r3, [r3, #0]
 800aa4c:	f003 0301 	and.w	r3, r3, #1
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	d020      	beq.n	800aa96 <SCSI_Inquiry+0x9a>
  {
    if (params[2] == 0U) /* Request for Supported Vital Product Data Pages*/
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	3302      	adds	r3, #2
 800aa58:	781b      	ldrb	r3, [r3, #0]
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	d105      	bne.n	800aa6a <SCSI_Inquiry+0x6e>
    {
      (void)SCSI_UpdateBotData(hmsc, MSC_Page00_Inquiry_Data, LENGTH_INQUIRY_PAGE00);
 800aa5e:	2206      	movs	r2, #6
 800aa60:	4922      	ldr	r1, [pc, #136]	@ (800aaec <SCSI_Inquiry+0xf0>)
 800aa62:	69b8      	ldr	r0, [r7, #24]
 800aa64:	f001 f870 	bl	800bb48 <SCSI_UpdateBotData>
 800aa68:	e03b      	b.n	800aae2 <SCSI_Inquiry+0xe6>
    }
    else if (params[2] == 0x80U) /* Request for VPD page 0x80 Unit Serial Number */
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	3302      	adds	r3, #2
 800aa6e:	781b      	ldrb	r3, [r3, #0]
 800aa70:	2b80      	cmp	r3, #128	@ 0x80
 800aa72:	d105      	bne.n	800aa80 <SCSI_Inquiry+0x84>
    {
      (void)SCSI_UpdateBotData(hmsc, MSC_Page80_Inquiry_Data, LENGTH_INQUIRY_PAGE80);
 800aa74:	2208      	movs	r2, #8
 800aa76:	491e      	ldr	r1, [pc, #120]	@ (800aaf0 <SCSI_Inquiry+0xf4>)
 800aa78:	69b8      	ldr	r0, [r7, #24]
 800aa7a:	f001 f865 	bl	800bb48 <SCSI_UpdateBotData>
 800aa7e:	e030      	b.n	800aae2 <SCSI_Inquiry+0xe6>
    }
    else /* Request Not supported */
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST,
 800aa80:	69bb      	ldr	r3, [r7, #24]
 800aa82:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800aa86:	2324      	movs	r3, #36	@ 0x24
 800aa88:	2205      	movs	r2, #5
 800aa8a:	68f8      	ldr	r0, [r7, #12]
 800aa8c:	f000 faef 	bl	800b06e <SCSI_SenseCode>
                     INVALID_FIELED_IN_COMMAND);

      return -1;
 800aa90:	f04f 33ff 	mov.w	r3, #4294967295
 800aa94:	e026      	b.n	800aae4 <SCSI_Inquiry+0xe8>
    }
  }
  else
  {

    pPage = (uint8_t *) & ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId]) \
 800aa96:	68fb      	ldr	r3, [r7, #12]
 800aa98:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800aa9c:	68fa      	ldr	r2, [r7, #12]
 800aa9e:	33b0      	adds	r3, #176	@ 0xb0
 800aaa0:	009b      	lsls	r3, r3, #2
 800aaa2:	4413      	add	r3, r2
 800aaa4:	685b      	ldr	r3, [r3, #4]
            ->pInquiry[lun * STANDARD_INQUIRY_DATA_LEN];
 800aaa6:	69d9      	ldr	r1, [r3, #28]
 800aaa8:	7afa      	ldrb	r2, [r7, #11]
 800aaaa:	4613      	mov	r3, r2
 800aaac:	00db      	lsls	r3, r3, #3
 800aaae:	4413      	add	r3, r2
 800aab0:	009b      	lsls	r3, r3, #2
    pPage = (uint8_t *) & ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId]) \
 800aab2:	440b      	add	r3, r1
 800aab4:	617b      	str	r3, [r7, #20]
    len = (uint16_t)pPage[4] + 5U;
 800aab6:	697b      	ldr	r3, [r7, #20]
 800aab8:	3304      	adds	r3, #4
 800aaba:	781b      	ldrb	r3, [r3, #0]
 800aabc:	3305      	adds	r3, #5
 800aabe:	83fb      	strh	r3, [r7, #30]

    if (params[4] <= len)
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	3304      	adds	r3, #4
 800aac4:	781b      	ldrb	r3, [r3, #0]
 800aac6:	461a      	mov	r2, r3
 800aac8:	8bfb      	ldrh	r3, [r7, #30]
 800aaca:	4293      	cmp	r3, r2
 800aacc:	d303      	bcc.n	800aad6 <SCSI_Inquiry+0xda>
    {
      len = params[4];
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	3304      	adds	r3, #4
 800aad2:	781b      	ldrb	r3, [r3, #0]
 800aad4:	83fb      	strh	r3, [r7, #30]
    }

    (void)SCSI_UpdateBotData(hmsc, pPage, len);
 800aad6:	8bfb      	ldrh	r3, [r7, #30]
 800aad8:	461a      	mov	r2, r3
 800aada:	6979      	ldr	r1, [r7, #20]
 800aadc:	69b8      	ldr	r0, [r7, #24]
 800aade:	f001 f833 	bl	800bb48 <SCSI_UpdateBotData>
  }

  return 0;
 800aae2:	2300      	movs	r3, #0
}
 800aae4:	4618      	mov	r0, r3
 800aae6:	3720      	adds	r7, #32
 800aae8:	46bd      	mov	sp, r7
 800aaea:	bd80      	pop	{r7, pc}
 800aaec:	24000074 	.word	0x24000074
 800aaf0:	2400007c 	.word	0x2400007c

0800aaf4 <SCSI_ReadCapacity10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadCapacity10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800aaf4:	b580      	push	{r7, lr}
 800aaf6:	b086      	sub	sp, #24
 800aaf8:	af00      	add	r7, sp, #0
 800aafa:	60f8      	str	r0, [r7, #12]
 800aafc:	460b      	mov	r3, r1
 800aafe:	607a      	str	r2, [r7, #4]
 800ab00:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ab02:	68fb      	ldr	r3, [r7, #12]
 800ab04:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ab08:	68fb      	ldr	r3, [r7, #12]
 800ab0a:	32b0      	adds	r2, #176	@ 0xb0
 800ab0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab10:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800ab12:	697b      	ldr	r3, [r7, #20]
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	d102      	bne.n	800ab1e <SCSI_ReadCapacity10+0x2a>
  {
    return -1;
 800ab18:	f04f 33ff 	mov.w	r3, #4294967295
 800ab1c:	e064      	b.n	800abe8 <SCSI_ReadCapacity10+0xf4>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &hmsc->scsi_blk_nbr,
 800ab1e:	68fb      	ldr	r3, [r7, #12]
 800ab20:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ab24:	68fa      	ldr	r2, [r7, #12]
 800ab26:	33b0      	adds	r3, #176	@ 0xb0
 800ab28:	009b      	lsls	r3, r3, #2
 800ab2a:	4413      	add	r3, r2
 800ab2c:	685b      	ldr	r3, [r3, #4]
 800ab2e:	685b      	ldr	r3, [r3, #4]
 800ab30:	697a      	ldr	r2, [r7, #20]
 800ab32:	f502 711a 	add.w	r1, r2, #616	@ 0x268
 800ab36:	697a      	ldr	r2, [r7, #20]
 800ab38:	f502 7219 	add.w	r2, r2, #612	@ 0x264
 800ab3c:	7af8      	ldrb	r0, [r7, #11]
 800ab3e:	4798      	blx	r3
 800ab40:	4603      	mov	r3, r0
 800ab42:	74fb      	strb	r3, [r7, #19]
                                                                             &hmsc->scsi_blk_size);

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 800ab44:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800ab48:	2b00      	cmp	r3, #0
 800ab4a:	d104      	bne.n	800ab56 <SCSI_ReadCapacity10+0x62>
 800ab4c:	697b      	ldr	r3, [r7, #20]
 800ab4e:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 800ab52:	2b02      	cmp	r3, #2
 800ab54:	d108      	bne.n	800ab68 <SCSI_ReadCapacity10+0x74>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800ab56:	7af9      	ldrb	r1, [r7, #11]
 800ab58:	233a      	movs	r3, #58	@ 0x3a
 800ab5a:	2202      	movs	r2, #2
 800ab5c:	68f8      	ldr	r0, [r7, #12]
 800ab5e:	f000 fa86 	bl	800b06e <SCSI_SenseCode>
    return -1;
 800ab62:	f04f 33ff 	mov.w	r3, #4294967295
 800ab66:	e03f      	b.n	800abe8 <SCSI_ReadCapacity10+0xf4>
  }

  hmsc->bot_data[0] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 24);
 800ab68:	697b      	ldr	r3, [r7, #20]
 800ab6a:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 800ab6e:	3b01      	subs	r3, #1
 800ab70:	0e1b      	lsrs	r3, r3, #24
 800ab72:	b2da      	uxtb	r2, r3
 800ab74:	697b      	ldr	r3, [r7, #20]
 800ab76:	741a      	strb	r2, [r3, #16]
  hmsc->bot_data[1] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 16);
 800ab78:	697b      	ldr	r3, [r7, #20]
 800ab7a:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 800ab7e:	3b01      	subs	r3, #1
 800ab80:	0c1b      	lsrs	r3, r3, #16
 800ab82:	b2da      	uxtb	r2, r3
 800ab84:	697b      	ldr	r3, [r7, #20]
 800ab86:	745a      	strb	r2, [r3, #17]
  hmsc->bot_data[2] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >>  8);
 800ab88:	697b      	ldr	r3, [r7, #20]
 800ab8a:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 800ab8e:	3b01      	subs	r3, #1
 800ab90:	0a1b      	lsrs	r3, r3, #8
 800ab92:	b2da      	uxtb	r2, r3
 800ab94:	697b      	ldr	r3, [r7, #20]
 800ab96:	749a      	strb	r2, [r3, #18]
  hmsc->bot_data[3] = (uint8_t)(hmsc->scsi_blk_nbr - 1U);
 800ab98:	697b      	ldr	r3, [r7, #20]
 800ab9a:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 800ab9e:	b2db      	uxtb	r3, r3
 800aba0:	3b01      	subs	r3, #1
 800aba2:	b2da      	uxtb	r2, r3
 800aba4:	697b      	ldr	r3, [r7, #20]
 800aba6:	74da      	strb	r2, [r3, #19]

  hmsc->bot_data[4] = (uint8_t)(hmsc->scsi_blk_size >>  24);
 800aba8:	697b      	ldr	r3, [r7, #20]
 800abaa:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 800abae:	161b      	asrs	r3, r3, #24
 800abb0:	b2da      	uxtb	r2, r3
 800abb2:	697b      	ldr	r3, [r7, #20]
 800abb4:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)(hmsc->scsi_blk_size >>  16);
 800abb6:	697b      	ldr	r3, [r7, #20]
 800abb8:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 800abbc:	141b      	asrs	r3, r3, #16
 800abbe:	b2da      	uxtb	r2, r3
 800abc0:	697b      	ldr	r3, [r7, #20]
 800abc2:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)(hmsc->scsi_blk_size >>  8);
 800abc4:	697b      	ldr	r3, [r7, #20]
 800abc6:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 800abca:	0a1b      	lsrs	r3, r3, #8
 800abcc:	b29b      	uxth	r3, r3
 800abce:	b2da      	uxtb	r2, r3
 800abd0:	697b      	ldr	r3, [r7, #20]
 800abd2:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(hmsc->scsi_blk_size);
 800abd4:	697b      	ldr	r3, [r7, #20]
 800abd6:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 800abda:	b2da      	uxtb	r2, r3
 800abdc:	697b      	ldr	r3, [r7, #20]
 800abde:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data_length = 8U;
 800abe0:	697b      	ldr	r3, [r7, #20]
 800abe2:	2208      	movs	r2, #8
 800abe4:	60da      	str	r2, [r3, #12]

  return 0;
 800abe6:	2300      	movs	r3, #0

}
 800abe8:	4618      	mov	r0, r3
 800abea:	3718      	adds	r7, #24
 800abec:	46bd      	mov	sp, r7
 800abee:	bd80      	pop	{r7, pc}

0800abf0 <SCSI_ReadCapacity16>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadCapacity16(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800abf0:	b580      	push	{r7, lr}
 800abf2:	b088      	sub	sp, #32
 800abf4:	af00      	add	r7, sp, #0
 800abf6:	60f8      	str	r0, [r7, #12]
 800abf8:	460b      	mov	r3, r1
 800abfa:	607a      	str	r2, [r7, #4]
 800abfc:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  uint32_t idx;
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800abfe:	68fb      	ldr	r3, [r7, #12]
 800ac00:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ac04:	68fb      	ldr	r3, [r7, #12]
 800ac06:	32b0      	adds	r2, #176	@ 0xb0
 800ac08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ac0c:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 800ac0e:	69bb      	ldr	r3, [r7, #24]
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	d102      	bne.n	800ac1a <SCSI_ReadCapacity16+0x2a>
  {
    return -1;
 800ac14:	f04f 33ff 	mov.w	r3, #4294967295
 800ac18:	e09a      	b.n	800ad50 <SCSI_ReadCapacity16+0x160>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &hmsc->scsi_blk_nbr,
 800ac1a:	68fb      	ldr	r3, [r7, #12]
 800ac1c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ac20:	68fa      	ldr	r2, [r7, #12]
 800ac22:	33b0      	adds	r3, #176	@ 0xb0
 800ac24:	009b      	lsls	r3, r3, #2
 800ac26:	4413      	add	r3, r2
 800ac28:	685b      	ldr	r3, [r3, #4]
 800ac2a:	685b      	ldr	r3, [r3, #4]
 800ac2c:	69ba      	ldr	r2, [r7, #24]
 800ac2e:	f502 711a 	add.w	r1, r2, #616	@ 0x268
 800ac32:	69ba      	ldr	r2, [r7, #24]
 800ac34:	f502 7219 	add.w	r2, r2, #612	@ 0x264
 800ac38:	7af8      	ldrb	r0, [r7, #11]
 800ac3a:	4798      	blx	r3
 800ac3c:	4603      	mov	r3, r0
 800ac3e:	75fb      	strb	r3, [r7, #23]
                                                                             &hmsc->scsi_blk_size);

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 800ac40:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	d104      	bne.n	800ac52 <SCSI_ReadCapacity16+0x62>
 800ac48:	69bb      	ldr	r3, [r7, #24]
 800ac4a:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 800ac4e:	2b02      	cmp	r3, #2
 800ac50:	d108      	bne.n	800ac64 <SCSI_ReadCapacity16+0x74>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800ac52:	7af9      	ldrb	r1, [r7, #11]
 800ac54:	233a      	movs	r3, #58	@ 0x3a
 800ac56:	2202      	movs	r2, #2
 800ac58:	68f8      	ldr	r0, [r7, #12]
 800ac5a:	f000 fa08 	bl	800b06e <SCSI_SenseCode>
    return -1;
 800ac5e:	f04f 33ff 	mov.w	r3, #4294967295
 800ac62:	e075      	b.n	800ad50 <SCSI_ReadCapacity16+0x160>
  }

  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	330a      	adds	r3, #10
 800ac68:	781b      	ldrb	r3, [r3, #0]
 800ac6a:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[11] << 16) |
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	330b      	adds	r3, #11
 800ac70:	781b      	ldrb	r3, [r3, #0]
 800ac72:	041b      	lsls	r3, r3, #16
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800ac74:	431a      	orrs	r2, r3
                          ((uint32_t)params[12] <<  8) |
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	330c      	adds	r3, #12
 800ac7a:	781b      	ldrb	r3, [r3, #0]
 800ac7c:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[11] << 16) |
 800ac7e:	4313      	orrs	r3, r2
                          (uint32_t)params[13];
 800ac80:	687a      	ldr	r2, [r7, #4]
 800ac82:	320d      	adds	r2, #13
 800ac84:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[12] <<  8) |
 800ac86:	431a      	orrs	r2, r3
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800ac88:	69bb      	ldr	r3, [r7, #24]
 800ac8a:	60da      	str	r2, [r3, #12]

  for (idx = 0U; idx < hmsc->bot_data_length; idx++)
 800ac8c:	2300      	movs	r3, #0
 800ac8e:	61fb      	str	r3, [r7, #28]
 800ac90:	e008      	b.n	800aca4 <SCSI_ReadCapacity16+0xb4>
  {
    hmsc->bot_data[idx] = 0U;
 800ac92:	69ba      	ldr	r2, [r7, #24]
 800ac94:	69fb      	ldr	r3, [r7, #28]
 800ac96:	4413      	add	r3, r2
 800ac98:	3310      	adds	r3, #16
 800ac9a:	2200      	movs	r2, #0
 800ac9c:	701a      	strb	r2, [r3, #0]
  for (idx = 0U; idx < hmsc->bot_data_length; idx++)
 800ac9e:	69fb      	ldr	r3, [r7, #28]
 800aca0:	3301      	adds	r3, #1
 800aca2:	61fb      	str	r3, [r7, #28]
 800aca4:	69bb      	ldr	r3, [r7, #24]
 800aca6:	68db      	ldr	r3, [r3, #12]
 800aca8:	69fa      	ldr	r2, [r7, #28]
 800acaa:	429a      	cmp	r2, r3
 800acac:	d3f1      	bcc.n	800ac92 <SCSI_ReadCapacity16+0xa2>
  }

  hmsc->bot_data[4] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 24);
 800acae:	69bb      	ldr	r3, [r7, #24]
 800acb0:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 800acb4:	3b01      	subs	r3, #1
 800acb6:	0e1b      	lsrs	r3, r3, #24
 800acb8:	b2da      	uxtb	r2, r3
 800acba:	69bb      	ldr	r3, [r7, #24]
 800acbc:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 16);
 800acbe:	69bb      	ldr	r3, [r7, #24]
 800acc0:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 800acc4:	3b01      	subs	r3, #1
 800acc6:	0c1b      	lsrs	r3, r3, #16
 800acc8:	b2da      	uxtb	r2, r3
 800acca:	69bb      	ldr	r3, [r7, #24]
 800accc:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >>  8);
 800acce:	69bb      	ldr	r3, [r7, #24]
 800acd0:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 800acd4:	3b01      	subs	r3, #1
 800acd6:	0a1b      	lsrs	r3, r3, #8
 800acd8:	b2da      	uxtb	r2, r3
 800acda:	69bb      	ldr	r3, [r7, #24]
 800acdc:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(hmsc->scsi_blk_nbr - 1U);
 800acde:	69bb      	ldr	r3, [r7, #24]
 800ace0:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 800ace4:	b2db      	uxtb	r3, r3
 800ace6:	3b01      	subs	r3, #1
 800ace8:	b2da      	uxtb	r2, r3
 800acea:	69bb      	ldr	r3, [r7, #24]
 800acec:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data[8] = (uint8_t)(hmsc->scsi_blk_size >>  24);
 800acee:	69bb      	ldr	r3, [r7, #24]
 800acf0:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 800acf4:	161b      	asrs	r3, r3, #24
 800acf6:	b2da      	uxtb	r2, r3
 800acf8:	69bb      	ldr	r3, [r7, #24]
 800acfa:	761a      	strb	r2, [r3, #24]
  hmsc->bot_data[9] = (uint8_t)(hmsc->scsi_blk_size >>  16);
 800acfc:	69bb      	ldr	r3, [r7, #24]
 800acfe:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 800ad02:	141b      	asrs	r3, r3, #16
 800ad04:	b2da      	uxtb	r2, r3
 800ad06:	69bb      	ldr	r3, [r7, #24]
 800ad08:	765a      	strb	r2, [r3, #25]
  hmsc->bot_data[10] = (uint8_t)(hmsc->scsi_blk_size >>  8);
 800ad0a:	69bb      	ldr	r3, [r7, #24]
 800ad0c:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 800ad10:	0a1b      	lsrs	r3, r3, #8
 800ad12:	b29b      	uxth	r3, r3
 800ad14:	b2da      	uxtb	r2, r3
 800ad16:	69bb      	ldr	r3, [r7, #24]
 800ad18:	769a      	strb	r2, [r3, #26]
  hmsc->bot_data[11] = (uint8_t)(hmsc->scsi_blk_size);
 800ad1a:	69bb      	ldr	r3, [r7, #24]
 800ad1c:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 800ad20:	b2da      	uxtb	r2, r3
 800ad22:	69bb      	ldr	r3, [r7, #24]
 800ad24:	76da      	strb	r2, [r3, #27]

  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	330a      	adds	r3, #10
 800ad2a:	781b      	ldrb	r3, [r3, #0]
 800ad2c:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[11] << 16) |
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	330b      	adds	r3, #11
 800ad32:	781b      	ldrb	r3, [r3, #0]
 800ad34:	041b      	lsls	r3, r3, #16
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800ad36:	431a      	orrs	r2, r3
                          ((uint32_t)params[12] <<  8) |
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	330c      	adds	r3, #12
 800ad3c:	781b      	ldrb	r3, [r3, #0]
 800ad3e:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[11] << 16) |
 800ad40:	4313      	orrs	r3, r2
                          (uint32_t)params[13];
 800ad42:	687a      	ldr	r2, [r7, #4]
 800ad44:	320d      	adds	r2, #13
 800ad46:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[12] <<  8) |
 800ad48:	431a      	orrs	r2, r3
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 800ad4a:	69bb      	ldr	r3, [r7, #24]
 800ad4c:	60da      	str	r2, [r3, #12]

  return 0;
 800ad4e:	2300      	movs	r3, #0
}
 800ad50:	4618      	mov	r0, r3
 800ad52:	3720      	adds	r7, #32
 800ad54:	46bd      	mov	sp, r7
 800ad56:	bd80      	pop	{r7, pc}

0800ad58 <SCSI_ReadFormatCapacity>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadFormatCapacity(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800ad58:	b580      	push	{r7, lr}
 800ad5a:	b088      	sub	sp, #32
 800ad5c:	af00      	add	r7, sp, #0
 800ad5e:	60f8      	str	r0, [r7, #12]
 800ad60:	460b      	mov	r3, r1
 800ad62:	607a      	str	r2, [r7, #4]
 800ad64:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  uint16_t blk_size;
  uint32_t blk_nbr;
  uint16_t i;
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ad66:	68fb      	ldr	r3, [r7, #12]
 800ad68:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ad6c:	68fb      	ldr	r3, [r7, #12]
 800ad6e:	32b0      	adds	r2, #176	@ 0xb0
 800ad70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ad74:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 800ad76:	69bb      	ldr	r3, [r7, #24]
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	d102      	bne.n	800ad82 <SCSI_ReadFormatCapacity+0x2a>
  {
    return -1;
 800ad7c:	f04f 33ff 	mov.w	r3, #4294967295
 800ad80:	e061      	b.n	800ae46 <SCSI_ReadFormatCapacity+0xee>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &blk_nbr, &blk_size);
 800ad82:	68fb      	ldr	r3, [r7, #12]
 800ad84:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ad88:	68fa      	ldr	r2, [r7, #12]
 800ad8a:	33b0      	adds	r3, #176	@ 0xb0
 800ad8c:	009b      	lsls	r3, r3, #2
 800ad8e:	4413      	add	r3, r2
 800ad90:	685b      	ldr	r3, [r3, #4]
 800ad92:	685b      	ldr	r3, [r3, #4]
 800ad94:	f107 0214 	add.w	r2, r7, #20
 800ad98:	f107 0110 	add.w	r1, r7, #16
 800ad9c:	7af8      	ldrb	r0, [r7, #11]
 800ad9e:	4798      	blx	r3
 800ada0:	4603      	mov	r3, r0
 800ada2:	75fb      	strb	r3, [r7, #23]

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 800ada4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	d104      	bne.n	800adb6 <SCSI_ReadFormatCapacity+0x5e>
 800adac:	69bb      	ldr	r3, [r7, #24]
 800adae:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 800adb2:	2b02      	cmp	r3, #2
 800adb4:	d108      	bne.n	800adc8 <SCSI_ReadFormatCapacity+0x70>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800adb6:	7af9      	ldrb	r1, [r7, #11]
 800adb8:	233a      	movs	r3, #58	@ 0x3a
 800adba:	2202      	movs	r2, #2
 800adbc:	68f8      	ldr	r0, [r7, #12]
 800adbe:	f000 f956 	bl	800b06e <SCSI_SenseCode>
    return -1;
 800adc2:	f04f 33ff 	mov.w	r3, #4294967295
 800adc6:	e03e      	b.n	800ae46 <SCSI_ReadFormatCapacity+0xee>
  }

  for (i = 0U; i < 12U ; i++)
 800adc8:	2300      	movs	r3, #0
 800adca:	83fb      	strh	r3, [r7, #30]
 800adcc:	e007      	b.n	800adde <SCSI_ReadFormatCapacity+0x86>
  {
    hmsc->bot_data[i] = 0U;
 800adce:	8bfb      	ldrh	r3, [r7, #30]
 800add0:	69ba      	ldr	r2, [r7, #24]
 800add2:	4413      	add	r3, r2
 800add4:	2200      	movs	r2, #0
 800add6:	741a      	strb	r2, [r3, #16]
  for (i = 0U; i < 12U ; i++)
 800add8:	8bfb      	ldrh	r3, [r7, #30]
 800adda:	3301      	adds	r3, #1
 800addc:	83fb      	strh	r3, [r7, #30]
 800adde:	8bfb      	ldrh	r3, [r7, #30]
 800ade0:	2b0b      	cmp	r3, #11
 800ade2:	d9f4      	bls.n	800adce <SCSI_ReadFormatCapacity+0x76>
  }

  hmsc->bot_data[3] = 0x08U;
 800ade4:	69bb      	ldr	r3, [r7, #24]
 800ade6:	2208      	movs	r2, #8
 800ade8:	74da      	strb	r2, [r3, #19]
  hmsc->bot_data[4] = (uint8_t)((blk_nbr - 1U) >> 24);
 800adea:	693b      	ldr	r3, [r7, #16]
 800adec:	3b01      	subs	r3, #1
 800adee:	0e1b      	lsrs	r3, r3, #24
 800adf0:	b2da      	uxtb	r2, r3
 800adf2:	69bb      	ldr	r3, [r7, #24]
 800adf4:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)((blk_nbr - 1U) >> 16);
 800adf6:	693b      	ldr	r3, [r7, #16]
 800adf8:	3b01      	subs	r3, #1
 800adfa:	0c1b      	lsrs	r3, r3, #16
 800adfc:	b2da      	uxtb	r2, r3
 800adfe:	69bb      	ldr	r3, [r7, #24]
 800ae00:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)((blk_nbr - 1U) >>  8);
 800ae02:	693b      	ldr	r3, [r7, #16]
 800ae04:	3b01      	subs	r3, #1
 800ae06:	0a1b      	lsrs	r3, r3, #8
 800ae08:	b2da      	uxtb	r2, r3
 800ae0a:	69bb      	ldr	r3, [r7, #24]
 800ae0c:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(blk_nbr - 1U);
 800ae0e:	693b      	ldr	r3, [r7, #16]
 800ae10:	b2db      	uxtb	r3, r3
 800ae12:	3b01      	subs	r3, #1
 800ae14:	b2da      	uxtb	r2, r3
 800ae16:	69bb      	ldr	r3, [r7, #24]
 800ae18:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data[8] = 0x02U;
 800ae1a:	69bb      	ldr	r3, [r7, #24]
 800ae1c:	2202      	movs	r2, #2
 800ae1e:	761a      	strb	r2, [r3, #24]
  hmsc->bot_data[9] = (uint8_t)(blk_size >>  16);
 800ae20:	8abb      	ldrh	r3, [r7, #20]
 800ae22:	141b      	asrs	r3, r3, #16
 800ae24:	b2da      	uxtb	r2, r3
 800ae26:	69bb      	ldr	r3, [r7, #24]
 800ae28:	765a      	strb	r2, [r3, #25]
  hmsc->bot_data[10] = (uint8_t)(blk_size >>  8);
 800ae2a:	8abb      	ldrh	r3, [r7, #20]
 800ae2c:	0a1b      	lsrs	r3, r3, #8
 800ae2e:	b29b      	uxth	r3, r3
 800ae30:	b2da      	uxtb	r2, r3
 800ae32:	69bb      	ldr	r3, [r7, #24]
 800ae34:	769a      	strb	r2, [r3, #26]
  hmsc->bot_data[11] = (uint8_t)(blk_size);
 800ae36:	8abb      	ldrh	r3, [r7, #20]
 800ae38:	b2da      	uxtb	r2, r3
 800ae3a:	69bb      	ldr	r3, [r7, #24]
 800ae3c:	76da      	strb	r2, [r3, #27]

  hmsc->bot_data_length = 12U;
 800ae3e:	69bb      	ldr	r3, [r7, #24]
 800ae40:	220c      	movs	r2, #12
 800ae42:	60da      	str	r2, [r3, #12]

  return 0;
 800ae44:	2300      	movs	r3, #0
}
 800ae46:	4618      	mov	r0, r3
 800ae48:	3720      	adds	r7, #32
 800ae4a:	46bd      	mov	sp, r7
 800ae4c:	bd80      	pop	{r7, pc}
	...

0800ae50 <SCSI_ModeSense6>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ModeSense6(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800ae50:	b580      	push	{r7, lr}
 800ae52:	b086      	sub	sp, #24
 800ae54:	af00      	add	r7, sp, #0
 800ae56:	60f8      	str	r0, [r7, #12]
 800ae58:	460b      	mov	r3, r1
 800ae5a:	607a      	str	r2, [r7, #4]
 800ae5c:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ae5e:	68fb      	ldr	r3, [r7, #12]
 800ae60:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ae64:	68fb      	ldr	r3, [r7, #12]
 800ae66:	32b0      	adds	r2, #176	@ 0xb0
 800ae68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae6c:	613b      	str	r3, [r7, #16]
  uint16_t len = MODE_SENSE6_LEN;
 800ae6e:	2304      	movs	r3, #4
 800ae70:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 800ae72:	693b      	ldr	r3, [r7, #16]
 800ae74:	2b00      	cmp	r3, #0
 800ae76:	d102      	bne.n	800ae7e <SCSI_ModeSense6+0x2e>
  {
    return -1;
 800ae78:	f04f 33ff 	mov.w	r3, #4294967295
 800ae7c:	e027      	b.n	800aece <SCSI_ModeSense6+0x7e>
  }

  /* Check If media is write-protected */
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 800ae7e:	68fb      	ldr	r3, [r7, #12]
 800ae80:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ae84:	68fa      	ldr	r2, [r7, #12]
 800ae86:	33b0      	adds	r3, #176	@ 0xb0
 800ae88:	009b      	lsls	r3, r3, #2
 800ae8a:	4413      	add	r3, r2
 800ae8c:	685b      	ldr	r3, [r3, #4]
 800ae8e:	68db      	ldr	r3, [r3, #12]
 800ae90:	7afa      	ldrb	r2, [r7, #11]
 800ae92:	4610      	mov	r0, r2
 800ae94:	4798      	blx	r3
 800ae96:	4603      	mov	r3, r0
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	d006      	beq.n	800aeaa <SCSI_ModeSense6+0x5a>
  {
    MSC_Mode_Sense6_data[2] |= 0x80U;
 800ae9c:	4b0e      	ldr	r3, [pc, #56]	@ (800aed8 <SCSI_ModeSense6+0x88>)
 800ae9e:	789b      	ldrb	r3, [r3, #2]
 800aea0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800aea4:	b2da      	uxtb	r2, r3
 800aea6:	4b0c      	ldr	r3, [pc, #48]	@ (800aed8 <SCSI_ModeSense6+0x88>)
 800aea8:	709a      	strb	r2, [r3, #2]
  }

  if (params[4] <= len)
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	3304      	adds	r3, #4
 800aeae:	781b      	ldrb	r3, [r3, #0]
 800aeb0:	461a      	mov	r2, r3
 800aeb2:	8afb      	ldrh	r3, [r7, #22]
 800aeb4:	4293      	cmp	r3, r2
 800aeb6:	d303      	bcc.n	800aec0 <SCSI_ModeSense6+0x70>
  {
    len = params[4];
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	3304      	adds	r3, #4
 800aebc:	781b      	ldrb	r3, [r3, #0]
 800aebe:	82fb      	strh	r3, [r7, #22]
  }

  (void)SCSI_UpdateBotData(hmsc, MSC_Mode_Sense6_data, len);
 800aec0:	8afb      	ldrh	r3, [r7, #22]
 800aec2:	461a      	mov	r2, r3
 800aec4:	4904      	ldr	r1, [pc, #16]	@ (800aed8 <SCSI_ModeSense6+0x88>)
 800aec6:	6938      	ldr	r0, [r7, #16]
 800aec8:	f000 fe3e 	bl	800bb48 <SCSI_UpdateBotData>

  return 0;
 800aecc:	2300      	movs	r3, #0
}
 800aece:	4618      	mov	r0, r3
 800aed0:	3718      	adds	r7, #24
 800aed2:	46bd      	mov	sp, r7
 800aed4:	bd80      	pop	{r7, pc}
 800aed6:	bf00      	nop
 800aed8:	24000084 	.word	0x24000084

0800aedc <SCSI_ModeSense10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ModeSense10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800aedc:	b580      	push	{r7, lr}
 800aede:	b086      	sub	sp, #24
 800aee0:	af00      	add	r7, sp, #0
 800aee2:	60f8      	str	r0, [r7, #12]
 800aee4:	460b      	mov	r3, r1
 800aee6:	607a      	str	r2, [r7, #4]
 800aee8:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800aeea:	68fb      	ldr	r3, [r7, #12]
 800aeec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aef0:	68fb      	ldr	r3, [r7, #12]
 800aef2:	32b0      	adds	r2, #176	@ 0xb0
 800aef4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aef8:	613b      	str	r3, [r7, #16]
  uint16_t len = MODE_SENSE10_LEN;
 800aefa:	2308      	movs	r3, #8
 800aefc:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 800aefe:	693b      	ldr	r3, [r7, #16]
 800af00:	2b00      	cmp	r3, #0
 800af02:	d102      	bne.n	800af0a <SCSI_ModeSense10+0x2e>
  {
    return -1;
 800af04:	f04f 33ff 	mov.w	r3, #4294967295
 800af08:	e027      	b.n	800af5a <SCSI_ModeSense10+0x7e>
  }

  /* Check If media is write-protected */
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 800af0a:	68fb      	ldr	r3, [r7, #12]
 800af0c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800af10:	68fa      	ldr	r2, [r7, #12]
 800af12:	33b0      	adds	r3, #176	@ 0xb0
 800af14:	009b      	lsls	r3, r3, #2
 800af16:	4413      	add	r3, r2
 800af18:	685b      	ldr	r3, [r3, #4]
 800af1a:	68db      	ldr	r3, [r3, #12]
 800af1c:	7afa      	ldrb	r2, [r7, #11]
 800af1e:	4610      	mov	r0, r2
 800af20:	4798      	blx	r3
 800af22:	4603      	mov	r3, r0
 800af24:	2b00      	cmp	r3, #0
 800af26:	d006      	beq.n	800af36 <SCSI_ModeSense10+0x5a>
  {
    MSC_Mode_Sense10_data[3] |= 0x80U;
 800af28:	4b0e      	ldr	r3, [pc, #56]	@ (800af64 <SCSI_ModeSense10+0x88>)
 800af2a:	78db      	ldrb	r3, [r3, #3]
 800af2c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800af30:	b2da      	uxtb	r2, r3
 800af32:	4b0c      	ldr	r3, [pc, #48]	@ (800af64 <SCSI_ModeSense10+0x88>)
 800af34:	70da      	strb	r2, [r3, #3]
  }

  if (params[8] <= len)
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	3308      	adds	r3, #8
 800af3a:	781b      	ldrb	r3, [r3, #0]
 800af3c:	461a      	mov	r2, r3
 800af3e:	8afb      	ldrh	r3, [r7, #22]
 800af40:	4293      	cmp	r3, r2
 800af42:	d303      	bcc.n	800af4c <SCSI_ModeSense10+0x70>
  {
    len = params[8];
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	3308      	adds	r3, #8
 800af48:	781b      	ldrb	r3, [r3, #0]
 800af4a:	82fb      	strh	r3, [r7, #22]
  }

  (void)SCSI_UpdateBotData(hmsc, MSC_Mode_Sense10_data, len);
 800af4c:	8afb      	ldrh	r3, [r7, #22]
 800af4e:	461a      	mov	r2, r3
 800af50:	4904      	ldr	r1, [pc, #16]	@ (800af64 <SCSI_ModeSense10+0x88>)
 800af52:	6938      	ldr	r0, [r7, #16]
 800af54:	f000 fdf8 	bl	800bb48 <SCSI_UpdateBotData>

  return 0;
 800af58:	2300      	movs	r3, #0
}
 800af5a:	4618      	mov	r0, r3
 800af5c:	3718      	adds	r7, #24
 800af5e:	46bd      	mov	sp, r7
 800af60:	bd80      	pop	{r7, pc}
 800af62:	bf00      	nop
 800af64:	24000088 	.word	0x24000088

0800af68 <SCSI_RequestSense>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_RequestSense(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800af68:	b580      	push	{r7, lr}
 800af6a:	b086      	sub	sp, #24
 800af6c:	af00      	add	r7, sp, #0
 800af6e:	60f8      	str	r0, [r7, #12]
 800af70:	460b      	mov	r3, r1
 800af72:	607a      	str	r2, [r7, #4]
 800af74:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  uint8_t i;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800af76:	68fb      	ldr	r3, [r7, #12]
 800af78:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800af7c:	68fb      	ldr	r3, [r7, #12]
 800af7e:	32b0      	adds	r2, #176	@ 0xb0
 800af80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800af84:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 800af86:	693b      	ldr	r3, [r7, #16]
 800af88:	2b00      	cmp	r3, #0
 800af8a:	d102      	bne.n	800af92 <SCSI_RequestSense+0x2a>
  {
    return -1;
 800af8c:	f04f 33ff 	mov.w	r3, #4294967295
 800af90:	e069      	b.n	800b066 <SCSI_RequestSense+0xfe>
  }

  if (hmsc->cbw.dDataLength == 0U)
 800af92:	693b      	ldr	r3, [r7, #16]
 800af94:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800af98:	2b00      	cmp	r3, #0
 800af9a:	d10a      	bne.n	800afb2 <SCSI_RequestSense+0x4a>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800af9c:	693b      	ldr	r3, [r7, #16]
 800af9e:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800afa2:	2320      	movs	r3, #32
 800afa4:	2205      	movs	r2, #5
 800afa6:	68f8      	ldr	r0, [r7, #12]
 800afa8:	f000 f861 	bl	800b06e <SCSI_SenseCode>
    return -1;
 800afac:	f04f 33ff 	mov.w	r3, #4294967295
 800afb0:	e059      	b.n	800b066 <SCSI_RequestSense+0xfe>
  }

  for (i = 0U; i < REQUEST_SENSE_DATA_LEN; i++)
 800afb2:	2300      	movs	r3, #0
 800afb4:	75fb      	strb	r3, [r7, #23]
 800afb6:	e007      	b.n	800afc8 <SCSI_RequestSense+0x60>
  {
    hmsc->bot_data[i] = 0U;
 800afb8:	7dfb      	ldrb	r3, [r7, #23]
 800afba:	693a      	ldr	r2, [r7, #16]
 800afbc:	4413      	add	r3, r2
 800afbe:	2200      	movs	r2, #0
 800afc0:	741a      	strb	r2, [r3, #16]
  for (i = 0U; i < REQUEST_SENSE_DATA_LEN; i++)
 800afc2:	7dfb      	ldrb	r3, [r7, #23]
 800afc4:	3301      	adds	r3, #1
 800afc6:	75fb      	strb	r3, [r7, #23]
 800afc8:	7dfb      	ldrb	r3, [r7, #23]
 800afca:	2b11      	cmp	r3, #17
 800afcc:	d9f4      	bls.n	800afb8 <SCSI_RequestSense+0x50>
  }

  hmsc->bot_data[0] = 0x70U;
 800afce:	693b      	ldr	r3, [r7, #16]
 800afd0:	2270      	movs	r2, #112	@ 0x70
 800afd2:	741a      	strb	r2, [r3, #16]
  hmsc->bot_data[7] = REQUEST_SENSE_DATA_LEN - 6U;
 800afd4:	693b      	ldr	r3, [r7, #16]
 800afd6:	220c      	movs	r2, #12
 800afd8:	75da      	strb	r2, [r3, #23]

  if ((hmsc->scsi_sense_head != hmsc->scsi_sense_tail))
 800afda:	693b      	ldr	r3, [r7, #16]
 800afdc:	f893 2260 	ldrb.w	r2, [r3, #608]	@ 0x260
 800afe0:	693b      	ldr	r3, [r7, #16]
 800afe2:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 800afe6:	429a      	cmp	r2, r3
 800afe8:	d02e      	beq.n	800b048 <SCSI_RequestSense+0xe0>
  {
    hmsc->bot_data[2] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].Skey;
 800afea:	693b      	ldr	r3, [r7, #16]
 800afec:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 800aff0:	461a      	mov	r2, r3
 800aff2:	693b      	ldr	r3, [r7, #16]
 800aff4:	3248      	adds	r2, #72	@ 0x48
 800aff6:	f813 2032 	ldrb.w	r2, [r3, r2, lsl #3]
 800affa:	693b      	ldr	r3, [r7, #16]
 800affc:	749a      	strb	r2, [r3, #18]
    hmsc->bot_data[12] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASC;
 800affe:	693b      	ldr	r3, [r7, #16]
 800b000:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 800b004:	693a      	ldr	r2, [r7, #16]
 800b006:	3348      	adds	r3, #72	@ 0x48
 800b008:	00db      	lsls	r3, r3, #3
 800b00a:	4413      	add	r3, r2
 800b00c:	791a      	ldrb	r2, [r3, #4]
 800b00e:	693b      	ldr	r3, [r7, #16]
 800b010:	771a      	strb	r2, [r3, #28]
    hmsc->bot_data[13] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASCQ;
 800b012:	693b      	ldr	r3, [r7, #16]
 800b014:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 800b018:	693a      	ldr	r2, [r7, #16]
 800b01a:	3348      	adds	r3, #72	@ 0x48
 800b01c:	00db      	lsls	r3, r3, #3
 800b01e:	4413      	add	r3, r2
 800b020:	795a      	ldrb	r2, [r3, #5]
 800b022:	693b      	ldr	r3, [r7, #16]
 800b024:	775a      	strb	r2, [r3, #29]
    hmsc->scsi_sense_head++;
 800b026:	693b      	ldr	r3, [r7, #16]
 800b028:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 800b02c:	3301      	adds	r3, #1
 800b02e:	b2da      	uxtb	r2, r3
 800b030:	693b      	ldr	r3, [r7, #16]
 800b032:	f883 2260 	strb.w	r2, [r3, #608]	@ 0x260

    if (hmsc->scsi_sense_head == SENSE_LIST_DEEPTH)
 800b036:	693b      	ldr	r3, [r7, #16]
 800b038:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 800b03c:	2b04      	cmp	r3, #4
 800b03e:	d103      	bne.n	800b048 <SCSI_RequestSense+0xe0>
    {
      hmsc->scsi_sense_head = 0U;
 800b040:	693b      	ldr	r3, [r7, #16]
 800b042:	2200      	movs	r2, #0
 800b044:	f883 2260 	strb.w	r2, [r3, #608]	@ 0x260
    }
  }

  hmsc->bot_data_length = REQUEST_SENSE_DATA_LEN;
 800b048:	693b      	ldr	r3, [r7, #16]
 800b04a:	2212      	movs	r2, #18
 800b04c:	60da      	str	r2, [r3, #12]

  if (params[4] <= REQUEST_SENSE_DATA_LEN)
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	3304      	adds	r3, #4
 800b052:	781b      	ldrb	r3, [r3, #0]
 800b054:	2b12      	cmp	r3, #18
 800b056:	d805      	bhi.n	800b064 <SCSI_RequestSense+0xfc>
  {
    hmsc->bot_data_length = params[4];
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	3304      	adds	r3, #4
 800b05c:	781b      	ldrb	r3, [r3, #0]
 800b05e:	461a      	mov	r2, r3
 800b060:	693b      	ldr	r3, [r7, #16]
 800b062:	60da      	str	r2, [r3, #12]
  }

  return 0;
 800b064:	2300      	movs	r3, #0
}
 800b066:	4618      	mov	r0, r3
 800b068:	3718      	adds	r7, #24
 800b06a:	46bd      	mov	sp, r7
 800b06c:	bd80      	pop	{r7, pc}

0800b06e <SCSI_SenseCode>:
  * @param  ASC: Additional Sense Code
  * @retval none

  */
void SCSI_SenseCode(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t sKey, uint8_t ASC)
{
 800b06e:	b480      	push	{r7}
 800b070:	b085      	sub	sp, #20
 800b072:	af00      	add	r7, sp, #0
 800b074:	6078      	str	r0, [r7, #4]
 800b076:	4608      	mov	r0, r1
 800b078:	4611      	mov	r1, r2
 800b07a:	461a      	mov	r2, r3
 800b07c:	4603      	mov	r3, r0
 800b07e:	70fb      	strb	r3, [r7, #3]
 800b080:	460b      	mov	r3, r1
 800b082:	70bb      	strb	r3, [r7, #2]
 800b084:	4613      	mov	r3, r2
 800b086:	707b      	strb	r3, [r7, #1]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	32b0      	adds	r2, #176	@ 0xb0
 800b092:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b096:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 800b098:	68fb      	ldr	r3, [r7, #12]
 800b09a:	2b00      	cmp	r3, #0
 800b09c:	d02c      	beq.n	800b0f8 <SCSI_SenseCode+0x8a>
  {
    return;
  }

  hmsc->scsi_sense[hmsc->scsi_sense_tail].Skey = sKey;
 800b09e:	68fb      	ldr	r3, [r7, #12]
 800b0a0:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 800b0a4:	461a      	mov	r2, r3
 800b0a6:	68fb      	ldr	r3, [r7, #12]
 800b0a8:	3248      	adds	r2, #72	@ 0x48
 800b0aa:	78b9      	ldrb	r1, [r7, #2]
 800b0ac:	f803 1032 	strb.w	r1, [r3, r2, lsl #3]
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.b.ASC = ASC;
 800b0b0:	68fb      	ldr	r3, [r7, #12]
 800b0b2:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 800b0b6:	68fa      	ldr	r2, [r7, #12]
 800b0b8:	3348      	adds	r3, #72	@ 0x48
 800b0ba:	00db      	lsls	r3, r3, #3
 800b0bc:	4413      	add	r3, r2
 800b0be:	787a      	ldrb	r2, [r7, #1]
 800b0c0:	711a      	strb	r2, [r3, #4]
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.b.ASCQ = 0U;
 800b0c2:	68fb      	ldr	r3, [r7, #12]
 800b0c4:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 800b0c8:	68fa      	ldr	r2, [r7, #12]
 800b0ca:	3348      	adds	r3, #72	@ 0x48
 800b0cc:	00db      	lsls	r3, r3, #3
 800b0ce:	4413      	add	r3, r2
 800b0d0:	2200      	movs	r2, #0
 800b0d2:	715a      	strb	r2, [r3, #5]
  hmsc->scsi_sense_tail++;
 800b0d4:	68fb      	ldr	r3, [r7, #12]
 800b0d6:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 800b0da:	3301      	adds	r3, #1
 800b0dc:	b2da      	uxtb	r2, r3
 800b0de:	68fb      	ldr	r3, [r7, #12]
 800b0e0:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261

  if (hmsc->scsi_sense_tail == SENSE_LIST_DEEPTH)
 800b0e4:	68fb      	ldr	r3, [r7, #12]
 800b0e6:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 800b0ea:	2b04      	cmp	r3, #4
 800b0ec:	d105      	bne.n	800b0fa <SCSI_SenseCode+0x8c>
  {
    hmsc->scsi_sense_tail = 0U;
 800b0ee:	68fb      	ldr	r3, [r7, #12]
 800b0f0:	2200      	movs	r2, #0
 800b0f2:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
 800b0f6:	e000      	b.n	800b0fa <SCSI_SenseCode+0x8c>
    return;
 800b0f8:	bf00      	nop
  }
}
 800b0fa:	3714      	adds	r7, #20
 800b0fc:	46bd      	mov	sp, r7
 800b0fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b102:	4770      	bx	lr

0800b104 <SCSI_StartStopUnit>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_StartStopUnit(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800b104:	b580      	push	{r7, lr}
 800b106:	b086      	sub	sp, #24
 800b108:	af00      	add	r7, sp, #0
 800b10a:	60f8      	str	r0, [r7, #12]
 800b10c:	460b      	mov	r3, r1
 800b10e:	607a      	str	r2, [r7, #4]
 800b110:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b112:	68fb      	ldr	r3, [r7, #12]
 800b114:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b118:	68fb      	ldr	r3, [r7, #12]
 800b11a:	32b0      	adds	r2, #176	@ 0xb0
 800b11c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b120:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800b122:	697b      	ldr	r3, [r7, #20]
 800b124:	2b00      	cmp	r3, #0
 800b126:	d102      	bne.n	800b12e <SCSI_StartStopUnit+0x2a>
  {
    return -1;
 800b128:	f04f 33ff 	mov.w	r3, #4294967295
 800b12c:	e03b      	b.n	800b1a6 <SCSI_StartStopUnit+0xa2>
  }

  if ((hmsc->scsi_medium_state == SCSI_MEDIUM_LOCKED) && ((params[4] & 0x3U) == 2U))
 800b12e:	697b      	ldr	r3, [r7, #20]
 800b130:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 800b134:	2b01      	cmp	r3, #1
 800b136:	d10f      	bne.n	800b158 <SCSI_StartStopUnit+0x54>
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	3304      	adds	r3, #4
 800b13c:	781b      	ldrb	r3, [r3, #0]
 800b13e:	f003 0303 	and.w	r3, r3, #3
 800b142:	2b02      	cmp	r3, #2
 800b144:	d108      	bne.n	800b158 <SCSI_StartStopUnit+0x54>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
 800b146:	7af9      	ldrb	r1, [r7, #11]
 800b148:	2324      	movs	r3, #36	@ 0x24
 800b14a:	2205      	movs	r2, #5
 800b14c:	68f8      	ldr	r0, [r7, #12]
 800b14e:	f7ff ff8e 	bl	800b06e <SCSI_SenseCode>

    return -1;
 800b152:	f04f 33ff 	mov.w	r3, #4294967295
 800b156:	e026      	b.n	800b1a6 <SCSI_StartStopUnit+0xa2>
  }

  if ((params[4] & 0x3U) == 0x1U) /* START=1 */
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	3304      	adds	r3, #4
 800b15c:	781b      	ldrb	r3, [r3, #0]
 800b15e:	f003 0303 	and.w	r3, r3, #3
 800b162:	2b01      	cmp	r3, #1
 800b164:	d104      	bne.n	800b170 <SCSI_StartStopUnit+0x6c>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 800b166:	697b      	ldr	r3, [r7, #20]
 800b168:	2200      	movs	r2, #0
 800b16a:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
 800b16e:	e016      	b.n	800b19e <SCSI_StartStopUnit+0x9a>
  }
  else if ((params[4] & 0x3U) == 0x2U) /* START=0 and LOEJ Load Eject=1 */
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	3304      	adds	r3, #4
 800b174:	781b      	ldrb	r3, [r3, #0]
 800b176:	f003 0303 	and.w	r3, r3, #3
 800b17a:	2b02      	cmp	r3, #2
 800b17c:	d104      	bne.n	800b188 <SCSI_StartStopUnit+0x84>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_EJECTED;
 800b17e:	697b      	ldr	r3, [r7, #20]
 800b180:	2202      	movs	r2, #2
 800b182:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
 800b186:	e00a      	b.n	800b19e <SCSI_StartStopUnit+0x9a>
  }
  else if ((params[4] & 0x3U) == 0x3U) /* START=1 and LOEJ Load Eject=1 */
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	3304      	adds	r3, #4
 800b18c:	781b      	ldrb	r3, [r3, #0]
 800b18e:	f003 0303 	and.w	r3, r3, #3
 800b192:	2b03      	cmp	r3, #3
 800b194:	d103      	bne.n	800b19e <SCSI_StartStopUnit+0x9a>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 800b196:	697b      	ldr	r3, [r7, #20]
 800b198:	2200      	movs	r2, #0
 800b19a:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
  }
  else
  {
    /* .. */
  }
  hmsc->bot_data_length = 0U;
 800b19e:	697b      	ldr	r3, [r7, #20]
 800b1a0:	2200      	movs	r2, #0
 800b1a2:	60da      	str	r2, [r3, #12]

  return 0;
 800b1a4:	2300      	movs	r3, #0
}
 800b1a6:	4618      	mov	r0, r3
 800b1a8:	3718      	adds	r7, #24
 800b1aa:	46bd      	mov	sp, r7
 800b1ac:	bd80      	pop	{r7, pc}

0800b1ae <SCSI_AllowPreventRemovable>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_AllowPreventRemovable(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800b1ae:	b480      	push	{r7}
 800b1b0:	b087      	sub	sp, #28
 800b1b2:	af00      	add	r7, sp, #0
 800b1b4:	60f8      	str	r0, [r7, #12]
 800b1b6:	460b      	mov	r3, r1
 800b1b8:	607a      	str	r2, [r7, #4]
 800b1ba:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b1bc:	68fb      	ldr	r3, [r7, #12]
 800b1be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b1c2:	68fb      	ldr	r3, [r7, #12]
 800b1c4:	32b0      	adds	r2, #176	@ 0xb0
 800b1c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b1ca:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800b1cc:	697b      	ldr	r3, [r7, #20]
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d102      	bne.n	800b1d8 <SCSI_AllowPreventRemovable+0x2a>
  {
    return -1;
 800b1d2:	f04f 33ff 	mov.w	r3, #4294967295
 800b1d6:	e011      	b.n	800b1fc <SCSI_AllowPreventRemovable+0x4e>
  }

  if (params[4] == 0U)
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	3304      	adds	r3, #4
 800b1dc:	781b      	ldrb	r3, [r3, #0]
 800b1de:	2b00      	cmp	r3, #0
 800b1e0:	d104      	bne.n	800b1ec <SCSI_AllowPreventRemovable+0x3e>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 800b1e2:	697b      	ldr	r3, [r7, #20]
 800b1e4:	2200      	movs	r2, #0
 800b1e6:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
 800b1ea:	e003      	b.n	800b1f4 <SCSI_AllowPreventRemovable+0x46>
  }
  else
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_LOCKED;
 800b1ec:	697b      	ldr	r3, [r7, #20]
 800b1ee:	2201      	movs	r2, #1
 800b1f0:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
  }

  hmsc->bot_data_length = 0U;
 800b1f4:	697b      	ldr	r3, [r7, #20]
 800b1f6:	2200      	movs	r2, #0
 800b1f8:	60da      	str	r2, [r3, #12]

  return 0;
 800b1fa:	2300      	movs	r3, #0
}
 800b1fc:	4618      	mov	r0, r3
 800b1fe:	371c      	adds	r7, #28
 800b200:	46bd      	mov	sp, r7
 800b202:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b206:	4770      	bx	lr

0800b208 <SCSI_Read10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Read10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800b208:	b580      	push	{r7, lr}
 800b20a:	b086      	sub	sp, #24
 800b20c:	af00      	add	r7, sp, #0
 800b20e:	60f8      	str	r0, [r7, #12]
 800b210:	460b      	mov	r3, r1
 800b212:	607a      	str	r2, [r7, #4]
 800b214:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b216:	68fb      	ldr	r3, [r7, #12]
 800b218:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b21c:	68fb      	ldr	r3, [r7, #12]
 800b21e:	32b0      	adds	r2, #176	@ 0xb0
 800b220:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b224:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800b226:	697b      	ldr	r3, [r7, #20]
 800b228:	2b00      	cmp	r3, #0
 800b22a:	d102      	bne.n	800b232 <SCSI_Read10+0x2a>
  {
    return -1;
 800b22c:	f04f 33ff 	mov.w	r3, #4294967295
 800b230:	e090      	b.n	800b354 <SCSI_Read10+0x14c>
  }

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 800b232:	697b      	ldr	r3, [r7, #20]
 800b234:	7a1b      	ldrb	r3, [r3, #8]
 800b236:	2b00      	cmp	r3, #0
 800b238:	f040 8082 	bne.w	800b340 <SCSI_Read10+0x138>
  {
    /* case 10 : Ho <> Di */
    if ((hmsc->cbw.bmFlags & 0x80U) != 0x80U)
 800b23c:	697b      	ldr	r3, [r7, #20]
 800b23e:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 800b242:	b25b      	sxtb	r3, r3
 800b244:	2b00      	cmp	r3, #0
 800b246:	db0a      	blt.n	800b25e <SCSI_Read10+0x56>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800b248:	697b      	ldr	r3, [r7, #20]
 800b24a:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800b24e:	2320      	movs	r3, #32
 800b250:	2205      	movs	r2, #5
 800b252:	68f8      	ldr	r0, [r7, #12]
 800b254:	f7ff ff0b 	bl	800b06e <SCSI_SenseCode>
      return -1;
 800b258:	f04f 33ff 	mov.w	r3, #4294967295
 800b25c:	e07a      	b.n	800b354 <SCSI_Read10+0x14c>
    }

    if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 800b25e:	697b      	ldr	r3, [r7, #20]
 800b260:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 800b264:	2b02      	cmp	r3, #2
 800b266:	d108      	bne.n	800b27a <SCSI_Read10+0x72>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800b268:	7af9      	ldrb	r1, [r7, #11]
 800b26a:	233a      	movs	r3, #58	@ 0x3a
 800b26c:	2202      	movs	r2, #2
 800b26e:	68f8      	ldr	r0, [r7, #12]
 800b270:	f7ff fefd 	bl	800b06e <SCSI_SenseCode>

      return -1;
 800b274:	f04f 33ff 	mov.w	r3, #4294967295
 800b278:	e06c      	b.n	800b354 <SCSI_Read10+0x14c>
    }

    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 800b27a:	68fb      	ldr	r3, [r7, #12]
 800b27c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b280:	68fa      	ldr	r2, [r7, #12]
 800b282:	33b0      	adds	r3, #176	@ 0xb0
 800b284:	009b      	lsls	r3, r3, #2
 800b286:	4413      	add	r3, r2
 800b288:	685b      	ldr	r3, [r3, #4]
 800b28a:	689b      	ldr	r3, [r3, #8]
 800b28c:	7afa      	ldrb	r2, [r7, #11]
 800b28e:	4610      	mov	r0, r2
 800b290:	4798      	blx	r3
 800b292:	4603      	mov	r3, r0
 800b294:	2b00      	cmp	r3, #0
 800b296:	d008      	beq.n	800b2aa <SCSI_Read10+0xa2>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800b298:	7af9      	ldrb	r1, [r7, #11]
 800b29a:	233a      	movs	r3, #58	@ 0x3a
 800b29c:	2202      	movs	r2, #2
 800b29e:	68f8      	ldr	r0, [r7, #12]
 800b2a0:	f7ff fee5 	bl	800b06e <SCSI_SenseCode>
      return -1;
 800b2a4:	f04f 33ff 	mov.w	r3, #4294967295
 800b2a8:	e054      	b.n	800b354 <SCSI_Read10+0x14c>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	3302      	adds	r3, #2
 800b2ae:	781b      	ldrb	r3, [r3, #0]
 800b2b0:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	3303      	adds	r3, #3
 800b2b6:	781b      	ldrb	r3, [r3, #0]
 800b2b8:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800b2ba:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] <<  8) |
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	3304      	adds	r3, #4
 800b2c0:	781b      	ldrb	r3, [r3, #0]
 800b2c2:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 800b2c4:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 800b2c6:	687a      	ldr	r2, [r7, #4]
 800b2c8:	3205      	adds	r2, #5
 800b2ca:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] <<  8) |
 800b2cc:	431a      	orrs	r2, r3
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800b2ce:	697b      	ldr	r3, [r7, #20]
 800b2d0:	f8c3 226c 	str.w	r2, [r3, #620]	@ 0x26c

    hmsc->scsi_blk_len = ((uint32_t)params[7] <<  8) | (uint32_t)params[8];
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	3307      	adds	r3, #7
 800b2d8:	781b      	ldrb	r3, [r3, #0]
 800b2da:	021b      	lsls	r3, r3, #8
 800b2dc:	687a      	ldr	r2, [r7, #4]
 800b2de:	3208      	adds	r2, #8
 800b2e0:	7812      	ldrb	r2, [r2, #0]
 800b2e2:	431a      	orrs	r2, r3
 800b2e4:	697b      	ldr	r3, [r7, #20]
 800b2e6:	f8c3 2270 	str.w	r2, [r3, #624]	@ 0x270

    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 800b2ea:	697b      	ldr	r3, [r7, #20]
 800b2ec:	f8d3 226c 	ldr.w	r2, [r3, #620]	@ 0x26c
 800b2f0:	697b      	ldr	r3, [r7, #20]
 800b2f2:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 800b2f6:	7af9      	ldrb	r1, [r7, #11]
 800b2f8:	68f8      	ldr	r0, [r7, #12]
 800b2fa:	f000 fadc 	bl	800b8b6 <SCSI_CheckAddressRange>
 800b2fe:	4603      	mov	r3, r0
 800b300:	2b00      	cmp	r3, #0
 800b302:	da02      	bge.n	800b30a <SCSI_Read10+0x102>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 800b304:	f04f 33ff 	mov.w	r3, #4294967295
 800b308:	e024      	b.n	800b354 <SCSI_Read10+0x14c>
    }

    /* cases 4,5 : Hi <> Dn */
    if (hmsc->cbw.dDataLength != (hmsc->scsi_blk_len * hmsc->scsi_blk_size))
 800b30a:	697b      	ldr	r3, [r7, #20]
 800b30c:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 800b310:	697b      	ldr	r3, [r7, #20]
 800b312:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 800b316:	6979      	ldr	r1, [r7, #20]
 800b318:	f8b1 1264 	ldrh.w	r1, [r1, #612]	@ 0x264
 800b31c:	fb01 f303 	mul.w	r3, r1, r3
 800b320:	429a      	cmp	r2, r3
 800b322:	d00a      	beq.n	800b33a <SCSI_Read10+0x132>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800b324:	697b      	ldr	r3, [r7, #20]
 800b326:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800b32a:	2320      	movs	r3, #32
 800b32c:	2205      	movs	r2, #5
 800b32e:	68f8      	ldr	r0, [r7, #12]
 800b330:	f7ff fe9d 	bl	800b06e <SCSI_SenseCode>
      return -1;
 800b334:	f04f 33ff 	mov.w	r3, #4294967295
 800b338:	e00c      	b.n	800b354 <SCSI_Read10+0x14c>
    }

    hmsc->bot_state = USBD_BOT_DATA_IN;
 800b33a:	697b      	ldr	r3, [r7, #20]
 800b33c:	2202      	movs	r2, #2
 800b33e:	721a      	strb	r2, [r3, #8]
  }
  hmsc->bot_data_length = MSC_MEDIA_PACKET;
 800b340:	697b      	ldr	r3, [r7, #20]
 800b342:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b346:	60da      	str	r2, [r3, #12]

  return SCSI_ProcessRead(pdev, lun);
 800b348:	7afb      	ldrb	r3, [r7, #11]
 800b34a:	4619      	mov	r1, r3
 800b34c:	68f8      	ldr	r0, [r7, #12]
 800b34e:	f000 fadf 	bl	800b910 <SCSI_ProcessRead>
 800b352:	4603      	mov	r3, r0
}
 800b354:	4618      	mov	r0, r3
 800b356:	3718      	adds	r7, #24
 800b358:	46bd      	mov	sp, r7
 800b35a:	bd80      	pop	{r7, pc}

0800b35c <SCSI_Read12>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Read12(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800b35c:	b580      	push	{r7, lr}
 800b35e:	b086      	sub	sp, #24
 800b360:	af00      	add	r7, sp, #0
 800b362:	60f8      	str	r0, [r7, #12]
 800b364:	460b      	mov	r3, r1
 800b366:	607a      	str	r2, [r7, #4]
 800b368:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b36a:	68fb      	ldr	r3, [r7, #12]
 800b36c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b370:	68fb      	ldr	r3, [r7, #12]
 800b372:	32b0      	adds	r2, #176	@ 0xb0
 800b374:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b378:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800b37a:	697b      	ldr	r3, [r7, #20]
 800b37c:	2b00      	cmp	r3, #0
 800b37e:	d102      	bne.n	800b386 <SCSI_Read12+0x2a>
  {
    return -1;
 800b380:	f04f 33ff 	mov.w	r3, #4294967295
 800b384:	e09a      	b.n	800b4bc <SCSI_Read12+0x160>
  }

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 800b386:	697b      	ldr	r3, [r7, #20]
 800b388:	7a1b      	ldrb	r3, [r3, #8]
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	f040 808c 	bne.w	800b4a8 <SCSI_Read12+0x14c>
  {
    /* case 10 : Ho <> Di */
    if ((hmsc->cbw.bmFlags & 0x80U) != 0x80U)
 800b390:	697b      	ldr	r3, [r7, #20]
 800b392:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 800b396:	b25b      	sxtb	r3, r3
 800b398:	2b00      	cmp	r3, #0
 800b39a:	db0a      	blt.n	800b3b2 <SCSI_Read12+0x56>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800b39c:	697b      	ldr	r3, [r7, #20]
 800b39e:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800b3a2:	2320      	movs	r3, #32
 800b3a4:	2205      	movs	r2, #5
 800b3a6:	68f8      	ldr	r0, [r7, #12]
 800b3a8:	f7ff fe61 	bl	800b06e <SCSI_SenseCode>
      return -1;
 800b3ac:	f04f 33ff 	mov.w	r3, #4294967295
 800b3b0:	e084      	b.n	800b4bc <SCSI_Read12+0x160>
    }

    if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 800b3b2:	697b      	ldr	r3, [r7, #20]
 800b3b4:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 800b3b8:	2b02      	cmp	r3, #2
 800b3ba:	d108      	bne.n	800b3ce <SCSI_Read12+0x72>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800b3bc:	7af9      	ldrb	r1, [r7, #11]
 800b3be:	233a      	movs	r3, #58	@ 0x3a
 800b3c0:	2202      	movs	r2, #2
 800b3c2:	68f8      	ldr	r0, [r7, #12]
 800b3c4:	f7ff fe53 	bl	800b06e <SCSI_SenseCode>
      return -1;
 800b3c8:	f04f 33ff 	mov.w	r3, #4294967295
 800b3cc:	e076      	b.n	800b4bc <SCSI_Read12+0x160>
    }

    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 800b3ce:	68fb      	ldr	r3, [r7, #12]
 800b3d0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b3d4:	68fa      	ldr	r2, [r7, #12]
 800b3d6:	33b0      	adds	r3, #176	@ 0xb0
 800b3d8:	009b      	lsls	r3, r3, #2
 800b3da:	4413      	add	r3, r2
 800b3dc:	685b      	ldr	r3, [r3, #4]
 800b3de:	689b      	ldr	r3, [r3, #8]
 800b3e0:	7afa      	ldrb	r2, [r7, #11]
 800b3e2:	4610      	mov	r0, r2
 800b3e4:	4798      	blx	r3
 800b3e6:	4603      	mov	r3, r0
 800b3e8:	2b00      	cmp	r3, #0
 800b3ea:	d008      	beq.n	800b3fe <SCSI_Read12+0xa2>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800b3ec:	7af9      	ldrb	r1, [r7, #11]
 800b3ee:	233a      	movs	r3, #58	@ 0x3a
 800b3f0:	2202      	movs	r2, #2
 800b3f2:	68f8      	ldr	r0, [r7, #12]
 800b3f4:	f7ff fe3b 	bl	800b06e <SCSI_SenseCode>
      return -1;
 800b3f8:	f04f 33ff 	mov.w	r3, #4294967295
 800b3fc:	e05e      	b.n	800b4bc <SCSI_Read12+0x160>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	3302      	adds	r3, #2
 800b402:	781b      	ldrb	r3, [r3, #0]
 800b404:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	3303      	adds	r3, #3
 800b40a:	781b      	ldrb	r3, [r3, #0]
 800b40c:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800b40e:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] <<  8) |
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	3304      	adds	r3, #4
 800b414:	781b      	ldrb	r3, [r3, #0]
 800b416:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 800b418:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 800b41a:	687a      	ldr	r2, [r7, #4]
 800b41c:	3205      	adds	r2, #5
 800b41e:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] <<  8) |
 800b420:	431a      	orrs	r2, r3
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800b422:	697b      	ldr	r3, [r7, #20]
 800b424:	f8c3 226c 	str.w	r2, [r3, #620]	@ 0x26c

    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	3306      	adds	r3, #6
 800b42c:	781b      	ldrb	r3, [r3, #0]
 800b42e:	061a      	lsls	r2, r3, #24
                         ((uint32_t)params[7] << 16) |
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	3307      	adds	r3, #7
 800b434:	781b      	ldrb	r3, [r3, #0]
 800b436:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 800b438:	431a      	orrs	r2, r3
                         ((uint32_t)params[8] << 8) |
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	3308      	adds	r3, #8
 800b43e:	781b      	ldrb	r3, [r3, #0]
 800b440:	021b      	lsls	r3, r3, #8
                         ((uint32_t)params[7] << 16) |
 800b442:	4313      	orrs	r3, r2
                         (uint32_t)params[9];
 800b444:	687a      	ldr	r2, [r7, #4]
 800b446:	3209      	adds	r2, #9
 800b448:	7812      	ldrb	r2, [r2, #0]
                         ((uint32_t)params[8] << 8) |
 800b44a:	431a      	orrs	r2, r3
    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 800b44c:	697b      	ldr	r3, [r7, #20]
 800b44e:	f8c3 2270 	str.w	r2, [r3, #624]	@ 0x270

    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 800b452:	697b      	ldr	r3, [r7, #20]
 800b454:	f8d3 226c 	ldr.w	r2, [r3, #620]	@ 0x26c
 800b458:	697b      	ldr	r3, [r7, #20]
 800b45a:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 800b45e:	7af9      	ldrb	r1, [r7, #11]
 800b460:	68f8      	ldr	r0, [r7, #12]
 800b462:	f000 fa28 	bl	800b8b6 <SCSI_CheckAddressRange>
 800b466:	4603      	mov	r3, r0
 800b468:	2b00      	cmp	r3, #0
 800b46a:	da02      	bge.n	800b472 <SCSI_Read12+0x116>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 800b46c:	f04f 33ff 	mov.w	r3, #4294967295
 800b470:	e024      	b.n	800b4bc <SCSI_Read12+0x160>
    }

    /* cases 4,5 : Hi <> Dn */
    if (hmsc->cbw.dDataLength != (hmsc->scsi_blk_len * hmsc->scsi_blk_size))
 800b472:	697b      	ldr	r3, [r7, #20]
 800b474:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 800b478:	697b      	ldr	r3, [r7, #20]
 800b47a:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 800b47e:	6979      	ldr	r1, [r7, #20]
 800b480:	f8b1 1264 	ldrh.w	r1, [r1, #612]	@ 0x264
 800b484:	fb01 f303 	mul.w	r3, r1, r3
 800b488:	429a      	cmp	r2, r3
 800b48a:	d00a      	beq.n	800b4a2 <SCSI_Read12+0x146>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800b48c:	697b      	ldr	r3, [r7, #20]
 800b48e:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800b492:	2320      	movs	r3, #32
 800b494:	2205      	movs	r2, #5
 800b496:	68f8      	ldr	r0, [r7, #12]
 800b498:	f7ff fde9 	bl	800b06e <SCSI_SenseCode>
      return -1;
 800b49c:	f04f 33ff 	mov.w	r3, #4294967295
 800b4a0:	e00c      	b.n	800b4bc <SCSI_Read12+0x160>
    }

    hmsc->bot_state = USBD_BOT_DATA_IN;
 800b4a2:	697b      	ldr	r3, [r7, #20]
 800b4a4:	2202      	movs	r2, #2
 800b4a6:	721a      	strb	r2, [r3, #8]
  }
  hmsc->bot_data_length = MSC_MEDIA_PACKET;
 800b4a8:	697b      	ldr	r3, [r7, #20]
 800b4aa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b4ae:	60da      	str	r2, [r3, #12]

  return SCSI_ProcessRead(pdev, lun);
 800b4b0:	7afb      	ldrb	r3, [r7, #11]
 800b4b2:	4619      	mov	r1, r3
 800b4b4:	68f8      	ldr	r0, [r7, #12]
 800b4b6:	f000 fa2b 	bl	800b910 <SCSI_ProcessRead>
 800b4ba:	4603      	mov	r3, r0
}
 800b4bc:	4618      	mov	r0, r3
 800b4be:	3718      	adds	r7, #24
 800b4c0:	46bd      	mov	sp, r7
 800b4c2:	bd80      	pop	{r7, pc}

0800b4c4 <SCSI_Write10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Write10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800b4c4:	b580      	push	{r7, lr}
 800b4c6:	b086      	sub	sp, #24
 800b4c8:	af00      	add	r7, sp, #0
 800b4ca:	60f8      	str	r0, [r7, #12]
 800b4cc:	460b      	mov	r3, r1
 800b4ce:	607a      	str	r2, [r7, #4]
 800b4d0:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b4d2:	68fb      	ldr	r3, [r7, #12]
 800b4d4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b4d8:	68fb      	ldr	r3, [r7, #12]
 800b4da:	32b0      	adds	r2, #176	@ 0xb0
 800b4dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b4e0:	617b      	str	r3, [r7, #20]
  uint32_t len;

  if (hmsc == NULL)
 800b4e2:	697b      	ldr	r3, [r7, #20]
 800b4e4:	2b00      	cmp	r3, #0
 800b4e6:	d102      	bne.n	800b4ee <SCSI_Write10+0x2a>
  {
    return -1;
 800b4e8:	f04f 33ff 	mov.w	r3, #4294967295
 800b4ec:	e0ba      	b.n	800b664 <SCSI_Write10+0x1a0>
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 800b4ee:	697b      	ldr	r3, [r7, #20]
 800b4f0:	7a1b      	ldrb	r3, [r3, #8]
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	f040 80b0 	bne.w	800b658 <SCSI_Write10+0x194>
  {
    if (hmsc->cbw.dDataLength == 0U)
 800b4f8:	697b      	ldr	r3, [r7, #20]
 800b4fa:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	d10a      	bne.n	800b518 <SCSI_Write10+0x54>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800b502:	697b      	ldr	r3, [r7, #20]
 800b504:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800b508:	2320      	movs	r3, #32
 800b50a:	2205      	movs	r2, #5
 800b50c:	68f8      	ldr	r0, [r7, #12]
 800b50e:	f7ff fdae 	bl	800b06e <SCSI_SenseCode>
      return -1;
 800b512:	f04f 33ff 	mov.w	r3, #4294967295
 800b516:	e0a5      	b.n	800b664 <SCSI_Write10+0x1a0>
    }

    /* case 8 : Hi <> Do */
    if ((hmsc->cbw.bmFlags & 0x80U) == 0x80U)
 800b518:	697b      	ldr	r3, [r7, #20]
 800b51a:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 800b51e:	b25b      	sxtb	r3, r3
 800b520:	2b00      	cmp	r3, #0
 800b522:	da0a      	bge.n	800b53a <SCSI_Write10+0x76>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800b524:	697b      	ldr	r3, [r7, #20]
 800b526:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800b52a:	2320      	movs	r3, #32
 800b52c:	2205      	movs	r2, #5
 800b52e:	68f8      	ldr	r0, [r7, #12]
 800b530:	f7ff fd9d 	bl	800b06e <SCSI_SenseCode>
      return -1;
 800b534:	f04f 33ff 	mov.w	r3, #4294967295
 800b538:	e094      	b.n	800b664 <SCSI_Write10+0x1a0>
    }

    /* Check whether Media is ready */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 800b53a:	68fb      	ldr	r3, [r7, #12]
 800b53c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b540:	68fa      	ldr	r2, [r7, #12]
 800b542:	33b0      	adds	r3, #176	@ 0xb0
 800b544:	009b      	lsls	r3, r3, #2
 800b546:	4413      	add	r3, r2
 800b548:	685b      	ldr	r3, [r3, #4]
 800b54a:	689b      	ldr	r3, [r3, #8]
 800b54c:	7afa      	ldrb	r2, [r7, #11]
 800b54e:	4610      	mov	r0, r2
 800b550:	4798      	blx	r3
 800b552:	4603      	mov	r3, r0
 800b554:	2b00      	cmp	r3, #0
 800b556:	d008      	beq.n	800b56a <SCSI_Write10+0xa6>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800b558:	7af9      	ldrb	r1, [r7, #11]
 800b55a:	233a      	movs	r3, #58	@ 0x3a
 800b55c:	2202      	movs	r2, #2
 800b55e:	68f8      	ldr	r0, [r7, #12]
 800b560:	f7ff fd85 	bl	800b06e <SCSI_SenseCode>
      return -1;
 800b564:	f04f 33ff 	mov.w	r3, #4294967295
 800b568:	e07c      	b.n	800b664 <SCSI_Write10+0x1a0>
    }

    /* Check If media is write-protected */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 800b56a:	68fb      	ldr	r3, [r7, #12]
 800b56c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b570:	68fa      	ldr	r2, [r7, #12]
 800b572:	33b0      	adds	r3, #176	@ 0xb0
 800b574:	009b      	lsls	r3, r3, #2
 800b576:	4413      	add	r3, r2
 800b578:	685b      	ldr	r3, [r3, #4]
 800b57a:	68db      	ldr	r3, [r3, #12]
 800b57c:	7afa      	ldrb	r2, [r7, #11]
 800b57e:	4610      	mov	r0, r2
 800b580:	4798      	blx	r3
 800b582:	4603      	mov	r3, r0
 800b584:	2b00      	cmp	r3, #0
 800b586:	d008      	beq.n	800b59a <SCSI_Write10+0xd6>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, WRITE_PROTECTED);
 800b588:	7af9      	ldrb	r1, [r7, #11]
 800b58a:	2327      	movs	r3, #39	@ 0x27
 800b58c:	2202      	movs	r2, #2
 800b58e:	68f8      	ldr	r0, [r7, #12]
 800b590:	f7ff fd6d 	bl	800b06e <SCSI_SenseCode>
      return -1;
 800b594:	f04f 33ff 	mov.w	r3, #4294967295
 800b598:	e064      	b.n	800b664 <SCSI_Write10+0x1a0>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	3302      	adds	r3, #2
 800b59e:	781b      	ldrb	r3, [r3, #0]
 800b5a0:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	3303      	adds	r3, #3
 800b5a6:	781b      	ldrb	r3, [r3, #0]
 800b5a8:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800b5aa:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] << 8) |
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	3304      	adds	r3, #4
 800b5b0:	781b      	ldrb	r3, [r3, #0]
 800b5b2:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 800b5b4:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 800b5b6:	687a      	ldr	r2, [r7, #4]
 800b5b8:	3205      	adds	r2, #5
 800b5ba:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] << 8) |
 800b5bc:	431a      	orrs	r2, r3
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800b5be:	697b      	ldr	r3, [r7, #20]
 800b5c0:	f8c3 226c 	str.w	r2, [r3, #620]	@ 0x26c

    hmsc->scsi_blk_len = ((uint32_t)params[7] << 8) |
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	3307      	adds	r3, #7
 800b5c8:	781b      	ldrb	r3, [r3, #0]
 800b5ca:	021b      	lsls	r3, r3, #8
                         (uint32_t)params[8];
 800b5cc:	687a      	ldr	r2, [r7, #4]
 800b5ce:	3208      	adds	r2, #8
 800b5d0:	7812      	ldrb	r2, [r2, #0]
    hmsc->scsi_blk_len = ((uint32_t)params[7] << 8) |
 800b5d2:	431a      	orrs	r2, r3
 800b5d4:	697b      	ldr	r3, [r7, #20]
 800b5d6:	f8c3 2270 	str.w	r2, [r3, #624]	@ 0x270

    /* check if LBA address is in the right range */
    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 800b5da:	697b      	ldr	r3, [r7, #20]
 800b5dc:	f8d3 226c 	ldr.w	r2, [r3, #620]	@ 0x26c
 800b5e0:	697b      	ldr	r3, [r7, #20]
 800b5e2:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 800b5e6:	7af9      	ldrb	r1, [r7, #11]
 800b5e8:	68f8      	ldr	r0, [r7, #12]
 800b5ea:	f000 f964 	bl	800b8b6 <SCSI_CheckAddressRange>
 800b5ee:	4603      	mov	r3, r0
 800b5f0:	2b00      	cmp	r3, #0
 800b5f2:	da02      	bge.n	800b5fa <SCSI_Write10+0x136>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 800b5f4:	f04f 33ff 	mov.w	r3, #4294967295
 800b5f8:	e034      	b.n	800b664 <SCSI_Write10+0x1a0>
    }

    len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 800b5fa:	697b      	ldr	r3, [r7, #20]
 800b5fc:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 800b600:	697a      	ldr	r2, [r7, #20]
 800b602:	f8b2 2264 	ldrh.w	r2, [r2, #612]	@ 0x264
 800b606:	fb02 f303 	mul.w	r3, r2, r3
 800b60a:	613b      	str	r3, [r7, #16]

    /* cases 3,11,13 : Hn,Ho <> D0 */
    if (hmsc->cbw.dDataLength != len)
 800b60c:	697b      	ldr	r3, [r7, #20]
 800b60e:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800b612:	693a      	ldr	r2, [r7, #16]
 800b614:	429a      	cmp	r2, r3
 800b616:	d00a      	beq.n	800b62e <SCSI_Write10+0x16a>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800b618:	697b      	ldr	r3, [r7, #20]
 800b61a:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800b61e:	2320      	movs	r3, #32
 800b620:	2205      	movs	r2, #5
 800b622:	68f8      	ldr	r0, [r7, #12]
 800b624:	f7ff fd23 	bl	800b06e <SCSI_SenseCode>
      return -1;
 800b628:	f04f 33ff 	mov.w	r3, #4294967295
 800b62c:	e01a      	b.n	800b664 <SCSI_Write10+0x1a0>
    }

    len = MIN(len, MSC_MEDIA_PACKET);
 800b62e:	693b      	ldr	r3, [r7, #16]
 800b630:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b634:	bf28      	it	cs
 800b636:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 800b63a:	613b      	str	r3, [r7, #16]

    /* Prepare EP to receive first data packet */
    hmsc->bot_state = USBD_BOT_DATA_OUT;
 800b63c:	697b      	ldr	r3, [r7, #20]
 800b63e:	2201      	movs	r2, #1
 800b640:	721a      	strb	r2, [r3, #8]
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 800b642:	4b0a      	ldr	r3, [pc, #40]	@ (800b66c <SCSI_Write10+0x1a8>)
 800b644:	7819      	ldrb	r1, [r3, #0]
 800b646:	697b      	ldr	r3, [r7, #20]
 800b648:	f103 0210 	add.w	r2, r3, #16
 800b64c:	693b      	ldr	r3, [r7, #16]
 800b64e:	68f8      	ldr	r0, [r7, #12]
 800b650:	f000 ff39 	bl	800c4c6 <USBD_LL_PrepareReceive>
  else /* Write Process ongoing */
  {
    return SCSI_ProcessWrite(pdev, lun);
  }

  return 0;
 800b654:	2300      	movs	r3, #0
 800b656:	e005      	b.n	800b664 <SCSI_Write10+0x1a0>
    return SCSI_ProcessWrite(pdev, lun);
 800b658:	7afb      	ldrb	r3, [r7, #11]
 800b65a:	4619      	mov	r1, r3
 800b65c:	68f8      	ldr	r0, [r7, #12]
 800b65e:	f000 f9dd 	bl	800ba1c <SCSI_ProcessWrite>
 800b662:	4603      	mov	r3, r0
}
 800b664:	4618      	mov	r0, r3
 800b666:	3718      	adds	r7, #24
 800b668:	46bd      	mov	sp, r7
 800b66a:	bd80      	pop	{r7, pc}
 800b66c:	24000073 	.word	0x24000073

0800b670 <SCSI_Write12>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Write12(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800b670:	b580      	push	{r7, lr}
 800b672:	b086      	sub	sp, #24
 800b674:	af00      	add	r7, sp, #0
 800b676:	60f8      	str	r0, [r7, #12]
 800b678:	460b      	mov	r3, r1
 800b67a:	607a      	str	r2, [r7, #4]
 800b67c:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b67e:	68fb      	ldr	r3, [r7, #12]
 800b680:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b684:	68fb      	ldr	r3, [r7, #12]
 800b686:	32b0      	adds	r2, #176	@ 0xb0
 800b688:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b68c:	617b      	str	r3, [r7, #20]
  uint32_t len;

  if (hmsc == NULL)
 800b68e:	697b      	ldr	r3, [r7, #20]
 800b690:	2b00      	cmp	r3, #0
 800b692:	d102      	bne.n	800b69a <SCSI_Write12+0x2a>
  {
    return -1;
 800b694:	f04f 33ff 	mov.w	r3, #4294967295
 800b698:	e0ca      	b.n	800b830 <SCSI_Write12+0x1c0>
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 800b69a:	697b      	ldr	r3, [r7, #20]
 800b69c:	7a1b      	ldrb	r3, [r3, #8]
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	f040 80c0 	bne.w	800b824 <SCSI_Write12+0x1b4>
  {
    if (hmsc->cbw.dDataLength == 0U)
 800b6a4:	697b      	ldr	r3, [r7, #20]
 800b6a6:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800b6aa:	2b00      	cmp	r3, #0
 800b6ac:	d10a      	bne.n	800b6c4 <SCSI_Write12+0x54>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800b6ae:	697b      	ldr	r3, [r7, #20]
 800b6b0:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800b6b4:	2320      	movs	r3, #32
 800b6b6:	2205      	movs	r2, #5
 800b6b8:	68f8      	ldr	r0, [r7, #12]
 800b6ba:	f7ff fcd8 	bl	800b06e <SCSI_SenseCode>
      return -1;
 800b6be:	f04f 33ff 	mov.w	r3, #4294967295
 800b6c2:	e0b5      	b.n	800b830 <SCSI_Write12+0x1c0>
    }

    /* case 8 : Hi <> Do */
    if ((hmsc->cbw.bmFlags & 0x80U) == 0x80U)
 800b6c4:	697b      	ldr	r3, [r7, #20]
 800b6c6:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 800b6ca:	b25b      	sxtb	r3, r3
 800b6cc:	2b00      	cmp	r3, #0
 800b6ce:	da0a      	bge.n	800b6e6 <SCSI_Write12+0x76>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800b6d0:	697b      	ldr	r3, [r7, #20]
 800b6d2:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800b6d6:	2320      	movs	r3, #32
 800b6d8:	2205      	movs	r2, #5
 800b6da:	68f8      	ldr	r0, [r7, #12]
 800b6dc:	f7ff fcc7 	bl	800b06e <SCSI_SenseCode>
      return -1;
 800b6e0:	f04f 33ff 	mov.w	r3, #4294967295
 800b6e4:	e0a4      	b.n	800b830 <SCSI_Write12+0x1c0>
    }

    /* Check whether Media is ready */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 800b6e6:	68fb      	ldr	r3, [r7, #12]
 800b6e8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b6ec:	68fa      	ldr	r2, [r7, #12]
 800b6ee:	33b0      	adds	r3, #176	@ 0xb0
 800b6f0:	009b      	lsls	r3, r3, #2
 800b6f2:	4413      	add	r3, r2
 800b6f4:	685b      	ldr	r3, [r3, #4]
 800b6f6:	689b      	ldr	r3, [r3, #8]
 800b6f8:	7afa      	ldrb	r2, [r7, #11]
 800b6fa:	4610      	mov	r0, r2
 800b6fc:	4798      	blx	r3
 800b6fe:	4603      	mov	r3, r0
 800b700:	2b00      	cmp	r3, #0
 800b702:	d00b      	beq.n	800b71c <SCSI_Write12+0xac>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800b704:	7af9      	ldrb	r1, [r7, #11]
 800b706:	233a      	movs	r3, #58	@ 0x3a
 800b708:	2202      	movs	r2, #2
 800b70a:	68f8      	ldr	r0, [r7, #12]
 800b70c:	f7ff fcaf 	bl	800b06e <SCSI_SenseCode>
      hmsc->bot_state = USBD_BOT_NO_DATA;
 800b710:	697b      	ldr	r3, [r7, #20]
 800b712:	2205      	movs	r2, #5
 800b714:	721a      	strb	r2, [r3, #8]
      return -1;
 800b716:	f04f 33ff 	mov.w	r3, #4294967295
 800b71a:	e089      	b.n	800b830 <SCSI_Write12+0x1c0>
    }

    /* Check If media is write-protected */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 800b71c:	68fb      	ldr	r3, [r7, #12]
 800b71e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b722:	68fa      	ldr	r2, [r7, #12]
 800b724:	33b0      	adds	r3, #176	@ 0xb0
 800b726:	009b      	lsls	r3, r3, #2
 800b728:	4413      	add	r3, r2
 800b72a:	685b      	ldr	r3, [r3, #4]
 800b72c:	68db      	ldr	r3, [r3, #12]
 800b72e:	7afa      	ldrb	r2, [r7, #11]
 800b730:	4610      	mov	r0, r2
 800b732:	4798      	blx	r3
 800b734:	4603      	mov	r3, r0
 800b736:	2b00      	cmp	r3, #0
 800b738:	d00b      	beq.n	800b752 <SCSI_Write12+0xe2>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, WRITE_PROTECTED);
 800b73a:	7af9      	ldrb	r1, [r7, #11]
 800b73c:	2327      	movs	r3, #39	@ 0x27
 800b73e:	2202      	movs	r2, #2
 800b740:	68f8      	ldr	r0, [r7, #12]
 800b742:	f7ff fc94 	bl	800b06e <SCSI_SenseCode>
      hmsc->bot_state = USBD_BOT_NO_DATA;
 800b746:	697b      	ldr	r3, [r7, #20]
 800b748:	2205      	movs	r2, #5
 800b74a:	721a      	strb	r2, [r3, #8]
      return -1;
 800b74c:	f04f 33ff 	mov.w	r3, #4294967295
 800b750:	e06e      	b.n	800b830 <SCSI_Write12+0x1c0>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	3302      	adds	r3, #2
 800b756:	781b      	ldrb	r3, [r3, #0]
 800b758:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	3303      	adds	r3, #3
 800b75e:	781b      	ldrb	r3, [r3, #0]
 800b760:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800b762:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] << 8) |
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	3304      	adds	r3, #4
 800b768:	781b      	ldrb	r3, [r3, #0]
 800b76a:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 800b76c:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 800b76e:	687a      	ldr	r2, [r7, #4]
 800b770:	3205      	adds	r2, #5
 800b772:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] << 8) |
 800b774:	431a      	orrs	r2, r3
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800b776:	697b      	ldr	r3, [r7, #20]
 800b778:	f8c3 226c 	str.w	r2, [r3, #620]	@ 0x26c

    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	3306      	adds	r3, #6
 800b780:	781b      	ldrb	r3, [r3, #0]
 800b782:	061a      	lsls	r2, r3, #24
                         ((uint32_t)params[7] << 16) |
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	3307      	adds	r3, #7
 800b788:	781b      	ldrb	r3, [r3, #0]
 800b78a:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 800b78c:	431a      	orrs	r2, r3
                         ((uint32_t)params[8] << 8) |
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	3308      	adds	r3, #8
 800b792:	781b      	ldrb	r3, [r3, #0]
 800b794:	021b      	lsls	r3, r3, #8
                         ((uint32_t)params[7] << 16) |
 800b796:	4313      	orrs	r3, r2
                         (uint32_t)params[9];
 800b798:	687a      	ldr	r2, [r7, #4]
 800b79a:	3209      	adds	r2, #9
 800b79c:	7812      	ldrb	r2, [r2, #0]
                         ((uint32_t)params[8] << 8) |
 800b79e:	431a      	orrs	r2, r3
    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 800b7a0:	697b      	ldr	r3, [r7, #20]
 800b7a2:	f8c3 2270 	str.w	r2, [r3, #624]	@ 0x270

    /* check if LBA address is in the right range */
    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 800b7a6:	697b      	ldr	r3, [r7, #20]
 800b7a8:	f8d3 226c 	ldr.w	r2, [r3, #620]	@ 0x26c
 800b7ac:	697b      	ldr	r3, [r7, #20]
 800b7ae:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 800b7b2:	7af9      	ldrb	r1, [r7, #11]
 800b7b4:	68f8      	ldr	r0, [r7, #12]
 800b7b6:	f000 f87e 	bl	800b8b6 <SCSI_CheckAddressRange>
 800b7ba:	4603      	mov	r3, r0
 800b7bc:	2b00      	cmp	r3, #0
 800b7be:	da02      	bge.n	800b7c6 <SCSI_Write12+0x156>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 800b7c0:	f04f 33ff 	mov.w	r3, #4294967295
 800b7c4:	e034      	b.n	800b830 <SCSI_Write12+0x1c0>
    }

    len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 800b7c6:	697b      	ldr	r3, [r7, #20]
 800b7c8:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 800b7cc:	697a      	ldr	r2, [r7, #20]
 800b7ce:	f8b2 2264 	ldrh.w	r2, [r2, #612]	@ 0x264
 800b7d2:	fb02 f303 	mul.w	r3, r2, r3
 800b7d6:	613b      	str	r3, [r7, #16]

    /* cases 3,11,13 : Hn,Ho <> D0 */
    if (hmsc->cbw.dDataLength != len)
 800b7d8:	697b      	ldr	r3, [r7, #20]
 800b7da:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800b7de:	693a      	ldr	r2, [r7, #16]
 800b7e0:	429a      	cmp	r2, r3
 800b7e2:	d00a      	beq.n	800b7fa <SCSI_Write12+0x18a>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800b7e4:	697b      	ldr	r3, [r7, #20]
 800b7e6:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800b7ea:	2320      	movs	r3, #32
 800b7ec:	2205      	movs	r2, #5
 800b7ee:	68f8      	ldr	r0, [r7, #12]
 800b7f0:	f7ff fc3d 	bl	800b06e <SCSI_SenseCode>
      return -1;
 800b7f4:	f04f 33ff 	mov.w	r3, #4294967295
 800b7f8:	e01a      	b.n	800b830 <SCSI_Write12+0x1c0>
    }

    len = MIN(len, MSC_MEDIA_PACKET);
 800b7fa:	693b      	ldr	r3, [r7, #16]
 800b7fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b800:	bf28      	it	cs
 800b802:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 800b806:	613b      	str	r3, [r7, #16]

    /* Prepare EP to receive first data packet */
    hmsc->bot_state = USBD_BOT_DATA_OUT;
 800b808:	697b      	ldr	r3, [r7, #20]
 800b80a:	2201      	movs	r2, #1
 800b80c:	721a      	strb	r2, [r3, #8]
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 800b80e:	4b0a      	ldr	r3, [pc, #40]	@ (800b838 <SCSI_Write12+0x1c8>)
 800b810:	7819      	ldrb	r1, [r3, #0]
 800b812:	697b      	ldr	r3, [r7, #20]
 800b814:	f103 0210 	add.w	r2, r3, #16
 800b818:	693b      	ldr	r3, [r7, #16]
 800b81a:	68f8      	ldr	r0, [r7, #12]
 800b81c:	f000 fe53 	bl	800c4c6 <USBD_LL_PrepareReceive>
  else /* Write Process ongoing */
  {
    return SCSI_ProcessWrite(pdev, lun);
  }

  return 0;
 800b820:	2300      	movs	r3, #0
 800b822:	e005      	b.n	800b830 <SCSI_Write12+0x1c0>
    return SCSI_ProcessWrite(pdev, lun);
 800b824:	7afb      	ldrb	r3, [r7, #11]
 800b826:	4619      	mov	r1, r3
 800b828:	68f8      	ldr	r0, [r7, #12]
 800b82a:	f000 f8f7 	bl	800ba1c <SCSI_ProcessWrite>
 800b82e:	4603      	mov	r3, r0
}
 800b830:	4618      	mov	r0, r3
 800b832:	3718      	adds	r7, #24
 800b834:	46bd      	mov	sp, r7
 800b836:	bd80      	pop	{r7, pc}
 800b838:	24000073 	.word	0x24000073

0800b83c <SCSI_Verify10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Verify10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800b83c:	b580      	push	{r7, lr}
 800b83e:	b086      	sub	sp, #24
 800b840:	af00      	add	r7, sp, #0
 800b842:	60f8      	str	r0, [r7, #12]
 800b844:	460b      	mov	r3, r1
 800b846:	607a      	str	r2, [r7, #4]
 800b848:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b84a:	68fb      	ldr	r3, [r7, #12]
 800b84c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b850:	68fb      	ldr	r3, [r7, #12]
 800b852:	32b0      	adds	r2, #176	@ 0xb0
 800b854:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b858:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800b85a:	697b      	ldr	r3, [r7, #20]
 800b85c:	2b00      	cmp	r3, #0
 800b85e:	d102      	bne.n	800b866 <SCSI_Verify10+0x2a>
  {
    return -1;
 800b860:	f04f 33ff 	mov.w	r3, #4294967295
 800b864:	e023      	b.n	800b8ae <SCSI_Verify10+0x72>
  }

  if ((params[1] & 0x02U) == 0x02U)
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	3301      	adds	r3, #1
 800b86a:	781b      	ldrb	r3, [r3, #0]
 800b86c:	f003 0302 	and.w	r3, r3, #2
 800b870:	2b00      	cmp	r3, #0
 800b872:	d008      	beq.n	800b886 <SCSI_Verify10+0x4a>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
 800b874:	7af9      	ldrb	r1, [r7, #11]
 800b876:	2324      	movs	r3, #36	@ 0x24
 800b878:	2205      	movs	r2, #5
 800b87a:	68f8      	ldr	r0, [r7, #12]
 800b87c:	f7ff fbf7 	bl	800b06e <SCSI_SenseCode>
    return -1; /* Error, Verify Mode Not supported*/
 800b880:	f04f 33ff 	mov.w	r3, #4294967295
 800b884:	e013      	b.n	800b8ae <SCSI_Verify10+0x72>
  }

  if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr, hmsc->scsi_blk_len) < 0)
 800b886:	697b      	ldr	r3, [r7, #20]
 800b888:	f8d3 226c 	ldr.w	r2, [r3, #620]	@ 0x26c
 800b88c:	697b      	ldr	r3, [r7, #20]
 800b88e:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 800b892:	7af9      	ldrb	r1, [r7, #11]
 800b894:	68f8      	ldr	r0, [r7, #12]
 800b896:	f000 f80e 	bl	800b8b6 <SCSI_CheckAddressRange>
 800b89a:	4603      	mov	r3, r0
 800b89c:	2b00      	cmp	r3, #0
 800b89e:	da02      	bge.n	800b8a6 <SCSI_Verify10+0x6a>
  {
    return -1; /* error */
 800b8a0:	f04f 33ff 	mov.w	r3, #4294967295
 800b8a4:	e003      	b.n	800b8ae <SCSI_Verify10+0x72>
  }

  hmsc->bot_data_length = 0U;
 800b8a6:	697b      	ldr	r3, [r7, #20]
 800b8a8:	2200      	movs	r2, #0
 800b8aa:	60da      	str	r2, [r3, #12]

  return 0;
 800b8ac:	2300      	movs	r3, #0
}
 800b8ae:	4618      	mov	r0, r3
 800b8b0:	3718      	adds	r7, #24
 800b8b2:	46bd      	mov	sp, r7
 800b8b4:	bd80      	pop	{r7, pc}

0800b8b6 <SCSI_CheckAddressRange>:
  * @param  blk_nbr: number of block to be processed
  * @retval status
  */
static int8_t SCSI_CheckAddressRange(USBD_HandleTypeDef *pdev, uint8_t lun,
                                     uint32_t blk_offset, uint32_t blk_nbr)
{
 800b8b6:	b580      	push	{r7, lr}
 800b8b8:	b086      	sub	sp, #24
 800b8ba:	af00      	add	r7, sp, #0
 800b8bc:	60f8      	str	r0, [r7, #12]
 800b8be:	607a      	str	r2, [r7, #4]
 800b8c0:	603b      	str	r3, [r7, #0]
 800b8c2:	460b      	mov	r3, r1
 800b8c4:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b8c6:	68fb      	ldr	r3, [r7, #12]
 800b8c8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b8cc:	68fb      	ldr	r3, [r7, #12]
 800b8ce:	32b0      	adds	r2, #176	@ 0xb0
 800b8d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b8d4:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 800b8d6:	697b      	ldr	r3, [r7, #20]
 800b8d8:	2b00      	cmp	r3, #0
 800b8da:	d102      	bne.n	800b8e2 <SCSI_CheckAddressRange+0x2c>
  {
    return -1;
 800b8dc:	f04f 33ff 	mov.w	r3, #4294967295
 800b8e0:	e011      	b.n	800b906 <SCSI_CheckAddressRange+0x50>
  }

  if ((blk_offset + blk_nbr) > hmsc->scsi_blk_nbr)
 800b8e2:	687a      	ldr	r2, [r7, #4]
 800b8e4:	683b      	ldr	r3, [r7, #0]
 800b8e6:	441a      	add	r2, r3
 800b8e8:	697b      	ldr	r3, [r7, #20]
 800b8ea:	f8d3 3268 	ldr.w	r3, [r3, #616]	@ 0x268
 800b8ee:	429a      	cmp	r2, r3
 800b8f0:	d908      	bls.n	800b904 <SCSI_CheckAddressRange+0x4e>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, ADDRESS_OUT_OF_RANGE);
 800b8f2:	7af9      	ldrb	r1, [r7, #11]
 800b8f4:	2321      	movs	r3, #33	@ 0x21
 800b8f6:	2205      	movs	r2, #5
 800b8f8:	68f8      	ldr	r0, [r7, #12]
 800b8fa:	f7ff fbb8 	bl	800b06e <SCSI_SenseCode>
    return -1;
 800b8fe:	f04f 33ff 	mov.w	r3, #4294967295
 800b902:	e000      	b.n	800b906 <SCSI_CheckAddressRange+0x50>
  }

  return 0;
 800b904:	2300      	movs	r3, #0
}
 800b906:	4618      	mov	r0, r3
 800b908:	3718      	adds	r7, #24
 800b90a:	46bd      	mov	sp, r7
 800b90c:	bd80      	pop	{r7, pc}
	...

0800b910 <SCSI_ProcessRead>:
  *         Handle Read Process
  * @param  lun: Logical unit number
  * @retval status
  */
static int8_t SCSI_ProcessRead(USBD_HandleTypeDef *pdev, uint8_t lun)
{
 800b910:	b590      	push	{r4, r7, lr}
 800b912:	b085      	sub	sp, #20
 800b914:	af00      	add	r7, sp, #0
 800b916:	6078      	str	r0, [r7, #4]
 800b918:	460b      	mov	r3, r1
 800b91a:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	32b0      	adds	r2, #176	@ 0xb0
 800b926:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b92a:	60fb      	str	r3, [r7, #12]
  uint32_t len;

  if (hmsc == NULL)
 800b92c:	68fb      	ldr	r3, [r7, #12]
 800b92e:	2b00      	cmp	r3, #0
 800b930:	d102      	bne.n	800b938 <SCSI_ProcessRead+0x28>
  {
    return -1;
 800b932:	f04f 33ff 	mov.w	r3, #4294967295
 800b936:	e06a      	b.n	800ba0e <SCSI_ProcessRead+0xfe>
  }

  len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 800b938:	68fb      	ldr	r3, [r7, #12]
 800b93a:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 800b93e:	68fa      	ldr	r2, [r7, #12]
 800b940:	f8b2 2264 	ldrh.w	r2, [r2, #612]	@ 0x264
 800b944:	fb02 f303 	mul.w	r3, r2, r3
 800b948:	60bb      	str	r3, [r7, #8]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  len = MIN(len, MSC_MEDIA_PACKET);
 800b94a:	68bb      	ldr	r3, [r7, #8]
 800b94c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b950:	bf28      	it	cs
 800b952:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 800b956:	60bb      	str	r3, [r7, #8]

  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Read(lun, hmsc->bot_data,
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b95e:	687a      	ldr	r2, [r7, #4]
 800b960:	33b0      	adds	r3, #176	@ 0xb0
 800b962:	009b      	lsls	r3, r3, #2
 800b964:	4413      	add	r3, r2
 800b966:	685b      	ldr	r3, [r3, #4]
 800b968:	691c      	ldr	r4, [r3, #16]
 800b96a:	68fb      	ldr	r3, [r7, #12]
 800b96c:	f103 0110 	add.w	r1, r3, #16
 800b970:	68fb      	ldr	r3, [r7, #12]
 800b972:	f8d3 226c 	ldr.w	r2, [r3, #620]	@ 0x26c
                                                                    hmsc->scsi_blk_addr,
                                                                    (len / hmsc->scsi_blk_size)) < 0)
 800b976:	68fb      	ldr	r3, [r7, #12]
 800b978:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 800b97c:	4618      	mov	r0, r3
 800b97e:	68bb      	ldr	r3, [r7, #8]
 800b980:	fbb3 f3f0 	udiv	r3, r3, r0
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Read(lun, hmsc->bot_data,
 800b984:	b29b      	uxth	r3, r3
 800b986:	78f8      	ldrb	r0, [r7, #3]
 800b988:	47a0      	blx	r4
 800b98a:	4603      	mov	r3, r0
 800b98c:	2b00      	cmp	r3, #0
 800b98e:	da08      	bge.n	800b9a2 <SCSI_ProcessRead+0x92>
  {
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, UNRECOVERED_READ_ERROR);
 800b990:	78f9      	ldrb	r1, [r7, #3]
 800b992:	2311      	movs	r3, #17
 800b994:	2204      	movs	r2, #4
 800b996:	6878      	ldr	r0, [r7, #4]
 800b998:	f7ff fb69 	bl	800b06e <SCSI_SenseCode>
    return -1;
 800b99c:	f04f 33ff 	mov.w	r3, #4294967295
 800b9a0:	e035      	b.n	800ba0e <SCSI_ProcessRead+0xfe>
  }

  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, hmsc->bot_data, len);
 800b9a2:	4b1d      	ldr	r3, [pc, #116]	@ (800ba18 <SCSI_ProcessRead+0x108>)
 800b9a4:	7819      	ldrb	r1, [r3, #0]
 800b9a6:	68fb      	ldr	r3, [r7, #12]
 800b9a8:	f103 0210 	add.w	r2, r3, #16
 800b9ac:	68bb      	ldr	r3, [r7, #8]
 800b9ae:	6878      	ldr	r0, [r7, #4]
 800b9b0:	f000 fd68 	bl	800c484 <USBD_LL_Transmit>

  hmsc->scsi_blk_addr += (len / hmsc->scsi_blk_size);
 800b9b4:	68fb      	ldr	r3, [r7, #12]
 800b9b6:	f8d3 226c 	ldr.w	r2, [r3, #620]	@ 0x26c
 800b9ba:	68fb      	ldr	r3, [r7, #12]
 800b9bc:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 800b9c0:	4619      	mov	r1, r3
 800b9c2:	68bb      	ldr	r3, [r7, #8]
 800b9c4:	fbb3 f3f1 	udiv	r3, r3, r1
 800b9c8:	441a      	add	r2, r3
 800b9ca:	68fb      	ldr	r3, [r7, #12]
 800b9cc:	f8c3 226c 	str.w	r2, [r3, #620]	@ 0x26c
  hmsc->scsi_blk_len -= (len / hmsc->scsi_blk_size);
 800b9d0:	68fb      	ldr	r3, [r7, #12]
 800b9d2:	f8d3 2270 	ldr.w	r2, [r3, #624]	@ 0x270
 800b9d6:	68fb      	ldr	r3, [r7, #12]
 800b9d8:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 800b9dc:	4619      	mov	r1, r3
 800b9de:	68bb      	ldr	r3, [r7, #8]
 800b9e0:	fbb3 f3f1 	udiv	r3, r3, r1
 800b9e4:	1ad2      	subs	r2, r2, r3
 800b9e6:	68fb      	ldr	r3, [r7, #12]
 800b9e8:	f8c3 2270 	str.w	r2, [r3, #624]	@ 0x270

  /* case 6 : Hi = Di */
  hmsc->csw.dDataResidue -= len;
 800b9ec:	68fb      	ldr	r3, [r7, #12]
 800b9ee:	f8d3 2238 	ldr.w	r2, [r3, #568]	@ 0x238
 800b9f2:	68bb      	ldr	r3, [r7, #8]
 800b9f4:	1ad2      	subs	r2, r2, r3
 800b9f6:	68fb      	ldr	r3, [r7, #12]
 800b9f8:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238

  if (hmsc->scsi_blk_len == 0U)
 800b9fc:	68fb      	ldr	r3, [r7, #12]
 800b9fe:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 800ba02:	2b00      	cmp	r3, #0
 800ba04:	d102      	bne.n	800ba0c <SCSI_ProcessRead+0xfc>
  {
    hmsc->bot_state = USBD_BOT_LAST_DATA_IN;
 800ba06:	68fb      	ldr	r3, [r7, #12]
 800ba08:	2203      	movs	r2, #3
 800ba0a:	721a      	strb	r2, [r3, #8]
  }

  return 0;
 800ba0c:	2300      	movs	r3, #0
}
 800ba0e:	4618      	mov	r0, r3
 800ba10:	3714      	adds	r7, #20
 800ba12:	46bd      	mov	sp, r7
 800ba14:	bd90      	pop	{r4, r7, pc}
 800ba16:	bf00      	nop
 800ba18:	24000072 	.word	0x24000072

0800ba1c <SCSI_ProcessWrite>:
  *         Handle Write Process
  * @param  lun: Logical unit number
  * @retval status
  */
static int8_t SCSI_ProcessWrite(USBD_HandleTypeDef *pdev, uint8_t lun)
{
 800ba1c:	b590      	push	{r4, r7, lr}
 800ba1e:	b085      	sub	sp, #20
 800ba20:	af00      	add	r7, sp, #0
 800ba22:	6078      	str	r0, [r7, #4]
 800ba24:	460b      	mov	r3, r1
 800ba26:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	32b0      	adds	r2, #176	@ 0xb0
 800ba32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ba36:	60fb      	str	r3, [r7, #12]
  uint32_t len;

  if (hmsc == NULL)
 800ba38:	68fb      	ldr	r3, [r7, #12]
 800ba3a:	2b00      	cmp	r3, #0
 800ba3c:	d102      	bne.n	800ba44 <SCSI_ProcessWrite+0x28>
  {
    return -1;
 800ba3e:	f04f 33ff 	mov.w	r3, #4294967295
 800ba42:	e07a      	b.n	800bb3a <SCSI_ProcessWrite+0x11e>
  }

  len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 800ba44:	68fb      	ldr	r3, [r7, #12]
 800ba46:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 800ba4a:	68fa      	ldr	r2, [r7, #12]
 800ba4c:	f8b2 2264 	ldrh.w	r2, [r2, #612]	@ 0x264
 800ba50:	fb02 f303 	mul.w	r3, r2, r3
 800ba54:	60bb      	str	r3, [r7, #8]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  len = MIN(len, MSC_MEDIA_PACKET);
 800ba56:	68bb      	ldr	r3, [r7, #8]
 800ba58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ba5c:	bf28      	it	cs
 800ba5e:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 800ba62:	60bb      	str	r3, [r7, #8]

  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Write(lun, hmsc->bot_data,
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ba6a:	687a      	ldr	r2, [r7, #4]
 800ba6c:	33b0      	adds	r3, #176	@ 0xb0
 800ba6e:	009b      	lsls	r3, r3, #2
 800ba70:	4413      	add	r3, r2
 800ba72:	685b      	ldr	r3, [r3, #4]
 800ba74:	695c      	ldr	r4, [r3, #20]
 800ba76:	68fb      	ldr	r3, [r7, #12]
 800ba78:	f103 0110 	add.w	r1, r3, #16
 800ba7c:	68fb      	ldr	r3, [r7, #12]
 800ba7e:	f8d3 226c 	ldr.w	r2, [r3, #620]	@ 0x26c
                                                                     hmsc->scsi_blk_addr,
                                                                     (len / hmsc->scsi_blk_size)) < 0)
 800ba82:	68fb      	ldr	r3, [r7, #12]
 800ba84:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 800ba88:	4618      	mov	r0, r3
 800ba8a:	68bb      	ldr	r3, [r7, #8]
 800ba8c:	fbb3 f3f0 	udiv	r3, r3, r0
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Write(lun, hmsc->bot_data,
 800ba90:	b29b      	uxth	r3, r3
 800ba92:	78f8      	ldrb	r0, [r7, #3]
 800ba94:	47a0      	blx	r4
 800ba96:	4603      	mov	r3, r0
 800ba98:	2b00      	cmp	r3, #0
 800ba9a:	da08      	bge.n	800baae <SCSI_ProcessWrite+0x92>
  {
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, WRITE_FAULT);
 800ba9c:	78f9      	ldrb	r1, [r7, #3]
 800ba9e:	2303      	movs	r3, #3
 800baa0:	2204      	movs	r2, #4
 800baa2:	6878      	ldr	r0, [r7, #4]
 800baa4:	f7ff fae3 	bl	800b06e <SCSI_SenseCode>
    return -1;
 800baa8:	f04f 33ff 	mov.w	r3, #4294967295
 800baac:	e045      	b.n	800bb3a <SCSI_ProcessWrite+0x11e>
  }

  hmsc->scsi_blk_addr += (len / hmsc->scsi_blk_size);
 800baae:	68fb      	ldr	r3, [r7, #12]
 800bab0:	f8d3 226c 	ldr.w	r2, [r3, #620]	@ 0x26c
 800bab4:	68fb      	ldr	r3, [r7, #12]
 800bab6:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 800baba:	4619      	mov	r1, r3
 800babc:	68bb      	ldr	r3, [r7, #8]
 800babe:	fbb3 f3f1 	udiv	r3, r3, r1
 800bac2:	441a      	add	r2, r3
 800bac4:	68fb      	ldr	r3, [r7, #12]
 800bac6:	f8c3 226c 	str.w	r2, [r3, #620]	@ 0x26c
  hmsc->scsi_blk_len -= (len / hmsc->scsi_blk_size);
 800baca:	68fb      	ldr	r3, [r7, #12]
 800bacc:	f8d3 2270 	ldr.w	r2, [r3, #624]	@ 0x270
 800bad0:	68fb      	ldr	r3, [r7, #12]
 800bad2:	f8b3 3264 	ldrh.w	r3, [r3, #612]	@ 0x264
 800bad6:	4619      	mov	r1, r3
 800bad8:	68bb      	ldr	r3, [r7, #8]
 800bada:	fbb3 f3f1 	udiv	r3, r3, r1
 800bade:	1ad2      	subs	r2, r2, r3
 800bae0:	68fb      	ldr	r3, [r7, #12]
 800bae2:	f8c3 2270 	str.w	r2, [r3, #624]	@ 0x270

  /* case 12 : Ho = Do */
  hmsc->csw.dDataResidue -= len;
 800bae6:	68fb      	ldr	r3, [r7, #12]
 800bae8:	f8d3 2238 	ldr.w	r2, [r3, #568]	@ 0x238
 800baec:	68bb      	ldr	r3, [r7, #8]
 800baee:	1ad2      	subs	r2, r2, r3
 800baf0:	68fb      	ldr	r3, [r7, #12]
 800baf2:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238

  if (hmsc->scsi_blk_len == 0U)
 800baf6:	68fb      	ldr	r3, [r7, #12]
 800baf8:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 800bafc:	2b00      	cmp	r3, #0
 800bafe:	d104      	bne.n	800bb0a <SCSI_ProcessWrite+0xee>
  {
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 800bb00:	2100      	movs	r1, #0
 800bb02:	6878      	ldr	r0, [r7, #4]
 800bb04:	f7fe fce8 	bl	800a4d8 <MSC_BOT_SendCSW>
 800bb08:	e016      	b.n	800bb38 <SCSI_ProcessWrite+0x11c>
  }
  else
  {
    len = MIN((hmsc->scsi_blk_len * hmsc->scsi_blk_size), MSC_MEDIA_PACKET);
 800bb0a:	68fb      	ldr	r3, [r7, #12]
 800bb0c:	f8d3 3270 	ldr.w	r3, [r3, #624]	@ 0x270
 800bb10:	68fa      	ldr	r2, [r7, #12]
 800bb12:	f8b2 2264 	ldrh.w	r2, [r2, #612]	@ 0x264
 800bb16:	fb02 f303 	mul.w	r3, r2, r3
 800bb1a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bb1e:	bf28      	it	cs
 800bb20:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 800bb24:	60bb      	str	r3, [r7, #8]

    /* Prepare EP to Receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 800bb26:	4b07      	ldr	r3, [pc, #28]	@ (800bb44 <SCSI_ProcessWrite+0x128>)
 800bb28:	7819      	ldrb	r1, [r3, #0]
 800bb2a:	68fb      	ldr	r3, [r7, #12]
 800bb2c:	f103 0210 	add.w	r2, r3, #16
 800bb30:	68bb      	ldr	r3, [r7, #8]
 800bb32:	6878      	ldr	r0, [r7, #4]
 800bb34:	f000 fcc7 	bl	800c4c6 <USBD_LL_PrepareReceive>
  }

  return 0;
 800bb38:	2300      	movs	r3, #0
}
 800bb3a:	4618      	mov	r0, r3
 800bb3c:	3714      	adds	r7, #20
 800bb3e:	46bd      	mov	sp, r7
 800bb40:	bd90      	pop	{r4, r7, pc}
 800bb42:	bf00      	nop
 800bb44:	24000073 	.word	0x24000073

0800bb48 <SCSI_UpdateBotData>:
  * @param  length: Data length
  * @retval status
  */
static int8_t SCSI_UpdateBotData(USBD_MSC_BOT_HandleTypeDef *hmsc,
                                 uint8_t *pBuff, uint16_t length)
{
 800bb48:	b480      	push	{r7}
 800bb4a:	b087      	sub	sp, #28
 800bb4c:	af00      	add	r7, sp, #0
 800bb4e:	60f8      	str	r0, [r7, #12]
 800bb50:	60b9      	str	r1, [r7, #8]
 800bb52:	4613      	mov	r3, r2
 800bb54:	80fb      	strh	r3, [r7, #6]
  uint16_t len = length;
 800bb56:	88fb      	ldrh	r3, [r7, #6]
 800bb58:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 800bb5a:	68fb      	ldr	r3, [r7, #12]
 800bb5c:	2b00      	cmp	r3, #0
 800bb5e:	d102      	bne.n	800bb66 <SCSI_UpdateBotData+0x1e>
  {
    return -1;
 800bb60:	f04f 33ff 	mov.w	r3, #4294967295
 800bb64:	e013      	b.n	800bb8e <SCSI_UpdateBotData+0x46>
  }

  hmsc->bot_data_length = len;
 800bb66:	8afa      	ldrh	r2, [r7, #22]
 800bb68:	68fb      	ldr	r3, [r7, #12]
 800bb6a:	60da      	str	r2, [r3, #12]

  while (len != 0U)
 800bb6c:	e00b      	b.n	800bb86 <SCSI_UpdateBotData+0x3e>
  {
    len--;
 800bb6e:	8afb      	ldrh	r3, [r7, #22]
 800bb70:	3b01      	subs	r3, #1
 800bb72:	82fb      	strh	r3, [r7, #22]
    hmsc->bot_data[len] = pBuff[len];
 800bb74:	8afb      	ldrh	r3, [r7, #22]
 800bb76:	68ba      	ldr	r2, [r7, #8]
 800bb78:	441a      	add	r2, r3
 800bb7a:	8afb      	ldrh	r3, [r7, #22]
 800bb7c:	7811      	ldrb	r1, [r2, #0]
 800bb7e:	68fa      	ldr	r2, [r7, #12]
 800bb80:	4413      	add	r3, r2
 800bb82:	460a      	mov	r2, r1
 800bb84:	741a      	strb	r2, [r3, #16]
  while (len != 0U)
 800bb86:	8afb      	ldrh	r3, [r7, #22]
 800bb88:	2b00      	cmp	r3, #0
 800bb8a:	d1f0      	bne.n	800bb6e <SCSI_UpdateBotData+0x26>
  }

  return 0;
 800bb8c:	2300      	movs	r3, #0
}
 800bb8e:	4618      	mov	r0, r3
 800bb90:	371c      	adds	r7, #28
 800bb92:	46bd      	mov	sp, r7
 800bb94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb98:	4770      	bx	lr
	...

0800bb9c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800bb9c:	b580      	push	{r7, lr}
 800bb9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800bba0:	2200      	movs	r2, #0
 800bba2:	4913      	ldr	r1, [pc, #76]	@ (800bbf0 <MX_USB_DEVICE_Init+0x54>)
 800bba4:	4813      	ldr	r0, [pc, #76]	@ (800bbf4 <MX_USB_DEVICE_Init+0x58>)
 800bba6:	f7fc fd06 	bl	80085b6 <USBD_Init>
 800bbaa:	4603      	mov	r3, r0
 800bbac:	2b00      	cmp	r3, #0
 800bbae:	d001      	beq.n	800bbb4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800bbb0:	f7f4 ff54 	bl	8000a5c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_MSC) != USBD_OK)
 800bbb4:	4910      	ldr	r1, [pc, #64]	@ (800bbf8 <MX_USB_DEVICE_Init+0x5c>)
 800bbb6:	480f      	ldr	r0, [pc, #60]	@ (800bbf4 <MX_USB_DEVICE_Init+0x58>)
 800bbb8:	f7fc fd2d 	bl	8008616 <USBD_RegisterClass>
 800bbbc:	4603      	mov	r3, r0
 800bbbe:	2b00      	cmp	r3, #0
 800bbc0:	d001      	beq.n	800bbc6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800bbc2:	f7f4 ff4b 	bl	8000a5c <Error_Handler>
  }
  if (USBD_MSC_RegisterStorage(&hUsbDeviceFS, &USBD_Storage_Interface_fops_FS) != USBD_OK)
 800bbc6:	490d      	ldr	r1, [pc, #52]	@ (800bbfc <MX_USB_DEVICE_Init+0x60>)
 800bbc8:	480a      	ldr	r0, [pc, #40]	@ (800bbf4 <MX_USB_DEVICE_Init+0x58>)
 800bbca:	f7fe fa9d 	bl	800a108 <USBD_MSC_RegisterStorage>
 800bbce:	4603      	mov	r3, r0
 800bbd0:	2b00      	cmp	r3, #0
 800bbd2:	d001      	beq.n	800bbd8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800bbd4:	f7f4 ff42 	bl	8000a5c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800bbd8:	4806      	ldr	r0, [pc, #24]	@ (800bbf4 <MX_USB_DEVICE_Init+0x58>)
 800bbda:	f7fc fd52 	bl	8008682 <USBD_Start>
 800bbde:	4603      	mov	r3, r0
 800bbe0:	2b00      	cmp	r3, #0
 800bbe2:	d001      	beq.n	800bbe8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800bbe4:	f7f4 ff3a 	bl	8000a5c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

	HAL_PWREx_EnableUSBVoltageDetector();
 800bbe8:	f7f7 f8c2 	bl	8002d70 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800bbec:	bf00      	nop
 800bbee:	bd80      	pop	{r7, pc}
 800bbf0:	24000090 	.word	0x24000090
 800bbf4:	24000244 	.word	0x24000244
 800bbf8:	24000010 	.word	0x24000010
 800bbfc:	240000e4 	.word	0x240000e4

0800bc00 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bc00:	b480      	push	{r7}
 800bc02:	b083      	sub	sp, #12
 800bc04:	af00      	add	r7, sp, #0
 800bc06:	4603      	mov	r3, r0
 800bc08:	6039      	str	r1, [r7, #0]
 800bc0a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800bc0c:	683b      	ldr	r3, [r7, #0]
 800bc0e:	2212      	movs	r2, #18
 800bc10:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800bc12:	4b03      	ldr	r3, [pc, #12]	@ (800bc20 <USBD_FS_DeviceDescriptor+0x20>)
}
 800bc14:	4618      	mov	r0, r3
 800bc16:	370c      	adds	r7, #12
 800bc18:	46bd      	mov	sp, r7
 800bc1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc1e:	4770      	bx	lr
 800bc20:	240000b0 	.word	0x240000b0

0800bc24 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bc24:	b480      	push	{r7}
 800bc26:	b083      	sub	sp, #12
 800bc28:	af00      	add	r7, sp, #0
 800bc2a:	4603      	mov	r3, r0
 800bc2c:	6039      	str	r1, [r7, #0]
 800bc2e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800bc30:	683b      	ldr	r3, [r7, #0]
 800bc32:	2204      	movs	r2, #4
 800bc34:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800bc36:	4b03      	ldr	r3, [pc, #12]	@ (800bc44 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800bc38:	4618      	mov	r0, r3
 800bc3a:	370c      	adds	r7, #12
 800bc3c:	46bd      	mov	sp, r7
 800bc3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc42:	4770      	bx	lr
 800bc44:	240000c4 	.word	0x240000c4

0800bc48 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bc48:	b580      	push	{r7, lr}
 800bc4a:	b082      	sub	sp, #8
 800bc4c:	af00      	add	r7, sp, #0
 800bc4e:	4603      	mov	r3, r0
 800bc50:	6039      	str	r1, [r7, #0]
 800bc52:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800bc54:	79fb      	ldrb	r3, [r7, #7]
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	d105      	bne.n	800bc66 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800bc5a:	683a      	ldr	r2, [r7, #0]
 800bc5c:	4907      	ldr	r1, [pc, #28]	@ (800bc7c <USBD_FS_ProductStrDescriptor+0x34>)
 800bc5e:	4808      	ldr	r0, [pc, #32]	@ (800bc80 <USBD_FS_ProductStrDescriptor+0x38>)
 800bc60:	f7fd feea 	bl	8009a38 <USBD_GetString>
 800bc64:	e004      	b.n	800bc70 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800bc66:	683a      	ldr	r2, [r7, #0]
 800bc68:	4904      	ldr	r1, [pc, #16]	@ (800bc7c <USBD_FS_ProductStrDescriptor+0x34>)
 800bc6a:	4805      	ldr	r0, [pc, #20]	@ (800bc80 <USBD_FS_ProductStrDescriptor+0x38>)
 800bc6c:	f7fd fee4 	bl	8009a38 <USBD_GetString>
  }
  return USBD_StrDesc;
 800bc70:	4b02      	ldr	r3, [pc, #8]	@ (800bc7c <USBD_FS_ProductStrDescriptor+0x34>)
}
 800bc72:	4618      	mov	r0, r3
 800bc74:	3708      	adds	r7, #8
 800bc76:	46bd      	mov	sp, r7
 800bc78:	bd80      	pop	{r7, pc}
 800bc7a:	bf00      	nop
 800bc7c:	24000520 	.word	0x24000520
 800bc80:	0800c638 	.word	0x0800c638

0800bc84 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bc84:	b580      	push	{r7, lr}
 800bc86:	b082      	sub	sp, #8
 800bc88:	af00      	add	r7, sp, #0
 800bc8a:	4603      	mov	r3, r0
 800bc8c:	6039      	str	r1, [r7, #0]
 800bc8e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800bc90:	683a      	ldr	r2, [r7, #0]
 800bc92:	4904      	ldr	r1, [pc, #16]	@ (800bca4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800bc94:	4804      	ldr	r0, [pc, #16]	@ (800bca8 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800bc96:	f7fd fecf 	bl	8009a38 <USBD_GetString>
  return USBD_StrDesc;
 800bc9a:	4b02      	ldr	r3, [pc, #8]	@ (800bca4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800bc9c:	4618      	mov	r0, r3
 800bc9e:	3708      	adds	r7, #8
 800bca0:	46bd      	mov	sp, r7
 800bca2:	bd80      	pop	{r7, pc}
 800bca4:	24000520 	.word	0x24000520
 800bca8:	0800c64c 	.word	0x0800c64c

0800bcac <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bcac:	b580      	push	{r7, lr}
 800bcae:	b082      	sub	sp, #8
 800bcb0:	af00      	add	r7, sp, #0
 800bcb2:	4603      	mov	r3, r0
 800bcb4:	6039      	str	r1, [r7, #0]
 800bcb6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800bcb8:	683b      	ldr	r3, [r7, #0]
 800bcba:	221a      	movs	r2, #26
 800bcbc:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800bcbe:	f000 f843 	bl	800bd48 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800bcc2:	4b02      	ldr	r3, [pc, #8]	@ (800bccc <USBD_FS_SerialStrDescriptor+0x20>)
}
 800bcc4:	4618      	mov	r0, r3
 800bcc6:	3708      	adds	r7, #8
 800bcc8:	46bd      	mov	sp, r7
 800bcca:	bd80      	pop	{r7, pc}
 800bccc:	240000c8 	.word	0x240000c8

0800bcd0 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bcd0:	b580      	push	{r7, lr}
 800bcd2:	b082      	sub	sp, #8
 800bcd4:	af00      	add	r7, sp, #0
 800bcd6:	4603      	mov	r3, r0
 800bcd8:	6039      	str	r1, [r7, #0]
 800bcda:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800bcdc:	79fb      	ldrb	r3, [r7, #7]
 800bcde:	2b00      	cmp	r3, #0
 800bce0:	d105      	bne.n	800bcee <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800bce2:	683a      	ldr	r2, [r7, #0]
 800bce4:	4907      	ldr	r1, [pc, #28]	@ (800bd04 <USBD_FS_ConfigStrDescriptor+0x34>)
 800bce6:	4808      	ldr	r0, [pc, #32]	@ (800bd08 <USBD_FS_ConfigStrDescriptor+0x38>)
 800bce8:	f7fd fea6 	bl	8009a38 <USBD_GetString>
 800bcec:	e004      	b.n	800bcf8 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800bcee:	683a      	ldr	r2, [r7, #0]
 800bcf0:	4904      	ldr	r1, [pc, #16]	@ (800bd04 <USBD_FS_ConfigStrDescriptor+0x34>)
 800bcf2:	4805      	ldr	r0, [pc, #20]	@ (800bd08 <USBD_FS_ConfigStrDescriptor+0x38>)
 800bcf4:	f7fd fea0 	bl	8009a38 <USBD_GetString>
  }
  return USBD_StrDesc;
 800bcf8:	4b02      	ldr	r3, [pc, #8]	@ (800bd04 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800bcfa:	4618      	mov	r0, r3
 800bcfc:	3708      	adds	r7, #8
 800bcfe:	46bd      	mov	sp, r7
 800bd00:	bd80      	pop	{r7, pc}
 800bd02:	bf00      	nop
 800bd04:	24000520 	.word	0x24000520
 800bd08:	0800c660 	.word	0x0800c660

0800bd0c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bd0c:	b580      	push	{r7, lr}
 800bd0e:	b082      	sub	sp, #8
 800bd10:	af00      	add	r7, sp, #0
 800bd12:	4603      	mov	r3, r0
 800bd14:	6039      	str	r1, [r7, #0]
 800bd16:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800bd18:	79fb      	ldrb	r3, [r7, #7]
 800bd1a:	2b00      	cmp	r3, #0
 800bd1c:	d105      	bne.n	800bd2a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800bd1e:	683a      	ldr	r2, [r7, #0]
 800bd20:	4907      	ldr	r1, [pc, #28]	@ (800bd40 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800bd22:	4808      	ldr	r0, [pc, #32]	@ (800bd44 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800bd24:	f7fd fe88 	bl	8009a38 <USBD_GetString>
 800bd28:	e004      	b.n	800bd34 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800bd2a:	683a      	ldr	r2, [r7, #0]
 800bd2c:	4904      	ldr	r1, [pc, #16]	@ (800bd40 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800bd2e:	4805      	ldr	r0, [pc, #20]	@ (800bd44 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800bd30:	f7fd fe82 	bl	8009a38 <USBD_GetString>
  }
  return USBD_StrDesc;
 800bd34:	4b02      	ldr	r3, [pc, #8]	@ (800bd40 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800bd36:	4618      	mov	r0, r3
 800bd38:	3708      	adds	r7, #8
 800bd3a:	46bd      	mov	sp, r7
 800bd3c:	bd80      	pop	{r7, pc}
 800bd3e:	bf00      	nop
 800bd40:	24000520 	.word	0x24000520
 800bd44:	0800c66c 	.word	0x0800c66c

0800bd48 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800bd48:	b580      	push	{r7, lr}
 800bd4a:	b084      	sub	sp, #16
 800bd4c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800bd4e:	4b0f      	ldr	r3, [pc, #60]	@ (800bd8c <Get_SerialNum+0x44>)
 800bd50:	681b      	ldr	r3, [r3, #0]
 800bd52:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800bd54:	4b0e      	ldr	r3, [pc, #56]	@ (800bd90 <Get_SerialNum+0x48>)
 800bd56:	681b      	ldr	r3, [r3, #0]
 800bd58:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800bd5a:	4b0e      	ldr	r3, [pc, #56]	@ (800bd94 <Get_SerialNum+0x4c>)
 800bd5c:	681b      	ldr	r3, [r3, #0]
 800bd5e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800bd60:	68fa      	ldr	r2, [r7, #12]
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	4413      	add	r3, r2
 800bd66:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800bd68:	68fb      	ldr	r3, [r7, #12]
 800bd6a:	2b00      	cmp	r3, #0
 800bd6c:	d009      	beq.n	800bd82 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800bd6e:	2208      	movs	r2, #8
 800bd70:	4909      	ldr	r1, [pc, #36]	@ (800bd98 <Get_SerialNum+0x50>)
 800bd72:	68f8      	ldr	r0, [r7, #12]
 800bd74:	f000 f814 	bl	800bda0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800bd78:	2204      	movs	r2, #4
 800bd7a:	4908      	ldr	r1, [pc, #32]	@ (800bd9c <Get_SerialNum+0x54>)
 800bd7c:	68b8      	ldr	r0, [r7, #8]
 800bd7e:	f000 f80f 	bl	800bda0 <IntToUnicode>
  }
}
 800bd82:	bf00      	nop
 800bd84:	3710      	adds	r7, #16
 800bd86:	46bd      	mov	sp, r7
 800bd88:	bd80      	pop	{r7, pc}
 800bd8a:	bf00      	nop
 800bd8c:	1ff1e800 	.word	0x1ff1e800
 800bd90:	1ff1e804 	.word	0x1ff1e804
 800bd94:	1ff1e808 	.word	0x1ff1e808
 800bd98:	240000ca 	.word	0x240000ca
 800bd9c:	240000da 	.word	0x240000da

0800bda0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800bda0:	b480      	push	{r7}
 800bda2:	b087      	sub	sp, #28
 800bda4:	af00      	add	r7, sp, #0
 800bda6:	60f8      	str	r0, [r7, #12]
 800bda8:	60b9      	str	r1, [r7, #8]
 800bdaa:	4613      	mov	r3, r2
 800bdac:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800bdae:	2300      	movs	r3, #0
 800bdb0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800bdb2:	2300      	movs	r3, #0
 800bdb4:	75fb      	strb	r3, [r7, #23]
 800bdb6:	e027      	b.n	800be08 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800bdb8:	68fb      	ldr	r3, [r7, #12]
 800bdba:	0f1b      	lsrs	r3, r3, #28
 800bdbc:	2b09      	cmp	r3, #9
 800bdbe:	d80b      	bhi.n	800bdd8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800bdc0:	68fb      	ldr	r3, [r7, #12]
 800bdc2:	0f1b      	lsrs	r3, r3, #28
 800bdc4:	b2da      	uxtb	r2, r3
 800bdc6:	7dfb      	ldrb	r3, [r7, #23]
 800bdc8:	005b      	lsls	r3, r3, #1
 800bdca:	4619      	mov	r1, r3
 800bdcc:	68bb      	ldr	r3, [r7, #8]
 800bdce:	440b      	add	r3, r1
 800bdd0:	3230      	adds	r2, #48	@ 0x30
 800bdd2:	b2d2      	uxtb	r2, r2
 800bdd4:	701a      	strb	r2, [r3, #0]
 800bdd6:	e00a      	b.n	800bdee <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800bdd8:	68fb      	ldr	r3, [r7, #12]
 800bdda:	0f1b      	lsrs	r3, r3, #28
 800bddc:	b2da      	uxtb	r2, r3
 800bdde:	7dfb      	ldrb	r3, [r7, #23]
 800bde0:	005b      	lsls	r3, r3, #1
 800bde2:	4619      	mov	r1, r3
 800bde4:	68bb      	ldr	r3, [r7, #8]
 800bde6:	440b      	add	r3, r1
 800bde8:	3237      	adds	r2, #55	@ 0x37
 800bdea:	b2d2      	uxtb	r2, r2
 800bdec:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800bdee:	68fb      	ldr	r3, [r7, #12]
 800bdf0:	011b      	lsls	r3, r3, #4
 800bdf2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800bdf4:	7dfb      	ldrb	r3, [r7, #23]
 800bdf6:	005b      	lsls	r3, r3, #1
 800bdf8:	3301      	adds	r3, #1
 800bdfa:	68ba      	ldr	r2, [r7, #8]
 800bdfc:	4413      	add	r3, r2
 800bdfe:	2200      	movs	r2, #0
 800be00:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800be02:	7dfb      	ldrb	r3, [r7, #23]
 800be04:	3301      	adds	r3, #1
 800be06:	75fb      	strb	r3, [r7, #23]
 800be08:	7dfa      	ldrb	r2, [r7, #23]
 800be0a:	79fb      	ldrb	r3, [r7, #7]
 800be0c:	429a      	cmp	r2, r3
 800be0e:	d3d3      	bcc.n	800bdb8 <IntToUnicode+0x18>
  }
}
 800be10:	bf00      	nop
 800be12:	bf00      	nop
 800be14:	371c      	adds	r7, #28
 800be16:	46bd      	mov	sp, r7
 800be18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be1c:	4770      	bx	lr

0800be1e <STORAGE_Init_FS>:
  * @brief  Initializes the storage unit (medium) over USB FS IP
  * @param  lun: Logical unit number.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Init_FS(uint8_t lun)
{
 800be1e:	b480      	push	{r7}
 800be20:	b083      	sub	sp, #12
 800be22:	af00      	add	r7, sp, #0
 800be24:	4603      	mov	r3, r0
 800be26:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 2 */
 UNUSED(lun);

  return (USBD_OK);
 800be28:	2300      	movs	r3, #0
  /* USER CODE END 2 */
}
 800be2a:	4618      	mov	r0, r3
 800be2c:	370c      	adds	r7, #12
 800be2e:	46bd      	mov	sp, r7
 800be30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be34:	4770      	bx	lr

0800be36 <STORAGE_GetCapacity_FS>:
  * @param  block_num: Number of total block number.
  * @param  block_size: Block size.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_GetCapacity_FS(uint8_t lun, uint32_t *block_num, uint16_t *block_size)
{
 800be36:	b480      	push	{r7}
 800be38:	b085      	sub	sp, #20
 800be3a:	af00      	add	r7, sp, #0
 800be3c:	4603      	mov	r3, r0
 800be3e:	60b9      	str	r1, [r7, #8]
 800be40:	607a      	str	r2, [r7, #4]
 800be42:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 3 */
  UNUSED(lun);

  *block_num  = STORAGE_BLK_NBR;
 800be44:	68bb      	ldr	r3, [r7, #8]
 800be46:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800be4a:	601a      	str	r2, [r3, #0]
  *block_size = STORAGE_BLK_SIZ;
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800be52:	801a      	strh	r2, [r3, #0]
  return (USBD_OK);
 800be54:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800be56:	4618      	mov	r0, r3
 800be58:	3714      	adds	r7, #20
 800be5a:	46bd      	mov	sp, r7
 800be5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be60:	4770      	bx	lr

0800be62 <STORAGE_IsReady_FS>:
  * @brief   Checks whether the medium is ready.
  * @param  lun:  Logical unit number.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_IsReady_FS(uint8_t lun)
{
 800be62:	b480      	push	{r7}
 800be64:	b083      	sub	sp, #12
 800be66:	af00      	add	r7, sp, #0
 800be68:	4603      	mov	r3, r0
 800be6a:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 4 */
  UNUSED(lun);

  return (USBD_OK);
 800be6c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800be6e:	4618      	mov	r0, r3
 800be70:	370c      	adds	r7, #12
 800be72:	46bd      	mov	sp, r7
 800be74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be78:	4770      	bx	lr

0800be7a <STORAGE_IsWriteProtected_FS>:
  * @brief  Checks whether the medium is write protected.
  * @param  lun: Logical unit number.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_IsWriteProtected_FS(uint8_t lun)
{
 800be7a:	b480      	push	{r7}
 800be7c:	b083      	sub	sp, #12
 800be7e:	af00      	add	r7, sp, #0
 800be80:	4603      	mov	r3, r0
 800be82:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 5 */
  UNUSED(lun);

  return (USBD_OK);
 800be84:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800be86:	4618      	mov	r0, r3
 800be88:	370c      	adds	r7, #12
 800be8a:	46bd      	mov	sp, r7
 800be8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be90:	4770      	bx	lr

0800be92 <STORAGE_Read_FS>:
  * @param  blk_addr: Logical block address.
  * @param  blk_len: Blocks number.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Read_FS(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 800be92:	b480      	push	{r7}
 800be94:	b085      	sub	sp, #20
 800be96:	af00      	add	r7, sp, #0
 800be98:	60b9      	str	r1, [r7, #8]
 800be9a:	607a      	str	r2, [r7, #4]
 800be9c:	461a      	mov	r2, r3
 800be9e:	4603      	mov	r3, r0
 800bea0:	73fb      	strb	r3, [r7, #15]
 800bea2:	4613      	mov	r3, r2
 800bea4:	81bb      	strh	r3, [r7, #12]
  UNUSED(lun);
  UNUSED(buf);
  UNUSED(blk_addr);
  UNUSED(blk_len);

  return (USBD_OK);
 800bea6:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800bea8:	4618      	mov	r0, r3
 800beaa:	3714      	adds	r7, #20
 800beac:	46bd      	mov	sp, r7
 800beae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beb2:	4770      	bx	lr

0800beb4 <STORAGE_Write_FS>:
  * @param  blk_addr: Logical block address.
  * @param  blk_len: Blocks number.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Write_FS(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 800beb4:	b480      	push	{r7}
 800beb6:	b085      	sub	sp, #20
 800beb8:	af00      	add	r7, sp, #0
 800beba:	60b9      	str	r1, [r7, #8]
 800bebc:	607a      	str	r2, [r7, #4]
 800bebe:	461a      	mov	r2, r3
 800bec0:	4603      	mov	r3, r0
 800bec2:	73fb      	strb	r3, [r7, #15]
 800bec4:	4613      	mov	r3, r2
 800bec6:	81bb      	strh	r3, [r7, #12]
  UNUSED(lun);
  UNUSED(buf);
  UNUSED(blk_addr);
  UNUSED(blk_len);

  return (USBD_OK);
 800bec8:	2300      	movs	r3, #0
  /* USER CODE END 7 */
}
 800beca:	4618      	mov	r0, r3
 800becc:	3714      	adds	r7, #20
 800bece:	46bd      	mov	sp, r7
 800bed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bed4:	4770      	bx	lr

0800bed6 <STORAGE_GetMaxLun_FS>:
  * @brief  Returns the Max Supported LUNs.
  * @param  None
  * @retval Lun(s) number.
  */
int8_t STORAGE_GetMaxLun_FS(void)
{
 800bed6:	b480      	push	{r7}
 800bed8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  return (STORAGE_LUN_NBR - 1);
 800beda:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 800bedc:	4618      	mov	r0, r3
 800bede:	46bd      	mov	sp, r7
 800bee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bee4:	4770      	bx	lr
	...

0800bee8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800bee8:	b580      	push	{r7, lr}
 800beea:	b0ba      	sub	sp, #232	@ 0xe8
 800beec:	af00      	add	r7, sp, #0
 800beee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bef0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800bef4:	2200      	movs	r2, #0
 800bef6:	601a      	str	r2, [r3, #0]
 800bef8:	605a      	str	r2, [r3, #4]
 800befa:	609a      	str	r2, [r3, #8]
 800befc:	60da      	str	r2, [r3, #12]
 800befe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800bf00:	f107 0310 	add.w	r3, r7, #16
 800bf04:	22c0      	movs	r2, #192	@ 0xc0
 800bf06:	2100      	movs	r1, #0
 800bf08:	4618      	mov	r0, r3
 800bf0a:	f000 fb55 	bl	800c5b8 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	681b      	ldr	r3, [r3, #0]
 800bf12:	4a34      	ldr	r2, [pc, #208]	@ (800bfe4 <HAL_PCD_MspInit+0xfc>)
 800bf14:	4293      	cmp	r3, r2
 800bf16:	d161      	bne.n	800bfdc <HAL_PCD_MspInit+0xf4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800bf18:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800bf1c:	f04f 0300 	mov.w	r3, #0
 800bf20:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 800bf24:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800bf28:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800bf2c:	f107 0310 	add.w	r3, r7, #16
 800bf30:	4618      	mov	r0, r3
 800bf32:	f7f7 ff13 	bl	8003d5c <HAL_RCCEx_PeriphCLKConfig>
 800bf36:	4603      	mov	r3, r0
 800bf38:	2b00      	cmp	r3, #0
 800bf3a:	d001      	beq.n	800bf40 <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 800bf3c:	f7f4 fd8e 	bl	8000a5c <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 800bf40:	f7f6 ff16 	bl	8002d70 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800bf44:	4b28      	ldr	r3, [pc, #160]	@ (800bfe8 <HAL_PCD_MspInit+0x100>)
 800bf46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800bf4a:	4a27      	ldr	r2, [pc, #156]	@ (800bfe8 <HAL_PCD_MspInit+0x100>)
 800bf4c:	f043 0301 	orr.w	r3, r3, #1
 800bf50:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800bf54:	4b24      	ldr	r3, [pc, #144]	@ (800bfe8 <HAL_PCD_MspInit+0x100>)
 800bf56:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800bf5a:	f003 0301 	and.w	r3, r3, #1
 800bf5e:	60fb      	str	r3, [r7, #12]
 800bf60:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA12     ------> USB_OTG_FS_DP
    PA11     ------> USB_OTG_FS_DM
    */
    GPIO_InitStruct.Pin = VBUS_FS2_Pin;
 800bf62:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800bf66:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800bf6a:	2300      	movs	r3, #0
 800bf6c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bf70:	2300      	movs	r3, #0
 800bf72:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(VBUS_FS2_GPIO_Port, &GPIO_InitStruct);
 800bf76:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800bf7a:	4619      	mov	r1, r3
 800bf7c:	481b      	ldr	r0, [pc, #108]	@ (800bfec <HAL_PCD_MspInit+0x104>)
 800bf7e:	f7f5 f9d7 	bl	8001330 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_OTG_FS2_P_Pin|USB_OTG_FS2_N_Pin;
 800bf82:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800bf86:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bf8a:	2302      	movs	r3, #2
 800bf8c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bf90:	2300      	movs	r3, #0
 800bf92:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800bf96:	2300      	movs	r3, #0
 800bf98:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 800bf9c:	230a      	movs	r3, #10
 800bf9e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bfa2:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800bfa6:	4619      	mov	r1, r3
 800bfa8:	4810      	ldr	r0, [pc, #64]	@ (800bfec <HAL_PCD_MspInit+0x104>)
 800bfaa:	f7f5 f9c1 	bl	8001330 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800bfae:	4b0e      	ldr	r3, [pc, #56]	@ (800bfe8 <HAL_PCD_MspInit+0x100>)
 800bfb0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800bfb4:	4a0c      	ldr	r2, [pc, #48]	@ (800bfe8 <HAL_PCD_MspInit+0x100>)
 800bfb6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800bfba:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800bfbe:	4b0a      	ldr	r3, [pc, #40]	@ (800bfe8 <HAL_PCD_MspInit+0x100>)
 800bfc0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800bfc4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bfc8:	60bb      	str	r3, [r7, #8]
 800bfca:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800bfcc:	2200      	movs	r2, #0
 800bfce:	2100      	movs	r1, #0
 800bfd0:	2065      	movs	r0, #101	@ 0x65
 800bfd2:	f7f5 f978 	bl	80012c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800bfd6:	2065      	movs	r0, #101	@ 0x65
 800bfd8:	f7f5 f98f 	bl	80012fa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800bfdc:	bf00      	nop
 800bfde:	37e8      	adds	r7, #232	@ 0xe8
 800bfe0:	46bd      	mov	sp, r7
 800bfe2:	bd80      	pop	{r7, pc}
 800bfe4:	40080000 	.word	0x40080000
 800bfe8:	58024400 	.word	0x58024400
 800bfec:	58020000 	.word	0x58020000

0800bff0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bff0:	b580      	push	{r7, lr}
 800bff2:	b082      	sub	sp, #8
 800bff4:	af00      	add	r7, sp, #0
 800bff6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800c004:	4619      	mov	r1, r3
 800c006:	4610      	mov	r0, r2
 800c008:	f7fc fb88 	bl	800871c <USBD_LL_SetupStage>
}
 800c00c:	bf00      	nop
 800c00e:	3708      	adds	r7, #8
 800c010:	46bd      	mov	sp, r7
 800c012:	bd80      	pop	{r7, pc}

0800c014 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c014:	b580      	push	{r7, lr}
 800c016:	b082      	sub	sp, #8
 800c018:	af00      	add	r7, sp, #0
 800c01a:	6078      	str	r0, [r7, #4]
 800c01c:	460b      	mov	r3, r1
 800c01e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800c026:	78fa      	ldrb	r2, [r7, #3]
 800c028:	6879      	ldr	r1, [r7, #4]
 800c02a:	4613      	mov	r3, r2
 800c02c:	00db      	lsls	r3, r3, #3
 800c02e:	4413      	add	r3, r2
 800c030:	009b      	lsls	r3, r3, #2
 800c032:	440b      	add	r3, r1
 800c034:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800c038:	681a      	ldr	r2, [r3, #0]
 800c03a:	78fb      	ldrb	r3, [r7, #3]
 800c03c:	4619      	mov	r1, r3
 800c03e:	f7fc fbc2 	bl	80087c6 <USBD_LL_DataOutStage>
}
 800c042:	bf00      	nop
 800c044:	3708      	adds	r7, #8
 800c046:	46bd      	mov	sp, r7
 800c048:	bd80      	pop	{r7, pc}

0800c04a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c04a:	b580      	push	{r7, lr}
 800c04c:	b082      	sub	sp, #8
 800c04e:	af00      	add	r7, sp, #0
 800c050:	6078      	str	r0, [r7, #4]
 800c052:	460b      	mov	r3, r1
 800c054:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800c05c:	78fa      	ldrb	r2, [r7, #3]
 800c05e:	6879      	ldr	r1, [r7, #4]
 800c060:	4613      	mov	r3, r2
 800c062:	00db      	lsls	r3, r3, #3
 800c064:	4413      	add	r3, r2
 800c066:	009b      	lsls	r3, r3, #2
 800c068:	440b      	add	r3, r1
 800c06a:	3320      	adds	r3, #32
 800c06c:	681a      	ldr	r2, [r3, #0]
 800c06e:	78fb      	ldrb	r3, [r7, #3]
 800c070:	4619      	mov	r1, r3
 800c072:	f7fc fc5b 	bl	800892c <USBD_LL_DataInStage>
}
 800c076:	bf00      	nop
 800c078:	3708      	adds	r7, #8
 800c07a:	46bd      	mov	sp, r7
 800c07c:	bd80      	pop	{r7, pc}

0800c07e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c07e:	b580      	push	{r7, lr}
 800c080:	b082      	sub	sp, #8
 800c082:	af00      	add	r7, sp, #0
 800c084:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c08c:	4618      	mov	r0, r3
 800c08e:	f7fc fd95 	bl	8008bbc <USBD_LL_SOF>
}
 800c092:	bf00      	nop
 800c094:	3708      	adds	r7, #8
 800c096:	46bd      	mov	sp, r7
 800c098:	bd80      	pop	{r7, pc}

0800c09a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c09a:	b580      	push	{r7, lr}
 800c09c:	b084      	sub	sp, #16
 800c09e:	af00      	add	r7, sp, #0
 800c0a0:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800c0a2:	2301      	movs	r3, #1
 800c0a4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	79db      	ldrb	r3, [r3, #7]
 800c0aa:	2b00      	cmp	r3, #0
 800c0ac:	d102      	bne.n	800c0b4 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800c0ae:	2300      	movs	r3, #0
 800c0b0:	73fb      	strb	r3, [r7, #15]
 800c0b2:	e008      	b.n	800c0c6 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800c0b4:	687b      	ldr	r3, [r7, #4]
 800c0b6:	79db      	ldrb	r3, [r3, #7]
 800c0b8:	2b02      	cmp	r3, #2
 800c0ba:	d102      	bne.n	800c0c2 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800c0bc:	2301      	movs	r3, #1
 800c0be:	73fb      	strb	r3, [r7, #15]
 800c0c0:	e001      	b.n	800c0c6 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800c0c2:	f7f4 fccb 	bl	8000a5c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c0cc:	7bfa      	ldrb	r2, [r7, #15]
 800c0ce:	4611      	mov	r1, r2
 800c0d0:	4618      	mov	r0, r3
 800c0d2:	f7fc fd2f 	bl	8008b34 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c0dc:	4618      	mov	r0, r3
 800c0de:	f7fc fcd7 	bl	8008a90 <USBD_LL_Reset>
}
 800c0e2:	bf00      	nop
 800c0e4:	3710      	adds	r7, #16
 800c0e6:	46bd      	mov	sp, r7
 800c0e8:	bd80      	pop	{r7, pc}
	...

0800c0ec <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c0ec:	b580      	push	{r7, lr}
 800c0ee:	b082      	sub	sp, #8
 800c0f0:	af00      	add	r7, sp, #0
 800c0f2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c0fa:	4618      	mov	r0, r3
 800c0fc:	f7fc fd2a 	bl	8008b54 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	681b      	ldr	r3, [r3, #0]
 800c104:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800c108:	681b      	ldr	r3, [r3, #0]
 800c10a:	687a      	ldr	r2, [r7, #4]
 800c10c:	6812      	ldr	r2, [r2, #0]
 800c10e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800c112:	f043 0301 	orr.w	r3, r3, #1
 800c116:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	7adb      	ldrb	r3, [r3, #11]
 800c11c:	2b00      	cmp	r3, #0
 800c11e:	d005      	beq.n	800c12c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c120:	4b04      	ldr	r3, [pc, #16]	@ (800c134 <HAL_PCD_SuspendCallback+0x48>)
 800c122:	691b      	ldr	r3, [r3, #16]
 800c124:	4a03      	ldr	r2, [pc, #12]	@ (800c134 <HAL_PCD_SuspendCallback+0x48>)
 800c126:	f043 0306 	orr.w	r3, r3, #6
 800c12a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800c12c:	bf00      	nop
 800c12e:	3708      	adds	r7, #8
 800c130:	46bd      	mov	sp, r7
 800c132:	bd80      	pop	{r7, pc}
 800c134:	e000ed00 	.word	0xe000ed00

0800c138 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c138:	b580      	push	{r7, lr}
 800c13a:	b082      	sub	sp, #8
 800c13c:	af00      	add	r7, sp, #0
 800c13e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c146:	4618      	mov	r0, r3
 800c148:	f7fc fd20 	bl	8008b8c <USBD_LL_Resume>
}
 800c14c:	bf00      	nop
 800c14e:	3708      	adds	r7, #8
 800c150:	46bd      	mov	sp, r7
 800c152:	bd80      	pop	{r7, pc}

0800c154 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c154:	b580      	push	{r7, lr}
 800c156:	b082      	sub	sp, #8
 800c158:	af00      	add	r7, sp, #0
 800c15a:	6078      	str	r0, [r7, #4]
 800c15c:	460b      	mov	r3, r1
 800c15e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c166:	78fa      	ldrb	r2, [r7, #3]
 800c168:	4611      	mov	r1, r2
 800c16a:	4618      	mov	r0, r3
 800c16c:	f7fc fd78 	bl	8008c60 <USBD_LL_IsoOUTIncomplete>
}
 800c170:	bf00      	nop
 800c172:	3708      	adds	r7, #8
 800c174:	46bd      	mov	sp, r7
 800c176:	bd80      	pop	{r7, pc}

0800c178 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c178:	b580      	push	{r7, lr}
 800c17a:	b082      	sub	sp, #8
 800c17c:	af00      	add	r7, sp, #0
 800c17e:	6078      	str	r0, [r7, #4]
 800c180:	460b      	mov	r3, r1
 800c182:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c18a:	78fa      	ldrb	r2, [r7, #3]
 800c18c:	4611      	mov	r1, r2
 800c18e:	4618      	mov	r0, r3
 800c190:	f7fc fd34 	bl	8008bfc <USBD_LL_IsoINIncomplete>
}
 800c194:	bf00      	nop
 800c196:	3708      	adds	r7, #8
 800c198:	46bd      	mov	sp, r7
 800c19a:	bd80      	pop	{r7, pc}

0800c19c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c19c:	b580      	push	{r7, lr}
 800c19e:	b082      	sub	sp, #8
 800c1a0:	af00      	add	r7, sp, #0
 800c1a2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c1aa:	4618      	mov	r0, r3
 800c1ac:	f7fc fd8a 	bl	8008cc4 <USBD_LL_DevConnected>
}
 800c1b0:	bf00      	nop
 800c1b2:	3708      	adds	r7, #8
 800c1b4:	46bd      	mov	sp, r7
 800c1b6:	bd80      	pop	{r7, pc}

0800c1b8 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c1b8:	b580      	push	{r7, lr}
 800c1ba:	b082      	sub	sp, #8
 800c1bc:	af00      	add	r7, sp, #0
 800c1be:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800c1c6:	4618      	mov	r0, r3
 800c1c8:	f7fc fd87 	bl	8008cda <USBD_LL_DevDisconnected>
}
 800c1cc:	bf00      	nop
 800c1ce:	3708      	adds	r7, #8
 800c1d0:	46bd      	mov	sp, r7
 800c1d2:	bd80      	pop	{r7, pc}

0800c1d4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800c1d4:	b580      	push	{r7, lr}
 800c1d6:	b082      	sub	sp, #8
 800c1d8:	af00      	add	r7, sp, #0
 800c1da:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	781b      	ldrb	r3, [r3, #0]
 800c1e0:	2b00      	cmp	r3, #0
 800c1e2:	d13e      	bne.n	800c262 <USBD_LL_Init+0x8e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800c1e4:	4a21      	ldr	r2, [pc, #132]	@ (800c26c <USBD_LL_Init+0x98>)
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800c1ec:	687b      	ldr	r3, [r7, #4]
 800c1ee:	4a1f      	ldr	r2, [pc, #124]	@ (800c26c <USBD_LL_Init+0x98>)
 800c1f0:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800c1f4:	4b1d      	ldr	r3, [pc, #116]	@ (800c26c <USBD_LL_Init+0x98>)
 800c1f6:	4a1e      	ldr	r2, [pc, #120]	@ (800c270 <USBD_LL_Init+0x9c>)
 800c1f8:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 800c1fa:	4b1c      	ldr	r3, [pc, #112]	@ (800c26c <USBD_LL_Init+0x98>)
 800c1fc:	2209      	movs	r2, #9
 800c1fe:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800c200:	4b1a      	ldr	r3, [pc, #104]	@ (800c26c <USBD_LL_Init+0x98>)
 800c202:	2202      	movs	r2, #2
 800c204:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800c206:	4b19      	ldr	r3, [pc, #100]	@ (800c26c <USBD_LL_Init+0x98>)
 800c208:	2200      	movs	r2, #0
 800c20a:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800c20c:	4b17      	ldr	r3, [pc, #92]	@ (800c26c <USBD_LL_Init+0x98>)
 800c20e:	2202      	movs	r2, #2
 800c210:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800c212:	4b16      	ldr	r3, [pc, #88]	@ (800c26c <USBD_LL_Init+0x98>)
 800c214:	2200      	movs	r2, #0
 800c216:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800c218:	4b14      	ldr	r3, [pc, #80]	@ (800c26c <USBD_LL_Init+0x98>)
 800c21a:	2200      	movs	r2, #0
 800c21c:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800c21e:	4b13      	ldr	r3, [pc, #76]	@ (800c26c <USBD_LL_Init+0x98>)
 800c220:	2200      	movs	r2, #0
 800c222:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 800c224:	4b11      	ldr	r3, [pc, #68]	@ (800c26c <USBD_LL_Init+0x98>)
 800c226:	2201      	movs	r2, #1
 800c228:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800c22a:	4b10      	ldr	r3, [pc, #64]	@ (800c26c <USBD_LL_Init+0x98>)
 800c22c:	2201      	movs	r2, #1
 800c22e:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800c230:	4b0e      	ldr	r3, [pc, #56]	@ (800c26c <USBD_LL_Init+0x98>)
 800c232:	2200      	movs	r2, #0
 800c234:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800c236:	480d      	ldr	r0, [pc, #52]	@ (800c26c <USBD_LL_Init+0x98>)
 800c238:	f7f5 fa72 	bl	8001720 <HAL_PCD_Init>
 800c23c:	4603      	mov	r3, r0
 800c23e:	2b00      	cmp	r3, #0
 800c240:	d001      	beq.n	800c246 <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 800c242:	f7f4 fc0b 	bl	8000a5c <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800c246:	2180      	movs	r1, #128	@ 0x80
 800c248:	4808      	ldr	r0, [pc, #32]	@ (800c26c <USBD_LL_Init+0x98>)
 800c24a:	f7f6 fcf6 	bl	8002c3a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800c24e:	2240      	movs	r2, #64	@ 0x40
 800c250:	2100      	movs	r1, #0
 800c252:	4806      	ldr	r0, [pc, #24]	@ (800c26c <USBD_LL_Init+0x98>)
 800c254:	f7f6 fcaa 	bl	8002bac <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800c258:	2280      	movs	r2, #128	@ 0x80
 800c25a:	2101      	movs	r1, #1
 800c25c:	4803      	ldr	r0, [pc, #12]	@ (800c26c <USBD_LL_Init+0x98>)
 800c25e:	f7f6 fca5 	bl	8002bac <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
 800c262:	2300      	movs	r3, #0
}
 800c264:	4618      	mov	r0, r3
 800c266:	3708      	adds	r7, #8
 800c268:	46bd      	mov	sp, r7
 800c26a:	bd80      	pop	{r7, pc}
 800c26c:	24000720 	.word	0x24000720
 800c270:	40080000 	.word	0x40080000

0800c274 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800c274:	b580      	push	{r7, lr}
 800c276:	b084      	sub	sp, #16
 800c278:	af00      	add	r7, sp, #0
 800c27a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c27c:	2300      	movs	r3, #0
 800c27e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c280:	2300      	movs	r3, #0
 800c282:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c28a:	4618      	mov	r0, r3
 800c28c:	f7f5 fb54 	bl	8001938 <HAL_PCD_Start>
 800c290:	4603      	mov	r3, r0
 800c292:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c294:	7bfb      	ldrb	r3, [r7, #15]
 800c296:	4618      	mov	r0, r3
 800c298:	f000 f962 	bl	800c560 <USBD_Get_USB_Status>
 800c29c:	4603      	mov	r3, r0
 800c29e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c2a0:	7bbb      	ldrb	r3, [r7, #14]
}
 800c2a2:	4618      	mov	r0, r3
 800c2a4:	3710      	adds	r7, #16
 800c2a6:	46bd      	mov	sp, r7
 800c2a8:	bd80      	pop	{r7, pc}

0800c2aa <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800c2aa:	b580      	push	{r7, lr}
 800c2ac:	b084      	sub	sp, #16
 800c2ae:	af00      	add	r7, sp, #0
 800c2b0:	6078      	str	r0, [r7, #4]
 800c2b2:	4608      	mov	r0, r1
 800c2b4:	4611      	mov	r1, r2
 800c2b6:	461a      	mov	r2, r3
 800c2b8:	4603      	mov	r3, r0
 800c2ba:	70fb      	strb	r3, [r7, #3]
 800c2bc:	460b      	mov	r3, r1
 800c2be:	70bb      	strb	r3, [r7, #2]
 800c2c0:	4613      	mov	r3, r2
 800c2c2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c2c4:	2300      	movs	r3, #0
 800c2c6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c2c8:	2300      	movs	r3, #0
 800c2ca:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800c2d2:	78bb      	ldrb	r3, [r7, #2]
 800c2d4:	883a      	ldrh	r2, [r7, #0]
 800c2d6:	78f9      	ldrb	r1, [r7, #3]
 800c2d8:	f7f6 f855 	bl	8002386 <HAL_PCD_EP_Open>
 800c2dc:	4603      	mov	r3, r0
 800c2de:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c2e0:	7bfb      	ldrb	r3, [r7, #15]
 800c2e2:	4618      	mov	r0, r3
 800c2e4:	f000 f93c 	bl	800c560 <USBD_Get_USB_Status>
 800c2e8:	4603      	mov	r3, r0
 800c2ea:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c2ec:	7bbb      	ldrb	r3, [r7, #14]
}
 800c2ee:	4618      	mov	r0, r3
 800c2f0:	3710      	adds	r7, #16
 800c2f2:	46bd      	mov	sp, r7
 800c2f4:	bd80      	pop	{r7, pc}

0800c2f6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c2f6:	b580      	push	{r7, lr}
 800c2f8:	b084      	sub	sp, #16
 800c2fa:	af00      	add	r7, sp, #0
 800c2fc:	6078      	str	r0, [r7, #4]
 800c2fe:	460b      	mov	r3, r1
 800c300:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c302:	2300      	movs	r3, #0
 800c304:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c306:	2300      	movs	r3, #0
 800c308:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c310:	78fa      	ldrb	r2, [r7, #3]
 800c312:	4611      	mov	r1, r2
 800c314:	4618      	mov	r0, r3
 800c316:	f7f6 f8a0 	bl	800245a <HAL_PCD_EP_Close>
 800c31a:	4603      	mov	r3, r0
 800c31c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c31e:	7bfb      	ldrb	r3, [r7, #15]
 800c320:	4618      	mov	r0, r3
 800c322:	f000 f91d 	bl	800c560 <USBD_Get_USB_Status>
 800c326:	4603      	mov	r3, r0
 800c328:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c32a:	7bbb      	ldrb	r3, [r7, #14]
}
 800c32c:	4618      	mov	r0, r3
 800c32e:	3710      	adds	r7, #16
 800c330:	46bd      	mov	sp, r7
 800c332:	bd80      	pop	{r7, pc}

0800c334 <USBD_LL_FlushEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_FlushEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c334:	b580      	push	{r7, lr}
 800c336:	b084      	sub	sp, #16
 800c338:	af00      	add	r7, sp, #0
 800c33a:	6078      	str	r0, [r7, #4]
 800c33c:	460b      	mov	r3, r1
 800c33e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c340:	2300      	movs	r3, #0
 800c342:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c344:	2300      	movs	r3, #0
 800c346:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Flush(pdev->pData, ep_addr);
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c34e:	78fa      	ldrb	r2, [r7, #3]
 800c350:	4611      	mov	r1, r2
 800c352:	4618      	mov	r0, r3
 800c354:	f7f6 fa42 	bl	80027dc <HAL_PCD_EP_Flush>
 800c358:	4603      	mov	r3, r0
 800c35a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c35c:	7bfb      	ldrb	r3, [r7, #15]
 800c35e:	4618      	mov	r0, r3
 800c360:	f000 f8fe 	bl	800c560 <USBD_Get_USB_Status>
 800c364:	4603      	mov	r3, r0
 800c366:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c368:	7bbb      	ldrb	r3, [r7, #14]
}
 800c36a:	4618      	mov	r0, r3
 800c36c:	3710      	adds	r7, #16
 800c36e:	46bd      	mov	sp, r7
 800c370:	bd80      	pop	{r7, pc}

0800c372 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c372:	b580      	push	{r7, lr}
 800c374:	b084      	sub	sp, #16
 800c376:	af00      	add	r7, sp, #0
 800c378:	6078      	str	r0, [r7, #4]
 800c37a:	460b      	mov	r3, r1
 800c37c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c37e:	2300      	movs	r3, #0
 800c380:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c382:	2300      	movs	r3, #0
 800c384:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800c386:	687b      	ldr	r3, [r7, #4]
 800c388:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c38c:	78fa      	ldrb	r2, [r7, #3]
 800c38e:	4611      	mov	r1, r2
 800c390:	4618      	mov	r0, r3
 800c392:	f7f6 f939 	bl	8002608 <HAL_PCD_EP_SetStall>
 800c396:	4603      	mov	r3, r0
 800c398:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c39a:	7bfb      	ldrb	r3, [r7, #15]
 800c39c:	4618      	mov	r0, r3
 800c39e:	f000 f8df 	bl	800c560 <USBD_Get_USB_Status>
 800c3a2:	4603      	mov	r3, r0
 800c3a4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c3a6:	7bbb      	ldrb	r3, [r7, #14]
}
 800c3a8:	4618      	mov	r0, r3
 800c3aa:	3710      	adds	r7, #16
 800c3ac:	46bd      	mov	sp, r7
 800c3ae:	bd80      	pop	{r7, pc}

0800c3b0 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c3b0:	b580      	push	{r7, lr}
 800c3b2:	b084      	sub	sp, #16
 800c3b4:	af00      	add	r7, sp, #0
 800c3b6:	6078      	str	r0, [r7, #4]
 800c3b8:	460b      	mov	r3, r1
 800c3ba:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c3bc:	2300      	movs	r3, #0
 800c3be:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c3c0:	2300      	movs	r3, #0
 800c3c2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c3ca:	78fa      	ldrb	r2, [r7, #3]
 800c3cc:	4611      	mov	r1, r2
 800c3ce:	4618      	mov	r0, r3
 800c3d0:	f7f6 f97d 	bl	80026ce <HAL_PCD_EP_ClrStall>
 800c3d4:	4603      	mov	r3, r0
 800c3d6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c3d8:	7bfb      	ldrb	r3, [r7, #15]
 800c3da:	4618      	mov	r0, r3
 800c3dc:	f000 f8c0 	bl	800c560 <USBD_Get_USB_Status>
 800c3e0:	4603      	mov	r3, r0
 800c3e2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c3e4:	7bbb      	ldrb	r3, [r7, #14]
}
 800c3e6:	4618      	mov	r0, r3
 800c3e8:	3710      	adds	r7, #16
 800c3ea:	46bd      	mov	sp, r7
 800c3ec:	bd80      	pop	{r7, pc}

0800c3ee <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c3ee:	b480      	push	{r7}
 800c3f0:	b085      	sub	sp, #20
 800c3f2:	af00      	add	r7, sp, #0
 800c3f4:	6078      	str	r0, [r7, #4]
 800c3f6:	460b      	mov	r3, r1
 800c3f8:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c400:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800c402:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c406:	2b00      	cmp	r3, #0
 800c408:	da0b      	bge.n	800c422 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800c40a:	78fb      	ldrb	r3, [r7, #3]
 800c40c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c410:	68f9      	ldr	r1, [r7, #12]
 800c412:	4613      	mov	r3, r2
 800c414:	00db      	lsls	r3, r3, #3
 800c416:	4413      	add	r3, r2
 800c418:	009b      	lsls	r3, r3, #2
 800c41a:	440b      	add	r3, r1
 800c41c:	3316      	adds	r3, #22
 800c41e:	781b      	ldrb	r3, [r3, #0]
 800c420:	e00b      	b.n	800c43a <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800c422:	78fb      	ldrb	r3, [r7, #3]
 800c424:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c428:	68f9      	ldr	r1, [r7, #12]
 800c42a:	4613      	mov	r3, r2
 800c42c:	00db      	lsls	r3, r3, #3
 800c42e:	4413      	add	r3, r2
 800c430:	009b      	lsls	r3, r3, #2
 800c432:	440b      	add	r3, r1
 800c434:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800c438:	781b      	ldrb	r3, [r3, #0]
  }
}
 800c43a:	4618      	mov	r0, r3
 800c43c:	3714      	adds	r7, #20
 800c43e:	46bd      	mov	sp, r7
 800c440:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c444:	4770      	bx	lr

0800c446 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800c446:	b580      	push	{r7, lr}
 800c448:	b084      	sub	sp, #16
 800c44a:	af00      	add	r7, sp, #0
 800c44c:	6078      	str	r0, [r7, #4]
 800c44e:	460b      	mov	r3, r1
 800c450:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c452:	2300      	movs	r3, #0
 800c454:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c456:	2300      	movs	r3, #0
 800c458:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800c45a:	687b      	ldr	r3, [r7, #4]
 800c45c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c460:	78fa      	ldrb	r2, [r7, #3]
 800c462:	4611      	mov	r1, r2
 800c464:	4618      	mov	r0, r3
 800c466:	f7f5 ff6a 	bl	800233e <HAL_PCD_SetAddress>
 800c46a:	4603      	mov	r3, r0
 800c46c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c46e:	7bfb      	ldrb	r3, [r7, #15]
 800c470:	4618      	mov	r0, r3
 800c472:	f000 f875 	bl	800c560 <USBD_Get_USB_Status>
 800c476:	4603      	mov	r3, r0
 800c478:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c47a:	7bbb      	ldrb	r3, [r7, #14]
}
 800c47c:	4618      	mov	r0, r3
 800c47e:	3710      	adds	r7, #16
 800c480:	46bd      	mov	sp, r7
 800c482:	bd80      	pop	{r7, pc}

0800c484 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c484:	b580      	push	{r7, lr}
 800c486:	b086      	sub	sp, #24
 800c488:	af00      	add	r7, sp, #0
 800c48a:	60f8      	str	r0, [r7, #12]
 800c48c:	607a      	str	r2, [r7, #4]
 800c48e:	603b      	str	r3, [r7, #0]
 800c490:	460b      	mov	r3, r1
 800c492:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c494:	2300      	movs	r3, #0
 800c496:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c498:	2300      	movs	r3, #0
 800c49a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800c49c:	68fb      	ldr	r3, [r7, #12]
 800c49e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800c4a2:	7af9      	ldrb	r1, [r7, #11]
 800c4a4:	683b      	ldr	r3, [r7, #0]
 800c4a6:	687a      	ldr	r2, [r7, #4]
 800c4a8:	f7f6 f874 	bl	8002594 <HAL_PCD_EP_Transmit>
 800c4ac:	4603      	mov	r3, r0
 800c4ae:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c4b0:	7dfb      	ldrb	r3, [r7, #23]
 800c4b2:	4618      	mov	r0, r3
 800c4b4:	f000 f854 	bl	800c560 <USBD_Get_USB_Status>
 800c4b8:	4603      	mov	r3, r0
 800c4ba:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c4bc:	7dbb      	ldrb	r3, [r7, #22]
}
 800c4be:	4618      	mov	r0, r3
 800c4c0:	3718      	adds	r7, #24
 800c4c2:	46bd      	mov	sp, r7
 800c4c4:	bd80      	pop	{r7, pc}

0800c4c6 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c4c6:	b580      	push	{r7, lr}
 800c4c8:	b086      	sub	sp, #24
 800c4ca:	af00      	add	r7, sp, #0
 800c4cc:	60f8      	str	r0, [r7, #12]
 800c4ce:	607a      	str	r2, [r7, #4]
 800c4d0:	603b      	str	r3, [r7, #0]
 800c4d2:	460b      	mov	r3, r1
 800c4d4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c4d6:	2300      	movs	r3, #0
 800c4d8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c4da:	2300      	movs	r3, #0
 800c4dc:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800c4de:	68fb      	ldr	r3, [r7, #12]
 800c4e0:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800c4e4:	7af9      	ldrb	r1, [r7, #11]
 800c4e6:	683b      	ldr	r3, [r7, #0]
 800c4e8:	687a      	ldr	r2, [r7, #4]
 800c4ea:	f7f6 f800 	bl	80024ee <HAL_PCD_EP_Receive>
 800c4ee:	4603      	mov	r3, r0
 800c4f0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c4f2:	7dfb      	ldrb	r3, [r7, #23]
 800c4f4:	4618      	mov	r0, r3
 800c4f6:	f000 f833 	bl	800c560 <USBD_Get_USB_Status>
 800c4fa:	4603      	mov	r3, r0
 800c4fc:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c4fe:	7dbb      	ldrb	r3, [r7, #22]
}
 800c500:	4618      	mov	r0, r3
 800c502:	3718      	adds	r7, #24
 800c504:	46bd      	mov	sp, r7
 800c506:	bd80      	pop	{r7, pc}

0800c508 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c508:	b580      	push	{r7, lr}
 800c50a:	b082      	sub	sp, #8
 800c50c:	af00      	add	r7, sp, #0
 800c50e:	6078      	str	r0, [r7, #4]
 800c510:	460b      	mov	r3, r1
 800c512:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c51a:	78fa      	ldrb	r2, [r7, #3]
 800c51c:	4611      	mov	r1, r2
 800c51e:	4618      	mov	r0, r3
 800c520:	f7f6 f820 	bl	8002564 <HAL_PCD_EP_GetRxCount>
 800c524:	4603      	mov	r3, r0
}
 800c526:	4618      	mov	r0, r3
 800c528:	3708      	adds	r7, #8
 800c52a:	46bd      	mov	sp, r7
 800c52c:	bd80      	pop	{r7, pc}
	...

0800c530 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800c530:	b480      	push	{r7}
 800c532:	b083      	sub	sp, #12
 800c534:	af00      	add	r7, sp, #0
 800c536:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_MSC_BOT_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800c538:	4b03      	ldr	r3, [pc, #12]	@ (800c548 <USBD_static_malloc+0x18>)
}
 800c53a:	4618      	mov	r0, r3
 800c53c:	370c      	adds	r7, #12
 800c53e:	46bd      	mov	sp, r7
 800c540:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c544:	4770      	bx	lr
 800c546:	bf00      	nop
 800c548:	24000c04 	.word	0x24000c04

0800c54c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800c54c:	b480      	push	{r7}
 800c54e:	b083      	sub	sp, #12
 800c550:	af00      	add	r7, sp, #0
 800c552:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 800c554:	bf00      	nop
 800c556:	370c      	adds	r7, #12
 800c558:	46bd      	mov	sp, r7
 800c55a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c55e:	4770      	bx	lr

0800c560 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800c560:	b480      	push	{r7}
 800c562:	b085      	sub	sp, #20
 800c564:	af00      	add	r7, sp, #0
 800c566:	4603      	mov	r3, r0
 800c568:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c56a:	2300      	movs	r3, #0
 800c56c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800c56e:	79fb      	ldrb	r3, [r7, #7]
 800c570:	2b03      	cmp	r3, #3
 800c572:	d817      	bhi.n	800c5a4 <USBD_Get_USB_Status+0x44>
 800c574:	a201      	add	r2, pc, #4	@ (adr r2, 800c57c <USBD_Get_USB_Status+0x1c>)
 800c576:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c57a:	bf00      	nop
 800c57c:	0800c58d 	.word	0x0800c58d
 800c580:	0800c593 	.word	0x0800c593
 800c584:	0800c599 	.word	0x0800c599
 800c588:	0800c59f 	.word	0x0800c59f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800c58c:	2300      	movs	r3, #0
 800c58e:	73fb      	strb	r3, [r7, #15]
    break;
 800c590:	e00b      	b.n	800c5aa <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800c592:	2303      	movs	r3, #3
 800c594:	73fb      	strb	r3, [r7, #15]
    break;
 800c596:	e008      	b.n	800c5aa <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800c598:	2301      	movs	r3, #1
 800c59a:	73fb      	strb	r3, [r7, #15]
    break;
 800c59c:	e005      	b.n	800c5aa <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800c59e:	2303      	movs	r3, #3
 800c5a0:	73fb      	strb	r3, [r7, #15]
    break;
 800c5a2:	e002      	b.n	800c5aa <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800c5a4:	2303      	movs	r3, #3
 800c5a6:	73fb      	strb	r3, [r7, #15]
    break;
 800c5a8:	bf00      	nop
  }
  return usb_status;
 800c5aa:	7bfb      	ldrb	r3, [r7, #15]
}
 800c5ac:	4618      	mov	r0, r3
 800c5ae:	3714      	adds	r7, #20
 800c5b0:	46bd      	mov	sp, r7
 800c5b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5b6:	4770      	bx	lr

0800c5b8 <memset>:
 800c5b8:	4402      	add	r2, r0
 800c5ba:	4603      	mov	r3, r0
 800c5bc:	4293      	cmp	r3, r2
 800c5be:	d100      	bne.n	800c5c2 <memset+0xa>
 800c5c0:	4770      	bx	lr
 800c5c2:	f803 1b01 	strb.w	r1, [r3], #1
 800c5c6:	e7f9      	b.n	800c5bc <memset+0x4>

0800c5c8 <__libc_init_array>:
 800c5c8:	b570      	push	{r4, r5, r6, lr}
 800c5ca:	4d0d      	ldr	r5, [pc, #52]	@ (800c600 <__libc_init_array+0x38>)
 800c5cc:	4c0d      	ldr	r4, [pc, #52]	@ (800c604 <__libc_init_array+0x3c>)
 800c5ce:	1b64      	subs	r4, r4, r5
 800c5d0:	10a4      	asrs	r4, r4, #2
 800c5d2:	2600      	movs	r6, #0
 800c5d4:	42a6      	cmp	r6, r4
 800c5d6:	d109      	bne.n	800c5ec <__libc_init_array+0x24>
 800c5d8:	4d0b      	ldr	r5, [pc, #44]	@ (800c608 <__libc_init_array+0x40>)
 800c5da:	4c0c      	ldr	r4, [pc, #48]	@ (800c60c <__libc_init_array+0x44>)
 800c5dc:	f000 f818 	bl	800c610 <_init>
 800c5e0:	1b64      	subs	r4, r4, r5
 800c5e2:	10a4      	asrs	r4, r4, #2
 800c5e4:	2600      	movs	r6, #0
 800c5e6:	42a6      	cmp	r6, r4
 800c5e8:	d105      	bne.n	800c5f6 <__libc_init_array+0x2e>
 800c5ea:	bd70      	pop	{r4, r5, r6, pc}
 800c5ec:	f855 3b04 	ldr.w	r3, [r5], #4
 800c5f0:	4798      	blx	r3
 800c5f2:	3601      	adds	r6, #1
 800c5f4:	e7ee      	b.n	800c5d4 <__libc_init_array+0xc>
 800c5f6:	f855 3b04 	ldr.w	r3, [r5], #4
 800c5fa:	4798      	blx	r3
 800c5fc:	3601      	adds	r6, #1
 800c5fe:	e7f2      	b.n	800c5e6 <__libc_init_array+0x1e>
 800c600:	0800c6e0 	.word	0x0800c6e0
 800c604:	0800c6e0 	.word	0x0800c6e0
 800c608:	0800c6e0 	.word	0x0800c6e0
 800c60c:	0800c6e4 	.word	0x0800c6e4

0800c610 <_init>:
 800c610:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c612:	bf00      	nop
 800c614:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c616:	bc08      	pop	{r3}
 800c618:	469e      	mov	lr, r3
 800c61a:	4770      	bx	lr

0800c61c <_fini>:
 800c61c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c61e:	bf00      	nop
 800c620:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c622:	bc08      	pop	{r3}
 800c624:	469e      	mov	lr, r3
 800c626:	4770      	bx	lr
