OpenROAD b79f266fe41540eabc064bcaddfe19ed715ac5c2 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/shahid/caravel_user_project1/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 442 library cells
[INFO ODB-0226] Finished LEF file:  /home/shahid/caravel_user_project1/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /home/shahid/caravel_user_project1/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/routing/21-fastroute.def
[INFO ODB-0128] Design: user_project_wrapper
[INFO ODB-0130]     Created 645 pins.
[INFO ODB-0131]     Created 1 components and 610 component-terminals.
[INFO ODB-0132]     Created 8 special nets and 0 connections.
[INFO ODB-0133]     Created 637 nets and 608 connections.
[INFO ODB-0134] Finished DEF file: /home/shahid/caravel_user_project1/openlane/user_project_wrapper/runs/user_project_wrapper/tmp/routing/21-fastroute.def
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   user_project_wrapper
Die area:                 ( 0 0 ) ( 2920000 3520000 )
Number of track patterns: 12
Number of DEF vias:       2
Number of components:     1
Number of terminals:      645
Number of snets:          8
Number of nets:           637

[INFO DRT-0151] Reading guide.

Number of guides:     3818

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR_M
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 1.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete FR_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 1.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 1.
[INFO DRT-0033] via shape region query size = 0.
[INFO DRT-0033] met2 shape region query size = 1744.
[INFO DRT-0033] via2 shape region query size = 0.
[INFO DRT-0033] met3 shape region query size = 108.
[INFO DRT-0033] via3 shape region query size = 0.
[INFO DRT-0033] met4 shape region query size = 3480.
[INFO DRT-0033] via4 shape region query size = 12632.
[INFO DRT-0033] met5 shape region query size = 3520.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0078]   Complete 608 pins.
[INFO DRT-0081]   Complete 0 unique inst patterns.
[INFO DRT-0084]   Complete 0 groups.
#scanned instances     = 1
#unique  instances     = 1
#stdCellGenAp          = 0
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 0
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 0
#instTermValidViaApCnt = 0
#macroGenAp            = 3155
#macroValidPlanarAp    = 3155
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 95.18 (MB), peak = 95.18 (MB)
[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 510 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 423 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete FR_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete FR_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 0.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 707.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 1772.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 122.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1774 vertical wires in 9 frboxes and 829 horizontal wires in 11 frboxes.
[INFO DRT-0186] Done with 238 vertical wires in 9 frboxes and 11 horizontal wires in 11 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 97.21 (MB), peak = 97.21 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 136.61 (MB), peak = 136.61 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 190.19 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:04, memory = 232.67 (MB).
    Completing 30% with 56 violations.
    elapsed time = 00:00:06, memory = 204.25 (MB).
    Completing 40% with 56 violations.
    elapsed time = 00:00:08, memory = 225.91 (MB).
    Completing 50% with 55 violations.
    elapsed time = 00:00:10, memory = 200.88 (MB).
    Completing 60% with 55 violations.
    elapsed time = 00:00:12, memory = 219.48 (MB).
    Completing 70% with 55 violations.
    elapsed time = 00:00:14, memory = 240.54 (MB).
    Completing 80% with 109 violations.
    elapsed time = 00:00:16, memory = 209.12 (MB).
    Completing 90% with 109 violations.
    elapsed time = 00:00:18, memory = 229.32 (MB).
    Completing 100% with 107 violations.
    elapsed time = 00:00:20, memory = 202.59 (MB).
[INFO DRT-0199]   Number of violations = 108.
[INFO DRT-0267] cpu time = 00:00:41, elapsed time = 00:00:21, memory = 464.79 (MB), peak = 464.79 (MB)
Total wire length = 1045896 um.
Total wire length on LAYER li1 = 45 um.
Total wire length on LAYER met1 = 394934 um.
Total wire length on LAYER met2 = 625287 um.
Total wire length on LAYER met3 = 25616 um.
Total wire length on LAYER met4 = 12 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2003.
Up-via summary (total 2003):.

-----------------------
 FR_MASTERSLICE       0
            li1      40
           met1    1804
           met2     155
           met3       4
           met4       0
-----------------------
                   2003


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 108 violations.
    elapsed time = 00:00:02, memory = 484.14 (MB).
    Completing 20% with 108 violations.
    elapsed time = 00:00:04, memory = 506.48 (MB).
    Completing 30% with 62 violations.
    elapsed time = 00:00:06, memory = 471.19 (MB).
    Completing 40% with 62 violations.
    elapsed time = 00:00:08, memory = 493.14 (MB).
    Completing 50% with 56 violations.
    elapsed time = 00:00:10, memory = 465.22 (MB).
    Completing 60% with 54 violations.
    elapsed time = 00:00:12, memory = 482.50 (MB).
    Completing 70% with 54 violations.
    elapsed time = 00:00:15, memory = 505.69 (MB).
    Completing 80% with 20 violations.
    elapsed time = 00:00:17, memory = 470.55 (MB).
    Completing 90% with 20 violations.
    elapsed time = 00:00:20, memory = 494.32 (MB).
    Completing 100% with 14 violations.
    elapsed time = 00:00:22, memory = 464.45 (MB).
[INFO DRT-0199]   Number of violations = 14.
[INFO DRT-0267] cpu time = 00:00:44, elapsed time = 00:00:22, memory = 464.45 (MB), peak = 511.98 (MB)
Total wire length = 1045827 um.
Total wire length on LAYER li1 = 67 um.
Total wire length on LAYER met1 = 394896 um.
Total wire length on LAYER met2 = 625147 um.
Total wire length on LAYER met3 = 25703 um.
Total wire length on LAYER met4 = 12 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2021.
Up-via summary (total 2021):.

-----------------------
 FR_MASTERSLICE       0
            li1      62
           met1    1798
           met2     157
           met3       4
           met4       0
-----------------------
                   2021


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 14 violations.
    elapsed time = 00:00:00, memory = 464.45 (MB).
    Completing 20% with 14 violations.
    elapsed time = 00:00:00, memory = 464.45 (MB).
    Completing 30% with 14 violations.
    elapsed time = 00:00:00, memory = 464.45 (MB).
    Completing 40% with 14 violations.
    elapsed time = 00:00:00, memory = 464.64 (MB).
    Completing 50% with 7 violations.
    elapsed time = 00:00:00, memory = 464.64 (MB).
    Completing 60% with 7 violations.
    elapsed time = 00:00:00, memory = 464.64 (MB).
    Completing 70% with 7 violations.
    elapsed time = 00:00:00, memory = 464.64 (MB).
    Completing 80% with 7 violations.
    elapsed time = 00:00:00, memory = 464.64 (MB).
    Completing 90% with 7 violations.
    elapsed time = 00:00:00, memory = 464.64 (MB).
    Completing 100% with 5 violations.
    elapsed time = 00:00:00, memory = 464.89 (MB).
[INFO DRT-0199]   Number of violations = 5.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 464.89 (MB), peak = 511.98 (MB)
Total wire length = 1045829 um.
Total wire length on LAYER li1 = 68 um.
Total wire length on LAYER met1 = 394898 um.
Total wire length on LAYER met2 = 625138 um.
Total wire length on LAYER met3 = 25710 um.
Total wire length on LAYER met4 = 12 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2033.
Up-via summary (total 2033):.

-----------------------
 FR_MASTERSLICE       0
            li1      62
           met1    1808
           met2     159
           met3       4
           met4       0
-----------------------
                   2033


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:00, memory = 464.89 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 464.96 (MB), peak = 511.98 (MB)
Total wire length = 1045828 um.
Total wire length on LAYER li1 = 111 um.
Total wire length on LAYER met1 = 394901 um.
Total wire length on LAYER met2 = 625091 um.
Total wire length on LAYER met3 = 25710 um.
Total wire length on LAYER met4 = 12 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2049.
Up-via summary (total 2049):.

-----------------------
 FR_MASTERSLICE       0
            li1      68
           met1    1818
           met2     159
           met3       4
           met4       0
-----------------------
                   2049


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 464.96 (MB), peak = 511.98 (MB)
Total wire length = 1045828 um.
Total wire length on LAYER li1 = 111 um.
Total wire length on LAYER met1 = 394901 um.
Total wire length on LAYER met2 = 625091 um.
Total wire length on LAYER met3 = 25710 um.
Total wire length on LAYER met4 = 12 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2049.
Up-via summary (total 2049):.

-----------------------
 FR_MASTERSLICE       0
            li1      68
           met1    1818
           met2     159
           met3       4
           met4       0
-----------------------
                   2049


[INFO DRT-0195] Start 25th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 464.96 (MB), peak = 511.98 (MB)
Total wire length = 1045828 um.
Total wire length on LAYER li1 = 111 um.
Total wire length on LAYER met1 = 394901 um.
Total wire length on LAYER met2 = 625091 um.
Total wire length on LAYER met3 = 25710 um.
Total wire length on LAYER met4 = 12 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2049.
Up-via summary (total 2049):.

-----------------------
 FR_MASTERSLICE       0
            li1      68
           met1    1818
           met2     159
           met3       4
           met4       0
-----------------------
                   2049


[INFO DRT-0195] Start 33rd optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 464.96 (MB), peak = 511.98 (MB)
Total wire length = 1045828 um.
Total wire length on LAYER li1 = 111 um.
Total wire length on LAYER met1 = 394901 um.
Total wire length on LAYER met2 = 625091 um.
Total wire length on LAYER met3 = 25710 um.
Total wire length on LAYER met4 = 12 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2049.
Up-via summary (total 2049):.

-----------------------
 FR_MASTERSLICE       0
            li1      68
           met1    1818
           met2     159
           met3       4
           met4       0
-----------------------
                   2049


[INFO DRT-0195] Start 41st optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 464.96 (MB), peak = 511.98 (MB)
Total wire length = 1045828 um.
Total wire length on LAYER li1 = 111 um.
Total wire length on LAYER met1 = 394901 um.
Total wire length on LAYER met2 = 625091 um.
Total wire length on LAYER met3 = 25710 um.
Total wire length on LAYER met4 = 12 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2049.
Up-via summary (total 2049):.

-----------------------
 FR_MASTERSLICE       0
            li1      68
           met1    1818
           met2     159
           met3       4
           met4       0
-----------------------
                   2049


[INFO DRT-0195] Start 49th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 464.96 (MB), peak = 511.98 (MB)
Total wire length = 1045828 um.
Total wire length on LAYER li1 = 111 um.
Total wire length on LAYER met1 = 394901 um.
Total wire length on LAYER met2 = 625091 um.
Total wire length on LAYER met3 = 25710 um.
Total wire length on LAYER met4 = 12 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2049.
Up-via summary (total 2049):.

-----------------------
 FR_MASTERSLICE       0
            li1      68
           met1    1818
           met2     159
           met3       4
           met4       0
-----------------------
                   2049


[INFO DRT-0195] Start 57th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 464.96 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 464.96 (MB), peak = 511.98 (MB)
Total wire length = 1045828 um.
Total wire length on LAYER li1 = 111 um.
Total wire length on LAYER met1 = 394901 um.
Total wire length on LAYER met2 = 625091 um.
Total wire length on LAYER met3 = 25710 um.
Total wire length on LAYER met4 = 12 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2049.
Up-via summary (total 2049):.

-----------------------
 FR_MASTERSLICE       0
            li1      68
           met1    1818
           met2     159
           met3       4
           met4       0
-----------------------
                   2049


[INFO DRT-0198] Complete detail routing.
Total wire length = 1045828 um.
Total wire length on LAYER li1 = 111 um.
Total wire length on LAYER met1 = 394901 um.
Total wire length on LAYER met2 = 625091 um.
Total wire length on LAYER met3 = 25710 um.
Total wire length on LAYER met4 = 12 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2049.
Up-via summary (total 2049):.

-----------------------
 FR_MASTERSLICE       0
            li1      68
           met1    1818
           met2     159
           met3       4
           met4       0
-----------------------
                   2049


[INFO DRT-0267] cpu time = 00:01:27, elapsed time = 00:00:43, memory = 464.96 (MB), peak = 511.98 (MB)

[INFO DRT-0180] Post processing.
Saving to /home/shahid/caravel_user_project1/openlane/user_project_wrapper/runs/user_project_wrapper/results/routing/22-user_project_wrapper.def
