{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1576212890516 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576212890516 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 12 22:54:50 2019 " "Processing started: Thu Dec 12 22:54:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576212890516 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576212890516 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 8dislplay -c 8dislplay " "Command: quartus_map --read_settings_files=on --write_settings_files=off 8dislplay -c 8dislplay" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576212890516 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1576212891258 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1576212891258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8dislplay.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 8dislplay.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8dislplay " "Found entity 1: 8dislplay" {  } { { "8dislplay.bdf" "" { Schematic "U:/CPRE281/Lab12/FinalProject_Omar_Muhammetkulyyev/8dislplay.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576212898701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576212898701 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "8dislplay " "Elaborating entity \"8dislplay\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1576212898934 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fsm_without_comparator.bdf 1 1 " "Using design file fsm_without_comparator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_without_comparator " "Found entity 1: FSM_without_comparator" {  } { { "fsm_without_comparator.bdf" "" { Schematic "U:/CPRE281/Lab12/FinalProject_Omar_Muhammetkulyyev/fsm_without_comparator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576212899077 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1576212899077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_without_comparator FSM_without_comparator:inst18 " "Elaborating entity \"FSM_without_comparator\" for hierarchy \"FSM_without_comparator:inst18\"" {  } { { "8dislplay.bdf" "inst18" { Schematic "U:/CPRE281/Lab12/FinalProject_Omar_Muhammetkulyyev/8dislplay.bdf" { { 824 440 536 920 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576212899078 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus_comparator.bdf 1 1 " "Using design file bus_comparator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bus_comparator " "Found entity 1: bus_comparator" {  } { { "bus_comparator.bdf" "" { Schematic "U:/CPRE281/Lab12/FinalProject_Omar_Muhammetkulyyev/bus_comparator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576212899188 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1576212899188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_comparator bus_comparator:inst22 " "Elaborating entity \"bus_comparator\" for hierarchy \"bus_comparator:inst22\"" {  } { { "8dislplay.bdf" "inst22" { Schematic "U:/CPRE281/Lab12/FinalProject_Omar_Muhammetkulyyev/8dislplay.bdf" { { 968 360 480 1064 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576212899191 ""}
{ "Warning" "WSGN_SEARCH_FILE" "comparator.bdf 1 1 " "Using design file comparator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.bdf" "" { Schematic "U:/CPRE281/Lab12/FinalProject_Omar_Muhammetkulyyev/comparator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576212899318 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1576212899318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator bus_comparator:inst22\|comparator:inst2 " "Elaborating entity \"comparator\" for hierarchy \"bus_comparator:inst22\|comparator:inst2\"" {  } { { "bus_comparator.bdf" "inst2" { Schematic "U:/CPRE281/Lab12/FinalProject_Omar_Muhammetkulyyev/bus_comparator.bdf" { { 272 576 672 496 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576212899319 ""}
{ "Warning" "WSGN_SEARCH_FILE" "equal.bdf 1 1 " "Using design file equal.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Equal " "Found entity 1: Equal" {  } { { "equal.bdf" "" { Schematic "U:/CPRE281/Lab12/FinalProject_Omar_Muhammetkulyyev/equal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576212899449 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1576212899449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Equal bus_comparator:inst22\|comparator:inst2\|Equal:inst2 " "Elaborating entity \"Equal\" for hierarchy \"bus_comparator:inst22\|comparator:inst2\|Equal:inst2\"" {  } { { "comparator.bdf" "inst2" { Schematic "U:/CPRE281/Lab12/FinalProject_Omar_Muhammetkulyyev/comparator.bdf" { { 432 504 600 656 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576212899451 ""}
{ "Warning" "WSGN_SEARCH_FILE" "add_sub.bdf 1 1 " "Using design file add_sub.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "add_sub.bdf" "" { Schematic "U:/CPRE281/Lab12/FinalProject_Omar_Muhammetkulyyev/add_sub.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576212899569 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1576212899569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub bus_comparator:inst22\|comparator:inst2\|add_sub:inst " "Elaborating entity \"add_sub\" for hierarchy \"bus_comparator:inst22\|comparator:inst2\|add_sub:inst\"" {  } { { "comparator.bdf" "inst" { Schematic "U:/CPRE281/Lab12/FinalProject_Omar_Muhammetkulyyev/comparator.bdf" { { 200 504 632 424 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576212899570 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder_4bit.bdf 1 1 " "Using design file adder_4bit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adder_4bit " "Found entity 1: adder_4bit" {  } { { "adder_4bit.bdf" "" { Schematic "U:/CPRE281/Lab12/FinalProject_Omar_Muhammetkulyyev/adder_4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576212899704 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1576212899704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_4bit bus_comparator:inst22\|comparator:inst2\|add_sub:inst\|adder_4bit:inst " "Elaborating entity \"adder_4bit\" for hierarchy \"bus_comparator:inst22\|comparator:inst2\|add_sub:inst\|adder_4bit:inst\"" {  } { { "add_sub.bdf" "inst" { Schematic "U:/CPRE281/Lab12/FinalProject_Omar_Muhammetkulyyev/add_sub.bdf" { { 160 600 728 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576212899705 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fa.v 1 1 " "Using design file fa.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "fa.v" "" { Text "U:/CPRE281/Lab12/FinalProject_Omar_Muhammetkulyyev/fa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576212899815 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1576212899815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA bus_comparator:inst22\|comparator:inst2\|add_sub:inst\|adder_4bit:inst\|FA:inst3 " "Elaborating entity \"FA\" for hierarchy \"bus_comparator:inst22\|comparator:inst2\|add_sub:inst\|adder_4bit:inst\|FA:inst3\"" {  } { { "adder_4bit.bdf" "inst3" { Schematic "U:/CPRE281/Lab12/FinalProject_Omar_Muhammetkulyyev/adder_4bit.bdf" { { 248 536 672 360 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576212899816 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux8_4b.v 2 2 " "Using design file mux8_4b.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux8_4b " "Found entity 1: Mux8_4b" {  } { { "mux8_4b.v" "" { Text "U:/CPRE281/Lab12/FinalProject_Omar_Muhammetkulyyev/mux8_4b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576212899925 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mux2_4b " "Found entity 2: Mux2_4b" {  } { { "mux8_4b.v" "" { Text "U:/CPRE281/Lab12/FinalProject_Omar_Muhammetkulyyev/mux8_4b.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576212899925 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1576212899925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux8_4b Mux8_4b:inst24 " "Elaborating entity \"Mux8_4b\" for hierarchy \"Mux8_4b:inst24\"" {  } { { "8dislplay.bdf" "inst24" { Schematic "U:/CPRE281/Lab12/FinalProject_Omar_Muhammetkulyyev/8dislplay.bdf" { { 560 440 600 768 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576212899927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2_4b Mux8_4b:inst24\|Mux2_4b:Mux1_1 " "Elaborating entity \"Mux2_4b\" for hierarchy \"Mux8_4b:inst24\|Mux2_4b:Mux1_1\"" {  } { { "mux8_4b.v" "Mux1_1" { Text "U:/CPRE281/Lab12/FinalProject_Omar_Muhammetkulyyev/mux8_4b.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576212899972 ""}
{ "Warning" "WSGN_SEARCH_FILE" "regfile.v 1 1 " "Using design file regfile.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "U:/CPRE281/Lab12/FinalProject_Omar_Muhammetkulyyev/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576212900085 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1576212900085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:inst " "Elaborating entity \"regfile\" for hierarchy \"regfile:inst\"" {  } { { "8dislplay.bdf" "inst" { Schematic "U:/CPRE281/Lab12/FinalProject_Omar_Muhammetkulyyev/8dislplay.bdf" { { 272 408 632 448 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576212900086 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder3to8.v 1 1 " "Using design file decoder3to8.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder3to8 " "Found entity 1: Decoder3to8" {  } { { "decoder3to8.v" "" { Text "U:/CPRE281/Lab12/FinalProject_Omar_Muhammetkulyyev/decoder3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576212900190 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1576212900190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder3to8 regfile:inst\|Decoder3to8:my_decoder " "Elaborating entity \"Decoder3to8\" for hierarchy \"regfile:inst\|Decoder3to8:my_decoder\"" {  } { { "regfile.v" "my_decoder" { Text "U:/CPRE281/Lab12/FinalProject_Omar_Muhammetkulyyev/regfile.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576212900191 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg4.bdf 1 1 " "Using design file reg4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 reg4 " "Found entity 1: reg4" {  } { { "reg4.bdf" "" { Schematic "U:/CPRE281/Lab12/FinalProject_Omar_Muhammetkulyyev/reg4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576212900314 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1576212900314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg4 regfile:inst\|reg4:myregister0 " "Elaborating entity \"reg4\" for hierarchy \"regfile:inst\|reg4:myregister0\"" {  } { { "regfile.v" "myregister0" { Text "U:/CPRE281/Lab12/FinalProject_Omar_Muhammetkulyyev/regfile.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576212900315 ""}
{ "Warning" "WSGN_SEARCH_FILE" "register.bdf 1 1 " "Using design file register.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.bdf" "" { Schematic "U:/CPRE281/Lab12/FinalProject_Omar_Muhammetkulyyev/register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576212900412 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1576212900412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register regfile:inst\|reg4:myregister0\|register:inst " "Elaborating entity \"register\" for hierarchy \"regfile:inst\|reg4:myregister0\|register:inst\"" {  } { { "reg4.bdf" "inst" { Schematic "U:/CPRE281/Lab12/FinalProject_Omar_Muhammetkulyyev/reg4.bdf" { { 224 368 464 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576212900414 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2to1.v 1 1 " "Using design file mux2to1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.v" "" { Text "U:/CPRE281/Lab12/FinalProject_Omar_Muhammetkulyyev/mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576212900511 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1576212900511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 regfile:inst\|reg4:myregister0\|register:inst\|mux2to1:inst " "Elaborating entity \"mux2to1\" for hierarchy \"regfile:inst\|reg4:myregister0\|register:inst\|mux2to1:inst\"" {  } { { "register.bdf" "inst" { Schematic "U:/CPRE281/Lab12/FinalProject_Omar_Muhammetkulyyev/register.bdf" { { 248 560 696 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576212900512 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus_plusone_adder3b.bdf 1 1 " "Using design file bus_plusone_adder3b.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bus_plusOne_adder3b " "Found entity 1: bus_plusOne_adder3b" {  } { { "bus_plusone_adder3b.bdf" "" { Schematic "U:/CPRE281/Lab12/FinalProject_Omar_Muhammetkulyyev/bus_plusone_adder3b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576212900752 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1576212900752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_plusOne_adder3b bus_plusOne_adder3b:inst21 " "Elaborating entity \"bus_plusOne_adder3b\" for hierarchy \"bus_plusOne_adder3b:inst21\"" {  } { { "8dislplay.bdf" "inst21" { Schematic "U:/CPRE281/Lab12/FinalProject_Omar_Muhammetkulyyev/8dislplay.bdf" { { 752 -104 104 848 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576212900753 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus_output.bdf 1 1 " "Using design file bus_output.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bus_output " "Found entity 1: bus_output" {  } { { "bus_output.bdf" "" { Schematic "U:/CPRE281/Lab12/FinalProject_Omar_Muhammetkulyyev/bus_output.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576212900854 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1576212900854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_output bus_output:inst23 " "Elaborating entity \"bus_output\" for hierarchy \"bus_output:inst23\"" {  } { { "8dislplay.bdf" "inst23" { Schematic "U:/CPRE281/Lab12/FinalProject_Omar_Muhammetkulyyev/8dislplay.bdf" { { 1096 744 872 1192 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576212900856 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus_seven_seg_decoder.bdf 1 1 " "Using design file bus_seven_seg_decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bus_seven_seg_decoder " "Found entity 1: bus_seven_seg_decoder" {  } { { "bus_seven_seg_decoder.bdf" "" { Schematic "U:/CPRE281/Lab12/FinalProject_Omar_Muhammetkulyyev/bus_seven_seg_decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576212900942 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1576212900942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_seven_seg_decoder bus_seven_seg_decoder:inst9 " "Elaborating entity \"bus_seven_seg_decoder\" for hierarchy \"bus_seven_seg_decoder:inst9\"" {  } { { "8dislplay.bdf" "inst9" { Schematic "U:/CPRE281/Lab12/FinalProject_Omar_Muhammetkulyyev/8dislplay.bdf" { { 912 872 968 1072 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576212900944 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder.v 1 1 " "Using design file seven_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/Lab12/FinalProject_Omar_Muhammetkulyyev/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576212901058 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1576212901058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder bus_seven_seg_decoder:inst9\|seven_seg_decoder:inst " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"bus_seven_seg_decoder:inst9\|seven_seg_decoder:inst\"" {  } { { "bus_seven_seg_decoder.bdf" "inst" { Schematic "U:/CPRE281/Lab12/FinalProject_Omar_Muhammetkulyyev/bus_seven_seg_decoder.bdf" { { 256 712 832 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576212901060 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1576212902004 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1576212902906 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576212902906 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "227 " "Implemented 227 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1576212903387 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1576212903387 ""} { "Info" "ICUT_CUT_TM_LCELLS" "155 " "Implemented 155 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1576212903387 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1576212903387 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576212903497 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 12 22:55:03 2019 " "Processing ended: Thu Dec 12 22:55:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576212903497 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576212903497 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576212903497 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1576212903497 ""}
