$date
	Tue Apr 29 19:47:22 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module andtest $end
$var wire 1 ! output_y $end
$var reg 1 " input_a $end
$var reg 1 # input_b $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
0"
0!
$end
#10
1#
#20
0#
1"
#30
1!
1#
#40
