// Seed: 700667472
module module_0;
  assign module_2.type_2 = 0;
  assign module_1.type_7 = 0;
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    input supply0 id_2,
    output logic id_3,
    output wor id_4,
    output tri1 id_5
);
  always_latch id_3 <= id_2 !== id_0;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri0 id_0,
    output supply0 id_1,
    input supply1 id_2,
    output supply1 id_3,
    output logic id_4,
    output tri0 id_5,
    input tri id_6,
    input tri1 id_7,
    input wor id_8,
    output tri1 id_9,
    output supply1 id_10,
    output wand id_11,
    input tri1 id_12,
    input supply0 id_13
);
  assign id_5 = id_2;
  wire id_15;
  initial id_4 <= 1;
  module_0 modCall_1 ();
endmodule
