[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3678401 heartbeat IPC: 2.719 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 31 sec)
Warmup finished CPU 0 instructions: 10000004 cycles: 3678401 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 31 sec)
Warmup complete CPU 0 instructions: 10000004 cycles: 3678401 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 31 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 12688507 heartbeat IPC: 1.11 cumulative IPC: 1.11 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 22640236 heartbeat IPC: 1.005 cumulative IPC: 1.055 (Simulation time: 00 hr 02 min 14 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 33648983 heartbeat IPC: 0.9084 cumulative IPC: 1.001 (Simulation time: 00 hr 03 min 11 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 38842555 cumulative IPC: 1.03 (Simulation time: 00 hr 04 min 01 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 38842555 cumulative IPC: 1.03 (Simulation time: 00 hr 04 min 01 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs xalancbmk_748B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.03 instructions: 40000000 cycles: 38842555
CPU 0 Branch Prediction Accuracy: 96.28% MPKI: 10.39 Average ROB Occupancy at Mispredict: 36.73
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.004175
BRANCH_INDIRECT: 0.4708
BRANCH_CONDITIONAL: 5.848
BRANCH_DIRECT_CALL: 0.1179
BRANCH_INDIRECT_CALL: 0.7228
BRANCH_RETURN: 3.228

cpu0->cpu0_STLB TOTAL        ACCESS:     457642 HIT:     419916 MISS:      37726 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     457642 HIT:     419916 MISS:      37726 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 306.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     685172 HIT:     467498 MISS:     217674 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     359608 HIT:     291811 MISS:      67797 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      96829 HIT:       6356 MISS:      90473 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     142870 HIT:     142551 MISS:        319 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      85865 HIT:      26780 MISS:      59085 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 143.3 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6810324 HIT:    6725416 MISS:      84908 MSHR_MERGE:      27799
cpu0->cpu0_L1I LOAD         ACCESS:    6810324 HIT:    6725416 MISS:      84908 MSHR_MERGE:      27799
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 16.16 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13116433 HIT:   12103241 MISS:    1013192 MSHR_MERGE:     527992
cpu0->cpu0_L1D LOAD         ACCESS:    8031441 HIT:    7502234 MISS:     529207 MSHR_MERGE:     226704
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4991362 HIT:    4594782 MISS:     396580 MSHR_MERGE:     299748
cpu0->cpu0_L1D TRANSLATION  ACCESS:      93630 HIT:       6225 MISS:      87405 MSHR_MERGE:       1540
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 71.8 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5819127 HIT:    5706973 MISS:     112154 MSHR_MERGE:      50981
cpu0->cpu0_ITLB LOAD         ACCESS:    5819127 HIT:    5706973 MISS:     112154 MSHR_MERGE:      50981
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.409 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12415593 HIT:   11696720 MISS:     718873 MSHR_MERGE:     322404
cpu0->cpu0_DTLB LOAD         ACCESS:   12415593 HIT:   11696720 MISS:     718873 MSHR_MERGE:     322404
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 33.91 cycles
cpu0->LLC TOTAL        ACCESS:     335501 HIT:     194525 MISS:     140976 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      67797 HIT:      36630 MISS:      31167 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      90473 HIT:      10958 MISS:      79515 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     118146 HIT:     118085 MISS:         61 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      59085 HIT:      28852 MISS:      30233 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 197.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1338
  ROW_BUFFER_MISS:     139570
  AVG DBUS CONGESTED CYCLE: 11.39
Channel 0 WQ ROW_BUFFER_HIT:      11400
  ROW_BUFFER_MISS:      73668
  FULL:          0
Channel 0 REFRESHES ISSUED:       3237
