
uart_driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000024b0  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000064  08002638  08002638  00003638  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800269c  0800269c  0000400c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800269c  0800269c  0000369c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080026a4  080026a4  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080026a4  080026a4  000036a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080026a8  080026a8  000036a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080026ac  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000a8  2000000c  080026b8  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000b4  080026b8  000040b4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008f6e  00000000  00000000  0000403c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001479  00000000  00000000  0000cfaa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007e8  00000000  00000000  0000e428  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000060a  00000000  00000000  0000ec10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025306  00000000  00000000  0000f21a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008a48  00000000  00000000  00034520  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e6704  00000000  00000000  0003cf68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012366c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001f9c  00000000  00000000  001236b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  0012564c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002620 	.word	0x08002620

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08002620 	.word	0x08002620

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80001ec:	f000 b988 	b.w	8000500 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	468e      	mov	lr, r1
 8000210:	4604      	mov	r4, r0
 8000212:	4688      	mov	r8, r1
 8000214:	2b00      	cmp	r3, #0
 8000216:	d14a      	bne.n	80002ae <__udivmoddi4+0xa6>
 8000218:	428a      	cmp	r2, r1
 800021a:	4617      	mov	r7, r2
 800021c:	d962      	bls.n	80002e4 <__udivmoddi4+0xdc>
 800021e:	fab2 f682 	clz	r6, r2
 8000222:	b14e      	cbz	r6, 8000238 <__udivmoddi4+0x30>
 8000224:	f1c6 0320 	rsb	r3, r6, #32
 8000228:	fa01 f806 	lsl.w	r8, r1, r6
 800022c:	fa20 f303 	lsr.w	r3, r0, r3
 8000230:	40b7      	lsls	r7, r6
 8000232:	ea43 0808 	orr.w	r8, r3, r8
 8000236:	40b4      	lsls	r4, r6
 8000238:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800023c:	fa1f fc87 	uxth.w	ip, r7
 8000240:	fbb8 f1fe 	udiv	r1, r8, lr
 8000244:	0c23      	lsrs	r3, r4, #16
 8000246:	fb0e 8811 	mls	r8, lr, r1, r8
 800024a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800024e:	fb01 f20c 	mul.w	r2, r1, ip
 8000252:	429a      	cmp	r2, r3
 8000254:	d909      	bls.n	800026a <__udivmoddi4+0x62>
 8000256:	18fb      	adds	r3, r7, r3
 8000258:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 800025c:	f080 80ea 	bcs.w	8000434 <__udivmoddi4+0x22c>
 8000260:	429a      	cmp	r2, r3
 8000262:	f240 80e7 	bls.w	8000434 <__udivmoddi4+0x22c>
 8000266:	3902      	subs	r1, #2
 8000268:	443b      	add	r3, r7
 800026a:	1a9a      	subs	r2, r3, r2
 800026c:	b2a3      	uxth	r3, r4
 800026e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000272:	fb0e 2210 	mls	r2, lr, r0, r2
 8000276:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800027a:	fb00 fc0c 	mul.w	ip, r0, ip
 800027e:	459c      	cmp	ip, r3
 8000280:	d909      	bls.n	8000296 <__udivmoddi4+0x8e>
 8000282:	18fb      	adds	r3, r7, r3
 8000284:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000288:	f080 80d6 	bcs.w	8000438 <__udivmoddi4+0x230>
 800028c:	459c      	cmp	ip, r3
 800028e:	f240 80d3 	bls.w	8000438 <__udivmoddi4+0x230>
 8000292:	443b      	add	r3, r7
 8000294:	3802      	subs	r0, #2
 8000296:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800029a:	eba3 030c 	sub.w	r3, r3, ip
 800029e:	2100      	movs	r1, #0
 80002a0:	b11d      	cbz	r5, 80002aa <__udivmoddi4+0xa2>
 80002a2:	40f3      	lsrs	r3, r6
 80002a4:	2200      	movs	r2, #0
 80002a6:	e9c5 3200 	strd	r3, r2, [r5]
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	428b      	cmp	r3, r1
 80002b0:	d905      	bls.n	80002be <__udivmoddi4+0xb6>
 80002b2:	b10d      	cbz	r5, 80002b8 <__udivmoddi4+0xb0>
 80002b4:	e9c5 0100 	strd	r0, r1, [r5]
 80002b8:	2100      	movs	r1, #0
 80002ba:	4608      	mov	r0, r1
 80002bc:	e7f5      	b.n	80002aa <__udivmoddi4+0xa2>
 80002be:	fab3 f183 	clz	r1, r3
 80002c2:	2900      	cmp	r1, #0
 80002c4:	d146      	bne.n	8000354 <__udivmoddi4+0x14c>
 80002c6:	4573      	cmp	r3, lr
 80002c8:	d302      	bcc.n	80002d0 <__udivmoddi4+0xc8>
 80002ca:	4282      	cmp	r2, r0
 80002cc:	f200 8105 	bhi.w	80004da <__udivmoddi4+0x2d2>
 80002d0:	1a84      	subs	r4, r0, r2
 80002d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002d6:	2001      	movs	r0, #1
 80002d8:	4690      	mov	r8, r2
 80002da:	2d00      	cmp	r5, #0
 80002dc:	d0e5      	beq.n	80002aa <__udivmoddi4+0xa2>
 80002de:	e9c5 4800 	strd	r4, r8, [r5]
 80002e2:	e7e2      	b.n	80002aa <__udivmoddi4+0xa2>
 80002e4:	2a00      	cmp	r2, #0
 80002e6:	f000 8090 	beq.w	800040a <__udivmoddi4+0x202>
 80002ea:	fab2 f682 	clz	r6, r2
 80002ee:	2e00      	cmp	r6, #0
 80002f0:	f040 80a4 	bne.w	800043c <__udivmoddi4+0x234>
 80002f4:	1a8a      	subs	r2, r1, r2
 80002f6:	0c03      	lsrs	r3, r0, #16
 80002f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002fc:	b280      	uxth	r0, r0
 80002fe:	b2bc      	uxth	r4, r7
 8000300:	2101      	movs	r1, #1
 8000302:	fbb2 fcfe 	udiv	ip, r2, lr
 8000306:	fb0e 221c 	mls	r2, lr, ip, r2
 800030a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800030e:	fb04 f20c 	mul.w	r2, r4, ip
 8000312:	429a      	cmp	r2, r3
 8000314:	d907      	bls.n	8000326 <__udivmoddi4+0x11e>
 8000316:	18fb      	adds	r3, r7, r3
 8000318:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 800031c:	d202      	bcs.n	8000324 <__udivmoddi4+0x11c>
 800031e:	429a      	cmp	r2, r3
 8000320:	f200 80e0 	bhi.w	80004e4 <__udivmoddi4+0x2dc>
 8000324:	46c4      	mov	ip, r8
 8000326:	1a9b      	subs	r3, r3, r2
 8000328:	fbb3 f2fe 	udiv	r2, r3, lr
 800032c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000330:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000334:	fb02 f404 	mul.w	r4, r2, r4
 8000338:	429c      	cmp	r4, r3
 800033a:	d907      	bls.n	800034c <__udivmoddi4+0x144>
 800033c:	18fb      	adds	r3, r7, r3
 800033e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000342:	d202      	bcs.n	800034a <__udivmoddi4+0x142>
 8000344:	429c      	cmp	r4, r3
 8000346:	f200 80ca 	bhi.w	80004de <__udivmoddi4+0x2d6>
 800034a:	4602      	mov	r2, r0
 800034c:	1b1b      	subs	r3, r3, r4
 800034e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000352:	e7a5      	b.n	80002a0 <__udivmoddi4+0x98>
 8000354:	f1c1 0620 	rsb	r6, r1, #32
 8000358:	408b      	lsls	r3, r1
 800035a:	fa22 f706 	lsr.w	r7, r2, r6
 800035e:	431f      	orrs	r7, r3
 8000360:	fa0e f401 	lsl.w	r4, lr, r1
 8000364:	fa20 f306 	lsr.w	r3, r0, r6
 8000368:	fa2e fe06 	lsr.w	lr, lr, r6
 800036c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000370:	4323      	orrs	r3, r4
 8000372:	fa00 f801 	lsl.w	r8, r0, r1
 8000376:	fa1f fc87 	uxth.w	ip, r7
 800037a:	fbbe f0f9 	udiv	r0, lr, r9
 800037e:	0c1c      	lsrs	r4, r3, #16
 8000380:	fb09 ee10 	mls	lr, r9, r0, lr
 8000384:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000388:	fb00 fe0c 	mul.w	lr, r0, ip
 800038c:	45a6      	cmp	lr, r4
 800038e:	fa02 f201 	lsl.w	r2, r2, r1
 8000392:	d909      	bls.n	80003a8 <__udivmoddi4+0x1a0>
 8000394:	193c      	adds	r4, r7, r4
 8000396:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 800039a:	f080 809c 	bcs.w	80004d6 <__udivmoddi4+0x2ce>
 800039e:	45a6      	cmp	lr, r4
 80003a0:	f240 8099 	bls.w	80004d6 <__udivmoddi4+0x2ce>
 80003a4:	3802      	subs	r0, #2
 80003a6:	443c      	add	r4, r7
 80003a8:	eba4 040e 	sub.w	r4, r4, lr
 80003ac:	fa1f fe83 	uxth.w	lr, r3
 80003b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b4:	fb09 4413 	mls	r4, r9, r3, r4
 80003b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80003c0:	45a4      	cmp	ip, r4
 80003c2:	d908      	bls.n	80003d6 <__udivmoddi4+0x1ce>
 80003c4:	193c      	adds	r4, r7, r4
 80003c6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80003ca:	f080 8082 	bcs.w	80004d2 <__udivmoddi4+0x2ca>
 80003ce:	45a4      	cmp	ip, r4
 80003d0:	d97f      	bls.n	80004d2 <__udivmoddi4+0x2ca>
 80003d2:	3b02      	subs	r3, #2
 80003d4:	443c      	add	r4, r7
 80003d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003da:	eba4 040c 	sub.w	r4, r4, ip
 80003de:	fba0 ec02 	umull	lr, ip, r0, r2
 80003e2:	4564      	cmp	r4, ip
 80003e4:	4673      	mov	r3, lr
 80003e6:	46e1      	mov	r9, ip
 80003e8:	d362      	bcc.n	80004b0 <__udivmoddi4+0x2a8>
 80003ea:	d05f      	beq.n	80004ac <__udivmoddi4+0x2a4>
 80003ec:	b15d      	cbz	r5, 8000406 <__udivmoddi4+0x1fe>
 80003ee:	ebb8 0203 	subs.w	r2, r8, r3
 80003f2:	eb64 0409 	sbc.w	r4, r4, r9
 80003f6:	fa04 f606 	lsl.w	r6, r4, r6
 80003fa:	fa22 f301 	lsr.w	r3, r2, r1
 80003fe:	431e      	orrs	r6, r3
 8000400:	40cc      	lsrs	r4, r1
 8000402:	e9c5 6400 	strd	r6, r4, [r5]
 8000406:	2100      	movs	r1, #0
 8000408:	e74f      	b.n	80002aa <__udivmoddi4+0xa2>
 800040a:	fbb1 fcf2 	udiv	ip, r1, r2
 800040e:	0c01      	lsrs	r1, r0, #16
 8000410:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000414:	b280      	uxth	r0, r0
 8000416:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800041a:	463b      	mov	r3, r7
 800041c:	4638      	mov	r0, r7
 800041e:	463c      	mov	r4, r7
 8000420:	46b8      	mov	r8, r7
 8000422:	46be      	mov	lr, r7
 8000424:	2620      	movs	r6, #32
 8000426:	fbb1 f1f7 	udiv	r1, r1, r7
 800042a:	eba2 0208 	sub.w	r2, r2, r8
 800042e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000432:	e766      	b.n	8000302 <__udivmoddi4+0xfa>
 8000434:	4601      	mov	r1, r0
 8000436:	e718      	b.n	800026a <__udivmoddi4+0x62>
 8000438:	4610      	mov	r0, r2
 800043a:	e72c      	b.n	8000296 <__udivmoddi4+0x8e>
 800043c:	f1c6 0220 	rsb	r2, r6, #32
 8000440:	fa2e f302 	lsr.w	r3, lr, r2
 8000444:	40b7      	lsls	r7, r6
 8000446:	40b1      	lsls	r1, r6
 8000448:	fa20 f202 	lsr.w	r2, r0, r2
 800044c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000450:	430a      	orrs	r2, r1
 8000452:	fbb3 f8fe 	udiv	r8, r3, lr
 8000456:	b2bc      	uxth	r4, r7
 8000458:	fb0e 3318 	mls	r3, lr, r8, r3
 800045c:	0c11      	lsrs	r1, r2, #16
 800045e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000462:	fb08 f904 	mul.w	r9, r8, r4
 8000466:	40b0      	lsls	r0, r6
 8000468:	4589      	cmp	r9, r1
 800046a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800046e:	b280      	uxth	r0, r0
 8000470:	d93e      	bls.n	80004f0 <__udivmoddi4+0x2e8>
 8000472:	1879      	adds	r1, r7, r1
 8000474:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000478:	d201      	bcs.n	800047e <__udivmoddi4+0x276>
 800047a:	4589      	cmp	r9, r1
 800047c:	d81f      	bhi.n	80004be <__udivmoddi4+0x2b6>
 800047e:	eba1 0109 	sub.w	r1, r1, r9
 8000482:	fbb1 f9fe 	udiv	r9, r1, lr
 8000486:	fb09 f804 	mul.w	r8, r9, r4
 800048a:	fb0e 1119 	mls	r1, lr, r9, r1
 800048e:	b292      	uxth	r2, r2
 8000490:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000494:	4542      	cmp	r2, r8
 8000496:	d229      	bcs.n	80004ec <__udivmoddi4+0x2e4>
 8000498:	18ba      	adds	r2, r7, r2
 800049a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 800049e:	d2c4      	bcs.n	800042a <__udivmoddi4+0x222>
 80004a0:	4542      	cmp	r2, r8
 80004a2:	d2c2      	bcs.n	800042a <__udivmoddi4+0x222>
 80004a4:	f1a9 0102 	sub.w	r1, r9, #2
 80004a8:	443a      	add	r2, r7
 80004aa:	e7be      	b.n	800042a <__udivmoddi4+0x222>
 80004ac:	45f0      	cmp	r8, lr
 80004ae:	d29d      	bcs.n	80003ec <__udivmoddi4+0x1e4>
 80004b0:	ebbe 0302 	subs.w	r3, lr, r2
 80004b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b8:	3801      	subs	r0, #1
 80004ba:	46e1      	mov	r9, ip
 80004bc:	e796      	b.n	80003ec <__udivmoddi4+0x1e4>
 80004be:	eba7 0909 	sub.w	r9, r7, r9
 80004c2:	4449      	add	r1, r9
 80004c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004cc:	fb09 f804 	mul.w	r8, r9, r4
 80004d0:	e7db      	b.n	800048a <__udivmoddi4+0x282>
 80004d2:	4673      	mov	r3, lr
 80004d4:	e77f      	b.n	80003d6 <__udivmoddi4+0x1ce>
 80004d6:	4650      	mov	r0, sl
 80004d8:	e766      	b.n	80003a8 <__udivmoddi4+0x1a0>
 80004da:	4608      	mov	r0, r1
 80004dc:	e6fd      	b.n	80002da <__udivmoddi4+0xd2>
 80004de:	443b      	add	r3, r7
 80004e0:	3a02      	subs	r2, #2
 80004e2:	e733      	b.n	800034c <__udivmoddi4+0x144>
 80004e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e8:	443b      	add	r3, r7
 80004ea:	e71c      	b.n	8000326 <__udivmoddi4+0x11e>
 80004ec:	4649      	mov	r1, r9
 80004ee:	e79c      	b.n	800042a <__udivmoddi4+0x222>
 80004f0:	eba1 0109 	sub.w	r1, r1, r9
 80004f4:	46c4      	mov	ip, r8
 80004f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004fa:	fb09 f804 	mul.w	r8, r9, r4
 80004fe:	e7c4      	b.n	800048a <__udivmoddi4+0x282>

08000500 <__aeabi_idiv0>:
 8000500:	4770      	bx	lr
 8000502:	bf00      	nop

08000504 <main>:
void SystemClock_Config(void);
static void MX_GPIO_Init(void);
static void MX_USART2_UART_Init(void);

int main(void)
{
 8000504:	b5b0      	push	{r4, r5, r7, lr}
 8000506:	b088      	sub	sp, #32
 8000508:	af00      	add	r7, sp, #0
    HAL_Init();
 800050a:	f000 f973 	bl	80007f4 <HAL_Init>
    SystemClock_Config();
 800050e:	f000 f865 	bl	80005dc <SystemClock_Config>
    MX_GPIO_Init();
 8000512:	f000 f84b 	bl	80005ac <MX_GPIO_Init>
    MX_USART2_UART_Init();
 8000516:	f000 f81f 	bl	8000558 <MX_USART2_UART_Init>

    char msg[] = "Hello from STM32L476RG!\r\n";
 800051a:	4b0d      	ldr	r3, [pc, #52]	@ (8000550 <main+0x4c>)
 800051c:	1d3c      	adds	r4, r7, #4
 800051e:	461d      	mov	r5, r3
 8000520:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000522:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000524:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000528:	c403      	stmia	r4!, {r0, r1}
 800052a:	8022      	strh	r2, [r4, #0]

    while (1)
    {
        HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800052c:	1d3b      	adds	r3, r7, #4
 800052e:	4618      	mov	r0, r3
 8000530:	f7ff fe4a 	bl	80001c8 <strlen>
 8000534:	4603      	mov	r3, r0
 8000536:	b29a      	uxth	r2, r3
 8000538:	1d39      	adds	r1, r7, #4
 800053a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800053e:	4805      	ldr	r0, [pc, #20]	@ (8000554 <main+0x50>)
 8000540:	f001 fae4 	bl	8001b0c <HAL_UART_Transmit>
        HAL_Delay(1000); // send every 1 second
 8000544:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000548:	f000 f9d0 	bl	80008ec <HAL_Delay>
        HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800054c:	bf00      	nop
 800054e:	e7ed      	b.n	800052c <main+0x28>
 8000550:	08002638 	.word	0x08002638
 8000554:	20000028 	.word	0x20000028

08000558 <MX_USART2_UART_Init>:
    }
}

/* -------------------- USART2 Init -------------------- */
static void MX_USART2_UART_Init(void)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	af00      	add	r7, sp, #0
    huart2.Instance = USART2;
 800055c:	4b11      	ldr	r3, [pc, #68]	@ (80005a4 <MX_USART2_UART_Init+0x4c>)
 800055e:	4a12      	ldr	r2, [pc, #72]	@ (80005a8 <MX_USART2_UART_Init+0x50>)
 8000560:	601a      	str	r2, [r3, #0]
    huart2.Init.BaudRate = 115200;
 8000562:	4b10      	ldr	r3, [pc, #64]	@ (80005a4 <MX_USART2_UART_Init+0x4c>)
 8000564:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000568:	605a      	str	r2, [r3, #4]
    huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800056a:	4b0e      	ldr	r3, [pc, #56]	@ (80005a4 <MX_USART2_UART_Init+0x4c>)
 800056c:	2200      	movs	r2, #0
 800056e:	609a      	str	r2, [r3, #8]
    huart2.Init.StopBits = UART_STOPBITS_1;
 8000570:	4b0c      	ldr	r3, [pc, #48]	@ (80005a4 <MX_USART2_UART_Init+0x4c>)
 8000572:	2200      	movs	r2, #0
 8000574:	60da      	str	r2, [r3, #12]
    huart2.Init.Parity = UART_PARITY_NONE;
 8000576:	4b0b      	ldr	r3, [pc, #44]	@ (80005a4 <MX_USART2_UART_Init+0x4c>)
 8000578:	2200      	movs	r2, #0
 800057a:	611a      	str	r2, [r3, #16]
    huart2.Init.Mode = UART_MODE_TX_RX;
 800057c:	4b09      	ldr	r3, [pc, #36]	@ (80005a4 <MX_USART2_UART_Init+0x4c>)
 800057e:	220c      	movs	r2, #12
 8000580:	615a      	str	r2, [r3, #20]
    huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000582:	4b08      	ldr	r3, [pc, #32]	@ (80005a4 <MX_USART2_UART_Init+0x4c>)
 8000584:	2200      	movs	r2, #0
 8000586:	619a      	str	r2, [r3, #24]
    huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000588:	4b06      	ldr	r3, [pc, #24]	@ (80005a4 <MX_USART2_UART_Init+0x4c>)
 800058a:	2200      	movs	r2, #0
 800058c:	61da      	str	r2, [r3, #28]
    if (HAL_UART_Init(&huart2) != HAL_OK)
 800058e:	4805      	ldr	r0, [pc, #20]	@ (80005a4 <MX_USART2_UART_Init+0x4c>)
 8000590:	f001 fa6e 	bl	8001a70 <HAL_UART_Init>
 8000594:	4603      	mov	r3, r0
 8000596:	2b00      	cmp	r3, #0
 8000598:	d001      	beq.n	800059e <MX_USART2_UART_Init+0x46>
    {
        Error_Handler();
 800059a:	f000 f852 	bl	8000642 <Error_Handler>
    }
}
 800059e:	bf00      	nop
 80005a0:	bd80      	pop	{r7, pc}
 80005a2:	bf00      	nop
 80005a4:	20000028 	.word	0x20000028
 80005a8:	40004400 	.word	0x40004400

080005ac <MX_GPIO_Init>:

/* -------------------- GPIO Init -------------------- */
static void MX_GPIO_Init(void)
{
 80005ac:	b480      	push	{r7}
 80005ae:	b083      	sub	sp, #12
 80005b0:	af00      	add	r7, sp, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005b2:	4b09      	ldr	r3, [pc, #36]	@ (80005d8 <MX_GPIO_Init+0x2c>)
 80005b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005b6:	4a08      	ldr	r2, [pc, #32]	@ (80005d8 <MX_GPIO_Init+0x2c>)
 80005b8:	f043 0301 	orr.w	r3, r3, #1
 80005bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005be:	4b06      	ldr	r3, [pc, #24]	@ (80005d8 <MX_GPIO_Init+0x2c>)
 80005c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005c2:	f003 0301 	and.w	r3, r3, #1
 80005c6:	607b      	str	r3, [r7, #4]
 80005c8:	687b      	ldr	r3, [r7, #4]
}
 80005ca:	bf00      	nop
 80005cc:	370c      	adds	r7, #12
 80005ce:	46bd      	mov	sp, r7
 80005d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop
 80005d8:	40021000 	.word	0x40021000

080005dc <SystemClock_Config>:

/* -------------------- System Clock -------------------- */
void SystemClock_Config(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b096      	sub	sp, #88	@ 0x58
 80005e0:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005e2:	f107 0314 	add.w	r3, r7, #20
 80005e6:	2244      	movs	r2, #68	@ 0x44
 80005e8:	2100      	movs	r1, #0
 80005ea:	4618      	mov	r0, r3
 80005ec:	f001 ffeb 	bl	80025c6 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005f0:	463b      	mov	r3, r7
 80005f2:	2200      	movs	r2, #0
 80005f4:	601a      	str	r2, [r3, #0]
 80005f6:	605a      	str	r2, [r3, #4]
 80005f8:	609a      	str	r2, [r3, #8]
 80005fa:	60da      	str	r2, [r3, #12]
 80005fc:	611a      	str	r2, [r3, #16]

    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80005fe:	2310      	movs	r3, #16
 8000600:	617b      	str	r3, [r7, #20]
    RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000602:	2301      	movs	r3, #1
 8000604:	62fb      	str	r3, [r7, #44]	@ 0x2c
    RCC_OscInitStruct.MSICalibrationValue = 0;
 8000606:	2300      	movs	r3, #0
 8000608:	633b      	str	r3, [r7, #48]	@ 0x30
    RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800060a:	2360      	movs	r3, #96	@ 0x60
 800060c:	637b      	str	r3, [r7, #52]	@ 0x34
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800060e:	2300      	movs	r3, #0
 8000610:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8000612:	f107 0314 	add.w	r3, r7, #20
 8000616:	4618      	mov	r0, r3
 8000618:	f000 fc2a 	bl	8000e70 <HAL_RCC_OscConfig>

    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800061c:	230f      	movs	r3, #15
 800061e:	603b      	str	r3, [r7, #0]
                                  | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000620:	2300      	movs	r3, #0
 8000622:	607b      	str	r3, [r7, #4]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000624:	2300      	movs	r3, #0
 8000626:	60bb      	str	r3, [r7, #8]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000628:	2300      	movs	r3, #0
 800062a:	60fb      	str	r3, [r7, #12]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800062c:	2300      	movs	r3, #0
 800062e:	613b      	str	r3, [r7, #16]
    HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0);
 8000630:	463b      	mov	r3, r7
 8000632:	2100      	movs	r1, #0
 8000634:	4618      	mov	r0, r3
 8000636:	f000 fff7 	bl	8001628 <HAL_RCC_ClockConfig>
}
 800063a:	bf00      	nop
 800063c:	3758      	adds	r7, #88	@ 0x58
 800063e:	46bd      	mov	sp, r7
 8000640:	bd80      	pop	{r7, pc}

08000642 <Error_Handler>:

/* -------------------- Error Handler -------------------- */
void Error_Handler(void)
{
 8000642:	b480      	push	{r7}
 8000644:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000646:	b672      	cpsid	i
}
 8000648:	bf00      	nop
    __disable_irq();
    while (1) {}
 800064a:	bf00      	nop
 800064c:	e7fd      	b.n	800064a <Error_Handler+0x8>
	...

08000650 <HAL_MspInit>:
#include "main.h"

extern UART_HandleTypeDef huart2;

void HAL_MspInit(void)
{
 8000650:	b480      	push	{r7}
 8000652:	b083      	sub	sp, #12
 8000654:	af00      	add	r7, sp, #0
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000656:	4b0f      	ldr	r3, [pc, #60]	@ (8000694 <HAL_MspInit+0x44>)
 8000658:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800065a:	4a0e      	ldr	r2, [pc, #56]	@ (8000694 <HAL_MspInit+0x44>)
 800065c:	f043 0301 	orr.w	r3, r3, #1
 8000660:	6613      	str	r3, [r2, #96]	@ 0x60
 8000662:	4b0c      	ldr	r3, [pc, #48]	@ (8000694 <HAL_MspInit+0x44>)
 8000664:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000666:	f003 0301 	and.w	r3, r3, #1
 800066a:	607b      	str	r3, [r7, #4]
 800066c:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_PWR_CLK_ENABLE();
 800066e:	4b09      	ldr	r3, [pc, #36]	@ (8000694 <HAL_MspInit+0x44>)
 8000670:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000672:	4a08      	ldr	r2, [pc, #32]	@ (8000694 <HAL_MspInit+0x44>)
 8000674:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000678:	6593      	str	r3, [r2, #88]	@ 0x58
 800067a:	4b06      	ldr	r3, [pc, #24]	@ (8000694 <HAL_MspInit+0x44>)
 800067c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800067e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000682:	603b      	str	r3, [r7, #0]
 8000684:	683b      	ldr	r3, [r7, #0]
}
 8000686:	bf00      	nop
 8000688:	370c      	adds	r7, #12
 800068a:	46bd      	mov	sp, r7
 800068c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000690:	4770      	bx	lr
 8000692:	bf00      	nop
 8000694:	40021000 	.word	0x40021000

08000698 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	b08a      	sub	sp, #40	@ 0x28
 800069c:	af00      	add	r7, sp, #0
 800069e:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006a0:	f107 0314 	add.w	r3, r7, #20
 80006a4:	2200      	movs	r2, #0
 80006a6:	601a      	str	r2, [r3, #0]
 80006a8:	605a      	str	r2, [r3, #4]
 80006aa:	609a      	str	r2, [r3, #8]
 80006ac:	60da      	str	r2, [r3, #12]
 80006ae:	611a      	str	r2, [r3, #16]
    if (huart->Instance == USART2)
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	4a17      	ldr	r2, [pc, #92]	@ (8000714 <HAL_UART_MspInit+0x7c>)
 80006b6:	4293      	cmp	r3, r2
 80006b8:	d128      	bne.n	800070c <HAL_UART_MspInit+0x74>
    {
        __HAL_RCC_USART2_CLK_ENABLE();
 80006ba:	4b17      	ldr	r3, [pc, #92]	@ (8000718 <HAL_UART_MspInit+0x80>)
 80006bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80006be:	4a16      	ldr	r2, [pc, #88]	@ (8000718 <HAL_UART_MspInit+0x80>)
 80006c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80006c4:	6593      	str	r3, [r2, #88]	@ 0x58
 80006c6:	4b14      	ldr	r3, [pc, #80]	@ (8000718 <HAL_UART_MspInit+0x80>)
 80006c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80006ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80006ce:	613b      	str	r3, [r7, #16]
 80006d0:	693b      	ldr	r3, [r7, #16]
        __HAL_RCC_GPIOA_CLK_ENABLE();
 80006d2:	4b11      	ldr	r3, [pc, #68]	@ (8000718 <HAL_UART_MspInit+0x80>)
 80006d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006d6:	4a10      	ldr	r2, [pc, #64]	@ (8000718 <HAL_UART_MspInit+0x80>)
 80006d8:	f043 0301 	orr.w	r3, r3, #1
 80006dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006de:	4b0e      	ldr	r3, [pc, #56]	@ (8000718 <HAL_UART_MspInit+0x80>)
 80006e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006e2:	f003 0301 	and.w	r3, r3, #1
 80006e6:	60fb      	str	r3, [r7, #12]
 80006e8:	68fb      	ldr	r3, [r7, #12]

        /* PA2 -> USART2_TX, PA3 -> USART2_RX */
        GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_3;
 80006ea:	230c      	movs	r3, #12
 80006ec:	617b      	str	r3, [r7, #20]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006ee:	2302      	movs	r3, #2
 80006f0:	61bb      	str	r3, [r7, #24]
        GPIO_InitStruct.Pull = GPIO_PULLUP;
 80006f2:	2301      	movs	r3, #1
 80006f4:	61fb      	str	r3, [r7, #28]
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80006f6:	2303      	movs	r3, #3
 80006f8:	623b      	str	r3, [r7, #32]
        GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80006fa:	2307      	movs	r3, #7
 80006fc:	627b      	str	r3, [r7, #36]	@ 0x24
        HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006fe:	f107 0314 	add.w	r3, r7, #20
 8000702:	4619      	mov	r1, r3
 8000704:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000708:	f000 f9fa 	bl	8000b00 <HAL_GPIO_Init>
    }
}
 800070c:	bf00      	nop
 800070e:	3728      	adds	r7, #40	@ 0x28
 8000710:	46bd      	mov	sp, r7
 8000712:	bd80      	pop	{r7, pc}
 8000714:	40004400 	.word	0x40004400
 8000718:	40021000 	.word	0x40021000

0800071c <SysTick_Handler>:
/* Includes ------------------------------------------------------------------*/
#include "main.h"
#include "stm32l4xx_it.h"

void SysTick_Handler(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	af00      	add	r7, sp, #0
    HAL_IncTick();
 8000720:	f000 f8c4 	bl	80008ac <HAL_IncTick>
}
 8000724:	bf00      	nop
 8000726:	bd80      	pop	{r7, pc}

08000728 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000728:	b480      	push	{r7}
 800072a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800072c:	bf00      	nop
 800072e:	e7fd      	b.n	800072c <NMI_Handler+0x4>

08000730 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000730:	b480      	push	{r7}
 8000732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000734:	bf00      	nop
 8000736:	e7fd      	b.n	8000734 <HardFault_Handler+0x4>

08000738 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000738:	b480      	push	{r7}
 800073a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800073c:	bf00      	nop
 800073e:	e7fd      	b.n	800073c <MemManage_Handler+0x4>

08000740 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000740:	b480      	push	{r7}
 8000742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000744:	bf00      	nop
 8000746:	e7fd      	b.n	8000744 <BusFault_Handler+0x4>

08000748 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000748:	b480      	push	{r7}
 800074a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800074c:	bf00      	nop
 800074e:	e7fd      	b.n	800074c <UsageFault_Handler+0x4>

08000750 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000750:	b480      	push	{r7}
 8000752:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000754:	bf00      	nop
 8000756:	46bd      	mov	sp, r7
 8000758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800075c:	4770      	bx	lr

0800075e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800075e:	b480      	push	{r7}
 8000760:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000762:	bf00      	nop
 8000764:	46bd      	mov	sp, r7
 8000766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800076a:	4770      	bx	lr

0800076c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800076c:	b480      	push	{r7}
 800076e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000770:	bf00      	nop
 8000772:	46bd      	mov	sp, r7
 8000774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000778:	4770      	bx	lr
	...

0800077c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800077c:	b480      	push	{r7}
 800077e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000780:	4b06      	ldr	r3, [pc, #24]	@ (800079c <SystemInit+0x20>)
 8000782:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000786:	4a05      	ldr	r2, [pc, #20]	@ (800079c <SystemInit+0x20>)
 8000788:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800078c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000790:	bf00      	nop
 8000792:	46bd      	mov	sp, r7
 8000794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000798:	4770      	bx	lr
 800079a:	bf00      	nop
 800079c:	e000ed00 	.word	0xe000ed00

080007a0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80007a0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80007d8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80007a4:	f7ff ffea 	bl	800077c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80007a8:	480c      	ldr	r0, [pc, #48]	@ (80007dc <LoopForever+0x6>)
  ldr r1, =_edata
 80007aa:	490d      	ldr	r1, [pc, #52]	@ (80007e0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80007ac:	4a0d      	ldr	r2, [pc, #52]	@ (80007e4 <LoopForever+0xe>)
  movs r3, #0
 80007ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80007b0:	e002      	b.n	80007b8 <LoopCopyDataInit>

080007b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80007b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80007b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80007b6:	3304      	adds	r3, #4

080007b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007bc:	d3f9      	bcc.n	80007b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007be:	4a0a      	ldr	r2, [pc, #40]	@ (80007e8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80007c0:	4c0a      	ldr	r4, [pc, #40]	@ (80007ec <LoopForever+0x16>)
  movs r3, #0
 80007c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007c4:	e001      	b.n	80007ca <LoopFillZerobss>

080007c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007c8:	3204      	adds	r2, #4

080007ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007cc:	d3fb      	bcc.n	80007c6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80007ce:	f001 ff03 	bl	80025d8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80007d2:	f7ff fe97 	bl	8000504 <main>

080007d6 <LoopForever>:

LoopForever:
    b LoopForever
 80007d6:	e7fe      	b.n	80007d6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80007d8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80007dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007e0:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80007e4:	080026ac 	.word	0x080026ac
  ldr r2, =_sbss
 80007e8:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80007ec:	200000b4 	.word	0x200000b4

080007f0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80007f0:	e7fe      	b.n	80007f0 <ADC1_2_IRQHandler>
	...

080007f4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b082      	sub	sp, #8
 80007f8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80007fa:	2300      	movs	r3, #0
 80007fc:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007fe:	4b0c      	ldr	r3, [pc, #48]	@ (8000830 <HAL_Init+0x3c>)
 8000800:	681b      	ldr	r3, [r3, #0]
 8000802:	4a0b      	ldr	r2, [pc, #44]	@ (8000830 <HAL_Init+0x3c>)
 8000804:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000808:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800080a:	2003      	movs	r0, #3
 800080c:	f000 f944 	bl	8000a98 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000810:	2000      	movs	r0, #0
 8000812:	f000 f80f 	bl	8000834 <HAL_InitTick>
 8000816:	4603      	mov	r3, r0
 8000818:	2b00      	cmp	r3, #0
 800081a:	d002      	beq.n	8000822 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 800081c:	2301      	movs	r3, #1
 800081e:	71fb      	strb	r3, [r7, #7]
 8000820:	e001      	b.n	8000826 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000822:	f7ff ff15 	bl	8000650 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000826:	79fb      	ldrb	r3, [r7, #7]
}
 8000828:	4618      	mov	r0, r3
 800082a:	3708      	adds	r7, #8
 800082c:	46bd      	mov	sp, r7
 800082e:	bd80      	pop	{r7, pc}
 8000830:	40022000 	.word	0x40022000

08000834 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b084      	sub	sp, #16
 8000838:	af00      	add	r7, sp, #0
 800083a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800083c:	2300      	movs	r3, #0
 800083e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000840:	4b17      	ldr	r3, [pc, #92]	@ (80008a0 <HAL_InitTick+0x6c>)
 8000842:	781b      	ldrb	r3, [r3, #0]
 8000844:	2b00      	cmp	r3, #0
 8000846:	d023      	beq.n	8000890 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000848:	4b16      	ldr	r3, [pc, #88]	@ (80008a4 <HAL_InitTick+0x70>)
 800084a:	681a      	ldr	r2, [r3, #0]
 800084c:	4b14      	ldr	r3, [pc, #80]	@ (80008a0 <HAL_InitTick+0x6c>)
 800084e:	781b      	ldrb	r3, [r3, #0]
 8000850:	4619      	mov	r1, r3
 8000852:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000856:	fbb3 f3f1 	udiv	r3, r3, r1
 800085a:	fbb2 f3f3 	udiv	r3, r2, r3
 800085e:	4618      	mov	r0, r3
 8000860:	f000 f941 	bl	8000ae6 <HAL_SYSTICK_Config>
 8000864:	4603      	mov	r3, r0
 8000866:	2b00      	cmp	r3, #0
 8000868:	d10f      	bne.n	800088a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	2b0f      	cmp	r3, #15
 800086e:	d809      	bhi.n	8000884 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000870:	2200      	movs	r2, #0
 8000872:	6879      	ldr	r1, [r7, #4]
 8000874:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000878:	f000 f919 	bl	8000aae <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800087c:	4a0a      	ldr	r2, [pc, #40]	@ (80008a8 <HAL_InitTick+0x74>)
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	6013      	str	r3, [r2, #0]
 8000882:	e007      	b.n	8000894 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000884:	2301      	movs	r3, #1
 8000886:	73fb      	strb	r3, [r7, #15]
 8000888:	e004      	b.n	8000894 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800088a:	2301      	movs	r3, #1
 800088c:	73fb      	strb	r3, [r7, #15]
 800088e:	e001      	b.n	8000894 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000890:	2301      	movs	r3, #1
 8000892:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000894:	7bfb      	ldrb	r3, [r7, #15]
}
 8000896:	4618      	mov	r0, r3
 8000898:	3710      	adds	r7, #16
 800089a:	46bd      	mov	sp, r7
 800089c:	bd80      	pop	{r7, pc}
 800089e:	bf00      	nop
 80008a0:	20000008 	.word	0x20000008
 80008a4:	20000000 	.word	0x20000000
 80008a8:	20000004 	.word	0x20000004

080008ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80008ac:	b480      	push	{r7}
 80008ae:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80008b0:	4b06      	ldr	r3, [pc, #24]	@ (80008cc <HAL_IncTick+0x20>)
 80008b2:	781b      	ldrb	r3, [r3, #0]
 80008b4:	461a      	mov	r2, r3
 80008b6:	4b06      	ldr	r3, [pc, #24]	@ (80008d0 <HAL_IncTick+0x24>)
 80008b8:	681b      	ldr	r3, [r3, #0]
 80008ba:	4413      	add	r3, r2
 80008bc:	4a04      	ldr	r2, [pc, #16]	@ (80008d0 <HAL_IncTick+0x24>)
 80008be:	6013      	str	r3, [r2, #0]
}
 80008c0:	bf00      	nop
 80008c2:	46bd      	mov	sp, r7
 80008c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c8:	4770      	bx	lr
 80008ca:	bf00      	nop
 80008cc:	20000008 	.word	0x20000008
 80008d0:	200000b0 	.word	0x200000b0

080008d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80008d4:	b480      	push	{r7}
 80008d6:	af00      	add	r7, sp, #0
  return uwTick;
 80008d8:	4b03      	ldr	r3, [pc, #12]	@ (80008e8 <HAL_GetTick+0x14>)
 80008da:	681b      	ldr	r3, [r3, #0]
}
 80008dc:	4618      	mov	r0, r3
 80008de:	46bd      	mov	sp, r7
 80008e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e4:	4770      	bx	lr
 80008e6:	bf00      	nop
 80008e8:	200000b0 	.word	0x200000b0

080008ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b084      	sub	sp, #16
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80008f4:	f7ff ffee 	bl	80008d4 <HAL_GetTick>
 80008f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80008fe:	68fb      	ldr	r3, [r7, #12]
 8000900:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000904:	d005      	beq.n	8000912 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000906:	4b0a      	ldr	r3, [pc, #40]	@ (8000930 <HAL_Delay+0x44>)
 8000908:	781b      	ldrb	r3, [r3, #0]
 800090a:	461a      	mov	r2, r3
 800090c:	68fb      	ldr	r3, [r7, #12]
 800090e:	4413      	add	r3, r2
 8000910:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000912:	bf00      	nop
 8000914:	f7ff ffde 	bl	80008d4 <HAL_GetTick>
 8000918:	4602      	mov	r2, r0
 800091a:	68bb      	ldr	r3, [r7, #8]
 800091c:	1ad3      	subs	r3, r2, r3
 800091e:	68fa      	ldr	r2, [r7, #12]
 8000920:	429a      	cmp	r2, r3
 8000922:	d8f7      	bhi.n	8000914 <HAL_Delay+0x28>
  {
  }
}
 8000924:	bf00      	nop
 8000926:	bf00      	nop
 8000928:	3710      	adds	r7, #16
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}
 800092e:	bf00      	nop
 8000930:	20000008 	.word	0x20000008

08000934 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000934:	b480      	push	{r7}
 8000936:	b085      	sub	sp, #20
 8000938:	af00      	add	r7, sp, #0
 800093a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	f003 0307 	and.w	r3, r3, #7
 8000942:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000944:	4b0c      	ldr	r3, [pc, #48]	@ (8000978 <__NVIC_SetPriorityGrouping+0x44>)
 8000946:	68db      	ldr	r3, [r3, #12]
 8000948:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800094a:	68ba      	ldr	r2, [r7, #8]
 800094c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000950:	4013      	ands	r3, r2
 8000952:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000954:	68fb      	ldr	r3, [r7, #12]
 8000956:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000958:	68bb      	ldr	r3, [r7, #8]
 800095a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800095c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000960:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000964:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000966:	4a04      	ldr	r2, [pc, #16]	@ (8000978 <__NVIC_SetPriorityGrouping+0x44>)
 8000968:	68bb      	ldr	r3, [r7, #8]
 800096a:	60d3      	str	r3, [r2, #12]
}
 800096c:	bf00      	nop
 800096e:	3714      	adds	r7, #20
 8000970:	46bd      	mov	sp, r7
 8000972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000976:	4770      	bx	lr
 8000978:	e000ed00 	.word	0xe000ed00

0800097c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800097c:	b480      	push	{r7}
 800097e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000980:	4b04      	ldr	r3, [pc, #16]	@ (8000994 <__NVIC_GetPriorityGrouping+0x18>)
 8000982:	68db      	ldr	r3, [r3, #12]
 8000984:	0a1b      	lsrs	r3, r3, #8
 8000986:	f003 0307 	and.w	r3, r3, #7
}
 800098a:	4618      	mov	r0, r3
 800098c:	46bd      	mov	sp, r7
 800098e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000992:	4770      	bx	lr
 8000994:	e000ed00 	.word	0xe000ed00

08000998 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000998:	b480      	push	{r7}
 800099a:	b083      	sub	sp, #12
 800099c:	af00      	add	r7, sp, #0
 800099e:	4603      	mov	r3, r0
 80009a0:	6039      	str	r1, [r7, #0]
 80009a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	db0a      	blt.n	80009c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009ac:	683b      	ldr	r3, [r7, #0]
 80009ae:	b2da      	uxtb	r2, r3
 80009b0:	490c      	ldr	r1, [pc, #48]	@ (80009e4 <__NVIC_SetPriority+0x4c>)
 80009b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009b6:	0112      	lsls	r2, r2, #4
 80009b8:	b2d2      	uxtb	r2, r2
 80009ba:	440b      	add	r3, r1
 80009bc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80009c0:	e00a      	b.n	80009d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009c2:	683b      	ldr	r3, [r7, #0]
 80009c4:	b2da      	uxtb	r2, r3
 80009c6:	4908      	ldr	r1, [pc, #32]	@ (80009e8 <__NVIC_SetPriority+0x50>)
 80009c8:	79fb      	ldrb	r3, [r7, #7]
 80009ca:	f003 030f 	and.w	r3, r3, #15
 80009ce:	3b04      	subs	r3, #4
 80009d0:	0112      	lsls	r2, r2, #4
 80009d2:	b2d2      	uxtb	r2, r2
 80009d4:	440b      	add	r3, r1
 80009d6:	761a      	strb	r2, [r3, #24]
}
 80009d8:	bf00      	nop
 80009da:	370c      	adds	r7, #12
 80009dc:	46bd      	mov	sp, r7
 80009de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e2:	4770      	bx	lr
 80009e4:	e000e100 	.word	0xe000e100
 80009e8:	e000ed00 	.word	0xe000ed00

080009ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009ec:	b480      	push	{r7}
 80009ee:	b089      	sub	sp, #36	@ 0x24
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	60f8      	str	r0, [r7, #12]
 80009f4:	60b9      	str	r1, [r7, #8]
 80009f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80009f8:	68fb      	ldr	r3, [r7, #12]
 80009fa:	f003 0307 	and.w	r3, r3, #7
 80009fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a00:	69fb      	ldr	r3, [r7, #28]
 8000a02:	f1c3 0307 	rsb	r3, r3, #7
 8000a06:	2b04      	cmp	r3, #4
 8000a08:	bf28      	it	cs
 8000a0a:	2304      	movcs	r3, #4
 8000a0c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a0e:	69fb      	ldr	r3, [r7, #28]
 8000a10:	3304      	adds	r3, #4
 8000a12:	2b06      	cmp	r3, #6
 8000a14:	d902      	bls.n	8000a1c <NVIC_EncodePriority+0x30>
 8000a16:	69fb      	ldr	r3, [r7, #28]
 8000a18:	3b03      	subs	r3, #3
 8000a1a:	e000      	b.n	8000a1e <NVIC_EncodePriority+0x32>
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a20:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000a24:	69bb      	ldr	r3, [r7, #24]
 8000a26:	fa02 f303 	lsl.w	r3, r2, r3
 8000a2a:	43da      	mvns	r2, r3
 8000a2c:	68bb      	ldr	r3, [r7, #8]
 8000a2e:	401a      	ands	r2, r3
 8000a30:	697b      	ldr	r3, [r7, #20]
 8000a32:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a34:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000a38:	697b      	ldr	r3, [r7, #20]
 8000a3a:	fa01 f303 	lsl.w	r3, r1, r3
 8000a3e:	43d9      	mvns	r1, r3
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a44:	4313      	orrs	r3, r2
         );
}
 8000a46:	4618      	mov	r0, r3
 8000a48:	3724      	adds	r7, #36	@ 0x24
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a50:	4770      	bx	lr
	...

08000a54 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b082      	sub	sp, #8
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	3b01      	subs	r3, #1
 8000a60:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000a64:	d301      	bcc.n	8000a6a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a66:	2301      	movs	r3, #1
 8000a68:	e00f      	b.n	8000a8a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a6a:	4a0a      	ldr	r2, [pc, #40]	@ (8000a94 <SysTick_Config+0x40>)
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	3b01      	subs	r3, #1
 8000a70:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a72:	210f      	movs	r1, #15
 8000a74:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000a78:	f7ff ff8e 	bl	8000998 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a7c:	4b05      	ldr	r3, [pc, #20]	@ (8000a94 <SysTick_Config+0x40>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a82:	4b04      	ldr	r3, [pc, #16]	@ (8000a94 <SysTick_Config+0x40>)
 8000a84:	2207      	movs	r2, #7
 8000a86:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a88:	2300      	movs	r3, #0
}
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	3708      	adds	r7, #8
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	bd80      	pop	{r7, pc}
 8000a92:	bf00      	nop
 8000a94:	e000e010 	.word	0xe000e010

08000a98 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b082      	sub	sp, #8
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000aa0:	6878      	ldr	r0, [r7, #4]
 8000aa2:	f7ff ff47 	bl	8000934 <__NVIC_SetPriorityGrouping>
}
 8000aa6:	bf00      	nop
 8000aa8:	3708      	adds	r7, #8
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bd80      	pop	{r7, pc}

08000aae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000aae:	b580      	push	{r7, lr}
 8000ab0:	b086      	sub	sp, #24
 8000ab2:	af00      	add	r7, sp, #0
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	60b9      	str	r1, [r7, #8]
 8000ab8:	607a      	str	r2, [r7, #4]
 8000aba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000abc:	2300      	movs	r3, #0
 8000abe:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000ac0:	f7ff ff5c 	bl	800097c <__NVIC_GetPriorityGrouping>
 8000ac4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ac6:	687a      	ldr	r2, [r7, #4]
 8000ac8:	68b9      	ldr	r1, [r7, #8]
 8000aca:	6978      	ldr	r0, [r7, #20]
 8000acc:	f7ff ff8e 	bl	80009ec <NVIC_EncodePriority>
 8000ad0:	4602      	mov	r2, r0
 8000ad2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ad6:	4611      	mov	r1, r2
 8000ad8:	4618      	mov	r0, r3
 8000ada:	f7ff ff5d 	bl	8000998 <__NVIC_SetPriority>
}
 8000ade:	bf00      	nop
 8000ae0:	3718      	adds	r7, #24
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	bd80      	pop	{r7, pc}

08000ae6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ae6:	b580      	push	{r7, lr}
 8000ae8:	b082      	sub	sp, #8
 8000aea:	af00      	add	r7, sp, #0
 8000aec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000aee:	6878      	ldr	r0, [r7, #4]
 8000af0:	f7ff ffb0 	bl	8000a54 <SysTick_Config>
 8000af4:	4603      	mov	r3, r0
}
 8000af6:	4618      	mov	r0, r3
 8000af8:	3708      	adds	r7, #8
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}
	...

08000b00 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b00:	b480      	push	{r7}
 8000b02:	b087      	sub	sp, #28
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	6078      	str	r0, [r7, #4]
 8000b08:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b0e:	e17f      	b.n	8000e10 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000b10:	683b      	ldr	r3, [r7, #0]
 8000b12:	681a      	ldr	r2, [r3, #0]
 8000b14:	2101      	movs	r1, #1
 8000b16:	697b      	ldr	r3, [r7, #20]
 8000b18:	fa01 f303 	lsl.w	r3, r1, r3
 8000b1c:	4013      	ands	r3, r2
 8000b1e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000b20:	68fb      	ldr	r3, [r7, #12]
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	f000 8171 	beq.w	8000e0a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000b28:	683b      	ldr	r3, [r7, #0]
 8000b2a:	685b      	ldr	r3, [r3, #4]
 8000b2c:	f003 0303 	and.w	r3, r3, #3
 8000b30:	2b01      	cmp	r3, #1
 8000b32:	d005      	beq.n	8000b40 <HAL_GPIO_Init+0x40>
 8000b34:	683b      	ldr	r3, [r7, #0]
 8000b36:	685b      	ldr	r3, [r3, #4]
 8000b38:	f003 0303 	and.w	r3, r3, #3
 8000b3c:	2b02      	cmp	r3, #2
 8000b3e:	d130      	bne.n	8000ba2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	689b      	ldr	r3, [r3, #8]
 8000b44:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000b46:	697b      	ldr	r3, [r7, #20]
 8000b48:	005b      	lsls	r3, r3, #1
 8000b4a:	2203      	movs	r2, #3
 8000b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8000b50:	43db      	mvns	r3, r3
 8000b52:	693a      	ldr	r2, [r7, #16]
 8000b54:	4013      	ands	r3, r2
 8000b56:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000b58:	683b      	ldr	r3, [r7, #0]
 8000b5a:	68da      	ldr	r2, [r3, #12]
 8000b5c:	697b      	ldr	r3, [r7, #20]
 8000b5e:	005b      	lsls	r3, r3, #1
 8000b60:	fa02 f303 	lsl.w	r3, r2, r3
 8000b64:	693a      	ldr	r2, [r7, #16]
 8000b66:	4313      	orrs	r3, r2
 8000b68:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	693a      	ldr	r2, [r7, #16]
 8000b6e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	685b      	ldr	r3, [r3, #4]
 8000b74:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000b76:	2201      	movs	r2, #1
 8000b78:	697b      	ldr	r3, [r7, #20]
 8000b7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b7e:	43db      	mvns	r3, r3
 8000b80:	693a      	ldr	r2, [r7, #16]
 8000b82:	4013      	ands	r3, r2
 8000b84:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000b86:	683b      	ldr	r3, [r7, #0]
 8000b88:	685b      	ldr	r3, [r3, #4]
 8000b8a:	091b      	lsrs	r3, r3, #4
 8000b8c:	f003 0201 	and.w	r2, r3, #1
 8000b90:	697b      	ldr	r3, [r7, #20]
 8000b92:	fa02 f303 	lsl.w	r3, r2, r3
 8000b96:	693a      	ldr	r2, [r7, #16]
 8000b98:	4313      	orrs	r3, r2
 8000b9a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	693a      	ldr	r2, [r7, #16]
 8000ba0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000ba2:	683b      	ldr	r3, [r7, #0]
 8000ba4:	685b      	ldr	r3, [r3, #4]
 8000ba6:	f003 0303 	and.w	r3, r3, #3
 8000baa:	2b03      	cmp	r3, #3
 8000bac:	d118      	bne.n	8000be0 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000bb2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000bb4:	2201      	movs	r2, #1
 8000bb6:	697b      	ldr	r3, [r7, #20]
 8000bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8000bbc:	43db      	mvns	r3, r3
 8000bbe:	693a      	ldr	r2, [r7, #16]
 8000bc0:	4013      	ands	r3, r2
 8000bc2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8000bc4:	683b      	ldr	r3, [r7, #0]
 8000bc6:	685b      	ldr	r3, [r3, #4]
 8000bc8:	08db      	lsrs	r3, r3, #3
 8000bca:	f003 0201 	and.w	r2, r3, #1
 8000bce:	697b      	ldr	r3, [r7, #20]
 8000bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8000bd4:	693a      	ldr	r2, [r7, #16]
 8000bd6:	4313      	orrs	r3, r2
 8000bd8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	693a      	ldr	r2, [r7, #16]
 8000bde:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000be0:	683b      	ldr	r3, [r7, #0]
 8000be2:	685b      	ldr	r3, [r3, #4]
 8000be4:	f003 0303 	and.w	r3, r3, #3
 8000be8:	2b03      	cmp	r3, #3
 8000bea:	d017      	beq.n	8000c1c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	68db      	ldr	r3, [r3, #12]
 8000bf0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000bf2:	697b      	ldr	r3, [r7, #20]
 8000bf4:	005b      	lsls	r3, r3, #1
 8000bf6:	2203      	movs	r2, #3
 8000bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8000bfc:	43db      	mvns	r3, r3
 8000bfe:	693a      	ldr	r2, [r7, #16]
 8000c00:	4013      	ands	r3, r2
 8000c02:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000c04:	683b      	ldr	r3, [r7, #0]
 8000c06:	689a      	ldr	r2, [r3, #8]
 8000c08:	697b      	ldr	r3, [r7, #20]
 8000c0a:	005b      	lsls	r3, r3, #1
 8000c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c10:	693a      	ldr	r2, [r7, #16]
 8000c12:	4313      	orrs	r3, r2
 8000c14:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	693a      	ldr	r2, [r7, #16]
 8000c1a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000c1c:	683b      	ldr	r3, [r7, #0]
 8000c1e:	685b      	ldr	r3, [r3, #4]
 8000c20:	f003 0303 	and.w	r3, r3, #3
 8000c24:	2b02      	cmp	r3, #2
 8000c26:	d123      	bne.n	8000c70 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000c28:	697b      	ldr	r3, [r7, #20]
 8000c2a:	08da      	lsrs	r2, r3, #3
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	3208      	adds	r2, #8
 8000c30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c34:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000c36:	697b      	ldr	r3, [r7, #20]
 8000c38:	f003 0307 	and.w	r3, r3, #7
 8000c3c:	009b      	lsls	r3, r3, #2
 8000c3e:	220f      	movs	r2, #15
 8000c40:	fa02 f303 	lsl.w	r3, r2, r3
 8000c44:	43db      	mvns	r3, r3
 8000c46:	693a      	ldr	r2, [r7, #16]
 8000c48:	4013      	ands	r3, r2
 8000c4a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000c4c:	683b      	ldr	r3, [r7, #0]
 8000c4e:	691a      	ldr	r2, [r3, #16]
 8000c50:	697b      	ldr	r3, [r7, #20]
 8000c52:	f003 0307 	and.w	r3, r3, #7
 8000c56:	009b      	lsls	r3, r3, #2
 8000c58:	fa02 f303 	lsl.w	r3, r2, r3
 8000c5c:	693a      	ldr	r2, [r7, #16]
 8000c5e:	4313      	orrs	r3, r2
 8000c60:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000c62:	697b      	ldr	r3, [r7, #20]
 8000c64:	08da      	lsrs	r2, r3, #3
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	3208      	adds	r2, #8
 8000c6a:	6939      	ldr	r1, [r7, #16]
 8000c6c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000c76:	697b      	ldr	r3, [r7, #20]
 8000c78:	005b      	lsls	r3, r3, #1
 8000c7a:	2203      	movs	r2, #3
 8000c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c80:	43db      	mvns	r3, r3
 8000c82:	693a      	ldr	r2, [r7, #16]
 8000c84:	4013      	ands	r3, r2
 8000c86:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000c88:	683b      	ldr	r3, [r7, #0]
 8000c8a:	685b      	ldr	r3, [r3, #4]
 8000c8c:	f003 0203 	and.w	r2, r3, #3
 8000c90:	697b      	ldr	r3, [r7, #20]
 8000c92:	005b      	lsls	r3, r3, #1
 8000c94:	fa02 f303 	lsl.w	r3, r2, r3
 8000c98:	693a      	ldr	r2, [r7, #16]
 8000c9a:	4313      	orrs	r3, r2
 8000c9c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	693a      	ldr	r2, [r7, #16]
 8000ca2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000ca4:	683b      	ldr	r3, [r7, #0]
 8000ca6:	685b      	ldr	r3, [r3, #4]
 8000ca8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	f000 80ac 	beq.w	8000e0a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cb2:	4b5f      	ldr	r3, [pc, #380]	@ (8000e30 <HAL_GPIO_Init+0x330>)
 8000cb4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000cb6:	4a5e      	ldr	r2, [pc, #376]	@ (8000e30 <HAL_GPIO_Init+0x330>)
 8000cb8:	f043 0301 	orr.w	r3, r3, #1
 8000cbc:	6613      	str	r3, [r2, #96]	@ 0x60
 8000cbe:	4b5c      	ldr	r3, [pc, #368]	@ (8000e30 <HAL_GPIO_Init+0x330>)
 8000cc0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000cc2:	f003 0301 	and.w	r3, r3, #1
 8000cc6:	60bb      	str	r3, [r7, #8]
 8000cc8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000cca:	4a5a      	ldr	r2, [pc, #360]	@ (8000e34 <HAL_GPIO_Init+0x334>)
 8000ccc:	697b      	ldr	r3, [r7, #20]
 8000cce:	089b      	lsrs	r3, r3, #2
 8000cd0:	3302      	adds	r3, #2
 8000cd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cd6:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000cd8:	697b      	ldr	r3, [r7, #20]
 8000cda:	f003 0303 	and.w	r3, r3, #3
 8000cde:	009b      	lsls	r3, r3, #2
 8000ce0:	220f      	movs	r2, #15
 8000ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ce6:	43db      	mvns	r3, r3
 8000ce8:	693a      	ldr	r2, [r7, #16]
 8000cea:	4013      	ands	r3, r2
 8000cec:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000cf4:	d025      	beq.n	8000d42 <HAL_GPIO_Init+0x242>
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	4a4f      	ldr	r2, [pc, #316]	@ (8000e38 <HAL_GPIO_Init+0x338>)
 8000cfa:	4293      	cmp	r3, r2
 8000cfc:	d01f      	beq.n	8000d3e <HAL_GPIO_Init+0x23e>
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	4a4e      	ldr	r2, [pc, #312]	@ (8000e3c <HAL_GPIO_Init+0x33c>)
 8000d02:	4293      	cmp	r3, r2
 8000d04:	d019      	beq.n	8000d3a <HAL_GPIO_Init+0x23a>
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	4a4d      	ldr	r2, [pc, #308]	@ (8000e40 <HAL_GPIO_Init+0x340>)
 8000d0a:	4293      	cmp	r3, r2
 8000d0c:	d013      	beq.n	8000d36 <HAL_GPIO_Init+0x236>
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	4a4c      	ldr	r2, [pc, #304]	@ (8000e44 <HAL_GPIO_Init+0x344>)
 8000d12:	4293      	cmp	r3, r2
 8000d14:	d00d      	beq.n	8000d32 <HAL_GPIO_Init+0x232>
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	4a4b      	ldr	r2, [pc, #300]	@ (8000e48 <HAL_GPIO_Init+0x348>)
 8000d1a:	4293      	cmp	r3, r2
 8000d1c:	d007      	beq.n	8000d2e <HAL_GPIO_Init+0x22e>
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	4a4a      	ldr	r2, [pc, #296]	@ (8000e4c <HAL_GPIO_Init+0x34c>)
 8000d22:	4293      	cmp	r3, r2
 8000d24:	d101      	bne.n	8000d2a <HAL_GPIO_Init+0x22a>
 8000d26:	2306      	movs	r3, #6
 8000d28:	e00c      	b.n	8000d44 <HAL_GPIO_Init+0x244>
 8000d2a:	2307      	movs	r3, #7
 8000d2c:	e00a      	b.n	8000d44 <HAL_GPIO_Init+0x244>
 8000d2e:	2305      	movs	r3, #5
 8000d30:	e008      	b.n	8000d44 <HAL_GPIO_Init+0x244>
 8000d32:	2304      	movs	r3, #4
 8000d34:	e006      	b.n	8000d44 <HAL_GPIO_Init+0x244>
 8000d36:	2303      	movs	r3, #3
 8000d38:	e004      	b.n	8000d44 <HAL_GPIO_Init+0x244>
 8000d3a:	2302      	movs	r3, #2
 8000d3c:	e002      	b.n	8000d44 <HAL_GPIO_Init+0x244>
 8000d3e:	2301      	movs	r3, #1
 8000d40:	e000      	b.n	8000d44 <HAL_GPIO_Init+0x244>
 8000d42:	2300      	movs	r3, #0
 8000d44:	697a      	ldr	r2, [r7, #20]
 8000d46:	f002 0203 	and.w	r2, r2, #3
 8000d4a:	0092      	lsls	r2, r2, #2
 8000d4c:	4093      	lsls	r3, r2
 8000d4e:	693a      	ldr	r2, [r7, #16]
 8000d50:	4313      	orrs	r3, r2
 8000d52:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000d54:	4937      	ldr	r1, [pc, #220]	@ (8000e34 <HAL_GPIO_Init+0x334>)
 8000d56:	697b      	ldr	r3, [r7, #20]
 8000d58:	089b      	lsrs	r3, r3, #2
 8000d5a:	3302      	adds	r3, #2
 8000d5c:	693a      	ldr	r2, [r7, #16]
 8000d5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000d62:	4b3b      	ldr	r3, [pc, #236]	@ (8000e50 <HAL_GPIO_Init+0x350>)
 8000d64:	689b      	ldr	r3, [r3, #8]
 8000d66:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d68:	68fb      	ldr	r3, [r7, #12]
 8000d6a:	43db      	mvns	r3, r3
 8000d6c:	693a      	ldr	r2, [r7, #16]
 8000d6e:	4013      	ands	r3, r2
 8000d70:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000d72:	683b      	ldr	r3, [r7, #0]
 8000d74:	685b      	ldr	r3, [r3, #4]
 8000d76:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d003      	beq.n	8000d86 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000d7e:	693a      	ldr	r2, [r7, #16]
 8000d80:	68fb      	ldr	r3, [r7, #12]
 8000d82:	4313      	orrs	r3, r2
 8000d84:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000d86:	4a32      	ldr	r2, [pc, #200]	@ (8000e50 <HAL_GPIO_Init+0x350>)
 8000d88:	693b      	ldr	r3, [r7, #16]
 8000d8a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000d8c:	4b30      	ldr	r3, [pc, #192]	@ (8000e50 <HAL_GPIO_Init+0x350>)
 8000d8e:	68db      	ldr	r3, [r3, #12]
 8000d90:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d92:	68fb      	ldr	r3, [r7, #12]
 8000d94:	43db      	mvns	r3, r3
 8000d96:	693a      	ldr	r2, [r7, #16]
 8000d98:	4013      	ands	r3, r2
 8000d9a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000d9c:	683b      	ldr	r3, [r7, #0]
 8000d9e:	685b      	ldr	r3, [r3, #4]
 8000da0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d003      	beq.n	8000db0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000da8:	693a      	ldr	r2, [r7, #16]
 8000daa:	68fb      	ldr	r3, [r7, #12]
 8000dac:	4313      	orrs	r3, r2
 8000dae:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000db0:	4a27      	ldr	r2, [pc, #156]	@ (8000e50 <HAL_GPIO_Init+0x350>)
 8000db2:	693b      	ldr	r3, [r7, #16]
 8000db4:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000db6:	4b26      	ldr	r3, [pc, #152]	@ (8000e50 <HAL_GPIO_Init+0x350>)
 8000db8:	685b      	ldr	r3, [r3, #4]
 8000dba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000dbc:	68fb      	ldr	r3, [r7, #12]
 8000dbe:	43db      	mvns	r3, r3
 8000dc0:	693a      	ldr	r2, [r7, #16]
 8000dc2:	4013      	ands	r3, r2
 8000dc4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000dc6:	683b      	ldr	r3, [r7, #0]
 8000dc8:	685b      	ldr	r3, [r3, #4]
 8000dca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d003      	beq.n	8000dda <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8000dd2:	693a      	ldr	r2, [r7, #16]
 8000dd4:	68fb      	ldr	r3, [r7, #12]
 8000dd6:	4313      	orrs	r3, r2
 8000dd8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000dda:	4a1d      	ldr	r2, [pc, #116]	@ (8000e50 <HAL_GPIO_Init+0x350>)
 8000ddc:	693b      	ldr	r3, [r7, #16]
 8000dde:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8000de0:	4b1b      	ldr	r3, [pc, #108]	@ (8000e50 <HAL_GPIO_Init+0x350>)
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000de6:	68fb      	ldr	r3, [r7, #12]
 8000de8:	43db      	mvns	r3, r3
 8000dea:	693a      	ldr	r2, [r7, #16]
 8000dec:	4013      	ands	r3, r2
 8000dee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000df0:	683b      	ldr	r3, [r7, #0]
 8000df2:	685b      	ldr	r3, [r3, #4]
 8000df4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d003      	beq.n	8000e04 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8000dfc:	693a      	ldr	r2, [r7, #16]
 8000dfe:	68fb      	ldr	r3, [r7, #12]
 8000e00:	4313      	orrs	r3, r2
 8000e02:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000e04:	4a12      	ldr	r2, [pc, #72]	@ (8000e50 <HAL_GPIO_Init+0x350>)
 8000e06:	693b      	ldr	r3, [r7, #16]
 8000e08:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000e0a:	697b      	ldr	r3, [r7, #20]
 8000e0c:	3301      	adds	r3, #1
 8000e0e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e10:	683b      	ldr	r3, [r7, #0]
 8000e12:	681a      	ldr	r2, [r3, #0]
 8000e14:	697b      	ldr	r3, [r7, #20]
 8000e16:	fa22 f303 	lsr.w	r3, r2, r3
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	f47f ae78 	bne.w	8000b10 <HAL_GPIO_Init+0x10>
  }
}
 8000e20:	bf00      	nop
 8000e22:	bf00      	nop
 8000e24:	371c      	adds	r7, #28
 8000e26:	46bd      	mov	sp, r7
 8000e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2c:	4770      	bx	lr
 8000e2e:	bf00      	nop
 8000e30:	40021000 	.word	0x40021000
 8000e34:	40010000 	.word	0x40010000
 8000e38:	48000400 	.word	0x48000400
 8000e3c:	48000800 	.word	0x48000800
 8000e40:	48000c00 	.word	0x48000c00
 8000e44:	48001000 	.word	0x48001000
 8000e48:	48001400 	.word	0x48001400
 8000e4c:	48001800 	.word	0x48001800
 8000e50:	40010400 	.word	0x40010400

08000e54 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000e54:	b480      	push	{r7}
 8000e56:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000e58:	4b04      	ldr	r3, [pc, #16]	@ (8000e6c <HAL_PWREx_GetVoltageRange+0x18>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8000e60:	4618      	mov	r0, r3
 8000e62:	46bd      	mov	sp, r7
 8000e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e68:	4770      	bx	lr
 8000e6a:	bf00      	nop
 8000e6c:	40007000 	.word	0x40007000

08000e70 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b088      	sub	sp, #32
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d101      	bne.n	8000e82 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000e7e:	2301      	movs	r3, #1
 8000e80:	e3ca      	b.n	8001618 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000e82:	4b97      	ldr	r3, [pc, #604]	@ (80010e0 <HAL_RCC_OscConfig+0x270>)
 8000e84:	689b      	ldr	r3, [r3, #8]
 8000e86:	f003 030c 	and.w	r3, r3, #12
 8000e8a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000e8c:	4b94      	ldr	r3, [pc, #592]	@ (80010e0 <HAL_RCC_OscConfig+0x270>)
 8000e8e:	68db      	ldr	r3, [r3, #12]
 8000e90:	f003 0303 	and.w	r3, r3, #3
 8000e94:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	f003 0310 	and.w	r3, r3, #16
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	f000 80e4 	beq.w	800106c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000ea4:	69bb      	ldr	r3, [r7, #24]
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d007      	beq.n	8000eba <HAL_RCC_OscConfig+0x4a>
 8000eaa:	69bb      	ldr	r3, [r7, #24]
 8000eac:	2b0c      	cmp	r3, #12
 8000eae:	f040 808b 	bne.w	8000fc8 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000eb2:	697b      	ldr	r3, [r7, #20]
 8000eb4:	2b01      	cmp	r3, #1
 8000eb6:	f040 8087 	bne.w	8000fc8 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000eba:	4b89      	ldr	r3, [pc, #548]	@ (80010e0 <HAL_RCC_OscConfig+0x270>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	f003 0302 	and.w	r3, r3, #2
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d005      	beq.n	8000ed2 <HAL_RCC_OscConfig+0x62>
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	699b      	ldr	r3, [r3, #24]
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d101      	bne.n	8000ed2 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8000ece:	2301      	movs	r3, #1
 8000ed0:	e3a2      	b.n	8001618 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	6a1a      	ldr	r2, [r3, #32]
 8000ed6:	4b82      	ldr	r3, [pc, #520]	@ (80010e0 <HAL_RCC_OscConfig+0x270>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	f003 0308 	and.w	r3, r3, #8
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d004      	beq.n	8000eec <HAL_RCC_OscConfig+0x7c>
 8000ee2:	4b7f      	ldr	r3, [pc, #508]	@ (80010e0 <HAL_RCC_OscConfig+0x270>)
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000eea:	e005      	b.n	8000ef8 <HAL_RCC_OscConfig+0x88>
 8000eec:	4b7c      	ldr	r3, [pc, #496]	@ (80010e0 <HAL_RCC_OscConfig+0x270>)
 8000eee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000ef2:	091b      	lsrs	r3, r3, #4
 8000ef4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000ef8:	4293      	cmp	r3, r2
 8000efa:	d223      	bcs.n	8000f44 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	6a1b      	ldr	r3, [r3, #32]
 8000f00:	4618      	mov	r0, r3
 8000f02:	f000 fd55 	bl	80019b0 <RCC_SetFlashLatencyFromMSIRange>
 8000f06:	4603      	mov	r3, r0
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d001      	beq.n	8000f10 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8000f0c:	2301      	movs	r3, #1
 8000f0e:	e383      	b.n	8001618 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000f10:	4b73      	ldr	r3, [pc, #460]	@ (80010e0 <HAL_RCC_OscConfig+0x270>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	4a72      	ldr	r2, [pc, #456]	@ (80010e0 <HAL_RCC_OscConfig+0x270>)
 8000f16:	f043 0308 	orr.w	r3, r3, #8
 8000f1a:	6013      	str	r3, [r2, #0]
 8000f1c:	4b70      	ldr	r3, [pc, #448]	@ (80010e0 <HAL_RCC_OscConfig+0x270>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	6a1b      	ldr	r3, [r3, #32]
 8000f28:	496d      	ldr	r1, [pc, #436]	@ (80010e0 <HAL_RCC_OscConfig+0x270>)
 8000f2a:	4313      	orrs	r3, r2
 8000f2c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000f2e:	4b6c      	ldr	r3, [pc, #432]	@ (80010e0 <HAL_RCC_OscConfig+0x270>)
 8000f30:	685b      	ldr	r3, [r3, #4]
 8000f32:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	69db      	ldr	r3, [r3, #28]
 8000f3a:	021b      	lsls	r3, r3, #8
 8000f3c:	4968      	ldr	r1, [pc, #416]	@ (80010e0 <HAL_RCC_OscConfig+0x270>)
 8000f3e:	4313      	orrs	r3, r2
 8000f40:	604b      	str	r3, [r1, #4]
 8000f42:	e025      	b.n	8000f90 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000f44:	4b66      	ldr	r3, [pc, #408]	@ (80010e0 <HAL_RCC_OscConfig+0x270>)
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	4a65      	ldr	r2, [pc, #404]	@ (80010e0 <HAL_RCC_OscConfig+0x270>)
 8000f4a:	f043 0308 	orr.w	r3, r3, #8
 8000f4e:	6013      	str	r3, [r2, #0]
 8000f50:	4b63      	ldr	r3, [pc, #396]	@ (80010e0 <HAL_RCC_OscConfig+0x270>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	6a1b      	ldr	r3, [r3, #32]
 8000f5c:	4960      	ldr	r1, [pc, #384]	@ (80010e0 <HAL_RCC_OscConfig+0x270>)
 8000f5e:	4313      	orrs	r3, r2
 8000f60:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000f62:	4b5f      	ldr	r3, [pc, #380]	@ (80010e0 <HAL_RCC_OscConfig+0x270>)
 8000f64:	685b      	ldr	r3, [r3, #4]
 8000f66:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	69db      	ldr	r3, [r3, #28]
 8000f6e:	021b      	lsls	r3, r3, #8
 8000f70:	495b      	ldr	r1, [pc, #364]	@ (80010e0 <HAL_RCC_OscConfig+0x270>)
 8000f72:	4313      	orrs	r3, r2
 8000f74:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000f76:	69bb      	ldr	r3, [r7, #24]
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d109      	bne.n	8000f90 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	6a1b      	ldr	r3, [r3, #32]
 8000f80:	4618      	mov	r0, r3
 8000f82:	f000 fd15 	bl	80019b0 <RCC_SetFlashLatencyFromMSIRange>
 8000f86:	4603      	mov	r3, r0
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d001      	beq.n	8000f90 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8000f8c:	2301      	movs	r3, #1
 8000f8e:	e343      	b.n	8001618 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000f90:	f000 fc4a 	bl	8001828 <HAL_RCC_GetSysClockFreq>
 8000f94:	4602      	mov	r2, r0
 8000f96:	4b52      	ldr	r3, [pc, #328]	@ (80010e0 <HAL_RCC_OscConfig+0x270>)
 8000f98:	689b      	ldr	r3, [r3, #8]
 8000f9a:	091b      	lsrs	r3, r3, #4
 8000f9c:	f003 030f 	and.w	r3, r3, #15
 8000fa0:	4950      	ldr	r1, [pc, #320]	@ (80010e4 <HAL_RCC_OscConfig+0x274>)
 8000fa2:	5ccb      	ldrb	r3, [r1, r3]
 8000fa4:	f003 031f 	and.w	r3, r3, #31
 8000fa8:	fa22 f303 	lsr.w	r3, r2, r3
 8000fac:	4a4e      	ldr	r2, [pc, #312]	@ (80010e8 <HAL_RCC_OscConfig+0x278>)
 8000fae:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000fb0:	4b4e      	ldr	r3, [pc, #312]	@ (80010ec <HAL_RCC_OscConfig+0x27c>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f7ff fc3d 	bl	8000834 <HAL_InitTick>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8000fbe:	7bfb      	ldrb	r3, [r7, #15]
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d052      	beq.n	800106a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8000fc4:	7bfb      	ldrb	r3, [r7, #15]
 8000fc6:	e327      	b.n	8001618 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	699b      	ldr	r3, [r3, #24]
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d032      	beq.n	8001036 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000fd0:	4b43      	ldr	r3, [pc, #268]	@ (80010e0 <HAL_RCC_OscConfig+0x270>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	4a42      	ldr	r2, [pc, #264]	@ (80010e0 <HAL_RCC_OscConfig+0x270>)
 8000fd6:	f043 0301 	orr.w	r3, r3, #1
 8000fda:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000fdc:	f7ff fc7a 	bl	80008d4 <HAL_GetTick>
 8000fe0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000fe2:	e008      	b.n	8000ff6 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000fe4:	f7ff fc76 	bl	80008d4 <HAL_GetTick>
 8000fe8:	4602      	mov	r2, r0
 8000fea:	693b      	ldr	r3, [r7, #16]
 8000fec:	1ad3      	subs	r3, r2, r3
 8000fee:	2b02      	cmp	r3, #2
 8000ff0:	d901      	bls.n	8000ff6 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8000ff2:	2303      	movs	r3, #3
 8000ff4:	e310      	b.n	8001618 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000ff6:	4b3a      	ldr	r3, [pc, #232]	@ (80010e0 <HAL_RCC_OscConfig+0x270>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	f003 0302 	and.w	r3, r3, #2
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d0f0      	beq.n	8000fe4 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001002:	4b37      	ldr	r3, [pc, #220]	@ (80010e0 <HAL_RCC_OscConfig+0x270>)
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	4a36      	ldr	r2, [pc, #216]	@ (80010e0 <HAL_RCC_OscConfig+0x270>)
 8001008:	f043 0308 	orr.w	r3, r3, #8
 800100c:	6013      	str	r3, [r2, #0]
 800100e:	4b34      	ldr	r3, [pc, #208]	@ (80010e0 <HAL_RCC_OscConfig+0x270>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	6a1b      	ldr	r3, [r3, #32]
 800101a:	4931      	ldr	r1, [pc, #196]	@ (80010e0 <HAL_RCC_OscConfig+0x270>)
 800101c:	4313      	orrs	r3, r2
 800101e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001020:	4b2f      	ldr	r3, [pc, #188]	@ (80010e0 <HAL_RCC_OscConfig+0x270>)
 8001022:	685b      	ldr	r3, [r3, #4]
 8001024:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	69db      	ldr	r3, [r3, #28]
 800102c:	021b      	lsls	r3, r3, #8
 800102e:	492c      	ldr	r1, [pc, #176]	@ (80010e0 <HAL_RCC_OscConfig+0x270>)
 8001030:	4313      	orrs	r3, r2
 8001032:	604b      	str	r3, [r1, #4]
 8001034:	e01a      	b.n	800106c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001036:	4b2a      	ldr	r3, [pc, #168]	@ (80010e0 <HAL_RCC_OscConfig+0x270>)
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	4a29      	ldr	r2, [pc, #164]	@ (80010e0 <HAL_RCC_OscConfig+0x270>)
 800103c:	f023 0301 	bic.w	r3, r3, #1
 8001040:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001042:	f7ff fc47 	bl	80008d4 <HAL_GetTick>
 8001046:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001048:	e008      	b.n	800105c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800104a:	f7ff fc43 	bl	80008d4 <HAL_GetTick>
 800104e:	4602      	mov	r2, r0
 8001050:	693b      	ldr	r3, [r7, #16]
 8001052:	1ad3      	subs	r3, r2, r3
 8001054:	2b02      	cmp	r3, #2
 8001056:	d901      	bls.n	800105c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001058:	2303      	movs	r3, #3
 800105a:	e2dd      	b.n	8001618 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800105c:	4b20      	ldr	r3, [pc, #128]	@ (80010e0 <HAL_RCC_OscConfig+0x270>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	f003 0302 	and.w	r3, r3, #2
 8001064:	2b00      	cmp	r3, #0
 8001066:	d1f0      	bne.n	800104a <HAL_RCC_OscConfig+0x1da>
 8001068:	e000      	b.n	800106c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800106a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	f003 0301 	and.w	r3, r3, #1
 8001074:	2b00      	cmp	r3, #0
 8001076:	d074      	beq.n	8001162 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001078:	69bb      	ldr	r3, [r7, #24]
 800107a:	2b08      	cmp	r3, #8
 800107c:	d005      	beq.n	800108a <HAL_RCC_OscConfig+0x21a>
 800107e:	69bb      	ldr	r3, [r7, #24]
 8001080:	2b0c      	cmp	r3, #12
 8001082:	d10e      	bne.n	80010a2 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001084:	697b      	ldr	r3, [r7, #20]
 8001086:	2b03      	cmp	r3, #3
 8001088:	d10b      	bne.n	80010a2 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800108a:	4b15      	ldr	r3, [pc, #84]	@ (80010e0 <HAL_RCC_OscConfig+0x270>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001092:	2b00      	cmp	r3, #0
 8001094:	d064      	beq.n	8001160 <HAL_RCC_OscConfig+0x2f0>
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	685b      	ldr	r3, [r3, #4]
 800109a:	2b00      	cmp	r3, #0
 800109c:	d160      	bne.n	8001160 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800109e:	2301      	movs	r3, #1
 80010a0:	e2ba      	b.n	8001618 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	685b      	ldr	r3, [r3, #4]
 80010a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80010aa:	d106      	bne.n	80010ba <HAL_RCC_OscConfig+0x24a>
 80010ac:	4b0c      	ldr	r3, [pc, #48]	@ (80010e0 <HAL_RCC_OscConfig+0x270>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	4a0b      	ldr	r2, [pc, #44]	@ (80010e0 <HAL_RCC_OscConfig+0x270>)
 80010b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80010b6:	6013      	str	r3, [r2, #0]
 80010b8:	e026      	b.n	8001108 <HAL_RCC_OscConfig+0x298>
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	685b      	ldr	r3, [r3, #4]
 80010be:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80010c2:	d115      	bne.n	80010f0 <HAL_RCC_OscConfig+0x280>
 80010c4:	4b06      	ldr	r3, [pc, #24]	@ (80010e0 <HAL_RCC_OscConfig+0x270>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	4a05      	ldr	r2, [pc, #20]	@ (80010e0 <HAL_RCC_OscConfig+0x270>)
 80010ca:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80010ce:	6013      	str	r3, [r2, #0]
 80010d0:	4b03      	ldr	r3, [pc, #12]	@ (80010e0 <HAL_RCC_OscConfig+0x270>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	4a02      	ldr	r2, [pc, #8]	@ (80010e0 <HAL_RCC_OscConfig+0x270>)
 80010d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80010da:	6013      	str	r3, [r2, #0]
 80010dc:	e014      	b.n	8001108 <HAL_RCC_OscConfig+0x298>
 80010de:	bf00      	nop
 80010e0:	40021000 	.word	0x40021000
 80010e4:	08002654 	.word	0x08002654
 80010e8:	20000000 	.word	0x20000000
 80010ec:	20000004 	.word	0x20000004
 80010f0:	4ba0      	ldr	r3, [pc, #640]	@ (8001374 <HAL_RCC_OscConfig+0x504>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	4a9f      	ldr	r2, [pc, #636]	@ (8001374 <HAL_RCC_OscConfig+0x504>)
 80010f6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80010fa:	6013      	str	r3, [r2, #0]
 80010fc:	4b9d      	ldr	r3, [pc, #628]	@ (8001374 <HAL_RCC_OscConfig+0x504>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	4a9c      	ldr	r2, [pc, #624]	@ (8001374 <HAL_RCC_OscConfig+0x504>)
 8001102:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001106:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	685b      	ldr	r3, [r3, #4]
 800110c:	2b00      	cmp	r3, #0
 800110e:	d013      	beq.n	8001138 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001110:	f7ff fbe0 	bl	80008d4 <HAL_GetTick>
 8001114:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001116:	e008      	b.n	800112a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001118:	f7ff fbdc 	bl	80008d4 <HAL_GetTick>
 800111c:	4602      	mov	r2, r0
 800111e:	693b      	ldr	r3, [r7, #16]
 8001120:	1ad3      	subs	r3, r2, r3
 8001122:	2b64      	cmp	r3, #100	@ 0x64
 8001124:	d901      	bls.n	800112a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001126:	2303      	movs	r3, #3
 8001128:	e276      	b.n	8001618 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800112a:	4b92      	ldr	r3, [pc, #584]	@ (8001374 <HAL_RCC_OscConfig+0x504>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001132:	2b00      	cmp	r3, #0
 8001134:	d0f0      	beq.n	8001118 <HAL_RCC_OscConfig+0x2a8>
 8001136:	e014      	b.n	8001162 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001138:	f7ff fbcc 	bl	80008d4 <HAL_GetTick>
 800113c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800113e:	e008      	b.n	8001152 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001140:	f7ff fbc8 	bl	80008d4 <HAL_GetTick>
 8001144:	4602      	mov	r2, r0
 8001146:	693b      	ldr	r3, [r7, #16]
 8001148:	1ad3      	subs	r3, r2, r3
 800114a:	2b64      	cmp	r3, #100	@ 0x64
 800114c:	d901      	bls.n	8001152 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800114e:	2303      	movs	r3, #3
 8001150:	e262      	b.n	8001618 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001152:	4b88      	ldr	r3, [pc, #544]	@ (8001374 <HAL_RCC_OscConfig+0x504>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800115a:	2b00      	cmp	r3, #0
 800115c:	d1f0      	bne.n	8001140 <HAL_RCC_OscConfig+0x2d0>
 800115e:	e000      	b.n	8001162 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001160:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	f003 0302 	and.w	r3, r3, #2
 800116a:	2b00      	cmp	r3, #0
 800116c:	d060      	beq.n	8001230 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800116e:	69bb      	ldr	r3, [r7, #24]
 8001170:	2b04      	cmp	r3, #4
 8001172:	d005      	beq.n	8001180 <HAL_RCC_OscConfig+0x310>
 8001174:	69bb      	ldr	r3, [r7, #24]
 8001176:	2b0c      	cmp	r3, #12
 8001178:	d119      	bne.n	80011ae <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800117a:	697b      	ldr	r3, [r7, #20]
 800117c:	2b02      	cmp	r3, #2
 800117e:	d116      	bne.n	80011ae <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001180:	4b7c      	ldr	r3, [pc, #496]	@ (8001374 <HAL_RCC_OscConfig+0x504>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001188:	2b00      	cmp	r3, #0
 800118a:	d005      	beq.n	8001198 <HAL_RCC_OscConfig+0x328>
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	68db      	ldr	r3, [r3, #12]
 8001190:	2b00      	cmp	r3, #0
 8001192:	d101      	bne.n	8001198 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001194:	2301      	movs	r3, #1
 8001196:	e23f      	b.n	8001618 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001198:	4b76      	ldr	r3, [pc, #472]	@ (8001374 <HAL_RCC_OscConfig+0x504>)
 800119a:	685b      	ldr	r3, [r3, #4]
 800119c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	691b      	ldr	r3, [r3, #16]
 80011a4:	061b      	lsls	r3, r3, #24
 80011a6:	4973      	ldr	r1, [pc, #460]	@ (8001374 <HAL_RCC_OscConfig+0x504>)
 80011a8:	4313      	orrs	r3, r2
 80011aa:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80011ac:	e040      	b.n	8001230 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	68db      	ldr	r3, [r3, #12]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d023      	beq.n	80011fe <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80011b6:	4b6f      	ldr	r3, [pc, #444]	@ (8001374 <HAL_RCC_OscConfig+0x504>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	4a6e      	ldr	r2, [pc, #440]	@ (8001374 <HAL_RCC_OscConfig+0x504>)
 80011bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011c0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011c2:	f7ff fb87 	bl	80008d4 <HAL_GetTick>
 80011c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80011c8:	e008      	b.n	80011dc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80011ca:	f7ff fb83 	bl	80008d4 <HAL_GetTick>
 80011ce:	4602      	mov	r2, r0
 80011d0:	693b      	ldr	r3, [r7, #16]
 80011d2:	1ad3      	subs	r3, r2, r3
 80011d4:	2b02      	cmp	r3, #2
 80011d6:	d901      	bls.n	80011dc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80011d8:	2303      	movs	r3, #3
 80011da:	e21d      	b.n	8001618 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80011dc:	4b65      	ldr	r3, [pc, #404]	@ (8001374 <HAL_RCC_OscConfig+0x504>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d0f0      	beq.n	80011ca <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011e8:	4b62      	ldr	r3, [pc, #392]	@ (8001374 <HAL_RCC_OscConfig+0x504>)
 80011ea:	685b      	ldr	r3, [r3, #4]
 80011ec:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	691b      	ldr	r3, [r3, #16]
 80011f4:	061b      	lsls	r3, r3, #24
 80011f6:	495f      	ldr	r1, [pc, #380]	@ (8001374 <HAL_RCC_OscConfig+0x504>)
 80011f8:	4313      	orrs	r3, r2
 80011fa:	604b      	str	r3, [r1, #4]
 80011fc:	e018      	b.n	8001230 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80011fe:	4b5d      	ldr	r3, [pc, #372]	@ (8001374 <HAL_RCC_OscConfig+0x504>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	4a5c      	ldr	r2, [pc, #368]	@ (8001374 <HAL_RCC_OscConfig+0x504>)
 8001204:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001208:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800120a:	f7ff fb63 	bl	80008d4 <HAL_GetTick>
 800120e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001210:	e008      	b.n	8001224 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001212:	f7ff fb5f 	bl	80008d4 <HAL_GetTick>
 8001216:	4602      	mov	r2, r0
 8001218:	693b      	ldr	r3, [r7, #16]
 800121a:	1ad3      	subs	r3, r2, r3
 800121c:	2b02      	cmp	r3, #2
 800121e:	d901      	bls.n	8001224 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001220:	2303      	movs	r3, #3
 8001222:	e1f9      	b.n	8001618 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001224:	4b53      	ldr	r3, [pc, #332]	@ (8001374 <HAL_RCC_OscConfig+0x504>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800122c:	2b00      	cmp	r3, #0
 800122e:	d1f0      	bne.n	8001212 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	f003 0308 	and.w	r3, r3, #8
 8001238:	2b00      	cmp	r3, #0
 800123a:	d03c      	beq.n	80012b6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	695b      	ldr	r3, [r3, #20]
 8001240:	2b00      	cmp	r3, #0
 8001242:	d01c      	beq.n	800127e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001244:	4b4b      	ldr	r3, [pc, #300]	@ (8001374 <HAL_RCC_OscConfig+0x504>)
 8001246:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800124a:	4a4a      	ldr	r2, [pc, #296]	@ (8001374 <HAL_RCC_OscConfig+0x504>)
 800124c:	f043 0301 	orr.w	r3, r3, #1
 8001250:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001254:	f7ff fb3e 	bl	80008d4 <HAL_GetTick>
 8001258:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800125a:	e008      	b.n	800126e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800125c:	f7ff fb3a 	bl	80008d4 <HAL_GetTick>
 8001260:	4602      	mov	r2, r0
 8001262:	693b      	ldr	r3, [r7, #16]
 8001264:	1ad3      	subs	r3, r2, r3
 8001266:	2b02      	cmp	r3, #2
 8001268:	d901      	bls.n	800126e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800126a:	2303      	movs	r3, #3
 800126c:	e1d4      	b.n	8001618 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800126e:	4b41      	ldr	r3, [pc, #260]	@ (8001374 <HAL_RCC_OscConfig+0x504>)
 8001270:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001274:	f003 0302 	and.w	r3, r3, #2
 8001278:	2b00      	cmp	r3, #0
 800127a:	d0ef      	beq.n	800125c <HAL_RCC_OscConfig+0x3ec>
 800127c:	e01b      	b.n	80012b6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800127e:	4b3d      	ldr	r3, [pc, #244]	@ (8001374 <HAL_RCC_OscConfig+0x504>)
 8001280:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001284:	4a3b      	ldr	r2, [pc, #236]	@ (8001374 <HAL_RCC_OscConfig+0x504>)
 8001286:	f023 0301 	bic.w	r3, r3, #1
 800128a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800128e:	f7ff fb21 	bl	80008d4 <HAL_GetTick>
 8001292:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001294:	e008      	b.n	80012a8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001296:	f7ff fb1d 	bl	80008d4 <HAL_GetTick>
 800129a:	4602      	mov	r2, r0
 800129c:	693b      	ldr	r3, [r7, #16]
 800129e:	1ad3      	subs	r3, r2, r3
 80012a0:	2b02      	cmp	r3, #2
 80012a2:	d901      	bls.n	80012a8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80012a4:	2303      	movs	r3, #3
 80012a6:	e1b7      	b.n	8001618 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80012a8:	4b32      	ldr	r3, [pc, #200]	@ (8001374 <HAL_RCC_OscConfig+0x504>)
 80012aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80012ae:	f003 0302 	and.w	r3, r3, #2
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d1ef      	bne.n	8001296 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	f003 0304 	and.w	r3, r3, #4
 80012be:	2b00      	cmp	r3, #0
 80012c0:	f000 80a6 	beq.w	8001410 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80012c4:	2300      	movs	r3, #0
 80012c6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80012c8:	4b2a      	ldr	r3, [pc, #168]	@ (8001374 <HAL_RCC_OscConfig+0x504>)
 80012ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d10d      	bne.n	80012f0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80012d4:	4b27      	ldr	r3, [pc, #156]	@ (8001374 <HAL_RCC_OscConfig+0x504>)
 80012d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012d8:	4a26      	ldr	r2, [pc, #152]	@ (8001374 <HAL_RCC_OscConfig+0x504>)
 80012da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012de:	6593      	str	r3, [r2, #88]	@ 0x58
 80012e0:	4b24      	ldr	r3, [pc, #144]	@ (8001374 <HAL_RCC_OscConfig+0x504>)
 80012e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012e8:	60bb      	str	r3, [r7, #8]
 80012ea:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80012ec:	2301      	movs	r3, #1
 80012ee:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80012f0:	4b21      	ldr	r3, [pc, #132]	@ (8001378 <HAL_RCC_OscConfig+0x508>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d118      	bne.n	800132e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80012fc:	4b1e      	ldr	r3, [pc, #120]	@ (8001378 <HAL_RCC_OscConfig+0x508>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	4a1d      	ldr	r2, [pc, #116]	@ (8001378 <HAL_RCC_OscConfig+0x508>)
 8001302:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001306:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001308:	f7ff fae4 	bl	80008d4 <HAL_GetTick>
 800130c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800130e:	e008      	b.n	8001322 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001310:	f7ff fae0 	bl	80008d4 <HAL_GetTick>
 8001314:	4602      	mov	r2, r0
 8001316:	693b      	ldr	r3, [r7, #16]
 8001318:	1ad3      	subs	r3, r2, r3
 800131a:	2b02      	cmp	r3, #2
 800131c:	d901      	bls.n	8001322 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800131e:	2303      	movs	r3, #3
 8001320:	e17a      	b.n	8001618 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001322:	4b15      	ldr	r3, [pc, #84]	@ (8001378 <HAL_RCC_OscConfig+0x508>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800132a:	2b00      	cmp	r3, #0
 800132c:	d0f0      	beq.n	8001310 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	689b      	ldr	r3, [r3, #8]
 8001332:	2b01      	cmp	r3, #1
 8001334:	d108      	bne.n	8001348 <HAL_RCC_OscConfig+0x4d8>
 8001336:	4b0f      	ldr	r3, [pc, #60]	@ (8001374 <HAL_RCC_OscConfig+0x504>)
 8001338:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800133c:	4a0d      	ldr	r2, [pc, #52]	@ (8001374 <HAL_RCC_OscConfig+0x504>)
 800133e:	f043 0301 	orr.w	r3, r3, #1
 8001342:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001346:	e029      	b.n	800139c <HAL_RCC_OscConfig+0x52c>
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	689b      	ldr	r3, [r3, #8]
 800134c:	2b05      	cmp	r3, #5
 800134e:	d115      	bne.n	800137c <HAL_RCC_OscConfig+0x50c>
 8001350:	4b08      	ldr	r3, [pc, #32]	@ (8001374 <HAL_RCC_OscConfig+0x504>)
 8001352:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001356:	4a07      	ldr	r2, [pc, #28]	@ (8001374 <HAL_RCC_OscConfig+0x504>)
 8001358:	f043 0304 	orr.w	r3, r3, #4
 800135c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001360:	4b04      	ldr	r3, [pc, #16]	@ (8001374 <HAL_RCC_OscConfig+0x504>)
 8001362:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001366:	4a03      	ldr	r2, [pc, #12]	@ (8001374 <HAL_RCC_OscConfig+0x504>)
 8001368:	f043 0301 	orr.w	r3, r3, #1
 800136c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001370:	e014      	b.n	800139c <HAL_RCC_OscConfig+0x52c>
 8001372:	bf00      	nop
 8001374:	40021000 	.word	0x40021000
 8001378:	40007000 	.word	0x40007000
 800137c:	4b9c      	ldr	r3, [pc, #624]	@ (80015f0 <HAL_RCC_OscConfig+0x780>)
 800137e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001382:	4a9b      	ldr	r2, [pc, #620]	@ (80015f0 <HAL_RCC_OscConfig+0x780>)
 8001384:	f023 0301 	bic.w	r3, r3, #1
 8001388:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800138c:	4b98      	ldr	r3, [pc, #608]	@ (80015f0 <HAL_RCC_OscConfig+0x780>)
 800138e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001392:	4a97      	ldr	r2, [pc, #604]	@ (80015f0 <HAL_RCC_OscConfig+0x780>)
 8001394:	f023 0304 	bic.w	r3, r3, #4
 8001398:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	689b      	ldr	r3, [r3, #8]
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d016      	beq.n	80013d2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013a4:	f7ff fa96 	bl	80008d4 <HAL_GetTick>
 80013a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80013aa:	e00a      	b.n	80013c2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013ac:	f7ff fa92 	bl	80008d4 <HAL_GetTick>
 80013b0:	4602      	mov	r2, r0
 80013b2:	693b      	ldr	r3, [r7, #16]
 80013b4:	1ad3      	subs	r3, r2, r3
 80013b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80013ba:	4293      	cmp	r3, r2
 80013bc:	d901      	bls.n	80013c2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80013be:	2303      	movs	r3, #3
 80013c0:	e12a      	b.n	8001618 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80013c2:	4b8b      	ldr	r3, [pc, #556]	@ (80015f0 <HAL_RCC_OscConfig+0x780>)
 80013c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80013c8:	f003 0302 	and.w	r3, r3, #2
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d0ed      	beq.n	80013ac <HAL_RCC_OscConfig+0x53c>
 80013d0:	e015      	b.n	80013fe <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013d2:	f7ff fa7f 	bl	80008d4 <HAL_GetTick>
 80013d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80013d8:	e00a      	b.n	80013f0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013da:	f7ff fa7b 	bl	80008d4 <HAL_GetTick>
 80013de:	4602      	mov	r2, r0
 80013e0:	693b      	ldr	r3, [r7, #16]
 80013e2:	1ad3      	subs	r3, r2, r3
 80013e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80013e8:	4293      	cmp	r3, r2
 80013ea:	d901      	bls.n	80013f0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80013ec:	2303      	movs	r3, #3
 80013ee:	e113      	b.n	8001618 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80013f0:	4b7f      	ldr	r3, [pc, #508]	@ (80015f0 <HAL_RCC_OscConfig+0x780>)
 80013f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80013f6:	f003 0302 	and.w	r3, r3, #2
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d1ed      	bne.n	80013da <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80013fe:	7ffb      	ldrb	r3, [r7, #31]
 8001400:	2b01      	cmp	r3, #1
 8001402:	d105      	bne.n	8001410 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001404:	4b7a      	ldr	r3, [pc, #488]	@ (80015f0 <HAL_RCC_OscConfig+0x780>)
 8001406:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001408:	4a79      	ldr	r2, [pc, #484]	@ (80015f0 <HAL_RCC_OscConfig+0x780>)
 800140a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800140e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001414:	2b00      	cmp	r3, #0
 8001416:	f000 80fe 	beq.w	8001616 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800141e:	2b02      	cmp	r3, #2
 8001420:	f040 80d0 	bne.w	80015c4 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001424:	4b72      	ldr	r3, [pc, #456]	@ (80015f0 <HAL_RCC_OscConfig+0x780>)
 8001426:	68db      	ldr	r3, [r3, #12]
 8001428:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800142a:	697b      	ldr	r3, [r7, #20]
 800142c:	f003 0203 	and.w	r2, r3, #3
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001434:	429a      	cmp	r2, r3
 8001436:	d130      	bne.n	800149a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001438:	697b      	ldr	r3, [r7, #20]
 800143a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001442:	3b01      	subs	r3, #1
 8001444:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001446:	429a      	cmp	r2, r3
 8001448:	d127      	bne.n	800149a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800144a:	697b      	ldr	r3, [r7, #20]
 800144c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001454:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001456:	429a      	cmp	r2, r3
 8001458:	d11f      	bne.n	800149a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800145a:	697b      	ldr	r3, [r7, #20]
 800145c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001460:	687a      	ldr	r2, [r7, #4]
 8001462:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001464:	2a07      	cmp	r2, #7
 8001466:	bf14      	ite	ne
 8001468:	2201      	movne	r2, #1
 800146a:	2200      	moveq	r2, #0
 800146c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800146e:	4293      	cmp	r3, r2
 8001470:	d113      	bne.n	800149a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001472:	697b      	ldr	r3, [r7, #20]
 8001474:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800147c:	085b      	lsrs	r3, r3, #1
 800147e:	3b01      	subs	r3, #1
 8001480:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001482:	429a      	cmp	r2, r3
 8001484:	d109      	bne.n	800149a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001486:	697b      	ldr	r3, [r7, #20]
 8001488:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001490:	085b      	lsrs	r3, r3, #1
 8001492:	3b01      	subs	r3, #1
 8001494:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001496:	429a      	cmp	r2, r3
 8001498:	d06e      	beq.n	8001578 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800149a:	69bb      	ldr	r3, [r7, #24]
 800149c:	2b0c      	cmp	r3, #12
 800149e:	d069      	beq.n	8001574 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80014a0:	4b53      	ldr	r3, [pc, #332]	@ (80015f0 <HAL_RCC_OscConfig+0x780>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d105      	bne.n	80014b8 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80014ac:	4b50      	ldr	r3, [pc, #320]	@ (80015f0 <HAL_RCC_OscConfig+0x780>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d001      	beq.n	80014bc <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80014b8:	2301      	movs	r3, #1
 80014ba:	e0ad      	b.n	8001618 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80014bc:	4b4c      	ldr	r3, [pc, #304]	@ (80015f0 <HAL_RCC_OscConfig+0x780>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	4a4b      	ldr	r2, [pc, #300]	@ (80015f0 <HAL_RCC_OscConfig+0x780>)
 80014c2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80014c6:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80014c8:	f7ff fa04 	bl	80008d4 <HAL_GetTick>
 80014cc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80014ce:	e008      	b.n	80014e2 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014d0:	f7ff fa00 	bl	80008d4 <HAL_GetTick>
 80014d4:	4602      	mov	r2, r0
 80014d6:	693b      	ldr	r3, [r7, #16]
 80014d8:	1ad3      	subs	r3, r2, r3
 80014da:	2b02      	cmp	r3, #2
 80014dc:	d901      	bls.n	80014e2 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80014de:	2303      	movs	r3, #3
 80014e0:	e09a      	b.n	8001618 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80014e2:	4b43      	ldr	r3, [pc, #268]	@ (80015f0 <HAL_RCC_OscConfig+0x780>)
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d1f0      	bne.n	80014d0 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80014ee:	4b40      	ldr	r3, [pc, #256]	@ (80015f0 <HAL_RCC_OscConfig+0x780>)
 80014f0:	68da      	ldr	r2, [r3, #12]
 80014f2:	4b40      	ldr	r3, [pc, #256]	@ (80015f4 <HAL_RCC_OscConfig+0x784>)
 80014f4:	4013      	ands	r3, r2
 80014f6:	687a      	ldr	r2, [r7, #4]
 80014f8:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80014fa:	687a      	ldr	r2, [r7, #4]
 80014fc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80014fe:	3a01      	subs	r2, #1
 8001500:	0112      	lsls	r2, r2, #4
 8001502:	4311      	orrs	r1, r2
 8001504:	687a      	ldr	r2, [r7, #4]
 8001506:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001508:	0212      	lsls	r2, r2, #8
 800150a:	4311      	orrs	r1, r2
 800150c:	687a      	ldr	r2, [r7, #4]
 800150e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001510:	0852      	lsrs	r2, r2, #1
 8001512:	3a01      	subs	r2, #1
 8001514:	0552      	lsls	r2, r2, #21
 8001516:	4311      	orrs	r1, r2
 8001518:	687a      	ldr	r2, [r7, #4]
 800151a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800151c:	0852      	lsrs	r2, r2, #1
 800151e:	3a01      	subs	r2, #1
 8001520:	0652      	lsls	r2, r2, #25
 8001522:	4311      	orrs	r1, r2
 8001524:	687a      	ldr	r2, [r7, #4]
 8001526:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001528:	0912      	lsrs	r2, r2, #4
 800152a:	0452      	lsls	r2, r2, #17
 800152c:	430a      	orrs	r2, r1
 800152e:	4930      	ldr	r1, [pc, #192]	@ (80015f0 <HAL_RCC_OscConfig+0x780>)
 8001530:	4313      	orrs	r3, r2
 8001532:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001534:	4b2e      	ldr	r3, [pc, #184]	@ (80015f0 <HAL_RCC_OscConfig+0x780>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	4a2d      	ldr	r2, [pc, #180]	@ (80015f0 <HAL_RCC_OscConfig+0x780>)
 800153a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800153e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001540:	4b2b      	ldr	r3, [pc, #172]	@ (80015f0 <HAL_RCC_OscConfig+0x780>)
 8001542:	68db      	ldr	r3, [r3, #12]
 8001544:	4a2a      	ldr	r2, [pc, #168]	@ (80015f0 <HAL_RCC_OscConfig+0x780>)
 8001546:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800154a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800154c:	f7ff f9c2 	bl	80008d4 <HAL_GetTick>
 8001550:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001552:	e008      	b.n	8001566 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001554:	f7ff f9be 	bl	80008d4 <HAL_GetTick>
 8001558:	4602      	mov	r2, r0
 800155a:	693b      	ldr	r3, [r7, #16]
 800155c:	1ad3      	subs	r3, r2, r3
 800155e:	2b02      	cmp	r3, #2
 8001560:	d901      	bls.n	8001566 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8001562:	2303      	movs	r3, #3
 8001564:	e058      	b.n	8001618 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001566:	4b22      	ldr	r3, [pc, #136]	@ (80015f0 <HAL_RCC_OscConfig+0x780>)
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800156e:	2b00      	cmp	r3, #0
 8001570:	d0f0      	beq.n	8001554 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001572:	e050      	b.n	8001616 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001574:	2301      	movs	r3, #1
 8001576:	e04f      	b.n	8001618 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001578:	4b1d      	ldr	r3, [pc, #116]	@ (80015f0 <HAL_RCC_OscConfig+0x780>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001580:	2b00      	cmp	r3, #0
 8001582:	d148      	bne.n	8001616 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001584:	4b1a      	ldr	r3, [pc, #104]	@ (80015f0 <HAL_RCC_OscConfig+0x780>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	4a19      	ldr	r2, [pc, #100]	@ (80015f0 <HAL_RCC_OscConfig+0x780>)
 800158a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800158e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001590:	4b17      	ldr	r3, [pc, #92]	@ (80015f0 <HAL_RCC_OscConfig+0x780>)
 8001592:	68db      	ldr	r3, [r3, #12]
 8001594:	4a16      	ldr	r2, [pc, #88]	@ (80015f0 <HAL_RCC_OscConfig+0x780>)
 8001596:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800159a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800159c:	f7ff f99a 	bl	80008d4 <HAL_GetTick>
 80015a0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80015a2:	e008      	b.n	80015b6 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015a4:	f7ff f996 	bl	80008d4 <HAL_GetTick>
 80015a8:	4602      	mov	r2, r0
 80015aa:	693b      	ldr	r3, [r7, #16]
 80015ac:	1ad3      	subs	r3, r2, r3
 80015ae:	2b02      	cmp	r3, #2
 80015b0:	d901      	bls.n	80015b6 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80015b2:	2303      	movs	r3, #3
 80015b4:	e030      	b.n	8001618 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80015b6:	4b0e      	ldr	r3, [pc, #56]	@ (80015f0 <HAL_RCC_OscConfig+0x780>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d0f0      	beq.n	80015a4 <HAL_RCC_OscConfig+0x734>
 80015c2:	e028      	b.n	8001616 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80015c4:	69bb      	ldr	r3, [r7, #24]
 80015c6:	2b0c      	cmp	r3, #12
 80015c8:	d023      	beq.n	8001612 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015ca:	4b09      	ldr	r3, [pc, #36]	@ (80015f0 <HAL_RCC_OscConfig+0x780>)
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	4a08      	ldr	r2, [pc, #32]	@ (80015f0 <HAL_RCC_OscConfig+0x780>)
 80015d0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80015d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015d6:	f7ff f97d 	bl	80008d4 <HAL_GetTick>
 80015da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80015dc:	e00c      	b.n	80015f8 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015de:	f7ff f979 	bl	80008d4 <HAL_GetTick>
 80015e2:	4602      	mov	r2, r0
 80015e4:	693b      	ldr	r3, [r7, #16]
 80015e6:	1ad3      	subs	r3, r2, r3
 80015e8:	2b02      	cmp	r3, #2
 80015ea:	d905      	bls.n	80015f8 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80015ec:	2303      	movs	r3, #3
 80015ee:	e013      	b.n	8001618 <HAL_RCC_OscConfig+0x7a8>
 80015f0:	40021000 	.word	0x40021000
 80015f4:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80015f8:	4b09      	ldr	r3, [pc, #36]	@ (8001620 <HAL_RCC_OscConfig+0x7b0>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001600:	2b00      	cmp	r3, #0
 8001602:	d1ec      	bne.n	80015de <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001604:	4b06      	ldr	r3, [pc, #24]	@ (8001620 <HAL_RCC_OscConfig+0x7b0>)
 8001606:	68da      	ldr	r2, [r3, #12]
 8001608:	4905      	ldr	r1, [pc, #20]	@ (8001620 <HAL_RCC_OscConfig+0x7b0>)
 800160a:	4b06      	ldr	r3, [pc, #24]	@ (8001624 <HAL_RCC_OscConfig+0x7b4>)
 800160c:	4013      	ands	r3, r2
 800160e:	60cb      	str	r3, [r1, #12]
 8001610:	e001      	b.n	8001616 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001612:	2301      	movs	r3, #1
 8001614:	e000      	b.n	8001618 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8001616:	2300      	movs	r3, #0
}
 8001618:	4618      	mov	r0, r3
 800161a:	3720      	adds	r7, #32
 800161c:	46bd      	mov	sp, r7
 800161e:	bd80      	pop	{r7, pc}
 8001620:	40021000 	.word	0x40021000
 8001624:	feeefffc 	.word	0xfeeefffc

08001628 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b084      	sub	sp, #16
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
 8001630:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d101      	bne.n	800163c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001638:	2301      	movs	r3, #1
 800163a:	e0e7      	b.n	800180c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800163c:	4b75      	ldr	r3, [pc, #468]	@ (8001814 <HAL_RCC_ClockConfig+0x1ec>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	f003 0307 	and.w	r3, r3, #7
 8001644:	683a      	ldr	r2, [r7, #0]
 8001646:	429a      	cmp	r2, r3
 8001648:	d910      	bls.n	800166c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800164a:	4b72      	ldr	r3, [pc, #456]	@ (8001814 <HAL_RCC_ClockConfig+0x1ec>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	f023 0207 	bic.w	r2, r3, #7
 8001652:	4970      	ldr	r1, [pc, #448]	@ (8001814 <HAL_RCC_ClockConfig+0x1ec>)
 8001654:	683b      	ldr	r3, [r7, #0]
 8001656:	4313      	orrs	r3, r2
 8001658:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800165a:	4b6e      	ldr	r3, [pc, #440]	@ (8001814 <HAL_RCC_ClockConfig+0x1ec>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	f003 0307 	and.w	r3, r3, #7
 8001662:	683a      	ldr	r2, [r7, #0]
 8001664:	429a      	cmp	r2, r3
 8001666:	d001      	beq.n	800166c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001668:	2301      	movs	r3, #1
 800166a:	e0cf      	b.n	800180c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	f003 0302 	and.w	r3, r3, #2
 8001674:	2b00      	cmp	r3, #0
 8001676:	d010      	beq.n	800169a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	689a      	ldr	r2, [r3, #8]
 800167c:	4b66      	ldr	r3, [pc, #408]	@ (8001818 <HAL_RCC_ClockConfig+0x1f0>)
 800167e:	689b      	ldr	r3, [r3, #8]
 8001680:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001684:	429a      	cmp	r2, r3
 8001686:	d908      	bls.n	800169a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001688:	4b63      	ldr	r3, [pc, #396]	@ (8001818 <HAL_RCC_ClockConfig+0x1f0>)
 800168a:	689b      	ldr	r3, [r3, #8]
 800168c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	689b      	ldr	r3, [r3, #8]
 8001694:	4960      	ldr	r1, [pc, #384]	@ (8001818 <HAL_RCC_ClockConfig+0x1f0>)
 8001696:	4313      	orrs	r3, r2
 8001698:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	f003 0301 	and.w	r3, r3, #1
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d04c      	beq.n	8001740 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	685b      	ldr	r3, [r3, #4]
 80016aa:	2b03      	cmp	r3, #3
 80016ac:	d107      	bne.n	80016be <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80016ae:	4b5a      	ldr	r3, [pc, #360]	@ (8001818 <HAL_RCC_ClockConfig+0x1f0>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d121      	bne.n	80016fe <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80016ba:	2301      	movs	r3, #1
 80016bc:	e0a6      	b.n	800180c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	685b      	ldr	r3, [r3, #4]
 80016c2:	2b02      	cmp	r3, #2
 80016c4:	d107      	bne.n	80016d6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80016c6:	4b54      	ldr	r3, [pc, #336]	@ (8001818 <HAL_RCC_ClockConfig+0x1f0>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d115      	bne.n	80016fe <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80016d2:	2301      	movs	r3, #1
 80016d4:	e09a      	b.n	800180c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	685b      	ldr	r3, [r3, #4]
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d107      	bne.n	80016ee <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80016de:	4b4e      	ldr	r3, [pc, #312]	@ (8001818 <HAL_RCC_ClockConfig+0x1f0>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	f003 0302 	and.w	r3, r3, #2
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d109      	bne.n	80016fe <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80016ea:	2301      	movs	r3, #1
 80016ec:	e08e      	b.n	800180c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80016ee:	4b4a      	ldr	r3, [pc, #296]	@ (8001818 <HAL_RCC_ClockConfig+0x1f0>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d101      	bne.n	80016fe <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80016fa:	2301      	movs	r3, #1
 80016fc:	e086      	b.n	800180c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80016fe:	4b46      	ldr	r3, [pc, #280]	@ (8001818 <HAL_RCC_ClockConfig+0x1f0>)
 8001700:	689b      	ldr	r3, [r3, #8]
 8001702:	f023 0203 	bic.w	r2, r3, #3
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	685b      	ldr	r3, [r3, #4]
 800170a:	4943      	ldr	r1, [pc, #268]	@ (8001818 <HAL_RCC_ClockConfig+0x1f0>)
 800170c:	4313      	orrs	r3, r2
 800170e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001710:	f7ff f8e0 	bl	80008d4 <HAL_GetTick>
 8001714:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001716:	e00a      	b.n	800172e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001718:	f7ff f8dc 	bl	80008d4 <HAL_GetTick>
 800171c:	4602      	mov	r2, r0
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	1ad3      	subs	r3, r2, r3
 8001722:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001726:	4293      	cmp	r3, r2
 8001728:	d901      	bls.n	800172e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800172a:	2303      	movs	r3, #3
 800172c:	e06e      	b.n	800180c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800172e:	4b3a      	ldr	r3, [pc, #232]	@ (8001818 <HAL_RCC_ClockConfig+0x1f0>)
 8001730:	689b      	ldr	r3, [r3, #8]
 8001732:	f003 020c 	and.w	r2, r3, #12
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	685b      	ldr	r3, [r3, #4]
 800173a:	009b      	lsls	r3, r3, #2
 800173c:	429a      	cmp	r2, r3
 800173e:	d1eb      	bne.n	8001718 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	f003 0302 	and.w	r3, r3, #2
 8001748:	2b00      	cmp	r3, #0
 800174a:	d010      	beq.n	800176e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	689a      	ldr	r2, [r3, #8]
 8001750:	4b31      	ldr	r3, [pc, #196]	@ (8001818 <HAL_RCC_ClockConfig+0x1f0>)
 8001752:	689b      	ldr	r3, [r3, #8]
 8001754:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001758:	429a      	cmp	r2, r3
 800175a:	d208      	bcs.n	800176e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800175c:	4b2e      	ldr	r3, [pc, #184]	@ (8001818 <HAL_RCC_ClockConfig+0x1f0>)
 800175e:	689b      	ldr	r3, [r3, #8]
 8001760:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	689b      	ldr	r3, [r3, #8]
 8001768:	492b      	ldr	r1, [pc, #172]	@ (8001818 <HAL_RCC_ClockConfig+0x1f0>)
 800176a:	4313      	orrs	r3, r2
 800176c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800176e:	4b29      	ldr	r3, [pc, #164]	@ (8001814 <HAL_RCC_ClockConfig+0x1ec>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	f003 0307 	and.w	r3, r3, #7
 8001776:	683a      	ldr	r2, [r7, #0]
 8001778:	429a      	cmp	r2, r3
 800177a:	d210      	bcs.n	800179e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800177c:	4b25      	ldr	r3, [pc, #148]	@ (8001814 <HAL_RCC_ClockConfig+0x1ec>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	f023 0207 	bic.w	r2, r3, #7
 8001784:	4923      	ldr	r1, [pc, #140]	@ (8001814 <HAL_RCC_ClockConfig+0x1ec>)
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	4313      	orrs	r3, r2
 800178a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800178c:	4b21      	ldr	r3, [pc, #132]	@ (8001814 <HAL_RCC_ClockConfig+0x1ec>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	f003 0307 	and.w	r3, r3, #7
 8001794:	683a      	ldr	r2, [r7, #0]
 8001796:	429a      	cmp	r2, r3
 8001798:	d001      	beq.n	800179e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800179a:	2301      	movs	r3, #1
 800179c:	e036      	b.n	800180c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	f003 0304 	and.w	r3, r3, #4
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d008      	beq.n	80017bc <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80017aa:	4b1b      	ldr	r3, [pc, #108]	@ (8001818 <HAL_RCC_ClockConfig+0x1f0>)
 80017ac:	689b      	ldr	r3, [r3, #8]
 80017ae:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	68db      	ldr	r3, [r3, #12]
 80017b6:	4918      	ldr	r1, [pc, #96]	@ (8001818 <HAL_RCC_ClockConfig+0x1f0>)
 80017b8:	4313      	orrs	r3, r2
 80017ba:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	f003 0308 	and.w	r3, r3, #8
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d009      	beq.n	80017dc <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80017c8:	4b13      	ldr	r3, [pc, #76]	@ (8001818 <HAL_RCC_ClockConfig+0x1f0>)
 80017ca:	689b      	ldr	r3, [r3, #8]
 80017cc:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	691b      	ldr	r3, [r3, #16]
 80017d4:	00db      	lsls	r3, r3, #3
 80017d6:	4910      	ldr	r1, [pc, #64]	@ (8001818 <HAL_RCC_ClockConfig+0x1f0>)
 80017d8:	4313      	orrs	r3, r2
 80017da:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80017dc:	f000 f824 	bl	8001828 <HAL_RCC_GetSysClockFreq>
 80017e0:	4602      	mov	r2, r0
 80017e2:	4b0d      	ldr	r3, [pc, #52]	@ (8001818 <HAL_RCC_ClockConfig+0x1f0>)
 80017e4:	689b      	ldr	r3, [r3, #8]
 80017e6:	091b      	lsrs	r3, r3, #4
 80017e8:	f003 030f 	and.w	r3, r3, #15
 80017ec:	490b      	ldr	r1, [pc, #44]	@ (800181c <HAL_RCC_ClockConfig+0x1f4>)
 80017ee:	5ccb      	ldrb	r3, [r1, r3]
 80017f0:	f003 031f 	and.w	r3, r3, #31
 80017f4:	fa22 f303 	lsr.w	r3, r2, r3
 80017f8:	4a09      	ldr	r2, [pc, #36]	@ (8001820 <HAL_RCC_ClockConfig+0x1f8>)
 80017fa:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80017fc:	4b09      	ldr	r3, [pc, #36]	@ (8001824 <HAL_RCC_ClockConfig+0x1fc>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	4618      	mov	r0, r3
 8001802:	f7ff f817 	bl	8000834 <HAL_InitTick>
 8001806:	4603      	mov	r3, r0
 8001808:	72fb      	strb	r3, [r7, #11]

  return status;
 800180a:	7afb      	ldrb	r3, [r7, #11]
}
 800180c:	4618      	mov	r0, r3
 800180e:	3710      	adds	r7, #16
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}
 8001814:	40022000 	.word	0x40022000
 8001818:	40021000 	.word	0x40021000
 800181c:	08002654 	.word	0x08002654
 8001820:	20000000 	.word	0x20000000
 8001824:	20000004 	.word	0x20000004

08001828 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001828:	b480      	push	{r7}
 800182a:	b089      	sub	sp, #36	@ 0x24
 800182c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800182e:	2300      	movs	r3, #0
 8001830:	61fb      	str	r3, [r7, #28]
 8001832:	2300      	movs	r3, #0
 8001834:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001836:	4b3e      	ldr	r3, [pc, #248]	@ (8001930 <HAL_RCC_GetSysClockFreq+0x108>)
 8001838:	689b      	ldr	r3, [r3, #8]
 800183a:	f003 030c 	and.w	r3, r3, #12
 800183e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001840:	4b3b      	ldr	r3, [pc, #236]	@ (8001930 <HAL_RCC_GetSysClockFreq+0x108>)
 8001842:	68db      	ldr	r3, [r3, #12]
 8001844:	f003 0303 	and.w	r3, r3, #3
 8001848:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800184a:	693b      	ldr	r3, [r7, #16]
 800184c:	2b00      	cmp	r3, #0
 800184e:	d005      	beq.n	800185c <HAL_RCC_GetSysClockFreq+0x34>
 8001850:	693b      	ldr	r3, [r7, #16]
 8001852:	2b0c      	cmp	r3, #12
 8001854:	d121      	bne.n	800189a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	2b01      	cmp	r3, #1
 800185a:	d11e      	bne.n	800189a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800185c:	4b34      	ldr	r3, [pc, #208]	@ (8001930 <HAL_RCC_GetSysClockFreq+0x108>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	f003 0308 	and.w	r3, r3, #8
 8001864:	2b00      	cmp	r3, #0
 8001866:	d107      	bne.n	8001878 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001868:	4b31      	ldr	r3, [pc, #196]	@ (8001930 <HAL_RCC_GetSysClockFreq+0x108>)
 800186a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800186e:	0a1b      	lsrs	r3, r3, #8
 8001870:	f003 030f 	and.w	r3, r3, #15
 8001874:	61fb      	str	r3, [r7, #28]
 8001876:	e005      	b.n	8001884 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001878:	4b2d      	ldr	r3, [pc, #180]	@ (8001930 <HAL_RCC_GetSysClockFreq+0x108>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	091b      	lsrs	r3, r3, #4
 800187e:	f003 030f 	and.w	r3, r3, #15
 8001882:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001884:	4a2b      	ldr	r2, [pc, #172]	@ (8001934 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001886:	69fb      	ldr	r3, [r7, #28]
 8001888:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800188c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800188e:	693b      	ldr	r3, [r7, #16]
 8001890:	2b00      	cmp	r3, #0
 8001892:	d10d      	bne.n	80018b0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001894:	69fb      	ldr	r3, [r7, #28]
 8001896:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001898:	e00a      	b.n	80018b0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800189a:	693b      	ldr	r3, [r7, #16]
 800189c:	2b04      	cmp	r3, #4
 800189e:	d102      	bne.n	80018a6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80018a0:	4b25      	ldr	r3, [pc, #148]	@ (8001938 <HAL_RCC_GetSysClockFreq+0x110>)
 80018a2:	61bb      	str	r3, [r7, #24]
 80018a4:	e004      	b.n	80018b0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80018a6:	693b      	ldr	r3, [r7, #16]
 80018a8:	2b08      	cmp	r3, #8
 80018aa:	d101      	bne.n	80018b0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80018ac:	4b23      	ldr	r3, [pc, #140]	@ (800193c <HAL_RCC_GetSysClockFreq+0x114>)
 80018ae:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80018b0:	693b      	ldr	r3, [r7, #16]
 80018b2:	2b0c      	cmp	r3, #12
 80018b4:	d134      	bne.n	8001920 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80018b6:	4b1e      	ldr	r3, [pc, #120]	@ (8001930 <HAL_RCC_GetSysClockFreq+0x108>)
 80018b8:	68db      	ldr	r3, [r3, #12]
 80018ba:	f003 0303 	and.w	r3, r3, #3
 80018be:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80018c0:	68bb      	ldr	r3, [r7, #8]
 80018c2:	2b02      	cmp	r3, #2
 80018c4:	d003      	beq.n	80018ce <HAL_RCC_GetSysClockFreq+0xa6>
 80018c6:	68bb      	ldr	r3, [r7, #8]
 80018c8:	2b03      	cmp	r3, #3
 80018ca:	d003      	beq.n	80018d4 <HAL_RCC_GetSysClockFreq+0xac>
 80018cc:	e005      	b.n	80018da <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80018ce:	4b1a      	ldr	r3, [pc, #104]	@ (8001938 <HAL_RCC_GetSysClockFreq+0x110>)
 80018d0:	617b      	str	r3, [r7, #20]
      break;
 80018d2:	e005      	b.n	80018e0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80018d4:	4b19      	ldr	r3, [pc, #100]	@ (800193c <HAL_RCC_GetSysClockFreq+0x114>)
 80018d6:	617b      	str	r3, [r7, #20]
      break;
 80018d8:	e002      	b.n	80018e0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80018da:	69fb      	ldr	r3, [r7, #28]
 80018dc:	617b      	str	r3, [r7, #20]
      break;
 80018de:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80018e0:	4b13      	ldr	r3, [pc, #76]	@ (8001930 <HAL_RCC_GetSysClockFreq+0x108>)
 80018e2:	68db      	ldr	r3, [r3, #12]
 80018e4:	091b      	lsrs	r3, r3, #4
 80018e6:	f003 0307 	and.w	r3, r3, #7
 80018ea:	3301      	adds	r3, #1
 80018ec:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80018ee:	4b10      	ldr	r3, [pc, #64]	@ (8001930 <HAL_RCC_GetSysClockFreq+0x108>)
 80018f0:	68db      	ldr	r3, [r3, #12]
 80018f2:	0a1b      	lsrs	r3, r3, #8
 80018f4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80018f8:	697a      	ldr	r2, [r7, #20]
 80018fa:	fb03 f202 	mul.w	r2, r3, r2
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	fbb2 f3f3 	udiv	r3, r2, r3
 8001904:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001906:	4b0a      	ldr	r3, [pc, #40]	@ (8001930 <HAL_RCC_GetSysClockFreq+0x108>)
 8001908:	68db      	ldr	r3, [r3, #12]
 800190a:	0e5b      	lsrs	r3, r3, #25
 800190c:	f003 0303 	and.w	r3, r3, #3
 8001910:	3301      	adds	r3, #1
 8001912:	005b      	lsls	r3, r3, #1
 8001914:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001916:	697a      	ldr	r2, [r7, #20]
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	fbb2 f3f3 	udiv	r3, r2, r3
 800191e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001920:	69bb      	ldr	r3, [r7, #24]
}
 8001922:	4618      	mov	r0, r3
 8001924:	3724      	adds	r7, #36	@ 0x24
 8001926:	46bd      	mov	sp, r7
 8001928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192c:	4770      	bx	lr
 800192e:	bf00      	nop
 8001930:	40021000 	.word	0x40021000
 8001934:	0800266c 	.word	0x0800266c
 8001938:	00f42400 	.word	0x00f42400
 800193c:	007a1200 	.word	0x007a1200

08001940 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001940:	b480      	push	{r7}
 8001942:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001944:	4b03      	ldr	r3, [pc, #12]	@ (8001954 <HAL_RCC_GetHCLKFreq+0x14>)
 8001946:	681b      	ldr	r3, [r3, #0]
}
 8001948:	4618      	mov	r0, r3
 800194a:	46bd      	mov	sp, r7
 800194c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001950:	4770      	bx	lr
 8001952:	bf00      	nop
 8001954:	20000000 	.word	0x20000000

08001958 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800195c:	f7ff fff0 	bl	8001940 <HAL_RCC_GetHCLKFreq>
 8001960:	4602      	mov	r2, r0
 8001962:	4b06      	ldr	r3, [pc, #24]	@ (800197c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001964:	689b      	ldr	r3, [r3, #8]
 8001966:	0a1b      	lsrs	r3, r3, #8
 8001968:	f003 0307 	and.w	r3, r3, #7
 800196c:	4904      	ldr	r1, [pc, #16]	@ (8001980 <HAL_RCC_GetPCLK1Freq+0x28>)
 800196e:	5ccb      	ldrb	r3, [r1, r3]
 8001970:	f003 031f 	and.w	r3, r3, #31
 8001974:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001978:	4618      	mov	r0, r3
 800197a:	bd80      	pop	{r7, pc}
 800197c:	40021000 	.word	0x40021000
 8001980:	08002664 	.word	0x08002664

08001984 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001988:	f7ff ffda 	bl	8001940 <HAL_RCC_GetHCLKFreq>
 800198c:	4602      	mov	r2, r0
 800198e:	4b06      	ldr	r3, [pc, #24]	@ (80019a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001990:	689b      	ldr	r3, [r3, #8]
 8001992:	0adb      	lsrs	r3, r3, #11
 8001994:	f003 0307 	and.w	r3, r3, #7
 8001998:	4904      	ldr	r1, [pc, #16]	@ (80019ac <HAL_RCC_GetPCLK2Freq+0x28>)
 800199a:	5ccb      	ldrb	r3, [r1, r3]
 800199c:	f003 031f 	and.w	r3, r3, #31
 80019a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80019a4:	4618      	mov	r0, r3
 80019a6:	bd80      	pop	{r7, pc}
 80019a8:	40021000 	.word	0x40021000
 80019ac:	08002664 	.word	0x08002664

080019b0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b086      	sub	sp, #24
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80019b8:	2300      	movs	r3, #0
 80019ba:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80019bc:	4b2a      	ldr	r3, [pc, #168]	@ (8001a68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80019be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d003      	beq.n	80019d0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80019c8:	f7ff fa44 	bl	8000e54 <HAL_PWREx_GetVoltageRange>
 80019cc:	6178      	str	r0, [r7, #20]
 80019ce:	e014      	b.n	80019fa <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80019d0:	4b25      	ldr	r3, [pc, #148]	@ (8001a68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80019d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019d4:	4a24      	ldr	r2, [pc, #144]	@ (8001a68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80019d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019da:	6593      	str	r3, [r2, #88]	@ 0x58
 80019dc:	4b22      	ldr	r3, [pc, #136]	@ (8001a68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80019de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019e4:	60fb      	str	r3, [r7, #12]
 80019e6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80019e8:	f7ff fa34 	bl	8000e54 <HAL_PWREx_GetVoltageRange>
 80019ec:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80019ee:	4b1e      	ldr	r3, [pc, #120]	@ (8001a68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80019f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019f2:	4a1d      	ldr	r2, [pc, #116]	@ (8001a68 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80019f4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80019f8:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80019fa:	697b      	ldr	r3, [r7, #20]
 80019fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001a00:	d10b      	bne.n	8001a1a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	2b80      	cmp	r3, #128	@ 0x80
 8001a06:	d919      	bls.n	8001a3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	2ba0      	cmp	r3, #160	@ 0xa0
 8001a0c:	d902      	bls.n	8001a14 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001a0e:	2302      	movs	r3, #2
 8001a10:	613b      	str	r3, [r7, #16]
 8001a12:	e013      	b.n	8001a3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001a14:	2301      	movs	r3, #1
 8001a16:	613b      	str	r3, [r7, #16]
 8001a18:	e010      	b.n	8001a3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	2b80      	cmp	r3, #128	@ 0x80
 8001a1e:	d902      	bls.n	8001a26 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001a20:	2303      	movs	r3, #3
 8001a22:	613b      	str	r3, [r7, #16]
 8001a24:	e00a      	b.n	8001a3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	2b80      	cmp	r3, #128	@ 0x80
 8001a2a:	d102      	bne.n	8001a32 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001a2c:	2302      	movs	r3, #2
 8001a2e:	613b      	str	r3, [r7, #16]
 8001a30:	e004      	b.n	8001a3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	2b70      	cmp	r3, #112	@ 0x70
 8001a36:	d101      	bne.n	8001a3c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001a38:	2301      	movs	r3, #1
 8001a3a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001a3c:	4b0b      	ldr	r3, [pc, #44]	@ (8001a6c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f023 0207 	bic.w	r2, r3, #7
 8001a44:	4909      	ldr	r1, [pc, #36]	@ (8001a6c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001a46:	693b      	ldr	r3, [r7, #16]
 8001a48:	4313      	orrs	r3, r2
 8001a4a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001a4c:	4b07      	ldr	r3, [pc, #28]	@ (8001a6c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f003 0307 	and.w	r3, r3, #7
 8001a54:	693a      	ldr	r2, [r7, #16]
 8001a56:	429a      	cmp	r2, r3
 8001a58:	d001      	beq.n	8001a5e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001a5a:	2301      	movs	r3, #1
 8001a5c:	e000      	b.n	8001a60 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001a5e:	2300      	movs	r3, #0
}
 8001a60:	4618      	mov	r0, r3
 8001a62:	3718      	adds	r7, #24
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bd80      	pop	{r7, pc}
 8001a68:	40021000 	.word	0x40021000
 8001a6c:	40022000 	.word	0x40022000

08001a70 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b082      	sub	sp, #8
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d101      	bne.n	8001a82 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001a7e:	2301      	movs	r3, #1
 8001a80:	e040      	b.n	8001b04 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d106      	bne.n	8001a98 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001a92:	6878      	ldr	r0, [r7, #4]
 8001a94:	f7fe fe00 	bl	8000698 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	2224      	movs	r2, #36	@ 0x24
 8001a9c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	681a      	ldr	r2, [r3, #0]
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f022 0201 	bic.w	r2, r2, #1
 8001aac:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d002      	beq.n	8001abc <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8001ab6:	6878      	ldr	r0, [r7, #4]
 8001ab8:	f000 fb6a 	bl	8002190 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001abc:	6878      	ldr	r0, [r7, #4]
 8001abe:	f000 f8af 	bl	8001c20 <UART_SetConfig>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	2b01      	cmp	r3, #1
 8001ac6:	d101      	bne.n	8001acc <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8001ac8:	2301      	movs	r3, #1
 8001aca:	e01b      	b.n	8001b04 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	685a      	ldr	r2, [r3, #4]
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001ada:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	689a      	ldr	r2, [r3, #8]
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001aea:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	681a      	ldr	r2, [r3, #0]
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f042 0201 	orr.w	r2, r2, #1
 8001afa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001afc:	6878      	ldr	r0, [r7, #4]
 8001afe:	f000 fbe9 	bl	80022d4 <UART_CheckIdleState>
 8001b02:	4603      	mov	r3, r0
}
 8001b04:	4618      	mov	r0, r3
 8001b06:	3708      	adds	r7, #8
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bd80      	pop	{r7, pc}

08001b0c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b08a      	sub	sp, #40	@ 0x28
 8001b10:	af02      	add	r7, sp, #8
 8001b12:	60f8      	str	r0, [r7, #12]
 8001b14:	60b9      	str	r1, [r7, #8]
 8001b16:	603b      	str	r3, [r7, #0]
 8001b18:	4613      	mov	r3, r2
 8001b1a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001b20:	2b20      	cmp	r3, #32
 8001b22:	d177      	bne.n	8001c14 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8001b24:	68bb      	ldr	r3, [r7, #8]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d002      	beq.n	8001b30 <HAL_UART_Transmit+0x24>
 8001b2a:	88fb      	ldrh	r3, [r7, #6]
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d101      	bne.n	8001b34 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8001b30:	2301      	movs	r3, #1
 8001b32:	e070      	b.n	8001c16 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	2200      	movs	r2, #0
 8001b38:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	2221      	movs	r2, #33	@ 0x21
 8001b40:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001b42:	f7fe fec7 	bl	80008d4 <HAL_GetTick>
 8001b46:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	88fa      	ldrh	r2, [r7, #6]
 8001b4c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	88fa      	ldrh	r2, [r7, #6]
 8001b54:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	689b      	ldr	r3, [r3, #8]
 8001b5c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001b60:	d108      	bne.n	8001b74 <HAL_UART_Transmit+0x68>
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	691b      	ldr	r3, [r3, #16]
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d104      	bne.n	8001b74 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001b6e:	68bb      	ldr	r3, [r7, #8]
 8001b70:	61bb      	str	r3, [r7, #24]
 8001b72:	e003      	b.n	8001b7c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8001b74:	68bb      	ldr	r3, [r7, #8]
 8001b76:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001b7c:	e02f      	b.n	8001bde <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	9300      	str	r3, [sp, #0]
 8001b82:	697b      	ldr	r3, [r7, #20]
 8001b84:	2200      	movs	r2, #0
 8001b86:	2180      	movs	r1, #128	@ 0x80
 8001b88:	68f8      	ldr	r0, [r7, #12]
 8001b8a:	f000 fc4b 	bl	8002424 <UART_WaitOnFlagUntilTimeout>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d004      	beq.n	8001b9e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	2220      	movs	r2, #32
 8001b98:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8001b9a:	2303      	movs	r3, #3
 8001b9c:	e03b      	b.n	8001c16 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8001b9e:	69fb      	ldr	r3, [r7, #28]
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d10b      	bne.n	8001bbc <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001ba4:	69bb      	ldr	r3, [r7, #24]
 8001ba6:	881a      	ldrh	r2, [r3, #0]
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001bb0:	b292      	uxth	r2, r2
 8001bb2:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8001bb4:	69bb      	ldr	r3, [r7, #24]
 8001bb6:	3302      	adds	r3, #2
 8001bb8:	61bb      	str	r3, [r7, #24]
 8001bba:	e007      	b.n	8001bcc <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8001bbc:	69fb      	ldr	r3, [r7, #28]
 8001bbe:	781a      	ldrb	r2, [r3, #0]
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8001bc6:	69fb      	ldr	r3, [r7, #28]
 8001bc8:	3301      	adds	r3, #1
 8001bca:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8001bd2:	b29b      	uxth	r3, r3
 8001bd4:	3b01      	subs	r3, #1
 8001bd6:	b29a      	uxth	r2, r3
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8001be4:	b29b      	uxth	r3, r3
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d1c9      	bne.n	8001b7e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	9300      	str	r3, [sp, #0]
 8001bee:	697b      	ldr	r3, [r7, #20]
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	2140      	movs	r1, #64	@ 0x40
 8001bf4:	68f8      	ldr	r0, [r7, #12]
 8001bf6:	f000 fc15 	bl	8002424 <UART_WaitOnFlagUntilTimeout>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d004      	beq.n	8001c0a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	2220      	movs	r2, #32
 8001c04:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8001c06:	2303      	movs	r3, #3
 8001c08:	e005      	b.n	8001c16 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	2220      	movs	r2, #32
 8001c0e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8001c10:	2300      	movs	r3, #0
 8001c12:	e000      	b.n	8001c16 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8001c14:	2302      	movs	r3, #2
  }
}
 8001c16:	4618      	mov	r0, r3
 8001c18:	3720      	adds	r7, #32
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd80      	pop	{r7, pc}
	...

08001c20 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001c20:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001c24:	b08a      	sub	sp, #40	@ 0x28
 8001c26:	af00      	add	r7, sp, #0
 8001c28:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	689a      	ldr	r2, [r3, #8]
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	691b      	ldr	r3, [r3, #16]
 8001c38:	431a      	orrs	r2, r3
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	695b      	ldr	r3, [r3, #20]
 8001c3e:	431a      	orrs	r2, r3
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	69db      	ldr	r3, [r3, #28]
 8001c44:	4313      	orrs	r3, r2
 8001c46:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	681a      	ldr	r2, [r3, #0]
 8001c4e:	4ba4      	ldr	r3, [pc, #656]	@ (8001ee0 <UART_SetConfig+0x2c0>)
 8001c50:	4013      	ands	r3, r2
 8001c52:	68fa      	ldr	r2, [r7, #12]
 8001c54:	6812      	ldr	r2, [r2, #0]
 8001c56:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001c58:	430b      	orrs	r3, r1
 8001c5a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	68da      	ldr	r2, [r3, #12]
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	430a      	orrs	r2, r1
 8001c70:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	699b      	ldr	r3, [r3, #24]
 8001c76:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	4a99      	ldr	r2, [pc, #612]	@ (8001ee4 <UART_SetConfig+0x2c4>)
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d004      	beq.n	8001c8c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	6a1b      	ldr	r3, [r3, #32]
 8001c86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c88:	4313      	orrs	r3, r2
 8001c8a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	689b      	ldr	r3, [r3, #8]
 8001c92:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c9c:	430a      	orrs	r2, r1
 8001c9e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4a90      	ldr	r2, [pc, #576]	@ (8001ee8 <UART_SetConfig+0x2c8>)
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d126      	bne.n	8001cf8 <UART_SetConfig+0xd8>
 8001caa:	4b90      	ldr	r3, [pc, #576]	@ (8001eec <UART_SetConfig+0x2cc>)
 8001cac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001cb0:	f003 0303 	and.w	r3, r3, #3
 8001cb4:	2b03      	cmp	r3, #3
 8001cb6:	d81b      	bhi.n	8001cf0 <UART_SetConfig+0xd0>
 8001cb8:	a201      	add	r2, pc, #4	@ (adr r2, 8001cc0 <UART_SetConfig+0xa0>)
 8001cba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cbe:	bf00      	nop
 8001cc0:	08001cd1 	.word	0x08001cd1
 8001cc4:	08001ce1 	.word	0x08001ce1
 8001cc8:	08001cd9 	.word	0x08001cd9
 8001ccc:	08001ce9 	.word	0x08001ce9
 8001cd0:	2301      	movs	r3, #1
 8001cd2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001cd6:	e116      	b.n	8001f06 <UART_SetConfig+0x2e6>
 8001cd8:	2302      	movs	r3, #2
 8001cda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001cde:	e112      	b.n	8001f06 <UART_SetConfig+0x2e6>
 8001ce0:	2304      	movs	r3, #4
 8001ce2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001ce6:	e10e      	b.n	8001f06 <UART_SetConfig+0x2e6>
 8001ce8:	2308      	movs	r3, #8
 8001cea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001cee:	e10a      	b.n	8001f06 <UART_SetConfig+0x2e6>
 8001cf0:	2310      	movs	r3, #16
 8001cf2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001cf6:	e106      	b.n	8001f06 <UART_SetConfig+0x2e6>
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4a7c      	ldr	r2, [pc, #496]	@ (8001ef0 <UART_SetConfig+0x2d0>)
 8001cfe:	4293      	cmp	r3, r2
 8001d00:	d138      	bne.n	8001d74 <UART_SetConfig+0x154>
 8001d02:	4b7a      	ldr	r3, [pc, #488]	@ (8001eec <UART_SetConfig+0x2cc>)
 8001d04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d08:	f003 030c 	and.w	r3, r3, #12
 8001d0c:	2b0c      	cmp	r3, #12
 8001d0e:	d82d      	bhi.n	8001d6c <UART_SetConfig+0x14c>
 8001d10:	a201      	add	r2, pc, #4	@ (adr r2, 8001d18 <UART_SetConfig+0xf8>)
 8001d12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d16:	bf00      	nop
 8001d18:	08001d4d 	.word	0x08001d4d
 8001d1c:	08001d6d 	.word	0x08001d6d
 8001d20:	08001d6d 	.word	0x08001d6d
 8001d24:	08001d6d 	.word	0x08001d6d
 8001d28:	08001d5d 	.word	0x08001d5d
 8001d2c:	08001d6d 	.word	0x08001d6d
 8001d30:	08001d6d 	.word	0x08001d6d
 8001d34:	08001d6d 	.word	0x08001d6d
 8001d38:	08001d55 	.word	0x08001d55
 8001d3c:	08001d6d 	.word	0x08001d6d
 8001d40:	08001d6d 	.word	0x08001d6d
 8001d44:	08001d6d 	.word	0x08001d6d
 8001d48:	08001d65 	.word	0x08001d65
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001d52:	e0d8      	b.n	8001f06 <UART_SetConfig+0x2e6>
 8001d54:	2302      	movs	r3, #2
 8001d56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001d5a:	e0d4      	b.n	8001f06 <UART_SetConfig+0x2e6>
 8001d5c:	2304      	movs	r3, #4
 8001d5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001d62:	e0d0      	b.n	8001f06 <UART_SetConfig+0x2e6>
 8001d64:	2308      	movs	r3, #8
 8001d66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001d6a:	e0cc      	b.n	8001f06 <UART_SetConfig+0x2e6>
 8001d6c:	2310      	movs	r3, #16
 8001d6e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001d72:	e0c8      	b.n	8001f06 <UART_SetConfig+0x2e6>
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4a5e      	ldr	r2, [pc, #376]	@ (8001ef4 <UART_SetConfig+0x2d4>)
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	d125      	bne.n	8001dca <UART_SetConfig+0x1aa>
 8001d7e:	4b5b      	ldr	r3, [pc, #364]	@ (8001eec <UART_SetConfig+0x2cc>)
 8001d80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d84:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8001d88:	2b30      	cmp	r3, #48	@ 0x30
 8001d8a:	d016      	beq.n	8001dba <UART_SetConfig+0x19a>
 8001d8c:	2b30      	cmp	r3, #48	@ 0x30
 8001d8e:	d818      	bhi.n	8001dc2 <UART_SetConfig+0x1a2>
 8001d90:	2b20      	cmp	r3, #32
 8001d92:	d00a      	beq.n	8001daa <UART_SetConfig+0x18a>
 8001d94:	2b20      	cmp	r3, #32
 8001d96:	d814      	bhi.n	8001dc2 <UART_SetConfig+0x1a2>
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d002      	beq.n	8001da2 <UART_SetConfig+0x182>
 8001d9c:	2b10      	cmp	r3, #16
 8001d9e:	d008      	beq.n	8001db2 <UART_SetConfig+0x192>
 8001da0:	e00f      	b.n	8001dc2 <UART_SetConfig+0x1a2>
 8001da2:	2300      	movs	r3, #0
 8001da4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001da8:	e0ad      	b.n	8001f06 <UART_SetConfig+0x2e6>
 8001daa:	2302      	movs	r3, #2
 8001dac:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001db0:	e0a9      	b.n	8001f06 <UART_SetConfig+0x2e6>
 8001db2:	2304      	movs	r3, #4
 8001db4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001db8:	e0a5      	b.n	8001f06 <UART_SetConfig+0x2e6>
 8001dba:	2308      	movs	r3, #8
 8001dbc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001dc0:	e0a1      	b.n	8001f06 <UART_SetConfig+0x2e6>
 8001dc2:	2310      	movs	r3, #16
 8001dc4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001dc8:	e09d      	b.n	8001f06 <UART_SetConfig+0x2e6>
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	4a4a      	ldr	r2, [pc, #296]	@ (8001ef8 <UART_SetConfig+0x2d8>)
 8001dd0:	4293      	cmp	r3, r2
 8001dd2:	d125      	bne.n	8001e20 <UART_SetConfig+0x200>
 8001dd4:	4b45      	ldr	r3, [pc, #276]	@ (8001eec <UART_SetConfig+0x2cc>)
 8001dd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001dda:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8001dde:	2bc0      	cmp	r3, #192	@ 0xc0
 8001de0:	d016      	beq.n	8001e10 <UART_SetConfig+0x1f0>
 8001de2:	2bc0      	cmp	r3, #192	@ 0xc0
 8001de4:	d818      	bhi.n	8001e18 <UART_SetConfig+0x1f8>
 8001de6:	2b80      	cmp	r3, #128	@ 0x80
 8001de8:	d00a      	beq.n	8001e00 <UART_SetConfig+0x1e0>
 8001dea:	2b80      	cmp	r3, #128	@ 0x80
 8001dec:	d814      	bhi.n	8001e18 <UART_SetConfig+0x1f8>
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d002      	beq.n	8001df8 <UART_SetConfig+0x1d8>
 8001df2:	2b40      	cmp	r3, #64	@ 0x40
 8001df4:	d008      	beq.n	8001e08 <UART_SetConfig+0x1e8>
 8001df6:	e00f      	b.n	8001e18 <UART_SetConfig+0x1f8>
 8001df8:	2300      	movs	r3, #0
 8001dfa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001dfe:	e082      	b.n	8001f06 <UART_SetConfig+0x2e6>
 8001e00:	2302      	movs	r3, #2
 8001e02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001e06:	e07e      	b.n	8001f06 <UART_SetConfig+0x2e6>
 8001e08:	2304      	movs	r3, #4
 8001e0a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001e0e:	e07a      	b.n	8001f06 <UART_SetConfig+0x2e6>
 8001e10:	2308      	movs	r3, #8
 8001e12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001e16:	e076      	b.n	8001f06 <UART_SetConfig+0x2e6>
 8001e18:	2310      	movs	r3, #16
 8001e1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001e1e:	e072      	b.n	8001f06 <UART_SetConfig+0x2e6>
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	4a35      	ldr	r2, [pc, #212]	@ (8001efc <UART_SetConfig+0x2dc>)
 8001e26:	4293      	cmp	r3, r2
 8001e28:	d12a      	bne.n	8001e80 <UART_SetConfig+0x260>
 8001e2a:	4b30      	ldr	r3, [pc, #192]	@ (8001eec <UART_SetConfig+0x2cc>)
 8001e2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e30:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001e34:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001e38:	d01a      	beq.n	8001e70 <UART_SetConfig+0x250>
 8001e3a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001e3e:	d81b      	bhi.n	8001e78 <UART_SetConfig+0x258>
 8001e40:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001e44:	d00c      	beq.n	8001e60 <UART_SetConfig+0x240>
 8001e46:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001e4a:	d815      	bhi.n	8001e78 <UART_SetConfig+0x258>
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d003      	beq.n	8001e58 <UART_SetConfig+0x238>
 8001e50:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001e54:	d008      	beq.n	8001e68 <UART_SetConfig+0x248>
 8001e56:	e00f      	b.n	8001e78 <UART_SetConfig+0x258>
 8001e58:	2300      	movs	r3, #0
 8001e5a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001e5e:	e052      	b.n	8001f06 <UART_SetConfig+0x2e6>
 8001e60:	2302      	movs	r3, #2
 8001e62:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001e66:	e04e      	b.n	8001f06 <UART_SetConfig+0x2e6>
 8001e68:	2304      	movs	r3, #4
 8001e6a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001e6e:	e04a      	b.n	8001f06 <UART_SetConfig+0x2e6>
 8001e70:	2308      	movs	r3, #8
 8001e72:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001e76:	e046      	b.n	8001f06 <UART_SetConfig+0x2e6>
 8001e78:	2310      	movs	r3, #16
 8001e7a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001e7e:	e042      	b.n	8001f06 <UART_SetConfig+0x2e6>
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	4a17      	ldr	r2, [pc, #92]	@ (8001ee4 <UART_SetConfig+0x2c4>)
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d13a      	bne.n	8001f00 <UART_SetConfig+0x2e0>
 8001e8a:	4b18      	ldr	r3, [pc, #96]	@ (8001eec <UART_SetConfig+0x2cc>)
 8001e8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e90:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001e94:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8001e98:	d01a      	beq.n	8001ed0 <UART_SetConfig+0x2b0>
 8001e9a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8001e9e:	d81b      	bhi.n	8001ed8 <UART_SetConfig+0x2b8>
 8001ea0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001ea4:	d00c      	beq.n	8001ec0 <UART_SetConfig+0x2a0>
 8001ea6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001eaa:	d815      	bhi.n	8001ed8 <UART_SetConfig+0x2b8>
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d003      	beq.n	8001eb8 <UART_SetConfig+0x298>
 8001eb0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001eb4:	d008      	beq.n	8001ec8 <UART_SetConfig+0x2a8>
 8001eb6:	e00f      	b.n	8001ed8 <UART_SetConfig+0x2b8>
 8001eb8:	2300      	movs	r3, #0
 8001eba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001ebe:	e022      	b.n	8001f06 <UART_SetConfig+0x2e6>
 8001ec0:	2302      	movs	r3, #2
 8001ec2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001ec6:	e01e      	b.n	8001f06 <UART_SetConfig+0x2e6>
 8001ec8:	2304      	movs	r3, #4
 8001eca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001ece:	e01a      	b.n	8001f06 <UART_SetConfig+0x2e6>
 8001ed0:	2308      	movs	r3, #8
 8001ed2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001ed6:	e016      	b.n	8001f06 <UART_SetConfig+0x2e6>
 8001ed8:	2310      	movs	r3, #16
 8001eda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001ede:	e012      	b.n	8001f06 <UART_SetConfig+0x2e6>
 8001ee0:	efff69f3 	.word	0xefff69f3
 8001ee4:	40008000 	.word	0x40008000
 8001ee8:	40013800 	.word	0x40013800
 8001eec:	40021000 	.word	0x40021000
 8001ef0:	40004400 	.word	0x40004400
 8001ef4:	40004800 	.word	0x40004800
 8001ef8:	40004c00 	.word	0x40004c00
 8001efc:	40005000 	.word	0x40005000
 8001f00:	2310      	movs	r3, #16
 8001f02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	4a9f      	ldr	r2, [pc, #636]	@ (8002188 <UART_SetConfig+0x568>)
 8001f0c:	4293      	cmp	r3, r2
 8001f0e:	d17a      	bne.n	8002006 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8001f10:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001f14:	2b08      	cmp	r3, #8
 8001f16:	d824      	bhi.n	8001f62 <UART_SetConfig+0x342>
 8001f18:	a201      	add	r2, pc, #4	@ (adr r2, 8001f20 <UART_SetConfig+0x300>)
 8001f1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f1e:	bf00      	nop
 8001f20:	08001f45 	.word	0x08001f45
 8001f24:	08001f63 	.word	0x08001f63
 8001f28:	08001f4d 	.word	0x08001f4d
 8001f2c:	08001f63 	.word	0x08001f63
 8001f30:	08001f53 	.word	0x08001f53
 8001f34:	08001f63 	.word	0x08001f63
 8001f38:	08001f63 	.word	0x08001f63
 8001f3c:	08001f63 	.word	0x08001f63
 8001f40:	08001f5b 	.word	0x08001f5b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001f44:	f7ff fd08 	bl	8001958 <HAL_RCC_GetPCLK1Freq>
 8001f48:	61f8      	str	r0, [r7, #28]
        break;
 8001f4a:	e010      	b.n	8001f6e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8001f4c:	4b8f      	ldr	r3, [pc, #572]	@ (800218c <UART_SetConfig+0x56c>)
 8001f4e:	61fb      	str	r3, [r7, #28]
        break;
 8001f50:	e00d      	b.n	8001f6e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001f52:	f7ff fc69 	bl	8001828 <HAL_RCC_GetSysClockFreq>
 8001f56:	61f8      	str	r0, [r7, #28]
        break;
 8001f58:	e009      	b.n	8001f6e <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001f5a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001f5e:	61fb      	str	r3, [r7, #28]
        break;
 8001f60:	e005      	b.n	8001f6e <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8001f62:	2300      	movs	r3, #0
 8001f64:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8001f66:	2301      	movs	r3, #1
 8001f68:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8001f6c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8001f6e:	69fb      	ldr	r3, [r7, #28]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	f000 80fb 	beq.w	800216c <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	685a      	ldr	r2, [r3, #4]
 8001f7a:	4613      	mov	r3, r2
 8001f7c:	005b      	lsls	r3, r3, #1
 8001f7e:	4413      	add	r3, r2
 8001f80:	69fa      	ldr	r2, [r7, #28]
 8001f82:	429a      	cmp	r2, r3
 8001f84:	d305      	bcc.n	8001f92 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	685b      	ldr	r3, [r3, #4]
 8001f8a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8001f8c:	69fa      	ldr	r2, [r7, #28]
 8001f8e:	429a      	cmp	r2, r3
 8001f90:	d903      	bls.n	8001f9a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8001f92:	2301      	movs	r3, #1
 8001f94:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8001f98:	e0e8      	b.n	800216c <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8001f9a:	69fb      	ldr	r3, [r7, #28]
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	461c      	mov	r4, r3
 8001fa0:	4615      	mov	r5, r2
 8001fa2:	f04f 0200 	mov.w	r2, #0
 8001fa6:	f04f 0300 	mov.w	r3, #0
 8001faa:	022b      	lsls	r3, r5, #8
 8001fac:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8001fb0:	0222      	lsls	r2, r4, #8
 8001fb2:	68f9      	ldr	r1, [r7, #12]
 8001fb4:	6849      	ldr	r1, [r1, #4]
 8001fb6:	0849      	lsrs	r1, r1, #1
 8001fb8:	2000      	movs	r0, #0
 8001fba:	4688      	mov	r8, r1
 8001fbc:	4681      	mov	r9, r0
 8001fbe:	eb12 0a08 	adds.w	sl, r2, r8
 8001fc2:	eb43 0b09 	adc.w	fp, r3, r9
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	685b      	ldr	r3, [r3, #4]
 8001fca:	2200      	movs	r2, #0
 8001fcc:	603b      	str	r3, [r7, #0]
 8001fce:	607a      	str	r2, [r7, #4]
 8001fd0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001fd4:	4650      	mov	r0, sl
 8001fd6:	4659      	mov	r1, fp
 8001fd8:	f7fe f8fe 	bl	80001d8 <__aeabi_uldivmod>
 8001fdc:	4602      	mov	r2, r0
 8001fde:	460b      	mov	r3, r1
 8001fe0:	4613      	mov	r3, r2
 8001fe2:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8001fe4:	69bb      	ldr	r3, [r7, #24]
 8001fe6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001fea:	d308      	bcc.n	8001ffe <UART_SetConfig+0x3de>
 8001fec:	69bb      	ldr	r3, [r7, #24]
 8001fee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001ff2:	d204      	bcs.n	8001ffe <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	69ba      	ldr	r2, [r7, #24]
 8001ffa:	60da      	str	r2, [r3, #12]
 8001ffc:	e0b6      	b.n	800216c <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8001ffe:	2301      	movs	r3, #1
 8002000:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8002004:	e0b2      	b.n	800216c <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	69db      	ldr	r3, [r3, #28]
 800200a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800200e:	d15e      	bne.n	80020ce <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8002010:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002014:	2b08      	cmp	r3, #8
 8002016:	d828      	bhi.n	800206a <UART_SetConfig+0x44a>
 8002018:	a201      	add	r2, pc, #4	@ (adr r2, 8002020 <UART_SetConfig+0x400>)
 800201a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800201e:	bf00      	nop
 8002020:	08002045 	.word	0x08002045
 8002024:	0800204d 	.word	0x0800204d
 8002028:	08002055 	.word	0x08002055
 800202c:	0800206b 	.word	0x0800206b
 8002030:	0800205b 	.word	0x0800205b
 8002034:	0800206b 	.word	0x0800206b
 8002038:	0800206b 	.word	0x0800206b
 800203c:	0800206b 	.word	0x0800206b
 8002040:	08002063 	.word	0x08002063
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002044:	f7ff fc88 	bl	8001958 <HAL_RCC_GetPCLK1Freq>
 8002048:	61f8      	str	r0, [r7, #28]
        break;
 800204a:	e014      	b.n	8002076 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800204c:	f7ff fc9a 	bl	8001984 <HAL_RCC_GetPCLK2Freq>
 8002050:	61f8      	str	r0, [r7, #28]
        break;
 8002052:	e010      	b.n	8002076 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002054:	4b4d      	ldr	r3, [pc, #308]	@ (800218c <UART_SetConfig+0x56c>)
 8002056:	61fb      	str	r3, [r7, #28]
        break;
 8002058:	e00d      	b.n	8002076 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800205a:	f7ff fbe5 	bl	8001828 <HAL_RCC_GetSysClockFreq>
 800205e:	61f8      	str	r0, [r7, #28]
        break;
 8002060:	e009      	b.n	8002076 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002062:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002066:	61fb      	str	r3, [r7, #28]
        break;
 8002068:	e005      	b.n	8002076 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800206a:	2300      	movs	r3, #0
 800206c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800206e:	2301      	movs	r3, #1
 8002070:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8002074:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002076:	69fb      	ldr	r3, [r7, #28]
 8002078:	2b00      	cmp	r3, #0
 800207a:	d077      	beq.n	800216c <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800207c:	69fb      	ldr	r3, [r7, #28]
 800207e:	005a      	lsls	r2, r3, #1
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	685b      	ldr	r3, [r3, #4]
 8002084:	085b      	lsrs	r3, r3, #1
 8002086:	441a      	add	r2, r3
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	685b      	ldr	r3, [r3, #4]
 800208c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002090:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002092:	69bb      	ldr	r3, [r7, #24]
 8002094:	2b0f      	cmp	r3, #15
 8002096:	d916      	bls.n	80020c6 <UART_SetConfig+0x4a6>
 8002098:	69bb      	ldr	r3, [r7, #24]
 800209a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800209e:	d212      	bcs.n	80020c6 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80020a0:	69bb      	ldr	r3, [r7, #24]
 80020a2:	b29b      	uxth	r3, r3
 80020a4:	f023 030f 	bic.w	r3, r3, #15
 80020a8:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80020aa:	69bb      	ldr	r3, [r7, #24]
 80020ac:	085b      	lsrs	r3, r3, #1
 80020ae:	b29b      	uxth	r3, r3
 80020b0:	f003 0307 	and.w	r3, r3, #7
 80020b4:	b29a      	uxth	r2, r3
 80020b6:	8afb      	ldrh	r3, [r7, #22]
 80020b8:	4313      	orrs	r3, r2
 80020ba:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	8afa      	ldrh	r2, [r7, #22]
 80020c2:	60da      	str	r2, [r3, #12]
 80020c4:	e052      	b.n	800216c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80020c6:	2301      	movs	r3, #1
 80020c8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80020cc:	e04e      	b.n	800216c <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80020ce:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80020d2:	2b08      	cmp	r3, #8
 80020d4:	d827      	bhi.n	8002126 <UART_SetConfig+0x506>
 80020d6:	a201      	add	r2, pc, #4	@ (adr r2, 80020dc <UART_SetConfig+0x4bc>)
 80020d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020dc:	08002101 	.word	0x08002101
 80020e0:	08002109 	.word	0x08002109
 80020e4:	08002111 	.word	0x08002111
 80020e8:	08002127 	.word	0x08002127
 80020ec:	08002117 	.word	0x08002117
 80020f0:	08002127 	.word	0x08002127
 80020f4:	08002127 	.word	0x08002127
 80020f8:	08002127 	.word	0x08002127
 80020fc:	0800211f 	.word	0x0800211f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002100:	f7ff fc2a 	bl	8001958 <HAL_RCC_GetPCLK1Freq>
 8002104:	61f8      	str	r0, [r7, #28]
        break;
 8002106:	e014      	b.n	8002132 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002108:	f7ff fc3c 	bl	8001984 <HAL_RCC_GetPCLK2Freq>
 800210c:	61f8      	str	r0, [r7, #28]
        break;
 800210e:	e010      	b.n	8002132 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002110:	4b1e      	ldr	r3, [pc, #120]	@ (800218c <UART_SetConfig+0x56c>)
 8002112:	61fb      	str	r3, [r7, #28]
        break;
 8002114:	e00d      	b.n	8002132 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002116:	f7ff fb87 	bl	8001828 <HAL_RCC_GetSysClockFreq>
 800211a:	61f8      	str	r0, [r7, #28]
        break;
 800211c:	e009      	b.n	8002132 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800211e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002122:	61fb      	str	r3, [r7, #28]
        break;
 8002124:	e005      	b.n	8002132 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8002126:	2300      	movs	r3, #0
 8002128:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800212a:	2301      	movs	r3, #1
 800212c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8002130:	bf00      	nop
    }

    if (pclk != 0U)
 8002132:	69fb      	ldr	r3, [r7, #28]
 8002134:	2b00      	cmp	r3, #0
 8002136:	d019      	beq.n	800216c <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	685b      	ldr	r3, [r3, #4]
 800213c:	085a      	lsrs	r2, r3, #1
 800213e:	69fb      	ldr	r3, [r7, #28]
 8002140:	441a      	add	r2, r3
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	685b      	ldr	r3, [r3, #4]
 8002146:	fbb2 f3f3 	udiv	r3, r2, r3
 800214a:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800214c:	69bb      	ldr	r3, [r7, #24]
 800214e:	2b0f      	cmp	r3, #15
 8002150:	d909      	bls.n	8002166 <UART_SetConfig+0x546>
 8002152:	69bb      	ldr	r3, [r7, #24]
 8002154:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002158:	d205      	bcs.n	8002166 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800215a:	69bb      	ldr	r3, [r7, #24]
 800215c:	b29a      	uxth	r2, r3
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	60da      	str	r2, [r3, #12]
 8002164:	e002      	b.n	800216c <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8002166:	2301      	movs	r3, #1
 8002168:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	2200      	movs	r2, #0
 8002170:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	2200      	movs	r2, #0
 8002176:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8002178:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800217c:	4618      	mov	r0, r3
 800217e:	3728      	adds	r7, #40	@ 0x28
 8002180:	46bd      	mov	sp, r7
 8002182:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002186:	bf00      	nop
 8002188:	40008000 	.word	0x40008000
 800218c:	00f42400 	.word	0x00f42400

08002190 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002190:	b480      	push	{r7}
 8002192:	b083      	sub	sp, #12
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800219c:	f003 0308 	and.w	r3, r3, #8
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d00a      	beq.n	80021ba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	685b      	ldr	r3, [r3, #4]
 80021aa:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	430a      	orrs	r2, r1
 80021b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021be:	f003 0301 	and.w	r3, r3, #1
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d00a      	beq.n	80021dc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	685b      	ldr	r3, [r3, #4]
 80021cc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	430a      	orrs	r2, r1
 80021da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021e0:	f003 0302 	and.w	r3, r3, #2
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d00a      	beq.n	80021fe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	685b      	ldr	r3, [r3, #4]
 80021ee:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	430a      	orrs	r2, r1
 80021fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002202:	f003 0304 	and.w	r3, r3, #4
 8002206:	2b00      	cmp	r3, #0
 8002208:	d00a      	beq.n	8002220 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	685b      	ldr	r3, [r3, #4]
 8002210:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	430a      	orrs	r2, r1
 800221e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002224:	f003 0310 	and.w	r3, r3, #16
 8002228:	2b00      	cmp	r3, #0
 800222a:	d00a      	beq.n	8002242 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	689b      	ldr	r3, [r3, #8]
 8002232:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	430a      	orrs	r2, r1
 8002240:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002246:	f003 0320 	and.w	r3, r3, #32
 800224a:	2b00      	cmp	r3, #0
 800224c:	d00a      	beq.n	8002264 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	689b      	ldr	r3, [r3, #8]
 8002254:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	430a      	orrs	r2, r1
 8002262:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002268:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800226c:	2b00      	cmp	r3, #0
 800226e:	d01a      	beq.n	80022a6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	685b      	ldr	r3, [r3, #4]
 8002276:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	430a      	orrs	r2, r1
 8002284:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800228a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800228e:	d10a      	bne.n	80022a6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	685b      	ldr	r3, [r3, #4]
 8002296:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	430a      	orrs	r2, r1
 80022a4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d00a      	beq.n	80022c8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	685b      	ldr	r3, [r3, #4]
 80022b8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	430a      	orrs	r2, r1
 80022c6:	605a      	str	r2, [r3, #4]
  }
}
 80022c8:	bf00      	nop
 80022ca:	370c      	adds	r7, #12
 80022cc:	46bd      	mov	sp, r7
 80022ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d2:	4770      	bx	lr

080022d4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b098      	sub	sp, #96	@ 0x60
 80022d8:	af02      	add	r7, sp, #8
 80022da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2200      	movs	r2, #0
 80022e0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80022e4:	f7fe faf6 	bl	80008d4 <HAL_GetTick>
 80022e8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f003 0308 	and.w	r3, r3, #8
 80022f4:	2b08      	cmp	r3, #8
 80022f6:	d12e      	bne.n	8002356 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80022f8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80022fc:	9300      	str	r3, [sp, #0]
 80022fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002300:	2200      	movs	r2, #0
 8002302:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8002306:	6878      	ldr	r0, [r7, #4]
 8002308:	f000 f88c 	bl	8002424 <UART_WaitOnFlagUntilTimeout>
 800230c:	4603      	mov	r3, r0
 800230e:	2b00      	cmp	r3, #0
 8002310:	d021      	beq.n	8002356 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002318:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800231a:	e853 3f00 	ldrex	r3, [r3]
 800231e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002320:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002322:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002326:	653b      	str	r3, [r7, #80]	@ 0x50
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	461a      	mov	r2, r3
 800232e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002330:	647b      	str	r3, [r7, #68]	@ 0x44
 8002332:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002334:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002336:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002338:	e841 2300 	strex	r3, r2, [r1]
 800233c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800233e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002340:	2b00      	cmp	r3, #0
 8002342:	d1e6      	bne.n	8002312 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	2220      	movs	r2, #32
 8002348:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	2200      	movs	r2, #0
 800234e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002352:	2303      	movs	r3, #3
 8002354:	e062      	b.n	800241c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f003 0304 	and.w	r3, r3, #4
 8002360:	2b04      	cmp	r3, #4
 8002362:	d149      	bne.n	80023f8 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002364:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8002368:	9300      	str	r3, [sp, #0]
 800236a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800236c:	2200      	movs	r2, #0
 800236e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8002372:	6878      	ldr	r0, [r7, #4]
 8002374:	f000 f856 	bl	8002424 <UART_WaitOnFlagUntilTimeout>
 8002378:	4603      	mov	r3, r0
 800237a:	2b00      	cmp	r3, #0
 800237c:	d03c      	beq.n	80023f8 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002384:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002386:	e853 3f00 	ldrex	r3, [r3]
 800238a:	623b      	str	r3, [r7, #32]
   return(result);
 800238c:	6a3b      	ldr	r3, [r7, #32]
 800238e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002392:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	461a      	mov	r2, r3
 800239a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800239c:	633b      	str	r3, [r7, #48]	@ 0x30
 800239e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80023a0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80023a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80023a4:	e841 2300 	strex	r3, r2, [r1]
 80023a8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80023aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d1e6      	bne.n	800237e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	3308      	adds	r3, #8
 80023b6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80023b8:	693b      	ldr	r3, [r7, #16]
 80023ba:	e853 3f00 	ldrex	r3, [r3]
 80023be:	60fb      	str	r3, [r7, #12]
   return(result);
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	f023 0301 	bic.w	r3, r3, #1
 80023c6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	3308      	adds	r3, #8
 80023ce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80023d0:	61fa      	str	r2, [r7, #28]
 80023d2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80023d4:	69b9      	ldr	r1, [r7, #24]
 80023d6:	69fa      	ldr	r2, [r7, #28]
 80023d8:	e841 2300 	strex	r3, r2, [r1]
 80023dc:	617b      	str	r3, [r7, #20]
   return(result);
 80023de:	697b      	ldr	r3, [r7, #20]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d1e5      	bne.n	80023b0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	2220      	movs	r2, #32
 80023e8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2200      	movs	r2, #0
 80023f0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80023f4:	2303      	movs	r3, #3
 80023f6:	e011      	b.n	800241c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	2220      	movs	r2, #32
 80023fc:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	2220      	movs	r2, #32
 8002402:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	2200      	movs	r2, #0
 800240a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	2200      	movs	r2, #0
 8002410:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2200      	movs	r2, #0
 8002416:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800241a:	2300      	movs	r3, #0
}
 800241c:	4618      	mov	r0, r3
 800241e:	3758      	adds	r7, #88	@ 0x58
 8002420:	46bd      	mov	sp, r7
 8002422:	bd80      	pop	{r7, pc}

08002424 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	b084      	sub	sp, #16
 8002428:	af00      	add	r7, sp, #0
 800242a:	60f8      	str	r0, [r7, #12]
 800242c:	60b9      	str	r1, [r7, #8]
 800242e:	603b      	str	r3, [r7, #0]
 8002430:	4613      	mov	r3, r2
 8002432:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002434:	e04f      	b.n	80024d6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002436:	69bb      	ldr	r3, [r7, #24]
 8002438:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800243c:	d04b      	beq.n	80024d6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800243e:	f7fe fa49 	bl	80008d4 <HAL_GetTick>
 8002442:	4602      	mov	r2, r0
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	1ad3      	subs	r3, r2, r3
 8002448:	69ba      	ldr	r2, [r7, #24]
 800244a:	429a      	cmp	r2, r3
 800244c:	d302      	bcc.n	8002454 <UART_WaitOnFlagUntilTimeout+0x30>
 800244e:	69bb      	ldr	r3, [r7, #24]
 8002450:	2b00      	cmp	r3, #0
 8002452:	d101      	bne.n	8002458 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002454:	2303      	movs	r3, #3
 8002456:	e04e      	b.n	80024f6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f003 0304 	and.w	r3, r3, #4
 8002462:	2b00      	cmp	r3, #0
 8002464:	d037      	beq.n	80024d6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8002466:	68bb      	ldr	r3, [r7, #8]
 8002468:	2b80      	cmp	r3, #128	@ 0x80
 800246a:	d034      	beq.n	80024d6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800246c:	68bb      	ldr	r3, [r7, #8]
 800246e:	2b40      	cmp	r3, #64	@ 0x40
 8002470:	d031      	beq.n	80024d6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	69db      	ldr	r3, [r3, #28]
 8002478:	f003 0308 	and.w	r3, r3, #8
 800247c:	2b08      	cmp	r3, #8
 800247e:	d110      	bne.n	80024a2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	2208      	movs	r2, #8
 8002486:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002488:	68f8      	ldr	r0, [r7, #12]
 800248a:	f000 f838 	bl	80024fe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	2208      	movs	r2, #8
 8002492:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	2200      	movs	r2, #0
 800249a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800249e:	2301      	movs	r3, #1
 80024a0:	e029      	b.n	80024f6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	69db      	ldr	r3, [r3, #28]
 80024a8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80024ac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80024b0:	d111      	bne.n	80024d6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80024ba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80024bc:	68f8      	ldr	r0, [r7, #12]
 80024be:	f000 f81e 	bl	80024fe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	2220      	movs	r2, #32
 80024c6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	2200      	movs	r2, #0
 80024ce:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80024d2:	2303      	movs	r3, #3
 80024d4:	e00f      	b.n	80024f6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	69da      	ldr	r2, [r3, #28]
 80024dc:	68bb      	ldr	r3, [r7, #8]
 80024de:	4013      	ands	r3, r2
 80024e0:	68ba      	ldr	r2, [r7, #8]
 80024e2:	429a      	cmp	r2, r3
 80024e4:	bf0c      	ite	eq
 80024e6:	2301      	moveq	r3, #1
 80024e8:	2300      	movne	r3, #0
 80024ea:	b2db      	uxtb	r3, r3
 80024ec:	461a      	mov	r2, r3
 80024ee:	79fb      	ldrb	r3, [r7, #7]
 80024f0:	429a      	cmp	r2, r3
 80024f2:	d0a0      	beq.n	8002436 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80024f4:	2300      	movs	r3, #0
}
 80024f6:	4618      	mov	r0, r3
 80024f8:	3710      	adds	r7, #16
 80024fa:	46bd      	mov	sp, r7
 80024fc:	bd80      	pop	{r7, pc}

080024fe <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80024fe:	b480      	push	{r7}
 8002500:	b095      	sub	sp, #84	@ 0x54
 8002502:	af00      	add	r7, sp, #0
 8002504:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800250c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800250e:	e853 3f00 	ldrex	r3, [r3]
 8002512:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002514:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002516:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800251a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	461a      	mov	r2, r3
 8002522:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002524:	643b      	str	r3, [r7, #64]	@ 0x40
 8002526:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002528:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800252a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800252c:	e841 2300 	strex	r3, r2, [r1]
 8002530:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002532:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002534:	2b00      	cmp	r3, #0
 8002536:	d1e6      	bne.n	8002506 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	3308      	adds	r3, #8
 800253e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002540:	6a3b      	ldr	r3, [r7, #32]
 8002542:	e853 3f00 	ldrex	r3, [r3]
 8002546:	61fb      	str	r3, [r7, #28]
   return(result);
 8002548:	69fb      	ldr	r3, [r7, #28]
 800254a:	f023 0301 	bic.w	r3, r3, #1
 800254e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	3308      	adds	r3, #8
 8002556:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002558:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800255a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800255c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800255e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002560:	e841 2300 	strex	r3, r2, [r1]
 8002564:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002568:	2b00      	cmp	r3, #0
 800256a:	d1e5      	bne.n	8002538 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002570:	2b01      	cmp	r3, #1
 8002572:	d118      	bne.n	80025a6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	e853 3f00 	ldrex	r3, [r3]
 8002580:	60bb      	str	r3, [r7, #8]
   return(result);
 8002582:	68bb      	ldr	r3, [r7, #8]
 8002584:	f023 0310 	bic.w	r3, r3, #16
 8002588:	647b      	str	r3, [r7, #68]	@ 0x44
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	461a      	mov	r2, r3
 8002590:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002592:	61bb      	str	r3, [r7, #24]
 8002594:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002596:	6979      	ldr	r1, [r7, #20]
 8002598:	69ba      	ldr	r2, [r7, #24]
 800259a:	e841 2300 	strex	r3, r2, [r1]
 800259e:	613b      	str	r3, [r7, #16]
   return(result);
 80025a0:	693b      	ldr	r3, [r7, #16]
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d1e6      	bne.n	8002574 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	2220      	movs	r2, #32
 80025aa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	2200      	movs	r2, #0
 80025b2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2200      	movs	r2, #0
 80025b8:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80025ba:	bf00      	nop
 80025bc:	3754      	adds	r7, #84	@ 0x54
 80025be:	46bd      	mov	sp, r7
 80025c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c4:	4770      	bx	lr

080025c6 <memset>:
 80025c6:	4402      	add	r2, r0
 80025c8:	4603      	mov	r3, r0
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d100      	bne.n	80025d0 <memset+0xa>
 80025ce:	4770      	bx	lr
 80025d0:	f803 1b01 	strb.w	r1, [r3], #1
 80025d4:	e7f9      	b.n	80025ca <memset+0x4>
	...

080025d8 <__libc_init_array>:
 80025d8:	b570      	push	{r4, r5, r6, lr}
 80025da:	4d0d      	ldr	r5, [pc, #52]	@ (8002610 <__libc_init_array+0x38>)
 80025dc:	4c0d      	ldr	r4, [pc, #52]	@ (8002614 <__libc_init_array+0x3c>)
 80025de:	1b64      	subs	r4, r4, r5
 80025e0:	10a4      	asrs	r4, r4, #2
 80025e2:	2600      	movs	r6, #0
 80025e4:	42a6      	cmp	r6, r4
 80025e6:	d109      	bne.n	80025fc <__libc_init_array+0x24>
 80025e8:	4d0b      	ldr	r5, [pc, #44]	@ (8002618 <__libc_init_array+0x40>)
 80025ea:	4c0c      	ldr	r4, [pc, #48]	@ (800261c <__libc_init_array+0x44>)
 80025ec:	f000 f818 	bl	8002620 <_init>
 80025f0:	1b64      	subs	r4, r4, r5
 80025f2:	10a4      	asrs	r4, r4, #2
 80025f4:	2600      	movs	r6, #0
 80025f6:	42a6      	cmp	r6, r4
 80025f8:	d105      	bne.n	8002606 <__libc_init_array+0x2e>
 80025fa:	bd70      	pop	{r4, r5, r6, pc}
 80025fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8002600:	4798      	blx	r3
 8002602:	3601      	adds	r6, #1
 8002604:	e7ee      	b.n	80025e4 <__libc_init_array+0xc>
 8002606:	f855 3b04 	ldr.w	r3, [r5], #4
 800260a:	4798      	blx	r3
 800260c:	3601      	adds	r6, #1
 800260e:	e7f2      	b.n	80025f6 <__libc_init_array+0x1e>
 8002610:	080026a4 	.word	0x080026a4
 8002614:	080026a4 	.word	0x080026a4
 8002618:	080026a4 	.word	0x080026a4
 800261c:	080026a8 	.word	0x080026a8

08002620 <_init>:
 8002620:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002622:	bf00      	nop
 8002624:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002626:	bc08      	pop	{r3}
 8002628:	469e      	mov	lr, r3
 800262a:	4770      	bx	lr

0800262c <_fini>:
 800262c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800262e:	bf00      	nop
 8002630:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002632:	bc08      	pop	{r3}
 8002634:	469e      	mov	lr, r3
 8002636:	4770      	bx	lr
