###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID 192.168.46.136)
#  Generated on:      Mon Aug 26 19:37:32 2024
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReport...
###############################################################
Path 1: MET Setup Check with Pin ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   ALU/\ALU_OUT_reg[3] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[2] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.522
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.278
- Arrival Time                  0.444
= Slack Time                   18.834
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   18.834 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   18.834 | 
     | ALU/\ALU_OUT_reg[2]     | CK ^ -> Q v | SDFFRQX2M | 0.097 | 0.444 |   0.444 |   19.278 | 
     | ALU/\ALU_OUT_reg[3]     | SI v        | SDFFRQX2M | 0.097 | 0.000 |   0.444 |   19.278 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |  -18.834 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -18.834 | 
     | ALU/\ALU_OUT_reg[3]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -18.834 | 
     +----------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   ALU/\ALU_OUT_reg[1] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[0] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.522
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.278
- Arrival Time                  0.443
= Slack Time                   18.835
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   18.836 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   18.836 | 
     | ALU/\ALU_OUT_reg[0]     | CK ^ -> Q v | SDFFRQX2M | 0.097 | 0.443 |   0.443 |   19.278 | 
     | ALU/\ALU_OUT_reg[1]     | SI v        | SDFFRQX2M | 0.097 | 0.000 |   0.443 |   19.278 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |  -18.835 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -18.835 | 
     | ALU/\ALU_OUT_reg[1]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -18.835 | 
     +----------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   ALU/\ALU_OUT_reg[5] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[4] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.522
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.278
- Arrival Time                  0.442
= Slack Time                   18.836
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   18.836 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   18.836 | 
     | ALU/\ALU_OUT_reg[4]     | CK ^ -> Q v | SDFFRQX2M | 0.096 | 0.442 |   0.442 |   19.278 | 
     | ALU/\ALU_OUT_reg[5]     | SI v        | SDFFRQX2M | 0.096 | 0.000 |   0.442 |   19.278 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |  -18.836 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -18.836 | 
     | ALU/\ALU_OUT_reg[5]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -18.836 | 
     +----------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   ALU/\ALU_OUT_reg[13] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[12] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.521
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.278
- Arrival Time                  0.442
= Slack Time                   18.837
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   18.837 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   18.837 | 
     | ALU/\ALU_OUT_reg[12]    | CK ^ -> Q v | SDFFRQX2M | 0.096 | 0.442 |   0.442 |   19.278 | 
     | ALU/\ALU_OUT_reg[13]    | SI v        | SDFFRQX2M | 0.096 | 0.000 |   0.442 |   19.278 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |  -18.837 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -18.837 | 
     | ALU/\ALU_OUT_reg[13]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -18.837 | 
     +----------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   ALU/\ALU_OUT_reg[2] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[1] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.521
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.279
- Arrival Time                  0.441
= Slack Time                   18.837
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   18.837 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   18.837 | 
     | ALU/\ALU_OUT_reg[1]     | CK ^ -> Q v | SDFFRQX2M | 0.095 | 0.441 |   0.441 |   19.278 | 
     | ALU/\ALU_OUT_reg[2]     | SI v        | SDFFRQX2M | 0.095 | 0.000 |   0.441 |   19.279 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |  -18.837 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -18.837 | 
     | ALU/\ALU_OUT_reg[2]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -18.837 | 
     +----------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   ALU/\ALU_OUT_reg[12] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[11] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.521
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.279
- Arrival Time                  0.440
= Slack Time                   18.839
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   18.839 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   18.839 | 
     | ALU/\ALU_OUT_reg[11]    | CK ^ -> Q v | SDFFRQX2M | 0.094 | 0.439 |   0.439 |   19.279 | 
     | ALU/\ALU_OUT_reg[12]    | SI v        | SDFFRQX2M | 0.094 | 0.000 |   0.440 |   19.279 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |  -18.839 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -18.839 | 
     | ALU/\ALU_OUT_reg[12]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -18.839 | 
     +----------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   ALU/\ALU_OUT_reg[7] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[6] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.521
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.279
- Arrival Time                  0.439
= Slack Time                   18.840
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   18.840 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   18.840 | 
     | ALU/\ALU_OUT_reg[6]     | CK ^ -> Q v | SDFFRQX2M | 0.093 | 0.438 |   0.438 |   19.279 | 
     | ALU/\ALU_OUT_reg[7]     | SI v        | SDFFRQX2M | 0.093 | 0.000 |   0.439 |   19.279 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |  -18.840 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -18.840 | 
     | ALU/\ALU_OUT_reg[7]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -18.840 | 
     +----------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   ALU/\ALU_OUT_reg[10] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[9] /Q   (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.521
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.279
- Arrival Time                  0.438
= Slack Time                   18.841
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   18.842 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   18.842 | 
     | ALU/\ALU_OUT_reg[9]     | CK ^ -> Q v | SDFFRQX2M | 0.092 | 0.438 |   0.438 |   19.279 | 
     | ALU/\ALU_OUT_reg[10]    | SI v        | SDFFRQX2M | 0.092 | 0.000 |   0.438 |   19.279 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |  -18.841 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -18.841 | 
     | ALU/\ALU_OUT_reg[10]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -18.841 | 
     +----------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin ALU/OUT_VALID_reg/CK 
Endpoint:   ALU/OUT_VALID_reg/SI    (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[15] /Q (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.521
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.279
- Arrival Time                  0.438
= Slack Time                   18.842
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   18.842 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   18.842 | 
     | ALU/\ALU_OUT_reg[15]    | CK ^ -> Q v | SDFFRQX2M | 0.091 | 0.437 |   0.437 |   19.279 | 
     | ALU/OUT_VALID_reg       | SI v        | SDFFRQX2M | 0.091 | 0.000 |   0.438 |   19.279 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |  -18.842 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -18.842 | 
     | ALU/OUT_VALID_reg       | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -18.842 | 
     +----------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   ALU/\ALU_OUT_reg[4] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[3] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.521
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.279
- Arrival Time                  0.437
= Slack Time                   18.842
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   18.842 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   18.842 | 
     | ALU/\ALU_OUT_reg[3]     | CK ^ -> Q v | SDFFRQX2M | 0.091 | 0.437 |   0.437 |   19.279 | 
     | ALU/\ALU_OUT_reg[4]     | SI v        | SDFFRQX2M | 0.091 | 0.000 |   0.437 |   19.279 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |  -18.842 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -18.842 | 
     | ALU/\ALU_OUT_reg[4]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -18.842 | 
     +----------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   ALU/\ALU_OUT_reg[11] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[10] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.520
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.280
- Arrival Time                  0.435
= Slack Time                   18.844
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   18.844 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   18.844 | 
     | ALU/\ALU_OUT_reg[10]    | CK ^ -> Q v | SDFFRQX2M | 0.090 | 0.435 |   0.435 |   19.280 | 
     | ALU/\ALU_OUT_reg[11]    | SI v        | SDFFRQX2M | 0.090 | 0.000 |   0.435 |   19.280 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |  -18.844 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -18.844 | 
     | ALU/\ALU_OUT_reg[11]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -18.844 | 
     +----------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   ALU/\ALU_OUT_reg[9] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[8] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.520
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.280
- Arrival Time                  0.433
= Slack Time                   18.847
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   18.847 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   18.847 | 
     | ALU/\ALU_OUT_reg[8]     | CK ^ -> Q v | SDFFRQX2M | 0.087 | 0.433 |   0.433 |   19.280 | 
     | ALU/\ALU_OUT_reg[9]     | SI v        | SDFFRQX2M | 0.087 | 0.000 |   0.433 |   19.280 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |  -18.847 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -18.847 | 
     | ALU/\ALU_OUT_reg[9]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -18.847 | 
     +----------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   ALU/\ALU_OUT_reg[8] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[7] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.520
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.280
- Arrival Time                  0.432
= Slack Time                   18.848
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   18.848 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   18.848 | 
     | ALU/\ALU_OUT_reg[7]     | CK ^ -> Q v | SDFFRQX2M | 0.086 | 0.432 |   0.432 |   19.280 | 
     | ALU/\ALU_OUT_reg[8]     | SI v        | SDFFRQX2M | 0.086 | 0.000 |   0.432 |   19.280 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |  -18.848 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -18.848 | 
     | ALU/\ALU_OUT_reg[8]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -18.848 | 
     +----------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   ALU/\ALU_OUT_reg[15] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[14] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.520
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.280
- Arrival Time                  0.431
= Slack Time                   18.849
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   18.849 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   18.849 | 
     | ALU/\ALU_OUT_reg[14]    | CK ^ -> Q v | SDFFRQX2M | 0.085 | 0.431 |   0.431 |   19.280 | 
     | ALU/\ALU_OUT_reg[15]    | SI v        | SDFFRQX2M | 0.085 | 0.000 |   0.431 |   19.280 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |  -18.849 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -18.849 | 
     | ALU/\ALU_OUT_reg[15]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -18.849 | 
     +----------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   ALU/\ALU_OUT_reg[6] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[5] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.519
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.281
- Arrival Time                  0.430
= Slack Time                   18.851
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   18.851 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   18.851 | 
     | ALU/\ALU_OUT_reg[5]     | CK ^ -> Q v | SDFFRQX2M | 0.084 | 0.430 |   0.430 |   19.281 | 
     | ALU/\ALU_OUT_reg[6]     | SI v        | SDFFRQX2M | 0.084 | 0.000 |   0.430 |   19.281 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |  -18.851 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -18.851 | 
     | ALU/\ALU_OUT_reg[6]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -18.851 | 
     +----------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   ALU/\ALU_OUT_reg[14] /SI (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: ALU/\ALU_OUT_reg[13] /Q  (v) triggered by  leading edge of 'ALU_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.518
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.281
- Arrival Time                  0.425
= Slack Time                   18.856
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   18.856 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   18.856 | 
     | ALU/\ALU_OUT_reg[13]    | CK ^ -> Q v | SDFFRQX2M | 0.080 | 0.425 |   0.425 |   19.281 | 
     | ALU/\ALU_OUT_reg[14]    | SI v        | SDFFRQX2M | 0.080 | 0.000 |   0.425 |   19.281 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |  -18.856 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -18.856 | 
     | ALU/\ALU_OUT_reg[14]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -18.856 | 
     +----------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin CLK_DIV_1/\counter_reg[0] /CK 
Endpoint:   CLK_DIV_1/\counter_reg[0] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][7] /Q   (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.420
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.380
- Arrival Time                  4.614
= Slack Time                   94.766
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   94.766 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |   94.766 | 
     | Reg_file/\REG_reg[2][7]   | CK ^ -> Q ^ | SDFFSQX2M  | 0.626 | 0.712 |   0.712 |   95.478 | 
     | CLK_DIV_MUX/U20           | A ^ -> Y v  | INVX2M     | 0.134 | 0.114 |   0.826 |   95.592 | 
     | CLK_DIV_MUX/U13           | D v -> Y ^  | NAND4BX1M  | 0.224 | 0.172 |   0.998 |   95.764 | 
     | CLK_DIV_MUX/U11           | A ^ -> Y v  | NOR3X2M    | 0.245 | 0.126 |   1.124 |   95.890 | 
     | CLK_DIV_1/U12             | B v -> Y v  | OR2X2M     | 0.082 | 0.238 |   1.362 |   96.128 | 
     | CLK_DIV_1/U40             | A v -> Y v  | OR2X1M     | 0.116 | 0.254 |   1.616 |   96.382 | 
     | CLK_DIV_1/U42             | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   1.882 |   96.647 | 
     | CLK_DIV_1/U44             | A v -> Y v  | OR2X1M     | 0.148 | 0.291 |   2.173 |   96.939 | 
     | CLK_DIV_1/U47             | C v -> Y ^  | NOR3X1M    | 0.419 | 0.323 |   2.496 |   97.262 | 
     | CLK_DIV_1/U49             | AN ^ -> Y ^ | NAND2BX1M  | 0.111 | 0.189 |   2.685 |   97.451 | 
     | CLK_DIV_1/U59             | A ^ -> Y v  | CLKXOR2X2M | 0.101 | 0.225 |   2.910 |   97.676 | 
     | CLK_DIV_1/U60             | D v -> Y ^  | NOR4X1M    | 0.345 | 0.304 |   3.214 |   97.980 | 
     | CLK_DIV_1/U61             | D ^ -> Y ^  | AND4X1M    | 0.177 | 0.319 |   3.533 |   98.299 | 
     | CLK_DIV_1/U20             | B0 ^ -> Y ^ | AO2B2X2M   | 0.088 | 0.197 |   3.730 |   98.496 | 
     | CLK_DIV_1/U19             | B ^ -> Y v  | NAND2X2M   | 0.126 | 0.084 |   3.814 |   98.580 | 
     | CLK_DIV_1/U7              | A v -> Y ^  | INVX2M     | 0.062 | 0.069 |   3.883 |   98.649 | 
     | CLK_DIV_1/U6              | B0 ^ -> Y v | AOI2B1X1M  | 0.166 | 0.068 |   3.951 |   98.717 | 
     | CLK_DIV_1/U5              | AN v -> Y v | NOR2BX2M   | 0.149 | 0.215 |   4.167 |   98.932 | 
     | CLK_DIV_1/U32             | B1 v -> Y v | AO22X1M    | 0.131 | 0.447 |   4.614 |   99.380 | 
     | CLK_DIV_1/\counter_reg[0] | D v         | SDFFRQX2M  | 0.131 | 0.000 |   4.614 |   99.380 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |  -94.766 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |  -94.766 | 
     | CLK_DIV_1/\counter_reg[0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -94.766 | 
     +-----------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin CLK_DIV_1/\counter_reg[6] /CK 
Endpoint:   CLK_DIV_1/\counter_reg[6] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][7] /Q   (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.419
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.381
- Arrival Time                  4.608
= Slack Time                   94.774
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   94.774 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |   94.774 | 
     | Reg_file/\REG_reg[2][7]   | CK ^ -> Q ^ | SDFFSQX2M  | 0.626 | 0.712 |   0.712 |   95.485 | 
     | CLK_DIV_MUX/U20           | A ^ -> Y v  | INVX2M     | 0.134 | 0.114 |   0.826 |   95.600 | 
     | CLK_DIV_MUX/U13           | D v -> Y ^  | NAND4BX1M  | 0.224 | 0.172 |   0.998 |   95.771 | 
     | CLK_DIV_MUX/U11           | A ^ -> Y v  | NOR3X2M    | 0.245 | 0.126 |   1.124 |   95.898 | 
     | CLK_DIV_1/U12             | B v -> Y v  | OR2X2M     | 0.082 | 0.238 |   1.362 |   96.136 | 
     | CLK_DIV_1/U40             | A v -> Y v  | OR2X1M     | 0.116 | 0.254 |   1.616 |   96.390 | 
     | CLK_DIV_1/U42             | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   1.882 |   96.655 | 
     | CLK_DIV_1/U44             | A v -> Y v  | OR2X1M     | 0.148 | 0.291 |   2.173 |   96.947 | 
     | CLK_DIV_1/U47             | C v -> Y ^  | NOR3X1M    | 0.419 | 0.323 |   2.496 |   97.270 | 
     | CLK_DIV_1/U49             | AN ^ -> Y ^ | NAND2BX1M  | 0.111 | 0.189 |   2.685 |   97.459 | 
     | CLK_DIV_1/U59             | A ^ -> Y v  | CLKXOR2X2M | 0.101 | 0.225 |   2.910 |   97.684 | 
     | CLK_DIV_1/U60             | D v -> Y ^  | NOR4X1M    | 0.345 | 0.304 |   3.214 |   97.988 | 
     | CLK_DIV_1/U61             | D ^ -> Y ^  | AND4X1M    | 0.177 | 0.319 |   3.533 |   98.306 | 
     | CLK_DIV_1/U20             | B0 ^ -> Y ^ | AO2B2X2M   | 0.088 | 0.197 |   3.730 |   98.504 | 
     | CLK_DIV_1/U19             | B ^ -> Y v  | NAND2X2M   | 0.126 | 0.084 |   3.814 |   98.588 | 
     | CLK_DIV_1/U7              | A v -> Y ^  | INVX2M     | 0.062 | 0.069 |   3.883 |   98.657 | 
     | CLK_DIV_1/U6              | B0 ^ -> Y v | AOI2B1X1M  | 0.166 | 0.068 |   3.951 |   98.725 | 
     | CLK_DIV_1/U5              | AN v -> Y v | NOR2BX2M   | 0.149 | 0.215 |   4.167 |   98.940 | 
     | CLK_DIV_1/U26             | B1 v -> Y v | AO22X1M    | 0.125 | 0.441 |   4.608 |   99.381 | 
     | CLK_DIV_1/\counter_reg[6] | D v         | SDFFRQX2M  | 0.125 | 0.000 |   4.608 |   99.381 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |  -94.774 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |  -94.774 | 
     | CLK_DIV_1/\counter_reg[6] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -94.774 | 
     +-----------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin CLK_DIV_1/\counter_reg[4] /CK 
Endpoint:   CLK_DIV_1/\counter_reg[4] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][7] /Q   (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.418
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.382
- Arrival Time                  4.602
= Slack Time                   94.781
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   94.781 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |   94.781 | 
     | Reg_file/\REG_reg[2][7]   | CK ^ -> Q ^ | SDFFSQX2M  | 0.626 | 0.712 |   0.712 |   95.493 | 
     | CLK_DIV_MUX/U20           | A ^ -> Y v  | INVX2M     | 0.134 | 0.114 |   0.826 |   95.607 | 
     | CLK_DIV_MUX/U13           | D v -> Y ^  | NAND4BX1M  | 0.224 | 0.172 |   0.998 |   95.779 | 
     | CLK_DIV_MUX/U11           | A ^ -> Y v  | NOR3X2M    | 0.245 | 0.126 |   1.124 |   95.905 | 
     | CLK_DIV_1/U12             | B v -> Y v  | OR2X2M     | 0.082 | 0.238 |   1.362 |   96.143 | 
     | CLK_DIV_1/U40             | A v -> Y v  | OR2X1M     | 0.116 | 0.254 |   1.616 |   96.397 | 
     | CLK_DIV_1/U42             | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   1.882 |   96.663 | 
     | CLK_DIV_1/U44             | A v -> Y v  | OR2X1M     | 0.148 | 0.291 |   2.173 |   96.954 | 
     | CLK_DIV_1/U47             | C v -> Y ^  | NOR3X1M    | 0.419 | 0.323 |   2.496 |   97.277 | 
     | CLK_DIV_1/U49             | AN ^ -> Y ^ | NAND2BX1M  | 0.111 | 0.189 |   2.685 |   97.466 | 
     | CLK_DIV_1/U59             | A ^ -> Y v  | CLKXOR2X2M | 0.101 | 0.225 |   2.910 |   97.691 | 
     | CLK_DIV_1/U60             | D v -> Y ^  | NOR4X1M    | 0.345 | 0.304 |   3.214 |   97.995 | 
     | CLK_DIV_1/U61             | D ^ -> Y ^  | AND4X1M    | 0.177 | 0.319 |   3.533 |   98.314 | 
     | CLK_DIV_1/U20             | B0 ^ -> Y ^ | AO2B2X2M   | 0.088 | 0.197 |   3.730 |   98.511 | 
     | CLK_DIV_1/U19             | B ^ -> Y v  | NAND2X2M   | 0.126 | 0.084 |   3.814 |   98.595 | 
     | CLK_DIV_1/U7              | A v -> Y ^  | INVX2M     | 0.062 | 0.069 |   3.883 |   98.664 | 
     | CLK_DIV_1/U6              | B0 ^ -> Y v | AOI2B1X1M  | 0.166 | 0.068 |   3.951 |   98.732 | 
     | CLK_DIV_1/U5              | AN v -> Y v | NOR2BX2M   | 0.149 | 0.215 |   4.167 |   98.948 | 
     | CLK_DIV_1/U28             | B1 v -> Y v | AO22X1M    | 0.119 | 0.435 |   4.601 |   99.382 | 
     | CLK_DIV_1/\counter_reg[4] | D v         | SDFFRQX2M  | 0.119 | 0.000 |   4.602 |   99.382 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |  -94.781 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |  -94.781 | 
     | CLK_DIV_1/\counter_reg[4] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -94.781 | 
     +-----------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin CLK_DIV_1/\counter_reg[5] /CK 
Endpoint:   CLK_DIV_1/\counter_reg[5] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][7] /Q   (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.416
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.384
- Arrival Time                  4.591
= Slack Time                   94.794
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   94.794 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |   94.794 | 
     | Reg_file/\REG_reg[2][7]   | CK ^ -> Q ^ | SDFFSQX2M  | 0.626 | 0.712 |   0.712 |   95.505 | 
     | CLK_DIV_MUX/U20           | A ^ -> Y v  | INVX2M     | 0.134 | 0.114 |   0.826 |   95.620 | 
     | CLK_DIV_MUX/U13           | D v -> Y ^  | NAND4BX1M  | 0.224 | 0.172 |   0.998 |   95.792 | 
     | CLK_DIV_MUX/U11           | A ^ -> Y v  | NOR3X2M    | 0.245 | 0.126 |   1.124 |   95.918 | 
     | CLK_DIV_1/U12             | B v -> Y v  | OR2X2M     | 0.082 | 0.238 |   1.362 |   96.156 | 
     | CLK_DIV_1/U40             | A v -> Y v  | OR2X1M     | 0.116 | 0.254 |   1.616 |   96.410 | 
     | CLK_DIV_1/U42             | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   1.882 |   96.675 | 
     | CLK_DIV_1/U44             | A v -> Y v  | OR2X1M     | 0.148 | 0.291 |   2.173 |   96.967 | 
     | CLK_DIV_1/U47             | C v -> Y ^  | NOR3X1M    | 0.419 | 0.323 |   2.496 |   97.290 | 
     | CLK_DIV_1/U49             | AN ^ -> Y ^ | NAND2BX1M  | 0.111 | 0.189 |   2.685 |   97.479 | 
     | CLK_DIV_1/U59             | A ^ -> Y v  | CLKXOR2X2M | 0.101 | 0.225 |   2.910 |   97.704 | 
     | CLK_DIV_1/U60             | D v -> Y ^  | NOR4X1M    | 0.345 | 0.304 |   3.214 |   98.008 | 
     | CLK_DIV_1/U61             | D ^ -> Y ^  | AND4X1M    | 0.177 | 0.319 |   3.533 |   98.326 | 
     | CLK_DIV_1/U20             | B0 ^ -> Y ^ | AO2B2X2M   | 0.088 | 0.197 |   3.730 |   98.524 | 
     | CLK_DIV_1/U19             | B ^ -> Y v  | NAND2X2M   | 0.126 | 0.084 |   3.814 |   98.608 | 
     | CLK_DIV_1/U7              | A v -> Y ^  | INVX2M     | 0.062 | 0.069 |   3.883 |   98.677 | 
     | CLK_DIV_1/U6              | B0 ^ -> Y v | AOI2B1X1M  | 0.166 | 0.068 |   3.951 |   98.745 | 
     | CLK_DIV_1/U5              | AN v -> Y v | NOR2BX2M   | 0.149 | 0.215 |   4.167 |   98.960 | 
     | CLK_DIV_1/U27             | B1 v -> Y v | AO22X1M    | 0.110 | 0.424 |   4.591 |   99.384 | 
     | CLK_DIV_1/\counter_reg[5] | D v         | SDFFRQX2M  | 0.110 | 0.000 |   4.591 |   99.384 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |  -94.794 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |  -94.794 | 
     | CLK_DIV_1/\counter_reg[5] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -94.794 | 
     +-----------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin CLK_DIV_1/\counter_reg[1] /CK 
Endpoint:   CLK_DIV_1/\counter_reg[1] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][7] /Q   (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.385
- Arrival Time                  4.588
= Slack Time                   94.797
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   94.797 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |   94.797 | 
     | Reg_file/\REG_reg[2][7]   | CK ^ -> Q ^ | SDFFSQX2M  | 0.626 | 0.712 |   0.712 |   95.509 | 
     | CLK_DIV_MUX/U20           | A ^ -> Y v  | INVX2M     | 0.134 | 0.114 |   0.826 |   95.623 | 
     | CLK_DIV_MUX/U13           | D v -> Y ^  | NAND4BX1M  | 0.224 | 0.172 |   0.998 |   95.795 | 
     | CLK_DIV_MUX/U11           | A ^ -> Y v  | NOR3X2M    | 0.245 | 0.126 |   1.124 |   95.921 | 
     | CLK_DIV_1/U12             | B v -> Y v  | OR2X2M     | 0.082 | 0.238 |   1.362 |   96.159 | 
     | CLK_DIV_1/U40             | A v -> Y v  | OR2X1M     | 0.116 | 0.254 |   1.616 |   96.413 | 
     | CLK_DIV_1/U42             | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   1.882 |   96.679 | 
     | CLK_DIV_1/U44             | A v -> Y v  | OR2X1M     | 0.148 | 0.291 |   2.173 |   96.970 | 
     | CLK_DIV_1/U47             | C v -> Y ^  | NOR3X1M    | 0.419 | 0.323 |   2.496 |   97.293 | 
     | CLK_DIV_1/U49             | AN ^ -> Y ^ | NAND2BX1M  | 0.111 | 0.189 |   2.685 |   97.482 | 
     | CLK_DIV_1/U59             | A ^ -> Y v  | CLKXOR2X2M | 0.101 | 0.225 |   2.910 |   97.708 | 
     | CLK_DIV_1/U60             | D v -> Y ^  | NOR4X1M    | 0.345 | 0.304 |   3.214 |   98.011 | 
     | CLK_DIV_1/U61             | D ^ -> Y ^  | AND4X1M    | 0.177 | 0.319 |   3.533 |   98.330 | 
     | CLK_DIV_1/U20             | B0 ^ -> Y ^ | AO2B2X2M   | 0.088 | 0.197 |   3.730 |   98.527 | 
     | CLK_DIV_1/U19             | B ^ -> Y v  | NAND2X2M   | 0.126 | 0.084 |   3.814 |   98.611 | 
     | CLK_DIV_1/U7              | A v -> Y ^  | INVX2M     | 0.062 | 0.069 |   3.883 |   98.680 | 
     | CLK_DIV_1/U6              | B0 ^ -> Y v | AOI2B1X1M  | 0.166 | 0.068 |   3.951 |   98.748 | 
     | CLK_DIV_1/U5              | AN v -> Y v | NOR2BX2M   | 0.149 | 0.215 |   4.167 |   98.964 | 
     | CLK_DIV_1/U31             | B1 v -> Y v | AO22X1M    | 0.107 | 0.421 |   4.588 |   99.385 | 
     | CLK_DIV_1/\counter_reg[1] | D v         | SDFFRQX2M  | 0.107 | 0.000 |   4.588 |   99.385 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |  -94.797 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |  -94.797 | 
     | CLK_DIV_1/\counter_reg[1] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -94.797 | 
     +-----------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin CLK_DIV_1/\counter_reg[7] /CK 
Endpoint:   CLK_DIV_1/\counter_reg[7] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][7] /Q   (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.385
- Arrival Time                  4.587
= Slack Time                   94.798
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   94.798 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |   94.798 | 
     | Reg_file/\REG_reg[2][7]   | CK ^ -> Q ^ | SDFFSQX2M  | 0.626 | 0.712 |   0.712 |   95.509 | 
     | CLK_DIV_MUX/U20           | A ^ -> Y v  | INVX2M     | 0.134 | 0.114 |   0.826 |   95.624 | 
     | CLK_DIV_MUX/U13           | D v -> Y ^  | NAND4BX1M  | 0.224 | 0.172 |   0.998 |   95.796 | 
     | CLK_DIV_MUX/U11           | A ^ -> Y v  | NOR3X2M    | 0.245 | 0.126 |   1.124 |   95.922 | 
     | CLK_DIV_1/U12             | B v -> Y v  | OR2X2M     | 0.082 | 0.238 |   1.362 |   96.160 | 
     | CLK_DIV_1/U40             | A v -> Y v  | OR2X1M     | 0.116 | 0.254 |   1.616 |   96.414 | 
     | CLK_DIV_1/U42             | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   1.882 |   96.679 | 
     | CLK_DIV_1/U44             | A v -> Y v  | OR2X1M     | 0.148 | 0.291 |   2.173 |   96.971 | 
     | CLK_DIV_1/U47             | C v -> Y ^  | NOR3X1M    | 0.419 | 0.323 |   2.496 |   97.294 | 
     | CLK_DIV_1/U49             | AN ^ -> Y ^ | NAND2BX1M  | 0.111 | 0.189 |   2.685 |   97.483 | 
     | CLK_DIV_1/U59             | A ^ -> Y v  | CLKXOR2X2M | 0.101 | 0.225 |   2.910 |   97.708 | 
     | CLK_DIV_1/U60             | D v -> Y ^  | NOR4X1M    | 0.345 | 0.304 |   3.214 |   98.012 | 
     | CLK_DIV_1/U61             | D ^ -> Y ^  | AND4X1M    | 0.177 | 0.319 |   3.533 |   98.330 | 
     | CLK_DIV_1/U20             | B0 ^ -> Y ^ | AO2B2X2M   | 0.088 | 0.197 |   3.730 |   98.528 | 
     | CLK_DIV_1/U19             | B ^ -> Y v  | NAND2X2M   | 0.126 | 0.084 |   3.814 |   98.612 | 
     | CLK_DIV_1/U7              | A v -> Y ^  | INVX2M     | 0.062 | 0.069 |   3.883 |   98.681 | 
     | CLK_DIV_1/U6              | B0 ^ -> Y v | AOI2B1X1M  | 0.166 | 0.068 |   3.951 |   98.749 | 
     | CLK_DIV_1/U5              | AN v -> Y v | NOR2BX2M   | 0.149 | 0.215 |   4.167 |   98.964 | 
     | CLK_DIV_1/U25             | B1 v -> Y v | AO22X1M    | 0.107 | 0.421 |   4.587 |   99.385 | 
     | CLK_DIV_1/\counter_reg[7] | D v         | SDFFRQX2M  | 0.107 | 0.000 |   4.587 |   99.385 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |  -94.798 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |  -94.798 | 
     | CLK_DIV_1/\counter_reg[7] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -94.798 | 
     +-----------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin CLK_DIV_1/\counter_reg[3] /CK 
Endpoint:   CLK_DIV_1/\counter_reg[3] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][7] /Q   (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.385
- Arrival Time                  4.587
= Slack Time                   94.798
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   94.798 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |   94.798 | 
     | Reg_file/\REG_reg[2][7]   | CK ^ -> Q ^ | SDFFSQX2M  | 0.626 | 0.712 |   0.712 |   95.510 | 
     | CLK_DIV_MUX/U20           | A ^ -> Y v  | INVX2M     | 0.134 | 0.114 |   0.826 |   95.624 | 
     | CLK_DIV_MUX/U13           | D v -> Y ^  | NAND4BX1M  | 0.224 | 0.172 |   0.998 |   95.796 | 
     | CLK_DIV_MUX/U11           | A ^ -> Y v  | NOR3X2M    | 0.245 | 0.126 |   1.124 |   95.922 | 
     | CLK_DIV_1/U12             | B v -> Y v  | OR2X2M     | 0.082 | 0.238 |   1.362 |   96.160 | 
     | CLK_DIV_1/U40             | A v -> Y v  | OR2X1M     | 0.116 | 0.254 |   1.616 |   96.414 | 
     | CLK_DIV_1/U42             | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   1.882 |   96.679 | 
     | CLK_DIV_1/U44             | A v -> Y v  | OR2X1M     | 0.148 | 0.291 |   2.173 |   96.971 | 
     | CLK_DIV_1/U47             | C v -> Y ^  | NOR3X1M    | 0.419 | 0.323 |   2.496 |   97.294 | 
     | CLK_DIV_1/U49             | AN ^ -> Y ^ | NAND2BX1M  | 0.111 | 0.189 |   2.685 |   97.483 | 
     | CLK_DIV_1/U59             | A ^ -> Y v  | CLKXOR2X2M | 0.101 | 0.225 |   2.910 |   97.708 | 
     | CLK_DIV_1/U60             | D v -> Y ^  | NOR4X1M    | 0.345 | 0.304 |   3.214 |   98.012 | 
     | CLK_DIV_1/U61             | D ^ -> Y ^  | AND4X1M    | 0.177 | 0.319 |   3.533 |   98.331 | 
     | CLK_DIV_1/U20             | B0 ^ -> Y ^ | AO2B2X2M   | 0.088 | 0.197 |   3.730 |   98.528 | 
     | CLK_DIV_1/U19             | B ^ -> Y v  | NAND2X2M   | 0.126 | 0.084 |   3.814 |   98.612 | 
     | CLK_DIV_1/U7              | A v -> Y ^  | INVX2M     | 0.062 | 0.069 |   3.883 |   98.681 | 
     | CLK_DIV_1/U6              | B0 ^ -> Y v | AOI2B1X1M  | 0.166 | 0.068 |   3.951 |   98.749 | 
     | CLK_DIV_1/U5              | AN v -> Y v | NOR2BX2M   | 0.149 | 0.215 |   4.167 |   98.964 | 
     | CLK_DIV_1/U29             | B1 v -> Y v | AO22X1M    | 0.107 | 0.421 |   4.587 |   99.385 | 
     | CLK_DIV_1/\counter_reg[3] | D v         | SDFFRQX2M  | 0.107 | 0.000 |   4.587 |   99.385 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |  -94.798 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |  -94.798 | 
     | CLK_DIV_1/\counter_reg[3] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -94.798 | 
     +-----------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin CLK_DIV_1/\counter_reg[2] /CK 
Endpoint:   CLK_DIV_1/\counter_reg[2] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][7] /Q   (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.385
- Arrival Time                  4.586
= Slack Time                   94.799
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   94.799 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |   94.799 | 
     | Reg_file/\REG_reg[2][7]   | CK ^ -> Q ^ | SDFFSQX2M  | 0.626 | 0.712 |   0.712 |   95.511 | 
     | CLK_DIV_MUX/U20           | A ^ -> Y v  | INVX2M     | 0.134 | 0.114 |   0.826 |   95.625 | 
     | CLK_DIV_MUX/U13           | D v -> Y ^  | NAND4BX1M  | 0.224 | 0.172 |   0.998 |   95.797 | 
     | CLK_DIV_MUX/U11           | A ^ -> Y v  | NOR3X2M    | 0.245 | 0.126 |   1.124 |   95.923 | 
     | CLK_DIV_1/U12             | B v -> Y v  | OR2X2M     | 0.082 | 0.238 |   1.362 |   96.161 | 
     | CLK_DIV_1/U40             | A v -> Y v  | OR2X1M     | 0.116 | 0.254 |   1.616 |   96.415 | 
     | CLK_DIV_1/U42             | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   1.882 |   96.681 | 
     | CLK_DIV_1/U44             | A v -> Y v  | OR2X1M     | 0.148 | 0.291 |   2.173 |   96.972 | 
     | CLK_DIV_1/U47             | C v -> Y ^  | NOR3X1M    | 0.419 | 0.323 |   2.496 |   97.295 | 
     | CLK_DIV_1/U49             | AN ^ -> Y ^ | NAND2BX1M  | 0.111 | 0.189 |   2.685 |   97.484 | 
     | CLK_DIV_1/U59             | A ^ -> Y v  | CLKXOR2X2M | 0.101 | 0.225 |   2.910 |   97.709 | 
     | CLK_DIV_1/U60             | D v -> Y ^  | NOR4X1M    | 0.345 | 0.304 |   3.214 |   98.013 | 
     | CLK_DIV_1/U61             | D ^ -> Y ^  | AND4X1M    | 0.177 | 0.319 |   3.533 |   98.332 | 
     | CLK_DIV_1/U20             | B0 ^ -> Y ^ | AO2B2X2M   | 0.088 | 0.197 |   3.730 |   98.529 | 
     | CLK_DIV_1/U19             | B ^ -> Y v  | NAND2X2M   | 0.126 | 0.084 |   3.814 |   98.613 | 
     | CLK_DIV_1/U7              | A v -> Y ^  | INVX2M     | 0.062 | 0.069 |   3.883 |   98.682 | 
     | CLK_DIV_1/U6              | B0 ^ -> Y v | AOI2B1X1M  | 0.166 | 0.068 |   3.951 |   98.750 | 
     | CLK_DIV_1/U5              | AN v -> Y v | NOR2BX2M   | 0.149 | 0.215 |   4.167 |   98.965 | 
     | CLK_DIV_1/U30             | B1 v -> Y v | AO22X1M    | 0.106 | 0.420 |   4.586 |   99.385 | 
     | CLK_DIV_1/\counter_reg[2] | D v         | SDFFRQX2M  | 0.106 | 0.000 |   4.586 |   99.385 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |  -94.799 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |  -94.799 | 
     | CLK_DIV_1/\counter_reg[2] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -94.799 | 
     +-----------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin UART_RX/DUT6/\p_data_reg[7] /CK 
Endpoint:   UART_RX/DUT6/\p_data_reg[7] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][2] /Q     (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.416
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.384
- Arrival Time                  4.385
= Slack Time                   94.999
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |              |            |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^   |            | 0.000 |       |   0.000 |   94.999 | 
     | U0_mux2X1/U1                | B ^ -> Y ^   | MX2X6M     | 0.000 | 0.000 |   0.000 |   94.999 | 
     | Reg_file/\REG_reg[2][2]     | CK ^ -> Q v  | SDFFRQX4M  | 0.428 | 0.712 |   0.712 |   95.711 | 
     | UART_RX/DUT0/U11            | B v -> Y v   | OR2X2M     | 0.079 | 0.281 |   0.994 |   95.993 | 
     | UART_RX/DUT0/U33            | A v -> Y v   | OR2X1M     | 0.114 | 0.251 |   1.245 |   96.244 | 
     | UART_RX/DUT0/U35            | A v -> Y v   | OR2X1M     | 0.118 | 0.263 |   1.508 |   96.507 | 
     | UART_RX/DUT0/U37            | A v -> Y v   | OR2X1M     | 0.128 | 0.273 |   1.781 |   96.780 | 
     | UART_RX/DUT0/U40            | A0 v -> Y v  | AO21XLM    | 0.115 | 0.304 |   2.085 |   97.084 | 
     | UART_RX/DUT0/U45            | BN v -> Y v  | NAND4BBX1M | 0.311 | 0.356 |   2.440 |   97.439 | 
     | UART_RX/DUT0/U49            | A v -> Y ^   | NOR4X1M    | 0.640 | 0.410 |   2.850 |   97.849 | 
     | UART_RX/DUT0/U7             | A ^ -> Y v   | INVX2M     | 0.218 | 0.213 |   3.064 |   98.063 | 
     | UART_RX/DUT0/U6             | A v -> Y ^   | NOR2X2M    | 0.330 | 0.250 |   3.313 |   98.312 | 
     | UART_RX/DUT6/U18            | A ^ -> Y v   | NAND2X2M   | 0.212 | 0.206 |   3.519 |   98.518 | 
     | UART_RX/DUT6/U25            | A v -> Y ^   | NOR3X2M    | 0.640 | 0.415 |   3.934 |   98.933 | 
     | UART_RX/DUT6/U19            | A ^ -> Y v   | NAND2X2M   | 0.205 | 0.186 |   4.121 |   99.120 | 
     | UART_RX/DUT6/U26            | A1N v -> Y v | OAI2BB2X1M | 0.109 | 0.265 |   4.385 |   99.384 | 
     | UART_RX/DUT6/\p_data_reg[7] | D v          | SDFFRQX2M  | 0.109 | 0.000 |   4.385 |   99.384 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |           | 0.000 |       |   0.000 |  -94.999 | 
     | U2_mux2X1/U1                | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |  -94.999 | 
     | UART_RX/DUT6/\p_data_reg[7] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -94.999 | 
     +-------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin UART_RX/DUT6/\p_data_reg[4] /CK 
Endpoint:   UART_RX/DUT6/\p_data_reg[4] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][2] /Q     (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.420
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.380
- Arrival Time                  4.381
= Slack Time                   94.999
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |              |            |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^   |            | 0.000 |       |   0.000 |   94.999 | 
     | U0_mux2X1/U1                | B ^ -> Y ^   | MX2X6M     | 0.000 | 0.000 |   0.000 |   94.999 | 
     | Reg_file/\REG_reg[2][2]     | CK ^ -> Q v  | SDFFRQX4M  | 0.428 | 0.712 |   0.712 |   95.711 | 
     | UART_RX/DUT0/U11            | B v -> Y v   | OR2X2M     | 0.079 | 0.281 |   0.994 |   95.993 | 
     | UART_RX/DUT0/U33            | A v -> Y v   | OR2X1M     | 0.114 | 0.251 |   1.245 |   96.244 | 
     | UART_RX/DUT0/U35            | A v -> Y v   | OR2X1M     | 0.118 | 0.263 |   1.508 |   96.507 | 
     | UART_RX/DUT0/U37            | A v -> Y v   | OR2X1M     | 0.128 | 0.273 |   1.781 |   96.780 | 
     | UART_RX/DUT0/U40            | A0 v -> Y v  | AO21XLM    | 0.115 | 0.304 |   2.085 |   97.084 | 
     | UART_RX/DUT0/U45            | BN v -> Y v  | NAND4BBX1M | 0.311 | 0.356 |   2.440 |   97.439 | 
     | UART_RX/DUT0/U49            | A v -> Y ^   | NOR4X1M    | 0.640 | 0.410 |   2.850 |   97.849 | 
     | UART_RX/DUT0/U7             | A ^ -> Y v   | INVX2M     | 0.218 | 0.213 |   3.064 |   98.063 | 
     | UART_RX/DUT0/U6             | A v -> Y ^   | NOR2X2M    | 0.330 | 0.250 |   3.313 |   98.312 | 
     | UART_RX/DUT6/U18            | A ^ -> Y v   | NAND2X2M   | 0.212 | 0.206 |   3.519 |   98.518 | 
     | UART_RX/DUT6/U25            | A v -> Y ^   | NOR3X2M    | 0.640 | 0.415 |   3.934 |   98.933 | 
     | UART_RX/DUT6/U38            | C ^ -> Y v   | NAND3X2M   | 0.176 | 0.175 |   4.109 |   99.108 | 
     | UART_RX/DUT6/U37            | A1N v -> Y v | OAI2BB2X1M | 0.131 | 0.271 |   4.381 |   99.380 | 
     | UART_RX/DUT6/\p_data_reg[4] | D v          | SDFFRQX2M  | 0.131 | 0.000 |   4.381 |   99.380 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |           | 0.000 |       |   0.000 |  -94.999 | 
     | U2_mux2X1/U1                | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |  -94.999 | 
     | UART_RX/DUT6/\p_data_reg[4] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -94.999 | 
     +-------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin CLK_DIV_1/div_clk_reg/CK 
Endpoint:   CLK_DIV_1/div_clk_reg/D    (v) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: Reg_file/\REG_reg[2][7] /Q (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.410
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.390
- Arrival Time                  4.381
= Slack Time                   95.009
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.000 |       |   0.000 |   95.009 | 
     | U0_mux2X1/U1            | B ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |   95.009 | 
     | Reg_file/\REG_reg[2][7] | CK ^ -> Q ^ | SDFFSQX2M  | 0.626 | 0.712 |   0.712 |   95.721 | 
     | CLK_DIV_MUX/U20         | A ^ -> Y v  | INVX2M     | 0.134 | 0.114 |   0.826 |   95.835 | 
     | CLK_DIV_MUX/U13         | D v -> Y ^  | NAND4BX1M  | 0.224 | 0.172 |   0.998 |   96.007 | 
     | CLK_DIV_MUX/U11         | A ^ -> Y v  | NOR3X2M    | 0.245 | 0.126 |   1.124 |   96.133 | 
     | CLK_DIV_1/U12           | B v -> Y v  | OR2X2M     | 0.082 | 0.238 |   1.362 |   96.371 | 
     | CLK_DIV_1/U40           | A v -> Y v  | OR2X1M     | 0.116 | 0.254 |   1.616 |   96.625 | 
     | CLK_DIV_1/U42           | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   1.882 |   96.891 | 
     | CLK_DIV_1/U44           | A v -> Y v  | OR2X1M     | 0.148 | 0.291 |   2.173 |   97.182 | 
     | CLK_DIV_1/U47           | C v -> Y ^  | NOR3X1M    | 0.419 | 0.323 |   2.496 |   97.505 | 
     | CLK_DIV_1/U49           | AN ^ -> Y ^ | NAND2BX1M  | 0.111 | 0.189 |   2.685 |   97.694 | 
     | CLK_DIV_1/U59           | A ^ -> Y v  | CLKXOR2X2M | 0.101 | 0.225 |   2.910 |   97.919 | 
     | CLK_DIV_1/U60           | D v -> Y ^  | NOR4X1M    | 0.345 | 0.304 |   3.214 |   98.223 | 
     | CLK_DIV_1/U61           | D ^ -> Y ^  | AND4X1M    | 0.177 | 0.319 |   3.533 |   98.542 | 
     | CLK_DIV_1/U20           | B0 ^ -> Y ^ | AO2B2X2M   | 0.088 | 0.197 |   3.730 |   98.739 | 
     | CLK_DIV_1/U19           | B ^ -> Y v  | NAND2X2M   | 0.126 | 0.084 |   3.814 |   98.823 | 
     | CLK_DIV_1/U7            | A v -> Y ^  | INVX2M     | 0.062 | 0.069 |   3.883 |   98.892 | 
     | CLK_DIV_1/U6            | B0 ^ -> Y v | AOI2B1X1M  | 0.166 | 0.068 |   3.951 |   98.960 | 
     | CLK_DIV_1/U24           | A v -> Y ^  | NOR2X2M    | 0.152 | 0.125 |   4.076 |   99.085 | 
     | CLK_DIV_1/U23           | B ^ -> Y v  | CLKXOR2X2M | 0.083 | 0.305 |   4.381 |   99.390 | 
     | CLK_DIV_1/div_clk_reg   | D v         | SDFFRQX2M  | 0.083 | 0.000 |   4.381 |   99.390 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |           |       |       |  Time   |   Time   | 
     |-----------------------+------------+-----------+-------+-------+---------+----------| 
     |                       | scan_clk ^ |           | 0.000 |       |   0.000 |  -95.009 | 
     | U1_mux2X1/U1          | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |  -95.009 | 
     | CLK_DIV_1/div_clk_reg | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -95.009 | 
     +-------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin UART_RX/DUT6/\p_data_reg[6] /CK 
Endpoint:   UART_RX/DUT6/\p_data_reg[6] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][2] /Q     (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.383
- Arrival Time                  4.345
= Slack Time                   95.038
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |              |            |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^   |            | 0.000 |       |   0.000 |   95.038 | 
     | U0_mux2X1/U1                | B ^ -> Y ^   | MX2X6M     | 0.000 | 0.000 |   0.000 |   95.038 | 
     | Reg_file/\REG_reg[2][2]     | CK ^ -> Q v  | SDFFRQX4M  | 0.428 | 0.712 |   0.712 |   95.750 | 
     | UART_RX/DUT0/U11            | B v -> Y v   | OR2X2M     | 0.079 | 0.281 |   0.994 |   96.032 | 
     | UART_RX/DUT0/U33            | A v -> Y v   | OR2X1M     | 0.114 | 0.251 |   1.245 |   96.283 | 
     | UART_RX/DUT0/U35            | A v -> Y v   | OR2X1M     | 0.118 | 0.263 |   1.508 |   96.546 | 
     | UART_RX/DUT0/U37            | A v -> Y v   | OR2X1M     | 0.128 | 0.273 |   1.781 |   96.819 | 
     | UART_RX/DUT0/U40            | A0 v -> Y v  | AO21XLM    | 0.115 | 0.304 |   2.085 |   97.123 | 
     | UART_RX/DUT0/U45            | BN v -> Y v  | NAND4BBX1M | 0.311 | 0.356 |   2.440 |   97.478 | 
     | UART_RX/DUT0/U49            | A v -> Y ^   | NOR4X1M    | 0.640 | 0.410 |   2.850 |   97.889 | 
     | UART_RX/DUT0/U7             | A ^ -> Y v   | INVX2M     | 0.218 | 0.213 |   3.064 |   98.102 | 
     | UART_RX/DUT0/U6             | A v -> Y ^   | NOR2X2M    | 0.330 | 0.250 |   3.313 |   98.351 | 
     | UART_RX/DUT6/U18            | A ^ -> Y v   | NAND2X2M   | 0.212 | 0.206 |   3.519 |   98.557 | 
     | UART_RX/DUT6/U25            | A v -> Y ^   | NOR3X2M    | 0.640 | 0.415 |   3.934 |   98.973 | 
     | UART_RX/DUT6/U42            | A ^ -> Y v   | NAND2X2M   | 0.174 | 0.151 |   4.086 |   99.124 | 
     | UART_RX/DUT6/U41            | A1N v -> Y v | OAI2BB2X1M | 0.115 | 0.260 |   4.345 |   99.383 | 
     | UART_RX/DUT6/\p_data_reg[6] | D v          | SDFFRQX2M  | 0.115 | 0.000 |   4.345 |   99.383 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |           | 0.000 |       |   0.000 |  -95.038 | 
     | U2_mux2X1/U1                | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |  -95.038 | 
     | UART_RX/DUT6/\p_data_reg[6] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -95.038 | 
     +-------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin UART_RX/DUT6/\p_data_reg[2] /CK 
Endpoint:   UART_RX/DUT6/\p_data_reg[2] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][2] /Q     (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.416
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.384
- Arrival Time                  4.329
= Slack Time                   95.055
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |              |            |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^   |            | 0.000 |       |   0.000 |   95.055 | 
     | U0_mux2X1/U1                | B ^ -> Y ^   | MX2X6M     | 0.000 | 0.000 |   0.000 |   95.055 | 
     | Reg_file/\REG_reg[2][2]     | CK ^ -> Q v  | SDFFRQX4M  | 0.428 | 0.712 |   0.712 |   95.767 | 
     | UART_RX/DUT0/U11            | B v -> Y v   | OR2X2M     | 0.079 | 0.281 |   0.994 |   96.048 | 
     | UART_RX/DUT0/U33            | A v -> Y v   | OR2X1M     | 0.114 | 0.251 |   1.245 |   96.300 | 
     | UART_RX/DUT0/U35            | A v -> Y v   | OR2X1M     | 0.118 | 0.263 |   1.508 |   96.563 | 
     | UART_RX/DUT0/U37            | A v -> Y v   | OR2X1M     | 0.128 | 0.273 |   1.781 |   96.835 | 
     | UART_RX/DUT0/U40            | A0 v -> Y v  | AO21XLM    | 0.115 | 0.304 |   2.085 |   97.139 | 
     | UART_RX/DUT0/U45            | BN v -> Y v  | NAND4BBX1M | 0.311 | 0.356 |   2.440 |   97.495 | 
     | UART_RX/DUT0/U49            | A v -> Y ^   | NOR4X1M    | 0.640 | 0.410 |   2.850 |   97.905 | 
     | UART_RX/DUT0/U7             | A ^ -> Y v   | INVX2M     | 0.218 | 0.213 |   3.064 |   98.118 | 
     | UART_RX/DUT0/U6             | A v -> Y ^   | NOR2X2M    | 0.330 | 0.250 |   3.313 |   98.368 | 
     | UART_RX/DUT6/U18            | A ^ -> Y v   | NAND2X2M   | 0.212 | 0.206 |   3.519 |   98.574 | 
     | UART_RX/DUT6/U30            | A v -> Y ^   | NOR2X2M    | 0.218 | 0.184 |   3.703 |   98.758 | 
     | UART_RX/DUT6/U22            | A ^ -> Y v   | INVX2M     | 0.076 | 0.080 |   3.783 |   98.837 | 
     | UART_RX/DUT6/U27            | A v -> Y ^   | NOR2X2M    | 0.297 | 0.196 |   3.979 |   99.033 | 
     | UART_RX/DUT6/U36            | B ^ -> Y v   | NAND2X2M   | 0.114 | 0.112 |   4.090 |   99.145 | 
     | UART_RX/DUT6/U35            | A1N v -> Y v | OAI2BB2X1M | 0.111 | 0.239 |   4.329 |   99.384 | 
     | UART_RX/DUT6/\p_data_reg[2] | D v          | SDFFRQX2M  | 0.111 | 0.000 |   4.329 |   99.384 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |           | 0.000 |       |   0.000 |  -95.055 | 
     | U2_mux2X1/U1                | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |  -95.055 | 
     | UART_RX/DUT6/\p_data_reg[2] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -95.055 | 
     +-------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin UART_RX/DUT6/\p_data_reg[5] /CK 
Endpoint:   UART_RX/DUT6/\p_data_reg[5] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][2] /Q     (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.414
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.386
- Arrival Time                  4.324
= Slack Time                   95.062
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |              |            |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^   |            | 0.000 |       |   0.000 |   95.062 | 
     | U0_mux2X1/U1                | B ^ -> Y ^   | MX2X6M     | 0.000 | 0.000 |   0.000 |   95.062 | 
     | Reg_file/\REG_reg[2][2]     | CK ^ -> Q v  | SDFFRQX4M  | 0.428 | 0.712 |   0.712 |   95.774 | 
     | UART_RX/DUT0/U11            | B v -> Y v   | OR2X2M     | 0.079 | 0.281 |   0.994 |   96.055 | 
     | UART_RX/DUT0/U33            | A v -> Y v   | OR2X1M     | 0.114 | 0.251 |   1.245 |   96.306 | 
     | UART_RX/DUT0/U35            | A v -> Y v   | OR2X1M     | 0.118 | 0.263 |   1.508 |   96.570 | 
     | UART_RX/DUT0/U37            | A v -> Y v   | OR2X1M     | 0.128 | 0.273 |   1.781 |   96.842 | 
     | UART_RX/DUT0/U40            | A0 v -> Y v  | AO21XLM    | 0.115 | 0.304 |   2.085 |   97.146 | 
     | UART_RX/DUT0/U45            | BN v -> Y v  | NAND4BBX1M | 0.311 | 0.356 |   2.440 |   97.502 | 
     | UART_RX/DUT0/U49            | A v -> Y ^   | NOR4X1M    | 0.640 | 0.410 |   2.850 |   97.912 | 
     | UART_RX/DUT0/U7             | A ^ -> Y v   | INVX2M     | 0.218 | 0.213 |   3.064 |   98.125 | 
     | UART_RX/DUT0/U6             | A v -> Y ^   | NOR2X2M    | 0.330 | 0.250 |   3.313 |   98.375 | 
     | UART_RX/DUT6/U18            | A ^ -> Y v   | NAND2X2M   | 0.212 | 0.206 |   3.519 |   98.580 | 
     | UART_RX/DUT6/U25            | A v -> Y ^   | NOR3X2M    | 0.640 | 0.415 |   3.934 |   98.996 | 
     | UART_RX/DUT6/U40            | A ^ -> Y v   | NAND2X2M   | 0.165 | 0.141 |   4.076 |   99.137 | 
     | UART_RX/DUT6/U39            | A1N v -> Y v | OAI2BB2X1M | 0.104 | 0.248 |   4.324 |   99.386 | 
     | UART_RX/DUT6/\p_data_reg[5] | D v          | SDFFRQX2M  | 0.104 | 0.000 |   4.324 |   99.386 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |           | 0.000 |       |   0.000 |  -95.062 | 
     | U2_mux2X1/U1                | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |  -95.062 | 
     | UART_RX/DUT6/\p_data_reg[5] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -95.062 | 
     +-------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin UART_RX/DUT6/\p_data_reg[3] /CK 
Endpoint:   UART_RX/DUT6/\p_data_reg[3] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][2] /Q     (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.414
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.386
- Arrival Time                  4.322
= Slack Time                   95.064
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |              |            |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^   |            | 0.000 |       |   0.000 |   95.064 | 
     | U0_mux2X1/U1                | B ^ -> Y ^   | MX2X6M     | 0.000 | 0.000 |   0.000 |   95.064 | 
     | Reg_file/\REG_reg[2][2]     | CK ^ -> Q v  | SDFFRQX4M  | 0.428 | 0.712 |   0.712 |   95.776 | 
     | UART_RX/DUT0/U11            | B v -> Y v   | OR2X2M     | 0.079 | 0.281 |   0.994 |   96.057 | 
     | UART_RX/DUT0/U33            | A v -> Y v   | OR2X1M     | 0.114 | 0.251 |   1.245 |   96.309 | 
     | UART_RX/DUT0/U35            | A v -> Y v   | OR2X1M     | 0.118 | 0.263 |   1.508 |   96.572 | 
     | UART_RX/DUT0/U37            | A v -> Y v   | OR2X1M     | 0.128 | 0.273 |   1.781 |   96.844 | 
     | UART_RX/DUT0/U40            | A0 v -> Y v  | AO21XLM    | 0.115 | 0.304 |   2.085 |   97.148 | 
     | UART_RX/DUT0/U45            | BN v -> Y v  | NAND4BBX1M | 0.311 | 0.356 |   2.440 |   97.504 | 
     | UART_RX/DUT0/U49            | A v -> Y ^   | NOR4X1M    | 0.640 | 0.410 |   2.850 |   97.914 | 
     | UART_RX/DUT0/U7             | A ^ -> Y v   | INVX2M     | 0.218 | 0.213 |   3.064 |   98.128 | 
     | UART_RX/DUT0/U6             | A v -> Y ^   | NOR2X2M    | 0.330 | 0.250 |   3.313 |   98.377 | 
     | UART_RX/DUT6/U18            | A ^ -> Y v   | NAND2X2M   | 0.212 | 0.206 |   3.519 |   98.583 | 
     | UART_RX/DUT6/U30            | A v -> Y ^   | NOR2X2M    | 0.218 | 0.184 |   3.703 |   98.767 | 
     | UART_RX/DUT6/U22            | A ^ -> Y v   | INVX2M     | 0.076 | 0.080 |   3.783 |   98.846 | 
     | UART_RX/DUT6/U27            | A v -> Y ^   | NOR2X2M    | 0.297 | 0.196 |   3.979 |   99.043 | 
     | UART_RX/DUT6/U32            | B ^ -> Y v   | NAND2X2M   | 0.106 | 0.112 |   4.091 |   99.155 | 
     | UART_RX/DUT6/U31            | A1N v -> Y v | OAI2BB2X1M | 0.104 | 0.231 |   4.322 |   99.386 | 
     | UART_RX/DUT6/\p_data_reg[3] | D v          | SDFFRQX2M  | 0.104 | 0.000 |   4.322 |   99.386 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |           | 0.000 |       |   0.000 |  -95.064 | 
     | U2_mux2X1/U1                | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |  -95.064 | 
     | UART_RX/DUT6/\p_data_reg[3] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -95.064 | 
     +-------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin UART_RX/DUT6/\p_data_reg[1] /CK 
Endpoint:   UART_RX/DUT6/\p_data_reg[1] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][2] /Q     (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.385
- Arrival Time                  4.314
= Slack Time                   95.071
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |              |            |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^   |            | 0.000 |       |   0.000 |   95.071 | 
     | U0_mux2X1/U1                | B ^ -> Y ^   | MX2X6M     | 0.000 | 0.000 |   0.000 |   95.071 | 
     | Reg_file/\REG_reg[2][2]     | CK ^ -> Q v  | SDFFRQX4M  | 0.428 | 0.712 |   0.712 |   95.783 | 
     | UART_RX/DUT0/U11            | B v -> Y v   | OR2X2M     | 0.079 | 0.281 |   0.994 |   96.065 | 
     | UART_RX/DUT0/U33            | A v -> Y v   | OR2X1M     | 0.114 | 0.251 |   1.245 |   96.316 | 
     | UART_RX/DUT0/U35            | A v -> Y v   | OR2X1M     | 0.118 | 0.263 |   1.508 |   96.579 | 
     | UART_RX/DUT0/U37            | A v -> Y v   | OR2X1M     | 0.128 | 0.273 |   1.781 |   96.852 | 
     | UART_RX/DUT0/U40            | A0 v -> Y v  | AO21XLM    | 0.115 | 0.304 |   2.085 |   97.156 | 
     | UART_RX/DUT0/U45            | BN v -> Y v  | NAND4BBX1M | 0.311 | 0.356 |   2.440 |   97.511 | 
     | UART_RX/DUT0/U49            | A v -> Y ^   | NOR4X1M    | 0.640 | 0.410 |   2.850 |   97.921 | 
     | UART_RX/DUT0/U7             | A ^ -> Y v   | INVX2M     | 0.218 | 0.213 |   3.064 |   98.135 | 
     | UART_RX/DUT0/U6             | A v -> Y ^   | NOR2X2M    | 0.330 | 0.250 |   3.313 |   98.384 | 
     | UART_RX/DUT6/U18            | A ^ -> Y v   | NAND2X2M   | 0.212 | 0.206 |   3.519 |   98.590 | 
     | UART_RX/DUT6/U30            | A v -> Y ^   | NOR2X2M    | 0.218 | 0.184 |   3.703 |   98.774 | 
     | UART_RX/DUT6/U22            | A ^ -> Y v   | INVX2M     | 0.076 | 0.080 |   3.783 |   98.853 | 
     | UART_RX/DUT6/U27            | A v -> Y ^   | NOR2X2M    | 0.297 | 0.196 |   3.979 |   99.050 | 
     | UART_RX/DUT6/U34            | A ^ -> Y v   | NAND2X2M   | 0.104 | 0.102 |   4.081 |   99.152 | 
     | UART_RX/DUT6/U33            | A1N v -> Y v | OAI2BB2X1M | 0.107 | 0.233 |   4.314 |   99.385 | 
     | UART_RX/DUT6/\p_data_reg[1] | D v          | SDFFRQX2M  | 0.107 | 0.000 |   4.314 |   99.385 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |           | 0.000 |       |   0.000 |  -95.071 | 
     | U2_mux2X1/U1                | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |  -95.071 | 
     | UART_RX/DUT6/\p_data_reg[1] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -95.071 | 
     +-------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin CLK_DIV_1/flag_reg/CK 
Endpoint:   CLK_DIV_1/flag_reg/D       (v) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: Reg_file/\REG_reg[2][7] /Q (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.409
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.391
- Arrival Time                  4.245
= Slack Time                   95.146
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |            |       |       |  Time   |   Time   | 
     |-------------------------+-------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^  |            | 0.000 |       |   0.000 |   95.146 | 
     | U0_mux2X1/U1            | B ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |   95.146 | 
     | Reg_file/\REG_reg[2][7] | CK ^ -> Q ^ | SDFFSQX2M  | 0.626 | 0.712 |   0.712 |   95.857 | 
     | CLK_DIV_MUX/U20         | A ^ -> Y v  | INVX2M     | 0.134 | 0.114 |   0.826 |   95.972 | 
     | CLK_DIV_MUX/U13         | D v -> Y ^  | NAND4BX1M  | 0.224 | 0.172 |   0.998 |   96.144 | 
     | CLK_DIV_MUX/U11         | A ^ -> Y v  | NOR3X2M    | 0.245 | 0.126 |   1.124 |   96.270 | 
     | CLK_DIV_1/U12           | B v -> Y v  | OR2X2M     | 0.082 | 0.238 |   1.362 |   96.508 | 
     | CLK_DIV_1/U40           | A v -> Y v  | OR2X1M     | 0.116 | 0.254 |   1.616 |   96.762 | 
     | CLK_DIV_1/U42           | A v -> Y v  | OR2X1M     | 0.120 | 0.266 |   1.882 |   97.027 | 
     | CLK_DIV_1/U44           | A v -> Y v  | OR2X1M     | 0.148 | 0.291 |   2.173 |   97.319 | 
     | CLK_DIV_1/U47           | C v -> Y ^  | NOR3X1M    | 0.419 | 0.323 |   2.496 |   97.642 | 
     | CLK_DIV_1/U49           | AN ^ -> Y ^ | NAND2BX1M  | 0.111 | 0.189 |   2.685 |   97.831 | 
     | CLK_DIV_1/U59           | A ^ -> Y v  | CLKXOR2X2M | 0.101 | 0.225 |   2.910 |   98.056 | 
     | CLK_DIV_1/U60           | D v -> Y ^  | NOR4X1M    | 0.345 | 0.304 |   3.214 |   98.360 | 
     | CLK_DIV_1/U61           | D ^ -> Y ^  | AND4X1M    | 0.177 | 0.319 |   3.533 |   98.678 | 
     | CLK_DIV_1/U20           | B0 ^ -> Y ^ | AO2B2X2M   | 0.088 | 0.197 |   3.730 |   98.876 | 
     | CLK_DIV_1/U19           | B ^ -> Y v  | NAND2X2M   | 0.126 | 0.084 |   3.814 |   98.960 | 
     | CLK_DIV_1/U22           | B v -> Y ^  | NOR2X2M    | 0.163 | 0.129 |   3.943 |   99.089 | 
     | CLK_DIV_1/U21           | B ^ -> Y v  | CLKXOR2X2M | 0.077 | 0.303 |   4.245 |   99.391 | 
     | CLK_DIV_1/flag_reg      | D v         | SDFFRQX2M  | 0.077 | 0.000 |   4.245 |   99.391 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                    |            |           |       |       |  Time   |   Time   | 
     |--------------------+------------+-----------+-------+-------+---------+----------| 
     |                    | scan_clk ^ |           | 0.000 |       |   0.000 |  -95.146 | 
     | U1_mux2X1/U1       | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |  -95.146 | 
     | CLK_DIV_1/flag_reg | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -95.146 | 
     +----------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin UART_RX/DUT6/\counter_reg[2] /CK 
Endpoint:   UART_RX/DUT6/\counter_reg[2] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][2] /Q      (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.420
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.380
- Arrival Time                  4.167
= Slack Time                   95.213
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^   |            | 0.000 |       |   0.000 |   95.213 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^   | MX2X6M     | 0.000 | 0.000 |   0.000 |   95.213 | 
     | Reg_file/\REG_reg[2][2]      | CK ^ -> Q v  | SDFFRQX4M  | 0.428 | 0.712 |   0.712 |   95.925 | 
     | UART_RX/DUT0/U11             | B v -> Y v   | OR2X2M     | 0.079 | 0.281 |   0.994 |   96.207 | 
     | UART_RX/DUT0/U33             | A v -> Y v   | OR2X1M     | 0.114 | 0.251 |   1.245 |   96.458 | 
     | UART_RX/DUT0/U35             | A v -> Y v   | OR2X1M     | 0.118 | 0.263 |   1.508 |   96.721 | 
     | UART_RX/DUT0/U37             | A v -> Y v   | OR2X1M     | 0.128 | 0.273 |   1.781 |   96.994 | 
     | UART_RX/DUT0/U40             | A0 v -> Y v  | AO21XLM    | 0.115 | 0.304 |   2.085 |   97.298 | 
     | UART_RX/DUT0/U45             | BN v -> Y v  | NAND4BBX1M | 0.311 | 0.356 |   2.440 |   97.653 | 
     | UART_RX/DUT0/U49             | A v -> Y ^   | NOR4X1M    | 0.640 | 0.410 |   2.850 |   98.063 | 
     | UART_RX/DUT0/U7              | A ^ -> Y v   | INVX2M     | 0.218 | 0.213 |   3.064 |   98.277 | 
     | UART_RX/DUT0/U6              | A v -> Y ^   | NOR2X2M    | 0.330 | 0.250 |   3.313 |   98.526 | 
     | UART_RX/DUT6/U18             | A ^ -> Y v   | NAND2X2M   | 0.212 | 0.206 |   3.519 |   98.732 | 
     | UART_RX/DUT6/U21             | A v -> Y ^   | NAND2X2M   | 0.122 | 0.125 |   3.643 |   98.856 | 
     | UART_RX/DUT6/U46             | B0 ^ -> Y ^  | OA21X2M    | 0.113 | 0.176 |   3.819 |   99.032 | 
     | UART_RX/DUT6/U28             | B0 ^ -> Y v  | OAI21X2M   | 0.103 | 0.090 |   3.909 |   99.122 | 
     | UART_RX/DUT6/U43             | A0N v -> Y v | OAI2BB2X1M | 0.130 | 0.258 |   4.167 |   99.380 | 
     | UART_RX/DUT6/\counter_reg[2] | D v          | SDFFRQX2M  | 0.130 | 0.000 |   4.167 |   99.380 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |           | 0.000 |       |   0.000 |  -95.213 | 
     | U2_mux2X1/U1                 | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |  -95.213 | 
     | UART_RX/DUT6/\counter_reg[2] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -95.213 | 
     +--------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin Reg_file/\RD_DATA_reg[4] /CK 
Endpoint:   Reg_file/\RD_DATA_reg[4] /D       (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.385
- Arrival Time                  4.132
= Slack Time                   95.253
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |           | 0.000 |       |   0.000 |   95.253 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^  | MX2X6M    | 0.000 | 0.000 |   0.000 |   95.253 | 
     | SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M | 0.194 | 0.526 |   0.526 |   95.779 | 
     | SYS_CTRL/U81                   | A v -> Y ^  | INVX2M    | 0.319 | 0.239 |   0.765 |   96.018 | 
     | SYS_CTRL/U43                   | A ^ -> Y v  | NAND3X2M  | 0.208 | 0.192 |   0.958 |   96.210 | 
     | SYS_CTRL/U34                   | A v -> Y v  | OR2X2M    | 0.101 | 0.239 |   1.197 |   96.449 | 
     | SYS_CTRL/U87                   | B1 v -> Y ^ | OAI222X1M | 0.568 | 0.356 |   1.553 |   96.806 | 
     | U7                             | A ^ -> Y ^  | BUFX2M    | 0.656 | 0.492 |   2.045 |   97.297 | 
     | Reg_file/U311                  | A ^ -> Y v  | INVX2M    | 0.217 | 0.214 |   2.259 |   97.512 | 
     | Reg_file/U146                  | A v -> Y ^  | INVX4M    | 0.882 | 0.544 |   2.803 |   98.056 | 
     | Reg_file/U300                  | S0 ^ -> Y v | MX4X1M    | 0.249 | 0.599 |   3.402 |   98.654 | 
     | Reg_file/U280                  | C v -> Y v  | MX4X1M    | 0.134 | 0.397 |   3.799 |   99.052 | 
     | Reg_file/U279                  | A0 v -> Y v | AO22X1M   | 0.108 | 0.333 |   4.132 |   99.385 | 
     | Reg_file/\RD_DATA_reg[4]       | D v         | SDFFRQX2M | 0.108 | 0.000 |   4.132 |   99.385 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |           | 0.000 |       |   0.000 |  -95.253 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -95.253 | 
     | Reg_file/\RD_DATA_reg[4] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -95.253 | 
     +----------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin Reg_file/\RD_DATA_reg[3] /CK 
Endpoint:   Reg_file/\RD_DATA_reg[3] /D       (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.385
- Arrival Time                  4.109
= Slack Time                   95.276
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |           | 0.000 |       |   0.000 |   95.276 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^  | MX2X6M    | 0.000 | 0.000 |   0.000 |   95.276 | 
     | SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M | 0.194 | 0.526 |   0.526 |   95.803 | 
     | SYS_CTRL/U81                   | A v -> Y ^  | INVX2M    | 0.319 | 0.239 |   0.765 |   96.042 | 
     | SYS_CTRL/U43                   | A ^ -> Y v  | NAND3X2M  | 0.208 | 0.192 |   0.958 |   96.234 | 
     | SYS_CTRL/U34                   | A v -> Y v  | OR2X2M    | 0.101 | 0.239 |   1.197 |   96.473 | 
     | SYS_CTRL/U87                   | B1 v -> Y ^ | OAI222X1M | 0.568 | 0.356 |   1.553 |   96.829 | 
     | U7                             | A ^ -> Y ^  | BUFX2M    | 0.656 | 0.492 |   2.045 |   97.321 | 
     | Reg_file/U311                  | A ^ -> Y v  | INVX2M    | 0.217 | 0.214 |   2.259 |   97.535 | 
     | Reg_file/U146                  | A v -> Y ^  | INVX4M    | 0.882 | 0.544 |   2.803 |   98.079 | 
     | Reg_file/U299                  | S0 ^ -> Y v | MX4X1M    | 0.203 | 0.557 |   3.360 |   98.637 | 
     | Reg_file/U276                  | C v -> Y v  | MX4X1M    | 0.160 | 0.412 |   3.772 |   99.048 | 
     | Reg_file/U275                  | A0 v -> Y v | AO22X1M   | 0.106 | 0.337 |   4.109 |   99.385 | 
     | Reg_file/\RD_DATA_reg[3]       | D v         | SDFFRQX2M | 0.106 | 0.000 |   4.109 |   99.385 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |           | 0.000 |       |   0.000 |  -95.276 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -95.276 | 
     | Reg_file/\RD_DATA_reg[3] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -95.276 | 
     +----------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin UART_RX/DUT6/\counter_reg[3] /CK 
Endpoint:   UART_RX/DUT6/\counter_reg[3] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[2][2] /Q      (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.406
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.394
- Arrival Time                  4.114
= Slack Time                   95.279
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   95.279 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |   95.279 | 
     | Reg_file/\REG_reg[2][2]      | CK ^ -> Q v | SDFFRQX4M  | 0.428 | 0.712 |   0.712 |   95.992 | 
     | UART_RX/DUT0/U11             | B v -> Y v  | OR2X2M     | 0.079 | 0.281 |   0.994 |   96.273 | 
     | UART_RX/DUT0/U33             | A v -> Y v  | OR2X1M     | 0.114 | 0.251 |   1.245 |   96.524 | 
     | UART_RX/DUT0/U35             | A v -> Y v  | OR2X1M     | 0.118 | 0.263 |   1.508 |   96.787 | 
     | UART_RX/DUT0/U37             | A v -> Y v  | OR2X1M     | 0.128 | 0.273 |   1.781 |   97.060 | 
     | UART_RX/DUT0/U40             | A0 v -> Y v | AO21XLM    | 0.115 | 0.304 |   2.085 |   97.364 | 
     | UART_RX/DUT0/U45             | BN v -> Y v | NAND4BBX1M | 0.311 | 0.356 |   2.440 |   97.720 | 
     | UART_RX/DUT0/U49             | A v -> Y ^  | NOR4X1M    | 0.640 | 0.410 |   2.850 |   98.130 | 
     | UART_RX/DUT0/U7              | A ^ -> Y v  | INVX2M     | 0.218 | 0.213 |   3.064 |   98.343 | 
     | UART_RX/DUT0/U6              | A v -> Y ^  | NOR2X2M    | 0.330 | 0.250 |   3.313 |   98.593 | 
     | UART_RX/DUT6/U18             | A ^ -> Y v  | NAND2X2M   | 0.212 | 0.206 |   3.519 |   98.798 | 
     | UART_RX/DUT6/U21             | A v -> Y ^  | NAND2X2M   | 0.122 | 0.125 |   3.643 |   98.923 | 
     | UART_RX/DUT6/U46             | B0 ^ -> Y ^ | OA21X2M    | 0.113 | 0.176 |   3.820 |   99.099 | 
     | UART_RX/DUT6/U28             | B0 ^ -> Y v | OAI21X2M   | 0.103 | 0.090 |   3.909 |   99.188 | 
     | UART_RX/DUT6/U45             | B v -> Y ^  | NOR2X2M    | 0.146 | 0.129 |   4.038 |   99.317 | 
     | UART_RX/DUT6/U44             | A0 ^ -> Y v | OAI2B1X2M  | 0.064 | 0.077 |   4.114 |   99.394 | 
     | UART_RX/DUT6/\counter_reg[3] | D v         | SDFFRQX2M  | 0.064 | 0.000 |   4.114 |   99.394 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |           | 0.000 |       |   0.000 |  -95.279 | 
     | U2_mux2X1/U1                 | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |  -95.279 | 
     | UART_RX/DUT6/\counter_reg[3] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -95.279 | 
     +--------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin Reg_file/\RD_DATA_reg[5] /CK 
Endpoint:   Reg_file/\RD_DATA_reg[5] /D       (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.385
- Arrival Time                  4.099
= Slack Time                   95.286
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |           | 0.000 |       |   0.000 |   95.286 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^  | MX2X6M    | 0.000 | 0.000 |   0.000 |   95.286 | 
     | SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M | 0.194 | 0.526 |   0.526 |   95.812 | 
     | SYS_CTRL/U81                   | A v -> Y ^  | INVX2M    | 0.319 | 0.239 |   0.765 |   96.051 | 
     | SYS_CTRL/U43                   | A ^ -> Y v  | NAND3X2M  | 0.208 | 0.192 |   0.958 |   96.244 | 
     | SYS_CTRL/U34                   | A v -> Y v  | OR2X2M    | 0.101 | 0.239 |   1.197 |   96.483 | 
     | SYS_CTRL/U87                   | B1 v -> Y ^ | OAI222X1M | 0.568 | 0.356 |   1.553 |   96.839 | 
     | U7                             | A ^ -> Y ^  | BUFX2M    | 0.656 | 0.492 |   2.045 |   97.331 | 
     | Reg_file/U311                  | A ^ -> Y v  | INVX2M    | 0.217 | 0.214 |   2.259 |   97.545 | 
     | Reg_file/U148                  | A v -> Y ^  | INVX4M    | 0.874 | 0.545 |   2.804 |   98.090 | 
     | Reg_file/U301                  | S0 ^ -> Y v | MX4X1M    | 0.217 | 0.560 |   3.364 |   98.650 | 
     | Reg_file/U284                  | C v -> Y v  | MX4X1M    | 0.144 | 0.399 |   3.763 |   99.049 | 
     | Reg_file/U283                  | A0 v -> Y v | AO22X1M   | 0.108 | 0.335 |   4.099 |   99.385 | 
     | Reg_file/\RD_DATA_reg[5]       | D v         | SDFFRQX2M | 0.108 | 0.000 |   4.099 |   99.385 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |           | 0.000 |       |   0.000 |  -95.286 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -95.286 | 
     | Reg_file/\RD_DATA_reg[5] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -95.286 | 
     +----------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin Reg_file/\RD_DATA_reg[6] /CK 
Endpoint:   Reg_file/\RD_DATA_reg[6] /D       (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.383
- Arrival Time                  4.065
= Slack Time                   95.318
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |           | 0.000 |       |   0.000 |   95.318 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^  | MX2X6M    | 0.000 | 0.000 |   0.000 |   95.318 | 
     | SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M | 0.194 | 0.526 |   0.526 |   95.844 | 
     | SYS_CTRL/U81                   | A v -> Y ^  | INVX2M    | 0.319 | 0.239 |   0.765 |   96.083 | 
     | SYS_CTRL/U43                   | A ^ -> Y v  | NAND3X2M  | 0.208 | 0.192 |   0.958 |   96.275 | 
     | SYS_CTRL/U34                   | A v -> Y v  | OR2X2M    | 0.101 | 0.239 |   1.197 |   96.514 | 
     | SYS_CTRL/U87                   | B1 v -> Y ^ | OAI222X1M | 0.568 | 0.356 |   1.553 |   96.871 | 
     | U7                             | A ^ -> Y ^  | BUFX2M    | 0.656 | 0.492 |   2.045 |   97.362 | 
     | Reg_file/U311                  | A ^ -> Y v  | INVX2M    | 0.217 | 0.214 |   2.259 |   97.577 | 
     | Reg_file/U148                  | A v -> Y ^  | INVX4M    | 0.874 | 0.545 |   2.804 |   98.121 | 
     | Reg_file/U302                  | S0 ^ -> Y v | MX4X1M    | 0.218 | 0.561 |   3.364 |   98.682 | 
     | Reg_file/U288                  | C v -> Y v  | MX4X1M    | 0.115 | 0.365 |   3.729 |   99.047 | 
     | Reg_file/U287                  | A0 v -> Y v | AO22X1M   | 0.116 | 0.336 |   4.065 |   99.383 | 
     | Reg_file/\RD_DATA_reg[6]       | D v         | SDFFRQX2M | 0.116 | 0.000 |   4.065 |   99.383 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |           | 0.000 |       |   0.000 |  -95.318 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -95.318 | 
     | Reg_file/\RD_DATA_reg[6] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -95.318 | 
     +----------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin Reg_file/\RD_DATA_reg[7] /CK 
Endpoint:   Reg_file/\RD_DATA_reg[7] /D       (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.416
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.384
- Arrival Time                  4.056
= Slack Time                   95.328
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |           | 0.000 |       |   0.000 |   95.328 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^  | MX2X6M    | 0.000 | 0.000 |   0.000 |   95.328 | 
     | SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M | 0.194 | 0.526 |   0.526 |   95.855 | 
     | SYS_CTRL/U81                   | A v -> Y ^  | INVX2M    | 0.319 | 0.239 |   0.765 |   96.094 | 
     | SYS_CTRL/U43                   | A ^ -> Y v  | NAND3X2M  | 0.208 | 0.192 |   0.958 |   96.286 | 
     | SYS_CTRL/U34                   | A v -> Y v  | OR2X2M    | 0.101 | 0.239 |   1.197 |   96.525 | 
     | SYS_CTRL/U87                   | B1 v -> Y ^ | OAI222X1M | 0.568 | 0.356 |   1.553 |   96.881 | 
     | U7                             | A ^ -> Y ^  | BUFX2M    | 0.656 | 0.492 |   2.045 |   97.373 | 
     | Reg_file/U311                  | A ^ -> Y v  | INVX2M    | 0.217 | 0.214 |   2.259 |   97.587 | 
     | Reg_file/U148                  | A v -> Y ^  | INVX4M    | 0.874 | 0.545 |   2.804 |   98.132 | 
     | Reg_file/U303                  | S0 ^ -> Y v | MX4X1M    | 0.191 | 0.536 |   3.340 |   98.668 | 
     | Reg_file/U292                  | C v -> Y v  | MX4X1M    | 0.134 | 0.380 |   3.719 |   99.048 | 
     | Reg_file/U291                  | A0 v -> Y v | AO22X1M   | 0.111 | 0.336 |   4.056 |   99.384 | 
     | Reg_file/\RD_DATA_reg[7]       | D v         | SDFFRQX2M | 0.111 | 0.000 |   4.056 |   99.384 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |           | 0.000 |       |   0.000 |  -95.328 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -95.328 | 
     | Reg_file/\RD_DATA_reg[7] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -95.328 | 
     +----------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin Reg_file/\RD_DATA_reg[2] /CK 
Endpoint:   Reg_file/\RD_DATA_reg[2] /D       (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.385
- Arrival Time                  4.052
= Slack Time                   95.333
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |           | 0.000 |       |   0.000 |   95.333 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^  | MX2X6M    | 0.000 | 0.000 |   0.000 |   95.333 | 
     | SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M | 0.194 | 0.526 |   0.526 |   95.859 | 
     | SYS_CTRL/U81                   | A v -> Y ^  | INVX2M    | 0.319 | 0.239 |   0.765 |   96.098 | 
     | SYS_CTRL/U43                   | A ^ -> Y v  | NAND3X2M  | 0.208 | 0.192 |   0.958 |   96.290 | 
     | SYS_CTRL/U34                   | A v -> Y v  | OR2X2M    | 0.101 | 0.239 |   1.197 |   96.529 | 
     | SYS_CTRL/U87                   | B1 v -> Y ^ | OAI222X1M | 0.568 | 0.356 |   1.553 |   96.885 | 
     | U7                             | A ^ -> Y ^  | BUFX2M    | 0.656 | 0.492 |   2.045 |   97.377 | 
     | Reg_file/U311                  | A ^ -> Y v  | INVX2M    | 0.217 | 0.214 |   2.259 |   97.591 | 
     | Reg_file/U146                  | A v -> Y ^  | INVX4M    | 0.882 | 0.544 |   2.803 |   98.135 | 
     | Reg_file/U274                  | S0 ^ -> Y v | MX4X1M    | 0.174 | 0.532 |   3.335 |   98.667 | 
     | Reg_file/U272                  | B v -> Y v  | MX4X1M    | 0.146 | 0.384 |   3.719 |   99.052 | 
     | Reg_file/U271                  | A0 v -> Y v | AO22X1M   | 0.106 | 0.333 |   4.052 |   99.385 | 
     | Reg_file/\RD_DATA_reg[2]       | D v         | SDFFRQX2M | 0.106 | 0.000 |   4.052 |   99.385 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |           | 0.000 |       |   0.000 |  -95.333 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -95.333 | 
     | Reg_file/\RD_DATA_reg[2] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -95.333 | 
     +----------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin Reg_file/\RD_DATA_reg[1] /CK 
Endpoint:   Reg_file/\RD_DATA_reg[1] /D       (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.416
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.384
- Arrival Time                  4.037
= Slack Time                   95.348
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |           | 0.000 |       |   0.000 |   95.348 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^  | MX2X6M    | 0.000 | 0.000 |   0.000 |   95.348 | 
     | SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M | 0.194 | 0.526 |   0.526 |   95.874 | 
     | SYS_CTRL/U81                   | A v -> Y ^  | INVX2M    | 0.319 | 0.239 |   0.765 |   96.113 | 
     | SYS_CTRL/U43                   | A ^ -> Y v  | NAND3X2M  | 0.208 | 0.192 |   0.958 |   96.306 | 
     | SYS_CTRL/U34                   | A v -> Y v  | OR2X2M    | 0.101 | 0.239 |   1.197 |   96.545 | 
     | SYS_CTRL/U87                   | B1 v -> Y ^ | OAI222X1M | 0.568 | 0.356 |   1.553 |   96.901 | 
     | U7                             | A ^ -> Y ^  | BUFX2M    | 0.656 | 0.492 |   2.045 |   97.393 | 
     | Reg_file/U311                  | A ^ -> Y v  | INVX2M    | 0.217 | 0.214 |   2.259 |   97.607 | 
     | Reg_file/U146                  | A v -> Y ^  | INVX4M    | 0.882 | 0.544 |   2.803 |   98.151 | 
     | Reg_file/U297                  | S0 ^ -> Y v | MX4X1M    | 0.156 | 0.509 |   3.312 |   98.660 | 
     | Reg_file/U268                  | C v -> Y v  | MX4X1M    | 0.149 | 0.386 |   3.698 |   99.046 | 
     | Reg_file/U267                  | A0 v -> Y v | AO22X1M   | 0.110 | 0.338 |   4.037 |   99.384 | 
     | Reg_file/\RD_DATA_reg[1]       | D v         | SDFFRQX2M | 0.110 | 0.000 |   4.037 |   99.384 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |           | 0.000 |       |   0.000 |  -95.348 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -95.348 | 
     | Reg_file/\RD_DATA_reg[1] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -95.348 | 
     +----------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin Reg_file/\RD_DATA_reg[0] /CK 
Endpoint:   Reg_file/\RD_DATA_reg[0] /D       (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.418
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.382
- Arrival Time                  4.025
= Slack Time                   95.357
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |           | 0.000 |       |   0.000 |   95.357 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^  | MX2X6M    | 0.000 | 0.000 |   0.000 |   95.357 | 
     | SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M | 0.194 | 0.526 |   0.526 |   95.884 | 
     | SYS_CTRL/U81                   | A v -> Y ^  | INVX2M    | 0.319 | 0.239 |   0.765 |   96.123 | 
     | SYS_CTRL/U43                   | A ^ -> Y v  | NAND3X2M  | 0.208 | 0.192 |   0.958 |   96.315 | 
     | SYS_CTRL/U34                   | A v -> Y v  | OR2X2M    | 0.101 | 0.239 |   1.197 |   96.554 | 
     | SYS_CTRL/U87                   | B1 v -> Y ^ | OAI222X1M | 0.568 | 0.356 |   1.553 |   96.910 | 
     | U7                             | A ^ -> Y ^  | BUFX2M    | 0.656 | 0.492 |   2.045 |   97.402 | 
     | Reg_file/U311                  | A ^ -> Y v  | INVX2M    | 0.217 | 0.214 |   2.259 |   97.616 | 
     | Reg_file/U146                  | A v -> Y ^  | INVX4M    | 0.882 | 0.544 |   2.803 |   98.160 | 
     | Reg_file/U304                  | S0 ^ -> Y v | MX4X1M    | 0.142 | 0.487 |   3.290 |   98.648 | 
     | Reg_file/U264                  | D v -> Y v  | MX4X1M    | 0.144 | 0.386 |   3.677 |   99.034 | 
     | Reg_file/U263                  | A0 v -> Y v | AO22X1M   | 0.120 | 0.348 |   4.025 |   99.382 | 
     | Reg_file/\RD_DATA_reg[0]       | D v         | SDFFRQX2M | 0.120 | 0.000 |   4.025 |   99.382 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |           | 0.000 |       |   0.000 |  -95.357 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -95.357 | 
     | Reg_file/\RD_DATA_reg[0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -95.357 | 
     +----------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin CLK_DIV_2/\counter_reg[6] /CK 
Endpoint:   CLK_DIV_2/\counter_reg[6] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[3][1] /Q   (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.420
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.380
- Arrival Time                  3.966
= Slack Time                   95.414
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   95.414 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |   95.414 | 
     | Reg_file/\REG_reg[3][1]   | CK ^ -> Q v | SDFFRQX2M  | 0.207 | 0.536 |   0.536 |   95.950 | 
     | CLK_DIV_2/U17             | B v -> Y v  | OR2X2M     | 0.078 | 0.229 |   0.765 |   96.179 | 
     | CLK_DIV_2/U40             | A v -> Y v  | OR2X1M     | 0.118 | 0.255 |   1.019 |   96.434 | 
     | CLK_DIV_2/U42             | A v -> Y v  | OR2X1M     | 0.123 | 0.269 |   1.288 |   96.702 | 
     | CLK_DIV_2/U44             | A v -> Y v  | OR2X1M     | 0.154 | 0.298 |   1.586 |   97.000 | 
     | CLK_DIV_2/U47             | C v -> Y ^  | NOR3X1M    | 0.418 | 0.323 |   1.909 |   97.323 | 
     | CLK_DIV_2/U49             | AN ^ -> Y ^ | NAND2BX1M  | 0.117 | 0.191 |   2.099 |   97.514 | 
     | CLK_DIV_2/U59             | A ^ -> Y v  | CLKXOR2X2M | 0.094 | 0.220 |   2.319 |   97.733 | 
     | CLK_DIV_2/U60             | D v -> Y ^  | NOR4X1M    | 0.305 | 0.279 |   2.598 |   98.013 | 
     | CLK_DIV_2/U61             | D ^ -> Y ^  | AND4X1M    | 0.152 | 0.297 |   2.895 |   98.309 | 
     | CLK_DIV_2/U19             | B0 ^ -> Y ^ | AO2B2X2M   | 0.084 | 0.188 |   3.083 |   98.497 | 
     | CLK_DIV_2/U18             | B ^ -> Y v  | NAND2X2M   | 0.112 | 0.084 |   3.166 |   98.580 | 
     | CLK_DIV_2/U12             | A v -> Y ^  | INVX2M     | 0.059 | 0.065 |   3.231 |   98.646 | 
     | CLK_DIV_2/U7              | B0 ^ -> Y v | AOI2B1X1M  | 0.161 | 0.066 |   3.297 |   98.711 | 
     | CLK_DIV_2/U5              | AN v -> Y v | NOR2BX2M   | 0.160 | 0.221 |   3.518 |   98.932 | 
     | CLK_DIV_2/U21             | B1 v -> Y v | AO22X1M    | 0.129 | 0.448 |   3.966 |   99.380 | 
     | CLK_DIV_2/\counter_reg[6] | D v         | SDFFRQX2M  | 0.129 | 0.000 |   3.966 |   99.380 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |  -95.414 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |  -95.414 | 
     | CLK_DIV_2/\counter_reg[6] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -95.414 | 
     +-----------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin CLK_DIV_2/\counter_reg[0] /CK 
Endpoint:   CLK_DIV_2/\counter_reg[0] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[3][1] /Q   (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.383
- Arrival Time                  3.952
= Slack Time                   95.431
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   95.431 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |   95.431 | 
     | Reg_file/\REG_reg[3][1]   | CK ^ -> Q v | SDFFRQX2M  | 0.207 | 0.536 |   0.536 |   95.967 | 
     | CLK_DIV_2/U17             | B v -> Y v  | OR2X2M     | 0.078 | 0.229 |   0.765 |   96.196 | 
     | CLK_DIV_2/U40             | A v -> Y v  | OR2X1M     | 0.118 | 0.255 |   1.019 |   96.450 | 
     | CLK_DIV_2/U42             | A v -> Y v  | OR2X1M     | 0.123 | 0.269 |   1.288 |   96.719 | 
     | CLK_DIV_2/U44             | A v -> Y v  | OR2X1M     | 0.154 | 0.298 |   1.586 |   97.017 | 
     | CLK_DIV_2/U47             | C v -> Y ^  | NOR3X1M    | 0.418 | 0.323 |   1.909 |   97.340 | 
     | CLK_DIV_2/U49             | AN ^ -> Y ^ | NAND2BX1M  | 0.117 | 0.191 |   2.100 |   97.531 | 
     | CLK_DIV_2/U59             | A ^ -> Y v  | CLKXOR2X2M | 0.094 | 0.220 |   2.319 |   97.750 | 
     | CLK_DIV_2/U60             | D v -> Y ^  | NOR4X1M    | 0.305 | 0.279 |   2.599 |   98.030 | 
     | CLK_DIV_2/U61             | D ^ -> Y ^  | AND4X1M    | 0.152 | 0.297 |   2.895 |   98.326 | 
     | CLK_DIV_2/U19             | B0 ^ -> Y ^ | AO2B2X2M   | 0.084 | 0.188 |   3.083 |   98.514 | 
     | CLK_DIV_2/U18             | B ^ -> Y v  | NAND2X2M   | 0.112 | 0.084 |   3.166 |   98.597 | 
     | CLK_DIV_2/U12             | A v -> Y ^  | INVX2M     | 0.059 | 0.065 |   3.231 |   98.662 | 
     | CLK_DIV_2/U7              | B0 ^ -> Y v | AOI2B1X1M  | 0.161 | 0.066 |   3.297 |   98.728 | 
     | CLK_DIV_2/U5              | AN v -> Y v | NOR2BX2M   | 0.160 | 0.221 |   3.518 |   98.949 | 
     | CLK_DIV_2/U27             | B1 v -> Y v | AO22X1M    | 0.116 | 0.434 |   3.952 |   99.383 | 
     | CLK_DIV_2/\counter_reg[0] | D v         | SDFFRQX2M  | 0.116 | 0.000 |   3.952 |   99.383 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |  -95.431 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |  -95.431 | 
     | CLK_DIV_2/\counter_reg[0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -95.431 | 
     +-----------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin CLK_DIV_2/\counter_reg[2] /CK 
Endpoint:   CLK_DIV_2/\counter_reg[2] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[3][1] /Q   (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.383
- Arrival Time                  3.951
= Slack Time                   95.432
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   95.432 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |   95.432 | 
     | Reg_file/\REG_reg[3][1]   | CK ^ -> Q v | SDFFRQX2M  | 0.207 | 0.536 |   0.536 |   95.968 | 
     | CLK_DIV_2/U17             | B v -> Y v  | OR2X2M     | 0.078 | 0.229 |   0.765 |   96.197 | 
     | CLK_DIV_2/U40             | A v -> Y v  | OR2X1M     | 0.118 | 0.255 |   1.019 |   96.451 | 
     | CLK_DIV_2/U42             | A v -> Y v  | OR2X1M     | 0.123 | 0.269 |   1.288 |   96.720 | 
     | CLK_DIV_2/U44             | A v -> Y v  | OR2X1M     | 0.154 | 0.298 |   1.586 |   97.017 | 
     | CLK_DIV_2/U47             | C v -> Y ^  | NOR3X1M    | 0.418 | 0.323 |   1.909 |   97.341 | 
     | CLK_DIV_2/U49             | AN ^ -> Y ^ | NAND2BX1M  | 0.117 | 0.191 |   2.099 |   97.531 | 
     | CLK_DIV_2/U59             | A ^ -> Y v  | CLKXOR2X2M | 0.094 | 0.220 |   2.319 |   97.751 | 
     | CLK_DIV_2/U60             | D v -> Y ^  | NOR4X1M    | 0.305 | 0.279 |   2.598 |   98.030 | 
     | CLK_DIV_2/U61             | D ^ -> Y ^  | AND4X1M    | 0.152 | 0.297 |   2.895 |   98.327 | 
     | CLK_DIV_2/U19             | B0 ^ -> Y ^ | AO2B2X2M   | 0.084 | 0.188 |   3.083 |   98.514 | 
     | CLK_DIV_2/U18             | B ^ -> Y v  | NAND2X2M   | 0.112 | 0.084 |   3.166 |   98.598 | 
     | CLK_DIV_2/U12             | A v -> Y ^  | INVX2M     | 0.059 | 0.065 |   3.231 |   98.663 | 
     | CLK_DIV_2/U7              | B0 ^ -> Y v | AOI2B1X1M  | 0.161 | 0.066 |   3.297 |   98.729 | 
     | CLK_DIV_2/U5              | AN v -> Y v | NOR2BX2M   | 0.160 | 0.221 |   3.518 |   98.950 | 
     | CLK_DIV_2/U25             | B1 v -> Y v | AO22X1M    | 0.116 | 0.434 |   3.951 |   99.383 | 
     | CLK_DIV_2/\counter_reg[2] | D v         | SDFFRQX2M  | 0.116 | 0.000 |   3.951 |   99.383 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |  -95.432 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |  -95.432 | 
     | CLK_DIV_2/\counter_reg[2] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -95.432 | 
     +-----------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin CLK_DIV_2/\counter_reg[5] /CK 
Endpoint:   CLK_DIV_2/\counter_reg[5] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[3][1] /Q   (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.416
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.384
- Arrival Time                  3.948
= Slack Time                   95.436
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   95.436 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |   95.436 | 
     | Reg_file/\REG_reg[3][1]   | CK ^ -> Q v | SDFFRQX2M  | 0.207 | 0.536 |   0.536 |   95.972 | 
     | CLK_DIV_2/U17             | B v -> Y v  | OR2X2M     | 0.078 | 0.229 |   0.765 |   96.201 | 
     | CLK_DIV_2/U40             | A v -> Y v  | OR2X1M     | 0.118 | 0.255 |   1.019 |   96.456 | 
     | CLK_DIV_2/U42             | A v -> Y v  | OR2X1M     | 0.123 | 0.269 |   1.288 |   96.724 | 
     | CLK_DIV_2/U44             | A v -> Y v  | OR2X1M     | 0.154 | 0.298 |   1.586 |   97.022 | 
     | CLK_DIV_2/U47             | C v -> Y ^  | NOR3X1M    | 0.418 | 0.323 |   1.909 |   97.345 | 
     | CLK_DIV_2/U49             | AN ^ -> Y ^ | NAND2BX1M  | 0.117 | 0.191 |   2.099 |   97.536 | 
     | CLK_DIV_2/U59             | A ^ -> Y v  | CLKXOR2X2M | 0.094 | 0.220 |   2.319 |   97.755 | 
     | CLK_DIV_2/U60             | D v -> Y ^  | NOR4X1M    | 0.305 | 0.279 |   2.598 |   98.035 | 
     | CLK_DIV_2/U61             | D ^ -> Y ^  | AND4X1M    | 0.152 | 0.297 |   2.895 |   98.331 | 
     | CLK_DIV_2/U19             | B0 ^ -> Y ^ | AO2B2X2M   | 0.084 | 0.188 |   3.083 |   98.519 | 
     | CLK_DIV_2/U18             | B ^ -> Y v  | NAND2X2M   | 0.112 | 0.084 |   3.166 |   98.602 | 
     | CLK_DIV_2/U12             | A v -> Y ^  | INVX2M     | 0.059 | 0.065 |   3.231 |   98.667 | 
     | CLK_DIV_2/U7              | B0 ^ -> Y v | AOI2B1X1M  | 0.161 | 0.066 |   3.297 |   98.733 | 
     | CLK_DIV_2/U5              | AN v -> Y v | NOR2BX2M   | 0.160 | 0.221 |   3.518 |   98.954 | 
     | CLK_DIV_2/U22             | B1 v -> Y v | AO22X1M    | 0.112 | 0.430 |   3.948 |   99.384 | 
     | CLK_DIV_2/\counter_reg[5] | D v         | SDFFRQX2M  | 0.112 | 0.000 |   3.948 |   99.384 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |  -95.436 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |  -95.436 | 
     | CLK_DIV_2/\counter_reg[5] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -95.436 | 
     +-----------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin CLK_DIV_2/\counter_reg[1] /CK 
Endpoint:   CLK_DIV_2/\counter_reg[1] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[3][1] /Q   (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.416
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.384
- Arrival Time                  3.946
= Slack Time                   95.438
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   95.438 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |   95.438 | 
     | Reg_file/\REG_reg[3][1]   | CK ^ -> Q v | SDFFRQX2M  | 0.207 | 0.536 |   0.536 |   95.974 | 
     | CLK_DIV_2/U17             | B v -> Y v  | OR2X2M     | 0.078 | 0.229 |   0.765 |   96.203 | 
     | CLK_DIV_2/U40             | A v -> Y v  | OR2X1M     | 0.118 | 0.255 |   1.019 |   96.457 | 
     | CLK_DIV_2/U42             | A v -> Y v  | OR2X1M     | 0.123 | 0.269 |   1.288 |   96.726 | 
     | CLK_DIV_2/U44             | A v -> Y v  | OR2X1M     | 0.154 | 0.298 |   1.586 |   97.023 | 
     | CLK_DIV_2/U47             | C v -> Y ^  | NOR3X1M    | 0.418 | 0.323 |   1.909 |   97.347 | 
     | CLK_DIV_2/U49             | AN ^ -> Y ^ | NAND2BX1M  | 0.117 | 0.191 |   2.099 |   97.537 | 
     | CLK_DIV_2/U59             | A ^ -> Y v  | CLKXOR2X2M | 0.094 | 0.220 |   2.319 |   97.757 | 
     | CLK_DIV_2/U60             | D v -> Y ^  | NOR4X1M    | 0.305 | 0.279 |   2.598 |   98.036 | 
     | CLK_DIV_2/U61             | D ^ -> Y ^  | AND4X1M    | 0.152 | 0.297 |   2.895 |   98.333 | 
     | CLK_DIV_2/U19             | B0 ^ -> Y ^ | AO2B2X2M   | 0.084 | 0.188 |   3.083 |   98.521 | 
     | CLK_DIV_2/U18             | B ^ -> Y v  | NAND2X2M   | 0.112 | 0.084 |   3.166 |   98.604 | 
     | CLK_DIV_2/U12             | A v -> Y ^  | INVX2M     | 0.059 | 0.065 |   3.231 |   98.669 | 
     | CLK_DIV_2/U7              | B0 ^ -> Y v | AOI2B1X1M  | 0.161 | 0.066 |   3.297 |   98.735 | 
     | CLK_DIV_2/U5              | AN v -> Y v | NOR2BX2M   | 0.160 | 0.221 |   3.518 |   98.956 | 
     | CLK_DIV_2/U26             | B1 v -> Y v | AO22X1M    | 0.111 | 0.428 |   3.946 |   99.384 | 
     | CLK_DIV_2/\counter_reg[1] | D v         | SDFFRQX2M  | 0.111 | 0.000 |   3.946 |   99.384 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |  -95.438 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |  -95.438 | 
     | CLK_DIV_2/\counter_reg[1] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -95.438 | 
     +-----------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin CLK_DIV_2/\counter_reg[7] /CK 
Endpoint:   CLK_DIV_2/\counter_reg[7] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[3][1] /Q   (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.416
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.384
- Arrival Time                  3.945
= Slack Time                   95.439
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   95.439 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |   95.439 | 
     | Reg_file/\REG_reg[3][1]   | CK ^ -> Q v | SDFFRQX2M  | 0.207 | 0.536 |   0.536 |   95.975 | 
     | CLK_DIV_2/U17             | B v -> Y v  | OR2X2M     | 0.078 | 0.229 |   0.765 |   96.204 | 
     | CLK_DIV_2/U40             | A v -> Y v  | OR2X1M     | 0.118 | 0.255 |   1.019 |   96.459 | 
     | CLK_DIV_2/U42             | A v -> Y v  | OR2X1M     | 0.123 | 0.269 |   1.288 |   96.727 | 
     | CLK_DIV_2/U44             | A v -> Y v  | OR2X1M     | 0.154 | 0.298 |   1.586 |   97.025 | 
     | CLK_DIV_2/U47             | C v -> Y ^  | NOR3X1M    | 0.418 | 0.323 |   1.909 |   97.348 | 
     | CLK_DIV_2/U49             | AN ^ -> Y ^ | NAND2BX1M  | 0.117 | 0.191 |   2.099 |   97.539 | 
     | CLK_DIV_2/U59             | A ^ -> Y v  | CLKXOR2X2M | 0.094 | 0.220 |   2.319 |   97.759 | 
     | CLK_DIV_2/U60             | D v -> Y ^  | NOR4X1M    | 0.305 | 0.279 |   2.598 |   98.038 | 
     | CLK_DIV_2/U61             | D ^ -> Y ^  | AND4X1M    | 0.152 | 0.297 |   2.895 |   98.334 | 
     | CLK_DIV_2/U19             | B0 ^ -> Y ^ | AO2B2X2M   | 0.084 | 0.188 |   3.083 |   98.522 | 
     | CLK_DIV_2/U18             | B ^ -> Y v  | NAND2X2M   | 0.112 | 0.084 |   3.166 |   98.606 | 
     | CLK_DIV_2/U12             | A v -> Y ^  | INVX2M     | 0.059 | 0.065 |   3.231 |   98.671 | 
     | CLK_DIV_2/U7              | B0 ^ -> Y v | AOI2B1X1M  | 0.161 | 0.066 |   3.297 |   98.736 | 
     | CLK_DIV_2/U5              | AN v -> Y v | NOR2BX2M   | 0.160 | 0.221 |   3.518 |   98.957 | 
     | CLK_DIV_2/U20             | B1 v -> Y v | AO22X1M    | 0.110 | 0.427 |   3.945 |   99.384 | 
     | CLK_DIV_2/\counter_reg[7] | D v         | SDFFRQX2M  | 0.110 | 0.000 |   3.945 |   99.384 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |  -95.439 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |  -95.439 | 
     | CLK_DIV_2/\counter_reg[7] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -95.439 | 
     +-----------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin CLK_DIV_2/\counter_reg[4] /CK 
Endpoint:   CLK_DIV_2/\counter_reg[4] /D (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: Reg_file/\REG_reg[3][1] /Q   (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.385
- Arrival Time                  3.943
= Slack Time                   95.441
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   95.441 | 
     | U0_mux2X1/U1              | B ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |   95.441 | 
     | Reg_file/\REG_reg[3][1]   | CK ^ -> Q v | SDFFRQX2M  | 0.207 | 0.536 |   0.536 |   95.977 | 
     | CLK_DIV_2/U17             | B v -> Y v  | OR2X2M     | 0.078 | 0.229 |   0.765 |   96.206 | 
     | CLK_DIV_2/U40             | A v -> Y v  | OR2X1M     | 0.118 | 0.255 |   1.019 |   96.461 | 
     | CLK_DIV_2/U42             | A v -> Y v  | OR2X1M     | 0.123 | 0.269 |   1.288 |   96.729 | 
     | CLK_DIV_2/U44             | A v -> Y v  | OR2X1M     | 0.154 | 0.298 |   1.586 |   97.027 | 
     | CLK_DIV_2/U47             | C v -> Y ^  | NOR3X1M    | 0.418 | 0.323 |   1.909 |   97.350 | 
     | CLK_DIV_2/U49             | AN ^ -> Y ^ | NAND2BX1M  | 0.117 | 0.191 |   2.099 |   97.541 | 
     | CLK_DIV_2/U59             | A ^ -> Y v  | CLKXOR2X2M | 0.094 | 0.220 |   2.319 |   97.761 | 
     | CLK_DIV_2/U60             | D v -> Y ^  | NOR4X1M    | 0.305 | 0.279 |   2.598 |   98.040 | 
     | CLK_DIV_2/U61             | D ^ -> Y ^  | AND4X1M    | 0.152 | 0.297 |   2.895 |   98.336 | 
     | CLK_DIV_2/U19             | B0 ^ -> Y ^ | AO2B2X2M   | 0.084 | 0.188 |   3.083 |   98.524 | 
     | CLK_DIV_2/U18             | B ^ -> Y v  | NAND2X2M   | 0.112 | 0.084 |   3.166 |   98.608 | 
     | CLK_DIV_2/U12             | A v -> Y ^  | INVX2M     | 0.059 | 0.065 |   3.231 |   98.673 | 
     | CLK_DIV_2/U7              | B0 ^ -> Y v | AOI2B1X1M  | 0.161 | 0.066 |   3.297 |   98.738 | 
     | CLK_DIV_2/U5              | AN v -> Y v | NOR2BX2M   | 0.160 | 0.221 |   3.518 |   98.959 | 
     | CLK_DIV_2/U23             | B1 v -> Y v | AO22X1M    | 0.108 | 0.426 |   3.943 |   99.385 | 
     | CLK_DIV_2/\counter_reg[4] | D v         | SDFFRQX2M  | 0.108 | 0.000 |   3.943 |   99.385 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |  -95.441 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M    | 0.000 | 0.000 |   0.000 |  -95.441 | 
     | CLK_DIV_2/\counter_reg[4] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -95.441 | 
     +-----------------------------------------------------------------------------------------+ 

