Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Dec  3 14:29:12 2024
| Host         : eecs-digital-01 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -7.301ns  (required time - arrival time)
  Source:                 display_choice_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmds_blue/tally_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_pixel_cw_hdmi rise@1670.034ns - clk_100_cw_fast rise@1670.000ns)
  Data Path Delay:        6.956ns  (logic 1.740ns (25.014%)  route 5.216ns (74.986%))
  Logic Levels:           8  (LUT4=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.578ns = ( 1667.455 - 1670.034 ) 
    Source Clock Delay      (SCD):    -3.108ns = ( 1666.892 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.513ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.343ns
    Phase Error              (PE):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_cw_fast rise edge)
                                                   1670.000  1670.000 r  
    N15                                               0.000  1670.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000  1670.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440  1671.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584  1672.024    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.612  1665.413 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800  1666.212    wizard_migcam/clk_100_cw_fast
                         BUFG (Prop_bufg_I_O)         0.096  1666.308 r  wizard_migcam/clkout1_buf/O
                         net (fo=2160, unplaced)      0.584  1666.892    clk_100_passthrough
                         FDRE                                         r  display_choice_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456  1667.348 r  display_choice_reg/Q
                         net (fo=81, unplaced)        0.564  1667.912    display_text/letter_sprite/brrom2/display_choice
                         LUT4 (Prop_lut4_I3_O)        0.295  1668.207 r  display_text/letter_sprite/brrom2/tally[1]_i_10/O
                         net (fo=8, unplaced)         0.487  1668.694    display_text/letter_sprite/brrom2/blue[6]
                         LUT6 (Prop_lut6_I5_O)        0.124  1668.818 r  display_text/letter_sprite/brrom2/tally[1]_i_6__1/O
                         net (fo=1, unplaced)         0.902  1669.720    display_text/letter_sprite/brrom2/tally[1]_i_6__1_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124  1669.844 r  display_text/letter_sprite/brrom2/tally[1]_i_3__1/O
                         net (fo=29, unplaced)        0.488  1670.332    display_text/letter_sprite/brrom2/display_choice_reg_0
                         LUT4 (Prop_lut4_I0_O)        0.124  1670.456 r  display_text/letter_sprite/brrom2/tally[4]_i_15__1/O
                         net (fo=3, unplaced)         0.920  1671.376    display_text/letter_sprite/brrom2/tally[4]_i_15__1_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124  1671.500 f  display_text/letter_sprite/brrom2/tally[4]_i_6__1/O
                         net (fo=14, unplaced)        0.953  1672.453    display_text/letter_sprite/brrom2/blue_out_reg[6]
                         LUT6 (Prop_lut6_I0_O)        0.124  1672.578 r  display_text/letter_sprite/brrom2/tally[4]_i_12__1/O
                         net (fo=1, unplaced)         0.902  1673.479    display_text/letter_sprite/brrom2/tally[4]_i_12__1_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124  1673.604 r  display_text/letter_sprite/brrom2/tally[4]_i_4__1/O
                         net (fo=1, unplaced)         0.000  1673.604    display_text/letter_sprite/brrom2/tally[4]_i_4__1_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245  1673.849 r  display_text/letter_sprite/brrom2/tally_reg[4]_i_1__0/O
                         net (fo=1, unplaced)         0.000  1673.849    tmds_blue/D[3]
                         FDRE                                         r  tmds_blue/tally_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                   1670.034  1670.034 r  
    N15                                               0.000  1670.034 r  clk_100mhz (IN)
                         net (fo=0)                   0.000  1670.034    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370  1671.404 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439  1671.843    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -5.893  1665.950 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760  1666.710    wizard_migcam/clk_100_cw_fast
                         BUFG (Prop_bufg_I_O)         0.091  1666.801 r  wizard_migcam/clkout1_buf/O
                         net (fo=2160, unplaced)      0.439  1667.240    wizard_hdmi/clk_100_passthrough
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.290  1665.950 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760  1666.710    wizard_hdmi/clk_pixel_cw_hdmi
                         BUFG (Prop_bufg_I_O)         0.091  1666.801 r  wizard_hdmi/clkout1_buf/O
                         net (fo=508, unplaced)       0.655  1667.455    tmds_blue/clk_pixel
                         FDRE                                         r  tmds_blue/tally_reg[4]/C
                         clock pessimism             -0.459  1666.996    
                         clock uncertainty           -0.513  1666.484    
                         FDRE (Setup_fdre_C_D)        0.064  1666.547    tmds_blue/tally_reg[4]
  -------------------------------------------------------------------
                         required time                       1666.548    
                         arrival time                       -1673.848    
  -------------------------------------------------------------------
                         slack                                 -7.301    




