<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<tables>
    <table id="compile_source_files" title="Design Files Read" column_number="2">
        <column_headers>
            <data>File Name</data>
            <data>File Type</data>
        </column_headers>
        <row>
            <data>D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_decoder.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_bps.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>D:/Projects/FPGA_match/jichuang/pango_school_match/source/videocnt/video_pixel_counter.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_s2p.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>D:/Projects/FPGA_match/jichuang/pango_school_match/source/colorbar/color_bar.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/top.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>D:/Projects/FPGA_match/jichuang/pango_school_match/source/new/top_video_zone_display.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>D:/Projects/FPGA_match/jichuang/pango_school_match/source/new/video_zone_judge.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/encode.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/serdes_4b_10to1.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/dvi_encoder.v</data>
            <data>Verilog</data>
        </row>
        <row>
            <data>D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.idf</data>
            <data>IP</data>
        </row>
    </table>
    <table id="compile_runtime" title="Compile Runtime &amp; Memory" column_number="3">
        <column_headers>
            <data>Cpu Time (s)</data>
            <data>Real Time (s)</data>
            <data>Peak Memory (B)</data>
        </column_headers>
        <row>
            <data>2.09375</data>
            <data>4</data>
            <data>100,241,408</data>
        </row>
    </table>
    <table id="compile_messages" title="Compile Messages" column_number="1">
        <column_headers/>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Enable Verilog2k features and keywords</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_decoder.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_decoder.v(line number: 3)] Analyzing module m_decoder (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_bps.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_bps.v(line number: 3)] Analyzing module m_bps (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file D:/Projects/FPGA_match/jichuang/pango_school_match/source/videocnt/video_pixel_counter.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/videocnt/video_pixel_counter.v(line number: 2)] Analyzing module video_pixel_counter (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_s2p.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_s2p.v(line number: 3)] Analyzing module m_s2p (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file D:/Projects/FPGA_match/jichuang/pango_school_match/source/colorbar/color_bar.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Found Verilog include file D:/Projects/FPGA_match/jichuang/pango_school_match/source/colorbar/video_define.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/colorbar/color_bar.v(line number: 34)] Analyzing module color_bar (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/top.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/top.v(line number: 1)] Analyzing module top_uart_cmd_resolve (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file D:/Projects/FPGA_match/jichuang/pango_school_match/source/new/top_video_zone_display.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/new/top_video_zone_display.v(line number: 3)] Analyzing module top_video_zone_display (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file D:/Projects/FPGA_match/jichuang/pango_school_match/source/new/video_zone_judge.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/new/video_zone_judge.v(line number: 3)] Analyzing module video_zone_judge (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/encode.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/encode.v(line number: 46)] Analyzing module encode (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/serdes_4b_10to1.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/serdes_4b_10to1.v(line number: 3)] Analyzing module serdes_4b_10to1 (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/dvi_encoder.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/dvi_encoder.v(line number: 2)] Analyzing module dvi_encoder (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0001: Analyzing file D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0002: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 20)] Analyzing module video_clk_gen (library work)</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Module &quot;top_video_zone_display&quot; is set as top module.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Module &quot;top_video_zone_display&quot; is set as top module.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/new/top_video_zone_display.v(line number: 3)] Elaborating module top_video_zone_display</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">top_video_zone_display parameter value:
    UART_BPS_RATE = 32'b00000000000000011100001000000000
    BPS_DLY_BIT = 32'b00000000000000000010000111101000</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/new/video_zone_judge.v(line number: 3)] Elaborating module video_zone_judge</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/top.v(line number: 1)] Elaborating module top_uart_cmd_resolve</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">top_video_zone_display.u_top_uart_cmd_resolve parameter value:
    UART_BPS_RATE = 32'b00000000000000011100001000000000
    BPS_DLY_BIT = 32'b00000000000000000010000111101000</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_bps.v(line number: 3)] Elaborating module m_bps</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">top_video_zone_display.u_top_uart_cmd_resolve.u_m_bps parameter value:
    UART_BPS_RATE = 32'b00000000000000011100001000000000
    CLK_PERIORD = 32'b00000000000000000000000000010100</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_s2p.v(line number: 3)] Elaborating module m_s2p</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/uart_command_resolve/m_decoder.v(line number: 3)] Elaborating module m_decoder</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/videocnt/video_pixel_counter.v(line number: 2)] Elaborating module video_pixel_counter</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/colorbar/color_bar.v(line number: 34)] Elaborating module color_bar</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">top_video_zone_display.u_color_bar parameter value:
    H_ACTIVE = 16'b0000010100000000
    H_FP = 16'b0000000001101110
    H_SYNC = 16'b0000000000101000
    H_BP = 16'b0000000011011100
    V_ACTIVE = 16'b0000001011010000
    V_FP = 16'b0000000000000101
    V_SYNC = 16'b0000000000000101
    V_BP = 16'b0000000000010100
    HS_POL = 1'b1
    VS_POL = 1'b1
    H_TOTAL = 16'b0000011001110010
    V_TOTAL = 16'b0000001011101110
    WHITE_R = 8'b00000000
    WHITE_G = 8'b11111111
    WHITE_B = 8'b00000000
    YELLOW_R = 8'b00000000
    YELLOW_G = 8'b11111111
    YELLOW_B = 8'b00000000
    CYAN_R = 8'b00000000
    CYAN_G = 8'b11111111
    CYAN_B = 8'b00000000
    GREEN_R = 8'b00000000
    GREEN_G = 8'b11111111
    GREEN_B = 8'b00000000
    MAGENTA_R = 8'b00000000
    MAGENTA_G = 8'b11111111
    MAGENTA_B = 8'b00000000
    RED_R = 8'b00000000
    RED_G = 8'b11111111
    RED_B = 8'b00000000
    BLUE_R = 8'b00000000
    BLUE_G = 8'b11111111
    BLUE_B = 8'b00000000
    BLACK_R = 8'b00000000
    BLACK_G = 8'b11111111
    BLACK_B = 8'b00000000</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 20)] Elaborating module video_clk_gen</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 22051)] Elaborating module GTP_PLL_E1</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 120)] Net clkfb in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 123)] Net pfden in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 124)] Net clkout0_gate in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 125)] Net clkout0_2pad_gate in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 126)] Net clkout1_gate in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 127)] Net clkout2_gate in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 128)] Net clkout3_gate in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 129)] Net clkout4_gate in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 130)] Net clkout5_gate in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 131)] Net dyn_idiv in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 132)] Net dyn_odiv0 in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 133)] Net dyn_odiv1 in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 134)] Net dyn_odiv2 in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 135)] Net dyn_odiv3 in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 136)] Net dyn_odiv4 in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 137)] Net dyn_fdiv in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 138)] Net dyn_duty0 in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 139)] Net dyn_duty1 in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 140)] Net dyn_duty2 in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 141)] Net dyn_duty3 in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2021: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 142)] Net dyn_duty4 in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 143)] Net dyn_phase0[0] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 143)] Net dyn_phase0[1] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 143)] Net dyn_phase0[2] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 143)] Net dyn_phase0[3] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 143)] Net dyn_phase0[4] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 143)] Net dyn_phase0[5] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 143)] Net dyn_phase0[6] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 143)] Net dyn_phase0[7] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 143)] Net dyn_phase0[8] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 143)] Net dyn_phase0[9] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 143)] Net dyn_phase0[10] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 143)] Net dyn_phase0[11] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 143)] Net dyn_phase0[12] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 144)] Net dyn_phase1[0] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 144)] Net dyn_phase1[1] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 144)] Net dyn_phase1[2] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 144)] Net dyn_phase1[3] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 144)] Net dyn_phase1[4] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 144)] Net dyn_phase1[5] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 144)] Net dyn_phase1[6] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 144)] Net dyn_phase1[7] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 144)] Net dyn_phase1[8] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 144)] Net dyn_phase1[9] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 144)] Net dyn_phase1[10] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 144)] Net dyn_phase1[11] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 144)] Net dyn_phase1[12] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 145)] Net dyn_phase2[0] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 145)] Net dyn_phase2[1] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 145)] Net dyn_phase2[2] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 145)] Net dyn_phase2[3] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 145)] Net dyn_phase2[4] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 145)] Net dyn_phase2[5] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 145)] Net dyn_phase2[6] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 145)] Net dyn_phase2[7] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 145)] Net dyn_phase2[8] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 145)] Net dyn_phase2[9] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 145)] Net dyn_phase2[10] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 145)] Net dyn_phase2[11] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 145)] Net dyn_phase2[12] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 146)] Net dyn_phase3[0] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 146)] Net dyn_phase3[1] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 146)] Net dyn_phase3[2] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 146)] Net dyn_phase3[3] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 146)] Net dyn_phase3[4] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 146)] Net dyn_phase3[5] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 146)] Net dyn_phase3[6] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 146)] Net dyn_phase3[7] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 146)] Net dyn_phase3[8] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 146)] Net dyn_phase3[9] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 146)] Net dyn_phase3[10] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 146)] Net dyn_phase3[11] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 146)] Net dyn_phase3[12] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 147)] Net dyn_phase4[0] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 147)] Net dyn_phase4[1] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 147)] Net dyn_phase4[2] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 147)] Net dyn_phase4[3] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 147)] Net dyn_phase4[4] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 147)] Net dyn_phase4[5] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 147)] Net dyn_phase4[6] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 147)] Net dyn_phase4[7] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 147)] Net dyn_phase4[8] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 147)] Net dyn_phase4[9] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 147)] Net dyn_phase4[10] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 147)] Net dyn_phase4[11] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="5" bold="0">Verilog-2020: [D:/Projects/FPGA_match/jichuang/pango_school_match/ipcore/video_clk_gen/video_clk_gen.v(line number: 147)] Net dyn_phase4[12] in video_clk_gen(original module video_clk_gen) does not have a driver, tie it to 0</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/dvi_encoder.v(line number: 2)] Elaborating module dvi_encoder</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">top_video_zone_display.rgb2dvi.encb parameter value:
    CTRLTOKEN0 = 10'b1101010100
    CTRLTOKEN1 = 10'b0010101011
    CTRLTOKEN2 = 10'b0101010100
    CTRLTOKEN3 = 10'b1010101011</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">top_video_zone_display.rgb2dvi.encr parameter value:
    CTRLTOKEN0 = 10'b1101010100
    CTRLTOKEN1 = 10'b0010101011
    CTRLTOKEN2 = 10'b0101010100
    CTRLTOKEN3 = 10'b1010101011</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/encode.v(line number: 46)] Elaborating module encode</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">top_video_zone_display.rgb2dvi.encg parameter value:
    CTRLTOKEN0 = 10'b1101010100
    CTRLTOKEN1 = 10'b0010101011
    CTRLTOKEN2 = 10'b0101010100
    CTRLTOKEN3 = 10'b1010101011</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/Projects/FPGA_match/jichuang/pango_school_match/source/dvi_tx/serdes_4b_10to1.v(line number: 3)] Elaborating module serdes_4b_10to1</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 20688)] Elaborating module GTP_OSERDES</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Verilog-0003: [D:/Softwares/PDS_2021.1-SP7.3-ads/arch/vendor/pango/library/operator/gtp_lib.v(line number: 20846)] Elaborating module GTP_OUTBUFT</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Removed inst rgb_r_reg[7:0] that is redundant to rgb_b_reg[7:0].</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">FSM state_c_fsm[3:0] inferred.</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Constant propagation done on N280 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Constant propagation done on N328_1 (bmsWIDEMUX).</data>
        </row>
        <row>
            <data color="4278190080" align="0" message="4" bold="0">Constant propagation done on N287 (bmsWIDEMUX).</data>
        </row>
    </table>
    <general_container id="compile_settings" align="1">
        <table_container>
            <table id="compile_settings" title="Compile Settings" column_number="2">
                <column_headers>
                    <data>Name</data>
                    <data>Value</data>
                </column_headers>
                <row>
                    <data>Part</data>
                    <data>PGL22G-6MBG324</data>
                </row>
                <row>
                    <data>Top Module</data>
                    <data>top_video_zone_display</data>
                </row>
            </table>
        </table_container>
        <general_container align="3">
            <table_container>
                <data>Verilog</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>System Verilog</data>
                        <data>OFF</data>
                    </row>
                    <row>
                        <data>Allow Duplicate Modules</data>
                        <data>OFF</data>
                    </row>
                    <row>
                        <data>Include Path Order: 
 (Relative to Verilog File)</data>
                        <data>D:/Projects/FPGA_match/jichuang/pango_school_match	</data>
                    </row>
                    <row>
                        <data>Parameters/Generics</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Compiler Directives</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Loop Limit</data>
                        <data>2000</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Options</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>FSM Compiler</data>
                        <data>auto</data>
                    </row>
                </table>
            </table_container>
        </general_container>
    </general_container>
</tables>