-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ld_weights3 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    weights3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    weights3_ce0 : OUT STD_LOGIC;
    weights3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    weights3_buf_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    weights3_buf_ce0 : OUT STD_LOGIC;
    weights3_buf_we0 : OUT STD_LOGIC;
    weights3_buf_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of ld_weights3 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal i_fu_117_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_reg_272 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal sext_ln193_fu_153_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln193_reg_277 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln189_fu_111_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_fu_163_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal j_reg_285 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal add_ln193_1_fu_194_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln193_1_reg_290 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln190_fu_157_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal k_fu_206_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal k_reg_298 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal add_ln193_3_fu_237_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln193_3_reg_303 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln191_fu_200_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal l_fu_249_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal l_reg_311 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal zext_ln193_5_fu_264_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln193_5_reg_316 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln192_fu_243_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_0_reg_67 : STD_LOGIC_VECTOR (4 downto 0);
    signal j_0_reg_78 : STD_LOGIC_VECTOR (2 downto 0);
    signal k_0_reg_89 : STD_LOGIC_VECTOR (2 downto 0);
    signal l_0_reg_100 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal tmp_fu_123_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_fu_135_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln193_fu_131_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln193_1_fu_143_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln193_fu_147_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln193_3_fu_169_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln193_fu_173_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_2_fu_182_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln193_1_fu_178_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln193_2_fu_190_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln193_2_fu_212_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln193_2_fu_216_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln193_1_fu_225_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln193_fu_221_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl3_cast_fu_229_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln193_4_fu_255_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln193_4_fu_259_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    i_0_reg_67_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln190_fu_157_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                i_0_reg_67 <= i_reg_272;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                i_0_reg_67 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    j_0_reg_78_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln191_fu_200_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                j_0_reg_78 <= j_reg_285;
            elsif (((icmp_ln189_fu_111_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                j_0_reg_78 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    k_0_reg_89_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln192_fu_243_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                k_0_reg_89 <= k_reg_298;
            elsif (((icmp_ln190_fu_157_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                k_0_reg_89 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    l_0_reg_100_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln191_fu_200_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                l_0_reg_100 <= ap_const_lv3_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                l_0_reg_100 <= l_reg_311;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln190_fu_157_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                add_ln193_1_reg_290 <= add_ln193_1_fu_194_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln191_fu_200_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                add_ln193_3_reg_303 <= add_ln193_3_fu_237_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                i_reg_272 <= i_fu_117_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                j_reg_285 <= j_fu_163_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                k_reg_298 <= k_fu_206_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                l_reg_311 <= l_fu_249_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln189_fu_111_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    sext_ln193_reg_277(9 downto 1) <= sext_ln193_fu_153_p1(9 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln192_fu_243_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    zext_ln193_5_reg_316(12 downto 0) <= zext_ln193_5_fu_264_p1(12 downto 0);
            end if;
        end if;
    end process;
    sext_ln193_reg_277(0) <= '0';
    zext_ln193_5_reg_316(63 downto 13) <= "000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln189_fu_111_p2, ap_CS_fsm_state3, icmp_ln190_fu_157_p2, ap_CS_fsm_state4, icmp_ln191_fu_200_p2, ap_CS_fsm_state5, icmp_ln192_fu_243_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln189_fu_111_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln190_fu_157_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                if (((icmp_ln191_fu_200_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                if (((icmp_ln192_fu_243_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    add_ln193_1_fu_194_p2 <= std_logic_vector(signed(sext_ln193_1_fu_178_p1) + signed(sext_ln193_2_fu_190_p1));
    add_ln193_2_fu_216_p2 <= std_logic_vector(unsigned(add_ln193_1_reg_290) + unsigned(zext_ln193_2_fu_212_p1));
    add_ln193_3_fu_237_p2 <= std_logic_vector(unsigned(trunc_ln193_fu_221_p1) + unsigned(p_shl3_cast_fu_229_p3));
    add_ln193_4_fu_259_p2 <= std_logic_vector(unsigned(add_ln193_3_reg_303) + unsigned(zext_ln193_4_fu_255_p1));
    add_ln193_fu_173_p2 <= std_logic_vector(signed(sext_ln193_reg_277) + signed(zext_ln193_3_fu_169_p1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln189_fu_111_p2)
    begin
        if ((((icmp_ln189_fu_111_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln189_fu_111_p2)
    begin
        if (((icmp_ln189_fu_111_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    i_fu_117_p2 <= std_logic_vector(unsigned(i_0_reg_67) + unsigned(ap_const_lv5_1));
    icmp_ln189_fu_111_p2 <= "1" when (i_0_reg_67 = ap_const_lv5_10) else "0";
    icmp_ln190_fu_157_p2 <= "1" when (j_0_reg_78 = ap_const_lv3_6) else "0";
    icmp_ln191_fu_200_p2 <= "1" when (k_0_reg_89 = ap_const_lv3_5) else "0";
    icmp_ln192_fu_243_p2 <= "1" when (l_0_reg_100 = ap_const_lv3_5) else "0";
    j_fu_163_p2 <= std_logic_vector(unsigned(j_0_reg_78) + unsigned(ap_const_lv3_1));
    k_fu_206_p2 <= std_logic_vector(unsigned(k_0_reg_89) + unsigned(ap_const_lv3_1));
    l_fu_249_p2 <= std_logic_vector(unsigned(l_0_reg_100) + unsigned(ap_const_lv3_1));
    p_shl3_cast_fu_229_p3 <= (trunc_ln193_1_fu_225_p1 & ap_const_lv2_0);
        sext_ln193_1_fu_178_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln193_fu_173_p2),64));

        sext_ln193_2_fu_190_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_2_fu_182_p3),64));

        sext_ln193_fu_153_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln193_fu_147_p2),10));

    sub_ln193_fu_147_p2 <= std_logic_vector(unsigned(zext_ln193_fu_131_p1) - unsigned(zext_ln193_1_fu_143_p1));
    tmp_2_fu_182_p3 <= (add_ln193_fu_173_p2 & ap_const_lv2_0);
    tmp_fu_123_p3 <= (i_0_reg_67 & ap_const_lv3_0);
    tmp_s_fu_135_p3 <= (i_0_reg_67 & ap_const_lv1_0);
    trunc_ln193_1_fu_225_p1 <= add_ln193_2_fu_216_p2(11 - 1 downto 0);
    trunc_ln193_fu_221_p1 <= add_ln193_2_fu_216_p2(13 - 1 downto 0);
    weights3_address0 <= zext_ln193_5_fu_264_p1(12 - 1 downto 0);
    weights3_buf_address0 <= zext_ln193_5_reg_316(12 - 1 downto 0);

    weights3_buf_ce0_assign_proc : process(ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            weights3_buf_ce0 <= ap_const_logic_1;
        else 
            weights3_buf_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weights3_buf_d0 <= weights3_q0;

    weights3_buf_we0_assign_proc : process(ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            weights3_buf_we0 <= ap_const_logic_1;
        else 
            weights3_buf_we0 <= ap_const_logic_0;
        end if; 
    end process;


    weights3_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            weights3_ce0 <= ap_const_logic_1;
        else 
            weights3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln193_1_fu_143_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_135_p3),9));
    zext_ln193_2_fu_212_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(k_0_reg_89),64));
    zext_ln193_3_fu_169_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_0_reg_78),10));
    zext_ln193_4_fu_255_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(l_0_reg_100),13));
    zext_ln193_5_fu_264_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln193_4_fu_259_p2),64));
    zext_ln193_fu_131_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_123_p3),9));
end behav;
