<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ENCODER.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="TOPLEVEL.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="TOPLEVEL.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="TOPLEVEL.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="TOPLEVEL.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="TOPLEVEL.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="TOPLEVEL.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="TOPLEVEL.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="TOPLEVEL.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="TOPLEVEL.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="TOPLEVEL.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="TOPLEVEL.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TOPLEVEL.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="TOPLEVEL.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="TOPLEVEL.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="TOPLEVEL.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="TOPLEVEL.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="TOPLEVEL.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="TOPLEVEL.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="TOPLEVEL.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="TOPLEVEL.vf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="TOPLEVEL.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="TOPLEVEL.xst"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="TOPLEVEL_drc.vf"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TOPLEVEL_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="TOPLEVEL_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="TOPLEVEL_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="TOPLEVEL_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="TOPLEVEL_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="TOPLEVEL_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TOPLEVEL_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TOPLEVEL_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="TOPLEVEL_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="TOPLEVEL_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TOPLEVEL_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TOPLEVEL_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="TOPLEVEL_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="TOPLEVEL_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TOPLEVEL_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TOPLEVEL_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UpDownCounter4Bit.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="UpDownCounter4Bit.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="UpDownCounter4Bit.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="UpDownCounter4Bit.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="UpDownCounter4Bit.xst"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="_impact.cmd"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="_impact.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="encoder.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="encoder.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="encoder.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="encoder.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="encoder.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="left_right_leds.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="left_right_leds.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="left_right_leds.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="left_right_leds.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="left_right_leds.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_3"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_4"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_5"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rotary_decoder.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="rotary_decoder.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="rotary_decoder.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="rotary_decoder.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="rotary_decoder.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="toplevel.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="toplevel.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="toplevel.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1500830915" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1500830915">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1500830917" xil_pn:in_ck="4370354547327151223" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8047468003564120291" xil_pn:start_ts="1500830915">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TOPLEVEL.vf"/>
    </transform>
    <transform xil_pn:end_ts="1500830917" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-193327141135573206" xil_pn:start_ts="1500830917">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1500830917" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1500830917">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1500830917" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1910223056599820709" xil_pn:start_ts="1500830917">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1500830917" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1500830917">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1500830917" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1749890973941251124" xil_pn:start_ts="1500830917">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1500830924" xil_pn:in_ck="-3661515290906232539" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="8306409470162721590" xil_pn:start_ts="1500830917">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="TOPLEVEL.jhd"/>
      <outfile xil_pn:name="TOPLEVEL.lso"/>
      <outfile xil_pn:name="TOPLEVEL.ngc"/>
      <outfile xil_pn:name="TOPLEVEL.ngr"/>
      <outfile xil_pn:name="TOPLEVEL.prj"/>
      <outfile xil_pn:name="TOPLEVEL.stx"/>
      <outfile xil_pn:name="TOPLEVEL.syr"/>
      <outfile xil_pn:name="TOPLEVEL.xst"/>
      <outfile xil_pn:name="TOPLEVEL_vhdl.prj"/>
      <outfile xil_pn:name="TOPLEVEL_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1500830925" xil_pn:in_ck="4370354547327153399" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784892825969014957" xil_pn:start_ts="1500830924">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1500830930" xil_pn:in_ck="8650929376415014440" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="2399928685419715693" xil_pn:start_ts="1500830925">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TOPLEVEL.bld"/>
      <outfile xil_pn:name="TOPLEVEL.ngd"/>
      <outfile xil_pn:name="TOPLEVEL_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1500830934" xil_pn:in_ck="-8127925182341552215" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1500830930">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TOPLEVEL.pcf"/>
      <outfile xil_pn:name="TOPLEVEL_map.map"/>
      <outfile xil_pn:name="TOPLEVEL_map.mrp"/>
      <outfile xil_pn:name="TOPLEVEL_map.ncd"/>
      <outfile xil_pn:name="TOPLEVEL_map.ngm"/>
      <outfile xil_pn:name="TOPLEVEL_map.xrpt"/>
      <outfile xil_pn:name="TOPLEVEL_summary.xml"/>
      <outfile xil_pn:name="TOPLEVEL_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1500830948" xil_pn:in_ck="-4696229665308429630" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-3872219738485705569" xil_pn:start_ts="1500830934">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TOPLEVEL.ncd"/>
      <outfile xil_pn:name="TOPLEVEL.pad"/>
      <outfile xil_pn:name="TOPLEVEL.par"/>
      <outfile xil_pn:name="TOPLEVEL.ptwx"/>
      <outfile xil_pn:name="TOPLEVEL.unroutes"/>
      <outfile xil_pn:name="TOPLEVEL.xpi"/>
      <outfile xil_pn:name="TOPLEVEL_pad.csv"/>
      <outfile xil_pn:name="TOPLEVEL_pad.txt"/>
      <outfile xil_pn:name="TOPLEVEL_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1500830966" xil_pn:in_ck="4370354547327145774" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1500830952">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TOPLEVEL.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="toplevel.bgn"/>
      <outfile xil_pn:name="toplevel.bit"/>
      <outfile xil_pn:name="toplevel.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1500833983" xil_pn:in_ck="6038244062278931960" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="2182533642587968765" xil_pn:start_ts="1500833982">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_impact.cmd"/>
      <outfile xil_pn:name="_impact.log"/>
    </transform>
    <transform xil_pn:end_ts="1460485813" xil_pn:in_ck="6038244062278931960" xil_pn:name="TRAN_genImpactFile" xil_pn:prop_ck="492826547926714055" xil_pn:start_ts="1460485811">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1500831904" xil_pn:in_ck="4370354547327145774" xil_pn:name="TRAN_XPower" xil_pn:prop_ck="-8418309457391499013" xil_pn:start_ts="1500831904">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1500830948" xil_pn:in_ck="-6928412271620947675" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1500830945">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TOPLEVEL.twr"/>
      <outfile xil_pn:name="TOPLEVEL.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
