

================================================================
== Vitis HLS Report for 'writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s'
================================================================
* Date:           Thu Jan 27 12:44:19 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fft2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.624 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                 Pipeline                 |
    |   min   |   max   |    min    |    max    | min | max |                   Type                   |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+
    |        6|        7|  24.000 ns|  28.000 ns|    4|    4|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- writeBackCacheDataDR_LOverRLoop  |        6|        6|         4|          1|          1|     4|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%temp_M_imag_V_3 = alloca i32 1"   --->   Operation 6 'alloca' 'temp_M_imag_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%temp_M_imag_V_3_1 = alloca i32 1"   --->   Operation 7 'alloca' 'temp_M_imag_V_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%temp_M_imag_V_3_2 = alloca i32 1"   --->   Operation 8 'alloca' 'temp_M_imag_V_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%temp_M_imag_V_3_3 = alloca i32 1"   --->   Operation 9 'alloca' 'temp_M_imag_V_3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%temp_M_real_V_3 = alloca i32 1"   --->   Operation 10 'alloca' 'temp_M_real_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%temp_M_real_V_3_1 = alloca i32 1"   --->   Operation 11 'alloca' 'temp_M_real_V_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%temp_M_real_V_3_2 = alloca i32 1"   --->   Operation 12 'alloca' 'temp_M_real_V_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%temp_M_real_V_3_3 = alloca i32 1"   --->   Operation 13 'alloca' 'temp_M_real_V_3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_outData_0_1_0_0_012, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_outData_0_1_0_0_011, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_outData_0_1_0_0_010, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_outData_0_1_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_outData_0_0_0_0_09, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_outData_0_0_0_0_08, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_outData_0_0_0_0_07, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_outData_0_0_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%br_ln319 = br void %rewind_header" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:319]   --->   Operation 22 'br' 'br_ln319' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.13>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void, i1 0, void %.split43879..split4_crit_edge, i1 1, void"   --->   Operation 23 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%r53 = phi i2 0, void, i2 %r, void %.split43879..split4_crit_edge, i2 0, void"   --->   Operation 24 'phi' 'r53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %do_init, void %.split4, void %rewind_init"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln319 = br void %.split4" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:319]   --->   Operation 26 'br' 'br_ln319' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.43ns)   --->   "%sub_ln344 = sub i2 0, i2 %r53" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 27 'sub' 'sub_ln344' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln344 = zext i2 %sub_ln344" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 28 'zext' 'zext_ln344' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%p_digitReseversedOutputBuff_M_real_addr = getelementptr i32 %p_digitReseversedOutputBuff_M_real, i64 0, i64 %zext_ln344" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 29 'getelementptr' 'p_digitReseversedOutputBuff_M_real_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%p_digitReseversedOutputBuff_M_imag_addr = getelementptr i32 %p_digitReseversedOutputBuff_M_imag, i64 0, i64 %zext_ln344" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 30 'getelementptr' 'p_digitReseversedOutputBuff_M_imag_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (0.69ns)   --->   "%temp_M_real_V_0 = load i2 %p_digitReseversedOutputBuff_M_real_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 31 'load' 'temp_M_real_V_0' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 32 [2/2] (0.69ns)   --->   "%temp_M_imag_V_0 = load i2 %p_digitReseversedOutputBuff_M_imag_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 32 'load' 'temp_M_imag_V_0' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 33 [1/1] (0.43ns)   --->   "%r = add i2 %r53, i2 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:319]   --->   Operation 33 'add' 'r' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.34ns)   --->   "%icmp_ln319 = icmp_eq  i2 %r53, i2 3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:319]   --->   Operation 34 'icmp' 'icmp_ln319' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln319 = br i1 %icmp_ln319, void %.split43879..split4_crit_edge, void" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:319]   --->   Operation 35 'br' 'br_ln319' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln319 = br void %rewind_header" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:319]   --->   Operation 36 'br' 'br_ln319' <Predicate = (!icmp_ln319)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln351 = br void %rewind_header" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:351]   --->   Operation 37 'br' 'br_ln351' <Predicate = (icmp_ln319)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.13>
ST_3 : Operation 38 [1/2] (0.69ns)   --->   "%temp_M_real_V_0 = load i2 %p_digitReseversedOutputBuff_M_real_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 38 'load' 'temp_M_real_V_0' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 39 [1/2] (0.69ns)   --->   "%temp_M_imag_V_0 = load i2 %p_digitReseversedOutputBuff_M_imag_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 39 'load' 'temp_M_imag_V_0' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 40 [1/1] (0.43ns)   --->   "%sub_ln344_1 = sub i2 1, i2 %r53" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 40 'sub' 'sub_ln344_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln344_1 = zext i2 %sub_ln344_1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 41 'zext' 'zext_ln344_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%p_digitReseversedOutputBuff_M_real1_addr = getelementptr i32 %p_digitReseversedOutputBuff_M_real1, i64 0, i64 %zext_ln344_1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 42 'getelementptr' 'p_digitReseversedOutputBuff_M_real1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%p_digitReseversedOutputBuff_M_imag4_addr = getelementptr i32 %p_digitReseversedOutputBuff_M_imag4, i64 0, i64 %zext_ln344_1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 43 'getelementptr' 'p_digitReseversedOutputBuff_M_imag4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [2/2] (0.69ns)   --->   "%temp_M_real_V_0_1_82 = load i2 %p_digitReseversedOutputBuff_M_real1_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 44 'load' 'temp_M_real_V_0_1_82' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 45 [2/2] (0.69ns)   --->   "%temp_M_imag_V_0_1_83 = load i2 %p_digitReseversedOutputBuff_M_imag4_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 45 'load' 'temp_M_imag_V_0_1_83' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 46 [1/1] (0.43ns)   --->   "%sub_ln344_2 = sub i2 2, i2 %r53" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 46 'sub' 'sub_ln344_2' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln344_2 = zext i2 %sub_ln344_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 47 'zext' 'zext_ln344_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%p_digitReseversedOutputBuff_M_real2_addr = getelementptr i32 %p_digitReseversedOutputBuff_M_real2, i64 0, i64 %zext_ln344_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 48 'getelementptr' 'p_digitReseversedOutputBuff_M_real2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%p_digitReseversedOutputBuff_M_imag5_addr = getelementptr i32 %p_digitReseversedOutputBuff_M_imag5, i64 0, i64 %zext_ln344_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 49 'getelementptr' 'p_digitReseversedOutputBuff_M_imag5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [2/2] (0.69ns)   --->   "%temp_M_real_V_0_2_86 = load i2 %p_digitReseversedOutputBuff_M_real2_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 50 'load' 'temp_M_real_V_0_2_86' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 51 [2/2] (0.69ns)   --->   "%temp_M_imag_V_0_2_87 = load i2 %p_digitReseversedOutputBuff_M_imag5_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 51 'load' 'temp_M_imag_V_0_2_87' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 52 [1/1] (0.12ns)   --->   "%xor_ln150 = xor i2 %r53, i2 3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_utilities.hpp:150]   --->   Operation 52 'xor' 'xor_ln150' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln344_3 = zext i2 %xor_ln150" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 53 'zext' 'zext_ln344_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%p_digitReseversedOutputBuff_M_real3_addr = getelementptr i32 %p_digitReseversedOutputBuff_M_real3, i64 0, i64 %zext_ln344_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 54 'getelementptr' 'p_digitReseversedOutputBuff_M_real3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%p_digitReseversedOutputBuff_M_imag6_addr = getelementptr i32 %p_digitReseversedOutputBuff_M_imag6, i64 0, i64 %zext_ln344_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 55 'getelementptr' 'p_digitReseversedOutputBuff_M_imag6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [2/2] (0.69ns)   --->   "%temp_M_real_V_0_3_90 = load i2 %p_digitReseversedOutputBuff_M_real3_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 56 'load' 'temp_M_real_V_0_3_90' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 57 [2/2] (0.69ns)   --->   "%temp_M_imag_V_0_3_91 = load i2 %p_digitReseversedOutputBuff_M_imag6_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 57 'load' 'temp_M_imag_V_0_3_91' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 4 <SV = 3> <Delay = 2.62>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%temp_M_imag_V_3_load = load i32 %temp_M_imag_V_3"   --->   Operation 58 'load' 'temp_M_imag_V_3_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%temp_M_imag_V_3_1_load = load i32 %temp_M_imag_V_3_1"   --->   Operation 59 'load' 'temp_M_imag_V_3_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%temp_M_imag_V_3_2_load = load i32 %temp_M_imag_V_3_2"   --->   Operation 60 'load' 'temp_M_imag_V_3_2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%temp_M_imag_V_3_3_load = load i32 %temp_M_imag_V_3_3"   --->   Operation 61 'load' 'temp_M_imag_V_3_3_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%temp_M_real_V_3_load = load i32 %temp_M_real_V_3"   --->   Operation 62 'load' 'temp_M_real_V_3_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%temp_M_real_V_3_1_load = load i32 %temp_M_real_V_3_1"   --->   Operation 63 'load' 'temp_M_real_V_3_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%temp_M_real_V_3_2_load = load i32 %temp_M_real_V_3_2"   --->   Operation 64 'load' 'temp_M_real_V_3_2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%temp_M_real_V_3_3_load = load i32 %temp_M_real_V_3_3"   --->   Operation 65 'load' 'temp_M_real_V_3_3_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 66 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%specpipeline_ln322 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:322]   --->   Operation 67 'specpipeline' 'specpipeline_ln322' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln322 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:322]   --->   Operation 68 'specloopname' 'specloopname_ln322' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.65ns)   --->   "%switch_ln344 = switch i2 %sub_ln344, void %branch15, i2 0, void %.split453, i2 1, void %branch13, i2 2, void %branch14" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 69 'switch' 'switch_ln344' <Predicate = true> <Delay = 0.65>
ST_4 : Operation 70 [1/1] (0.38ns)   --->   "%br_ln344 = br void %.split453" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 70 'br' 'br_ln344' <Predicate = (sub_ln344 == 2)> <Delay = 0.38>
ST_4 : Operation 71 [1/1] (0.38ns)   --->   "%br_ln344 = br void %.split453" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 71 'br' 'br_ln344' <Predicate = (sub_ln344 == 1)> <Delay = 0.38>
ST_4 : Operation 72 [1/1] (0.38ns)   --->   "%br_ln344 = br void %.split453" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 72 'br' 'br_ln344' <Predicate = (sub_ln344 == 3)> <Delay = 0.38>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%temp_M_real_V_3_1_80 = phi i32 %temp_M_real_V_0, void %branch15, i32 %temp_M_real_V_3_load, void %branch14, i32 %temp_M_real_V_3_load, void %branch13, i32 %temp_M_real_V_3_load, void %.split4"   --->   Operation 73 'phi' 'temp_M_real_V_3_1_80' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%temp_M_real_V_2_1 = phi i32 %temp_M_real_V_3_1_load, void %branch15, i32 %temp_M_real_V_0, void %branch14, i32 %temp_M_real_V_3_1_load, void %branch13, i32 %temp_M_real_V_3_1_load, void %.split4"   --->   Operation 74 'phi' 'temp_M_real_V_2_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%temp_M_real_V_1_1 = phi i32 %temp_M_real_V_3_2_load, void %branch15, i32 %temp_M_real_V_3_2_load, void %branch14, i32 %temp_M_real_V_0, void %branch13, i32 %temp_M_real_V_3_2_load, void %.split4"   --->   Operation 75 'phi' 'temp_M_real_V_1_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%temp_M_real_V_0_1 = phi i32 %temp_M_real_V_3_3_load, void %branch15, i32 %temp_M_real_V_3_3_load, void %branch14, i32 %temp_M_real_V_3_3_load, void %branch13, i32 %temp_M_real_V_0, void %.split4"   --->   Operation 76 'phi' 'temp_M_real_V_0_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.65ns)   --->   "%switch_ln344 = switch i2 %sub_ln344, void %branch31, i2 0, void %.split45397, i2 1, void %branch29, i2 2, void %branch30" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 77 'switch' 'switch_ln344' <Predicate = true> <Delay = 0.65>
ST_4 : Operation 78 [1/1] (0.38ns)   --->   "%br_ln344 = br void %.split45397" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 78 'br' 'br_ln344' <Predicate = (sub_ln344 == 2)> <Delay = 0.38>
ST_4 : Operation 79 [1/1] (0.38ns)   --->   "%br_ln344 = br void %.split45397" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 79 'br' 'br_ln344' <Predicate = (sub_ln344 == 1)> <Delay = 0.38>
ST_4 : Operation 80 [1/1] (0.38ns)   --->   "%br_ln344 = br void %.split45397" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 80 'br' 'br_ln344' <Predicate = (sub_ln344 == 3)> <Delay = 0.38>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%temp_M_imag_V_3_1_81 = phi i32 %temp_M_imag_V_0, void %branch31, i32 %temp_M_imag_V_3_load, void %branch30, i32 %temp_M_imag_V_3_load, void %branch29, i32 %temp_M_imag_V_3_load, void %.split453"   --->   Operation 81 'phi' 'temp_M_imag_V_3_1_81' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%temp_M_imag_V_2_1 = phi i32 %temp_M_imag_V_3_1_load, void %branch31, i32 %temp_M_imag_V_0, void %branch30, i32 %temp_M_imag_V_3_1_load, void %branch29, i32 %temp_M_imag_V_3_1_load, void %.split453"   --->   Operation 82 'phi' 'temp_M_imag_V_2_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%temp_M_imag_V_1_1 = phi i32 %temp_M_imag_V_3_2_load, void %branch31, i32 %temp_M_imag_V_3_2_load, void %branch30, i32 %temp_M_imag_V_0, void %branch29, i32 %temp_M_imag_V_3_2_load, void %.split453"   --->   Operation 83 'phi' 'temp_M_imag_V_1_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%temp_M_imag_V_0_1 = phi i32 %temp_M_imag_V_3_3_load, void %branch31, i32 %temp_M_imag_V_3_3_load, void %branch30, i32 %temp_M_imag_V_3_3_load, void %branch29, i32 %temp_M_imag_V_0, void %.split453"   --->   Operation 84 'phi' 'temp_M_imag_V_0_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/2] (0.69ns)   --->   "%temp_M_real_V_0_1_82 = load i2 %p_digitReseversedOutputBuff_M_real1_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 85 'load' 'temp_M_real_V_0_1_82' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 86 [1/2] (0.69ns)   --->   "%temp_M_imag_V_0_1_83 = load i2 %p_digitReseversedOutputBuff_M_imag4_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 86 'load' 'temp_M_imag_V_0_1_83' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 87 [1/1] (0.65ns)   --->   "%switch_ln344 = switch i2 %sub_ln344_1, void %branch11, i2 0, void %.split448, i2 1, void %branch9, i2 2, void %branch10" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 87 'switch' 'switch_ln344' <Predicate = true> <Delay = 0.65>
ST_4 : Operation 88 [1/1] (0.38ns)   --->   "%br_ln344 = br void %.split448" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 88 'br' 'br_ln344' <Predicate = (sub_ln344_1 == 2)> <Delay = 0.38>
ST_4 : Operation 89 [1/1] (0.38ns)   --->   "%br_ln344 = br void %.split448" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 89 'br' 'br_ln344' <Predicate = (sub_ln344_1 == 1)> <Delay = 0.38>
ST_4 : Operation 90 [1/1] (0.38ns)   --->   "%br_ln344 = br void %.split448" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 90 'br' 'br_ln344' <Predicate = (sub_ln344_1 == 3)> <Delay = 0.38>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%temp_M_real_V_3_2_84 = phi i32 %temp_M_real_V_0_1_82, void %branch11, i32 %temp_M_real_V_3_1_80, void %branch10, i32 %temp_M_real_V_3_1_80, void %branch9, i32 %temp_M_real_V_3_1_80, void %.split45397"   --->   Operation 91 'phi' 'temp_M_real_V_3_2_84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%temp_M_real_V_2_2 = phi i32 %temp_M_real_V_2_1, void %branch11, i32 %temp_M_real_V_0_1_82, void %branch10, i32 %temp_M_real_V_2_1, void %branch9, i32 %temp_M_real_V_2_1, void %.split45397"   --->   Operation 92 'phi' 'temp_M_real_V_2_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%temp_M_real_V_1_2 = phi i32 %temp_M_real_V_1_1, void %branch11, i32 %temp_M_real_V_1_1, void %branch10, i32 %temp_M_real_V_0_1_82, void %branch9, i32 %temp_M_real_V_1_1, void %.split45397"   --->   Operation 93 'phi' 'temp_M_real_V_1_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%temp_M_real_V_0_2 = phi i32 %temp_M_real_V_0_1, void %branch11, i32 %temp_M_real_V_0_1, void %branch10, i32 %temp_M_real_V_0_1, void %branch9, i32 %temp_M_real_V_0_1_82, void %.split45397"   --->   Operation 94 'phi' 'temp_M_real_V_0_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.65ns)   --->   "%switch_ln344 = switch i2 %sub_ln344_1, void %branch27, i2 0, void %.split44891, i2 1, void %branch25, i2 2, void %branch26" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 95 'switch' 'switch_ln344' <Predicate = true> <Delay = 0.65>
ST_4 : Operation 96 [1/1] (0.38ns)   --->   "%br_ln344 = br void %.split44891" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 96 'br' 'br_ln344' <Predicate = (sub_ln344_1 == 2)> <Delay = 0.38>
ST_4 : Operation 97 [1/1] (0.38ns)   --->   "%br_ln344 = br void %.split44891" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 97 'br' 'br_ln344' <Predicate = (sub_ln344_1 == 1)> <Delay = 0.38>
ST_4 : Operation 98 [1/1] (0.38ns)   --->   "%br_ln344 = br void %.split44891" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 98 'br' 'br_ln344' <Predicate = (sub_ln344_1 == 3)> <Delay = 0.38>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%temp_M_imag_V_3_2_85 = phi i32 %temp_M_imag_V_0_1_83, void %branch27, i32 %temp_M_imag_V_3_1_81, void %branch26, i32 %temp_M_imag_V_3_1_81, void %branch25, i32 %temp_M_imag_V_3_1_81, void %.split448"   --->   Operation 99 'phi' 'temp_M_imag_V_3_2_85' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%temp_M_imag_V_2_2 = phi i32 %temp_M_imag_V_2_1, void %branch27, i32 %temp_M_imag_V_0_1_83, void %branch26, i32 %temp_M_imag_V_2_1, void %branch25, i32 %temp_M_imag_V_2_1, void %.split448"   --->   Operation 100 'phi' 'temp_M_imag_V_2_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%temp_M_imag_V_1_2 = phi i32 %temp_M_imag_V_1_1, void %branch27, i32 %temp_M_imag_V_1_1, void %branch26, i32 %temp_M_imag_V_0_1_83, void %branch25, i32 %temp_M_imag_V_1_1, void %.split448"   --->   Operation 101 'phi' 'temp_M_imag_V_1_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%temp_M_imag_V_0_2 = phi i32 %temp_M_imag_V_0_1, void %branch27, i32 %temp_M_imag_V_0_1, void %branch26, i32 %temp_M_imag_V_0_1, void %branch25, i32 %temp_M_imag_V_0_1_83, void %.split448"   --->   Operation 102 'phi' 'temp_M_imag_V_0_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/2] (0.69ns)   --->   "%temp_M_real_V_0_2_86 = load i2 %p_digitReseversedOutputBuff_M_real2_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 103 'load' 'temp_M_real_V_0_2_86' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 104 [1/2] (0.69ns)   --->   "%temp_M_imag_V_0_2_87 = load i2 %p_digitReseversedOutputBuff_M_imag5_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 104 'load' 'temp_M_imag_V_0_2_87' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 105 [1/1] (0.65ns)   --->   "%switch_ln344 = switch i2 %sub_ln344_2, void %branch7, i2 0, void %.split443, i2 1, void %branch5, i2 2, void %branch6" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 105 'switch' 'switch_ln344' <Predicate = true> <Delay = 0.65>
ST_4 : Operation 106 [1/1] (0.38ns)   --->   "%br_ln344 = br void %.split443" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 106 'br' 'br_ln344' <Predicate = (sub_ln344_2 == 2)> <Delay = 0.38>
ST_4 : Operation 107 [1/1] (0.38ns)   --->   "%br_ln344 = br void %.split443" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 107 'br' 'br_ln344' <Predicate = (sub_ln344_2 == 1)> <Delay = 0.38>
ST_4 : Operation 108 [1/1] (0.38ns)   --->   "%br_ln344 = br void %.split443" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 108 'br' 'br_ln344' <Predicate = (sub_ln344_2 == 3)> <Delay = 0.38>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%temp_M_real_V_3_3_88 = phi i32 %temp_M_real_V_0_2_86, void %branch7, i32 %temp_M_real_V_3_2_84, void %branch6, i32 %temp_M_real_V_3_2_84, void %branch5, i32 %temp_M_real_V_3_2_84, void %.split44891"   --->   Operation 109 'phi' 'temp_M_real_V_3_3_88' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%temp_M_real_V_2_3 = phi i32 %temp_M_real_V_2_2, void %branch7, i32 %temp_M_real_V_0_2_86, void %branch6, i32 %temp_M_real_V_2_2, void %branch5, i32 %temp_M_real_V_2_2, void %.split44891"   --->   Operation 110 'phi' 'temp_M_real_V_2_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%temp_M_real_V_1_3 = phi i32 %temp_M_real_V_1_2, void %branch7, i32 %temp_M_real_V_1_2, void %branch6, i32 %temp_M_real_V_0_2_86, void %branch5, i32 %temp_M_real_V_1_2, void %.split44891"   --->   Operation 111 'phi' 'temp_M_real_V_1_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%temp_M_real_V_0_3 = phi i32 %temp_M_real_V_0_2, void %branch7, i32 %temp_M_real_V_0_2, void %branch6, i32 %temp_M_real_V_0_2, void %branch5, i32 %temp_M_real_V_0_2_86, void %.split44891"   --->   Operation 112 'phi' 'temp_M_real_V_0_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.65ns)   --->   "%switch_ln344 = switch i2 %sub_ln344_2, void %branch23, i2 0, void %.split44385, i2 1, void %branch21, i2 2, void %branch22" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 113 'switch' 'switch_ln344' <Predicate = true> <Delay = 0.65>
ST_4 : Operation 114 [1/1] (0.38ns)   --->   "%br_ln344 = br void %.split44385" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 114 'br' 'br_ln344' <Predicate = (sub_ln344_2 == 2)> <Delay = 0.38>
ST_4 : Operation 115 [1/1] (0.38ns)   --->   "%br_ln344 = br void %.split44385" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 115 'br' 'br_ln344' <Predicate = (sub_ln344_2 == 1)> <Delay = 0.38>
ST_4 : Operation 116 [1/1] (0.38ns)   --->   "%br_ln344 = br void %.split44385" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 116 'br' 'br_ln344' <Predicate = (sub_ln344_2 == 3)> <Delay = 0.38>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%temp_M_imag_V_3_3_89 = phi i32 %temp_M_imag_V_0_2_87, void %branch23, i32 %temp_M_imag_V_3_2_85, void %branch22, i32 %temp_M_imag_V_3_2_85, void %branch21, i32 %temp_M_imag_V_3_2_85, void %.split443"   --->   Operation 117 'phi' 'temp_M_imag_V_3_3_89' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%temp_M_imag_V_2_3 = phi i32 %temp_M_imag_V_2_2, void %branch23, i32 %temp_M_imag_V_0_2_87, void %branch22, i32 %temp_M_imag_V_2_2, void %branch21, i32 %temp_M_imag_V_2_2, void %.split443"   --->   Operation 118 'phi' 'temp_M_imag_V_2_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%temp_M_imag_V_1_3 = phi i32 %temp_M_imag_V_1_2, void %branch23, i32 %temp_M_imag_V_1_2, void %branch22, i32 %temp_M_imag_V_0_2_87, void %branch21, i32 %temp_M_imag_V_1_2, void %.split443"   --->   Operation 119 'phi' 'temp_M_imag_V_1_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%temp_M_imag_V_0_3 = phi i32 %temp_M_imag_V_0_2, void %branch23, i32 %temp_M_imag_V_0_2, void %branch22, i32 %temp_M_imag_V_0_2, void %branch21, i32 %temp_M_imag_V_0_2_87, void %.split443"   --->   Operation 120 'phi' 'temp_M_imag_V_0_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/2] (0.69ns)   --->   "%temp_M_real_V_0_3_90 = load i2 %p_digitReseversedOutputBuff_M_real3_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 121 'load' 'temp_M_real_V_0_3_90' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 122 [1/2] (0.69ns)   --->   "%temp_M_imag_V_0_3_91 = load i2 %p_digitReseversedOutputBuff_M_imag6_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 122 'load' 'temp_M_imag_V_0_3_91' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 123 [1/1] (0.65ns)   --->   "%switch_ln344 = switch i2 %xor_ln150, void %branch3, i2 0, void %.split438, i2 1, void %branch1, i2 2, void %branch2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 123 'switch' 'switch_ln344' <Predicate = true> <Delay = 0.65>
ST_4 : Operation 124 [1/1] (0.38ns)   --->   "%br_ln344 = br void %.split438" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 124 'br' 'br_ln344' <Predicate = (xor_ln150 == 2)> <Delay = 0.38>
ST_4 : Operation 125 [1/1] (0.38ns)   --->   "%br_ln344 = br void %.split438" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 125 'br' 'br_ln344' <Predicate = (xor_ln150 == 1)> <Delay = 0.38>
ST_4 : Operation 126 [1/1] (0.38ns)   --->   "%br_ln344 = br void %.split438" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 126 'br' 'br_ln344' <Predicate = (xor_ln150 == 3)> <Delay = 0.38>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%temp_M_real_V_3_4 = phi i32 %temp_M_real_V_0_3_90, void %branch3, i32 %temp_M_real_V_3_3_88, void %branch2, i32 %temp_M_real_V_3_3_88, void %branch1, i32 %temp_M_real_V_3_3_88, void %.split44385"   --->   Operation 127 'phi' 'temp_M_real_V_3_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%temp_M_real_V_2_4 = phi i32 %temp_M_real_V_2_3, void %branch3, i32 %temp_M_real_V_0_3_90, void %branch2, i32 %temp_M_real_V_2_3, void %branch1, i32 %temp_M_real_V_2_3, void %.split44385"   --->   Operation 128 'phi' 'temp_M_real_V_2_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%temp_M_real_V_1_4 = phi i32 %temp_M_real_V_1_3, void %branch3, i32 %temp_M_real_V_1_3, void %branch2, i32 %temp_M_real_V_0_3_90, void %branch1, i32 %temp_M_real_V_1_3, void %.split44385"   --->   Operation 129 'phi' 'temp_M_real_V_1_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%temp_M_real_V_0_4 = phi i32 %temp_M_real_V_0_3, void %branch3, i32 %temp_M_real_V_0_3, void %branch2, i32 %temp_M_real_V_0_3, void %branch1, i32 %temp_M_real_V_0_3_90, void %.split44385"   --->   Operation 130 'phi' 'temp_M_real_V_0_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.65ns)   --->   "%switch_ln344 = switch i2 %xor_ln150, void %branch19, i2 0, void %.split43879, i2 1, void %branch17, i2 2, void %branch18" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 131 'switch' 'switch_ln344' <Predicate = true> <Delay = 0.65>
ST_4 : Operation 132 [1/1] (0.38ns)   --->   "%br_ln344 = br void %.split43879" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 132 'br' 'br_ln344' <Predicate = (xor_ln150 == 2)> <Delay = 0.38>
ST_4 : Operation 133 [1/1] (0.38ns)   --->   "%br_ln344 = br void %.split43879" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 133 'br' 'br_ln344' <Predicate = (xor_ln150 == 1)> <Delay = 0.38>
ST_4 : Operation 134 [1/1] (0.38ns)   --->   "%br_ln344 = br void %.split43879" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:344]   --->   Operation 134 'br' 'br_ln344' <Predicate = (xor_ln150 == 3)> <Delay = 0.38>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%temp_M_imag_V_3_4 = phi i32 %temp_M_imag_V_0_3_91, void %branch19, i32 %temp_M_imag_V_3_3_89, void %branch18, i32 %temp_M_imag_V_3_3_89, void %branch17, i32 %temp_M_imag_V_3_3_89, void %.split438"   --->   Operation 135 'phi' 'temp_M_imag_V_3_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%temp_M_imag_V_2_4 = phi i32 %temp_M_imag_V_2_3, void %branch19, i32 %temp_M_imag_V_0_3_91, void %branch18, i32 %temp_M_imag_V_2_3, void %branch17, i32 %temp_M_imag_V_2_3, void %.split438"   --->   Operation 136 'phi' 'temp_M_imag_V_2_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%temp_M_imag_V_1_4 = phi i32 %temp_M_imag_V_1_3, void %branch19, i32 %temp_M_imag_V_1_3, void %branch18, i32 %temp_M_imag_V_0_3_91, void %branch17, i32 %temp_M_imag_V_1_3, void %.split438"   --->   Operation 137 'phi' 'temp_M_imag_V_1_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%temp_M_imag_V_0_4 = phi i32 %temp_M_imag_V_0_3, void %branch19, i32 %temp_M_imag_V_0_3, void %branch18, i32 %temp_M_imag_V_0_3, void %branch17, i32 %temp_M_imag_V_0_3_91, void %.split438"   --->   Operation 138 'phi' 'temp_M_imag_V_0_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%store_ln319 = store i32 %temp_M_real_V_0_4, i32 %temp_M_real_V_3_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:319]   --->   Operation 139 'store' 'store_ln319' <Predicate = (!icmp_ln319)> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%store_ln319 = store i32 %temp_M_real_V_1_4, i32 %temp_M_real_V_3_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:319]   --->   Operation 140 'store' 'store_ln319' <Predicate = (!icmp_ln319)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%store_ln319 = store i32 %temp_M_real_V_2_4, i32 %temp_M_real_V_3_1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:319]   --->   Operation 141 'store' 'store_ln319' <Predicate = (!icmp_ln319)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%store_ln319 = store i32 %temp_M_real_V_3_4, i32 %temp_M_real_V_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:319]   --->   Operation 142 'store' 'store_ln319' <Predicate = (!icmp_ln319)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%store_ln319 = store i32 %temp_M_imag_V_0_4, i32 %temp_M_imag_V_3_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:319]   --->   Operation 143 'store' 'store_ln319' <Predicate = (!icmp_ln319)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%store_ln319 = store i32 %temp_M_imag_V_1_4, i32 %temp_M_imag_V_3_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:319]   --->   Operation 144 'store' 'store_ln319' <Predicate = (!icmp_ln319)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%store_ln319 = store i32 %temp_M_imag_V_2_4, i32 %temp_M_imag_V_3_1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:319]   --->   Operation 145 'store' 'store_ln319' <Predicate = (!icmp_ln319)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%store_ln319 = store i32 %temp_M_imag_V_3_4, i32 %temp_M_imag_V_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:319]   --->   Operation 146 'store' 'store_ln319' <Predicate = (!icmp_ln319)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.46>
ST_5 : Operation 147 [1/1] (1.46ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A.i32P0A, i32 %p_outData_0_0_0_0_0, i32 %p_outData_0_1_0_0_0, i32 %temp_M_real_V_0_4, i32 %temp_M_imag_V_0_4" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 147 'write' 'write_ln174' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_5 : Operation 148 [1/1] (1.46ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A.i32P0A, i32 %p_outData_0_0_0_0_07, i32 %p_outData_0_1_0_0_010, i32 %temp_M_real_V_1_4, i32 %temp_M_imag_V_1_4" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 148 'write' 'write_ln174' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_5 : Operation 149 [1/1] (1.46ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A.i32P0A, i32 %p_outData_0_0_0_0_08, i32 %p_outData_0_1_0_0_011, i32 %temp_M_real_V_2_4, i32 %temp_M_imag_V_2_4" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 149 'write' 'write_ln174' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_5 : Operation 150 [1/1] (1.46ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A.i32P0A, i32 %p_outData_0_0_0_0_09, i32 %p_outData_0_1_0_0_012, i32 %temp_M_real_V_3_4, i32 %temp_M_imag_V_3_4" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 150 'write' 'write_ln174' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%return_ln351 = return void @_ssdm_op_Return" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:351]   --->   Operation 151 'return' 'return_ln351' <Predicate = (icmp_ln319)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_digitReseversedOutputBuff_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_digitReseversedOutputBuff_M_real1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_digitReseversedOutputBuff_M_real2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_digitReseversedOutputBuff_M_real3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_digitReseversedOutputBuff_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_digitReseversedOutputBuff_M_imag4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_digitReseversedOutputBuff_M_imag5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_digitReseversedOutputBuff_M_imag6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_outData_0_0_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outData_0_0_0_0_07]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outData_0_0_0_0_08]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outData_0_0_0_0_09]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outData_0_1_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outData_0_1_0_0_010]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outData_0_1_0_0_011]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_outData_0_1_0_0_012]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
temp_M_imag_V_3                          (alloca           ) [ 001111]
temp_M_imag_V_3_1                        (alloca           ) [ 001111]
temp_M_imag_V_3_2                        (alloca           ) [ 001111]
temp_M_imag_V_3_3                        (alloca           ) [ 001111]
temp_M_real_V_3                          (alloca           ) [ 001111]
temp_M_real_V_3_1                        (alloca           ) [ 001111]
temp_M_real_V_3_2                        (alloca           ) [ 001111]
temp_M_real_V_3_3                        (alloca           ) [ 001111]
specinterface_ln0                        (specinterface    ) [ 000000]
specinterface_ln0                        (specinterface    ) [ 000000]
specinterface_ln0                        (specinterface    ) [ 000000]
specinterface_ln0                        (specinterface    ) [ 000000]
specinterface_ln0                        (specinterface    ) [ 000000]
specinterface_ln0                        (specinterface    ) [ 000000]
specinterface_ln0                        (specinterface    ) [ 000000]
specinterface_ln0                        (specinterface    ) [ 000000]
br_ln319                                 (br               ) [ 011111]
do_init                                  (phi              ) [ 001111]
r53                                      (phi              ) [ 001111]
br_ln0                                   (br               ) [ 000000]
br_ln319                                 (br               ) [ 000000]
sub_ln344                                (sub              ) [ 001111]
zext_ln344                               (zext             ) [ 000000]
p_digitReseversedOutputBuff_M_real_addr  (getelementptr    ) [ 001100]
p_digitReseversedOutputBuff_M_imag_addr  (getelementptr    ) [ 001100]
r                                        (add              ) [ 011111]
icmp_ln319                               (icmp             ) [ 001111]
br_ln319                                 (br               ) [ 000000]
br_ln319                                 (br               ) [ 011111]
br_ln351                                 (br               ) [ 011111]
temp_M_real_V_0                          (load             ) [ 001010]
temp_M_imag_V_0                          (load             ) [ 001010]
sub_ln344_1                              (sub              ) [ 001011]
zext_ln344_1                             (zext             ) [ 000000]
p_digitReseversedOutputBuff_M_real1_addr (getelementptr    ) [ 001010]
p_digitReseversedOutputBuff_M_imag4_addr (getelementptr    ) [ 001010]
sub_ln344_2                              (sub              ) [ 001011]
zext_ln344_2                             (zext             ) [ 000000]
p_digitReseversedOutputBuff_M_real2_addr (getelementptr    ) [ 001010]
p_digitReseversedOutputBuff_M_imag5_addr (getelementptr    ) [ 001010]
xor_ln150                                (xor              ) [ 001011]
zext_ln344_3                             (zext             ) [ 000000]
p_digitReseversedOutputBuff_M_real3_addr (getelementptr    ) [ 001010]
p_digitReseversedOutputBuff_M_imag6_addr (getelementptr    ) [ 001010]
temp_M_imag_V_3_load                     (load             ) [ 000000]
temp_M_imag_V_3_1_load                   (load             ) [ 000000]
temp_M_imag_V_3_2_load                   (load             ) [ 000000]
temp_M_imag_V_3_3_load                   (load             ) [ 000000]
temp_M_real_V_3_load                     (load             ) [ 000000]
temp_M_real_V_3_1_load                   (load             ) [ 000000]
temp_M_real_V_3_2_load                   (load             ) [ 000000]
temp_M_real_V_3_3_load                   (load             ) [ 000000]
empty                                    (speclooptripcount) [ 000000]
specpipeline_ln322                       (specpipeline     ) [ 000000]
specloopname_ln322                       (specloopname     ) [ 000000]
switch_ln344                             (switch           ) [ 000000]
br_ln344                                 (br               ) [ 000000]
br_ln344                                 (br               ) [ 000000]
br_ln344                                 (br               ) [ 000000]
temp_M_real_V_3_1_80                     (phi              ) [ 001010]
temp_M_real_V_2_1                        (phi              ) [ 001010]
temp_M_real_V_1_1                        (phi              ) [ 001010]
temp_M_real_V_0_1                        (phi              ) [ 001010]
switch_ln344                             (switch           ) [ 000000]
br_ln344                                 (br               ) [ 000000]
br_ln344                                 (br               ) [ 000000]
br_ln344                                 (br               ) [ 000000]
temp_M_imag_V_3_1_81                     (phi              ) [ 001010]
temp_M_imag_V_2_1                        (phi              ) [ 001010]
temp_M_imag_V_1_1                        (phi              ) [ 001010]
temp_M_imag_V_0_1                        (phi              ) [ 001010]
temp_M_real_V_0_1_82                     (load             ) [ 000000]
temp_M_imag_V_0_1_83                     (load             ) [ 000000]
switch_ln344                             (switch           ) [ 000000]
br_ln344                                 (br               ) [ 000000]
br_ln344                                 (br               ) [ 000000]
br_ln344                                 (br               ) [ 000000]
temp_M_real_V_3_2_84                     (phi              ) [ 000000]
temp_M_real_V_2_2                        (phi              ) [ 000000]
temp_M_real_V_1_2                        (phi              ) [ 000000]
temp_M_real_V_0_2                        (phi              ) [ 000000]
switch_ln344                             (switch           ) [ 000000]
br_ln344                                 (br               ) [ 000000]
br_ln344                                 (br               ) [ 000000]
br_ln344                                 (br               ) [ 000000]
temp_M_imag_V_3_2_85                     (phi              ) [ 000000]
temp_M_imag_V_2_2                        (phi              ) [ 000000]
temp_M_imag_V_1_2                        (phi              ) [ 000000]
temp_M_imag_V_0_2                        (phi              ) [ 000000]
temp_M_real_V_0_2_86                     (load             ) [ 000000]
temp_M_imag_V_0_2_87                     (load             ) [ 000000]
switch_ln344                             (switch           ) [ 000000]
br_ln344                                 (br               ) [ 000000]
br_ln344                                 (br               ) [ 000000]
br_ln344                                 (br               ) [ 000000]
temp_M_real_V_3_3_88                     (phi              ) [ 000000]
temp_M_real_V_2_3                        (phi              ) [ 000000]
temp_M_real_V_1_3                        (phi              ) [ 000000]
temp_M_real_V_0_3                        (phi              ) [ 000000]
switch_ln344                             (switch           ) [ 000000]
br_ln344                                 (br               ) [ 000000]
br_ln344                                 (br               ) [ 000000]
br_ln344                                 (br               ) [ 000000]
temp_M_imag_V_3_3_89                     (phi              ) [ 000000]
temp_M_imag_V_2_3                        (phi              ) [ 000000]
temp_M_imag_V_1_3                        (phi              ) [ 000000]
temp_M_imag_V_0_3                        (phi              ) [ 000000]
temp_M_real_V_0_3_90                     (load             ) [ 000000]
temp_M_imag_V_0_3_91                     (load             ) [ 000000]
switch_ln344                             (switch           ) [ 000000]
br_ln344                                 (br               ) [ 000000]
br_ln344                                 (br               ) [ 000000]
br_ln344                                 (br               ) [ 000000]
temp_M_real_V_3_4                        (phi              ) [ 001001]
temp_M_real_V_2_4                        (phi              ) [ 001001]
temp_M_real_V_1_4                        (phi              ) [ 001001]
temp_M_real_V_0_4                        (phi              ) [ 001001]
switch_ln344                             (switch           ) [ 000000]
br_ln344                                 (br               ) [ 000000]
br_ln344                                 (br               ) [ 000000]
br_ln344                                 (br               ) [ 000000]
temp_M_imag_V_3_4                        (phi              ) [ 001001]
temp_M_imag_V_2_4                        (phi              ) [ 001001]
temp_M_imag_V_1_4                        (phi              ) [ 001001]
temp_M_imag_V_0_4                        (phi              ) [ 001001]
store_ln319                              (store            ) [ 000000]
store_ln319                              (store            ) [ 000000]
store_ln319                              (store            ) [ 000000]
store_ln319                              (store            ) [ 000000]
store_ln319                              (store            ) [ 000000]
store_ln319                              (store            ) [ 000000]
store_ln319                              (store            ) [ 000000]
store_ln319                              (store            ) [ 000000]
write_ln174                              (write            ) [ 000000]
write_ln174                              (write            ) [ 000000]
write_ln174                              (write            ) [ 000000]
write_ln174                              (write            ) [ 000000]
return_ln351                             (return           ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_digitReseversedOutputBuff_M_real">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_digitReseversedOutputBuff_M_real"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_digitReseversedOutputBuff_M_real1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_digitReseversedOutputBuff_M_real1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_digitReseversedOutputBuff_M_real2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_digitReseversedOutputBuff_M_real2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_digitReseversedOutputBuff_M_real3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_digitReseversedOutputBuff_M_real3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_digitReseversedOutputBuff_M_imag">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_digitReseversedOutputBuff_M_imag"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_digitReseversedOutputBuff_M_imag4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_digitReseversedOutputBuff_M_imag4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_digitReseversedOutputBuff_M_imag5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_digitReseversedOutputBuff_M_imag5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_digitReseversedOutputBuff_M_imag6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_digitReseversedOutputBuff_M_imag6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_outData_0_0_0_0_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outData_0_0_0_0_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_outData_0_0_0_0_07">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outData_0_0_0_0_07"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_outData_0_0_0_0_08">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outData_0_0_0_0_08"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_outData_0_0_0_0_09">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outData_0_0_0_0_09"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_outData_0_1_0_0_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outData_0_1_0_0_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_outData_0_1_0_0_010">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outData_0_1_0_0_010"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_outData_0_1_0_0_011">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outData_0_1_0_0_011"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_outData_0_1_0_0_012">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outData_0_1_0_0_012"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="temp_M_imag_V_3_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_M_imag_V_3/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="temp_M_imag_V_3_1_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_M_imag_V_3_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="temp_M_imag_V_3_2_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_M_imag_V_3_2/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="temp_M_imag_V_3_3_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_M_imag_V_3_3/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="temp_M_real_V_3_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_M_real_V_3/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="temp_M_real_V_3_1_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_M_real_V_3_1/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="temp_M_real_V_3_2_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_M_real_V_3_2/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="temp_M_real_V_3_3_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_M_real_V_3_3/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="write_ln174_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="0" index="2" bw="32" slack="0"/>
<pin id="110" dir="0" index="3" bw="32" slack="1"/>
<pin id="111" dir="0" index="4" bw="32" slack="1"/>
<pin id="112" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/5 "/>
</bind>
</comp>

<comp id="116" class="1004" name="write_ln174_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="0" index="2" bw="32" slack="0"/>
<pin id="120" dir="0" index="3" bw="32" slack="1"/>
<pin id="121" dir="0" index="4" bw="32" slack="1"/>
<pin id="122" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/5 "/>
</bind>
</comp>

<comp id="126" class="1004" name="write_ln174_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="0" index="2" bw="32" slack="0"/>
<pin id="130" dir="0" index="3" bw="32" slack="1"/>
<pin id="131" dir="0" index="4" bw="32" slack="1"/>
<pin id="132" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/5 "/>
</bind>
</comp>

<comp id="136" class="1004" name="write_ln174_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="32" slack="0"/>
<pin id="140" dir="0" index="3" bw="32" slack="1"/>
<pin id="141" dir="0" index="4" bw="32" slack="1"/>
<pin id="142" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/5 "/>
</bind>
</comp>

<comp id="146" class="1004" name="p_digitReseversedOutputBuff_M_real_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="2" slack="0"/>
<pin id="150" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_digitReseversedOutputBuff_M_real_addr/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="p_digitReseversedOutputBuff_M_imag_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="2" slack="0"/>
<pin id="157" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_digitReseversedOutputBuff_M_imag_addr/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="2" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_M_real_V_0/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="2" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_M_imag_V_0/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="p_digitReseversedOutputBuff_M_real1_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="2" slack="0"/>
<pin id="176" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_digitReseversedOutputBuff_M_real1_addr/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="p_digitReseversedOutputBuff_M_imag4_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="2" slack="0"/>
<pin id="183" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_digitReseversedOutputBuff_M_imag4_addr/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="2" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_M_real_V_0_1_82/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="2" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_M_imag_V_0_1_83/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="p_digitReseversedOutputBuff_M_real2_addr_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="2" slack="0"/>
<pin id="202" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_digitReseversedOutputBuff_M_real2_addr/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="p_digitReseversedOutputBuff_M_imag5_addr_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="2" slack="0"/>
<pin id="209" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_digitReseversedOutputBuff_M_imag5_addr/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="2" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_M_real_V_0_2_86/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_access_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="2" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_M_imag_V_0_2_87/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="p_digitReseversedOutputBuff_M_real3_addr_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="2" slack="0"/>
<pin id="228" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_digitReseversedOutputBuff_M_real3_addr/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="p_digitReseversedOutputBuff_M_imag6_addr_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="2" slack="0"/>
<pin id="235" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_digitReseversedOutputBuff_M_imag6_addr/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_access_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="2" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_M_real_V_0_3_90/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_access_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="2" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_M_imag_V_0_3_91/3 "/>
</bind>
</comp>

<comp id="250" class="1005" name="do_init_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="1"/>
<pin id="252" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="do_init_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="1" slack="0"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="4" bw="1" slack="0"/>
<pin id="260" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/2 "/>
</bind>
</comp>

<comp id="265" class="1005" name="r53_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="2" slack="1"/>
<pin id="267" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r53 (phireg) "/>
</bind>
</comp>

<comp id="269" class="1004" name="r53_phi_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="1"/>
<pin id="271" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="2" slack="0"/>
<pin id="273" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="274" dir="0" index="4" bw="1" slack="0"/>
<pin id="275" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="6" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r53/2 "/>
</bind>
</comp>

<comp id="280" class="1005" name="temp_M_real_V_3_1_80_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="282" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="temp_M_real_V_3_1_80 (phireg) "/>
</bind>
</comp>

<comp id="283" class="1004" name="temp_M_real_V_3_1_80_phi_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="1"/>
<pin id="285" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="32" slack="0"/>
<pin id="287" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="4" bw="32" slack="0"/>
<pin id="289" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="290" dir="0" index="6" bw="32" slack="0"/>
<pin id="291" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_real_V_3_1_80/4 "/>
</bind>
</comp>

<comp id="293" class="1005" name="temp_M_real_V_2_1_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="295" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="temp_M_real_V_2_1 (phireg) "/>
</bind>
</comp>

<comp id="296" class="1004" name="temp_M_real_V_2_1_phi_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="32" slack="1"/>
<pin id="300" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="4" bw="32" slack="0"/>
<pin id="302" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="6" bw="32" slack="0"/>
<pin id="304" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_real_V_2_1/4 "/>
</bind>
</comp>

<comp id="306" class="1005" name="temp_M_real_V_1_1_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="308" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="temp_M_real_V_1_1 (phireg) "/>
</bind>
</comp>

<comp id="309" class="1004" name="temp_M_real_V_1_1_phi_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="32" slack="0"/>
<pin id="313" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="4" bw="32" slack="1"/>
<pin id="315" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="316" dir="0" index="6" bw="32" slack="0"/>
<pin id="317" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_real_V_1_1/4 "/>
</bind>
</comp>

<comp id="319" class="1005" name="temp_M_real_V_0_1_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="321" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="temp_M_real_V_0_1 (phireg) "/>
</bind>
</comp>

<comp id="322" class="1004" name="temp_M_real_V_0_1_phi_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="32" slack="0"/>
<pin id="326" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="4" bw="32" slack="0"/>
<pin id="328" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="329" dir="0" index="6" bw="32" slack="1"/>
<pin id="330" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_real_V_0_1/4 "/>
</bind>
</comp>

<comp id="332" class="1005" name="temp_M_imag_V_3_1_81_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="334" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="temp_M_imag_V_3_1_81 (phireg) "/>
</bind>
</comp>

<comp id="335" class="1004" name="temp_M_imag_V_3_1_81_phi_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="1"/>
<pin id="337" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="338" dir="0" index="2" bw="32" slack="0"/>
<pin id="339" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="340" dir="0" index="4" bw="32" slack="0"/>
<pin id="341" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="342" dir="0" index="6" bw="32" slack="0"/>
<pin id="343" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_imag_V_3_1_81/4 "/>
</bind>
</comp>

<comp id="345" class="1005" name="temp_M_imag_V_2_1_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="347" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="temp_M_imag_V_2_1 (phireg) "/>
</bind>
</comp>

<comp id="348" class="1004" name="temp_M_imag_V_2_1_phi_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="351" dir="0" index="2" bw="32" slack="1"/>
<pin id="352" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="353" dir="0" index="4" bw="32" slack="0"/>
<pin id="354" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="355" dir="0" index="6" bw="32" slack="0"/>
<pin id="356" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_imag_V_2_1/4 "/>
</bind>
</comp>

<comp id="358" class="1005" name="temp_M_imag_V_1_1_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="360" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="temp_M_imag_V_1_1 (phireg) "/>
</bind>
</comp>

<comp id="361" class="1004" name="temp_M_imag_V_1_1_phi_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="0"/>
<pin id="363" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="364" dir="0" index="2" bw="32" slack="0"/>
<pin id="365" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="366" dir="0" index="4" bw="32" slack="1"/>
<pin id="367" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="368" dir="0" index="6" bw="32" slack="0"/>
<pin id="369" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_imag_V_1_1/4 "/>
</bind>
</comp>

<comp id="371" class="1005" name="temp_M_imag_V_0_1_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="373" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="temp_M_imag_V_0_1 (phireg) "/>
</bind>
</comp>

<comp id="374" class="1004" name="temp_M_imag_V_0_1_phi_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="377" dir="0" index="2" bw="32" slack="0"/>
<pin id="378" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="379" dir="0" index="4" bw="32" slack="0"/>
<pin id="380" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="381" dir="0" index="6" bw="32" slack="1"/>
<pin id="382" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="383" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_imag_V_0_1/4 "/>
</bind>
</comp>

<comp id="384" class="1005" name="temp_M_real_V_3_2_84_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="386" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="temp_M_real_V_3_2_84 (phireg) "/>
</bind>
</comp>

<comp id="387" class="1004" name="temp_M_real_V_3_2_84_phi_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="0"/>
<pin id="389" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="390" dir="0" index="2" bw="32" slack="0"/>
<pin id="391" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="392" dir="0" index="4" bw="32" slack="0"/>
<pin id="393" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="394" dir="0" index="6" bw="32" slack="0"/>
<pin id="395" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="396" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_real_V_3_2_84/4 "/>
</bind>
</comp>

<comp id="401" class="1005" name="temp_M_real_V_2_2_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="403" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="temp_M_real_V_2_2 (phireg) "/>
</bind>
</comp>

<comp id="404" class="1004" name="temp_M_real_V_2_2_phi_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="407" dir="0" index="2" bw="32" slack="0"/>
<pin id="408" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="409" dir="0" index="4" bw="32" slack="0"/>
<pin id="410" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="411" dir="0" index="6" bw="32" slack="0"/>
<pin id="412" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="413" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_real_V_2_2/4 "/>
</bind>
</comp>

<comp id="418" class="1005" name="temp_M_real_V_1_2_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="420" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="temp_M_real_V_1_2 (phireg) "/>
</bind>
</comp>

<comp id="421" class="1004" name="temp_M_real_V_1_2_phi_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="0"/>
<pin id="423" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="424" dir="0" index="2" bw="32" slack="0"/>
<pin id="425" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="426" dir="0" index="4" bw="32" slack="0"/>
<pin id="427" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="428" dir="0" index="6" bw="32" slack="0"/>
<pin id="429" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="430" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_real_V_1_2/4 "/>
</bind>
</comp>

<comp id="435" class="1005" name="temp_M_real_V_0_2_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="437" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="temp_M_real_V_0_2 (phireg) "/>
</bind>
</comp>

<comp id="438" class="1004" name="temp_M_real_V_0_2_phi_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="441" dir="0" index="2" bw="32" slack="0"/>
<pin id="442" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="443" dir="0" index="4" bw="32" slack="0"/>
<pin id="444" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="445" dir="0" index="6" bw="32" slack="0"/>
<pin id="446" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="447" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_real_V_0_2/4 "/>
</bind>
</comp>

<comp id="452" class="1005" name="temp_M_imag_V_3_2_85_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="454" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="temp_M_imag_V_3_2_85 (phireg) "/>
</bind>
</comp>

<comp id="455" class="1004" name="temp_M_imag_V_3_2_85_phi_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="0"/>
<pin id="457" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="458" dir="0" index="2" bw="32" slack="0"/>
<pin id="459" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="460" dir="0" index="4" bw="32" slack="0"/>
<pin id="461" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="462" dir="0" index="6" bw="32" slack="0"/>
<pin id="463" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="464" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_imag_V_3_2_85/4 "/>
</bind>
</comp>

<comp id="469" class="1005" name="temp_M_imag_V_2_2_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="471" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="temp_M_imag_V_2_2 (phireg) "/>
</bind>
</comp>

<comp id="472" class="1004" name="temp_M_imag_V_2_2_phi_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="0"/>
<pin id="474" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="475" dir="0" index="2" bw="32" slack="0"/>
<pin id="476" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="477" dir="0" index="4" bw="32" slack="0"/>
<pin id="478" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="479" dir="0" index="6" bw="32" slack="0"/>
<pin id="480" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="481" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_imag_V_2_2/4 "/>
</bind>
</comp>

<comp id="486" class="1005" name="temp_M_imag_V_1_2_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="488" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="temp_M_imag_V_1_2 (phireg) "/>
</bind>
</comp>

<comp id="489" class="1004" name="temp_M_imag_V_1_2_phi_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="0"/>
<pin id="491" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="492" dir="0" index="2" bw="32" slack="0"/>
<pin id="493" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="494" dir="0" index="4" bw="32" slack="0"/>
<pin id="495" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="496" dir="0" index="6" bw="32" slack="0"/>
<pin id="497" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="498" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_imag_V_1_2/4 "/>
</bind>
</comp>

<comp id="503" class="1005" name="temp_M_imag_V_0_2_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="505" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="temp_M_imag_V_0_2 (phireg) "/>
</bind>
</comp>

<comp id="506" class="1004" name="temp_M_imag_V_0_2_phi_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="0"/>
<pin id="508" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="509" dir="0" index="2" bw="32" slack="0"/>
<pin id="510" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="511" dir="0" index="4" bw="32" slack="0"/>
<pin id="512" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="513" dir="0" index="6" bw="32" slack="0"/>
<pin id="514" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="515" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_imag_V_0_2/4 "/>
</bind>
</comp>

<comp id="520" class="1005" name="temp_M_real_V_3_3_88_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="522" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="temp_M_real_V_3_3_88 (phireg) "/>
</bind>
</comp>

<comp id="523" class="1004" name="temp_M_real_V_3_3_88_phi_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="0"/>
<pin id="525" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="526" dir="0" index="2" bw="32" slack="0"/>
<pin id="527" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="528" dir="0" index="4" bw="32" slack="0"/>
<pin id="529" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="530" dir="0" index="6" bw="32" slack="0"/>
<pin id="531" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="532" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_real_V_3_3_88/4 "/>
</bind>
</comp>

<comp id="537" class="1005" name="temp_M_real_V_2_3_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="539" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="temp_M_real_V_2_3 (phireg) "/>
</bind>
</comp>

<comp id="540" class="1004" name="temp_M_real_V_2_3_phi_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="0"/>
<pin id="542" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="543" dir="0" index="2" bw="32" slack="0"/>
<pin id="544" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="545" dir="0" index="4" bw="32" slack="0"/>
<pin id="546" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="547" dir="0" index="6" bw="32" slack="0"/>
<pin id="548" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="549" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_real_V_2_3/4 "/>
</bind>
</comp>

<comp id="554" class="1005" name="temp_M_real_V_1_3_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="556" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="temp_M_real_V_1_3 (phireg) "/>
</bind>
</comp>

<comp id="557" class="1004" name="temp_M_real_V_1_3_phi_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="0"/>
<pin id="559" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="560" dir="0" index="2" bw="32" slack="0"/>
<pin id="561" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="562" dir="0" index="4" bw="32" slack="0"/>
<pin id="563" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="564" dir="0" index="6" bw="32" slack="0"/>
<pin id="565" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="566" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_real_V_1_3/4 "/>
</bind>
</comp>

<comp id="571" class="1005" name="temp_M_real_V_0_3_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="573" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="temp_M_real_V_0_3 (phireg) "/>
</bind>
</comp>

<comp id="574" class="1004" name="temp_M_real_V_0_3_phi_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="0"/>
<pin id="576" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="577" dir="0" index="2" bw="32" slack="0"/>
<pin id="578" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="579" dir="0" index="4" bw="32" slack="0"/>
<pin id="580" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="581" dir="0" index="6" bw="32" slack="0"/>
<pin id="582" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="583" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_real_V_0_3/4 "/>
</bind>
</comp>

<comp id="588" class="1005" name="temp_M_imag_V_3_3_89_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="590" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="temp_M_imag_V_3_3_89 (phireg) "/>
</bind>
</comp>

<comp id="591" class="1004" name="temp_M_imag_V_3_3_89_phi_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="0"/>
<pin id="593" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="594" dir="0" index="2" bw="32" slack="0"/>
<pin id="595" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="596" dir="0" index="4" bw="32" slack="0"/>
<pin id="597" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="598" dir="0" index="6" bw="32" slack="0"/>
<pin id="599" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="600" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_imag_V_3_3_89/4 "/>
</bind>
</comp>

<comp id="605" class="1005" name="temp_M_imag_V_2_3_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="607" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="temp_M_imag_V_2_3 (phireg) "/>
</bind>
</comp>

<comp id="608" class="1004" name="temp_M_imag_V_2_3_phi_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="0"/>
<pin id="610" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="611" dir="0" index="2" bw="32" slack="0"/>
<pin id="612" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="613" dir="0" index="4" bw="32" slack="0"/>
<pin id="614" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="615" dir="0" index="6" bw="32" slack="0"/>
<pin id="616" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="617" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_imag_V_2_3/4 "/>
</bind>
</comp>

<comp id="622" class="1005" name="temp_M_imag_V_1_3_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="624" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="temp_M_imag_V_1_3 (phireg) "/>
</bind>
</comp>

<comp id="625" class="1004" name="temp_M_imag_V_1_3_phi_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="0"/>
<pin id="627" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="628" dir="0" index="2" bw="32" slack="0"/>
<pin id="629" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="630" dir="0" index="4" bw="32" slack="0"/>
<pin id="631" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="632" dir="0" index="6" bw="32" slack="0"/>
<pin id="633" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="634" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_imag_V_1_3/4 "/>
</bind>
</comp>

<comp id="639" class="1005" name="temp_M_imag_V_0_3_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="641" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="temp_M_imag_V_0_3 (phireg) "/>
</bind>
</comp>

<comp id="642" class="1004" name="temp_M_imag_V_0_3_phi_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="0"/>
<pin id="644" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="645" dir="0" index="2" bw="32" slack="0"/>
<pin id="646" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="647" dir="0" index="4" bw="32" slack="0"/>
<pin id="648" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="649" dir="0" index="6" bw="32" slack="0"/>
<pin id="650" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="651" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_imag_V_0_3/4 "/>
</bind>
</comp>

<comp id="656" class="1005" name="temp_M_real_V_3_4_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="1"/>
<pin id="658" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_M_real_V_3_4 (phireg) "/>
</bind>
</comp>

<comp id="660" class="1004" name="temp_M_real_V_3_4_phi_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="0"/>
<pin id="662" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="663" dir="0" index="2" bw="32" slack="0"/>
<pin id="664" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="665" dir="0" index="4" bw="32" slack="0"/>
<pin id="666" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="667" dir="0" index="6" bw="32" slack="0"/>
<pin id="668" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="669" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_real_V_3_4/4 "/>
</bind>
</comp>

<comp id="675" class="1005" name="temp_M_real_V_2_4_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="1"/>
<pin id="677" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_M_real_V_2_4 (phireg) "/>
</bind>
</comp>

<comp id="679" class="1004" name="temp_M_real_V_2_4_phi_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="0"/>
<pin id="681" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="682" dir="0" index="2" bw="32" slack="0"/>
<pin id="683" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="684" dir="0" index="4" bw="32" slack="0"/>
<pin id="685" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="686" dir="0" index="6" bw="32" slack="0"/>
<pin id="687" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="688" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_real_V_2_4/4 "/>
</bind>
</comp>

<comp id="694" class="1005" name="temp_M_real_V_1_4_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="1"/>
<pin id="696" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_M_real_V_1_4 (phireg) "/>
</bind>
</comp>

<comp id="698" class="1004" name="temp_M_real_V_1_4_phi_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="0"/>
<pin id="700" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="701" dir="0" index="2" bw="32" slack="0"/>
<pin id="702" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="703" dir="0" index="4" bw="32" slack="0"/>
<pin id="704" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="705" dir="0" index="6" bw="32" slack="0"/>
<pin id="706" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="707" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_real_V_1_4/4 "/>
</bind>
</comp>

<comp id="713" class="1005" name="temp_M_real_V_0_4_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="1"/>
<pin id="715" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_M_real_V_0_4 (phireg) "/>
</bind>
</comp>

<comp id="717" class="1004" name="temp_M_real_V_0_4_phi_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="0"/>
<pin id="719" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="720" dir="0" index="2" bw="32" slack="0"/>
<pin id="721" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="722" dir="0" index="4" bw="32" slack="0"/>
<pin id="723" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="724" dir="0" index="6" bw="32" slack="0"/>
<pin id="725" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="726" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_real_V_0_4/4 "/>
</bind>
</comp>

<comp id="732" class="1005" name="temp_M_imag_V_3_4_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="1"/>
<pin id="734" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_M_imag_V_3_4 (phireg) "/>
</bind>
</comp>

<comp id="736" class="1004" name="temp_M_imag_V_3_4_phi_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="0"/>
<pin id="738" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="739" dir="0" index="2" bw="32" slack="0"/>
<pin id="740" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="741" dir="0" index="4" bw="32" slack="0"/>
<pin id="742" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="743" dir="0" index="6" bw="32" slack="0"/>
<pin id="744" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="745" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_imag_V_3_4/4 "/>
</bind>
</comp>

<comp id="751" class="1005" name="temp_M_imag_V_2_4_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="32" slack="1"/>
<pin id="753" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_M_imag_V_2_4 (phireg) "/>
</bind>
</comp>

<comp id="755" class="1004" name="temp_M_imag_V_2_4_phi_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="32" slack="0"/>
<pin id="757" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="758" dir="0" index="2" bw="32" slack="0"/>
<pin id="759" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="760" dir="0" index="4" bw="32" slack="0"/>
<pin id="761" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="762" dir="0" index="6" bw="32" slack="0"/>
<pin id="763" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="764" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_imag_V_2_4/4 "/>
</bind>
</comp>

<comp id="770" class="1005" name="temp_M_imag_V_1_4_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="32" slack="1"/>
<pin id="772" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_M_imag_V_1_4 (phireg) "/>
</bind>
</comp>

<comp id="774" class="1004" name="temp_M_imag_V_1_4_phi_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="32" slack="0"/>
<pin id="776" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="777" dir="0" index="2" bw="32" slack="0"/>
<pin id="778" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="779" dir="0" index="4" bw="32" slack="0"/>
<pin id="780" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="781" dir="0" index="6" bw="32" slack="0"/>
<pin id="782" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="783" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_imag_V_1_4/4 "/>
</bind>
</comp>

<comp id="789" class="1005" name="temp_M_imag_V_0_4_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="32" slack="1"/>
<pin id="791" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_M_imag_V_0_4 (phireg) "/>
</bind>
</comp>

<comp id="793" class="1004" name="temp_M_imag_V_0_4_phi_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="32" slack="0"/>
<pin id="795" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="796" dir="0" index="2" bw="32" slack="0"/>
<pin id="797" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="798" dir="0" index="4" bw="32" slack="0"/>
<pin id="799" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="800" dir="0" index="6" bw="32" slack="0"/>
<pin id="801" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="802" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_imag_V_0_4/4 "/>
</bind>
</comp>

<comp id="808" class="1004" name="sub_ln344_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="0"/>
<pin id="810" dir="0" index="1" bw="2" slack="0"/>
<pin id="811" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln344/2 "/>
</bind>
</comp>

<comp id="814" class="1004" name="zext_ln344_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="2" slack="0"/>
<pin id="816" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln344/2 "/>
</bind>
</comp>

<comp id="820" class="1004" name="r_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="2" slack="0"/>
<pin id="822" dir="0" index="1" bw="1" slack="0"/>
<pin id="823" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="826" class="1004" name="icmp_ln319_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="2" slack="0"/>
<pin id="828" dir="0" index="1" bw="1" slack="0"/>
<pin id="829" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln319/2 "/>
</bind>
</comp>

<comp id="832" class="1004" name="sub_ln344_1_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="0"/>
<pin id="834" dir="0" index="1" bw="2" slack="1"/>
<pin id="835" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln344_1/3 "/>
</bind>
</comp>

<comp id="838" class="1004" name="zext_ln344_1_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="2" slack="0"/>
<pin id="840" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln344_1/3 "/>
</bind>
</comp>

<comp id="844" class="1004" name="sub_ln344_2_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="2" slack="0"/>
<pin id="846" dir="0" index="1" bw="2" slack="1"/>
<pin id="847" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln344_2/3 "/>
</bind>
</comp>

<comp id="850" class="1004" name="zext_ln344_2_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="2" slack="0"/>
<pin id="852" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln344_2/3 "/>
</bind>
</comp>

<comp id="856" class="1004" name="xor_ln150_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="2" slack="1"/>
<pin id="858" dir="0" index="1" bw="1" slack="0"/>
<pin id="859" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln150/3 "/>
</bind>
</comp>

<comp id="862" class="1004" name="zext_ln344_3_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="2" slack="0"/>
<pin id="864" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln344_3/3 "/>
</bind>
</comp>

<comp id="868" class="1004" name="temp_M_imag_V_3_load_load_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="32" slack="3"/>
<pin id="870" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_M_imag_V_3_load/4 "/>
</bind>
</comp>

<comp id="874" class="1004" name="temp_M_imag_V_3_1_load_load_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="32" slack="3"/>
<pin id="876" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_M_imag_V_3_1_load/4 "/>
</bind>
</comp>

<comp id="880" class="1004" name="temp_M_imag_V_3_2_load_load_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="32" slack="3"/>
<pin id="882" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_M_imag_V_3_2_load/4 "/>
</bind>
</comp>

<comp id="886" class="1004" name="temp_M_imag_V_3_3_load_load_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="32" slack="3"/>
<pin id="888" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_M_imag_V_3_3_load/4 "/>
</bind>
</comp>

<comp id="892" class="1004" name="temp_M_real_V_3_load_load_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="32" slack="3"/>
<pin id="894" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_M_real_V_3_load/4 "/>
</bind>
</comp>

<comp id="898" class="1004" name="temp_M_real_V_3_1_load_load_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="32" slack="3"/>
<pin id="900" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_M_real_V_3_1_load/4 "/>
</bind>
</comp>

<comp id="904" class="1004" name="temp_M_real_V_3_2_load_load_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="32" slack="3"/>
<pin id="906" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_M_real_V_3_2_load/4 "/>
</bind>
</comp>

<comp id="910" class="1004" name="temp_M_real_V_3_3_load_load_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="32" slack="3"/>
<pin id="912" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_M_real_V_3_3_load/4 "/>
</bind>
</comp>

<comp id="916" class="1004" name="store_ln319_store_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="32" slack="0"/>
<pin id="918" dir="0" index="1" bw="32" slack="3"/>
<pin id="919" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln319/4 "/>
</bind>
</comp>

<comp id="921" class="1004" name="store_ln319_store_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="32" slack="0"/>
<pin id="923" dir="0" index="1" bw="32" slack="3"/>
<pin id="924" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln319/4 "/>
</bind>
</comp>

<comp id="926" class="1004" name="store_ln319_store_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="32" slack="0"/>
<pin id="928" dir="0" index="1" bw="32" slack="3"/>
<pin id="929" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln319/4 "/>
</bind>
</comp>

<comp id="931" class="1004" name="store_ln319_store_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="32" slack="0"/>
<pin id="933" dir="0" index="1" bw="32" slack="3"/>
<pin id="934" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln319/4 "/>
</bind>
</comp>

<comp id="936" class="1004" name="store_ln319_store_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="32" slack="0"/>
<pin id="938" dir="0" index="1" bw="32" slack="3"/>
<pin id="939" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln319/4 "/>
</bind>
</comp>

<comp id="941" class="1004" name="store_ln319_store_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="32" slack="0"/>
<pin id="943" dir="0" index="1" bw="32" slack="3"/>
<pin id="944" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln319/4 "/>
</bind>
</comp>

<comp id="946" class="1004" name="store_ln319_store_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="32" slack="0"/>
<pin id="948" dir="0" index="1" bw="32" slack="3"/>
<pin id="949" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln319/4 "/>
</bind>
</comp>

<comp id="951" class="1004" name="store_ln319_store_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="32" slack="0"/>
<pin id="953" dir="0" index="1" bw="32" slack="3"/>
<pin id="954" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln319/4 "/>
</bind>
</comp>

<comp id="956" class="1004" name="return_ln351_fu_956">
<pin_list>
<pin id="957" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln351/5 "/>
</bind>
</comp>

<comp id="958" class="1005" name="temp_M_imag_V_3_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="32" slack="3"/>
<pin id="960" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="temp_M_imag_V_3 "/>
</bind>
</comp>

<comp id="964" class="1005" name="temp_M_imag_V_3_1_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="32" slack="3"/>
<pin id="966" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="temp_M_imag_V_3_1 "/>
</bind>
</comp>

<comp id="970" class="1005" name="temp_M_imag_V_3_2_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="32" slack="3"/>
<pin id="972" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="temp_M_imag_V_3_2 "/>
</bind>
</comp>

<comp id="976" class="1005" name="temp_M_imag_V_3_3_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="32" slack="3"/>
<pin id="978" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="temp_M_imag_V_3_3 "/>
</bind>
</comp>

<comp id="982" class="1005" name="temp_M_real_V_3_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="32" slack="3"/>
<pin id="984" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="temp_M_real_V_3 "/>
</bind>
</comp>

<comp id="988" class="1005" name="temp_M_real_V_3_1_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="32" slack="3"/>
<pin id="990" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="temp_M_real_V_3_1 "/>
</bind>
</comp>

<comp id="994" class="1005" name="temp_M_real_V_3_2_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="32" slack="3"/>
<pin id="996" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="temp_M_real_V_3_2 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="temp_M_real_V_3_3_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="32" slack="3"/>
<pin id="1002" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="temp_M_real_V_3_3 "/>
</bind>
</comp>

<comp id="1006" class="1005" name="sub_ln344_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="2" slack="2"/>
<pin id="1008" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="sub_ln344 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="p_digitReseversedOutputBuff_M_real_addr_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="2" slack="1"/>
<pin id="1012" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_digitReseversedOutputBuff_M_real_addr "/>
</bind>
</comp>

<comp id="1015" class="1005" name="p_digitReseversedOutputBuff_M_imag_addr_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="2" slack="1"/>
<pin id="1017" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_digitReseversedOutputBuff_M_imag_addr "/>
</bind>
</comp>

<comp id="1020" class="1005" name="r_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="2" slack="0"/>
<pin id="1022" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="1025" class="1005" name="icmp_ln319_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="1" slack="1"/>
<pin id="1027" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln319 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="temp_M_real_V_0_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="32" slack="1"/>
<pin id="1031" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_M_real_V_0 "/>
</bind>
</comp>

<comp id="1037" class="1005" name="temp_M_imag_V_0_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="32" slack="1"/>
<pin id="1039" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_M_imag_V_0 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="sub_ln344_1_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="2" slack="1"/>
<pin id="1047" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="sub_ln344_1 "/>
</bind>
</comp>

<comp id="1049" class="1005" name="p_digitReseversedOutputBuff_M_real1_addr_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="2" slack="1"/>
<pin id="1051" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_digitReseversedOutputBuff_M_real1_addr "/>
</bind>
</comp>

<comp id="1054" class="1005" name="p_digitReseversedOutputBuff_M_imag4_addr_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="2" slack="1"/>
<pin id="1056" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_digitReseversedOutputBuff_M_imag4_addr "/>
</bind>
</comp>

<comp id="1059" class="1005" name="sub_ln344_2_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="2" slack="1"/>
<pin id="1061" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="sub_ln344_2 "/>
</bind>
</comp>

<comp id="1063" class="1005" name="p_digitReseversedOutputBuff_M_real2_addr_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="2" slack="1"/>
<pin id="1065" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_digitReseversedOutputBuff_M_real2_addr "/>
</bind>
</comp>

<comp id="1068" class="1005" name="p_digitReseversedOutputBuff_M_imag5_addr_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="2" slack="1"/>
<pin id="1070" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_digitReseversedOutputBuff_M_imag5_addr "/>
</bind>
</comp>

<comp id="1073" class="1005" name="xor_ln150_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="2" slack="1"/>
<pin id="1075" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="xor_ln150 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="p_digitReseversedOutputBuff_M_real3_addr_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="2" slack="1"/>
<pin id="1079" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_digitReseversedOutputBuff_M_real3_addr "/>
</bind>
</comp>

<comp id="1082" class="1005" name="p_digitReseversedOutputBuff_M_imag6_addr_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="2" slack="1"/>
<pin id="1084" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_digitReseversedOutputBuff_M_imag6_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="32" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="32" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="32" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="32" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="32" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="32" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="32" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="32" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="72" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="16" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="115"><net_src comp="24" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="123"><net_src comp="72" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="18" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="125"><net_src comp="26" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="133"><net_src comp="72" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="20" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="135"><net_src comp="28" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="143"><net_src comp="72" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="22" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="145"><net_src comp="30" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="52" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="8" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="52" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="146" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="153" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="177"><net_src comp="2" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="52" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="10" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="52" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="172" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="197"><net_src comp="179" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="203"><net_src comp="4" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="52" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="12" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="52" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="198" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="223"><net_src comp="205" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="229"><net_src comp="6" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="52" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="236"><net_src comp="14" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="52" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="243"><net_src comp="224" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="249"><net_src comp="231" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="253"><net_src comp="46" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="262"><net_src comp="250" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="263"><net_src comp="48" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="264"><net_src comp="46" pin="0"/><net_sink comp="254" pin=4"/></net>

<net id="268"><net_src comp="50" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="277"><net_src comp="265" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="278"><net_src comp="50" pin="0"/><net_sink comp="269" pin=4"/></net>

<net id="279"><net_src comp="269" pin="6"/><net_sink comp="265" pin=0"/></net>

<net id="397"><net_src comp="186" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="398"><net_src comp="283" pin="8"/><net_sink comp="387" pin=2"/></net>

<net id="399"><net_src comp="283" pin="8"/><net_sink comp="387" pin=4"/></net>

<net id="400"><net_src comp="283" pin="8"/><net_sink comp="387" pin=6"/></net>

<net id="414"><net_src comp="296" pin="8"/><net_sink comp="404" pin=0"/></net>

<net id="415"><net_src comp="186" pin="3"/><net_sink comp="404" pin=2"/></net>

<net id="416"><net_src comp="296" pin="8"/><net_sink comp="404" pin=4"/></net>

<net id="417"><net_src comp="296" pin="8"/><net_sink comp="404" pin=6"/></net>

<net id="431"><net_src comp="309" pin="8"/><net_sink comp="421" pin=0"/></net>

<net id="432"><net_src comp="309" pin="8"/><net_sink comp="421" pin=2"/></net>

<net id="433"><net_src comp="186" pin="3"/><net_sink comp="421" pin=4"/></net>

<net id="434"><net_src comp="309" pin="8"/><net_sink comp="421" pin=6"/></net>

<net id="448"><net_src comp="322" pin="8"/><net_sink comp="438" pin=0"/></net>

<net id="449"><net_src comp="322" pin="8"/><net_sink comp="438" pin=2"/></net>

<net id="450"><net_src comp="322" pin="8"/><net_sink comp="438" pin=4"/></net>

<net id="451"><net_src comp="186" pin="3"/><net_sink comp="438" pin=6"/></net>

<net id="465"><net_src comp="192" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="466"><net_src comp="335" pin="8"/><net_sink comp="455" pin=2"/></net>

<net id="467"><net_src comp="335" pin="8"/><net_sink comp="455" pin=4"/></net>

<net id="468"><net_src comp="335" pin="8"/><net_sink comp="455" pin=6"/></net>

<net id="482"><net_src comp="348" pin="8"/><net_sink comp="472" pin=0"/></net>

<net id="483"><net_src comp="192" pin="3"/><net_sink comp="472" pin=2"/></net>

<net id="484"><net_src comp="348" pin="8"/><net_sink comp="472" pin=4"/></net>

<net id="485"><net_src comp="348" pin="8"/><net_sink comp="472" pin=6"/></net>

<net id="499"><net_src comp="361" pin="8"/><net_sink comp="489" pin=0"/></net>

<net id="500"><net_src comp="361" pin="8"/><net_sink comp="489" pin=2"/></net>

<net id="501"><net_src comp="192" pin="3"/><net_sink comp="489" pin=4"/></net>

<net id="502"><net_src comp="361" pin="8"/><net_sink comp="489" pin=6"/></net>

<net id="516"><net_src comp="374" pin="8"/><net_sink comp="506" pin=0"/></net>

<net id="517"><net_src comp="374" pin="8"/><net_sink comp="506" pin=2"/></net>

<net id="518"><net_src comp="374" pin="8"/><net_sink comp="506" pin=4"/></net>

<net id="519"><net_src comp="192" pin="3"/><net_sink comp="506" pin=6"/></net>

<net id="533"><net_src comp="212" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="534"><net_src comp="387" pin="8"/><net_sink comp="523" pin=2"/></net>

<net id="535"><net_src comp="387" pin="8"/><net_sink comp="523" pin=4"/></net>

<net id="536"><net_src comp="387" pin="8"/><net_sink comp="523" pin=6"/></net>

<net id="550"><net_src comp="404" pin="8"/><net_sink comp="540" pin=0"/></net>

<net id="551"><net_src comp="212" pin="3"/><net_sink comp="540" pin=2"/></net>

<net id="552"><net_src comp="404" pin="8"/><net_sink comp="540" pin=4"/></net>

<net id="553"><net_src comp="404" pin="8"/><net_sink comp="540" pin=6"/></net>

<net id="567"><net_src comp="421" pin="8"/><net_sink comp="557" pin=0"/></net>

<net id="568"><net_src comp="421" pin="8"/><net_sink comp="557" pin=2"/></net>

<net id="569"><net_src comp="212" pin="3"/><net_sink comp="557" pin=4"/></net>

<net id="570"><net_src comp="421" pin="8"/><net_sink comp="557" pin=6"/></net>

<net id="584"><net_src comp="438" pin="8"/><net_sink comp="574" pin=0"/></net>

<net id="585"><net_src comp="438" pin="8"/><net_sink comp="574" pin=2"/></net>

<net id="586"><net_src comp="438" pin="8"/><net_sink comp="574" pin=4"/></net>

<net id="587"><net_src comp="212" pin="3"/><net_sink comp="574" pin=6"/></net>

<net id="601"><net_src comp="218" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="602"><net_src comp="455" pin="8"/><net_sink comp="591" pin=2"/></net>

<net id="603"><net_src comp="455" pin="8"/><net_sink comp="591" pin=4"/></net>

<net id="604"><net_src comp="455" pin="8"/><net_sink comp="591" pin=6"/></net>

<net id="618"><net_src comp="472" pin="8"/><net_sink comp="608" pin=0"/></net>

<net id="619"><net_src comp="218" pin="3"/><net_sink comp="608" pin=2"/></net>

<net id="620"><net_src comp="472" pin="8"/><net_sink comp="608" pin=4"/></net>

<net id="621"><net_src comp="472" pin="8"/><net_sink comp="608" pin=6"/></net>

<net id="635"><net_src comp="489" pin="8"/><net_sink comp="625" pin=0"/></net>

<net id="636"><net_src comp="489" pin="8"/><net_sink comp="625" pin=2"/></net>

<net id="637"><net_src comp="218" pin="3"/><net_sink comp="625" pin=4"/></net>

<net id="638"><net_src comp="489" pin="8"/><net_sink comp="625" pin=6"/></net>

<net id="652"><net_src comp="506" pin="8"/><net_sink comp="642" pin=0"/></net>

<net id="653"><net_src comp="506" pin="8"/><net_sink comp="642" pin=2"/></net>

<net id="654"><net_src comp="506" pin="8"/><net_sink comp="642" pin=4"/></net>

<net id="655"><net_src comp="218" pin="3"/><net_sink comp="642" pin=6"/></net>

<net id="659"><net_src comp="656" pin="1"/><net_sink comp="136" pin=3"/></net>

<net id="670"><net_src comp="238" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="671"><net_src comp="523" pin="8"/><net_sink comp="660" pin=2"/></net>

<net id="672"><net_src comp="523" pin="8"/><net_sink comp="660" pin=4"/></net>

<net id="673"><net_src comp="523" pin="8"/><net_sink comp="660" pin=6"/></net>

<net id="674"><net_src comp="660" pin="8"/><net_sink comp="656" pin=0"/></net>

<net id="678"><net_src comp="675" pin="1"/><net_sink comp="126" pin=3"/></net>

<net id="689"><net_src comp="540" pin="8"/><net_sink comp="679" pin=0"/></net>

<net id="690"><net_src comp="238" pin="3"/><net_sink comp="679" pin=2"/></net>

<net id="691"><net_src comp="540" pin="8"/><net_sink comp="679" pin=4"/></net>

<net id="692"><net_src comp="540" pin="8"/><net_sink comp="679" pin=6"/></net>

<net id="693"><net_src comp="679" pin="8"/><net_sink comp="675" pin=0"/></net>

<net id="697"><net_src comp="694" pin="1"/><net_sink comp="116" pin=3"/></net>

<net id="708"><net_src comp="557" pin="8"/><net_sink comp="698" pin=0"/></net>

<net id="709"><net_src comp="557" pin="8"/><net_sink comp="698" pin=2"/></net>

<net id="710"><net_src comp="238" pin="3"/><net_sink comp="698" pin=4"/></net>

<net id="711"><net_src comp="557" pin="8"/><net_sink comp="698" pin=6"/></net>

<net id="712"><net_src comp="698" pin="8"/><net_sink comp="694" pin=0"/></net>

<net id="716"><net_src comp="713" pin="1"/><net_sink comp="106" pin=3"/></net>

<net id="727"><net_src comp="574" pin="8"/><net_sink comp="717" pin=0"/></net>

<net id="728"><net_src comp="574" pin="8"/><net_sink comp="717" pin=2"/></net>

<net id="729"><net_src comp="574" pin="8"/><net_sink comp="717" pin=4"/></net>

<net id="730"><net_src comp="238" pin="3"/><net_sink comp="717" pin=6"/></net>

<net id="731"><net_src comp="717" pin="8"/><net_sink comp="713" pin=0"/></net>

<net id="735"><net_src comp="732" pin="1"/><net_sink comp="136" pin=4"/></net>

<net id="746"><net_src comp="244" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="747"><net_src comp="591" pin="8"/><net_sink comp="736" pin=2"/></net>

<net id="748"><net_src comp="591" pin="8"/><net_sink comp="736" pin=4"/></net>

<net id="749"><net_src comp="591" pin="8"/><net_sink comp="736" pin=6"/></net>

<net id="750"><net_src comp="736" pin="8"/><net_sink comp="732" pin=0"/></net>

<net id="754"><net_src comp="751" pin="1"/><net_sink comp="126" pin=4"/></net>

<net id="765"><net_src comp="608" pin="8"/><net_sink comp="755" pin=0"/></net>

<net id="766"><net_src comp="244" pin="3"/><net_sink comp="755" pin=2"/></net>

<net id="767"><net_src comp="608" pin="8"/><net_sink comp="755" pin=4"/></net>

<net id="768"><net_src comp="608" pin="8"/><net_sink comp="755" pin=6"/></net>

<net id="769"><net_src comp="755" pin="8"/><net_sink comp="751" pin=0"/></net>

<net id="773"><net_src comp="770" pin="1"/><net_sink comp="116" pin=4"/></net>

<net id="784"><net_src comp="625" pin="8"/><net_sink comp="774" pin=0"/></net>

<net id="785"><net_src comp="625" pin="8"/><net_sink comp="774" pin=2"/></net>

<net id="786"><net_src comp="244" pin="3"/><net_sink comp="774" pin=4"/></net>

<net id="787"><net_src comp="625" pin="8"/><net_sink comp="774" pin=6"/></net>

<net id="788"><net_src comp="774" pin="8"/><net_sink comp="770" pin=0"/></net>

<net id="792"><net_src comp="789" pin="1"/><net_sink comp="106" pin=4"/></net>

<net id="803"><net_src comp="642" pin="8"/><net_sink comp="793" pin=0"/></net>

<net id="804"><net_src comp="642" pin="8"/><net_sink comp="793" pin=2"/></net>

<net id="805"><net_src comp="642" pin="8"/><net_sink comp="793" pin=4"/></net>

<net id="806"><net_src comp="244" pin="3"/><net_sink comp="793" pin=6"/></net>

<net id="807"><net_src comp="793" pin="8"/><net_sink comp="789" pin=0"/></net>

<net id="812"><net_src comp="50" pin="0"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="269" pin="6"/><net_sink comp="808" pin=1"/></net>

<net id="817"><net_src comp="808" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="819"><net_src comp="814" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="824"><net_src comp="269" pin="6"/><net_sink comp="820" pin=0"/></net>

<net id="825"><net_src comp="54" pin="0"/><net_sink comp="820" pin=1"/></net>

<net id="830"><net_src comp="269" pin="6"/><net_sink comp="826" pin=0"/></net>

<net id="831"><net_src comp="56" pin="0"/><net_sink comp="826" pin=1"/></net>

<net id="836"><net_src comp="54" pin="0"/><net_sink comp="832" pin=0"/></net>

<net id="837"><net_src comp="265" pin="1"/><net_sink comp="832" pin=1"/></net>

<net id="841"><net_src comp="832" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="843"><net_src comp="838" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="848"><net_src comp="58" pin="0"/><net_sink comp="844" pin=0"/></net>

<net id="849"><net_src comp="265" pin="1"/><net_sink comp="844" pin=1"/></net>

<net id="853"><net_src comp="844" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="855"><net_src comp="850" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="860"><net_src comp="265" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="861"><net_src comp="56" pin="0"/><net_sink comp="856" pin=1"/></net>

<net id="865"><net_src comp="856" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="867"><net_src comp="862" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="871"><net_src comp="868" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="335" pin=4"/></net>

<net id="873"><net_src comp="868" pin="1"/><net_sink comp="335" pin=6"/></net>

<net id="877"><net_src comp="874" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="348" pin=4"/></net>

<net id="879"><net_src comp="874" pin="1"/><net_sink comp="348" pin=6"/></net>

<net id="883"><net_src comp="880" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="885"><net_src comp="880" pin="1"/><net_sink comp="361" pin=6"/></net>

<net id="889"><net_src comp="886" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="891"><net_src comp="886" pin="1"/><net_sink comp="374" pin=4"/></net>

<net id="895"><net_src comp="892" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="283" pin=4"/></net>

<net id="897"><net_src comp="892" pin="1"/><net_sink comp="283" pin=6"/></net>

<net id="901"><net_src comp="898" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="296" pin=4"/></net>

<net id="903"><net_src comp="898" pin="1"/><net_sink comp="296" pin=6"/></net>

<net id="907"><net_src comp="904" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="909"><net_src comp="904" pin="1"/><net_sink comp="309" pin=6"/></net>

<net id="913"><net_src comp="910" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="915"><net_src comp="910" pin="1"/><net_sink comp="322" pin=4"/></net>

<net id="920"><net_src comp="717" pin="8"/><net_sink comp="916" pin=0"/></net>

<net id="925"><net_src comp="698" pin="8"/><net_sink comp="921" pin=0"/></net>

<net id="930"><net_src comp="679" pin="8"/><net_sink comp="926" pin=0"/></net>

<net id="935"><net_src comp="660" pin="8"/><net_sink comp="931" pin=0"/></net>

<net id="940"><net_src comp="793" pin="8"/><net_sink comp="936" pin=0"/></net>

<net id="945"><net_src comp="774" pin="8"/><net_sink comp="941" pin=0"/></net>

<net id="950"><net_src comp="755" pin="8"/><net_sink comp="946" pin=0"/></net>

<net id="955"><net_src comp="736" pin="8"/><net_sink comp="951" pin=0"/></net>

<net id="961"><net_src comp="74" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="963"><net_src comp="958" pin="1"/><net_sink comp="951" pin=1"/></net>

<net id="967"><net_src comp="78" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="969"><net_src comp="964" pin="1"/><net_sink comp="946" pin=1"/></net>

<net id="973"><net_src comp="82" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="975"><net_src comp="970" pin="1"/><net_sink comp="941" pin=1"/></net>

<net id="979"><net_src comp="86" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="981"><net_src comp="976" pin="1"/><net_sink comp="936" pin=1"/></net>

<net id="985"><net_src comp="90" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="987"><net_src comp="982" pin="1"/><net_sink comp="931" pin=1"/></net>

<net id="991"><net_src comp="94" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="993"><net_src comp="988" pin="1"/><net_sink comp="926" pin=1"/></net>

<net id="997"><net_src comp="98" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="999"><net_src comp="994" pin="1"/><net_sink comp="921" pin=1"/></net>

<net id="1003"><net_src comp="102" pin="1"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="1005"><net_src comp="1000" pin="1"/><net_sink comp="916" pin=1"/></net>

<net id="1009"><net_src comp="808" pin="2"/><net_sink comp="1006" pin=0"/></net>

<net id="1013"><net_src comp="146" pin="3"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="1018"><net_src comp="153" pin="3"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="1023"><net_src comp="820" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="1028"><net_src comp="826" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1032"><net_src comp="160" pin="3"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="1034"><net_src comp="1029" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="1035"><net_src comp="1029" pin="1"/><net_sink comp="309" pin=4"/></net>

<net id="1036"><net_src comp="1029" pin="1"/><net_sink comp="322" pin=6"/></net>

<net id="1040"><net_src comp="166" pin="3"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="1042"><net_src comp="1037" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="1043"><net_src comp="1037" pin="1"/><net_sink comp="361" pin=4"/></net>

<net id="1044"><net_src comp="1037" pin="1"/><net_sink comp="374" pin=6"/></net>

<net id="1048"><net_src comp="832" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1052"><net_src comp="172" pin="3"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="1057"><net_src comp="179" pin="3"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="1062"><net_src comp="844" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1066"><net_src comp="198" pin="3"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="1071"><net_src comp="205" pin="3"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="1076"><net_src comp="856" pin="2"/><net_sink comp="1073" pin=0"/></net>

<net id="1080"><net_src comp="224" pin="3"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="1085"><net_src comp="231" pin="3"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="244" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_outData_0_0_0_0_0 | {5 }
	Port: p_outData_0_0_0_0_07 | {5 }
	Port: p_outData_0_0_0_0_08 | {5 }
	Port: p_outData_0_0_0_0_09 | {5 }
	Port: p_outData_0_1_0_0_0 | {5 }
	Port: p_outData_0_1_0_0_010 | {5 }
	Port: p_outData_0_1_0_0_011 | {5 }
	Port: p_outData_0_1_0_0_012 | {5 }
 - Input state : 
	Port: writeBackCacheDataDR<16, 4, ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0> > : p_digitReseversedOutputBuff_M_real | {2 3 }
	Port: writeBackCacheDataDR<16, 4, ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0> > : p_digitReseversedOutputBuff_M_real1 | {3 4 }
	Port: writeBackCacheDataDR<16, 4, ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0> > : p_digitReseversedOutputBuff_M_real2 | {3 4 }
	Port: writeBackCacheDataDR<16, 4, ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0> > : p_digitReseversedOutputBuff_M_real3 | {3 4 }
	Port: writeBackCacheDataDR<16, 4, ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0> > : p_digitReseversedOutputBuff_M_imag | {2 3 }
	Port: writeBackCacheDataDR<16, 4, ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0> > : p_digitReseversedOutputBuff_M_imag4 | {3 4 }
	Port: writeBackCacheDataDR<16, 4, ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0> > : p_digitReseversedOutputBuff_M_imag5 | {3 4 }
	Port: writeBackCacheDataDR<16, 4, ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0> > : p_digitReseversedOutputBuff_M_imag6 | {3 4 }
  - Chain level:
	State 1
	State 2
		br_ln0 : 1
		sub_ln344 : 1
		zext_ln344 : 2
		p_digitReseversedOutputBuff_M_real_addr : 3
		p_digitReseversedOutputBuff_M_imag_addr : 3
		temp_M_real_V_0 : 4
		temp_M_imag_V_0 : 4
		r : 1
		icmp_ln319 : 1
		br_ln319 : 2
	State 3
		zext_ln344_1 : 1
		p_digitReseversedOutputBuff_M_real1_addr : 2
		p_digitReseversedOutputBuff_M_imag4_addr : 2
		temp_M_real_V_0_1_82 : 3
		temp_M_imag_V_0_1_83 : 3
		zext_ln344_2 : 1
		p_digitReseversedOutputBuff_M_real2_addr : 2
		p_digitReseversedOutputBuff_M_imag5_addr : 2
		temp_M_real_V_0_2_86 : 3
		temp_M_imag_V_0_2_87 : 3
		p_digitReseversedOutputBuff_M_real3_addr : 1
		p_digitReseversedOutputBuff_M_imag6_addr : 1
		temp_M_real_V_0_3_90 : 2
		temp_M_imag_V_0_3_91 : 2
	State 4
		temp_M_real_V_3_1_80 : 1
		temp_M_real_V_2_1 : 1
		temp_M_real_V_1_1 : 1
		temp_M_real_V_0_1 : 1
		temp_M_imag_V_3_1_81 : 1
		temp_M_imag_V_2_1 : 1
		temp_M_imag_V_1_1 : 1
		temp_M_imag_V_0_1 : 1
		temp_M_real_V_3_2_84 : 2
		temp_M_real_V_2_2 : 2
		temp_M_real_V_1_2 : 2
		temp_M_real_V_0_2 : 2
		temp_M_imag_V_3_2_85 : 2
		temp_M_imag_V_2_2 : 2
		temp_M_imag_V_1_2 : 2
		temp_M_imag_V_0_2 : 2
		temp_M_real_V_3_3_88 : 3
		temp_M_real_V_2_3 : 3
		temp_M_real_V_1_3 : 3
		temp_M_real_V_0_3 : 3
		temp_M_imag_V_3_3_89 : 3
		temp_M_imag_V_2_3 : 3
		temp_M_imag_V_1_3 : 3
		temp_M_imag_V_0_3 : 3
		temp_M_real_V_3_4 : 4
		temp_M_real_V_2_4 : 4
		temp_M_real_V_1_4 : 4
		temp_M_real_V_0_4 : 4
		temp_M_imag_V_3_4 : 4
		temp_M_imag_V_2_4 : 4
		temp_M_imag_V_1_4 : 4
		temp_M_imag_V_0_4 : 4
		store_ln319 : 5
		store_ln319 : 5
		store_ln319 : 5
		store_ln319 : 5
		store_ln319 : 5
		store_ln319 : 5
		store_ln319 : 5
		store_ln319 : 5
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |     sub_ln344_fu_808     |    0    |    9    |
|    sub   |    sub_ln344_1_fu_832    |    0    |    9    |
|          |    sub_ln344_2_fu_844    |    0    |    9    |
|----------|--------------------------|---------|---------|
|    add   |         r_fu_820         |    0    |    9    |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln319_fu_826    |    0    |    8    |
|----------|--------------------------|---------|---------|
|    xor   |     xor_ln150_fu_856     |    0    |    2    |
|----------|--------------------------|---------|---------|
|          | write_ln174_write_fu_106 |    0    |    0    |
|   write  | write_ln174_write_fu_116 |    0    |    0    |
|          | write_ln174_write_fu_126 |    0    |    0    |
|          | write_ln174_write_fu_136 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     zext_ln344_fu_814    |    0    |    0    |
|   zext   |    zext_ln344_1_fu_838   |    0    |    0    |
|          |    zext_ln344_2_fu_850   |    0    |    0    |
|          |    zext_ln344_3_fu_862   |    0    |    0    |
|----------|--------------------------|---------|---------|
|  return  |    return_ln351_fu_956   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    46   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------------------+--------+
|                                                 |   FF   |
+-------------------------------------------------+--------+
|                 do_init_reg_250                 |    1   |
|               icmp_ln319_reg_1025               |    1   |
|p_digitReseversedOutputBuff_M_imag4_addr_reg_1054|    2   |
|p_digitReseversedOutputBuff_M_imag5_addr_reg_1068|    2   |
|p_digitReseversedOutputBuff_M_imag6_addr_reg_1082|    2   |
| p_digitReseversedOutputBuff_M_imag_addr_reg_1015|    2   |
|p_digitReseversedOutputBuff_M_real1_addr_reg_1049|    2   |
|p_digitReseversedOutputBuff_M_real2_addr_reg_1063|    2   |
|p_digitReseversedOutputBuff_M_real3_addr_reg_1077|    2   |
| p_digitReseversedOutputBuff_M_real_addr_reg_1010|    2   |
|                   r53_reg_265                   |    2   |
|                    r_reg_1020                   |    2   |
|               sub_ln344_1_reg_1045              |    2   |
|               sub_ln344_2_reg_1059              |    2   |
|                sub_ln344_reg_1006               |    2   |
|            temp_M_imag_V_0_1_reg_371            |   32   |
|            temp_M_imag_V_0_2_reg_503            |   32   |
|            temp_M_imag_V_0_3_reg_639            |   32   |
|            temp_M_imag_V_0_4_reg_789            |   32   |
|             temp_M_imag_V_0_reg_1037            |   32   |
|            temp_M_imag_V_1_1_reg_358            |   32   |
|            temp_M_imag_V_1_2_reg_486            |   32   |
|            temp_M_imag_V_1_3_reg_622            |   32   |
|            temp_M_imag_V_1_4_reg_770            |   32   |
|            temp_M_imag_V_2_1_reg_345            |   32   |
|            temp_M_imag_V_2_2_reg_469            |   32   |
|            temp_M_imag_V_2_3_reg_605            |   32   |
|            temp_M_imag_V_2_4_reg_751            |   32   |
|           temp_M_imag_V_3_1_81_reg_332          |   32   |
|            temp_M_imag_V_3_1_reg_964            |   32   |
|           temp_M_imag_V_3_2_85_reg_452          |   32   |
|            temp_M_imag_V_3_2_reg_970            |   32   |
|           temp_M_imag_V_3_3_89_reg_588          |   32   |
|            temp_M_imag_V_3_3_reg_976            |   32   |
|            temp_M_imag_V_3_4_reg_732            |   32   |
|             temp_M_imag_V_3_reg_958             |   32   |
|            temp_M_real_V_0_1_reg_319            |   32   |
|            temp_M_real_V_0_2_reg_435            |   32   |
|            temp_M_real_V_0_3_reg_571            |   32   |
|            temp_M_real_V_0_4_reg_713            |   32   |
|             temp_M_real_V_0_reg_1029            |   32   |
|            temp_M_real_V_1_1_reg_306            |   32   |
|            temp_M_real_V_1_2_reg_418            |   32   |
|            temp_M_real_V_1_3_reg_554            |   32   |
|            temp_M_real_V_1_4_reg_694            |   32   |
|            temp_M_real_V_2_1_reg_293            |   32   |
|            temp_M_real_V_2_2_reg_401            |   32   |
|            temp_M_real_V_2_3_reg_537            |   32   |
|            temp_M_real_V_2_4_reg_675            |   32   |
|           temp_M_real_V_3_1_80_reg_280          |   32   |
|            temp_M_real_V_3_1_reg_988            |   32   |
|           temp_M_real_V_3_2_84_reg_384          |   32   |
|            temp_M_real_V_3_2_reg_994            |   32   |
|           temp_M_real_V_3_3_88_reg_520          |   32   |
|            temp_M_real_V_3_3_reg_1000           |   32   |
|            temp_M_real_V_3_4_reg_656            |   32   |
|             temp_M_real_V_3_reg_982             |   32   |
|                xor_ln150_reg_1073               |    2   |
+-------------------------------------------------+--------+
|                      Total                      |  1374  |
+-------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_160 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_166 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_186 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_192 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_212 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_218 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_238 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_244 |  p0  |   2  |   2  |    4   ||    9    |
|    r53_reg_265    |  p0  |   2  |   2  |    4   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   36   ||  3.483  ||    81   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   46   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   81   |
|  Register |    -   |  1374  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |  1374  |   127  |
+-----------+--------+--------+--------+
