# RISC-V Assembler & Simulator (CO Project)

## Project Overview
This project consists of a custom **Assembler** and **Simulator** for a specific subset of the RISC-V Instruction Set Architecture (ISA). The system allows for converting assembly code into binary machine code and simulating its execution to track register and memory states.

## Features

### Assembler (`Assembler.py`)
The assembler reads an assembly source file, parses instructions, handles labels, and generates a binary output file.
* **Supported Formats:** R, I, S, B, U, J types.
* **Bonus Instructions:** Includes support for `mul`, `rst`, `halt`, and `rvrs`.
* **Error Handling:** Detects syntax errors and invalid instructions.
* **Virtual Halt:** Ensures the presence of a virtual halt (`beq zero,zero,0`).

### Simulator (`Simulator.py`)
The simulator reads the binary file generated by the assembler and executes the instructions.
* **Output:** Generates a trace of the Program Counter (PC) and Register values (x0-x31) in binary format after every instruction execution.
* **Memory:** Simulates memory operations (load/store).
* **Final State:** Prints the memory dump upon termination.

## Instruction Support
The project supports the following RISC-V instruction types and operations:
* **R-Type:** `add`, `sub`, `sll`, `slt`, `sltu`, `xor`, `srl`, `or`, `and`
* **I-Type:** `lw`, `addi`, `sltiu`, `jalr`
* **S-Type:** `sw`
* **B-Type:** `beq`, `bne`, `blt`, `bge`, `bltu`, `bgeu`
* **U-Type:** `lui`, `auipc`
* **J-Type:** `jal`
* **Bonus:** `mul`, `rst`, `halt`, `rvrs`

## Usage

### Prerequisites
* Python 3.x

### Running via Makefile
[cite_start]You can use the provided `Makefile` for automated execution[cite: 2]:

**1. To run the Assembler:**
Reads `code.asm` and generates `code.bin`.
```bash
make asm
