###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            0   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2016   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =          230   # Number of REF commands
num_read_row_hits              =         1634   # Number of read row buffer hits
num_read_cmds                  =         2016   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =          384   # Number of ACT commands
num_pre_cmds                   =          384   # Number of PRE commands
num_ondemand_pres              =          361   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =        20808   # Cyles of rank active rank.0
rank_active_cycles.1           =        15140   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       979192   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       984860   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         1882   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =           76   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           36   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            5   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           12   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            2   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            3   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            2   # Read request latency (cycles)
read_latency[40-59]            =           34   # Read request latency (cycles)
read_latency[60-79]            =           36   # Read request latency (cycles)
read_latency[80-99]            =           35   # Read request latency (cycles)
read_latency[100-119]          =           12   # Read request latency (cycles)
read_latency[120-139]          =           24   # Read request latency (cycles)
read_latency[140-159]          =           56   # Read request latency (cycles)
read_latency[160-179]          =           51   # Read request latency (cycles)
read_latency[180-199]          =           37   # Read request latency (cycles)
read_latency[200-]             =         1729   # Read request latency (cycles)
ref_energy                     =  1.00835e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.51732e+07   # Read energy
act_energy                     =  3.21823e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.59804e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.60729e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  4.69428e+06   # Active standby energy rank.0
act_stb_energy.1               =  3.41558e+06   # Active standby energy rank.1
average_read_latency           =      459.137   # Average read request latency (cycles)
average_interarrival           =      8.29067   # Average request interarrival latency (cycles)
total_energy                   =   4.4787e+08   # Total energy (pJ)
average_power                  =       447.87   # Average power (mW)
average_bandwidth              =     0.310901   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            0   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =           32   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =          230   # Number of REF commands
num_read_row_hits              =           28   # Number of read row buffer hits
num_read_cmds                  =           32   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =            4   # Number of ACT commands
num_pre_cmds                   =            4   # Number of PRE commands
num_ondemand_pres              =            3   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =            0   # Cyles of rank active rank.0
rank_active_cycles.1           =         4348   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1000000   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       995652   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =           31   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            0   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            1   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =            5   # Read request latency (cycles)
read_latency[60-79]            =            3   # Read request latency (cycles)
read_latency[80-99]            =            0   # Read request latency (cycles)
read_latency[100-119]          =            0   # Read request latency (cycles)
read_latency[120-139]          =            1   # Read request latency (cycles)
read_latency[140-159]          =            5   # Read request latency (cycles)
read_latency[160-179]          =            5   # Read request latency (cycles)
read_latency[180-199]          =            4   # Read request latency (cycles)
read_latency[200-]             =            9   # Read request latency (cycles)
ref_energy                     =  1.00835e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =       240845   # Read energy
act_energy                     =      33523.2   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =    1.632e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   1.6249e+08   # Precharge standby energy rank.1
act_stb_energy.0               =            0   # Active standby energy rank.0
act_stb_energy.1               =       980909   # Active standby energy rank.1
average_read_latency           =      170.938   # Average read request latency (cycles)
average_interarrival           =      405.875   # Average request interarrival latency (cycles)
total_energy                   =  4.27781e+08   # Total energy (pJ)
average_power                  =      427.781   # Average power (mW)
average_bandwidth              =   0.00493494   # Average bandwidth
###########################################
## Statistics of Channel 2
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            0   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =         2016   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =          230   # Number of REF commands
num_read_row_hits              =         1632   # Number of read row buffer hits
num_read_cmds                  =         2016   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =          386   # Number of ACT commands
num_pre_cmds                   =          386   # Number of PRE commands
num_ondemand_pres              =          362   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =        20807   # Cyles of rank active rank.0
rank_active_cycles.1           =        15139   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       979193   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       984861   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         1881   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =           77   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           36   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            5   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           12   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            2   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            3   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            2   # Read request latency (cycles)
read_latency[40-59]            =           35   # Read request latency (cycles)
read_latency[60-79]            =           36   # Read request latency (cycles)
read_latency[80-99]            =           36   # Read request latency (cycles)
read_latency[100-119]          =            9   # Read request latency (cycles)
read_latency[120-139]          =           23   # Read request latency (cycles)
read_latency[140-159]          =           58   # Read request latency (cycles)
read_latency[160-179]          =           52   # Read request latency (cycles)
read_latency[180-199]          =           37   # Read request latency (cycles)
read_latency[200-]             =         1728   # Read request latency (cycles)
ref_energy                     =  1.00835e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  1.51732e+07   # Read energy
act_energy                     =  3.23499e+06   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.59804e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.60729e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  4.69406e+06   # Active standby energy rank.0
act_stb_energy.1               =  3.41536e+06   # Active standby energy rank.1
average_read_latency           =       458.53   # Average read request latency (cycles)
average_interarrival           =      8.29117   # Average request interarrival latency (cycles)
total_energy                   =  4.47886e+08   # Total energy (pJ)
average_power                  =      447.886   # Average power (mW)
average_bandwidth              =     0.310901   # Average bandwidth
###########################################
## Statistics of Channel 3
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =      1000000   # Number of DRAM cycles
epoch_num                      =            0   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =           32   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =          230   # Number of REF commands
num_read_row_hits              =           28   # Number of read row buffer hits
num_read_cmds                  =           32   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =            4   # Number of ACT commands
num_pre_cmds                   =            4   # Number of PRE commands
num_ondemand_pres              =            3   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =            0   # Cyles of rank active rank.0
rank_active_cycles.1           =         4347   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1000000   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       995653   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =           31   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            0   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            1   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =            5   # Read request latency (cycles)
read_latency[60-79]            =            3   # Read request latency (cycles)
read_latency[80-99]            =            0   # Read request latency (cycles)
read_latency[100-119]          =            0   # Read request latency (cycles)
read_latency[120-139]          =            1   # Read request latency (cycles)
read_latency[140-159]          =            5   # Read request latency (cycles)
read_latency[160-179]          =            5   # Read request latency (cycles)
read_latency[180-199]          =            4   # Read request latency (cycles)
read_latency[200-]             =            9   # Read request latency (cycles)
ref_energy                     =  1.00835e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =       240845   # Read energy
act_energy                     =      33523.2   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =    1.632e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.62491e+08   # Precharge standby energy rank.1
act_stb_energy.0               =            0   # Active standby energy rank.0
act_stb_energy.1               =       980683   # Active standby energy rank.1
average_read_latency           =      170.125   # Average read request latency (cycles)
average_interarrival           =      405.906   # Average request interarrival latency (cycles)
total_energy                   =  4.27781e+08   # Total energy (pJ)
average_power                  =      427.781   # Average power (mW)
average_bandwidth              =   0.00493494   # Average bandwidth
