diff --speed-large-files --no-dereference --minimal -Naur linux-6.16/arch/arm64/boot/dts/rockchip/rk3566-orangepi-3b.dtsi linux-6.16/arch/arm64/boot/dts/rockchip/rk3566-orangepi-3b.dtsi
--- linux-6.16/arch/arm64/boot/dts/rockchip/rk3566-orangepi-3b.dtsi	2025-07-27 23:26:38.000000000 +0200
+++ linux-6.16/arch/arm64/boot/dts/rockchip/rk3566-orangepi-3b.dtsi	2025-08-05 13:18:14.016679433 +0200
@@ -12,8 +12,8 @@
 
 	aliases {
 		ethernet0 = &gmac1;
-		mmc0 = &sdhci;
-		mmc1 = &sdmmc0;
+		mmc0 = &sdmmc0;
+		mmc1 = &sdhci;
 		mmc2 = &sdmmc1;
 	};
 
@@ -40,9 +40,9 @@
 		led-0 {
 			color = <LED_COLOR_ID_GREEN>;
 			default-state = "on";
-			function = LED_FUNCTION_HEARTBEAT;
+			function = LED_FUNCTION_DISK_ACTIVITY;
 			gpios = <&gpio0 RK_PC0 GPIO_ACTIVE_HIGH>;
-			linux,default-trigger = "heartbeat";
+			linux,default-trigger = "disk-activity";
 		};
 	};
 
diff --speed-large-files --no-dereference --minimal -Naur linux-6.16/arch/arm64/boot/dts/rockchip/rk3566-orangepi-3b-v1.1.dts linux-6.16/arch/arm64/boot/dts/rockchip/rk3566-orangepi-3b-v1.1.dts
--- linux-6.16/arch/arm64/boot/dts/rockchip/rk3566-orangepi-3b-v1.1.dts	2025-07-27 23:26:38.000000000 +0200
+++ linux-6.16/arch/arm64/boot/dts/rockchip/rk3566-orangepi-3b-v1.1.dts	2025-08-05 13:18:06.943346073 +0200
@@ -7,6 +7,13 @@
 / {
 	model = "Xunlong Orange Pi 3B v1.1";
 	compatible = "xunlong,orangepi-3b-v1.1", "xunlong,orangepi-3b", "rockchip,rk3566";
+
+	gmac1_clkin: external-gmac1-clock {
+		compatible = "fixed-clock";
+		clock-frequency = <125000000>;
+		clock-output-names = "gmac1_clkin";
+		#clock-cells = <0>;
+	};
 };
 
 &pmu_io_domains {
@@ -14,16 +21,32 @@
 };
 
 &gmac1 {
+	assigned-clocks = <&cru SCLK_GMAC1_RX_TX>, <&cru SCLK_GMAC1>;
+	assigned-clock-parents = <&cru SCLK_GMAC1_RGMII_SPEED>, <&cru CLK_MAC1_2TOP>;
+	assigned-clock-rates = <0>, <125000000>;
+	clock_in_out = "input";
+	phy-supply = <&vcc_3v3>;
+	phy-mode = "rgmii";
+	pinctrl-names = "default";
+	pinctrl-0 = <&gmac1m0_miim
+		         &gmac1m0_tx_bus2
+		         &gmac1m0_rx_bus2
+		         &gmac1m0_rgmii_clk
+		         &gmac1m0_clkinout
+		         &gmac1m0_rgmii_bus>;
+	snps,reset-gpio = <&gpio3 RK_PC2 GPIO_ACTIVE_LOW>;
+	snps,reset-active-low;
+	/* Reset time is 20ms, 100ms for rtl8211f */
+	snps,reset-delays-us = <0 50000 200000>;
+	tx_delay = <0x30>;
+	rx_delay = <0x10>;
 	phy-handle = <&rgmii_phy1>;
 	status = "okay";
 };
 
 &mdio1 {
-	rgmii_phy1: ethernet-phy@1 {
+	rgmii_phy1: ethernet-phy@0 {
 		compatible = "ethernet-phy-ieee802.3-c22";
-		reg = <1>;
-		reset-assert-us = <20000>;
-		reset-deassert-us = <50000>;
-		reset-gpios = <&gpio3 RK_PC2 GPIO_ACTIVE_LOW>;
+		reg = <0x0>;
 	};
 };
