
2021_HW2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001a8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000102c  080001a8  080001a8  000101a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080011d4  080011d4  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080011d4  080011d4  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  080011d4  080011d4  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  080011d4  080011d4  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080011d4  080011d4  000111d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080011d8  080011d8  000111d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  080011dc  00020000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000230  20000004  080011e0  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000234  080011e0  00020234  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .debug_info   00002f13  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000c0c  00000000  00000000  00022f47  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000290  00000000  00000000  00023b58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000208  00000000  00000000  00023de8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000189d7  00000000  00000000  00023ff0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00002d34  00000000  00000000  0003c9c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000889ab  00000000  00000000  0003f6fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000c80a6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000770  00000000  00000000  000c80fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a8 <__do_global_dtors_aux>:
 80001a8:	b510      	push	{r4, lr}
 80001aa:	4c05      	ldr	r4, [pc, #20]	; (80001c0 <__do_global_dtors_aux+0x18>)
 80001ac:	7823      	ldrb	r3, [r4, #0]
 80001ae:	b933      	cbnz	r3, 80001be <__do_global_dtors_aux+0x16>
 80001b0:	4b04      	ldr	r3, [pc, #16]	; (80001c4 <__do_global_dtors_aux+0x1c>)
 80001b2:	b113      	cbz	r3, 80001ba <__do_global_dtors_aux+0x12>
 80001b4:	4804      	ldr	r0, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x20>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	2301      	movs	r3, #1
 80001bc:	7023      	strb	r3, [r4, #0]
 80001be:	bd10      	pop	{r4, pc}
 80001c0:	20000004 	.word	0x20000004
 80001c4:	00000000 	.word	0x00000000
 80001c8:	080011bc 	.word	0x080011bc

080001cc <frame_dummy>:
 80001cc:	b508      	push	{r3, lr}
 80001ce:	4b03      	ldr	r3, [pc, #12]	; (80001dc <frame_dummy+0x10>)
 80001d0:	b11b      	cbz	r3, 80001da <frame_dummy+0xe>
 80001d2:	4903      	ldr	r1, [pc, #12]	; (80001e0 <frame_dummy+0x14>)
 80001d4:	4803      	ldr	r0, [pc, #12]	; (80001e4 <frame_dummy+0x18>)
 80001d6:	f3af 8000 	nop.w
 80001da:	bd08      	pop	{r3, pc}
 80001dc:	00000000 	.word	0x00000000
 80001e0:	20000008 	.word	0x20000008
 80001e4:	080011bc 	.word	0x080011bc

080001e8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80001e8:	b480      	push	{r7}
 80001ea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80001ec:	4b06      	ldr	r3, [pc, #24]	; (8000208 <SystemInit+0x20>)
 80001ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80001f2:	4a05      	ldr	r2, [pc, #20]	; (8000208 <SystemInit+0x20>)
 80001f4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80001f8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80001fc:	bf00      	nop
 80001fe:	46bd      	mov	sp, r7
 8000200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000204:	4770      	bx	lr
 8000206:	bf00      	nop
 8000208:	e000ed00 	.word	0xe000ed00

0800020c <BufferTx_init>:

//static BUFFER dataTx_buf;	// Buffer to send data from

// Public function to initialize static buffers //
void BufferTx_init(BUFFER *B)
{
 800020c:	b480      	push	{r7}
 800020e:	b085      	sub	sp, #20
 8000210:	af00      	add	r7, sp, #0
 8000212:	6078      	str	r0, [r7, #4]
	B->ptr = 0;
 8000214:	687b      	ldr	r3, [r7, #4]
 8000216:	2200      	movs	r2, #0
 8000218:	f8a3 2100 	strh.w	r2, [r3, #256]	; 0x100
	// Preset values to be transmitted //
	for (int i = 0; i < BUFFER_SIZE; i++)
 800021c:	2300      	movs	r3, #0
 800021e:	60fb      	str	r3, [r7, #12]
 8000220:	e00b      	b.n	800023a <BufferTx_init+0x2e>
		B->data[i] = BUFFER_SIZE - i - 1;
 8000222:	68fb      	ldr	r3, [r7, #12]
 8000224:	b2db      	uxtb	r3, r3
 8000226:	43db      	mvns	r3, r3
 8000228:	b2d9      	uxtb	r1, r3
 800022a:	687a      	ldr	r2, [r7, #4]
 800022c:	68fb      	ldr	r3, [r7, #12]
 800022e:	4413      	add	r3, r2
 8000230:	460a      	mov	r2, r1
 8000232:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < BUFFER_SIZE; i++)
 8000234:	68fb      	ldr	r3, [r7, #12]
 8000236:	3301      	adds	r3, #1
 8000238:	60fb      	str	r3, [r7, #12]
 800023a:	68fb      	ldr	r3, [r7, #12]
 800023c:	2bff      	cmp	r3, #255	; 0xff
 800023e:	ddf0      	ble.n	8000222 <BufferTx_init+0x16>
}
 8000240:	bf00      	nop
 8000242:	bf00      	nop
 8000244:	3714      	adds	r7, #20
 8000246:	46bd      	mov	sp, r7
 8000248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800024c:	4770      	bx	lr

0800024e <BufferRx_init>:

void BufferRx_init(BUFFER *B)
{
 800024e:	b480      	push	{r7}
 8000250:	b083      	sub	sp, #12
 8000252:	af00      	add	r7, sp, #0
 8000254:	6078      	str	r0, [r7, #4]
	B->ptr = 0;
 8000256:	687b      	ldr	r3, [r7, #4]
 8000258:	2200      	movs	r2, #0
 800025a:	f8a3 2100 	strh.w	r2, [r3, #256]	; 0x100
}
 800025e:	bf00      	nop
 8000260:	370c      	adds	r7, #12
 8000262:	46bd      	mov	sp, r7
 8000264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000268:	4770      	bx	lr

0800026a <Buffer_Eof>:

// This function states if whole data transfer is completed //
uint8_t Buffer_Eof(BUFFER* B)
{
 800026a:	b480      	push	{r7}
 800026c:	b083      	sub	sp, #12
 800026e:	af00      	add	r7, sp, #0
 8000270:	6078      	str	r0, [r7, #4]
	if (B->ptr > BUFFER_SIZE - 1)
 8000272:	687b      	ldr	r3, [r7, #4]
 8000274:	f8b3 3100 	ldrh.w	r3, [r3, #256]	; 0x100
 8000278:	2bff      	cmp	r3, #255	; 0xff
 800027a:	d901      	bls.n	8000280 <Buffer_Eof+0x16>
		return 1;
 800027c:	2301      	movs	r3, #1
 800027e:	e000      	b.n	8000282 <Buffer_Eof+0x18>
	return 0;
 8000280:	2300      	movs	r3, #0
}
 8000282:	4618      	mov	r0, r3
 8000284:	370c      	adds	r7, #12
 8000286:	46bd      	mov	sp, r7
 8000288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800028c:	4770      	bx	lr

0800028e <Buffer_reset>:

void Buffer_reset(BUFFER* B)
{
 800028e:	b480      	push	{r7}
 8000290:	b083      	sub	sp, #12
 8000292:	af00      	add	r7, sp, #0
 8000294:	6078      	str	r0, [r7, #4]
	B->ptr = 0;
 8000296:	687b      	ldr	r3, [r7, #4]
 8000298:	2200      	movs	r2, #0
 800029a:	f8a3 2100 	strh.w	r2, [r3, #256]	; 0x100
}
 800029e:	bf00      	nop
 80002a0:	370c      	adds	r7, #12
 80002a2:	46bd      	mov	sp, r7
 80002a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002a8:	4770      	bx	lr
	...

080002ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80002ac:	b480      	push	{r7}
 80002ae:	b083      	sub	sp, #12
 80002b0:	af00      	add	r7, sp, #0
 80002b2:	4603      	mov	r3, r0
 80002b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80002b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	db0b      	blt.n	80002d6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80002be:	79fb      	ldrb	r3, [r7, #7]
 80002c0:	f003 021f 	and.w	r2, r3, #31
 80002c4:	4907      	ldr	r1, [pc, #28]	; (80002e4 <__NVIC_EnableIRQ+0x38>)
 80002c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002ca:	095b      	lsrs	r3, r3, #5
 80002cc:	2001      	movs	r0, #1
 80002ce:	fa00 f202 	lsl.w	r2, r0, r2
 80002d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80002d6:	bf00      	nop
 80002d8:	370c      	adds	r7, #12
 80002da:	46bd      	mov	sp, r7
 80002dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002e0:	4770      	bx	lr
 80002e2:	bf00      	nop
 80002e4:	e000e100 	.word	0xe000e100

080002e8 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80002e8:	b480      	push	{r7}
 80002ea:	b083      	sub	sp, #12
 80002ec:	af00      	add	r7, sp, #0
 80002ee:	4603      	mov	r3, r0
 80002f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80002f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002f6:	2b00      	cmp	r3, #0
 80002f8:	db12      	blt.n	8000320 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80002fa:	79fb      	ldrb	r3, [r7, #7]
 80002fc:	f003 021f 	and.w	r2, r3, #31
 8000300:	490a      	ldr	r1, [pc, #40]	; (800032c <__NVIC_DisableIRQ+0x44>)
 8000302:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000306:	095b      	lsrs	r3, r3, #5
 8000308:	2001      	movs	r0, #1
 800030a:	fa00 f202 	lsl.w	r2, r0, r2
 800030e:	3320      	adds	r3, #32
 8000310:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000314:	f3bf 8f4f 	dsb	sy
}
 8000318:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800031a:	f3bf 8f6f 	isb	sy
}
 800031e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8000320:	bf00      	nop
 8000322:	370c      	adds	r7, #12
 8000324:	46bd      	mov	sp, r7
 8000326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800032a:	4770      	bx	lr
 800032c:	e000e100 	.word	0xe000e100

08000330 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000330:	b480      	push	{r7}
 8000332:	b083      	sub	sp, #12
 8000334:	af00      	add	r7, sp, #0
 8000336:	4603      	mov	r3, r0
 8000338:	6039      	str	r1, [r7, #0]
 800033a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800033c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000340:	2b00      	cmp	r3, #0
 8000342:	db0a      	blt.n	800035a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000344:	683b      	ldr	r3, [r7, #0]
 8000346:	b2da      	uxtb	r2, r3
 8000348:	490c      	ldr	r1, [pc, #48]	; (800037c <__NVIC_SetPriority+0x4c>)
 800034a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800034e:	0112      	lsls	r2, r2, #4
 8000350:	b2d2      	uxtb	r2, r2
 8000352:	440b      	add	r3, r1
 8000354:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000358:	e00a      	b.n	8000370 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800035a:	683b      	ldr	r3, [r7, #0]
 800035c:	b2da      	uxtb	r2, r3
 800035e:	4908      	ldr	r1, [pc, #32]	; (8000380 <__NVIC_SetPriority+0x50>)
 8000360:	79fb      	ldrb	r3, [r7, #7]
 8000362:	f003 030f 	and.w	r3, r3, #15
 8000366:	3b04      	subs	r3, #4
 8000368:	0112      	lsls	r2, r2, #4
 800036a:	b2d2      	uxtb	r2, r2
 800036c:	440b      	add	r3, r1
 800036e:	761a      	strb	r2, [r3, #24]
}
 8000370:	bf00      	nop
 8000372:	370c      	adds	r7, #12
 8000374:	46bd      	mov	sp, r7
 8000376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800037a:	4770      	bx	lr
 800037c:	e000e100 	.word	0xe000e100
 8000380:	e000ed00 	.word	0xe000ed00

08000384 <EXTI0_IRQHandler>:
extern uint8_t ParReadyFlag;
extern uint8_t ParEnableFlag;

// EXTI on button press //
void EXTI0_IRQHandler()
{
 8000384:	b480      	push	{r7}
 8000386:	af00      	add	r7, sp, #0
	EXTI->PR |= EXTI_PR_PR0;
 8000388:	4b08      	ldr	r3, [pc, #32]	; (80003ac <EXTI0_IRQHandler+0x28>)
 800038a:	695b      	ldr	r3, [r3, #20]
 800038c:	4a07      	ldr	r2, [pc, #28]	; (80003ac <EXTI0_IRQHandler+0x28>)
 800038e:	f043 0301 	orr.w	r3, r3, #1
 8000392:	6153      	str	r3, [r2, #20]
	// Starts TIM6 in one pulse mode to protect from contact bounce //
	START_TIMER(TIM6);
 8000394:	4b06      	ldr	r3, [pc, #24]	; (80003b0 <EXTI0_IRQHandler+0x2c>)
 8000396:	681b      	ldr	r3, [r3, #0]
 8000398:	4a05      	ldr	r2, [pc, #20]	; (80003b0 <EXTI0_IRQHandler+0x2c>)
 800039a:	f043 0301 	orr.w	r3, r3, #1
 800039e:	6013      	str	r3, [r2, #0]
}
 80003a0:	bf00      	nop
 80003a2:	46bd      	mov	sp, r7
 80003a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003a8:	4770      	bx	lr
 80003aa:	bf00      	nop
 80003ac:	40013c00 	.word	0x40013c00
 80003b0:	40001000 	.word	0x40001000

080003b4 <EXTI9_5_IRQHandler>:

void EXTI9_5_IRQHandler()
{
 80003b4:	b480      	push	{r7}
 80003b6:	af00      	add	r7, sp, #0
	if (EXTI->PR & EXTI_PR_PR8)	// EXTI on ENABLE line
 80003b8:	4b15      	ldr	r3, [pc, #84]	; (8000410 <EXTI9_5_IRQHandler+0x5c>)
 80003ba:	695b      	ldr	r3, [r3, #20]
 80003bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80003c0:	2b00      	cmp	r3, #0
 80003c2:	d00c      	beq.n	80003de <EXTI9_5_IRQHandler+0x2a>
	{
		EXTI->PR |= EXTI_PR_PR8;
 80003c4:	4b12      	ldr	r3, [pc, #72]	; (8000410 <EXTI9_5_IRQHandler+0x5c>)
 80003c6:	695b      	ldr	r3, [r3, #20]
 80003c8:	4a11      	ldr	r2, [pc, #68]	; (8000410 <EXTI9_5_IRQHandler+0x5c>)
 80003ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80003ce:	6153      	str	r3, [r2, #20]
		GPIOE_SET_PIN(PAR_READY_PIN);
 80003d0:	4b10      	ldr	r3, [pc, #64]	; (8000414 <EXTI9_5_IRQHandler+0x60>)
 80003d2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80003d6:	619a      	str	r2, [r3, #24]
		ParEnableFlag = PAR_ENABLE;
 80003d8:	4b0f      	ldr	r3, [pc, #60]	; (8000418 <EXTI9_5_IRQHandler+0x64>)
 80003da:	2201      	movs	r2, #1
 80003dc:	701a      	strb	r2, [r3, #0]
	}
	if (EXTI->PR & EXTI_PR_PR9) // EXTI on READY line
 80003de:	4b0c      	ldr	r3, [pc, #48]	; (8000410 <EXTI9_5_IRQHandler+0x5c>)
 80003e0:	695b      	ldr	r3, [r3, #20]
 80003e2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80003e6:	2b00      	cmp	r3, #0
 80003e8:	d00c      	beq.n	8000404 <EXTI9_5_IRQHandler+0x50>
	{
		EXTI->PR |= EXTI_PR_PR9;
 80003ea:	4b09      	ldr	r3, [pc, #36]	; (8000410 <EXTI9_5_IRQHandler+0x5c>)
 80003ec:	695b      	ldr	r3, [r3, #20]
 80003ee:	4a08      	ldr	r2, [pc, #32]	; (8000410 <EXTI9_5_IRQHandler+0x5c>)
 80003f0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80003f4:	6153      	str	r3, [r2, #20]
		ParReadyFlag = PAR_READY;
 80003f6:	4b09      	ldr	r3, [pc, #36]	; (800041c <EXTI9_5_IRQHandler+0x68>)
 80003f8:	2200      	movs	r2, #0
 80003fa:	701a      	strb	r2, [r3, #0]
		GPIOE_RESET_PIN(PAR_ENABLE_PIN);	// Byte set not complete
 80003fc:	4b05      	ldr	r3, [pc, #20]	; (8000414 <EXTI9_5_IRQHandler+0x60>)
 80003fe:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000402:	619a      	str	r2, [r3, #24]
	}
}
 8000404:	bf00      	nop
 8000406:	46bd      	mov	sp, r7
 8000408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800040c:	4770      	bx	lr
 800040e:	bf00      	nop
 8000410:	40013c00 	.word	0x40013c00
 8000414:	40021000 	.word	0x40021000
 8000418:	2000022b 	.word	0x2000022b
 800041c:	2000022a 	.word	0x2000022a

08000420 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler ()
{
 8000420:	b580      	push	{r7, lr}
 8000422:	af00      	add	r7, sp, #0
	if (EXTI->PR & EXTI_PR_PR10)	// EXTI on data read channel in serial transfer <-> Master starts transfer
 8000424:	4b1f      	ldr	r3, [pc, #124]	; (80004a4 <EXTI15_10_IRQHandler+0x84>)
 8000426:	695b      	ldr	r3, [r3, #20]
 8000428:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800042c:	2b00      	cmp	r3, #0
 800042e:	d014      	beq.n	800045a <EXTI15_10_IRQHandler+0x3a>
	{
		EXTI->PR |= EXTI_PR_PR10;
 8000430:	4b1c      	ldr	r3, [pc, #112]	; (80004a4 <EXTI15_10_IRQHandler+0x84>)
 8000432:	695b      	ldr	r3, [r3, #20]
 8000434:	4a1b      	ldr	r2, [pc, #108]	; (80004a4 <EXTI15_10_IRQHandler+0x84>)
 8000436:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800043a:	6153      	str	r3, [r2, #20]
		ParTranferFlag = PAR_START; // Start parallel transmission
 800043c:	4b1a      	ldr	r3, [pc, #104]	; (80004a8 <EXTI15_10_IRQHandler+0x88>)
 800043e:	2201      	movs	r2, #1
 8000440:	701a      	strb	r2, [r3, #0]

		if(TIM3_FrequencySet(GPIOE_GetFrequency()) == TIM_FERQ_ERROR)	// Try to get reception rate
 8000442:	f000 f99d 	bl	8000780 <GPIOE_GetFrequency>
 8000446:	4603      	mov	r3, r0
 8000448:	4618      	mov	r0, r3
 800044a:	f000 fe0d 	bl	8001068 <TIM3_FrequencySet>
 800044e:	4603      	mov	r3, r0
 8000450:	2b01      	cmp	r3, #1
 8000452:	d024      	beq.n	800049e <EXTI15_10_IRQHandler+0x7e>
			return;
		SerialStartReceiveFlag = RECEIVE_START;
 8000454:	4b15      	ldr	r3, [pc, #84]	; (80004ac <EXTI15_10_IRQHandler+0x8c>)
 8000456:	2201      	movs	r2, #1
 8000458:	701a      	strb	r2, [r3, #0]
	}
	if (EXTI->PR & EXTI_PR_PR11)	// EXTI on byte synchronization
 800045a:	4b12      	ldr	r3, [pc, #72]	; (80004a4 <EXTI15_10_IRQHandler+0x84>)
 800045c:	695b      	ldr	r3, [r3, #20]
 800045e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000462:	2b00      	cmp	r3, #0
 8000464:	d014      	beq.n	8000490 <EXTI15_10_IRQHandler+0x70>
	{
		EXTI->PR |= EXTI_PR_PR11;
 8000466:	4b0f      	ldr	r3, [pc, #60]	; (80004a4 <EXTI15_10_IRQHandler+0x84>)
 8000468:	695b      	ldr	r3, [r3, #20]
 800046a:	4a0e      	ldr	r2, [pc, #56]	; (80004a4 <EXTI15_10_IRQHandler+0x84>)
 800046c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000470:	6153      	str	r3, [r2, #20]
		EXTI->IMR &= ~EXTI_IMR_MR11;
 8000472:	4b0c      	ldr	r3, [pc, #48]	; (80004a4 <EXTI15_10_IRQHandler+0x84>)
 8000474:	681b      	ldr	r3, [r3, #0]
 8000476:	4a0b      	ldr	r2, [pc, #44]	; (80004a4 <EXTI15_10_IRQHandler+0x84>)
 8000478:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800047c:	6013      	str	r3, [r2, #0]
		EXTI->EMR &= ~EXTI_EMR_MR11;
 800047e:	4b09      	ldr	r3, [pc, #36]	; (80004a4 <EXTI15_10_IRQHandler+0x84>)
 8000480:	685b      	ldr	r3, [r3, #4]
 8000482:	4a08      	ldr	r2, [pc, #32]	; (80004a4 <EXTI15_10_IRQHandler+0x84>)
 8000484:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000488:	6053      	str	r3, [r2, #4]
		NVIC_DisableIRQ(EXTI15_10_IRQn);
 800048a:	2028      	movs	r0, #40	; 0x28
 800048c:	f7ff ff2c 	bl	80002e8 <__NVIC_DisableIRQ>
	}
	TIMER_CNT_RESET(TIM3);
 8000490:	4b07      	ldr	r3, [pc, #28]	; (80004b0 <EXTI15_10_IRQHandler+0x90>)
 8000492:	2200      	movs	r2, #0
 8000494:	625a      	str	r2, [r3, #36]	; 0x24
	NVIC_EnableIRQ(TIM3_IRQn);
 8000496:	201d      	movs	r0, #29
 8000498:	f7ff ff08 	bl	80002ac <__NVIC_EnableIRQ>
 800049c:	e000      	b.n	80004a0 <EXTI15_10_IRQHandler+0x80>
			return;
 800049e:	bf00      	nop
}
 80004a0:	bd80      	pop	{r7, pc}
 80004a2:	bf00      	nop
 80004a4:	40013c00 	.word	0x40013c00
 80004a8:	2000022c 	.word	0x2000022c
 80004ac:	2000022e 	.word	0x2000022e
 80004b0:	40000400 	.word	0x40000400

080004b4 <GPIOA_Button_init>:

// Mode & transfer start switch initialization //
void GPIOA_Button_init()
{
 80004b4:	b580      	push	{r7, lr}
 80004b6:	af00      	add	r7, sp, #0
	// Button is located on PA0 pin //
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 80004b8:	4b16      	ldr	r3, [pc, #88]	; (8000514 <GPIOA_Button_init+0x60>)
 80004ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004bc:	4a15      	ldr	r2, [pc, #84]	; (8000514 <GPIOA_Button_init+0x60>)
 80004be:	f043 0301 	orr.w	r3, r3, #1
 80004c2:	6313      	str	r3, [r2, #48]	; 0x30
	GPIOA->MODER &= ~GPIO_MODER_MODER0;
 80004c4:	4b14      	ldr	r3, [pc, #80]	; (8000518 <GPIOA_Button_init+0x64>)
 80004c6:	681b      	ldr	r3, [r3, #0]
 80004c8:	4a13      	ldr	r2, [pc, #76]	; (8000518 <GPIOA_Button_init+0x64>)
 80004ca:	f023 0303 	bic.w	r3, r3, #3
 80004ce:	6013      	str	r3, [r2, #0]

	EXTI->IMR|= EXTI_IMR_IM0;
 80004d0:	4b12      	ldr	r3, [pc, #72]	; (800051c <GPIOA_Button_init+0x68>)
 80004d2:	681b      	ldr	r3, [r3, #0]
 80004d4:	4a11      	ldr	r2, [pc, #68]	; (800051c <GPIOA_Button_init+0x68>)
 80004d6:	f043 0301 	orr.w	r3, r3, #1
 80004da:	6013      	str	r3, [r2, #0]
	EXTI->EMR|= EXTI_EMR_EM0;
 80004dc:	4b0f      	ldr	r3, [pc, #60]	; (800051c <GPIOA_Button_init+0x68>)
 80004de:	685b      	ldr	r3, [r3, #4]
 80004e0:	4a0e      	ldr	r2, [pc, #56]	; (800051c <GPIOA_Button_init+0x68>)
 80004e2:	f043 0301 	orr.w	r3, r3, #1
 80004e6:	6053      	str	r3, [r2, #4]

	EXTI->RTSR|= EXTI_RTSR_TR0;
 80004e8:	4b0c      	ldr	r3, [pc, #48]	; (800051c <GPIOA_Button_init+0x68>)
 80004ea:	689b      	ldr	r3, [r3, #8]
 80004ec:	4a0b      	ldr	r2, [pc, #44]	; (800051c <GPIOA_Button_init+0x68>)
 80004ee:	f043 0301 	orr.w	r3, r3, #1
 80004f2:	6093      	str	r3, [r2, #8]

	SYSCFG->EXTICR[0] &= ~0xF;
 80004f4:	4b0a      	ldr	r3, [pc, #40]	; (8000520 <GPIOA_Button_init+0x6c>)
 80004f6:	689b      	ldr	r3, [r3, #8]
 80004f8:	4a09      	ldr	r2, [pc, #36]	; (8000520 <GPIOA_Button_init+0x6c>)
 80004fa:	f023 030f 	bic.w	r3, r3, #15
 80004fe:	6093      	str	r3, [r2, #8]

	NVIC_SetPriority(EXTI0_IRQn, 3);
 8000500:	2103      	movs	r1, #3
 8000502:	2006      	movs	r0, #6
 8000504:	f7ff ff14 	bl	8000330 <__NVIC_SetPriority>
	NVIC_EnableIRQ(EXTI0_IRQn);
 8000508:	2006      	movs	r0, #6
 800050a:	f7ff fecf 	bl	80002ac <__NVIC_EnableIRQ>
}
 800050e:	bf00      	nop
 8000510:	bd80      	pop	{r7, pc}
 8000512:	bf00      	nop
 8000514:	40023800 	.word	0x40023800
 8000518:	40020000 	.word	0x40020000
 800051c:	40013c00 	.word	0x40013c00
 8000520:	40013800 	.word	0x40013800

08000524 <GPIOD_init>:

void GPIOD_init()
{
 8000524:	b480      	push	{r7}
 8000526:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIODEN;
 8000528:	4b0b      	ldr	r3, [pc, #44]	; (8000558 <GPIOD_init+0x34>)
 800052a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800052c:	4a0a      	ldr	r2, [pc, #40]	; (8000558 <GPIOD_init+0x34>)
 800052e:	f043 0308 	orr.w	r3, r3, #8
 8000532:	6313      	str	r3, [r2, #48]	; 0x30
	// Output mode and pull-down on pins 12, 13, 14, 15 //
	GPIOD->MODER |= 0x55 << 24;
 8000534:	4b09      	ldr	r3, [pc, #36]	; (800055c <GPIOD_init+0x38>)
 8000536:	681b      	ldr	r3, [r3, #0]
 8000538:	4a08      	ldr	r2, [pc, #32]	; (800055c <GPIOD_init+0x38>)
 800053a:	f043 43aa 	orr.w	r3, r3, #1426063360	; 0x55000000
 800053e:	6013      	str	r3, [r2, #0]
	GPIOD->PUPDR |= 0xAA << 24;
 8000540:	4b06      	ldr	r3, [pc, #24]	; (800055c <GPIOD_init+0x38>)
 8000542:	68db      	ldr	r3, [r3, #12]
 8000544:	4a05      	ldr	r2, [pc, #20]	; (800055c <GPIOD_init+0x38>)
 8000546:	f043 432a 	orr.w	r3, r3, #2852126720	; 0xaa000000
 800054a:	60d3      	str	r3, [r2, #12]
}
 800054c:	bf00      	nop
 800054e:	46bd      	mov	sp, r7
 8000550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000554:	4770      	bx	lr
 8000556:	bf00      	nop
 8000558:	40023800 	.word	0x40023800
 800055c:	40020c00 	.word	0x40020c00

08000560 <GPIOE_ParallelOut_init>:

void GPIOE_ParallelOut_init()
{
 8000560:	b580      	push	{r7, lr}
 8000562:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOEEN;
 8000564:	4b1f      	ldr	r3, [pc, #124]	; (80005e4 <GPIOE_ParallelOut_init+0x84>)
 8000566:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000568:	4a1e      	ldr	r2, [pc, #120]	; (80005e4 <GPIOE_ParallelOut_init+0x84>)
 800056a:	f043 0310 	orr.w	r3, r3, #16
 800056e:	6313      	str	r3, [r2, #48]	; 0x30
	GPIOE->MODER &= ~(0xFFFFF);
 8000570:	4b1d      	ldr	r3, [pc, #116]	; (80005e8 <GPIOE_ParallelOut_init+0x88>)
 8000572:	681b      	ldr	r3, [r3, #0]
 8000574:	4a1c      	ldr	r2, [pc, #112]	; (80005e8 <GPIOE_ParallelOut_init+0x88>)
 8000576:	0d1b      	lsrs	r3, r3, #20
 8000578:	051b      	lsls	r3, r3, #20
 800057a:	6013      	str	r3, [r2, #0]
	GPIOE->MODER |= 0x15555;
 800057c:	4b1a      	ldr	r3, [pc, #104]	; (80005e8 <GPIOE_ParallelOut_init+0x88>)
 800057e:	681a      	ldr	r2, [r3, #0]
 8000580:	4919      	ldr	r1, [pc, #100]	; (80005e8 <GPIOE_ParallelOut_init+0x88>)
 8000582:	4b1a      	ldr	r3, [pc, #104]	; (80005ec <GPIOE_ParallelOut_init+0x8c>)
 8000584:	4313      	orrs	r3, r2
 8000586:	600b      	str	r3, [r1, #0]

	EXTI->IMR &= ~EXTI_IMR_IM8;
 8000588:	4b19      	ldr	r3, [pc, #100]	; (80005f0 <GPIOE_ParallelOut_init+0x90>)
 800058a:	681b      	ldr	r3, [r3, #0]
 800058c:	4a18      	ldr	r2, [pc, #96]	; (80005f0 <GPIOE_ParallelOut_init+0x90>)
 800058e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000592:	6013      	str	r3, [r2, #0]
	EXTI->EMR &= ~EXTI_EMR_EM8;
 8000594:	4b16      	ldr	r3, [pc, #88]	; (80005f0 <GPIOE_ParallelOut_init+0x90>)
 8000596:	685b      	ldr	r3, [r3, #4]
 8000598:	4a15      	ldr	r2, [pc, #84]	; (80005f0 <GPIOE_ParallelOut_init+0x90>)
 800059a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800059e:	6053      	str	r3, [r2, #4]

	EXTI->IMR |= EXTI_IMR_IM9;
 80005a0:	4b13      	ldr	r3, [pc, #76]	; (80005f0 <GPIOE_ParallelOut_init+0x90>)
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	4a12      	ldr	r2, [pc, #72]	; (80005f0 <GPIOE_ParallelOut_init+0x90>)
 80005a6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80005aa:	6013      	str	r3, [r2, #0]
	EXTI->EMR |= EXTI_EMR_EM9;
 80005ac:	4b10      	ldr	r3, [pc, #64]	; (80005f0 <GPIOE_ParallelOut_init+0x90>)
 80005ae:	685b      	ldr	r3, [r3, #4]
 80005b0:	4a0f      	ldr	r2, [pc, #60]	; (80005f0 <GPIOE_ParallelOut_init+0x90>)
 80005b2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80005b6:	6053      	str	r3, [r2, #4]

	EXTI->FTSR |= EXTI_FTSR_TR9;
 80005b8:	4b0d      	ldr	r3, [pc, #52]	; (80005f0 <GPIOE_ParallelOut_init+0x90>)
 80005ba:	68db      	ldr	r3, [r3, #12]
 80005bc:	4a0c      	ldr	r2, [pc, #48]	; (80005f0 <GPIOE_ParallelOut_init+0x90>)
 80005be:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80005c2:	60d3      	str	r3, [r2, #12]

	SYSCFG->EXTICR[2] |= 0x4 << 4;
 80005c4:	4b0b      	ldr	r3, [pc, #44]	; (80005f4 <GPIOE_ParallelOut_init+0x94>)
 80005c6:	691b      	ldr	r3, [r3, #16]
 80005c8:	4a0a      	ldr	r2, [pc, #40]	; (80005f4 <GPIOE_ParallelOut_init+0x94>)
 80005ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80005ce:	6113      	str	r3, [r2, #16]

	NVIC_SetPriority(EXTI9_5_IRQn, 3);
 80005d0:	2103      	movs	r1, #3
 80005d2:	2017      	movs	r0, #23
 80005d4:	f7ff feac 	bl	8000330 <__NVIC_SetPriority>
	NVIC_EnableIRQ(EXTI9_5_IRQn);
 80005d8:	2017      	movs	r0, #23
 80005da:	f7ff fe67 	bl	80002ac <__NVIC_EnableIRQ>
}
 80005de:	bf00      	nop
 80005e0:	bd80      	pop	{r7, pc}
 80005e2:	bf00      	nop
 80005e4:	40023800 	.word	0x40023800
 80005e8:	40021000 	.word	0x40021000
 80005ec:	00015555 	.word	0x00015555
 80005f0:	40013c00 	.word	0x40013c00
 80005f4:	40013800 	.word	0x40013800

080005f8 <GPIOE_ParallelIn_init>:


void GPIOE_ParallelIn_init()
{
 80005f8:	b480      	push	{r7}
 80005fa:	af00      	add	r7, sp, #0
	GPIOE->MODER &= ~(0xFFFFF);
 80005fc:	4b1a      	ldr	r3, [pc, #104]	; (8000668 <GPIOE_ParallelIn_init+0x70>)
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	4a19      	ldr	r2, [pc, #100]	; (8000668 <GPIOE_ParallelIn_init+0x70>)
 8000602:	0d1b      	lsrs	r3, r3, #20
 8000604:	051b      	lsls	r3, r3, #20
 8000606:	6013      	str	r3, [r2, #0]
	GPIOE->MODER |= 0x1 << (PAR_READY_PIN*2);
 8000608:	4b17      	ldr	r3, [pc, #92]	; (8000668 <GPIOE_ParallelIn_init+0x70>)
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	4a16      	ldr	r2, [pc, #88]	; (8000668 <GPIOE_ParallelIn_init+0x70>)
 800060e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000612:	6013      	str	r3, [r2, #0]

	EXTI->IMR &= ~EXTI_IMR_IM9;
 8000614:	4b15      	ldr	r3, [pc, #84]	; (800066c <GPIOE_ParallelIn_init+0x74>)
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	4a14      	ldr	r2, [pc, #80]	; (800066c <GPIOE_ParallelIn_init+0x74>)
 800061a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800061e:	6013      	str	r3, [r2, #0]
	EXTI->EMR &= ~EXTI_EMR_EM9;
 8000620:	4b12      	ldr	r3, [pc, #72]	; (800066c <GPIOE_ParallelIn_init+0x74>)
 8000622:	685b      	ldr	r3, [r3, #4]
 8000624:	4a11      	ldr	r2, [pc, #68]	; (800066c <GPIOE_ParallelIn_init+0x74>)
 8000626:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800062a:	6053      	str	r3, [r2, #4]

	EXTI->IMR |= EXTI_IMR_IM8;
 800062c:	4b0f      	ldr	r3, [pc, #60]	; (800066c <GPIOE_ParallelIn_init+0x74>)
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	4a0e      	ldr	r2, [pc, #56]	; (800066c <GPIOE_ParallelIn_init+0x74>)
 8000632:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000636:	6013      	str	r3, [r2, #0]
	EXTI->EMR |= EXTI_EMR_EM8;
 8000638:	4b0c      	ldr	r3, [pc, #48]	; (800066c <GPIOE_ParallelIn_init+0x74>)
 800063a:	685b      	ldr	r3, [r3, #4]
 800063c:	4a0b      	ldr	r2, [pc, #44]	; (800066c <GPIOE_ParallelIn_init+0x74>)
 800063e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000642:	6053      	str	r3, [r2, #4]

	EXTI->RTSR|= EXTI_RTSR_TR8;
 8000644:	4b09      	ldr	r3, [pc, #36]	; (800066c <GPIOE_ParallelIn_init+0x74>)
 8000646:	689b      	ldr	r3, [r3, #8]
 8000648:	4a08      	ldr	r2, [pc, #32]	; (800066c <GPIOE_ParallelIn_init+0x74>)
 800064a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800064e:	6093      	str	r3, [r2, #8]
	SYSCFG->EXTICR[2] |= 0x4;
 8000650:	4b07      	ldr	r3, [pc, #28]	; (8000670 <GPIOE_ParallelIn_init+0x78>)
 8000652:	691b      	ldr	r3, [r3, #16]
 8000654:	4a06      	ldr	r2, [pc, #24]	; (8000670 <GPIOE_ParallelIn_init+0x78>)
 8000656:	f043 0304 	orr.w	r3, r3, #4
 800065a:	6113      	str	r3, [r2, #16]
}
 800065c:	bf00      	nop
 800065e:	46bd      	mov	sp, r7
 8000660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000664:	4770      	bx	lr
 8000666:	bf00      	nop
 8000668:	40021000 	.word	0x40021000
 800066c:	40013c00 	.word	0x40013c00
 8000670:	40013800 	.word	0x40013800

08000674 <GPIOE_SerialOut_init>:

void GPIOE_SerialOut_init()
{
 8000674:	b580      	push	{r7, lr}
 8000676:	af00      	add	r7, sp, #0
	GPIOE_SET_PIN(DATA_SEND);
 8000678:	4b13      	ldr	r3, [pc, #76]	; (80006c8 <GPIOE_SerialOut_init+0x54>)
 800067a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800067e:	619a      	str	r2, [r3, #24]
	GPIOE_SET_PIN(DATA_CH);
 8000680:	4b11      	ldr	r3, [pc, #68]	; (80006c8 <GPIOE_SerialOut_init+0x54>)
 8000682:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000686:	619a      	str	r2, [r3, #24]
	GPIOE->MODER |= 0x155 << 20;	// f0...f2 & CH & SEND output mode select
 8000688:	4b0f      	ldr	r3, [pc, #60]	; (80006c8 <GPIOE_SerialOut_init+0x54>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	4a0e      	ldr	r2, [pc, #56]	; (80006c8 <GPIOE_SerialOut_init+0x54>)
 800068e:	f043 53aa 	orr.w	r3, r3, #356515840	; 0x15400000
 8000692:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000696:	6013      	str	r3, [r2, #0]
	GPIOE->PUPDR &= ~(0xF << 20);
 8000698:	4b0b      	ldr	r3, [pc, #44]	; (80006c8 <GPIOE_SerialOut_init+0x54>)
 800069a:	68db      	ldr	r3, [r3, #12]
 800069c:	4a0a      	ldr	r2, [pc, #40]	; (80006c8 <GPIOE_SerialOut_init+0x54>)
 800069e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80006a2:	60d3      	str	r3, [r2, #12]

	EXTI->IMR &= ~EXTI_IMR_MR10;	// Interrupt Mask on line 10
 80006a4:	4b09      	ldr	r3, [pc, #36]	; (80006cc <GPIOE_SerialOut_init+0x58>)
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	4a08      	ldr	r2, [pc, #32]	; (80006cc <GPIOE_SerialOut_init+0x58>)
 80006aa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80006ae:	6013      	str	r3, [r2, #0]
	EXTI->EMR &= ~EXTI_EMR_MR10;	// Event Mask on line 10
 80006b0:	4b06      	ldr	r3, [pc, #24]	; (80006cc <GPIOE_SerialOut_init+0x58>)
 80006b2:	685b      	ldr	r3, [r3, #4]
 80006b4:	4a05      	ldr	r2, [pc, #20]	; (80006cc <GPIOE_SerialOut_init+0x58>)
 80006b6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80006ba:	6053      	str	r3, [r2, #4]
	NVIC_DisableIRQ(EXTI15_10_IRQn);
 80006bc:	2028      	movs	r0, #40	; 0x28
 80006be:	f7ff fe13 	bl	80002e8 <__NVIC_DisableIRQ>
}
 80006c2:	bf00      	nop
 80006c4:	bd80      	pop	{r7, pc}
 80006c6:	bf00      	nop
 80006c8:	40021000 	.word	0x40021000
 80006cc:	40013c00 	.word	0x40013c00

080006d0 <GPIOE_SerialIn_init>:

void GPIOE_SerialIn_init()
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOEEN;
 80006d4:	4b26      	ldr	r3, [pc, #152]	; (8000770 <GPIOE_SerialIn_init+0xa0>)
 80006d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006d8:	4a25      	ldr	r2, [pc, #148]	; (8000770 <GPIOE_SerialIn_init+0xa0>)
 80006da:	f043 0310 	orr.w	r3, r3, #16
 80006de:	6313      	str	r3, [r2, #48]	; 0x30
	GPIOE->PUPDR |= 0x5 << 20;
 80006e0:	4b24      	ldr	r3, [pc, #144]	; (8000774 <GPIOE_SerialIn_init+0xa4>)
 80006e2:	68db      	ldr	r3, [r3, #12]
 80006e4:	4a23      	ldr	r2, [pc, #140]	; (8000774 <GPIOE_SerialIn_init+0xa4>)
 80006e6:	f443 03a0 	orr.w	r3, r3, #5242880	; 0x500000
 80006ea:	60d3      	str	r3, [r2, #12]
	GPIOE->MODER &= ~(0x3FF << 20);	// Input mode on all serial bus pins
 80006ec:	4b21      	ldr	r3, [pc, #132]	; (8000774 <GPIOE_SerialIn_init+0xa4>)
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	4a20      	ldr	r2, [pc, #128]	; (8000774 <GPIOE_SerialIn_init+0xa4>)
 80006f2:	f023 537f 	bic.w	r3, r3, #1069547520	; 0x3fc00000
 80006f6:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80006fa:	6013      	str	r3, [r2, #0]

	SYSCFG->EXTICR[2] |= 1 << 10;	// PE10 interrupt line to EXTI connect
 80006fc:	4b1e      	ldr	r3, [pc, #120]	; (8000778 <GPIOE_SerialIn_init+0xa8>)
 80006fe:	691b      	ldr	r3, [r3, #16]
 8000700:	4a1d      	ldr	r2, [pc, #116]	; (8000778 <GPIOE_SerialIn_init+0xa8>)
 8000702:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000706:	6113      	str	r3, [r2, #16]
	EXTI->IMR |= EXTI_IMR_MR10;		// Interrupt Mask on line 10
 8000708:	4b1c      	ldr	r3, [pc, #112]	; (800077c <GPIOE_SerialIn_init+0xac>)
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	4a1b      	ldr	r2, [pc, #108]	; (800077c <GPIOE_SerialIn_init+0xac>)
 800070e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000712:	6013      	str	r3, [r2, #0]
	EXTI->EMR |= EXTI_EMR_MR10;		// Event Mask on line 10
 8000714:	4b19      	ldr	r3, [pc, #100]	; (800077c <GPIOE_SerialIn_init+0xac>)
 8000716:	685b      	ldr	r3, [r3, #4]
 8000718:	4a18      	ldr	r2, [pc, #96]	; (800077c <GPIOE_SerialIn_init+0xac>)
 800071a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800071e:	6053      	str	r3, [r2, #4]
	EXTI->FTSR |= EXTI_FTSR_TR10; 	// Falling trigger event configuration bit of line 10
 8000720:	4b16      	ldr	r3, [pc, #88]	; (800077c <GPIOE_SerialIn_init+0xac>)
 8000722:	68db      	ldr	r3, [r3, #12]
 8000724:	4a15      	ldr	r2, [pc, #84]	; (800077c <GPIOE_SerialIn_init+0xac>)
 8000726:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800072a:	60d3      	str	r3, [r2, #12]
	NVIC_SetPriority(EXTI15_10_IRQn, 5);
 800072c:	2105      	movs	r1, #5
 800072e:	2028      	movs	r0, #40	; 0x28
 8000730:	f7ff fdfe 	bl	8000330 <__NVIC_SetPriority>
	NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000734:	2028      	movs	r0, #40	; 0x28
 8000736:	f7ff fdb9 	bl	80002ac <__NVIC_EnableIRQ>

	SYSCFG->EXTICR[2] |= 1 << 14;	// PE11 interrupt line to EXTI connect
 800073a:	4b0f      	ldr	r3, [pc, #60]	; (8000778 <GPIOE_SerialIn_init+0xa8>)
 800073c:	691b      	ldr	r3, [r3, #16]
 800073e:	4a0e      	ldr	r2, [pc, #56]	; (8000778 <GPIOE_SerialIn_init+0xa8>)
 8000740:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000744:	6113      	str	r3, [r2, #16]
	EXTI->IMR &= ~EXTI_IMR_MR11;	// Interrupt Mask on line 11
 8000746:	4b0d      	ldr	r3, [pc, #52]	; (800077c <GPIOE_SerialIn_init+0xac>)
 8000748:	681b      	ldr	r3, [r3, #0]
 800074a:	4a0c      	ldr	r2, [pc, #48]	; (800077c <GPIOE_SerialIn_init+0xac>)
 800074c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000750:	6013      	str	r3, [r2, #0]
	EXTI->EMR &= ~EXTI_EMR_MR11;	// Event Mask on line 11
 8000752:	4b0a      	ldr	r3, [pc, #40]	; (800077c <GPIOE_SerialIn_init+0xac>)
 8000754:	685b      	ldr	r3, [r3, #4]
 8000756:	4a09      	ldr	r2, [pc, #36]	; (800077c <GPIOE_SerialIn_init+0xac>)
 8000758:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800075c:	6053      	str	r3, [r2, #4]
	EXTI->FTSR |= EXTI_FTSR_TR11; 	// Falling trigger event configuration bit of line 11
 800075e:	4b07      	ldr	r3, [pc, #28]	; (800077c <GPIOE_SerialIn_init+0xac>)
 8000760:	68db      	ldr	r3, [r3, #12]
 8000762:	4a06      	ldr	r2, [pc, #24]	; (800077c <GPIOE_SerialIn_init+0xac>)
 8000764:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000768:	60d3      	str	r3, [r2, #12]
}
 800076a:	bf00      	nop
 800076c:	bd80      	pop	{r7, pc}
 800076e:	bf00      	nop
 8000770:	40023800 	.word	0x40023800
 8000774:	40021000 	.word	0x40021000
 8000778:	40013800 	.word	0x40013800
 800077c:	40013c00 	.word	0x40013c00

08000780 <GPIOE_GetFrequency>:

uint8_t GPIOE_GetFrequency()
{
 8000780:	b480      	push	{r7}
 8000782:	af00      	add	r7, sp, #0
	return ((GPIOE->IDR & FREQ_MASK) >> FREQ_POS) & 0x7;
 8000784:	4b05      	ldr	r3, [pc, #20]	; (800079c <GPIOE_GetFrequency+0x1c>)
 8000786:	691b      	ldr	r3, [r3, #16]
 8000788:	0b1b      	lsrs	r3, r3, #12
 800078a:	b2db      	uxtb	r3, r3
 800078c:	f003 0307 	and.w	r3, r3, #7
 8000790:	b2db      	uxtb	r3, r3
}
 8000792:	4618      	mov	r0, r3
 8000794:	46bd      	mov	sp, r7
 8000796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800079a:	4770      	bx	lr
 800079c:	40021000 	.word	0x40021000

080007a0 <GPIOE_FrequencySet>:

uint8_t GPIOE_FrequencySet()
{
 80007a0:	b480      	push	{r7}
 80007a2:	af00      	add	r7, sp, #0
			GPIOE->BSRR = FREQ_10K << FREQ_POS;
			TIM3->ARR = 80-1;
			TIM3->PSC = 10-1;
		break;
		case FREQ_20K:
			GPIOE->BSRR = FREQ_20K << FREQ_POS;
 80007a4:	4b08      	ldr	r3, [pc, #32]	; (80007c8 <GPIOE_FrequencySet+0x28>)
 80007a6:	f44f 42a0 	mov.w	r2, #20480	; 0x5000
 80007aa:	619a      	str	r2, [r3, #24]
			TIM3->ARR = 40-1;
 80007ac:	4b07      	ldr	r3, [pc, #28]	; (80007cc <GPIOE_FrequencySet+0x2c>)
 80007ae:	2227      	movs	r2, #39	; 0x27
 80007b0:	62da      	str	r2, [r3, #44]	; 0x2c
			TIM3->PSC = 10-1;
 80007b2:	4b06      	ldr	r3, [pc, #24]	; (80007cc <GPIOE_FrequencySet+0x2c>)
 80007b4:	2209      	movs	r2, #9
 80007b6:	629a      	str	r2, [r3, #40]	; 0x28
		break;
 80007b8:	bf00      	nop
		default:
			// In case of undefined frequency of serial transfer //
			GPIOE->BSRR = FREQ_0 << FREQ_POS; // Reset f0..f2 ports to 0
		return GPIOE_FERQ_ERROR;
	}
	return GPIOE_FERQ_SET;	// OK
 80007ba:	2300      	movs	r3, #0
}
 80007bc:	4618      	mov	r0, r3
 80007be:	46bd      	mov	sp, r7
 80007c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c4:	4770      	bx	lr
 80007c6:	bf00      	nop
 80007c8:	40021000 	.word	0x40021000
 80007cc:	40000400 	.word	0x40000400

080007d0 <MasterMode_init>:

void MasterMode_init()
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	af00      	add	r7, sp, #0
	if (GPIOE_FrequencySet() == GPIOE_FERQ_ERROR)	// Try to set transmission rate
 80007d4:	f7ff ffe4 	bl	80007a0 <GPIOE_FrequencySet>
 80007d8:	4603      	mov	r3, r0
 80007da:	2b01      	cmp	r3, #1
 80007dc:	d011      	beq.n	8000802 <MasterMode_init+0x32>
		return;
	SerialOut_init();
 80007de:	f000 f9f3 	bl	8000bc8 <SerialOut_init>
	ParallelIn_init();
 80007e2:	f000 f8fb 	bl	80009dc <ParallelIn_init>
	GPIOE_RESET_PIN(DATA_SEND);
 80007e6:	4b08      	ldr	r3, [pc, #32]	; (8000808 <MasterMode_init+0x38>)
 80007e8:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80007ec:	619a      	str	r2, [r3, #24]
	DeviceMode = MASTER_MODE;
 80007ee:	4b07      	ldr	r3, [pc, #28]	; (800080c <MasterMode_init+0x3c>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	701a      	strb	r2, [r3, #0]
	TIMER_CNT_RESET(TIM3);
 80007f4:	4b06      	ldr	r3, [pc, #24]	; (8000810 <MasterMode_init+0x40>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	625a      	str	r2, [r3, #36]	; 0x24
	NVIC_EnableIRQ(TIM3_IRQn);
 80007fa:	201d      	movs	r0, #29
 80007fc:	f7ff fd56 	bl	80002ac <__NVIC_EnableIRQ>
 8000800:	e000      	b.n	8000804 <MasterMode_init+0x34>
		return;
 8000802:	bf00      	nop
}
 8000804:	bd80      	pop	{r7, pc}
 8000806:	bf00      	nop
 8000808:	40021000 	.word	0x40021000
 800080c:	20000020 	.word	0x20000020
 8000810:	40000400 	.word	0x40000400

08000814 <SlaveMode_init>:

void SlaveMode_init()
{
 8000814:	b580      	push	{r7, lr}
 8000816:	af00      	add	r7, sp, #0
	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 8000818:	4b08      	ldr	r3, [pc, #32]	; (800083c <SlaveMode_init+0x28>)
 800081a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800081c:	4a07      	ldr	r2, [pc, #28]	; (800083c <SlaveMode_init+0x28>)
 800081e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000822:	6453      	str	r3, [r2, #68]	; 0x44
	DeviceMode = SLAVE_MODE;
 8000824:	4b06      	ldr	r3, [pc, #24]	; (8000840 <SlaveMode_init+0x2c>)
 8000826:	2201      	movs	r2, #1
 8000828:	701a      	strb	r2, [r3, #0]
	SerialIn_init();
 800082a:	f000 f9dd 	bl	8000be8 <SerialIn_init>
	ParallelOut_init();
 800082e:	f000 f8e5 	bl	80009fc <ParallelOut_init>
	TIM3_init();
 8000832:	f000 fbbf 	bl	8000fb4 <TIM3_init>
}
 8000836:	bf00      	nop
 8000838:	bd80      	pop	{r7, pc}
 800083a:	bf00      	nop
 800083c:	40023800 	.word	0x40023800
 8000840:	20000020 	.word	0x20000020

08000844 <GPIOE_setByte>:

void GPIOE_setByte(uint8_t data_byte)
{
 8000844:	b480      	push	{r7}
 8000846:	b083      	sub	sp, #12
 8000848:	af00      	add	r7, sp, #0
 800084a:	4603      	mov	r3, r0
 800084c:	71fb      	strb	r3, [r7, #7]
	GPIOE->BSRR = 0xFF << 16;	//Reset bus pins
 800084e:	4b06      	ldr	r3, [pc, #24]	; (8000868 <GPIOE_setByte+0x24>)
 8000850:	f44f 027f 	mov.w	r2, #16711680	; 0xff0000
 8000854:	619a      	str	r2, [r3, #24]
	GPIOE->BSRR = data_byte; // Set new data to pins
 8000856:	4a04      	ldr	r2, [pc, #16]	; (8000868 <GPIOE_setByte+0x24>)
 8000858:	79fb      	ldrb	r3, [r7, #7]
 800085a:	6193      	str	r3, [r2, #24]
}
 800085c:	bf00      	nop
 800085e:	370c      	adds	r7, #12
 8000860:	46bd      	mov	sp, r7
 8000862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000866:	4770      	bx	lr
 8000868:	40021000 	.word	0x40021000

0800086c <Button_init>:
BUFFER dataTx_buf;
BUFFER dataRx_buf;
uint8_t DeviceMode;

void Button_init()
{
 800086c:	b580      	push	{r7, lr}
 800086e:	af00      	add	r7, sp, #0
	TIM6_init();
 8000870:	f000 fbca 	bl	8001008 <TIM6_init>
	GPIOA_Button_init();
 8000874:	f7ff fe1e 	bl	80004b4 <GPIOA_Button_init>
}
 8000878:	bf00      	nop
 800087a:	bd80      	pop	{r7, pc}

0800087c <main>:

int main(void)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	af00      	add	r7, sp, #0
	GPIOD_init();
 8000880:	f7ff fe50 	bl	8000524 <GPIOD_init>
	SlaveMode_init();
 8000884:	f7ff ffc6 	bl	8000814 <SlaveMode_init>
	Button_init();
 8000888:	f7ff fff0 	bl	800086c <Button_init>
	while(1)
	{
		Serial_trancieveData();
 800088c:	f000 fa76 	bl	8000d7c <Serial_trancieveData>
		ParallelTranceive();
 8000890:	f000 f8e6 	bl	8000a60 <ParallelTranceive>
		Serial_trancieveData();
 8000894:	e7fa      	b.n	800088c <main+0x10>
	...

08000898 <UnlockFlash>:
#include "mem.h"

static void	UnlockFlash(void)
{
 8000898:	b480      	push	{r7}
 800089a:	af00      	add	r7, sp, #0
	//Write KEY1 = 0x45670123
	//Write KEY2 = 0xCDEF89AB
	if ((FLASH->CR & FLASH_CR_LOCK) != 0)
 800089c:	4b07      	ldr	r3, [pc, #28]	; (80008bc <UnlockFlash+0x24>)
 800089e:	691b      	ldr	r3, [r3, #16]
 80008a0:	2b00      	cmp	r3, #0
 80008a2:	da05      	bge.n	80008b0 <UnlockFlash+0x18>
	{
		FLASH->KEYR = 0x45670123;
 80008a4:	4b05      	ldr	r3, [pc, #20]	; (80008bc <UnlockFlash+0x24>)
 80008a6:	4a06      	ldr	r2, [pc, #24]	; (80008c0 <UnlockFlash+0x28>)
 80008a8:	605a      	str	r2, [r3, #4]
		FLASH->KEYR = 0xCDEF89AB;
 80008aa:	4b04      	ldr	r3, [pc, #16]	; (80008bc <UnlockFlash+0x24>)
 80008ac:	4a05      	ldr	r2, [pc, #20]	; (80008c4 <UnlockFlash+0x2c>)
 80008ae:	605a      	str	r2, [r3, #4]
	}
}
 80008b0:	bf00      	nop
 80008b2:	46bd      	mov	sp, r7
 80008b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b8:	4770      	bx	lr
 80008ba:	bf00      	nop
 80008bc:	40023c00 	.word	0x40023c00
 80008c0:	45670123 	.word	0x45670123
 80008c4:	cdef89ab 	.word	0xcdef89ab

080008c8 <LockFlash>:

static void	LockFlash(void)
{
 80008c8:	b480      	push	{r7}
 80008ca:	af00      	add	r7, sp, #0
	while ((FLASH->SR & FLASH_SR_BSY) == FLASH_SR_BSY);
 80008cc:	bf00      	nop
 80008ce:	4b08      	ldr	r3, [pc, #32]	; (80008f0 <LockFlash+0x28>)
 80008d0:	68db      	ldr	r3, [r3, #12]
 80008d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80008d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80008da:	d0f8      	beq.n	80008ce <LockFlash+0x6>
	FLASH->CR = FLASH_CR_LOCK;
 80008dc:	4b04      	ldr	r3, [pc, #16]	; (80008f0 <LockFlash+0x28>)
 80008de:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80008e2:	611a      	str	r2, [r3, #16]
}
 80008e4:	bf00      	nop
 80008e6:	46bd      	mov	sp, r7
 80008e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ec:	4770      	bx	lr
 80008ee:	bf00      	nop
 80008f0:	40023c00 	.word	0x40023c00

080008f4 <EraseSector>:

void EraseSector(void)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	af00      	add	r7, sp, #0
	UnlockFlash();
 80008f8:	f7ff ffce 	bl	8000898 <UnlockFlash>
	while(FLASH->SR & FLASH_SR_BSY);
 80008fc:	bf00      	nop
 80008fe:	4b14      	ldr	r3, [pc, #80]	; (8000950 <EraseSector+0x5c>)
 8000900:	68db      	ldr	r3, [r3, #12]
 8000902:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000906:	2b00      	cmp	r3, #0
 8000908:	d1f9      	bne.n	80008fe <EraseSector+0xa>

	FLASH->CR |= FLASH_CR_SER;
 800090a:	4b11      	ldr	r3, [pc, #68]	; (8000950 <EraseSector+0x5c>)
 800090c:	691b      	ldr	r3, [r3, #16]
 800090e:	4a10      	ldr	r2, [pc, #64]	; (8000950 <EraseSector+0x5c>)
 8000910:	f043 0302 	orr.w	r3, r3, #2
 8000914:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_SNB_0 | FLASH_CR_SNB_1;
 8000916:	4b0e      	ldr	r3, [pc, #56]	; (8000950 <EraseSector+0x5c>)
 8000918:	691b      	ldr	r3, [r3, #16]
 800091a:	4a0d      	ldr	r2, [pc, #52]	; (8000950 <EraseSector+0x5c>)
 800091c:	f043 0318 	orr.w	r3, r3, #24
 8000920:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_STRT;
 8000922:	4b0b      	ldr	r3, [pc, #44]	; (8000950 <EraseSector+0x5c>)
 8000924:	691b      	ldr	r3, [r3, #16]
 8000926:	4a0a      	ldr	r2, [pc, #40]	; (8000950 <EraseSector+0x5c>)
 8000928:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800092c:	6113      	str	r3, [r2, #16]

	while(FLASH->SR & FLASH_SR_BSY);
 800092e:	bf00      	nop
 8000930:	4b07      	ldr	r3, [pc, #28]	; (8000950 <EraseSector+0x5c>)
 8000932:	68db      	ldr	r3, [r3, #12]
 8000934:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000938:	2b00      	cmp	r3, #0
 800093a:	d1f9      	bne.n	8000930 <EraseSector+0x3c>
	FLASH->CR &= ~FLASH_CR_SER;
 800093c:	4b04      	ldr	r3, [pc, #16]	; (8000950 <EraseSector+0x5c>)
 800093e:	691b      	ldr	r3, [r3, #16]
 8000940:	4a03      	ldr	r2, [pc, #12]	; (8000950 <EraseSector+0x5c>)
 8000942:	f023 0302 	bic.w	r3, r3, #2
 8000946:	6113      	str	r3, [r2, #16]
	LockFlash();
 8000948:	f7ff ffbe 	bl	80008c8 <LockFlash>
}
 800094c:	bf00      	nop
 800094e:	bd80      	pop	{r7, pc}
 8000950:	40023c00 	.word	0x40023c00

08000954 <WriteToFlash>:

//Sector 3 0x0800C000 - 0x0800FFFF 16 Kbytes

void WriteToFlash(uint8_t *data, int size_data)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b084      	sub	sp, #16
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
 800095c:	6039      	str	r1, [r7, #0]
	EraseSector();
 800095e:	f7ff ffc9 	bl	80008f4 <EraseSector>
	UnlockFlash();
 8000962:	f7ff ff99 	bl	8000898 <UnlockFlash>

	FLASH->CR |= FLASH_CR_PG;
 8000966:	4b1c      	ldr	r3, [pc, #112]	; (80009d8 <WriteToFlash+0x84>)
 8000968:	691b      	ldr	r3, [r3, #16]
 800096a:	4a1b      	ldr	r2, [pc, #108]	; (80009d8 <WriteToFlash+0x84>)
 800096c:	f043 0301 	orr.w	r3, r3, #1
 8000970:	6113      	str	r3, [r2, #16]

	for (int  i = 0; i < size_data; i++)
 8000972:	2300      	movs	r3, #0
 8000974:	60fb      	str	r3, [r7, #12]
 8000976:	e01f      	b.n	80009b8 <WriteToFlash+0x64>
	{
		*(__IO uint8_t*)(0x0800C000 + i) = data[i];
 8000978:	68fb      	ldr	r3, [r7, #12]
 800097a:	687a      	ldr	r2, [r7, #4]
 800097c:	441a      	add	r2, r3
 800097e:	68fb      	ldr	r3, [r7, #12]
 8000980:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 8000984:	f503 4340 	add.w	r3, r3, #49152	; 0xc000
 8000988:	7812      	ldrb	r2, [r2, #0]
 800098a:	701a      	strb	r2, [r3, #0]
		while ((FLASH->SR & FLASH_SR_BSY) != 0);
 800098c:	bf00      	nop
 800098e:	4b12      	ldr	r3, [pc, #72]	; (80009d8 <WriteToFlash+0x84>)
 8000990:	68db      	ldr	r3, [r3, #12]
 8000992:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000996:	2b00      	cmp	r3, #0
 8000998:	d1f9      	bne.n	800098e <WriteToFlash+0x3a>
		if((FLASH->SR & FLASH_SR_EOP) == 0)
 800099a:	4b0f      	ldr	r3, [pc, #60]	; (80009d8 <WriteToFlash+0x84>)
 800099c:	68db      	ldr	r3, [r3, #12]
 800099e:	f003 0301 	and.w	r3, r3, #1
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d105      	bne.n	80009b2 <WriteToFlash+0x5e>
			FLASH->SR |= FLASH_SR_EOP;
 80009a6:	4b0c      	ldr	r3, [pc, #48]	; (80009d8 <WriteToFlash+0x84>)
 80009a8:	68db      	ldr	r3, [r3, #12]
 80009aa:	4a0b      	ldr	r2, [pc, #44]	; (80009d8 <WriteToFlash+0x84>)
 80009ac:	f043 0301 	orr.w	r3, r3, #1
 80009b0:	60d3      	str	r3, [r2, #12]
	for (int  i = 0; i < size_data; i++)
 80009b2:	68fb      	ldr	r3, [r7, #12]
 80009b4:	3301      	adds	r3, #1
 80009b6:	60fb      	str	r3, [r7, #12]
 80009b8:	68fa      	ldr	r2, [r7, #12]
 80009ba:	683b      	ldr	r3, [r7, #0]
 80009bc:	429a      	cmp	r2, r3
 80009be:	dbdb      	blt.n	8000978 <WriteToFlash+0x24>
	}

	FLASH->CR &= ~FLASH_CR_PG;
 80009c0:	4b05      	ldr	r3, [pc, #20]	; (80009d8 <WriteToFlash+0x84>)
 80009c2:	691b      	ldr	r3, [r3, #16]
 80009c4:	4a04      	ldr	r2, [pc, #16]	; (80009d8 <WriteToFlash+0x84>)
 80009c6:	f023 0301 	bic.w	r3, r3, #1
 80009ca:	6113      	str	r3, [r2, #16]

	LockFlash();
 80009cc:	f7ff ff7c 	bl	80008c8 <LockFlash>
}
 80009d0:	bf00      	nop
 80009d2:	3710      	adds	r7, #16
 80009d4:	46bd      	mov	sp, r7
 80009d6:	bd80      	pop	{r7, pc}
 80009d8:	40023c00 	.word	0x40023c00

080009dc <ParallelIn_init>:
uint8_t ParTranferFlag;
uint8_t ParReadyFlag;
uint8_t ParEnableFlag;

void ParallelIn_init()
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	af00      	add	r7, sp, #0
	GPIOE_ParallelIn_init();
 80009e0:	f7ff fe0a 	bl	80005f8 <GPIOE_ParallelIn_init>
	ParEnableFlag = PAR_NOT_ENABLE;
 80009e4:	4b03      	ldr	r3, [pc, #12]	; (80009f4 <ParallelIn_init+0x18>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	701a      	strb	r2, [r3, #0]
	BufferRx_init(&dataRx_buf);
 80009ea:	4803      	ldr	r0, [pc, #12]	; (80009f8 <ParallelIn_init+0x1c>)
 80009ec:	f7ff fc2f 	bl	800024e <BufferRx_init>
}
 80009f0:	bf00      	nop
 80009f2:	bd80      	pop	{r7, pc}
 80009f4:	2000022b 	.word	0x2000022b
 80009f8:	20000128 	.word	0x20000128

080009fc <ParallelOut_init>:

void ParallelOut_init()
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	af00      	add	r7, sp, #0
	GPIOE_ParallelOut_init();
 8000a00:	f7ff fdae 	bl	8000560 <GPIOE_ParallelOut_init>
	ParTranferFlag = PAR_STOP;
 8000a04:	4b05      	ldr	r3, [pc, #20]	; (8000a1c <ParallelOut_init+0x20>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	701a      	strb	r2, [r3, #0]
	ParReadyFlag = PAR_READY;	// Pretend that last byte is received
 8000a0a:	4b05      	ldr	r3, [pc, #20]	; (8000a20 <ParallelOut_init+0x24>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	701a      	strb	r2, [r3, #0]
	BufferTx_init(&dataTx_buf);
 8000a10:	4804      	ldr	r0, [pc, #16]	; (8000a24 <ParallelOut_init+0x28>)
 8000a12:	f7ff fbfb 	bl	800020c <BufferTx_init>
}
 8000a16:	bf00      	nop
 8000a18:	bd80      	pop	{r7, pc}
 8000a1a:	bf00      	nop
 8000a1c:	2000022c 	.word	0x2000022c
 8000a20:	2000022a 	.word	0x2000022a
 8000a24:	20000024 	.word	0x20000024

08000a28 <Parallel_appendData>:

void Parallel_appendData()
{
 8000a28:	b480      	push	{r7}
 8000a2a:	af00      	add	r7, sp, #0
	dataRx_buf.data[dataRx_buf.ptr] = GPIOE->IDR & 0xFF;
 8000a2c:	4b0a      	ldr	r3, [pc, #40]	; (8000a58 <Parallel_appendData+0x30>)
 8000a2e:	6919      	ldr	r1, [r3, #16]
 8000a30:	4b0a      	ldr	r3, [pc, #40]	; (8000a5c <Parallel_appendData+0x34>)
 8000a32:	f8b3 3100 	ldrh.w	r3, [r3, #256]	; 0x100
 8000a36:	461a      	mov	r2, r3
 8000a38:	b2c9      	uxtb	r1, r1
 8000a3a:	4b08      	ldr	r3, [pc, #32]	; (8000a5c <Parallel_appendData+0x34>)
 8000a3c:	5499      	strb	r1, [r3, r2]
	++dataRx_buf.ptr;
 8000a3e:	4b07      	ldr	r3, [pc, #28]	; (8000a5c <Parallel_appendData+0x34>)
 8000a40:	f8b3 3100 	ldrh.w	r3, [r3, #256]	; 0x100
 8000a44:	3301      	adds	r3, #1
 8000a46:	b29a      	uxth	r2, r3
 8000a48:	4b04      	ldr	r3, [pc, #16]	; (8000a5c <Parallel_appendData+0x34>)
 8000a4a:	f8a3 2100 	strh.w	r2, [r3, #256]	; 0x100
}
 8000a4e:	bf00      	nop
 8000a50:	46bd      	mov	sp, r7
 8000a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a56:	4770      	bx	lr
 8000a58:	40021000 	.word	0x40021000
 8000a5c:	20000128 	.word	0x20000128

08000a60 <ParallelTranceive>:

void ParallelTranceive()
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	af00      	add	r7, sp, #0
	if (DeviceMode == MASTER_MODE)
 8000a64:	4b22      	ldr	r3, [pc, #136]	; (8000af0 <ParallelTranceive+0x90>)
 8000a66:	781b      	ldrb	r3, [r3, #0]
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d116      	bne.n	8000a9a <ParallelTranceive+0x3a>
	{
		if (Buffer_Eof(&dataRx_buf))
 8000a6c:	4821      	ldr	r0, [pc, #132]	; (8000af4 <ParallelTranceive+0x94>)
 8000a6e:	f7ff fbfc 	bl	800026a <Buffer_Eof>
 8000a72:	4603      	mov	r3, r0
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d002      	beq.n	8000a7e <ParallelTranceive+0x1e>
		{
			Parallel_stopReception();
 8000a78:	f000 f854 	bl	8000b24 <Parallel_stopReception>
			return;
 8000a7c:	e036      	b.n	8000aec <ParallelTranceive+0x8c>
		}
		if (ParEnableFlag == PAR_ENABLE)
 8000a7e:	4b1e      	ldr	r3, [pc, #120]	; (8000af8 <ParallelTranceive+0x98>)
 8000a80:	781b      	ldrb	r3, [r3, #0]
 8000a82:	2b01      	cmp	r3, #1
 8000a84:	d132      	bne.n	8000aec <ParallelTranceive+0x8c>
		{
			ParEnableFlag = PAR_NOT_ENABLE;
 8000a86:	4b1c      	ldr	r3, [pc, #112]	; (8000af8 <ParallelTranceive+0x98>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	701a      	strb	r2, [r3, #0]
			Parallel_appendData();
 8000a8c:	f7ff ffcc 	bl	8000a28 <Parallel_appendData>
			GPIOE_RESET_PIN(PAR_READY_PIN);
 8000a90:	4b1a      	ldr	r3, [pc, #104]	; (8000afc <ParallelTranceive+0x9c>)
 8000a92:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8000a96:	619a      	str	r2, [r3, #24]
 8000a98:	e028      	b.n	8000aec <ParallelTranceive+0x8c>
		}
	}
	else // DeviceMode == SLAVE_MODE
	{
		if (ParTranferFlag == PAR_START)
 8000a9a:	4b19      	ldr	r3, [pc, #100]	; (8000b00 <ParallelTranceive+0xa0>)
 8000a9c:	781b      	ldrb	r3, [r3, #0]
 8000a9e:	2b01      	cmp	r3, #1
 8000aa0:	d124      	bne.n	8000aec <ParallelTranceive+0x8c>
		{
			if (ParReadyFlag == PAR_READY)	// Receiver is ready to receive next byte
 8000aa2:	4b18      	ldr	r3, [pc, #96]	; (8000b04 <ParallelTranceive+0xa4>)
 8000aa4:	781b      	ldrb	r3, [r3, #0]
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d120      	bne.n	8000aec <ParallelTranceive+0x8c>
			{
				if (Buffer_Eof(&dataTx_buf))
 8000aaa:	4817      	ldr	r0, [pc, #92]	; (8000b08 <ParallelTranceive+0xa8>)
 8000aac:	f7ff fbdd 	bl	800026a <Buffer_Eof>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d002      	beq.n	8000abc <ParallelTranceive+0x5c>
				{
					Parallel_stopTranfer();
 8000ab6:	f000 f829 	bl	8000b0c <Parallel_stopTranfer>
					return;
 8000aba:	e017      	b.n	8000aec <ParallelTranceive+0x8c>
				}
				ParReadyFlag = PAR_NOT_READY;
 8000abc:	4b11      	ldr	r3, [pc, #68]	; (8000b04 <ParallelTranceive+0xa4>)
 8000abe:	2201      	movs	r2, #1
 8000ac0:	701a      	strb	r2, [r3, #0]
				GPIOE_setByte(dataTx_buf.data[dataTx_buf.ptr]);
 8000ac2:	4b11      	ldr	r3, [pc, #68]	; (8000b08 <ParallelTranceive+0xa8>)
 8000ac4:	f8b3 3100 	ldrh.w	r3, [r3, #256]	; 0x100
 8000ac8:	461a      	mov	r2, r3
 8000aca:	4b0f      	ldr	r3, [pc, #60]	; (8000b08 <ParallelTranceive+0xa8>)
 8000acc:	5c9b      	ldrb	r3, [r3, r2]
 8000ace:	4618      	mov	r0, r3
 8000ad0:	f7ff feb8 	bl	8000844 <GPIOE_setByte>
				++dataTx_buf.ptr;
 8000ad4:	4b0c      	ldr	r3, [pc, #48]	; (8000b08 <ParallelTranceive+0xa8>)
 8000ad6:	f8b3 3100 	ldrh.w	r3, [r3, #256]	; 0x100
 8000ada:	3301      	adds	r3, #1
 8000adc:	b29a      	uxth	r2, r3
 8000ade:	4b0a      	ldr	r3, [pc, #40]	; (8000b08 <ParallelTranceive+0xa8>)
 8000ae0:	f8a3 2100 	strh.w	r2, [r3, #256]	; 0x100
				GPIOE_SET_PIN(PAR_ENABLE_PIN);	// Byte set complete
 8000ae4:	4b05      	ldr	r3, [pc, #20]	; (8000afc <ParallelTranceive+0x9c>)
 8000ae6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000aea:	619a      	str	r2, [r3, #24]
			}
		}
	}
}
 8000aec:	bd80      	pop	{r7, pc}
 8000aee:	bf00      	nop
 8000af0:	20000020 	.word	0x20000020
 8000af4:	20000128 	.word	0x20000128
 8000af8:	2000022b 	.word	0x2000022b
 8000afc:	40021000 	.word	0x40021000
 8000b00:	2000022c 	.word	0x2000022c
 8000b04:	2000022a 	.word	0x2000022a
 8000b08:	20000024 	.word	0x20000024

08000b0c <Parallel_stopTranfer>:

void Parallel_stopTranfer()
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	af00      	add	r7, sp, #0
//	ParReadyFlag = PAR_READY;
	ParTranferFlag = PAR_STOP;
 8000b10:	4b03      	ldr	r3, [pc, #12]	; (8000b20 <Parallel_stopTranfer+0x14>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	701a      	strb	r2, [r3, #0]
	GPIOE_setByte(0x00); // reset bus pins
 8000b16:	2000      	movs	r0, #0
 8000b18:	f7ff fe94 	bl	8000844 <GPIOE_setByte>
//	Buffer_reset(&dataTx_buf);
}
 8000b1c:	bf00      	nop
 8000b1e:	bd80      	pop	{r7, pc}
 8000b20:	2000022c 	.word	0x2000022c

08000b24 <Parallel_stopReception>:

void Parallel_stopReception()
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	af00      	add	r7, sp, #0
	ParReadyFlag = PAR_READY;
 8000b28:	4b04      	ldr	r3, [pc, #16]	; (8000b3c <Parallel_stopReception+0x18>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	701a      	strb	r2, [r3, #0]
	ParTranferFlag = PAR_STOP;
 8000b2e:	4b04      	ldr	r3, [pc, #16]	; (8000b40 <Parallel_stopReception+0x1c>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	701a      	strb	r2, [r3, #0]
//	DeviceMode = SLAVE_MODE; // UNLESS PARALLERL IS FASTER THAN SERIAL
	GPIOE_ParallelOut_init();
 8000b34:	f7ff fd14 	bl	8000560 <GPIOE_ParallelOut_init>
}
 8000b38:	bf00      	nop
 8000b3a:	bd80      	pop	{r7, pc}
 8000b3c:	2000022a 	.word	0x2000022a
 8000b40:	2000022c 	.word	0x2000022c

08000b44 <__NVIC_EnableIRQ>:
{
 8000b44:	b480      	push	{r7}
 8000b46:	b083      	sub	sp, #12
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	db0b      	blt.n	8000b6e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b56:	79fb      	ldrb	r3, [r7, #7]
 8000b58:	f003 021f 	and.w	r2, r3, #31
 8000b5c:	4907      	ldr	r1, [pc, #28]	; (8000b7c <__NVIC_EnableIRQ+0x38>)
 8000b5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b62:	095b      	lsrs	r3, r3, #5
 8000b64:	2001      	movs	r0, #1
 8000b66:	fa00 f202 	lsl.w	r2, r0, r2
 8000b6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000b6e:	bf00      	nop
 8000b70:	370c      	adds	r7, #12
 8000b72:	46bd      	mov	sp, r7
 8000b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b78:	4770      	bx	lr
 8000b7a:	bf00      	nop
 8000b7c:	e000e100 	.word	0xe000e100

08000b80 <__NVIC_DisableIRQ>:
{
 8000b80:	b480      	push	{r7}
 8000b82:	b083      	sub	sp, #12
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	4603      	mov	r3, r0
 8000b88:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	db12      	blt.n	8000bb8 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b92:	79fb      	ldrb	r3, [r7, #7]
 8000b94:	f003 021f 	and.w	r2, r3, #31
 8000b98:	490a      	ldr	r1, [pc, #40]	; (8000bc4 <__NVIC_DisableIRQ+0x44>)
 8000b9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b9e:	095b      	lsrs	r3, r3, #5
 8000ba0:	2001      	movs	r0, #1
 8000ba2:	fa00 f202 	lsl.w	r2, r0, r2
 8000ba6:	3320      	adds	r3, #32
 8000ba8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8000bac:	f3bf 8f4f 	dsb	sy
}
 8000bb0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000bb2:	f3bf 8f6f 	isb	sy
}
 8000bb6:	bf00      	nop
}
 8000bb8:	bf00      	nop
 8000bba:	370c      	adds	r7, #12
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc2:	4770      	bx	lr
 8000bc4:	e000e100 	.word	0xe000e100

08000bc8 <SerialOut_init>:
extern BUFFER dataRx_buf;
extern uint8_t DeviceMode;
extern uint8_t TIM_indx;

void SerialOut_init()
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	af00      	add	r7, sp, #0
	SerialSetBitFlag = BIT_SET_DONE;
 8000bcc:	4b04      	ldr	r3, [pc, #16]	; (8000be0 <SerialOut_init+0x18>)
 8000bce:	2200      	movs	r2, #0
 8000bd0:	701a      	strb	r2, [r3, #0]
	GPIOE_SerialOut_init();
 8000bd2:	f7ff fd4f 	bl	8000674 <GPIOE_SerialOut_init>
	BufferTx_init(&dataTx_buf); // Data to send
 8000bd6:	4803      	ldr	r0, [pc, #12]	; (8000be4 <SerialOut_init+0x1c>)
 8000bd8:	f7ff fb18 	bl	800020c <BufferTx_init>
}
 8000bdc:	bf00      	nop
 8000bde:	bd80      	pop	{r7, pc}
 8000be0:	2000022d 	.word	0x2000022d
 8000be4:	20000024 	.word	0x20000024

08000be8 <SerialIn_init>:

void SerialIn_init()
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	af00      	add	r7, sp, #0
	TIM_indx = 0;
 8000bec:	4b07      	ldr	r3, [pc, #28]	; (8000c0c <SerialIn_init+0x24>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	701a      	strb	r2, [r3, #0]
	SerialReceiveBitFlag = BIT_RECEIVE_DONE;
 8000bf2:	4b07      	ldr	r3, [pc, #28]	; (8000c10 <SerialIn_init+0x28>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	701a      	strb	r2, [r3, #0]
	SerialStartReceiveFlag = RECEIVE_STOP;
 8000bf8:	4b06      	ldr	r3, [pc, #24]	; (8000c14 <SerialIn_init+0x2c>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	701a      	strb	r2, [r3, #0]
	GPIOE_SerialIn_init();
 8000bfe:	f7ff fd67 	bl	80006d0 <GPIOE_SerialIn_init>
	BufferRx_init(&dataRx_buf);
 8000c02:	4805      	ldr	r0, [pc, #20]	; (8000c18 <SerialIn_init+0x30>)
 8000c04:	f7ff fb23 	bl	800024e <BufferRx_init>
}
 8000c08:	bf00      	nop
 8000c0a:	bd80      	pop	{r7, pc}
 8000c0c:	20000230 	.word	0x20000230
 8000c10:	2000022f 	.word	0x2000022f
 8000c14:	2000022e 	.word	0x2000022e
 8000c18:	20000128 	.word	0x20000128

08000c1c <SerialSetData>:

// This function sends bits of data from LSB to MSB //
void SerialSetData()
{
 8000c1c:	b480      	push	{r7}
 8000c1e:	af00      	add	r7, sp, #0
	static uint8_t bit_mask = 255; // Chooses current bit of data
	// Reset bit operation pending flag //
		SerialSetBitFlag = BIT_SET_DONE;
 8000c20:	4b23      	ldr	r3, [pc, #140]	; (8000cb0 <SerialSetData+0x94>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	701a      	strb	r2, [r3, #0]
	if (bit_mask == 255)	// Start bit
 8000c26:	4b23      	ldr	r3, [pc, #140]	; (8000cb4 <SerialSetData+0x98>)
 8000c28:	781b      	ldrb	r3, [r3, #0]
 8000c2a:	2bff      	cmp	r3, #255	; 0xff
 8000c2c:	d10a      	bne.n	8000c44 <SerialSetData+0x28>
	{
		GPIOE_RESET_PIN(DATA_CH);
 8000c2e:	4b22      	ldr	r3, [pc, #136]	; (8000cb8 <SerialSetData+0x9c>)
 8000c30:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000c34:	619a      	str	r2, [r3, #24]
		++bit_mask;
 8000c36:	4b1f      	ldr	r3, [pc, #124]	; (8000cb4 <SerialSetData+0x98>)
 8000c38:	781b      	ldrb	r3, [r3, #0]
 8000c3a:	3301      	adds	r3, #1
 8000c3c:	b2da      	uxtb	r2, r3
 8000c3e:	4b1d      	ldr	r3, [pc, #116]	; (8000cb4 <SerialSetData+0x98>)
 8000c40:	701a      	strb	r2, [r3, #0]
		return;
 8000c42:	e031      	b.n	8000ca8 <SerialSetData+0x8c>
	}
	if(bit_mask > 7)
 8000c44:	4b1b      	ldr	r3, [pc, #108]	; (8000cb4 <SerialSetData+0x98>)
 8000c46:	781b      	ldrb	r3, [r3, #0]
 8000c48:	2b07      	cmp	r3, #7
 8000c4a:	d90f      	bls.n	8000c6c <SerialSetData+0x50>
	{
		// Byte transmission is complete //
		GPIOE_SET_PIN(DATA_CH);	// Stop bit
 8000c4c:	4b1a      	ldr	r3, [pc, #104]	; (8000cb8 <SerialSetData+0x9c>)
 8000c4e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000c52:	619a      	str	r2, [r3, #24]
		bit_mask = 255;
 8000c54:	4b17      	ldr	r3, [pc, #92]	; (8000cb4 <SerialSetData+0x98>)
 8000c56:	22ff      	movs	r2, #255	; 0xff
 8000c58:	701a      	strb	r2, [r3, #0]
		++dataTx_buf.ptr;
 8000c5a:	4b18      	ldr	r3, [pc, #96]	; (8000cbc <SerialSetData+0xa0>)
 8000c5c:	f8b3 3100 	ldrh.w	r3, [r3, #256]	; 0x100
 8000c60:	3301      	adds	r3, #1
 8000c62:	b29a      	uxth	r2, r3
 8000c64:	4b15      	ldr	r3, [pc, #84]	; (8000cbc <SerialSetData+0xa0>)
 8000c66:	f8a3 2100 	strh.w	r2, [r3, #256]	; 0x100
		return;
 8000c6a:	e01d      	b.n	8000ca8 <SerialSetData+0x8c>
	}
	// Set of current bit of data to SER_DATA_CH pin //
	if (dataTx_buf.data[dataTx_buf.ptr] & (0x1 << bit_mask))
 8000c6c:	4b13      	ldr	r3, [pc, #76]	; (8000cbc <SerialSetData+0xa0>)
 8000c6e:	f8b3 3100 	ldrh.w	r3, [r3, #256]	; 0x100
 8000c72:	461a      	mov	r2, r3
 8000c74:	4b11      	ldr	r3, [pc, #68]	; (8000cbc <SerialSetData+0xa0>)
 8000c76:	5c9b      	ldrb	r3, [r3, r2]
 8000c78:	461a      	mov	r2, r3
 8000c7a:	4b0e      	ldr	r3, [pc, #56]	; (8000cb4 <SerialSetData+0x98>)
 8000c7c:	781b      	ldrb	r3, [r3, #0]
 8000c7e:	fa42 f303 	asr.w	r3, r2, r3
 8000c82:	f003 0301 	and.w	r3, r3, #1
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d004      	beq.n	8000c94 <SerialSetData+0x78>
		GPIOE_SET_PIN(DATA_CH);
 8000c8a:	4b0b      	ldr	r3, [pc, #44]	; (8000cb8 <SerialSetData+0x9c>)
 8000c8c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000c90:	619a      	str	r2, [r3, #24]
 8000c92:	e003      	b.n	8000c9c <SerialSetData+0x80>
	else
		GPIOE_RESET_PIN(DATA_CH);
 8000c94:	4b08      	ldr	r3, [pc, #32]	; (8000cb8 <SerialSetData+0x9c>)
 8000c96:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000c9a:	619a      	str	r2, [r3, #24]
	++bit_mask; // Bit mask shift towards the MSB bit
 8000c9c:	4b05      	ldr	r3, [pc, #20]	; (8000cb4 <SerialSetData+0x98>)
 8000c9e:	781b      	ldrb	r3, [r3, #0]
 8000ca0:	3301      	adds	r3, #1
 8000ca2:	b2da      	uxtb	r2, r3
 8000ca4:	4b03      	ldr	r3, [pc, #12]	; (8000cb4 <SerialSetData+0x98>)
 8000ca6:	701a      	strb	r2, [r3, #0]
}
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cae:	4770      	bx	lr
 8000cb0:	2000022d 	.word	0x2000022d
 8000cb4:	20000000 	.word	0x20000000
 8000cb8:	40021000 	.word	0x40021000
 8000cbc:	20000024 	.word	0x20000024

08000cc0 <SerialGetData>:

void SerialGetData()
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	af00      	add	r7, sp, #0
	static uint8_t bit_mask = 255; // Chooses current bit of data

	SerialReceiveBitFlag = BIT_RECEIVE_DONE;
 8000cc4:	4b27      	ldr	r3, [pc, #156]	; (8000d64 <SerialGetData+0xa4>)
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	701a      	strb	r2, [r3, #0]
	if (bit_mask == 255)	// Start bit
 8000cca:	4b27      	ldr	r3, [pc, #156]	; (8000d68 <SerialGetData+0xa8>)
 8000ccc:	781b      	ldrb	r3, [r3, #0]
 8000cce:	2bff      	cmp	r3, #255	; 0xff
 8000cd0:	d106      	bne.n	8000ce0 <SerialGetData+0x20>
	{
		++bit_mask;
 8000cd2:	4b25      	ldr	r3, [pc, #148]	; (8000d68 <SerialGetData+0xa8>)
 8000cd4:	781b      	ldrb	r3, [r3, #0]
 8000cd6:	3301      	adds	r3, #1
 8000cd8:	b2da      	uxtb	r2, r3
 8000cda:	4b23      	ldr	r3, [pc, #140]	; (8000d68 <SerialGetData+0xa8>)
 8000cdc:	701a      	strb	r2, [r3, #0]
		return;
 8000cde:	e040      	b.n	8000d62 <SerialGetData+0xa2>
	}
	// Set of current bit of data to SER_DATA_CH pin //
	dataRx_buf.data[dataRx_buf.ptr] |= (((GPIOE->IDR & DATA_CH_MSK) >> DATA_CH) & 0x1) << bit_mask;
 8000ce0:	4b22      	ldr	r3, [pc, #136]	; (8000d6c <SerialGetData+0xac>)
 8000ce2:	691b      	ldr	r3, [r3, #16]
 8000ce4:	0adb      	lsrs	r3, r3, #11
 8000ce6:	f003 0301 	and.w	r3, r3, #1
 8000cea:	4a1f      	ldr	r2, [pc, #124]	; (8000d68 <SerialGetData+0xa8>)
 8000cec:	7812      	ldrb	r2, [r2, #0]
 8000cee:	fa03 f102 	lsl.w	r1, r3, r2
 8000cf2:	4b1f      	ldr	r3, [pc, #124]	; (8000d70 <SerialGetData+0xb0>)
 8000cf4:	f8b3 3100 	ldrh.w	r3, [r3, #256]	; 0x100
 8000cf8:	461a      	mov	r2, r3
 8000cfa:	4b1d      	ldr	r3, [pc, #116]	; (8000d70 <SerialGetData+0xb0>)
 8000cfc:	5c9a      	ldrb	r2, [r3, r2]
 8000cfe:	b2cb      	uxtb	r3, r1
 8000d00:	491b      	ldr	r1, [pc, #108]	; (8000d70 <SerialGetData+0xb0>)
 8000d02:	f8b1 1100 	ldrh.w	r1, [r1, #256]	; 0x100
 8000d06:	4313      	orrs	r3, r2
 8000d08:	b2da      	uxtb	r2, r3
 8000d0a:	4b19      	ldr	r3, [pc, #100]	; (8000d70 <SerialGetData+0xb0>)
 8000d0c:	545a      	strb	r2, [r3, r1]
	// Reset bit operation pending flag //
	++bit_mask; // Bit mask shift towards the MSB bit
 8000d0e:	4b16      	ldr	r3, [pc, #88]	; (8000d68 <SerialGetData+0xa8>)
 8000d10:	781b      	ldrb	r3, [r3, #0]
 8000d12:	3301      	adds	r3, #1
 8000d14:	b2da      	uxtb	r2, r3
 8000d16:	4b14      	ldr	r3, [pc, #80]	; (8000d68 <SerialGetData+0xa8>)
 8000d18:	701a      	strb	r2, [r3, #0]
	if(bit_mask > 7)
 8000d1a:	4b13      	ldr	r3, [pc, #76]	; (8000d68 <SerialGetData+0xa8>)
 8000d1c:	781b      	ldrb	r3, [r3, #0]
 8000d1e:	2b07      	cmp	r3, #7
 8000d20:	d91f      	bls.n	8000d62 <SerialGetData+0xa2>
	{
		// Byte reception is complete //
		bit_mask = 255;
 8000d22:	4b11      	ldr	r3, [pc, #68]	; (8000d68 <SerialGetData+0xa8>)
 8000d24:	22ff      	movs	r2, #255	; 0xff
 8000d26:	701a      	strb	r2, [r3, #0]
		++dataRx_buf.ptr;
 8000d28:	4b11      	ldr	r3, [pc, #68]	; (8000d70 <SerialGetData+0xb0>)
 8000d2a:	f8b3 3100 	ldrh.w	r3, [r3, #256]	; 0x100
 8000d2e:	3301      	adds	r3, #1
 8000d30:	b29a      	uxth	r2, r3
 8000d32:	4b0f      	ldr	r3, [pc, #60]	; (8000d70 <SerialGetData+0xb0>)
 8000d34:	f8a3 2100 	strh.w	r2, [r3, #256]	; 0x100
		NVIC_DisableIRQ(TIM3_IRQn);
 8000d38:	201d      	movs	r0, #29
 8000d3a:	f7ff ff21 	bl	8000b80 <__NVIC_DisableIRQ>
		TIM_indx = 0;
 8000d3e:	4b0d      	ldr	r3, [pc, #52]	; (8000d74 <SerialGetData+0xb4>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	701a      	strb	r2, [r3, #0]
		NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000d44:	2028      	movs	r0, #40	; 0x28
 8000d46:	f7ff fefd 	bl	8000b44 <__NVIC_EnableIRQ>
		EXTI->IMR |= EXTI_IMR_MR11;
 8000d4a:	4b0b      	ldr	r3, [pc, #44]	; (8000d78 <SerialGetData+0xb8>)
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	4a0a      	ldr	r2, [pc, #40]	; (8000d78 <SerialGetData+0xb8>)
 8000d50:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000d54:	6013      	str	r3, [r2, #0]
		EXTI->EMR |= EXTI_EMR_MR11;
 8000d56:	4b08      	ldr	r3, [pc, #32]	; (8000d78 <SerialGetData+0xb8>)
 8000d58:	685b      	ldr	r3, [r3, #4]
 8000d5a:	4a07      	ldr	r2, [pc, #28]	; (8000d78 <SerialGetData+0xb8>)
 8000d5c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000d60:	6053      	str	r3, [r2, #4]
	}
}
 8000d62:	bd80      	pop	{r7, pc}
 8000d64:	2000022f 	.word	0x2000022f
 8000d68:	20000001 	.word	0x20000001
 8000d6c:	40021000 	.word	0x40021000
 8000d70:	20000128 	.word	0x20000128
 8000d74:	20000230 	.word	0x20000230
 8000d78:	40013c00 	.word	0x40013c00

08000d7c <Serial_trancieveData>:

void Serial_trancieveData()
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	af00      	add	r7, sp, #0
	if (DeviceMode == MASTER_MODE)
 8000d80:	4b16      	ldr	r3, [pc, #88]	; (8000ddc <Serial_trancieveData+0x60>)
 8000d82:	781b      	ldrb	r3, [r3, #0]
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d10f      	bne.n	8000da8 <Serial_trancieveData+0x2c>
	{
		if (Buffer_Eof(&dataTx_buf))
 8000d88:	4815      	ldr	r0, [pc, #84]	; (8000de0 <Serial_trancieveData+0x64>)
 8000d8a:	f7ff fa6e 	bl	800026a <Buffer_Eof>
 8000d8e:	4603      	mov	r3, r0
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d002      	beq.n	8000d9a <Serial_trancieveData+0x1e>
		{
			SerialOut_stopSend();
 8000d94:	f000 f830 	bl	8000df8 <SerialOut_stopSend>
			return;
 8000d98:	e01f      	b.n	8000dda <Serial_trancieveData+0x5e>
		}
		if(SerialSetBitFlag == PENDING_BIT_SET)	// Main serial clock interrupt in occurred
 8000d9a:	4b12      	ldr	r3, [pc, #72]	; (8000de4 <Serial_trancieveData+0x68>)
 8000d9c:	781b      	ldrb	r3, [r3, #0]
 8000d9e:	2b01      	cmp	r3, #1
 8000da0:	d11b      	bne.n	8000dda <Serial_trancieveData+0x5e>
			SerialSetData();
 8000da2:	f7ff ff3b 	bl	8000c1c <SerialSetData>
 8000da6:	e018      	b.n	8000dda <Serial_trancieveData+0x5e>
	}
	else // DeviceMode == SLAVE_MODE
	{
		if (SerialStartReceiveFlag == RECEIVE_START)
 8000da8:	4b0f      	ldr	r3, [pc, #60]	; (8000de8 <Serial_trancieveData+0x6c>)
 8000daa:	781b      	ldrb	r3, [r3, #0]
 8000dac:	2b01      	cmp	r3, #1
 8000dae:	d114      	bne.n	8000dda <Serial_trancieveData+0x5e>
		{
			if ((GPIOE->IDR & (0x1 << DATA_SEND)) || Buffer_Eof(&dataRx_buf))
 8000db0:	4b0e      	ldr	r3, [pc, #56]	; (8000dec <Serial_trancieveData+0x70>)
 8000db2:	691b      	ldr	r3, [r3, #16]
 8000db4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d105      	bne.n	8000dc8 <Serial_trancieveData+0x4c>
 8000dbc:	480c      	ldr	r0, [pc, #48]	; (8000df0 <Serial_trancieveData+0x74>)
 8000dbe:	f7ff fa54 	bl	800026a <Buffer_Eof>
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d002      	beq.n	8000dce <Serial_trancieveData+0x52>
			{
				SerialIn_stopReceive();
 8000dc8:	f000 f830 	bl	8000e2c <SerialIn_stopReceive>
				return;
 8000dcc:	e005      	b.n	8000dda <Serial_trancieveData+0x5e>
			}
			if(SerialReceiveBitFlag == PENDING_BIT_RECEIVE)
 8000dce:	4b09      	ldr	r3, [pc, #36]	; (8000df4 <Serial_trancieveData+0x78>)
 8000dd0:	781b      	ldrb	r3, [r3, #0]
 8000dd2:	2b01      	cmp	r3, #1
 8000dd4:	d101      	bne.n	8000dda <Serial_trancieveData+0x5e>
				SerialGetData();
 8000dd6:	f7ff ff73 	bl	8000cc0 <SerialGetData>
		}
	}
}
 8000dda:	bd80      	pop	{r7, pc}
 8000ddc:	20000020 	.word	0x20000020
 8000de0:	20000024 	.word	0x20000024
 8000de4:	2000022d 	.word	0x2000022d
 8000de8:	2000022e 	.word	0x2000022e
 8000dec:	40021000 	.word	0x40021000
 8000df0:	20000128 	.word	0x20000128
 8000df4:	2000022f 	.word	0x2000022f

08000df8 <SerialOut_stopSend>:

void SerialOut_stopSend()
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	af00      	add	r7, sp, #0
	NVIC_DisableIRQ(TIM3_IRQn);
 8000dfc:	201d      	movs	r0, #29
 8000dfe:	f7ff febf 	bl	8000b80 <__NVIC_DisableIRQ>
	SerialIn_init();
 8000e02:	f7ff fef1 	bl	8000be8 <SerialIn_init>
	WriteToFlash(&dataRx_buf.data[0], BUFFER_SIZE);
 8000e06:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e0a:	4805      	ldr	r0, [pc, #20]	; (8000e20 <SerialOut_stopSend+0x28>)
 8000e0c:	f7ff fda2 	bl	8000954 <WriteToFlash>
	DeviceMode = SLAVE_MODE;
 8000e10:	4b04      	ldr	r3, [pc, #16]	; (8000e24 <SerialOut_stopSend+0x2c>)
 8000e12:	2201      	movs	r2, #1
 8000e14:	701a      	strb	r2, [r3, #0]
	Buffer_reset(&dataTx_buf);
 8000e16:	4804      	ldr	r0, [pc, #16]	; (8000e28 <SerialOut_stopSend+0x30>)
 8000e18:	f7ff fa39 	bl	800028e <Buffer_reset>
}
 8000e1c:	bf00      	nop
 8000e1e:	bd80      	pop	{r7, pc}
 8000e20:	20000128 	.word	0x20000128
 8000e24:	20000020 	.word	0x20000020
 8000e28:	20000024 	.word	0x20000024

08000e2c <SerialIn_stopReceive>:

void SerialIn_stopReceive()
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	af00      	add	r7, sp, #0
	NVIC_DisableIRQ(TIM3_IRQn);
 8000e30:	201d      	movs	r0, #29
 8000e32:	f7ff fea5 	bl	8000b80 <__NVIC_DisableIRQ>
	WriteToFlash(&dataRx_buf.data[0], BUFFER_SIZE);
 8000e36:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e3a:	4806      	ldr	r0, [pc, #24]	; (8000e54 <SerialIn_stopReceive+0x28>)
 8000e3c:	f7ff fd8a 	bl	8000954 <WriteToFlash>
	SerialIn_init();
 8000e40:	f7ff fed2 	bl	8000be8 <SerialIn_init>
	DeviceMode = SLAVE_MODE;
 8000e44:	4b04      	ldr	r3, [pc, #16]	; (8000e58 <SerialIn_stopReceive+0x2c>)
 8000e46:	2201      	movs	r2, #1
 8000e48:	701a      	strb	r2, [r3, #0]
	Buffer_reset(&dataTx_buf);
 8000e4a:	4804      	ldr	r0, [pc, #16]	; (8000e5c <SerialIn_stopReceive+0x30>)
 8000e4c:	f7ff fa1f 	bl	800028e <Buffer_reset>
}
 8000e50:	bf00      	nop
 8000e52:	bd80      	pop	{r7, pc}
 8000e54:	20000128 	.word	0x20000128
 8000e58:	20000020 	.word	0x20000020
 8000e5c:	20000024 	.word	0x20000024

08000e60 <__NVIC_EnableIRQ>:
{
 8000e60:	b480      	push	{r7}
 8000e62:	b083      	sub	sp, #12
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	4603      	mov	r3, r0
 8000e68:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	db0b      	blt.n	8000e8a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e72:	79fb      	ldrb	r3, [r7, #7]
 8000e74:	f003 021f 	and.w	r2, r3, #31
 8000e78:	4907      	ldr	r1, [pc, #28]	; (8000e98 <__NVIC_EnableIRQ+0x38>)
 8000e7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e7e:	095b      	lsrs	r3, r3, #5
 8000e80:	2001      	movs	r0, #1
 8000e82:	fa00 f202 	lsl.w	r2, r0, r2
 8000e86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000e8a:	bf00      	nop
 8000e8c:	370c      	adds	r7, #12
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop
 8000e98:	e000e100 	.word	0xe000e100

08000e9c <__NVIC_DisableIRQ>:
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	b083      	sub	sp, #12
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ea6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	db12      	blt.n	8000ed4 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000eae:	79fb      	ldrb	r3, [r7, #7]
 8000eb0:	f003 021f 	and.w	r2, r3, #31
 8000eb4:	490a      	ldr	r1, [pc, #40]	; (8000ee0 <__NVIC_DisableIRQ+0x44>)
 8000eb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eba:	095b      	lsrs	r3, r3, #5
 8000ebc:	2001      	movs	r0, #1
 8000ebe:	fa00 f202 	lsl.w	r2, r0, r2
 8000ec2:	3320      	adds	r3, #32
 8000ec4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8000ec8:	f3bf 8f4f 	dsb	sy
}
 8000ecc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000ece:	f3bf 8f6f 	isb	sy
}
 8000ed2:	bf00      	nop
}
 8000ed4:	bf00      	nop
 8000ed6:	370c      	adds	r7, #12
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ede:	4770      	bx	lr
 8000ee0:	e000e100 	.word	0xe000e100

08000ee4 <__NVIC_SetPriority>:
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	b083      	sub	sp, #12
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	4603      	mov	r3, r0
 8000eec:	6039      	str	r1, [r7, #0]
 8000eee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ef0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	db0a      	blt.n	8000f0e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ef8:	683b      	ldr	r3, [r7, #0]
 8000efa:	b2da      	uxtb	r2, r3
 8000efc:	490c      	ldr	r1, [pc, #48]	; (8000f30 <__NVIC_SetPriority+0x4c>)
 8000efe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f02:	0112      	lsls	r2, r2, #4
 8000f04:	b2d2      	uxtb	r2, r2
 8000f06:	440b      	add	r3, r1
 8000f08:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000f0c:	e00a      	b.n	8000f24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f0e:	683b      	ldr	r3, [r7, #0]
 8000f10:	b2da      	uxtb	r2, r3
 8000f12:	4908      	ldr	r1, [pc, #32]	; (8000f34 <__NVIC_SetPriority+0x50>)
 8000f14:	79fb      	ldrb	r3, [r7, #7]
 8000f16:	f003 030f 	and.w	r3, r3, #15
 8000f1a:	3b04      	subs	r3, #4
 8000f1c:	0112      	lsls	r2, r2, #4
 8000f1e:	b2d2      	uxtb	r2, r2
 8000f20:	440b      	add	r3, r1
 8000f22:	761a      	strb	r2, [r3, #24]
}
 8000f24:	bf00      	nop
 8000f26:	370c      	adds	r7, #12
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2e:	4770      	bx	lr
 8000f30:	e000e100 	.word	0xe000e100
 8000f34:	e000ed00 	.word	0xe000ed00

08000f38 <TIM3_IRQHandler>:
extern uint8_t DeviceMode;
uint8_t TIM_indx;

// Main serial receive / transmit clock //
void TIM3_IRQHandler()
{
 8000f38:	b480      	push	{r7}
 8000f3a:	af00      	add	r7, sp, #0
	TIM3->SR &= ~0x1;
 8000f3c:	4b0e      	ldr	r3, [pc, #56]	; (8000f78 <TIM3_IRQHandler+0x40>)
 8000f3e:	691b      	ldr	r3, [r3, #16]
 8000f40:	4a0d      	ldr	r2, [pc, #52]	; (8000f78 <TIM3_IRQHandler+0x40>)
 8000f42:	f023 0301 	bic.w	r3, r3, #1
 8000f46:	6113      	str	r3, [r2, #16]
	// Bits transfer / reception //
	if (TIM_indx) // Every second interrupt
 8000f48:	4b0c      	ldr	r3, [pc, #48]	; (8000f7c <TIM3_IRQHandler+0x44>)
 8000f4a:	781b      	ldrb	r3, [r3, #0]
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d003      	beq.n	8000f58 <TIM3_IRQHandler+0x20>
	{
		SerialReceiveBitFlag = PENDING_BIT_RECEIVE;
 8000f50:	4b0b      	ldr	r3, [pc, #44]	; (8000f80 <TIM3_IRQHandler+0x48>)
 8000f52:	2201      	movs	r2, #1
 8000f54:	701a      	strb	r2, [r3, #0]
 8000f56:	e002      	b.n	8000f5e <TIM3_IRQHandler+0x26>
	}
	else
	{
		SerialSetBitFlag = PENDING_BIT_SET; // Require bit set on serial data line
 8000f58:	4b0a      	ldr	r3, [pc, #40]	; (8000f84 <TIM3_IRQHandler+0x4c>)
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	701a      	strb	r2, [r3, #0]
	}
	TIM_indx ^= 0x1;
 8000f5e:	4b07      	ldr	r3, [pc, #28]	; (8000f7c <TIM3_IRQHandler+0x44>)
 8000f60:	781b      	ldrb	r3, [r3, #0]
 8000f62:	f083 0301 	eor.w	r3, r3, #1
 8000f66:	b2da      	uxtb	r2, r3
 8000f68:	4b04      	ldr	r3, [pc, #16]	; (8000f7c <TIM3_IRQHandler+0x44>)
 8000f6a:	701a      	strb	r2, [r3, #0]
}
 8000f6c:	bf00      	nop
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop
 8000f78:	40000400 	.word	0x40000400
 8000f7c:	20000230 	.word	0x20000230
 8000f80:	2000022f 	.word	0x2000022f
 8000f84:	2000022d 	.word	0x2000022d

08000f88 <TIM6_DAC_IRQHandler>:

// Button contact bounce protection 100ms one-pulse mode timer //
void TIM6_DAC_IRQHandler()
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	af00      	add	r7, sp, #0
	TIM6->SR &= ~0x1;
 8000f8c:	4b07      	ldr	r3, [pc, #28]	; (8000fac <TIM6_DAC_IRQHandler+0x24>)
 8000f8e:	691b      	ldr	r3, [r3, #16]
 8000f90:	4a06      	ldr	r2, [pc, #24]	; (8000fac <TIM6_DAC_IRQHandler+0x24>)
 8000f92:	f023 0301 	bic.w	r3, r3, #1
 8000f96:	6113      	str	r3, [r2, #16]
	if (GPIOA->IDR & 0x1)
 8000f98:	4b05      	ldr	r3, [pc, #20]	; (8000fb0 <TIM6_DAC_IRQHandler+0x28>)
 8000f9a:	691b      	ldr	r3, [r3, #16]
 8000f9c:	f003 0301 	and.w	r3, r3, #1
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d001      	beq.n	8000fa8 <TIM6_DAC_IRQHandler+0x20>
	{
		// Button press confirm //
		MasterMode_init();
 8000fa4:	f7ff fc14 	bl	80007d0 <MasterMode_init>
	}
}
 8000fa8:	bf00      	nop
 8000faa:	bd80      	pop	{r7, pc}
 8000fac:	40001000 	.word	0x40001000
 8000fb0:	40020000 	.word	0x40020000

08000fb4 <TIM3_init>:

// Main serial clock initialization //
void TIM3_init()
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	af00      	add	r7, sp, #0
	RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 8000fb8:	4b11      	ldr	r3, [pc, #68]	; (8001000 <TIM3_init+0x4c>)
 8000fba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fbc:	4a10      	ldr	r2, [pc, #64]	; (8001000 <TIM3_init+0x4c>)
 8000fbe:	f043 0302 	orr.w	r3, r3, #2
 8000fc2:	6413      	str	r3, [r2, #64]	; 0x40
	TIM3->CR1 |= TIM_CR1_ARPE;
 8000fc4:	4b0f      	ldr	r3, [pc, #60]	; (8001004 <TIM3_init+0x50>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	4a0e      	ldr	r2, [pc, #56]	; (8001004 <TIM3_init+0x50>)
 8000fca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000fce:	6013      	str	r3, [r2, #0]
	TIM3_FrequencySet(FREQ_20K);	// Default value to be changed
 8000fd0:	2005      	movs	r0, #5
 8000fd2:	f000 f849 	bl	8001068 <TIM3_FrequencySet>
	TIM3->DIER |= TIM_DIER_UIE;
 8000fd6:	4b0b      	ldr	r3, [pc, #44]	; (8001004 <TIM3_init+0x50>)
 8000fd8:	68db      	ldr	r3, [r3, #12]
 8000fda:	4a0a      	ldr	r2, [pc, #40]	; (8001004 <TIM3_init+0x50>)
 8000fdc:	f043 0301 	orr.w	r3, r3, #1
 8000fe0:	60d3      	str	r3, [r2, #12]
	NVIC_SetPriority(TIM3_IRQn, 7);
 8000fe2:	2107      	movs	r1, #7
 8000fe4:	201d      	movs	r0, #29
 8000fe6:	f7ff ff7d 	bl	8000ee4 <__NVIC_SetPriority>
	NVIC_DisableIRQ(TIM3_IRQn);
 8000fea:	201d      	movs	r0, #29
 8000fec:	f7ff ff56 	bl	8000e9c <__NVIC_DisableIRQ>

	START_TIMER(TIM3);
 8000ff0:	4b04      	ldr	r3, [pc, #16]	; (8001004 <TIM3_init+0x50>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	4a03      	ldr	r2, [pc, #12]	; (8001004 <TIM3_init+0x50>)
 8000ff6:	f043 0301 	orr.w	r3, r3, #1
 8000ffa:	6013      	str	r3, [r2, #0]
}
 8000ffc:	bf00      	nop
 8000ffe:	bd80      	pop	{r7, pc}
 8001000:	40023800 	.word	0x40023800
 8001004:	40000400 	.word	0x40000400

08001008 <TIM6_init>:

// Button contact bounce protection one pulse mode timer initialization //
void TIM6_init()
{
 8001008:	b580      	push	{r7, lr}
 800100a:	af00      	add	r7, sp, #0
	RCC->APB1ENR |= RCC_APB1ENR_TIM6EN;
 800100c:	4b14      	ldr	r3, [pc, #80]	; (8001060 <TIM6_init+0x58>)
 800100e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001010:	4a13      	ldr	r2, [pc, #76]	; (8001060 <TIM6_init+0x58>)
 8001012:	f043 0310 	orr.w	r3, r3, #16
 8001016:	6413      	str	r3, [r2, #64]	; 0x40
	TIM6->CR1 |= TIM_CR1_ARPE;
 8001018:	4b12      	ldr	r3, [pc, #72]	; (8001064 <TIM6_init+0x5c>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	4a11      	ldr	r2, [pc, #68]	; (8001064 <TIM6_init+0x5c>)
 800101e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001022:	6013      	str	r3, [r2, #0]
	TIM6->CR1 |= TIM_CR1_OPM;	// One pulse mode
 8001024:	4b0f      	ldr	r3, [pc, #60]	; (8001064 <TIM6_init+0x5c>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	4a0e      	ldr	r2, [pc, #56]	; (8001064 <TIM6_init+0x5c>)
 800102a:	f043 0308 	orr.w	r3, r3, #8
 800102e:	6013      	str	r3, [r2, #0]

	TIM6->PSC = 1600-1;			// 100ms delay
 8001030:	4b0c      	ldr	r3, [pc, #48]	; (8001064 <TIM6_init+0x5c>)
 8001032:	f240 623f 	movw	r2, #1599	; 0x63f
 8001036:	629a      	str	r2, [r3, #40]	; 0x28
	TIM6->ARR = 1000-1;
 8001038:	4b0a      	ldr	r3, [pc, #40]	; (8001064 <TIM6_init+0x5c>)
 800103a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800103e:	62da      	str	r2, [r3, #44]	; 0x2c

	TIM6->DIER |= TIM_DIER_UIE;
 8001040:	4b08      	ldr	r3, [pc, #32]	; (8001064 <TIM6_init+0x5c>)
 8001042:	68db      	ldr	r3, [r3, #12]
 8001044:	4a07      	ldr	r2, [pc, #28]	; (8001064 <TIM6_init+0x5c>)
 8001046:	f043 0301 	orr.w	r3, r3, #1
 800104a:	60d3      	str	r3, [r2, #12]
	NVIC_SetPriority(TIM6_DAC_IRQn, 7);
 800104c:	2107      	movs	r1, #7
 800104e:	2036      	movs	r0, #54	; 0x36
 8001050:	f7ff ff48 	bl	8000ee4 <__NVIC_SetPriority>
	NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001054:	2036      	movs	r0, #54	; 0x36
 8001056:	f7ff ff03 	bl	8000e60 <__NVIC_EnableIRQ>
}
 800105a:	bf00      	nop
 800105c:	bd80      	pop	{r7, pc}
 800105e:	bf00      	nop
 8001060:	40023800 	.word	0x40023800
 8001064:	40001000 	.word	0x40001000

08001068 <TIM3_FrequencySet>:

uint8_t TIM3_FrequencySet(uint8_t req_freq)
{
 8001068:	b480      	push	{r7}
 800106a:	b083      	sub	sp, #12
 800106c:	af00      	add	r7, sp, #0
 800106e:	4603      	mov	r3, r0
 8001070:	71fb      	strb	r3, [r7, #7]
	// Frequency of transfer is defined in global.h settings file //
	switch (req_freq)
 8001072:	79fb      	ldrb	r3, [r7, #7]
 8001074:	3b01      	subs	r3, #1
 8001076:	2b06      	cmp	r3, #6
 8001078:	d842      	bhi.n	8001100 <TIM3_FrequencySet+0x98>
 800107a:	a201      	add	r2, pc, #4	; (adr r2, 8001080 <TIM3_FrequencySet+0x18>)
 800107c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001080:	0800109d 	.word	0x0800109d
 8001084:	080010ad 	.word	0x080010ad
 8001088:	080010bb 	.word	0x080010bb
 800108c:	080010c9 	.word	0x080010c9
 8001090:	080010d7 	.word	0x080010d7
 8001094:	080010e5 	.word	0x080010e5
 8001098:	080010f3 	.word	0x080010f3
	{
		case FREQ_100:
			// Prescaler and auto-reload registers values corresponding to the chosen frequency //
			TIM3->ARR = 80-1;
 800109c:	4b1e      	ldr	r3, [pc, #120]	; (8001118 <TIM3_FrequencySet+0xb0>)
 800109e:	224f      	movs	r2, #79	; 0x4f
 80010a0:	62da      	str	r2, [r3, #44]	; 0x2c
			TIM3->PSC = 1000-1;
 80010a2:	4b1d      	ldr	r3, [pc, #116]	; (8001118 <TIM3_FrequencySet+0xb0>)
 80010a4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80010a8:	629a      	str	r2, [r3, #40]	; 0x28
		break;
 80010aa:	e02e      	b.n	800110a <TIM3_FrequencySet+0xa2>
		case FREQ_500:
			TIM3->ARR = 80-1;
 80010ac:	4b1a      	ldr	r3, [pc, #104]	; (8001118 <TIM3_FrequencySet+0xb0>)
 80010ae:	224f      	movs	r2, #79	; 0x4f
 80010b0:	62da      	str	r2, [r3, #44]	; 0x2c
			TIM3->PSC = 200-1;
 80010b2:	4b19      	ldr	r3, [pc, #100]	; (8001118 <TIM3_FrequencySet+0xb0>)
 80010b4:	22c7      	movs	r2, #199	; 0xc7
 80010b6:	629a      	str	r2, [r3, #40]	; 0x28
		break;
 80010b8:	e027      	b.n	800110a <TIM3_FrequencySet+0xa2>
		case FREQ_1K:
			TIM3->ARR = 80-1;
 80010ba:	4b17      	ldr	r3, [pc, #92]	; (8001118 <TIM3_FrequencySet+0xb0>)
 80010bc:	224f      	movs	r2, #79	; 0x4f
 80010be:	62da      	str	r2, [r3, #44]	; 0x2c
			TIM3->PSC = 100-1;
 80010c0:	4b15      	ldr	r3, [pc, #84]	; (8001118 <TIM3_FrequencySet+0xb0>)
 80010c2:	2263      	movs	r2, #99	; 0x63
 80010c4:	629a      	str	r2, [r3, #40]	; 0x28
		break;
 80010c6:	e020      	b.n	800110a <TIM3_FrequencySet+0xa2>
		case FREQ_10K:
			TIM3->ARR = 80-1;
 80010c8:	4b13      	ldr	r3, [pc, #76]	; (8001118 <TIM3_FrequencySet+0xb0>)
 80010ca:	224f      	movs	r2, #79	; 0x4f
 80010cc:	62da      	str	r2, [r3, #44]	; 0x2c
			TIM3->PSC = 10-1;
 80010ce:	4b12      	ldr	r3, [pc, #72]	; (8001118 <TIM3_FrequencySet+0xb0>)
 80010d0:	2209      	movs	r2, #9
 80010d2:	629a      	str	r2, [r3, #40]	; 0x28
		break;
 80010d4:	e019      	b.n	800110a <TIM3_FrequencySet+0xa2>
		case FREQ_20K:
			TIM3->ARR = 40-1;
 80010d6:	4b10      	ldr	r3, [pc, #64]	; (8001118 <TIM3_FrequencySet+0xb0>)
 80010d8:	2227      	movs	r2, #39	; 0x27
 80010da:	62da      	str	r2, [r3, #44]	; 0x2c
			TIM3->PSC = 10-1;
 80010dc:	4b0e      	ldr	r3, [pc, #56]	; (8001118 <TIM3_FrequencySet+0xb0>)
 80010de:	2209      	movs	r2, #9
 80010e0:	629a      	str	r2, [r3, #40]	; 0x28
		break;
 80010e2:	e012      	b.n	800110a <TIM3_FrequencySet+0xa2>
		case FREQ_50K:
			TIM3->ARR = 16-1;
 80010e4:	4b0c      	ldr	r3, [pc, #48]	; (8001118 <TIM3_FrequencySet+0xb0>)
 80010e6:	220f      	movs	r2, #15
 80010e8:	62da      	str	r2, [r3, #44]	; 0x2c
			TIM3->PSC = 10-1;
 80010ea:	4b0b      	ldr	r3, [pc, #44]	; (8001118 <TIM3_FrequencySet+0xb0>)
 80010ec:	2209      	movs	r2, #9
 80010ee:	629a      	str	r2, [r3, #40]	; 0x28
		break;
 80010f0:	e00b      	b.n	800110a <TIM3_FrequencySet+0xa2>
		case FREQ_100K:
			TIM3->ARR = 8-1;
 80010f2:	4b09      	ldr	r3, [pc, #36]	; (8001118 <TIM3_FrequencySet+0xb0>)
 80010f4:	2207      	movs	r2, #7
 80010f6:	62da      	str	r2, [r3, #44]	; 0x2c
			TIM3->PSC = 10-1;
 80010f8:	4b07      	ldr	r3, [pc, #28]	; (8001118 <TIM3_FrequencySet+0xb0>)
 80010fa:	2209      	movs	r2, #9
 80010fc:	629a      	str	r2, [r3, #40]	; 0x28
		break;
 80010fe:	e004      	b.n	800110a <TIM3_FrequencySet+0xa2>
		default:
			// In case of undefined frequency of serial transfer //
			GPIOE->BSRR = FREQ_0 << FREQ_POS; // Reset f0..f2 ports to 0
 8001100:	4b06      	ldr	r3, [pc, #24]	; (800111c <TIM3_FrequencySet+0xb4>)
 8001102:	2200      	movs	r2, #0
 8001104:	619a      	str	r2, [r3, #24]
		return TIM_FERQ_ERROR;
 8001106:	2301      	movs	r3, #1
 8001108:	e000      	b.n	800110c <TIM3_FrequencySet+0xa4>
	}
	return TIM_FERQ_SET;	// OK
 800110a:	2300      	movs	r3, #0
}
 800110c:	4618      	mov	r0, r3
 800110e:	370c      	adds	r7, #12
 8001110:	46bd      	mov	sp, r7
 8001112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001116:	4770      	bx	lr
 8001118:	40000400 	.word	0x40000400
 800111c:	40021000 	.word	0x40021000

08001120 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001120:	480d      	ldr	r0, [pc, #52]	; (8001158 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001122:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001124:	f7ff f860 	bl	80001e8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001128:	480c      	ldr	r0, [pc, #48]	; (800115c <LoopForever+0x6>)
  ldr r1, =_edata
 800112a:	490d      	ldr	r1, [pc, #52]	; (8001160 <LoopForever+0xa>)
  ldr r2, =_sidata
 800112c:	4a0d      	ldr	r2, [pc, #52]	; (8001164 <LoopForever+0xe>)
  movs r3, #0
 800112e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001130:	e002      	b.n	8001138 <LoopCopyDataInit>

08001132 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001132:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001134:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001136:	3304      	adds	r3, #4

08001138 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001138:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800113a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800113c:	d3f9      	bcc.n	8001132 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800113e:	4a0a      	ldr	r2, [pc, #40]	; (8001168 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001140:	4c0a      	ldr	r4, [pc, #40]	; (800116c <LoopForever+0x16>)
  movs r3, #0
 8001142:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001144:	e001      	b.n	800114a <LoopFillZerobss>

08001146 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001146:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001148:	3204      	adds	r2, #4

0800114a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800114a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800114c:	d3fb      	bcc.n	8001146 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800114e:	f000 f811 	bl	8001174 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001152:	f7ff fb93 	bl	800087c <main>

08001156 <LoopForever>:

LoopForever:
    b LoopForever
 8001156:	e7fe      	b.n	8001156 <LoopForever>
  ldr   r0, =_estack
 8001158:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800115c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001160:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8001164:	080011dc 	.word	0x080011dc
  ldr r2, =_sbss
 8001168:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 800116c:	20000234 	.word	0x20000234

08001170 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001170:	e7fe      	b.n	8001170 <ADC_IRQHandler>
	...

08001174 <__libc_init_array>:
 8001174:	b570      	push	{r4, r5, r6, lr}
 8001176:	4d0d      	ldr	r5, [pc, #52]	; (80011ac <__libc_init_array+0x38>)
 8001178:	4c0d      	ldr	r4, [pc, #52]	; (80011b0 <__libc_init_array+0x3c>)
 800117a:	1b64      	subs	r4, r4, r5
 800117c:	10a4      	asrs	r4, r4, #2
 800117e:	2600      	movs	r6, #0
 8001180:	42a6      	cmp	r6, r4
 8001182:	d109      	bne.n	8001198 <__libc_init_array+0x24>
 8001184:	4d0b      	ldr	r5, [pc, #44]	; (80011b4 <__libc_init_array+0x40>)
 8001186:	4c0c      	ldr	r4, [pc, #48]	; (80011b8 <__libc_init_array+0x44>)
 8001188:	f000 f818 	bl	80011bc <_init>
 800118c:	1b64      	subs	r4, r4, r5
 800118e:	10a4      	asrs	r4, r4, #2
 8001190:	2600      	movs	r6, #0
 8001192:	42a6      	cmp	r6, r4
 8001194:	d105      	bne.n	80011a2 <__libc_init_array+0x2e>
 8001196:	bd70      	pop	{r4, r5, r6, pc}
 8001198:	f855 3b04 	ldr.w	r3, [r5], #4
 800119c:	4798      	blx	r3
 800119e:	3601      	adds	r6, #1
 80011a0:	e7ee      	b.n	8001180 <__libc_init_array+0xc>
 80011a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80011a6:	4798      	blx	r3
 80011a8:	3601      	adds	r6, #1
 80011aa:	e7f2      	b.n	8001192 <__libc_init_array+0x1e>
 80011ac:	080011d4 	.word	0x080011d4
 80011b0:	080011d4 	.word	0x080011d4
 80011b4:	080011d4 	.word	0x080011d4
 80011b8:	080011d8 	.word	0x080011d8

080011bc <_init>:
 80011bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80011be:	bf00      	nop
 80011c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80011c2:	bc08      	pop	{r3}
 80011c4:	469e      	mov	lr, r3
 80011c6:	4770      	bx	lr

080011c8 <_fini>:
 80011c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80011ca:	bf00      	nop
 80011cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80011ce:	bc08      	pop	{r3}
 80011d0:	469e      	mov	lr, r3
 80011d2:	4770      	bx	lr
