
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= max_ff_n40C_5v50 Corner ===================================

Startpoint: _174_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _174_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027827    0.095870    0.047602    0.047602 ^ clk (in)
                                                         clk (net)
                      0.095872    0.000000    0.047602 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046420    0.071682    0.161552    0.209154 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071684    0.000668    0.209822 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036232    0.065971    0.152351    0.362173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065974    0.000841    0.363014 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.012289    0.115820    0.463987    0.827001 v _174_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[5] (net)
                      0.115820    0.000081    0.827082 v _139_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.007293    0.187691    0.144818    0.971900 ^ _139_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _071_ (net)
                      0.187691    0.000167    0.972067 ^ _140_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003855    0.105450    0.090837    1.062905 v _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.105450    0.000040    1.062945 v _174_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.062945   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027827    0.095870    0.047602    0.047602 ^ clk (in)
                                                         clk (net)
                      0.095872    0.000000    0.047602 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046420    0.071682    0.161552    0.209154 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071684    0.000668    0.209822 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036232    0.065971    0.152351    0.362173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065974    0.000841    0.363014 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.463014   clock uncertainty
                                  0.000000    0.463014   clock reconvergence pessimism
                                  0.087230    0.550245   library hold time
                                              0.550245   data required time
---------------------------------------------------------------------------------------------
                                              0.550245   data required time
                                             -1.062945   data arrival time
---------------------------------------------------------------------------------------------
                                              0.512700   slack (MET)


Startpoint: _172_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _172_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027827    0.095870    0.047602    0.047602 ^ clk (in)
                                                         clk (net)
                      0.095872    0.000000    0.047602 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046420    0.071682    0.161552    0.209154 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071683    0.000372    0.209525 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032526    0.063891    0.150798    0.360323 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063894    0.000799    0.361122 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.016968    0.141922    0.484281    0.845403 v _172_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.141923    0.000323    0.845727 v _135_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005602    0.174468    0.135794    0.981521 ^ _135_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _069_ (net)
                      0.174468    0.000111    0.981631 ^ _136_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004379    0.123136    0.119151    1.100783 v _136_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.123136    0.000085    1.100867 v _172_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.100867   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027827    0.095870    0.047602    0.047602 ^ clk (in)
                                                         clk (net)
                      0.095872    0.000000    0.047602 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046420    0.071682    0.161552    0.209154 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071683    0.000372    0.209525 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032526    0.063891    0.150798    0.360323 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063894    0.000799    0.361122 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.461122   clock uncertainty
                                  0.000000    0.461122   clock reconvergence pessimism
                                  0.083519    0.544641   library hold time
                                              0.544641   data required time
---------------------------------------------------------------------------------------------
                                              0.544641   data required time
                                             -1.100867   data arrival time
---------------------------------------------------------------------------------------------
                                              0.556226   slack (MET)


Startpoint: _171_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _171_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027827    0.095870    0.047602    0.047602 ^ clk (in)
                                                         clk (net)
                      0.095872    0.000000    0.047602 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046420    0.071682    0.161552    0.209154 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071683    0.000372    0.209525 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032526    0.063891    0.150798    0.360323 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063894    0.000823    0.361147 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.018373    0.149876    0.490381    0.851528 v _171_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.149881    0.000543    0.852071 v _132_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.005847    0.173881    0.140371    0.992442 ^ _132_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _067_ (net)
                      0.173881    0.000122    0.992564 ^ _133_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003545    0.115839    0.112766    1.105330 v _133_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.115839    0.000035    1.105365 v _171_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.105365   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027827    0.095870    0.047602    0.047602 ^ clk (in)
                                                         clk (net)
                      0.095872    0.000000    0.047602 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046420    0.071682    0.161552    0.209154 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071683    0.000372    0.209525 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032526    0.063891    0.150798    0.360323 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063894    0.000823    0.361147 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.461147   clock uncertainty
                                  0.000000    0.461147   clock reconvergence pessimism
                                  0.084858    0.546005   library hold time
                                              0.546005   data required time
---------------------------------------------------------------------------------------------
                                              0.546005   data required time
                                             -1.105365   data arrival time
---------------------------------------------------------------------------------------------
                                              0.559360   slack (MET)


Startpoint: _170_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _170_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027827    0.095870    0.047602    0.047602 ^ clk (in)
                                                         clk (net)
                      0.095872    0.000000    0.047602 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046420    0.071682    0.161552    0.209154 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071684    0.000668    0.209822 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036232    0.065971    0.152351    0.362173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065972    0.000378    0.362551 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.025650    0.193203    0.520853    0.883404 v _170_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.193204    0.000290    0.883694 v _129_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004631    0.173879    0.171001    1.054695 ^ _129_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _065_ (net)
                      0.173879    0.000044    1.054739 ^ _130_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004058    0.107117    0.090434    1.145173 v _130_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.107117    0.000076    1.145250 v _170_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.145250   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027827    0.095870    0.047602    0.047602 ^ clk (in)
                                                         clk (net)
                      0.095872    0.000000    0.047602 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046420    0.071682    0.161552    0.209154 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071684    0.000668    0.209822 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036232    0.065971    0.152351    0.362173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065972    0.000378    0.362551 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.462551   clock uncertainty
                                  0.000000    0.462551   clock reconvergence pessimism
                                  0.086919    0.549470   library hold time
                                              0.549470   data required time
---------------------------------------------------------------------------------------------
                                              0.549470   data required time
                                             -1.145250   data arrival time
---------------------------------------------------------------------------------------------
                                              0.595780   slack (MET)


Startpoint: _173_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _173_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027827    0.095870    0.047602    0.047602 ^ clk (in)
                                                         clk (net)
                      0.095872    0.000000    0.047602 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046420    0.071682    0.161552    0.209154 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071684    0.000668    0.209822 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036232    0.065971    0.152351    0.362173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065974    0.000816    0.362989 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.024172    0.184326    0.514718    0.877707 v _173_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.184328    0.000453    0.878160 v _137_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.005225    0.181005    0.174915    1.053075 ^ _137_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _070_ (net)
                      0.181005    0.000104    1.053179 ^ _138_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006381    0.125167    0.106541    1.159720 v _138_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.125167    0.000094    1.159815 v _173_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.159815   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027827    0.095870    0.047602    0.047602 ^ clk (in)
                                                         clk (net)
                      0.095872    0.000000    0.047602 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046420    0.071682    0.161552    0.209154 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071684    0.000668    0.209822 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036232    0.065971    0.152351    0.362173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065974    0.000816    0.362989 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.462989   clock uncertainty
                                  0.000000    0.462989   clock reconvergence pessimism
                                  0.083556    0.546545   library hold time
                                              0.546545   data required time
---------------------------------------------------------------------------------------------
                                              0.546545   data required time
                                             -1.159815   data arrival time
---------------------------------------------------------------------------------------------
                                              0.613270   slack (MET)


Startpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027827    0.095870    0.047602    0.047602 ^ clk (in)
                                                         clk (net)
                      0.095872    0.000000    0.047602 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046420    0.071682    0.161552    0.209154 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071684    0.000668    0.209822 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036232    0.065971    0.152351    0.362173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065974    0.000831    0.363004 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.027861    0.336774    0.682985    1.045989 ^ _169_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.336775    0.000533    1.046522 ^ _128_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.007487    0.153860    0.108453    1.154975 v _128_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.153860    0.000182    1.155157 v _169_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.155157   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027827    0.095870    0.047602    0.047602 ^ clk (in)
                                                         clk (net)
                      0.095872    0.000000    0.047602 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046420    0.071682    0.161552    0.209154 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071684    0.000668    0.209822 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036232    0.065971    0.152351    0.362173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065974    0.000831    0.363004 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.463004   clock uncertainty
                                  0.000000    0.463004   clock reconvergence pessimism
                                  0.078208    0.541212   library hold time
                                              0.541212   data required time
---------------------------------------------------------------------------------------------
                                              0.541212   data required time
                                             -1.155157   data arrival time
---------------------------------------------------------------------------------------------
                                              0.613945   slack (MET)


Startpoint: _176_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _198_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027827    0.095870    0.047602    0.047602 ^ clk (in)
                                                         clk (net)
                      0.095872    0.000000    0.047602 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046420    0.071682    0.161552    0.209154 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071683    0.000372    0.209525 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032526    0.063891    0.150798    0.360323 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063893    0.000586    0.360909 ^ _176_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.005256    0.112921    0.537101    0.898010 ^ _176_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.112921    0.000053    0.898064 ^ _123_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.012877    0.143045    0.119358    1.017422 v _123_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _060_ (net)
                      0.143045    0.000332    1.017754 v _125_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
     3    0.018229    0.237340    0.185212    1.202966 ^ _125_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_2)
                                                         _062_ (net)
                      0.237340    0.000232    1.203198 ^ _155_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003840    0.101423    0.071497    1.274695 v _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _043_ (net)
                      0.101423    0.000038    1.274734 v _198_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.274734   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027827    0.095870    0.047602    0.047602 ^ clk (in)
                                                         clk (net)
                      0.095872    0.000000    0.047602 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046420    0.071682    0.161552    0.209154 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071683    0.000372    0.209525 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032526    0.063891    0.150798    0.360323 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063894    0.000769    0.361093 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.461093   clock uncertainty
                                  0.000000    0.461093   clock reconvergence pessimism
                                  0.087505    0.548597   library hold time
                                              0.548597   data required time
---------------------------------------------------------------------------------------------
                                              0.548597   data required time
                                             -1.274734   data arrival time
---------------------------------------------------------------------------------------------
                                              0.726137   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _171_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004077    0.074406    0.027462    4.027462 ^ rst_n (in)
                                                         rst_n (net)
                      0.074406    0.000000    4.027462 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005170    0.088593    0.135180    4.162642 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.088593    0.000049    4.162691 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.057728    0.330096    0.279918    4.442609 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.330116    0.001449    4.444057 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055421    0.318258    0.297786    4.741844 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.318261    0.000486    4.742330 ^ _171_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.742330   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027827    0.095870    0.047602    0.047602 ^ clk (in)
                                                         clk (net)
                      0.095872    0.000000    0.047602 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046420    0.071682    0.161552    0.209154 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071683    0.000372    0.209525 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032526    0.063891    0.150798    0.360323 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063894    0.000823    0.361147 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.461147   clock uncertainty
                                  0.000000    0.461147   clock reconvergence pessimism
                                  0.228831    0.689977   library removal time
                                              0.689977   data required time
---------------------------------------------------------------------------------------------
                                              0.689977   data required time
                                             -4.742330   data arrival time
---------------------------------------------------------------------------------------------
                                              4.052353   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _176_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004077    0.074406    0.027462    4.027462 ^ rst_n (in)
                                                         rst_n (net)
                      0.074406    0.000000    4.027462 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005170    0.088593    0.135180    4.162642 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.088593    0.000049    4.162691 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.057728    0.330096    0.279918    4.442609 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.330116    0.001449    4.444057 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055421    0.318258    0.297786    4.741844 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.318277    0.001346    4.743189 ^ _176_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.743189   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027827    0.095870    0.047602    0.047602 ^ clk (in)
                                                         clk (net)
                      0.095872    0.000000    0.047602 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046420    0.071682    0.161552    0.209154 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071683    0.000372    0.209525 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032526    0.063891    0.150798    0.360323 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063893    0.000586    0.360909 ^ _176_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.460909   clock uncertainty
                                  0.000000    0.460909   clock reconvergence pessimism
                                  0.228832    0.689740   library removal time
                                              0.689740   data required time
---------------------------------------------------------------------------------------------
                                              0.689740   data required time
                                             -4.743189   data arrival time
---------------------------------------------------------------------------------------------
                                              4.053449   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _175_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004077    0.074406    0.027462    4.027462 ^ rst_n (in)
                                                         rst_n (net)
                      0.074406    0.000000    4.027462 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005170    0.088593    0.135180    4.162642 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.088593    0.000049    4.162691 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.057728    0.330096    0.279918    4.442609 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.330116    0.001449    4.444057 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.055421    0.318258    0.297786    4.741844 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      0.318278    0.001377    4.743221 ^ _175_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.743221   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027827    0.095870    0.047602    0.047602 ^ clk (in)
                                                         clk (net)
                      0.095872    0.000000    0.047602 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046420    0.071682    0.161552    0.209154 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071683    0.000372    0.209525 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032526    0.063891    0.150798    0.360323 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063893    0.000608    0.360931 ^ _175_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.460931   clock uncertainty
                                  0.000000    0.460931   clock reconvergence pessimism
                                  0.228832    0.689763   library removal time
                                              0.689763   data required time
---------------------------------------------------------------------------------------------
                                              0.689763   data required time
                                             -4.743221   data arrival time
---------------------------------------------------------------------------------------------
                                              4.053458   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _174_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004077    0.074406    0.027462    4.027462 ^ rst_n (in)
                                                         rst_n (net)
                      0.074406    0.000000    4.027462 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005170    0.088593    0.135180    4.162642 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.088593    0.000049    4.162691 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.057728    0.330096    0.279918    4.442609 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.330117    0.001483    4.444092 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094485    0.273973    0.345647    4.789739 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.274095    0.003200    4.792939 ^ _174_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.792939   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027827    0.095870    0.047602    0.047602 ^ clk (in)
                                                         clk (net)
                      0.095872    0.000000    0.047602 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046420    0.071682    0.161552    0.209154 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071684    0.000668    0.209822 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036232    0.065971    0.152351    0.362173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065974    0.000841    0.363014 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.463014   clock uncertainty
                                  0.000000    0.463014   clock reconvergence pessimism
                                  0.226747    0.689761   library removal time
                                              0.689761   data required time
---------------------------------------------------------------------------------------------
                                              0.689761   data required time
                                             -4.792939   data arrival time
---------------------------------------------------------------------------------------------
                                              4.103178   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _178_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004077    0.074406    0.027462    4.027462 ^ rst_n (in)
                                                         rst_n (net)
                      0.074406    0.000000    4.027462 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005170    0.088593    0.135180    4.162642 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.088593    0.000049    4.162691 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.057728    0.330096    0.279918    4.442609 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.330117    0.001483    4.444092 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094485    0.273973    0.345647    4.789739 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.274110    0.003411    4.793150 ^ _178_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.793150   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027827    0.095870    0.047602    0.047602 ^ clk (in)
                                                         clk (net)
                      0.095872    0.000000    0.047602 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046420    0.071682    0.161552    0.209154 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071684    0.000668    0.209822 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036232    0.065971    0.152351    0.362173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065976    0.001045    0.363218 ^ _178_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.463218   clock uncertainty
                                  0.000000    0.463218   clock reconvergence pessimism
                                  0.226748    0.689966   library removal time
                                              0.689966   data required time
---------------------------------------------------------------------------------------------
                                              0.689966   data required time
                                             -4.793150   data arrival time
---------------------------------------------------------------------------------------------
                                              4.103184   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _179_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004077    0.074406    0.027462    4.027462 ^ rst_n (in)
                                                         rst_n (net)
                      0.074406    0.000000    4.027462 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005170    0.088593    0.135180    4.162642 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.088593    0.000049    4.162691 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.057728    0.330096    0.279918    4.442609 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.330117    0.001483    4.444092 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094485    0.273973    0.345647    4.789739 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.274112    0.003443    4.793182 ^ _179_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.793182   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027827    0.095870    0.047602    0.047602 ^ clk (in)
                                                         clk (net)
                      0.095872    0.000000    0.047602 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046420    0.071682    0.161552    0.209154 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071684    0.000668    0.209822 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036232    0.065971    0.152351    0.362173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065976    0.001062    0.363235 ^ _179_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.463235   clock uncertainty
                                  0.000000    0.463235   clock reconvergence pessimism
                                  0.226748    0.689983   library removal time
                                              0.689983   data required time
---------------------------------------------------------------------------------------------
                                              0.689983   data required time
                                             -4.793182   data arrival time
---------------------------------------------------------------------------------------------
                                              4.103199   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _180_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004077    0.074406    0.027462    4.027462 ^ rst_n (in)
                                                         rst_n (net)
                      0.074406    0.000000    4.027462 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005170    0.088593    0.135180    4.162642 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.088593    0.000049    4.162691 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.057728    0.330096    0.279918    4.442609 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.330117    0.001483    4.444092 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094485    0.273973    0.345647    4.789739 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.274104    0.003338    4.793077 ^ _180_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.793077   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027827    0.095870    0.047602    0.047602 ^ clk (in)
                                                         clk (net)
                      0.095872    0.000000    0.047602 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046420    0.071682    0.161552    0.209154 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071684    0.000668    0.209822 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036232    0.065971    0.152351    0.362173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065975    0.000929    0.363102 ^ _180_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.463102   clock uncertainty
                                  0.000000    0.463102   clock reconvergence pessimism
                                  0.226747    0.689850   library removal time
                                              0.689850   data required time
---------------------------------------------------------------------------------------------
                                              0.689850   data required time
                                             -4.793077   data arrival time
---------------------------------------------------------------------------------------------
                                              4.103227   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _170_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004077    0.074406    0.027462    4.027462 ^ rst_n (in)
                                                         rst_n (net)
                      0.074406    0.000000    4.027462 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005170    0.088593    0.135180    4.162642 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.088593    0.000049    4.162691 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.057728    0.330096    0.279918    4.442609 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.330117    0.001483    4.444092 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094485    0.273973    0.345647    4.789739 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.274068    0.002791    4.792530 ^ _170_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.792530   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027827    0.095870    0.047602    0.047602 ^ clk (in)
                                                         clk (net)
                      0.095872    0.000000    0.047602 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046420    0.071682    0.161552    0.209154 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071684    0.000668    0.209822 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036232    0.065971    0.152351    0.362173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065972    0.000378    0.362551 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.462551   clock uncertainty
                                  0.000000    0.462551   clock reconvergence pessimism
                                  0.226745    0.689296   library removal time
                                              0.689296   data required time
---------------------------------------------------------------------------------------------
                                              0.689296   data required time
                                             -4.792530   data arrival time
---------------------------------------------------------------------------------------------
                                              4.103234   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _173_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004077    0.074406    0.027462    4.027462 ^ rst_n (in)
                                                         rst_n (net)
                      0.074406    0.000000    4.027462 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005170    0.088593    0.135180    4.162642 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.088593    0.000049    4.162691 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.057728    0.330096    0.279918    4.442609 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.330117    0.001483    4.444092 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094485    0.273973    0.345647    4.789739 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.274102    0.003301    4.793040 ^ _173_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.793040   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027827    0.095870    0.047602    0.047602 ^ clk (in)
                                                         clk (net)
                      0.095872    0.000000    0.047602 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046420    0.071682    0.161552    0.209154 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071684    0.000668    0.209822 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036232    0.065971    0.152351    0.362173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065974    0.000816    0.362989 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.462989   clock uncertainty
                                  0.000000    0.462989   clock reconvergence pessimism
                                  0.226747    0.689736   library removal time
                                              0.689736   data required time
---------------------------------------------------------------------------------------------
                                              0.689736   data required time
                                             -4.793040   data arrival time
---------------------------------------------------------------------------------------------
                                              4.103303   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _169_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004077    0.074406    0.027462    4.027462 ^ rst_n (in)
                                                         rst_n (net)
                      0.074406    0.000000    4.027462 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005170    0.088593    0.135180    4.162642 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.088593    0.000049    4.162691 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.057728    0.330096    0.279918    4.442609 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.330117    0.001483    4.444092 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094485    0.273973    0.345647    4.789739 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.274104    0.003329    4.793068 ^ _169_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.793068   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027827    0.095870    0.047602    0.047602 ^ clk (in)
                                                         clk (net)
                      0.095872    0.000000    0.047602 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046420    0.071682    0.161552    0.209154 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071684    0.000668    0.209822 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.036232    0.065971    0.152351    0.362173 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.065974    0.000831    0.363004 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.463004   clock uncertainty
                                  0.000000    0.463004   clock reconvergence pessimism
                                  0.226747    0.689751   library removal time
                                              0.689751   data required time
---------------------------------------------------------------------------------------------
                                              0.689751   data required time
                                             -4.793068   data arrival time
---------------------------------------------------------------------------------------------
                                              4.103317   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _198_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004077    0.074406    0.027462    4.027462 ^ rst_n (in)
                                                         rst_n (net)
                      0.074406    0.000000    4.027462 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005170    0.088593    0.135180    4.162642 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.088593    0.000049    4.162691 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.057728    0.330096    0.279918    4.442609 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.330117    0.001483    4.444092 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094485    0.273973    0.345647    4.789739 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.273998    0.001414    4.791153 ^ _198_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.791153   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027827    0.095870    0.047602    0.047602 ^ clk (in)
                                                         clk (net)
                      0.095872    0.000000    0.047602 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046420    0.071682    0.161552    0.209154 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071683    0.000372    0.209525 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032526    0.063891    0.150798    0.360323 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063894    0.000769    0.361093 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.461093   clock uncertainty
                                  0.000000    0.461093   clock reconvergence pessimism
                                  0.226506    0.687599   library removal time
                                              0.687599   data required time
---------------------------------------------------------------------------------------------
                                              0.687599   data required time
                                             -4.791153   data arrival time
---------------------------------------------------------------------------------------------
                                              4.103554   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _172_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004077    0.074406    0.027462    4.027462 ^ rst_n (in)
                                                         rst_n (net)
                      0.074406    0.000000    4.027462 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005170    0.088593    0.135180    4.162642 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.088593    0.000049    4.162691 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.057728    0.330096    0.279918    4.442609 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.330117    0.001483    4.444092 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094485    0.273973    0.345647    4.789739 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.274018    0.001899    4.791638 ^ _172_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.791638   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027827    0.095870    0.047602    0.047602 ^ clk (in)
                                                         clk (net)
                      0.095872    0.000000    0.047602 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046420    0.071682    0.161552    0.209154 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071683    0.000372    0.209525 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032526    0.063891    0.150798    0.360323 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063894    0.000799    0.361122 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.461122   clock uncertainty
                                  0.000000    0.461122   clock reconvergence pessimism
                                  0.226507    0.687630   library removal time
                                              0.687630   data required time
---------------------------------------------------------------------------------------------
                                              0.687630   data required time
                                             -4.791638   data arrival time
---------------------------------------------------------------------------------------------
                                              4.104008   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _177_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004077    0.074406    0.027462    4.027462 ^ rst_n (in)
                                                         rst_n (net)
                      0.074406    0.000000    4.027462 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.005170    0.088593    0.135180    4.162642 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net2 (net)
                      0.088593    0.000049    4.162691 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     7    0.057728    0.330096    0.279918    4.442609 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.330117    0.001483    4.444092 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.094485    0.273973    0.345647    4.789739 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net14 (net)
                      0.274066    0.002763    4.792501 ^ _177_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.792501   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.027827    0.095870    0.047602    0.047602 ^ clk (in)
                                                         clk (net)
                      0.095872    0.000000    0.047602 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.046420    0.071682    0.161552    0.209154 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.071683    0.000372    0.209525 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032526    0.063891    0.150798    0.360323 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.063893    0.000600    0.360923 ^ _177_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.460923   clock uncertainty
                                  0.000000    0.460923   clock reconvergence pessimism
                                  0.226510    0.687433   library removal time
                                              0.687433   data required time
---------------------------------------------------------------------------------------------
                                              0.687433   data required time
                                             -4.792501   data arrival time
---------------------------------------------------------------------------------------------
                                              4.105069   slack (MET)



