<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sh › kernel › cpu › sh4 › fpu.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>fpu.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Save/restore floating point context for signal handlers.</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 1999, 2000  Kaz Kojima &amp; Niibe Yutaka</span>
<span class="cm"> * Copyright (C) 2006  ST Microelectronics Ltd. (denorm support)</span>
<span class="cm"> *</span>
<span class="cm"> * FIXME! These routines have not been tested for big endian case.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;linux/signal.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;cpu/fpu.h&gt;</span>
<span class="cp">#include &lt;asm/processor.h&gt;</span>
<span class="cp">#include &lt;asm/fpu.h&gt;</span>
<span class="cp">#include &lt;asm/traps.h&gt;</span>

<span class="cm">/* The PR (precision) bit in the FP Status Register must be clear when</span>
<span class="cm"> * an frchg instruction is executed, otherwise the instruction is undefined.</span>
<span class="cm"> * Executing frchg with PR set causes a trap on some SH4 implementations.</span>
<span class="cm"> */</span>

<span class="cp">#define FPSCR_RCHG 0x00000000</span>
<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span> <span class="n">float64_div</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span> <span class="n">a</span><span class="p">,</span>
				      <span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span> <span class="n">b</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">int</span> <span class="n">float32_div</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">int</span> <span class="n">a</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">int</span> <span class="n">b</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span> <span class="n">float64_mul</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span> <span class="n">a</span><span class="p">,</span>
				      <span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span> <span class="n">b</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">int</span> <span class="n">float32_mul</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">int</span> <span class="n">a</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">int</span> <span class="n">b</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span> <span class="n">float64_add</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span> <span class="n">a</span><span class="p">,</span>
				      <span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span> <span class="n">b</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">int</span> <span class="n">float32_add</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">int</span> <span class="n">a</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">int</span> <span class="n">b</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span> <span class="n">float64_sub</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span> <span class="n">a</span><span class="p">,</span>
				      <span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span> <span class="n">b</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">int</span> <span class="n">float32_sub</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">int</span> <span class="n">a</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">int</span> <span class="n">b</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">int</span> <span class="n">float64_to_float32</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span> <span class="n">a</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fpu_exception_flags</span><span class="p">;</span>

<span class="cm">/*</span>
<span class="cm"> * Save FPU registers onto task structure.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">save_fpu</span><span class="p">(</span><span class="k">struct</span> <span class="n">task_struct</span> <span class="o">*</span><span class="n">tsk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">dummy</span><span class="p">;</span>

	<span class="n">enable_fpu</span><span class="p">();</span>
	<span class="n">asm</span> <span class="k">volatile</span> <span class="p">(</span><span class="s">&quot;sts.l	fpul, @-%0</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;sts.l	fpscr, @-%0</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;lds	%2, fpscr</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;frchg</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	fr15, @-%0</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	fr14, @-%0</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	fr13, @-%0</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	fr12, @-%0</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	fr11, @-%0</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	fr10, @-%0</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	fr9, @-%0</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	fr8, @-%0</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	fr7, @-%0</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	fr6, @-%0</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	fr5, @-%0</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	fr4, @-%0</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	fr3, @-%0</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	fr2, @-%0</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	fr1, @-%0</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	fr0, @-%0</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;frchg</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	fr15, @-%0</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	fr14, @-%0</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	fr13, @-%0</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	fr12, @-%0</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	fr11, @-%0</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	fr10, @-%0</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	fr9, @-%0</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	fr8, @-%0</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	fr7, @-%0</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	fr6, @-%0</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	fr5, @-%0</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	fr4, @-%0</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	fr3, @-%0</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	fr2, @-%0</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	fr1, @-%0</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	fr0, @-%0</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;lds	%3, fpscr</span><span class="se">\n\t</span><span class="s">&quot;</span><span class="o">:</span><span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">dummy</span><span class="p">)</span>
		      <span class="o">:</span><span class="s">&quot;0&quot;</span><span class="p">((</span><span class="kt">char</span> <span class="o">*</span><span class="p">)(</span><span class="o">&amp;</span><span class="n">tsk</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">xstate</span><span class="o">-&gt;</span><span class="n">hardfpu</span><span class="p">.</span><span class="n">status</span><span class="p">)),</span>
		      <span class="s">&quot;r&quot;</span><span class="p">(</span><span class="n">FPSCR_RCHG</span><span class="p">),</span> <span class="s">&quot;r&quot;</span><span class="p">(</span><span class="n">FPSCR_INIT</span><span class="p">)</span>
		      <span class="o">:</span><span class="s">&quot;memory&quot;</span><span class="p">);</span>

	<span class="n">disable_fpu</span><span class="p">();</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">restore_fpu</span><span class="p">(</span><span class="k">struct</span> <span class="n">task_struct</span> <span class="o">*</span><span class="n">tsk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">dummy</span><span class="p">;</span>

	<span class="n">enable_fpu</span><span class="p">();</span>
	<span class="n">asm</span> <span class="k">volatile</span> <span class="p">(</span><span class="s">&quot;lds	%2, fpscr</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	@%0+, fr0</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	@%0+, fr1</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	@%0+, fr2</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	@%0+, fr3</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	@%0+, fr4</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	@%0+, fr5</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	@%0+, fr6</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	@%0+, fr7</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	@%0+, fr8</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	@%0+, fr9</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	@%0+, fr10</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	@%0+, fr11</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	@%0+, fr12</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	@%0+, fr13</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	@%0+, fr14</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	@%0+, fr15</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;frchg</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	@%0+, fr0</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	@%0+, fr1</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	@%0+, fr2</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	@%0+, fr3</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	@%0+, fr4</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	@%0+, fr5</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	@%0+, fr6</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	@%0+, fr7</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	@%0+, fr8</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	@%0+, fr9</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	@%0+, fr10</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	@%0+, fr11</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	@%0+, fr12</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	@%0+, fr13</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	@%0+, fr14</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;fmov.s	@%0+, fr15</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;frchg</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;lds.l	@%0+, fpscr</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="s">&quot;lds.l	@%0+, fpul</span><span class="se">\n\t</span><span class="s">&quot;</span>
		      <span class="o">:</span><span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">dummy</span><span class="p">)</span>
		      <span class="o">:</span><span class="s">&quot;0&quot;</span> <span class="p">(</span><span class="n">tsk</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">xstate</span><span class="p">),</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">FPSCR_RCHG</span><span class="p">)</span>
		      <span class="o">:</span><span class="s">&quot;memory&quot;</span><span class="p">);</span>
	<span class="n">disable_fpu</span><span class="p">();</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *      denormal_to_double - Given denormalized float number,</span>
<span class="cm"> *                           store double float</span>
<span class="cm"> *</span>
<span class="cm"> *      @fpu: Pointer to sh_fpu_hard structure</span>
<span class="cm"> *      @n: Index to FP register</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">denormal_to_double</span><span class="p">(</span><span class="k">struct</span> <span class="n">sh_fpu_hard_struct</span> <span class="o">*</span><span class="n">fpu</span><span class="p">,</span> <span class="kt">int</span> <span class="n">n</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">du</span><span class="p">,</span> <span class="n">dl</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">x</span> <span class="o">=</span> <span class="n">fpu</span><span class="o">-&gt;</span><span class="n">fpul</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">exp</span> <span class="o">=</span> <span class="mi">1023</span> <span class="o">-</span> <span class="mi">126</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">x</span> <span class="o">!=</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">x</span> <span class="o">&amp;</span> <span class="mh">0x7f800000</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">du</span> <span class="o">=</span> <span class="p">(</span><span class="n">x</span> <span class="o">&amp;</span> <span class="mh">0x80000000</span><span class="p">);</span>
		<span class="k">while</span> <span class="p">((</span><span class="n">x</span> <span class="o">&amp;</span> <span class="mh">0x00800000</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">x</span> <span class="o">&lt;&lt;=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">exp</span><span class="o">--</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">x</span> <span class="o">&amp;=</span> <span class="mh">0x007fffff</span><span class="p">;</span>
		<span class="n">du</span> <span class="o">|=</span> <span class="p">(</span><span class="n">exp</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">x</span> <span class="o">&gt;&gt;</span> <span class="mi">3</span><span class="p">);</span>
		<span class="n">dl</span> <span class="o">=</span> <span class="n">x</span> <span class="o">&lt;&lt;</span> <span class="mi">29</span><span class="p">;</span>

		<span class="n">fpu</span><span class="o">-&gt;</span><span class="n">fp_regs</span><span class="p">[</span><span class="n">n</span><span class="p">]</span> <span class="o">=</span> <span class="n">du</span><span class="p">;</span>
		<span class="n">fpu</span><span class="o">-&gt;</span><span class="n">fp_regs</span><span class="p">[</span><span class="n">n</span> <span class="o">+</span> <span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">dl</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *	ieee_fpe_handler - Handle denormalized number exception</span>
<span class="cm"> *</span>
<span class="cm"> *	@regs: Pointer to register structure</span>
<span class="cm"> *</span>
<span class="cm"> *	Returns 1 when it&#39;s handled (should not cause exception).</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">ieee_fpe_handler</span><span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">insn</span> <span class="o">=</span> <span class="o">*</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">short</span> <span class="o">*</span><span class="p">)</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">finsn</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">nextpc</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">nib</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">(</span><span class="n">insn</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">,</span>
		<span class="p">(</span><span class="n">insn</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">,</span>
		<span class="p">(</span><span class="n">insn</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">,</span>
		<span class="n">insn</span> <span class="o">&amp;</span> <span class="mh">0xf</span>
	<span class="p">};</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">nib</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="mh">0xb</span> <span class="o">||</span> <span class="p">(</span><span class="n">nib</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="mh">0x4</span> <span class="o">&amp;&amp;</span> <span class="n">nib</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">==</span> <span class="mh">0x0</span> <span class="o">&amp;&amp;</span> <span class="n">nib</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">==</span> <span class="mh">0xb</span><span class="p">))</span>
		<span class="n">regs</span><span class="o">-&gt;</span><span class="n">pr</span> <span class="o">=</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span> <span class="o">+</span> <span class="mi">4</span><span class="p">;</span>  <span class="cm">/* bsr &amp; jsr */</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">nib</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="mh">0xa</span> <span class="o">||</span> <span class="n">nib</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="mh">0xb</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* bra &amp; bsr */</span>
		<span class="n">nextpc</span> <span class="o">=</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span> <span class="o">+</span> <span class="mi">4</span> <span class="o">+</span> <span class="p">((</span><span class="kt">short</span><span class="p">)((</span><span class="n">insn</span> <span class="o">&amp;</span> <span class="mh">0xfff</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">3</span><span class="p">);</span>
		<span class="n">finsn</span> <span class="o">=</span> <span class="o">*</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">short</span> <span class="o">*</span><span class="p">)(</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span> <span class="o">+</span> <span class="mi">2</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">nib</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="mh">0x8</span> <span class="o">&amp;&amp;</span> <span class="n">nib</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">==</span> <span class="mh">0xd</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* bt/s */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">sr</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span>
			<span class="n">nextpc</span> <span class="o">=</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span> <span class="o">+</span> <span class="mi">4</span> <span class="o">+</span> <span class="p">((</span><span class="kt">char</span><span class="p">)(</span><span class="n">insn</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">nextpc</span> <span class="o">=</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span> <span class="o">+</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">finsn</span> <span class="o">=</span> <span class="o">*</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">short</span> <span class="o">*</span><span class="p">)(</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span> <span class="o">+</span> <span class="mi">2</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">nib</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="mh">0x8</span> <span class="o">&amp;&amp;</span> <span class="n">nib</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">==</span> <span class="mh">0xf</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* bf/s */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">sr</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span>
			<span class="n">nextpc</span> <span class="o">=</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span> <span class="o">+</span> <span class="mi">4</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">nextpc</span> <span class="o">=</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span> <span class="o">+</span> <span class="mi">4</span> <span class="o">+</span> <span class="p">((</span><span class="kt">char</span><span class="p">)(</span><span class="n">insn</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">finsn</span> <span class="o">=</span> <span class="o">*</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">short</span> <span class="o">*</span><span class="p">)(</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span> <span class="o">+</span> <span class="mi">2</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">nib</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="mh">0x4</span> <span class="o">&amp;&amp;</span> <span class="n">nib</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">==</span> <span class="mh">0xb</span> <span class="o">&amp;&amp;</span>
		   <span class="p">(</span><span class="n">nib</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">==</span> <span class="mh">0x0</span> <span class="o">||</span> <span class="n">nib</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">==</span> <span class="mh">0x2</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* jmp &amp; jsr */</span>
		<span class="n">nextpc</span> <span class="o">=</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">[</span><span class="n">nib</span><span class="p">[</span><span class="mi">1</span><span class="p">]];</span>
		<span class="n">finsn</span> <span class="o">=</span> <span class="o">*</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">short</span> <span class="o">*</span><span class="p">)(</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span> <span class="o">+</span> <span class="mi">2</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">nib</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="mh">0x0</span> <span class="o">&amp;&amp;</span> <span class="n">nib</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">==</span> <span class="mh">0x3</span> <span class="o">&amp;&amp;</span>
		   <span class="p">(</span><span class="n">nib</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">==</span> <span class="mh">0x0</span> <span class="o">||</span> <span class="n">nib</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">==</span> <span class="mh">0x2</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* braf &amp; bsrf */</span>
		<span class="n">nextpc</span> <span class="o">=</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span> <span class="o">+</span> <span class="mi">4</span> <span class="o">+</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">[</span><span class="n">nib</span><span class="p">[</span><span class="mi">1</span><span class="p">]];</span>
		<span class="n">finsn</span> <span class="o">=</span> <span class="o">*</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">short</span> <span class="o">*</span><span class="p">)(</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span> <span class="o">+</span> <span class="mi">2</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">insn</span> <span class="o">==</span> <span class="mh">0x000b</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* rts */</span>
		<span class="n">nextpc</span> <span class="o">=</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">pr</span><span class="p">;</span>
		<span class="n">finsn</span> <span class="o">=</span> <span class="o">*</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">short</span> <span class="o">*</span><span class="p">)(</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span> <span class="o">+</span> <span class="mi">2</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">nextpc</span> <span class="o">=</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span> <span class="o">+</span> <span class="n">instruction_size</span><span class="p">(</span><span class="n">insn</span><span class="p">);</span>
		<span class="n">finsn</span> <span class="o">=</span> <span class="n">insn</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">finsn</span> <span class="o">&amp;</span> <span class="mh">0xf1ff</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0xf0ad</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* fcnvsd */</span>
		<span class="k">struct</span> <span class="n">task_struct</span> <span class="o">*</span><span class="n">tsk</span> <span class="o">=</span> <span class="n">current</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">((</span><span class="n">tsk</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">xstate</span><span class="o">-&gt;</span><span class="n">hardfpu</span><span class="p">.</span><span class="n">fpscr</span> <span class="o">&amp;</span> <span class="n">FPSCR_CAUSE_ERROR</span><span class="p">))</span>
			<span class="cm">/* FPU error */</span>
			<span class="n">denormal_to_double</span><span class="p">(</span><span class="o">&amp;</span><span class="n">tsk</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">xstate</span><span class="o">-&gt;</span><span class="n">hardfpu</span><span class="p">,</span>
					   <span class="p">(</span><span class="n">finsn</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

		<span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span> <span class="o">=</span> <span class="n">nextpc</span><span class="p">;</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">finsn</span> <span class="o">&amp;</span> <span class="mh">0xf00f</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0xf002</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* fmul */</span>
		<span class="k">struct</span> <span class="n">task_struct</span> <span class="o">*</span><span class="n">tsk</span> <span class="o">=</span> <span class="n">current</span><span class="p">;</span>
		<span class="kt">int</span> <span class="n">fpscr</span><span class="p">;</span>
		<span class="kt">int</span> <span class="n">n</span><span class="p">,</span> <span class="n">m</span><span class="p">,</span> <span class="n">prec</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">hx</span><span class="p">,</span> <span class="n">hy</span><span class="p">;</span>

		<span class="n">n</span> <span class="o">=</span> <span class="p">(</span><span class="n">finsn</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">;</span>
		<span class="n">m</span> <span class="o">=</span> <span class="p">(</span><span class="n">finsn</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">;</span>
		<span class="n">hx</span> <span class="o">=</span> <span class="n">tsk</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">xstate</span><span class="o">-&gt;</span><span class="n">hardfpu</span><span class="p">.</span><span class="n">fp_regs</span><span class="p">[</span><span class="n">n</span><span class="p">];</span>
		<span class="n">hy</span> <span class="o">=</span> <span class="n">tsk</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">xstate</span><span class="o">-&gt;</span><span class="n">hardfpu</span><span class="p">.</span><span class="n">fp_regs</span><span class="p">[</span><span class="n">m</span><span class="p">];</span>
		<span class="n">fpscr</span> <span class="o">=</span> <span class="n">tsk</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">xstate</span><span class="o">-&gt;</span><span class="n">hardfpu</span><span class="p">.</span><span class="n">fpscr</span><span class="p">;</span>
		<span class="n">prec</span> <span class="o">=</span> <span class="n">fpscr</span> <span class="o">&amp;</span> <span class="n">FPSCR_DBL_PRECISION</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">((</span><span class="n">fpscr</span> <span class="o">&amp;</span> <span class="n">FPSCR_CAUSE_ERROR</span><span class="p">)</span>
		    <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">prec</span> <span class="o">&amp;&amp;</span> <span class="p">((</span><span class="n">hx</span> <span class="o">&amp;</span> <span class="mh">0x7fffffff</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mh">0x00100000</span>
				 <span class="o">||</span> <span class="p">(</span><span class="n">hy</span> <span class="o">&amp;</span> <span class="mh">0x7fffffff</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mh">0x00100000</span><span class="p">)))</span> <span class="p">{</span>
			<span class="kt">long</span> <span class="kt">long</span> <span class="n">llx</span><span class="p">,</span> <span class="n">lly</span><span class="p">;</span>

			<span class="cm">/* FPU error because of denormal (doubles) */</span>
			<span class="n">llx</span> <span class="o">=</span> <span class="p">((</span><span class="kt">long</span> <span class="kt">long</span><span class="p">)</span><span class="n">hx</span> <span class="o">&lt;&lt;</span> <span class="mi">32</span><span class="p">)</span>
			    <span class="o">|</span> <span class="n">tsk</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">xstate</span><span class="o">-&gt;</span><span class="n">hardfpu</span><span class="p">.</span><span class="n">fp_regs</span><span class="p">[</span><span class="n">n</span> <span class="o">+</span> <span class="mi">1</span><span class="p">];</span>
			<span class="n">lly</span> <span class="o">=</span> <span class="p">((</span><span class="kt">long</span> <span class="kt">long</span><span class="p">)</span><span class="n">hy</span> <span class="o">&lt;&lt;</span> <span class="mi">32</span><span class="p">)</span>
			    <span class="o">|</span> <span class="n">tsk</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">xstate</span><span class="o">-&gt;</span><span class="n">hardfpu</span><span class="p">.</span><span class="n">fp_regs</span><span class="p">[</span><span class="n">m</span> <span class="o">+</span> <span class="mi">1</span><span class="p">];</span>
			<span class="n">llx</span> <span class="o">=</span> <span class="n">float64_mul</span><span class="p">(</span><span class="n">llx</span><span class="p">,</span> <span class="n">lly</span><span class="p">);</span>
			<span class="n">tsk</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">xstate</span><span class="o">-&gt;</span><span class="n">hardfpu</span><span class="p">.</span><span class="n">fp_regs</span><span class="p">[</span><span class="n">n</span><span class="p">]</span> <span class="o">=</span> <span class="n">llx</span> <span class="o">&gt;&gt;</span> <span class="mi">32</span><span class="p">;</span>
			<span class="n">tsk</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">xstate</span><span class="o">-&gt;</span><span class="n">hardfpu</span><span class="p">.</span><span class="n">fp_regs</span><span class="p">[</span><span class="n">n</span> <span class="o">+</span> <span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">llx</span> <span class="o">&amp;</span> <span class="mh">0xffffffff</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">fpscr</span> <span class="o">&amp;</span> <span class="n">FPSCR_CAUSE_ERROR</span><span class="p">)</span>
			   <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="o">!</span><span class="n">prec</span> <span class="o">&amp;&amp;</span> <span class="p">((</span><span class="n">hx</span> <span class="o">&amp;</span> <span class="mh">0x7fffffff</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mh">0x00800000</span>
					 <span class="o">||</span> <span class="p">(</span><span class="n">hy</span> <span class="o">&amp;</span> <span class="mh">0x7fffffff</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mh">0x00800000</span><span class="p">)))</span> <span class="p">{</span>
			<span class="cm">/* FPU error because of denormal (floats) */</span>
			<span class="n">hx</span> <span class="o">=</span> <span class="n">float32_mul</span><span class="p">(</span><span class="n">hx</span><span class="p">,</span> <span class="n">hy</span><span class="p">);</span>
			<span class="n">tsk</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">xstate</span><span class="o">-&gt;</span><span class="n">hardfpu</span><span class="p">.</span><span class="n">fp_regs</span><span class="p">[</span><span class="n">n</span><span class="p">]</span> <span class="o">=</span> <span class="n">hx</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

		<span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span> <span class="o">=</span> <span class="n">nextpc</span><span class="p">;</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">finsn</span> <span class="o">&amp;</span> <span class="mh">0xf00e</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0xf000</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* fadd, fsub */</span>
		<span class="k">struct</span> <span class="n">task_struct</span> <span class="o">*</span><span class="n">tsk</span> <span class="o">=</span> <span class="n">current</span><span class="p">;</span>
		<span class="kt">int</span> <span class="n">fpscr</span><span class="p">;</span>
		<span class="kt">int</span> <span class="n">n</span><span class="p">,</span> <span class="n">m</span><span class="p">,</span> <span class="n">prec</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">hx</span><span class="p">,</span> <span class="n">hy</span><span class="p">;</span>

		<span class="n">n</span> <span class="o">=</span> <span class="p">(</span><span class="n">finsn</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">;</span>
		<span class="n">m</span> <span class="o">=</span> <span class="p">(</span><span class="n">finsn</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">;</span>
		<span class="n">hx</span> <span class="o">=</span> <span class="n">tsk</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">xstate</span><span class="o">-&gt;</span><span class="n">hardfpu</span><span class="p">.</span><span class="n">fp_regs</span><span class="p">[</span><span class="n">n</span><span class="p">];</span>
		<span class="n">hy</span> <span class="o">=</span> <span class="n">tsk</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">xstate</span><span class="o">-&gt;</span><span class="n">hardfpu</span><span class="p">.</span><span class="n">fp_regs</span><span class="p">[</span><span class="n">m</span><span class="p">];</span>
		<span class="n">fpscr</span> <span class="o">=</span> <span class="n">tsk</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">xstate</span><span class="o">-&gt;</span><span class="n">hardfpu</span><span class="p">.</span><span class="n">fpscr</span><span class="p">;</span>
		<span class="n">prec</span> <span class="o">=</span> <span class="n">fpscr</span> <span class="o">&amp;</span> <span class="n">FPSCR_DBL_PRECISION</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">((</span><span class="n">fpscr</span> <span class="o">&amp;</span> <span class="n">FPSCR_CAUSE_ERROR</span><span class="p">)</span>
		    <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">prec</span> <span class="o">&amp;&amp;</span> <span class="p">((</span><span class="n">hx</span> <span class="o">&amp;</span> <span class="mh">0x7fffffff</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mh">0x00100000</span>
				 <span class="o">||</span> <span class="p">(</span><span class="n">hy</span> <span class="o">&amp;</span> <span class="mh">0x7fffffff</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mh">0x00100000</span><span class="p">)))</span> <span class="p">{</span>
			<span class="kt">long</span> <span class="kt">long</span> <span class="n">llx</span><span class="p">,</span> <span class="n">lly</span><span class="p">;</span>

			<span class="cm">/* FPU error because of denormal (doubles) */</span>
			<span class="n">llx</span> <span class="o">=</span> <span class="p">((</span><span class="kt">long</span> <span class="kt">long</span><span class="p">)</span><span class="n">hx</span> <span class="o">&lt;&lt;</span> <span class="mi">32</span><span class="p">)</span>
			    <span class="o">|</span> <span class="n">tsk</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">xstate</span><span class="o">-&gt;</span><span class="n">hardfpu</span><span class="p">.</span><span class="n">fp_regs</span><span class="p">[</span><span class="n">n</span> <span class="o">+</span> <span class="mi">1</span><span class="p">];</span>
			<span class="n">lly</span> <span class="o">=</span> <span class="p">((</span><span class="kt">long</span> <span class="kt">long</span><span class="p">)</span><span class="n">hy</span> <span class="o">&lt;&lt;</span> <span class="mi">32</span><span class="p">)</span>
			    <span class="o">|</span> <span class="n">tsk</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">xstate</span><span class="o">-&gt;</span><span class="n">hardfpu</span><span class="p">.</span><span class="n">fp_regs</span><span class="p">[</span><span class="n">m</span> <span class="o">+</span> <span class="mi">1</span><span class="p">];</span>
			<span class="k">if</span> <span class="p">((</span><span class="n">finsn</span> <span class="o">&amp;</span> <span class="mh">0xf00f</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0xf000</span><span class="p">)</span>
				<span class="n">llx</span> <span class="o">=</span> <span class="n">float64_add</span><span class="p">(</span><span class="n">llx</span><span class="p">,</span> <span class="n">lly</span><span class="p">);</span>
			<span class="k">else</span>
				<span class="n">llx</span> <span class="o">=</span> <span class="n">float64_sub</span><span class="p">(</span><span class="n">llx</span><span class="p">,</span> <span class="n">lly</span><span class="p">);</span>
			<span class="n">tsk</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">xstate</span><span class="o">-&gt;</span><span class="n">hardfpu</span><span class="p">.</span><span class="n">fp_regs</span><span class="p">[</span><span class="n">n</span><span class="p">]</span> <span class="o">=</span> <span class="n">llx</span> <span class="o">&gt;&gt;</span> <span class="mi">32</span><span class="p">;</span>
			<span class="n">tsk</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">xstate</span><span class="o">-&gt;</span><span class="n">hardfpu</span><span class="p">.</span><span class="n">fp_regs</span><span class="p">[</span><span class="n">n</span> <span class="o">+</span> <span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">llx</span> <span class="o">&amp;</span> <span class="mh">0xffffffff</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">fpscr</span> <span class="o">&amp;</span> <span class="n">FPSCR_CAUSE_ERROR</span><span class="p">)</span>
			   <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="o">!</span><span class="n">prec</span> <span class="o">&amp;&amp;</span> <span class="p">((</span><span class="n">hx</span> <span class="o">&amp;</span> <span class="mh">0x7fffffff</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mh">0x00800000</span>
					 <span class="o">||</span> <span class="p">(</span><span class="n">hy</span> <span class="o">&amp;</span> <span class="mh">0x7fffffff</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mh">0x00800000</span><span class="p">)))</span> <span class="p">{</span>
			<span class="cm">/* FPU error because of denormal (floats) */</span>
			<span class="k">if</span> <span class="p">((</span><span class="n">finsn</span> <span class="o">&amp;</span> <span class="mh">0xf00f</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0xf000</span><span class="p">)</span>
				<span class="n">hx</span> <span class="o">=</span> <span class="n">float32_add</span><span class="p">(</span><span class="n">hx</span><span class="p">,</span> <span class="n">hy</span><span class="p">);</span>
			<span class="k">else</span>
				<span class="n">hx</span> <span class="o">=</span> <span class="n">float32_sub</span><span class="p">(</span><span class="n">hx</span><span class="p">,</span> <span class="n">hy</span><span class="p">);</span>
			<span class="n">tsk</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">xstate</span><span class="o">-&gt;</span><span class="n">hardfpu</span><span class="p">.</span><span class="n">fp_regs</span><span class="p">[</span><span class="n">n</span><span class="p">]</span> <span class="o">=</span> <span class="n">hx</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

		<span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span> <span class="o">=</span> <span class="n">nextpc</span><span class="p">;</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">finsn</span> <span class="o">&amp;</span> <span class="mh">0xf003</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0xf003</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* fdiv */</span>
		<span class="k">struct</span> <span class="n">task_struct</span> <span class="o">*</span><span class="n">tsk</span> <span class="o">=</span> <span class="n">current</span><span class="p">;</span>
		<span class="kt">int</span> <span class="n">fpscr</span><span class="p">;</span>
		<span class="kt">int</span> <span class="n">n</span><span class="p">,</span> <span class="n">m</span><span class="p">,</span> <span class="n">prec</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">hx</span><span class="p">,</span> <span class="n">hy</span><span class="p">;</span>

		<span class="n">n</span> <span class="o">=</span> <span class="p">(</span><span class="n">finsn</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">;</span>
		<span class="n">m</span> <span class="o">=</span> <span class="p">(</span><span class="n">finsn</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">;</span>
		<span class="n">hx</span> <span class="o">=</span> <span class="n">tsk</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">xstate</span><span class="o">-&gt;</span><span class="n">hardfpu</span><span class="p">.</span><span class="n">fp_regs</span><span class="p">[</span><span class="n">n</span><span class="p">];</span>
		<span class="n">hy</span> <span class="o">=</span> <span class="n">tsk</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">xstate</span><span class="o">-&gt;</span><span class="n">hardfpu</span><span class="p">.</span><span class="n">fp_regs</span><span class="p">[</span><span class="n">m</span><span class="p">];</span>
		<span class="n">fpscr</span> <span class="o">=</span> <span class="n">tsk</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">xstate</span><span class="o">-&gt;</span><span class="n">hardfpu</span><span class="p">.</span><span class="n">fpscr</span><span class="p">;</span>
		<span class="n">prec</span> <span class="o">=</span> <span class="n">fpscr</span> <span class="o">&amp;</span> <span class="n">FPSCR_DBL_PRECISION</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">((</span><span class="n">fpscr</span> <span class="o">&amp;</span> <span class="n">FPSCR_CAUSE_ERROR</span><span class="p">)</span>
		    <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">prec</span> <span class="o">&amp;&amp;</span> <span class="p">((</span><span class="n">hx</span> <span class="o">&amp;</span> <span class="mh">0x7fffffff</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mh">0x00100000</span>
				 <span class="o">||</span> <span class="p">(</span><span class="n">hy</span> <span class="o">&amp;</span> <span class="mh">0x7fffffff</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mh">0x00100000</span><span class="p">)))</span> <span class="p">{</span>
			<span class="kt">long</span> <span class="kt">long</span> <span class="n">llx</span><span class="p">,</span> <span class="n">lly</span><span class="p">;</span>

			<span class="cm">/* FPU error because of denormal (doubles) */</span>
			<span class="n">llx</span> <span class="o">=</span> <span class="p">((</span><span class="kt">long</span> <span class="kt">long</span><span class="p">)</span><span class="n">hx</span> <span class="o">&lt;&lt;</span> <span class="mi">32</span><span class="p">)</span>
			    <span class="o">|</span> <span class="n">tsk</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">xstate</span><span class="o">-&gt;</span><span class="n">hardfpu</span><span class="p">.</span><span class="n">fp_regs</span><span class="p">[</span><span class="n">n</span> <span class="o">+</span> <span class="mi">1</span><span class="p">];</span>
			<span class="n">lly</span> <span class="o">=</span> <span class="p">((</span><span class="kt">long</span> <span class="kt">long</span><span class="p">)</span><span class="n">hy</span> <span class="o">&lt;&lt;</span> <span class="mi">32</span><span class="p">)</span>
			    <span class="o">|</span> <span class="n">tsk</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">xstate</span><span class="o">-&gt;</span><span class="n">hardfpu</span><span class="p">.</span><span class="n">fp_regs</span><span class="p">[</span><span class="n">m</span> <span class="o">+</span> <span class="mi">1</span><span class="p">];</span>

			<span class="n">llx</span> <span class="o">=</span> <span class="n">float64_div</span><span class="p">(</span><span class="n">llx</span><span class="p">,</span> <span class="n">lly</span><span class="p">);</span>

			<span class="n">tsk</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">xstate</span><span class="o">-&gt;</span><span class="n">hardfpu</span><span class="p">.</span><span class="n">fp_regs</span><span class="p">[</span><span class="n">n</span><span class="p">]</span> <span class="o">=</span> <span class="n">llx</span> <span class="o">&gt;&gt;</span> <span class="mi">32</span><span class="p">;</span>
			<span class="n">tsk</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">xstate</span><span class="o">-&gt;</span><span class="n">hardfpu</span><span class="p">.</span><span class="n">fp_regs</span><span class="p">[</span><span class="n">n</span> <span class="o">+</span> <span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">llx</span> <span class="o">&amp;</span> <span class="mh">0xffffffff</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">fpscr</span> <span class="o">&amp;</span> <span class="n">FPSCR_CAUSE_ERROR</span><span class="p">)</span>
			   <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="o">!</span><span class="n">prec</span> <span class="o">&amp;&amp;</span> <span class="p">((</span><span class="n">hx</span> <span class="o">&amp;</span> <span class="mh">0x7fffffff</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mh">0x00800000</span>
					 <span class="o">||</span> <span class="p">(</span><span class="n">hy</span> <span class="o">&amp;</span> <span class="mh">0x7fffffff</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mh">0x00800000</span><span class="p">)))</span> <span class="p">{</span>
			<span class="cm">/* FPU error because of denormal (floats) */</span>
			<span class="n">hx</span> <span class="o">=</span> <span class="n">float32_div</span><span class="p">(</span><span class="n">hx</span><span class="p">,</span> <span class="n">hy</span><span class="p">);</span>
			<span class="n">tsk</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">xstate</span><span class="o">-&gt;</span><span class="n">hardfpu</span><span class="p">.</span><span class="n">fp_regs</span><span class="p">[</span><span class="n">n</span><span class="p">]</span> <span class="o">=</span> <span class="n">hx</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

		<span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span> <span class="o">=</span> <span class="n">nextpc</span><span class="p">;</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">finsn</span> <span class="o">&amp;</span> <span class="mh">0xf0bd</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0xf0bd</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* fcnvds - double to single precision convert */</span>
		<span class="k">struct</span> <span class="n">task_struct</span> <span class="o">*</span><span class="n">tsk</span> <span class="o">=</span> <span class="n">current</span><span class="p">;</span>
		<span class="kt">int</span> <span class="n">m</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">hx</span><span class="p">;</span>

		<span class="n">m</span> <span class="o">=</span> <span class="p">(</span><span class="n">finsn</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">;</span>
		<span class="n">hx</span> <span class="o">=</span> <span class="n">tsk</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">xstate</span><span class="o">-&gt;</span><span class="n">hardfpu</span><span class="p">.</span><span class="n">fp_regs</span><span class="p">[</span><span class="n">m</span><span class="p">];</span>

		<span class="k">if</span> <span class="p">((</span><span class="n">tsk</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">xstate</span><span class="o">-&gt;</span><span class="n">hardfpu</span><span class="p">.</span><span class="n">fpscr</span> <span class="o">&amp;</span> <span class="n">FPSCR_CAUSE_ERROR</span><span class="p">)</span>
			<span class="o">&amp;&amp;</span> <span class="p">((</span><span class="n">hx</span> <span class="o">&amp;</span> <span class="mh">0x7fffffff</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mh">0x00100000</span><span class="p">))</span> <span class="p">{</span>
			<span class="cm">/* subnormal double to float conversion */</span>
			<span class="kt">long</span> <span class="kt">long</span> <span class="n">llx</span><span class="p">;</span>

			<span class="n">llx</span> <span class="o">=</span> <span class="p">((</span><span class="kt">long</span> <span class="kt">long</span><span class="p">)</span><span class="n">tsk</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">xstate</span><span class="o">-&gt;</span><span class="n">hardfpu</span><span class="p">.</span><span class="n">fp_regs</span><span class="p">[</span><span class="n">m</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">32</span><span class="p">)</span>
			    <span class="o">|</span> <span class="n">tsk</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">xstate</span><span class="o">-&gt;</span><span class="n">hardfpu</span><span class="p">.</span><span class="n">fp_regs</span><span class="p">[</span><span class="n">m</span> <span class="o">+</span> <span class="mi">1</span><span class="p">];</span>

			<span class="n">tsk</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">xstate</span><span class="o">-&gt;</span><span class="n">hardfpu</span><span class="p">.</span><span class="n">fpul</span> <span class="o">=</span> <span class="n">float64_to_float32</span><span class="p">(</span><span class="n">llx</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

		<span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span> <span class="o">=</span> <span class="n">nextpc</span><span class="p">;</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">float_raise</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">fpu_exception_flags</span> <span class="o">|=</span> <span class="n">flags</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">float_rounding_mode</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">task_struct</span> <span class="o">*</span><span class="n">tsk</span> <span class="o">=</span> <span class="n">current</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">roundingMode</span> <span class="o">=</span> <span class="n">FPSCR_ROUNDING_MODE</span><span class="p">(</span><span class="n">tsk</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">xstate</span><span class="o">-&gt;</span><span class="n">hardfpu</span><span class="p">.</span><span class="n">fpscr</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">roundingMode</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">BUILD_TRAP_HANDLER</span><span class="p">(</span><span class="n">fpu_error</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">task_struct</span> <span class="o">*</span><span class="n">tsk</span> <span class="o">=</span> <span class="n">current</span><span class="p">;</span>
	<span class="n">TRAP_HANDLER_DECL</span><span class="p">;</span>

	<span class="n">__unlazy_fpu</span><span class="p">(</span><span class="n">tsk</span><span class="p">,</span> <span class="n">regs</span><span class="p">);</span>
	<span class="n">fpu_exception_flags</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ieee_fpe_handler</span><span class="p">(</span><span class="n">regs</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">tsk</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">xstate</span><span class="o">-&gt;</span><span class="n">hardfpu</span><span class="p">.</span><span class="n">fpscr</span> <span class="o">&amp;=</span>
		    <span class="o">~</span><span class="p">(</span><span class="n">FPSCR_CAUSE_MASK</span> <span class="o">|</span> <span class="n">FPSCR_FLAG_MASK</span><span class="p">);</span>
		<span class="n">tsk</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">xstate</span><span class="o">-&gt;</span><span class="n">hardfpu</span><span class="p">.</span><span class="n">fpscr</span> <span class="o">|=</span> <span class="n">fpu_exception_flags</span><span class="p">;</span>
		<span class="cm">/* Set the FPSCR flag as well as cause bits - simply</span>
<span class="cm">		 * replicate the cause */</span>
		<span class="n">tsk</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">xstate</span><span class="o">-&gt;</span><span class="n">hardfpu</span><span class="p">.</span><span class="n">fpscr</span> <span class="o">|=</span> <span class="p">(</span><span class="n">fpu_exception_flags</span> <span class="o">&gt;&gt;</span> <span class="mi">10</span><span class="p">);</span>
		<span class="n">grab_fpu</span><span class="p">(</span><span class="n">regs</span><span class="p">);</span>
		<span class="n">restore_fpu</span><span class="p">(</span><span class="n">tsk</span><span class="p">);</span>
		<span class="n">task_thread_info</span><span class="p">(</span><span class="n">tsk</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">|=</span> <span class="n">TS_USEDFPU</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">((((</span><span class="n">tsk</span><span class="o">-&gt;</span><span class="kr">thread</span><span class="p">.</span><span class="n">xstate</span><span class="o">-&gt;</span><span class="n">hardfpu</span><span class="p">.</span><span class="n">fpscr</span> <span class="o">&amp;</span> <span class="n">FPSCR_ENABLE_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&amp;</span>
		     <span class="p">(</span><span class="n">fpu_exception_flags</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">))</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">force_sig</span><span class="p">(</span><span class="n">SIGFPE</span><span class="p">,</span> <span class="n">tsk</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
