#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Nov  3 17:39:12 2022
# Process ID: 908
# Current directory: D:/intelligent_traffic_light/optimized_intellight_v2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21904 D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.xpr
# Log file: D:/intelligent_traffic_light/optimized_intellight_v2/vivado.log
# Journal file: D:/intelligent_traffic_light/optimized_intellight_v2\vivado.jou
# Running On: DESKTOP-FRUK6JR, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 6, Host memory: 8532 MB
#-----------------------------------------------------------
start_gui
open_project D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/optimized_intellight_v2'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:Acceleratorx:1.0'. The one found in IP location 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/Acceleratorx' will take precedence over the same IP in location d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/Acceleratorx
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:action_ram_wrapper:1.0'. The one found in IP location 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/action_ram_wrapper' will take precedence over the same IP in location d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/action_ram_wrapper
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:CU:1.0'. The one found in IP location 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/CU' will take precedence over the same IP in location d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/CU
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:MII:1.0'. The one found in IP location 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/MII' will take precedence over the same IP in location d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/MII
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:MOI:1.0'. The one found in IP location 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/MOI' will take precedence over the same IP in location d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/MOI
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:PG:1.0'. The one found in IP location 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/PG' will take precedence over the same IP in location d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/PG
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:QA:1.0'. The one found in IP location 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/QA' will take precedence over the same IP in location d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/QA
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:RD:1.0'. The one found in IP location 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/RD' will take precedence over the same IP in location d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/RD
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:SD:1.0'. The one found in IP location 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/SD' will take precedence over the same IP in location d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/SD
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'intellight_v2.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
intellight_v2_intellight_database_0_2

open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1744.441 ; gain = 0.000
update_compile_order -fileset sources_1
update_module_reference intellight_v2_CU_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/optimized_intellight_v2'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:Acceleratorx:1.0'. The one found in IP location 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/Acceleratorx' will take precedence over the same IP in location d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/Acceleratorx
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:action_ram_wrapper:1.0'. The one found in IP location 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/action_ram_wrapper' will take precedence over the same IP in location d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/action_ram_wrapper
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:CU:1.0'. The one found in IP location 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/CU' will take precedence over the same IP in location d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/CU
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:MII:1.0'. The one found in IP location 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/MII' will take precedence over the same IP in location d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/MII
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:MOI:1.0'. The one found in IP location 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/MOI' will take precedence over the same IP in location d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/MOI
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:PG:1.0'. The one found in IP location 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/PG' will take precedence over the same IP in location d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/PG
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:QA:1.0'. The one found in IP location 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/QA' will take precedence over the same IP in location d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/QA
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:RD:1.0'. The one found in IP location 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/RD' will take precedence over the same IP in location d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/RD
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:SD:1.0'. The one found in IP location 'd:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/SD' will take precedence over the same IP in location d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/mref/SD
Reading block design file <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_1
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_2
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_3
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - comm_ram_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - comm_ram_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - comm_ram_2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - comm_ram_3
Adding component instance block -- xilinx.com:module_ref:CU:1.0 - CU_0
Adding component instance block -- xilinx.com:module_ref:QA:1.0 - QA_0
Adding component instance block -- xilinx.com:module_ref:RD:1.0 - RD_0
Adding component instance block -- xilinx.com:module_ref:PG:1.0 - PG_0
Adding component instance block -- xilinx.com:module_ref:SD:1.0 - SD_0
Adding component instance block -- xilinx.com:module_ref:MOI:1.0 - MOI_0
Adding component instance block -- xilinx.com:module_ref:MII:1.0 - MII_0
Adding component instance block -- xilinx.com:module_ref:action_ram_wrapper:1.0 - action_ram_wrapper_0
Adding component instance block -- xilinx.com:user:intellight_database:1.0 - intellight_database_0
Successfully read diagram <intellight_v2> from block design file <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd>
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd'
INFO: [IP_Flow 19-3420] Updated intellight_v2_CU_0_0 to use current project options
ERROR: [IP_Flow 19-8166] Failed to verify json document against the schema 'xilinx.com:schema:json_boundary:1.0'.
{
  "oneOf": {
    "errors": [ { "pattern": { "actual": "xilinx.com:user:Q-Values:1.0", "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv", "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv/oneOf/0" } }, { "pattern": { "actual": "xilinx.com:user:Q-Values:1.0", "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv", "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv/oneOf/1" } } ],
    "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv",
    "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv"
  }
}
WARNING: [BD 41-597] NET <intellight_database_0_L_dec> has no source
WARNING: [BD 41-597] NET <intellight_database_0_L_inc_a> has no source
WARNING: [BD 41-597] NET <intellight_database_0_L_inc_b> has no source
WARNING: [BD 41-597] NET <intellight_database_0_L_inc_c> has no source
WARNING: [BD 41-597] NET <intellight_database_0_L_inc_d> has no source
WARNING: [BD 41-597] NET <intellight_database_0_S_sim> has no source
WARNING: [BD 41-597] NET <intellight_database_0_alpha> has no source
WARNING: [BD 41-597] NET <intellight_database_0_gamma> has no source
WARNING: [BD 41-597] NET <intellight_database_0_max_episode> has no source
WARNING: [BD 41-597] NET <intellight_database_0_max_step> has no source
WARNING: [BD 41-597] NET <intellight_database_0_mode> has no source
WARNING: [BD 41-597] NET <intellight_database_0_run> has no source
WARNING: [BD 41-597] NET <intellight_database_0_seed> has no source
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\intellight_v2\intellight_v2.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/ui/bd_4677885b.ui> 
upgrade_ip: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1744.441 ; gain = 0.000
ERROR: [Common 17-39] 'upgrade_ip' failed due to earlier errors.
update_module_reference: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1744.441 ; gain = 0.000
ERROR: [Common 17-39] 'upgrade_ip' failed due to earlier errors.
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:intellight_database:1.0 [get_ips  intellight_v2_intellight_database_0_2] -log ip_upgrade.log
Upgrading 'D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd'
INFO: [IP_Flow 19-3422] Upgraded intellight_v2_intellight_database_0_2 (intellight_database_v1.0 1.0) from revision 13 to revision 14
WARNING: [IP_Flow 19-4698] Upgrade has added port 'Dnew'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'Droad0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'Droad1'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'Droad2'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'Droad3'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'rd_addr'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'wen0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'wen1'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'wen2'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'wen3'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'wen_bram'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'wr_addr'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'intellight_v2_intellight_database_0_2'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'intellight_v2_intellight_database_0_2' has identified issues that may require user intervention. Please review the upgrade log 'd:/intelligent_traffic_light/optimized_intellight_v2/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
ERROR: [IP_Flow 19-8166] Failed to verify json document against the schema 'xilinx.com:schema:json_boundary:1.0'.
{
  "oneOf": {
    "errors": [ { "pattern": { "actual": "xilinx.com:user:Q-Values:1.0", "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv", "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv/oneOf/0" } }, { "pattern": { "actual": "xilinx.com:user:Q-Values:1.0", "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv", "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv/oneOf/1" } } ],
    "instanceRef": "#/boundary/interfaces/user_Q-Values/vlnv",
    "schemaRef": "file:///vlnv_v1_0.json#/definitions/vlnv"
  }
}
WARNING: [BD 41-597] NET <intellight_database_0_L_dec> has no source
WARNING: [BD 41-597] NET <intellight_database_0_L_inc_a> has no source
WARNING: [BD 41-597] NET <intellight_database_0_L_inc_b> has no source
WARNING: [BD 41-597] NET <intellight_database_0_L_inc_c> has no source
WARNING: [BD 41-597] NET <intellight_database_0_L_inc_d> has no source
WARNING: [BD 41-597] NET <intellight_database_0_S_sim> has no source
WARNING: [BD 41-597] NET <intellight_database_0_alpha> has no source
WARNING: [BD 41-597] NET <intellight_database_0_gamma> has no source
WARNING: [BD 41-597] NET <intellight_database_0_max_episode> has no source
WARNING: [BD 41-597] NET <intellight_database_0_max_step> has no source
WARNING: [BD 41-597] NET <intellight_database_0_mode> has no source
WARNING: [BD 41-597] NET <intellight_database_0_run> has no source
WARNING: [BD 41-597] NET <intellight_database_0_seed> has no source
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\intellight_v2\intellight_v2.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/ui/bd_4677885b.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/intelligent_traffic_light/optimized_intellight_v2/ip_upgrade.log'.
ERROR: [Common 17-39] 'upgrade_ip' failed due to earlier errors.
report_ip_status -name ip_status 
delete_bd_objs [get_bd_nets intellight_database_0_mode] [get_bd_nets intellight_database_0_L_inc_a] [get_bd_nets intellight_database_0_L_inc_c] [get_bd_nets MII_0_RD_ADDR] [get_bd_nets MOI_0_Q_00] [get_bd_nets MOI_0_Q_10] [get_bd_nets intellight_database_0_run] [get_bd_nets MOI_0_Q_22] [get_bd_nets MOI_0_Q_21] [get_bd_nets MOI_0_Q_32] [get_bd_nets intellight_database_0_max_episode] [get_bd_nets intellight_database_0_S_sim] [get_bd_nets action_ram_wrapper_0_Droad2] [get_bd_nets intellight_database_0_seed] [get_bd_nets MOI_0_Q_01] [get_bd_nets MOI_0_Q_03] [get_bd_nets intellight_database_0_alpha] [get_bd_nets MOI_0_Q_12] [get_bd_nets MOI_0_Q_31] [get_bd_nets intellight_database_0_L_dec] [get_bd_nets intellight_database_0_L_inc_d] [get_bd_nets intellight_database_0_gamma] [get_bd_nets MOI_0_Q_02] [get_bd_nets MOI_0_Q_33] [get_bd_nets MOI_0_Q_20] [get_bd_nets MOI_0_Q_30] [get_bd_nets intellight_database_0_L_inc_b] [get_bd_nets action_ram_wrapper_0_Droad0] [get_bd_nets action_ram_wrapper_0_Droad1] [get_bd_nets MOI_0_Q_23] [get_bd_nets action_ram_wrapper_0_Droad3] [get_bd_nets intellight_database_0_max_step] [get_bd_nets CU_0_idle] [get_bd_nets MOI_0_Q_11] [get_bd_nets MOI_0_Q_13] [get_bd_cells Accelerator]
regenerate_bd_layout
connect_bd_net [get_bd_pins action_ram_wrapper_0/Droad0] [get_bd_pins intellight_database_0/Droad0]
connect_bd_net [get_bd_pins action_ram_wrapper_0/Droad1] [get_bd_pins intellight_database_0/Droad1]
connect_bd_net [get_bd_pins action_ram_wrapper_0/Droad2] [get_bd_pins intellight_database_0/Droad2]
connect_bd_net [get_bd_pins action_ram_wrapper_0/Droad3] [get_bd_pins intellight_database_0/Droad3]
connect_bd_net [get_bd_pins intellight_database_0/rd_addr] [get_bd_pins action_ram_wrapper_0/rd_addr]
connect_bd_net [get_bd_pins intellight_database_0/wr_addr] [get_bd_pins comm_ram/wr_addr]
connect_bd_net [get_bd_pins intellight_database_0/Dnew] [get_bd_pins comm_ram/Dnew]
connect_bd_net [get_bd_pins intellight_database_0/wen_bram] [get_bd_pins comm_ram/wen]
connect_bd_net [get_bd_ports wen0] [get_bd_pins intellight_database_0/wen0]
connect_bd_net [get_bd_ports wen1] [get_bd_pins intellight_database_0/wen1]
connect_bd_net [get_bd_ports wen2] [get_bd_pins intellight_database_0/wen2]
connect_bd_net [get_bd_ports wen3] [get_bd_pins intellight_database_0/wen3]
save_bd_design
WARNING: [BD 41-597] NET <CU_0_finish> has no source
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\intellight_v2\intellight_v2.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/ui/bd_4677885b.ui> 
regenerate_bd_layout
delete_bd_objs [get_bd_ports idle]
regenerate_bd_layout
delete_bd_objs [get_bd_ports wen0]
delete_bd_objs [get_bd_ports wen1]
delete_bd_objs [get_bd_ports wen3]
delete_bd_objs [get_bd_ports wen2]
save_bd_design
WARNING: [BD 41-597] NET <CU_0_finish> has no source
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\intellight_v2\intellight_v2.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/ui/bd_4677885b.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  3 17:49:27 2022...
