// Seed: 2260981082
module module_0 #(
    parameter id_1 = 32'd35
);
  wire _id_1, id_2[id_1 : id_1];
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_4;
  module_0 modCall_1 ();
endmodule
module module_2 ();
  wire id_1;
  reg id_2, id_3, id_4;
  always begin : LABEL_0
    id_4#(
        .id_4(1),
        .id_3(1),
        .id_2(1),
        .id_3(-1'b0),
        .id_4(1'b0),
        .id_2(1'b0),
        .id_4(1'b0)
    ) <= -1;
    id_4 = -1;
  end
  module_0 modCall_1 ();
endmodule
