<<<<<<< HEAD

Timing Report for STAMP

//  Project = df4iah_10mhz_ref_osc_v2
//  Family  = lc4k
//  Device  = LC4032V
//  Speed   = -7.5
//  Voltage = 3.3
//  Operating Condition = IND
//  Data sheet version  = 3.2

//  Pass Bidirection = OFF
//  Pass S/R = OFF
//  Pass Latch = OFF
//  T_SU Endpoints D/T inputs = ON
//  T_SU Endpoints CE inputs = OFF
//  T_SU Endpoints S/R inputs = OFF
//  T_SU Endpoints RAM gated = ON
//  Fmax of CE = ON
//  Fmax of RAM = ON

//  Location(From => To)
//    Pin number: numeric number preceded by "p", BGA number as is
//    Macrocell number: Segment#,GLB#,Macrocell#
//                      Segment#: starts from 0 (if applicable)
//                      GLB#: starts from A..Z, AA..ZZ
//                      Macrocell#: starts from 0 to 31


Section IO
  //DESTINATION NODES;
  C_2MHZ5 [out]
  C_5MHZ [out]
  C_OUT1 [out]
  C_OUT2 [out]
  GATE_TRIG [out]
  GPS_REG [out]
  GPS_RXD [out]
  ISP_RXD [out]
  MCU_RXD [out]
  PHASE_RSFF [out]
  PWM_PULL_OUT [out]
  RSFF_CLK [out]
  C_2MHZ5.C [reg]
  C_5MHZ.C [reg]
  GPS_REG.C [reg]
  capture_0_PHASE_RSFF_A_loc.C [reg]
  capture_0_PHASE_RSFF_B_loc.C [reg]
  clock_div_0_C_1MHZ_r.C [reg]
  clock_div_0_UINT5_0_.C [reg]
  clock_div_0_UINT5_1_.C [reg]
  clock_div_0_UINT5_2_.C [reg]
  clock_div_0_UINT_0_.C [reg]
  C_2MHZ5.D [reg]
  C_5MHZ.D [reg]
  GPS_REG.D [reg]
  capture_0_PHASE_RSFF_A_loc.D [reg]
  capture_0_PHASE_RSFF_B_loc.D [reg]
  clock_div_0_C_1MHZ_r.D [reg]
  clock_div_0_UINT5_0_.D [reg]
  clock_div_0_UINT5_1_.D [reg]
  clock_div_0_UINT5_2_.D [reg]
  clock_div_0_UINT_0_.D [reg]

  //SOURCE NODES;
  C_10KHZ [in]
  C_20MHZ [in]
  C_PPS [in]
  GPS_TXD [in]
  ISP_TXD [in]
  MCU_TXD [in]
  PWM_PULL_IN [in]
  RESETn [in]
  SER_GPS [in]
  SYNC [in]
  C_2MHZ5.Q [reg]
  C_5MHZ.Q [reg]
  GPS_REG.Q [reg]
  capture_0_PHASE_RSFF_A_loc.Q [reg]
  capture_0_PHASE_RSFF_B_loc.Q [reg]
  clock_div_0_C_1MHZ_r.Q [reg]
  clock_div_0_UINT5_0_.Q [reg]
  clock_div_0_UINT5_1_.Q [reg]
  clock_div_0_UINT5_2_.Q [reg]
  clock_div_0_UINT_0_.Q [reg]


Section fMAX

  Maximum Operating Frequency: 166.67 MHz
  Clock Source From:           C_20MHZ
  Logic Levels:                1
  Path Delay:                  6.00 ns
  Path Expansion                                Source                        Destination
  ==============                                ======                        ===========
   0.67  tCOi                                   clock_div_0_UINT_0_.C         clock_div_0_UINT_0_.Q
   3.76  tFBK+tROUTE+tBLA+tMCELL                clock_div_0_UINT_0_.Q         C_2MHZ5.D
   1.57  tS                                     C_2MHZ5.D                     C_2MHZ5.C
 
  Clock Source From: C_20MHZ
  Delay         Level   Location(From => To)    Source                        Destination                   Destination_Clock
  =====         =====   ====================    ======                        ===========                   =================
   6.00           1      A4       =>  B0        clock_div_0_UINT_0_.C         C_2MHZ5.D                     C_20MHZ
   6.00           1      A4       =>  B7        clock_div_0_UINT_0_.C         C_5MHZ.D                      C_20MHZ
   6.00           1      A4       =>  A4        clock_div_0_UINT_0_.C         clock_div_0_UINT_0_.D         C_20MHZ
   5.95           1      B0       =>  B0        C_2MHZ5.C                     C_2MHZ5.D                     C_20MHZ
   5.95           1      B7       =>  B0        C_5MHZ.C                      C_2MHZ5.D                     C_20MHZ
   5.95           1      B7       =>  B7        C_5MHZ.C                      C_5MHZ.D                      C_20MHZ
   5.75           1      B3       =>  A2        clock_div_0_UINT5_1_.C        clock_div_0_C_1MHZ_r.D         
   5.75           1      B3       =>  B5        clock_div_0_UINT5_1_.C        clock_div_0_UINT5_0_.D         
   5.75           1      B3       =>  B3        clock_div_0_UINT5_1_.C        clock_div_0_UINT5_1_.D         
   5.75           1      B3       =>  B6        clock_div_0_UINT5_1_.C        clock_div_0_UINT5_2_.D         
   5.75           1      B6       =>  A2        clock_div_0_UINT5_2_.C        clock_div_0_C_1MHZ_r.D         
   5.75           1      B6       =>  B5        clock_div_0_UINT5_2_.C        clock_div_0_UINT5_0_.D         
   5.75           1      B6       =>  B6        clock_div_0_UINT5_2_.C        clock_div_0_UINT5_2_.D         
   5.70           1      A2       =>  A2        clock_div_0_C_1MHZ_r.C        clock_div_0_C_1MHZ_r.D         
   5.70           1      B5       =>  B5        clock_div_0_UINT5_0_.C        clock_div_0_UINT5_0_.D         
   5.70           1      B5       =>  B3        clock_div_0_UINT5_0_.C        clock_div_0_UINT5_1_.D         
   5.70           1      B5       =>  B6        clock_div_0_UINT5_0_.C        clock_div_0_UINT5_2_.D         


Section tSU

   tSU,    tHD   Level   Location(From => To)    Source                        Destination                   Reference_Clock
  ===========   =====   ====================    ======                        ===========                   ===============
- 3.00,  7.30     1     p16       =>  B8        C_PPS                         GPS_REG.D                     SYNC


Section tPD

   Delay         Level   Location(From => To)    Source                        Destination
  =====         =====   ====================    ======                        ===========
   9.25           1     p9        => p22        MCU_TXD                       ISP_RXD
   9.20           1     p7        => p8         GPS_TXD                       MCU_RXD
   9.20           1     p21       => p8         ISP_TXD                       MCU_RXD
   9.20           1     p13       => p8         SER_GPS                       MCU_RXD
   8.25           1     p16       => p31        C_PPS                         GATE_TRIG
   8.25           1     p16       => p30        C_PPS                         RSFF_CLK
   8.25           1     p9        => p4         MCU_TXD                       GPS_RXD
   8.25           1     p44       => p31        RESETn                        GATE_TRIG
   8.20           1     p17       => p40        C_10KHZ                       C_OUT1
   8.20           1     p17       => p41        C_10KHZ                       C_OUT2
   8.20           1     p42       => p43        PWM_PULL_IN                   PWM_PULL_OUT
   8.20           1     p13       => p4         SER_GPS                       GPS_RXD


Section tCO

     tCO         Level   Location(From => To)    Source                        Destination                   Register_Clock
    ===         =====   ====================    ======                        ===========                   ==============
  12.30           2     p16       => p35        C_PPS                         PHASE_RSFF                    capture_0_PHASE_RSFF_A_loc.C
  12.30           2     p16       => p35        C_PPS                         PHASE_RSFF                    capture_0_PHASE_RSFF_B_loc.C
  12.05           1     p16       => p29        C_PPS                         GPS_REG                       GPS_REG.C
   9.70           2     p39       => p40        C_20MHZ                       C_OUT1                        clock_div_0_UINT_0_.C
   9.70           2     p39       => p41        C_20MHZ                       C_OUT2                        clock_div_0_UINT_0_.C
   4.70           1     p39       => p38        C_20MHZ                       C_2MHZ5                       C_2MHZ5.C
   4.70           1     p39       => p26        C_20MHZ                       C_5MHZ                        C_5MHZ.C
=======

Timing Report for STAMP

//  Project = df4iah_10mhz_ref_osc_v2
//  Family  = lc4k
//  Device  = LC4032V
//  Speed   = -7.5
//  Voltage = 3.3
//  Operating Condition = IND
//  Data sheet version  = 3.2

//  Pass Bidirection = OFF
//  Pass S/R = OFF
//  Pass Latch = OFF
//  T_SU Endpoints D/T inputs = ON
//  T_SU Endpoints CE inputs = OFF
//  T_SU Endpoints S/R inputs = OFF
//  T_SU Endpoints RAM gated = ON
//  Fmax of CE = ON
//  Fmax of RAM = ON

//  Location(From => To)
//    Pin number: numeric number preceded by "p", BGA number as is
//    Macrocell number: Segment#,GLB#,Macrocell#
//                      Segment#: starts from 0 (if applicable)
//                      GLB#: starts from A..Z, AA..ZZ
//                      Macrocell#: starts from 0 to 31


Section IO
  //DESTINATION NODES;
  C_250KHZ [out]
  C_OUT1 [out]
  C_OUT2 [out]
  GATE_TRIG [out]
  GPS_REG [out]
  GPS_RXD [out]
  ISP_RXD [out]
  MCU_RXD [out]
  PHASE_RSFF [out]
  PWM_PULL_OUT [out]
  RSFF_CLK [out]
  C_250KHZ.C [reg]
  GPS_REG.C [reg]
  capture_0_PHASE_RSFF_A_loc.C [reg]
  capture_0_PHASE_RSFF_B_loc.C [reg]
  clock_div_0_C_1MHZ_r.C [reg]
  clock_div_0_C_10MHZ_r.C [reg]
  clock_div_0_C_500KHZ_r.C [reg]
  clock_div_0_UINT2MHZ_0_.C [reg]
  clock_div_0_UINT2MHZ_1_.C [reg]
  clock_div_0_UINT2MHZ_2_.C [reg]
  C_250KHZ.T [reg]
  GPS_REG.D [reg]
  capture_0_PHASE_RSFF_A_loc.D [reg]
  capture_0_PHASE_RSFF_B_loc.D [reg]
  clock_div_0_C_1MHZ_r.D.X1 [reg]
  clock_div_0_C_1MHZ_r.D.X2 [reg]
  clock_div_0_C_10MHZ_r.D [reg]
  clock_div_0_C_500KHZ_r.T [reg]
  clock_div_0_UINT2MHZ_0_.CE [reg]
  clock_div_0_UINT2MHZ_0_.D [reg]
  clock_div_0_UINT2MHZ_1_.CE [reg]
  clock_div_0_UINT2MHZ_1_.D [reg]
  clock_div_0_UINT2MHZ_2_.CE [reg]
  clock_div_0_UINT2MHZ_2_.D [reg]

  //SOURCE NODES;
  C_10KHZ [in]
  C_20MHZ [in]
  C_PPS [in]
  GPS_TXD [in]
  ISP_TXD [in]
  MCU_TXD [in]
  PWM_PULL_IN [in]
  RESETn [in]
  SER_GPS [in]
  SYNC [in]
  C_250KHZ.Q [reg]
  GPS_REG.Q [reg]
  capture_0_PHASE_RSFF_A_loc.Q [reg]
  capture_0_PHASE_RSFF_B_loc.Q [reg]
  clock_div_0_C_1MHZ_r.Q [reg]
  clock_div_0_C_10MHZ_r.Q [reg]
  clock_div_0_C_500KHZ_r.Q [reg]
  clock_div_0_UINT2MHZ_0_.Q [reg]
  clock_div_0_UINT2MHZ_1_.Q [reg]
  clock_div_0_UINT2MHZ_2_.Q [reg]


Section fMAX

  Maximum Operating Frequency: 157.48 MHz
  Clock Source From:           C_20MHZ
  Logic Levels:                1
  Path Delay:                  6.35 ns
  Path Expansion                                Source                        Destination
  ==============                                ======                        ===========
   0.67  tCOi                                   clock_div_0_C_10MHZ_r.C       clock_div_0_C_10MHZ_r.Q
   3.43  tFBK+tROUTE+tBLA+tBCLK                 clock_div_0_C_10MHZ_r.Q       clock_div_0_UINT2MHZ_0_.CE
   2.25  tCES                                   clock_div_0_UINT2MHZ_0_.CE    clock_div_0_UINT2MHZ_0_.C
 
  Clock Source From: C_20MHZ
  Delay         Level   Location(From => To)    Source                        Destination                   Destination_Clock
  =====         =====   ====================    ======                        ===========                   =================
   6.35           1      B10      =>  B9        clock_div_0_C_10MHZ_r.C       clock_div_0_UINT2MHZ_0_.CE    C_20MHZ
   6.35           1      B10      =>  B7        clock_div_0_C_10MHZ_r.C       clock_div_0_UINT2MHZ_1_.CE    C_20MHZ
   6.35           1      B10      =>  B5        clock_div_0_C_10MHZ_r.C       clock_div_0_UINT2MHZ_2_.CE    C_20MHZ
   6.20           1      B6       =>  B3        clock_div_0_C_1MHZ_r.C        C_250KHZ.T                    C_20MHZ
   6.20           1      B6       =>  B11       clock_div_0_C_1MHZ_r.C        clock_div_0_C_500KHZ_r.T      C_20MHZ
   6.20           1      B10      =>  B3        clock_div_0_C_10MHZ_r.C       C_250KHZ.T                    C_20MHZ
   6.20           1      B10      =>  B11       clock_div_0_C_10MHZ_r.C       clock_div_0_C_500KHZ_r.T      C_20MHZ
   6.15           1      B11      =>  B3        clock_div_0_C_500KHZ_r.C      C_250KHZ.T                    C_20MHZ
   6.15           1      B9       =>  B3        clock_div_0_UINT2MHZ_0_.C     C_250KHZ.T                    C_20MHZ
   6.15           1      B9       =>  B11       clock_div_0_UINT2MHZ_0_.C     clock_div_0_C_500KHZ_r.T      C_20MHZ
   6.15           1      B7       =>  B3        clock_div_0_UINT2MHZ_1_.C     C_250KHZ.T                    C_20MHZ
   6.15           1      B7       =>  B11       clock_div_0_UINT2MHZ_1_.C     clock_div_0_C_500KHZ_r.T      C_20MHZ
   6.15           1      B5       =>  B3        clock_div_0_UINT2MHZ_2_.C     C_250KHZ.T                    C_20MHZ
   6.15           1      B5       =>  B11       clock_div_0_UINT2MHZ_2_.C     clock_div_0_C_500KHZ_r.T      C_20MHZ
   6.00           1      B6       =>  B6        clock_div_0_C_1MHZ_r.C        clock_div_0_C_1MHZ_r.D.X1     C_20MHZ
   6.00           1      B10      =>  B6        clock_div_0_C_10MHZ_r.C       clock_div_0_C_1MHZ_r.D.X2     C_20MHZ
   6.00           1      B10      =>  B10       clock_div_0_C_10MHZ_r.C       clock_div_0_C_10MHZ_r.D       C_20MHZ
   5.95           1      B9       =>  B6        clock_div_0_UINT2MHZ_0_.C     clock_div_0_C_1MHZ_r.D.X2     C_20MHZ
   5.95           1      B9       =>  B9        clock_div_0_UINT2MHZ_0_.C     clock_div_0_UINT2MHZ_0_.D     C_20MHZ
   5.95           1      B9       =>  B7        clock_div_0_UINT2MHZ_0_.C     clock_div_0_UINT2MHZ_1_.D     C_20MHZ
   5.95           1      B9       =>  B5        clock_div_0_UINT2MHZ_0_.C     clock_div_0_UINT2MHZ_2_.D     C_20MHZ
   5.95           1      B7       =>  B6        clock_div_0_UINT2MHZ_1_.C     clock_div_0_C_1MHZ_r.D.X2     C_20MHZ
   5.95           1      B7       =>  B9        clock_div_0_UINT2MHZ_1_.C     clock_div_0_UINT2MHZ_0_.D     C_20MHZ
   5.95           1      B7       =>  B7        clock_div_0_UINT2MHZ_1_.C     clock_div_0_UINT2MHZ_1_.D     C_20MHZ
   5.95           1      B7       =>  B5        clock_div_0_UINT2MHZ_1_.C     clock_div_0_UINT2MHZ_2_.D     C_20MHZ
   5.95           1      B5       =>  B6        clock_div_0_UINT2MHZ_2_.C     clock_div_0_C_1MHZ_r.D.X2     C_20MHZ
   5.95           1      B5       =>  B9        clock_div_0_UINT2MHZ_2_.C     clock_div_0_UINT2MHZ_0_.D     C_20MHZ
   5.95           1      B5       =>  B5        clock_div_0_UINT2MHZ_2_.C     clock_div_0_UINT2MHZ_2_.D     C_20MHZ


Section tSU

   tSU,    tHD   Level   Location(From => To)    Source                        Destination                   Reference_Clock
  ===========   =====   ====================    ======                        ===========                   ===============
- 3.00,  7.30     1     p16       =>  B8        C_PPS                         GPS_REG.D                     SYNC


Section tPD

   Delay         Level   Location(From => To)    Source                        Destination
  =====         =====   ====================    ======                        ===========
   9.25           1     p9        => p22        MCU_TXD                       ISP_RXD
   9.20           1     p7        => p8         GPS_TXD                       MCU_RXD
   9.20           1     p21       => p8         ISP_TXD                       MCU_RXD
   9.20           1     p13       => p8         SER_GPS                       MCU_RXD
   8.25           1     p16       => p31        C_PPS                         GATE_TRIG
   8.25           1     p16       => p30        C_PPS                         RSFF_CLK
   8.25           1     p9        => p4         MCU_TXD                       GPS_RXD
   8.20           1     p17       => p40        C_10KHZ                       C_OUT1
   8.20           1     p17       => p41        C_10KHZ                       C_OUT2
   8.20           1     p42       => p43        PWM_PULL_IN                   PWM_PULL_OUT
   8.20           1     p44       => p31        RESETn                        GATE_TRIG
   8.20           1     p13       => p4         SER_GPS                       GPS_RXD


Section tCO

     tCO         Level   Location(From => To)    Source                        Destination                   Register_Clock
    ===         =====   ====================    ======                        ===========                   ==============
  12.30           2     p16       => p35        C_PPS                         PHASE_RSFF                    capture_0_PHASE_RSFF_A_loc.C
  12.30           2     p16       => p35        C_PPS                         PHASE_RSFF                    capture_0_PHASE_RSFF_B_loc.C
  12.05           1     p16       => p29        C_PPS                         GPS_REG                       GPS_REG.C
   9.70           2     p39       => p40        C_20MHZ                       C_OUT1                        clock_div_0_C_1MHZ_r.C
   9.70           2     p39       => p40        C_20MHZ                       C_OUT1                        clock_div_0_C_10MHZ_r.C
   9.70           2     p39       => p41        C_20MHZ                       C_OUT2                        clock_div_0_C_10MHZ_r.C
   9.70           2     p39       => p41        C_20MHZ                       C_OUT2                        clock_div_0_C_1MHZ_r.C
   4.70           1     p39       => p38        C_20MHZ                       C_250KHZ                      C_250KHZ.C
>>>>>>> origin/HW_V2.3.1
