|flappydoge
horiz_sync_out <= VGA_SYNC:inst8.horiz_sync_out
clk => altpll0:inst2.inclk0
mouse_data <> MOUSE:inst4.mouse_data
mouse_clk <> MOUSE:inst4.mouse_clk
pb0 => game_state:inst1.bt0
pb1 => game_state:inst1.bt1
sw0 => game_state:inst1.sw0
sw9 => background:inst.sw9
sw9 => background_rom:inst5.sw9
sw9 => eve_background_rom:inst6.sw9
vert_sync_out <= v_sync.DB_MAX_OUTPUT_PORT_TYPE
blue_out[0] <= VGA_SYNC:inst8.blue_out[0]
blue_out[1] <= VGA_SYNC:inst8.blue_out[1]
blue_out[2] <= VGA_SYNC:inst8.blue_out[2]
blue_out[3] <= VGA_SYNC:inst8.blue_out[3]
green_out[0] <= VGA_SYNC:inst8.green_out[0]
green_out[1] <= VGA_SYNC:inst8.green_out[1]
green_out[2] <= VGA_SYNC:inst8.green_out[2]
green_out[3] <= VGA_SYNC:inst8.green_out[3]
red_out[0] <= VGA_SYNC:inst8.red_out[0]
red_out[1] <= VGA_SYNC:inst8.red_out[1]
red_out[2] <= VGA_SYNC:inst8.red_out[2]
red_out[3] <= VGA_SYNC:inst8.red_out[3]
seg0[0] <= lifeto7seg:inst10.lifeout[0]
seg0[1] <= lifeto7seg:inst10.lifeout[1]
seg0[2] <= lifeto7seg:inst10.lifeout[2]
seg0[3] <= lifeto7seg:inst10.lifeout[3]
seg0[4] <= lifeto7seg:inst10.lifeout[4]
seg0[5] <= lifeto7seg:inst10.lifeout[5]
seg0[6] <= lifeto7seg:inst10.lifeout[6]
seg0[7] <= lifeto7seg:inst10.lifeout[7]
seg1[0] <= fto7seg:inst15.lifeout[0]
seg1[1] <= fto7seg:inst15.lifeout[1]
seg1[2] <= fto7seg:inst15.lifeout[2]
seg1[3] <= fto7seg:inst15.lifeout[3]
seg1[4] <= fto7seg:inst15.lifeout[4]
seg1[5] <= fto7seg:inst15.lifeout[5]
seg1[6] <= fto7seg:inst15.lifeout[6]
seg1[7] <= fto7seg:inst15.lifeout[7]
seg2[0] <= ito7seg:inst12.lifeout[0]
seg2[1] <= ito7seg:inst12.lifeout[1]
seg2[2] <= ito7seg:inst12.lifeout[2]
seg2[3] <= ito7seg:inst12.lifeout[3]
seg2[4] <= ito7seg:inst12.lifeout[4]
seg2[5] <= ito7seg:inst12.lifeout[5]
seg2[6] <= ito7seg:inst12.lifeout[6]
seg2[7] <= ito7seg:inst12.lifeout[7]
seg3[0] <= lto7seg:inst14.lifeout[0]
seg3[1] <= lto7seg:inst14.lifeout[1]
seg3[2] <= lto7seg:inst14.lifeout[2]
seg3[3] <= lto7seg:inst14.lifeout[3]
seg3[4] <= lto7seg:inst14.lifeout[4]
seg3[5] <= lto7seg:inst14.lifeout[5]
seg3[6] <= lto7seg:inst14.lifeout[6]
seg3[7] <= lto7seg:inst14.lifeout[7]


|flappydoge|VGA_SYNC:inst8
clock_25Mhz => vert_sync_out~reg0.CLK
clock_25Mhz => horiz_sync_out~reg0.CLK
clock_25Mhz => blue_out[0]~reg0.CLK
clock_25Mhz => blue_out[1]~reg0.CLK
clock_25Mhz => blue_out[2]~reg0.CLK
clock_25Mhz => blue_out[3]~reg0.CLK
clock_25Mhz => green_out[0]~reg0.CLK
clock_25Mhz => green_out[1]~reg0.CLK
clock_25Mhz => green_out[2]~reg0.CLK
clock_25Mhz => green_out[3]~reg0.CLK
clock_25Mhz => red_out[0]~reg0.CLK
clock_25Mhz => red_out[1]~reg0.CLK
clock_25Mhz => red_out[2]~reg0.CLK
clock_25Mhz => red_out[3]~reg0.CLK
clock_25Mhz => pixel_row[0]~reg0.CLK
clock_25Mhz => pixel_row[1]~reg0.CLK
clock_25Mhz => pixel_row[2]~reg0.CLK
clock_25Mhz => pixel_row[3]~reg0.CLK
clock_25Mhz => pixel_row[4]~reg0.CLK
clock_25Mhz => pixel_row[5]~reg0.CLK
clock_25Mhz => pixel_row[6]~reg0.CLK
clock_25Mhz => pixel_row[7]~reg0.CLK
clock_25Mhz => pixel_row[8]~reg0.CLK
clock_25Mhz => pixel_row[9]~reg0.CLK
clock_25Mhz => video_on_v.CLK
clock_25Mhz => pixel_column[0]~reg0.CLK
clock_25Mhz => pixel_column[1]~reg0.CLK
clock_25Mhz => pixel_column[2]~reg0.CLK
clock_25Mhz => pixel_column[3]~reg0.CLK
clock_25Mhz => pixel_column[4]~reg0.CLK
clock_25Mhz => pixel_column[5]~reg0.CLK
clock_25Mhz => pixel_column[6]~reg0.CLK
clock_25Mhz => pixel_column[7]~reg0.CLK
clock_25Mhz => pixel_column[8]~reg0.CLK
clock_25Mhz => pixel_column[9]~reg0.CLK
clock_25Mhz => video_on_h.CLK
clock_25Mhz => vert_sync.CLK
clock_25Mhz => v_count[0].CLK
clock_25Mhz => v_count[1].CLK
clock_25Mhz => v_count[2].CLK
clock_25Mhz => v_count[3].CLK
clock_25Mhz => v_count[4].CLK
clock_25Mhz => v_count[5].CLK
clock_25Mhz => v_count[6].CLK
clock_25Mhz => v_count[7].CLK
clock_25Mhz => v_count[8].CLK
clock_25Mhz => v_count[9].CLK
clock_25Mhz => horiz_sync.CLK
clock_25Mhz => h_count[0].CLK
clock_25Mhz => h_count[1].CLK
clock_25Mhz => h_count[2].CLK
clock_25Mhz => h_count[3].CLK
clock_25Mhz => h_count[4].CLK
clock_25Mhz => h_count[5].CLK
clock_25Mhz => h_count[6].CLK
clock_25Mhz => h_count[7].CLK
clock_25Mhz => h_count[8].CLK
clock_25Mhz => h_count[9].CLK
red[0] => red_out.DATAB
red[1] => red_out.DATAB
red[2] => red_out.DATAB
red[3] => red_out.DATAB
green[0] => green_out.DATAB
green[1] => green_out.DATAB
green[2] => green_out.DATAB
green[3] => green_out.DATAB
blue[0] => blue_out.DATAB
blue[1] => blue_out.DATAB
blue[2] => blue_out.DATAB
blue[3] => blue_out.DATAB
red_out[0] <= red_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[1] <= red_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[2] <= red_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_out[3] <= red_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[0] <= green_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[1] <= green_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[2] <= green_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_out[3] <= green_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[0] <= blue_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[1] <= blue_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[2] <= blue_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
blue_out[3] <= blue_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
horiz_sync_out <= horiz_sync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
vert_sync_out <= vert_sync_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[0] <= pixel_row[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[1] <= pixel_row[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[2] <= pixel_row[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[3] <= pixel_row[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[4] <= pixel_row[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[5] <= pixel_row[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[6] <= pixel_row[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[7] <= pixel_row[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[8] <= pixel_row[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[9] <= pixel_row[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[0] <= pixel_column[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[1] <= pixel_column[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[2] <= pixel_column[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[3] <= pixel_column[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[4] <= pixel_column[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[5] <= pixel_column[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[6] <= pixel_column[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[7] <= pixel_column[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[8] <= pixel_column[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_column[9] <= pixel_column[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|flappydoge|altpll0:inst2
areset => altpll:altpll_component.areset
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
locked <= altpll:altpll_component.locked


|flappydoge|altpll0:inst2|altpll:altpll_component
inclk[0] => altpll0_altpll:auto_generated.inclk[0]
inclk[1] => altpll0_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => altpll0_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= altpll0_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|flappydoge|altpll0:inst2|altpll:altpll_component|altpll0_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|flappydoge|background:inst
clock_25Mhz => ~NO_FANOUT~
vert_sync => gift_enable.CLK
vert_sync => lives_number[0].CLK
vert_sync => lives_number[1].CLK
vert_sync => lives_number[2].CLK
vert_sync => lives_number[3].CLK
vert_sync => pipe3_Enable.CLK
vert_sync => pipe2_Enable.CLK
vert_sync => pipe1_Enable.CLK
vert_sync => pipe_x_pos[0].CLK
vert_sync => pipe_x_pos[1].CLK
vert_sync => pipe_x_pos[2].CLK
vert_sync => pipe_x_pos[3].CLK
vert_sync => pipe_x_pos[4].CLK
vert_sync => pipe_x_pos[5].CLK
vert_sync => pipe_x_pos[6].CLK
vert_sync => pipe_x_pos[7].CLK
vert_sync => pipe_x_pos[8].CLK
vert_sync => pipe_x_pos[9].CLK
vert_sync => pipe_x_pos[10].CLK
vert_sync => pipe2_x_pos[0].CLK
vert_sync => pipe2_x_pos[1].CLK
vert_sync => pipe2_x_pos[2].CLK
vert_sync => pipe2_x_pos[3].CLK
vert_sync => pipe2_x_pos[4].CLK
vert_sync => pipe2_x_pos[5].CLK
vert_sync => pipe2_x_pos[6].CLK
vert_sync => pipe2_x_pos[7].CLK
vert_sync => pipe2_x_pos[8].CLK
vert_sync => pipe2_x_pos[9].CLK
vert_sync => pipe2_x_pos[10].CLK
vert_sync => pipe3_x_pos[0].CLK
vert_sync => pipe3_x_pos[1].CLK
vert_sync => pipe3_x_pos[2].CLK
vert_sync => pipe3_x_pos[3].CLK
vert_sync => pipe3_x_pos[4].CLK
vert_sync => pipe3_x_pos[5].CLK
vert_sync => pipe3_x_pos[6].CLK
vert_sync => pipe3_x_pos[7].CLK
vert_sync => pipe3_x_pos[8].CLK
vert_sync => pipe3_x_pos[9].CLK
vert_sync => pipe3_x_pos[10].CLK
ball_on => Colour_Setting.IN1
state_in[0] => Equal8.IN3
state_in[0] => Equal9.IN3
state_in[0] => Equal10.IN3
state_in[1] => Equal8.IN2
state_in[1] => Equal9.IN2
state_in[1] => Equal10.IN2
pixel_row[0] => Add7.IN20
pixel_row[0] => LessThan3.IN22
pixel_row[0] => LessThan4.IN10
pixel_row[0] => LessThan5.IN22
pixel_row[0] => LessThan8.IN10
pixel_row[0] => LessThan9.IN22
pixel_row[0] => LessThan12.IN10
pixel_row[0] => LessThan13.IN22
pixel_row[1] => Add7.IN19
pixel_row[1] => LessThan3.IN21
pixel_row[1] => LessThan4.IN9
pixel_row[1] => LessThan5.IN21
pixel_row[1] => LessThan8.IN9
pixel_row[1] => LessThan9.IN21
pixel_row[1] => LessThan12.IN9
pixel_row[1] => LessThan13.IN21
pixel_row[2] => Add7.IN18
pixel_row[2] => LessThan3.IN20
pixel_row[2] => LessThan4.IN8
pixel_row[2] => LessThan5.IN20
pixel_row[2] => LessThan8.IN8
pixel_row[2] => LessThan9.IN20
pixel_row[2] => LessThan12.IN8
pixel_row[2] => LessThan13.IN20
pixel_row[3] => Add7.IN17
pixel_row[3] => LessThan3.IN19
pixel_row[3] => LessThan4.IN7
pixel_row[3] => LessThan5.IN19
pixel_row[3] => LessThan8.IN7
pixel_row[3] => LessThan9.IN19
pixel_row[3] => LessThan12.IN7
pixel_row[3] => LessThan13.IN19
pixel_row[4] => Add7.IN16
pixel_row[4] => LessThan3.IN18
pixel_row[4] => LessThan4.IN6
pixel_row[4] => LessThan5.IN18
pixel_row[4] => LessThan8.IN6
pixel_row[4] => LessThan9.IN18
pixel_row[4] => LessThan12.IN6
pixel_row[4] => LessThan13.IN18
pixel_row[5] => Add7.IN15
pixel_row[5] => LessThan3.IN17
pixel_row[5] => LessThan4.IN5
pixel_row[5] => LessThan5.IN17
pixel_row[5] => LessThan8.IN5
pixel_row[5] => LessThan9.IN17
pixel_row[5] => LessThan12.IN5
pixel_row[5] => LessThan13.IN17
pixel_row[6] => Add7.IN14
pixel_row[6] => LessThan3.IN16
pixel_row[6] => LessThan4.IN4
pixel_row[6] => LessThan5.IN16
pixel_row[6] => LessThan8.IN4
pixel_row[6] => LessThan9.IN16
pixel_row[6] => LessThan12.IN4
pixel_row[6] => LessThan13.IN16
pixel_row[7] => Add7.IN13
pixel_row[7] => LessThan3.IN15
pixel_row[7] => LessThan4.IN3
pixel_row[7] => LessThan5.IN15
pixel_row[7] => LessThan8.IN3
pixel_row[7] => LessThan9.IN15
pixel_row[7] => LessThan12.IN3
pixel_row[7] => LessThan13.IN15
pixel_row[8] => Add7.IN12
pixel_row[8] => LessThan3.IN14
pixel_row[8] => LessThan4.IN2
pixel_row[8] => LessThan5.IN14
pixel_row[8] => LessThan8.IN2
pixel_row[8] => LessThan9.IN14
pixel_row[8] => LessThan12.IN2
pixel_row[8] => LessThan13.IN14
pixel_row[9] => Add7.IN11
pixel_row[9] => LessThan3.IN13
pixel_row[9] => LessThan4.IN1
pixel_row[9] => LessThan5.IN13
pixel_row[9] => LessThan8.IN1
pixel_row[9] => LessThan9.IN13
pixel_row[9] => LessThan12.IN1
pixel_row[9] => LessThan13.IN13
pixel_column[0] => Add4.IN22
pixel_column[0] => LessThan1.IN24
pixel_column[0] => LessThan6.IN11
pixel_column[0] => LessThan7.IN24
pixel_column[0] => LessThan10.IN11
pixel_column[0] => LessThan11.IN24
pixel_column[0] => LessThan14.IN11
pixel_column[0] => LessThan15.IN24
pixel_column[1] => Add4.IN21
pixel_column[1] => LessThan1.IN23
pixel_column[1] => LessThan6.IN10
pixel_column[1] => LessThan7.IN23
pixel_column[1] => LessThan10.IN10
pixel_column[1] => LessThan11.IN23
pixel_column[1] => LessThan14.IN10
pixel_column[1] => LessThan15.IN23
pixel_column[2] => Add4.IN20
pixel_column[2] => LessThan1.IN22
pixel_column[2] => LessThan6.IN9
pixel_column[2] => LessThan7.IN22
pixel_column[2] => LessThan10.IN9
pixel_column[2] => LessThan11.IN22
pixel_column[2] => LessThan14.IN9
pixel_column[2] => LessThan15.IN22
pixel_column[3] => Add4.IN19
pixel_column[3] => LessThan1.IN21
pixel_column[3] => LessThan6.IN8
pixel_column[3] => LessThan7.IN21
pixel_column[3] => LessThan10.IN8
pixel_column[3] => LessThan11.IN21
pixel_column[3] => LessThan14.IN8
pixel_column[3] => LessThan15.IN21
pixel_column[4] => Add4.IN18
pixel_column[4] => LessThan1.IN20
pixel_column[4] => LessThan6.IN7
pixel_column[4] => LessThan7.IN20
pixel_column[4] => LessThan10.IN7
pixel_column[4] => LessThan11.IN20
pixel_column[4] => LessThan14.IN7
pixel_column[4] => LessThan15.IN20
pixel_column[5] => Add4.IN17
pixel_column[5] => LessThan1.IN19
pixel_column[5] => LessThan6.IN6
pixel_column[5] => LessThan7.IN19
pixel_column[5] => LessThan10.IN6
pixel_column[5] => LessThan11.IN19
pixel_column[5] => LessThan14.IN6
pixel_column[5] => LessThan15.IN19
pixel_column[6] => Add4.IN16
pixel_column[6] => LessThan1.IN18
pixel_column[6] => LessThan6.IN5
pixel_column[6] => LessThan7.IN18
pixel_column[6] => LessThan10.IN5
pixel_column[6] => LessThan11.IN18
pixel_column[6] => LessThan14.IN5
pixel_column[6] => LessThan15.IN18
pixel_column[7] => Add4.IN15
pixel_column[7] => LessThan1.IN17
pixel_column[7] => LessThan6.IN4
pixel_column[7] => LessThan7.IN17
pixel_column[7] => LessThan10.IN4
pixel_column[7] => LessThan11.IN17
pixel_column[7] => LessThan14.IN4
pixel_column[7] => LessThan15.IN17
pixel_column[8] => Add4.IN14
pixel_column[8] => LessThan1.IN16
pixel_column[8] => LessThan6.IN3
pixel_column[8] => LessThan7.IN16
pixel_column[8] => LessThan10.IN3
pixel_column[8] => LessThan11.IN16
pixel_column[8] => LessThan14.IN3
pixel_column[8] => LessThan15.IN16
pixel_column[9] => Add4.IN13
pixel_column[9] => LessThan1.IN15
pixel_column[9] => LessThan6.IN2
pixel_column[9] => LessThan7.IN15
pixel_column[9] => LessThan10.IN2
pixel_column[9] => LessThan11.IN15
pixel_column[9] => LessThan14.IN2
pixel_column[9] => LessThan15.IN15
red[0] <= red.DB_MAX_OUTPUT_PORT_TYPE
red[1] <= red.DB_MAX_OUTPUT_PORT_TYPE
red[2] <= red.DB_MAX_OUTPUT_PORT_TYPE
red[3] <= red.DB_MAX_OUTPUT_PORT_TYPE
green[0] <= green.DB_MAX_OUTPUT_PORT_TYPE
green[1] <= green.DB_MAX_OUTPUT_PORT_TYPE
green[2] <= green.DB_MAX_OUTPUT_PORT_TYPE
green[3] <= green.DB_MAX_OUTPUT_PORT_TYPE
blue[0] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue[1] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue[2] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue[3] <= blue.DB_MAX_OUTPUT_PORT_TYPE
mode => gap_height[9].OUTPUTSELECT
mode => gap_height[8].OUTPUTSELECT
mode => gap_height[7].OUTPUTSELECT
mode => gap_height[6].OUTPUTSELECT
mode => gap_height[5].OUTPUTSELECT
mode => gap_height[4].OUTPUTSELECT
mode => gap_height[3].OUTPUTSELECT
mode => gap_height[2].OUTPUTSELECT
mode => gap_height[1].OUTPUTSELECT
mode => gap_height[0].OUTPUTSELECT
mode => gap_width[10].OUTPUTSELECT
mode => gap_width[9].OUTPUTSELECT
mode => gap_width[8].OUTPUTSELECT
mode => gap_width[7].OUTPUTSELECT
mode => gap_width[6].OUTPUTSELECT
mode => gap_width[5].OUTPUTSELECT
mode => gap_width[4].OUTPUTSELECT
mode => gap_width[3].OUTPUTSELECT
mode => gap_width[2].OUTPUTSELECT
mode => gap_width[1].OUTPUTSELECT
mode => gap_width[0].OUTPUTSELECT
mode => Dead_Gift.IN0
mode => Dead_Gift.IN0
click_n[0] => Add16.IN4
click_n[0] => Add17.IN8
click_n[1] => Add16.IN3
click_n[1] => Add17.IN7
click_n[2] => Add16.IN1
click_n[2] => Add16.IN2
click_n[2] => Add17.IN4
click_n[2] => Add17.IN5
click_n[2] => Add17.IN6
rom_mux => red.OUTPUTSELECT
rom_mux => red.OUTPUTSELECT
rom_mux => red.OUTPUTSELECT
rom_mux => red.OUTPUTSELECT
rom_mux => green.OUTPUTSELECT
rom_mux => green.OUTPUTSELECT
rom_mux => green.OUTPUTSELECT
rom_mux => green.OUTPUTSELECT
rom_mux => blue.OUTPUTSELECT
rom_mux => blue.OUTPUTSELECT
rom_mux => blue.OUTPUTSELECT
rom_mux => blue.OUTPUTSELECT
mouse_Enable => red.OUTPUTSELECT
mouse_Enable => red.OUTPUTSELECT
mouse_Enable => red.OUTPUTSELECT
mouse_Enable => red.OUTPUTSELECT
mouse_Enable => green.OUTPUTSELECT
mouse_Enable => green.OUTPUTSELECT
mouse_Enable => green.OUTPUTSELECT
mouse_Enable => green.OUTPUTSELECT
mouse_Enable => blue.OUTPUTSELECT
mouse_Enable => blue.OUTPUTSELECT
mouse_Enable => blue.OUTPUTSELECT
mouse_Enable => blue.OUTPUTSELECT
speed_up => speed[0].CLK
speed_up => speed[1].CLK
speed_up => speed[2].CLK
speed_up => speed[3].CLK
speed_up => speed[4].CLK
speed_up => speed[5].CLK
speed_up => speed[6].CLK
speed_up => speed[7].CLK
speed_up => speed[8].CLK
score_up <= score_up.DB_MAX_OUTPUT_PORT_TYPE
background_address[0] => blue.DATAA
background_address[1] => blue.DATAA
background_address[2] => blue.DATAA
background_address[3] => blue.DATAA
background_address[4] => green.DATAA
background_address[5] => green.DATAA
background_address[6] => green.DATAA
background_address[7] => green.DATAA
background_address[8] => red.DATAA
background_address[9] => red.DATAA
background_address[10] => red.DATAA
background_address[11] => red.DATAA
ball_xpos[0] => Add26.IN22
ball_xpos[0] => Add27.IN22
ball_xpos[1] => Add26.IN21
ball_xpos[1] => Add27.IN21
ball_xpos[2] => Add26.IN20
ball_xpos[2] => Add27.IN20
ball_xpos[3] => Add26.IN19
ball_xpos[3] => Add27.IN19
ball_xpos[4] => Add26.IN18
ball_xpos[4] => Add27.IN18
ball_xpos[5] => Add26.IN17
ball_xpos[5] => Add27.IN17
ball_xpos[6] => Add26.IN16
ball_xpos[6] => Add27.IN16
ball_xpos[7] => Add26.IN15
ball_xpos[7] => Add27.IN15
ball_xpos[8] => Add26.IN14
ball_xpos[8] => Add27.IN14
ball_xpos[9] => Add26.IN13
ball_xpos[9] => Add27.IN13
ball_xpos[10] => Add26.IN12
ball_xpos[10] => Add27.IN12
ball_ypos[0] => Add23.IN20
ball_ypos[0] => Add24.IN20
ball_ypos[0] => LessThan59.IN22
ball_ypos[1] => Add23.IN19
ball_ypos[1] => Add24.IN19
ball_ypos[1] => LessThan59.IN21
ball_ypos[2] => Add23.IN18
ball_ypos[2] => Add24.IN18
ball_ypos[2] => LessThan59.IN20
ball_ypos[3] => Add23.IN17
ball_ypos[3] => Add24.IN17
ball_ypos[3] => LessThan59.IN19
ball_ypos[4] => Add23.IN16
ball_ypos[4] => Add24.IN16
ball_ypos[4] => LessThan59.IN18
ball_ypos[5] => Add23.IN15
ball_ypos[5] => Add24.IN15
ball_ypos[5] => LessThan59.IN17
ball_ypos[6] => Add23.IN14
ball_ypos[6] => Add24.IN14
ball_ypos[6] => LessThan59.IN16
ball_ypos[7] => Add23.IN13
ball_ypos[7] => Add24.IN13
ball_ypos[7] => LessThan59.IN15
ball_ypos[8] => Add23.IN12
ball_ypos[8] => Add24.IN12
ball_ypos[8] => LessThan59.IN14
ball_ypos[9] => Add23.IN11
ball_ypos[9] => Add24.IN11
ball_ypos[9] => LessThan59.IN13
dead <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
title_data[0] => LessThan17.IN24
title_data[0] => Equal11.IN23
title_data[0] => blue.DATAB
title_data[1] => LessThan17.IN23
title_data[1] => Equal11.IN22
title_data[1] => blue.DATAB
title_data[2] => LessThan17.IN22
title_data[2] => Equal11.IN21
title_data[2] => blue.DATAB
title_data[3] => LessThan17.IN21
title_data[3] => Equal11.IN20
title_data[3] => blue.DATAB
title_data[4] => LessThan17.IN20
title_data[4] => Equal11.IN19
title_data[4] => green.DATAB
title_data[5] => LessThan17.IN19
title_data[5] => Equal11.IN18
title_data[5] => green.DATAB
title_data[6] => LessThan17.IN18
title_data[6] => Equal11.IN17
title_data[6] => green.DATAB
title_data[7] => LessThan17.IN17
title_data[7] => Equal11.IN16
title_data[7] => green.DATAB
title_data[8] => LessThan17.IN16
title_data[8] => Equal11.IN15
title_data[8] => red.DATAB
title_data[9] => LessThan17.IN15
title_data[9] => Equal11.IN14
title_data[9] => red.DATAB
title_data[10] => LessThan17.IN14
title_data[10] => Equal11.IN13
title_data[10] => red.DATAB
title_data[11] => LessThan17.IN13
title_data[11] => Equal11.IN12
title_data[11] => red.DATAB
eve_background_data[0] => blue.DATAB
eve_background_data[1] => blue.DATAB
eve_background_data[2] => blue.DATAB
eve_background_data[3] => blue.DATAB
eve_background_data[4] => green.DATAB
eve_background_data[5] => green.DATAB
eve_background_data[6] => green.DATAB
eve_background_data[7] => green.DATAB
eve_background_data[8] => red.DATAB
eve_background_data[9] => red.DATAB
eve_background_data[10] => red.DATAB
eve_background_data[11] => red.DATAB
sw9 => Colour_Setting.IN1
sw9 => red.OUTPUTSELECT
sw9 => red.OUTPUTSELECT
sw9 => red.OUTPUTSELECT
sw9 => red.OUTPUTSELECT
sw9 => green.OUTPUTSELECT
sw9 => green.OUTPUTSELECT
sw9 => green.OUTPUTSELECT
sw9 => green.OUTPUTSELECT
sw9 => blue.OUTPUTSELECT
sw9 => blue.OUTPUTSELECT
sw9 => blue.OUTPUTSELECT
sw9 => blue.OUTPUTSELECT
sw9 => Colour_Setting.IN1
lives[0] <= lives_number[0].DB_MAX_OUTPUT_PORT_TYPE
lives[1] <= lives_number[1].DB_MAX_OUTPUT_PORT_TYPE
lives[2] <= lives_number[2].DB_MAX_OUTPUT_PORT_TYPE
lives[3] <= lives_number[3].DB_MAX_OUTPUT_PORT_TYPE
doge_data[0] => Equal7.IN23
doge_data[0] => blue.DATAB
doge_data[1] => Equal7.IN22
doge_data[1] => blue.DATAB
doge_data[2] => Equal7.IN21
doge_data[2] => blue.DATAB
doge_data[3] => Equal7.IN20
doge_data[3] => blue.DATAB
doge_data[4] => Equal7.IN19
doge_data[4] => green.DATAB
doge_data[5] => Equal7.IN18
doge_data[5] => green.DATAB
doge_data[6] => Equal7.IN17
doge_data[6] => green.DATAB
doge_data[7] => Equal7.IN16
doge_data[7] => green.DATAB
doge_data[8] => Equal7.IN15
doge_data[8] => red.DATAB
doge_data[9] => Equal7.IN14
doge_data[9] => red.DATAB
doge_data[10] => Equal7.IN13
doge_data[10] => red.DATAB
doge_data[11] => Equal7.IN12
doge_data[11] => red.DATAB
reset => Dead_Gift.IN1
reset => Dead_Gift.IN1
reset => pipe3_x_pos[10].IN1
reset => pipe_x_motion[7].DATAIN
reset => pipe_x_motion[6].DATAIN
reset => pipe_x_motion[5].DATAIN
reset => pipe_x_motion[4].DATAIN
reset => pipe_x_motion[3].DATAIN
reset => pipe_x_motion[2].DATAIN
reset => pipe_x_motion[0].DATAIN
reset => pipe_x_motion[9].DATAIN
reset => pipe_x_motion[10].DATAIN
reset => pipe_x_motion[8].DATAIN


|flappydoge|bouncy_ball:inst13
pb1 => Move_Ball.IN1
pb1 => Move_Ball.IN1
pb1 => pre_pb1.DATAIN
pb2 => ~NO_FANOUT~
clk => ~NO_FANOUT~
vert_sync => ball_y_pos[0].CLK
vert_sync => ball_y_pos[1].CLK
vert_sync => ball_y_pos[2].CLK
vert_sync => ball_y_pos[3].CLK
vert_sync => ball_y_pos[4].CLK
vert_sync => ball_y_pos[5].CLK
vert_sync => ball_y_pos[6].CLK
vert_sync => ball_y_pos[7].CLK
vert_sync => ball_y_pos[8].CLK
vert_sync => ball_y_pos[9].CLK
vert_sync => pre_pb1.CLK
vert_sync => start.CLK
vert_sync => click_n[0].CLK
vert_sync => click_n[1].CLK
vert_sync => click_n[2].CLK
vert_sync => ball_y_motion[0].CLK
vert_sync => ball_y_motion[1].CLK
vert_sync => ball_y_motion[2].CLK
vert_sync => ball_y_motion[3].CLK
vert_sync => ball_y_motion[4].CLK
vert_sync => ball_y_motion[5].CLK
vert_sync => ball_y_motion[6].CLK
vert_sync => ball_y_motion[7].CLK
vert_sync => ball_y_motion[8].CLK
vert_sync => ball_y_motion[9].CLK
pixel_row[0] => Add3.IN20
pixel_row[0] => LessThan3.IN22
pixel_row[1] => Add3.IN19
pixel_row[1] => LessThan3.IN21
pixel_row[2] => Add3.IN18
pixel_row[2] => LessThan3.IN20
pixel_row[3] => Add3.IN17
pixel_row[3] => LessThan3.IN19
pixel_row[4] => Add3.IN16
pixel_row[4] => LessThan3.IN18
pixel_row[5] => Add3.IN15
pixel_row[5] => LessThan3.IN17
pixel_row[6] => Add3.IN14
pixel_row[6] => LessThan3.IN16
pixel_row[7] => Add3.IN13
pixel_row[7] => LessThan3.IN15
pixel_row[8] => Add3.IN12
pixel_row[8] => LessThan3.IN14
pixel_row[9] => Add3.IN11
pixel_row[9] => LessThan3.IN13
pixel_column[0] => Add1.IN22
pixel_column[0] => LessThan1.IN24
pixel_column[1] => Add1.IN21
pixel_column[1] => LessThan1.IN23
pixel_column[2] => Add1.IN20
pixel_column[2] => LessThan1.IN22
pixel_column[3] => Add1.IN19
pixel_column[3] => LessThan1.IN21
pixel_column[4] => Add1.IN18
pixel_column[4] => LessThan1.IN20
pixel_column[5] => Add1.IN17
pixel_column[5] => LessThan1.IN19
pixel_column[6] => Add1.IN16
pixel_column[6] => LessThan1.IN18
pixel_column[7] => Add1.IN15
pixel_column[7] => LessThan1.IN17
pixel_column[8] => Add1.IN14
pixel_column[8] => LessThan1.IN16
pixel_column[9] => Add1.IN13
pixel_column[9] => LessThan1.IN15
ball_on_out <= ball_on.DB_MAX_OUTPUT_PORT_TYPE
start_out <= comb.DB_MAX_OUTPUT_PORT_TYPE
click_n_out[0] <= click_n[0].DB_MAX_OUTPUT_PORT_TYPE
click_n_out[1] <= click_n[1].DB_MAX_OUTPUT_PORT_TYPE
click_n_out[2] <= click_n[2].DB_MAX_OUTPUT_PORT_TYPE
state_in[0] => Equal1.IN3
state_in[0] => Equal2.IN3
state_in[1] => Equal1.IN2
state_in[1] => Equal2.IN2
ball_xpos[0] <= <GND>
ball_xpos[1] <= <VCC>
ball_xpos[2] <= <GND>
ball_xpos[3] <= <GND>
ball_xpos[4] <= <VCC>
ball_xpos[5] <= <GND>
ball_xpos[6] <= <VCC>
ball_xpos[7] <= <VCC>
ball_xpos[8] <= <GND>
ball_xpos[9] <= <GND>
ball_xpos[10] <= <GND>
ball_ypos[0] <= ball_y_pos[0].DB_MAX_OUTPUT_PORT_TYPE
ball_ypos[1] <= ball_y_pos[1].DB_MAX_OUTPUT_PORT_TYPE
ball_ypos[2] <= ball_y_pos[2].DB_MAX_OUTPUT_PORT_TYPE
ball_ypos[3] <= ball_y_pos[3].DB_MAX_OUTPUT_PORT_TYPE
ball_ypos[4] <= ball_y_pos[4].DB_MAX_OUTPUT_PORT_TYPE
ball_ypos[5] <= ball_y_pos[5].DB_MAX_OUTPUT_PORT_TYPE
ball_ypos[6] <= ball_y_pos[6].DB_MAX_OUTPUT_PORT_TYPE
ball_ypos[7] <= ball_y_pos[7].DB_MAX_OUTPUT_PORT_TYPE
ball_ypos[8] <= ball_y_pos[8].DB_MAX_OUTPUT_PORT_TYPE
ball_ypos[9] <= ball_y_pos[9].DB_MAX_OUTPUT_PORT_TYPE
doge_row_address_init[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
doge_row_address_init[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
doge_row_address_init[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
doge_row_address_init[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
doge_row_address_init[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
doge_row_address_init[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
doge_row_address_init[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
doge_row_address_init[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
mode => ball_y_motion.OUTPUTSELECT
mode => ball_y_motion.OUTPUTSELECT
mode => ball_y_motion.OUTPUTSELECT
mode => ball_y_motion.OUTPUTSELECT
mode => ball_y_motion.OUTPUTSELECT
mode => ball_y_motion.OUTPUTSELECT
mode => ball_y_motion.OUTPUTSELECT
mode => ball_y_motion.OUTPUTSELECT
mode => ball_y_motion.OUTPUTSELECT
mode => ball_y_motion.OUTPUTSELECT
mode => ball_y_motion.OUTPUTSELECT
mode => ball_y_motion.OUTPUTSELECT
mode => ball_y_motion.OUTPUTSELECT
mode => ball_y_motion.OUTPUTSELECT
mode => ball_y_motion.OUTPUTSELECT
mode => ball_y_motion.OUTPUTSELECT
mode => ball_y_motion.OUTPUTSELECT
mode => ball_y_motion.OUTPUTSELECT
mode => ball_y_motion.OUTPUTSELECT
mode => ball_y_motion.OUTPUTSELECT
speed_up => downspeed[0].OUTPUTSELECT
speed_up => downspeed[1].OUTPUTSELECT
speed_up => downspeed[2].OUTPUTSELECT
speed_up => downspeed[3].OUTPUTSELECT
speed_up => downspeed[4].OUTPUTSELECT
speed_up => downspeed[4].IN0
speed_up => downspeed[5].OUTPUTSELECT
speed_up => downspeed[6].OUTPUTSELECT
speed_up => downspeed[7].OUTPUTSELECT
speed_up => downspeed[8].OUTPUTSELECT
reset => ball_y_pos.OUTPUTSELECT
reset => ball_y_pos.OUTPUTSELECT
reset => ball_y_pos.OUTPUTSELECT
reset => ball_y_pos.OUTPUTSELECT
reset => ball_y_pos.OUTPUTSELECT
reset => ball_y_pos.OUTPUTSELECT
reset => ball_y_pos.OUTPUTSELECT
reset => ball_y_pos.OUTPUTSELECT
reset => ball_y_pos.OUTPUTSELECT
reset => ball_y_pos.OUTPUTSELECT
reset => downspeed[4].IN1


|flappydoge|MOUSE:inst4
clock_25Mhz => MOUSE_CLK_FILTER.CLK
clock_25Mhz => filter[0].CLK
clock_25Mhz => filter[1].CLK
clock_25Mhz => filter[2].CLK
clock_25Mhz => filter[3].CLK
clock_25Mhz => filter[4].CLK
clock_25Mhz => filter[5].CLK
clock_25Mhz => filter[6].CLK
clock_25Mhz => filter[7].CLK
clock_25Mhz => CHAROUT[0].CLK
clock_25Mhz => CHAROUT[1].CLK
clock_25Mhz => CHAROUT[2].CLK
clock_25Mhz => CHAROUT[3].CLK
clock_25Mhz => CHAROUT[4].CLK
clock_25Mhz => CHAROUT[5].CLK
clock_25Mhz => CHAROUT[6].CLK
clock_25Mhz => CHAROUT[7].CLK
clock_25Mhz => send_data.CLK
clock_25Mhz => inhibit_wait_count[0].CLK
clock_25Mhz => inhibit_wait_count[1].CLK
clock_25Mhz => inhibit_wait_count[2].CLK
clock_25Mhz => inhibit_wait_count[3].CLK
clock_25Mhz => inhibit_wait_count[4].CLK
clock_25Mhz => inhibit_wait_count[5].CLK
clock_25Mhz => inhibit_wait_count[6].CLK
clock_25Mhz => inhibit_wait_count[7].CLK
clock_25Mhz => inhibit_wait_count[8].CLK
clock_25Mhz => inhibit_wait_count[9].CLK
clock_25Mhz => inhibit_wait_count[10].CLK
clock_25Mhz => inhibit_wait_count[11].CLK
clock_25Mhz => mouse_state~7.DATAIN
reset => right_button~reg0.ACLR
reset => left_button~reg0.ACLR
reset => PACKET_COUNT[0].ACLR
reset => PACKET_COUNT[1].ACLR
reset => READ_CHAR.ACLR
reset => INCNT[0].ACLR
reset => INCNT[1].ACLR
reset => INCNT[2].ACLR
reset => INCNT[3].ACLR
reset => send_data.ACLR
reset => inhibit_wait_count[0].ACLR
reset => inhibit_wait_count[1].ACLR
reset => inhibit_wait_count[2].ACLR
reset => inhibit_wait_count[3].ACLR
reset => inhibit_wait_count[4].ACLR
reset => inhibit_wait_count[5].ACLR
reset => inhibit_wait_count[6].ACLR
reset => inhibit_wait_count[7].ACLR
reset => inhibit_wait_count[8].ACLR
reset => inhibit_wait_count[9].ACLR
reset => inhibit_wait_count[10].ACLR
reset => inhibit_wait_count[11].ACLR
reset => mouse_state~9.DATAIN
reset => CHAROUT[7].ENA
reset => CHAROUT[6].ENA
reset => CHAROUT[5].ENA
reset => CHAROUT[4].ENA
reset => CHAROUT[3].ENA
reset => CHAROUT[2].ENA
reset => CHAROUT[1].ENA
reset => CHAROUT[0].ENA
reset => iready_set.ENA
reset => SHIFTIN[8].ENA
reset => SHIFTIN[7].ENA
reset => SHIFTIN[6].ENA
reset => SHIFTIN[5].ENA
reset => SHIFTIN[4].ENA
reset => SHIFTIN[3].ENA
reset => SHIFTIN[2].ENA
reset => SHIFTIN[1].ENA
reset => SHIFTIN[0].ENA
reset => cursor_column[9].ENA
reset => cursor_column[8].ENA
reset => cursor_column[7].ENA
reset => cursor_column[6].ENA
reset => cursor_column[5].ENA
reset => cursor_column[4].ENA
reset => cursor_column[3].ENA
reset => cursor_column[2].ENA
reset => cursor_column[1].ENA
reset => cursor_column[0].ENA
reset => cursor_row[9].ENA
reset => cursor_row[8].ENA
reset => cursor_row[7].ENA
reset => cursor_row[6].ENA
reset => cursor_row[5].ENA
reset => cursor_row[4].ENA
reset => cursor_row[3].ENA
reset => cursor_row[2].ENA
reset => cursor_row[1].ENA
reset => cursor_row[0].ENA
reset => new_cursor_column[9].ENA
reset => new_cursor_column[8].ENA
reset => new_cursor_column[7].ENA
reset => new_cursor_column[6].ENA
reset => new_cursor_column[5].ENA
reset => new_cursor_column[4].ENA
reset => new_cursor_column[3].ENA
reset => new_cursor_column[2].ENA
reset => new_cursor_column[1].ENA
reset => new_cursor_column[0].ENA
reset => new_cursor_row[9].ENA
reset => new_cursor_row[8].ENA
reset => new_cursor_row[7].ENA
reset => new_cursor_row[6].ENA
reset => new_cursor_row[5].ENA
reset => new_cursor_row[4].ENA
reset => new_cursor_row[3].ENA
reset => new_cursor_row[2].ENA
reset => new_cursor_row[1].ENA
reset => PACKET_CHAR3[0].ENA
reset => new_cursor_row[0].ENA
reset => PACKET_CHAR1[1].ENA
reset => PACKET_CHAR1[0].ENA
reset => PACKET_CHAR2[7].ENA
reset => PACKET_CHAR2[6].ENA
reset => PACKET_CHAR2[5].ENA
reset => PACKET_CHAR2[4].ENA
reset => PACKET_CHAR2[3].ENA
reset => PACKET_CHAR2[2].ENA
reset => PACKET_CHAR2[1].ENA
reset => PACKET_CHAR2[0].ENA
reset => PACKET_CHAR3[7].ENA
reset => PACKET_CHAR3[6].ENA
reset => PACKET_CHAR3[5].ENA
reset => PACKET_CHAR3[4].ENA
reset => PACKET_CHAR3[3].ENA
reset => PACKET_CHAR3[2].ENA
reset => PACKET_CHAR3[1].ENA
mouse_data <> mouse_data
mouse_clk <> mouse_clk
left_button <= left_button~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_button <= right_button~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_row[0] => Equal0.IN21
pixel_row[0] => Equal1.IN19
pixel_row[0] => Equal2.IN21
pixel_row[0] => Equal3.IN20
pixel_row[0] => Equal4.IN21
pixel_row[0] => Equal5.IN18
pixel_row[0] => Equal6.IN21
pixel_row[0] => Equal7.IN20
pixel_row[0] => Equal8.IN21
pixel_row[0] => Equal9.IN19
pixel_row[0] => Equal10.IN21
pixel_row[0] => Equal11.IN20
pixel_row[0] => Equal12.IN21
pixel_row[0] => Equal13.IN11
pixel_row[1] => Equal0.IN20
pixel_row[1] => Equal1.IN18
pixel_row[1] => Equal2.IN20
pixel_row[1] => Equal3.IN19
pixel_row[1] => Equal4.IN20
pixel_row[1] => Equal5.IN17
pixel_row[1] => Equal6.IN20
pixel_row[1] => Equal7.IN19
pixel_row[1] => Equal8.IN20
pixel_row[1] => Equal9.IN18
pixel_row[1] => Equal10.IN20
pixel_row[1] => Equal11.IN19
pixel_row[1] => Equal12.IN20
pixel_row[1] => Equal13.IN10
pixel_row[2] => Equal0.IN19
pixel_row[2] => Equal1.IN17
pixel_row[2] => Equal2.IN19
pixel_row[2] => Equal3.IN18
pixel_row[2] => Equal4.IN19
pixel_row[2] => Equal5.IN16
pixel_row[2] => Equal6.IN19
pixel_row[2] => Equal7.IN18
pixel_row[2] => Equal8.IN19
pixel_row[2] => Equal9.IN17
pixel_row[2] => Equal10.IN19
pixel_row[2] => Equal11.IN18
pixel_row[2] => Equal12.IN19
pixel_row[2] => Equal13.IN9
pixel_row[3] => Equal0.IN18
pixel_row[3] => Equal1.IN16
pixel_row[3] => Equal2.IN18
pixel_row[3] => Equal3.IN17
pixel_row[3] => Equal4.IN18
pixel_row[3] => Equal5.IN15
pixel_row[3] => Equal6.IN18
pixel_row[3] => Equal7.IN17
pixel_row[3] => Equal8.IN18
pixel_row[3] => Equal9.IN16
pixel_row[3] => Equal10.IN18
pixel_row[3] => Equal11.IN17
pixel_row[3] => Equal12.IN18
pixel_row[3] => Equal13.IN8
pixel_row[4] => Equal0.IN17
pixel_row[4] => Equal1.IN15
pixel_row[4] => Equal2.IN17
pixel_row[4] => Equal3.IN16
pixel_row[4] => Equal4.IN17
pixel_row[4] => Equal5.IN14
pixel_row[4] => Equal6.IN17
pixel_row[4] => Equal7.IN16
pixel_row[4] => Equal8.IN17
pixel_row[4] => Equal9.IN15
pixel_row[4] => Equal10.IN17
pixel_row[4] => Equal11.IN16
pixel_row[4] => Equal12.IN17
pixel_row[4] => Equal13.IN7
pixel_row[5] => Equal0.IN16
pixel_row[5] => Equal1.IN14
pixel_row[5] => Equal2.IN16
pixel_row[5] => Equal3.IN15
pixel_row[5] => Equal4.IN16
pixel_row[5] => Equal5.IN13
pixel_row[5] => Equal6.IN16
pixel_row[5] => Equal7.IN15
pixel_row[5] => Equal8.IN16
pixel_row[5] => Equal9.IN14
pixel_row[5] => Equal10.IN16
pixel_row[5] => Equal11.IN15
pixel_row[5] => Equal12.IN16
pixel_row[5] => Equal13.IN6
pixel_row[6] => Equal0.IN15
pixel_row[6] => Equal1.IN13
pixel_row[6] => Equal2.IN15
pixel_row[6] => Equal3.IN14
pixel_row[6] => Equal4.IN15
pixel_row[6] => Equal5.IN12
pixel_row[6] => Equal6.IN15
pixel_row[6] => Equal7.IN14
pixel_row[6] => Equal8.IN15
pixel_row[6] => Equal9.IN13
pixel_row[6] => Equal10.IN15
pixel_row[6] => Equal11.IN14
pixel_row[6] => Equal12.IN15
pixel_row[6] => Equal13.IN5
pixel_row[7] => Equal0.IN14
pixel_row[7] => Equal1.IN12
pixel_row[7] => Equal2.IN14
pixel_row[7] => Equal3.IN13
pixel_row[7] => Equal4.IN14
pixel_row[7] => Equal5.IN11
pixel_row[7] => Equal6.IN14
pixel_row[7] => Equal7.IN13
pixel_row[7] => Equal8.IN14
pixel_row[7] => Equal9.IN12
pixel_row[7] => Equal10.IN14
pixel_row[7] => Equal11.IN13
pixel_row[7] => Equal12.IN14
pixel_row[7] => Equal13.IN4
pixel_row[8] => Equal0.IN13
pixel_row[8] => Equal1.IN11
pixel_row[8] => Equal2.IN13
pixel_row[8] => Equal3.IN12
pixel_row[8] => Equal4.IN13
pixel_row[8] => Equal5.IN10
pixel_row[8] => Equal6.IN13
pixel_row[8] => Equal7.IN12
pixel_row[8] => Equal8.IN13
pixel_row[8] => Equal9.IN11
pixel_row[8] => Equal10.IN13
pixel_row[8] => Equal11.IN12
pixel_row[8] => Equal12.IN13
pixel_row[8] => Equal13.IN3
pixel_row[9] => Equal0.IN12
pixel_row[9] => Equal1.IN10
pixel_row[9] => Equal2.IN12
pixel_row[9] => Equal3.IN11
pixel_row[9] => Equal4.IN12
pixel_row[9] => Equal5.IN9
pixel_row[9] => Equal6.IN12
pixel_row[9] => Equal7.IN11
pixel_row[9] => Equal8.IN12
pixel_row[9] => Equal9.IN10
pixel_row[9] => Equal10.IN12
pixel_row[9] => Equal11.IN11
pixel_row[9] => Equal12.IN12
pixel_row[9] => Equal13.IN2
pixel_column[0] => LessThan0.IN22
pixel_column[0] => LessThan1.IN22
pixel_column[0] => LessThan2.IN21
pixel_column[0] => LessThan3.IN19
pixel_column[0] => LessThan4.IN22
pixel_column[0] => LessThan5.IN22
pixel_column[0] => LessThan6.IN20
pixel_column[0] => LessThan7.IN21
pixel_column[0] => LessThan8.IN10
pixel_column[0] => LessThan9.IN22
pixel_column[0] => LessThan10.IN20
pixel_column[0] => LessThan11.IN22
pixel_column[0] => LessThan12.IN21
pixel_column[0] => LessThan13.IN22
pixel_column[0] => Equal14.IN11
pixel_column[1] => LessThan0.IN21
pixel_column[1] => LessThan1.IN21
pixel_column[1] => LessThan2.IN20
pixel_column[1] => LessThan3.IN18
pixel_column[1] => LessThan4.IN21
pixel_column[1] => LessThan5.IN21
pixel_column[1] => LessThan6.IN19
pixel_column[1] => LessThan7.IN20
pixel_column[1] => LessThan8.IN9
pixel_column[1] => LessThan9.IN21
pixel_column[1] => LessThan10.IN19
pixel_column[1] => LessThan11.IN21
pixel_column[1] => LessThan12.IN20
pixel_column[1] => LessThan13.IN21
pixel_column[1] => Equal14.IN10
pixel_column[2] => LessThan0.IN20
pixel_column[2] => LessThan1.IN20
pixel_column[2] => LessThan2.IN19
pixel_column[2] => LessThan3.IN17
pixel_column[2] => LessThan4.IN20
pixel_column[2] => LessThan5.IN20
pixel_column[2] => LessThan6.IN18
pixel_column[2] => LessThan7.IN19
pixel_column[2] => LessThan8.IN8
pixel_column[2] => LessThan9.IN20
pixel_column[2] => LessThan10.IN18
pixel_column[2] => LessThan11.IN20
pixel_column[2] => LessThan12.IN19
pixel_column[2] => LessThan13.IN20
pixel_column[2] => Equal14.IN9
pixel_column[3] => LessThan0.IN19
pixel_column[3] => LessThan1.IN19
pixel_column[3] => LessThan2.IN18
pixel_column[3] => LessThan3.IN16
pixel_column[3] => LessThan4.IN19
pixel_column[3] => LessThan5.IN19
pixel_column[3] => LessThan6.IN17
pixel_column[3] => LessThan7.IN18
pixel_column[3] => LessThan8.IN7
pixel_column[3] => LessThan9.IN19
pixel_column[3] => LessThan10.IN17
pixel_column[3] => LessThan11.IN19
pixel_column[3] => LessThan12.IN18
pixel_column[3] => LessThan13.IN19
pixel_column[3] => Equal14.IN8
pixel_column[4] => LessThan0.IN18
pixel_column[4] => LessThan1.IN18
pixel_column[4] => LessThan2.IN17
pixel_column[4] => LessThan3.IN15
pixel_column[4] => LessThan4.IN18
pixel_column[4] => LessThan5.IN18
pixel_column[4] => LessThan6.IN16
pixel_column[4] => LessThan7.IN17
pixel_column[4] => LessThan8.IN6
pixel_column[4] => LessThan9.IN18
pixel_column[4] => LessThan10.IN16
pixel_column[4] => LessThan11.IN18
pixel_column[4] => LessThan12.IN17
pixel_column[4] => LessThan13.IN18
pixel_column[4] => Equal14.IN7
pixel_column[5] => LessThan0.IN17
pixel_column[5] => LessThan1.IN17
pixel_column[5] => LessThan2.IN16
pixel_column[5] => LessThan3.IN14
pixel_column[5] => LessThan4.IN17
pixel_column[5] => LessThan5.IN17
pixel_column[5] => LessThan6.IN15
pixel_column[5] => LessThan7.IN16
pixel_column[5] => LessThan8.IN5
pixel_column[5] => LessThan9.IN17
pixel_column[5] => LessThan10.IN15
pixel_column[5] => LessThan11.IN17
pixel_column[5] => LessThan12.IN16
pixel_column[5] => LessThan13.IN17
pixel_column[5] => Equal14.IN6
pixel_column[6] => LessThan0.IN16
pixel_column[6] => LessThan1.IN16
pixel_column[6] => LessThan2.IN15
pixel_column[6] => LessThan3.IN13
pixel_column[6] => LessThan4.IN16
pixel_column[6] => LessThan5.IN16
pixel_column[6] => LessThan6.IN14
pixel_column[6] => LessThan7.IN15
pixel_column[6] => LessThan8.IN4
pixel_column[6] => LessThan9.IN16
pixel_column[6] => LessThan10.IN14
pixel_column[6] => LessThan11.IN16
pixel_column[6] => LessThan12.IN15
pixel_column[6] => LessThan13.IN16
pixel_column[6] => Equal14.IN5
pixel_column[7] => LessThan0.IN15
pixel_column[7] => LessThan1.IN15
pixel_column[7] => LessThan2.IN14
pixel_column[7] => LessThan3.IN12
pixel_column[7] => LessThan4.IN15
pixel_column[7] => LessThan5.IN15
pixel_column[7] => LessThan6.IN13
pixel_column[7] => LessThan7.IN14
pixel_column[7] => LessThan8.IN3
pixel_column[7] => LessThan9.IN15
pixel_column[7] => LessThan10.IN13
pixel_column[7] => LessThan11.IN15
pixel_column[7] => LessThan12.IN14
pixel_column[7] => LessThan13.IN15
pixel_column[7] => Equal14.IN4
pixel_column[8] => LessThan0.IN14
pixel_column[8] => LessThan1.IN14
pixel_column[8] => LessThan2.IN13
pixel_column[8] => LessThan3.IN11
pixel_column[8] => LessThan4.IN14
pixel_column[8] => LessThan5.IN14
pixel_column[8] => LessThan6.IN12
pixel_column[8] => LessThan7.IN13
pixel_column[8] => LessThan8.IN2
pixel_column[8] => LessThan9.IN14
pixel_column[8] => LessThan10.IN12
pixel_column[8] => LessThan11.IN14
pixel_column[8] => LessThan12.IN13
pixel_column[8] => LessThan13.IN14
pixel_column[8] => Equal14.IN3
pixel_column[9] => LessThan0.IN13
pixel_column[9] => LessThan1.IN13
pixel_column[9] => LessThan2.IN12
pixel_column[9] => LessThan3.IN10
pixel_column[9] => LessThan4.IN13
pixel_column[9] => LessThan5.IN13
pixel_column[9] => LessThan6.IN11
pixel_column[9] => LessThan7.IN12
pixel_column[9] => LessThan8.IN1
pixel_column[9] => LessThan9.IN13
pixel_column[9] => LessThan10.IN11
pixel_column[9] => LessThan11.IN13
pixel_column[9] => LessThan12.IN12
pixel_column[9] => LessThan13.IN13
pixel_column[9] => Equal14.IN2
mouse_Enable <= mouse_Enable.DB_MAX_OUTPUT_PORT_TYPE


|flappydoge|game_state:inst1
clk => ~NO_FANOUT~
pb1 => current_state.IN0
pb1 => current_state.IN0
pb1 => current_state.IN0
pb1 => current_state.IN0
pb1 => current_state.IN0
pb1 => current_state.IN1
pb2 => current_state.IN0
pb2 => current_state.IN1
pb2 => current_state.IN1
pb2 => current_state.IN1
pb2 => current_state.IN1
dead => current_state.IN0
dead => current_state.IN0
dead => current_state.IN1
bt0 => current_state.IN1
bt0 => current_state.IN0
bt0 => current_state.IN1
bt0 => current_state.IN1
bt0 => current_state.IN0
bt1 => current_state.IN0
bt1 => current_state.IN0
sw0 => mode$latch.DATAIN
state_out[0] <= state_out.DB_MAX_OUTPUT_PORT_TYPE
state_out[1] <= state_out.DB_MAX_OUTPUT_PORT_TYPE
mode <= mode$latch.DB_MAX_OUTPUT_PORT_TYPE
reset <= reset$latch.DB_MAX_OUTPUT_PORT_TYPE


|flappydoge|char_display:inst11
state_in[0] => Equal0.IN3
state_in[0] => Equal1.IN3
state_in[0] => Equal2.IN3
state_in[0] => Equal3.IN3
state_in[1] => Equal0.IN2
state_in[1] => Equal1.IN2
state_in[1] => Equal2.IN2
state_in[1] => Equal3.IN2
pixel_row[0] => LessThan0.IN20
pixel_row[0] => LessThan1.IN20
pixel_row[0] => LessThan18.IN20
pixel_row[0] => LessThan19.IN20
pixel_row[0] => LessThan28.IN20
pixel_row[0] => LessThan29.IN20
pixel_row[0] => LessThan36.IN20
pixel_row[0] => LessThan37.IN20
pixel_row[0] => LessThan40.IN20
pixel_row[0] => Add3.IN20
pixel_row[0] => LessThan43.IN20
pixel_row[0] => LessThan44.IN20
pixel_row[0] => LessThan45.IN20
pixel_row[0] => LessThan46.IN20
pixel_row[0] => LessThan53.IN20
pixel_row[0] => LessThan54.IN20
pixel_row[0] => Add7.IN20
pixel_row[1] => LessThan0.IN19
pixel_row[1] => LessThan1.IN19
pixel_row[1] => LessThan18.IN19
pixel_row[1] => LessThan19.IN19
pixel_row[1] => LessThan28.IN19
pixel_row[1] => LessThan29.IN19
pixel_row[1] => LessThan36.IN19
pixel_row[1] => LessThan37.IN19
pixel_row[1] => LessThan40.IN19
pixel_row[1] => Add3.IN19
pixel_row[1] => LessThan43.IN19
pixel_row[1] => LessThan44.IN19
pixel_row[1] => LessThan45.IN19
pixel_row[1] => LessThan46.IN19
pixel_row[1] => LessThan53.IN19
pixel_row[1] => LessThan54.IN19
pixel_row[1] => Add7.IN19
pixel_row[1] => font_row[0].DATAIN
pixel_row[2] => LessThan0.IN18
pixel_row[2] => LessThan1.IN18
pixel_row[2] => LessThan18.IN18
pixel_row[2] => LessThan19.IN18
pixel_row[2] => LessThan28.IN18
pixel_row[2] => LessThan29.IN18
pixel_row[2] => LessThan36.IN18
pixel_row[2] => LessThan37.IN18
pixel_row[2] => LessThan40.IN18
pixel_row[2] => Add3.IN18
pixel_row[2] => LessThan43.IN18
pixel_row[2] => LessThan44.IN18
pixel_row[2] => LessThan45.IN18
pixel_row[2] => LessThan46.IN18
pixel_row[2] => LessThan53.IN18
pixel_row[2] => LessThan54.IN18
pixel_row[2] => Add7.IN18
pixel_row[2] => font_row[1].DATAIN
pixel_row[3] => LessThan0.IN17
pixel_row[3] => LessThan1.IN17
pixel_row[3] => LessThan18.IN17
pixel_row[3] => LessThan19.IN17
pixel_row[3] => LessThan28.IN17
pixel_row[3] => LessThan29.IN17
pixel_row[3] => LessThan36.IN17
pixel_row[3] => LessThan37.IN17
pixel_row[3] => Mult0.IN13
pixel_row[3] => LessThan40.IN17
pixel_row[3] => Add3.IN17
pixel_row[3] => LessThan43.IN17
pixel_row[3] => LessThan44.IN17
pixel_row[3] => LessThan45.IN17
pixel_row[3] => LessThan46.IN17
pixel_row[3] => LessThan53.IN17
pixel_row[3] => LessThan54.IN17
pixel_row[3] => Add7.IN17
pixel_row[3] => font_row[2].DATAIN
pixel_row[4] => LessThan0.IN16
pixel_row[4] => LessThan1.IN16
pixel_row[4] => LessThan18.IN16
pixel_row[4] => LessThan19.IN16
pixel_row[4] => LessThan28.IN16
pixel_row[4] => LessThan29.IN16
pixel_row[4] => LessThan36.IN16
pixel_row[4] => LessThan37.IN16
pixel_row[4] => Mult0.IN12
pixel_row[4] => LessThan40.IN16
pixel_row[4] => Add3.IN16
pixel_row[4] => LessThan43.IN16
pixel_row[4] => LessThan44.IN16
pixel_row[4] => LessThan45.IN16
pixel_row[4] => LessThan46.IN16
pixel_row[4] => LessThan53.IN16
pixel_row[4] => LessThan54.IN16
pixel_row[4] => Add7.IN16
pixel_row[5] => LessThan0.IN15
pixel_row[5] => LessThan1.IN15
pixel_row[5] => LessThan18.IN15
pixel_row[5] => LessThan19.IN15
pixel_row[5] => LessThan28.IN15
pixel_row[5] => LessThan29.IN15
pixel_row[5] => LessThan36.IN15
pixel_row[5] => LessThan37.IN15
pixel_row[5] => Mult0.IN11
pixel_row[5] => LessThan40.IN15
pixel_row[5] => Add3.IN15
pixel_row[5] => LessThan43.IN15
pixel_row[5] => LessThan44.IN15
pixel_row[5] => LessThan45.IN15
pixel_row[5] => LessThan46.IN15
pixel_row[5] => LessThan53.IN15
pixel_row[5] => LessThan54.IN15
pixel_row[5] => Add7.IN15
pixel_row[6] => LessThan0.IN14
pixel_row[6] => LessThan1.IN14
pixel_row[6] => LessThan18.IN14
pixel_row[6] => LessThan19.IN14
pixel_row[6] => LessThan28.IN14
pixel_row[6] => LessThan29.IN14
pixel_row[6] => LessThan36.IN14
pixel_row[6] => LessThan37.IN14
pixel_row[6] => Mult0.IN10
pixel_row[6] => LessThan40.IN14
pixel_row[6] => Add3.IN14
pixel_row[6] => LessThan43.IN14
pixel_row[6] => LessThan44.IN14
pixel_row[6] => LessThan45.IN14
pixel_row[6] => LessThan46.IN14
pixel_row[6] => LessThan53.IN14
pixel_row[6] => LessThan54.IN14
pixel_row[6] => Add7.IN14
pixel_row[7] => LessThan0.IN13
pixel_row[7] => LessThan1.IN13
pixel_row[7] => LessThan18.IN13
pixel_row[7] => LessThan19.IN13
pixel_row[7] => LessThan28.IN13
pixel_row[7] => LessThan29.IN13
pixel_row[7] => LessThan36.IN13
pixel_row[7] => LessThan37.IN13
pixel_row[7] => Mult0.IN9
pixel_row[7] => LessThan40.IN13
pixel_row[7] => Add3.IN13
pixel_row[7] => LessThan43.IN13
pixel_row[7] => LessThan44.IN13
pixel_row[7] => LessThan45.IN13
pixel_row[7] => LessThan46.IN13
pixel_row[7] => LessThan53.IN13
pixel_row[7] => LessThan54.IN13
pixel_row[7] => Add7.IN13
pixel_row[8] => LessThan0.IN12
pixel_row[8] => LessThan1.IN12
pixel_row[8] => LessThan18.IN12
pixel_row[8] => LessThan19.IN12
pixel_row[8] => LessThan28.IN12
pixel_row[8] => LessThan29.IN12
pixel_row[8] => LessThan36.IN12
pixel_row[8] => LessThan37.IN12
pixel_row[8] => Mult0.IN8
pixel_row[8] => LessThan40.IN12
pixel_row[8] => Add3.IN12
pixel_row[8] => LessThan43.IN12
pixel_row[8] => LessThan44.IN12
pixel_row[8] => LessThan45.IN12
pixel_row[8] => LessThan46.IN12
pixel_row[8] => LessThan53.IN12
pixel_row[8] => LessThan54.IN12
pixel_row[8] => Add7.IN12
pixel_row[9] => LessThan0.IN11
pixel_row[9] => LessThan1.IN11
pixel_row[9] => LessThan18.IN11
pixel_row[9] => LessThan19.IN11
pixel_row[9] => LessThan28.IN11
pixel_row[9] => LessThan29.IN11
pixel_row[9] => LessThan36.IN11
pixel_row[9] => LessThan37.IN11
pixel_row[9] => Mult0.IN7
pixel_row[9] => LessThan40.IN11
pixel_row[9] => Add3.IN11
pixel_row[9] => LessThan43.IN11
pixel_row[9] => LessThan44.IN11
pixel_row[9] => LessThan45.IN11
pixel_row[9] => LessThan46.IN11
pixel_row[9] => LessThan53.IN11
pixel_row[9] => LessThan54.IN11
pixel_row[9] => Add7.IN11
pixel_column[0] => LessThan2.IN20
pixel_column[0] => LessThan3.IN20
pixel_column[0] => LessThan4.IN20
pixel_column[0] => LessThan5.IN20
pixel_column[0] => LessThan6.IN20
pixel_column[0] => LessThan7.IN20
pixel_column[0] => LessThan8.IN20
pixel_column[0] => LessThan9.IN20
pixel_column[0] => LessThan10.IN20
pixel_column[0] => LessThan11.IN20
pixel_column[0] => LessThan12.IN20
pixel_column[0] => LessThan13.IN20
pixel_column[0] => LessThan14.IN20
pixel_column[0] => LessThan15.IN20
pixel_column[0] => LessThan16.IN20
pixel_column[0] => LessThan17.IN20
pixel_column[0] => LessThan20.IN20
pixel_column[0] => LessThan21.IN20
pixel_column[0] => LessThan22.IN20
pixel_column[0] => LessThan23.IN20
pixel_column[0] => LessThan24.IN20
pixel_column[0] => LessThan25.IN20
pixel_column[0] => LessThan26.IN20
pixel_column[0] => LessThan27.IN20
pixel_column[0] => LessThan30.IN20
pixel_column[0] => LessThan31.IN20
pixel_column[0] => LessThan32.IN20
pixel_column[0] => LessThan33.IN20
pixel_column[0] => LessThan34.IN20
pixel_column[0] => LessThan35.IN20
pixel_column[0] => LessThan38.IN20
pixel_column[0] => LessThan39.IN20
pixel_column[0] => LessThan41.IN20
pixel_column[0] => LessThan42.IN20
pixel_column[0] => Add1.IN20
pixel_column[0] => LessThan47.IN20
pixel_column[0] => LessThan48.IN20
pixel_column[0] => LessThan49.IN20
pixel_column[0] => LessThan50.IN20
pixel_column[0] => LessThan51.IN20
pixel_column[0] => LessThan52.IN20
pixel_column[0] => LessThan55.IN20
pixel_column[0] => LessThan56.IN20
pixel_column[0] => LessThan57.IN20
pixel_column[0] => LessThan58.IN20
pixel_column[0] => LessThan59.IN20
pixel_column[0] => LessThan60.IN20
pixel_column[0] => LessThan61.IN20
pixel_column[0] => LessThan62.IN20
pixel_column[0] => LessThan63.IN20
pixel_column[0] => LessThan64.IN20
pixel_column[0] => LessThan65.IN20
pixel_column[0] => LessThan66.IN20
pixel_column[0] => temp_address_7.DATAB
pixel_column[1] => LessThan2.IN19
pixel_column[1] => LessThan3.IN19
pixel_column[1] => LessThan4.IN19
pixel_column[1] => LessThan5.IN19
pixel_column[1] => LessThan6.IN19
pixel_column[1] => LessThan7.IN19
pixel_column[1] => LessThan8.IN19
pixel_column[1] => LessThan9.IN19
pixel_column[1] => LessThan10.IN19
pixel_column[1] => LessThan11.IN19
pixel_column[1] => LessThan12.IN19
pixel_column[1] => LessThan13.IN19
pixel_column[1] => LessThan14.IN19
pixel_column[1] => LessThan15.IN19
pixel_column[1] => LessThan16.IN19
pixel_column[1] => LessThan17.IN19
pixel_column[1] => LessThan20.IN19
pixel_column[1] => LessThan21.IN19
pixel_column[1] => LessThan22.IN19
pixel_column[1] => LessThan23.IN19
pixel_column[1] => LessThan24.IN19
pixel_column[1] => LessThan25.IN19
pixel_column[1] => LessThan26.IN19
pixel_column[1] => LessThan27.IN19
pixel_column[1] => LessThan30.IN19
pixel_column[1] => LessThan31.IN19
pixel_column[1] => LessThan32.IN19
pixel_column[1] => LessThan33.IN19
pixel_column[1] => LessThan34.IN19
pixel_column[1] => LessThan35.IN19
pixel_column[1] => LessThan38.IN19
pixel_column[1] => LessThan39.IN19
pixel_column[1] => LessThan41.IN19
pixel_column[1] => LessThan42.IN19
pixel_column[1] => Add1.IN19
pixel_column[1] => LessThan47.IN19
pixel_column[1] => LessThan48.IN19
pixel_column[1] => LessThan49.IN19
pixel_column[1] => LessThan50.IN19
pixel_column[1] => LessThan51.IN19
pixel_column[1] => LessThan52.IN19
pixel_column[1] => LessThan55.IN19
pixel_column[1] => LessThan56.IN19
pixel_column[1] => LessThan57.IN19
pixel_column[1] => LessThan58.IN19
pixel_column[1] => LessThan59.IN19
pixel_column[1] => LessThan60.IN19
pixel_column[1] => LessThan61.IN19
pixel_column[1] => LessThan62.IN19
pixel_column[1] => LessThan63.IN19
pixel_column[1] => LessThan64.IN19
pixel_column[1] => LessThan65.IN19
pixel_column[1] => LessThan66.IN19
pixel_column[1] => Add6.IN18
pixel_column[1] => font_column[0].DATAIN
pixel_column[2] => LessThan2.IN18
pixel_column[2] => LessThan3.IN18
pixel_column[2] => LessThan4.IN18
pixel_column[2] => LessThan5.IN18
pixel_column[2] => LessThan6.IN18
pixel_column[2] => LessThan7.IN18
pixel_column[2] => LessThan8.IN18
pixel_column[2] => LessThan9.IN18
pixel_column[2] => LessThan10.IN18
pixel_column[2] => LessThan11.IN18
pixel_column[2] => LessThan12.IN18
pixel_column[2] => LessThan13.IN18
pixel_column[2] => LessThan14.IN18
pixel_column[2] => LessThan15.IN18
pixel_column[2] => LessThan16.IN18
pixel_column[2] => LessThan17.IN18
pixel_column[2] => LessThan20.IN18
pixel_column[2] => LessThan21.IN18
pixel_column[2] => LessThan22.IN18
pixel_column[2] => LessThan23.IN18
pixel_column[2] => LessThan24.IN18
pixel_column[2] => LessThan25.IN18
pixel_column[2] => LessThan26.IN18
pixel_column[2] => LessThan27.IN18
pixel_column[2] => LessThan30.IN18
pixel_column[2] => LessThan31.IN18
pixel_column[2] => LessThan32.IN18
pixel_column[2] => LessThan33.IN18
pixel_column[2] => LessThan34.IN18
pixel_column[2] => LessThan35.IN18
pixel_column[2] => LessThan38.IN18
pixel_column[2] => LessThan39.IN18
pixel_column[2] => LessThan41.IN18
pixel_column[2] => LessThan42.IN18
pixel_column[2] => Add1.IN18
pixel_column[2] => LessThan47.IN18
pixel_column[2] => LessThan48.IN18
pixel_column[2] => LessThan49.IN18
pixel_column[2] => LessThan50.IN18
pixel_column[2] => LessThan51.IN18
pixel_column[2] => LessThan52.IN18
pixel_column[2] => LessThan55.IN18
pixel_column[2] => LessThan56.IN18
pixel_column[2] => LessThan57.IN18
pixel_column[2] => LessThan58.IN18
pixel_column[2] => LessThan59.IN18
pixel_column[2] => LessThan60.IN18
pixel_column[2] => LessThan61.IN18
pixel_column[2] => LessThan62.IN18
pixel_column[2] => LessThan63.IN18
pixel_column[2] => LessThan64.IN18
pixel_column[2] => LessThan65.IN18
pixel_column[2] => LessThan66.IN18
pixel_column[2] => Add6.IN17
pixel_column[2] => font_column[1].DATAIN
pixel_column[3] => LessThan2.IN17
pixel_column[3] => LessThan3.IN17
pixel_column[3] => LessThan4.IN17
pixel_column[3] => LessThan5.IN17
pixel_column[3] => LessThan6.IN17
pixel_column[3] => LessThan7.IN17
pixel_column[3] => LessThan8.IN17
pixel_column[3] => LessThan9.IN17
pixel_column[3] => LessThan10.IN17
pixel_column[3] => LessThan11.IN17
pixel_column[3] => LessThan12.IN17
pixel_column[3] => LessThan13.IN17
pixel_column[3] => LessThan14.IN17
pixel_column[3] => LessThan15.IN17
pixel_column[3] => LessThan16.IN17
pixel_column[3] => LessThan17.IN17
pixel_column[3] => LessThan20.IN17
pixel_column[3] => LessThan21.IN17
pixel_column[3] => LessThan22.IN17
pixel_column[3] => LessThan23.IN17
pixel_column[3] => LessThan24.IN17
pixel_column[3] => LessThan25.IN17
pixel_column[3] => LessThan26.IN17
pixel_column[3] => LessThan27.IN17
pixel_column[3] => LessThan30.IN17
pixel_column[3] => LessThan31.IN17
pixel_column[3] => LessThan32.IN17
pixel_column[3] => LessThan33.IN17
pixel_column[3] => LessThan34.IN17
pixel_column[3] => LessThan35.IN17
pixel_column[3] => LessThan38.IN17
pixel_column[3] => LessThan39.IN17
pixel_column[3] => Add0.IN26
pixel_column[3] => LessThan41.IN17
pixel_column[3] => LessThan42.IN17
pixel_column[3] => Add1.IN17
pixel_column[3] => LessThan47.IN17
pixel_column[3] => LessThan48.IN17
pixel_column[3] => LessThan49.IN17
pixel_column[3] => LessThan50.IN17
pixel_column[3] => LessThan51.IN17
pixel_column[3] => LessThan52.IN17
pixel_column[3] => LessThan55.IN17
pixel_column[3] => LessThan56.IN17
pixel_column[3] => LessThan57.IN17
pixel_column[3] => LessThan58.IN17
pixel_column[3] => LessThan59.IN17
pixel_column[3] => LessThan60.IN17
pixel_column[3] => LessThan61.IN17
pixel_column[3] => LessThan62.IN17
pixel_column[3] => LessThan63.IN17
pixel_column[3] => LessThan64.IN17
pixel_column[3] => LessThan65.IN17
pixel_column[3] => LessThan66.IN17
pixel_column[3] => Add6.IN16
pixel_column[3] => font_column[2].DATAIN
pixel_column[4] => LessThan2.IN16
pixel_column[4] => LessThan3.IN16
pixel_column[4] => LessThan4.IN16
pixel_column[4] => LessThan5.IN16
pixel_column[4] => LessThan6.IN16
pixel_column[4] => LessThan7.IN16
pixel_column[4] => LessThan8.IN16
pixel_column[4] => LessThan9.IN16
pixel_column[4] => LessThan10.IN16
pixel_column[4] => LessThan11.IN16
pixel_column[4] => LessThan12.IN16
pixel_column[4] => LessThan13.IN16
pixel_column[4] => LessThan14.IN16
pixel_column[4] => LessThan15.IN16
pixel_column[4] => LessThan16.IN16
pixel_column[4] => LessThan17.IN16
pixel_column[4] => LessThan20.IN16
pixel_column[4] => LessThan21.IN16
pixel_column[4] => LessThan22.IN16
pixel_column[4] => LessThan23.IN16
pixel_column[4] => LessThan24.IN16
pixel_column[4] => LessThan25.IN16
pixel_column[4] => LessThan26.IN16
pixel_column[4] => LessThan27.IN16
pixel_column[4] => LessThan30.IN16
pixel_column[4] => LessThan31.IN16
pixel_column[4] => LessThan32.IN16
pixel_column[4] => LessThan33.IN16
pixel_column[4] => LessThan34.IN16
pixel_column[4] => LessThan35.IN16
pixel_column[4] => LessThan38.IN16
pixel_column[4] => LessThan39.IN16
pixel_column[4] => Add0.IN25
pixel_column[4] => LessThan41.IN16
pixel_column[4] => LessThan42.IN16
pixel_column[4] => Add1.IN16
pixel_column[4] => LessThan47.IN16
pixel_column[4] => LessThan48.IN16
pixel_column[4] => LessThan49.IN16
pixel_column[4] => LessThan50.IN16
pixel_column[4] => LessThan51.IN16
pixel_column[4] => LessThan52.IN16
pixel_column[4] => LessThan55.IN16
pixel_column[4] => LessThan56.IN16
pixel_column[4] => LessThan57.IN16
pixel_column[4] => LessThan58.IN16
pixel_column[4] => LessThan59.IN16
pixel_column[4] => LessThan60.IN16
pixel_column[4] => LessThan61.IN16
pixel_column[4] => LessThan62.IN16
pixel_column[4] => LessThan63.IN16
pixel_column[4] => LessThan64.IN16
pixel_column[4] => LessThan65.IN16
pixel_column[4] => LessThan66.IN16
pixel_column[4] => Add6.IN15
pixel_column[5] => LessThan2.IN15
pixel_column[5] => LessThan3.IN15
pixel_column[5] => LessThan4.IN15
pixel_column[5] => LessThan5.IN15
pixel_column[5] => LessThan6.IN15
pixel_column[5] => LessThan7.IN15
pixel_column[5] => LessThan8.IN15
pixel_column[5] => LessThan9.IN15
pixel_column[5] => LessThan10.IN15
pixel_column[5] => LessThan11.IN15
pixel_column[5] => LessThan12.IN15
pixel_column[5] => LessThan13.IN15
pixel_column[5] => LessThan14.IN15
pixel_column[5] => LessThan15.IN15
pixel_column[5] => LessThan16.IN15
pixel_column[5] => LessThan17.IN15
pixel_column[5] => LessThan20.IN15
pixel_column[5] => LessThan21.IN15
pixel_column[5] => LessThan22.IN15
pixel_column[5] => LessThan23.IN15
pixel_column[5] => LessThan24.IN15
pixel_column[5] => LessThan25.IN15
pixel_column[5] => LessThan26.IN15
pixel_column[5] => LessThan27.IN15
pixel_column[5] => LessThan30.IN15
pixel_column[5] => LessThan31.IN15
pixel_column[5] => LessThan32.IN15
pixel_column[5] => LessThan33.IN15
pixel_column[5] => LessThan34.IN15
pixel_column[5] => LessThan35.IN15
pixel_column[5] => LessThan38.IN15
pixel_column[5] => LessThan39.IN15
pixel_column[5] => Add0.IN24
pixel_column[5] => LessThan41.IN15
pixel_column[5] => LessThan42.IN15
pixel_column[5] => Add1.IN15
pixel_column[5] => LessThan47.IN15
pixel_column[5] => LessThan48.IN15
pixel_column[5] => LessThan49.IN15
pixel_column[5] => LessThan50.IN15
pixel_column[5] => LessThan51.IN15
pixel_column[5] => LessThan52.IN15
pixel_column[5] => LessThan55.IN15
pixel_column[5] => LessThan56.IN15
pixel_column[5] => LessThan57.IN15
pixel_column[5] => LessThan58.IN15
pixel_column[5] => LessThan59.IN15
pixel_column[5] => LessThan60.IN15
pixel_column[5] => LessThan61.IN15
pixel_column[5] => LessThan62.IN15
pixel_column[5] => LessThan63.IN15
pixel_column[5] => LessThan64.IN15
pixel_column[5] => LessThan65.IN15
pixel_column[5] => LessThan66.IN15
pixel_column[5] => Add6.IN14
pixel_column[6] => LessThan2.IN14
pixel_column[6] => LessThan3.IN14
pixel_column[6] => LessThan4.IN14
pixel_column[6] => LessThan5.IN14
pixel_column[6] => LessThan6.IN14
pixel_column[6] => LessThan7.IN14
pixel_column[6] => LessThan8.IN14
pixel_column[6] => LessThan9.IN14
pixel_column[6] => LessThan10.IN14
pixel_column[6] => LessThan11.IN14
pixel_column[6] => LessThan12.IN14
pixel_column[6] => LessThan13.IN14
pixel_column[6] => LessThan14.IN14
pixel_column[6] => LessThan15.IN14
pixel_column[6] => LessThan16.IN14
pixel_column[6] => LessThan17.IN14
pixel_column[6] => LessThan20.IN14
pixel_column[6] => LessThan21.IN14
pixel_column[6] => LessThan22.IN14
pixel_column[6] => LessThan23.IN14
pixel_column[6] => LessThan24.IN14
pixel_column[6] => LessThan25.IN14
pixel_column[6] => LessThan26.IN14
pixel_column[6] => LessThan27.IN14
pixel_column[6] => LessThan30.IN14
pixel_column[6] => LessThan31.IN14
pixel_column[6] => LessThan32.IN14
pixel_column[6] => LessThan33.IN14
pixel_column[6] => LessThan34.IN14
pixel_column[6] => LessThan35.IN14
pixel_column[6] => LessThan38.IN14
pixel_column[6] => LessThan39.IN14
pixel_column[6] => Add0.IN23
pixel_column[6] => LessThan41.IN14
pixel_column[6] => LessThan42.IN14
pixel_column[6] => Add1.IN14
pixel_column[6] => LessThan47.IN14
pixel_column[6] => LessThan48.IN14
pixel_column[6] => LessThan49.IN14
pixel_column[6] => LessThan50.IN14
pixel_column[6] => LessThan51.IN14
pixel_column[6] => LessThan52.IN14
pixel_column[6] => LessThan55.IN14
pixel_column[6] => LessThan56.IN14
pixel_column[6] => LessThan57.IN14
pixel_column[6] => LessThan58.IN14
pixel_column[6] => LessThan59.IN14
pixel_column[6] => LessThan60.IN14
pixel_column[6] => LessThan61.IN14
pixel_column[6] => LessThan62.IN14
pixel_column[6] => LessThan63.IN14
pixel_column[6] => LessThan64.IN14
pixel_column[6] => LessThan65.IN14
pixel_column[6] => LessThan66.IN14
pixel_column[6] => Add6.IN13
pixel_column[7] => LessThan2.IN13
pixel_column[7] => LessThan3.IN13
pixel_column[7] => LessThan4.IN13
pixel_column[7] => LessThan5.IN13
pixel_column[7] => LessThan6.IN13
pixel_column[7] => LessThan7.IN13
pixel_column[7] => LessThan8.IN13
pixel_column[7] => LessThan9.IN13
pixel_column[7] => LessThan10.IN13
pixel_column[7] => LessThan11.IN13
pixel_column[7] => LessThan12.IN13
pixel_column[7] => LessThan13.IN13
pixel_column[7] => LessThan14.IN13
pixel_column[7] => LessThan15.IN13
pixel_column[7] => LessThan16.IN13
pixel_column[7] => LessThan17.IN13
pixel_column[7] => LessThan20.IN13
pixel_column[7] => LessThan21.IN13
pixel_column[7] => LessThan22.IN13
pixel_column[7] => LessThan23.IN13
pixel_column[7] => LessThan24.IN13
pixel_column[7] => LessThan25.IN13
pixel_column[7] => LessThan26.IN13
pixel_column[7] => LessThan27.IN13
pixel_column[7] => LessThan30.IN13
pixel_column[7] => LessThan31.IN13
pixel_column[7] => LessThan32.IN13
pixel_column[7] => LessThan33.IN13
pixel_column[7] => LessThan34.IN13
pixel_column[7] => LessThan35.IN13
pixel_column[7] => LessThan38.IN13
pixel_column[7] => LessThan39.IN13
pixel_column[7] => Add0.IN22
pixel_column[7] => LessThan41.IN13
pixel_column[7] => LessThan42.IN13
pixel_column[7] => Add1.IN13
pixel_column[7] => LessThan47.IN13
pixel_column[7] => LessThan48.IN13
pixel_column[7] => LessThan49.IN13
pixel_column[7] => LessThan50.IN13
pixel_column[7] => LessThan51.IN13
pixel_column[7] => LessThan52.IN13
pixel_column[7] => LessThan55.IN13
pixel_column[7] => LessThan56.IN13
pixel_column[7] => LessThan57.IN13
pixel_column[7] => LessThan58.IN13
pixel_column[7] => LessThan59.IN13
pixel_column[7] => LessThan60.IN13
pixel_column[7] => LessThan61.IN13
pixel_column[7] => LessThan62.IN13
pixel_column[7] => LessThan63.IN13
pixel_column[7] => LessThan64.IN13
pixel_column[7] => LessThan65.IN13
pixel_column[7] => LessThan66.IN13
pixel_column[7] => Add6.IN12
pixel_column[8] => LessThan2.IN12
pixel_column[8] => LessThan3.IN12
pixel_column[8] => LessThan4.IN12
pixel_column[8] => LessThan5.IN12
pixel_column[8] => LessThan6.IN12
pixel_column[8] => LessThan7.IN12
pixel_column[8] => LessThan8.IN12
pixel_column[8] => LessThan9.IN12
pixel_column[8] => LessThan10.IN12
pixel_column[8] => LessThan11.IN12
pixel_column[8] => LessThan12.IN12
pixel_column[8] => LessThan13.IN12
pixel_column[8] => LessThan14.IN12
pixel_column[8] => LessThan15.IN12
pixel_column[8] => LessThan16.IN12
pixel_column[8] => LessThan17.IN12
pixel_column[8] => LessThan20.IN12
pixel_column[8] => LessThan21.IN12
pixel_column[8] => LessThan22.IN12
pixel_column[8] => LessThan23.IN12
pixel_column[8] => LessThan24.IN12
pixel_column[8] => LessThan25.IN12
pixel_column[8] => LessThan26.IN12
pixel_column[8] => LessThan27.IN12
pixel_column[8] => LessThan30.IN12
pixel_column[8] => LessThan31.IN12
pixel_column[8] => LessThan32.IN12
pixel_column[8] => LessThan33.IN12
pixel_column[8] => LessThan34.IN12
pixel_column[8] => LessThan35.IN12
pixel_column[8] => LessThan38.IN12
pixel_column[8] => LessThan39.IN12
pixel_column[8] => Add0.IN21
pixel_column[8] => LessThan41.IN12
pixel_column[8] => LessThan42.IN12
pixel_column[8] => Add1.IN12
pixel_column[8] => LessThan47.IN12
pixel_column[8] => LessThan48.IN12
pixel_column[8] => LessThan49.IN12
pixel_column[8] => LessThan50.IN12
pixel_column[8] => LessThan51.IN12
pixel_column[8] => LessThan52.IN12
pixel_column[8] => LessThan55.IN12
pixel_column[8] => LessThan56.IN12
pixel_column[8] => LessThan57.IN12
pixel_column[8] => LessThan58.IN12
pixel_column[8] => LessThan59.IN12
pixel_column[8] => LessThan60.IN12
pixel_column[8] => LessThan61.IN12
pixel_column[8] => LessThan62.IN12
pixel_column[8] => LessThan63.IN12
pixel_column[8] => LessThan64.IN12
pixel_column[8] => LessThan65.IN12
pixel_column[8] => LessThan66.IN12
pixel_column[8] => Add6.IN11
pixel_column[9] => LessThan2.IN11
pixel_column[9] => LessThan3.IN11
pixel_column[9] => LessThan4.IN11
pixel_column[9] => LessThan5.IN11
pixel_column[9] => LessThan6.IN11
pixel_column[9] => LessThan7.IN11
pixel_column[9] => LessThan8.IN11
pixel_column[9] => LessThan9.IN11
pixel_column[9] => LessThan10.IN11
pixel_column[9] => LessThan11.IN11
pixel_column[9] => LessThan12.IN11
pixel_column[9] => LessThan13.IN11
pixel_column[9] => LessThan14.IN11
pixel_column[9] => LessThan15.IN11
pixel_column[9] => LessThan16.IN11
pixel_column[9] => LessThan17.IN11
pixel_column[9] => LessThan20.IN11
pixel_column[9] => LessThan21.IN11
pixel_column[9] => LessThan22.IN11
pixel_column[9] => LessThan23.IN11
pixel_column[9] => LessThan24.IN11
pixel_column[9] => LessThan25.IN11
pixel_column[9] => LessThan26.IN11
pixel_column[9] => LessThan27.IN11
pixel_column[9] => LessThan30.IN11
pixel_column[9] => LessThan31.IN11
pixel_column[9] => LessThan32.IN11
pixel_column[9] => LessThan33.IN11
pixel_column[9] => LessThan34.IN11
pixel_column[9] => LessThan35.IN11
pixel_column[9] => LessThan38.IN11
pixel_column[9] => LessThan39.IN11
pixel_column[9] => Add0.IN20
pixel_column[9] => LessThan41.IN11
pixel_column[9] => LessThan42.IN11
pixel_column[9] => Add1.IN11
pixel_column[9] => LessThan47.IN11
pixel_column[9] => LessThan48.IN11
pixel_column[9] => LessThan49.IN11
pixel_column[9] => LessThan50.IN11
pixel_column[9] => LessThan51.IN11
pixel_column[9] => LessThan52.IN11
pixel_column[9] => LessThan55.IN11
pixel_column[9] => LessThan56.IN11
pixel_column[9] => LessThan57.IN11
pixel_column[9] => LessThan58.IN11
pixel_column[9] => LessThan59.IN11
pixel_column[9] => LessThan60.IN11
pixel_column[9] => LessThan61.IN11
pixel_column[9] => LessThan62.IN11
pixel_column[9] => LessThan63.IN11
pixel_column[9] => LessThan64.IN11
pixel_column[9] => LessThan65.IN11
pixel_column[9] => LessThan66.IN11
pixel_column[9] => Add6.IN10
character_address[0] <= character_address[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
character_address[1] <= character_address[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
character_address[2] <= character_address[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
character_address[3] <= character_address[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
character_address[4] <= character_address[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
character_address[5] <= character_address[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
font_row[0] <= pixel_row[1].DB_MAX_OUTPUT_PORT_TYPE
font_row[1] <= pixel_row[2].DB_MAX_OUTPUT_PORT_TYPE
font_row[2] <= pixel_row[3].DB_MAX_OUTPUT_PORT_TYPE
font_column[0] <= pixel_column[1].DB_MAX_OUTPUT_PORT_TYPE
font_column[1] <= pixel_column[2].DB_MAX_OUTPUT_PORT_TYPE
font_column[2] <= pixel_column[3].DB_MAX_OUTPUT_PORT_TYPE
score_up => tenth_score_Enable.CLK
score_up => hundred_score_Enable.CLK
score_up => score_limit_reached.CLK
score_up => hundred_score_address[0].CLK
score_up => hundred_score_address[1].CLK
score_up => hundred_score_address[2].CLK
score_up => hundred_score_address[3].CLK
score_up => hundred_score_address[4].CLK
score_up => hundred_score_address[5].CLK
score_up => tenth_score_address[0].CLK
score_up => tenth_score_address[1].CLK
score_up => tenth_score_address[2].CLK
score_up => tenth_score_address[3].CLK
score_up => tenth_score_address[4].CLK
score_up => tenth_score_address[5].CLK
score_up => oneth_score_address[0].CLK
score_up => oneth_score_address[1].CLK
score_up => oneth_score_address[2].CLK
score_up => oneth_score_address[3].CLK
score_up => oneth_score_address[4].CLK
score_up => oneth_score_address[5].CLK
score_up => speed_up.DATAIN
background_address[0] <= temp_address_3.DB_MAX_OUTPUT_PORT_TYPE
background_address[1] <= temp_address_3.DB_MAX_OUTPUT_PORT_TYPE
background_address[2] <= temp_address_3.DB_MAX_OUTPUT_PORT_TYPE
background_address[3] <= temp_address_3.DB_MAX_OUTPUT_PORT_TYPE
background_address[4] <= temp_address_3.DB_MAX_OUTPUT_PORT_TYPE
background_address[5] <= temp_address_3.DB_MAX_OUTPUT_PORT_TYPE
background_address[6] <= temp_address_3.DB_MAX_OUTPUT_PORT_TYPE
background_address[7] <= temp_address_3.DB_MAX_OUTPUT_PORT_TYPE
background_address[8] <= temp_address_3.DB_MAX_OUTPUT_PORT_TYPE
background_address[9] <= temp_address_3.DB_MAX_OUTPUT_PORT_TYPE
background_address[10] <= temp_address_3.DB_MAX_OUTPUT_PORT_TYPE
background_address[11] <= temp_address_3.DB_MAX_OUTPUT_PORT_TYPE
background_address[12] <= temp_address_3.DB_MAX_OUTPUT_PORT_TYPE
speed_up <= score_up.DB_MAX_OUTPUT_PORT_TYPE
ball_on => temp_address_7.OUTPUTSELECT
ball_on => temp_address_7.OUTPUTSELECT
ball_on => temp_address_7.OUTPUTSELECT
ball_on => temp_address_7.OUTPUTSELECT
ball_on => temp_address_7.OUTPUTSELECT
ball_on => temp_address_7.OUTPUTSELECT
ball_on => temp_address_7.OUTPUTSELECT
ball_on => temp_address_7.OUTPUTSELECT
doge_row_address_init[0] => Add7.IN10
doge_row_address_init[1] => Add7.IN9
doge_row_address_init[2] => Add7.IN8
doge_row_address_init[3] => Add7.IN7
doge_row_address_init[4] => Add7.IN6
doge_row_address_init[5] => Add7.IN5
doge_row_address_init[6] => Add7.IN4
doge_row_address_init[7] => Add7.IN3
reset => tenth_score_Enable.ACLR
reset => hundred_score_Enable.ACLR
reset => score_limit_reached.ACLR
reset => hundred_score_address[0].ACLR
reset => hundred_score_address[1].ACLR
reset => hundred_score_address[2].ACLR
reset => hundred_score_address[3].ACLR
reset => hundred_score_address[4].PRESET
reset => hundred_score_address[5].PRESET
reset => tenth_score_address[0].ACLR
reset => tenth_score_address[1].ACLR
reset => tenth_score_address[2].ACLR
reset => tenth_score_address[3].ACLR
reset => tenth_score_address[4].PRESET
reset => tenth_score_address[5].PRESET
reset => oneth_score_address[0].ACLR
reset => oneth_score_address[1].ACLR
reset => oneth_score_address[2].ACLR
reset => oneth_score_address[3].ACLR
reset => oneth_score_address[4].PRESET
reset => oneth_score_address[5].PRESET
title_address[0] <= temp_address_4.DB_MAX_OUTPUT_PORT_TYPE
title_address[1] <= temp_address_4.DB_MAX_OUTPUT_PORT_TYPE
title_address[2] <= temp_address_4.DB_MAX_OUTPUT_PORT_TYPE
title_address[3] <= temp_address_4.DB_MAX_OUTPUT_PORT_TYPE
title_address[4] <= temp_address_4.DB_MAX_OUTPUT_PORT_TYPE
title_address[5] <= temp_address_4.DB_MAX_OUTPUT_PORT_TYPE
title_address[6] <= temp_address_4.DB_MAX_OUTPUT_PORT_TYPE
title_address[7] <= temp_address_4.DB_MAX_OUTPUT_PORT_TYPE
title_address[8] <= temp_address_4.DB_MAX_OUTPUT_PORT_TYPE
title_address[9] <= temp_address_4.DB_MAX_OUTPUT_PORT_TYPE
title_address[10] <= temp_address_4.DB_MAX_OUTPUT_PORT_TYPE
title_address[11] <= temp_address_4.DB_MAX_OUTPUT_PORT_TYPE
title_address[12] <= temp_address_4.DB_MAX_OUTPUT_PORT_TYPE
doge_address[0] <= temp_address_7.DB_MAX_OUTPUT_PORT_TYPE
doge_address[1] <= temp_address_7.DB_MAX_OUTPUT_PORT_TYPE
doge_address[2] <= temp_address_7.DB_MAX_OUTPUT_PORT_TYPE
doge_address[3] <= temp_address_7.DB_MAX_OUTPUT_PORT_TYPE
doge_address[4] <= temp_address_7.DB_MAX_OUTPUT_PORT_TYPE
doge_address[5] <= temp_address_7.DB_MAX_OUTPUT_PORT_TYPE
doge_address[6] <= temp_address_7.DB_MAX_OUTPUT_PORT_TYPE
doge_address[7] <= temp_address_7.DB_MAX_OUTPUT_PORT_TYPE


|flappydoge|char_rom:inst9
character_address[0] => altsyncram:altsyncram_component.address_a[3]
character_address[0] => LessThan0.IN12
character_address[1] => altsyncram:altsyncram_component.address_a[4]
character_address[1] => LessThan0.IN11
character_address[2] => altsyncram:altsyncram_component.address_a[5]
character_address[2] => LessThan0.IN10
character_address[3] => altsyncram:altsyncram_component.address_a[6]
character_address[3] => LessThan0.IN9
character_address[4] => altsyncram:altsyncram_component.address_a[7]
character_address[4] => LessThan0.IN8
character_address[5] => altsyncram:altsyncram_component.address_a[8]
character_address[5] => LessThan0.IN7
font_row[0] => altsyncram:altsyncram_component.address_a[0]
font_row[1] => altsyncram:altsyncram_component.address_a[1]
font_row[2] => altsyncram:altsyncram_component.address_a[2]
font_col[0] => Mux0.IN2
font_col[1] => Mux0.IN1
font_col[2] => Mux0.IN0
clock => altsyncram:altsyncram_component.clock0
rom_mux_output <= rom_mux_output.DB_MAX_OUTPUT_PORT_TYPE


|flappydoge|char_rom:inst9|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_kt91:auto_generated.address_a[0]
address_a[1] => altsyncram_kt91:auto_generated.address_a[1]
address_a[2] => altsyncram_kt91:auto_generated.address_a[2]
address_a[3] => altsyncram_kt91:auto_generated.address_a[3]
address_a[4] => altsyncram_kt91:auto_generated.address_a[4]
address_a[5] => altsyncram_kt91:auto_generated.address_a[5]
address_a[6] => altsyncram_kt91:auto_generated.address_a[6]
address_a[7] => altsyncram_kt91:auto_generated.address_a[7]
address_a[8] => altsyncram_kt91:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kt91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_kt91:auto_generated.q_a[0]
q_a[1] <= altsyncram_kt91:auto_generated.q_a[1]
q_a[2] <= altsyncram_kt91:auto_generated.q_a[2]
q_a[3] <= altsyncram_kt91:auto_generated.q_a[3]
q_a[4] <= altsyncram_kt91:auto_generated.q_a[4]
q_a[5] <= altsyncram_kt91:auto_generated.q_a[5]
q_a[6] <= altsyncram_kt91:auto_generated.q_a[6]
q_a[7] <= altsyncram_kt91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|flappydoge|char_rom:inst9|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|flappydoge|background_rom:inst5
character_address[0] => altsyncram:altsyncram_component.address_a[0]
character_address[1] => altsyncram:altsyncram_component.address_a[1]
character_address[2] => altsyncram:altsyncram_component.address_a[2]
character_address[3] => altsyncram:altsyncram_component.address_a[3]
character_address[4] => altsyncram:altsyncram_component.address_a[4]
character_address[5] => altsyncram:altsyncram_component.address_a[5]
character_address[6] => altsyncram:altsyncram_component.address_a[6]
character_address[7] => altsyncram:altsyncram_component.address_a[7]
character_address[8] => altsyncram:altsyncram_component.address_a[8]
character_address[9] => altsyncram:altsyncram_component.address_a[9]
character_address[10] => altsyncram:altsyncram_component.address_a[10]
character_address[11] => altsyncram:altsyncram_component.address_a[11]
character_address[12] => altsyncram:altsyncram_component.address_a[12]
clock => altsyncram:altsyncram_component.clock0
rom_mux_output[0] <= rom_mux_output[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
rom_mux_output[1] <= rom_mux_output[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
rom_mux_output[2] <= rom_mux_output[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
rom_mux_output[3] <= rom_mux_output[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
rom_mux_output[4] <= rom_mux_output[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
rom_mux_output[5] <= rom_mux_output[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
rom_mux_output[6] <= rom_mux_output[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
rom_mux_output[7] <= rom_mux_output[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
rom_mux_output[8] <= rom_mux_output[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
rom_mux_output[9] <= rom_mux_output[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
rom_mux_output[10] <= rom_mux_output[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
rom_mux_output[11] <= rom_mux_output[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
sw9 => rom_mux_output[0]$latch.LATCH_ENABLE
sw9 => rom_mux_output[1]$latch.LATCH_ENABLE
sw9 => rom_mux_output[2]$latch.LATCH_ENABLE
sw9 => rom_mux_output[3]$latch.LATCH_ENABLE
sw9 => rom_mux_output[4]$latch.LATCH_ENABLE
sw9 => rom_mux_output[5]$latch.LATCH_ENABLE
sw9 => rom_mux_output[6]$latch.LATCH_ENABLE
sw9 => rom_mux_output[7]$latch.LATCH_ENABLE
sw9 => rom_mux_output[8]$latch.LATCH_ENABLE
sw9 => rom_mux_output[9]$latch.LATCH_ENABLE
sw9 => rom_mux_output[10]$latch.LATCH_ENABLE
sw9 => rom_mux_output[11]$latch.LATCH_ENABLE


|flappydoge|background_rom:inst5|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_cea1:auto_generated.address_a[0]
address_a[1] => altsyncram_cea1:auto_generated.address_a[1]
address_a[2] => altsyncram_cea1:auto_generated.address_a[2]
address_a[3] => altsyncram_cea1:auto_generated.address_a[3]
address_a[4] => altsyncram_cea1:auto_generated.address_a[4]
address_a[5] => altsyncram_cea1:auto_generated.address_a[5]
address_a[6] => altsyncram_cea1:auto_generated.address_a[6]
address_a[7] => altsyncram_cea1:auto_generated.address_a[7]
address_a[8] => altsyncram_cea1:auto_generated.address_a[8]
address_a[9] => altsyncram_cea1:auto_generated.address_a[9]
address_a[10] => altsyncram_cea1:auto_generated.address_a[10]
address_a[11] => altsyncram_cea1:auto_generated.address_a[11]
address_a[12] => altsyncram_cea1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cea1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_cea1:auto_generated.q_a[0]
q_a[1] <= altsyncram_cea1:auto_generated.q_a[1]
q_a[2] <= altsyncram_cea1:auto_generated.q_a[2]
q_a[3] <= altsyncram_cea1:auto_generated.q_a[3]
q_a[4] <= altsyncram_cea1:auto_generated.q_a[4]
q_a[5] <= altsyncram_cea1:auto_generated.q_a[5]
q_a[6] <= altsyncram_cea1:auto_generated.q_a[6]
q_a[7] <= altsyncram_cea1:auto_generated.q_a[7]
q_a[8] <= altsyncram_cea1:auto_generated.q_a[8]
q_a[9] <= altsyncram_cea1:auto_generated.q_a[9]
q_a[10] <= altsyncram_cea1:auto_generated.q_a[10]
q_a[11] <= altsyncram_cea1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|flappydoge|background_rom:inst5|altsyncram:altsyncram_component|altsyncram_cea1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|flappydoge|doge_rom:inst20
character_address[0] => altsyncram:altsyncram_component.address_a[0]
character_address[1] => altsyncram:altsyncram_component.address_a[1]
character_address[2] => altsyncram:altsyncram_component.address_a[2]
character_address[3] => altsyncram:altsyncram_component.address_a[3]
character_address[4] => altsyncram:altsyncram_component.address_a[4]
character_address[5] => altsyncram:altsyncram_component.address_a[5]
character_address[6] => altsyncram:altsyncram_component.address_a[6]
character_address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
rom_mux_output[0] <= altsyncram:altsyncram_component.q_a[0]
rom_mux_output[1] <= altsyncram:altsyncram_component.q_a[1]
rom_mux_output[2] <= altsyncram:altsyncram_component.q_a[2]
rom_mux_output[3] <= altsyncram:altsyncram_component.q_a[3]
rom_mux_output[4] <= altsyncram:altsyncram_component.q_a[4]
rom_mux_output[5] <= altsyncram:altsyncram_component.q_a[5]
rom_mux_output[6] <= altsyncram:altsyncram_component.q_a[6]
rom_mux_output[7] <= altsyncram:altsyncram_component.q_a[7]
rom_mux_output[8] <= altsyncram:altsyncram_component.q_a[8]
rom_mux_output[9] <= altsyncram:altsyncram_component.q_a[9]
rom_mux_output[10] <= altsyncram:altsyncram_component.q_a[10]
rom_mux_output[11] <= altsyncram:altsyncram_component.q_a[11]


|flappydoge|doge_rom:inst20|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_mn91:auto_generated.address_a[0]
address_a[1] => altsyncram_mn91:auto_generated.address_a[1]
address_a[2] => altsyncram_mn91:auto_generated.address_a[2]
address_a[3] => altsyncram_mn91:auto_generated.address_a[3]
address_a[4] => altsyncram_mn91:auto_generated.address_a[4]
address_a[5] => altsyncram_mn91:auto_generated.address_a[5]
address_a[6] => altsyncram_mn91:auto_generated.address_a[6]
address_a[7] => altsyncram_mn91:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mn91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_mn91:auto_generated.q_a[0]
q_a[1] <= altsyncram_mn91:auto_generated.q_a[1]
q_a[2] <= altsyncram_mn91:auto_generated.q_a[2]
q_a[3] <= altsyncram_mn91:auto_generated.q_a[3]
q_a[4] <= altsyncram_mn91:auto_generated.q_a[4]
q_a[5] <= altsyncram_mn91:auto_generated.q_a[5]
q_a[6] <= altsyncram_mn91:auto_generated.q_a[6]
q_a[7] <= altsyncram_mn91:auto_generated.q_a[7]
q_a[8] <= altsyncram_mn91:auto_generated.q_a[8]
q_a[9] <= altsyncram_mn91:auto_generated.q_a[9]
q_a[10] <= altsyncram_mn91:auto_generated.q_a[10]
q_a[11] <= altsyncram_mn91:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|flappydoge|doge_rom:inst20|altsyncram:altsyncram_component|altsyncram_mn91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|flappydoge|eve_background_rom:inst6
character_address[0] => altsyncram:altsyncram_component.address_a[0]
character_address[1] => altsyncram:altsyncram_component.address_a[1]
character_address[2] => altsyncram:altsyncram_component.address_a[2]
character_address[3] => altsyncram:altsyncram_component.address_a[3]
character_address[4] => altsyncram:altsyncram_component.address_a[4]
character_address[5] => altsyncram:altsyncram_component.address_a[5]
character_address[6] => altsyncram:altsyncram_component.address_a[6]
character_address[7] => altsyncram:altsyncram_component.address_a[7]
character_address[8] => altsyncram:altsyncram_component.address_a[8]
character_address[9] => altsyncram:altsyncram_component.address_a[9]
character_address[10] => altsyncram:altsyncram_component.address_a[10]
character_address[11] => altsyncram:altsyncram_component.address_a[11]
character_address[12] => altsyncram:altsyncram_component.address_a[12]
clock => altsyncram:altsyncram_component.clock0
rom_mux_output[0] <= rom_mux_output[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
rom_mux_output[1] <= rom_mux_output[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
rom_mux_output[2] <= rom_mux_output[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
rom_mux_output[3] <= rom_mux_output[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
rom_mux_output[4] <= rom_mux_output[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
rom_mux_output[5] <= rom_mux_output[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
rom_mux_output[6] <= rom_mux_output[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
rom_mux_output[7] <= rom_mux_output[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
rom_mux_output[8] <= rom_mux_output[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
rom_mux_output[9] <= rom_mux_output[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
rom_mux_output[10] <= rom_mux_output[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
rom_mux_output[11] <= rom_mux_output[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
sw9 => rom_mux_output[0]$latch.LATCH_ENABLE
sw9 => rom_mux_output[1]$latch.LATCH_ENABLE
sw9 => rom_mux_output[2]$latch.LATCH_ENABLE
sw9 => rom_mux_output[3]$latch.LATCH_ENABLE
sw9 => rom_mux_output[4]$latch.LATCH_ENABLE
sw9 => rom_mux_output[5]$latch.LATCH_ENABLE
sw9 => rom_mux_output[6]$latch.LATCH_ENABLE
sw9 => rom_mux_output[7]$latch.LATCH_ENABLE
sw9 => rom_mux_output[8]$latch.LATCH_ENABLE
sw9 => rom_mux_output[9]$latch.LATCH_ENABLE
sw9 => rom_mux_output[10]$latch.LATCH_ENABLE
sw9 => rom_mux_output[11]$latch.LATCH_ENABLE


|flappydoge|eve_background_rom:inst6|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_bra1:auto_generated.address_a[0]
address_a[1] => altsyncram_bra1:auto_generated.address_a[1]
address_a[2] => altsyncram_bra1:auto_generated.address_a[2]
address_a[3] => altsyncram_bra1:auto_generated.address_a[3]
address_a[4] => altsyncram_bra1:auto_generated.address_a[4]
address_a[5] => altsyncram_bra1:auto_generated.address_a[5]
address_a[6] => altsyncram_bra1:auto_generated.address_a[6]
address_a[7] => altsyncram_bra1:auto_generated.address_a[7]
address_a[8] => altsyncram_bra1:auto_generated.address_a[8]
address_a[9] => altsyncram_bra1:auto_generated.address_a[9]
address_a[10] => altsyncram_bra1:auto_generated.address_a[10]
address_a[11] => altsyncram_bra1:auto_generated.address_a[11]
address_a[12] => altsyncram_bra1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_bra1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_bra1:auto_generated.q_a[0]
q_a[1] <= altsyncram_bra1:auto_generated.q_a[1]
q_a[2] <= altsyncram_bra1:auto_generated.q_a[2]
q_a[3] <= altsyncram_bra1:auto_generated.q_a[3]
q_a[4] <= altsyncram_bra1:auto_generated.q_a[4]
q_a[5] <= altsyncram_bra1:auto_generated.q_a[5]
q_a[6] <= altsyncram_bra1:auto_generated.q_a[6]
q_a[7] <= altsyncram_bra1:auto_generated.q_a[7]
q_a[8] <= altsyncram_bra1:auto_generated.q_a[8]
q_a[9] <= altsyncram_bra1:auto_generated.q_a[9]
q_a[10] <= altsyncram_bra1:auto_generated.q_a[10]
q_a[11] <= altsyncram_bra1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|flappydoge|eve_background_rom:inst6|altsyncram:altsyncram_component|altsyncram_bra1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|flappydoge|title_rom:inst7
character_address[0] => altsyncram:altsyncram_component.address_a[0]
character_address[1] => altsyncram:altsyncram_component.address_a[1]
character_address[2] => altsyncram:altsyncram_component.address_a[2]
character_address[3] => altsyncram:altsyncram_component.address_a[3]
character_address[4] => altsyncram:altsyncram_component.address_a[4]
character_address[5] => altsyncram:altsyncram_component.address_a[5]
character_address[6] => altsyncram:altsyncram_component.address_a[6]
character_address[7] => altsyncram:altsyncram_component.address_a[7]
character_address[8] => altsyncram:altsyncram_component.address_a[8]
character_address[9] => altsyncram:altsyncram_component.address_a[9]
character_address[10] => altsyncram:altsyncram_component.address_a[10]
character_address[11] => altsyncram:altsyncram_component.address_a[11]
character_address[12] => altsyncram:altsyncram_component.address_a[12]
clock => altsyncram:altsyncram_component.clock0
rom_mux_output[0] <= altsyncram:altsyncram_component.q_a[0]
rom_mux_output[1] <= altsyncram:altsyncram_component.q_a[1]
rom_mux_output[2] <= altsyncram:altsyncram_component.q_a[2]
rom_mux_output[3] <= altsyncram:altsyncram_component.q_a[3]
rom_mux_output[4] <= altsyncram:altsyncram_component.q_a[4]
rom_mux_output[5] <= altsyncram:altsyncram_component.q_a[5]
rom_mux_output[6] <= altsyncram:altsyncram_component.q_a[6]
rom_mux_output[7] <= altsyncram:altsyncram_component.q_a[7]
rom_mux_output[8] <= altsyncram:altsyncram_component.q_a[8]
rom_mux_output[9] <= altsyncram:altsyncram_component.q_a[9]
rom_mux_output[10] <= altsyncram:altsyncram_component.q_a[10]
rom_mux_output[11] <= altsyncram:altsyncram_component.q_a[11]


|flappydoge|title_rom:inst7|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_du91:auto_generated.address_a[0]
address_a[1] => altsyncram_du91:auto_generated.address_a[1]
address_a[2] => altsyncram_du91:auto_generated.address_a[2]
address_a[3] => altsyncram_du91:auto_generated.address_a[3]
address_a[4] => altsyncram_du91:auto_generated.address_a[4]
address_a[5] => altsyncram_du91:auto_generated.address_a[5]
address_a[6] => altsyncram_du91:auto_generated.address_a[6]
address_a[7] => altsyncram_du91:auto_generated.address_a[7]
address_a[8] => altsyncram_du91:auto_generated.address_a[8]
address_a[9] => altsyncram_du91:auto_generated.address_a[9]
address_a[10] => altsyncram_du91:auto_generated.address_a[10]
address_a[11] => altsyncram_du91:auto_generated.address_a[11]
address_a[12] => altsyncram_du91:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_du91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_du91:auto_generated.q_a[0]
q_a[1] <= altsyncram_du91:auto_generated.q_a[1]
q_a[2] <= altsyncram_du91:auto_generated.q_a[2]
q_a[3] <= altsyncram_du91:auto_generated.q_a[3]
q_a[4] <= altsyncram_du91:auto_generated.q_a[4]
q_a[5] <= altsyncram_du91:auto_generated.q_a[5]
q_a[6] <= altsyncram_du91:auto_generated.q_a[6]
q_a[7] <= altsyncram_du91:auto_generated.q_a[7]
q_a[8] <= altsyncram_du91:auto_generated.q_a[8]
q_a[9] <= altsyncram_du91:auto_generated.q_a[9]
q_a[10] <= altsyncram_du91:auto_generated.q_a[10]
q_a[11] <= altsyncram_du91:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|flappydoge|title_rom:inst7|altsyncram:altsyncram_component|altsyncram_du91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|flappydoge|lifeto7seg:inst10
Clk => timer.CLK
life[0] => Equal0.IN7
life[0] => Equal1.IN7
life[0] => Equal2.IN7
life[0] => Equal3.IN7
life[0] => Equal4.IN7
life[0] => Equal5.IN7
life[0] => Equal6.IN7
life[0] => Equal7.IN7
life[0] => Equal8.IN7
life[0] => Equal9.IN7
life[1] => Equal0.IN6
life[1] => Equal1.IN6
life[1] => Equal2.IN6
life[1] => Equal3.IN6
life[1] => Equal4.IN6
life[1] => Equal5.IN6
life[1] => Equal6.IN6
life[1] => Equal7.IN6
life[1] => Equal8.IN6
life[1] => Equal9.IN6
life[2] => Equal0.IN5
life[2] => Equal1.IN5
life[2] => Equal2.IN5
life[2] => Equal3.IN5
life[2] => Equal4.IN5
life[2] => Equal5.IN5
life[2] => Equal6.IN5
life[2] => Equal7.IN5
life[2] => Equal8.IN5
life[2] => Equal9.IN5
life[3] => Equal0.IN4
life[3] => Equal1.IN4
life[3] => Equal2.IN4
life[3] => Equal3.IN4
life[3] => Equal4.IN4
life[3] => Equal5.IN4
life[3] => Equal6.IN4
life[3] => Equal7.IN4
life[3] => Equal8.IN4
life[3] => Equal9.IN4
state_in[0] => Equal10.IN3
state_in[0] => Equal11.IN3
state_in[1] => Equal10.IN2
state_in[1] => Equal11.IN2
lifeout[0] <= lifeout.DB_MAX_OUTPUT_PORT_TYPE
lifeout[1] <= lifeout.DB_MAX_OUTPUT_PORT_TYPE
lifeout[2] <= lifeout.DB_MAX_OUTPUT_PORT_TYPE
lifeout[3] <= lifeout.DB_MAX_OUTPUT_PORT_TYPE
lifeout[4] <= lifeout.DB_MAX_OUTPUT_PORT_TYPE
lifeout[5] <= lifeout.DB_MAX_OUTPUT_PORT_TYPE
lifeout[6] <= lifeout.DB_MAX_OUTPUT_PORT_TYPE
lifeout[7] <= <VCC>


|flappydoge|clock_generator:inst16
clk1 => b.CLK
clk1 => count[0].CLK
clk1 => count[1].CLK
clk1 => count[2].CLK
clk1 => count[3].CLK
clk1 => count[4].CLK
clk1 => count[5].CLK
clk1 => count[6].CLK
clk1 => count[7].CLK
clk1 => count[8].CLK
clk1 => count[9].CLK
clk1 => count[10].CLK
clk1 => count[11].CLK
clk1 => count[12].CLK
clk1 => count[13].CLK
clk1 => count[14].CLK
clk1 => count[15].CLK
clk1 => count[16].CLK
clk1 => count[17].CLK
clk1 => count[18].CLK
clk1 => count[19].CLK
clk1 => count[20].CLK
clk1 => count[21].CLK
clk1 => count[22].CLK
clk1 => count[23].CLK
clk1 => count[24].CLK
clk1 => count[25].CLK
clk1 => count[26].CLK
clk1 => count[27].CLK
clk1 => count[28].CLK
clk1 => count[29].CLK
clk1 => count[30].CLK
clk1 => count[31].CLK
clk <= b.DB_MAX_OUTPUT_PORT_TYPE


|flappydoge|fto7seg:inst15
Clk => timer.CLK
state_in[0] => Equal0.IN3
state_in[0] => Equal1.IN3
state_in[1] => Equal0.IN2
state_in[1] => Equal1.IN2
lifeout[0] <= lifeout.DB_MAX_OUTPUT_PORT_TYPE
lifeout[1] <= <VCC>
lifeout[2] <= <VCC>
lifeout[3] <= <VCC>
lifeout[4] <= lifeout.DB_MAX_OUTPUT_PORT_TYPE
lifeout[5] <= lifeout.DB_MAX_OUTPUT_PORT_TYPE
lifeout[6] <= lifeout.DB_MAX_OUTPUT_PORT_TYPE
lifeout[7] <= <VCC>


|flappydoge|ito7seg:inst12
Clk => timer.CLK
state_in[0] => Equal0.IN3
state_in[0] => Equal1.IN3
state_in[1] => Equal0.IN2
state_in[1] => Equal1.IN2
lifeout[0] <= <VCC>
lifeout[1] <= <VCC>
lifeout[2] <= <VCC>
lifeout[3] <= <VCC>
lifeout[4] <= lifeout.DB_MAX_OUTPUT_PORT_TYPE
lifeout[5] <= lifeout.DB_MAX_OUTPUT_PORT_TYPE
lifeout[6] <= <VCC>
lifeout[7] <= <VCC>


|flappydoge|lto7seg:inst14
Clk => timer.CLK
state_in[0] => Equal0.IN3
state_in[0] => Equal1.IN3
state_in[1] => Equal0.IN2
state_in[1] => Equal1.IN2
lifeout[0] <= <VCC>
lifeout[1] <= <VCC>
lifeout[2] <= <VCC>
lifeout[3] <= lifeout.DB_MAX_OUTPUT_PORT_TYPE
lifeout[4] <= lifeout.DB_MAX_OUTPUT_PORT_TYPE
lifeout[5] <= lifeout.DB_MAX_OUTPUT_PORT_TYPE
lifeout[6] <= <VCC>
lifeout[7] <= <VCC>


