{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 12 16:39:36 2024 " "Info: Processing started: Sun May 12 16:39:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off machine_v1 -c machine_v1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off machine_v1 -c machine_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_parallel_8b.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALU_parallel_8b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_parallel_8b " "Info: Found entity 1: ALU_parallel_8b" {  } { { "ALU_parallel_8b.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/ALU_parallel_8b.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "machine_v1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file machine_v1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 machine_v1 " "Info: Found entity 1: machine_v1" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "machine_v1 " "Info: Elaborating entity \"machine_v1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst5 " "Warning: Block or symbol \"NOT\" of instance \"inst5\" overlaps another block or symbol" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1784 -232 -184 -1752 "inst5" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "24_decoder.bdf 1 1 " "Warning: Using design file 24_decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 24_decoder " "Info: Found entity 1: 24_decoder" {  } { { "24_decoder.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/24_decoder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "24_decoder 24_decoder:inst2 " "Info: Elaborating entity \"24_decoder\" for hierarchy \"24_decoder:inst2\"" {  } { { "machine_v1.bdf" "inst2" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1816 -352 -256 -1688 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "register-8_with_CLR.bdf 1 1 " "Warning: Using design file register-8_with_CLR.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register-8_with_CLR " "Info: Found entity 1: register-8_with_CLR" {  } { { "register-8_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-8_with_CLR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register-8_with_CLR register-8_with_CLR:MAR " "Info: Elaborating entity \"register-8_with_CLR\" for hierarchy \"register-8_with_CLR:MAR\"" {  } { { "machine_v1.bdf" "MAR" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -968 2368 2592 -872 "MAR" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "register-4_with_CLR.bdf 1 1 " "Warning: Using design file register-4_with_CLR.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register-4_with_CLR " "Info: Found entity 1: register-4_with_CLR" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register-4_with_CLR register-8_with_CLR:MAR\|register-4_with_CLR:inst2 " "Info: Elaborating entity \"register-4_with_CLR\" for hierarchy \"register-8_with_CLR:MAR\|register-4_with_CLR:inst2\"" {  } { { "register-8_with_CLR.bdf" "inst2" { Schematic "G:/Project/machine_v5启停电路版/register-8_with_CLR.bdf" { { 8 272 368 168 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "38_decoder.bdf 1 1 " "Warning: Using design file 38_decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 38_decoder " "Info: Found entity 1: 38_decoder" {  } { { "38_decoder.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/38_decoder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "38_decoder 38_decoder:inst11 " "Info: Elaborating entity \"38_decoder\" for hierarchy \"38_decoder:inst11\"" {  } { { "machine_v1.bdf" "inst11" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1664 1624 1816 -1568 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "start_stop_selection.bdf 1 1 " "Warning: Using design file start_stop_selection.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 start_stop_selection " "Info: Found entity 1: start_stop_selection" {  } { { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start_stop_selection start_stop_selection:inst22 " "Info: Elaborating entity \"start_stop_selection\" for hierarchy \"start_stop_selection:inst22\"" {  } { { "machine_v1.bdf" "inst22" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1472 -536 -376 -1344 "inst22" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_parallel_8b ALU_parallel_8b:inst4 " "Info: Elaborating entity \"ALU_parallel_8b\" for hierarchy \"ALU_parallel_8b:inst4\"" {  } { { "machine_v1.bdf" "inst4" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -960 744 1160 -864 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74181 ALU_parallel_8b:inst4\|74181:inst " "Info: Elaborating entity \"74181\" for hierarchy \"ALU_parallel_8b:inst4\|74181:inst\"" {  } { { "ALU_parallel_8b.bdf" "inst" { Schematic "G:/Project/machine_v5启停电路版/ALU_parallel_8b.bdf" { { 80 408 528 336 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_parallel_8b:inst4\|74181:inst " "Info: Elaborated megafunction instantiation \"ALU_parallel_8b:inst4\|74181:inst\"" {  } { { "ALU_parallel_8b.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/ALU_parallel_8b.bdf" { { 80 408 528 336 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74182 ALU_parallel_8b:inst4\|74182:inst2 " "Info: Elaborating entity \"74182\" for hierarchy \"ALU_parallel_8b:inst4\|74182:inst2\"" {  } { { "ALU_parallel_8b.bdf" "inst2" { Schematic "G:/Project/machine_v5启停电路版/ALU_parallel_8b.bdf" { { 296 624 728 472 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_parallel_8b:inst4\|74182:inst2 " "Info: Elaborated megafunction instantiation \"ALU_parallel_8b:inst4\|74182:inst2\"" {  } { { "ALU_parallel_8b.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/ALU_parallel_8b.bdf" { { 296 624 728 472 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "mux2-8.bdf 1 1 " "Warning: Using design file mux2-8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux2-8 " "Info: Found entity 1: mux2-8" {  } { { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2-8 mux2-8:A_selector " "Info: Elaborating entity \"mux2-8\" for hierarchy \"mux2-8:A_selector\"" {  } { { "machine_v1.bdf" "A_selector" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -464 536 888 -368 "A_selector" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "ripple_counter_256_advanced.bdf 1 1 " "Warning: Using design file ripple_counter_256_advanced.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_counter_256_advanced " "Info: Found entity 1: ripple_counter_256_advanced" {  } { { "ripple_counter_256_advanced.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/ripple_counter_256_advanced.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_counter_256_advanced ripple_counter_256_advanced:pc " "Info: Elaborating entity \"ripple_counter_256_advanced\" for hierarchy \"ripple_counter_256_advanced:pc\"" {  } { { "machine_v1.bdf" "pc" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -968 1720 1976 -872 "pc" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 ripple_counter_256_advanced:pc\|74161:inst1 " "Info: Elaborating entity \"74161\" for hierarchy \"ripple_counter_256_advanced:pc\|74161:inst1\"" {  } { { "ripple_counter_256_advanced.bdf" "inst1" { Schematic "G:/Project/machine_v5启停电路版/ripple_counter_256_advanced.bdf" { { 256 272 392 440 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ripple_counter_256_advanced:pc\|74161:inst1 " "Info: Elaborated megafunction instantiation \"ripple_counter_256_advanced:pc\|74161:inst1\"" {  } { { "ripple_counter_256_advanced.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/ripple_counter_256_advanced.bdf" { { 256 272 392 440 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 ripple_counter_256_advanced:pc\|74161:inst1\|f74161:sub " "Info: Elaborating entity \"f74161\" for hierarchy \"ripple_counter_256_advanced:pc\|74161:inst1\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "c:/altera/81/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ripple_counter_256_advanced:pc\|74161:inst1\|f74161:sub ripple_counter_256_advanced:pc\|74161:inst1 " "Info: Elaborated megafunction instantiation \"ripple_counter_256_advanced:pc\|74161:inst1\|f74161:sub\", which is child of megafunction instantiation \"ripple_counter_256_advanced:pc\|74161:inst1\"" {  } { { "74161.tdf" "" { Text "c:/altera/81/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "ripple_counter_256_advanced.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/ripple_counter_256_advanced.bdf" { { 256 272 392 440 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 ripple_counter_256_advanced:pc\|74161:inst " "Info: Elaborating entity \"74161\" for hierarchy \"ripple_counter_256_advanced:pc\|74161:inst\"" {  } { { "ripple_counter_256_advanced.bdf" "inst" { Schematic "G:/Project/machine_v5启停电路版/ripple_counter_256_advanced.bdf" { { 40 272 392 224 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ripple_counter_256_advanced:pc\|74161:inst " "Info: Elaborated megafunction instantiation \"ripple_counter_256_advanced:pc\|74161:inst\"" {  } { { "ripple_counter_256_advanced.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/ripple_counter_256_advanced.bdf" { { 40 272 392 224 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "register_4x.bdf 1 1 " "Warning: Using design file register_4x.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register_4x " "Info: Found entity 1: register_4x" {  } { { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_4x register_4x:inst8 " "Info: Elaborating entity \"register_4x\" for hierarchy \"register_4x:inst8\"" {  } { { "machine_v1.bdf" "inst8" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -968 1336 1656 -808 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "mux4-8.bdf 1 1 " "Warning: Using design file mux4-8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux4-8 " "Info: Found entity 1: mux4-8" {  } { { "mux4-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux4-8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4-8 register_4x:inst8\|mux4-8:inst6 " "Info: Elaborating entity \"mux4-8\" for hierarchy \"register_4x:inst8\|mux4-8:inst6\"" {  } { { "register_4x.bdf" "inst6" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 440 2112 2208 1048 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "MBR_NEW.bdf 1 1 " "Warning: Using design file MBR_NEW.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MBR_NEW " "Info: Found entity 1: MBR_NEW" {  } { { "MBR_NEW.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/MBR_NEW.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MBR_NEW MBR_NEW:MDR " "Info: Elaborating entity \"MBR_NEW\" for hierarchy \"MBR_NEW:MDR\"" {  } { { "machine_v1.bdf" "MDR" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -944 2848 3168 -808 "MDR" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "micro_address_generator.bdf 1 1 " "Warning: Using design file micro_address_generator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 micro_address_generator " "Info: Found entity 1: micro_address_generator" {  } { { "micro_address_generator.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/micro_address_generator.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "micro_address_generator micro_address_generator:inst20 " "Info: Elaborating entity \"micro_address_generator\" for hierarchy \"micro_address_generator:inst20\"" {  } { { "machine_v1.bdf" "inst20" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { 256 2328 2456 640 "inst20" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "mux4-8_4inputs.bdf 1 1 " "Warning: Using design file mux4-8_4inputs.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux4-8_4inputs " "Info: Found entity 1: mux4-8_4inputs" {  } { { "mux4-8_4inputs.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux4-8_4inputs.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4-8_4inputs micro_address_generator:inst20\|mux4-8_4inputs:inst23 " "Info: Elaborating entity \"mux4-8_4inputs\" for hierarchy \"micro_address_generator:inst20\|mux4-8_4inputs:inst23\"" {  } { { "micro_address_generator.bdf" "inst23" { Schematic "G:/Project/machine_v5启停电路版/micro_address_generator.bdf" { { -216 2624 2720 424 "inst23" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "46 " "Info: Ignored 46 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CARRY" "16 " "Info: Ignored 16 CARRY buffer(s)" {  } {  } 0 0 "Ignored %1!d! CARRY buffer(s)" 0 0 "" 0 0} { "Info" "IOPT_MLS_IGNORED_SOFT" "30 " "Info: Ignored 30 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "start_stop_selection:inst22\|inst24 start_stop_selection:inst22\|inst24~_emulated start_stop_selection:inst22\|inst24~latch " "Warning (13310): Register \"start_stop_selection:inst22\|inst24\" is converted into an equivalent circuit using register \"start_stop_selection:inst22\|inst24~_emulated\" and latch \"start_stop_selection:inst22\|inst24~latch\"" {  } { { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "275 " "Info: Implemented 275 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Info: Implemented 23 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Info: Implemented 60 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "184 " "Info: Implemented 184 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 12 16:39:44 2024 " "Info: Processing ended: Sun May 12 16:39:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 12 16:39:46 2024 " "Info: Processing started: Sun May 12 16:39:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off machine_v1 -c machine_v1 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off machine_v1 -c machine_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "machine_v1 EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"machine_v1\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst15  " "Info: Automatically promoted node inst15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 1736 1784 -1320 "inst15" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst17  " "Info: Automatically promoted node inst17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2392 2440 -1320 "inst17" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst17 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst18  " "Info: Automatically promoted node inst18 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2872 2920 -1320 "inst18" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst18 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register_4x:inst8\|inst5  " "Info: Automatically promoted node register_4x:inst8\|inst5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|inst5 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register_4x:inst8\|inst7  " "Info: Automatically promoted node register_4x:inst8\|inst7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|inst7 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register_4x:inst8\|inst8  " "Info: Automatically promoted node register_4x:inst8\|inst8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 472 856 920 520 "inst8" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|inst8 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register_4x:inst8\|inst9  " "Info: Automatically promoted node register_4x:inst8\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 424 856 920 472 "inst9" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|inst9 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "start_stop_selection:inst22\|inst3  " "Info: Automatically promoted node start_stop_selection:inst22\|inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst17 " "Info: Destination node inst17" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2392 2440 -1320 "inst17" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst17 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "38_decoder:inst11\|inst11~104 " "Info: Destination node 38_decoder:inst11\|inst11~104" {  } { { "38_decoder.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/38_decoder.bdf" { { 320 424 488 368 "inst11" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 38_decoder:inst11|inst11~104 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst18 " "Info: Destination node inst18" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2872 2920 -1320 "inst18" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst18 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst16 " "Info: Destination node inst16" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst16 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst15 " "Info: Destination node inst15" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 1736 1784 -1320 "inst15" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_4x:inst8\|inst5 " "Info: Destination node register_4x:inst8\|inst5" {  } { { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|inst5 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPuIR " "Info: Destination node CPuIR" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { CPuIR } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPuIR" } } } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1536 -152 24 -1520 "CPuIR" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPuIR } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uRD " "Info: Destination node uRD" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { uRD } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uRD" } } } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1552 -152 24 -1536 "uRD" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uRD } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { start_stop_selection:inst22|inst3 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "load_lr " "Warning: Node \"load_lr\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "load_lr" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "16.891 ns register register " "Info: Estimated most critical path is register to register delay of 16.891 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 1 REG LAB_X9_Y10 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X9_Y10; Fanout = 3; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.322 ns) + CELL(0.647 ns) 1.969 ns mux2-8:B_sclector\|inst25~126 2 COMB LAB_X7_Y9 1 " "Info: 2: + IC(1.322 ns) + CELL(0.647 ns) = 1.969 ns; Loc. = LAB_X7_Y9; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~126'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.969 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 2.780 ns mux2-8:B_sclector\|inst25~127 3 COMB LAB_X7_Y9 1 " "Info: 3: + IC(0.605 ns) + CELL(0.206 ns) = 2.780 ns; Loc. = LAB_X7_Y9; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~127'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.279 ns) + CELL(0.624 ns) 4.683 ns mux2-8:B_sclector\|inst25~128 4 COMB LAB_X9_Y10 2 " "Info: 4: + IC(1.279 ns) + CELL(0.624 ns) = 4.683 ns; Loc. = LAB_X9_Y10; Fanout = 2; COMB Node = 'mux2-8:B_sclector\|inst25~128'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.903 ns" { mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 5.494 ns ALU_parallel_8b:inst4\|74181:inst\|43~119 5 COMB LAB_X9_Y10 3 " "Info: 5: + IC(0.441 ns) + CELL(0.370 ns) = 5.494 ns; Loc. = LAB_X9_Y10; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|43~119'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.158 ns) + CELL(0.370 ns) 7.022 ns ALU_parallel_8b:inst4\|74181:inst\|75~26 6 COMB LAB_X10_Y9 2 " "Info: 6: + IC(1.158 ns) + CELL(0.370 ns) = 7.022 ns; Loc. = LAB_X10_Y9; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|75~26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 7.833 ns ALU_parallel_8b:inst4\|74181:inst\|74~46 7 COMB LAB_X10_Y9 4 " "Info: 7: + IC(0.160 ns) + CELL(0.651 ns) = 7.833 ns; Loc. = LAB_X10_Y9; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|74~46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 8.644 ns ALU_parallel_8b:inst4\|74181:inst1\|69~3 8 COMB LAB_X10_Y9 3 " "Info: 8: + IC(0.160 ns) + CELL(0.651 ns) = 8.644 ns; Loc. = LAB_X10_Y9; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|69~3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.124 ns) + CELL(0.370 ns) 10.138 ns ALU_parallel_8b:inst4\|74181:inst1\|82~170 9 COMB LAB_X12_Y9 1 " "Info: 9: + IC(1.124 ns) + CELL(0.370 ns) = 10.138 ns; Loc. = LAB_X12_Y9; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|82~170'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|82~170 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 10.949 ns ALU_parallel_8b:inst4\|74181:inst1\|82~171 10 COMB LAB_X12_Y9 9 " "Info: 10: + IC(0.605 ns) + CELL(0.206 ns) = 10.949 ns; Loc. = LAB_X12_Y9; Fanout = 9; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|82~171'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU_parallel_8b:inst4|74181:inst1|82~170 ALU_parallel_8b:inst4|74181:inst1|82~171 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.124 ns) + CELL(0.370 ns) 12.443 ns inst10~106 11 COMB LAB_X10_Y9 1 " "Info: 11: + IC(1.124 ns) + CELL(0.370 ns) = 12.443 ns; Loc. = LAB_X10_Y9; Fanout = 1; COMB Node = 'inst10~106'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { ALU_parallel_8b:inst4|74181:inst1|82~171 inst10~106 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1120 320 384 -976 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 13.254 ns micro_address_generator:inst20\|inst10~33 12 COMB LAB_X10_Y9 3 " "Info: 12: + IC(0.441 ns) + CELL(0.370 ns) = 13.254 ns; Loc. = LAB_X10_Y9; Fanout = 3; COMB Node = 'micro_address_generator:inst20\|inst10~33'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { inst10~106 micro_address_generator:inst20|inst10~33 } "NODE_NAME" } } { "micro_address_generator.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/micro_address_generator.bdf" { { 768 928 992 848 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 14.065 ns micro_address_generator:inst20\|mux4-8_4inputs:inst23\|inst9~12 13 COMB LAB_X10_Y9 3 " "Info: 13: + IC(0.441 ns) + CELL(0.370 ns) = 14.065 ns; Loc. = LAB_X10_Y9; Fanout = 3; COMB Node = 'micro_address_generator:inst20\|mux4-8_4inputs:inst23\|inst9~12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { micro_address_generator:inst20|inst10~33 micro_address_generator:inst20|mux4-8_4inputs:inst23|inst9~12 } "NODE_NAME" } } { "mux4-8_4inputs.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux4-8_4inputs.bdf" { { 480 872 936 528 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.537 ns) + CELL(0.370 ns) 15.972 ns ripple_counter_256_advanced:inst23\|74161:inst1\|f74161:sub\|109~157 14 COMB LAB_X14_Y10 1 " "Info: 14: + IC(1.537 ns) + CELL(0.370 ns) = 15.972 ns; Loc. = LAB_X14_Y10; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst23\|74161:inst1\|f74161:sub\|109~157'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.907 ns" { micro_address_generator:inst20|mux4-8_4inputs:inst23|inst9~12 ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|109~157 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 528 592 792 "109" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 16.783 ns ripple_counter_256_advanced:inst23\|74161:inst1\|f74161:sub\|109~158 15 COMB LAB_X14_Y10 1 " "Info: 15: + IC(0.160 ns) + CELL(0.651 ns) = 16.783 ns; Loc. = LAB_X14_Y10; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst23\|74161:inst1\|f74161:sub\|109~158'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|109~157 ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|109~158 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 528 592 792 "109" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 16.891 ns ripple_counter_256_advanced:inst23\|74161:inst1\|f74161:sub\|110 16 REG LAB_X14_Y10 6 " "Info: 16: + IC(0.000 ns) + CELL(0.108 ns) = 16.891 ns; Loc. = LAB_X14_Y10; Fanout = 6; REG Node = 'ripple_counter_256_advanced:inst23\|74161:inst1\|f74161:sub\|110'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|109~158 ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.334 ns ( 37.50 % ) " "Info: Total cell delay = 6.334 ns ( 37.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.557 ns ( 62.50 % ) " "Info: Total interconnect delay = 10.557 ns ( 62.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.891 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|43~119 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|82~170 ALU_parallel_8b:inst4|74181:inst1|82~171 inst10~106 micro_address_generator:inst20|inst10~33 micro_address_generator:inst20|mux4-8_4inputs:inst23|inst9~12 ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|109~157 ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|109~158 ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|110 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y0 X10_Y9 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X10_Y9" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "68 " "Warning: Found 68 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D7 0 " "Info: Pin \"D7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D6 0 " "Info: Pin \"D6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D5 0 " "Info: Pin \"D5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D4 0 " "Info: Pin \"D4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D3 0 " "Info: Pin \"D3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D2 0 " "Info: Pin \"D2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D1 0 " "Info: Pin \"D1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "D0 0 " "Info: Pin \"D0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RD_OUT 0 " "Info: Pin \"RD_OUT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WE_OUT 0 " "Info: Pin \"WE_OUT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A0 0 " "Info: Pin \"A0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A1 0 " "Info: Pin \"A1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A2 0 " "Info: Pin \"A2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A3 0 " "Info: Pin \"A3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A4 0 " "Info: Pin \"A4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A5 0 " "Info: Pin \"A5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A6 0 " "Info: Pin \"A6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "A7 0 " "Info: Pin \"A7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD0 0 " "Info: Pin \"AD0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD1 0 " "Info: Pin \"AD1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD2 0 " "Info: Pin \"AD2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD3 0 " "Info: Pin \"AD3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD4 0 " "Info: Pin \"AD4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD5 0 " "Info: Pin \"AD5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD6 0 " "Info: Pin \"AD6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AD7 0 " "Info: Pin \"AD7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD0 0 " "Info: Pin \"LD0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD1 0 " "Info: Pin \"LD1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD2 0 " "Info: Pin \"LD2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD3 0 " "Info: Pin \"LD3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD4 0 " "Info: Pin \"LD4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD5 0 " "Info: Pin \"LD5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD6 0 " "Info: Pin \"LD6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD7 0 " "Info: Pin \"LD7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA8 0 " "Info: Pin \"LA8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA9 0 " "Info: Pin \"LA9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA10 0 " "Info: Pin \"LA10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA11 0 " "Info: Pin \"LA11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA12 0 " "Info: Pin \"LA12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA13 0 " "Info: Pin \"LA13\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA14 0 " "Info: Pin \"LA14\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LA15 0 " "Info: Pin \"LA15\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR0 0 " "Info: Pin \"LR0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR1 0 " "Info: Pin \"LR1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR2 0 " "Info: Pin \"LR2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR3 0 " "Info: Pin \"LR3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR4 0 " "Info: Pin \"LR4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR5 0 " "Info: Pin \"LR5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR6 0 " "Info: Pin \"LR6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR7 0 " "Info: Pin \"LR7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uRD 0 " "Info: Pin \"uRD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPuIR 0 " "Info: Pin \"CPuIR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR8 0 " "Info: Pin \"LR8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR9 0 " "Info: Pin \"LR9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR10 0 " "Info: Pin \"LR10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR11 0 " "Info: Pin \"LR11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR12 0 " "Info: Pin \"LR12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR13 0 " "Info: Pin \"LR13\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR14 0 " "Info: Pin \"LR14\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LR15 0 " "Info: Pin \"LR15\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD8 0 " "Info: Pin \"LD8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD9 0 " "Info: Pin \"LD9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD10 0 " "Info: Pin \"LD10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD11 0 " "Info: Pin \"LD11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD12 0 " "Info: Pin \"LD12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD13 0 " "Info: Pin \"LD13\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD14 0 " "Info: Pin \"LD14\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LD15 0 " "Info: Pin \"LD15\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "EN " "Info: Following pins have the same output enable: EN" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D7 3.3-V LVTTL " "Info: Type bi-directional pin D7 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D7 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D7" } } } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -528 2872 2888 -352 "D7" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D7 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D6 3.3-V LVTTL " "Info: Type bi-directional pin D6 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D6 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D6" } } } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -528 2904 2920 -352 "D6" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D6 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D5 3.3-V LVTTL " "Info: Type bi-directional pin D5 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D5 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D5" } } } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -528 2936 2952 -352 "D5" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D5 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D4 3.3-V LVTTL " "Info: Type bi-directional pin D4 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D4 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D4" } } } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -528 2968 2984 -352 "D4" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D4 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D3 3.3-V LVTTL " "Info: Type bi-directional pin D3 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D3 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D3" } } } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -528 3000 3016 -352 "D3" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D3 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D2 3.3-V LVTTL " "Info: Type bi-directional pin D2 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D2 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D2" } } } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -528 3032 3048 -352 "D2" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D2 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D1 3.3-V LVTTL " "Info: Type bi-directional pin D1 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D1 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D1" } } } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -528 3064 3080 -352 "D1" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D1 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional D0 3.3-V LVTTL " "Info: Type bi-directional pin D0 uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { D0 } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "D0" } } } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -528 3096 3112 -352 "D0" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { D0 } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "220 " "Info: Peak virtual memory: 220 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 12 16:39:49 2024 " "Info: Processing ended: Sun May 12 16:39:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 12 16:39:50 2024 " "Info: Processing started: Sun May 12 16:39:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off machine_v1 -c machine_v1 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off machine_v1 -c machine_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 12 16:39:53 2024 " "Info: Processing ended: Sun May 12 16:39:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 12 16:39:54 2024 " "Info: Processing started: Sun May 12 16:39:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off machine_v1 -c machine_v1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off machine_v1 -c machine_v1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "start_stop_selection:inst22\|inst24~latch " "Warning: Node \"start_stop_selection:inst22\|inst24~latch\" is a latch" {  } { { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CK_Single " "Info: Assuming node \"CK_Single\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 -776 -608 -1368 "CK_Single" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CK_Single" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "START " "Info: Assuming node \"START\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1400 -776 -608 -1384 "START" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "START" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CK_Consistant " "Info: Assuming node \"CK_Consistant\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1448 -776 -608 -1432 "CK_Consistant" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CK_Consistant" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLR " "Info: Assuming node \"CLR\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1432 -776 -608 -1416 "CLR" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR6 " "Info: Assuming node \"uIR6\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR6" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR4 " "Info: Assuming node \"uIR4\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1792 1216 1384 -1776 "uIR4" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR4" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR5 " "Info: Assuming node \"uIR5\" is an undefined clock" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1776 1216 1384 -1760 "uIR5" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR5" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "17 " "Warning: Found 17 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "start_stop_selection:inst22\|inst24~latch " "Info: Detected ripple clock \"start_stop_selection:inst22\|inst24~latch\" as buffer" {  } { { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "start_stop_selection:inst22\|inst24~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register_4x:inst8\|inst9 " "Info: Detected gated clock \"register_4x:inst8\|inst9\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 424 856 920 472 "inst9" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register_4x:inst8\|inst9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "38_decoder:inst11\|inst11~104 " "Info: Detected gated clock \"38_decoder:inst11\|inst11~104\" as buffer" {  } { { "38_decoder.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/38_decoder.bdf" { { 320 424 488 368 "inst11" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "38_decoder:inst11\|inst11~104" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register_4x:inst8\|inst8 " "Info: Detected gated clock \"register_4x:inst8\|inst8\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 472 856 920 520 "inst8" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register_4x:inst8\|inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register_4x:inst8\|inst7 " "Info: Detected gated clock \"register_4x:inst8\|inst7\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 520 856 920 568 "inst7" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register_4x:inst8\|inst7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register_4x:inst8\|inst5~28 " "Info: Detected gated clock \"register_4x:inst8\|inst5~28\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register_4x:inst8\|inst5~28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 " "Info: Detected ripple clock \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3\" as buffer" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst16 " "Info: Detected gated clock \"inst16\" as buffer" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst18 " "Info: Detected gated clock \"inst18\" as buffer" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2872 2920 -1320 "inst18" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst15 " "Info: Detected gated clock \"inst15\" as buffer" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 1736 1784 -1320 "inst15" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register_4x:inst8\|inst5 " "Info: Detected gated clock \"register_4x:inst8\|inst5\" as buffer" {  } { { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register_4x:inst8\|inst5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 " "Info: Detected ripple clock \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2\" as buffer" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "start_stop_selection:inst22\|inst24~_emulated " "Info: Detected ripple clock \"start_stop_selection:inst22\|inst24~_emulated\" as buffer" {  } { { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "start_stop_selection:inst22\|inst24~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "start_stop_selection:inst22\|inst24~head_lut " "Info: Detected gated clock \"start_stop_selection:inst22\|inst24~head_lut\" as buffer" {  } { { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "start_stop_selection:inst22\|inst24~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "start_stop_selection:inst22\|inst31 " "Info: Detected gated clock \"start_stop_selection:inst22\|inst31\" as buffer" {  } { { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "start_stop_selection:inst22\|inst31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "start_stop_selection:inst22\|inst3 " "Info: Detected gated clock \"start_stop_selection:inst22\|inst3\" as buffer" {  } { { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "start_stop_selection:inst22\|inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst17 " "Info: Detected gated clock \"inst17\" as buffer" {  } { { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2392 2440 -1320 "inst17" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CK_Single register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst 64.4 MHz 15.529 ns Internal " "Info: Clock \"CK_Single\" has Internal fmax of 64.4 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3\" and destination register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst\" (period= 15.529 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.506 ns + Longest register register " "Info: + Longest register to register delay is 11.506 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X9_Y10_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y10_N25; Fanout = 3; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.370 ns) 1.860 ns mux2-8:B_sclector\|inst25~126 2 COMB LCCOMB_X7_Y9_N28 1 " "Info: 2: + IC(1.490 ns) + CELL(0.370 ns) = 1.860 ns; Loc. = LCCOMB_X7_Y9_N28; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~126'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.860 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.206 ns) 2.420 ns mux2-8:B_sclector\|inst25~127 3 COMB LCCOMB_X7_Y9_N6 1 " "Info: 3: + IC(0.354 ns) + CELL(0.206 ns) = 2.420 ns; Loc. = LCCOMB_X7_Y9_N6; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~127'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.560 ns" { mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.406 ns) + CELL(0.206 ns) 4.032 ns mux2-8:B_sclector\|inst25~128 4 COMB LCCOMB_X9_Y10_N12 2 " "Info: 4: + IC(1.406 ns) + CELL(0.206 ns) = 4.032 ns; Loc. = LCCOMB_X9_Y10_N12; Fanout = 2; COMB Node = 'mux2-8:B_sclector\|inst25~128'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.612 ns" { mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.206 ns) 4.619 ns ALU_parallel_8b:inst4\|74181:inst\|46~256 5 COMB LCCOMB_X9_Y10_N16 3 " "Info: 5: + IC(0.381 ns) + CELL(0.206 ns) = 4.619 ns; Loc. = LCCOMB_X9_Y10_N16; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|46~256'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|46~256 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(0.370 ns) 6.104 ns ALU_parallel_8b:inst4\|74181:inst\|75~26 6 COMB LCCOMB_X10_Y9_N18 2 " "Info: 6: + IC(1.115 ns) + CELL(0.370 ns) = 6.104 ns; Loc. = LCCOMB_X10_Y9_N18; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|75~26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { ALU_parallel_8b:inst4|74181:inst|46~256 ALU_parallel_8b:inst4|74181:inst|75~26 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.206 ns) 6.690 ns ALU_parallel_8b:inst4\|74181:inst\|74~46 7 COMB LCCOMB_X10_Y9_N12 4 " "Info: 7: + IC(0.380 ns) + CELL(0.206 ns) = 6.690 ns; Loc. = LCCOMB_X10_Y9_N12; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|74~46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.206 ns) 7.278 ns ALU_parallel_8b:inst4\|74181:inst1\|69~3 8 COMB LCCOMB_X10_Y9_N2 3 " "Info: 8: + IC(0.382 ns) + CELL(0.206 ns) = 7.278 ns; Loc. = LCCOMB_X10_Y9_N2; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|69~3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 7.869 ns ALU_parallel_8b:inst4\|74181:inst1\|77~16 9 COMB LCCOMB_X10_Y9_N28 1 " "Info: 9: + IC(0.385 ns) + CELL(0.206 ns) = 7.869 ns; Loc. = LCCOMB_X10_Y9_N28; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 8.440 ns ALU_parallel_8b:inst4\|74181:inst1\|77~17 10 COMB LCCOMB_X10_Y9_N14 9 " "Info: 10: + IC(0.365 ns) + CELL(0.206 ns) = 8.440 ns; Loc. = LCCOMB_X10_Y9_N14; Fanout = 9; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.756 ns) + CELL(0.202 ns) 11.398 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst~2 11 COMB LCCOMB_X26_Y14_N12 1 " "Info: 11: + IC(2.756 ns) + CELL(0.202 ns) = 11.398 ns; Loc. = LCCOMB_X26_Y14_N12; Fanout = 1; COMB Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.958 ns" { ALU_parallel_8b:inst4|74181:inst1|77~17 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst~2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 11.506 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst 12 REG LCFF_X26_Y14_N13 3 " "Info: 12: + IC(0.000 ns) + CELL(0.108 ns) = 11.506 ns; Loc. = LCFF_X26_Y14_N13; Fanout = 3; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.492 ns ( 21.66 % ) " "Info: Total cell delay = 2.492 ns ( 21.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.014 ns ( 78.34 % ) " "Info: Total interconnect delay = 9.014 ns ( 78.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.506 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|46~256 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.506 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~126 {} mux2-8:B_sclector|inst25~127 {} mux2-8:B_sclector|inst25~128 {} ALU_parallel_8b:inst4|74181:inst|46~256 {} ALU_parallel_8b:inst4|74181:inst|75~26 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74181:inst1|69~3 {} ALU_parallel_8b:inst4|74181:inst1|77~16 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst~2 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst {} } { 0.000ns 1.490ns 0.354ns 1.406ns 0.381ns 1.115ns 0.380ns 0.382ns 0.385ns 0.365ns 2.756ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.206ns 0.206ns 0.370ns 0.206ns 0.206ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.759 ns - Smallest " "Info: - Smallest clock skew is -3.759 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK_Single destination 7.021 ns + Shortest register " "Info: + Shortest clock path from clock \"CK_Single\" to destination register is 7.021 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK_Single 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CK_Single'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK_Single } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 -776 -608 -1368 "CK_Single" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.055 ns) + CELL(0.206 ns) 3.411 ns start_stop_selection:inst22\|inst3 2 COMB LCCOMB_X7_Y9_N18 9 " "Info: 2: + IC(2.055 ns) + CELL(0.206 ns) = 3.411 ns; Loc. = LCCOMB_X7_Y9_N18; Fanout = 9; COMB Node = 'start_stop_selection:inst22\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.261 ns" { CK_Single start_stop_selection:inst22|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.417 ns) + CELL(0.206 ns) 4.034 ns register_4x:inst8\|inst5 3 COMB LCCOMB_X7_Y9_N22 1 " "Info: 3: + IC(0.417 ns) + CELL(0.206 ns) = 4.034 ns; Loc. = LCCOMB_X7_Y9_N22; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.623 ns" { start_stop_selection:inst22|inst3 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.000 ns) 5.443 ns register_4x:inst8\|inst5~clkctrl 4 COMB CLKCTRL_G2 8 " "Info: 4: + IC(1.409 ns) + CELL(0.000 ns) = 5.443 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.409 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.666 ns) 7.021 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst 5 REG LCFF_X26_Y14_N13 3 " "Info: 5: + IC(0.912 ns) + CELL(0.666 ns) = 7.021 ns; Loc. = LCFF_X26_Y14_N13; Fanout = 3; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.228 ns ( 31.73 % ) " "Info: Total cell delay = 2.228 ns ( 31.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.793 ns ( 68.27 % ) " "Info: Total interconnect delay = 4.793 ns ( 68.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.021 ns" { CK_Single start_stop_selection:inst22|inst3 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.021 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst22|inst3 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.055ns 0.417ns 1.409ns 0.912ns } { 0.000ns 1.150ns 0.206ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK_Single source 10.780 ns - Longest register " "Info: - Longest clock path from clock \"CK_Single\" to source register is 10.780 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK_Single 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CK_Single'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK_Single } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 -776 -608 -1368 "CK_Single" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.055 ns) + CELL(0.206 ns) 3.411 ns start_stop_selection:inst22\|inst3 2 COMB LCCOMB_X7_Y9_N18 9 " "Info: 2: + IC(2.055 ns) + CELL(0.206 ns) = 3.411 ns; Loc. = LCCOMB_X7_Y9_N18; Fanout = 9; COMB Node = 'start_stop_selection:inst22\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.261 ns" { CK_Single start_stop_selection:inst22|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.616 ns) 4.457 ns inst16 3 COMB LCCOMB_X7_Y9_N12 8 " "Info: 3: + IC(0.430 ns) + CELL(0.616 ns) = 4.457 ns; Loc. = LCCOMB_X7_Y9_N12; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.046 ns" { start_stop_selection:inst22|inst3 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.970 ns) 5.749 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 4 REG LCFF_X7_Y9_N3 19 " "Info: 4: + IC(0.322 ns) + CELL(0.970 ns) = 5.749 ns; Loc. = LCFF_X7_Y9_N3; Fanout = 19; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.624 ns) 6.872 ns register_4x:inst8\|inst5~28 5 COMB LCCOMB_X7_Y9_N4 1 " "Info: 5: + IC(0.499 ns) + CELL(0.624 ns) = 6.872 ns; Loc. = LCCOMB_X7_Y9_N4; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.123 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.577 ns) 7.837 ns register_4x:inst8\|inst5 6 COMB LCCOMB_X7_Y9_N22 1 " "Info: 6: + IC(0.388 ns) + CELL(0.577 ns) = 7.837 ns; Loc. = LCCOMB_X7_Y9_N22; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.965 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.000 ns) 9.246 ns register_4x:inst8\|inst5~clkctrl 7 COMB CLKCTRL_G2 8 " "Info: 7: + IC(1.409 ns) + CELL(0.000 ns) = 9.246 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.409 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.868 ns) + CELL(0.666 ns) 10.780 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 8 REG LCFF_X9_Y10_N25 3 " "Info: 8: + IC(0.868 ns) + CELL(0.666 ns) = 10.780 ns; Loc. = LCFF_X9_Y10_N25; Fanout = 3; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.809 ns ( 44.61 % ) " "Info: Total cell delay = 4.809 ns ( 44.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.971 ns ( 55.39 % ) " "Info: Total interconnect delay = 5.971 ns ( 55.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.780 ns" { CK_Single start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.780 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.055ns 0.430ns 0.322ns 0.499ns 0.388ns 1.409ns 0.868ns } { 0.000ns 1.150ns 0.206ns 0.616ns 0.970ns 0.624ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.021 ns" { CK_Single start_stop_selection:inst22|inst3 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.021 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst22|inst3 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.055ns 0.417ns 1.409ns 0.912ns } { 0.000ns 1.150ns 0.206ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.780 ns" { CK_Single start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.780 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.055ns 0.430ns 0.322ns 0.499ns 0.388ns 1.409ns 0.868ns } { 0.000ns 1.150ns 0.206ns 0.616ns 0.970ns 0.624ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.506 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|46~256 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.506 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~126 {} mux2-8:B_sclector|inst25~127 {} mux2-8:B_sclector|inst25~128 {} ALU_parallel_8b:inst4|74181:inst|46~256 {} ALU_parallel_8b:inst4|74181:inst|75~26 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74181:inst1|69~3 {} ALU_parallel_8b:inst4|74181:inst1|77~16 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst~2 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst {} } { 0.000ns 1.490ns 0.354ns 1.406ns 0.381ns 1.115ns 0.380ns 0.382ns 0.385ns 0.365ns 2.756ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.206ns 0.206ns 0.370ns 0.206ns 0.206ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.021 ns" { CK_Single start_stop_selection:inst22|inst3 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.021 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst22|inst3 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.055ns 0.417ns 1.409ns 0.912ns } { 0.000ns 1.150ns 0.206ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.780 ns" { CK_Single start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.780 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.055ns 0.430ns 0.322ns 0.499ns 0.388ns 1.409ns 0.868ns } { 0.000ns 1.150ns 0.206ns 0.616ns 0.970ns 0.624ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "START register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst 51.87 MHz 19.28 ns Internal " "Info: Clock \"START\" has Internal fmax of 51.87 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3\" and destination register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst\" (period= 19.28 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.506 ns + Longest register register " "Info: + Longest register to register delay is 11.506 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X9_Y10_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y10_N25; Fanout = 3; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.370 ns) 1.860 ns mux2-8:B_sclector\|inst25~126 2 COMB LCCOMB_X7_Y9_N28 1 " "Info: 2: + IC(1.490 ns) + CELL(0.370 ns) = 1.860 ns; Loc. = LCCOMB_X7_Y9_N28; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~126'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.860 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.206 ns) 2.420 ns mux2-8:B_sclector\|inst25~127 3 COMB LCCOMB_X7_Y9_N6 1 " "Info: 3: + IC(0.354 ns) + CELL(0.206 ns) = 2.420 ns; Loc. = LCCOMB_X7_Y9_N6; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~127'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.560 ns" { mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.406 ns) + CELL(0.206 ns) 4.032 ns mux2-8:B_sclector\|inst25~128 4 COMB LCCOMB_X9_Y10_N12 2 " "Info: 4: + IC(1.406 ns) + CELL(0.206 ns) = 4.032 ns; Loc. = LCCOMB_X9_Y10_N12; Fanout = 2; COMB Node = 'mux2-8:B_sclector\|inst25~128'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.612 ns" { mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.206 ns) 4.619 ns ALU_parallel_8b:inst4\|74181:inst\|46~256 5 COMB LCCOMB_X9_Y10_N16 3 " "Info: 5: + IC(0.381 ns) + CELL(0.206 ns) = 4.619 ns; Loc. = LCCOMB_X9_Y10_N16; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|46~256'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|46~256 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(0.370 ns) 6.104 ns ALU_parallel_8b:inst4\|74181:inst\|75~26 6 COMB LCCOMB_X10_Y9_N18 2 " "Info: 6: + IC(1.115 ns) + CELL(0.370 ns) = 6.104 ns; Loc. = LCCOMB_X10_Y9_N18; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|75~26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { ALU_parallel_8b:inst4|74181:inst|46~256 ALU_parallel_8b:inst4|74181:inst|75~26 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.206 ns) 6.690 ns ALU_parallel_8b:inst4\|74181:inst\|74~46 7 COMB LCCOMB_X10_Y9_N12 4 " "Info: 7: + IC(0.380 ns) + CELL(0.206 ns) = 6.690 ns; Loc. = LCCOMB_X10_Y9_N12; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|74~46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.206 ns) 7.278 ns ALU_parallel_8b:inst4\|74181:inst1\|69~3 8 COMB LCCOMB_X10_Y9_N2 3 " "Info: 8: + IC(0.382 ns) + CELL(0.206 ns) = 7.278 ns; Loc. = LCCOMB_X10_Y9_N2; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|69~3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 7.869 ns ALU_parallel_8b:inst4\|74181:inst1\|77~16 9 COMB LCCOMB_X10_Y9_N28 1 " "Info: 9: + IC(0.385 ns) + CELL(0.206 ns) = 7.869 ns; Loc. = LCCOMB_X10_Y9_N28; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 8.440 ns ALU_parallel_8b:inst4\|74181:inst1\|77~17 10 COMB LCCOMB_X10_Y9_N14 9 " "Info: 10: + IC(0.365 ns) + CELL(0.206 ns) = 8.440 ns; Loc. = LCCOMB_X10_Y9_N14; Fanout = 9; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.756 ns) + CELL(0.202 ns) 11.398 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst~2 11 COMB LCCOMB_X26_Y14_N12 1 " "Info: 11: + IC(2.756 ns) + CELL(0.202 ns) = 11.398 ns; Loc. = LCCOMB_X26_Y14_N12; Fanout = 1; COMB Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.958 ns" { ALU_parallel_8b:inst4|74181:inst1|77~17 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst~2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 11.506 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst 12 REG LCFF_X26_Y14_N13 3 " "Info: 12: + IC(0.000 ns) + CELL(0.108 ns) = 11.506 ns; Loc. = LCFF_X26_Y14_N13; Fanout = 3; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.492 ns ( 21.66 % ) " "Info: Total cell delay = 2.492 ns ( 21.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.014 ns ( 78.34 % ) " "Info: Total interconnect delay = 9.014 ns ( 78.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.506 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|46~256 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.506 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~126 {} mux2-8:B_sclector|inst25~127 {} mux2-8:B_sclector|inst25~128 {} ALU_parallel_8b:inst4|74181:inst|46~256 {} ALU_parallel_8b:inst4|74181:inst|75~26 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74181:inst1|69~3 {} ALU_parallel_8b:inst4|74181:inst1|77~16 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst~2 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst {} } { 0.000ns 1.490ns 0.354ns 1.406ns 0.381ns 1.115ns 0.380ns 0.382ns 0.385ns 0.365ns 2.756ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.206ns 0.206ns 0.370ns 0.206ns 0.206ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-7.510 ns - Smallest " "Info: - Smallest clock skew is -7.510 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 7.526 ns + Shortest register " "Info: + Shortest clock path from clock \"START\" to destination register is 7.526 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns START 1 CLK PIN_77 4 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 4; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1400 -776 -608 -1384 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.572 ns) + CELL(0.370 ns) 3.916 ns start_stop_selection:inst22\|inst3 2 COMB LCCOMB_X7_Y9_N18 9 " "Info: 2: + IC(2.572 ns) + CELL(0.370 ns) = 3.916 ns; Loc. = LCCOMB_X7_Y9_N18; Fanout = 9; COMB Node = 'start_stop_selection:inst22\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.942 ns" { START start_stop_selection:inst22|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.417 ns) + CELL(0.206 ns) 4.539 ns register_4x:inst8\|inst5 3 COMB LCCOMB_X7_Y9_N22 1 " "Info: 3: + IC(0.417 ns) + CELL(0.206 ns) = 4.539 ns; Loc. = LCCOMB_X7_Y9_N22; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.623 ns" { start_stop_selection:inst22|inst3 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.000 ns) 5.948 ns register_4x:inst8\|inst5~clkctrl 4 COMB CLKCTRL_G2 8 " "Info: 4: + IC(1.409 ns) + CELL(0.000 ns) = 5.948 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.409 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.666 ns) 7.526 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst 5 REG LCFF_X26_Y14_N13 3 " "Info: 5: + IC(0.912 ns) + CELL(0.666 ns) = 7.526 ns; Loc. = LCFF_X26_Y14_N13; Fanout = 3; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.216 ns ( 29.44 % ) " "Info: Total cell delay = 2.216 ns ( 29.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.310 ns ( 70.56 % ) " "Info: Total interconnect delay = 5.310 ns ( 70.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.526 ns" { START start_stop_selection:inst22|inst3 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.526 ns" { START {} START~combout {} start_stop_selection:inst22|inst3 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.572ns 0.417ns 1.409ns 0.912ns } { 0.000ns 0.974ns 0.370ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START source 15.036 ns - Longest register " "Info: - Longest clock path from clock \"START\" to source register is 15.036 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns START 1 CLK PIN_77 4 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 4; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1400 -776 -608 -1384 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.341 ns) + CELL(0.206 ns) 3.521 ns start_stop_selection:inst22\|inst24~head_lut 2 COMB LCCOMB_X26_Y14_N26 1 " "Info: 2: + IC(2.341 ns) + CELL(0.206 ns) = 3.521 ns; Loc. = LCCOMB_X26_Y14_N26; Fanout = 1; COMB Node = 'start_stop_selection:inst22\|inst24~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.547 ns" { START start_stop_selection:inst22|inst24~head_lut } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.624 ns) 4.516 ns start_stop_selection:inst22\|inst31 3 COMB LCCOMB_X26_Y14_N16 2 " "Info: 3: + IC(0.371 ns) + CELL(0.624 ns) = 4.516 ns; Loc. = LCCOMB_X26_Y14_N16; Fanout = 2; COMB Node = 'start_stop_selection:inst22\|inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { start_stop_selection:inst22|inst24~head_lut start_stop_selection:inst22|inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.527 ns) + CELL(0.624 ns) 7.667 ns start_stop_selection:inst22\|inst3 4 COMB LCCOMB_X7_Y9_N18 9 " "Info: 4: + IC(2.527 ns) + CELL(0.624 ns) = 7.667 ns; Loc. = LCCOMB_X7_Y9_N18; Fanout = 9; COMB Node = 'start_stop_selection:inst22\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.151 ns" { start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.616 ns) 8.713 ns inst16 5 COMB LCCOMB_X7_Y9_N12 8 " "Info: 5: + IC(0.430 ns) + CELL(0.616 ns) = 8.713 ns; Loc. = LCCOMB_X7_Y9_N12; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.046 ns" { start_stop_selection:inst22|inst3 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.970 ns) 10.005 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 6 REG LCFF_X7_Y9_N3 19 " "Info: 6: + IC(0.322 ns) + CELL(0.970 ns) = 10.005 ns; Loc. = LCFF_X7_Y9_N3; Fanout = 19; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.624 ns) 11.128 ns register_4x:inst8\|inst5~28 7 COMB LCCOMB_X7_Y9_N4 1 " "Info: 7: + IC(0.499 ns) + CELL(0.624 ns) = 11.128 ns; Loc. = LCCOMB_X7_Y9_N4; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.123 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.577 ns) 12.093 ns register_4x:inst8\|inst5 8 COMB LCCOMB_X7_Y9_N22 1 " "Info: 8: + IC(0.388 ns) + CELL(0.577 ns) = 12.093 ns; Loc. = LCCOMB_X7_Y9_N22; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.965 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.000 ns) 13.502 ns register_4x:inst8\|inst5~clkctrl 9 COMB CLKCTRL_G2 8 " "Info: 9: + IC(1.409 ns) + CELL(0.000 ns) = 13.502 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.409 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.868 ns) + CELL(0.666 ns) 15.036 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 10 REG LCFF_X9_Y10_N25 3 " "Info: 10: + IC(0.868 ns) + CELL(0.666 ns) = 15.036 ns; Loc. = LCFF_X9_Y10_N25; Fanout = 3; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.881 ns ( 39.11 % ) " "Info: Total cell delay = 5.881 ns ( 39.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.155 ns ( 60.89 % ) " "Info: Total interconnect delay = 9.155 ns ( 60.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.036 ns" { START start_stop_selection:inst22|inst24~head_lut start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.036 ns" { START {} START~combout {} start_stop_selection:inst22|inst24~head_lut {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.341ns 0.371ns 2.527ns 0.430ns 0.322ns 0.499ns 0.388ns 1.409ns 0.868ns } { 0.000ns 0.974ns 0.206ns 0.624ns 0.624ns 0.616ns 0.970ns 0.624ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.526 ns" { START start_stop_selection:inst22|inst3 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.526 ns" { START {} START~combout {} start_stop_selection:inst22|inst3 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.572ns 0.417ns 1.409ns 0.912ns } { 0.000ns 0.974ns 0.370ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.036 ns" { START start_stop_selection:inst22|inst24~head_lut start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.036 ns" { START {} START~combout {} start_stop_selection:inst22|inst24~head_lut {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.341ns 0.371ns 2.527ns 0.430ns 0.322ns 0.499ns 0.388ns 1.409ns 0.868ns } { 0.000ns 0.974ns 0.206ns 0.624ns 0.624ns 0.616ns 0.970ns 0.624ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.506 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|46~256 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.506 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~126 {} mux2-8:B_sclector|inst25~127 {} mux2-8:B_sclector|inst25~128 {} ALU_parallel_8b:inst4|74181:inst|46~256 {} ALU_parallel_8b:inst4|74181:inst|75~26 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74181:inst1|69~3 {} ALU_parallel_8b:inst4|74181:inst1|77~16 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst~2 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst {} } { 0.000ns 1.490ns 0.354ns 1.406ns 0.381ns 1.115ns 0.380ns 0.382ns 0.385ns 0.365ns 2.756ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.206ns 0.206ns 0.370ns 0.206ns 0.206ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.526 ns" { START start_stop_selection:inst22|inst3 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.526 ns" { START {} START~combout {} start_stop_selection:inst22|inst3 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.572ns 0.417ns 1.409ns 0.912ns } { 0.000ns 0.974ns 0.370ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.036 ns" { START start_stop_selection:inst22|inst24~head_lut start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.036 ns" { START {} START~combout {} start_stop_selection:inst22|inst24~head_lut {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.341ns 0.371ns 2.527ns 0.430ns 0.322ns 0.499ns 0.388ns 1.409ns 0.868ns } { 0.000ns 0.974ns 0.206ns 0.624ns 0.624ns 0.616ns 0.970ns 0.624ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CK_Consistant register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst 64.4 MHz 15.529 ns Internal " "Info: Clock \"CK_Consistant\" has Internal fmax of 64.4 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3\" and destination register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst\" (period= 15.529 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.506 ns + Longest register register " "Info: + Longest register to register delay is 11.506 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X9_Y10_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y10_N25; Fanout = 3; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.370 ns) 1.860 ns mux2-8:B_sclector\|inst25~126 2 COMB LCCOMB_X7_Y9_N28 1 " "Info: 2: + IC(1.490 ns) + CELL(0.370 ns) = 1.860 ns; Loc. = LCCOMB_X7_Y9_N28; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~126'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.860 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.206 ns) 2.420 ns mux2-8:B_sclector\|inst25~127 3 COMB LCCOMB_X7_Y9_N6 1 " "Info: 3: + IC(0.354 ns) + CELL(0.206 ns) = 2.420 ns; Loc. = LCCOMB_X7_Y9_N6; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~127'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.560 ns" { mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.406 ns) + CELL(0.206 ns) 4.032 ns mux2-8:B_sclector\|inst25~128 4 COMB LCCOMB_X9_Y10_N12 2 " "Info: 4: + IC(1.406 ns) + CELL(0.206 ns) = 4.032 ns; Loc. = LCCOMB_X9_Y10_N12; Fanout = 2; COMB Node = 'mux2-8:B_sclector\|inst25~128'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.612 ns" { mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.206 ns) 4.619 ns ALU_parallel_8b:inst4\|74181:inst\|46~256 5 COMB LCCOMB_X9_Y10_N16 3 " "Info: 5: + IC(0.381 ns) + CELL(0.206 ns) = 4.619 ns; Loc. = LCCOMB_X9_Y10_N16; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|46~256'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|46~256 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(0.370 ns) 6.104 ns ALU_parallel_8b:inst4\|74181:inst\|75~26 6 COMB LCCOMB_X10_Y9_N18 2 " "Info: 6: + IC(1.115 ns) + CELL(0.370 ns) = 6.104 ns; Loc. = LCCOMB_X10_Y9_N18; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|75~26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { ALU_parallel_8b:inst4|74181:inst|46~256 ALU_parallel_8b:inst4|74181:inst|75~26 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.206 ns) 6.690 ns ALU_parallel_8b:inst4\|74181:inst\|74~46 7 COMB LCCOMB_X10_Y9_N12 4 " "Info: 7: + IC(0.380 ns) + CELL(0.206 ns) = 6.690 ns; Loc. = LCCOMB_X10_Y9_N12; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|74~46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.206 ns) 7.278 ns ALU_parallel_8b:inst4\|74181:inst1\|69~3 8 COMB LCCOMB_X10_Y9_N2 3 " "Info: 8: + IC(0.382 ns) + CELL(0.206 ns) = 7.278 ns; Loc. = LCCOMB_X10_Y9_N2; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|69~3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 7.869 ns ALU_parallel_8b:inst4\|74181:inst1\|77~16 9 COMB LCCOMB_X10_Y9_N28 1 " "Info: 9: + IC(0.385 ns) + CELL(0.206 ns) = 7.869 ns; Loc. = LCCOMB_X10_Y9_N28; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 8.440 ns ALU_parallel_8b:inst4\|74181:inst1\|77~17 10 COMB LCCOMB_X10_Y9_N14 9 " "Info: 10: + IC(0.365 ns) + CELL(0.206 ns) = 8.440 ns; Loc. = LCCOMB_X10_Y9_N14; Fanout = 9; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.756 ns) + CELL(0.202 ns) 11.398 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst~2 11 COMB LCCOMB_X26_Y14_N12 1 " "Info: 11: + IC(2.756 ns) + CELL(0.202 ns) = 11.398 ns; Loc. = LCCOMB_X26_Y14_N12; Fanout = 1; COMB Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.958 ns" { ALU_parallel_8b:inst4|74181:inst1|77~17 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst~2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 11.506 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst 12 REG LCFF_X26_Y14_N13 3 " "Info: 12: + IC(0.000 ns) + CELL(0.108 ns) = 11.506 ns; Loc. = LCFF_X26_Y14_N13; Fanout = 3; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.492 ns ( 21.66 % ) " "Info: Total cell delay = 2.492 ns ( 21.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.014 ns ( 78.34 % ) " "Info: Total interconnect delay = 9.014 ns ( 78.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.506 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|46~256 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.506 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~126 {} mux2-8:B_sclector|inst25~127 {} mux2-8:B_sclector|inst25~128 {} ALU_parallel_8b:inst4|74181:inst|46~256 {} ALU_parallel_8b:inst4|74181:inst|75~26 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74181:inst1|69~3 {} ALU_parallel_8b:inst4|74181:inst1|77~16 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst~2 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst {} } { 0.000ns 1.490ns 0.354ns 1.406ns 0.381ns 1.115ns 0.380ns 0.382ns 0.385ns 0.365ns 2.756ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.206ns 0.206ns 0.370ns 0.206ns 0.206ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.759 ns - Smallest " "Info: - Smallest clock skew is -3.759 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK_Consistant destination 9.625 ns + Shortest register " "Info: + Shortest clock path from clock \"CK_Consistant\" to destination register is 9.625 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK_Consistant 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CK_Consistant'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK_Consistant } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1448 -776 -608 -1432 "CK_Consistant" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.508 ns) + CELL(0.206 ns) 2.864 ns start_stop_selection:inst22\|inst31 2 COMB LCCOMB_X26_Y14_N16 2 " "Info: 2: + IC(1.508 ns) + CELL(0.206 ns) = 2.864 ns; Loc. = LCCOMB_X26_Y14_N16; Fanout = 2; COMB Node = 'start_stop_selection:inst22\|inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.714 ns" { CK_Consistant start_stop_selection:inst22|inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.527 ns) + CELL(0.624 ns) 6.015 ns start_stop_selection:inst22\|inst3 3 COMB LCCOMB_X7_Y9_N18 9 " "Info: 3: + IC(2.527 ns) + CELL(0.624 ns) = 6.015 ns; Loc. = LCCOMB_X7_Y9_N18; Fanout = 9; COMB Node = 'start_stop_selection:inst22\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.151 ns" { start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.417 ns) + CELL(0.206 ns) 6.638 ns register_4x:inst8\|inst5 4 COMB LCCOMB_X7_Y9_N22 1 " "Info: 4: + IC(0.417 ns) + CELL(0.206 ns) = 6.638 ns; Loc. = LCCOMB_X7_Y9_N22; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.623 ns" { start_stop_selection:inst22|inst3 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.000 ns) 8.047 ns register_4x:inst8\|inst5~clkctrl 5 COMB CLKCTRL_G2 8 " "Info: 5: + IC(1.409 ns) + CELL(0.000 ns) = 8.047 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.409 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.666 ns) 9.625 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst 6 REG LCFF_X26_Y14_N13 3 " "Info: 6: + IC(0.912 ns) + CELL(0.666 ns) = 9.625 ns; Loc. = LCFF_X26_Y14_N13; Fanout = 3; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.852 ns ( 29.63 % ) " "Info: Total cell delay = 2.852 ns ( 29.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.773 ns ( 70.37 % ) " "Info: Total interconnect delay = 6.773 ns ( 70.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.625 ns" { CK_Consistant start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.625 ns" { CK_Consistant {} CK_Consistant~combout {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 1.508ns 2.527ns 0.417ns 1.409ns 0.912ns } { 0.000ns 1.150ns 0.206ns 0.624ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK_Consistant source 13.384 ns - Longest register " "Info: - Longest clock path from clock \"CK_Consistant\" to source register is 13.384 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK_Consistant 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CK_Consistant'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK_Consistant } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1448 -776 -608 -1432 "CK_Consistant" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.508 ns) + CELL(0.206 ns) 2.864 ns start_stop_selection:inst22\|inst31 2 COMB LCCOMB_X26_Y14_N16 2 " "Info: 2: + IC(1.508 ns) + CELL(0.206 ns) = 2.864 ns; Loc. = LCCOMB_X26_Y14_N16; Fanout = 2; COMB Node = 'start_stop_selection:inst22\|inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.714 ns" { CK_Consistant start_stop_selection:inst22|inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.527 ns) + CELL(0.624 ns) 6.015 ns start_stop_selection:inst22\|inst3 3 COMB LCCOMB_X7_Y9_N18 9 " "Info: 3: + IC(2.527 ns) + CELL(0.624 ns) = 6.015 ns; Loc. = LCCOMB_X7_Y9_N18; Fanout = 9; COMB Node = 'start_stop_selection:inst22\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.151 ns" { start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.616 ns) 7.061 ns inst16 4 COMB LCCOMB_X7_Y9_N12 8 " "Info: 4: + IC(0.430 ns) + CELL(0.616 ns) = 7.061 ns; Loc. = LCCOMB_X7_Y9_N12; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.046 ns" { start_stop_selection:inst22|inst3 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.970 ns) 8.353 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 5 REG LCFF_X7_Y9_N3 19 " "Info: 5: + IC(0.322 ns) + CELL(0.970 ns) = 8.353 ns; Loc. = LCFF_X7_Y9_N3; Fanout = 19; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.624 ns) 9.476 ns register_4x:inst8\|inst5~28 6 COMB LCCOMB_X7_Y9_N4 1 " "Info: 6: + IC(0.499 ns) + CELL(0.624 ns) = 9.476 ns; Loc. = LCCOMB_X7_Y9_N4; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.123 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.577 ns) 10.441 ns register_4x:inst8\|inst5 7 COMB LCCOMB_X7_Y9_N22 1 " "Info: 7: + IC(0.388 ns) + CELL(0.577 ns) = 10.441 ns; Loc. = LCCOMB_X7_Y9_N22; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.965 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.000 ns) 11.850 ns register_4x:inst8\|inst5~clkctrl 8 COMB CLKCTRL_G2 8 " "Info: 8: + IC(1.409 ns) + CELL(0.000 ns) = 11.850 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.409 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.868 ns) + CELL(0.666 ns) 13.384 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 9 REG LCFF_X9_Y10_N25 3 " "Info: 9: + IC(0.868 ns) + CELL(0.666 ns) = 13.384 ns; Loc. = LCFF_X9_Y10_N25; Fanout = 3; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.433 ns ( 40.59 % ) " "Info: Total cell delay = 5.433 ns ( 40.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.951 ns ( 59.41 % ) " "Info: Total interconnect delay = 7.951 ns ( 59.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.384 ns" { CK_Consistant start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.384 ns" { CK_Consistant {} CK_Consistant~combout {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.508ns 2.527ns 0.430ns 0.322ns 0.499ns 0.388ns 1.409ns 0.868ns } { 0.000ns 1.150ns 0.206ns 0.624ns 0.616ns 0.970ns 0.624ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.625 ns" { CK_Consistant start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.625 ns" { CK_Consistant {} CK_Consistant~combout {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 1.508ns 2.527ns 0.417ns 1.409ns 0.912ns } { 0.000ns 1.150ns 0.206ns 0.624ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.384 ns" { CK_Consistant start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.384 ns" { CK_Consistant {} CK_Consistant~combout {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.508ns 2.527ns 0.430ns 0.322ns 0.499ns 0.388ns 1.409ns 0.868ns } { 0.000ns 1.150ns 0.206ns 0.624ns 0.616ns 0.970ns 0.624ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.506 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|46~256 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.506 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~126 {} mux2-8:B_sclector|inst25~127 {} mux2-8:B_sclector|inst25~128 {} ALU_parallel_8b:inst4|74181:inst|46~256 {} ALU_parallel_8b:inst4|74181:inst|75~26 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74181:inst1|69~3 {} ALU_parallel_8b:inst4|74181:inst1|77~16 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst~2 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst {} } { 0.000ns 1.490ns 0.354ns 1.406ns 0.381ns 1.115ns 0.380ns 0.382ns 0.385ns 0.365ns 2.756ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.206ns 0.206ns 0.370ns 0.206ns 0.206ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.625 ns" { CK_Consistant start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.625 ns" { CK_Consistant {} CK_Consistant~combout {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 1.508ns 2.527ns 0.417ns 1.409ns 0.912ns } { 0.000ns 1.150ns 0.206ns 0.624ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.384 ns" { CK_Consistant start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.384 ns" { CK_Consistant {} CK_Consistant~combout {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.508ns 2.527ns 0.430ns 0.322ns 0.499ns 0.388ns 1.409ns 0.868ns } { 0.000ns 1.150ns 0.206ns 0.624ns 0.616ns 0.970ns 0.624ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLR register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst 64.4 MHz 15.529 ns Internal " "Info: Clock \"CLR\" has Internal fmax of 64.4 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3\" and destination register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst\" (period= 15.529 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.506 ns + Longest register register " "Info: + Longest register to register delay is 11.506 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X9_Y10_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y10_N25; Fanout = 3; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.370 ns) 1.860 ns mux2-8:B_sclector\|inst25~126 2 COMB LCCOMB_X7_Y9_N28 1 " "Info: 2: + IC(1.490 ns) + CELL(0.370 ns) = 1.860 ns; Loc. = LCCOMB_X7_Y9_N28; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~126'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.860 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.206 ns) 2.420 ns mux2-8:B_sclector\|inst25~127 3 COMB LCCOMB_X7_Y9_N6 1 " "Info: 3: + IC(0.354 ns) + CELL(0.206 ns) = 2.420 ns; Loc. = LCCOMB_X7_Y9_N6; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~127'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.560 ns" { mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.406 ns) + CELL(0.206 ns) 4.032 ns mux2-8:B_sclector\|inst25~128 4 COMB LCCOMB_X9_Y10_N12 2 " "Info: 4: + IC(1.406 ns) + CELL(0.206 ns) = 4.032 ns; Loc. = LCCOMB_X9_Y10_N12; Fanout = 2; COMB Node = 'mux2-8:B_sclector\|inst25~128'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.612 ns" { mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.206 ns) 4.619 ns ALU_parallel_8b:inst4\|74181:inst\|46~256 5 COMB LCCOMB_X9_Y10_N16 3 " "Info: 5: + IC(0.381 ns) + CELL(0.206 ns) = 4.619 ns; Loc. = LCCOMB_X9_Y10_N16; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|46~256'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|46~256 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(0.370 ns) 6.104 ns ALU_parallel_8b:inst4\|74181:inst\|75~26 6 COMB LCCOMB_X10_Y9_N18 2 " "Info: 6: + IC(1.115 ns) + CELL(0.370 ns) = 6.104 ns; Loc. = LCCOMB_X10_Y9_N18; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|75~26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { ALU_parallel_8b:inst4|74181:inst|46~256 ALU_parallel_8b:inst4|74181:inst|75~26 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.206 ns) 6.690 ns ALU_parallel_8b:inst4\|74181:inst\|74~46 7 COMB LCCOMB_X10_Y9_N12 4 " "Info: 7: + IC(0.380 ns) + CELL(0.206 ns) = 6.690 ns; Loc. = LCCOMB_X10_Y9_N12; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|74~46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.206 ns) 7.278 ns ALU_parallel_8b:inst4\|74181:inst1\|69~3 8 COMB LCCOMB_X10_Y9_N2 3 " "Info: 8: + IC(0.382 ns) + CELL(0.206 ns) = 7.278 ns; Loc. = LCCOMB_X10_Y9_N2; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|69~3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 7.869 ns ALU_parallel_8b:inst4\|74181:inst1\|77~16 9 COMB LCCOMB_X10_Y9_N28 1 " "Info: 9: + IC(0.385 ns) + CELL(0.206 ns) = 7.869 ns; Loc. = LCCOMB_X10_Y9_N28; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 8.440 ns ALU_parallel_8b:inst4\|74181:inst1\|77~17 10 COMB LCCOMB_X10_Y9_N14 9 " "Info: 10: + IC(0.365 ns) + CELL(0.206 ns) = 8.440 ns; Loc. = LCCOMB_X10_Y9_N14; Fanout = 9; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.756 ns) + CELL(0.202 ns) 11.398 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst~2 11 COMB LCCOMB_X26_Y14_N12 1 " "Info: 11: + IC(2.756 ns) + CELL(0.202 ns) = 11.398 ns; Loc. = LCCOMB_X26_Y14_N12; Fanout = 1; COMB Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.958 ns" { ALU_parallel_8b:inst4|74181:inst1|77~17 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst~2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 11.506 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst 12 REG LCFF_X26_Y14_N13 3 " "Info: 12: + IC(0.000 ns) + CELL(0.108 ns) = 11.506 ns; Loc. = LCFF_X26_Y14_N13; Fanout = 3; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.492 ns ( 21.66 % ) " "Info: Total cell delay = 2.492 ns ( 21.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.014 ns ( 78.34 % ) " "Info: Total interconnect delay = 9.014 ns ( 78.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.506 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|46~256 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.506 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~126 {} mux2-8:B_sclector|inst25~127 {} mux2-8:B_sclector|inst25~128 {} ALU_parallel_8b:inst4|74181:inst|46~256 {} ALU_parallel_8b:inst4|74181:inst|75~26 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74181:inst1|69~3 {} ALU_parallel_8b:inst4|74181:inst1|77~16 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst~2 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst {} } { 0.000ns 1.490ns 0.354ns 1.406ns 0.381ns 1.115ns 0.380ns 0.382ns 0.385ns 0.365ns 2.756ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.206ns 0.206ns 0.370ns 0.206ns 0.206ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.759 ns - Smallest " "Info: - Smallest clock skew is -3.759 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR destination 11.633 ns + Shortest register " "Info: + Shortest clock path from clock \"CLR\" to destination register is 11.633 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 67 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 67; CLK Node = 'CLR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1432 -776 -608 -1416 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.503 ns) + CELL(0.370 ns) 3.877 ns start_stop_selection:inst22\|inst24~head_lut 2 COMB LCCOMB_X26_Y14_N26 1 " "Info: 2: + IC(2.503 ns) + CELL(0.370 ns) = 3.877 ns; Loc. = LCCOMB_X26_Y14_N26; Fanout = 1; COMB Node = 'start_stop_selection:inst22\|inst24~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.873 ns" { CLR start_stop_selection:inst22|inst24~head_lut } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.624 ns) 4.872 ns start_stop_selection:inst22\|inst31 3 COMB LCCOMB_X26_Y14_N16 2 " "Info: 3: + IC(0.371 ns) + CELL(0.624 ns) = 4.872 ns; Loc. = LCCOMB_X26_Y14_N16; Fanout = 2; COMB Node = 'start_stop_selection:inst22\|inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { start_stop_selection:inst22|inst24~head_lut start_stop_selection:inst22|inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.527 ns) + CELL(0.624 ns) 8.023 ns start_stop_selection:inst22\|inst3 4 COMB LCCOMB_X7_Y9_N18 9 " "Info: 4: + IC(2.527 ns) + CELL(0.624 ns) = 8.023 ns; Loc. = LCCOMB_X7_Y9_N18; Fanout = 9; COMB Node = 'start_stop_selection:inst22\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.151 ns" { start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.417 ns) + CELL(0.206 ns) 8.646 ns register_4x:inst8\|inst5 5 COMB LCCOMB_X7_Y9_N22 1 " "Info: 5: + IC(0.417 ns) + CELL(0.206 ns) = 8.646 ns; Loc. = LCCOMB_X7_Y9_N22; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.623 ns" { start_stop_selection:inst22|inst3 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.000 ns) 10.055 ns register_4x:inst8\|inst5~clkctrl 6 COMB CLKCTRL_G2 8 " "Info: 6: + IC(1.409 ns) + CELL(0.000 ns) = 10.055 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.409 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.666 ns) 11.633 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst 7 REG LCFF_X26_Y14_N13 3 " "Info: 7: + IC(0.912 ns) + CELL(0.666 ns) = 11.633 ns; Loc. = LCFF_X26_Y14_N13; Fanout = 3; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.494 ns ( 30.04 % ) " "Info: Total cell delay = 3.494 ns ( 30.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.139 ns ( 69.96 % ) " "Info: Total interconnect delay = 8.139 ns ( 69.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.633 ns" { CLR start_stop_selection:inst22|inst24~head_lut start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.633 ns" { CLR {} CLR~combout {} start_stop_selection:inst22|inst24~head_lut {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.503ns 0.371ns 2.527ns 0.417ns 1.409ns 0.912ns } { 0.000ns 1.004ns 0.370ns 0.624ns 0.624ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR source 15.392 ns - Longest register " "Info: - Longest clock path from clock \"CLR\" to source register is 15.392 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 67 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 67; CLK Node = 'CLR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1432 -776 -608 -1416 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.503 ns) + CELL(0.370 ns) 3.877 ns start_stop_selection:inst22\|inst24~head_lut 2 COMB LCCOMB_X26_Y14_N26 1 " "Info: 2: + IC(2.503 ns) + CELL(0.370 ns) = 3.877 ns; Loc. = LCCOMB_X26_Y14_N26; Fanout = 1; COMB Node = 'start_stop_selection:inst22\|inst24~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.873 ns" { CLR start_stop_selection:inst22|inst24~head_lut } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.624 ns) 4.872 ns start_stop_selection:inst22\|inst31 3 COMB LCCOMB_X26_Y14_N16 2 " "Info: 3: + IC(0.371 ns) + CELL(0.624 ns) = 4.872 ns; Loc. = LCCOMB_X26_Y14_N16; Fanout = 2; COMB Node = 'start_stop_selection:inst22\|inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { start_stop_selection:inst22|inst24~head_lut start_stop_selection:inst22|inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.527 ns) + CELL(0.624 ns) 8.023 ns start_stop_selection:inst22\|inst3 4 COMB LCCOMB_X7_Y9_N18 9 " "Info: 4: + IC(2.527 ns) + CELL(0.624 ns) = 8.023 ns; Loc. = LCCOMB_X7_Y9_N18; Fanout = 9; COMB Node = 'start_stop_selection:inst22\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.151 ns" { start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.616 ns) 9.069 ns inst16 5 COMB LCCOMB_X7_Y9_N12 8 " "Info: 5: + IC(0.430 ns) + CELL(0.616 ns) = 9.069 ns; Loc. = LCCOMB_X7_Y9_N12; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.046 ns" { start_stop_selection:inst22|inst3 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.970 ns) 10.361 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 6 REG LCFF_X7_Y9_N3 19 " "Info: 6: + IC(0.322 ns) + CELL(0.970 ns) = 10.361 ns; Loc. = LCFF_X7_Y9_N3; Fanout = 19; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.624 ns) 11.484 ns register_4x:inst8\|inst5~28 7 COMB LCCOMB_X7_Y9_N4 1 " "Info: 7: + IC(0.499 ns) + CELL(0.624 ns) = 11.484 ns; Loc. = LCCOMB_X7_Y9_N4; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.123 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.577 ns) 12.449 ns register_4x:inst8\|inst5 8 COMB LCCOMB_X7_Y9_N22 1 " "Info: 8: + IC(0.388 ns) + CELL(0.577 ns) = 12.449 ns; Loc. = LCCOMB_X7_Y9_N22; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.965 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.000 ns) 13.858 ns register_4x:inst8\|inst5~clkctrl 9 COMB CLKCTRL_G2 8 " "Info: 9: + IC(1.409 ns) + CELL(0.000 ns) = 13.858 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.409 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.868 ns) + CELL(0.666 ns) 15.392 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 10 REG LCFF_X9_Y10_N25 3 " "Info: 10: + IC(0.868 ns) + CELL(0.666 ns) = 15.392 ns; Loc. = LCFF_X9_Y10_N25; Fanout = 3; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.075 ns ( 39.47 % ) " "Info: Total cell delay = 6.075 ns ( 39.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.317 ns ( 60.53 % ) " "Info: Total interconnect delay = 9.317 ns ( 60.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.392 ns" { CLR start_stop_selection:inst22|inst24~head_lut start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.392 ns" { CLR {} CLR~combout {} start_stop_selection:inst22|inst24~head_lut {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.503ns 0.371ns 2.527ns 0.430ns 0.322ns 0.499ns 0.388ns 1.409ns 0.868ns } { 0.000ns 1.004ns 0.370ns 0.624ns 0.624ns 0.616ns 0.970ns 0.624ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.633 ns" { CLR start_stop_selection:inst22|inst24~head_lut start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.633 ns" { CLR {} CLR~combout {} start_stop_selection:inst22|inst24~head_lut {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.503ns 0.371ns 2.527ns 0.417ns 1.409ns 0.912ns } { 0.000ns 1.004ns 0.370ns 0.624ns 0.624ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.392 ns" { CLR start_stop_selection:inst22|inst24~head_lut start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.392 ns" { CLR {} CLR~combout {} start_stop_selection:inst22|inst24~head_lut {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.503ns 0.371ns 2.527ns 0.430ns 0.322ns 0.499ns 0.388ns 1.409ns 0.868ns } { 0.000ns 1.004ns 0.370ns 0.624ns 0.624ns 0.616ns 0.970ns 0.624ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.506 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|46~256 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.506 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~126 {} mux2-8:B_sclector|inst25~127 {} mux2-8:B_sclector|inst25~128 {} ALU_parallel_8b:inst4|74181:inst|46~256 {} ALU_parallel_8b:inst4|74181:inst|75~26 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74181:inst1|69~3 {} ALU_parallel_8b:inst4|74181:inst1|77~16 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst~2 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst {} } { 0.000ns 1.490ns 0.354ns 1.406ns 0.381ns 1.115ns 0.380ns 0.382ns 0.385ns 0.365ns 2.756ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.206ns 0.206ns 0.370ns 0.206ns 0.206ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.633 ns" { CLR start_stop_selection:inst22|inst24~head_lut start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.633 ns" { CLR {} CLR~combout {} start_stop_selection:inst22|inst24~head_lut {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.503ns 0.371ns 2.527ns 0.417ns 1.409ns 0.912ns } { 0.000ns 1.004ns 0.370ns 0.624ns 0.624ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.392 ns" { CLR start_stop_selection:inst22|inst24~head_lut start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.392 ns" { CLR {} CLR~combout {} start_stop_selection:inst22|inst24~head_lut {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.503ns 0.371ns 2.527ns 0.430ns 0.322ns 0.499ns 0.388ns 1.409ns 0.868ns } { 0.000ns 1.004ns 0.370ns 0.624ns 0.624ns 0.616ns 0.970ns 0.624ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR6 register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 register register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst 64.87 MHz 15.415 ns Internal " "Info: Clock \"uIR6\" has Internal fmax of 64.87 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3\" and destination register \"register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst\" (period= 15.415 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.816 ns + Longest register register " "Info: + Longest register to register delay is 9.816 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X9_Y10_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y10_N25; Fanout = 3; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.370 ns) 1.860 ns mux2-8:B_sclector\|inst25~126 2 COMB LCCOMB_X7_Y9_N28 1 " "Info: 2: + IC(1.490 ns) + CELL(0.370 ns) = 1.860 ns; Loc. = LCCOMB_X7_Y9_N28; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~126'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.860 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.206 ns) 2.420 ns mux2-8:B_sclector\|inst25~127 3 COMB LCCOMB_X7_Y9_N6 1 " "Info: 3: + IC(0.354 ns) + CELL(0.206 ns) = 2.420 ns; Loc. = LCCOMB_X7_Y9_N6; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~127'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.560 ns" { mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.406 ns) + CELL(0.206 ns) 4.032 ns mux2-8:B_sclector\|inst25~128 4 COMB LCCOMB_X9_Y10_N12 2 " "Info: 4: + IC(1.406 ns) + CELL(0.206 ns) = 4.032 ns; Loc. = LCCOMB_X9_Y10_N12; Fanout = 2; COMB Node = 'mux2-8:B_sclector\|inst25~128'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.612 ns" { mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.206 ns) 4.619 ns ALU_parallel_8b:inst4\|74181:inst\|46~256 5 COMB LCCOMB_X9_Y10_N16 3 " "Info: 5: + IC(0.381 ns) + CELL(0.206 ns) = 4.619 ns; Loc. = LCCOMB_X9_Y10_N16; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|46~256'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|46~256 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(0.370 ns) 6.104 ns ALU_parallel_8b:inst4\|74181:inst\|75~26 6 COMB LCCOMB_X10_Y9_N18 2 " "Info: 6: + IC(1.115 ns) + CELL(0.370 ns) = 6.104 ns; Loc. = LCCOMB_X10_Y9_N18; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|75~26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { ALU_parallel_8b:inst4|74181:inst|46~256 ALU_parallel_8b:inst4|74181:inst|75~26 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.206 ns) 6.690 ns ALU_parallel_8b:inst4\|74181:inst\|74~46 7 COMB LCCOMB_X10_Y9_N12 4 " "Info: 7: + IC(0.380 ns) + CELL(0.206 ns) = 6.690 ns; Loc. = LCCOMB_X10_Y9_N12; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|74~46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.206 ns) 7.278 ns ALU_parallel_8b:inst4\|74181:inst1\|69~3 8 COMB LCCOMB_X10_Y9_N2 3 " "Info: 8: + IC(0.382 ns) + CELL(0.206 ns) = 7.278 ns; Loc. = LCCOMB_X10_Y9_N2; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|69~3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 7.869 ns ALU_parallel_8b:inst4\|74181:inst1\|77~16 9 COMB LCCOMB_X10_Y9_N28 1 " "Info: 9: + IC(0.385 ns) + CELL(0.206 ns) = 7.869 ns; Loc. = LCCOMB_X10_Y9_N28; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 8.440 ns ALU_parallel_8b:inst4\|74181:inst1\|77~17 10 COMB LCCOMB_X10_Y9_N14 9 " "Info: 10: + IC(0.365 ns) + CELL(0.206 ns) = 8.440 ns; Loc. = LCCOMB_X10_Y9_N14; Fanout = 9; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.202 ns) 9.708 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst~2 11 COMB LCCOMB_X7_Y9_N16 1 " "Info: 11: + IC(1.066 ns) + CELL(0.202 ns) = 9.708 ns; Loc. = LCCOMB_X7_Y9_N16; Fanout = 1; COMB Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { ALU_parallel_8b:inst4|74181:inst1|77~17 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.816 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst 12 REG LCFF_X7_Y9_N17 2 " "Info: 12: + IC(0.000 ns) + CELL(0.108 ns) = 9.816 ns; Loc. = LCFF_X7_Y9_N17; Fanout = 2; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.492 ns ( 25.39 % ) " "Info: Total cell delay = 2.492 ns ( 25.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.324 ns ( 74.61 % ) " "Info: Total interconnect delay = 7.324 ns ( 74.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.816 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|46~256 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.816 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~126 {} mux2-8:B_sclector|inst25~127 {} mux2-8:B_sclector|inst25~128 {} ALU_parallel_8b:inst4|74181:inst|46~256 {} ALU_parallel_8b:inst4|74181:inst|75~26 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74181:inst1|69~3 {} ALU_parallel_8b:inst4|74181:inst1|77~16 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 1.490ns 0.354ns 1.406ns 0.381ns 1.115ns 0.380ns 0.382ns 0.385ns 0.365ns 1.066ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.206ns 0.206ns 0.370ns 0.206ns 0.206ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.335 ns - Smallest " "Info: - Smallest clock skew is -5.335 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR6 destination 5.075 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR6\" to destination register is 5.075 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR6 1 CLK PIN_97 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 8; CLK Node = 'uIR6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR6 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.723 ns) + CELL(0.370 ns) 4.087 ns inst16 2 COMB LCCOMB_X7_Y9_N12 8 " "Info: 2: + IC(2.723 ns) + CELL(0.370 ns) = 4.087 ns; Loc. = LCCOMB_X7_Y9_N12; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.093 ns" { uIR6 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.666 ns) 5.075 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst 3 REG LCFF_X7_Y9_N17 2 " "Info: 3: + IC(0.322 ns) + CELL(0.666 ns) = 5.075 ns; Loc. = LCFF_X7_Y9_N17; Fanout = 2; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.988 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.030 ns ( 40.00 % ) " "Info: Total cell delay = 2.030 ns ( 40.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.045 ns ( 60.00 % ) " "Info: Total interconnect delay = 3.045 ns ( 60.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.075 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.075 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.723ns 0.322ns } { 0.000ns 0.994ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR6 source 10.410 ns - Longest register " "Info: - Longest clock path from clock \"uIR6\" to source register is 10.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR6 1 CLK PIN_97 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 8; CLK Node = 'uIR6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR6 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.723 ns) + CELL(0.370 ns) 4.087 ns inst16 2 COMB LCCOMB_X7_Y9_N12 8 " "Info: 2: + IC(2.723 ns) + CELL(0.370 ns) = 4.087 ns; Loc. = LCCOMB_X7_Y9_N12; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.093 ns" { uIR6 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.970 ns) 5.379 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 3 REG LCFF_X7_Y9_N3 19 " "Info: 3: + IC(0.322 ns) + CELL(0.970 ns) = 5.379 ns; Loc. = LCFF_X7_Y9_N3; Fanout = 19; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.624 ns) 6.502 ns register_4x:inst8\|inst5~28 4 COMB LCCOMB_X7_Y9_N4 1 " "Info: 4: + IC(0.499 ns) + CELL(0.624 ns) = 6.502 ns; Loc. = LCCOMB_X7_Y9_N4; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.123 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.577 ns) 7.467 ns register_4x:inst8\|inst5 5 COMB LCCOMB_X7_Y9_N22 1 " "Info: 5: + IC(0.388 ns) + CELL(0.577 ns) = 7.467 ns; Loc. = LCCOMB_X7_Y9_N22; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.965 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.000 ns) 8.876 ns register_4x:inst8\|inst5~clkctrl 6 COMB CLKCTRL_G2 8 " "Info: 6: + IC(1.409 ns) + CELL(0.000 ns) = 8.876 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.409 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.868 ns) + CELL(0.666 ns) 10.410 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 7 REG LCFF_X9_Y10_N25 3 " "Info: 7: + IC(0.868 ns) + CELL(0.666 ns) = 10.410 ns; Loc. = LCFF_X9_Y10_N25; Fanout = 3; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.201 ns ( 40.36 % ) " "Info: Total cell delay = 4.201 ns ( 40.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.209 ns ( 59.64 % ) " "Info: Total interconnect delay = 6.209 ns ( 59.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.410 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.410 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.723ns 0.322ns 0.499ns 0.388ns 1.409ns 0.868ns } { 0.000ns 0.994ns 0.370ns 0.970ns 0.624ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.075 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.075 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.723ns 0.322ns } { 0.000ns 0.994ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.410 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.410 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.723ns 0.322ns 0.499ns 0.388ns 1.409ns 0.868ns } { 0.000ns 0.994ns 0.370ns 0.970ns 0.624ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.816 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|46~256 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.816 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~126 {} mux2-8:B_sclector|inst25~127 {} mux2-8:B_sclector|inst25~128 {} ALU_parallel_8b:inst4|74181:inst|46~256 {} ALU_parallel_8b:inst4|74181:inst|75~26 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74181:inst1|69~3 {} ALU_parallel_8b:inst4|74181:inst1|77~16 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 1.490ns 0.354ns 1.406ns 0.381ns 1.115ns 0.380ns 0.382ns 0.385ns 0.365ns 1.066ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.206ns 0.206ns 0.370ns 0.206ns 0.206ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.075 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.075 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.723ns 0.322ns } { 0.000ns 0.994ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.410 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.410 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.723ns 0.322ns 0.499ns 0.388ns 1.409ns 0.868ns } { 0.000ns 0.994ns 0.370ns 0.970ns 0.624ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR4 register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 register register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst 64.87 MHz 15.415 ns Internal " "Info: Clock \"uIR4\" has Internal fmax of 64.87 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3\" and destination register \"register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst\" (period= 15.415 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.816 ns + Longest register register " "Info: + Longest register to register delay is 9.816 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X9_Y10_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y10_N25; Fanout = 3; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.370 ns) 1.860 ns mux2-8:B_sclector\|inst25~126 2 COMB LCCOMB_X7_Y9_N28 1 " "Info: 2: + IC(1.490 ns) + CELL(0.370 ns) = 1.860 ns; Loc. = LCCOMB_X7_Y9_N28; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~126'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.860 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.206 ns) 2.420 ns mux2-8:B_sclector\|inst25~127 3 COMB LCCOMB_X7_Y9_N6 1 " "Info: 3: + IC(0.354 ns) + CELL(0.206 ns) = 2.420 ns; Loc. = LCCOMB_X7_Y9_N6; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~127'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.560 ns" { mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.406 ns) + CELL(0.206 ns) 4.032 ns mux2-8:B_sclector\|inst25~128 4 COMB LCCOMB_X9_Y10_N12 2 " "Info: 4: + IC(1.406 ns) + CELL(0.206 ns) = 4.032 ns; Loc. = LCCOMB_X9_Y10_N12; Fanout = 2; COMB Node = 'mux2-8:B_sclector\|inst25~128'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.612 ns" { mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.206 ns) 4.619 ns ALU_parallel_8b:inst4\|74181:inst\|46~256 5 COMB LCCOMB_X9_Y10_N16 3 " "Info: 5: + IC(0.381 ns) + CELL(0.206 ns) = 4.619 ns; Loc. = LCCOMB_X9_Y10_N16; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|46~256'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|46~256 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(0.370 ns) 6.104 ns ALU_parallel_8b:inst4\|74181:inst\|75~26 6 COMB LCCOMB_X10_Y9_N18 2 " "Info: 6: + IC(1.115 ns) + CELL(0.370 ns) = 6.104 ns; Loc. = LCCOMB_X10_Y9_N18; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|75~26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { ALU_parallel_8b:inst4|74181:inst|46~256 ALU_parallel_8b:inst4|74181:inst|75~26 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.206 ns) 6.690 ns ALU_parallel_8b:inst4\|74181:inst\|74~46 7 COMB LCCOMB_X10_Y9_N12 4 " "Info: 7: + IC(0.380 ns) + CELL(0.206 ns) = 6.690 ns; Loc. = LCCOMB_X10_Y9_N12; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|74~46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.206 ns) 7.278 ns ALU_parallel_8b:inst4\|74181:inst1\|69~3 8 COMB LCCOMB_X10_Y9_N2 3 " "Info: 8: + IC(0.382 ns) + CELL(0.206 ns) = 7.278 ns; Loc. = LCCOMB_X10_Y9_N2; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|69~3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 7.869 ns ALU_parallel_8b:inst4\|74181:inst1\|77~16 9 COMB LCCOMB_X10_Y9_N28 1 " "Info: 9: + IC(0.385 ns) + CELL(0.206 ns) = 7.869 ns; Loc. = LCCOMB_X10_Y9_N28; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 8.440 ns ALU_parallel_8b:inst4\|74181:inst1\|77~17 10 COMB LCCOMB_X10_Y9_N14 9 " "Info: 10: + IC(0.365 ns) + CELL(0.206 ns) = 8.440 ns; Loc. = LCCOMB_X10_Y9_N14; Fanout = 9; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.202 ns) 9.708 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst~2 11 COMB LCCOMB_X7_Y9_N16 1 " "Info: 11: + IC(1.066 ns) + CELL(0.202 ns) = 9.708 ns; Loc. = LCCOMB_X7_Y9_N16; Fanout = 1; COMB Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { ALU_parallel_8b:inst4|74181:inst1|77~17 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.816 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst 12 REG LCFF_X7_Y9_N17 2 " "Info: 12: + IC(0.000 ns) + CELL(0.108 ns) = 9.816 ns; Loc. = LCFF_X7_Y9_N17; Fanout = 2; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.492 ns ( 25.39 % ) " "Info: Total cell delay = 2.492 ns ( 25.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.324 ns ( 74.61 % ) " "Info: Total interconnect delay = 7.324 ns ( 74.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.816 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|46~256 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.816 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~126 {} mux2-8:B_sclector|inst25~127 {} mux2-8:B_sclector|inst25~128 {} ALU_parallel_8b:inst4|74181:inst|46~256 {} ALU_parallel_8b:inst4|74181:inst|75~26 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74181:inst1|69~3 {} ALU_parallel_8b:inst4|74181:inst1|77~16 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 1.490ns 0.354ns 1.406ns 0.381ns 1.115ns 0.380ns 0.382ns 0.385ns 0.365ns 1.066ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.206ns 0.206ns 0.370ns 0.206ns 0.206ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.335 ns - Smallest " "Info: - Smallest clock skew is -5.335 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR4 destination 5.115 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR4\" to destination register is 5.115 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR4 1 CLK PIN_95 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 6; CLK Node = 'uIR4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR4 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1792 1216 1384 -1776 "uIR4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.606 ns) + CELL(0.537 ns) 4.127 ns inst16 2 COMB LCCOMB_X7_Y9_N12 8 " "Info: 2: + IC(2.606 ns) + CELL(0.537 ns) = 4.127 ns; Loc. = LCCOMB_X7_Y9_N12; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.143 ns" { uIR4 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.666 ns) 5.115 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst 3 REG LCFF_X7_Y9_N17 2 " "Info: 3: + IC(0.322 ns) + CELL(0.666 ns) = 5.115 ns; Loc. = LCFF_X7_Y9_N17; Fanout = 2; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.988 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.187 ns ( 42.76 % ) " "Info: Total cell delay = 2.187 ns ( 42.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.928 ns ( 57.24 % ) " "Info: Total interconnect delay = 2.928 ns ( 57.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.115 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.115 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.606ns 0.322ns } { 0.000ns 0.984ns 0.537ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR4 source 10.450 ns - Longest register " "Info: - Longest clock path from clock \"uIR4\" to source register is 10.450 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR4 1 CLK PIN_95 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 6; CLK Node = 'uIR4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR4 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1792 1216 1384 -1776 "uIR4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.606 ns) + CELL(0.537 ns) 4.127 ns inst16 2 COMB LCCOMB_X7_Y9_N12 8 " "Info: 2: + IC(2.606 ns) + CELL(0.537 ns) = 4.127 ns; Loc. = LCCOMB_X7_Y9_N12; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.143 ns" { uIR4 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.970 ns) 5.419 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 3 REG LCFF_X7_Y9_N3 19 " "Info: 3: + IC(0.322 ns) + CELL(0.970 ns) = 5.419 ns; Loc. = LCFF_X7_Y9_N3; Fanout = 19; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.624 ns) 6.542 ns register_4x:inst8\|inst5~28 4 COMB LCCOMB_X7_Y9_N4 1 " "Info: 4: + IC(0.499 ns) + CELL(0.624 ns) = 6.542 ns; Loc. = LCCOMB_X7_Y9_N4; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.123 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.577 ns) 7.507 ns register_4x:inst8\|inst5 5 COMB LCCOMB_X7_Y9_N22 1 " "Info: 5: + IC(0.388 ns) + CELL(0.577 ns) = 7.507 ns; Loc. = LCCOMB_X7_Y9_N22; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.965 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.000 ns) 8.916 ns register_4x:inst8\|inst5~clkctrl 6 COMB CLKCTRL_G2 8 " "Info: 6: + IC(1.409 ns) + CELL(0.000 ns) = 8.916 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.409 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.868 ns) + CELL(0.666 ns) 10.450 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 7 REG LCFF_X9_Y10_N25 3 " "Info: 7: + IC(0.868 ns) + CELL(0.666 ns) = 10.450 ns; Loc. = LCFF_X9_Y10_N25; Fanout = 3; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.358 ns ( 41.70 % ) " "Info: Total cell delay = 4.358 ns ( 41.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.092 ns ( 58.30 % ) " "Info: Total interconnect delay = 6.092 ns ( 58.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.450 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.450 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.606ns 0.322ns 0.499ns 0.388ns 1.409ns 0.868ns } { 0.000ns 0.984ns 0.537ns 0.970ns 0.624ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.115 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.115 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.606ns 0.322ns } { 0.000ns 0.984ns 0.537ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.450 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.450 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.606ns 0.322ns 0.499ns 0.388ns 1.409ns 0.868ns } { 0.000ns 0.984ns 0.537ns 0.970ns 0.624ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.816 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|46~256 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.816 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~126 {} mux2-8:B_sclector|inst25~127 {} mux2-8:B_sclector|inst25~128 {} ALU_parallel_8b:inst4|74181:inst|46~256 {} ALU_parallel_8b:inst4|74181:inst|75~26 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74181:inst1|69~3 {} ALU_parallel_8b:inst4|74181:inst1|77~16 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 1.490ns 0.354ns 1.406ns 0.381ns 1.115ns 0.380ns 0.382ns 0.385ns 0.365ns 1.066ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.206ns 0.206ns 0.370ns 0.206ns 0.206ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.115 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.115 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.606ns 0.322ns } { 0.000ns 0.984ns 0.537ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.450 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.450 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.606ns 0.322ns 0.499ns 0.388ns 1.409ns 0.868ns } { 0.000ns 0.984ns 0.537ns 0.970ns 0.624ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR5 register register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 register register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst 64.87 MHz 15.415 ns Internal " "Info: Clock \"uIR5\" has Internal fmax of 64.87 MHz between source register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3\" and destination register \"register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst\" (period= 15.415 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.816 ns + Longest register register " "Info: + Longest register to register delay is 9.816 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X9_Y10_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y10_N25; Fanout = 3; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.370 ns) 1.860 ns mux2-8:B_sclector\|inst25~126 2 COMB LCCOMB_X7_Y9_N28 1 " "Info: 2: + IC(1.490 ns) + CELL(0.370 ns) = 1.860 ns; Loc. = LCCOMB_X7_Y9_N28; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~126'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.860 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.206 ns) 2.420 ns mux2-8:B_sclector\|inst25~127 3 COMB LCCOMB_X7_Y9_N6 1 " "Info: 3: + IC(0.354 ns) + CELL(0.206 ns) = 2.420 ns; Loc. = LCCOMB_X7_Y9_N6; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~127'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.560 ns" { mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.406 ns) + CELL(0.206 ns) 4.032 ns mux2-8:B_sclector\|inst25~128 4 COMB LCCOMB_X9_Y10_N12 2 " "Info: 4: + IC(1.406 ns) + CELL(0.206 ns) = 4.032 ns; Loc. = LCCOMB_X9_Y10_N12; Fanout = 2; COMB Node = 'mux2-8:B_sclector\|inst25~128'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.612 ns" { mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.206 ns) 4.619 ns ALU_parallel_8b:inst4\|74181:inst\|46~256 5 COMB LCCOMB_X9_Y10_N16 3 " "Info: 5: + IC(0.381 ns) + CELL(0.206 ns) = 4.619 ns; Loc. = LCCOMB_X9_Y10_N16; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|46~256'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|46~256 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(0.370 ns) 6.104 ns ALU_parallel_8b:inst4\|74181:inst\|75~26 6 COMB LCCOMB_X10_Y9_N18 2 " "Info: 6: + IC(1.115 ns) + CELL(0.370 ns) = 6.104 ns; Loc. = LCCOMB_X10_Y9_N18; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|75~26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { ALU_parallel_8b:inst4|74181:inst|46~256 ALU_parallel_8b:inst4|74181:inst|75~26 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.206 ns) 6.690 ns ALU_parallel_8b:inst4\|74181:inst\|74~46 7 COMB LCCOMB_X10_Y9_N12 4 " "Info: 7: + IC(0.380 ns) + CELL(0.206 ns) = 6.690 ns; Loc. = LCCOMB_X10_Y9_N12; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|74~46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.206 ns) 7.278 ns ALU_parallel_8b:inst4\|74181:inst1\|69~3 8 COMB LCCOMB_X10_Y9_N2 3 " "Info: 8: + IC(0.382 ns) + CELL(0.206 ns) = 7.278 ns; Loc. = LCCOMB_X10_Y9_N2; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|69~3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.206 ns) 7.869 ns ALU_parallel_8b:inst4\|74181:inst1\|77~16 9 COMB LCCOMB_X10_Y9_N28 1 " "Info: 9: + IC(0.385 ns) + CELL(0.206 ns) = 7.869 ns; Loc. = LCCOMB_X10_Y9_N28; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 8.440 ns ALU_parallel_8b:inst4\|74181:inst1\|77~17 10 COMB LCCOMB_X10_Y9_N14 9 " "Info: 10: + IC(0.365 ns) + CELL(0.206 ns) = 8.440 ns; Loc. = LCCOMB_X10_Y9_N14; Fanout = 9; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.202 ns) 9.708 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst~2 11 COMB LCCOMB_X7_Y9_N16 1 " "Info: 11: + IC(1.066 ns) + CELL(0.202 ns) = 9.708 ns; Loc. = LCCOMB_X7_Y9_N16; Fanout = 1; COMB Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { ALU_parallel_8b:inst4|74181:inst1|77~17 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.816 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst 12 REG LCFF_X7_Y9_N17 2 " "Info: 12: + IC(0.000 ns) + CELL(0.108 ns) = 9.816 ns; Loc. = LCFF_X7_Y9_N17; Fanout = 2; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.492 ns ( 25.39 % ) " "Info: Total cell delay = 2.492 ns ( 25.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.324 ns ( 74.61 % ) " "Info: Total interconnect delay = 7.324 ns ( 74.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.816 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|46~256 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.816 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~126 {} mux2-8:B_sclector|inst25~127 {} mux2-8:B_sclector|inst25~128 {} ALU_parallel_8b:inst4|74181:inst|46~256 {} ALU_parallel_8b:inst4|74181:inst|75~26 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74181:inst1|69~3 {} ALU_parallel_8b:inst4|74181:inst1|77~16 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 1.490ns 0.354ns 1.406ns 0.381ns 1.115ns 0.380ns 0.382ns 0.385ns 0.365ns 1.066ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.206ns 0.206ns 0.370ns 0.206ns 0.206ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.335 ns - Smallest " "Info: - Smallest clock skew is -5.335 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR5 destination 4.828 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR5\" to destination register is 4.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR5 1 CLK PIN_96 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 6; CLK Node = 'uIR5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR5 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1776 1216 1384 -1760 "uIR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.654 ns) + CELL(0.202 ns) 3.840 ns inst16 2 COMB LCCOMB_X7_Y9_N12 8 " "Info: 2: + IC(2.654 ns) + CELL(0.202 ns) = 3.840 ns; Loc. = LCCOMB_X7_Y9_N12; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.856 ns" { uIR5 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.666 ns) 4.828 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst 3 REG LCFF_X7_Y9_N17 2 " "Info: 3: + IC(0.322 ns) + CELL(0.666 ns) = 4.828 ns; Loc. = LCFF_X7_Y9_N17; Fanout = 2; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.988 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.852 ns ( 38.36 % ) " "Info: Total cell delay = 1.852 ns ( 38.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.976 ns ( 61.64 % ) " "Info: Total interconnect delay = 2.976 ns ( 61.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.828 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.828 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.654ns 0.322ns } { 0.000ns 0.984ns 0.202ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR5 source 10.163 ns - Longest register " "Info: - Longest clock path from clock \"uIR5\" to source register is 10.163 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR5 1 CLK PIN_96 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 6; CLK Node = 'uIR5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR5 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1776 1216 1384 -1760 "uIR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.654 ns) + CELL(0.202 ns) 3.840 ns inst16 2 COMB LCCOMB_X7_Y9_N12 8 " "Info: 2: + IC(2.654 ns) + CELL(0.202 ns) = 3.840 ns; Loc. = LCCOMB_X7_Y9_N12; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.856 ns" { uIR5 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.970 ns) 5.132 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 3 REG LCFF_X7_Y9_N3 19 " "Info: 3: + IC(0.322 ns) + CELL(0.970 ns) = 5.132 ns; Loc. = LCFF_X7_Y9_N3; Fanout = 19; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.624 ns) 6.255 ns register_4x:inst8\|inst5~28 4 COMB LCCOMB_X7_Y9_N4 1 " "Info: 4: + IC(0.499 ns) + CELL(0.624 ns) = 6.255 ns; Loc. = LCCOMB_X7_Y9_N4; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.123 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.577 ns) 7.220 ns register_4x:inst8\|inst5 5 COMB LCCOMB_X7_Y9_N22 1 " "Info: 5: + IC(0.388 ns) + CELL(0.577 ns) = 7.220 ns; Loc. = LCCOMB_X7_Y9_N22; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.965 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.000 ns) 8.629 ns register_4x:inst8\|inst5~clkctrl 6 COMB CLKCTRL_G2 8 " "Info: 6: + IC(1.409 ns) + CELL(0.000 ns) = 8.629 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.409 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.868 ns) + CELL(0.666 ns) 10.163 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 7 REG LCFF_X9_Y10_N25 3 " "Info: 7: + IC(0.868 ns) + CELL(0.666 ns) = 10.163 ns; Loc. = LCFF_X9_Y10_N25; Fanout = 3; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.023 ns ( 39.58 % ) " "Info: Total cell delay = 4.023 ns ( 39.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.140 ns ( 60.42 % ) " "Info: Total interconnect delay = 6.140 ns ( 60.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.163 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.163 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.654ns 0.322ns 0.499ns 0.388ns 1.409ns 0.868ns } { 0.000ns 0.984ns 0.202ns 0.970ns 0.624ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.828 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.828 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.654ns 0.322ns } { 0.000ns 0.984ns 0.202ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.163 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.163 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.654ns 0.322ns 0.499ns 0.388ns 1.409ns 0.868ns } { 0.000ns 0.984ns 0.202ns 0.970ns 0.624ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.816 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|46~256 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.816 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~126 {} mux2-8:B_sclector|inst25~127 {} mux2-8:B_sclector|inst25~128 {} ALU_parallel_8b:inst4|74181:inst|46~256 {} ALU_parallel_8b:inst4|74181:inst|75~26 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74181:inst1|69~3 {} ALU_parallel_8b:inst4|74181:inst1|77~16 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 1.490ns 0.354ns 1.406ns 0.381ns 1.115ns 0.380ns 0.382ns 0.385ns 0.365ns 1.066ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.206ns 0.206ns 0.370ns 0.206ns 0.206ns 0.206ns 0.206ns 0.202ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.828 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.828 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.654ns 0.322ns } { 0.000ns 0.984ns 0.202ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.163 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.163 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.654ns 0.322ns 0.499ns 0.388ns 1.409ns 0.868ns } { 0.000ns 0.984ns 0.202ns 0.970ns 0.624ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CK_Single 36 " "Warning: Circuit may not operate. Detected 36 non-operational path(s) clocked by clock \"CK_Single\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 ripple_counter_256_advanced:inst23\|74161:inst1\|f74161:sub\|9 CK_Single 2.037 ns " "Info: Found hold time violation between source  pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3\" and destination pin or register \"ripple_counter_256_advanced:inst23\|74161:inst1\|f74161:sub\|9\" for clock \"CK_Single\" (Hold time is 2.037 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.324 ns + Largest " "Info: + Largest clock skew is 4.324 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK_Single destination 9.769 ns + Longest register " "Info: + Longest clock path from clock \"CK_Single\" to destination register is 9.769 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK_Single 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CK_Single'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK_Single } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 -776 -608 -1368 "CK_Single" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.055 ns) + CELL(0.206 ns) 3.411 ns start_stop_selection:inst22\|inst3 2 COMB LCCOMB_X7_Y9_N18 9 " "Info: 2: + IC(2.055 ns) + CELL(0.206 ns) = 3.411 ns; Loc. = LCCOMB_X7_Y9_N18; Fanout = 9; COMB Node = 'start_stop_selection:inst22\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.261 ns" { CK_Single start_stop_selection:inst22|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.824 ns) + CELL(0.000 ns) 8.235 ns start_stop_selection:inst22\|inst3~clkctrl 3 COMB CLKCTRL_G5 8 " "Info: 3: + IC(4.824 ns) + CELL(0.000 ns) = 8.235 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'start_stop_selection:inst22\|inst3~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.824 ns" { start_stop_selection:inst22|inst3 start_stop_selection:inst22|inst3~clkctrl } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.868 ns) + CELL(0.666 ns) 9.769 ns ripple_counter_256_advanced:inst23\|74161:inst1\|f74161:sub\|9 4 REG LCFF_X8_Y10_N1 6 " "Info: 4: + IC(0.868 ns) + CELL(0.666 ns) = 9.769 ns; Loc. = LCFF_X8_Y10_N1; Fanout = 6; REG Node = 'ripple_counter_256_advanced:inst23\|74161:inst1\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { start_stop_selection:inst22|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.022 ns ( 20.70 % ) " "Info: Total cell delay = 2.022 ns ( 20.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.747 ns ( 79.30 % ) " "Info: Total interconnect delay = 7.747 ns ( 79.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.769 ns" { CK_Single start_stop_selection:inst22|inst3 start_stop_selection:inst22|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.769 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst22|inst3 {} start_stop_selection:inst22|inst3~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 2.055ns 4.824ns 0.868ns } { 0.000ns 1.150ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK_Single source 5.445 ns - Shortest register " "Info: - Shortest clock path from clock \"CK_Single\" to source register is 5.445 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK_Single 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CK_Single'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK_Single } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 -776 -608 -1368 "CK_Single" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.055 ns) + CELL(0.206 ns) 3.411 ns start_stop_selection:inst22\|inst3 2 COMB LCCOMB_X7_Y9_N18 9 " "Info: 2: + IC(2.055 ns) + CELL(0.206 ns) = 3.411 ns; Loc. = LCCOMB_X7_Y9_N18; Fanout = 9; COMB Node = 'start_stop_selection:inst22\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.261 ns" { CK_Single start_stop_selection:inst22|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.616 ns) 4.457 ns inst16 3 COMB LCCOMB_X7_Y9_N12 8 " "Info: 3: + IC(0.430 ns) + CELL(0.616 ns) = 4.457 ns; Loc. = LCCOMB_X7_Y9_N12; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.046 ns" { start_stop_selection:inst22|inst3 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.666 ns) 5.445 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 4 REG LCFF_X7_Y9_N3 19 " "Info: 4: + IC(0.322 ns) + CELL(0.666 ns) = 5.445 ns; Loc. = LCFF_X7_Y9_N3; Fanout = 19; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.988 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.638 ns ( 48.45 % ) " "Info: Total cell delay = 2.638 ns ( 48.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.807 ns ( 51.55 % ) " "Info: Total interconnect delay = 2.807 ns ( 51.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.445 ns" { CK_Single start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.445 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.055ns 0.430ns 0.322ns } { 0.000ns 1.150ns 0.206ns 0.616ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.769 ns" { CK_Single start_stop_selection:inst22|inst3 start_stop_selection:inst22|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.769 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst22|inst3 {} start_stop_selection:inst22|inst3~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 2.055ns 4.824ns 0.868ns } { 0.000ns 1.150ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.445 ns" { CK_Single start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.445 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.055ns 0.430ns 0.322ns } { 0.000ns 1.150ns 0.206ns 0.616ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.289 ns - Shortest register register " "Info: - Shortest register to register delay is 2.289 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X7_Y9_N3 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y9_N3; Fanout = 19; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.558 ns) + CELL(0.623 ns) 2.181 ns ripple_counter_256_advanced:inst23\|74161:inst1\|f74161:sub\|75~13 2 COMB LCCOMB_X8_Y10_N0 1 " "Info: 2: + IC(1.558 ns) + CELL(0.623 ns) = 2.181 ns; Loc. = LCCOMB_X8_Y10_N0; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst23\|74161:inst1\|f74161:sub\|75~13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.181 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|75~13 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 528 592 168 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.289 ns ripple_counter_256_advanced:inst23\|74161:inst1\|f74161:sub\|9 3 REG LCFF_X8_Y10_N1 6 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.289 ns; Loc. = LCFF_X8_Y10_N1; Fanout = 6; REG Node = 'ripple_counter_256_advanced:inst23\|74161:inst1\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|75~13 ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.731 ns ( 31.94 % ) " "Info: Total cell delay = 0.731 ns ( 31.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.558 ns ( 68.06 % ) " "Info: Total interconnect delay = 1.558 ns ( 68.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.289 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|75~13 ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.289 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|75~13 {} ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|9 {} } { 0.000ns 1.558ns 0.000ns } { 0.000ns 0.623ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.769 ns" { CK_Single start_stop_selection:inst22|inst3 start_stop_selection:inst22|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.769 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst22|inst3 {} start_stop_selection:inst22|inst3~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 2.055ns 4.824ns 0.868ns } { 0.000ns 1.150ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.445 ns" { CK_Single start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.445 ns" { CK_Single {} CK_Single~combout {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.055ns 0.430ns 0.322ns } { 0.000ns 1.150ns 0.206ns 0.616ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.289 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|75~13 ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.289 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|75~13 {} ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|9 {} } { 0.000ns 1.558ns 0.000ns } { 0.000ns 0.623ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "START 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"START\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 ripple_counter_256_advanced:inst23\|74161:inst1\|f74161:sub\|9 START 5.788 ns " "Info: Found hold time violation between source  pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3\" and destination pin or register \"ripple_counter_256_advanced:inst23\|74161:inst1\|f74161:sub\|9\" for clock \"START\" (Hold time is 5.788 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.075 ns + Largest " "Info: + Largest clock skew is 8.075 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 14.025 ns + Longest register " "Info: + Longest clock path from clock \"START\" to destination register is 14.025 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns START 1 CLK PIN_77 4 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 4; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1400 -776 -608 -1384 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.341 ns) + CELL(0.206 ns) 3.521 ns start_stop_selection:inst22\|inst24~head_lut 2 COMB LCCOMB_X26_Y14_N26 1 " "Info: 2: + IC(2.341 ns) + CELL(0.206 ns) = 3.521 ns; Loc. = LCCOMB_X26_Y14_N26; Fanout = 1; COMB Node = 'start_stop_selection:inst22\|inst24~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.547 ns" { START start_stop_selection:inst22|inst24~head_lut } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.624 ns) 4.516 ns start_stop_selection:inst22\|inst31 3 COMB LCCOMB_X26_Y14_N16 2 " "Info: 3: + IC(0.371 ns) + CELL(0.624 ns) = 4.516 ns; Loc. = LCCOMB_X26_Y14_N16; Fanout = 2; COMB Node = 'start_stop_selection:inst22\|inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { start_stop_selection:inst22|inst24~head_lut start_stop_selection:inst22|inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.527 ns) + CELL(0.624 ns) 7.667 ns start_stop_selection:inst22\|inst3 4 COMB LCCOMB_X7_Y9_N18 9 " "Info: 4: + IC(2.527 ns) + CELL(0.624 ns) = 7.667 ns; Loc. = LCCOMB_X7_Y9_N18; Fanout = 9; COMB Node = 'start_stop_selection:inst22\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.151 ns" { start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.824 ns) + CELL(0.000 ns) 12.491 ns start_stop_selection:inst22\|inst3~clkctrl 5 COMB CLKCTRL_G5 8 " "Info: 5: + IC(4.824 ns) + CELL(0.000 ns) = 12.491 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'start_stop_selection:inst22\|inst3~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.824 ns" { start_stop_selection:inst22|inst3 start_stop_selection:inst22|inst3~clkctrl } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.868 ns) + CELL(0.666 ns) 14.025 ns ripple_counter_256_advanced:inst23\|74161:inst1\|f74161:sub\|9 6 REG LCFF_X8_Y10_N1 6 " "Info: 6: + IC(0.868 ns) + CELL(0.666 ns) = 14.025 ns; Loc. = LCFF_X8_Y10_N1; Fanout = 6; REG Node = 'ripple_counter_256_advanced:inst23\|74161:inst1\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { start_stop_selection:inst22|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.094 ns ( 22.06 % ) " "Info: Total cell delay = 3.094 ns ( 22.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.931 ns ( 77.94 % ) " "Info: Total interconnect delay = 10.931 ns ( 77.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.025 ns" { START start_stop_selection:inst22|inst24~head_lut start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 start_stop_selection:inst22|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.025 ns" { START {} START~combout {} start_stop_selection:inst22|inst24~head_lut {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} start_stop_selection:inst22|inst3~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 2.341ns 0.371ns 2.527ns 4.824ns 0.868ns } { 0.000ns 0.974ns 0.206ns 0.624ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START source 5.950 ns - Shortest register " "Info: - Shortest clock path from clock \"START\" to source register is 5.950 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns START 1 CLK PIN_77 4 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 4; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1400 -776 -608 -1384 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.572 ns) + CELL(0.370 ns) 3.916 ns start_stop_selection:inst22\|inst3 2 COMB LCCOMB_X7_Y9_N18 9 " "Info: 2: + IC(2.572 ns) + CELL(0.370 ns) = 3.916 ns; Loc. = LCCOMB_X7_Y9_N18; Fanout = 9; COMB Node = 'start_stop_selection:inst22\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.942 ns" { START start_stop_selection:inst22|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.616 ns) 4.962 ns inst16 3 COMB LCCOMB_X7_Y9_N12 8 " "Info: 3: + IC(0.430 ns) + CELL(0.616 ns) = 4.962 ns; Loc. = LCCOMB_X7_Y9_N12; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.046 ns" { start_stop_selection:inst22|inst3 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.666 ns) 5.950 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 4 REG LCFF_X7_Y9_N3 19 " "Info: 4: + IC(0.322 ns) + CELL(0.666 ns) = 5.950 ns; Loc. = LCFF_X7_Y9_N3; Fanout = 19; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.988 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.626 ns ( 44.13 % ) " "Info: Total cell delay = 2.626 ns ( 44.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.324 ns ( 55.87 % ) " "Info: Total interconnect delay = 3.324 ns ( 55.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.950 ns" { START start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.950 ns" { START {} START~combout {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.572ns 0.430ns 0.322ns } { 0.000ns 0.974ns 0.370ns 0.616ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.025 ns" { START start_stop_selection:inst22|inst24~head_lut start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 start_stop_selection:inst22|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.025 ns" { START {} START~combout {} start_stop_selection:inst22|inst24~head_lut {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} start_stop_selection:inst22|inst3~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 2.341ns 0.371ns 2.527ns 4.824ns 0.868ns } { 0.000ns 0.974ns 0.206ns 0.624ns 0.624ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.950 ns" { START start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.950 ns" { START {} START~combout {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.572ns 0.430ns 0.322ns } { 0.000ns 0.974ns 0.370ns 0.616ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.289 ns - Shortest register register " "Info: - Shortest register to register delay is 2.289 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X7_Y9_N3 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y9_N3; Fanout = 19; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.558 ns) + CELL(0.623 ns) 2.181 ns ripple_counter_256_advanced:inst23\|74161:inst1\|f74161:sub\|75~13 2 COMB LCCOMB_X8_Y10_N0 1 " "Info: 2: + IC(1.558 ns) + CELL(0.623 ns) = 2.181 ns; Loc. = LCCOMB_X8_Y10_N0; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst23\|74161:inst1\|f74161:sub\|75~13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.181 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|75~13 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 528 592 168 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.289 ns ripple_counter_256_advanced:inst23\|74161:inst1\|f74161:sub\|9 3 REG LCFF_X8_Y10_N1 6 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.289 ns; Loc. = LCFF_X8_Y10_N1; Fanout = 6; REG Node = 'ripple_counter_256_advanced:inst23\|74161:inst1\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|75~13 ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.731 ns ( 31.94 % ) " "Info: Total cell delay = 0.731 ns ( 31.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.558 ns ( 68.06 % ) " "Info: Total interconnect delay = 1.558 ns ( 68.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.289 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|75~13 ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.289 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|75~13 {} ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|9 {} } { 0.000ns 1.558ns 0.000ns } { 0.000ns 0.623ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.025 ns" { START start_stop_selection:inst22|inst24~head_lut start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 start_stop_selection:inst22|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.025 ns" { START {} START~combout {} start_stop_selection:inst22|inst24~head_lut {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} start_stop_selection:inst22|inst3~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 2.341ns 0.371ns 2.527ns 4.824ns 0.868ns } { 0.000ns 0.974ns 0.206ns 0.624ns 0.624ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.950 ns" { START start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.950 ns" { START {} START~combout {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.572ns 0.430ns 0.322ns } { 0.000ns 0.974ns 0.370ns 0.616ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.289 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|75~13 ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.289 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|75~13 {} ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|9 {} } { 0.000ns 1.558ns 0.000ns } { 0.000ns 0.623ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CK_Consistant 36 " "Warning: Circuit may not operate. Detected 36 non-operational path(s) clocked by clock \"CK_Consistant\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 ripple_counter_256_advanced:inst23\|74161:inst1\|f74161:sub\|9 CK_Consistant 2.037 ns " "Info: Found hold time violation between source  pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3\" and destination pin or register \"ripple_counter_256_advanced:inst23\|74161:inst1\|f74161:sub\|9\" for clock \"CK_Consistant\" (Hold time is 2.037 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.324 ns + Largest " "Info: + Largest clock skew is 4.324 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK_Consistant destination 12.373 ns + Longest register " "Info: + Longest clock path from clock \"CK_Consistant\" to destination register is 12.373 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK_Consistant 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CK_Consistant'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK_Consistant } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1448 -776 -608 -1432 "CK_Consistant" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.508 ns) + CELL(0.206 ns) 2.864 ns start_stop_selection:inst22\|inst31 2 COMB LCCOMB_X26_Y14_N16 2 " "Info: 2: + IC(1.508 ns) + CELL(0.206 ns) = 2.864 ns; Loc. = LCCOMB_X26_Y14_N16; Fanout = 2; COMB Node = 'start_stop_selection:inst22\|inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.714 ns" { CK_Consistant start_stop_selection:inst22|inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.527 ns) + CELL(0.624 ns) 6.015 ns start_stop_selection:inst22\|inst3 3 COMB LCCOMB_X7_Y9_N18 9 " "Info: 3: + IC(2.527 ns) + CELL(0.624 ns) = 6.015 ns; Loc. = LCCOMB_X7_Y9_N18; Fanout = 9; COMB Node = 'start_stop_selection:inst22\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.151 ns" { start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.824 ns) + CELL(0.000 ns) 10.839 ns start_stop_selection:inst22\|inst3~clkctrl 4 COMB CLKCTRL_G5 8 " "Info: 4: + IC(4.824 ns) + CELL(0.000 ns) = 10.839 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'start_stop_selection:inst22\|inst3~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.824 ns" { start_stop_selection:inst22|inst3 start_stop_selection:inst22|inst3~clkctrl } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.868 ns) + CELL(0.666 ns) 12.373 ns ripple_counter_256_advanced:inst23\|74161:inst1\|f74161:sub\|9 5 REG LCFF_X8_Y10_N1 6 " "Info: 5: + IC(0.868 ns) + CELL(0.666 ns) = 12.373 ns; Loc. = LCFF_X8_Y10_N1; Fanout = 6; REG Node = 'ripple_counter_256_advanced:inst23\|74161:inst1\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { start_stop_selection:inst22|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.646 ns ( 21.39 % ) " "Info: Total cell delay = 2.646 ns ( 21.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.727 ns ( 78.61 % ) " "Info: Total interconnect delay = 9.727 ns ( 78.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.373 ns" { CK_Consistant start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 start_stop_selection:inst22|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.373 ns" { CK_Consistant {} CK_Consistant~combout {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} start_stop_selection:inst22|inst3~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 1.508ns 2.527ns 4.824ns 0.868ns } { 0.000ns 1.150ns 0.206ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK_Consistant source 8.049 ns - Shortest register " "Info: - Shortest clock path from clock \"CK_Consistant\" to source register is 8.049 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CK_Consistant 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CK_Consistant'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK_Consistant } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1448 -776 -608 -1432 "CK_Consistant" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.508 ns) + CELL(0.206 ns) 2.864 ns start_stop_selection:inst22\|inst31 2 COMB LCCOMB_X26_Y14_N16 2 " "Info: 2: + IC(1.508 ns) + CELL(0.206 ns) = 2.864 ns; Loc. = LCCOMB_X26_Y14_N16; Fanout = 2; COMB Node = 'start_stop_selection:inst22\|inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.714 ns" { CK_Consistant start_stop_selection:inst22|inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.527 ns) + CELL(0.624 ns) 6.015 ns start_stop_selection:inst22\|inst3 3 COMB LCCOMB_X7_Y9_N18 9 " "Info: 3: + IC(2.527 ns) + CELL(0.624 ns) = 6.015 ns; Loc. = LCCOMB_X7_Y9_N18; Fanout = 9; COMB Node = 'start_stop_selection:inst22\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.151 ns" { start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.616 ns) 7.061 ns inst16 4 COMB LCCOMB_X7_Y9_N12 8 " "Info: 4: + IC(0.430 ns) + CELL(0.616 ns) = 7.061 ns; Loc. = LCCOMB_X7_Y9_N12; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.046 ns" { start_stop_selection:inst22|inst3 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.666 ns) 8.049 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 5 REG LCFF_X7_Y9_N3 19 " "Info: 5: + IC(0.322 ns) + CELL(0.666 ns) = 8.049 ns; Loc. = LCFF_X7_Y9_N3; Fanout = 19; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.988 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.262 ns ( 40.53 % ) " "Info: Total cell delay = 3.262 ns ( 40.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.787 ns ( 59.47 % ) " "Info: Total interconnect delay = 4.787 ns ( 59.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.049 ns" { CK_Consistant start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.049 ns" { CK_Consistant {} CK_Consistant~combout {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.508ns 2.527ns 0.430ns 0.322ns } { 0.000ns 1.150ns 0.206ns 0.624ns 0.616ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.373 ns" { CK_Consistant start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 start_stop_selection:inst22|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.373 ns" { CK_Consistant {} CK_Consistant~combout {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} start_stop_selection:inst22|inst3~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 1.508ns 2.527ns 4.824ns 0.868ns } { 0.000ns 1.150ns 0.206ns 0.624ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.049 ns" { CK_Consistant start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.049 ns" { CK_Consistant {} CK_Consistant~combout {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.508ns 2.527ns 0.430ns 0.322ns } { 0.000ns 1.150ns 0.206ns 0.624ns 0.616ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.289 ns - Shortest register register " "Info: - Shortest register to register delay is 2.289 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X7_Y9_N3 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y9_N3; Fanout = 19; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.558 ns) + CELL(0.623 ns) 2.181 ns ripple_counter_256_advanced:inst23\|74161:inst1\|f74161:sub\|75~13 2 COMB LCCOMB_X8_Y10_N0 1 " "Info: 2: + IC(1.558 ns) + CELL(0.623 ns) = 2.181 ns; Loc. = LCCOMB_X8_Y10_N0; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst23\|74161:inst1\|f74161:sub\|75~13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.181 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|75~13 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 528 592 168 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.289 ns ripple_counter_256_advanced:inst23\|74161:inst1\|f74161:sub\|9 3 REG LCFF_X8_Y10_N1 6 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.289 ns; Loc. = LCFF_X8_Y10_N1; Fanout = 6; REG Node = 'ripple_counter_256_advanced:inst23\|74161:inst1\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|75~13 ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.731 ns ( 31.94 % ) " "Info: Total cell delay = 0.731 ns ( 31.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.558 ns ( 68.06 % ) " "Info: Total interconnect delay = 1.558 ns ( 68.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.289 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|75~13 ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.289 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|75~13 {} ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|9 {} } { 0.000ns 1.558ns 0.000ns } { 0.000ns 0.623ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.373 ns" { CK_Consistant start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 start_stop_selection:inst22|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.373 ns" { CK_Consistant {} CK_Consistant~combout {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} start_stop_selection:inst22|inst3~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 1.508ns 2.527ns 4.824ns 0.868ns } { 0.000ns 1.150ns 0.206ns 0.624ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.049 ns" { CK_Consistant start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.049 ns" { CK_Consistant {} CK_Consistant~combout {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 1.508ns 2.527ns 0.430ns 0.322ns } { 0.000ns 1.150ns 0.206ns 0.624ns 0.616ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.289 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|75~13 ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.289 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|75~13 {} ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|9 {} } { 0.000ns 1.558ns 0.000ns } { 0.000ns 0.623ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLR 36 " "Warning: Circuit may not operate. Detected 36 non-operational path(s) clocked by clock \"CLR\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 ripple_counter_256_advanced:inst23\|74161:inst1\|f74161:sub\|9 CLR 2.037 ns " "Info: Found hold time violation between source  pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3\" and destination pin or register \"ripple_counter_256_advanced:inst23\|74161:inst1\|f74161:sub\|9\" for clock \"CLR\" (Hold time is 2.037 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.324 ns + Largest " "Info: + Largest clock skew is 4.324 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR destination 14.381 ns + Longest register " "Info: + Longest clock path from clock \"CLR\" to destination register is 14.381 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 67 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 67; CLK Node = 'CLR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1432 -776 -608 -1416 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.503 ns) + CELL(0.370 ns) 3.877 ns start_stop_selection:inst22\|inst24~head_lut 2 COMB LCCOMB_X26_Y14_N26 1 " "Info: 2: + IC(2.503 ns) + CELL(0.370 ns) = 3.877 ns; Loc. = LCCOMB_X26_Y14_N26; Fanout = 1; COMB Node = 'start_stop_selection:inst22\|inst24~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.873 ns" { CLR start_stop_selection:inst22|inst24~head_lut } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.624 ns) 4.872 ns start_stop_selection:inst22\|inst31 3 COMB LCCOMB_X26_Y14_N16 2 " "Info: 3: + IC(0.371 ns) + CELL(0.624 ns) = 4.872 ns; Loc. = LCCOMB_X26_Y14_N16; Fanout = 2; COMB Node = 'start_stop_selection:inst22\|inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { start_stop_selection:inst22|inst24~head_lut start_stop_selection:inst22|inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.527 ns) + CELL(0.624 ns) 8.023 ns start_stop_selection:inst22\|inst3 4 COMB LCCOMB_X7_Y9_N18 9 " "Info: 4: + IC(2.527 ns) + CELL(0.624 ns) = 8.023 ns; Loc. = LCCOMB_X7_Y9_N18; Fanout = 9; COMB Node = 'start_stop_selection:inst22\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.151 ns" { start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.824 ns) + CELL(0.000 ns) 12.847 ns start_stop_selection:inst22\|inst3~clkctrl 5 COMB CLKCTRL_G5 8 " "Info: 5: + IC(4.824 ns) + CELL(0.000 ns) = 12.847 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'start_stop_selection:inst22\|inst3~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.824 ns" { start_stop_selection:inst22|inst3 start_stop_selection:inst22|inst3~clkctrl } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.868 ns) + CELL(0.666 ns) 14.381 ns ripple_counter_256_advanced:inst23\|74161:inst1\|f74161:sub\|9 6 REG LCFF_X8_Y10_N1 6 " "Info: 6: + IC(0.868 ns) + CELL(0.666 ns) = 14.381 ns; Loc. = LCFF_X8_Y10_N1; Fanout = 6; REG Node = 'ripple_counter_256_advanced:inst23\|74161:inst1\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { start_stop_selection:inst22|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.288 ns ( 22.86 % ) " "Info: Total cell delay = 3.288 ns ( 22.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.093 ns ( 77.14 % ) " "Info: Total interconnect delay = 11.093 ns ( 77.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.381 ns" { CLR start_stop_selection:inst22|inst24~head_lut start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 start_stop_selection:inst22|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.381 ns" { CLR {} CLR~combout {} start_stop_selection:inst22|inst24~head_lut {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} start_stop_selection:inst22|inst3~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 2.503ns 0.371ns 2.527ns 4.824ns 0.868ns } { 0.000ns 1.004ns 0.370ns 0.624ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR source 10.057 ns - Shortest register " "Info: - Shortest clock path from clock \"CLR\" to source register is 10.057 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 67 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 67; CLK Node = 'CLR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1432 -776 -608 -1416 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.503 ns) + CELL(0.370 ns) 3.877 ns start_stop_selection:inst22\|inst24~head_lut 2 COMB LCCOMB_X26_Y14_N26 1 " "Info: 2: + IC(2.503 ns) + CELL(0.370 ns) = 3.877 ns; Loc. = LCCOMB_X26_Y14_N26; Fanout = 1; COMB Node = 'start_stop_selection:inst22\|inst24~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.873 ns" { CLR start_stop_selection:inst22|inst24~head_lut } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.624 ns) 4.872 ns start_stop_selection:inst22\|inst31 3 COMB LCCOMB_X26_Y14_N16 2 " "Info: 3: + IC(0.371 ns) + CELL(0.624 ns) = 4.872 ns; Loc. = LCCOMB_X26_Y14_N16; Fanout = 2; COMB Node = 'start_stop_selection:inst22\|inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { start_stop_selection:inst22|inst24~head_lut start_stop_selection:inst22|inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.527 ns) + CELL(0.624 ns) 8.023 ns start_stop_selection:inst22\|inst3 4 COMB LCCOMB_X7_Y9_N18 9 " "Info: 4: + IC(2.527 ns) + CELL(0.624 ns) = 8.023 ns; Loc. = LCCOMB_X7_Y9_N18; Fanout = 9; COMB Node = 'start_stop_selection:inst22\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.151 ns" { start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.616 ns) 9.069 ns inst16 5 COMB LCCOMB_X7_Y9_N12 8 " "Info: 5: + IC(0.430 ns) + CELL(0.616 ns) = 9.069 ns; Loc. = LCCOMB_X7_Y9_N12; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.046 ns" { start_stop_selection:inst22|inst3 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.666 ns) 10.057 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 6 REG LCFF_X7_Y9_N3 19 " "Info: 6: + IC(0.322 ns) + CELL(0.666 ns) = 10.057 ns; Loc. = LCFF_X7_Y9_N3; Fanout = 19; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.988 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.904 ns ( 38.82 % ) " "Info: Total cell delay = 3.904 ns ( 38.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.153 ns ( 61.18 % ) " "Info: Total interconnect delay = 6.153 ns ( 61.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.057 ns" { CLR start_stop_selection:inst22|inst24~head_lut start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.057 ns" { CLR {} CLR~combout {} start_stop_selection:inst22|inst24~head_lut {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.503ns 0.371ns 2.527ns 0.430ns 0.322ns } { 0.000ns 1.004ns 0.370ns 0.624ns 0.624ns 0.616ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.381 ns" { CLR start_stop_selection:inst22|inst24~head_lut start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 start_stop_selection:inst22|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.381 ns" { CLR {} CLR~combout {} start_stop_selection:inst22|inst24~head_lut {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} start_stop_selection:inst22|inst3~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 2.503ns 0.371ns 2.527ns 4.824ns 0.868ns } { 0.000ns 1.004ns 0.370ns 0.624ns 0.624ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.057 ns" { CLR start_stop_selection:inst22|inst24~head_lut start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.057 ns" { CLR {} CLR~combout {} start_stop_selection:inst22|inst24~head_lut {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.503ns 0.371ns 2.527ns 0.430ns 0.322ns } { 0.000ns 1.004ns 0.370ns 0.624ns 0.624ns 0.616ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.289 ns - Shortest register register " "Info: - Shortest register to register delay is 2.289 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X7_Y9_N3 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y9_N3; Fanout = 19; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.558 ns) + CELL(0.623 ns) 2.181 ns ripple_counter_256_advanced:inst23\|74161:inst1\|f74161:sub\|75~13 2 COMB LCCOMB_X8_Y10_N0 1 " "Info: 2: + IC(1.558 ns) + CELL(0.623 ns) = 2.181 ns; Loc. = LCCOMB_X8_Y10_N0; Fanout = 1; COMB Node = 'ripple_counter_256_advanced:inst23\|74161:inst1\|f74161:sub\|75~13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.181 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|75~13 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 528 592 168 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.289 ns ripple_counter_256_advanced:inst23\|74161:inst1\|f74161:sub\|9 3 REG LCFF_X8_Y10_N1 6 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.289 ns; Loc. = LCFF_X8_Y10_N1; Fanout = 6; REG Node = 'ripple_counter_256_advanced:inst23\|74161:inst1\|f74161:sub\|9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|75~13 ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.731 ns ( 31.94 % ) " "Info: Total cell delay = 0.731 ns ( 31.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.558 ns ( 68.06 % ) " "Info: Total interconnect delay = 1.558 ns ( 68.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.289 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|75~13 ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.289 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|75~13 {} ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|9 {} } { 0.000ns 1.558ns 0.000ns } { 0.000ns 0.623ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.381 ns" { CLR start_stop_selection:inst22|inst24~head_lut start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 start_stop_selection:inst22|inst3~clkctrl ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.381 ns" { CLR {} CLR~combout {} start_stop_selection:inst22|inst24~head_lut {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} start_stop_selection:inst22|inst3~clkctrl {} ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 2.503ns 0.371ns 2.527ns 4.824ns 0.868ns } { 0.000ns 1.004ns 0.370ns 0.624ns 0.624ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.057 ns" { CLR start_stop_selection:inst22|inst24~head_lut start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.057 ns" { CLR {} CLR~combout {} start_stop_selection:inst22|inst24~head_lut {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.503ns 0.371ns 2.527ns 0.430ns 0.322ns } { 0.000ns 1.004ns 0.370ns 0.624ns 0.624ns 0.616ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.289 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|75~13 ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.289 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|75~13 {} ripple_counter_256_advanced:inst23|74161:inst1|f74161:sub|9 {} } { 0.000ns 1.558ns 0.000ns } { 0.000ns 0.623ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR6 27 " "Warning: Circuit may not operate. Detected 27 non-operational path(s) clocked by clock \"uIR6\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 register_4x:inst8\|register-8_with_CLR:R1\|register-4_with_CLR:inst\|inst uIR6 1.425 ns " "Info: Found hold time violation between source  pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3\" and destination pin or register \"register_4x:inst8\|register-8_with_CLR:R1\|register-4_with_CLR:inst\|inst\" for clock \"uIR6\" (Hold time is 1.425 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.713 ns + Largest " "Info: + Largest clock skew is 5.713 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR6 destination 10.788 ns + Longest register " "Info: + Longest clock path from clock \"uIR6\" to destination register is 10.788 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR6 1 CLK PIN_97 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 8; CLK Node = 'uIR6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR6 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.723 ns) + CELL(0.370 ns) 4.087 ns inst16 2 COMB LCCOMB_X7_Y9_N12 8 " "Info: 2: + IC(2.723 ns) + CELL(0.370 ns) = 4.087 ns; Loc. = LCCOMB_X7_Y9_N12; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.093 ns" { uIR6 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.970 ns) 5.379 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 3 REG LCFF_X7_Y9_N9 15 " "Info: 3: + IC(0.322 ns) + CELL(0.970 ns) = 5.379 ns; Loc. = LCFF_X7_Y9_N9; Fanout = 15; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.836 ns) + CELL(0.499 ns) 6.714 ns register_4x:inst8\|inst9 4 COMB LCCOMB_X7_Y9_N0 1 " "Info: 4: + IC(0.836 ns) + CELL(0.499 ns) = 6.714 ns; Loc. = LCCOMB_X7_Y9_N0; Fanout = 1; COMB Node = 'register_4x:inst8\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.335 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst9 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 424 856 920 472 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.534 ns) + CELL(0.000 ns) 9.248 ns register_4x:inst8\|inst9~clkctrl 5 COMB CLKCTRL_G6 8 " "Info: 5: + IC(2.534 ns) + CELL(0.000 ns) = 9.248 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'register_4x:inst8\|inst9~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.534 ns" { register_4x:inst8|inst9 register_4x:inst8|inst9~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 424 856 920 472 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.874 ns) + CELL(0.666 ns) 10.788 ns register_4x:inst8\|register-8_with_CLR:R1\|register-4_with_CLR:inst\|inst 6 REG LCFF_X6_Y9_N23 1 " "Info: 6: + IC(0.874 ns) + CELL(0.666 ns) = 10.788 ns; Loc. = LCFF_X6_Y9_N23; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R1\|register-4_with_CLR:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { register_4x:inst8|inst9~clkctrl register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.499 ns ( 32.43 % ) " "Info: Total cell delay = 3.499 ns ( 32.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.289 ns ( 67.57 % ) " "Info: Total interconnect delay = 7.289 ns ( 67.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.788 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst9 register_4x:inst8|inst9~clkctrl register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.788 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst9 {} register_4x:inst8|inst9~clkctrl {} register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 2.723ns 0.322ns 0.836ns 2.534ns 0.874ns } { 0.000ns 0.994ns 0.370ns 0.970ns 0.499ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR6 source 5.075 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR6\" to source register is 5.075 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns uIR6 1 CLK PIN_97 8 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_97; Fanout = 8; CLK Node = 'uIR6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR6 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1760 1216 1384 -1744 "uIR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.723 ns) + CELL(0.370 ns) 4.087 ns inst16 2 COMB LCCOMB_X7_Y9_N12 8 " "Info: 2: + IC(2.723 ns) + CELL(0.370 ns) = 4.087 ns; Loc. = LCCOMB_X7_Y9_N12; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.093 ns" { uIR6 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.666 ns) 5.075 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 3 REG LCFF_X7_Y9_N3 19 " "Info: 3: + IC(0.322 ns) + CELL(0.666 ns) = 5.075 ns; Loc. = LCFF_X7_Y9_N3; Fanout = 19; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.988 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.030 ns ( 40.00 % ) " "Info: Total cell delay = 2.030 ns ( 40.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.045 ns ( 60.00 % ) " "Info: Total interconnect delay = 3.045 ns ( 60.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.075 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.075 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.723ns 0.322ns } { 0.000ns 0.994ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.788 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst9 register_4x:inst8|inst9~clkctrl register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.788 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst9 {} register_4x:inst8|inst9~clkctrl {} register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 2.723ns 0.322ns 0.836ns 2.534ns 0.874ns } { 0.000ns 0.994ns 0.370ns 0.970ns 0.499ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.075 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.075 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.723ns 0.322ns } { 0.000ns 0.994ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.290 ns - Shortest register register " "Info: - Shortest register to register delay is 4.290 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X7_Y9_N3 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y9_N3; Fanout = 19; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.650 ns) 1.476 ns mux2-8:B_sclector\|inst18~129 2 COMB LCCOMB_X6_Y9_N10 1 " "Info: 2: + IC(0.826 ns) + CELL(0.650 ns) = 1.476 ns; Loc. = LCCOMB_X6_Y9_N10; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst18~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst18~129 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 648 408 472 696 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 2.043 ns mux2-8:B_sclector\|inst18~130 3 COMB LCCOMB_X6_Y9_N20 2 " "Info: 3: + IC(0.361 ns) + CELL(0.206 ns) = 2.043 ns; Loc. = LCCOMB_X6_Y9_N20; Fanout = 2; COMB Node = 'mux2-8:B_sclector\|inst18~130'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { mux2-8:B_sclector|inst18~129 mux2-8:B_sclector|inst18~130 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 648 408 472 696 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.370 ns) 2.805 ns ALU_parallel_8b:inst4\|74181:inst\|52~256 4 COMB LCCOMB_X6_Y9_N24 4 " "Info: 4: + IC(0.392 ns) + CELL(0.370 ns) = 2.805 ns; Loc. = LCCOMB_X6_Y9_N24; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|52~256'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.762 ns" { mux2-8:B_sclector|inst18~130 ALU_parallel_8b:inst4|74181:inst|52~256 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 216 504 568 256 "52" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.370 ns) 3.576 ns ALU_parallel_8b:inst4\|74181:inst\|77 5 COMB LCCOMB_X6_Y9_N28 9 " "Info: 5: + IC(0.401 ns) + CELL(0.370 ns) = 3.576 ns; Loc. = LCCOMB_X6_Y9_N28; Fanout = 9; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.771 ns" { ALU_parallel_8b:inst4|74181:inst|52~256 ALU_parallel_8b:inst4|74181:inst|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.202 ns) 4.182 ns register_4x:inst8\|register-8_with_CLR:R1\|register-4_with_CLR:inst\|inst~2 6 COMB LCCOMB_X6_Y9_N22 1 " "Info: 6: + IC(0.404 ns) + CELL(0.202 ns) = 4.182 ns; Loc. = LCCOMB_X6_Y9_N22; Fanout = 1; COMB Node = 'register_4x:inst8\|register-8_with_CLR:R1\|register-4_with_CLR:inst\|inst~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.606 ns" { ALU_parallel_8b:inst4|74181:inst|77 register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst|inst~2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.290 ns register_4x:inst8\|register-8_with_CLR:R1\|register-4_with_CLR:inst\|inst 7 REG LCFF_X6_Y9_N23 1 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 4.290 ns; Loc. = LCFF_X6_Y9_N23; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R1\|register-4_with_CLR:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst|inst~2 register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.906 ns ( 44.43 % ) " "Info: Total cell delay = 1.906 ns ( 44.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.384 ns ( 55.57 % ) " "Info: Total interconnect delay = 2.384 ns ( 55.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.290 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst18~129 mux2-8:B_sclector|inst18~130 ALU_parallel_8b:inst4|74181:inst|52~256 ALU_parallel_8b:inst4|74181:inst|77 register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst|inst~2 register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.290 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst18~129 {} mux2-8:B_sclector|inst18~130 {} ALU_parallel_8b:inst4|74181:inst|52~256 {} ALU_parallel_8b:inst4|74181:inst|77 {} register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst|inst~2 {} register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst|inst {} } { 0.000ns 0.826ns 0.361ns 0.392ns 0.401ns 0.404ns 0.000ns } { 0.000ns 0.650ns 0.206ns 0.370ns 0.370ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.788 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst9 register_4x:inst8|inst9~clkctrl register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.788 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst9 {} register_4x:inst8|inst9~clkctrl {} register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 2.723ns 0.322ns 0.836ns 2.534ns 0.874ns } { 0.000ns 0.994ns 0.370ns 0.970ns 0.499ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.075 ns" { uIR6 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.075 ns" { uIR6 {} uIR6~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.723ns 0.322ns } { 0.000ns 0.994ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.290 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst18~129 mux2-8:B_sclector|inst18~130 ALU_parallel_8b:inst4|74181:inst|52~256 ALU_parallel_8b:inst4|74181:inst|77 register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst|inst~2 register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.290 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst18~129 {} mux2-8:B_sclector|inst18~130 {} ALU_parallel_8b:inst4|74181:inst|52~256 {} ALU_parallel_8b:inst4|74181:inst|77 {} register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst|inst~2 {} register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst|inst {} } { 0.000ns 0.826ns 0.361ns 0.392ns 0.401ns 0.404ns 0.000ns } { 0.000ns 0.650ns 0.206ns 0.370ns 0.370ns 0.202ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR4 17 " "Warning: Circuit may not operate. Detected 17 non-operational path(s) clocked by clock \"uIR4\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 register_4x:inst8\|register-8_with_CLR:R1\|register-4_with_CLR:inst\|inst uIR4 1.425 ns " "Info: Found hold time violation between source  pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3\" and destination pin or register \"register_4x:inst8\|register-8_with_CLR:R1\|register-4_with_CLR:inst\|inst\" for clock \"uIR4\" (Hold time is 1.425 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.713 ns + Largest " "Info: + Largest clock skew is 5.713 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR4 destination 10.828 ns + Longest register " "Info: + Longest clock path from clock \"uIR4\" to destination register is 10.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR4 1 CLK PIN_95 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 6; CLK Node = 'uIR4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR4 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1792 1216 1384 -1776 "uIR4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.606 ns) + CELL(0.537 ns) 4.127 ns inst16 2 COMB LCCOMB_X7_Y9_N12 8 " "Info: 2: + IC(2.606 ns) + CELL(0.537 ns) = 4.127 ns; Loc. = LCCOMB_X7_Y9_N12; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.143 ns" { uIR4 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.970 ns) 5.419 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 3 REG LCFF_X7_Y9_N9 15 " "Info: 3: + IC(0.322 ns) + CELL(0.970 ns) = 5.419 ns; Loc. = LCFF_X7_Y9_N9; Fanout = 15; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.836 ns) + CELL(0.499 ns) 6.754 ns register_4x:inst8\|inst9 4 COMB LCCOMB_X7_Y9_N0 1 " "Info: 4: + IC(0.836 ns) + CELL(0.499 ns) = 6.754 ns; Loc. = LCCOMB_X7_Y9_N0; Fanout = 1; COMB Node = 'register_4x:inst8\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.335 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst9 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 424 856 920 472 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.534 ns) + CELL(0.000 ns) 9.288 ns register_4x:inst8\|inst9~clkctrl 5 COMB CLKCTRL_G6 8 " "Info: 5: + IC(2.534 ns) + CELL(0.000 ns) = 9.288 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'register_4x:inst8\|inst9~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.534 ns" { register_4x:inst8|inst9 register_4x:inst8|inst9~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 424 856 920 472 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.874 ns) + CELL(0.666 ns) 10.828 ns register_4x:inst8\|register-8_with_CLR:R1\|register-4_with_CLR:inst\|inst 6 REG LCFF_X6_Y9_N23 1 " "Info: 6: + IC(0.874 ns) + CELL(0.666 ns) = 10.828 ns; Loc. = LCFF_X6_Y9_N23; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R1\|register-4_with_CLR:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { register_4x:inst8|inst9~clkctrl register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.656 ns ( 33.76 % ) " "Info: Total cell delay = 3.656 ns ( 33.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.172 ns ( 66.24 % ) " "Info: Total interconnect delay = 7.172 ns ( 66.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.828 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst9 register_4x:inst8|inst9~clkctrl register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.828 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst9 {} register_4x:inst8|inst9~clkctrl {} register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 2.606ns 0.322ns 0.836ns 2.534ns 0.874ns } { 0.000ns 0.984ns 0.537ns 0.970ns 0.499ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR4 source 5.115 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR4\" to source register is 5.115 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR4 1 CLK PIN_95 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 6; CLK Node = 'uIR4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR4 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1792 1216 1384 -1776 "uIR4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.606 ns) + CELL(0.537 ns) 4.127 ns inst16 2 COMB LCCOMB_X7_Y9_N12 8 " "Info: 2: + IC(2.606 ns) + CELL(0.537 ns) = 4.127 ns; Loc. = LCCOMB_X7_Y9_N12; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.143 ns" { uIR4 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.666 ns) 5.115 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 3 REG LCFF_X7_Y9_N3 19 " "Info: 3: + IC(0.322 ns) + CELL(0.666 ns) = 5.115 ns; Loc. = LCFF_X7_Y9_N3; Fanout = 19; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.988 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.187 ns ( 42.76 % ) " "Info: Total cell delay = 2.187 ns ( 42.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.928 ns ( 57.24 % ) " "Info: Total interconnect delay = 2.928 ns ( 57.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.115 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.115 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.606ns 0.322ns } { 0.000ns 0.984ns 0.537ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.828 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst9 register_4x:inst8|inst9~clkctrl register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.828 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst9 {} register_4x:inst8|inst9~clkctrl {} register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 2.606ns 0.322ns 0.836ns 2.534ns 0.874ns } { 0.000ns 0.984ns 0.537ns 0.970ns 0.499ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.115 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.115 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.606ns 0.322ns } { 0.000ns 0.984ns 0.537ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.290 ns - Shortest register register " "Info: - Shortest register to register delay is 4.290 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X7_Y9_N3 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y9_N3; Fanout = 19; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.650 ns) 1.476 ns mux2-8:B_sclector\|inst18~129 2 COMB LCCOMB_X6_Y9_N10 1 " "Info: 2: + IC(0.826 ns) + CELL(0.650 ns) = 1.476 ns; Loc. = LCCOMB_X6_Y9_N10; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst18~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst18~129 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 648 408 472 696 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 2.043 ns mux2-8:B_sclector\|inst18~130 3 COMB LCCOMB_X6_Y9_N20 2 " "Info: 3: + IC(0.361 ns) + CELL(0.206 ns) = 2.043 ns; Loc. = LCCOMB_X6_Y9_N20; Fanout = 2; COMB Node = 'mux2-8:B_sclector\|inst18~130'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { mux2-8:B_sclector|inst18~129 mux2-8:B_sclector|inst18~130 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 648 408 472 696 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.370 ns) 2.805 ns ALU_parallel_8b:inst4\|74181:inst\|52~256 4 COMB LCCOMB_X6_Y9_N24 4 " "Info: 4: + IC(0.392 ns) + CELL(0.370 ns) = 2.805 ns; Loc. = LCCOMB_X6_Y9_N24; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|52~256'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.762 ns" { mux2-8:B_sclector|inst18~130 ALU_parallel_8b:inst4|74181:inst|52~256 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 216 504 568 256 "52" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.370 ns) 3.576 ns ALU_parallel_8b:inst4\|74181:inst\|77 5 COMB LCCOMB_X6_Y9_N28 9 " "Info: 5: + IC(0.401 ns) + CELL(0.370 ns) = 3.576 ns; Loc. = LCCOMB_X6_Y9_N28; Fanout = 9; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.771 ns" { ALU_parallel_8b:inst4|74181:inst|52~256 ALU_parallel_8b:inst4|74181:inst|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.202 ns) 4.182 ns register_4x:inst8\|register-8_with_CLR:R1\|register-4_with_CLR:inst\|inst~2 6 COMB LCCOMB_X6_Y9_N22 1 " "Info: 6: + IC(0.404 ns) + CELL(0.202 ns) = 4.182 ns; Loc. = LCCOMB_X6_Y9_N22; Fanout = 1; COMB Node = 'register_4x:inst8\|register-8_with_CLR:R1\|register-4_with_CLR:inst\|inst~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.606 ns" { ALU_parallel_8b:inst4|74181:inst|77 register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst|inst~2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.290 ns register_4x:inst8\|register-8_with_CLR:R1\|register-4_with_CLR:inst\|inst 7 REG LCFF_X6_Y9_N23 1 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 4.290 ns; Loc. = LCFF_X6_Y9_N23; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R1\|register-4_with_CLR:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst|inst~2 register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.906 ns ( 44.43 % ) " "Info: Total cell delay = 1.906 ns ( 44.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.384 ns ( 55.57 % ) " "Info: Total interconnect delay = 2.384 ns ( 55.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.290 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst18~129 mux2-8:B_sclector|inst18~130 ALU_parallel_8b:inst4|74181:inst|52~256 ALU_parallel_8b:inst4|74181:inst|77 register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst|inst~2 register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.290 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst18~129 {} mux2-8:B_sclector|inst18~130 {} ALU_parallel_8b:inst4|74181:inst|52~256 {} ALU_parallel_8b:inst4|74181:inst|77 {} register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst|inst~2 {} register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst|inst {} } { 0.000ns 0.826ns 0.361ns 0.392ns 0.401ns 0.404ns 0.000ns } { 0.000ns 0.650ns 0.206ns 0.370ns 0.370ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.828 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst9 register_4x:inst8|inst9~clkctrl register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.828 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst9 {} register_4x:inst8|inst9~clkctrl {} register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 2.606ns 0.322ns 0.836ns 2.534ns 0.874ns } { 0.000ns 0.984ns 0.537ns 0.970ns 0.499ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.115 ns" { uIR4 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.115 ns" { uIR4 {} uIR4~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.606ns 0.322ns } { 0.000ns 0.984ns 0.537ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.290 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst18~129 mux2-8:B_sclector|inst18~130 ALU_parallel_8b:inst4|74181:inst|52~256 ALU_parallel_8b:inst4|74181:inst|77 register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst|inst~2 register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.290 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst18~129 {} mux2-8:B_sclector|inst18~130 {} ALU_parallel_8b:inst4|74181:inst|52~256 {} ALU_parallel_8b:inst4|74181:inst|77 {} register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst|inst~2 {} register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst|inst {} } { 0.000ns 0.826ns 0.361ns 0.392ns 0.401ns 0.404ns 0.000ns } { 0.000ns 0.650ns 0.206ns 0.370ns 0.370ns 0.202ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR5 17 " "Warning: Circuit may not operate. Detected 17 non-operational path(s) clocked by clock \"uIR5\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 register_4x:inst8\|register-8_with_CLR:R1\|register-4_with_CLR:inst\|inst uIR5 1.425 ns " "Info: Found hold time violation between source  pin or register \"register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3\" and destination pin or register \"register_4x:inst8\|register-8_with_CLR:R1\|register-4_with_CLR:inst\|inst\" for clock \"uIR5\" (Hold time is 1.425 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.713 ns + Largest " "Info: + Largest clock skew is 5.713 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR5 destination 10.541 ns + Longest register " "Info: + Longest clock path from clock \"uIR5\" to destination register is 10.541 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR5 1 CLK PIN_96 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 6; CLK Node = 'uIR5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR5 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1776 1216 1384 -1760 "uIR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.654 ns) + CELL(0.202 ns) 3.840 ns inst16 2 COMB LCCOMB_X7_Y9_N12 8 " "Info: 2: + IC(2.654 ns) + CELL(0.202 ns) = 3.840 ns; Loc. = LCCOMB_X7_Y9_N12; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.856 ns" { uIR5 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.970 ns) 5.132 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2 3 REG LCFF_X7_Y9_N9 15 " "Info: 3: + IC(0.322 ns) + CELL(0.970 ns) = 5.132 ns; Loc. = LCFF_X7_Y9_N9; Fanout = 15; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 328 392 456 408 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.836 ns) + CELL(0.499 ns) 6.467 ns register_4x:inst8\|inst9 4 COMB LCCOMB_X7_Y9_N0 1 " "Info: 4: + IC(0.836 ns) + CELL(0.499 ns) = 6.467 ns; Loc. = LCCOMB_X7_Y9_N0; Fanout = 1; COMB Node = 'register_4x:inst8\|inst9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.335 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst9 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 424 856 920 472 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.534 ns) + CELL(0.000 ns) 9.001 ns register_4x:inst8\|inst9~clkctrl 5 COMB CLKCTRL_G6 8 " "Info: 5: + IC(2.534 ns) + CELL(0.000 ns) = 9.001 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'register_4x:inst8\|inst9~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.534 ns" { register_4x:inst8|inst9 register_4x:inst8|inst9~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 424 856 920 472 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.874 ns) + CELL(0.666 ns) 10.541 ns register_4x:inst8\|register-8_with_CLR:R1\|register-4_with_CLR:inst\|inst 6 REG LCFF_X6_Y9_N23 1 " "Info: 6: + IC(0.874 ns) + CELL(0.666 ns) = 10.541 ns; Loc. = LCFF_X6_Y9_N23; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R1\|register-4_with_CLR:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { register_4x:inst8|inst9~clkctrl register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.321 ns ( 31.51 % ) " "Info: Total cell delay = 3.321 ns ( 31.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.220 ns ( 68.49 % ) " "Info: Total interconnect delay = 7.220 ns ( 68.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.541 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst9 register_4x:inst8|inst9~clkctrl register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.541 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst9 {} register_4x:inst8|inst9~clkctrl {} register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 2.654ns 0.322ns 0.836ns 2.534ns 0.874ns } { 0.000ns 0.984ns 0.202ns 0.970ns 0.499ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR5 source 4.828 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR5\" to source register is 4.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR5 1 CLK PIN_96 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 6; CLK Node = 'uIR5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR5 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1776 1216 1384 -1760 "uIR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.654 ns) + CELL(0.202 ns) 3.840 ns inst16 2 COMB LCCOMB_X7_Y9_N12 8 " "Info: 2: + IC(2.654 ns) + CELL(0.202 ns) = 3.840 ns; Loc. = LCCOMB_X7_Y9_N12; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.856 ns" { uIR5 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.666 ns) 4.828 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 3 REG LCFF_X7_Y9_N3 19 " "Info: 3: + IC(0.322 ns) + CELL(0.666 ns) = 4.828 ns; Loc. = LCFF_X7_Y9_N3; Fanout = 19; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.988 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.852 ns ( 38.36 % ) " "Info: Total cell delay = 1.852 ns ( 38.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.976 ns ( 61.64 % ) " "Info: Total interconnect delay = 2.976 ns ( 61.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.828 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.828 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.654ns 0.322ns } { 0.000ns 0.984ns 0.202ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.541 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst9 register_4x:inst8|inst9~clkctrl register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.541 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst9 {} register_4x:inst8|inst9~clkctrl {} register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 2.654ns 0.322ns 0.836ns 2.534ns 0.874ns } { 0.000ns 0.984ns 0.202ns 0.970ns 0.499ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.828 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.828 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.654ns 0.322ns } { 0.000ns 0.984ns 0.202ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.290 ns - Shortest register register " "Info: - Shortest register to register delay is 4.290 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X7_Y9_N3 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y9_N3; Fanout = 19; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.650 ns) 1.476 ns mux2-8:B_sclector\|inst18~129 2 COMB LCCOMB_X6_Y9_N10 1 " "Info: 2: + IC(0.826 ns) + CELL(0.650 ns) = 1.476 ns; Loc. = LCCOMB_X6_Y9_N10; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst18~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst18~129 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 648 408 472 696 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 2.043 ns mux2-8:B_sclector\|inst18~130 3 COMB LCCOMB_X6_Y9_N20 2 " "Info: 3: + IC(0.361 ns) + CELL(0.206 ns) = 2.043 ns; Loc. = LCCOMB_X6_Y9_N20; Fanout = 2; COMB Node = 'mux2-8:B_sclector\|inst18~130'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { mux2-8:B_sclector|inst18~129 mux2-8:B_sclector|inst18~130 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 648 408 472 696 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.370 ns) 2.805 ns ALU_parallel_8b:inst4\|74181:inst\|52~256 4 COMB LCCOMB_X6_Y9_N24 4 " "Info: 4: + IC(0.392 ns) + CELL(0.370 ns) = 2.805 ns; Loc. = LCCOMB_X6_Y9_N24; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|52~256'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.762 ns" { mux2-8:B_sclector|inst18~130 ALU_parallel_8b:inst4|74181:inst|52~256 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 216 504 568 256 "52" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.401 ns) + CELL(0.370 ns) 3.576 ns ALU_parallel_8b:inst4\|74181:inst\|77 5 COMB LCCOMB_X6_Y9_N28 9 " "Info: 5: + IC(0.401 ns) + CELL(0.370 ns) = 3.576 ns; Loc. = LCCOMB_X6_Y9_N28; Fanout = 9; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.771 ns" { ALU_parallel_8b:inst4|74181:inst|52~256 ALU_parallel_8b:inst4|74181:inst|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.202 ns) 4.182 ns register_4x:inst8\|register-8_with_CLR:R1\|register-4_with_CLR:inst\|inst~2 6 COMB LCCOMB_X6_Y9_N22 1 " "Info: 6: + IC(0.404 ns) + CELL(0.202 ns) = 4.182 ns; Loc. = LCCOMB_X6_Y9_N22; Fanout = 1; COMB Node = 'register_4x:inst8\|register-8_with_CLR:R1\|register-4_with_CLR:inst\|inst~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.606 ns" { ALU_parallel_8b:inst4|74181:inst|77 register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst|inst~2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.290 ns register_4x:inst8\|register-8_with_CLR:R1\|register-4_with_CLR:inst\|inst 7 REG LCFF_X6_Y9_N23 1 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 4.290 ns; Loc. = LCFF_X6_Y9_N23; Fanout = 1; REG Node = 'register_4x:inst8\|register-8_with_CLR:R1\|register-4_with_CLR:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst|inst~2 register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.906 ns ( 44.43 % ) " "Info: Total cell delay = 1.906 ns ( 44.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.384 ns ( 55.57 % ) " "Info: Total interconnect delay = 2.384 ns ( 55.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.290 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst18~129 mux2-8:B_sclector|inst18~130 ALU_parallel_8b:inst4|74181:inst|52~256 ALU_parallel_8b:inst4|74181:inst|77 register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst|inst~2 register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.290 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst18~129 {} mux2-8:B_sclector|inst18~130 {} ALU_parallel_8b:inst4|74181:inst|52~256 {} ALU_parallel_8b:inst4|74181:inst|77 {} register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst|inst~2 {} register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst|inst {} } { 0.000ns 0.826ns 0.361ns 0.392ns 0.401ns 0.404ns 0.000ns } { 0.000ns 0.650ns 0.206ns 0.370ns 0.370ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.541 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 register_4x:inst8|inst9 register_4x:inst8|inst9~clkctrl register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.541 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst2 {} register_4x:inst8|inst9 {} register_4x:inst8|inst9~clkctrl {} register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst|inst {} } { 0.000ns 0.000ns 2.654ns 0.322ns 0.836ns 2.534ns 0.874ns } { 0.000ns 0.984ns 0.202ns 0.970ns 0.499ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.828 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.828 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.654ns 0.322ns } { 0.000ns 0.984ns 0.202ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.290 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst18~129 mux2-8:B_sclector|inst18~130 ALU_parallel_8b:inst4|74181:inst|52~256 ALU_parallel_8b:inst4|74181:inst|77 register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst|inst~2 register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.290 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst18~129 {} mux2-8:B_sclector|inst18~130 {} ALU_parallel_8b:inst4|74181:inst|52~256 {} ALU_parallel_8b:inst4|74181:inst|77 {} register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst|inst~2 {} register_4x:inst8|register-8_with_CLR:R1|register-4_with_CLR:inst|inst {} } { 0.000ns 0.826ns 0.361ns 0.392ns 0.401ns 0.404ns 0.000ns } { 0.000ns 0.650ns 0.206ns 0.370ns 0.370ns 0.202ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst A_PC uIR5 11.266 ns register " "Info: tsu for register \"register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst\" (data pin = \"A_PC\", clock pin = \"uIR5\") is 11.266 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.134 ns + Longest pin register " "Info: + Longest pin to register delay is 16.134 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns A_PC 1 PIN PIN_108 8 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_108; Fanout = 8; PIN Node = 'A_PC'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { A_PC } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -288 -88 80 -272 "A_PC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.009 ns) + CELL(0.650 ns) 8.664 ns ALU_parallel_8b:inst4\|74181:inst1\|44~118 2 COMB LCCOMB_X26_Y14_N14 2 " "Info: 2: + IC(7.009 ns) + CELL(0.650 ns) = 8.664 ns; Loc. = LCCOMB_X26_Y14_N14; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|44~118'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.659 ns" { A_PC ALU_parallel_8b:inst4|74181:inst1|44~118 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 856 504 568 896 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.706 ns) + CELL(0.370 ns) 11.740 ns ALU_parallel_8b:inst4\|74181:inst1\|47~256 3 COMB LCCOMB_X12_Y9_N8 3 " "Info: 3: + IC(2.706 ns) + CELL(0.370 ns) = 11.740 ns; Loc. = LCCOMB_X12_Y9_N8; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|47~256'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.076 ns" { ALU_parallel_8b:inst4|74181:inst1|44~118 ALU_parallel_8b:inst4|74181:inst1|47~256 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 736 504 568 776 "47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.370 ns) 12.496 ns ALU_parallel_8b:inst4\|74181:inst1\|74~45 4 COMB LCCOMB_X12_Y9_N4 2 " "Info: 4: + IC(0.386 ns) + CELL(0.370 ns) = 12.496 ns; Loc. = LCCOMB_X12_Y9_N4; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|74~45'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { ALU_parallel_8b:inst4|74181:inst1|47~256 ALU_parallel_8b:inst4|74181:inst1|74~45 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.068 ns) + CELL(0.623 ns) 14.187 ns ALU_parallel_8b:inst4\|74181:inst1\|77~16 5 COMB LCCOMB_X10_Y9_N28 1 " "Info: 5: + IC(1.068 ns) + CELL(0.623 ns) = 14.187 ns; Loc. = LCCOMB_X10_Y9_N28; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.691 ns" { ALU_parallel_8b:inst4|74181:inst1|74~45 ALU_parallel_8b:inst4|74181:inst1|77~16 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 14.758 ns ALU_parallel_8b:inst4\|74181:inst1\|77~17 6 COMB LCCOMB_X10_Y9_N14 9 " "Info: 6: + IC(0.365 ns) + CELL(0.206 ns) = 14.758 ns; Loc. = LCCOMB_X10_Y9_N14; Fanout = 9; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|77~17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.202 ns) 16.026 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst~2 7 COMB LCCOMB_X7_Y9_N16 1 " "Info: 7: + IC(1.066 ns) + CELL(0.202 ns) = 16.026 ns; Loc. = LCCOMB_X7_Y9_N16; Fanout = 1; COMB Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { ALU_parallel_8b:inst4|74181:inst1|77~17 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 16.134 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst 8 REG LCFF_X7_Y9_N17 2 " "Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 16.134 ns; Loc. = LCFF_X7_Y9_N17; Fanout = 2; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.534 ns ( 21.90 % ) " "Info: Total cell delay = 3.534 ns ( 21.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.600 ns ( 78.10 % ) " "Info: Total interconnect delay = 12.600 ns ( 78.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.134 ns" { A_PC ALU_parallel_8b:inst4|74181:inst1|44~118 ALU_parallel_8b:inst4|74181:inst1|47~256 ALU_parallel_8b:inst4|74181:inst1|74~45 ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.134 ns" { A_PC {} A_PC~combout {} ALU_parallel_8b:inst4|74181:inst1|44~118 {} ALU_parallel_8b:inst4|74181:inst1|47~256 {} ALU_parallel_8b:inst4|74181:inst1|74~45 {} ALU_parallel_8b:inst4|74181:inst1|77~16 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 7.009ns 2.706ns 0.386ns 1.068ns 0.365ns 1.066ns 0.000ns } { 0.000ns 1.005ns 0.650ns 0.370ns 0.370ns 0.623ns 0.206ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR5 destination 4.828 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR5\" to destination register is 4.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR5 1 CLK PIN_96 6 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 6; CLK Node = 'uIR5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR5 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1776 1216 1384 -1760 "uIR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.654 ns) + CELL(0.202 ns) 3.840 ns inst16 2 COMB LCCOMB_X7_Y9_N12 8 " "Info: 2: + IC(2.654 ns) + CELL(0.202 ns) = 3.840 ns; Loc. = LCCOMB_X7_Y9_N12; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.856 ns" { uIR5 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.666 ns) 4.828 ns register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst 3 REG LCFF_X7_Y9_N17 2 " "Info: 3: + IC(0.322 ns) + CELL(0.666 ns) = 4.828 ns; Loc. = LCFF_X7_Y9_N17; Fanout = 2; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.988 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 88 392 456 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.852 ns ( 38.36 % ) " "Info: Total cell delay = 1.852 ns ( 38.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.976 ns ( 61.64 % ) " "Info: Total interconnect delay = 2.976 ns ( 61.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.828 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.828 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.654ns 0.322ns } { 0.000ns 0.984ns 0.202ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.134 ns" { A_PC ALU_parallel_8b:inst4|74181:inst1|44~118 ALU_parallel_8b:inst4|74181:inst1|47~256 ALU_parallel_8b:inst4|74181:inst1|74~45 ALU_parallel_8b:inst4|74181:inst1|77~16 ALU_parallel_8b:inst4|74181:inst1|77~17 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.134 ns" { A_PC {} A_PC~combout {} ALU_parallel_8b:inst4|74181:inst1|44~118 {} ALU_parallel_8b:inst4|74181:inst1|47~256 {} ALU_parallel_8b:inst4|74181:inst1|74~45 {} ALU_parallel_8b:inst4|74181:inst1|77~16 {} ALU_parallel_8b:inst4|74181:inst1|77~17 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst~2 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 7.009ns 2.706ns 0.386ns 1.068ns 0.365ns 1.066ns 0.000ns } { 0.000ns 1.005ns 0.650ns 0.370ns 0.370ns 0.623ns 0.206ns 0.202ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.828 ns" { uIR5 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.828 ns" { uIR5 {} uIR5~combout {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst2|inst {} } { 0.000ns 0.000ns 2.654ns 0.322ns } { 0.000ns 0.984ns 0.202ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLR LR14 register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 32.387 ns register " "Info: tco from clock \"CLR\" to destination pin \"LR14\" through register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3\" is 32.387 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR source 15.392 ns + Longest register " "Info: + Longest clock path from clock \"CLR\" to source register is 15.392 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 67 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 67; CLK Node = 'CLR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1432 -776 -608 -1416 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.503 ns) + CELL(0.370 ns) 3.877 ns start_stop_selection:inst22\|inst24~head_lut 2 COMB LCCOMB_X26_Y14_N26 1 " "Info: 2: + IC(2.503 ns) + CELL(0.370 ns) = 3.877 ns; Loc. = LCCOMB_X26_Y14_N26; Fanout = 1; COMB Node = 'start_stop_selection:inst22\|inst24~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.873 ns" { CLR start_stop_selection:inst22|inst24~head_lut } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.624 ns) 4.872 ns start_stop_selection:inst22\|inst31 3 COMB LCCOMB_X26_Y14_N16 2 " "Info: 3: + IC(0.371 ns) + CELL(0.624 ns) = 4.872 ns; Loc. = LCCOMB_X26_Y14_N16; Fanout = 2; COMB Node = 'start_stop_selection:inst22\|inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { start_stop_selection:inst22|inst24~head_lut start_stop_selection:inst22|inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.527 ns) + CELL(0.624 ns) 8.023 ns start_stop_selection:inst22\|inst3 4 COMB LCCOMB_X7_Y9_N18 9 " "Info: 4: + IC(2.527 ns) + CELL(0.624 ns) = 8.023 ns; Loc. = LCCOMB_X7_Y9_N18; Fanout = 9; COMB Node = 'start_stop_selection:inst22\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.151 ns" { start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.616 ns) 9.069 ns inst16 5 COMB LCCOMB_X7_Y9_N12 8 " "Info: 5: + IC(0.430 ns) + CELL(0.616 ns) = 9.069 ns; Loc. = LCCOMB_X7_Y9_N12; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.046 ns" { start_stop_selection:inst22|inst3 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.970 ns) 10.361 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 6 REG LCFF_X7_Y9_N3 19 " "Info: 6: + IC(0.322 ns) + CELL(0.970 ns) = 10.361 ns; Loc. = LCFF_X7_Y9_N3; Fanout = 19; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.624 ns) 11.484 ns register_4x:inst8\|inst5~28 7 COMB LCCOMB_X7_Y9_N4 1 " "Info: 7: + IC(0.499 ns) + CELL(0.624 ns) = 11.484 ns; Loc. = LCCOMB_X7_Y9_N4; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.123 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.577 ns) 12.449 ns register_4x:inst8\|inst5 8 COMB LCCOMB_X7_Y9_N22 1 " "Info: 8: + IC(0.388 ns) + CELL(0.577 ns) = 12.449 ns; Loc. = LCCOMB_X7_Y9_N22; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.965 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.000 ns) 13.858 ns register_4x:inst8\|inst5~clkctrl 9 COMB CLKCTRL_G2 8 " "Info: 9: + IC(1.409 ns) + CELL(0.000 ns) = 13.858 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.409 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.868 ns) + CELL(0.666 ns) 15.392 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 10 REG LCFF_X9_Y10_N25 3 " "Info: 10: + IC(0.868 ns) + CELL(0.666 ns) = 15.392 ns; Loc. = LCFF_X9_Y10_N25; Fanout = 3; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.075 ns ( 39.47 % ) " "Info: Total cell delay = 6.075 ns ( 39.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.317 ns ( 60.53 % ) " "Info: Total interconnect delay = 9.317 ns ( 60.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.392 ns" { CLR start_stop_selection:inst22|inst24~head_lut start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.392 ns" { CLR {} CLR~combout {} start_stop_selection:inst22|inst24~head_lut {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.503ns 0.371ns 2.527ns 0.430ns 0.322ns 0.499ns 0.388ns 1.409ns 0.868ns } { 0.000ns 1.004ns 0.370ns 0.624ns 0.624ns 0.616ns 0.970ns 0.624ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.691 ns + Longest register pin " "Info: + Longest register to pin delay is 16.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 1 REG LCFF_X9_Y10_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y10_N25; Fanout = 3; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.370 ns) 1.860 ns mux2-8:B_sclector\|inst25~126 2 COMB LCCOMB_X7_Y9_N28 1 " "Info: 2: + IC(1.490 ns) + CELL(0.370 ns) = 1.860 ns; Loc. = LCCOMB_X7_Y9_N28; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~126'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.860 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.206 ns) 2.420 ns mux2-8:B_sclector\|inst25~127 3 COMB LCCOMB_X7_Y9_N6 1 " "Info: 3: + IC(0.354 ns) + CELL(0.206 ns) = 2.420 ns; Loc. = LCCOMB_X7_Y9_N6; Fanout = 1; COMB Node = 'mux2-8:B_sclector\|inst25~127'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.560 ns" { mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.406 ns) + CELL(0.206 ns) 4.032 ns mux2-8:B_sclector\|inst25~128 4 COMB LCCOMB_X9_Y10_N12 2 " "Info: 4: + IC(1.406 ns) + CELL(0.206 ns) = 4.032 ns; Loc. = LCCOMB_X9_Y10_N12; Fanout = 2; COMB Node = 'mux2-8:B_sclector\|inst25~128'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.612 ns" { mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 1056 408 472 1104 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.206 ns) 4.619 ns ALU_parallel_8b:inst4\|74181:inst\|46~256 5 COMB LCCOMB_X9_Y10_N16 3 " "Info: 5: + IC(0.381 ns) + CELL(0.206 ns) = 4.619 ns; Loc. = LCCOMB_X9_Y10_N16; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|46~256'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|46~256 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(0.370 ns) 6.104 ns ALU_parallel_8b:inst4\|74181:inst\|75~26 6 COMB LCCOMB_X10_Y9_N18 2 " "Info: 6: + IC(1.115 ns) + CELL(0.370 ns) = 6.104 ns; Loc. = LCCOMB_X10_Y9_N18; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|75~26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { ALU_parallel_8b:inst4|74181:inst|46~256 ALU_parallel_8b:inst4|74181:inst|75~26 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.206 ns) 6.690 ns ALU_parallel_8b:inst4\|74181:inst\|74~46 7 COMB LCCOMB_X10_Y9_N12 4 " "Info: 7: + IC(0.380 ns) + CELL(0.206 ns) = 6.690 ns; Loc. = LCCOMB_X10_Y9_N12; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|74~46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.206 ns) 7.278 ns ALU_parallel_8b:inst4\|74181:inst1\|69~3 8 COMB LCCOMB_X10_Y9_N2 3 " "Info: 8: + IC(0.382 ns) + CELL(0.206 ns) = 7.278 ns; Loc. = LCCOMB_X10_Y9_N2; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|69~3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.206 ns) 8.536 ns ALU_parallel_8b:inst4\|74181:inst1\|82~170 9 COMB LCCOMB_X12_Y9_N6 1 " "Info: 9: + IC(1.052 ns) + CELL(0.206 ns) = 8.536 ns; Loc. = LCCOMB_X12_Y9_N6; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|82~170'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|82~170 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 9.115 ns ALU_parallel_8b:inst4\|74181:inst1\|82~171 10 COMB LCCOMB_X12_Y9_N0 9 " "Info: 10: + IC(0.373 ns) + CELL(0.206 ns) = 9.115 ns; Loc. = LCCOMB_X12_Y9_N0; Fanout = 9; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|82~171'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { ALU_parallel_8b:inst4|74181:inst1|82~170 ALU_parallel_8b:inst4|74181:inst1|82~171 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.290 ns) + CELL(3.286 ns) 16.691 ns LR14 11 PIN PIN_164 0 " "Info: 11: + IC(4.290 ns) + CELL(3.286 ns) = 16.691 ns; Loc. = PIN_164; Fanout = 0; PIN Node = 'LR14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.576 ns" { ALU_parallel_8b:inst4|74181:inst1|82~171 LR14 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1016 1072 1248 -1000 "LR14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.468 ns ( 32.76 % ) " "Info: Total cell delay = 5.468 ns ( 32.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.223 ns ( 67.24 % ) " "Info: Total interconnect delay = 11.223 ns ( 67.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.691 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|46~256 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|82~170 ALU_parallel_8b:inst4|74181:inst1|82~171 LR14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.691 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~126 {} mux2-8:B_sclector|inst25~127 {} mux2-8:B_sclector|inst25~128 {} ALU_parallel_8b:inst4|74181:inst|46~256 {} ALU_parallel_8b:inst4|74181:inst|75~26 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74181:inst1|69~3 {} ALU_parallel_8b:inst4|74181:inst1|82~170 {} ALU_parallel_8b:inst4|74181:inst1|82~171 {} LR14 {} } { 0.000ns 1.490ns 0.354ns 1.406ns 0.381ns 1.115ns 0.380ns 0.382ns 1.052ns 0.373ns 4.290ns } { 0.000ns 0.370ns 0.206ns 0.206ns 0.206ns 0.370ns 0.206ns 0.206ns 0.206ns 0.206ns 3.286ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.392 ns" { CLR start_stop_selection:inst22|inst24~head_lut start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.392 ns" { CLR {} CLR~combout {} start_stop_selection:inst22|inst24~head_lut {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.503ns 0.371ns 2.527ns 0.430ns 0.322ns 0.499ns 0.388ns 1.409ns 0.868ns } { 0.000ns 1.004ns 0.370ns 0.624ns 0.624ns 0.616ns 0.970ns 0.624ns 0.577ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.691 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 mux2-8:B_sclector|inst25~126 mux2-8:B_sclector|inst25~127 mux2-8:B_sclector|inst25~128 ALU_parallel_8b:inst4|74181:inst|46~256 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|82~170 ALU_parallel_8b:inst4|74181:inst1|82~171 LR14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.691 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} mux2-8:B_sclector|inst25~126 {} mux2-8:B_sclector|inst25~127 {} mux2-8:B_sclector|inst25~128 {} ALU_parallel_8b:inst4|74181:inst|46~256 {} ALU_parallel_8b:inst4|74181:inst|75~26 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74181:inst1|69~3 {} ALU_parallel_8b:inst4|74181:inst1|82~170 {} ALU_parallel_8b:inst4|74181:inst1|82~171 {} LR14 {} } { 0.000ns 1.490ns 0.354ns 1.406ns 0.381ns 1.115ns 0.380ns 0.382ns 1.052ns 0.373ns 4.290ns } { 0.000ns 0.370ns 0.206ns 0.206ns 0.206ns 0.370ns 0.206ns 0.206ns 0.206ns 0.206ns 3.286ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "B_R LR14 22.929 ns Longest " "Info: Longest tpd from source pin \"B_R\" to destination pin \"LR14\" is 22.929 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns B_R 1 PIN PIN_106 8 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 8; PIN Node = 'B_R'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_R } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -112 -88 80 -96 "B_R" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(8.290 ns) + CELL(0.615 ns) 9.920 ns mux2-8:B_sclector\|inst24~128 2 COMB LCCOMB_X9_Y10_N4 2 " "Info: 2: + IC(8.290 ns) + CELL(0.615 ns) = 9.920 ns; Loc. = LCCOMB_X9_Y10_N4; Fanout = 2; COMB Node = 'mux2-8:B_sclector\|inst24~128'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.905 ns" { B_R mux2-8:B_sclector|inst24~128 } "NODE_NAME" } } { "mux2-8.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/mux2-8.bdf" { { 920 408 472 968 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.370 ns) 10.678 ns ALU_parallel_8b:inst4\|74181:inst\|47~256 3 COMB LCCOMB_X9_Y10_N8 2 " "Info: 3: + IC(0.388 ns) + CELL(0.370 ns) = 10.678 ns; Loc. = LCCOMB_X9_Y10_N8; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|47~256'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.758 ns" { mux2-8:B_sclector|inst24~128 ALU_parallel_8b:inst4|74181:inst|47~256 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 736 504 568 776 "47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.537 ns) 12.342 ns ALU_parallel_8b:inst4\|74181:inst\|75~26 4 COMB LCCOMB_X10_Y9_N18 2 " "Info: 4: + IC(1.127 ns) + CELL(0.537 ns) = 12.342 ns; Loc. = LCCOMB_X10_Y9_N18; Fanout = 2; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|75~26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.664 ns" { ALU_parallel_8b:inst4|74181:inst|47~256 ALU_parallel_8b:inst4|74181:inst|75~26 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.206 ns) 12.928 ns ALU_parallel_8b:inst4\|74181:inst\|74~46 5 COMB LCCOMB_X10_Y9_N12 4 " "Info: 5: + IC(0.380 ns) + CELL(0.206 ns) = 12.928 ns; Loc. = LCCOMB_X10_Y9_N12; Fanout = 4; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|74~46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.206 ns) 13.516 ns ALU_parallel_8b:inst4\|74181:inst1\|69~3 6 COMB LCCOMB_X10_Y9_N2 3 " "Info: 6: + IC(0.382 ns) + CELL(0.206 ns) = 13.516 ns; Loc. = LCCOMB_X10_Y9_N2; Fanout = 3; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|69~3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.206 ns) 14.774 ns ALU_parallel_8b:inst4\|74181:inst1\|82~170 7 COMB LCCOMB_X12_Y9_N6 1 " "Info: 7: + IC(1.052 ns) + CELL(0.206 ns) = 14.774 ns; Loc. = LCCOMB_X12_Y9_N6; Fanout = 1; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|82~170'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|82~170 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 15.353 ns ALU_parallel_8b:inst4\|74181:inst1\|82~171 8 COMB LCCOMB_X12_Y9_N0 9 " "Info: 8: + IC(0.373 ns) + CELL(0.206 ns) = 15.353 ns; Loc. = LCCOMB_X12_Y9_N0; Fanout = 9; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst1\|82~171'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { ALU_parallel_8b:inst4|74181:inst1|82~170 ALU_parallel_8b:inst4|74181:inst1|82~171 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.290 ns) + CELL(3.286 ns) 22.929 ns LR14 9 PIN PIN_164 0 " "Info: 9: + IC(4.290 ns) + CELL(3.286 ns) = 22.929 ns; Loc. = PIN_164; Fanout = 0; PIN Node = 'LR14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.576 ns" { ALU_parallel_8b:inst4|74181:inst1|82~171 LR14 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1016 1072 1248 -1000 "LR14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.647 ns ( 28.99 % ) " "Info: Total cell delay = 6.647 ns ( 28.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "16.282 ns ( 71.01 % ) " "Info: Total interconnect delay = 16.282 ns ( 71.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "22.929 ns" { B_R mux2-8:B_sclector|inst24~128 ALU_parallel_8b:inst4|74181:inst|47~256 ALU_parallel_8b:inst4|74181:inst|75~26 ALU_parallel_8b:inst4|74181:inst|74~46 ALU_parallel_8b:inst4|74181:inst1|69~3 ALU_parallel_8b:inst4|74181:inst1|82~170 ALU_parallel_8b:inst4|74181:inst1|82~171 LR14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "22.929 ns" { B_R {} B_R~combout {} mux2-8:B_sclector|inst24~128 {} ALU_parallel_8b:inst4|74181:inst|47~256 {} ALU_parallel_8b:inst4|74181:inst|75~26 {} ALU_parallel_8b:inst4|74181:inst|74~46 {} ALU_parallel_8b:inst4|74181:inst1|69~3 {} ALU_parallel_8b:inst4|74181:inst1|82~170 {} ALU_parallel_8b:inst4|74181:inst1|82~171 {} LR14 {} } { 0.000ns 0.000ns 8.290ns 0.388ns 1.127ns 0.380ns 0.382ns 1.052ns 0.373ns 4.290ns } { 0.000ns 1.015ns 0.615ns 0.370ns 0.537ns 0.206ns 0.206ns 0.206ns 0.206ns 3.286ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 C0 CLR 6.083 ns register " "Info: th for register \"register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3\" (data pin = \"C0\", clock pin = \"CLR\") is 6.083 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR destination 15.392 ns + Longest register " "Info: + Longest clock path from clock \"CLR\" to destination register is 15.392 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns CLR 1 CLK PIN_206 67 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_206; Fanout = 67; CLK Node = 'CLR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1432 -776 -608 -1416 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.503 ns) + CELL(0.370 ns) 3.877 ns start_stop_selection:inst22\|inst24~head_lut 2 COMB LCCOMB_X26_Y14_N26 1 " "Info: 2: + IC(2.503 ns) + CELL(0.370 ns) = 3.877 ns; Loc. = LCCOMB_X26_Y14_N26; Fanout = 1; COMB Node = 'start_stop_selection:inst22\|inst24~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.873 ns" { CLR start_stop_selection:inst22|inst24~head_lut } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 232 424 488 312 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.624 ns) 4.872 ns start_stop_selection:inst22\|inst31 3 COMB LCCOMB_X26_Y14_N16 2 " "Info: 3: + IC(0.371 ns) + CELL(0.624 ns) = 4.872 ns; Loc. = LCCOMB_X26_Y14_N16; Fanout = 2; COMB Node = 'start_stop_selection:inst22\|inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { start_stop_selection:inst22|inst24~head_lut start_stop_selection:inst22|inst31 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 224 640 704 272 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.527 ns) + CELL(0.624 ns) 8.023 ns start_stop_selection:inst22\|inst3 4 COMB LCCOMB_X7_Y9_N18 9 " "Info: 4: + IC(2.527 ns) + CELL(0.624 ns) = 8.023 ns; Loc. = LCCOMB_X7_Y9_N18; Fanout = 9; COMB Node = 'start_stop_selection:inst22\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.151 ns" { start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 } "NODE_NAME" } } { "start_stop_selection.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/start_stop_selection.bdf" { { 288 832 896 336 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.616 ns) 9.069 ns inst16 5 COMB LCCOMB_X7_Y9_N12 8 " "Info: 5: + IC(0.430 ns) + CELL(0.616 ns) = 9.069 ns; Loc. = LCCOMB_X7_Y9_N12; Fanout = 8; COMB Node = 'inst16'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.046 ns" { start_stop_selection:inst22|inst3 inst16 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -1384 2080 2128 -1320 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.970 ns) 10.361 ns register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3 6 REG LCFF_X7_Y9_N3 19 " "Info: 6: + IC(0.322 ns) + CELL(0.970 ns) = 10.361 ns; Loc. = LCFF_X7_Y9_N3; Fanout = 19; REG Node = 'register-8_with_CLR:IR\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.624 ns) 11.484 ns register_4x:inst8\|inst5~28 7 COMB LCCOMB_X7_Y9_N4 1 " "Info: 7: + IC(0.499 ns) + CELL(0.624 ns) = 11.484 ns; Loc. = LCCOMB_X7_Y9_N4; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5~28'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.123 ns" { register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.577 ns) 12.449 ns register_4x:inst8\|inst5 8 COMB LCCOMB_X7_Y9_N22 1 " "Info: 8: + IC(0.388 ns) + CELL(0.577 ns) = 12.449 ns; Loc. = LCCOMB_X7_Y9_N22; Fanout = 1; COMB Node = 'register_4x:inst8\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.965 ns" { register_4x:inst8|inst5~28 register_4x:inst8|inst5 } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.000 ns) 13.858 ns register_4x:inst8\|inst5~clkctrl 9 COMB CLKCTRL_G2 8 " "Info: 9: + IC(1.409 ns) + CELL(0.000 ns) = 13.858 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'register_4x:inst8\|inst5~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.409 ns" { register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl } "NODE_NAME" } } { "register_4x.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register_4x.bdf" { { 296 952 1016 344 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.868 ns) + CELL(0.666 ns) 15.392 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 10 REG LCFF_X9_Y10_N25 3 " "Info: 10: + IC(0.868 ns) + CELL(0.666 ns) = 15.392 ns; Loc. = LCFF_X9_Y10_N25; Fanout = 3; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.075 ns ( 39.47 % ) " "Info: Total cell delay = 6.075 ns ( 39.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.317 ns ( 60.53 % ) " "Info: Total interconnect delay = 9.317 ns ( 60.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.392 ns" { CLR start_stop_selection:inst22|inst24~head_lut start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.392 ns" { CLR {} CLR~combout {} start_stop_selection:inst22|inst24~head_lut {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.503ns 0.371ns 2.527ns 0.430ns 0.322ns 0.499ns 0.388ns 1.409ns 0.868ns } { 0.000ns 1.004ns 0.370ns 0.624ns 0.624ns 0.616ns 0.970ns 0.624ns 0.577ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.615 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.615 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns C0 1 PIN PIN_117 3 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_117; Fanout = 3; PIN Node = 'C0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { C0 } "NODE_NAME" } } { "machine_v1.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/machine_v1.bdf" { { -808 408 576 -792 "C0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.296 ns) + CELL(0.623 ns) 8.914 ns ALU_parallel_8b:inst4\|74181:inst\|80~23 2 COMB LCCOMB_X9_Y10_N28 9 " "Info: 2: + IC(7.296 ns) + CELL(0.623 ns) = 8.914 ns; Loc. = LCCOMB_X9_Y10_N28; Fanout = 9; COMB Node = 'ALU_parallel_8b:inst4\|74181:inst\|80~23'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.919 ns" { C0 ALU_parallel_8b:inst4|74181:inst|80~23 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.202 ns) 9.507 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3~2 3 COMB LCCOMB_X9_Y10_N24 1 " "Info: 3: + IC(0.391 ns) + CELL(0.202 ns) = 9.507 ns; Loc. = LCCOMB_X9_Y10_N24; Fanout = 1; COMB Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.593 ns" { ALU_parallel_8b:inst4|74181:inst|80~23 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3~2 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.615 ns register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3 4 REG LCFF_X9_Y10_N25 3 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 9.615 ns; Loc. = LCFF_X9_Y10_N25; Fanout = 3; REG Node = 'register_4x:inst8\|register-8_with_CLR:R0\|register-4_with_CLR:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "register-4_with_CLR.bdf" "" { Schematic "G:/Project/machine_v5启停电路版/register-4_with_CLR.bdf" { { 448 392 456 528 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 20.05 % ) " "Info: Total cell delay = 1.928 ns ( 20.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.687 ns ( 79.95 % ) " "Info: Total interconnect delay = 7.687 ns ( 79.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.615 ns" { C0 ALU_parallel_8b:inst4|74181:inst|80~23 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.615 ns" { C0 {} C0~combout {} ALU_parallel_8b:inst4|74181:inst|80~23 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3~2 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 7.296ns 0.391ns 0.000ns } { 0.000ns 0.995ns 0.623ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.392 ns" { CLR start_stop_selection:inst22|inst24~head_lut start_stop_selection:inst22|inst31 start_stop_selection:inst22|inst3 inst16 register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 register_4x:inst8|inst5~28 register_4x:inst8|inst5 register_4x:inst8|inst5~clkctrl register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.392 ns" { CLR {} CLR~combout {} start_stop_selection:inst22|inst24~head_lut {} start_stop_selection:inst22|inst31 {} start_stop_selection:inst22|inst3 {} inst16 {} register-8_with_CLR:IR|register-4_with_CLR:inst|inst3 {} register_4x:inst8|inst5~28 {} register_4x:inst8|inst5 {} register_4x:inst8|inst5~clkctrl {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 2.503ns 0.371ns 2.527ns 0.430ns 0.322ns 0.499ns 0.388ns 1.409ns 0.868ns } { 0.000ns 1.004ns 0.370ns 0.624ns 0.624ns 0.616ns 0.970ns 0.624ns 0.577ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.615 ns" { C0 ALU_parallel_8b:inst4|74181:inst|80~23 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3~2 register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.615 ns" { C0 {} C0~combout {} ALU_parallel_8b:inst4|74181:inst|80~23 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3~2 {} register_4x:inst8|register-8_with_CLR:R0|register-4_with_CLR:inst|inst3 {} } { 0.000ns 0.000ns 7.296ns 0.391ns 0.000ns } { 0.000ns 0.995ns 0.623ns 0.202ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 11 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "163 " "Info: Peak virtual memory: 163 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 12 16:39:56 2024 " "Info: Processing ended: Sun May 12 16:39:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 31 s " "Info: Quartus II Full Compilation was successful. 0 errors, 31 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
