#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000120b810 .scope module, "mips_tb" "mips_tb" 2 2;
 .timescale -9 -12;
v00000000008f5a20_0 .var "clk", 0 0;
v00000000008f58e0_0 .net "salida", 0 0, L_00000000008f4ee0;  1 drivers
S_0000000000895250 .scope module, "mipsx" "mips" 2 7, 3 1 0, S_000000000120b810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "salida";
v00000000008f4d00_0 .net "AluOP_buffer2", 2 0, v00000000008f3070_0;  1 drivers
v00000000008f57a0_0 .net "Data1", 31 0, v00000000008f39d0_0;  1 drivers
v00000000008f5d40_0 .net "Data2", 31 0, v00000000008f3610_0;  1 drivers
v00000000008f5f20_0 .net "RegWrite_buffer2", 0 0, v00000000008f4260_0;  1 drivers
v00000000008f5ac0_0 .net "_writereg", 15 11, L_00000000008f4e40;  1 drivers
v00000000008f5660_0 .net "ban_alu", 31 0, v00000000008f3bb0_0;  1 drivers
v00000000008f5520_0 .net "buffer1", 31 0, v00000000008f3430_0;  1 drivers
v00000000008f43a0_0 .net "buffer2_aluco", 2 0, v00000000008f3f70_0;  1 drivers
v00000000008f41c0_0 .net "buffer2_ban", 0 0, v00000000008f3ed0_0;  1 drivers
v00000000008f4300_0 .net "clk", 0 0, v00000000008f5a20_0;  1 drivers
v00000000008f50c0_0 .net "coalu_alu", 3 0, v00000000008f5020_0;  1 drivers
v00000000008f4440_0 .net "data1_beffer2", 31 0, v0000000000872bf0_0;  1 drivers
v00000000008f4620_0 .net "data2_beffer2", 31 0, v000000000120b9a0_0;  1 drivers
v00000000008f4da0_0 .net "data_alucont", 5 0, v00000000008f37f0_0;  1 drivers
v00000000008f4c60_0 .net "func", 5 0, L_00000000008f5c00;  1 drivers
v00000000008f5840_0 .net "instr_buffer", 31 0, v00000000008f5980_0;  1 drivers
v00000000008f5e80_0 .net "opcode", 31 26, L_00000000008f5b60;  1 drivers
v00000000008f44e0_0 .net "pc_istruc", 31 0, v00000000008f4580_0;  1 drivers
v00000000008f5700_0 .net "read1", 25 21, L_00000000008f5ca0;  1 drivers
v00000000008f5de0_0 .net "read2", 20 16, L_00000000008f53e0;  1 drivers
v00000000008f46c0_0 .net "salida", 0 0, L_00000000008f4ee0;  alias, 1 drivers
v00000000008f4120_0 .net "writereg", 15 11, v00000000008f32f0_0;  1 drivers
L_00000000008f5b60 .part v00000000008f3430_0, 26, 6;
L_00000000008f5ca0 .part v00000000008f3430_0, 21, 5;
L_00000000008f53e0 .part v00000000008f3430_0, 16, 5;
L_00000000008f4e40 .part v00000000008f3430_0, 11, 5;
L_00000000008f5c00 .part v00000000008f3430_0, 0, 6;
L_00000000008f4ee0 .part v00000000008f3bb0_0, 0, 1;
S_00000000008953e0 .scope module, "Br" "BancoRegistros" 3 57, 4 1 0, S_0000000000895250;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ReadReg1";
    .port_info 1 /INPUT 5 "ReadReg2";
    .port_info 2 /INPUT 5 "WriteReg";
    .port_info 3 /INPUT 32 "WriteData";
    .port_info 4 /INPUT 1 "Regwrite";
    .port_info 5 /OUTPUT 32 "ReadData1";
    .port_info 6 /OUTPUT 32 "ReadData2";
v0000000000897f30 .array "AlmacenReg", 31 0, 31 0;
v0000000000872bf0_0 .var "ReadData1", 31 0;
v000000000120b9a0_0 .var "ReadData2", 31 0;
v0000000000873160_0 .net "ReadReg1", 4 0, L_00000000008f5ca0;  alias, 1 drivers
v0000000000895570_0 .net "ReadReg2", 4 0, L_00000000008f53e0;  alias, 1 drivers
v00000000008f3890_0 .net "Regwrite", 0 0, v00000000008f3ed0_0;  alias, 1 drivers
v00000000008f3d90_0 .net "WriteData", 31 0, v00000000008f3bb0_0;  alias, 1 drivers
v00000000008f3c50_0 .net "WriteReg", 4 0, v00000000008f32f0_0;  alias, 1 drivers
v0000000000897f30_0 .array/port v0000000000897f30, 0;
v0000000000897f30_1 .array/port v0000000000897f30, 1;
E_0000000000869f20/0 .event edge, v00000000008f3d90_0, v0000000000873160_0, v0000000000897f30_0, v0000000000897f30_1;
v0000000000897f30_2 .array/port v0000000000897f30, 2;
v0000000000897f30_3 .array/port v0000000000897f30, 3;
v0000000000897f30_4 .array/port v0000000000897f30, 4;
v0000000000897f30_5 .array/port v0000000000897f30, 5;
E_0000000000869f20/1 .event edge, v0000000000897f30_2, v0000000000897f30_3, v0000000000897f30_4, v0000000000897f30_5;
v0000000000897f30_6 .array/port v0000000000897f30, 6;
v0000000000897f30_7 .array/port v0000000000897f30, 7;
v0000000000897f30_8 .array/port v0000000000897f30, 8;
v0000000000897f30_9 .array/port v0000000000897f30, 9;
E_0000000000869f20/2 .event edge, v0000000000897f30_6, v0000000000897f30_7, v0000000000897f30_8, v0000000000897f30_9;
v0000000000897f30_10 .array/port v0000000000897f30, 10;
v0000000000897f30_11 .array/port v0000000000897f30, 11;
v0000000000897f30_12 .array/port v0000000000897f30, 12;
v0000000000897f30_13 .array/port v0000000000897f30, 13;
E_0000000000869f20/3 .event edge, v0000000000897f30_10, v0000000000897f30_11, v0000000000897f30_12, v0000000000897f30_13;
v0000000000897f30_14 .array/port v0000000000897f30, 14;
v0000000000897f30_15 .array/port v0000000000897f30, 15;
v0000000000897f30_16 .array/port v0000000000897f30, 16;
v0000000000897f30_17 .array/port v0000000000897f30, 17;
E_0000000000869f20/4 .event edge, v0000000000897f30_14, v0000000000897f30_15, v0000000000897f30_16, v0000000000897f30_17;
v0000000000897f30_18 .array/port v0000000000897f30, 18;
v0000000000897f30_19 .array/port v0000000000897f30, 19;
v0000000000897f30_20 .array/port v0000000000897f30, 20;
v0000000000897f30_21 .array/port v0000000000897f30, 21;
E_0000000000869f20/5 .event edge, v0000000000897f30_18, v0000000000897f30_19, v0000000000897f30_20, v0000000000897f30_21;
v0000000000897f30_22 .array/port v0000000000897f30, 22;
v0000000000897f30_23 .array/port v0000000000897f30, 23;
v0000000000897f30_24 .array/port v0000000000897f30, 24;
v0000000000897f30_25 .array/port v0000000000897f30, 25;
E_0000000000869f20/6 .event edge, v0000000000897f30_22, v0000000000897f30_23, v0000000000897f30_24, v0000000000897f30_25;
v0000000000897f30_26 .array/port v0000000000897f30, 26;
v0000000000897f30_27 .array/port v0000000000897f30, 27;
v0000000000897f30_28 .array/port v0000000000897f30, 28;
v0000000000897f30_29 .array/port v0000000000897f30, 29;
E_0000000000869f20/7 .event edge, v0000000000897f30_26, v0000000000897f30_27, v0000000000897f30_28, v0000000000897f30_29;
v0000000000897f30_30 .array/port v0000000000897f30, 30;
v0000000000897f30_31 .array/port v0000000000897f30, 31;
E_0000000000869f20/8 .event edge, v0000000000897f30_30, v0000000000897f30_31, v0000000000895570_0;
E_0000000000869f20 .event/or E_0000000000869f20/0, E_0000000000869f20/1, E_0000000000869f20/2, E_0000000000869f20/3, E_0000000000869f20/4, E_0000000000869f20/5, E_0000000000869f20/6, E_0000000000869f20/7, E_0000000000869f20/8;
S_00000000008933d0 .scope module, "alu1" "alu" 3 118, 5 1 0, S_0000000000895250;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Data1";
    .port_info 1 /INPUT 32 "Data2";
    .port_info 2 /INPUT 4 "selector";
    .port_info 3 /OUTPUT 32 "salida";
v00000000008f3750_0 .net "Data1", 31 0, v00000000008f39d0_0;  alias, 1 drivers
v00000000008f31b0_0 .net "Data2", 31 0, v00000000008f3610_0;  alias, 1 drivers
v00000000008f3bb0_0 .var "salida", 31 0;
v00000000008f3930_0 .net "selector", 3 0, v00000000008f5020_0;  alias, 1 drivers
E_000000000086a2a0 .event edge, v00000000008f3930_0, v00000000008f3750_0, v00000000008f31b0_0;
S_000000000088ad00 .scope module, "bufferA" "buffer1" 3 28, 6 1 0, S_0000000000895250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "entrada";
    .port_info 2 /OUTPUT 32 "salida";
v00000000008f3390_0 .net "clk", 0 0, v00000000008f5a20_0;  alias, 1 drivers
v00000000008f3250_0 .net "entrada", 31 0, v00000000008f5980_0;  alias, 1 drivers
v00000000008f3430_0 .var "salida", 31 0;
E_000000000086a3e0 .event posedge, v00000000008f3390_0;
S_000000000088ae90 .scope module, "bufferb" "buffer2" 3 87, 7 1 0, S_0000000000895250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 3 "AluOP";
    .port_info 2 /INPUT 32 "data1";
    .port_info 3 /INPUT 32 "data2";
    .port_info 4 /INPUT 5 "en1";
    .port_info 5 /INPUT 6 "en2";
    .port_info 6 /INPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 3 "salida_alu";
    .port_info 8 /OUTPUT 1 "salida_RegWrite";
    .port_info 9 /OUTPUT 32 "data1_salida";
    .port_info 10 /OUTPUT 32 "data2_salida";
    .port_info 11 /OUTPUT 5 "salida1";
    .port_info 12 /OUTPUT 6 "salida2";
v00000000008f3a70_0 .net "AluOP", 2 0, v00000000008f3070_0;  alias, 1 drivers
v00000000008f3e30_0 .net "RegWrite", 0 0, v00000000008f4260_0;  alias, 1 drivers
v00000000008f3cf0_0 .net "clk", 0 0, v00000000008f5a20_0;  alias, 1 drivers
v00000000008f34d0_0 .net "data1", 31 0, v0000000000872bf0_0;  alias, 1 drivers
v00000000008f39d0_0 .var "data1_salida", 31 0;
v00000000008f3b10_0 .net "data2", 31 0, v000000000120b9a0_0;  alias, 1 drivers
v00000000008f3610_0 .var "data2_salida", 31 0;
v00000000008f3570_0 .net "en1", 15 11, L_00000000008f4e40;  alias, 1 drivers
v00000000008f36b0_0 .net "en2", 5 0, L_00000000008f5c00;  alias, 1 drivers
v00000000008f32f0_0 .var "salida1", 15 11;
v00000000008f37f0_0 .var "salida2", 5 0;
v00000000008f3ed0_0 .var "salida_RegWrite", 0 0;
v00000000008f3f70_0 .var "salida_alu", 2 0;
S_0000000000885800 .scope module, "control" "UnidadControl" 3 72, 8 1 0, S_0000000000895250;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "Entrada";
    .port_info 1 /OUTPUT 1 "RegDst";
    .port_info 2 /OUTPUT 3 "AluOP";
v00000000008f3070_0 .var "AluOP", 2 0;
v00000000008f3110_0 .net "Entrada", 5 0, L_00000000008f5b60;  alias, 1 drivers
v00000000008f4260_0 .var "RegDst", 0 0;
E_00000000008692e0 .event edge, v00000000008f3110_0;
S_0000000000885990 .scope module, "controlalu1" "controlAlu" 3 111, 9 1 0, S_0000000000895250;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "entrada";
    .port_info 1 /INPUT 3 "Op";
    .port_info 2 /OUTPUT 4 "salida";
v00000000008f4a80_0 .net "Op", 2 0, v00000000008f3f70_0;  alias, 1 drivers
v00000000008f55c0_0 .net "entrada", 5 0, v00000000008f37f0_0;  alias, 1 drivers
v00000000008f5020_0 .var "salida", 3 0;
E_0000000000868f20 .event edge, v00000000008f3f70_0, v00000000008f37f0_0;
S_000000000087f740 .scope module, "instrucmemory1" "instrucmemory" 3 18, 10 2 0, S_0000000000895250;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "direccion";
    .port_info 1 /OUTPUT 32 "salida_datos";
v00000000008f5340_0 .net "direccion", 31 0, v00000000008f4580_0;  alias, 1 drivers
v00000000008f4b20 .array "mem", 128 0, 7 0;
v00000000008f5980_0 .var "salida_datos", 31 0;
v00000000008f4b20_0 .array/port v00000000008f4b20, 0;
v00000000008f4b20_1 .array/port v00000000008f4b20, 1;
v00000000008f4b20_2 .array/port v00000000008f4b20, 2;
E_0000000000868560/0 .event edge, v00000000008f5340_0, v00000000008f4b20_0, v00000000008f4b20_1, v00000000008f4b20_2;
v00000000008f4b20_3 .array/port v00000000008f4b20, 3;
v00000000008f4b20_4 .array/port v00000000008f4b20, 4;
v00000000008f4b20_5 .array/port v00000000008f4b20, 5;
v00000000008f4b20_6 .array/port v00000000008f4b20, 6;
E_0000000000868560/1 .event edge, v00000000008f4b20_3, v00000000008f4b20_4, v00000000008f4b20_5, v00000000008f4b20_6;
v00000000008f4b20_7 .array/port v00000000008f4b20, 7;
v00000000008f4b20_8 .array/port v00000000008f4b20, 8;
v00000000008f4b20_9 .array/port v00000000008f4b20, 9;
v00000000008f4b20_10 .array/port v00000000008f4b20, 10;
E_0000000000868560/2 .event edge, v00000000008f4b20_7, v00000000008f4b20_8, v00000000008f4b20_9, v00000000008f4b20_10;
v00000000008f4b20_11 .array/port v00000000008f4b20, 11;
v00000000008f4b20_12 .array/port v00000000008f4b20, 12;
v00000000008f4b20_13 .array/port v00000000008f4b20, 13;
v00000000008f4b20_14 .array/port v00000000008f4b20, 14;
E_0000000000868560/3 .event edge, v00000000008f4b20_11, v00000000008f4b20_12, v00000000008f4b20_13, v00000000008f4b20_14;
v00000000008f4b20_15 .array/port v00000000008f4b20, 15;
v00000000008f4b20_16 .array/port v00000000008f4b20, 16;
v00000000008f4b20_17 .array/port v00000000008f4b20, 17;
v00000000008f4b20_18 .array/port v00000000008f4b20, 18;
E_0000000000868560/4 .event edge, v00000000008f4b20_15, v00000000008f4b20_16, v00000000008f4b20_17, v00000000008f4b20_18;
v00000000008f4b20_19 .array/port v00000000008f4b20, 19;
v00000000008f4b20_20 .array/port v00000000008f4b20, 20;
v00000000008f4b20_21 .array/port v00000000008f4b20, 21;
v00000000008f4b20_22 .array/port v00000000008f4b20, 22;
E_0000000000868560/5 .event edge, v00000000008f4b20_19, v00000000008f4b20_20, v00000000008f4b20_21, v00000000008f4b20_22;
v00000000008f4b20_23 .array/port v00000000008f4b20, 23;
v00000000008f4b20_24 .array/port v00000000008f4b20, 24;
v00000000008f4b20_25 .array/port v00000000008f4b20, 25;
v00000000008f4b20_26 .array/port v00000000008f4b20, 26;
E_0000000000868560/6 .event edge, v00000000008f4b20_23, v00000000008f4b20_24, v00000000008f4b20_25, v00000000008f4b20_26;
v00000000008f4b20_27 .array/port v00000000008f4b20, 27;
v00000000008f4b20_28 .array/port v00000000008f4b20, 28;
v00000000008f4b20_29 .array/port v00000000008f4b20, 29;
v00000000008f4b20_30 .array/port v00000000008f4b20, 30;
E_0000000000868560/7 .event edge, v00000000008f4b20_27, v00000000008f4b20_28, v00000000008f4b20_29, v00000000008f4b20_30;
v00000000008f4b20_31 .array/port v00000000008f4b20, 31;
v00000000008f4b20_32 .array/port v00000000008f4b20, 32;
v00000000008f4b20_33 .array/port v00000000008f4b20, 33;
v00000000008f4b20_34 .array/port v00000000008f4b20, 34;
E_0000000000868560/8 .event edge, v00000000008f4b20_31, v00000000008f4b20_32, v00000000008f4b20_33, v00000000008f4b20_34;
v00000000008f4b20_35 .array/port v00000000008f4b20, 35;
v00000000008f4b20_36 .array/port v00000000008f4b20, 36;
v00000000008f4b20_37 .array/port v00000000008f4b20, 37;
v00000000008f4b20_38 .array/port v00000000008f4b20, 38;
E_0000000000868560/9 .event edge, v00000000008f4b20_35, v00000000008f4b20_36, v00000000008f4b20_37, v00000000008f4b20_38;
v00000000008f4b20_39 .array/port v00000000008f4b20, 39;
v00000000008f4b20_40 .array/port v00000000008f4b20, 40;
v00000000008f4b20_41 .array/port v00000000008f4b20, 41;
v00000000008f4b20_42 .array/port v00000000008f4b20, 42;
E_0000000000868560/10 .event edge, v00000000008f4b20_39, v00000000008f4b20_40, v00000000008f4b20_41, v00000000008f4b20_42;
v00000000008f4b20_43 .array/port v00000000008f4b20, 43;
v00000000008f4b20_44 .array/port v00000000008f4b20, 44;
v00000000008f4b20_45 .array/port v00000000008f4b20, 45;
v00000000008f4b20_46 .array/port v00000000008f4b20, 46;
E_0000000000868560/11 .event edge, v00000000008f4b20_43, v00000000008f4b20_44, v00000000008f4b20_45, v00000000008f4b20_46;
v00000000008f4b20_47 .array/port v00000000008f4b20, 47;
v00000000008f4b20_48 .array/port v00000000008f4b20, 48;
v00000000008f4b20_49 .array/port v00000000008f4b20, 49;
v00000000008f4b20_50 .array/port v00000000008f4b20, 50;
E_0000000000868560/12 .event edge, v00000000008f4b20_47, v00000000008f4b20_48, v00000000008f4b20_49, v00000000008f4b20_50;
v00000000008f4b20_51 .array/port v00000000008f4b20, 51;
v00000000008f4b20_52 .array/port v00000000008f4b20, 52;
v00000000008f4b20_53 .array/port v00000000008f4b20, 53;
v00000000008f4b20_54 .array/port v00000000008f4b20, 54;
E_0000000000868560/13 .event edge, v00000000008f4b20_51, v00000000008f4b20_52, v00000000008f4b20_53, v00000000008f4b20_54;
v00000000008f4b20_55 .array/port v00000000008f4b20, 55;
v00000000008f4b20_56 .array/port v00000000008f4b20, 56;
v00000000008f4b20_57 .array/port v00000000008f4b20, 57;
v00000000008f4b20_58 .array/port v00000000008f4b20, 58;
E_0000000000868560/14 .event edge, v00000000008f4b20_55, v00000000008f4b20_56, v00000000008f4b20_57, v00000000008f4b20_58;
v00000000008f4b20_59 .array/port v00000000008f4b20, 59;
v00000000008f4b20_60 .array/port v00000000008f4b20, 60;
v00000000008f4b20_61 .array/port v00000000008f4b20, 61;
v00000000008f4b20_62 .array/port v00000000008f4b20, 62;
E_0000000000868560/15 .event edge, v00000000008f4b20_59, v00000000008f4b20_60, v00000000008f4b20_61, v00000000008f4b20_62;
v00000000008f4b20_63 .array/port v00000000008f4b20, 63;
v00000000008f4b20_64 .array/port v00000000008f4b20, 64;
v00000000008f4b20_65 .array/port v00000000008f4b20, 65;
v00000000008f4b20_66 .array/port v00000000008f4b20, 66;
E_0000000000868560/16 .event edge, v00000000008f4b20_63, v00000000008f4b20_64, v00000000008f4b20_65, v00000000008f4b20_66;
v00000000008f4b20_67 .array/port v00000000008f4b20, 67;
v00000000008f4b20_68 .array/port v00000000008f4b20, 68;
v00000000008f4b20_69 .array/port v00000000008f4b20, 69;
v00000000008f4b20_70 .array/port v00000000008f4b20, 70;
E_0000000000868560/17 .event edge, v00000000008f4b20_67, v00000000008f4b20_68, v00000000008f4b20_69, v00000000008f4b20_70;
v00000000008f4b20_71 .array/port v00000000008f4b20, 71;
v00000000008f4b20_72 .array/port v00000000008f4b20, 72;
v00000000008f4b20_73 .array/port v00000000008f4b20, 73;
v00000000008f4b20_74 .array/port v00000000008f4b20, 74;
E_0000000000868560/18 .event edge, v00000000008f4b20_71, v00000000008f4b20_72, v00000000008f4b20_73, v00000000008f4b20_74;
v00000000008f4b20_75 .array/port v00000000008f4b20, 75;
v00000000008f4b20_76 .array/port v00000000008f4b20, 76;
v00000000008f4b20_77 .array/port v00000000008f4b20, 77;
v00000000008f4b20_78 .array/port v00000000008f4b20, 78;
E_0000000000868560/19 .event edge, v00000000008f4b20_75, v00000000008f4b20_76, v00000000008f4b20_77, v00000000008f4b20_78;
v00000000008f4b20_79 .array/port v00000000008f4b20, 79;
v00000000008f4b20_80 .array/port v00000000008f4b20, 80;
v00000000008f4b20_81 .array/port v00000000008f4b20, 81;
v00000000008f4b20_82 .array/port v00000000008f4b20, 82;
E_0000000000868560/20 .event edge, v00000000008f4b20_79, v00000000008f4b20_80, v00000000008f4b20_81, v00000000008f4b20_82;
v00000000008f4b20_83 .array/port v00000000008f4b20, 83;
v00000000008f4b20_84 .array/port v00000000008f4b20, 84;
v00000000008f4b20_85 .array/port v00000000008f4b20, 85;
v00000000008f4b20_86 .array/port v00000000008f4b20, 86;
E_0000000000868560/21 .event edge, v00000000008f4b20_83, v00000000008f4b20_84, v00000000008f4b20_85, v00000000008f4b20_86;
v00000000008f4b20_87 .array/port v00000000008f4b20, 87;
v00000000008f4b20_88 .array/port v00000000008f4b20, 88;
v00000000008f4b20_89 .array/port v00000000008f4b20, 89;
v00000000008f4b20_90 .array/port v00000000008f4b20, 90;
E_0000000000868560/22 .event edge, v00000000008f4b20_87, v00000000008f4b20_88, v00000000008f4b20_89, v00000000008f4b20_90;
v00000000008f4b20_91 .array/port v00000000008f4b20, 91;
v00000000008f4b20_92 .array/port v00000000008f4b20, 92;
v00000000008f4b20_93 .array/port v00000000008f4b20, 93;
v00000000008f4b20_94 .array/port v00000000008f4b20, 94;
E_0000000000868560/23 .event edge, v00000000008f4b20_91, v00000000008f4b20_92, v00000000008f4b20_93, v00000000008f4b20_94;
v00000000008f4b20_95 .array/port v00000000008f4b20, 95;
v00000000008f4b20_96 .array/port v00000000008f4b20, 96;
v00000000008f4b20_97 .array/port v00000000008f4b20, 97;
v00000000008f4b20_98 .array/port v00000000008f4b20, 98;
E_0000000000868560/24 .event edge, v00000000008f4b20_95, v00000000008f4b20_96, v00000000008f4b20_97, v00000000008f4b20_98;
v00000000008f4b20_99 .array/port v00000000008f4b20, 99;
v00000000008f4b20_100 .array/port v00000000008f4b20, 100;
v00000000008f4b20_101 .array/port v00000000008f4b20, 101;
v00000000008f4b20_102 .array/port v00000000008f4b20, 102;
E_0000000000868560/25 .event edge, v00000000008f4b20_99, v00000000008f4b20_100, v00000000008f4b20_101, v00000000008f4b20_102;
v00000000008f4b20_103 .array/port v00000000008f4b20, 103;
v00000000008f4b20_104 .array/port v00000000008f4b20, 104;
v00000000008f4b20_105 .array/port v00000000008f4b20, 105;
v00000000008f4b20_106 .array/port v00000000008f4b20, 106;
E_0000000000868560/26 .event edge, v00000000008f4b20_103, v00000000008f4b20_104, v00000000008f4b20_105, v00000000008f4b20_106;
v00000000008f4b20_107 .array/port v00000000008f4b20, 107;
v00000000008f4b20_108 .array/port v00000000008f4b20, 108;
v00000000008f4b20_109 .array/port v00000000008f4b20, 109;
v00000000008f4b20_110 .array/port v00000000008f4b20, 110;
E_0000000000868560/27 .event edge, v00000000008f4b20_107, v00000000008f4b20_108, v00000000008f4b20_109, v00000000008f4b20_110;
v00000000008f4b20_111 .array/port v00000000008f4b20, 111;
v00000000008f4b20_112 .array/port v00000000008f4b20, 112;
v00000000008f4b20_113 .array/port v00000000008f4b20, 113;
v00000000008f4b20_114 .array/port v00000000008f4b20, 114;
E_0000000000868560/28 .event edge, v00000000008f4b20_111, v00000000008f4b20_112, v00000000008f4b20_113, v00000000008f4b20_114;
v00000000008f4b20_115 .array/port v00000000008f4b20, 115;
v00000000008f4b20_116 .array/port v00000000008f4b20, 116;
v00000000008f4b20_117 .array/port v00000000008f4b20, 117;
v00000000008f4b20_118 .array/port v00000000008f4b20, 118;
E_0000000000868560/29 .event edge, v00000000008f4b20_115, v00000000008f4b20_116, v00000000008f4b20_117, v00000000008f4b20_118;
v00000000008f4b20_119 .array/port v00000000008f4b20, 119;
v00000000008f4b20_120 .array/port v00000000008f4b20, 120;
v00000000008f4b20_121 .array/port v00000000008f4b20, 121;
v00000000008f4b20_122 .array/port v00000000008f4b20, 122;
E_0000000000868560/30 .event edge, v00000000008f4b20_119, v00000000008f4b20_120, v00000000008f4b20_121, v00000000008f4b20_122;
v00000000008f4b20_123 .array/port v00000000008f4b20, 123;
v00000000008f4b20_124 .array/port v00000000008f4b20, 124;
v00000000008f4b20_125 .array/port v00000000008f4b20, 125;
v00000000008f4b20_126 .array/port v00000000008f4b20, 126;
E_0000000000868560/31 .event edge, v00000000008f4b20_123, v00000000008f4b20_124, v00000000008f4b20_125, v00000000008f4b20_126;
v00000000008f4b20_127 .array/port v00000000008f4b20, 127;
v00000000008f4b20_128 .array/port v00000000008f4b20, 128;
E_0000000000868560/32 .event edge, v00000000008f4b20_127, v00000000008f4b20_128;
E_0000000000868560 .event/or E_0000000000868560/0, E_0000000000868560/1, E_0000000000868560/2, E_0000000000868560/3, E_0000000000868560/4, E_0000000000868560/5, E_0000000000868560/6, E_0000000000868560/7, E_0000000000868560/8, E_0000000000868560/9, E_0000000000868560/10, E_0000000000868560/11, E_0000000000868560/12, E_0000000000868560/13, E_0000000000868560/14, E_0000000000868560/15, E_0000000000868560/16, E_0000000000868560/17, E_0000000000868560/18, E_0000000000868560/19, E_0000000000868560/20, E_0000000000868560/21, E_0000000000868560/22, E_0000000000868560/23, E_0000000000868560/24, E_0000000000868560/25, E_0000000000868560/26, E_0000000000868560/27, E_0000000000868560/28, E_0000000000868560/29, E_0000000000868560/30, E_0000000000868560/31, E_0000000000868560/32;
S_000000000087f8d0 .scope module, "pcounter" "pc" 3 10, 11 1 0, S_0000000000895250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 32 "salida";
v00000000008f4bc0_0 .net "clk", 0 0, v00000000008f5a20_0;  alias, 1 drivers
v00000000008f4580_0 .var "salida", 31 0;
    .scope S_000000000087f8d0;
T_0 ;
    %pushi/vec4 4294967292, 0, 32;
    %assign/vec4 v00000000008f4580_0, 0;
    %end;
    .thread T_0;
    .scope S_000000000087f8d0;
T_1 ;
    %wait E_000000000086a3e0;
    %load/vec4 v00000000008f4580_0;
    %addi 4, 0, 32;
    %assign/vec4 v00000000008f4580_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000087f740;
T_2 ;
    %vpi_call 10 12 "$readmemb", "instrucciones.txt", v00000000008f4b20 {0 0 0};
    %delay 1316134912, 2328;
    %end;
    .thread T_2;
    .scope S_000000000087f740;
T_3 ;
    %wait E_0000000000868560;
    %ix/getv 4, v00000000008f5340_0;
    %load/vec4a v00000000008f4b20, 4;
    %load/vec4 v00000000008f5340_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000008f4b20, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000008f5340_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000008f4b20, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000008f5340_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000008f4b20, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000008f5980_0, 0;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000000000088ad00;
T_4 ;
    %wait E_000000000086a3e0;
    %load/vec4 v00000000008f3250_0;
    %assign/vec4 v00000000008f3430_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_00000000008953e0;
T_5 ;
    %vpi_call 4 17 "$readmemb", "bancoreg.txt", v0000000000897f30, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %delay 1316134912, 2328;
    %end;
    .thread T_5;
    .scope S_00000000008953e0;
T_6 ;
    %wait E_0000000000869f20;
    %load/vec4 v00000000008f3d90_0;
    %ix/getv 3, v00000000008f3d90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000897f30, 0, 4;
    %load/vec4 v0000000000873160_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000000897f30, 4;
    %assign/vec4 v0000000000872bf0_0, 0;
    %load/vec4 v0000000000895570_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000000897f30, 4;
    %assign/vec4 v000000000120b9a0_0, 0;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000000000885800;
T_7 ;
    %wait E_00000000008692e0;
    %load/vec4 v00000000008f3110_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008f4260_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000000008f3070_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000000000088ae90;
T_8 ;
    %wait E_000000000086a3e0;
    %load/vec4 v00000000008f3a70_0;
    %assign/vec4 v00000000008f3f70_0, 0;
    %load/vec4 v00000000008f3e30_0;
    %assign/vec4 v00000000008f3ed0_0, 0;
    %load/vec4 v00000000008f34d0_0;
    %assign/vec4 v00000000008f39d0_0, 0;
    %load/vec4 v00000000008f3b10_0;
    %assign/vec4 v00000000008f3610_0, 0;
    %load/vec4 v00000000008f3570_0;
    %assign/vec4 v00000000008f32f0_0, 0;
    %load/vec4 v00000000008f36b0_0;
    %assign/vec4 v00000000008f37f0_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0000000000885990;
T_9 ;
    %wait E_0000000000868f20;
    %load/vec4 v00000000008f4a80_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v00000000008f55c0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000000008f5020_0, 0, 4;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v00000000008f55c0_0;
    %parti/s 4, 0, 2;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_9.4, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000000008f5020_0, 0, 4;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v00000000008f55c0_0;
    %parti/s 4, 0, 2;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000000008f5020_0, 0, 4;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v00000000008f55c0_0;
    %parti/s 4, 0, 2;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000000008f5020_0, 0, 4;
    %jmp T_9.9;
T_9.8 ;
    %load/vec4 v00000000008f55c0_0;
    %parti/s 4, 0, 2;
    %cmpi/e 12, 0, 4;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000000008f5020_0, 0, 4;
    %jmp T_9.11;
T_9.10 ;
    %load/vec4 v00000000008f55c0_0;
    %parti/s 4, 0, 2;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_9.12, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000000008f5020_0, 0, 4;
    %jmp T_9.13;
T_9.12 ;
    %load/vec4 v00000000008f55c0_0;
    %parti/s 4, 0, 2;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_9.14, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v00000000008f5020_0, 0, 4;
    %jmp T_9.15;
T_9.14 ;
    %load/vec4 v00000000008f55c0_0;
    %parti/s 4, 0, 2;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_9.16, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000000008f5020_0, 0, 4;
    %jmp T_9.17;
T_9.16 ;
    %load/vec4 v00000000008f55c0_0;
    %parti/s 4, 0, 2;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_9.18, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v00000000008f5020_0, 0, 4;
T_9.18 ;
T_9.17 ;
T_9.15 ;
T_9.13 ;
T_9.11 ;
T_9.9 ;
T_9.7 ;
T_9.5 ;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000000008933d0;
T_10 ;
    %wait E_000000000086a2a0;
    %load/vec4 v00000000008f3930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %load/vec4 v00000000008f31b0_0;
    %assign/vec4 v00000000008f3bb0_0, 0;
    %jmp T_10.10;
T_10.0 ;
    %load/vec4 v00000000008f3750_0;
    %load/vec4 v00000000008f31b0_0;
    %and;
    %assign/vec4 v00000000008f3bb0_0, 0;
    %jmp T_10.10;
T_10.1 ;
    %load/vec4 v00000000008f3750_0;
    %load/vec4 v00000000008f31b0_0;
    %or;
    %assign/vec4 v00000000008f3bb0_0, 0;
    %jmp T_10.10;
T_10.2 ;
    %load/vec4 v00000000008f3750_0;
    %load/vec4 v00000000008f31b0_0;
    %add;
    %assign/vec4 v00000000008f3bb0_0, 0;
    %jmp T_10.10;
T_10.3 ;
    %load/vec4 v00000000008f3750_0;
    %load/vec4 v00000000008f31b0_0;
    %sub;
    %assign/vec4 v00000000008f3bb0_0, 0;
    %jmp T_10.10;
T_10.4 ;
    %load/vec4 v00000000008f3750_0;
    %load/vec4 v00000000008f31b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_10.11, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.12, 8;
T_10.11 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.12, 8;
 ; End of false expr.
    %blend;
T_10.12;
    %store/vec4 v00000000008f3bb0_0, 0, 32;
    %jmp T_10.10;
T_10.5 ;
    %load/vec4 v00000000008f3750_0;
    %load/vec4 v00000000008f31b0_0;
    %xor;
    %assign/vec4 v00000000008f3bb0_0, 0;
    %jmp T_10.10;
T_10.6 ;
    %load/vec4 v00000000008f3750_0;
    %load/vec4 v00000000008f31b0_0;
    %or;
    %inv;
    %assign/vec4 v00000000008f3bb0_0, 0;
    %jmp T_10.10;
T_10.7 ;
    %load/vec4 v00000000008f3750_0;
    %load/vec4 v00000000008f31b0_0;
    %mul;
    %assign/vec4 v00000000008f3bb0_0, 0;
    %jmp T_10.10;
T_10.8 ;
    %load/vec4 v00000000008f3750_0;
    %load/vec4 v00000000008f31b0_0;
    %div;
    %assign/vec4 v00000000008f3bb0_0, 0;
    %jmp T_10.10;
T_10.10 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000000000120b810;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008f5a20_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000000000120b810;
T_12 ;
    %delay 10000, 0;
    %load/vec4 v00000000008f5a20_0;
    %inv;
    %assign/vec4 v00000000008f5a20_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000000000120b810;
T_13 ;
    %vpi_call 2 16 "$dumpvars", 32'sb00000000000000000000000000000000, S_000000000120b810 {0 0 0};
    %delay 5000000, 0;
    %vpi_call 2 20 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "mips_tb.v";
    "mips.v";
    "BancoRegistros.v";
    "alu.v";
    "buffer1.v";
    "buffer2.v";
    "UnidadControl.v";
    "controlAlu.v";
    "instrucmemory.v";
    "pc.v";
