--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/lhebendanz/Projects/hwsec2/xilinx_install/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce
-intstyle ise -v 3 -s 2 -n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf
-ucf papilio_pro.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2427 paths analyzed, 391 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.985ns.
--------------------------------------------------------------------------------

Paths for end point txi/data_1 (SLICE_X13Y39.B3), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     26.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               txi/etu_cnt_0 (FF)
  Destination:          txi/data_1 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.892ns (Levels of Logic = 4)
  Clock Path Skew:      -0.058ns (0.588 - 0.646)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txi/etu_cnt_0 to txi/data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y37.BQ       Tcko                  0.430   txi/etu_cnt<4>
                                                       txi/etu_cnt_0
    SLICE_X9Y38.B2       net (fanout=2)        1.115   txi/etu_cnt<0>
    SLICE_X9Y38.B        Tilo                  0.259   txi/etu_cnt<14>
                                                       txi/etu_full<14>1
    SLICE_X9Y38.A5       net (fanout=2)        0.236   txi/etu_full<14>
    SLICE_X9Y38.A        Tilo                  0.259   txi/etu_cnt<14>
                                                       txi/etu_full<14>3
    SLICE_X8Y40.D3       net (fanout=5)        0.788   txi/etu_full
    SLICE_X8Y40.D        Tilo                  0.254   txi/bit_cnt<2>
                                                       txi/_n0117_inv1_rstpot
    SLICE_X13Y39.B3      net (fanout=9)        1.178   txi/_n0117_inv1_rstpot
    SLICE_X13Y39.CLK     Tas                   0.373   txi/data<3>
                                                       txi/data_1_dpot
                                                       txi/data_1
    -------------------------------------------------  ---------------------------
    Total                                      4.892ns (1.575ns logic, 3.317ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               txi/etu_cnt_10 (FF)
  Destination:          txi/data_1 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.856ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.588 - 0.642)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txi/etu_cnt_10 to txi/data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y38.CQ      Tcko                  0.430   txi/etu_cnt<12>
                                                       txi/etu_cnt_10
    SLICE_X9Y38.D1       net (fanout=2)        0.950   txi/etu_cnt<10>
    SLICE_X9Y38.D        Tilo                  0.259   txi/etu_cnt<14>
                                                       txi/etu_full<14>2
    SLICE_X9Y38.A3       net (fanout=2)        0.365   txi/etu_full<14>1
    SLICE_X9Y38.A        Tilo                  0.259   txi/etu_cnt<14>
                                                       txi/etu_full<14>3
    SLICE_X8Y40.D3       net (fanout=5)        0.788   txi/etu_full
    SLICE_X8Y40.D        Tilo                  0.254   txi/bit_cnt<2>
                                                       txi/_n0117_inv1_rstpot
    SLICE_X13Y39.B3      net (fanout=9)        1.178   txi/_n0117_inv1_rstpot
    SLICE_X13Y39.CLK     Tas                   0.373   txi/data<3>
                                                       txi/data_1_dpot
                                                       txi/data_1
    -------------------------------------------------  ---------------------------
    Total                                      4.856ns (1.575ns logic, 3.281ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               txi/etu_cnt_11 (FF)
  Destination:          txi/data_1 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.731ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.588 - 0.642)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txi/etu_cnt_11 to txi/data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y38.CMUX    Tshcko                0.518   txi/etu_cnt<12>
                                                       txi/etu_cnt_11
    SLICE_X9Y38.D2       net (fanout=2)        0.737   txi/etu_cnt<11>
    SLICE_X9Y38.D        Tilo                  0.259   txi/etu_cnt<14>
                                                       txi/etu_full<14>2
    SLICE_X9Y38.A3       net (fanout=2)        0.365   txi/etu_full<14>1
    SLICE_X9Y38.A        Tilo                  0.259   txi/etu_cnt<14>
                                                       txi/etu_full<14>3
    SLICE_X8Y40.D3       net (fanout=5)        0.788   txi/etu_full
    SLICE_X8Y40.D        Tilo                  0.254   txi/bit_cnt<2>
                                                       txi/_n0117_inv1_rstpot
    SLICE_X13Y39.B3      net (fanout=9)        1.178   txi/_n0117_inv1_rstpot
    SLICE_X13Y39.CLK     Tas                   0.373   txi/data<3>
                                                       txi/data_1_dpot
                                                       txi/data_1
    -------------------------------------------------  ---------------------------
    Total                                      4.731ns (1.663ns logic, 3.068ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Paths for end point txi/data_0 (SLICE_X13Y39.A3), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     26.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               txi/etu_cnt_0 (FF)
  Destination:          txi/data_0 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.881ns (Levels of Logic = 4)
  Clock Path Skew:      -0.058ns (0.588 - 0.646)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txi/etu_cnt_0 to txi/data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y37.BQ       Tcko                  0.430   txi/etu_cnt<4>
                                                       txi/etu_cnt_0
    SLICE_X9Y38.B2       net (fanout=2)        1.115   txi/etu_cnt<0>
    SLICE_X9Y38.B        Tilo                  0.259   txi/etu_cnt<14>
                                                       txi/etu_full<14>1
    SLICE_X9Y38.A5       net (fanout=2)        0.236   txi/etu_full<14>
    SLICE_X9Y38.A        Tilo                  0.259   txi/etu_cnt<14>
                                                       txi/etu_full<14>3
    SLICE_X8Y40.D3       net (fanout=5)        0.788   txi/etu_full
    SLICE_X8Y40.D        Tilo                  0.254   txi/bit_cnt<2>
                                                       txi/_n0117_inv1_rstpot
    SLICE_X13Y39.A3      net (fanout=9)        1.167   txi/_n0117_inv1_rstpot
    SLICE_X13Y39.CLK     Tas                   0.373   txi/data<3>
                                                       txi/data_0_dpot
                                                       txi/data_0
    -------------------------------------------------  ---------------------------
    Total                                      4.881ns (1.575ns logic, 3.306ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               txi/etu_cnt_10 (FF)
  Destination:          txi/data_0 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.845ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.588 - 0.642)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txi/etu_cnt_10 to txi/data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y38.CQ      Tcko                  0.430   txi/etu_cnt<12>
                                                       txi/etu_cnt_10
    SLICE_X9Y38.D1       net (fanout=2)        0.950   txi/etu_cnt<10>
    SLICE_X9Y38.D        Tilo                  0.259   txi/etu_cnt<14>
                                                       txi/etu_full<14>2
    SLICE_X9Y38.A3       net (fanout=2)        0.365   txi/etu_full<14>1
    SLICE_X9Y38.A        Tilo                  0.259   txi/etu_cnt<14>
                                                       txi/etu_full<14>3
    SLICE_X8Y40.D3       net (fanout=5)        0.788   txi/etu_full
    SLICE_X8Y40.D        Tilo                  0.254   txi/bit_cnt<2>
                                                       txi/_n0117_inv1_rstpot
    SLICE_X13Y39.A3      net (fanout=9)        1.167   txi/_n0117_inv1_rstpot
    SLICE_X13Y39.CLK     Tas                   0.373   txi/data<3>
                                                       txi/data_0_dpot
                                                       txi/data_0
    -------------------------------------------------  ---------------------------
    Total                                      4.845ns (1.575ns logic, 3.270ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               txi/etu_cnt_11 (FF)
  Destination:          txi/data_0 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.720ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.588 - 0.642)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txi/etu_cnt_11 to txi/data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y38.CMUX    Tshcko                0.518   txi/etu_cnt<12>
                                                       txi/etu_cnt_11
    SLICE_X9Y38.D2       net (fanout=2)        0.737   txi/etu_cnt<11>
    SLICE_X9Y38.D        Tilo                  0.259   txi/etu_cnt<14>
                                                       txi/etu_full<14>2
    SLICE_X9Y38.A3       net (fanout=2)        0.365   txi/etu_full<14>1
    SLICE_X9Y38.A        Tilo                  0.259   txi/etu_cnt<14>
                                                       txi/etu_full<14>3
    SLICE_X8Y40.D3       net (fanout=5)        0.788   txi/etu_full
    SLICE_X8Y40.D        Tilo                  0.254   txi/bit_cnt<2>
                                                       txi/_n0117_inv1_rstpot
    SLICE_X13Y39.A3      net (fanout=9)        1.167   txi/_n0117_inv1_rstpot
    SLICE_X13Y39.CLK     Tas                   0.373   txi/data<3>
                                                       txi/data_0_dpot
                                                       txi/data_0
    -------------------------------------------------  ---------------------------
    Total                                      4.720ns (1.663ns logic, 3.057ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Paths for end point txi/data_3 (SLICE_X13Y39.D4), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     26.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               txi/etu_cnt_0 (FF)
  Destination:          txi/data_3 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.740ns (Levels of Logic = 4)
  Clock Path Skew:      -0.058ns (0.588 - 0.646)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txi/etu_cnt_0 to txi/data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y37.BQ       Tcko                  0.430   txi/etu_cnt<4>
                                                       txi/etu_cnt_0
    SLICE_X9Y38.B2       net (fanout=2)        1.115   txi/etu_cnt<0>
    SLICE_X9Y38.B        Tilo                  0.259   txi/etu_cnt<14>
                                                       txi/etu_full<14>1
    SLICE_X9Y38.A5       net (fanout=2)        0.236   txi/etu_full<14>
    SLICE_X9Y38.A        Tilo                  0.259   txi/etu_cnt<14>
                                                       txi/etu_full<14>3
    SLICE_X8Y40.D3       net (fanout=5)        0.788   txi/etu_full
    SLICE_X8Y40.D        Tilo                  0.254   txi/bit_cnt<2>
                                                       txi/_n0117_inv1_rstpot
    SLICE_X13Y39.D4      net (fanout=9)        1.026   txi/_n0117_inv1_rstpot
    SLICE_X13Y39.CLK     Tas                   0.373   txi/data<3>
                                                       txi/data_3_dpot
                                                       txi/data_3
    -------------------------------------------------  ---------------------------
    Total                                      4.740ns (1.575ns logic, 3.165ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               txi/etu_cnt_10 (FF)
  Destination:          txi/data_3 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.704ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.588 - 0.642)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txi/etu_cnt_10 to txi/data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y38.CQ      Tcko                  0.430   txi/etu_cnt<12>
                                                       txi/etu_cnt_10
    SLICE_X9Y38.D1       net (fanout=2)        0.950   txi/etu_cnt<10>
    SLICE_X9Y38.D        Tilo                  0.259   txi/etu_cnt<14>
                                                       txi/etu_full<14>2
    SLICE_X9Y38.A3       net (fanout=2)        0.365   txi/etu_full<14>1
    SLICE_X9Y38.A        Tilo                  0.259   txi/etu_cnt<14>
                                                       txi/etu_full<14>3
    SLICE_X8Y40.D3       net (fanout=5)        0.788   txi/etu_full
    SLICE_X8Y40.D        Tilo                  0.254   txi/bit_cnt<2>
                                                       txi/_n0117_inv1_rstpot
    SLICE_X13Y39.D4      net (fanout=9)        1.026   txi/_n0117_inv1_rstpot
    SLICE_X13Y39.CLK     Tas                   0.373   txi/data<3>
                                                       txi/data_3_dpot
                                                       txi/data_3
    -------------------------------------------------  ---------------------------
    Total                                      4.704ns (1.575ns logic, 3.129ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               txi/etu_cnt_11 (FF)
  Destination:          txi/data_3 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.579ns (Levels of Logic = 4)
  Clock Path Skew:      -0.054ns (0.588 - 0.642)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txi/etu_cnt_11 to txi/data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y38.CMUX    Tshcko                0.518   txi/etu_cnt<12>
                                                       txi/etu_cnt_11
    SLICE_X9Y38.D2       net (fanout=2)        0.737   txi/etu_cnt<11>
    SLICE_X9Y38.D        Tilo                  0.259   txi/etu_cnt<14>
                                                       txi/etu_full<14>2
    SLICE_X9Y38.A3       net (fanout=2)        0.365   txi/etu_full<14>1
    SLICE_X9Y38.A        Tilo                  0.259   txi/etu_cnt<14>
                                                       txi/etu_full<14>3
    SLICE_X8Y40.D3       net (fanout=5)        0.788   txi/etu_full
    SLICE_X8Y40.D        Tilo                  0.254   txi/bit_cnt<2>
                                                       txi/_n0117_inv1_rstpot
    SLICE_X13Y39.D4      net (fanout=9)        1.026   txi/_n0117_inv1_rstpot
    SLICE_X13Y39.CLK     Tas                   0.373   txi/data<3>
                                                       txi/data_3_dpot
                                                       txi/data_3
    -------------------------------------------------  ---------------------------
    Total                                      4.579ns (1.663ns logic, 2.916ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point rxi/state_FSM_FFd1 (SLICE_X16Y46.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.424ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rxi/bit_cnt_0 (FF)
  Destination:          rxi/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.426ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         CLK_BUFGP rising at 31.250ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rxi/bit_cnt_0 to rxi/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y46.AQ      Tcko                  0.198   rxi/bit_cnt<2>
                                                       rxi/bit_cnt_0
    SLICE_X16Y46.B6      net (fanout=5)        0.031   rxi/bit_cnt<0>
    SLICE_X16Y46.CLK     Tah         (-Th)    -0.197   rxi/state_FSM_FFd2
                                                       rxi/state_FSM_FFd1-In1
                                                       rxi/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.426ns (0.395ns logic, 0.031ns route)
                                                       (92.7% logic, 7.3% route)

--------------------------------------------------------------------------------

Paths for end point txi/data_0 (SLICE_X13Y39.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               txi/data_0 (FF)
  Destination:          txi/data_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.437ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 31.250ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: txi/data_0 to txi/data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y39.AQ      Tcko                  0.198   txi/data<3>
                                                       txi/data_0
    SLICE_X13Y39.A6      net (fanout=3)        0.024   txi/data<0>
    SLICE_X13Y39.CLK     Tah         (-Th)    -0.215   txi/data<3>
                                                       txi/data_0_dpot
                                                       txi/data_0
    -------------------------------------------------  ---------------------------
    Total                                      0.437ns (0.413ns logic, 0.024ns route)
                                                       (94.5% logic, 5.5% route)

--------------------------------------------------------------------------------

Paths for end point txi/data_3 (SLICE_X13Y39.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               txi/data_3 (FF)
  Destination:          txi/data_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 31.250ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: txi/data_3 to txi/data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y39.DQ      Tcko                  0.198   txi/data<3>
                                                       txi/data_3
    SLICE_X13Y39.D6      net (fanout=2)        0.025   txi/data<3>
    SLICE_X13Y39.CLK     Tah         (-Th)    -0.215   txi/data<3>
                                                       txi/data_3_dpot
                                                       txi/data_3
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.584ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 30.770ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: txi/bit_cnt<2>/CLK
  Logical resource: txi/bit_cnt_0/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 30.770ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: txi/bit_cnt<2>/CLK
  Logical resource: txi/bit_cnt_1/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.985|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2427 paths, 0 nets, and 596 connections

Design statistics:
   Minimum period:   4.985ns{1}   (Maximum frequency: 200.602MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Mar 27 15:12:47 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 378 MB



