# Compile of all.v was successful with warnings.
vsim work.main
# vsim work.main 
# Start time: 13:05:52 on Dec 06,2023
# Loading work.main
# Loading work.Smachine
# Loading work.reg16
# Loading work.reg3
# Loading work.red
# Loading work.PC_reg
# Loading work.ADD
# Loading work.ROM
# Loading work.blue
# Loading work.instruction
# Loading work.INST
# Loading work.SUB
# Loading work.OR
# Loading work.AND
# Loading work.XOR
# Loading work.SHR
# Loading work.MOV
# Loading work.EXCH
# Loading work.DECO
# Loading work.zero
# Loading work.negative
# Loading work.carry
# Loading work.yellow
# Loading work.INSTY
# Loading work.EXT
# Loading work.CMP
# Loading work.SET
# ** Error: (vsim-3033) Instantiation of 'CLR' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /main/Smachine/yellow File: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Verilog/all.v Line: 513
#         Searched libraries:
#             C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/ModelSim/Andy/Main/work
# Loading work.DECOY
# Loading work.green
# Loading work.RAM
# Loading work.BR
# Loading work.INC
# Loading work.LD
# Loading work.ST
# Loading work.DECOG
# Loading work.becode
# Error loading design
# End time: 13:05:52 on Dec 06,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 7
# Compile of all.v was successful.
vsim work.main
# vsim work.main 
# Start time: 13:07:01 on Dec 06,2023
# Loading work.main
# Loading work.Smachine
# Loading work.reg16
# Loading work.reg3
# Loading work.red
# Loading work.PC_reg
# Loading work.ADD
# Loading work.ROM
# Loading work.blue
# Loading work.instruction
# Loading work.INST
# Loading work.SUB
# Loading work.OR
# Loading work.AND
# Loading work.XOR
# Loading work.SHR
# Loading work.MOV
# Loading work.EXCH
# Loading work.DECO
# Loading work.zero
# Loading work.negative
# Loading work.carry
# Loading work.yellow
# Loading work.INSTY
# Loading work.EXT
# Loading work.CMP
# Loading work.SET
# Loading work.CLR
# Loading work.DECOY
# Loading work.green
# Loading work.RAM
# Loading work.BR
# Loading work.INC
# Loading work.LD
# Loading work.ST
# Loading work.DECOG
# Loading work.becode
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 'B_in'. The port definition is at: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Verilog/all.v(297).
#    Time: 0 ps  Iteration: 0  Instance: /main/Smachine/red/ADD File: C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/Verilog/all.v Line: 131
add wave -position end  sim:/main/clk
add wave -position end  sim:/main/A
add wave -position end  sim:/main/B
add wave -position end  sim:/main/opCode
add wave -position end  sim:/main/ZNC
force -freeze sim:/main/clk 1 0, 0 {50 ps} -r 100
mem load -i C:/Users/andre/OneDrive/Documents/GitHub/S-Machine/ModelSim/Andy/Main/CODE.mem /main/Smachine/red/ROM/memory
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 13:08:39 on Dec 06,2023, Elapsed time: 0:01:38
# Errors: 0, Warnings: 3
