Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sun Dec 11 14:25:13 2022
| Host         : EECS-DIGITAL-52 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing_summary -file /tmp/tmp.rPtEZY/obj/placerpt_report_timing_summary.rpt
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
----------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (164)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (15)
5. checking no_input_delay (6)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (164)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b1_count_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b1_count_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b1_count_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b1_count_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b1_count_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b1_count_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b1_count_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b1_count_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b1_count_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b1_count_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b1_count_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b1_count_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b1_count_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b1_count_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b1_count_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b1_count_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b2_count_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b2_count_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b2_count_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b2_count_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b2_count_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b2_count_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b2_count_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b2_count_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b2_count_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b2_count_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b2_count_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b2_count_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b2_count_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b2_count_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b2_count_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: r1/b1/b2_count_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: r1/b1/read_buff1_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: r1/b1/read_buff2_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: r1/b1/readout_buff1_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: r1/b1/readout_buff2_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: r1/f1/check_header_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: r1/f1/ignore_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: r1/f1/output_data_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: r1/f1/wait_header_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b1_count_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b1_count_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b1_count_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b1_count_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b1_count_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b1_count_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b1_count_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b1_count_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b1_count_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b1_count_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b1_count_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b1_count_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b1_count_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b1_count_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b1_count_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b1_count_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b2_count_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b2_count_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b2_count_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b2_count_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b2_count_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b2_count_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b2_count_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b2_count_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b2_count_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b2_count_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b2_count_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b2_count_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b2_count_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b2_count_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b2_count_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: t1/b1/b2_count_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: t1/b1/read_buff1_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: t1/b1/read_buff2_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: t1/b1/readout_buff1_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: t1/b1/readout_buff2_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (15)
-------------------------------------------------
 There are 15 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.831      -43.462                     66                 3643       -0.117       -1.796                     33                 3643        3.000        0.000                       0                  1462  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  eth_clk_clk_wiz_0   {0.000 10.000}     20.000          50.000          
  vga_clk_clk_wiz_0   {0.000 7.692}      15.385          65.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  
  eth_clk_clk_wiz_0        12.311        0.000                      0                 2212       -0.050       -0.050                      1                 2212        8.750        0.000                       0                   984  
  vga_clk_clk_wiz_0         2.110        0.000                      0                 1365       -0.042       -0.154                      6                 1365        6.442        0.000                       0                   474  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
vga_clk_clk_wiz_0  eth_clk_clk_wiz_0       -0.831      -35.542                     53                   53       -0.116       -1.196                     20                   53  
eth_clk_clk_wiz_0  vga_clk_clk_wiz_0       -0.729       -7.920                     13                   13       -0.117       -0.396                      6                   13  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_maker/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_maker/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_maker/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_maker/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_maker/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_maker/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_maker/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  eth_clk_clk_wiz_0
  To Clock:  eth_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.311ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.050ns,  Total Violation       -0.050ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.311ns  (required time - arrival time)
  Source:                 t1/buffer_reg[145]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            t1/buffer_reg[278]/R
                            (rising edge-triggered cell FDRE clocked by eth_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (eth_clk_clk_wiz_0 rise@20.000ns - eth_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.040ns  (logic 2.676ns (38.011%)  route 4.364ns (61.989%))
  Logic Levels:           15  (CARRY4=12 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.620ns = ( 18.380 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.023ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_maker/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_maker/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.715    clk_maker/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.154    -4.439 r  clk_maker/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.719    -2.720    clk_maker/eth_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.624 r  clk_maker/clkout1_buf/O
                         net (fo=983, estimated)      1.601    -1.023    t1/eth_clk
    SLICE_X54Y115        FDRE                                         r  t1/buffer_reg[145]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.505 f  t1/buffer_reg[145]/Q
                         net (fo=3, estimated)        0.885     0.380    t1/buffer[145]
    SLICE_X55Y109        LUT3 (Prop_lut3_I1_O)        0.124     0.504 r  t1/buffer[335]_i_214/O
                         net (fo=1, routed)           0.000     0.504    t1/buffer[335]_i_214_n_0
    SLICE_X55Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.036 r  t1/buffer_reg[335]_i_196/CO[3]
                         net (fo=1, estimated)        0.000     1.036    t1/buffer_reg[335]_i_196_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.150 r  t1/buffer_reg[335]_i_181/CO[3]
                         net (fo=1, estimated)        0.000     1.150    t1/buffer_reg[335]_i_181_n_0
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.264 r  t1/buffer_reg[335]_i_166/CO[3]
                         net (fo=1, estimated)        0.000     1.264    t1/buffer_reg[335]_i_166_n_0
    SLICE_X55Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.378 r  t1/buffer_reg[335]_i_151/CO[3]
                         net (fo=1, estimated)        0.000     1.378    t1/buffer_reg[335]_i_151_n_0
    SLICE_X55Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.492 r  t1/buffer_reg[335]_i_132/CO[3]
                         net (fo=1, estimated)        0.000     1.492    t1/buffer_reg[335]_i_132_n_0
    SLICE_X55Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.606 r  t1/buffer_reg[335]_i_112/CO[3]
                         net (fo=1, estimated)        0.000     1.606    t1/buffer_reg[335]_i_112_n_0
    SLICE_X55Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.720 r  t1/buffer_reg[335]_i_92/CO[3]
                         net (fo=1, estimated)        0.000     1.720    t1/buffer_reg[335]_i_92_n_0
    SLICE_X55Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.834 r  t1/buffer_reg[335]_i_72/CO[3]
                         net (fo=1, estimated)        0.000     1.834    t1/buffer_reg[335]_i_72_n_0
    SLICE_X55Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.948 r  t1/buffer_reg[335]_i_52/CO[3]
                         net (fo=1, estimated)        0.000     1.948    t1/buffer_reg[335]_i_52_n_0
    SLICE_X55Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.062 r  t1/buffer_reg[335]_i_32/CO[3]
                         net (fo=1, estimated)        0.000     2.062    t1/buffer_reg[335]_i_32_n_0
    SLICE_X55Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.176 r  t1/buffer_reg[335]_i_9/CO[3]
                         net (fo=1, estimated)        0.000     2.176    t1/buffer_reg[335]_i_9_n_0
    SLICE_X55Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.290 r  t1/buffer_reg[335]_i_3/CO[3]
                         net (fo=3, estimated)        1.181     3.471    t1/buffer_reg[335]_i_3_n_0
    SLICE_X62Y118        LUT6 (Prop_lut6_I0_O)        0.124     3.595 r  t1/buffer[335]_i_1/O
                         net (fo=510, estimated)      0.941     4.536    t1/buffer[335]_i_1_n_0
    SLICE_X61Y109        LUT2 (Prop_lut2_I0_O)        0.124     4.660 r  t1/buffer[511]_i_1/O
                         net (fo=475, estimated)      1.357     6.017    t1/buffer[511]_i_1_n_0
    SLICE_X56Y120        FDRE                                         r  t1/buffer_reg[278]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    clk_maker/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_maker/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    22.583    clk_maker/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.404    15.179 r  clk_maker/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.633    16.812    clk_maker/eth_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.903 r  clk_maker/clkout1_buf/O
                         net (fo=983, estimated)      1.477    18.380    t1/eth_clk
    SLICE_X56Y120        FDRE                                         r  t1/buffer_reg[278]/C
                         clock pessimism              0.553    18.933    
                         clock uncertainty           -0.081    18.851    
    SLICE_X56Y120        FDRE (Setup_fdre_C_R)       -0.524    18.327    t1/buffer_reg[278]
  -------------------------------------------------------------------
                         required time                         18.327    
                         arrival time                          -6.017    
  -------------------------------------------------------------------
                         slack                                 12.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.050ns  (arrival time - required time)
  Source:                 transmit_buffer/ram_data_b_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            transmit_buffer/output_register.doutb_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by eth_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_clk_wiz_0 rise@0.000ns - eth_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.888%)  route 0.142ns (50.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_maker/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_maker/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.769    clk_maker/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.648    -1.878 r  clk_maker/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.725    -1.154    clk_maker/eth_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  clk_maker/clkout1_buf/O
                         net (fo=983, estimated)      0.565    -0.563    transmit_buffer/eth_clk
    SLICE_X57Y99         FDRE                                         r  transmit_buffer/ram_data_b_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  transmit_buffer/ram_data_b_reg[15]/Q
                         net (fo=1, estimated)        0.142    -0.280    transmit_buffer/ram_data_b[15]
    SLICE_X55Y100        FDRE                                         r  transmit_buffer/output_register.doutb_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_maker/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_maker/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     0.985    clk_maker/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.429    -2.444 r  clk_maker/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.763    -1.681    clk_maker/eth_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.652 r  clk_maker/clkout1_buf/O
                         net (fo=983, estimated)      0.828    -0.824    transmit_buffer/eth_clk
    SLICE_X55Y100        FDRE                                         r  transmit_buffer/output_register.doutb_reg_reg[15]/C
                         clock pessimism              0.525    -0.300    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.070    -0.230    transmit_buffer/output_register.doutb_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                 -0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clk_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_maker/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   clk_maker/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_maker/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y97     eth_buffer/BRAM_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X50Y97     eth_buffer/BRAM_reg_0_1_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  vga_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.110ns,  Total Violation        0.000ns
Hold  :            6  Failing Endpoints,  Worst Slack       -0.042ns,  Total Violation       -0.154ns
PW    :            0  Failing Endpoints,  Worst Slack        6.442ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.110ns  (required time - arrival time)
  Source:                 grapher/forward_viewer/hcount_pipe_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            grapher/forward_viewer/loc_y3/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_clk_wiz_0 rise@15.385ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.675ns  (logic 7.725ns (60.947%)  route 4.950ns (39.053%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 13.972 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.909ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.139ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_maker/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_maker/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.715    clk_maker/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.154    -4.439 r  clk_maker/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.719    -2.720    clk_maker/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.624 r  clk_maker/clkout2_buf/O
                         net (fo=478, estimated)      1.715    -0.909    grapher/forward_viewer/vga_clk
    SLICE_X77Y90         FDRE                                         r  grapher/forward_viewer/hcount_pipe_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y90         FDRE (Prop_fdre_C_Q)         0.456    -0.453 r  grapher/forward_viewer/hcount_pipe_reg[1][0]/Q
                         net (fo=7, estimated)        0.888     0.435    grapher/forward_viewer/hcount_pipe_reg[1]_17[0]
    SLICE_X77Y93         LUT6 (Prop_lut6_I3_O)        0.124     0.559 r  grapher/forward_viewer/conv_x4_i_25/O
                         net (fo=6, estimated)        0.956     1.515    grapher/forward_viewer/conv_x4_i_25_n_0
    SLICE_X79Y91         LUT5 (Prop_lut5_I2_O)        0.150     1.665 r  grapher/forward_viewer/conv_x4_i_3/O
                         net (fo=1, estimated)        0.523     2.188    grapher/forward_viewer/conv_x5[9]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      4.053     6.241 r  grapher/forward_viewer/conv_x4/PCOUT[47]
                         net (fo=1, estimated)        0.000     6.241    grapher/forward_viewer/conv_x4_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     7.759 r  grapher/forward_viewer/conv_x4__0/P[1]
                         net (fo=2, estimated)        0.785     8.544    grapher/forward_viewer/conv_x4__1[18]
    SLICE_X78Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     9.201 r  grapher/forward_viewer/conv_x2_carry__3/CO[3]
                         net (fo=1, estimated)        0.000     9.201    grapher/forward_viewer/conv_x2_carry__3_n_0
    SLICE_X78Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.318 r  grapher/forward_viewer/conv_x2_carry__4/CO[3]
                         net (fo=1, estimated)        0.000     9.318    grapher/forward_viewer/conv_x2_carry__4_n_0
    SLICE_X78Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.633 r  grapher/forward_viewer/conv_x2_carry__5/O[3]
                         net (fo=1, estimated)        0.964    10.597    grapher/forward_viewer/conv_x2[28]
    SLICE_X79Y93         LUT3 (Prop_lut3_I0_O)        0.335    10.932 r  grapher/forward_viewer/loc_x3_i_1/O
                         net (fo=20, estimated)       0.834    11.766    grapher/forward_viewer/A[20]
    DSP48_X2Y34          DSP48E1                                      r  grapher/forward_viewer/loc_y3/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clk_maker/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clk_maker/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    17.967    clk_maker/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.404    10.563 r  clk_maker/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.633    12.196    clk_maker/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.287 r  clk_maker/clkout2_buf/O
                         net (fo=478, estimated)      1.685    13.972    grapher/forward_viewer/vga_clk
    DSP48_X2Y34          DSP48E1                                      r  grapher/forward_viewer/loc_y3/CLK
                         clock pessimism              0.552    14.524    
                         clock uncertainty           -0.078    14.446    
    DSP48_X2Y34          DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -0.570    13.876    grapher/forward_viewer/loc_y3
  -------------------------------------------------------------------
                         required time                         13.876    
                         arrival time                         -11.766    
  -------------------------------------------------------------------
                         slack                                  2.110    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.042ns  (arrival time - required time)
  Source:                 g1/player_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            transmit_buffer/BRAM_reg_0_1_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.083%)  route 0.217ns (56.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_maker/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_maker/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.769    clk_maker/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.648    -1.878 r  clk_maker/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.725    -1.154    clk_maker/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  clk_maker/clkout2_buf/O
                         net (fo=478, estimated)      0.559    -0.569    g1/vga_clk
    SLICE_X56Y101        FDRE                                         r  g1/player_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  g1/player_y_reg[0]/Q
                         net (fo=9, estimated)        0.217    -0.188    transmit_buffer/BRAM_reg_0_1_12_17/DIA0
    SLICE_X56Y99         RAMD32                                       r  transmit_buffer/BRAM_reg_0_1_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_maker/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_maker/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     0.985    clk_maker/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.429    -2.444 r  clk_maker/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.763    -1.681    clk_maker/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.652 r  clk_maker/clkout2_buf/O
                         net (fo=478, estimated)      0.835    -0.817    transmit_buffer/BRAM_reg_0_1_12_17/WCLK
    SLICE_X56Y99         RAMD32                                       r  transmit_buffer/BRAM_reg_0_1_12_17/RAMA/CLK
                         clock pessimism              0.525    -0.293    
    SLICE_X56Y99         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.146    transmit_buffer/BRAM_reg_0_1_12_17/RAMA
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                 -0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clk_maker/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         15.385      11.501     DSP48_X0Y38      g1/i_opp_y_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clk_maker/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         7.692       6.442      SLICE_X56Y98     transmit_buffer/BRAM_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         7.692       6.442      SLICE_X56Y98     transmit_buffer/BRAM_reg_0_1_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  eth_clk_clk_wiz_0

Setup :           53  Failing Endpoints,  Worst Slack       -0.831ns,  Total Violation      -35.542ns
Hold  :           20  Failing Endpoints,  Worst Slack       -0.116ns,  Total Violation       -1.196ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.831ns  (required time - arrival time)
  Source:                 transmit_buffer/BRAM_reg_0_1_18_23/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            transmit_buffer/ram_data_b_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by eth_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (eth_clk_clk_wiz_0 rise@140.000ns - vga_clk_clk_wiz_0 rise@138.462ns)
  Data Path Delay:        1.690ns  (logic 1.343ns (79.467%)  route 0.347ns (20.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 138.391 - 140.000 ) 
    Source Clock Delay      (SCD):    -1.013ns = ( 137.448 - 138.462 ) 
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                    138.462   138.462 r  
    E3                                                0.000   138.462 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   138.462    clk_maker/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   139.943 r  clk_maker/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233   141.176    clk_maker/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.154   134.022 r  clk_maker/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.719   135.741    clk_maker/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   135.837 r  clk_maker/clkout2_buf/O
                         net (fo=478, estimated)      1.611   137.448    transmit_buffer/BRAM_reg_0_1_18_23/WCLK
    SLICE_X56Y100        RAMD32                                       r  transmit_buffer/BRAM_reg_0_1_18_23/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y100        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343   138.791 r  transmit_buffer/BRAM_reg_0_1_18_23/RAMB/O
                         net (fo=1, estimated)        0.347   139.138    transmit_buffer/ram_data_a0[20]
    SLICE_X53Y100        FDRE                                         r  transmit_buffer/ram_data_b_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_clk_wiz_0 rise edge)
                                                    140.000   140.000 r  
    E3                                                0.000   140.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   140.000    clk_maker/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   141.411 r  clk_maker/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171   142.583    clk_maker/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.404   135.179 r  clk_maker/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.633   136.812    clk_maker/eth_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   136.903 r  clk_maker/clkout1_buf/O
                         net (fo=983, estimated)      1.488   138.391    transmit_buffer/eth_clk
    SLICE_X53Y100        FDRE                                         r  transmit_buffer/ram_data_b_reg[20]/C
                         clock pessimism              0.382   138.773    
                         clock uncertainty           -0.201   138.572    
    SLICE_X53Y100        FDRE (Setup_fdre_C_D)       -0.264   138.308    transmit_buffer/ram_data_b_reg[20]
  -------------------------------------------------------------------
                         required time                        138.308    
                         arrival time                        -139.138    
  -------------------------------------------------------------------
                         slack                                 -0.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.116ns  (arrival time - required time)
  Source:                 vga_buffer/BRAM_reg_0_1_6_11/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_buffer/ram_data_b_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by eth_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             eth_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.388ns (82.816%)  route 0.081ns (17.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.566ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_maker/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_maker/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.769    clk_maker/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.648    -1.878 r  clk_maker/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.725    -1.154    clk_maker/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  clk_maker/clkout2_buf/O
                         net (fo=478, estimated)      0.560    -0.568    vga_buffer/BRAM_reg_0_1_6_11/WCLK
    SLICE_X62Y107        RAMD32                                       r  vga_buffer/BRAM_reg_0_1_6_11/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y107        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388    -0.180 r  vga_buffer/BRAM_reg_0_1_6_11/RAMB_D1/O
                         net (fo=1, estimated)        0.081    -0.099    vga_buffer/ram_data_a0[9]
    SLICE_X63Y107        FDRE                                         r  vga_buffer/ram_data_b_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_maker/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_maker/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     0.985    clk_maker/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.429    -2.444 r  clk_maker/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.763    -1.681    clk_maker/eth_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.652 r  clk_maker/clkout1_buf/O
                         net (fo=983, estimated)      0.831    -0.821    vga_buffer/eth_clk
    SLICE_X63Y107        FDRE                                         r  vga_buffer/ram_data_b_reg[9]/C
                         clock pessimism              0.566    -0.256    
                         clock uncertainty            0.201    -0.054    
    SLICE_X63Y107        FDRE (Hold_fdre_C_D)         0.071     0.017    vga_buffer/ram_data_b_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                 -0.116    





---------------------------------------------------------------------------------------------------
From Clock:  eth_clk_clk_wiz_0
  To Clock:  vga_clk_clk_wiz_0

Setup :           13  Failing Endpoints,  Worst Slack       -0.729ns,  Total Violation       -7.920ns
Hold  :            6  Failing Endpoints,  Worst Slack       -0.117ns,  Total Violation       -0.396ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.729ns  (required time - arrival time)
  Source:                 eth_buffer/BRAM_reg_0_1_12_17/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by eth_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_buffer/ram_data_b_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.538ns  (vga_clk_clk_wiz_0 rise@61.538ns - eth_clk_clk_wiz_0 rise@60.000ns)
  Data Path Delay:        1.793ns  (logic 1.314ns (73.285%)  route 0.479ns (26.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns = ( 59.959 - 61.538 ) 
    Source Clock Delay      (SCD):    -0.985ns = ( 59.015 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_clk_wiz_0 rise edge)
                                                     60.000    60.000 r  
    E3                                                0.000    60.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    60.000    clk_maker/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    61.482 r  clk_maker/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233    62.715    clk_maker/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.154    55.561 r  clk_maker/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.719    57.280    clk_maker/eth_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    57.376 r  clk_maker/clkout1_buf/O
                         net (fo=983, estimated)      1.639    59.015    eth_buffer/BRAM_reg_0_1_12_17/WCLK
    SLICE_X38Y95         RAMD32                                       r  eth_buffer/BRAM_reg_0_1_12_17/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314    60.329 r  eth_buffer/BRAM_reg_0_1_12_17/RAMC_D1/O
                         net (fo=1, estimated)        0.479    60.808    eth_buffer/ram_data_a0[17]
    SLICE_X41Y95         FDRE                                         r  eth_buffer/ram_data_b_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     61.538    61.538 r  
    E3                                                0.000    61.538 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    61.538    clk_maker/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    62.950 r  clk_maker/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    64.121    clk_maker/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.404    56.717 r  clk_maker/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.633    58.350    clk_maker/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    58.441 r  clk_maker/clkout2_buf/O
                         net (fo=478, estimated)      1.518    59.959    eth_buffer/vga_clk
    SLICE_X41Y95         FDRE                                         r  eth_buffer/ram_data_b_reg[17]/C
                         clock pessimism              0.382    60.341    
                         clock uncertainty           -0.201    60.140    
    SLICE_X41Y95         FDRE (Setup_fdre_C_D)       -0.061    60.079    eth_buffer/ram_data_b_reg[17]
  -------------------------------------------------------------------
                         required time                         60.079    
                         arrival time                         -60.808    
  -------------------------------------------------------------------
                         slack                                 -0.729    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.117ns  (arrival time - required time)
  Source:                 eth_buffer/BRAM_reg_0_1_12_17/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by eth_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_buffer/ram_data_b_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - eth_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.388ns (82.816%)  route 0.081ns (17.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.566ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_maker/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_maker/clkin1_ibufg/O
                         net (fo=1, estimated)        0.520     0.769    clk_maker/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.648    -1.878 r  clk_maker/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.725    -1.154    clk_maker/eth_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  clk_maker/clkout1_buf/O
                         net (fo=983, estimated)      0.567    -0.561    eth_buffer/BRAM_reg_0_1_12_17/WCLK
    SLICE_X38Y95         RAMD32                                       r  eth_buffer/BRAM_reg_0_1_12_17/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388    -0.173 r  eth_buffer/BRAM_reg_0_1_12_17/RAMB_D1/O
                         net (fo=1, estimated)        0.081    -0.092    eth_buffer/ram_data_a0[15]
    SLICE_X39Y95         FDRE                                         r  eth_buffer/ram_data_b_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_maker/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_maker/clkin1_ibufg/O
                         net (fo=1, estimated)        0.547     0.985    clk_maker/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.429    -2.444 r  clk_maker/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        0.763    -1.681    clk_maker/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.652 r  clk_maker/clkout2_buf/O
                         net (fo=478, estimated)      0.839    -0.813    eth_buffer/vga_clk
    SLICE_X39Y95         FDRE                                         r  eth_buffer/ram_data_b_reg[15]/C
                         clock pessimism              0.566    -0.248    
                         clock uncertainty            0.201    -0.046    
    SLICE_X39Y95         FDRE (Hold_fdre_C_D)         0.071     0.025    eth_buffer/ram_data_b_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                 -0.117    





