// Seed: 1812459708
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output supply1 id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign #id_5 id_5 = id_5;
  wire id_6;
  assign id_4 = id_5 == -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd79,
    parameter id_1 = 32'd41
) (
    input supply1 _id_0,
    input tri0 _id_1
);
  logic [id_0 : id_1] id_3;
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
  localparam id_4 = -1;
endmodule
module module_2 #(
    parameter id_1 = 32'd28
) (
    output logic id_0,
    input  tri1  _id_1
);
  supply1 [1 : id_1  +  id_1] id_3 = id_1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign id_3 = -1;
  always @(posedge -1 or posedge -1 && id_3) id_0 = id_3;
endmodule
