WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Markov branch predictor	Maximum value mode enabled
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2528615 heartbeat IPC: 3.95474 cumulative IPC: 3.95474 (Simulation time: 0 hr 0 min 44 sec) 
Warmup finished CPU 0 instructions: 10000001 cycles: 2528616 cumulative IPC: 3.95474 (Simulation time: 0 hr 0 min 44 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2528616 (Simulation time: 0 hr 0 min 44 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 10072775 heartbeat IPC: 1.32553 cumulative IPC: 1.32553 (Simulation time: 0 hr 2 min 5 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 18006678 heartbeat IPC: 1.26042 cumulative IPC: 1.29216 (Simulation time: 0 hr 3 min 23 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 25709267 heartbeat IPC: 1.29827 cumulative IPC: 1.29419 (Simulation time: 0 hr 4 min 11 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 33355916 heartbeat IPC: 1.30777 cumulative IPC: 1.29756 (Simulation time: 0 hr 4 min 53 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 41076871 heartbeat IPC: 1.29518 cumulative IPC: 1.29708 (Simulation time: 0 hr 5 min 35 sec) 
Simulation finished CPU 0 instructions: 50000000 cycles: 38548256 cumulative IPC: 1.29708 (Simulation time: 0 hr 5 min 35 sec) 

Simulation complete CPU 0 instructions: 50000000 cycles: 38548256 (Simulation time: 0 hr 5 min 35 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs traces/for_measure/641.leela_s-149B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.29708 instructions: 50000000 cycles: 38548256
CPU 0 Branch Prediction Accuracy: 88.162% MPKI: 20.0312 Average ROB Occupancy at Mispredict: 15.9704
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.104881
BRANCH_INDIRECT: 0.0134001
BRANCH_CONDITIONAL: 19.8713
BRANCH_DIRECT_CALL: 0.00596001
BRANCH_INDIRECT_CALL: 0.00360001
BRANCH_RETURN: 0.0321001

LLC TOTAL       ACCESS:     136377  HIT:     111137  MISS:      25240
LLC LOAD         ACCESS:      55055  HIT:      37336  MISS:      17719
LLC RFO          ACCESS:      34350  HIT:      26960  MISS:       7390
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:      46737  HIT:      46737  MISS:          0
LLC TRANSLATION  ACCESS:        235  HIT:        104  MISS:        131
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 178.444 cycles
cpu0_DTLB TOTAL       ACCESS:   12337547  HIT:   12302340  MISS:      35207
cpu0_DTLB LOAD         ACCESS:   12337547  HIT:   12302340  MISS:      35207
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.42918 cycles
cpu0_ITLB TOTAL       ACCESS:    2120437  HIT:    2119614  MISS:        823
cpu0_ITLB LOAD         ACCESS:    2120437  HIT:    2119614  MISS:        823
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 18.2054 cycles
cpu0_L1D TOTAL       ACCESS:   16438096  HIT:   15392077  MISS:    1046019
cpu0_L1D LOAD         ACCESS:    9659492  HIT:    9176631  MISS:     482861
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    6777889  HIT:    6215260  MISS:     562629
cpu0_L1D TRANSLATION  ACCESS:        715  HIT:        186  MISS:        529
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 7.85645 cycles
cpu0_L1I TOTAL       ACCESS:    2385887  HIT:    2364020  MISS:      21867
cpu0_L1I LOAD         ACCESS:    2385887  HIT:    2364020  MISS:      21867
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 12.6836 cycles
cpu0_L2C TOTAL       ACCESS:     301284  HIT:     211634  MISS:      89650
cpu0_L2C LOAD         ACCESS:     137710  HIT:      82655  MISS:      55055
cpu0_L2C RFO          ACCESS:      66210  HIT:      31860  MISS:      34350
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:      96999  HIT:      96989  MISS:         10
cpu0_L2C TRANSLATION  ACCESS:        365  HIT:        130  MISS:        235
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 70.5402 cycles
cpu0_STLB TOTAL       ACCESS:      20388  HIT:      19838  MISS:        550
cpu0_STLB LOAD         ACCESS:      20388  HIT:      19838  MISS:        550
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 269.144 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      19214
  ROW_BUFFER_MISS:       6026
 AVG DBUS CONGESTED CYCLE:    3.95121
 WQ ROW_BUFFER_HIT:          7
  ROW_BUFFER_MISS:        104  FULL:          0

