<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Startup File startup_&lt;Device&gt;.S &mdash; NMSIS 1.3.1 documentation</title>
      <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../_static/css/custom.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>
        <script src="../_static/jquery.js"></script>
        <script src="../_static/underscore.js"></script>
        <script src="../_static/doctools.js"></script>
    <script src="../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="Interrupt and Exception Handling File: intexc_&lt;Device&gt;.S" href="core_template_intexc.html" />
    <link rel="prev" title="NMSIS-Core Device Templates" href="core_templates.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
            <a href="../index.html">
            <img src="../_static/nmsis_logo.png" class="logo" alt="Logo"/>
          </a>
              <div class="version">
                1.3.1
              </div>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../introduction/introduction.html">Nuclei MCU Software Interface Standard(NMSIS)</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="index.html">NMSIS Core</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="overview.html">Overview</a></li>
<li class="toctree-l2"><a class="reference internal" href="get_started.html">Using NMSIS in Embedded Applications</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="core_templates.html">NMSIS-Core Device Templates</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="core_templates.html#introduction">Introduction</a></li>
<li class="toctree-l3"><a class="reference internal" href="core_templates.html#nmsis-core-processor-files">NMSIS-Core Processor Files</a></li>
<li class="toctree-l3"><a class="reference internal" href="core_templates.html#device-examples">Device Examples</a></li>
<li class="toctree-l3"><a class="reference internal" href="core_templates.html#template-files">Template Files</a></li>
<li class="toctree-l3"><a class="reference internal" href="core_templates.html#adapt-template-files-to-a-device">Adapt Template Files to a Device</a></li>
<li class="toctree-l3 current"><a class="reference internal" href="core_templates.html#device-templates-explaination">Device Templates Explaination</a><ul class="current">
<li class="toctree-l4 current"><a class="current reference internal" href="#">Startup File startup_&lt;Device&gt;.S</a><ul>
<li class="toctree-l5"><a class="reference internal" href="#startup-device-s-template-file">startup_Device.S Template File</a></li>
</ul>
</li>
<li class="toctree-l4"><a class="reference internal" href="core_template_intexc.html">Interrupt and Exception Handling File: intexc_&lt;Device&gt;.S</a></li>
<li class="toctree-l4"><a class="reference internal" href="core_template_linker_device.html">Device Linker Script: gcc_&lt;device&gt;.ld</a></li>
<li class="toctree-l4"><a class="reference internal" href="core_template_system_device.html">System Configuration Files system_&lt;Device&gt;.c and system_&lt;Device&gt;.h</a></li>
<li class="toctree-l4"><a class="reference internal" href="core_template_device_header.html">Device Header File &lt;Device.h&gt;</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="register_mapping.html">Register Mapping</a></li>
<li class="toctree-l2"><a class="reference internal" href="api/index.html">NMSIS Core API</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../dsp/index.html">NMSIS DSP</a></li>
<li class="toctree-l1"><a class="reference internal" href="../nn/index.html">NMSIS NN</a></li>
<li class="toctree-l1"><a class="reference internal" href="../changelog.html">Changelog</a></li>
<li class="toctree-l1"><a class="reference internal" href="../glossary.html">Glossary</a></li>
<li class="toctree-l1"><a class="reference internal" href="../appendix.html">Appendix</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">NMSIS</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../index.html" class="icon icon-home"></a> &raquo;</li>
          <li><a href="index.html">NMSIS Core</a> &raquo;</li>
          <li><a href="core_templates.html">NMSIS-Core Device Templates</a> &raquo;</li>
      <li>Startup File startup_&lt;Device&gt;.S</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../_sources/core/core_template_startup_device.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="startup-file-startup-device-s">
<span id="core-template-startup-device-asm"></span><h1>Startup File startup_&lt;Device&gt;.S<a class="headerlink" href="#startup-file-startup-device-s" title="Permalink to this headline"></a></h1>
<dl class="simple">
<dt>The <strong>Startup File startup_&lt;device&gt;.S</strong> contains:</dt><dd><ul class="simple">
<li><p>The reset handler which is executed after CPU reset and typically calls the <a class="reference internal" href="api/core_system_device.html#_CPPv410SystemInitv" title="SystemInit"><code class="xref cpp cpp-func docutils literal notranslate"><span class="pre">SystemInit()</span></code></a> function.</p></li>
<li><p>The setup values for the stack pointer SP and global pointor GP for small data access.</p></li>
<li><p>Exception vectors of the Nuclei Processor with weak functions that implement default routines.</p></li>
<li><p>Interrupt vectors that are device specific with weak functions that implement default routines.</p></li>
</ul>
</dd>
</dl>
<p>The processer level start flow is implemented in the <em>startup_&lt;Device&gt;.S</em>. Detail description as below picture:</p>
<p>The IAR version of startup code located in <em>startup_&lt;Device&gt;.c</em>.</p>
<dl class="simple">
<dt>Stage1: Interrupt and Exception initialization</dt><dd><ul class="simple">
<li><p>Disable Interrupt</p></li>
<li><p>Initialize GP, SP for single core or smp core if existed</p></li>
<li><p>Initialize NMI entry and set default NMI handler</p></li>
<li><p>Initialize exception entry to early exception entry in <code class="docutils literal notranslate"><span class="pre">startup_&lt;Device&gt;.S</span></code></p></li>
<li><p>Initialize vector table entry and set default interrupt handler</p></li>
<li><p>Initialize Interrupt mode as ECLIC mode. (ECLIC mode is proposed. Default mode is CLINT mode)</p></li>
</ul>
</dd>
<dt>Stage2: Hardware initialization</dt><dd><ul class="simple">
<li><p>Enable FPU if necessary</p></li>
<li><p>Enable VPU if necessary</p></li>
<li><p>Enable Zc if necessary</p></li>
</ul>
</dd>
<dt>Stage3: Section initialization</dt><dd><ul class="simple">
<li><p>Copy section, e.g. data section, text section if necessary.</p></li>
<li><p>Clear Block Started by Symbol (BSS) section</p></li>
<li><p>Call user defined <a class="reference internal" href="api/core_system_device.html#_CPPv410SystemInitv" title="SystemInit"><code class="xref cpp cpp-func docutils literal notranslate"><span class="pre">SystemInit()</span></code></a> for system clock initialization.</p></li>
<li><p>Call <code class="docutils literal notranslate"><span class="pre">__libc_fini_array</span></code> and <code class="docutils literal notranslate"><span class="pre">__libc_init_array</span></code> functions to do C library initialization</p></li>
<li><p>Call <code class="docutils literal notranslate"><span class="pre">_premain_init</span></code> function to do initialization steps before main function</p></li>
<li><p>Initialize exception entry to exception entry in <code class="docutils literal notranslate"><span class="pre">intexc_&lt;Device&gt;.S</span></code></p></li>
<li><p>Enable BPU of Nuclei CPU</p></li>
<li><p>Jump Main</p></li>
</ul>
</dd>
</dl>
<p>The file exists for each supported toolchain and is the only toolchain specific NMSIS file.</p>
<p>To adapt the file to a new device only the interrupt vector table needs to be extended with
the device-specific interrupt handlers.</p>
<p>The naming convention for the interrupt handler names are <code class="docutils literal notranslate"><span class="pre">eclic_&lt;interrupt_name&gt;_handler</span></code>.</p>
<p>This table needs to be consistent with <code class="xref cpp cpp-enum docutils literal notranslate"><span class="pre">IRQn_Type</span></code> that defines all the IRQ numbers for each interrupt.</p>
<p>The following example shows the extension of the interrupt vector table for the GD32VF103 device family.</p>
<div class="highlight-c notranslate"><div class="highlight"><pre><span></span><span class="lineno"> 1 </span>    .section .text.vtable
<span class="lineno"> 2 </span>
<span class="lineno"> 3 </span>    .weak  eclic_msip_handler
<span class="lineno"> 4 </span>    .weak  eclic_mtip_handler
<span class="lineno"> 5 </span>    .weak  eclic_pmaf_handler
<span class="lineno"> 6 </span>    /* Adjusted for GD32VF103 interrupt handlers */
<span class="lineno"> 7 </span>    .weak  eclic_wwdgt_handler
<span class="lineno"> 8 </span>    .weak  eclic_lvd_handler
<span class="lineno"> 9 </span>    .weak  eclic_tamper_handler
<span class="lineno">10 </span>        :    :
<span class="lineno">11 </span>        :    :
<span class="lineno">12 </span>    .weak  eclic_can1_ewmc_handler
<span class="lineno">13 </span>    .weak  eclic_usbfs_handler
<span class="lineno">14 </span>
<span class="lineno">15 </span>    .globl vector_base
<span class="lineno">16 </span>    .type vector_base, @object
<span class="lineno">17 </span>vector_base:
<span class="lineno">18 </span>    /* Run in FlashXIP download mode */
<span class="lineno">19 </span>    j _start                                                /* 0: Reserved, Jump to _start when reset for vector table not remapped cases.*/
<span class="lineno">20 </span>    .align LOG_REGBYTES                                     /*    Need to align 4 byte for RV32, 8 Byte for RV64 */
<span class="lineno">21 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 1: Reserved */
<span class="lineno">22 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 2: Reserved */
<span class="lineno">23 </span>    DECLARE_INT_HANDLER     eclic_msip_handler              /* 3: Machine software interrupt */
<span class="lineno">24 </span>                    :          :
<span class="lineno">25 </span>                    :          :
<span class="lineno">26 </span>    /* Adjusted for Vendor Defined External Interrupts */
<span class="lineno">27 </span>    DECLARE_INT_HANDLER     eclic_wwdgt_handler             /* 19: Window watchDog timer interrupt */
<span class="lineno">28 </span>
<span class="lineno">29 </span>    DECLARE_INT_HANDLER     eclic_lvd_handler               /* 20: LVD through EXTI line detect interrupt */
<span class="lineno">30 </span>    DECLARE_INT_HANDLER     eclic_tamper_handler            /* 21: tamper through EXTI line detect */
<span class="lineno">31 </span>                    :          :
<span class="lineno">32 </span>                    :          :
<span class="lineno">33 </span>    DECLARE_INT_HANDLER     eclic_can1_ewmc_handler         /* 85: CAN1 EWMC interrupt */
<span class="lineno">34 </span>    DECLARE_INT_HANDLER     eclic_usbfs_handler             /* 86: USBFS global interrupt */
</pre></div>
</div>
<section id="startup-device-s-template-file">
<h2>startup_Device.S Template File<a class="headerlink" href="#startup-device-s-template-file" title="Permalink to this headline"></a></h2>
<p>Here provided a riscv-gcc template startup assemble code template file as below.
The files for other compilers can slightly differ from this version.</p>
<div class="highlight-c notranslate"><div class="highlight"><pre><span></span><span class="lineno">  1 </span>/*
<span class="lineno">  2 </span> * Copyright (c) 2019 Nuclei Limited. All rights reserved.
<span class="lineno">  3 </span> *
<span class="lineno">  4 </span> * SPDX-License-Identifier: Apache-2.0
<span class="lineno">  5 </span> *
<span class="lineno">  6 </span> * Licensed under the Apache License, Version 2.0 (the License); you may
<span class="lineno">  7 </span> * not use this file except in compliance with the License.
<span class="lineno">  8 </span> * You may obtain a copy of the License at
<span class="lineno">  9 </span> *
<span class="lineno"> 10 </span> * www.apache.org/licenses/LICENSE-2.0
<span class="lineno"> 11 </span> *
<span class="lineno"> 12 </span> * Unless required by applicable law or agreed to in writing, software
<span class="lineno"> 13 </span> * distributed under the License is distributed on an AS IS BASIS, WITHOUT
<span class="lineno"> 14 </span> * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
<span class="lineno"> 15 </span> * See the License for the specific language governing permissions and
<span class="lineno"> 16 </span> * limitations under the License.
<span class="lineno"> 17 </span> */
<span class="lineno"> 18 </span>/******************************************************************************
<span class="lineno"> 19 </span> * \file     startup_&lt;Device&gt;.S
<span class="lineno"> 20 </span> * \brief    NMSIS Nuclei N/NX Class Core based Core Device Startup File for
<span class="lineno"> 21 </span> *           Device &lt;Device&gt;
<span class="lineno"> 22 </span> * \version  V2.1.0
<span class="lineno"> 23 </span> * \date     19. Dec 2023
<span class="lineno"> 24 </span> *
<span class="lineno"> 25 </span> ******************************************************************************/
<span class="lineno"> 26 </span>
<span class="lineno"> 27 </span>#include &quot;riscv_encoding.h&quot;
<span class="lineno"> 28 </span>
<span class="lineno"> 29 </span>/* TODO: If BOOT_HARTID is not defined, default value is 0, change it to your desired default boot hartid */
<span class="lineno"> 30 </span>#ifndef BOOT_HARTID
<span class="lineno"> 31 </span>    .equ BOOT_HARTID,    0
<span class="lineno"> 32 </span>#endif
<span class="lineno"> 33 </span>
<span class="lineno"> 34 </span>.macro DECLARE_INT_HANDLER  INT_HDL_NAME
<span class="lineno"> 35 </span>#if defined(__riscv_xlen) &amp;&amp; (__riscv_xlen == 32)
<span class="lineno"> 36 </span>    .word \INT_HDL_NAME
<span class="lineno"> 37 </span>#else
<span class="lineno"> 38 </span>    .dword \INT_HDL_NAME
<span class="lineno"> 39 </span>#endif
<span class="lineno"> 40 </span>.endm
<span class="lineno"> 41 </span>
<span class="lineno"> 42 </span>    .section .text.vtable
<span class="lineno"> 43 </span>
<span class="lineno"> 44 </span>    /* TODO: Add your interrupt handler in this vector table */
<span class="lineno"> 45 </span>    .weak eclic_msip_handler
<span class="lineno"> 46 </span>    .weak eclic_mtip_handler
<span class="lineno"> 47 </span>    .weak eclic_inter_core_int_handler
<span class="lineno"> 48 </span>    .globl vector_base
<span class="lineno"> 49 </span>    .type vector_base, @object
<span class="lineno"> 50 </span>    .option push
<span class="lineno"> 51 </span>    .option norelax
<span class="lineno"> 52 </span>vector_base:
<span class="lineno"> 53 </span>#ifndef VECTOR_TABLE_REMAPPED
<span class="lineno"> 54 </span>    j _start                                                /* 0: Reserved, Jump to _start when reset for vector table not remapped cases.*/
<span class="lineno"> 55 </span>    .align LOG_REGBYTES                                     /*    Need to align 4 byte for RV32, 8 Byte for RV64 */
<span class="lineno"> 56 </span>#else
<span class="lineno"> 57 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 0: Reserved, default handler for vector table remapped cases */
<span class="lineno"> 58 </span>#endif
<span class="lineno"> 59 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 1: Reserved */
<span class="lineno"> 60 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 2: Reserved */
<span class="lineno"> 61 </span>    DECLARE_INT_HANDLER     eclic_msip_handler              /* 3: Machine software interrupt */
<span class="lineno"> 62 </span>
<span class="lineno"> 63 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 4: Reserved */
<span class="lineno"> 64 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 5: Reserved */
<span class="lineno"> 65 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 6: Reserved */
<span class="lineno"> 66 </span>    DECLARE_INT_HANDLER     eclic_mtip_handler              /* 7: Machine timer interrupt */
<span class="lineno"> 67 </span>
<span class="lineno"> 68 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 8: Reserved */
<span class="lineno"> 69 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 9: Reserved */
<span class="lineno"> 70 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 10: Reserved */
<span class="lineno"> 71 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 11: Reserved */
<span class="lineno"> 72 </span>
<span class="lineno"> 73 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 12: Reserved */
<span class="lineno"> 74 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 13: Reserved */
<span class="lineno"> 75 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 14: Reserved */
<span class="lineno"> 76 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 15: Reserved */
<span class="lineno"> 77 </span>
<span class="lineno"> 78 </span>    DECLARE_INT_HANDLER     eclic_inter_core_int_handler    /* 16: Reserved */
<span class="lineno"> 79 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 17: Reserved */
<span class="lineno"> 80 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 18: Reserved */
<span class="lineno"> 81 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 19: Interrupt 19 */
<span class="lineno"> 82 </span>
<span class="lineno"> 83 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 20: Interrupt 20 */
<span class="lineno"> 84 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 21: Interrupt 21 */
<span class="lineno"> 85 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 22: Interrupt 22 */
<span class="lineno"> 86 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 23: Interrupt 23 */
<span class="lineno"> 87 </span>
<span class="lineno"> 88 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 24: Interrupt 24 */
<span class="lineno"> 89 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 25: Interrupt 25 */
<span class="lineno"> 90 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 26: Interrupt 26 */
<span class="lineno"> 91 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 27: Interrupt 27 */
<span class="lineno"> 92 </span>
<span class="lineno"> 93 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 28: Interrupt 28 */
<span class="lineno"> 94 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 29: Interrupt 29 */
<span class="lineno"> 95 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 30: Interrupt 30 */
<span class="lineno"> 96 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 31: Interrupt 31 */
<span class="lineno"> 97 </span>
<span class="lineno"> 98 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 32: Interrupt 32 */
<span class="lineno"> 99 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 33: Interrupt 33 */
<span class="lineno">100 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 34: Interrupt 34 */
<span class="lineno">101 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 35: Interrupt 35 */
<span class="lineno">102 </span>
<span class="lineno">103 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 36: Interrupt 36 */
<span class="lineno">104 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 37: Interrupt 37 */
<span class="lineno">105 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 38: Interrupt 38 */
<span class="lineno">106 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 39: Interrupt 39 */
<span class="lineno">107 </span>
<span class="lineno">108 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 40: Interrupt 40 */
<span class="lineno">109 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 41: Interrupt 41 */
<span class="lineno">110 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 42: Interrupt 42 */
<span class="lineno">111 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 43: Interrupt 43 */
<span class="lineno">112 </span>
<span class="lineno">113 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 44: Interrupt 44 */
<span class="lineno">114 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 45: Interrupt 45 */
<span class="lineno">115 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 46: Interrupt 46 */
<span class="lineno">116 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 47: Interrupt 47 */
<span class="lineno">117 </span>
<span class="lineno">118 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 48: Interrupt 48 */
<span class="lineno">119 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 49: Interrupt 49 */
<span class="lineno">120 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 50: Interrupt 50 */
<span class="lineno">121 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 51: Interrupt 51 */
<span class="lineno">122 </span>
<span class="lineno">123 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 52: Interrupt 52 */
<span class="lineno">124 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 53: Interrupt 53 */
<span class="lineno">125 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 54: Interrupt 54 */
<span class="lineno">126 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 55: Interrupt 55 */
<span class="lineno">127 </span>
<span class="lineno">128 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 56: Interrupt 56 */
<span class="lineno">129 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 57: Interrupt 57 */
<span class="lineno">130 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 58: Interrupt 58 */
<span class="lineno">131 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 59: Interrupt 59 */
<span class="lineno">132 </span>
<span class="lineno">133 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 60: Interrupt 60 */
<span class="lineno">134 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 61: Interrupt 61 */
<span class="lineno">135 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 62: Interrupt 62 */
<span class="lineno">136 </span>    DECLARE_INT_HANDLER     default_intexc_handler          /* 63: Interrupt 63 */
<span class="lineno">137 </span>
<span class="lineno">138 </span>    .option pop
<span class="lineno">139 </span>
<span class="lineno">140 </span>
<span class="lineno">141 </span>    .section .text.init
<span class="lineno">142 </span>    .globl _start
<span class="lineno">143 </span>    .type _start, @function
<span class="lineno">144 </span>
<span class="lineno">145 </span>/**
<span class="lineno">146 </span> * Reset Handler called on controller reset
<span class="lineno">147 </span> */
<span class="lineno">148 </span>_start:
<span class="lineno">149 </span>    /* ===== Startup Stage 1 ===== */
<span class="lineno">150 </span>    /* Disable Global Interrupt */
<span class="lineno">151 </span>    csrc CSR_MSTATUS, MSTATUS_MIE
<span class="lineno">152 </span>
<span class="lineno">153 </span>    /* If SMP_CPU_CNT is not defined,
<span class="lineno">154 </span>     * assume that only 1 core is allowed to run,
<span class="lineno">155 </span>     * the core hartid is defined via BOOT_HARTID.
<span class="lineno">156 </span>     * other harts if run to here, just do wfi in __amp_wait
<span class="lineno">157 </span>     */
<span class="lineno">158 </span>#ifndef SMP_CPU_CNT
<span class="lineno">159 </span>    /* take bit 0-7 for hart id in a local cluster */
<span class="lineno">160 </span>    csrr a0, CSR_MHARTID
<span class="lineno">161 </span>    andi a0, a0, 0xFF
<span class="lineno">162 </span>    /* BOOT_HARTID is configurable in Makefile via BOOT_HARTID variable */
<span class="lineno">163 </span>    li a1, BOOT_HARTID
<span class="lineno">164 </span>    bne a0, a1, __amp_wait
<span class="lineno">165 </span>#endif
<span class="lineno">166 </span>
<span class="lineno">167 </span>    /* Initialize GP and TP and jump table base when zcmt enabled */
<span class="lineno">168 </span>    .option push
<span class="lineno">169 </span>    .option norelax
<span class="lineno">170 </span>    la gp, __global_pointer$
<span class="lineno">171 </span>    la tp, __tls_base
<span class="lineno">172 </span>#if defined(__riscv_zcmt)
<span class="lineno">173 </span>    la t0, __jvt_base$
<span class="lineno">174 </span>    csrw CSR_JVT, t0
<span class="lineno">175 </span>#endif
<span class="lineno">176 </span>    .option pop
<span class="lineno">177 </span>
<span class="lineno">178 </span>#if defined(SMP_CPU_CNT) &amp;&amp; (SMP_CPU_CNT &gt; 1)
<span class="lineno">179 </span>    /* Set correct sp for each cpu
<span class="lineno">180 </span>     * each stack size is __STACK_SIZE
<span class="lineno">181 </span>     * defined in linker script */
<span class="lineno">182 </span>    lui t0, %hi(__STACK_SIZE)
<span class="lineno">183 </span>    addi t0, t0, %lo(__STACK_SIZE)
<span class="lineno">184 </span>    la sp, _sp
<span class="lineno">185 </span>    csrr a0, CSR_MHARTID
<span class="lineno">186 </span>    andi a0, a0, 0xFF
<span class="lineno">187 </span>    li a1, 0
<span class="lineno">188 </span>1:
<span class="lineno">189 </span>    beq a0, a1, 2f
<span class="lineno">190 </span>    sub sp, sp, t0
<span class="lineno">191 </span>    addi a1, a1, 1
<span class="lineno">192 </span>    j 1b
<span class="lineno">193 </span>2:
<span class="lineno">194 </span>#else
<span class="lineno">195 </span>    /* Set correct sp for current cpu */
<span class="lineno">196 </span>    la sp, _sp
<span class="lineno">197 </span>#endif
<span class="lineno">198 </span>
<span class="lineno">199 </span>    /*
<span class="lineno">200 </span>     * Set the the NMI base mnvec to share
<span class="lineno">201 </span>     * with mtvec by setting CSR_MMISC_CTL
<span class="lineno">202 </span>     * bit 9 NMI_CAUSE_FFF to 1
<span class="lineno">203 </span>     */
<span class="lineno">204 </span>    li t0, MMISC_CTL_NMI_CAUSE_FFF
<span class="lineno">205 </span>    csrs CSR_MMISC_CTL, t0
<span class="lineno">206 </span>
<span class="lineno">207 </span>    /*
<span class="lineno">208 </span>     * Enable Zc feature when compiled zcmp &amp; zcmt
<span class="lineno">209 </span>     */
<span class="lineno">210 </span>#if defined(__riscv_zcmp) || defined(__riscv_zcmt)
<span class="lineno">211 </span>    li t0, MMISC_CTL_ZC
<span class="lineno">212 </span>    csrs CSR_MMISC_CTL, t0
<span class="lineno">213 </span>#endif
<span class="lineno">214 </span>
<span class="lineno">215 </span>    /*
<span class="lineno">216 </span>     * Intialize ECLIC vector interrupt
<span class="lineno">217 </span>     * base address mtvt to vector_base
<span class="lineno">218 </span>     */
<span class="lineno">219 </span>    la t0, vector_base
<span class="lineno">220 </span>    csrw CSR_MTVT, t0
<span class="lineno">221 </span>
<span class="lineno">222 </span>    /*
<span class="lineno">223 </span>     * Set ECLIC non-vector entry to be controlled
<span class="lineno">224 </span>     * by mtvt2 CSR register.
<span class="lineno">225 </span>     * Intialize ECLIC non-vector interrupt
<span class="lineno">226 </span>     * base address mtvt2 to irq_entry.
<span class="lineno">227 </span>     */
<span class="lineno">228 </span>    la t0, irq_entry
<span class="lineno">229 </span>    csrw CSR_MTVT2, t0
<span class="lineno">230 </span>    csrs CSR_MTVT2, 0x1
<span class="lineno">231 </span>
<span class="lineno">232 </span>    /*
<span class="lineno">233 </span>     * Set Exception Entry MTVEC to early_exc_entry
<span class="lineno">234 </span>     * Due to settings above, Exception and NMI
<span class="lineno">235 </span>     * will share common entry.
<span class="lineno">236 </span>     * This early_exc_entry is only used during early
<span class="lineno">237 </span>     * boot stage before main
<span class="lineno">238 </span>     */
<span class="lineno">239 </span>    la t0, early_exc_entry
<span class="lineno">240 </span>    csrw CSR_MTVEC, t0
<span class="lineno">241 </span>
<span class="lineno">242 </span>    /* Set the interrupt processing mode to ECLIC mode */
<span class="lineno">243 </span>    li t0, 0x3f
<span class="lineno">244 </span>    csrc CSR_MTVEC, t0
<span class="lineno">245 </span>    csrs CSR_MTVEC, 0x3
<span class="lineno">246 </span>
<span class="lineno">247 </span>    /* ===== Startup Stage 2 ===== */
<span class="lineno">248 </span>
<span class="lineno">249 </span>    /* Enable FPU and Vector Unit if f/d/v exist in march */
<span class="lineno">250 </span>#if defined(__riscv_flen) &amp;&amp; __riscv_flen &gt; 0
<span class="lineno">251 </span>    /* Enable FPU, and set state to initial */
<span class="lineno">252 </span>    li t0, MSTATUS_FS
<span class="lineno">253 </span>    csrc mstatus, t0
<span class="lineno">254 </span>    li t0, MSTATUS_FS_INITIAL
<span class="lineno">255 </span>    csrs mstatus, t0
<span class="lineno">256 </span>#endif
<span class="lineno">257 </span>
<span class="lineno">258 </span>#if defined(__riscv_vector)
<span class="lineno">259 </span>    /* Enable Vector, and set state to initial */
<span class="lineno">260 </span>    li t0, MSTATUS_VS
<span class="lineno">261 </span>    csrc mstatus, t0
<span class="lineno">262 </span>    li t0, MSTATUS_VS_INITIAL
<span class="lineno">263 </span>    csrs mstatus, t0
<span class="lineno">264 </span>#endif
<span class="lineno">265 </span>
<span class="lineno">266 </span>    /* Enable mcycle and minstret counter */
<span class="lineno">267 </span>    csrci CSR_MCOUNTINHIBIT, 0x5
<span class="lineno">268 </span>
<span class="lineno">269 </span>#if defined(SMP_CPU_CNT) &amp;&amp; (SMP_CPU_CNT &gt; 1)
<span class="lineno">270 </span>    csrr a0, CSR_MHARTID
<span class="lineno">271 </span>    li a1, BOOT_HARTID
<span class="lineno">272 </span>    bne a0, a1, __skip_init
<span class="lineno">273 </span>#endif
<span class="lineno">274 </span>
<span class="lineno">275 </span>__init_common:
<span class="lineno">276 </span>    /* ===== Startup Stage 3 ===== */
<span class="lineno">277 </span>    /*
<span class="lineno">278 </span>     * Load text section from CODE ROM to CODE RAM
<span class="lineno">279 </span>     * when text LMA is different with VMA
<span class="lineno">280 </span>     */
<span class="lineno">281 </span>    la a0, _text_lma
<span class="lineno">282 </span>    la a1, _text
<span class="lineno">283 </span>    /* If text LMA and VMA are equal
<span class="lineno">284 </span>     * then no need to copy text section */
<span class="lineno">285 </span>    beq a0, a1, 2f
<span class="lineno">286 </span>    la a2, _etext
<span class="lineno">287 </span>    bgeu a1, a2, 2f
<span class="lineno">288 </span>
<span class="lineno">289 </span>1:
<span class="lineno">290 </span>    /* Load code section if necessary */
<span class="lineno">291 </span>    lw t0, (a0)
<span class="lineno">292 </span>    sw t0, (a1)
<span class="lineno">293 </span>    addi a0, a0, 4
<span class="lineno">294 </span>    addi a1, a1, 4
<span class="lineno">295 </span>    bltu a1, a2, 1b
<span class="lineno">296 </span>2:
<span class="lineno">297 </span>    /* Load data section */
<span class="lineno">298 </span>    la a0, _data_lma
<span class="lineno">299 </span>    la a1, _data
<span class="lineno">300 </span>    /* If data vma=lma, no need to copy */
<span class="lineno">301 </span>    beq a0, a1, 2f
<span class="lineno">302 </span>    la a2, _edata
<span class="lineno">303 </span>    bgeu a1, a2, 2f
<span class="lineno">304 </span>1:
<span class="lineno">305 </span>    lw t0, (a0)
<span class="lineno">306 </span>    sw t0, (a1)
<span class="lineno">307 </span>    addi a0, a0, 4
<span class="lineno">308 </span>    addi a1, a1, 4
<span class="lineno">309 </span>    bltu a1, a2, 1b
<span class="lineno">310 </span>2:
<span class="lineno">311 </span>    /* Clear bss section */
<span class="lineno">312 </span>    la a0, __bss_start
<span class="lineno">313 </span>    la a1, _end
<span class="lineno">314 </span>    bgeu a0, a1, 2f
<span class="lineno">315 </span>1:
<span class="lineno">316 </span>    sw zero, (a0)
<span class="lineno">317 </span>    addi a0, a0, 4
<span class="lineno">318 </span>    bltu a0, a1, 1b
<span class="lineno">319 </span>2:
<span class="lineno">320 </span>
<span class="lineno">321 </span>.globl _start_premain
<span class="lineno">322 </span>.type _start_premain, @function
<span class="lineno">323 </span>_start_premain:
<span class="lineno">324 </span>    /*
<span class="lineno">325 </span>     * Call vendor defined SystemInit to
<span class="lineno">326 </span>     * initialize the micro-controller system
<span class="lineno">327 </span>     * SystemInit will just be called by boot cpu
<span class="lineno">328 </span>     */
<span class="lineno">329 </span>    call SystemInit
<span class="lineno">330 </span>
<span class="lineno">331 </span>    /*
<span class="lineno">332 </span>     * Call C/C++ constructor start up code,
<span class="lineno">333 </span>     * __libc_fini is defined in linker script,
<span class="lineno">334 </span>     * so register_fini function will be called
<span class="lineno">335 </span>     * and will run atexit (__libc_fini_array)
<span class="lineno">336 </span>     * to do previous call atexit function
<span class="lineno">337 </span>     */
<span class="lineno">338 </span>    call __libc_init_array
<span class="lineno">339 </span>
<span class="lineno">340 </span>__skip_init:
<span class="lineno">341 </span>    /* Sync all harts at this function */
<span class="lineno">342 </span>    call __sync_harts
<span class="lineno">343 </span>
<span class="lineno">344 </span>    /* do pre-init steps before main */
<span class="lineno">345 </span>    /* _premain_init will be called by each cpu
<span class="lineno">346 </span>     * please make sure the implementation of __premain_int
<span class="lineno">347 </span>     * considered this
<span class="lineno">348 </span>     */
<span class="lineno">349 </span>    call _premain_init
<span class="lineno">350 </span>
<span class="lineno">351 </span>    /*
<span class="lineno">352 </span>     * When all initialization steps done
<span class="lineno">353 </span>     * set exception entry to correct exception
<span class="lineno">354 </span>     * entry and jump to main.
<span class="lineno">355 </span>     * And set the interrupt processing mode to
<span class="lineno">356 </span>     * ECLIC mode
<span class="lineno">357 </span>     */
<span class="lineno">358 </span>    la t0, exc_entry
<span class="lineno">359 </span>    csrw CSR_MTVEC, t0
<span class="lineno">360 </span>    li t0, 0x3f
<span class="lineno">361 </span>    csrc CSR_MTVEC, t0
<span class="lineno">362 </span>    csrs CSR_MTVEC, 0x3
<span class="lineno">363 </span>
<span class="lineno">364 </span>    /* BPU cold bringup need time, so enable BPU before enter to main */
<span class="lineno">365 </span>    li t0, MMISC_CTL_BPU
<span class="lineno">366 </span>    csrs CSR_MMISC_CTL, t0
<span class="lineno">367 </span>
<span class="lineno">368 </span>    /* ===== Call SMP Main Function  ===== */
<span class="lineno">369 </span>    /* argc = argv = 0 */
<span class="lineno">370 </span>    li a0, 0
<span class="lineno">371 </span>    li a1, 0
<span class="lineno">372 </span>#if defined(SMP_CPU_CNT) &amp;&amp; (SMP_CPU_CNT &gt; 1)
<span class="lineno">373 </span>    /* The weak implementation of smp_main is in this file */
<span class="lineno">374 </span>    call smp_main
<span class="lineno">375 </span>#else
<span class="lineno">376 </span>#ifdef RTOS_RTTHREAD
<span class="lineno">377 </span>    // Call entry function when using RT-Thread
<span class="lineno">378 </span>    call entry
<span class="lineno">379 </span>#else
<span class="lineno">380 </span>    call main
<span class="lineno">381 </span>#endif
<span class="lineno">382 </span>#endif
<span class="lineno">383 </span>    /* do post-main steps after main
<span class="lineno">384 </span>     * this function will be called by each cpu */
<span class="lineno">385 </span>    call _postmain_fini
<span class="lineno">386 </span>
<span class="lineno">387 </span>__amp_wait:
<span class="lineno">388 </span>1:
<span class="lineno">389 </span>    wfi
<span class="lineno">390 </span>    j 1b
<span class="lineno">391 </span>
<span class="lineno">392 </span>#if defined(SMP_CPU_CNT) &amp;&amp; (SMP_CPU_CNT &gt; 1)
<span class="lineno">393 </span>/*
<span class="lineno">394 </span> * You can re-implement smp_main function in your code
<span class="lineno">395 </span> * to do smp boot process and handle multi harts
<span class="lineno">396 </span> */
<span class="lineno">397 </span>.weak smp_main
<span class="lineno">398 </span>.type smp_main, @function
<span class="lineno">399 </span>smp_main:
<span class="lineno">400 </span>    addi sp, sp, -2*REGBYTES
<span class="lineno">401 </span>    STORE ra, 0*REGBYTES(sp)
<span class="lineno">402 </span>    /* only boot hart goto main, other harts do wfi */
<span class="lineno">403 </span>    csrr t0, CSR_MHARTID
<span class="lineno">404 </span>    li t1, BOOT_HARTID
<span class="lineno">405 </span>    beq t0, t1, 2f
<span class="lineno">406 </span>1:
<span class="lineno">407 </span>    wfi
<span class="lineno">408 </span>    j 1b
<span class="lineno">409 </span>2:
<span class="lineno">410 </span>#ifdef RTOS_RTTHREAD
<span class="lineno">411 </span>    // Call entry function when using RT-Thread
<span class="lineno">412 </span>    call entry
<span class="lineno">413 </span>#else
<span class="lineno">414 </span>    call main
<span class="lineno">415 </span>#endif
<span class="lineno">416 </span>    LOAD ra, 0*REGBYTES(sp)
<span class="lineno">417 </span>    addi sp, sp, 2*REGBYTES
<span class="lineno">418 </span>    ret
<span class="lineno">419 </span>#endif
<span class="lineno">420 </span>
<span class="lineno">421 </span>/* Early boot exception entry before main */
<span class="lineno">422 </span>.align 6
<span class="lineno">423 </span>.global early_exc_entry
<span class="lineno">424 </span>.type early_exc_entry, @function
<span class="lineno">425 </span>early_exc_entry:
<span class="lineno">426 </span>    wfi
<span class="lineno">427 </span>    j early_exc_entry
</pre></div>
</div>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="core_templates.html" class="btn btn-neutral float-left" title="NMSIS-Core Device Templates" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="core_template_intexc.html" class="btn btn-neutral float-right" title="Interrupt and Exception Handling File: intexc_&lt;Device&gt;.S" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2019-Present, Nuclei.
      <span class="lastupdated">Last updated on Nov 11, 2024.
      </span></p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>