vcs -f filelist +define+EST1 +define+S50 +define+VERBOSE +define+SDR_16BIT +incdir+./rtl +incdir+./rtl/model +incdir+./test_environment2 -sverilog -full64 -debug_access+all -timescale=1ns/10ps -PP -assert 
./simv > log.txt
rm -rf csrc/ DVEfiles/ inter.vpd swave_compile_done ucli.key 