TOOL:	xrun	19.09-s003: Started on Oct 28, 2021 at 16:58:12 CEST
xrun
	-F tb.f
		-F ./dut.f
			./mtm_Alu.vp
		alu_tb.sv
	-v93
	+nowarnDSEM2009
	+nowarnDSEMEL
	+nowarnCGDEFN
	-xmlibdirname INCA_libs
	+overwrite
	-nocopyright
	-l xrun_test_lab01.log
Loading snapshot worklib.top:sv .................... Done
xmsim: *W,XCLGNOPTM: The SystemVerilog constraint solver Xceligen options 'seed_only_rand and process_alternate_rng and ignore_worklib_name' are not specified and will default to 0. The recommended value for each of them is 1 which will become the default in a future release.
SVSEED default: 1
xmsim: *W,RNDXCELON: Xceligen, the new SystemVerilog constraint solver is used. Disabling Xceligen and using the legacy constraint solver is possible with "xrun/xmsim -xceligen on=0 ...".
xcelium> source /cad/XCELIUM1909/tools/xcelium/files/xmsimrc
xcelium> run
Passed
Test PASSED.
Simulation complete via $finish(1) at time 1637120 NS + 0
./alu_tb.sv:244 		$finish;
xcelium> exit
TOOL:	xrun	19.09-s003: Exiting on Oct 28, 2021 at 16:58:13 CEST  (total: 00:00:01)
