#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon May 12 22:48:23 2025
# Process ID: 2468
# Current directory: C:/TaiLieuHocTap/Nam3k2/FPGA/uart_copy/UART_COPY.runs/synth_1
# Command line: vivado.exe -log uart_led_controller.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_led_controller.tcl
# Log file: C:/TaiLieuHocTap/Nam3k2/FPGA/uart_copy/UART_COPY.runs/synth_1/uart_led_controller.vds
# Journal file: C:/TaiLieuHocTap/Nam3k2/FPGA/uart_copy/UART_COPY.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source uart_led_controller.tcl -notrace
Command: synth_design -top uart_led_controller -part xc7a35tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12796 
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_rx with formal parameter declaration list [C:/TaiLieuHocTap/Nam3k2/FPGA/uart_copy/UART_COPY.srcs/sources_1/new/UART_RX.v:24]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_rx with formal parameter declaration list [C:/TaiLieuHocTap/Nam3k2/FPGA/uart_copy/UART_COPY.srcs/sources_1/new/UART_RX.v:25]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_rx with formal parameter declaration list [C:/TaiLieuHocTap/Nam3k2/FPGA/uart_copy/UART_COPY.srcs/sources_1/new/UART_RX.v:26]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_rx with formal parameter declaration list [C:/TaiLieuHocTap/Nam3k2/FPGA/uart_copy/UART_COPY.srcs/sources_1/new/UART_RX.v:27]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_tx with formal parameter declaration list [C:/TaiLieuHocTap/Nam3k2/FPGA/uart_copy/UART_COPY.srcs/sources_1/new/UART_TX.v:25]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_tx with formal parameter declaration list [C:/TaiLieuHocTap/Nam3k2/FPGA/uart_copy/UART_COPY.srcs/sources_1/new/UART_TX.v:26]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_tx with formal parameter declaration list [C:/TaiLieuHocTap/Nam3k2/FPGA/uart_copy/UART_COPY.srcs/sources_1/new/UART_TX.v:27]
WARNING: [Synth 8-2507] parameter declaration becomes local in uart_tx with formal parameter declaration list [C:/TaiLieuHocTap/Nam3k2/FPGA/uart_copy/UART_COPY.srcs/sources_1/new/UART_TX.v:28]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 798.238 ; gain = 181.914
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'uart_led_controller' [C:/TaiLieuHocTap/Nam3k2/FPGA/uart_copy/UART_COPY.srcs/sources_1/new/UART_TEST.v:3]
	Parameter s_START_TX bound to: 2'b00 
	Parameter s_WAIT_TX bound to: 2'b01 
	Parameter s_NEXT_CHAR bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/TaiLieuHocTap/Nam3k2/FPGA/uart_copy/UART_COPY.srcs/sources_1/new/UART_RX.v:15]
	Parameter CLKS_PER_BIT bound to: 435 - type: integer 
	Parameter s_IDLE bound to: 3'b000 
	Parameter s_RX_START_BIT bound to: 3'b001 
	Parameter s_RX_DATA_BITS bound to: 3'b010 
	Parameter s_RX_STOP_BIT bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (1#1) [C:/TaiLieuHocTap/Nam3k2/FPGA/uart_copy/UART_COPY.srcs/sources_1/new/UART_RX.v:15]
INFO: [Synth 8-226] default block is never used [C:/TaiLieuHocTap/Nam3k2/FPGA/uart_copy/UART_COPY.srcs/sources_1/new/UART_TEST.v:29]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/TaiLieuHocTap/Nam3k2/FPGA/uart_copy/UART_COPY.srcs/sources_1/new/UART_TX.v:14]
	Parameter CLKS_PER_BIT bound to: 435 - type: integer 
	Parameter s_IDLE bound to: 3'b000 
	Parameter s_TX_START_BIT bound to: 3'b001 
	Parameter s_TX_DATA_BITS bound to: 3'b010 
	Parameter s_TX_STOP_BIT bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (2#1) [C:/TaiLieuHocTap/Nam3k2/FPGA/uart_copy/UART_COPY.srcs/sources_1/new/UART_TX.v:14]
INFO: [Synth 8-6155] done synthesizing module 'uart_led_controller' (3#1) [C:/TaiLieuHocTap/Nam3k2/FPGA/uart_copy/UART_COPY.srcs/sources_1/new/UART_TEST.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 836.973 ; gain = 220.648
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 836.973 ; gain = 220.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 836.973 ; gain = 220.648
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/TaiLieuHocTap/Nam3k2/FPGA/uart_copy/UART_COPY.srcs/constrs_1/new/GAN_CHAN.xdc]
Finished Parsing XDC File [C:/TaiLieuHocTap/Nam3k2/FPGA/uart_copy/UART_COPY.srcs/constrs_1/new/GAN_CHAN.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/TaiLieuHocTap/Nam3k2/FPGA/uart_copy/UART_COPY.srcs/constrs_1/new/GAN_CHAN.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uart_led_controller_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uart_led_controller_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 974.359 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 974.359 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 974.359 ; gain = 358.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 974.359 ; gain = 358.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 974.359 ; gain = 358.035
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_SM_Main_reg' in module 'uart_tx'
INFO: [Synth 8-5544] ROM "STRING" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_IDLE |                               00 |                              000
          s_TX_START_BIT |                               01 |                              001
          s_TX_DATA_BITS |                               10 |                              010
           s_TX_STOP_BIT |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_SM_Main_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 974.359 ; gain = 358.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	              151 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     86 Bit        Muxes := 1     
	   4 Input     86 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uart_led_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     26 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              151 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     86 Bit        Muxes := 1     
	   4 Input     86 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 1     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'STRING_reg[63]' (FD) to 'STRING_LEN_reg[2]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[31]' (FD) to 'STRING_LEN_reg[2]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[47]' (FD) to 'STRING_LEN_reg[2]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[79]' (FD) to 'STRING_LEN_reg[2]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[15]' (FD) to 'STRING_LEN_reg[2]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[55]' (FD) to 'STRING_LEN_reg[2]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[23]' (FD) to 'STRING_LEN_reg[2]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[39]' (FD) to 'STRING_LEN_reg[2]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[71]' (FD) to 'STRING_LEN_reg[2]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[7]' (FD) to 'STRING_LEN_reg[2]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[59]' (FD) to 'STRING_reg[46]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[27]' (FD) to 'STRING_LEN_reg[2]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[43]' (FD) to 'STRING_reg[49]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[75]' (FD) to 'STRING_reg[67]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[11]' (FD) to 'STRING_LEN_reg[0]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[51]' (FD) to 'STRING_LEN_reg[2]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[83]' (FD) to 'STRING_LEN_reg[2]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[19]' (FD) to 'STRING_LEN_reg[0]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[35]' (FD) to 'STRING_LEN_reg[0]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[67]' (FD) to 'STRING_reg[61]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[3]' (FD) to 'STRING_LEN_reg[0]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[61]' (FD) to 'STRING_reg[53]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[29]' (FD) to 'STRING_LEN_reg[0]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[45]' (FD) to 'STRING_reg[73]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[77]' (FD) to 'STRING_LEN_reg[2]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[13]' (FD) to 'STRING_LEN_reg[2]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[53]' (FD) to 'STRING_reg[69]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[85]' (FD) to 'STRING_LEN_reg[0]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[21]' (FD) to 'STRING_LEN_reg[0]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[37]' (FD) to 'STRING_reg[57]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[69]' (FD) to 'STRING_reg[30]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[5]' (FD) to 'STRING_LEN_reg[2]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[57]' (FD) to 'STRING_reg[41]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[25]' (FD) to 'STRING_LEN_reg[2]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[41]' (FD) to 'STRING_reg[17]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[73]' (FD) to 'STRING_reg[50]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[9]' (FD) to 'STRING_LEN_reg[0]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[49]' (FD) to 'STRING_reg[26]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[81]' (FD) to 'STRING_LEN_reg[2]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[17]' (FD) to 'STRING_reg[58]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[33]' (FD) to 'STRING_reg[54]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[65]' (FD) to 'STRING_LEN_reg[2]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[1]' (FD) to 'STRING_LEN_reg[2]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[62]' (FD) to 'STRING_LEN_reg[0]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[30]' (FD) to 'STRING_reg[22]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[46]' (FD) to 'STRING_reg[76]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[78]' (FD) to 'STRING_LEN_reg[0]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[14]' (FD) to 'STRING_LEN_reg[2]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[54]' (FD) to 'STRING_reg[74]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[22]' (FD) to 'STRING_reg[18]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[38]' (FD) to 'STRING_LEN_reg[0]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[70]' (FD) to 'STRING_LEN_reg[0]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[6]' (FD) to 'STRING_LEN_reg[2]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[58]' (FD) to 'STRING_reg[40]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[26]' (FD) to 'STRING_reg[66]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[42]' (FD) to 'STRING_LEN_reg[2]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[10]' (FD) to 'STRING_LEN_reg[2]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[50]' (FD) to 'STRING_reg[34]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[82]' (FD) to 'STRING_LEN_reg[2]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[18]' (FD) to 'STRING_reg[16]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[34]' (FD) to 'STRING_reg[52]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[66]' (FD) to 'STRING_reg[28]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[2]' (FD) to 'STRING_LEN_reg[0]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[60]' (FD) to 'STRING_LEN_reg[2]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[28]' (FD) to 'STRING_reg[20]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[44]' (FD) to 'STRING_LEN_reg[2]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[12]' (FD) to 'STRING_LEN_reg[2]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[52]' (FD) to 'STRING_reg[56]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[84]' (FD) to 'STRING_LEN_reg[2]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[20]' (FD) to 'STRING_reg[48]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[36]' (FD) to 'STRING_LEN_reg[2]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[68]' (FD) to 'STRING_LEN_reg[2]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[4]' (FD) to 'STRING_LEN_reg[2]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[24]' (FD) to 'STRING_LEN_reg[0]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[40]' (FD) to 'STRING_reg[64]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[72]' (FD) to 'STRING_LEN_reg[2]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[8]' (FD) to 'STRING_LEN_reg[2]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[48]' (FD) to 'STRING_reg[32]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[80]' (FD) to 'STRING_LEN_reg[2]'
INFO: [Synth 8-3886] merging instance 'STRING_reg[0]' (FD) to 'STRING_LEN_reg[0]'
INFO: [Synth 8-3886] merging instance 'STRING_LEN_reg[3]' (FD) to 'STRING_LEN_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\STRING_LEN_reg[2] )
INFO: [Synth 8-3886] merging instance 'STRING_LEN_reg[1]' (FD) to 'STRING_LEN_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\STRING_LEN_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_Tx_Byte_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\UART_TX_INST/r_Tx_Data_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 974.359 ; gain = 358.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 974.359 ; gain = 358.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 974.359 ; gain = 358.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 974.359 ; gain = 358.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 978.434 ; gain = 362.109
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 978.434 ; gain = 362.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 978.434 ; gain = 362.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 978.434 ; gain = 362.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 978.434 ; gain = 362.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 978.434 ; gain = 362.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    15|
|3     |LUT1   |     3|
|4     |LUT2   |    47|
|5     |LUT3   |    41|
|6     |LUT4   |    20|
|7     |LUT5   |    24|
|8     |LUT6   |    38|
|9     |MUXF7  |     4|
|10    |FDRE   |   113|
|11    |FDSE   |     9|
|12    |IBUF   |     3|
|13    |OBUF   |     5|
+------+-------+------+

Report Instance Areas: 
+------+---------------+--------+------+
|      |Instance       |Module  |Cells |
+------+---------------+--------+------+
|1     |top            |        |   323|
|2     |  UART_RX_INST |uart_rx |    53|
|3     |  UART_TX_INST |uart_tx |    51|
+------+---------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 978.434 ; gain = 362.109
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 978.434 ; gain = 224.723
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 978.434 ; gain = 362.109
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 997.219 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
108 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 997.219 ; gain = 642.262
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 997.219 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/TaiLieuHocTap/Nam3k2/FPGA/uart_copy/UART_COPY.runs/synth_1/uart_led_controller.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file uart_led_controller_utilization_synth.rpt -pb uart_led_controller_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 12 22:48:44 2025...
