{
  'attributes' => {
    'HDLCodeGenStatus' => 0,
    'HDL_PATH' => '/home/ulloaroach2/design/test_adc1',
    'TEMP' => '/tmp',
    'TMP' => '/tmp',
    'Temp' => '/tmp',
    'Tmp' => '/tmp',
    'base_system_period_hardware' => 8.3333,
    'base_system_period_simulink' => 1,
    'block_icon_display' => 'Default',
    'ce_clr' => 0,
    'clock_domain' => 'default',
    'clock_loc' => 'd7hack',
    'clock_wrapper' => 'Clock Enables',
    'compilation' => 'NGC Netlist',
    'compilation_lut' => {
      'keys' => [
        'HDL Netlist',
        'NGC Netlist',
      ],
      'values' => [
        'target1',
        'target2',
      ],
    },
    'compilation_target' => 'NGC Netlist',
    'core_generation' => 1,
    'core_is_deployed' => 0,
    'coregen_core_generation_tmpdir' => '/tmp/sysgentmp-ulloaroach2/cg_wk/c88d58600234cdd28',
    'coregen_part_family' => 'virtex6',
    'createTestbench' => 0,
    'create_interface_document' => 'off',
    'dbl_ovrd' => -1,
    'dcm_info' => {
    },
    'dcm_input_clock_period' => 100,
    'deprecated_control' => 'off',
    'design' => 'snap2in',
    'designFile' => 'snap2in.vhd',
    'design_full_path' => '/home/ulloaroach2/design/test_adc1/snap2in.slx',
    'device' => 'xc6vsx475t-1ff1759',
    'device_speed' => -1,
    'directory' => '/home/ulloaroach2/design/test_adc1/snap2in/sysgen',
    'disregard_subsystem_handles' => [
      76192.0012207031,
    ],
    'dsp_cache_root_path' => '/tmp/sysgentmp-ulloaroach2',
    'entityNamingInstrs' => {
      'nameMap' => undef,
      'namesAlreadyUsed' => undef,
    },
    'fileAttributes' => {
      'cntr_11_0_541f86689cddfa59.ngc' => {
        'producer' => 'coregen',
      },
      'cntr_11_0_69db6e7c3b6d11cc.ngc' => {
        'producer' => 'coregen',
      },
      'cntr_11_0_c428a25ea66a740d.ngc' => {
        'producer' => 'coregen',
      },
      'cntr_11_0_e9cde7997fd454dc.ngc' => {
        'producer' => 'coregen',
      },
    },
    'files' => [
      'cntr_11_0_69db6e7c3b6d11cc.ngc',
      'cntr_11_0_e9cde7997fd454dc.ngc',
      'cntr_11_0_541f86689cddfa59.ngc',
      'cntr_11_0_c428a25ea66a740d.ngc',
      'xlpersistentdff.ngc',
      'synopsis',
      'snap2in.vhd',
    ],
    'fxdptinstalled' => 1,
    'generateUsing71FrontEnd' => 1,
    'generating_island_subsystem_handle' => 74612.0013427734,
    'generating_subsystem_handle' => 74612.0013427734,
    'generation_directory' => './snap2in/sysgen',
    'hdlDir' => '/opt/Xilinx/14.7/ISE_DS/ISE/sysgen/hdl',
    'hdlKind' => 'vhdl',
    'hdl_path' => '/home/ulloaroach2/design/test_adc1',
    'impl_file' => 'ISE Defaults*',
    'incr_netlist' => 'off',
    'isdeployed' => 0,
    'ise_version' => '14.7i',
    'master_sysgen_token_handle' => 74614.3215332031,
    'matlab' => '/opt/MATLAB/R2013b',
    'matlab_fixedpoint' => 1,
    'mdlHandle' => 74612.0013427734,
    'mdlPath' => '/home/ulloaroach2/design/test_adc1/snap2in.mdl',
    'modelDiagnostics' => [
      {
        'count' => 580,
        'isMask' => 0,
        'type' => 'snap2in Total blocks',
      },
      {
        'count' => 2,
        'isMask' => 0,
        'type' => 'Constant',
      },
      {
        'count' => 2,
        'isMask' => 0,
        'type' => 'DiscretePulseGenerator',
      },
      {
        'count' => 6,
        'isMask' => 0,
        'type' => 'From',
      },
      {
        'count' => 4,
        'isMask' => 0,
        'type' => 'Goto',
      },
      {
        'count' => 100,
        'isMask' => 0,
        'type' => 'Inport',
      },
      {
        'count' => 93,
        'isMask' => 0,
        'type' => 'Outport',
      },
      {
        'count' => 310,
        'isMask' => 0,
        'type' => 'S-Function',
      },
      {
        'count' => 52,
        'isMask' => 0,
        'type' => 'SubSystem',
      },
      {
        'count' => 11,
        'isMask' => 0,
        'type' => 'Terminator',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'MKID ADC Interface Block',
      },
      {
        'count' => 2,
        'isMask' => 1,
        'type' => 'Xilinx Adder/Subtracter Block',
      },
      {
        'count' => 5,
        'isMask' => 1,
        'type' => 'Xilinx Arithmetic Relational Operator Block',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'Xilinx Assert Block',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'Xilinx Binary Shift Operator Block',
      },
      {
        'count' => 61,
        'isMask' => 1,
        'type' => 'Xilinx Bit Slice Extractor Block',
      },
      {
        'count' => 26,
        'isMask' => 1,
        'type' => 'Xilinx Bus Concatenator Block',
      },
      {
        'count' => 8,
        'isMask' => 1,
        'type' => 'Xilinx Bus Multiplexer Block',
      },
      {
        'count' => 17,
        'isMask' => 1,
        'type' => 'Xilinx Constant Block Block',
      },
      {
        'count' => 5,
        'isMask' => 1,
        'type' => 'Xilinx Counter Block',
      },
      {
        'count' => 32,
        'isMask' => 1,
        'type' => 'Xilinx Delay Block',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'Xilinx Disregard Subsystem For Generation Block',
      },
      {
        'count' => 15,
        'isMask' => 1,
        'type' => 'Xilinx Gateway In Block',
      },
      {
        'count' => 9,
        'isMask' => 1,
        'type' => 'Xilinx Gateway Out Block',
      },
      {
        'count' => 21,
        'isMask' => 1,
        'type' => 'Xilinx Inverter Block',
      },
      {
        'count' => 11,
        'isMask' => 1,
        'type' => 'Xilinx Logical Block Block',
      },
      {
        'count' => 14,
        'isMask' => 1,
        'type' => 'Xilinx Register Block',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'Xilinx Single Port Random Access Memory Block',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'Xilinx System Generator Block',
      },
      {
        'count' => 12,
        'isMask' => 1,
        'type' => 'Xilinx Type Converter Block',
      },
      {
        'count' => 68,
        'isMask' => 1,
        'type' => 'Xilinx Type Reinterpreter Block',
      },
      {
        'count' => 5,
        'isMask' => 1,
        'type' => 'bus_create',
      },
      {
        'count' => 4,
        'isMask' => 1,
        'type' => 'bus_expand',
      },
      {
        'count' => 2,
        'isMask' => 1,
        'type' => 'edge_detect',
      },
      {
        'count' => 4,
        'isMask' => 1,
        'type' => 'gpio',
      },
      {
        'count' => 4,
        'isMask' => 1,
        'type' => 'munge',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'pipeline',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'snapshot',
      },
      {
        'count' => 3,
        'isMask' => 1,
        'type' => 'swreg',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'xsg core config',
      },
    ],
    'model_globals_initialized' => 1,
    'model_path' => '/home/ulloaroach2/design/test_adc1/snap2in.mdl',
    'myxilinx' => '/opt/Xilinx/14.7/ISE_DS/ISE',
    'netlistingWrapupScript' => 'java:com.xilinx.sysgen.netlister.DefaultWrapupNetlister',
    'ngc_config' => {
      'include_cf' => 0,
      'include_clockwrapper' => 1,
    },
    'ngc_files' => [
      'xlpersistentdff.ngc',
    ],
    'num_sim_cycles' => 10,
    'package' => 'ff1759',
    'part' => 'xc6vsx475t',
    'partFamily' => 'virtex6',
    'port_data_types_enabled' => 1,
    'preserve_hierarchy' => 0,
    'proj_type' => 'Project Navigator',
    'run_coregen' => 0,
    'sample_time_colors_enabled' => 0,
    'sampletimecolors' => 0,
    'sg_version' => '',
    'simulation_island_subsystem_handle' => 74612.0013427734,
    'simulinkName' => 'parking_lot',
    'simulink_accelerator_running' => 0,
    'simulink_debugger_running' => 0,
    'simulink_period' => 1,
    'speed' => -1,
    'synth_file' => 'XST Defaults*',
    'synthesisTool' => 'XST',
    'synthesis_language' => 'vhdl',
    'synthesis_tool' => 'XST',
    'sysclk_period' => 8.3333,
    'sysgen' => '/opt/Xilinx/14.7/ISE_DS/ISE/sysgen',
    'sysgenRoot' => '/opt/Xilinx/14.7/ISE_DS/ISE/sysgen',
    'sysgenTokenSettings' => {
      'base_system_period_hardware' => 8.3333,
      'base_system_period_simulink' => 1,
      'block_icon_display' => 'Default',
      'ce_clr' => 0,
      'clock_loc' => 'd7hack',
      'clock_wrapper' => 'Clock Enables',
      'compilation' => 'NGC Netlist',
      'compilation_lut' => {
        'keys' => [
          'HDL Netlist',
          'NGC Netlist',
        ],
        'values' => [
          'target1',
          'target2',
        ],
      },
      'core_generation' => 1,
      'coregen_part_family' => 'virtex6',
      'create_interface_document' => 'off',
      'dbl_ovrd' => -1,
      'dcm_input_clock_period' => 100,
      'deprecated_control' => 'off',
      'directory' => './snap2in/sysgen',
      'impl_file' => 'ISE Defaults*',
      'incr_netlist' => 'off',
      'master_sysgen_token_handle' => 74614.3215332031,
      'ngc_config' => {
        'include_cf' => 0,
        'include_clockwrapper' => 1,
      },
      'package' => 'ff1759',
      'part' => 'xc6vsx475t',
      'preserve_hierarchy' => 0,
      'proj_type' => 'Project Navigator',
      'simulation_island_subsystem_handle' => 74612.0013427734,
      'simulink_period' => 1,
      'speed' => -1,
      'synth_file' => 'XST Defaults*',
      'synthesis_language' => 'vhdl',
      'synthesis_tool' => 'XST',
      'sysclk_period' => 8.3333,
      'testbench' => 0,
      'trim_vbits' => 1,
      'xilinx_device' => 'xc6vsx475t-1ff1759',
      'xilinxfamily' => 'virtex6',
    },
    'sysgen_Root' => '/opt/Xilinx/14.7/ISE_DS/ISE/sysgen',
    'systemClockPeriod' => 8.3333,
    'tempdir' => '/tmp',
    'testbench' => 0,
    'tmpDir' => '/home/ulloaroach2/design/test_adc1/snap2in/sysgen/sysgen',
    'trim_vbits' => 1,
    'use_strict_names' => 1,
    'user_tips_enabled' => 0,
    'usertemp' => '/tmp/sysgentmp-ulloaroach2',
    'using71Netlister' => 1,
    'verilog_files' => [
      'conv_pkg.v',
      'synth_reg.v',
      'synth_reg_w_init.v',
      'convert_type.v',
    ],
    'version' => '',
    'vhdl_files' => [
      'conv_pkg.vhd',
      'synth_reg.vhd',
      'synth_reg_w_init.vhd',
    ],
    'vsimtime' => '367.333000 ns',
    'xilinx' => '/opt/Xilinx/14.7/ISE_DS/ISE',
    'xilinx_device' => 'xc6vsx475t-1ff1759',
    'xilinx_family' => 'virtex6',
    'xilinx_package' => 'ff1759',
    'xilinx_part' => 'xc6vsx475t',
    'xilinxdevice' => 'xc6vsx475t-1ff1759',
    'xilinxfamily' => 'virtex6',
    'xilinxpart' => 'xc6vsx475t',
  },
  'entityName' => '',
  'nets' => {
    'ce_1_sg_x33' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'clk_1_sg_x33' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'snap2in_adc_mkid_4x_user_data_i0_net' => {
      'hdlType' => 'std_logic_vector(11 downto 0)',
      'width' => 12,
    },
    'snap2in_adc_mkid_4x_user_data_i1_net' => {
      'hdlType' => 'std_logic_vector(11 downto 0)',
      'width' => 12,
    },
    'snap2in_adc_mkid_4x_user_data_i2_net' => {
      'hdlType' => 'std_logic_vector(11 downto 0)',
      'width' => 12,
    },
    'snap2in_adc_mkid_4x_user_data_i3_net' => {
      'hdlType' => 'std_logic_vector(11 downto 0)',
      'width' => 12,
    },
    'snap2in_adc_mkid_4x_user_data_q0_net' => {
      'hdlType' => 'std_logic_vector(11 downto 0)',
      'width' => 12,
    },
    'snap2in_adc_mkid_4x_user_data_q1_net' => {
      'hdlType' => 'std_logic_vector(11 downto 0)',
      'width' => 12,
    },
    'snap2in_adc_mkid_4x_user_data_q2_net' => {
      'hdlType' => 'std_logic_vector(11 downto 0)',
      'width' => 12,
    },
    'snap2in_adc_mkid_4x_user_data_q3_net' => {
      'hdlType' => 'std_logic_vector(11 downto 0)',
      'width' => 12,
    },
    'snap2in_adc_mkid_4x_user_sync_net' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'snap2in_adcsnap0_bram_addr_net' => {
      'hdlType' => 'std_logic_vector(9 downto 0)',
      'width' => 10,
    },
    'snap2in_adcsnap0_bram_data_in_net' => {
      'hdlType' => 'std_logic_vector(127 downto 0)',
      'width' => 128,
    },
    'snap2in_adcsnap0_bram_data_out_net' => {
      'hdlType' => 'std_logic_vector(127 downto 0)',
      'width' => 128,
    },
    'snap2in_adcsnap0_bram_we_net' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'snap2in_adcsnap0_ctrl_user_data_out_net' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'snap2in_adcsnap0_status_user_data_in_net' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'snap2in_adcsnap0_trig_offset_user_data_out_net' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'snap2in_gpio1_gateway_net' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'snap2in_gpio2_gateway_net' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'snap2in_gpio3_gateway_net' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'snap2in_gpio_gateway_net' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
  },
  'subblocks' => {
    'default_clock_driver_snap2in' => {
      'connections' => {
        'ce_1' => 'ce_1_sg_x33',
        'clk_1' => 'clk_1_sg_x33',
      },
      'entity' => {
        'attributes' => {
          'domain' => 'default',
          'isClkDriver' => 1,
        },
        'entityName' => 'default_clock_driver_snap2in',
        'ports' => {
          'ce_1' => {
            'attributes' => {
              'domain' => 'default',
              'group' => 1,
              'isCe' => 1,
              'period' => 1,
              'type' => 'logic',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'clk_1' => {
            'attributes' => {
              'domain' => 'default',
              'group' => 1,
              'isClk' => 1,
              'period' => 1,
              'type' => 'logic',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'default_clock_driver_snap2in',
    },
    'snap2in' => {
      'connections' => {
        'ce_1' => 'ce_1_sg_x33',
        'clk_1' => 'clk_1_sg_x33',
        'snap2in_adc_mkid_4x_user_data_i0' => 'snap2in_adc_mkid_4x_user_data_i0_net',
        'snap2in_adc_mkid_4x_user_data_i1' => 'snap2in_adc_mkid_4x_user_data_i1_net',
        'snap2in_adc_mkid_4x_user_data_i2' => 'snap2in_adc_mkid_4x_user_data_i2_net',
        'snap2in_adc_mkid_4x_user_data_i3' => 'snap2in_adc_mkid_4x_user_data_i3_net',
        'snap2in_adc_mkid_4x_user_data_q0' => 'snap2in_adc_mkid_4x_user_data_q0_net',
        'snap2in_adc_mkid_4x_user_data_q1' => 'snap2in_adc_mkid_4x_user_data_q1_net',
        'snap2in_adc_mkid_4x_user_data_q2' => 'snap2in_adc_mkid_4x_user_data_q2_net',
        'snap2in_adc_mkid_4x_user_data_q3' => 'snap2in_adc_mkid_4x_user_data_q3_net',
        'snap2in_adc_mkid_4x_user_sync' => 'snap2in_adc_mkid_4x_user_sync_net',
        'snap2in_adcsnap0_bram_addr' => 'snap2in_adcsnap0_bram_addr_net',
        'snap2in_adcsnap0_bram_data_in' => 'snap2in_adcsnap0_bram_data_in_net',
        'snap2in_adcsnap0_bram_data_out' => 'snap2in_adcsnap0_bram_data_out_net',
        'snap2in_adcsnap0_bram_we' => 'snap2in_adcsnap0_bram_we_net',
        'snap2in_adcsnap0_ctrl_user_data_out' => 'snap2in_adcsnap0_ctrl_user_data_out_net',
        'snap2in_adcsnap0_status_user_data_in' => 'snap2in_adcsnap0_status_user_data_in_net',
        'snap2in_adcsnap0_trig_offset_user_data_out' => 'snap2in_adcsnap0_trig_offset_user_data_out_net',
        'snap2in_gpio1_gateway' => 'snap2in_gpio1_gateway_net',
        'snap2in_gpio2_gateway' => 'snap2in_gpio2_gateway_net',
        'snap2in_gpio3_gateway' => 'snap2in_gpio3_gateway_net',
        'snap2in_gpio_gateway' => 'snap2in_gpio_gateway_net',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'hdlKind' => 'vhdl',
          'isDesign' => 1,
          'simulinkName' => 'snap2in',
        },
        'entityName' => 'snap2in',
        'ports' => {
          'ce_1' => {
            'attributes' => {
              'domain' => '',
              'group' => 1,
              'isCe' => 1,
              'is_subsys_port' => 1,
              'period' => 1,
              'subsys_port_index' => 0,
              'type' => 'logic',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'clk_1' => {
            'attributes' => {
              'domain' => '',
              'group' => 1,
              'isClk' => 1,
              'is_subsys_port' => 1,
              'period' => 1,
              'subsys_port_index' => 0,
              'type' => 'logic',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'snap2in_adc_mkid_4x_user_data_i0' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'snap2in_adc_mkid_4x_snap2in_adc_mkid_4x_user_data_i0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'snap2in/snap2in_adc_mkid_4x_user_data_i0',
              'source_block' => 'snap2in',
              'timingConstraint' => 'none',
              'type' => 'UFix_12_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(11 downto 0)',
            'width' => 12,
          },
          'snap2in_adc_mkid_4x_user_data_i1' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'snap2in_adc_mkid_4x_snap2in_adc_mkid_4x_user_data_i1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 1,
              'simulinkName' => 'snap2in/snap2in_adc_mkid_4x_user_data_i1',
              'source_block' => 'snap2in',
              'timingConstraint' => 'none',
              'type' => 'UFix_12_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(11 downto 0)',
            'width' => 12,
          },
          'snap2in_adc_mkid_4x_user_data_i2' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'snap2in_adc_mkid_4x_snap2in_adc_mkid_4x_user_data_i2.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 2,
              'simulinkName' => 'snap2in/snap2in_adc_mkid_4x_user_data_i2',
              'source_block' => 'snap2in',
              'timingConstraint' => 'none',
              'type' => 'UFix_12_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(11 downto 0)',
            'width' => 12,
          },
          'snap2in_adc_mkid_4x_user_data_i3' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'snap2in_adc_mkid_4x_snap2in_adc_mkid_4x_user_data_i3.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 3,
              'simulinkName' => 'snap2in/snap2in_adc_mkid_4x_user_data_i3',
              'source_block' => 'snap2in',
              'timingConstraint' => 'none',
              'type' => 'UFix_12_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(11 downto 0)',
            'width' => 12,
          },
          'snap2in_adc_mkid_4x_user_data_q0' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'snap2in_adc_mkid_4x_snap2in_adc_mkid_4x_user_data_q0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 4,
              'simulinkName' => 'snap2in/snap2in_adc_mkid_4x_user_data_q0',
              'source_block' => 'snap2in',
              'timingConstraint' => 'none',
              'type' => 'UFix_12_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(11 downto 0)',
            'width' => 12,
          },
          'snap2in_adc_mkid_4x_user_data_q1' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'snap2in_adc_mkid_4x_snap2in_adc_mkid_4x_user_data_q1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 5,
              'simulinkName' => 'snap2in/snap2in_adc_mkid_4x_user_data_q1',
              'source_block' => 'snap2in',
              'timingConstraint' => 'none',
              'type' => 'UFix_12_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(11 downto 0)',
            'width' => 12,
          },
          'snap2in_adc_mkid_4x_user_data_q2' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'snap2in_adc_mkid_4x_snap2in_adc_mkid_4x_user_data_q2.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 6,
              'simulinkName' => 'snap2in/snap2in_adc_mkid_4x_user_data_q2',
              'source_block' => 'snap2in',
              'timingConstraint' => 'none',
              'type' => 'UFix_12_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(11 downto 0)',
            'width' => 12,
          },
          'snap2in_adc_mkid_4x_user_data_q3' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'snap2in_adc_mkid_4x_snap2in_adc_mkid_4x_user_data_q3.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 7,
              'simulinkName' => 'snap2in/snap2in_adc_mkid_4x_user_data_q3',
              'source_block' => 'snap2in',
              'timingConstraint' => 'none',
              'type' => 'UFix_12_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(11 downto 0)',
            'width' => 12,
          },
          'snap2in_adc_mkid_4x_user_sync' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'snap2in_adc_mkid_4x_snap2in_adc_mkid_4x_user_sync.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'snap2in_adc_mkid_4x_user_sync',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'snap2in_adcsnap0_bram_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'snap2in_adcsnap0_bram_snap2in_adcsnap0_bram_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'snap2in/snap2in_adcsnap0_bram_addr',
              'source_block' => 'snap2in',
              'timingConstraint' => 'none',
              'type' => 'UFix_10_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
          'snap2in_adcsnap0_bram_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'snap2in_adcsnap0_bram_snap2in_adcsnap0_bram_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 1,
              'simulinkName' => 'snap2in/snap2in_adcsnap0_bram_data_in',
              'source_block' => 'snap2in',
              'timingConstraint' => 'none',
              'type' => 'UFix_128_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(127 downto 0)',
            'width' => 128,
          },
          'snap2in_adcsnap0_bram_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'snap2in_adcsnap0_bram_snap2in_adcsnap0_bram_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'snap2in_adcsnap0_bram_data_out',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'UFix_128_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(127 downto 0)',
            'width' => 128,
          },
          'snap2in_adcsnap0_bram_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'snap2in_adcsnap0_bram_snap2in_adcsnap0_bram_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 2,
              'simulinkName' => 'snap2in/snap2in_adcsnap0_bram_we',
              'source_block' => 'snap2in',
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'snap2in_adcsnap0_ctrl_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'snap2in_adcsnap0_ctrl_snap2in_adcsnap0_ctrl_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 8,
              'simulinkName' => 'snap2in/snap2in_adcsnap0_ctrl_user_data_out',
              'source_block' => 'snap2in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'snap2in_adcsnap0_status_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'snap2in_adcsnap0_status_snap2in_adcsnap0_status_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 3,
              'simulinkName' => 'snap2in/snap2in_adcsnap0_status_user_data_in',
              'source_block' => 'snap2in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'snap2in_adcsnap0_trig_offset_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'snap2in_adcsnap0_trig_offset_snap2in_adcsnap0_trig_offset_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 9,
              'simulinkName' => 'snap2in/snap2in_adcsnap0_trig_offset_user_data_out',
              'source_block' => 'snap2in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'snap2in_gpio1_gateway' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'snap2in_gpio1_snap2in_gpio1_gateway.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 5,
              'simulinkName' => 'snap2in/snap2in_gpio1_gateway',
              'source_block' => 'snap2in',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'snap2in_gpio2_gateway' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'snap2in_gpio2_snap2in_gpio2_gateway.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 6,
              'simulinkName' => 'snap2in/snap2in_gpio2_gateway',
              'source_block' => 'snap2in',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'snap2in_gpio3_gateway' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'snap2in_gpio3_snap2in_gpio3_gateway.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 7,
              'simulinkName' => 'snap2in/snap2in_gpio3_gateway',
              'source_block' => 'snap2in',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'snap2in_gpio_gateway' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'snap2in_gpio_snap2in_gpio_gateway.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 4,
              'simulinkName' => 'snap2in/snap2in_gpio_gateway',
              'source_block' => 'snap2in',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'snap2in',
    },
    'snap2in_adc_mkid_4x_user_data_i0' => {
      'connections' => {
        'snap2in_adc_mkid_4x_user_data_i0' => 'snap2in_adc_mkid_4x_user_data_i0_net',
      },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'snap2in_adc_mkid_4x_user_data_i0',
        'ports' => {
          'snap2in_adc_mkid_4x_user_data_i0' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'snap2in_adc_mkid_4x_snap2in_adc_mkid_4x_user_data_i0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'snap2in/adc_mkid_4x/snap2in_adc_mkid_4x_user_data_i0/snap2in_adc_mkid_4x_user_data_i0',
              'source_block' => 'snap2in/adc_mkid_4x/snap2in_adc_mkid_4x_user_data_i0',
              'timingConstraint' => 'none',
              'type' => 'UFix_12_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(11 downto 0)',
            'width' => 12,
          },
        },
      },
      'entityName' => 'snap2in_adc_mkid_4x_user_data_i0',
    },
    'snap2in_adc_mkid_4x_user_data_i1' => {
      'connections' => {
        'snap2in_adc_mkid_4x_user_data_i1' => 'snap2in_adc_mkid_4x_user_data_i1_net',
      },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'snap2in_adc_mkid_4x_user_data_i1',
        'ports' => {
          'snap2in_adc_mkid_4x_user_data_i1' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'snap2in_adc_mkid_4x_snap2in_adc_mkid_4x_user_data_i1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'snap2in/adc_mkid_4x/snap2in_adc_mkid_4x_user_data_i1/snap2in_adc_mkid_4x_user_data_i1',
              'source_block' => 'snap2in/adc_mkid_4x/snap2in_adc_mkid_4x_user_data_i1',
              'timingConstraint' => 'none',
              'type' => 'UFix_12_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(11 downto 0)',
            'width' => 12,
          },
        },
      },
      'entityName' => 'snap2in_adc_mkid_4x_user_data_i1',
    },
    'snap2in_adc_mkid_4x_user_data_i2' => {
      'connections' => {
        'snap2in_adc_mkid_4x_user_data_i2' => 'snap2in_adc_mkid_4x_user_data_i2_net',
      },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'snap2in_adc_mkid_4x_user_data_i2',
        'ports' => {
          'snap2in_adc_mkid_4x_user_data_i2' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'snap2in_adc_mkid_4x_snap2in_adc_mkid_4x_user_data_i2.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'snap2in/adc_mkid_4x/snap2in_adc_mkid_4x_user_data_i2/snap2in_adc_mkid_4x_user_data_i2',
              'source_block' => 'snap2in/adc_mkid_4x/snap2in_adc_mkid_4x_user_data_i2',
              'timingConstraint' => 'none',
              'type' => 'UFix_12_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(11 downto 0)',
            'width' => 12,
          },
        },
      },
      'entityName' => 'snap2in_adc_mkid_4x_user_data_i2',
    },
    'snap2in_adc_mkid_4x_user_data_i3' => {
      'connections' => {
        'snap2in_adc_mkid_4x_user_data_i3' => 'snap2in_adc_mkid_4x_user_data_i3_net',
      },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'snap2in_adc_mkid_4x_user_data_i3',
        'ports' => {
          'snap2in_adc_mkid_4x_user_data_i3' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'snap2in_adc_mkid_4x_snap2in_adc_mkid_4x_user_data_i3.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'snap2in/adc_mkid_4x/snap2in_adc_mkid_4x_user_data_i3/snap2in_adc_mkid_4x_user_data_i3',
              'source_block' => 'snap2in/adc_mkid_4x/snap2in_adc_mkid_4x_user_data_i3',
              'timingConstraint' => 'none',
              'type' => 'UFix_12_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(11 downto 0)',
            'width' => 12,
          },
        },
      },
      'entityName' => 'snap2in_adc_mkid_4x_user_data_i3',
    },
    'snap2in_adc_mkid_4x_user_data_q0' => {
      'connections' => {
        'snap2in_adc_mkid_4x_user_data_q0' => 'snap2in_adc_mkid_4x_user_data_q0_net',
      },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'snap2in_adc_mkid_4x_user_data_q0',
        'ports' => {
          'snap2in_adc_mkid_4x_user_data_q0' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'snap2in_adc_mkid_4x_snap2in_adc_mkid_4x_user_data_q0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'snap2in/adc_mkid_4x/snap2in_adc_mkid_4x_user_data_q0/snap2in_adc_mkid_4x_user_data_q0',
              'source_block' => 'snap2in/adc_mkid_4x/snap2in_adc_mkid_4x_user_data_q0',
              'timingConstraint' => 'none',
              'type' => 'UFix_12_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(11 downto 0)',
            'width' => 12,
          },
        },
      },
      'entityName' => 'snap2in_adc_mkid_4x_user_data_q0',
    },
    'snap2in_adc_mkid_4x_user_data_q1' => {
      'connections' => {
        'snap2in_adc_mkid_4x_user_data_q1' => 'snap2in_adc_mkid_4x_user_data_q1_net',
      },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'snap2in_adc_mkid_4x_user_data_q1',
        'ports' => {
          'snap2in_adc_mkid_4x_user_data_q1' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'snap2in_adc_mkid_4x_snap2in_adc_mkid_4x_user_data_q1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'snap2in/adc_mkid_4x/snap2in_adc_mkid_4x_user_data_q1/snap2in_adc_mkid_4x_user_data_q1',
              'source_block' => 'snap2in/adc_mkid_4x/snap2in_adc_mkid_4x_user_data_q1',
              'timingConstraint' => 'none',
              'type' => 'UFix_12_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(11 downto 0)',
            'width' => 12,
          },
        },
      },
      'entityName' => 'snap2in_adc_mkid_4x_user_data_q1',
    },
    'snap2in_adc_mkid_4x_user_data_q2' => {
      'connections' => {
        'snap2in_adc_mkid_4x_user_data_q2' => 'snap2in_adc_mkid_4x_user_data_q2_net',
      },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'snap2in_adc_mkid_4x_user_data_q2',
        'ports' => {
          'snap2in_adc_mkid_4x_user_data_q2' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'snap2in_adc_mkid_4x_snap2in_adc_mkid_4x_user_data_q2.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'snap2in/adc_mkid_4x/snap2in_adc_mkid_4x_user_data_q2/snap2in_adc_mkid_4x_user_data_q2',
              'source_block' => 'snap2in/adc_mkid_4x/snap2in_adc_mkid_4x_user_data_q2',
              'timingConstraint' => 'none',
              'type' => 'UFix_12_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(11 downto 0)',
            'width' => 12,
          },
        },
      },
      'entityName' => 'snap2in_adc_mkid_4x_user_data_q2',
    },
    'snap2in_adc_mkid_4x_user_data_q3' => {
      'connections' => {
        'snap2in_adc_mkid_4x_user_data_q3' => 'snap2in_adc_mkid_4x_user_data_q3_net',
      },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'snap2in_adc_mkid_4x_user_data_q3',
        'ports' => {
          'snap2in_adc_mkid_4x_user_data_q3' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'snap2in_adc_mkid_4x_snap2in_adc_mkid_4x_user_data_q3.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'snap2in/adc_mkid_4x/snap2in_adc_mkid_4x_user_data_q3/snap2in_adc_mkid_4x_user_data_q3',
              'source_block' => 'snap2in/adc_mkid_4x/snap2in_adc_mkid_4x_user_data_q3',
              'timingConstraint' => 'none',
              'type' => 'UFix_12_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(11 downto 0)',
            'width' => 12,
          },
        },
      },
      'entityName' => 'snap2in_adc_mkid_4x_user_data_q3',
    },
    'snap2in_adc_mkid_4x_user_sync' => {
      'connections' => {
        'snap2in_adc_mkid_4x_user_sync' => 'snap2in_adc_mkid_4x_user_sync_net',
      },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'snap2in_adc_mkid_4x_user_sync',
        'ports' => {
          'snap2in_adc_mkid_4x_user_sync' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'snap2in_adc_mkid_4x_snap2in_adc_mkid_4x_user_sync.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'snap2in_adc_mkid_4x_user_sync',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'snap2in_adc_mkid_4x_user_sync',
    },
    'snap2in_adcsnap0_bram_addr' => {
      'connections' => {
        'snap2in_adcsnap0_bram_addr' => 'snap2in_adcsnap0_bram_addr_net',
      },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'snap2in_adcsnap0_bram_addr',
        'ports' => {
          'snap2in_adcsnap0_bram_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'snap2in_adcsnap0_bram_snap2in_adcsnap0_bram_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'snap2in/adcsnap0/bram/snap2in_adcsnap0_bram_addr/snap2in_adcsnap0_bram_addr',
              'source_block' => 'snap2in/adcsnap0/bram/snap2in_adcsnap0_bram_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_10_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
        },
      },
      'entityName' => 'snap2in_adcsnap0_bram_addr',
    },
    'snap2in_adcsnap0_bram_data_in' => {
      'connections' => {
        'snap2in_adcsnap0_bram_data_in' => 'snap2in_adcsnap0_bram_data_in_net',
      },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'snap2in_adcsnap0_bram_data_in',
        'ports' => {
          'snap2in_adcsnap0_bram_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'snap2in_adcsnap0_bram_snap2in_adcsnap0_bram_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'snap2in/adcsnap0/bram/snap2in_adcsnap0_bram_data_in/snap2in_adcsnap0_bram_data_in',
              'source_block' => 'snap2in/adcsnap0/bram/snap2in_adcsnap0_bram_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_128_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(127 downto 0)',
            'width' => 128,
          },
        },
      },
      'entityName' => 'snap2in_adcsnap0_bram_data_in',
    },
    'snap2in_adcsnap0_bram_data_out' => {
      'connections' => {
        'snap2in_adcsnap0_bram_data_out' => 'snap2in_adcsnap0_bram_data_out_net',
      },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'snap2in_adcsnap0_bram_data_out',
        'ports' => {
          'snap2in_adcsnap0_bram_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'snap2in_adcsnap0_bram_snap2in_adcsnap0_bram_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'snap2in_adcsnap0_bram_data_out',
              'source_block' => '',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_128_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(127 downto 0)',
            'width' => 128,
          },
        },
      },
      'entityName' => 'snap2in_adcsnap0_bram_data_out',
    },
    'snap2in_adcsnap0_bram_we' => {
      'connections' => {
        'snap2in_adcsnap0_bram_we' => 'snap2in_adcsnap0_bram_we_net',
      },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'snap2in_adcsnap0_bram_we',
        'ports' => {
          'snap2in_adcsnap0_bram_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'snap2in_adcsnap0_bram_snap2in_adcsnap0_bram_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'snap2in/adcsnap0/bram/snap2in_adcsnap0_bram_we/snap2in_adcsnap0_bram_we',
              'source_block' => 'snap2in/adcsnap0/bram/snap2in_adcsnap0_bram_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'snap2in_adcsnap0_bram_we',
    },
    'snap2in_adcsnap0_ctrl_user_data_out' => {
      'connections' => {
        'snap2in_adcsnap0_ctrl_user_data_out' => 'snap2in_adcsnap0_ctrl_user_data_out_net',
      },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'snap2in_adcsnap0_ctrl_user_data_out',
        'ports' => {
          'snap2in_adcsnap0_ctrl_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'snap2in_adcsnap0_ctrl_snap2in_adcsnap0_ctrl_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'snap2in/adcsnap0/ctrl/snap2in_adcsnap0_ctrl_user_data_out/snap2in_adcsnap0_ctrl_user_data_out',
              'source_block' => 'snap2in/adcsnap0/ctrl/snap2in_adcsnap0_ctrl_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'snap2in_adcsnap0_ctrl_user_data_out',
    },
    'snap2in_adcsnap0_status_user_data_in' => {
      'connections' => {
        'snap2in_adcsnap0_status_user_data_in' => 'snap2in_adcsnap0_status_user_data_in_net',
      },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'snap2in_adcsnap0_status_user_data_in',
        'ports' => {
          'snap2in_adcsnap0_status_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'snap2in_adcsnap0_status_snap2in_adcsnap0_status_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'snap2in/adcsnap0/status/snap2in_adcsnap0_status_user_data_in/snap2in_adcsnap0_status_user_data_in',
              'source_block' => 'snap2in/adcsnap0/status/snap2in_adcsnap0_status_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'snap2in_adcsnap0_status_user_data_in',
    },
    'snap2in_adcsnap0_trig_offset_user_data_out' => {
      'connections' => {
        'snap2in_adcsnap0_trig_offset_user_data_out' => 'snap2in_adcsnap0_trig_offset_user_data_out_net',
      },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'snap2in_adcsnap0_trig_offset_user_data_out',
        'ports' => {
          'snap2in_adcsnap0_trig_offset_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'snap2in_adcsnap0_trig_offset_snap2in_adcsnap0_trig_offset_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'snap2in/adcsnap0/trig_offset/snap2in_adcsnap0_trig_offset_user_data_out/snap2in_adcsnap0_trig_offset_user_data_out',
              'source_block' => 'snap2in/adcsnap0/trig_offset/snap2in_adcsnap0_trig_offset_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'snap2in_adcsnap0_trig_offset_user_data_out',
    },
    'snap2in_gpio1_gateway' => {
      'connections' => {
        'snap2in_gpio1_gateway' => 'snap2in_gpio1_gateway_net',
      },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'snap2in_gpio1_gateway',
        'ports' => {
          'snap2in_gpio1_gateway' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'snap2in_gpio1_snap2in_gpio1_gateway.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'snap2in/gpio1/snap2in_gpio1_gateway/snap2in_gpio1_gateway',
              'source_block' => 'snap2in/gpio1/snap2in_gpio1_gateway',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'snap2in_gpio1_gateway',
    },
    'snap2in_gpio2_gateway' => {
      'connections' => {
        'snap2in_gpio2_gateway' => 'snap2in_gpio2_gateway_net',
      },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'snap2in_gpio2_gateway',
        'ports' => {
          'snap2in_gpio2_gateway' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'snap2in_gpio2_snap2in_gpio2_gateway.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'snap2in/gpio2/snap2in_gpio2_gateway/snap2in_gpio2_gateway',
              'source_block' => 'snap2in/gpio2/snap2in_gpio2_gateway',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'snap2in_gpio2_gateway',
    },
    'snap2in_gpio3_gateway' => {
      'connections' => {
        'snap2in_gpio3_gateway' => 'snap2in_gpio3_gateway_net',
      },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'snap2in_gpio3_gateway',
        'ports' => {
          'snap2in_gpio3_gateway' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'snap2in_gpio3_snap2in_gpio3_gateway.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'snap2in/gpio3/snap2in_gpio3_gateway/snap2in_gpio3_gateway',
              'source_block' => 'snap2in/gpio3/snap2in_gpio3_gateway',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'snap2in_gpio3_gateway',
    },
    'snap2in_gpio_gateway' => {
      'connections' => {
        'snap2in_gpio_gateway' => 'snap2in_gpio_gateway_net',
      },
      'entity' => {
        'attributes' => {
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'snap2in_gpio_gateway',
        'ports' => {
          'snap2in_gpio_gateway' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'snap2in_gpio_snap2in_gpio_gateway.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'snap2in/gpio/snap2in_gpio_gateway/snap2in_gpio_gateway',
              'source_block' => 'snap2in/gpio/snap2in_gpio_gateway',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'snap2in_gpio_gateway',
    },
  },
}
