Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date              : Sun Jun 28 18:26:57 2020
| Host              : DESKTOP-CKUVL5A running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file Top_wrapper_timing_summary_routed.rpt -pb Top_wrapper_timing_summary_routed.pb -rpx Top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : Top_wrapper
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.101        0.000                      0                30450        0.012        0.000                      0                30450        0.498        0.000                       0                 11258  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk_pl_0  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            0.101        0.000                      0                27390        0.012        0.000                      0                27390        0.498        0.000                       0                 11258  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 0.769        0.000                      0                 3060        0.208        0.000                      0                 3060  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.498ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/acc_reg[3123]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.642ns  (logic 0.166ns (4.558%)  route 3.476ns (95.442%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 5.507 - 4.000 ) 
    Source Clock Delay      (SCD):    1.773ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.610ns (routing 0.557ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.377ns (routing 0.500ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       1.610     1.773    Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/clk
    SLICE_X53Y145        FDRE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y145        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.849 r  Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/FSM_onehot_state_reg[5]/Q
                         net (fo=3337, routed)        3.427     5.276    Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/FSM_onehot_state_reg_n_0_[5]
    SLICE_X47Y36         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.090     5.366 r  Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/acc[3123]_i_1/O
                         net (fo=1, routed)           0.049     5.415    Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/p_1_in[3123]
    SLICE_X47Y36         FDRE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/acc_reg[3123]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     4.105    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.130 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       1.377     5.507    Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/clk
    SLICE_X47Y36         FDRE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/acc_reg[3123]/C
                         clock pessimism              0.090     5.597    
                         clock uncertainty           -0.106     5.491    
    SLICE_X47Y36         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     5.516    Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/acc_reg[3123]
  -------------------------------------------------------------------
                         required time                          5.516    
                         arrival time                          -5.415    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/acc_reg[3128]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.642ns  (logic 0.166ns (4.558%)  route 3.476ns (95.442%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 5.507 - 4.000 ) 
    Source Clock Delay      (SCD):    1.773ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.610ns (routing 0.557ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.377ns (routing 0.500ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       1.610     1.773    Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/clk
    SLICE_X53Y145        FDRE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y145        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.849 r  Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/FSM_onehot_state_reg[5]/Q
                         net (fo=3337, routed)        3.428     5.277    Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/FSM_onehot_state_reg_n_0_[5]
    SLICE_X47Y36         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090     5.367 r  Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/acc[3128]_i_1/O
                         net (fo=1, routed)           0.048     5.415    Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/p_1_in[3128]
    SLICE_X47Y36         FDRE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/acc_reg[3128]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     4.105    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.130 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       1.377     5.507    Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/clk
    SLICE_X47Y36         FDRE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/acc_reg[3128]/C
                         clock pessimism              0.090     5.597    
                         clock uncertainty           -0.106     5.491    
    SLICE_X47Y36         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     5.516    Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/acc_reg[3128]
  -------------------------------------------------------------------
                         required time                          5.516    
                         arrival time                          -5.415    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (required time - arrival time)
  Source:                 Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/acc_reg[2707]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 0.201ns (5.501%)  route 3.453ns (94.499%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 5.521 - 4.000 ) 
    Source Clock Delay      (SCD):    1.773ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.610ns (routing 0.557ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.500ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       1.610     1.773    Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/clk
    SLICE_X53Y145        FDRE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y145        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.852 r  Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/FSM_onehot_state_reg[6]/Q
                         net (fo=3338, routed)        3.381     5.233    Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/FSM_onehot_state_reg_n_0_[6]
    SLICE_X49Y59         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     5.355 r  Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/acc[2707]_i_1/O
                         net (fo=1, routed)           0.072     5.427    Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/p_1_in[2707]
    SLICE_X49Y59         FDRE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/acc_reg[2707]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     4.105    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.130 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       1.391     5.521    Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/clk
    SLICE_X49Y59         FDRE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/acc_reg[2707]/C
                         clock pessimism              0.090     5.611    
                         clock uncertainty           -0.106     5.505    
    SLICE_X49Y59         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     5.530    Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/acc_reg[2707]
  -------------------------------------------------------------------
                         required time                          5.530    
                         arrival time                          -5.427    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (required time - arrival time)
  Source:                 Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/acc_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.602ns  (logic 0.126ns (3.498%)  route 3.476ns (96.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 5.469 - 4.000 ) 
    Source Clock Delay      (SCD):    1.773ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.610ns (routing 0.557ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.339ns (routing 0.500ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       1.610     1.773    Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/clk
    SLICE_X53Y145        FDRE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y145        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.849 r  Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/FSM_onehot_state_reg[5]/Q
                         net (fo=3337, routed)        3.428     5.277    Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/PMULTs/sa4/out[1]
    SLICE_X39Y93         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050     5.327 r  Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/PMULTs/sa4/acc[63]_i_1__0/O
                         net (fo=1, routed)           0.048     5.375    Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/p_1_in[63]
    SLICE_X39Y93         FDRE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/acc_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     4.105    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.130 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       1.339     5.469    Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/clk
    SLICE_X39Y93         FDRE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/acc_reg[63]/C
                         clock pessimism              0.090     5.559    
                         clock uncertainty           -0.106     5.453    
    SLICE_X39Y93         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     5.478    Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/acc_reg[63]
  -------------------------------------------------------------------
                         required time                          5.478    
                         arrival time                          -5.375    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/acc_reg[106]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 0.224ns (6.255%)  route 3.357ns (93.745%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.464ns = ( 5.464 - 4.000 ) 
    Source Clock Delay      (SCD):    1.773ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.610ns (routing 0.557ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.334ns (routing 0.500ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       1.610     1.773    Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/clk
    SLICE_X53Y145        FDRE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y145        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.849 r  Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/FSM_onehot_state_reg[5]/Q
                         net (fo=3337, routed)        3.308     5.157    Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/PMULTs/sa8/out[1]
    SLICE_X38Y94         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     5.305 r  Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/PMULTs/sa8/acc[106]_i_1/O
                         net (fo=1, routed)           0.049     5.354    Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/p_1_in[106]
    SLICE_X38Y94         FDRE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/acc_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     4.105    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.130 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       1.334     5.464    Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/clk
    SLICE_X38Y94         FDRE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/acc_reg[106]/C
                         clock pessimism              0.090     5.554    
                         clock uncertainty           -0.106     5.448    
    SLICE_X38Y94         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     5.473    Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/acc_reg[106]
  -------------------------------------------------------------------
                         required time                          5.473    
                         arrival time                          -5.354    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.124ns  (required time - arrival time)
  Source:                 Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/acc_reg[2925]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.633ns  (logic 0.201ns (5.533%)  route 3.432ns (94.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 5.521 - 4.000 ) 
    Source Clock Delay      (SCD):    1.773ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.610ns (routing 0.557ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.500ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       1.610     1.773    Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/clk
    SLICE_X53Y145        FDRE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y145        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.852 r  Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/FSM_onehot_state_reg[6]/Q
                         net (fo=3338, routed)        3.383     5.235    Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/FSM_onehot_state_reg_n_0_[6]
    SLICE_X48Y59         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     5.357 r  Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/acc[2925]_i_1/O
                         net (fo=1, routed)           0.049     5.406    Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/p_1_in[2925]
    SLICE_X48Y59         FDRE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/acc_reg[2925]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     4.105    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.130 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       1.391     5.521    Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/clk
    SLICE_X48Y59         FDRE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/acc_reg[2925]/C
                         clock pessimism              0.090     5.611    
                         clock uncertainty           -0.106     5.505    
    SLICE_X48Y59         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     5.530    Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/acc_reg[2925]
  -------------------------------------------------------------------
                         required time                          5.530    
                         arrival time                          -5.406    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (required time - arrival time)
  Source:                 Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/acc_reg[104]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 0.222ns (6.210%)  route 3.353ns (93.790%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.464ns = ( 5.464 - 4.000 ) 
    Source Clock Delay      (SCD):    1.773ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.610ns (routing 0.557ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.334ns (routing 0.500ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       1.610     1.773    Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/clk
    SLICE_X53Y145        FDRE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y145        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.849 r  Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/FSM_onehot_state_reg[5]/Q
                         net (fo=3337, routed)        3.304     5.153    Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/PMULTs/sa8/out[1]
    SLICE_X38Y94         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.146     5.299 r  Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/PMULTs/sa8/acc[104]_i_1/O
                         net (fo=1, routed)           0.049     5.348    Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/p_1_in[104]
    SLICE_X38Y94         FDRE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/acc_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     4.105    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.130 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       1.334     5.464    Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/clk
    SLICE_X38Y94         FDRE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/acc_reg[104]/C
                         clock pessimism              0.090     5.554    
                         clock uncertainty           -0.106     5.448    
    SLICE_X38Y94         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     5.473    Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/acc_reg[104]
  -------------------------------------------------------------------
                         required time                          5.473    
                         arrival time                          -5.348    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/acc_reg[3070]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.622ns  (logic 0.200ns (5.522%)  route 3.422ns (94.478%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 5.512 - 4.000 ) 
    Source Clock Delay      (SCD):    1.773ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.610ns (routing 0.557ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.382ns (routing 0.500ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       1.610     1.773    Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/clk
    SLICE_X53Y145        FDRE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y145        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.849 r  Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/FSM_onehot_state_reg[5]/Q
                         net (fo=3337, routed)        3.371     5.220    Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/FSM_onehot_state_reg_n_0_[5]
    SLICE_X47Y34         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     5.344 r  Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/acc[3070]_i_1/O
                         net (fo=1, routed)           0.051     5.395    Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/p_1_in[3070]
    SLICE_X47Y34         FDRE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/acc_reg[3070]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     4.105    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.130 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       1.382     5.512    Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/clk
    SLICE_X47Y34         FDRE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/acc_reg[3070]/C
                         clock pessimism              0.090     5.602    
                         clock uncertainty           -0.106     5.496    
    SLICE_X47Y34         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     5.521    Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/acc_reg[3070]
  -------------------------------------------------------------------
                         required time                          5.521    
                         arrival time                          -5.395    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (required time - arrival time)
  Source:                 Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/acc_reg[3079]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.616ns  (logic 0.165ns (4.563%)  route 3.451ns (95.437%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 5.508 - 4.000 ) 
    Source Clock Delay      (SCD):    1.773ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.610ns (routing 0.557ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.378ns (routing 0.500ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       1.610     1.773    Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/clk
    SLICE_X53Y145        FDRE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y145        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     1.849 r  Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/FSM_onehot_state_reg[5]/Q
                         net (fo=3337, routed)        3.392     5.241    Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/FSM_onehot_state_reg_n_0_[5]
    SLICE_X49Y33         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.089     5.330 r  Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/acc[3079]_i_1/O
                         net (fo=1, routed)           0.059     5.389    Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/p_1_in[3079]
    SLICE_X49Y33         FDRE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/acc_reg[3079]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     4.105    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.130 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       1.378     5.508    Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/clk
    SLICE_X49Y33         FDRE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/acc_reg[3079]/C
                         clock pessimism              0.090     5.598    
                         clock uncertainty           -0.106     5.492    
    SLICE_X49Y33         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     5.517    Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/acc_reg[3079]
  -------------------------------------------------------------------
                         required time                          5.517    
                         arrival time                          -5.389    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/acc_reg[2704]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 0.132ns (3.631%)  route 3.503ns (96.369%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 5.528 - 4.000 ) 
    Source Clock Delay      (SCD):    1.773ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.610ns (routing 0.557ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.398ns (routing 0.500ns, distribution 0.898ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       1.610     1.773    Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/clk
    SLICE_X53Y145        FDRE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y145        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     1.852 r  Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/FSM_onehot_state_reg[6]/Q
                         net (fo=3338, routed)        3.445     5.297    Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/FSM_onehot_state_reg_n_0_[6]
    SLICE_X52Y59         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     5.350 r  Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/acc[2704]_i_1/O
                         net (fo=1, routed)           0.058     5.408    Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/p_1_in[2704]
    SLICE_X52Y59         FDRE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/acc_reg[2704]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     4.105    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.130 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       1.398     5.528    Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/clk
    SLICE_X52Y59         FDRE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/acc_reg[2704]/C
                         clock pessimism              0.090     5.618    
                         clock uncertainty           -0.106     5.512    
    SLICE_X52Y59         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     5.537    Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/acc_reg[2704]
  -------------------------------------------------------------------
                         required time                          5.537    
                         arrival time                          -5.408    
  -------------------------------------------------------------------
                         slack                                  0.129    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/acc_reg[1273]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/acc_reg[1221]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.081ns (30.337%)  route 0.186ns (69.663%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      1.388ns (routing 0.500ns, distribution 0.888ns)
  Clock Net Delay (Destination): 1.640ns (routing 0.557ns, distribution 1.083ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       1.388     1.518    Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/clk
    SLICE_X54Y117        FDRE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/acc_reg[1273]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y117        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.577 r  Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/acc_reg[1273]/Q
                         net (fo=2, routed)           0.163     1.740    Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/acc[1273]
    SLICE_X54Y124        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.022     1.762 r  Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/acc[1221]_i_1/O
                         net (fo=1, routed)           0.023     1.785    Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/p_1_in[1221]
    SLICE_X54Y124        FDRE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/acc_reg[1221]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       1.640     1.803    Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/clk
    SLICE_X54Y124        FDRE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/acc_reg[1221]/C
                         clock pessimism             -0.090     1.713    
    SLICE_X54Y124        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     1.773    Top_i/ComputeCoreWrapper_0/inst/CORE/VMUL0/PMUL0/acc_reg[1221]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 Top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.058ns (44.275%)  route 0.073ns (55.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.761ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      1.363ns (routing 0.500ns, distribution 0.863ns)
  Clock Net Delay (Destination): 1.598ns (routing 0.557ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       1.363     1.493    Top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X37Y25         FDRE                                         r  Top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     1.551 r  Top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]/Q
                         net (fo=1, routed)           0.073     1.624    Top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X37Y23         SRL16E                                       r  Top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       1.598     1.761    Top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X37Y23         SRL16E                                       r  Top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/CLK
                         clock pessimism             -0.192     1.569    
    SLICE_X37Y23         SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.032     1.601    Top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 Top_i/ComputeCoreWrapper_0/inst/CORE/unpack0/m_buffer_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Top_i/ComputeCoreWrapper_0/inst/CORE/unpack0/m_buffer_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.000%)  route 0.039ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.107ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      0.867ns (routing 0.306ns, distribution 0.561ns)
  Clock Net Delay (Destination): 0.991ns (routing 0.347ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       0.867     0.960    Top_i/ComputeCoreWrapper_0/inst/CORE/unpack0/clk
    SLICE_X45Y30         FDRE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/unpack0/m_buffer_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.999 r  Top_i/ComputeCoreWrapper_0/inst/CORE/unpack0/m_buffer_reg[52]/Q
                         net (fo=2, routed)           0.039     1.038    Top_i/ComputeCoreWrapper_0/inst/CORE/unpack0/m_buffer_reg[52]_0[27]
    SLICE_X45Y30         FDRE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/unpack0/m_buffer_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       0.991     1.107    Top_i/ComputeCoreWrapper_0/inst/CORE/unpack0/clk
    SLICE_X45Y30         FDRE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/unpack0/m_buffer_reg[48]/C
                         clock pessimism             -0.141     0.966    
    SLICE_X45Y30         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.012    Top_i/ComputeCoreWrapper_0/inst/CORE/unpack0/m_buffer_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 Top_i/ComputeCoreWrapper_0/inst/CORE/unpack0/m_buffer_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Top_i/ComputeCoreWrapper_0/inst/CORE/unpack0/m_buffer_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.080ns  (logic 0.039ns (48.750%)  route 0.041ns (51.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.105ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      0.866ns (routing 0.306ns, distribution 0.560ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.347ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       0.866     0.959    Top_i/ComputeCoreWrapper_0/inst/CORE/unpack0/clk
    SLICE_X47Y32         FDRE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/unpack0/m_buffer_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.998 r  Top_i/ComputeCoreWrapper_0/inst/CORE/unpack0/m_buffer_reg[36]/Q
                         net (fo=2, routed)           0.041     1.039    Top_i/ComputeCoreWrapper_0/inst/CORE/unpack0/m_buffer_reg[52]_0[18]
    SLICE_X47Y32         FDRE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/unpack0/m_buffer_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       0.989     1.105    Top_i/ComputeCoreWrapper_0/inst/CORE/unpack0/clk
    SLICE_X47Y32         FDRE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/unpack0/m_buffer_reg[32]/C
                         clock pessimism             -0.140     0.965    
    SLICE_X47Y32         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.011    Top_i/ComputeCoreWrapper_0/inst/CORE/unpack0/m_buffer_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 Top_i/ComputeCoreWrapper_0/inst/CORE/AddPack0/buffer_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Top_i/ComputeCoreWrapper_0/inst/CORE/AddPack0/buffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.058ns (30.526%)  route 0.132ns (69.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.752ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.376ns (routing 0.500ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.589ns (routing 0.557ns, distribution 1.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       1.376     1.506    Top_i/ComputeCoreWrapper_0/inst/CORE/AddPack0/clk
    SLICE_X48Y35         FDRE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/AddPack0/buffer_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y35         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.564 r  Top_i/ComputeCoreWrapper_0/inst/CORE/AddPack0/buffer_reg[17]/Q
                         net (fo=2, routed)           0.132     1.696    Top_i/ComputeCoreWrapper_0/inst/CORE/AddPack0/D[1]
    SLICE_X47Y35         FDRE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/AddPack0/buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       1.589     1.752    Top_i/ComputeCoreWrapper_0/inst/CORE/AddPack0/clk
    SLICE_X47Y35         FDRE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/AddPack0/buffer_reg[1]/C
                         clock pessimism             -0.144     1.608    
    SLICE_X47Y35         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     1.668    Top_i/ComputeCoreWrapper_0/inst/CORE/AddPack0/buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/buffer_data_reg[620]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/buffer_data_reg[556]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.093ns (39.574%)  route 0.142ns (60.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.851ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      1.429ns (routing 0.500ns, distribution 0.929ns)
  Clock Net Delay (Destination): 1.688ns (routing 0.557ns, distribution 1.131ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       1.429     1.559    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/clk
    SLICE_X54Y169        FDCE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/buffer_data_reg[620]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y169        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.617 r  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/buffer_data_reg[620]/Q
                         net (fo=3, routed)           0.118     1.735    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/din_buffer_out[556]
    SLICE_X57Y169        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     1.770 r  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/buffer_data[556]_i_1/O
                         net (fo=1, routed)           0.024     1.794    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/buffer_data[556]_i_1_n_0
    SLICE_X57Y169        FDCE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/buffer_data_reg[556]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       1.688     1.851    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/clk
    SLICE_X57Y169        FDCE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/buffer_data_reg[556]/C
                         clock pessimism             -0.147     1.704    
    SLICE_X57Y169        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.060     1.764    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/buffer_data_reg[556]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 Top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.060ns (45.802%)  route 0.071ns (54.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.749ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      1.390ns (routing 0.500ns, distribution 0.890ns)
  Clock Net Delay (Destination): 1.586ns (routing 0.557ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       1.390     1.520    Top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X36Y128        FDRE                                         r  Top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y128        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.580 r  Top_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[3]/Q
                         net (fo=8, routed)           0.071     1.651    Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[3]
    SLICE_X36Y126        FDRE                                         r  Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       1.586     1.749    Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X36Y126        FDRE                                         r  Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[67]/C
                         clock pessimism             -0.192     1.557    
    SLICE_X36Y126        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.619    Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[67]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 Top_i/ComputeCoreWrapper_0/inst/CORE/unpack0/m_buffer_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Top_i/ComputeCoreWrapper_0/inst/CORE/unpack0/m_buffer_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.084ns  (logic 0.039ns (46.429%)  route 0.045ns (53.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.107ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      0.867ns (routing 0.306ns, distribution 0.561ns)
  Clock Net Delay (Destination): 0.991ns (routing 0.347ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       0.867     0.960    Top_i/ComputeCoreWrapper_0/inst/CORE/unpack0/clk
    SLICE_X45Y30         FDRE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/unpack0/m_buffer_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.999 r  Top_i/ComputeCoreWrapper_0/inst/CORE/unpack0/m_buffer_reg[56]/Q
                         net (fo=2, routed)           0.045     1.044    Top_i/ComputeCoreWrapper_0/inst/CORE/unpack0/m_buffer_reg[52]_0[30]
    SLICE_X45Y30         FDRE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/unpack0/m_buffer_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       0.991     1.107    Top_i/ComputeCoreWrapper_0/inst/CORE/unpack0/clk
    SLICE_X45Y30         FDRE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/unpack0/m_buffer_reg[52]/C
                         clock pessimism             -0.141     0.966    
    SLICE_X45Y30         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.012    Top_i/ComputeCoreWrapper_0/inst/CORE/unpack0/m_buffer_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.044    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/reg_data_reg[2][2][27]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/buffer_data_reg[795]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.052ns (42.276%)  route 0.071ns (57.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.113ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.877ns (routing 0.306ns, distribution 0.571ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.347ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       0.877     0.970    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/clk
    SLICE_X40Y171        FDCE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/reg_data_reg[2][2][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y171        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.008 r  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/reg_data_reg[2][2][27]/Q
                         net (fo=2, routed)           0.053     1.061    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/reg_data_reg[2][2][63][27]
    SLICE_X39Y171        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.014     1.075 r  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/buffer_data[795]_i_1/O
                         net (fo=1, routed)           0.018     1.093    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/buffer_data[795]_i_1_n_0
    SLICE_X39Y171        FDCE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/buffer_data_reg[795]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       0.997     1.113    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/clk
    SLICE_X39Y171        FDCE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/buffer_data_reg[795]/C
                         clock pessimism             -0.098     1.015    
    SLICE_X39Y171        FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.046     1.061    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/buffer_data_reg[795]
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.093    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.061ns (30.348%)  route 0.140ns (69.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.766ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      1.385ns (routing 0.500ns, distribution 0.885ns)
  Clock Net Delay (Destination): 1.603ns (routing 0.557ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     0.105    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.130 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       1.385     1.515    Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X36Y168        FDPE                                         r  Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y168        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.576 r  Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/Q
                         net (fo=7, routed)           0.140     1.716    Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X37Y168        FDCE                                         r  Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       1.603     1.766    Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X37Y168        FDCE                                         r  Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.145     1.621    
    SLICE_X37Y168        FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     1.683    Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.003         4.000       0.997      PS8_X0Y0       Top_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         4.000       2.645      RAMB36_X5Y7    Top_i/ComputeCoreWrapper_0/inst/CORE/BR/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         4.000       2.645      RAMB36_X5Y7    Top_i/ComputeCoreWrapper_0/inst/CORE/BR/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         4.000       2.645      RAMB36_X5Y6    Top_i/ComputeCoreWrapper_0/inst/CORE/BR/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         4.000       2.645      RAMB36_X5Y6    Top_i/ComputeCoreWrapper_0/inst/CORE/BR/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         4.000       2.936      SLICE_X37Y154  Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         4.000       2.936      SLICE_X37Y154  Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         4.000       2.936      SLICE_X37Y154  Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         4.000       2.936      SLICE_X37Y154  Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         4.000       2.936      SLICE_X37Y154  Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.502         2.000       0.498      PS8_X0Y0       Top_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.502         2.000       0.498      PS8_X0Y0       Top_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.000       1.458      RAMB36_X5Y6    Top_i/ComputeCoreWrapper_0/inst/CORE/BR/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X5Y7    Top_i/ComputeCoreWrapper_0/inst/CORE/BR/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X5Y7    Top_i/ComputeCoreWrapper_0/inst/CORE/BR/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.000       1.458      RAMB36_X5Y7    Top_i/ComputeCoreWrapper_0/inst/CORE/BR/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.000       1.458      RAMB36_X5Y6    Top_i/ComputeCoreWrapper_0/inst/CORE/BR/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.000       1.458      RAMB36_X5Y7    Top_i/ComputeCoreWrapper_0/inst/CORE/BR/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X5Y6    Top_i/ComputeCoreWrapper_0/inst/CORE/BR/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X5Y6    Top_i/ComputeCoreWrapper_0/inst/CORE/BR/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.502         2.000       0.498      PS8_X0Y0       Top_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.502         2.000       0.498      PS8_X0Y0       Top_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.000       1.458      RAMB36_X5Y7    Top_i/ComputeCoreWrapper_0/inst/CORE/BR/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X5Y6    Top_i/ComputeCoreWrapper_0/inst/CORE/BR/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X5Y7    Top_i/ComputeCoreWrapper_0/inst/CORE/BR/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X5Y7    Top_i/ComputeCoreWrapper_0/inst/CORE/BR/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.000       1.458      RAMB36_X5Y7    Top_i/ComputeCoreWrapper_0/inst/CORE/BR/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X5Y6    Top_i/ComputeCoreWrapper_0/inst/CORE/BR/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.000       1.458      RAMB36_X5Y6    Top_i/ComputeCoreWrapper_0/inst/CORE/BR/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.000       1.458      RAMB36_X5Y6    Top_i/ComputeCoreWrapper_0/inst/CORE/BR/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.769ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.769ns  (required time - arrival time)
  Source:                 Top_i/ComputeCoreWrapper_0/inst/CORE/SH/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/buffer_data_reg[1112]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.000ns  (logic 0.157ns (5.233%)  route 2.843ns (94.767%))
  Logic Levels:           2  (BUFGCE=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 5.547 - 4.000 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.587ns (routing 0.557ns, distribution 1.030ns)
  Clock Net Delay (Destination): 1.417ns (routing 0.500ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       1.587     1.750    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/clk
    SLICE_X41Y147        FDRE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y147        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.828 r  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/FSM_onehot_state_reg[2]/Q
                         net (fo=10, routed)          0.332     2.160    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/out[1]
    SLICE_X40Y144        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     2.211 f  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=1, routed)           1.488     3.699    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/dout_buffer_out_valid_reg_0_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.727 f  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/mode_i_2_bufg_place/O
                         net (fo=2964, routed)        1.023     4.750    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/dout_buffer_out_valid_reg_0
    SLICE_X41Y176        FDCE                                         f  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/buffer_data_reg[1112]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     4.105    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.130 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       1.417     5.547    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/clk
    SLICE_X41Y176        FDCE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/buffer_data_reg[1112]/C
                         clock pessimism              0.144     5.691    
                         clock uncertainty           -0.106     5.585    
    SLICE_X41Y176        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     5.519    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/buffer_data_reg[1112]
  -------------------------------------------------------------------
                         required time                          5.519    
                         arrival time                          -4.750    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.769ns  (required time - arrival time)
  Source:                 Top_i/ComputeCoreWrapper_0/inst/CORE/SH/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/buffer_data_reg[259]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.000ns  (logic 0.157ns (5.233%)  route 2.843ns (94.767%))
  Logic Levels:           2  (BUFGCE=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 5.547 - 4.000 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.587ns (routing 0.557ns, distribution 1.030ns)
  Clock Net Delay (Destination): 1.417ns (routing 0.500ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       1.587     1.750    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/clk
    SLICE_X41Y147        FDRE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y147        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.828 r  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/FSM_onehot_state_reg[2]/Q
                         net (fo=10, routed)          0.332     2.160    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/out[1]
    SLICE_X40Y144        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     2.211 f  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=1, routed)           1.488     3.699    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/dout_buffer_out_valid_reg_0_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.727 f  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/mode_i_2_bufg_place/O
                         net (fo=2964, routed)        1.023     4.750    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/dout_buffer_out_valid_reg_0
    SLICE_X41Y176        FDCE                                         f  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/buffer_data_reg[259]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     4.105    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.130 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       1.417     5.547    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/clk
    SLICE_X41Y176        FDCE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/buffer_data_reg[259]/C
                         clock pessimism              0.144     5.691    
                         clock uncertainty           -0.106     5.585    
    SLICE_X41Y176        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     5.519    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/buffer_data_reg[259]
  -------------------------------------------------------------------
                         required time                          5.519    
                         arrival time                          -4.750    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.769ns  (required time - arrival time)
  Source:                 Top_i/ComputeCoreWrapper_0/inst/CORE/SH/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/buffer_data_reg[322]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.000ns  (logic 0.157ns (5.233%)  route 2.843ns (94.767%))
  Logic Levels:           2  (BUFGCE=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 5.547 - 4.000 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.587ns (routing 0.557ns, distribution 1.030ns)
  Clock Net Delay (Destination): 1.417ns (routing 0.500ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       1.587     1.750    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/clk
    SLICE_X41Y147        FDRE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y147        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.828 r  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/FSM_onehot_state_reg[2]/Q
                         net (fo=10, routed)          0.332     2.160    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/out[1]
    SLICE_X40Y144        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     2.211 f  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=1, routed)           1.488     3.699    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/dout_buffer_out_valid_reg_0_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.727 f  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/mode_i_2_bufg_place/O
                         net (fo=2964, routed)        1.023     4.750    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/dout_buffer_out_valid_reg_0
    SLICE_X41Y177        FDCE                                         f  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/buffer_data_reg[322]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     4.105    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.130 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       1.417     5.547    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/clk
    SLICE_X41Y177        FDCE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/buffer_data_reg[322]/C
                         clock pessimism              0.144     5.691    
                         clock uncertainty           -0.106     5.585    
    SLICE_X41Y177        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     5.519    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/buffer_data_reg[322]
  -------------------------------------------------------------------
                         required time                          5.519    
                         arrival time                          -4.750    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.769ns  (required time - arrival time)
  Source:                 Top_i/ComputeCoreWrapper_0/inst/CORE/SH/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/buffer_data_reg[386]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.000ns  (logic 0.157ns (5.233%)  route 2.843ns (94.767%))
  Logic Levels:           2  (BUFGCE=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 5.547 - 4.000 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.587ns (routing 0.557ns, distribution 1.030ns)
  Clock Net Delay (Destination): 1.417ns (routing 0.500ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       1.587     1.750    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/clk
    SLICE_X41Y147        FDRE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y147        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.828 r  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/FSM_onehot_state_reg[2]/Q
                         net (fo=10, routed)          0.332     2.160    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/out[1]
    SLICE_X40Y144        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     2.211 f  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=1, routed)           1.488     3.699    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/dout_buffer_out_valid_reg_0_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.727 f  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/mode_i_2_bufg_place/O
                         net (fo=2964, routed)        1.023     4.750    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/dout_buffer_out_valid_reg_0
    SLICE_X41Y177        FDCE                                         f  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/buffer_data_reg[386]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     4.105    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.130 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       1.417     5.547    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/clk
    SLICE_X41Y177        FDCE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/buffer_data_reg[386]/C
                         clock pessimism              0.144     5.691    
                         clock uncertainty           -0.106     5.585    
    SLICE_X41Y177        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     5.519    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/buffer_data_reg[386]
  -------------------------------------------------------------------
                         required time                          5.519    
                         arrival time                          -4.750    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.769ns  (required time - arrival time)
  Source:                 Top_i/ComputeCoreWrapper_0/inst/CORE/SH/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/buffer_data_reg[843]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.000ns  (logic 0.157ns (5.233%)  route 2.843ns (94.767%))
  Logic Levels:           2  (BUFGCE=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 5.547 - 4.000 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.587ns (routing 0.557ns, distribution 1.030ns)
  Clock Net Delay (Destination): 1.417ns (routing 0.500ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       1.587     1.750    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/clk
    SLICE_X41Y147        FDRE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y147        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.828 r  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/FSM_onehot_state_reg[2]/Q
                         net (fo=10, routed)          0.332     2.160    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/out[1]
    SLICE_X40Y144        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     2.211 f  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=1, routed)           1.488     3.699    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/dout_buffer_out_valid_reg_0_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.727 f  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/mode_i_2_bufg_place/O
                         net (fo=2964, routed)        1.023     4.750    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/dout_buffer_out_valid_reg_0
    SLICE_X41Y179        FDCE                                         f  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/buffer_data_reg[843]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     4.105    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.130 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       1.417     5.547    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/clk
    SLICE_X41Y179        FDCE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/buffer_data_reg[843]/C
                         clock pessimism              0.144     5.691    
                         clock uncertainty           -0.106     5.585    
    SLICE_X41Y179        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     5.519    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/buffer_data_reg[843]
  -------------------------------------------------------------------
                         required time                          5.519    
                         arrival time                          -4.750    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.769ns  (required time - arrival time)
  Source:                 Top_i/ComputeCoreWrapper_0/inst/CORE/SH/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/buffer_data_reg[907]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.000ns  (logic 0.157ns (5.233%)  route 2.843ns (94.767%))
  Logic Levels:           2  (BUFGCE=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.547ns = ( 5.547 - 4.000 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.587ns (routing 0.557ns, distribution 1.030ns)
  Clock Net Delay (Destination): 1.417ns (routing 0.500ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       1.587     1.750    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/clk
    SLICE_X41Y147        FDRE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y147        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.828 r  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/FSM_onehot_state_reg[2]/Q
                         net (fo=10, routed)          0.332     2.160    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/out[1]
    SLICE_X40Y144        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     2.211 f  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=1, routed)           1.488     3.699    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/dout_buffer_out_valid_reg_0_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.727 f  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/mode_i_2_bufg_place/O
                         net (fo=2964, routed)        1.023     4.750    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/dout_buffer_out_valid_reg_0
    SLICE_X41Y179        FDCE                                         f  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/buffer_data_reg[907]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     4.105    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.130 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       1.417     5.547    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/clk
    SLICE_X41Y179        FDCE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/buffer_data_reg[907]/C
                         clock pessimism              0.144     5.691    
                         clock uncertainty           -0.106     5.585    
    SLICE_X41Y179        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     5.519    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/buffer_data_reg[907]
  -------------------------------------------------------------------
                         required time                          5.519    
                         arrival time                          -4.750    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.769ns  (required time - arrival time)
  Source:                 Top_i/ComputeCoreWrapper_0/inst/CORE/SH/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/reg_data_reg[2][0][11]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 0.157ns (5.237%)  route 2.841ns (94.763%))
  Logic Levels:           2  (BUFGCE=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 5.545 - 4.000 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.587ns (routing 0.557ns, distribution 1.030ns)
  Clock Net Delay (Destination): 1.415ns (routing 0.500ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       1.587     1.750    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/clk
    SLICE_X41Y147        FDRE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y147        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.828 r  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/FSM_onehot_state_reg[2]/Q
                         net (fo=10, routed)          0.332     2.160    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/out[1]
    SLICE_X40Y144        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     2.211 f  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=1, routed)           1.488     3.699    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/dout_buffer_out_valid_reg_0_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.727 f  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/mode_i_2_bufg_place/O
                         net (fo=2964, routed)        1.021     4.748    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in_n_8
    SLICE_X41Y170        FDCE                                         f  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/reg_data_reg[2][0][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     4.105    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.130 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       1.415     5.545    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/clk
    SLICE_X41Y170        FDCE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/reg_data_reg[2][0][11]/C
                         clock pessimism              0.144     5.689    
                         clock uncertainty           -0.106     5.583    
    SLICE_X41Y170        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     5.517    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/reg_data_reg[2][0][11]
  -------------------------------------------------------------------
                         required time                          5.517    
                         arrival time                          -4.748    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.769ns  (required time - arrival time)
  Source:                 Top_i/ComputeCoreWrapper_0/inst/CORE/SH/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/reg_data_reg[2][1][11]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 0.157ns (5.237%)  route 2.841ns (94.763%))
  Logic Levels:           2  (BUFGCE=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 5.545 - 4.000 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.587ns (routing 0.557ns, distribution 1.030ns)
  Clock Net Delay (Destination): 1.415ns (routing 0.500ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       1.587     1.750    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/clk
    SLICE_X41Y147        FDRE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y147        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.828 r  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/FSM_onehot_state_reg[2]/Q
                         net (fo=10, routed)          0.332     2.160    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/out[1]
    SLICE_X40Y144        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     2.211 f  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=1, routed)           1.488     3.699    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/dout_buffer_out_valid_reg_0_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.727 f  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/mode_i_2_bufg_place/O
                         net (fo=2964, routed)        1.021     4.748    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in_n_8
    SLICE_X41Y170        FDCE                                         f  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/reg_data_reg[2][1][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     4.105    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.130 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       1.415     5.545    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/clk
    SLICE_X41Y170        FDCE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/reg_data_reg[2][1][11]/C
                         clock pessimism              0.144     5.689    
                         clock uncertainty           -0.106     5.583    
    SLICE_X41Y170        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     5.517    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/reg_data_reg[2][1][11]
  -------------------------------------------------------------------
                         required time                          5.517    
                         arrival time                          -4.748    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.769ns  (required time - arrival time)
  Source:                 Top_i/ComputeCoreWrapper_0/inst/CORE/SH/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/buffer_data_reg[261]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.157ns (5.239%)  route 2.840ns (94.761%))
  Logic Levels:           2  (BUFGCE=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 5.544 - 4.000 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.587ns (routing 0.557ns, distribution 1.030ns)
  Clock Net Delay (Destination): 1.414ns (routing 0.500ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       1.587     1.750    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/clk
    SLICE_X41Y147        FDRE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y147        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.828 r  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/FSM_onehot_state_reg[2]/Q
                         net (fo=10, routed)          0.332     2.160    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/out[1]
    SLICE_X40Y144        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     2.211 f  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=1, routed)           1.488     3.699    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/dout_buffer_out_valid_reg_0_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.727 f  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/mode_i_2_bufg_place/O
                         net (fo=2964, routed)        1.020     4.747    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/dout_buffer_out_valid_reg_0
    SLICE_X41Y168        FDCE                                         f  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/buffer_data_reg[261]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     4.105    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.130 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       1.414     5.544    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/clk
    SLICE_X41Y168        FDCE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/buffer_data_reg[261]/C
                         clock pessimism              0.144     5.688    
                         clock uncertainty           -0.106     5.582    
    SLICE_X41Y168        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     5.516    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/buffer_data_reg[261]
  -------------------------------------------------------------------
                         required time                          5.516    
                         arrival time                          -4.747    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.769ns  (required time - arrival time)
  Source:                 Top_i/ComputeCoreWrapper_0/inst/CORE/SH/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/buffer_data_reg[715]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pl_0 rise@4.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.157ns (5.239%)  route 2.840ns (94.761%))
  Logic Levels:           2  (BUFGCE=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 5.544 - 4.000 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.587ns (routing 0.557ns, distribution 1.030ns)
  Clock Net Delay (Destination): 1.414ns (routing 0.500ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.135     0.135    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.163 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       1.587     1.750    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/clk
    SLICE_X41Y147        FDRE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y147        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     1.828 r  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/FSM_onehot_state_reg[2]/Q
                         net (fo=10, routed)          0.332     2.160    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/out[1]
    SLICE_X40Y144        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     2.211 f  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/mode_i_2/O
                         net (fo=1, routed)           1.488     3.699    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/dout_buffer_out_valid_reg_0_bufg_place
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.727 f  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/mode_i_2_bufg_place/O
                         net (fo=2964, routed)        1.020     4.747    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/dout_buffer_out_valid_reg_0
    SLICE_X41Y168        FDCE                                         f  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/buffer_data_reg[715]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      4.000     4.000 r  
    PS8_X0Y0             PS8                          0.000     4.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.105     4.105    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     4.130 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       1.414     5.544    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/clk
    SLICE_X41Y168        FDCE                                         r  Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/buffer_data_reg[715]/C
                         clock pessimism              0.144     5.688    
                         clock uncertainty           -0.106     5.582    
    SLICE_X41Y168        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066     5.516    Top_i/ComputeCoreWrapper_0/inst/CORE/SH/KECCAK/buffer_in/buffer_data_reg[715]
  -------------------------------------------------------------------
                         required time                          5.516    
                         arrival time                          -4.747    
  -------------------------------------------------------------------
                         slack                                  0.769    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.055ns (27.094%)  route 0.148ns (72.906%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.109ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      0.868ns (routing 0.306ns, distribution 0.562ns)
  Clock Net Delay (Destination): 0.993ns (routing 0.347ns, distribution 0.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       0.868     0.961    Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y153        FDRE                                         r  Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.001 f  Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.073     1.074    Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X38Y153        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     1.089 f  Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.075     1.164    Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X37Y153        FDPE                                         f  Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       0.993     1.109    Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X37Y153        FDPE                                         r  Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.133     0.976    
    SLICE_X37Y153        FDPE (Remov_AFF_SLICEM_C_PRE)
                                                     -0.020     0.956    Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.956    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.055ns (27.094%)  route 0.148ns (72.906%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.109ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      0.868ns (routing 0.306ns, distribution 0.562ns)
  Clock Net Delay (Destination): 0.993ns (routing 0.347ns, distribution 0.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       0.868     0.961    Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y153        FDRE                                         r  Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.001 f  Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.073     1.074    Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X38Y153        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     1.089 f  Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.075     1.164    Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X37Y153        FDPE                                         f  Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       0.993     1.109    Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X37Y153        FDPE                                         r  Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.133     0.976    
    SLICE_X37Y153        FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     0.956    Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.956    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.055ns (27.094%)  route 0.148ns (72.906%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.109ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      0.868ns (routing 0.306ns, distribution 0.562ns)
  Clock Net Delay (Destination): 0.993ns (routing 0.347ns, distribution 0.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       0.868     0.961    Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y153        FDRE                                         r  Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.001 f  Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.073     1.074    Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X38Y153        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     1.089 f  Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.075     1.164    Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X37Y153        FDPE                                         f  Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       0.993     1.109    Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X37Y153        FDPE                                         r  Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.133     0.976    
    SLICE_X37Y153        FDPE (Remov_BFF_SLICEM_C_PRE)
                                                     -0.020     0.956    Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.956    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.055ns (27.094%)  route 0.148ns (72.906%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.109ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      0.868ns (routing 0.306ns, distribution 0.562ns)
  Clock Net Delay (Destination): 0.993ns (routing 0.347ns, distribution 0.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       0.868     0.961    Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y153        FDRE                                         r  Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.001 f  Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.073     1.074    Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X38Y153        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     1.089 f  Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.075     1.164    Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X37Y153        FDCE                                         f  Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       0.993     1.109    Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X37Y153        FDCE                                         r  Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.133     0.976    
    SLICE_X37Y153        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     0.956    Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.956    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.088ns (32.714%)  route 0.181ns (67.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.087ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      0.854ns (routing 0.306ns, distribution 0.548ns)
  Clock Net Delay (Destination): 0.971ns (routing 0.347ns, distribution 0.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       0.854     0.947    Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y74         FDRE                                         r  Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.985 f  Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     1.017    Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X37Y74         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.050     1.067 f  Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.149     1.216    Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X37Y75         FDCE                                         f  Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       0.971     1.087    Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X37Y75         FDCE                                         r  Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.123     0.964    
    SLICE_X37Y75         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     0.944    Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.088ns (32.714%)  route 0.181ns (67.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.087ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      0.854ns (routing 0.306ns, distribution 0.548ns)
  Clock Net Delay (Destination): 0.971ns (routing 0.347ns, distribution 0.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       0.854     0.947    Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y74         FDRE                                         r  Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.985 f  Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     1.017    Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X37Y74         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.050     1.067 f  Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.149     1.216    Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X37Y75         FDCE                                         f  Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       0.971     1.087    Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X37Y75         FDCE                                         r  Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.123     0.964    
    SLICE_X37Y75         FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     0.944    Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.055ns (19.504%)  route 0.227ns (80.496%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.113ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Net Delay (Source):      0.868ns (routing 0.306ns, distribution 0.562ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.347ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       0.868     0.961    Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y153        FDRE                                         r  Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.001 f  Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.073     1.074    Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X38Y153        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     1.089 f  Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.154     1.243    Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X38Y169        FDCE                                         f  Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       0.997     1.113    Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X38Y169        FDCE                                         r  Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.127     0.986    
    SLICE_X38Y169        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     0.966    Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.055ns (19.504%)  route 0.227ns (80.496%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.113ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Net Delay (Source):      0.868ns (routing 0.306ns, distribution 0.562ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.347ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       0.868     0.961    Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y153        FDRE                                         r  Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.001 f  Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.073     1.074    Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X38Y153        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     1.089 f  Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.154     1.243    Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X38Y169        FDCE                                         f  Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       0.997     1.113    Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X38Y169        FDCE                                         r  Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.127     0.986    
    SLICE_X38Y169        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     0.966    Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.055ns (19.504%)  route 0.227ns (80.496%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.113ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Net Delay (Source):      0.868ns (routing 0.306ns, distribution 0.562ns)
  Clock Net Delay (Destination): 0.997ns (routing 0.347ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       0.868     0.961    Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y153        FDRE                                         r  Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.001 f  Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.073     1.074    Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X38Y153        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     1.089 f  Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.154     1.243    Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X38Y169        FDCE                                         f  Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       0.997     1.113    Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X38Y169        FDCE                                         r  Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.127     0.986    
    SLICE_X38Y169        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     0.966    Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.075ns (24.351%)  route 0.233ns (75.649%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.100ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.865ns (routing 0.306ns, distribution 0.559ns)
  Clock Net Delay (Destination): 0.984ns (routing 0.347ns, distribution 0.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       0.865     0.958    Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X38Y153        FDPE                                         r  Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.998 f  Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.073     1.071    Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y152        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035     1.106 f  Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.160     1.266    Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X36Y164        FDPE                                         f  Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  Top_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    Top_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  Top_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11258, routed)       0.984     1.100    Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X36Y164        FDPE                                         r  Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.098     1.002    
    SLICE_X36Y164        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     0.982    Top_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.284    





