# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do Register_File_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/baseb_000/Documents/New-Comp-Arch-Processor {C:/Users/baseb_000/Documents/New-Comp-Arch-Processor/TWOtoONE_MUX.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module TWOtoONE_MUX
# 
# Top level modules:
# 	TWOtoONE_MUX
# vlog -vlog01compat -work work +incdir+C:/Users/baseb_000/Documents/New-Comp-Arch-Processor {C:/Users/baseb_000/Documents/New-Comp-Arch-Processor/FOURtoONE_MUX.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module FOURtoONE_MUX
# 
# Top level modules:
# 	FOURtoONE_MUX
# vlog -vlog01compat -work work +incdir+C:/Users/baseb_000/Documents/New-Comp-Arch-Processor {C:/Users/baseb_000/Documents/New-Comp-Arch-Processor/CarryLookaheadAdder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module CarryLookaheadAdder
# 
# Top level modules:
# 	CarryLookaheadAdder
# vlog -vlog01compat -work work +incdir+C:/Users/baseb_000/Documents/New-Comp-Arch-Processor {C:/Users/baseb_000/Documents/New-Comp-Arch-Processor/ALU_16bit_v.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALU_16bit_v
# 
# Top level modules:
# 	ALU_16bit_v
# vlog -vlog01compat -work work +incdir+C:/Users/baseb_000/Documents/New-Comp-Arch-Processor {C:/Users/baseb_000/Documents/New-Comp-Arch-Processor/ALU_4bit_v.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALU_4bit_v
# -- Compiling module and5_1
# -- Compiling module or5_0
# 
# Top level modules:
# 	ALU_4bit_v
# 
# vlog -vlog01compat -work work +incdir+C:/Users/baseb_000/Documents/New-Comp-Arch-Processor {C:/Users/baseb_000/Documents/New-Comp-Arch-Processor/ALU_16bit_t.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALU_16bit_t
# 
# Top level modules:
# 	ALU_16bit_t
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs="+acc"  ALU_16bit_t
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps ALU_16bit_t 
# Loading work.ALU_16bit_t
# Loading work.ALU_16bit_v
# Loading work.ALU_4bit_v
# Loading work.FOURtoONE_MUX
# Loading work.TWOtoONE_MUX
# Loading work.CarryLookaheadAdder
# Loading work.or5_0
# Loading work.and5_1
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: lonni  Hostname: LAPTOP-VI741MNF  ProcessID: 8424
# 
#           Attempting to use alternate WLF file "./wlftjm2fdc".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftjm2fdc
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break in Module ALU_16bit_t at C:/Users/baseb_000/Documents/New-Comp-Arch-Processor/ALU_16bit_t.v line 66
# Simulation Breakpoint: Break in Module ALU_16bit_t at C:/Users/baseb_000/Documents/New-Comp-Arch-Processor/ALU_16bit_t.v line 66
# MACRO ./Register_File_run_msim_rtl_verilog.do PAUSED at line 21
