//4x1 mux in gate level modelling
module mux(
    input i0, i1, i2, i3, s1, s2,
    output out
);
wire w1, w2, w3, w4, w5, w6;
not(w1, s1);
not(w2, s2);
and(w3, w1, w2, i0);
and(w4, w1, s2, i1);
and(w5, s1, w2, i2);
and(w6, s1, s2, i3);
or(out, w3, w4, w5, w6);
endmodule
