#------------------------------------------------------------
#
# Basic Synthesis Script (TCL format)
#                                  
# Revision History                
#   1/15/03  : Author Shane T. Gehring - from class example
#   2/09/07  : Author Zhengtao Yu      - from class example
#   12/14/07 : Author Ravi Jenkal      - updated to 180 nm & tcl
#
#------------------------------------------------------------
#---------------------------------------------------------
# Read in Verilog file and map (synthesize) onto a generic
# library.
# MAKE SURE THAT YOU CORRECT ALL WARNINGS THAT APPEAR
# during the execution of the read command are fixed 
# or understood to have no impact.
# ALSO CHECK your latch/flip-flop list for unintended 
# latches                                            
#---------------------------------------------------------
read_verilog -rtl $::env(RTL_FILES)
Error: Required argument 'file_list' was not found (CMD-007)
read_sverilog -rtl $::env(RTL_SV_FILES)
Loading db file '/mnt/coe/workspace/ece/ece720-common/tech/nangate/NangateOpenCellLibrary_PDKv1_2_v2008_10/liberty/520/NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm.db'
Loading db file '/mnt/apps/public/COE/synopsys_apps/syn/T-2022.03-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/mnt/apps/public/COE/synopsys_apps/syn/T-2022.03-SP4/libraries/syn/gtech.db'
Loading db file '/mnt/apps/public/COE/synopsys_apps/syn/T-2022.03-SP4/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm'
  Loading link library 'gtech'
Loading sverilog file '/mnt/ncsudrive/m/mmoza/ASIC_Project_Tesing/ece564_project_final/ece564_transformer_self_attention/rtl/dut.sv'
Running PRESTO HDLC
Compiling source file /mnt/ncsudrive/m/mmoza/ASIC_Project_Tesing/ece564_project_final/ece564_transformer_self_attention/rtl/dut.sv
Opening include file /mnt/ncsudrive/m/mmoza/ASIC_Project_Tesing/ece564_project_final/ece564_transformer_self_attention/rtl/common.vh
Warning: Could not open default SVF file /mnt/ncsudrive/m/mmoza/ASIC_Project_Tesing/ece564_project_final/ece564_transformer_self_attention/synthesis/svf/default.svf for writing.

Statistics for case statements in always block at line 290 in file
	'/mnt/ncsudrive/m/mmoza/ASIC_Project_Tesing/ece564_project_final/ece564_transformer_self_attention/rtl/dut.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           291            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine MyDesign line 282 in file
		'/mnt/ncsudrive/m/mmoza/ASIC_Project_Tesing/ece564_project_final/ece564_transformer_self_attention/rtl/dut.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MyDesign line 3421 in file
		'/mnt/ncsudrive/m/mmoza/ASIC_Project_Tesing/ece564_project_final/ece564_transformer_self_attention/rtl/dut.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   SYS_count_R_reg   | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MyDesign line 3436 in file
		'/mnt/ncsudrive/m/mmoza/ASIC_Project_Tesing/ece564_project_final/ece564_transformer_self_attention/rtl/dut.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| compute_complete_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine MyDesign line 3462 in file
		'/mnt/ncsudrive/m/mmoza/ASIC_Project_Tesing/ece564_project_final/ece564_transformer_self_attention/rtl/dut.sv'.
==================================================================================================
|             Register Name              |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================================
| dut__tb__sram_input_read_address_R_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
==================================================================================================

Inferred memory devices in process
	in routine MyDesign line 3482 in file
		'/mnt/ncsudrive/m/mmoza/ASIC_Project_Tesing/ece564_project_final/ece564_transformer_self_attention/rtl/dut.sv'.
===================================================================================================
|              Register Name              |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================================
| dut__tb__sram_weight_read_address_R_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================================

Inferred memory devices in process
	in routine MyDesign line 3500 in file
		'/mnt/ncsudrive/m/mmoza/ASIC_Project_Tesing/ece564_project_final/ece564_transformer_self_attention/rtl/dut.sv'.
===================================================================================================
|              Register Name              |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================================
| dut__tb__sram_result_read_address_R_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================================

Inferred memory devices in process
	in routine MyDesign line 3523 in file
		'/mnt/ncsudrive/m/mmoza/ASIC_Project_Tesing/ece564_project_final/ece564_transformer_self_attention/rtl/dut.sv'.
=======================================================================================================
|                Register Name                |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================================
| dut__tb__sram_scratchpad_read_address_R_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
=======================================================================================================

Inferred memory devices in process
	in routine MyDesign line 3540 in file
		'/mnt/ncsudrive/m/mmoza/ASIC_Project_Tesing/ece564_project_final/ece564_transformer_self_attention/rtl/dut.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| V_start_addr_R_reg  | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MyDesign line 3557 in file
		'/mnt/ncsudrive/m/mmoza/ASIC_Project_Tesing/ece564_project_final/ece564_transformer_self_attention/rtl/dut.sv'.
================================================================================================
|            Register Name             |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================================
| tb__dut__sram_weight_read_data_R_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| tb__dut__sram_input_read_data_R_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
================================================================================================

Inferred memory devices in process
	in routine MyDesign line 3582 in file
		'/mnt/ncsudrive/m/mmoza/ASIC_Project_Tesing/ece564_project_final/ece564_transformer_self_attention/rtl/dut.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  convol_result_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MyDesign line 3602 in file
		'/mnt/ncsudrive/m/mmoza/ASIC_Project_Tesing/ece564_project_final/ece564_transformer_self_attention/rtl/dut.sv'.
===================================================================================================
|              Register Name              |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================================
| dut__tb__sram_result_write_enable_R_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===================================================================================================

Inferred memory devices in process
	in routine MyDesign line 3617 in file
		'/mnt/ncsudrive/m/mmoza/ASIC_Project_Tesing/ece564_project_final/ece564_transformer_self_attention/rtl/dut.sv'.
====================================================================================================
|              Register Name               |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================================
| dut__tb__sram_result_write_address_R_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
====================================================================================================

Inferred memory devices in process
	in routine MyDesign line 3631 in file
		'/mnt/ncsudrive/m/mmoza/ASIC_Project_Tesing/ece564_project_final/ece564_transformer_self_attention/rtl/dut.sv'.
=================================================================================================
|             Register Name             |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================================
| dut__tb__sram_result_write_data_R_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
=================================================================================================

Inferred memory devices in process
	in routine MyDesign line 3645 in file
		'/mnt/ncsudrive/m/mmoza/ASIC_Project_Tesing/ece564_project_final/ece564_transformer_self_attention/rtl/dut.sv'.
=======================================================================================================
|                Register Name                |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================================
| dut__tb__sram_scratchpad_write_enable_R_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
=======================================================================================================

Inferred memory devices in process
	in routine MyDesign line 3660 in file
		'/mnt/ncsudrive/m/mmoza/ASIC_Project_Tesing/ece564_project_final/ece564_transformer_self_attention/rtl/dut.sv'.
========================================================================================================
|                Register Name                 |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
========================================================================================================
| dut__tb__sram_scratchpad_write_address_R_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
========================================================================================================

Inferred memory devices in process
	in routine MyDesign line 3673 in file
		'/mnt/ncsudrive/m/mmoza/ASIC_Project_Tesing/ece564_project_final/ece564_transformer_self_attention/rtl/dut.sv'.
=====================================================================================================
|               Register Name               |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================================
| dut__tb__sram_scratchpad_write_data_R_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
=====================================================================================================

Inferred memory devices in process
	in routine MyDesign line 3695 in file
		'/mnt/ncsudrive/m/mmoza/ASIC_Project_Tesing/ece564_project_final/ece564_transformer_self_attention/rtl/dut.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   A_row_count_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MyDesign line 3724 in file
		'/mnt/ncsudrive/m/mmoza/ASIC_Project_Tesing/ece564_project_final/ece564_transformer_self_attention/rtl/dut.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   B_row_count_reg   | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MyDesign line 3742 in file
		'/mnt/ncsudrive/m/mmoza/ASIC_Project_Tesing/ece564_project_final/ece564_transformer_self_attention/rtl/dut.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   B_col_count_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MyDesign line 3755 in file
		'/mnt/ncsudrive/m/mmoza/ASIC_Project_Tesing/ece564_project_final/ece564_transformer_self_attention/rtl/dut.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| SRAM_A_ROW_size_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MyDesign line 3767 in file
		'/mnt/ncsudrive/m/mmoza/ASIC_Project_Tesing/ece564_project_final/ece564_transformer_self_attention/rtl/dut.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| SRAM_A_COL_size_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MyDesign line 3792 in file
		'/mnt/ncsudrive/m/mmoza/ASIC_Project_Tesing/ece564_project_final/ece564_transformer_self_attention/rtl/dut.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| SRAM_B_COL_size_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine MyDesign line 3804 in file
		'/mnt/ncsudrive/m/mmoza/ASIC_Project_Tesing/ece564_project_final/ece564_transformer_self_attention/rtl/dut.sv'.
==================================================================================================
|             Register Name              |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================================
| dut__tb__sram_input_write_enable_R_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
==================================================================================================

Inferred memory devices in process
	in routine MyDesign line 3814 in file
		'/mnt/ncsudrive/m/mmoza/ASIC_Project_Tesing/ece564_project_final/ece564_transformer_self_attention/rtl/dut.sv'.
===================================================================================================
|              Register Name              |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================================
| dut__tb__sram_weight_write_enable_R_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===================================================================================================
Presto compilation completed successfully.
Current design is now '/mnt/ncsudrive/m/mmoza/ASIC_Project_Tesing/ece564_project_final/ece564_transformer_self_attention/rtl/MyDesign.db:MyDesign'
Loaded 1 design.
Current design is 'MyDesign'.
MyDesign
