// Seed: 3876803968
module module_0 (
    id_1,
    id_2
);
  inout supply1 id_2;
  inout wire id_1;
  assign id_2 = -1'b0;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output tri id_0,
    output tri1 id_1,
    input supply1 id_2,
    input wand id_3,
    input supply0 id_4,
    input wand id_5,
    input wor id_6,
    input wire id_7,
    input tri1 id_8,
    output wire id_9,
    input wire id_10
);
  supply1 id_12 = -1'b0;
  module_0 modCall_1 (
      id_12,
      id_12
  );
endmodule
module module_2 (
    input supply1 id_0,
    input supply0 id_1,
    output supply1 id_2,
    input uwire id_3,
    input tri1 id_4,
    input wire id_5,
    input tri0 id_6,
    input tri id_7,
    output wor id_8,
    input supply0 id_9,
    input wire id_10,
    input supply0 id_11,
    output wand id_12
);
  logic [-1 : 1] id_14;
  ;
  assign id_2 = id_6;
  module_0 modCall_1 (
      id_14,
      id_14
  );
  assign modCall_1.id_2 = 0;
endmodule
