{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667300915613 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667300915616 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  1 07:08:35 2022 " "Processing started: Tue Nov  1 07:08:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667300915616 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667300915616 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part3 -c TopG " "Command: quartus_map --read_settings_files=on --write_settings_files=off part3 -c TopG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667300915616 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667300915881 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667300915881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.v 6 6 " "Found 6 design units, including 6 entities, in source file part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 part3 " "Found entity 1: part3" {  } { { "part3.v" "" { Text "/nfs/ug/homes-1/n/ngresida/ece241/lab5/part3/part3.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667300921412 ""} { "Info" "ISGN_ENTITY_NAME" "2 register_12bit " "Found entity 2: register_12bit" {  } { { "part3.v" "" { Text "/nfs/ug/homes-1/n/ngresida/ece241/lab5/part3/part3.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667300921412 ""} { "Info" "ISGN_ENTITY_NAME" "3 LUT " "Found entity 3: LUT" {  } { { "part3.v" "" { Text "/nfs/ug/homes-1/n/ngresida/ece241/lab5/part3/part3.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667300921412 ""} { "Info" "ISGN_ENTITY_NAME" "4 RateDivider_500Hz " "Found entity 4: RateDivider_500Hz" {  } { { "part3.v" "" { Text "/nfs/ug/homes-1/n/ngresida/ece241/lab5/part3/part3.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667300921412 ""} { "Info" "ISGN_ENTITY_NAME" "5 TopG " "Found entity 5: TopG" {  } { { "part3.v" "" { Text "/nfs/ug/homes-1/n/ngresida/ece241/lab5/part3/part3.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667300921412 ""} { "Info" "ISGN_ENTITY_NAME" "6 RateDivider_50MHz " "Found entity 6: RateDivider_50MHz" {  } { { "part3.v" "" { Text "/nfs/ug/homes-1/n/ngresida/ece241/lab5/part3/part3.v" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667300921412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667300921412 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "LERD part3.v(101) " "Verilog HDL error at part3.v(101): object \"LERD\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "part3.v" "" { Text "/nfs/ug/homes-1/n/ngresida/ece241/lab5/part3/part3.v" 101 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1667300921413 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "423 " "Peak virtual memory: 423 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667300921479 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov  1 07:08:41 2022 " "Processing ended: Tue Nov  1 07:08:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667300921479 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667300921479 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667300921479 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667300921479 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667300934359 ""}
