#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000000008ae780 .scope module, "ram_test" "ram_test" 2 2;
 .timescale -9 -12;
P_000000000089f390 .param/l "base_addr" 0 2 22, C4<0000000000000000000000000000000000000000000000000000000011111111>;
v0000000000909700_0 .net "dmemerror", 0 0, v0000000000908da0_0;  1 drivers
v00000000009097a0_0 .var "icode", 3 0;
v00000000009095c0_0 .var/i "k", 31 0;
v00000000009088a0_0 .net "memaddr", 63 0, v00000000008abd10_0;  1 drivers
v0000000000908b20_0 .net "memdata", 63 0, v0000000000908a80_0;  1 drivers
v0000000000908e40_0 .net "read", 0 0, v00000000009092a0_0;  1 drivers
v0000000000909020_0 .var "valA", 63 0;
v0000000000908ee0_0 .var "valE", 63 0;
v0000000000908f80_0 .net "valM", 63 0, v00000000009089e0_0;  1 drivers
v0000000000909200_0 .var "valP", 63 0;
v0000000000909160_0 .net "write", 0 0, v0000000000908d00_0;  1 drivers
S_00000000008ae910 .scope module, "Ma" "MEM_addr" 2 15, 3 41 0, S_00000000008ae780;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "icode";
    .port_info 1 /INPUT 64 "valE";
    .port_info 2 /INPUT 64 "valA";
    .port_info 3 /OUTPUT 64 "memaddr";
v000000000089ce40_0 .net "icode", 3 0, v00000000009097a0_0;  1 drivers
v00000000008abd10_0 .var "memaddr", 63 0;
v00000000008aeaa0_0 .net "valA", 63 0, v0000000000909020_0;  1 drivers
v00000000008aeb40_0 .net "valE", 63 0, v0000000000908ee0_0;  1 drivers
E_000000000089ed10 .event edge, v00000000008aeaa0_0, v00000000008aeb40_0, v000000000089ce40_0;
S_00000000008aad00 .scope module, "Md" "MEM_data" 2 18, 3 63 0, S_00000000008ae780;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "icode";
    .port_info 1 /INPUT 64 "valA";
    .port_info 2 /INPUT 64 "valP";
    .port_info 3 /OUTPUT 64 "memdata";
v00000000008aae90_0 .net "icode", 3 0, v00000000009097a0_0;  alias, 1 drivers
v0000000000908a80_0 .var "memdata", 63 0;
v0000000000908c60_0 .net "valA", 63 0, v0000000000909020_0;  alias, 1 drivers
v0000000000908bc0_0 .net "valP", 63 0, v0000000000909200_0;  1 drivers
E_000000000089ea90 .event edge, v0000000000908bc0_0, v00000000008aeaa0_0, v000000000089ce40_0;
S_00000000008aaf30 .scope module, "Mr" "MEM_read" 2 16, 3 84 0, S_00000000008ae780;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "icode";
    .port_info 1 /OUTPUT 1 "read";
v00000000009093e0_0 .net "icode", 3 0, v00000000009097a0_0;  alias, 1 drivers
v00000000009092a0_0 .var "read", 0 0;
E_000000000089f450 .event edge, v000000000089ce40_0;
S_00000000008a76f0 .scope module, "Mw" "MEM_write" 2 17, 3 100 0, S_00000000008ae780;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "icode";
    .port_info 1 /OUTPUT 1 "write";
v00000000009090c0_0 .net "icode", 3 0, v00000000009097a0_0;  alias, 1 drivers
v0000000000908d00_0 .var "write", 0 0;
S_00000000008a7880 .scope module, "ram1" "RAM" 2 14, 3 3 0, S_00000000008ae780;
 .timescale -9 -12;
    .port_info 0 /INPUT 64 "memaddr";
    .port_info 1 /INPUT 64 "memdata";
    .port_info 2 /INPUT 1 "read";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /OUTPUT 64 "valM";
    .port_info 5 /OUTPUT 1 "dmemerror";
v0000000000908da0_0 .var "dmemerror", 0 0;
v0000000000909520_0 .net "memaddr", 63 0, v00000000008abd10_0;  alias, 1 drivers
v0000000000909340_0 .net "memdata", 63 0, v0000000000908a80_0;  alias, 1 drivers
v0000000000908940 .array "memory", 0 8191, 63 0;
v0000000000909660_0 .net "read", 0 0, v00000000009092a0_0;  alias, 1 drivers
v00000000009089e0_0 .var "valM", 63 0;
v0000000000909480_0 .net "write", 0 0, v0000000000908d00_0;  alias, 1 drivers
E_000000000089f1d0 .event edge, v00000000008abd10_0, v0000000000908a80_0, v00000000009092a0_0, v0000000000908d00_0;
    .scope S_00000000008a7880;
T_0 ;
    %wait E_000000000089f1d0;
    %load/vec4 v0000000000909660_0;
    %load/vec4 v0000000000909480_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %ix/getv 4, v0000000000909520_0;
    %load/vec4a v0000000000908940, 4;
    %assign/vec4 v00000000009089e0_0, 0;
T_0.0 ;
    %load/vec4 v0000000000909480_0;
    %load/vec4 v0000000000909660_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000000009089e0_0;
    %ix/getv 3, v0000000000909520_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000908940, 0, 4;
T_0.2 ;
    %load/vec4 v0000000000909520_0;
    %cmpi/u 258, 0, 64;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000908da0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000908da0_0, 0;
T_0.5 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000000008ae910;
T_1 ;
    %wait E_000000000089ed10;
    %load/vec4 v000000000089ce40_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.0 ;
    %load/vec4 v00000000008aeb40_0;
    %assign/vec4 v00000000008abd10_0, 0;
    %jmp T_1.6;
T_1.1 ;
    %load/vec4 v00000000008aeb40_0;
    %assign/vec4 v00000000008abd10_0, 0;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v00000000008aeb40_0;
    %assign/vec4 v00000000008abd10_0, 0;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v00000000008aeb40_0;
    %assign/vec4 v00000000008abd10_0, 0;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v00000000008aeaa0_0;
    %assign/vec4 v00000000008abd10_0, 0;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v00000000008aeaa0_0;
    %assign/vec4 v00000000008abd10_0, 0;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000000008aaf30;
T_2 ;
    %wait E_000000000089f450;
    %load/vec4 v00000000009093e0_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009092a0_0, 0;
    %jmp T_2.4;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000009092a0_0, 0;
    %jmp T_2.4;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000009092a0_0, 0;
    %jmp T_2.4;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000009092a0_0, 0;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000000008a76f0;
T_3 ;
    %wait E_000000000089f450;
    %load/vec4 v00000000009090c0_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000908d00_0, 0;
    %jmp T_3.4;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000908d00_0, 0;
    %jmp T_3.4;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000908d00_0, 0;
    %jmp T_3.4;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000908d00_0, 0;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000000008aad00;
T_4 ;
    %wait E_000000000089ea90;
    %load/vec4 v00000000008aae90_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %jmp T_4.3;
T_4.0 ;
    %load/vec4 v0000000000908c60_0;
    %assign/vec4 v0000000000908a80_0, 0;
    %jmp T_4.3;
T_4.1 ;
    %load/vec4 v0000000000908c60_0;
    %assign/vec4 v0000000000908a80_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0000000000908bc0_0;
    %assign/vec4 v0000000000908a80_0, 0;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000000008ae780;
T_5 ;
    %vpi_call 2 26 "$dumpfile", "ram_test.vcd" {0 0 0};
    %vpi_call 2 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000000008ae780 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000009095c0_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000000009095c0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000000009097a0_0, 0;
    %load/vec4 v00000000009095c0_0;
    %pad/u 64;
    %addi 255, 0, 64;
    %assign/vec4 v0000000000908ee0_0, 0;
    %load/vec4 v00000000009095c0_0;
    %pad/s 64;
    %vpi_func 2 34 "$random" 32 {0 0 0};
    %pad/s 64;
    %add;
    %assign/vec4 v0000000000909020_0, 0;
    %delay 10000, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000000009095c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000000009095c0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000009095c0_0, 0, 32;
T_5.2 ;
    %load/vec4 v00000000009095c0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000000009097a0_0, 0;
    %load/vec4 v00000000009095c0_0;
    %pad/u 64;
    %addi 255, 0, 64;
    %assign/vec4 v0000000000908ee0_0, 0;
    %delay 10000, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000000009095c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000000009095c0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %delay 20000, 0;
    %vpi_call 2 45 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ram_tb.v";
    "ram.v";
