
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ngettext_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401330 <.init>:
  401330:	stp	x29, x30, [sp, #-16]!
  401334:	mov	x29, sp
  401338:	bl	401730 <ferror@plt+0x60>
  40133c:	ldp	x29, x30, [sp], #16
  401340:	ret

Disassembly of section .plt:

0000000000401350 <mbrtowc@plt-0x20>:
  401350:	stp	x16, x30, [sp, #-16]!
  401354:	adrp	x16, 415000 <ferror@plt+0x13930>
  401358:	ldr	x17, [x16, #4088]
  40135c:	add	x16, x16, #0xff8
  401360:	br	x17
  401364:	nop
  401368:	nop
  40136c:	nop

0000000000401370 <mbrtowc@plt>:
  401370:	adrp	x16, 416000 <ferror@plt+0x14930>
  401374:	ldr	x17, [x16]
  401378:	add	x16, x16, #0x0
  40137c:	br	x17

0000000000401380 <memcpy@plt>:
  401380:	adrp	x16, 416000 <ferror@plt+0x14930>
  401384:	ldr	x17, [x16, #8]
  401388:	add	x16, x16, #0x8
  40138c:	br	x17

0000000000401390 <memmove@plt>:
  401390:	adrp	x16, 416000 <ferror@plt+0x14930>
  401394:	ldr	x17, [x16, #16]
  401398:	add	x16, x16, #0x10
  40139c:	br	x17

00000000004013a0 <strtoul@plt>:
  4013a0:	adrp	x16, 416000 <ferror@plt+0x14930>
  4013a4:	ldr	x17, [x16, #24]
  4013a8:	add	x16, x16, #0x18
  4013ac:	br	x17

00000000004013b0 <strlen@plt>:
  4013b0:	adrp	x16, 416000 <ferror@plt+0x14930>
  4013b4:	ldr	x17, [x16, #32]
  4013b8:	add	x16, x16, #0x20
  4013bc:	br	x17

00000000004013c0 <fputs@plt>:
  4013c0:	adrp	x16, 416000 <ferror@plt+0x14930>
  4013c4:	ldr	x17, [x16, #40]
  4013c8:	add	x16, x16, #0x28
  4013cc:	br	x17

00000000004013d0 <exit@plt>:
  4013d0:	adrp	x16, 416000 <ferror@plt+0x14930>
  4013d4:	ldr	x17, [x16, #48]
  4013d8:	add	x16, x16, #0x30
  4013dc:	br	x17

00000000004013e0 <error@plt>:
  4013e0:	adrp	x16, 416000 <ferror@plt+0x14930>
  4013e4:	ldr	x17, [x16, #56]
  4013e8:	add	x16, x16, #0x38
  4013ec:	br	x17

00000000004013f0 <strnlen@plt>:
  4013f0:	adrp	x16, 416000 <ferror@plt+0x14930>
  4013f4:	ldr	x17, [x16, #64]
  4013f8:	add	x16, x16, #0x40
  4013fc:	br	x17

0000000000401400 <iconv_close@plt>:
  401400:	adrp	x16, 416000 <ferror@plt+0x14930>
  401404:	ldr	x17, [x16, #72]
  401408:	add	x16, x16, #0x48
  40140c:	br	x17

0000000000401410 <sprintf@plt>:
  401410:	adrp	x16, 416000 <ferror@plt+0x14930>
  401414:	ldr	x17, [x16, #80]
  401418:	add	x16, x16, #0x50
  40141c:	br	x17

0000000000401420 <__cxa_atexit@plt>:
  401420:	adrp	x16, 416000 <ferror@plt+0x14930>
  401424:	ldr	x17, [x16, #88]
  401428:	add	x16, x16, #0x58
  40142c:	br	x17

0000000000401430 <fputc@plt>:
  401430:	adrp	x16, 416000 <ferror@plt+0x14930>
  401434:	ldr	x17, [x16, #96]
  401438:	add	x16, x16, #0x60
  40143c:	br	x17

0000000000401440 <iswcntrl@plt>:
  401440:	adrp	x16, 416000 <ferror@plt+0x14930>
  401444:	ldr	x17, [x16, #104]
  401448:	add	x16, x16, #0x68
  40144c:	br	x17

0000000000401450 <fclose@plt>:
  401450:	adrp	x16, 416000 <ferror@plt+0x14930>
  401454:	ldr	x17, [x16, #112]
  401458:	add	x16, x16, #0x70
  40145c:	br	x17

0000000000401460 <iswspace@plt>:
  401460:	adrp	x16, 416000 <ferror@plt+0x14930>
  401464:	ldr	x17, [x16, #120]
  401468:	add	x16, x16, #0x78
  40146c:	br	x17

0000000000401470 <nl_langinfo@plt>:
  401470:	adrp	x16, 416000 <ferror@plt+0x14930>
  401474:	ldr	x17, [x16, #128]
  401478:	add	x16, x16, #0x80
  40147c:	br	x17

0000000000401480 <malloc@plt>:
  401480:	adrp	x16, 416000 <ferror@plt+0x14930>
  401484:	ldr	x17, [x16, #136]
  401488:	add	x16, x16, #0x88
  40148c:	br	x17

0000000000401490 <wcwidth@plt>:
  401490:	adrp	x16, 416000 <ferror@plt+0x14930>
  401494:	ldr	x17, [x16, #144]
  401498:	add	x16, x16, #0x90
  40149c:	br	x17

00000000004014a0 <strncmp@plt>:
  4014a0:	adrp	x16, 416000 <ferror@plt+0x14930>
  4014a4:	ldr	x17, [x16, #152]
  4014a8:	add	x16, x16, #0x98
  4014ac:	br	x17

00000000004014b0 <bindtextdomain@plt>:
  4014b0:	adrp	x16, 416000 <ferror@plt+0x14930>
  4014b4:	ldr	x17, [x16, #160]
  4014b8:	add	x16, x16, #0xa0
  4014bc:	br	x17

00000000004014c0 <__libc_start_main@plt>:
  4014c0:	adrp	x16, 416000 <ferror@plt+0x14930>
  4014c4:	ldr	x17, [x16, #168]
  4014c8:	add	x16, x16, #0xa8
  4014cc:	br	x17

00000000004014d0 <memset@plt>:
  4014d0:	adrp	x16, 416000 <ferror@plt+0x14930>
  4014d4:	ldr	x17, [x16, #176]
  4014d8:	add	x16, x16, #0xb0
  4014dc:	br	x17

00000000004014e0 <calloc@plt>:
  4014e0:	adrp	x16, 416000 <ferror@plt+0x14930>
  4014e4:	ldr	x17, [x16, #184]
  4014e8:	add	x16, x16, #0xb8
  4014ec:	br	x17

00000000004014f0 <bcmp@plt>:
  4014f0:	adrp	x16, 416000 <ferror@plt+0x14930>
  4014f4:	ldr	x17, [x16, #192]
  4014f8:	add	x16, x16, #0xc0
  4014fc:	br	x17

0000000000401500 <realloc@plt>:
  401500:	adrp	x16, 416000 <ferror@plt+0x14930>
  401504:	ldr	x17, [x16, #200]
  401508:	add	x16, x16, #0xc8
  40150c:	br	x17

0000000000401510 <strdup@plt>:
  401510:	adrp	x16, 416000 <ferror@plt+0x14930>
  401514:	ldr	x17, [x16, #208]
  401518:	add	x16, x16, #0xd0
  40151c:	br	x17

0000000000401520 <strrchr@plt>:
  401520:	adrp	x16, 416000 <ferror@plt+0x14930>
  401524:	ldr	x17, [x16, #216]
  401528:	add	x16, x16, #0xd8
  40152c:	br	x17

0000000000401530 <__gmon_start__@plt>:
  401530:	adrp	x16, 416000 <ferror@plt+0x14930>
  401534:	ldr	x17, [x16, #224]
  401538:	add	x16, x16, #0xe0
  40153c:	br	x17

0000000000401540 <abort@plt>:
  401540:	adrp	x16, 416000 <ferror@plt+0x14930>
  401544:	ldr	x17, [x16, #232]
  401548:	add	x16, x16, #0xe8
  40154c:	br	x17

0000000000401550 <mbsinit@plt>:
  401550:	adrp	x16, 416000 <ferror@plt+0x14930>
  401554:	ldr	x17, [x16, #240]
  401558:	add	x16, x16, #0xf0
  40155c:	br	x17

0000000000401560 <textdomain@plt>:
  401560:	adrp	x16, 416000 <ferror@plt+0x14930>
  401564:	ldr	x17, [x16, #248]
  401568:	add	x16, x16, #0xf8
  40156c:	br	x17

0000000000401570 <getopt_long@plt>:
  401570:	adrp	x16, 416000 <ferror@plt+0x14930>
  401574:	ldr	x17, [x16, #256]
  401578:	add	x16, x16, #0x100
  40157c:	br	x17

0000000000401580 <strcmp@plt>:
  401580:	adrp	x16, 416000 <ferror@plt+0x14930>
  401584:	ldr	x17, [x16, #264]
  401588:	add	x16, x16, #0x108
  40158c:	br	x17

0000000000401590 <basename@plt>:
  401590:	adrp	x16, 416000 <ferror@plt+0x14930>
  401594:	ldr	x17, [x16, #272]
  401598:	add	x16, x16, #0x110
  40159c:	br	x17

00000000004015a0 <iconv@plt>:
  4015a0:	adrp	x16, 416000 <ferror@plt+0x14930>
  4015a4:	ldr	x17, [x16, #280]
  4015a8:	add	x16, x16, #0x118
  4015ac:	br	x17

00000000004015b0 <__ctype_b_loc@plt>:
  4015b0:	adrp	x16, 416000 <ferror@plt+0x14930>
  4015b4:	ldr	x17, [x16, #288]
  4015b8:	add	x16, x16, #0x120
  4015bc:	br	x17

00000000004015c0 <free@plt>:
  4015c0:	adrp	x16, 416000 <ferror@plt+0x14930>
  4015c4:	ldr	x17, [x16, #296]
  4015c8:	add	x16, x16, #0x128
  4015cc:	br	x17

00000000004015d0 <__ctype_get_mb_cur_max@plt>:
  4015d0:	adrp	x16, 416000 <ferror@plt+0x14930>
  4015d4:	ldr	x17, [x16, #304]
  4015d8:	add	x16, x16, #0x130
  4015dc:	br	x17

00000000004015e0 <strchr@plt>:
  4015e0:	adrp	x16, 416000 <ferror@plt+0x14930>
  4015e4:	ldr	x17, [x16, #312]
  4015e8:	add	x16, x16, #0x138
  4015ec:	br	x17

00000000004015f0 <fwrite@plt>:
  4015f0:	adrp	x16, 416000 <ferror@plt+0x14930>
  4015f4:	ldr	x17, [x16, #320]
  4015f8:	add	x16, x16, #0x140
  4015fc:	br	x17

0000000000401600 <dcngettext@plt>:
  401600:	adrp	x16, 416000 <ferror@plt+0x14930>
  401604:	ldr	x17, [x16, #328]
  401608:	add	x16, x16, #0x148
  40160c:	br	x17

0000000000401610 <fflush@plt>:
  401610:	adrp	x16, 416000 <ferror@plt+0x14930>
  401614:	ldr	x17, [x16, #336]
  401618:	add	x16, x16, #0x150
  40161c:	br	x17

0000000000401620 <iconv_open@plt>:
  401620:	adrp	x16, 416000 <ferror@plt+0x14930>
  401624:	ldr	x17, [x16, #344]
  401628:	add	x16, x16, #0x158
  40162c:	br	x17

0000000000401630 <memchr@plt>:
  401630:	adrp	x16, 416000 <ferror@plt+0x14930>
  401634:	ldr	x17, [x16, #352]
  401638:	add	x16, x16, #0x160
  40163c:	br	x17

0000000000401640 <iswalnum@plt>:
  401640:	adrp	x16, 416000 <ferror@plt+0x14930>
  401644:	ldr	x17, [x16, #360]
  401648:	add	x16, x16, #0x168
  40164c:	br	x17

0000000000401650 <dcgettext@plt>:
  401650:	adrp	x16, 416000 <ferror@plt+0x14930>
  401654:	ldr	x17, [x16, #368]
  401658:	add	x16, x16, #0x170
  40165c:	br	x17

0000000000401660 <printf@plt>:
  401660:	adrp	x16, 416000 <ferror@plt+0x14930>
  401664:	ldr	x17, [x16, #376]
  401668:	add	x16, x16, #0x178
  40166c:	br	x17

0000000000401670 <__assert_fail@plt>:
  401670:	adrp	x16, 416000 <ferror@plt+0x14930>
  401674:	ldr	x17, [x16, #384]
  401678:	add	x16, x16, #0x180
  40167c:	br	x17

0000000000401680 <__errno_location@plt>:
  401680:	adrp	x16, 416000 <ferror@plt+0x14930>
  401684:	ldr	x17, [x16, #392]
  401688:	add	x16, x16, #0x188
  40168c:	br	x17

0000000000401690 <getenv@plt>:
  401690:	adrp	x16, 416000 <ferror@plt+0x14930>
  401694:	ldr	x17, [x16, #400]
  401698:	add	x16, x16, #0x190
  40169c:	br	x17

00000000004016a0 <putchar@plt>:
  4016a0:	adrp	x16, 416000 <ferror@plt+0x14930>
  4016a4:	ldr	x17, [x16, #408]
  4016a8:	add	x16, x16, #0x198
  4016ac:	br	x17

00000000004016b0 <fprintf@plt>:
  4016b0:	adrp	x16, 416000 <ferror@plt+0x14930>
  4016b4:	ldr	x17, [x16, #416]
  4016b8:	add	x16, x16, #0x1a0
  4016bc:	br	x17

00000000004016c0 <setlocale@plt>:
  4016c0:	adrp	x16, 416000 <ferror@plt+0x14930>
  4016c4:	ldr	x17, [x16, #424]
  4016c8:	add	x16, x16, #0x1a8
  4016cc:	br	x17

00000000004016d0 <ferror@plt>:
  4016d0:	adrp	x16, 416000 <ferror@plt+0x14930>
  4016d4:	ldr	x17, [x16, #432]
  4016d8:	add	x16, x16, #0x1b0
  4016dc:	br	x17

Disassembly of section .text:

00000000004016e0 <.text>:
  4016e0:	mov	x29, #0x0                   	// #0
  4016e4:	mov	x30, #0x0                   	// #0
  4016e8:	mov	x5, x0
  4016ec:	ldr	x1, [sp]
  4016f0:	add	x2, sp, #0x8
  4016f4:	mov	x6, sp
  4016f8:	movz	x0, #0x0, lsl #48
  4016fc:	movk	x0, #0x0, lsl #32
  401700:	movk	x0, #0x40, lsl #16
  401704:	movk	x0, #0x17ec
  401708:	movz	x3, #0x0, lsl #48
  40170c:	movk	x3, #0x0, lsl #32
  401710:	movk	x3, #0x40, lsl #16
  401714:	movk	x3, #0x4308
  401718:	movz	x4, #0x0, lsl #48
  40171c:	movk	x4, #0x0, lsl #32
  401720:	movk	x4, #0x40, lsl #16
  401724:	movk	x4, #0x4388
  401728:	bl	4014c0 <__libc_start_main@plt>
  40172c:	bl	401540 <abort@plt>
  401730:	adrp	x0, 415000 <ferror@plt+0x13930>
  401734:	ldr	x0, [x0, #4064]
  401738:	cbz	x0, 401740 <ferror@plt+0x70>
  40173c:	b	401530 <__gmon_start__@plt>
  401740:	ret
  401744:	nop
  401748:	adrp	x0, 416000 <ferror@plt+0x14930>
  40174c:	add	x0, x0, #0x1d0
  401750:	adrp	x1, 416000 <ferror@plt+0x14930>
  401754:	add	x1, x1, #0x1d0
  401758:	cmp	x1, x0
  40175c:	b.eq	401774 <ferror@plt+0xa4>  // b.none
  401760:	adrp	x1, 404000 <ferror@plt+0x2930>
  401764:	ldr	x1, [x1, #952]
  401768:	cbz	x1, 401774 <ferror@plt+0xa4>
  40176c:	mov	x16, x1
  401770:	br	x16
  401774:	ret
  401778:	adrp	x0, 416000 <ferror@plt+0x14930>
  40177c:	add	x0, x0, #0x1d0
  401780:	adrp	x1, 416000 <ferror@plt+0x14930>
  401784:	add	x1, x1, #0x1d0
  401788:	sub	x1, x1, x0
  40178c:	lsr	x2, x1, #63
  401790:	add	x1, x2, x1, asr #3
  401794:	cmp	xzr, x1, asr #1
  401798:	asr	x1, x1, #1
  40179c:	b.eq	4017b4 <ferror@plt+0xe4>  // b.none
  4017a0:	adrp	x2, 404000 <ferror@plt+0x2930>
  4017a4:	ldr	x2, [x2, #960]
  4017a8:	cbz	x2, 4017b4 <ferror@plt+0xe4>
  4017ac:	mov	x16, x2
  4017b0:	br	x16
  4017b4:	ret
  4017b8:	stp	x29, x30, [sp, #-32]!
  4017bc:	mov	x29, sp
  4017c0:	str	x19, [sp, #16]
  4017c4:	adrp	x19, 416000 <ferror@plt+0x14930>
  4017c8:	ldrb	w0, [x19, #512]
  4017cc:	cbnz	w0, 4017dc <ferror@plt+0x10c>
  4017d0:	bl	401748 <ferror@plt+0x78>
  4017d4:	mov	w0, #0x1                   	// #1
  4017d8:	strb	w0, [x19, #512]
  4017dc:	ldr	x19, [sp, #16]
  4017e0:	ldp	x29, x30, [sp], #32
  4017e4:	ret
  4017e8:	b	401778 <ferror@plt+0xa8>
  4017ec:	sub	sp, sp, #0x80
  4017f0:	stp	x22, x21, [sp, #96]
  4017f4:	mov	w22, w0
  4017f8:	adrp	x0, 404000 <ferror@plt+0x2930>
  4017fc:	add	x0, x0, #0x4d8
  401800:	stp	x29, x30, [sp, #32]
  401804:	stp	x28, x27, [sp, #48]
  401808:	stp	x26, x25, [sp, #64]
  40180c:	stp	x24, x23, [sp, #80]
  401810:	stp	x20, x19, [sp, #112]
  401814:	add	x29, sp, #0x20
  401818:	mov	x23, x1
  40181c:	bl	401690 <getenv@plt>
  401820:	mov	x21, x0
  401824:	adrp	x0, 404000 <ferror@plt+0x2930>
  401828:	add	x0, x0, #0x4e3
  40182c:	bl	401690 <getenv@plt>
  401830:	adrp	x8, 416000 <ferror@plt+0x14930>
  401834:	strb	wzr, [x8, #516]
  401838:	ldr	x8, [x23]
  40183c:	str	x0, [sp, #8]
  401840:	mov	x0, x8
  401844:	bl	4021f8 <ferror@plt+0xb28>
  401848:	adrp	x1, 404000 <ferror@plt+0x2930>
  40184c:	add	x1, x1, #0x904
  401850:	mov	w0, #0x6                   	// #6
  401854:	bl	4016c0 <setlocale@plt>
  401858:	adrp	x19, 404000 <ferror@plt+0x2930>
  40185c:	add	x19, x19, #0x4f1
  401860:	adrp	x1, 404000 <ferror@plt+0x2930>
  401864:	add	x1, x1, #0x501
  401868:	mov	x0, x19
  40186c:	bl	4014b0 <bindtextdomain@plt>
  401870:	mov	x0, x19
  401874:	bl	401560 <textdomain@plt>
  401878:	adrp	x0, 402000 <ferror@plt+0x930>
  40187c:	add	x0, x0, #0x1c
  401880:	bl	404390 <ferror@plt+0x2cc0>
  401884:	adrp	x24, 404000 <ferror@plt+0x2930>
  401888:	adrp	x25, 404000 <ferror@plt+0x2930>
  40188c:	adrp	x19, 404000 <ferror@plt+0x2930>
  401890:	mov	w27, wzr
  401894:	mov	w28, wzr
  401898:	str	xzr, [sp, #16]
  40189c:	add	x24, x24, #0x513
  4018a0:	add	x25, x25, #0x438
  4018a4:	add	x19, x19, #0x3c8
  4018a8:	adrp	x26, 416000 <ferror@plt+0x14930>
  4018ac:	mov	w20, #0x1                   	// #1
  4018b0:	b	4018bc <ferror@plt+0x1ec>
  4018b4:	adrp	x8, 416000 <ferror@plt+0x14930>
  4018b8:	strb	w20, [x8, #516]
  4018bc:	mov	w0, w22
  4018c0:	mov	x1, x23
  4018c4:	mov	x2, x24
  4018c8:	mov	x3, x25
  4018cc:	mov	x4, xzr
  4018d0:	bl	401570 <getopt_long@plt>
  4018d4:	sub	w8, w0, #0x45
  4018d8:	cmp	w8, #0x23
  4018dc:	b.hi	4018f8 <ferror@plt+0x228>  // b.pmore
  4018e0:	adr	x9, 4018b4 <ferror@plt+0x1e4>
  4018e4:	ldrb	w10, [x19, x8]
  4018e8:	add	x9, x9, x10, lsl #2
  4018ec:	br	x9
  4018f0:	mov	w28, #0x1                   	// #1
  4018f4:	b	4018bc <ferror@plt+0x1ec>
  4018f8:	cbz	w0, 4018bc <ferror@plt+0x1ec>
  4018fc:	b	40191c <ferror@plt+0x24c>
  401900:	ldr	x8, [x26, #480]
  401904:	str	x8, [sp, #16]
  401908:	b	4018bc <ferror@plt+0x1ec>
  40190c:	ldr	x21, [x26, #480]
  401910:	b	4018bc <ferror@plt+0x1ec>
  401914:	mov	w27, #0x1                   	// #1
  401918:	b	4018bc <ferror@plt+0x1ec>
  40191c:	cmn	w0, #0x1
  401920:	b.ne	4019b4 <ferror@plt+0x2e4>  // b.any
  401924:	tbz	w28, #0, 4019bc <ferror@plt+0x2ec>
  401928:	adrp	x8, 416000 <ferror@plt+0x14930>
  40192c:	ldr	x0, [x8, #520]
  401930:	bl	401590 <basename@plt>
  401934:	mov	x1, x0
  401938:	adrp	x0, 404000 <ferror@plt+0x2930>
  40193c:	adrp	x2, 404000 <ferror@plt+0x2930>
  401940:	adrp	x3, 404000 <ferror@plt+0x2930>
  401944:	add	x0, x0, #0x51d
  401948:	add	x2, x2, #0x4f1
  40194c:	add	x3, x3, #0x52d
  401950:	bl	401660 <printf@plt>
  401954:	adrp	x1, 404000 <ferror@plt+0x2930>
  401958:	add	x1, x1, #0x534
  40195c:	mov	w2, #0x5                   	// #5
  401960:	mov	x0, xzr
  401964:	bl	401650 <dcgettext@plt>
  401968:	adrp	x1, 404000 <ferror@plt+0x2930>
  40196c:	adrp	x2, 404000 <ferror@plt+0x2930>
  401970:	add	x1, x1, #0x60e
  401974:	add	x2, x2, #0x623
  401978:	bl	401660 <printf@plt>
  40197c:	adrp	x1, 404000 <ferror@plt+0x2930>
  401980:	add	x1, x1, #0x645
  401984:	mov	w2, #0x5                   	// #5
  401988:	mov	x0, xzr
  40198c:	bl	401650 <dcgettext@plt>
  401990:	mov	x19, x0
  401994:	adrp	x0, 404000 <ferror@plt+0x2930>
  401998:	add	x0, x0, #0x655
  40199c:	bl	4022a4 <ferror@plt+0xbd4>
  4019a0:	mov	x1, x0
  4019a4:	mov	x0, x19
  4019a8:	bl	401660 <printf@plt>
  4019ac:	mov	w0, wzr
  4019b0:	bl	4013d0 <exit@plt>
  4019b4:	mov	w0, #0x1                   	// #1
  4019b8:	bl	401b6c <ferror@plt+0x49c>
  4019bc:	tbz	w27, #0, 4019c8 <ferror@plt+0x2f8>
  4019c0:	mov	w0, wzr
  4019c4:	bl	401b6c <ferror@plt+0x49c>
  4019c8:	adrp	x25, 416000 <ferror@plt+0x14930>
  4019cc:	ldr	w8, [x25, #488]
  4019d0:	sub	w9, w22, w8
  4019d4:	cmp	w9, #0x3
  4019d8:	b.cs	401a08 <ferror@plt+0x338>  // b.hs, b.nlast
  4019dc:	adrp	x1, 404000 <ferror@plt+0x2930>
  4019e0:	add	x1, x1, #0x677
  4019e4:	mov	w2, #0x5                   	// #5
  4019e8:	mov	x0, xzr
  4019ec:	bl	401650 <dcgettext@plt>
  4019f0:	mov	x2, x0
  4019f4:	mov	w0, #0x1                   	// #1
  4019f8:	mov	w1, wzr
  4019fc:	bl	4013e0 <error@plt>
  401a00:	ldr	w8, [x25, #488]
  401a04:	b	401a4c <ferror@plt+0x37c>
  401a08:	b.eq	401a4c <ferror@plt+0x37c>  // b.none
  401a0c:	cmp	w9, #0x4
  401a10:	b.eq	401a3c <ferror@plt+0x36c>  // b.none
  401a14:	adrp	x1, 404000 <ferror@plt+0x2930>
  401a18:	add	x1, x1, #0x664
  401a1c:	mov	w2, #0x5                   	// #5
  401a20:	mov	x0, xzr
  401a24:	bl	401650 <dcgettext@plt>
  401a28:	mov	x2, x0
  401a2c:	mov	w0, #0x1                   	// #1
  401a30:	mov	w1, wzr
  401a34:	bl	4013e0 <error@plt>
  401a38:	ldr	w8, [x25, #488]
  401a3c:	add	w9, w8, #0x1
  401a40:	str	w9, [x25, #488]
  401a44:	ldr	x21, [x23, w8, sxtw #3]
  401a48:	mov	w8, w9
  401a4c:	add	x9, x23, w8, sxtw #3
  401a50:	ldp	x24, x23, [x9]
  401a54:	add	w8, w8, #0x3
  401a58:	cmp	w8, w22
  401a5c:	str	w8, [x25, #488]
  401a60:	b.ne	401ac0 <ferror@plt+0x3f0>  // b.any
  401a64:	ldr	x25, [x9, #16]
  401a68:	bl	401680 <__errno_location@plt>
  401a6c:	mov	x22, x0
  401a70:	str	wzr, [x0]
  401a74:	sub	x1, x29, #0x8
  401a78:	mov	w2, #0xa                   	// #10
  401a7c:	mov	x0, x25
  401a80:	bl	4013a0 <strtoul@plt>
  401a84:	ldr	w8, [x22]
  401a88:	cbnz	w8, 401ac4 <ferror@plt+0x3f4>
  401a8c:	ldrb	w8, [x25]
  401a90:	cbz	w8, 401ac4 <ferror@plt+0x3f4>
  401a94:	ldur	x8, [x29, #-8]
  401a98:	mov	x22, x0
  401a9c:	ldrb	w8, [x8]
  401aa0:	cbnz	w8, 401ac4 <ferror@plt+0x3f4>
  401aa4:	adrp	x8, 416000 <ferror@plt+0x14930>
  401aa8:	ldrb	w8, [x8, #516]
  401aac:	cmp	w8, #0x1
  401ab0:	b.eq	401ad8 <ferror@plt+0x408>  // b.none
  401ab4:	ldr	x1, [sp, #8]
  401ab8:	cbnz	x21, 401af8 <ferror@plt+0x428>
  401abc:	b	401b00 <ferror@plt+0x430>
  401ac0:	bl	401540 <abort@plt>
  401ac4:	mov	w22, #0x63                  	// #99
  401ac8:	adrp	x8, 416000 <ferror@plt+0x14930>
  401acc:	ldrb	w8, [x8, #516]
  401ad0:	cmp	w8, #0x1
  401ad4:	b.ne	401ab4 <ferror@plt+0x3e4>  // b.any
  401ad8:	mov	x0, x24
  401adc:	bl	401d7c <ferror@plt+0x6ac>
  401ae0:	mov	x24, x0
  401ae4:	mov	x0, x23
  401ae8:	bl	401d7c <ferror@plt+0x6ac>
  401aec:	mov	x23, x0
  401af0:	ldr	x1, [sp, #8]
  401af4:	cbz	x21, 401b00 <ferror@plt+0x430>
  401af8:	ldrb	w8, [x21]
  401afc:	cbnz	w8, 401b1c <ferror@plt+0x44c>
  401b00:	cmp	x22, #0x1
  401b04:	csel	x0, x24, x23, eq  // eq = none
  401b08:	adrp	x8, 416000 <ferror@plt+0x14930>
  401b0c:	ldr	x1, [x8, #496]
  401b10:	bl	4013c0 <fputs@plt>
  401b14:	mov	w0, wzr
  401b18:	bl	4013d0 <exit@plt>
  401b1c:	cbz	x1, 401b30 <ferror@plt+0x460>
  401b20:	ldrb	w8, [x1]
  401b24:	cbz	w8, 401b30 <ferror@plt+0x460>
  401b28:	mov	x0, x21
  401b2c:	bl	4014b0 <bindtextdomain@plt>
  401b30:	ldr	x1, [sp, #16]
  401b34:	cbnz	x1, 401b54 <ferror@plt+0x484>
  401b38:	mov	w4, #0x5                   	// #5
  401b3c:	mov	x0, x21
  401b40:	mov	x1, x24
  401b44:	mov	x2, x23
  401b48:	mov	x3, x22
  401b4c:	bl	401600 <dcngettext@plt>
  401b50:	b	401b08 <ferror@plt+0x438>
  401b54:	mov	x0, x21
  401b58:	mov	x2, x24
  401b5c:	mov	x3, x23
  401b60:	mov	x4, x22
  401b64:	bl	401f44 <ferror@plt+0x874>
  401b68:	b	401b08 <ferror@plt+0x438>
  401b6c:	stp	x29, x30, [sp, #-32]!
  401b70:	stp	x20, x19, [sp, #16]
  401b74:	mov	w19, w0
  401b78:	mov	x29, sp
  401b7c:	cbnz	w0, 401d44 <ferror@plt+0x674>
  401b80:	adrp	x1, 404000 <ferror@plt+0x2930>
  401b84:	add	x1, x1, #0x6cc
  401b88:	mov	w2, #0x5                   	// #5
  401b8c:	mov	x0, xzr
  401b90:	bl	401650 <dcgettext@plt>
  401b94:	adrp	x8, 416000 <ferror@plt+0x14930>
  401b98:	ldr	x1, [x8, #520]
  401b9c:	bl	401660 <printf@plt>
  401ba0:	mov	w0, #0xa                   	// #10
  401ba4:	bl	4016a0 <putchar@plt>
  401ba8:	adrp	x1, 404000 <ferror@plt+0x2930>
  401bac:	add	x1, x1, #0x706
  401bb0:	mov	w2, #0x5                   	// #5
  401bb4:	mov	x0, xzr
  401bb8:	bl	401650 <dcgettext@plt>
  401bbc:	bl	401660 <printf@plt>
  401bc0:	mov	w0, #0xa                   	// #10
  401bc4:	bl	4016a0 <putchar@plt>
  401bc8:	adrp	x1, 404000 <ferror@plt+0x2930>
  401bcc:	add	x1, x1, #0x76c
  401bd0:	mov	w2, #0x5                   	// #5
  401bd4:	mov	x0, xzr
  401bd8:	bl	401650 <dcgettext@plt>
  401bdc:	bl	401660 <printf@plt>
  401be0:	adrp	x1, 404000 <ferror@plt+0x2930>
  401be4:	add	x1, x1, #0x7b5
  401be8:	mov	w2, #0x5                   	// #5
  401bec:	mov	x0, xzr
  401bf0:	bl	401650 <dcgettext@plt>
  401bf4:	bl	401660 <printf@plt>
  401bf8:	adrp	x1, 404000 <ferror@plt+0x2930>
  401bfc:	add	x1, x1, #0x7ec
  401c00:	mov	w2, #0x5                   	// #5
  401c04:	mov	x0, xzr
  401c08:	bl	401650 <dcgettext@plt>
  401c0c:	bl	401660 <printf@plt>
  401c10:	adrp	x1, 404000 <ferror@plt+0x2930>
  401c14:	add	x1, x1, #0x833
  401c18:	mov	w2, #0x5                   	// #5
  401c1c:	mov	x0, xzr
  401c20:	bl	401650 <dcgettext@plt>
  401c24:	bl	401660 <printf@plt>
  401c28:	adrp	x1, 404000 <ferror@plt+0x2930>
  401c2c:	add	x1, x1, #0x86c
  401c30:	mov	w2, #0x5                   	// #5
  401c34:	mov	x0, xzr
  401c38:	bl	401650 <dcgettext@plt>
  401c3c:	bl	401660 <printf@plt>
  401c40:	adrp	x1, 404000 <ferror@plt+0x2930>
  401c44:	add	x1, x1, #0x8b5
  401c48:	mov	w2, #0x5                   	// #5
  401c4c:	mov	x0, xzr
  401c50:	bl	401650 <dcgettext@plt>
  401c54:	bl	401660 <printf@plt>
  401c58:	adrp	x1, 404000 <ferror@plt+0x2930>
  401c5c:	add	x1, x1, #0x905
  401c60:	mov	w2, #0x5                   	// #5
  401c64:	mov	x0, xzr
  401c68:	bl	401650 <dcgettext@plt>
  401c6c:	bl	401660 <printf@plt>
  401c70:	mov	w0, #0xa                   	// #10
  401c74:	bl	4016a0 <putchar@plt>
  401c78:	adrp	x1, 404000 <ferror@plt+0x2930>
  401c7c:	add	x1, x1, #0x952
  401c80:	mov	w2, #0x5                   	// #5
  401c84:	mov	x0, xzr
  401c88:	bl	401650 <dcgettext@plt>
  401c8c:	bl	401660 <printf@plt>
  401c90:	adrp	x1, 404000 <ferror@plt+0x2930>
  401c94:	add	x1, x1, #0x967
  401c98:	mov	w2, #0x5                   	// #5
  401c9c:	mov	x0, xzr
  401ca0:	bl	401650 <dcgettext@plt>
  401ca4:	bl	401660 <printf@plt>
  401ca8:	adrp	x1, 404000 <ferror@plt+0x2930>
  401cac:	add	x1, x1, #0x99f
  401cb0:	mov	w2, #0x5                   	// #5
  401cb4:	mov	x0, xzr
  401cb8:	bl	401650 <dcgettext@plt>
  401cbc:	bl	401660 <printf@plt>
  401cc0:	mov	w0, #0xa                   	// #10
  401cc4:	bl	4016a0 <putchar@plt>
  401cc8:	adrp	x1, 404000 <ferror@plt+0x2930>
  401ccc:	add	x1, x1, #0x9e1
  401cd0:	mov	w2, #0x5                   	// #5
  401cd4:	mov	x0, xzr
  401cd8:	bl	401650 <dcgettext@plt>
  401cdc:	mov	x20, x0
  401ce0:	adrp	x0, 404000 <ferror@plt+0x2930>
  401ce4:	add	x0, x0, #0xafb
  401ce8:	bl	401690 <getenv@plt>
  401cec:	adrp	x8, 404000 <ferror@plt+0x2930>
  401cf0:	adrp	x9, 404000 <ferror@plt+0x2930>
  401cf4:	add	x8, x8, #0xb07
  401cf8:	add	x9, x9, #0x501
  401cfc:	cmp	x0, #0x0
  401d00:	csel	x1, x9, x8, eq  // eq = none
  401d04:	mov	x0, x20
  401d08:	bl	401660 <printf@plt>
  401d0c:	mov	w0, #0xa                   	// #10
  401d10:	bl	4016a0 <putchar@plt>
  401d14:	adrp	x1, 404000 <ferror@plt+0x2930>
  401d18:	add	x1, x1, #0xb13
  401d1c:	mov	w2, #0x5                   	// #5
  401d20:	mov	x0, xzr
  401d24:	bl	401650 <dcgettext@plt>
  401d28:	adrp	x1, 404000 <ferror@plt+0x2930>
  401d2c:	adrp	x2, 404000 <ferror@plt+0x2930>
  401d30:	add	x1, x1, #0xb50
  401d34:	add	x2, x2, #0xb7a
  401d38:	bl	401660 <printf@plt>
  401d3c:	mov	w0, w19
  401d40:	bl	4013d0 <exit@plt>
  401d44:	adrp	x8, 416000 <ferror@plt+0x14930>
  401d48:	ldr	x20, [x8, #472]
  401d4c:	adrp	x1, 404000 <ferror@plt+0x2930>
  401d50:	add	x1, x1, #0x6a5
  401d54:	mov	w2, #0x5                   	// #5
  401d58:	mov	x0, xzr
  401d5c:	bl	401650 <dcgettext@plt>
  401d60:	adrp	x8, 416000 <ferror@plt+0x14930>
  401d64:	ldr	x2, [x8, #520]
  401d68:	mov	x1, x0
  401d6c:	mov	x0, x20
  401d70:	bl	4016b0 <fprintf@plt>
  401d74:	mov	w0, w19
  401d78:	bl	4013d0 <exit@plt>
  401d7c:	stp	x29, x30, [sp, #-48]!
  401d80:	stp	x20, x19, [sp, #32]
  401d84:	adrp	x19, 404000 <ferror@plt+0x2930>
  401d88:	stp	x22, x21, [sp, #16]
  401d8c:	mov	x20, x0
  401d90:	add	x19, x19, #0xb8e
  401d94:	mov	x22, x0
  401d98:	mov	x29, sp
  401d9c:	ldrb	w8, [x22]
  401da0:	mov	x21, x22
  401da4:	cmp	w8, #0x5c
  401da8:	b.eq	401db8 <ferror@plt+0x6e8>  // b.none
  401dac:	cbz	w8, 401f24 <ferror@plt+0x854>
  401db0:	add	x22, x21, #0x1
  401db4:	b	401d9c <ferror@plt+0x6cc>
  401db8:	mov	x22, x21
  401dbc:	ldrb	w1, [x22, #1]!
  401dc0:	cbz	w1, 401f24 <ferror@plt+0x854>
  401dc4:	mov	w2, #0x12                  	// #18
  401dc8:	mov	x0, x19
  401dcc:	bl	401630 <memchr@plt>
  401dd0:	cbz	x0, 401d9c <ferror@plt+0x6cc>
  401dd4:	mov	x0, x20
  401dd8:	bl	4013b0 <strlen@plt>
  401ddc:	bl	402a38 <ferror@plt+0x1368>
  401de0:	sub	x2, x21, x20
  401de4:	mov	x1, x20
  401de8:	mov	x19, x0
  401dec:	add	x22, x0, x2
  401df0:	bl	401380 <memcpy@plt>
  401df4:	adrp	x9, 404000 <ferror@plt+0x2930>
  401df8:	mov	w8, #0x5c                  	// #92
  401dfc:	add	x9, x9, #0x3ec
  401e00:	mov	w10, #0x7                   	// #7
  401e04:	mov	w11, #0x8                   	// #8
  401e08:	mov	w12, #0xc                   	// #12
  401e0c:	mov	w13, #0xa                   	// #10
  401e10:	mov	w14, #0xd                   	// #13
  401e14:	mov	w15, #0x9                   	// #9
  401e18:	mov	w16, #0xb                   	// #11
  401e1c:	mov	x18, x21
  401e20:	ldrb	w17, [x18, #1]!
  401e24:	sub	w17, w17, #0x30
  401e28:	cmp	w17, #0x46
  401e2c:	b.hi	401e9c <ferror@plt+0x7cc>  // b.pmore
  401e30:	adr	x0, 401e40 <ferror@plt+0x770>
  401e34:	ldrb	w1, [x9, x17]
  401e38:	add	x0, x0, x1, lsl #2
  401e3c:	br	x0
  401e40:	mov	x18, x21
  401e44:	ldrb	w1, [x18, #2]!
  401e48:	and	w0, w1, #0xf8
  401e4c:	cmp	w0, #0x30
  401e50:	b.ne	401e84 <ferror@plt+0x7b4>  // b.any
  401e54:	mov	x18, x21
  401e58:	ldrb	w0, [x18, #3]!
  401e5c:	add	w17, w1, w17, lsl #3
  401e60:	sub	w17, w17, #0x30
  401e64:	and	w1, w0, #0xf8
  401e68:	cmp	w1, #0x30
  401e6c:	b.ne	401e90 <ferror@plt+0x7c0>  // b.any
  401e70:	add	w17, w0, w17, lsl #3
  401e74:	sub	w17, w17, #0x30
  401e78:	add	x21, x21, #0x4
  401e7c:	strb	w17, [x22]
  401e80:	b	401f10 <ferror@plt+0x840>
  401e84:	mov	x21, x18
  401e88:	strb	w17, [x22]
  401e8c:	b	401f10 <ferror@plt+0x840>
  401e90:	mov	x21, x18
  401e94:	strb	w17, [x22]
  401e98:	b	401f10 <ferror@plt+0x840>
  401e9c:	mov	x21, x18
  401ea0:	strb	w8, [x22]
  401ea4:	b	401f10 <ferror@plt+0x840>
  401ea8:	strb	w8, [x22]
  401eac:	add	x21, x21, #0x2
  401eb0:	b	401f10 <ferror@plt+0x840>
  401eb4:	strb	w10, [x22], #1
  401eb8:	add	x21, x21, #0x2
  401ebc:	b	401f10 <ferror@plt+0x840>
  401ec0:	strb	w11, [x22], #1
  401ec4:	add	x21, x21, #0x2
  401ec8:	b	401f10 <ferror@plt+0x840>
  401ecc:	strb	w12, [x22], #1
  401ed0:	add	x21, x21, #0x2
  401ed4:	b	401f10 <ferror@plt+0x840>
  401ed8:	strb	w13, [x22], #1
  401edc:	add	x21, x21, #0x2
  401ee0:	b	401f10 <ferror@plt+0x840>
  401ee4:	strb	w14, [x22], #1
  401ee8:	add	x21, x21, #0x2
  401eec:	b	401f10 <ferror@plt+0x840>
  401ef0:	strb	w15, [x22], #1
  401ef4:	add	x21, x21, #0x2
  401ef8:	b	401f10 <ferror@plt+0x840>
  401efc:	strb	w16, [x22], #1
  401f00:	add	x21, x21, #0x2
  401f04:	b	401f10 <ferror@plt+0x840>
  401f08:	add	x21, x21, #0x1
  401f0c:	strb	w17, [x22], #1
  401f10:	ldrb	w17, [x21]
  401f14:	cbz	w17, 401f2c <ferror@plt+0x85c>
  401f18:	cmp	w17, #0x5c
  401f1c:	b.ne	401f08 <ferror@plt+0x838>  // b.any
  401f20:	b	401e1c <ferror@plt+0x74c>
  401f24:	mov	x19, x20
  401f28:	b	401f30 <ferror@plt+0x860>
  401f2c:	strb	wzr, [x22]
  401f30:	mov	x0, x19
  401f34:	ldp	x20, x19, [sp, #32]
  401f38:	ldp	x22, x21, [sp, #16]
  401f3c:	ldp	x29, x30, [sp], #48
  401f40:	ret
  401f44:	stp	x29, x30, [sp, #-96]!
  401f48:	stp	x24, x23, [sp, #48]
  401f4c:	mov	x23, x0
  401f50:	mov	x0, x1
  401f54:	str	x27, [sp, #16]
  401f58:	stp	x26, x25, [sp, #32]
  401f5c:	stp	x22, x21, [sp, #64]
  401f60:	stp	x20, x19, [sp, #80]
  401f64:	mov	x29, sp
  401f68:	mov	x19, x4
  401f6c:	mov	x20, x3
  401f70:	mov	x21, x2
  401f74:	mov	x22, x1
  401f78:	bl	4013b0 <strlen@plt>
  401f7c:	mov	x24, x0
  401f80:	add	x27, x0, #0x1
  401f84:	mov	x0, x21
  401f88:	bl	4013b0 <strlen@plt>
  401f8c:	add	x25, x0, #0x1
  401f90:	add	x8, x25, x27
  401f94:	add	x8, x8, #0xf
  401f98:	and	x8, x8, #0xfffffffffffffff0
  401f9c:	mov	x9, sp
  401fa0:	sub	x26, x9, x8
  401fa4:	mov	sp, x26
  401fa8:	mov	x0, x26
  401fac:	mov	x1, x22
  401fb0:	mov	x2, x24
  401fb4:	bl	401380 <memcpy@plt>
  401fb8:	mov	w8, #0x4                   	// #4
  401fbc:	add	x0, x26, x27
  401fc0:	mov	x1, x21
  401fc4:	mov	x2, x25
  401fc8:	strb	w8, [x26, x24]
  401fcc:	bl	401380 <memcpy@plt>
  401fd0:	mov	w4, #0x5                   	// #5
  401fd4:	mov	x0, x23
  401fd8:	mov	x1, x26
  401fdc:	mov	x2, x20
  401fe0:	mov	x3, x19
  401fe4:	bl	401600 <dcngettext@plt>
  401fe8:	cmp	x19, #0x1
  401fec:	csel	x8, x21, x20, eq  // eq = none
  401ff0:	cmp	x0, x20
  401ff4:	ccmp	x0, x26, #0x4, ne  // ne = any
  401ff8:	csel	x0, x8, x0, eq  // eq = none
  401ffc:	mov	sp, x29
  402000:	ldp	x20, x19, [sp, #80]
  402004:	ldp	x22, x21, [sp, #64]
  402008:	ldp	x24, x23, [sp, #48]
  40200c:	ldp	x26, x25, [sp, #32]
  402010:	ldr	x27, [sp, #16]
  402014:	ldp	x29, x30, [sp], #96
  402018:	ret
  40201c:	stp	x29, x30, [sp, #-48]!
  402020:	adrp	x8, 416000 <ferror@plt+0x14930>
  402024:	ldr	x0, [x8, #496]
  402028:	str	x21, [sp, #16]
  40202c:	stp	x20, x19, [sp, #32]
  402030:	mov	x29, sp
  402034:	bl	4021f0 <ferror@plt+0xb20>
  402038:	mov	w20, w0
  40203c:	bl	401680 <__errno_location@plt>
  402040:	mov	x19, x0
  402044:	cbz	w20, 402078 <ferror@plt+0x9a8>
  402048:	ldr	w20, [x19]
  40204c:	adrp	x1, 404000 <ferror@plt+0x2930>
  402050:	add	x1, x1, #0xba3
  402054:	mov	w2, #0x5                   	// #5
  402058:	mov	x0, xzr
  40205c:	bl	401650 <dcgettext@plt>
  402060:	adrp	x2, 404000 <ferror@plt+0x2930>
  402064:	mov	x3, x0
  402068:	add	x2, x2, #0xba0
  40206c:	mov	w0, #0x1                   	// #1
  402070:	mov	w1, w20
  402074:	bl	4013e0 <error@plt>
  402078:	str	wzr, [x19]
  40207c:	adrp	x21, 416000 <ferror@plt+0x14930>
  402080:	ldr	x20, [x21, #472]
  402084:	mov	x0, x20
  402088:	bl	4016d0 <ferror@plt>
  40208c:	cbnz	w0, 4020c8 <ferror@plt+0x9f8>
  402090:	mov	x0, x20
  402094:	bl	401610 <fflush@plt>
  402098:	ldr	x20, [x21, #472]
  40209c:	cbnz	w0, 4020c8 <ferror@plt+0x9f8>
  4020a0:	mov	x0, x20
  4020a4:	bl	401450 <fclose@plt>
  4020a8:	cbz	w0, 4020b8 <ferror@plt+0x9e8>
  4020ac:	ldr	w8, [x19]
  4020b0:	cmp	w8, #0x9
  4020b4:	b.ne	4020d0 <ferror@plt+0xa00>  // b.any
  4020b8:	ldp	x20, x19, [sp, #32]
  4020bc:	ldr	x21, [sp, #16]
  4020c0:	ldp	x29, x30, [sp], #48
  4020c4:	ret
  4020c8:	mov	x0, x20
  4020cc:	bl	401450 <fclose@plt>
  4020d0:	mov	w0, #0x1                   	// #1
  4020d4:	bl	4013d0 <exit@plt>
  4020d8:	mov	w1, wzr
  4020dc:	b	4020e0 <ferror@plt+0xa10>
  4020e0:	stp	x29, x30, [sp, #-48]!
  4020e4:	adrp	x8, 416000 <ferror@plt+0x14930>
  4020e8:	ldr	x8, [x8, #496]
  4020ec:	str	x21, [sp, #16]
  4020f0:	stp	x20, x19, [sp, #32]
  4020f4:	mov	x20, x0
  4020f8:	cmp	x8, x0
  4020fc:	mov	w21, w1
  402100:	mov	x29, sp
  402104:	b.ne	402130 <ferror@plt+0xa60>  // b.any
  402108:	adrp	x8, 416000 <ferror@plt+0x14930>
  40210c:	ldrb	w9, [x8, #517]
  402110:	tbz	w9, #0, 402128 <ferror@plt+0xa58>
  402114:	mov	w0, wzr
  402118:	ldp	x20, x19, [sp, #32]
  40211c:	ldr	x21, [sp, #16]
  402120:	ldp	x29, x30, [sp], #48
  402124:	ret
  402128:	mov	w9, #0x1                   	// #1
  40212c:	strb	w9, [x8, #517]
  402130:	bl	401680 <__errno_location@plt>
  402134:	mov	x19, x0
  402138:	str	wzr, [x0]
  40213c:	mov	x0, x20
  402140:	bl	4016d0 <ferror@plt>
  402144:	cbz	w0, 402178 <ferror@plt+0xaa8>
  402148:	mov	x0, x20
  40214c:	bl	401610 <fflush@plt>
  402150:	cbnz	w0, 402188 <ferror@plt+0xab8>
  402154:	mov	x1, x20
  402158:	bl	401430 <fputc@plt>
  40215c:	cmn	w0, #0x1
  402160:	b.eq	402188 <ferror@plt+0xab8>  // b.none
  402164:	mov	x0, x20
  402168:	bl	401610 <fflush@plt>
  40216c:	cbnz	w0, 402188 <ferror@plt+0xab8>
  402170:	str	wzr, [x19]
  402174:	b	402188 <ferror@plt+0xab8>
  402178:	tbz	w21, #0, 4021b0 <ferror@plt+0xae0>
  40217c:	mov	x0, x20
  402180:	bl	401610 <fflush@plt>
  402184:	cbz	w0, 4021c4 <ferror@plt+0xaf4>
  402188:	ldr	w21, [x19]
  40218c:	mov	x0, x20
  402190:	bl	401450 <fclose@plt>
  402194:	str	w21, [x19]
  402198:	cmp	w21, #0x20
  40219c:	csetm	w0, ne  // ne = any
  4021a0:	ldp	x20, x19, [sp, #32]
  4021a4:	ldr	x21, [sp, #16]
  4021a8:	ldp	x29, x30, [sp], #48
  4021ac:	ret
  4021b0:	mov	x0, x20
  4021b4:	bl	401450 <fclose@plt>
  4021b8:	cbz	w0, 402118 <ferror@plt+0xa48>
  4021bc:	ldr	w21, [x19]
  4021c0:	b	402198 <ferror@plt+0xac8>
  4021c4:	mov	x0, x20
  4021c8:	bl	401450 <fclose@plt>
  4021cc:	cbz	w0, 402118 <ferror@plt+0xa48>
  4021d0:	ldr	w21, [x19]
  4021d4:	cmp	w21, #0x9
  4021d8:	b.ne	402198 <ferror@plt+0xac8>  // b.any
  4021dc:	mov	w0, wzr
  4021e0:	ldp	x20, x19, [sp, #32]
  4021e4:	ldr	x21, [sp, #16]
  4021e8:	ldp	x29, x30, [sp], #48
  4021ec:	ret
  4021f0:	mov	w1, #0x1                   	// #1
  4021f4:	b	4020e0 <ferror@plt+0xa10>
  4021f8:	stp	x29, x30, [sp, #-32]!
  4021fc:	stp	x20, x19, [sp, #16]
  402200:	mov	x29, sp
  402204:	cbz	x0, 402284 <ferror@plt+0xbb4>
  402208:	mov	w1, #0x2f                  	// #47
  40220c:	mov	x19, x0
  402210:	bl	401520 <strrchr@plt>
  402214:	cmp	x0, #0x0
  402218:	csinc	x20, x19, x0, eq  // eq = none
  40221c:	sub	x8, x20, x19
  402220:	cmp	x8, #0x7
  402224:	b.lt	402268 <ferror@plt+0xb98>  // b.tstop
  402228:	adrp	x1, 404000 <ferror@plt+0x2930>
  40222c:	sub	x0, x20, #0x7
  402230:	add	x1, x1, #0xbe7
  402234:	mov	w2, #0x7                   	// #7
  402238:	bl	4014a0 <strncmp@plt>
  40223c:	cbnz	w0, 402268 <ferror@plt+0xb98>
  402240:	adrp	x1, 404000 <ferror@plt+0x2930>
  402244:	add	x1, x1, #0xbef
  402248:	mov	w2, #0x3                   	// #3
  40224c:	mov	x0, x20
  402250:	bl	4014a0 <strncmp@plt>
  402254:	mov	x19, x20
  402258:	cbnz	w0, 402268 <ferror@plt+0xb98>
  40225c:	add	x19, x20, #0x3
  402260:	adrp	x8, 416000 <ferror@plt+0x14930>
  402264:	str	x19, [x8, #504]
  402268:	adrp	x8, 416000 <ferror@plt+0x14930>
  40226c:	adrp	x9, 416000 <ferror@plt+0x14930>
  402270:	str	x19, [x8, #520]
  402274:	str	x19, [x9, #464]
  402278:	ldp	x20, x19, [sp, #16]
  40227c:	ldp	x29, x30, [sp], #32
  402280:	ret
  402284:	adrp	x8, 416000 <ferror@plt+0x14930>
  402288:	ldr	x3, [x8, #472]
  40228c:	adrp	x0, 404000 <ferror@plt+0x2930>
  402290:	add	x0, x0, #0xbaf
  402294:	mov	w1, #0x37                  	// #55
  402298:	mov	w2, #0x1                   	// #1
  40229c:	bl	4015f0 <fwrite@plt>
  4022a0:	bl	401540 <abort@plt>
  4022a4:	stp	x29, x30, [sp, #-48]!
  4022a8:	stp	x20, x19, [sp, #32]
  4022ac:	mov	x19, x0
  4022b0:	mov	w2, #0x5                   	// #5
  4022b4:	mov	x0, xzr
  4022b8:	mov	x1, x19
  4022bc:	str	x21, [sp, #16]
  4022c0:	mov	x29, sp
  4022c4:	bl	401650 <dcgettext@plt>
  4022c8:	cmp	x0, x19
  4022cc:	b.eq	402324 <ferror@plt+0xc54>  // b.none
  4022d0:	mov	x1, x19
  4022d4:	mov	x20, x0
  4022d8:	bl	402338 <ferror@plt+0xc68>
  4022dc:	tbz	w0, #0, 4022e8 <ferror@plt+0xc18>
  4022e0:	mov	x19, x20
  4022e4:	b	402324 <ferror@plt+0xc54>
  4022e8:	mov	x0, x20
  4022ec:	bl	4013b0 <strlen@plt>
  4022f0:	mov	x21, x0
  4022f4:	mov	x0, x19
  4022f8:	bl	4013b0 <strlen@plt>
  4022fc:	add	x8, x21, x0
  402300:	add	x0, x8, #0x4
  402304:	bl	402a38 <ferror@plt+0x1368>
  402308:	adrp	x1, 404000 <ferror@plt+0x2930>
  40230c:	add	x1, x1, #0xbf3
  402310:	mov	x2, x20
  402314:	mov	x3, x19
  402318:	mov	x21, x0
  40231c:	bl	401410 <sprintf@plt>
  402320:	mov	x19, x21
  402324:	mov	x0, x19
  402328:	ldp	x20, x19, [sp, #32]
  40232c:	ldr	x21, [sp, #16]
  402330:	ldp	x29, x30, [sp], #48
  402334:	ret
  402338:	sub	sp, sp, #0xb0
  40233c:	mov	x8, x1
  402340:	stp	x22, x21, [sp, #144]
  402344:	mov	x21, x0
  402348:	mov	w1, #0x2                   	// #2
  40234c:	mov	x0, x8
  402350:	stp	x29, x30, [sp, #128]
  402354:	stp	x20, x19, [sp, #160]
  402358:	add	x29, sp, #0x80
  40235c:	bl	4027a8 <ferror@plt+0x10d8>
  402360:	ldrb	w8, [x21]
  402364:	mov	x19, x0
  402368:	cbnz	w8, 4023a0 <ferror@plt+0xcd0>
  40236c:	mov	w20, wzr
  402370:	mov	x0, x19
  402374:	bl	4015c0 <free@plt>
  402378:	mov	w0, w20
  40237c:	ldp	x20, x19, [sp, #160]
  402380:	ldp	x22, x21, [sp, #144]
  402384:	ldp	x29, x30, [sp, #128]
  402388:	add	sp, sp, #0xb0
  40238c:	ret
  402390:	ldr	x8, [sp, #88]
  402394:	add	x21, x20, x8
  402398:	ldrb	w8, [x21]
  40239c:	cbz	w8, 40236c <ferror@plt+0xc9c>
  4023a0:	mov	x0, x21
  4023a4:	mov	x1, x19
  4023a8:	bl	402f14 <ferror@plt+0x1844>
  4023ac:	mov	x20, x0
  4023b0:	cbz	x0, 402370 <ferror@plt+0xca0>
  4023b4:	bl	4015d0 <__ctype_get_mb_cur_max@plt>
  4023b8:	cmp	x0, #0x2
  4023bc:	b.cc	402410 <ferror@plt+0xd40>  // b.lo, b.ul, b.last
  4023c0:	cmp	x21, x20
  4023c4:	str	x21, [sp, #80]
  4023c8:	strb	wzr, [sp, #64]
  4023cc:	stur	xzr, [sp, #68]
  4023d0:	strb	wzr, [sp, #76]
  4023d4:	b.cc	4023f4 <ferror@plt+0xd24>  // b.lo, b.ul, b.last
  4023d8:	b	4024ac <ferror@plt+0xddc>
  4023dc:	ldp	x10, x9, [sp, #80]
  4023e0:	strb	wzr, [sp, #76]
  4023e4:	add	x9, x10, x9
  4023e8:	cmp	x9, x20
  4023ec:	str	x9, [sp, #80]
  4023f0:	b.cs	402498 <ferror@plt+0xdc8>  // b.hs, b.nlast
  4023f4:	add	x0, sp, #0x40
  4023f8:	bl	403890 <ferror@plt+0x21c0>
  4023fc:	ldrb	w8, [sp, #96]
  402400:	ldr	w0, [sp, #100]
  402404:	cbz	w8, 4023dc <ferror@plt+0xd0c>
  402408:	cbnz	w0, 4023dc <ferror@plt+0xd0c>
  40240c:	b	402588 <ferror@plt+0xeb8>
  402410:	cmp	x21, x20
  402414:	b.cs	402460 <ferror@plt+0xd90>  // b.hs, b.nlast
  402418:	bl	4015b0 <__ctype_b_loc@plt>
  40241c:	ldr	x8, [x0]
  402420:	ldurb	w9, [x20, #-1]
  402424:	ldrh	w8, [x8, x9, lsl #1]
  402428:	tst	w8, #0x8
  40242c:	cset	w21, eq  // eq = none
  402430:	mov	x0, x19
  402434:	bl	4013b0 <strlen@plt>
  402438:	ldrb	w22, [x20, x0]
  40243c:	cbz	x22, 402474 <ferror@plt+0xda4>
  402440:	bl	4015b0 <__ctype_b_loc@plt>
  402444:	ldr	x8, [x0]
  402448:	ldrh	w8, [x8, x22, lsl #1]
  40244c:	tst	w8, #0x8
  402450:	cset	w8, eq  // eq = none
  402454:	and	w8, w21, w8
  402458:	tbz	w8, #0, 402480 <ferror@plt+0xdb0>
  40245c:	b	402580 <ferror@plt+0xeb0>
  402460:	mov	w21, #0x1                   	// #1
  402464:	mov	x0, x19
  402468:	bl	4013b0 <strlen@plt>
  40246c:	ldrb	w22, [x20, x0]
  402470:	cbnz	x22, 402440 <ferror@plt+0xd70>
  402474:	mov	w8, #0x1                   	// #1
  402478:	and	w8, w21, w8
  40247c:	tbnz	w8, #0, 402580 <ferror@plt+0xeb0>
  402480:	ldrb	w8, [x20], #1
  402484:	cbz	w8, 40236c <ferror@plt+0xc9c>
  402488:	mov	x21, x20
  40248c:	ldrb	w8, [x21]
  402490:	cbnz	w8, 4023a0 <ferror@plt+0xcd0>
  402494:	b	40236c <ferror@plt+0xc9c>
  402498:	cbz	w8, 4024ac <ferror@plt+0xddc>
  40249c:	bl	401640 <iswalnum@plt>
  4024a0:	cmp	w0, #0x0
  4024a4:	cset	w21, eq  // eq = none
  4024a8:	b	4024b0 <ferror@plt+0xde0>
  4024ac:	mov	w21, #0x1                   	// #1
  4024b0:	str	x20, [sp, #80]
  4024b4:	strb	wzr, [sp, #64]
  4024b8:	stur	xzr, [sp, #68]
  4024bc:	strb	wzr, [sp, #76]
  4024c0:	str	x19, [sp, #16]
  4024c4:	strb	wzr, [sp]
  4024c8:	stur	xzr, [sp, #4]
  4024cc:	b	4024ec <ferror@plt+0xe1c>
  4024d0:	ldp	x9, x8, [sp, #80]
  4024d4:	ldp	x11, x10, [sp, #16]
  4024d8:	strb	wzr, [sp, #76]
  4024dc:	add	x8, x9, x8
  4024e0:	add	x9, x11, x10
  4024e4:	str	x8, [sp, #80]
  4024e8:	str	x9, [sp, #16]
  4024ec:	mov	x0, sp
  4024f0:	strb	wzr, [sp, #12]
  4024f4:	bl	403890 <ferror@plt+0x21c0>
  4024f8:	ldrb	w8, [sp, #32]
  4024fc:	cbz	w8, 402508 <ferror@plt+0xe38>
  402500:	ldr	w8, [sp, #36]
  402504:	cbz	w8, 402524 <ferror@plt+0xe54>
  402508:	add	x0, sp, #0x40
  40250c:	bl	403890 <ferror@plt+0x21c0>
  402510:	ldrb	w8, [sp, #96]
  402514:	cbz	w8, 4024d0 <ferror@plt+0xe00>
  402518:	ldr	w8, [sp, #100]
  40251c:	cbnz	w8, 4024d0 <ferror@plt+0xe00>
  402520:	b	402588 <ferror@plt+0xeb8>
  402524:	add	x0, sp, #0x40
  402528:	bl	403890 <ferror@plt+0x21c0>
  40252c:	ldrb	w9, [sp, #96]
  402530:	mov	w8, #0x1                   	// #1
  402534:	cbz	w9, 40254c <ferror@plt+0xe7c>
  402538:	ldr	w0, [sp, #100]
  40253c:	cbz	w0, 40254c <ferror@plt+0xe7c>
  402540:	bl	401640 <iswalnum@plt>
  402544:	cmp	w0, #0x0
  402548:	cset	w8, eq  // eq = none
  40254c:	and	w8, w21, w8
  402550:	tbnz	w8, #0, 402580 <ferror@plt+0xeb0>
  402554:	add	x0, sp, #0x40
  402558:	str	x20, [sp, #80]
  40255c:	strb	wzr, [sp, #64]
  402560:	stur	xzr, [sp, #68]
  402564:	strb	wzr, [sp, #76]
  402568:	bl	403890 <ferror@plt+0x21c0>
  40256c:	ldrb	w8, [sp, #96]
  402570:	cbz	w8, 402390 <ferror@plt+0xcc0>
  402574:	ldr	w8, [sp, #100]
  402578:	cbnz	w8, 402390 <ferror@plt+0xcc0>
  40257c:	b	40236c <ferror@plt+0xc9c>
  402580:	mov	w20, #0x1                   	// #1
  402584:	b	402370 <ferror@plt+0xca0>
  402588:	bl	401540 <abort@plt>
  40258c:	stp	x29, x30, [sp, #-80]!
  402590:	stp	x22, x21, [sp, #48]
  402594:	mov	x22, x0
  402598:	stp	x20, x19, [sp, #64]
  40259c:	mov	x20, x1
  4025a0:	mov	w2, #0x5                   	// #5
  4025a4:	mov	x0, xzr
  4025a8:	mov	x1, x22
  4025ac:	stp	x26, x25, [sp, #16]
  4025b0:	stp	x24, x23, [sp, #32]
  4025b4:	mov	x29, sp
  4025b8:	bl	401650 <dcgettext@plt>
  4025bc:	mov	x19, x0
  4025c0:	bl	402c98 <ferror@plt+0x15c8>
  4025c4:	adrp	x1, 404000 <ferror@plt+0x2930>
  4025c8:	add	x1, x1, #0xbfb
  4025cc:	mov	x21, x0
  4025d0:	bl	402c30 <ferror@plt+0x1560>
  4025d4:	cbz	w0, 40267c <ferror@plt+0xfac>
  4025d8:	adrp	x24, 404000 <ferror@plt+0x2930>
  4025dc:	add	x24, x24, #0xbfb
  4025e0:	mov	x0, x20
  4025e4:	mov	x1, x24
  4025e8:	mov	x2, x21
  4025ec:	bl	402bf4 <ferror@plt+0x1524>
  4025f0:	mov	x23, x0
  4025f4:	mov	x0, x21
  4025f8:	bl	4013b0 <strlen@plt>
  4025fc:	mov	x25, x0
  402600:	add	x0, x0, #0xb
  402604:	bl	402a38 <ferror@plt+0x1368>
  402608:	mov	x1, x21
  40260c:	mov	x2, x25
  402610:	mov	x26, x0
  402614:	bl	401380 <memcpy@plt>
  402618:	adrp	x8, 404000 <ferror@plt+0x2930>
  40261c:	add	x8, x8, #0xc01
  402620:	ldr	x8, [x8]
  402624:	mov	w10, #0x494c                	// #18764
  402628:	add	x9, x26, x25
  40262c:	movk	w10, #0x54, lsl #16
  402630:	mov	x0, x20
  402634:	mov	x1, x24
  402638:	mov	x2, x26
  40263c:	stur	w10, [x9, #7]
  402640:	str	x8, [x9]
  402644:	bl	402bf4 <ferror@plt+0x1524>
  402648:	mov	x20, x0
  40264c:	mov	x0, x26
  402650:	bl	4015c0 <free@plt>
  402654:	cbz	x20, 402674 <ferror@plt+0xfa4>
  402658:	mov	w1, #0x3f                  	// #63
  40265c:	mov	x0, x20
  402660:	bl	4015e0 <strchr@plt>
  402664:	cbz	x0, 40268c <ferror@plt+0xfbc>
  402668:	mov	x0, x20
  40266c:	bl	4015c0 <free@plt>
  402670:	mov	x20, xzr
  402674:	mov	x21, xzr
  402678:	b	402690 <ferror@plt+0xfc0>
  40267c:	mov	x21, xzr
  402680:	mov	x24, xzr
  402684:	mov	x23, x20
  402688:	b	402694 <ferror@plt+0xfc4>
  40268c:	mov	x21, x20
  402690:	mov	x24, x23
  402694:	cmp	x20, #0x0
  402698:	csel	x8, x22, x20, eq  // eq = none
  40269c:	cmp	x23, #0x0
  4026a0:	mov	x0, x19
  4026a4:	mov	x1, x22
  4026a8:	csel	x25, x23, x8, ne  // ne = any
  4026ac:	bl	401580 <strcmp@plt>
  4026b0:	cbz	w0, 402708 <ferror@plt+0x1038>
  4026b4:	mov	x0, x19
  4026b8:	mov	x1, x22
  4026bc:	bl	402338 <ferror@plt+0xc68>
  4026c0:	tbnz	w0, #0, 4026ec <ferror@plt+0x101c>
  4026c4:	cbz	x23, 4026d8 <ferror@plt+0x1008>
  4026c8:	mov	x0, x19
  4026cc:	mov	x1, x23
  4026d0:	bl	402338 <ferror@plt+0xc68>
  4026d4:	tbnz	w0, #0, 4026ec <ferror@plt+0x101c>
  4026d8:	cbz	x20, 402738 <ferror@plt+0x1068>
  4026dc:	mov	x0, x19
  4026e0:	mov	x1, x20
  4026e4:	bl	402338 <ferror@plt+0xc68>
  4026e8:	tbz	w0, #0, 402738 <ferror@plt+0x1068>
  4026ec:	cbz	x24, 4026f8 <ferror@plt+0x1028>
  4026f0:	mov	x0, x24
  4026f4:	bl	4015c0 <free@plt>
  4026f8:	cbz	x21, 40278c <ferror@plt+0x10bc>
  4026fc:	mov	x0, x21
  402700:	bl	4015c0 <free@plt>
  402704:	b	40278c <ferror@plt+0x10bc>
  402708:	cbz	x24, 40271c <ferror@plt+0x104c>
  40270c:	cmp	x24, x25
  402710:	b.eq	40271c <ferror@plt+0x104c>  // b.none
  402714:	mov	x0, x24
  402718:	bl	4015c0 <free@plt>
  40271c:	cbz	x21, 402730 <ferror@plt+0x1060>
  402720:	cmp	x21, x25
  402724:	b.eq	402730 <ferror@plt+0x1060>  // b.none
  402728:	mov	x0, x21
  40272c:	bl	4015c0 <free@plt>
  402730:	mov	x19, x25
  402734:	b	40278c <ferror@plt+0x10bc>
  402738:	mov	x0, x19
  40273c:	bl	4013b0 <strlen@plt>
  402740:	mov	x20, x0
  402744:	mov	x0, x25
  402748:	bl	4013b0 <strlen@plt>
  40274c:	add	x8, x20, x0
  402750:	add	x0, x8, #0x4
  402754:	bl	402a38 <ferror@plt+0x1368>
  402758:	adrp	x1, 404000 <ferror@plt+0x2930>
  40275c:	add	x1, x1, #0xbf3
  402760:	mov	x2, x19
  402764:	mov	x3, x25
  402768:	mov	x20, x0
  40276c:	bl	401410 <sprintf@plt>
  402770:	cbz	x24, 40277c <ferror@plt+0x10ac>
  402774:	mov	x0, x24
  402778:	bl	4015c0 <free@plt>
  40277c:	cbz	x21, 402788 <ferror@plt+0x10b8>
  402780:	mov	x0, x21
  402784:	bl	4015c0 <free@plt>
  402788:	mov	x19, x20
  40278c:	mov	x0, x19
  402790:	ldp	x20, x19, [sp, #64]
  402794:	ldp	x22, x21, [sp, #48]
  402798:	ldp	x24, x23, [sp, #32]
  40279c:	ldp	x26, x25, [sp, #16]
  4027a0:	ldp	x29, x30, [sp], #80
  4027a4:	ret
  4027a8:	sub	sp, sp, #0x80
  4027ac:	stp	x29, x30, [sp, #80]
  4027b0:	stp	x22, x21, [sp, #96]
  4027b4:	stp	x20, x19, [sp, #112]
  4027b8:	add	x29, sp, #0x50
  4027bc:	mov	w20, w1
  4027c0:	bl	401510 <strdup@plt>
  4027c4:	cbz	x0, 4029f4 <ferror@plt+0x1324>
  4027c8:	mov	x19, x0
  4027cc:	bl	4015d0 <__ctype_get_mb_cur_max@plt>
  4027d0:	cmp	x0, #0x2
  4027d4:	b.cc	402944 <ferror@plt+0x1274>  // b.lo, b.ul, b.last
  4027d8:	cbz	w20, 402864 <ferror@plt+0x1194>
  4027dc:	mov	x0, x19
  4027e0:	str	x19, [sp, #32]
  4027e4:	bl	4013b0 <strlen@plt>
  4027e8:	add	x8, x19, x0
  4027ec:	cmp	x0, #0x1
  4027f0:	mov	x21, x19
  4027f4:	strb	wzr, [sp, #16]
  4027f8:	stur	xzr, [sp, #20]
  4027fc:	str	x8, [sp, #8]
  402800:	strb	wzr, [sp, #28]
  402804:	b.lt	402844 <ferror@plt+0x1174>  // b.tstop
  402808:	add	x0, sp, #0x8
  40280c:	bl	402cd4 <ferror@plt+0x1604>
  402810:	ldrb	w8, [sp, #48]
  402814:	cbz	w8, 402840 <ferror@plt+0x1170>
  402818:	ldr	w0, [sp, #52]
  40281c:	bl	401460 <iswspace@plt>
  402820:	cbz	w0, 402840 <ferror@plt+0x1170>
  402824:	ldp	x9, x8, [sp, #32]
  402828:	ldr	x10, [sp, #8]
  40282c:	strb	wzr, [sp, #28]
  402830:	add	x8, x9, x8
  402834:	cmp	x8, x10
  402838:	str	x8, [sp, #32]
  40283c:	b.cc	402808 <ferror@plt+0x1138>  // b.lo, b.ul, b.last
  402840:	ldr	x21, [sp, #32]
  402844:	mov	x0, x21
  402848:	bl	4013b0 <strlen@plt>
  40284c:	add	x2, x0, #0x1
  402850:	mov	x0, x19
  402854:	mov	x1, x21
  402858:	bl	401390 <memmove@plt>
  40285c:	cmp	w20, #0x1
  402860:	b.eq	4029dc <ferror@plt+0x130c>  // b.none
  402864:	mov	x0, x19
  402868:	str	x19, [sp, #32]
  40286c:	bl	4013b0 <strlen@plt>
  402870:	add	x8, x19, x0
  402874:	cmp	x0, #0x1
  402878:	strb	wzr, [sp, #16]
  40287c:	stur	xzr, [sp, #20]
  402880:	str	x8, [sp, #8]
  402884:	strb	wzr, [sp, #28]
  402888:	b.lt	4029dc <ferror@plt+0x130c>  // b.tstop
  40288c:	mov	w21, wzr
  402890:	b	4028b4 <ferror@plt+0x11e4>
  402894:	mov	w21, #0x1                   	// #1
  402898:	ldp	x9, x8, [sp, #32]
  40289c:	ldr	x10, [sp, #8]
  4028a0:	strb	wzr, [sp, #28]
  4028a4:	add	x8, x9, x8
  4028a8:	cmp	x8, x10
  4028ac:	str	x8, [sp, #32]
  4028b0:	b.cs	4029d0 <ferror@plt+0x1300>  // b.hs, b.nlast
  4028b4:	add	x0, sp, #0x8
  4028b8:	bl	402cd4 <ferror@plt+0x1604>
  4028bc:	cmp	w21, #0x1
  4028c0:	b.eq	4028e4 <ferror@plt+0x1214>  // b.none
  4028c4:	cbnz	w21, 402914 <ferror@plt+0x1244>
  4028c8:	ldrb	w8, [sp, #48]
  4028cc:	cbz	w8, 402894 <ferror@plt+0x11c4>
  4028d0:	ldr	w0, [sp, #52]
  4028d4:	bl	401460 <iswspace@plt>
  4028d8:	cbz	w0, 402930 <ferror@plt+0x1260>
  4028dc:	mov	w21, wzr
  4028e0:	b	402898 <ferror@plt+0x11c8>
  4028e4:	ldrb	w8, [sp, #48]
  4028e8:	cbz	w8, 402894 <ferror@plt+0x11c4>
  4028ec:	ldr	w0, [sp, #52]
  4028f0:	bl	401460 <iswspace@plt>
  4028f4:	cbz	w0, 402894 <ferror@plt+0x11c4>
  4028f8:	ldrb	w8, [sp, #48]
  4028fc:	cbz	w8, 402894 <ferror@plt+0x11c4>
  402900:	ldr	w0, [sp, #52]
  402904:	bl	401460 <iswspace@plt>
  402908:	cbz	w0, 402894 <ferror@plt+0x11c4>
  40290c:	ldr	x20, [sp, #32]
  402910:	b	402928 <ferror@plt+0x1258>
  402914:	ldrb	w8, [sp, #48]
  402918:	cbz	w8, 402894 <ferror@plt+0x11c4>
  40291c:	ldr	w0, [sp, #52]
  402920:	bl	401460 <iswspace@plt>
  402924:	cbz	w0, 402894 <ferror@plt+0x11c4>
  402928:	mov	w21, #0x2                   	// #2
  40292c:	b	402898 <ferror@plt+0x11c8>
  402930:	ldrb	w8, [sp, #48]
  402934:	cbz	w8, 402894 <ferror@plt+0x11c4>
  402938:	ldr	w0, [sp, #52]
  40293c:	bl	401460 <iswspace@plt>
  402940:	b	402894 <ferror@plt+0x11c4>
  402944:	cbz	w20, 402994 <ferror@plt+0x12c4>
  402948:	ldrb	w22, [x19]
  40294c:	mov	x21, x19
  402950:	cbz	w22, 402974 <ferror@plt+0x12a4>
  402954:	bl	4015b0 <__ctype_b_loc@plt>
  402958:	ldr	x8, [x0]
  40295c:	mov	x21, x19
  402960:	and	x9, x22, #0xff
  402964:	ldrh	w9, [x8, x9, lsl #1]
  402968:	tbz	w9, #13, 402974 <ferror@plt+0x12a4>
  40296c:	ldrb	w22, [x21, #1]!
  402970:	cbnz	w22, 402960 <ferror@plt+0x1290>
  402974:	mov	x0, x21
  402978:	bl	4013b0 <strlen@plt>
  40297c:	add	x2, x0, #0x1
  402980:	mov	x0, x19
  402984:	mov	x1, x21
  402988:	bl	401390 <memmove@plt>
  40298c:	cmp	w20, #0x1
  402990:	b.eq	4029dc <ferror@plt+0x130c>  // b.none
  402994:	mov	x0, x19
  402998:	bl	4013b0 <strlen@plt>
  40299c:	add	x8, x19, x0
  4029a0:	sub	x20, x8, #0x1
  4029a4:	cmp	x20, x19
  4029a8:	b.cc	4029dc <ferror@plt+0x130c>  // b.lo, b.ul, b.last
  4029ac:	bl	4015b0 <__ctype_b_loc@plt>
  4029b0:	ldr	x8, [x0]
  4029b4:	ldrb	w9, [x20]
  4029b8:	ldrh	w8, [x8, x9, lsl #1]
  4029bc:	tbz	w8, #13, 4029dc <ferror@plt+0x130c>
  4029c0:	strb	wzr, [x20], #-1
  4029c4:	cmp	x20, x19
  4029c8:	b.cs	4029b0 <ferror@plt+0x12e0>  // b.hs, b.nlast
  4029cc:	b	4029dc <ferror@plt+0x130c>
  4029d0:	cmp	w21, #0x2
  4029d4:	b.ne	4029dc <ferror@plt+0x130c>  // b.any
  4029d8:	strb	wzr, [x20]
  4029dc:	mov	x0, x19
  4029e0:	ldp	x20, x19, [sp, #112]
  4029e4:	ldp	x22, x21, [sp, #96]
  4029e8:	ldp	x29, x30, [sp, #80]
  4029ec:	add	sp, sp, #0x80
  4029f0:	ret
  4029f4:	bl	4029f8 <ferror@plt+0x1328>
  4029f8:	stp	x29, x30, [sp, #-32]!
  4029fc:	adrp	x8, 416000 <ferror@plt+0x14930>
  402a00:	str	x19, [sp, #16]
  402a04:	ldr	w19, [x8, #456]
  402a08:	adrp	x1, 404000 <ferror@plt+0x2930>
  402a0c:	add	x1, x1, #0xc0c
  402a10:	mov	w2, #0x5                   	// #5
  402a14:	mov	x0, xzr
  402a18:	mov	x29, sp
  402a1c:	bl	401650 <dcgettext@plt>
  402a20:	mov	x2, x0
  402a24:	mov	w0, w19
  402a28:	mov	w1, wzr
  402a2c:	bl	4013e0 <error@plt>
  402a30:	mov	w0, #0x1                   	// #1
  402a34:	bl	4013d0 <exit@plt>
  402a38:	stp	x29, x30, [sp, #-32]!
  402a3c:	str	x19, [sp, #16]
  402a40:	mov	x29, sp
  402a44:	mov	x19, x0
  402a48:	bl	401480 <malloc@plt>
  402a4c:	cbnz	x0, 402a60 <ferror@plt+0x1390>
  402a50:	cbnz	x19, 402a6c <ferror@plt+0x139c>
  402a54:	mov	w0, #0x1                   	// #1
  402a58:	bl	401480 <malloc@plt>
  402a5c:	cbz	x0, 402a6c <ferror@plt+0x139c>
  402a60:	ldr	x19, [sp, #16]
  402a64:	ldp	x29, x30, [sp], #32
  402a68:	ret
  402a6c:	bl	4029f8 <ferror@plt+0x1328>
  402a70:	stp	x29, x30, [sp, #-32]!
  402a74:	umulh	x8, x1, x0
  402a78:	str	x19, [sp, #16]
  402a7c:	mov	x29, sp
  402a80:	cbnz	x8, 402ab0 <ferror@plt+0x13e0>
  402a84:	mul	x19, x1, x0
  402a88:	mov	x0, x19
  402a8c:	bl	401480 <malloc@plt>
  402a90:	cbnz	x0, 402aa4 <ferror@plt+0x13d4>
  402a94:	cbnz	x19, 402ab0 <ferror@plt+0x13e0>
  402a98:	mov	w0, #0x1                   	// #1
  402a9c:	bl	401480 <malloc@plt>
  402aa0:	cbz	x0, 402ab0 <ferror@plt+0x13e0>
  402aa4:	ldr	x19, [sp, #16]
  402aa8:	ldp	x29, x30, [sp], #32
  402aac:	ret
  402ab0:	bl	4029f8 <ferror@plt+0x1328>
  402ab4:	stp	x29, x30, [sp, #-32]!
  402ab8:	str	x19, [sp, #16]
  402abc:	mov	x29, sp
  402ac0:	mov	x19, x0
  402ac4:	bl	401480 <malloc@plt>
  402ac8:	cbnz	x0, 402adc <ferror@plt+0x140c>
  402acc:	cbnz	x19, 402af0 <ferror@plt+0x1420>
  402ad0:	mov	w0, #0x1                   	// #1
  402ad4:	bl	401480 <malloc@plt>
  402ad8:	cbz	x0, 402af0 <ferror@plt+0x1420>
  402adc:	mov	x2, x19
  402ae0:	ldr	x19, [sp, #16]
  402ae4:	mov	w1, wzr
  402ae8:	ldp	x29, x30, [sp], #32
  402aec:	b	4014d0 <memset@plt>
  402af0:	bl	4029f8 <ferror@plt+0x1328>
  402af4:	stp	x29, x30, [sp, #-32]!
  402af8:	str	x19, [sp, #16]
  402afc:	mov	x29, sp
  402b00:	mov	x19, x0
  402b04:	bl	4014e0 <calloc@plt>
  402b08:	cbnz	x0, 402b1c <ferror@plt+0x144c>
  402b0c:	cbnz	x19, 402b28 <ferror@plt+0x1458>
  402b10:	mov	w0, #0x1                   	// #1
  402b14:	bl	401480 <malloc@plt>
  402b18:	cbz	x0, 402b28 <ferror@plt+0x1458>
  402b1c:	ldr	x19, [sp, #16]
  402b20:	ldp	x29, x30, [sp], #32
  402b24:	ret
  402b28:	bl	4029f8 <ferror@plt+0x1328>
  402b2c:	stp	x29, x30, [sp, #-32]!
  402b30:	str	x19, [sp, #16]
  402b34:	mov	x19, x1
  402b38:	mov	x29, sp
  402b3c:	cbz	x0, 402b50 <ferror@plt+0x1480>
  402b40:	mov	x1, x19
  402b44:	bl	401500 <realloc@plt>
  402b48:	cbnz	x0, 402b6c <ferror@plt+0x149c>
  402b4c:	b	402b5c <ferror@plt+0x148c>
  402b50:	mov	x0, x19
  402b54:	bl	401480 <malloc@plt>
  402b58:	cbnz	x0, 402b6c <ferror@plt+0x149c>
  402b5c:	cbnz	x19, 402b78 <ferror@plt+0x14a8>
  402b60:	mov	w0, #0x1                   	// #1
  402b64:	bl	401480 <malloc@plt>
  402b68:	cbz	x0, 402b78 <ferror@plt+0x14a8>
  402b6c:	ldr	x19, [sp, #16]
  402b70:	ldp	x29, x30, [sp], #32
  402b74:	ret
  402b78:	bl	4029f8 <ferror@plt+0x1328>
  402b7c:	stp	x29, x30, [sp, #-32]!
  402b80:	str	x19, [sp, #16]
  402b84:	mov	x29, sp
  402b88:	bl	403ac8 <ferror@plt+0x23f8>
  402b8c:	mov	w19, w0
  402b90:	tbz	w0, #31, 402ba4 <ferror@plt+0x14d4>
  402b94:	bl	401680 <__errno_location@plt>
  402b98:	ldr	w8, [x0]
  402b9c:	cmp	w8, #0xc
  402ba0:	b.eq	402bb4 <ferror@plt+0x14e4>  // b.none
  402ba4:	mov	w0, w19
  402ba8:	ldr	x19, [sp, #16]
  402bac:	ldp	x29, x30, [sp], #32
  402bb0:	ret
  402bb4:	bl	4029f8 <ferror@plt+0x1328>
  402bb8:	stp	x29, x30, [sp, #-32]!
  402bbc:	str	x19, [sp, #16]
  402bc0:	mov	x29, sp
  402bc4:	bl	403cec <ferror@plt+0x261c>
  402bc8:	mov	x19, x0
  402bcc:	cbnz	x0, 402be0 <ferror@plt+0x1510>
  402bd0:	bl	401680 <__errno_location@plt>
  402bd4:	ldr	w8, [x0]
  402bd8:	cmp	w8, #0xc
  402bdc:	b.eq	402bf0 <ferror@plt+0x1520>  // b.none
  402be0:	mov	x0, x19
  402be4:	ldr	x19, [sp, #16]
  402be8:	ldp	x29, x30, [sp], #32
  402bec:	ret
  402bf0:	bl	4029f8 <ferror@plt+0x1328>
  402bf4:	stp	x29, x30, [sp, #-32]!
  402bf8:	str	x19, [sp, #16]
  402bfc:	mov	x29, sp
  402c00:	bl	403f38 <ferror@plt+0x2868>
  402c04:	mov	x19, x0
  402c08:	cbnz	x0, 402c1c <ferror@plt+0x154c>
  402c0c:	bl	401680 <__errno_location@plt>
  402c10:	ldr	w8, [x0]
  402c14:	cmp	w8, #0xc
  402c18:	b.eq	402c2c <ferror@plt+0x155c>  // b.none
  402c1c:	mov	x0, x19
  402c20:	ldr	x19, [sp, #16]
  402c24:	ldp	x29, x30, [sp], #32
  402c28:	ret
  402c2c:	bl	4029f8 <ferror@plt+0x1328>
  402c30:	cmp	x0, x1
  402c34:	b.eq	402c84 <ferror@plt+0x15b4>  // b.none
  402c38:	ldrb	w8, [x0]
  402c3c:	ldrb	w9, [x1]
  402c40:	sub	w10, w8, #0x41
  402c44:	add	w11, w8, #0x20
  402c48:	sub	w12, w9, #0x41
  402c4c:	cmp	w10, #0x1a
  402c50:	add	w13, w9, #0x20
  402c54:	csel	w8, w11, w8, cc  // cc = lo, ul, last
  402c58:	cmp	w12, #0x1a
  402c5c:	csel	w9, w13, w9, cc  // cc = lo, ul, last
  402c60:	ands	w8, w8, #0xff
  402c64:	b.eq	402c8c <ferror@plt+0x15bc>  // b.none
  402c68:	and	w9, w9, #0xff
  402c6c:	add	x0, x0, #0x1
  402c70:	cmp	w8, w9
  402c74:	add	x1, x1, #0x1
  402c78:	b.eq	402c38 <ferror@plt+0x1568>  // b.none
  402c7c:	sub	w0, w8, w9
  402c80:	ret
  402c84:	mov	w0, wzr
  402c88:	ret
  402c8c:	and	w9, w9, #0xff
  402c90:	sub	w0, w8, w9
  402c94:	ret
  402c98:	stp	x29, x30, [sp, #-16]!
  402c9c:	mov	w0, #0xe                   	// #14
  402ca0:	mov	x29, sp
  402ca4:	bl	401470 <nl_langinfo@plt>
  402ca8:	adrp	x8, 404000 <ferror@plt+0x2930>
  402cac:	add	x8, x8, #0x904
  402cb0:	cmp	x0, #0x0
  402cb4:	csel	x8, x8, x0, eq  // eq = none
  402cb8:	ldrb	w9, [x8]
  402cbc:	adrp	x10, 404000 <ferror@plt+0x2930>
  402cc0:	add	x10, x10, #0xc1d
  402cc4:	cmp	w9, #0x0
  402cc8:	csel	x0, x10, x8, eq  // eq = none
  402ccc:	ldp	x29, x30, [sp], #16
  402cd0:	ret
  402cd4:	stp	x29, x30, [sp, #-48]!
  402cd8:	stp	x22, x21, [sp, #16]
  402cdc:	stp	x20, x19, [sp, #32]
  402ce0:	ldrb	w8, [x0, #20]
  402ce4:	mov	x29, sp
  402ce8:	cbz	w8, 402cfc <ferror@plt+0x162c>
  402cec:	ldp	x20, x19, [sp, #32]
  402cf0:	ldp	x22, x21, [sp, #16]
  402cf4:	ldp	x29, x30, [sp], #48
  402cf8:	ret
  402cfc:	ldrb	w8, [x0, #8]
  402d00:	ldr	x21, [x0, #24]
  402d04:	mov	x19, x0
  402d08:	cbz	w8, 402d4c <ferror@plt+0x167c>
  402d0c:	ldr	x8, [x19]
  402d10:	add	x22, x19, #0x2c
  402d14:	add	x20, x19, #0xc
  402d18:	mov	x0, x22
  402d1c:	sub	x2, x8, x21
  402d20:	mov	x1, x21
  402d24:	mov	x3, x20
  402d28:	bl	404050 <ferror@plt+0x2980>
  402d2c:	cmn	x0, #0x2
  402d30:	str	x0, [x19, #32]
  402d34:	b.eq	402dbc <ferror@plt+0x16ec>  // b.none
  402d38:	cbz	x0, 402d84 <ferror@plt+0x16b4>
  402d3c:	cmn	x0, #0x1
  402d40:	b.ne	402da0 <ferror@plt+0x16d0>  // b.any
  402d44:	mov	w8, #0x1                   	// #1
  402d48:	b	402dc8 <ferror@plt+0x16f8>
  402d4c:	ldrb	w8, [x21]
  402d50:	adrp	x10, 404000 <ferror@plt+0x2930>
  402d54:	add	x10, x10, #0xce0
  402d58:	lsr	w9, w8, #3
  402d5c:	and	x9, x9, #0x1c
  402d60:	ldr	w9, [x10, x9]
  402d64:	lsr	w8, w9, w8
  402d68:	tbz	w8, #0, 402de8 <ferror@plt+0x1718>
  402d6c:	mov	w8, #0x1                   	// #1
  402d70:	str	x8, [x19, #32]
  402d74:	ldrb	w9, [x21]
  402d78:	strb	w8, [x19, #40]
  402d7c:	str	w9, [x19, #44]
  402d80:	b	402dd0 <ferror@plt+0x1700>
  402d84:	ldr	x8, [x19, #24]
  402d88:	mov	w9, #0x1                   	// #1
  402d8c:	str	x9, [x19, #32]
  402d90:	ldrb	w8, [x8]
  402d94:	cbnz	w8, 402e00 <ferror@plt+0x1730>
  402d98:	ldr	w8, [x22]
  402d9c:	cbnz	w8, 402e20 <ferror@plt+0x1750>
  402da0:	mov	w8, #0x1                   	// #1
  402da4:	mov	x0, x20
  402da8:	strb	w8, [x19, #40]
  402dac:	bl	401550 <mbsinit@plt>
  402db0:	cbz	w0, 402dd0 <ferror@plt+0x1700>
  402db4:	strb	wzr, [x19, #8]
  402db8:	b	402dd0 <ferror@plt+0x1700>
  402dbc:	ldr	x8, [x19]
  402dc0:	ldr	x9, [x19, #24]
  402dc4:	sub	x8, x8, x9
  402dc8:	str	x8, [x19, #32]
  402dcc:	strb	wzr, [x19, #40]
  402dd0:	mov	w8, #0x1                   	// #1
  402dd4:	strb	w8, [x19, #20]
  402dd8:	ldp	x20, x19, [sp, #32]
  402ddc:	ldp	x22, x21, [sp, #16]
  402de0:	ldp	x29, x30, [sp], #48
  402de4:	ret
  402de8:	add	x0, x19, #0xc
  402dec:	bl	401550 <mbsinit@plt>
  402df0:	cbz	w0, 402e40 <ferror@plt+0x1770>
  402df4:	mov	w8, #0x1                   	// #1
  402df8:	strb	w8, [x19, #8]
  402dfc:	b	402d0c <ferror@plt+0x163c>
  402e00:	adrp	x0, 404000 <ferror@plt+0x2930>
  402e04:	adrp	x1, 404000 <ferror@plt+0x2930>
  402e08:	adrp	x3, 404000 <ferror@plt+0x2930>
  402e0c:	add	x0, x0, #0xc73
  402e10:	add	x1, x1, #0xc3a
  402e14:	add	x3, x3, #0xc45
  402e18:	mov	w2, #0xa9                  	// #169
  402e1c:	bl	401670 <__assert_fail@plt>
  402e20:	adrp	x0, 404000 <ferror@plt+0x2930>
  402e24:	adrp	x1, 404000 <ferror@plt+0x2930>
  402e28:	adrp	x3, 404000 <ferror@plt+0x2930>
  402e2c:	add	x0, x0, #0xc8a
  402e30:	add	x1, x1, #0xc3a
  402e34:	add	x3, x3, #0xc45
  402e38:	mov	w2, #0xaa                  	// #170
  402e3c:	bl	401670 <__assert_fail@plt>
  402e40:	adrp	x0, 404000 <ferror@plt+0x2930>
  402e44:	adrp	x1, 404000 <ferror@plt+0x2930>
  402e48:	adrp	x3, 404000 <ferror@plt+0x2930>
  402e4c:	add	x0, x0, #0xc23
  402e50:	add	x1, x1, #0xc3a
  402e54:	add	x3, x3, #0xc45
  402e58:	mov	w2, #0x8e                  	// #142
  402e5c:	bl	401670 <__assert_fail@plt>
  402e60:	ldr	x8, [x0, #24]
  402e64:	ldr	x9, [x0]
  402e68:	add	x8, x8, x1
  402e6c:	add	x9, x9, x1
  402e70:	str	x8, [x0, #24]
  402e74:	str	x9, [x0]
  402e78:	ret
  402e7c:	stp	x29, x30, [sp, #-48]!
  402e80:	stp	x20, x19, [sp, #32]
  402e84:	ldr	x8, [x1]
  402e88:	mov	x19, x1
  402e8c:	mov	x20, x0
  402e90:	str	x21, [sp, #16]
  402e94:	str	x8, [x0]
  402e98:	ldrb	w8, [x1, #8]
  402e9c:	mov	x29, sp
  402ea0:	strb	w8, [x0, #8]
  402ea4:	cbz	w8, 402eb4 <ferror@plt+0x17e4>
  402ea8:	ldur	x8, [x19, #12]
  402eac:	stur	x8, [x20, #12]
  402eb0:	b	402eb8 <ferror@plt+0x17e8>
  402eb4:	stur	xzr, [x20, #12]
  402eb8:	ldrb	w8, [x19, #20]
  402ebc:	strb	w8, [x20, #20]
  402ec0:	ldr	x1, [x19, #24]
  402ec4:	add	x8, x19, #0x30
  402ec8:	cmp	x1, x8
  402ecc:	b.ne	402ee4 <ferror@plt+0x1814>  // b.any
  402ed0:	ldr	x2, [x19, #32]
  402ed4:	add	x21, x20, #0x30
  402ed8:	mov	x0, x21
  402edc:	bl	401380 <memcpy@plt>
  402ee0:	mov	x1, x21
  402ee4:	str	x1, [x20, #24]
  402ee8:	ldr	x8, [x19, #32]
  402eec:	str	x8, [x20, #32]
  402ef0:	ldrb	w8, [x19, #40]
  402ef4:	strb	w8, [x20, #40]
  402ef8:	cbz	w8, 402f04 <ferror@plt+0x1834>
  402efc:	ldr	w8, [x19, #44]
  402f00:	str	w8, [x20, #44]
  402f04:	ldp	x20, x19, [sp, #32]
  402f08:	ldr	x21, [sp, #16]
  402f0c:	ldp	x29, x30, [sp], #48
  402f10:	ret
  402f14:	sub	sp, sp, #0x1a0
  402f18:	stp	x29, x30, [sp, #320]
  402f1c:	stp	x28, x27, [sp, #336]
  402f20:	stp	x26, x25, [sp, #352]
  402f24:	stp	x24, x23, [sp, #368]
  402f28:	stp	x22, x21, [sp, #384]
  402f2c:	stp	x20, x19, [sp, #400]
  402f30:	add	x29, sp, #0x140
  402f34:	mov	x20, x1
  402f38:	mov	x19, x0
  402f3c:	bl	4015d0 <__ctype_get_mb_cur_max@plt>
  402f40:	cmp	x0, #0x2
  402f44:	b.cc	4031f0 <ferror@plt+0x1b20>  // b.lo, b.ul, b.last
  402f48:	add	x21, sp, #0x80
  402f4c:	sub	x0, x29, #0x40
  402f50:	stur	x20, [x29, #-48]
  402f54:	sturb	wzr, [x29, #-64]
  402f58:	stur	xzr, [x21, #132]
  402f5c:	sturb	wzr, [x29, #-52]
  402f60:	bl	403890 <ferror@plt+0x21c0>
  402f64:	ldurb	w8, [x29, #-32]
  402f68:	cbz	w8, 402f74 <ferror@plt+0x18a4>
  402f6c:	ldur	w8, [x29, #-28]
  402f70:	cbz	w8, 4032ec <ferror@plt+0x1c1c>
  402f74:	add	x0, sp, #0x80
  402f78:	stur	x20, [x29, #-112]
  402f7c:	sturb	wzr, [x29, #-128]
  402f80:	stur	xzr, [x21, #68]
  402f84:	sturb	wzr, [x29, #-116]
  402f88:	str	x19, [sp, #144]
  402f8c:	strb	wzr, [sp, #128]
  402f90:	stur	xzr, [x21, #4]
  402f94:	strb	wzr, [sp, #140]
  402f98:	bl	403890 <ferror@plt+0x21c0>
  402f9c:	ldrb	w8, [sp, #160]
  402fa0:	cbz	w8, 402fb0 <ferror@plt+0x18e0>
  402fa4:	ldr	w9, [sp, #164]
  402fa8:	mov	x8, xzr
  402fac:	cbz	w9, 4032e8 <ferror@plt+0x1c18>
  402fb0:	mov	x26, xzr
  402fb4:	mov	x27, xzr
  402fb8:	mov	x24, xzr
  402fbc:	mov	w25, #0x1                   	// #1
  402fc0:	add	x8, x24, x24, lsl #2
  402fc4:	mov	x21, x27
  402fc8:	cmp	x27, x8
  402fcc:	b.cc	403054 <ferror@plt+0x1984>  // b.lo, b.ul, b.last
  402fd0:	tbz	w25, #0, 403054 <ferror@plt+0x1984>
  402fd4:	cmp	x24, #0xa
  402fd8:	b.cc	403054 <ferror@plt+0x1984>  // b.lo, b.ul, b.last
  402fdc:	cmp	x21, x26
  402fe0:	b.eq	40301c <ferror@plt+0x194c>  // b.none
  402fe4:	sub	x22, x26, x21
  402fe8:	b	403004 <ferror@plt+0x1934>
  402fec:	ldp	x9, x8, [x29, #-112]
  402ff0:	adds	x22, x22, #0x1
  402ff4:	sturb	wzr, [x29, #-116]
  402ff8:	add	x8, x9, x8
  402ffc:	stur	x8, [x29, #-112]
  403000:	b.cs	40301c <ferror@plt+0x194c>  // b.hs, b.nlast
  403004:	sub	x0, x29, #0x80
  403008:	bl	403890 <ferror@plt+0x21c0>
  40300c:	ldurb	w8, [x29, #-96]
  403010:	cbz	w8, 402fec <ferror@plt+0x191c>
  403014:	ldur	w8, [x29, #-92]
  403018:	cbnz	w8, 402fec <ferror@plt+0x191c>
  40301c:	sub	x0, x29, #0x80
  403020:	bl	403890 <ferror@plt+0x21c0>
  403024:	ldurb	w8, [x29, #-96]
  403028:	cbz	w8, 403050 <ferror@plt+0x1980>
  40302c:	ldur	w8, [x29, #-92]
  403030:	mov	x26, x21
  403034:	cbnz	w8, 403054 <ferror@plt+0x1984>
  403038:	add	x2, sp, #0x40
  40303c:	mov	x0, x19
  403040:	mov	x1, x20
  403044:	bl	403324 <ferror@plt+0x1c54>
  403048:	tbnz	w0, #0, 403318 <ferror@plt+0x1c48>
  40304c:	mov	w25, wzr
  403050:	mov	x26, x21
  403054:	ldrb	w8, [sp, #160]
  403058:	add	x27, x21, #0x1
  40305c:	cbz	w8, 40307c <ferror@plt+0x19ac>
  403060:	ldurb	w8, [x29, #-32]
  403064:	cbz	w8, 40307c <ferror@plt+0x19ac>
  403068:	ldr	w8, [sp, #164]
  40306c:	ldur	w9, [x29, #-28]
  403070:	cmp	w8, w9
  403074:	b.ne	40309c <ferror@plt+0x19cc>  // b.any
  403078:	b	4030cc <ferror@plt+0x19fc>
  40307c:	ldr	x2, [sp, #152]
  403080:	ldur	x8, [x29, #-40]
  403084:	cmp	x2, x8
  403088:	b.ne	40309c <ferror@plt+0x19cc>  // b.any
  40308c:	ldr	x0, [sp, #144]
  403090:	ldur	x1, [x29, #-48]
  403094:	bl	4014f0 <bcmp@plt>
  403098:	cbz	w0, 4030cc <ferror@plt+0x19fc>
  40309c:	ldp	x9, x8, [sp, #144]
  4030a0:	add	x0, sp, #0x80
  4030a4:	add	x24, x24, #0x1
  4030a8:	strb	wzr, [sp, #140]
  4030ac:	add	x8, x9, x8
  4030b0:	str	x8, [sp, #144]
  4030b4:	bl	403890 <ferror@plt+0x21c0>
  4030b8:	ldrb	w8, [sp, #160]
  4030bc:	cbz	w8, 402fc0 <ferror@plt+0x18f0>
  4030c0:	ldr	w8, [sp, #164]
  4030c4:	cbnz	w8, 402fc0 <ferror@plt+0x18f0>
  4030c8:	b	4032e4 <ferror@plt+0x1c14>
  4030cc:	ldp	q0, q1, [sp, #144]
  4030d0:	ldr	q2, [sp, #128]
  4030d4:	mov	x0, sp
  4030d8:	str	x20, [sp, #16]
  4030dc:	stp	q0, q1, [sp, #80]
  4030e0:	ldp	x9, x8, [sp, #80]
  4030e4:	ldr	q0, [sp, #176]
  4030e8:	strb	wzr, [sp]
  4030ec:	stur	xzr, [sp, #4]
  4030f0:	add	x8, x9, x8
  4030f4:	str	q2, [sp, #64]
  4030f8:	str	q0, [sp, #112]
  4030fc:	strb	wzr, [sp, #76]
  403100:	str	x8, [sp, #80]
  403104:	strb	wzr, [sp, #12]
  403108:	bl	403890 <ferror@plt+0x21c0>
  40310c:	ldrb	w8, [sp, #32]
  403110:	cbz	w8, 40311c <ferror@plt+0x1a4c>
  403114:	ldr	w8, [sp, #36]
  403118:	cbz	w8, 403320 <ferror@plt+0x1c50>
  40311c:	ldp	x9, x8, [sp, #16]
  403120:	mov	x0, sp
  403124:	strb	wzr, [sp, #12]
  403128:	add	x8, x9, x8
  40312c:	str	x8, [sp, #16]
  403130:	bl	403890 <ferror@plt+0x21c0>
  403134:	ldrb	w8, [sp, #32]
  403138:	cbz	w8, 403144 <ferror@plt+0x1a74>
  40313c:	ldr	w8, [sp, #36]
  403140:	cbz	w8, 4031e8 <ferror@plt+0x1b18>
  403144:	add	x27, x21, #0x2
  403148:	add	x0, sp, #0x40
  40314c:	bl	403890 <ferror@plt+0x21c0>
  403150:	ldrb	w9, [sp, #96]
  403154:	ldr	w8, [sp, #100]
  403158:	cbz	w9, 403160 <ferror@plt+0x1a90>
  40315c:	cbz	w8, 4032e4 <ferror@plt+0x1c14>
  403160:	ldrb	w10, [sp, #32]
  403164:	cbz	w10, 403184 <ferror@plt+0x1ab4>
  403168:	cbz	w9, 403184 <ferror@plt+0x1ab4>
  40316c:	ldr	w9, [sp, #36]
  403170:	cmp	w8, w9
  403174:	b.ne	40309c <ferror@plt+0x19cc>  // b.any
  403178:	ldp	x22, x8, [sp, #80]
  40317c:	ldp	x23, x21, [sp, #16]
  403180:	b	4031b4 <ferror@plt+0x1ae4>
  403184:	ldr	x21, [sp, #88]
  403188:	ldr	x8, [sp, #24]
  40318c:	cmp	x21, x8
  403190:	b.ne	40309c <ferror@plt+0x19cc>  // b.any
  403194:	ldr	x22, [sp, #80]
  403198:	ldr	x23, [sp, #16]
  40319c:	mov	x2, x21
  4031a0:	mov	x0, x22
  4031a4:	mov	x1, x23
  4031a8:	bl	4014f0 <bcmp@plt>
  4031ac:	cbnz	w0, 40309c <ferror@plt+0x19cc>
  4031b0:	mov	x8, x21
  4031b4:	add	x8, x22, x8
  4031b8:	add	x9, x23, x21
  4031bc:	mov	x0, sp
  4031c0:	strb	wzr, [sp, #76]
  4031c4:	str	x8, [sp, #80]
  4031c8:	str	x9, [sp, #16]
  4031cc:	strb	wzr, [sp, #12]
  4031d0:	bl	403890 <ferror@plt+0x21c0>
  4031d4:	ldrb	w8, [sp, #32]
  4031d8:	add	x27, x27, #0x1
  4031dc:	cbz	w8, 403148 <ferror@plt+0x1a78>
  4031e0:	ldr	w8, [sp, #36]
  4031e4:	cbnz	w8, 403148 <ferror@plt+0x1a78>
  4031e8:	ldr	x8, [sp, #144]
  4031ec:	b	4032e8 <ferror@plt+0x1c18>
  4031f0:	ldrb	w22, [x20]
  4031f4:	cbz	w22, 4032ec <ferror@plt+0x1c1c>
  4031f8:	ldrb	w27, [x19]
  4031fc:	cbz	w27, 4032dc <ferror@plt+0x1c0c>
  403200:	mov	x25, xzr
  403204:	mov	x23, xzr
  403208:	mov	x24, xzr
  40320c:	mov	w26, #0x1                   	// #1
  403210:	mov	x21, x20
  403214:	b	40322c <ferror@plt+0x1b5c>
  403218:	add	x23, x23, #0x1
  40321c:	ldrb	w27, [x19, #1]!
  403220:	mov	x0, xzr
  403224:	add	x24, x24, #0x1
  403228:	cbz	w27, 4032f0 <ferror@plt+0x1c20>
  40322c:	add	x8, x24, x24, lsl #2
  403230:	cmp	x23, x8
  403234:	b.cc	403264 <ferror@plt+0x1b94>  // b.lo, b.ul, b.last
  403238:	tbz	w26, #0, 403264 <ferror@plt+0x1b94>
  40323c:	cmp	x24, #0xa
  403240:	b.cc	403264 <ferror@plt+0x1b94>  // b.lo, b.ul, b.last
  403244:	cbz	x21, 403270 <ferror@plt+0x1ba0>
  403248:	sub	x1, x23, x25
  40324c:	mov	x0, x21
  403250:	bl	4013f0 <strnlen@plt>
  403254:	add	x21, x21, x0
  403258:	ldrb	w8, [x21]
  40325c:	mov	x25, x23
  403260:	cbz	w8, 403270 <ferror@plt+0x1ba0>
  403264:	cmp	w22, w27, uxtb
  403268:	b.ne	403218 <ferror@plt+0x1b48>  // b.any
  40326c:	b	4032a4 <ferror@plt+0x1bd4>
  403270:	mov	x0, x20
  403274:	bl	4013b0 <strlen@plt>
  403278:	mov	x2, x0
  40327c:	sub	x3, x29, #0x40
  403280:	mov	x0, x19
  403284:	mov	x1, x20
  403288:	bl	40372c <ferror@plt+0x205c>
  40328c:	tbnz	w0, #0, 403310 <ferror@plt+0x1c40>
  403290:	ldrb	w27, [x19]
  403294:	mov	w26, wzr
  403298:	mov	x21, xzr
  40329c:	cmp	w22, w27, uxtb
  4032a0:	b.ne	403218 <ferror@plt+0x1b48>  // b.any
  4032a4:	mov	w8, #0x1                   	// #1
  4032a8:	ldrb	w9, [x20, x8]
  4032ac:	cbz	w9, 4032ec <ferror@plt+0x1c1c>
  4032b0:	ldrb	w10, [x19, x8]
  4032b4:	cbz	w10, 4032dc <ferror@plt+0x1c0c>
  4032b8:	cmp	w10, w9
  4032bc:	add	x8, x8, #0x1
  4032c0:	b.eq	4032a8 <ferror@plt+0x1bd8>  // b.none
  4032c4:	add	x23, x23, x8
  4032c8:	ldrb	w27, [x19, #1]!
  4032cc:	mov	x0, xzr
  4032d0:	add	x24, x24, #0x1
  4032d4:	cbnz	w27, 40322c <ferror@plt+0x1b5c>
  4032d8:	b	4032f0 <ferror@plt+0x1c20>
  4032dc:	mov	x0, xzr
  4032e0:	b	4032f0 <ferror@plt+0x1c20>
  4032e4:	mov	x8, xzr
  4032e8:	mov	x19, x8
  4032ec:	mov	x0, x19
  4032f0:	ldp	x20, x19, [sp, #400]
  4032f4:	ldp	x22, x21, [sp, #384]
  4032f8:	ldp	x24, x23, [sp, #368]
  4032fc:	ldp	x26, x25, [sp, #352]
  403300:	ldp	x28, x27, [sp, #336]
  403304:	ldp	x29, x30, [sp, #320]
  403308:	add	sp, sp, #0x1a0
  40330c:	ret
  403310:	ldur	x0, [x29, #-64]
  403314:	b	4032f0 <ferror@plt+0x1c20>
  403318:	ldr	x8, [sp, #64]
  40331c:	b	4032e8 <ferror@plt+0x1c18>
  403320:	bl	401540 <abort@plt>
  403324:	stp	x29, x30, [sp, #-96]!
  403328:	stp	x28, x27, [sp, #16]
  40332c:	stp	x26, x25, [sp, #32]
  403330:	stp	x24, x23, [sp, #48]
  403334:	stp	x22, x21, [sp, #64]
  403338:	stp	x20, x19, [sp, #80]
  40333c:	mov	x29, sp
  403340:	sub	sp, sp, #0x90
  403344:	mov	x22, x0
  403348:	mov	x0, x1
  40334c:	mov	x19, x2
  403350:	mov	x23, x1
  403354:	bl	404264 <ferror@plt+0x2b94>
  403358:	mov	x8, #0x9249                	// #37449
  40335c:	movk	x8, #0x4924, lsl #16
  403360:	movk	x8, #0x2492, lsl #32
  403364:	movk	x8, #0x249, lsl #48
  403368:	cmp	x0, x8
  40336c:	b.ls	403378 <ferror@plt+0x1ca8>  // b.plast
  403370:	mov	w0, wzr
  403374:	b	403708 <ferror@plt+0x2038>
  403378:	mov	w8, #0x38                  	// #56
  40337c:	mov	x20, x0
  403380:	mul	x0, x0, x8
  403384:	cmp	x0, #0xfa0
  403388:	b.hi	4033b0 <ferror@plt+0x1ce0>  // b.pmore
  40338c:	add	x9, x0, #0x2e
  403390:	mov	x8, sp
  403394:	and	x9, x9, #0xfffffffffffffff0
  403398:	sub	x8, x8, x9
  40339c:	mov	sp, x8
  4033a0:	add	x8, x8, #0x1f
  4033a4:	and	x21, x8, #0xffffffffffffffe0
  4033a8:	cbnz	x21, 4033bc <ferror@plt+0x1cec>
  4033ac:	b	403370 <ferror@plt+0x1ca0>
  4033b0:	bl	404120 <ferror@plt+0x2a50>
  4033b4:	mov	x21, x0
  4033b8:	cbz	x21, 403370 <ferror@plt+0x1ca0>
  4033bc:	mov	w8, #0x30                  	// #48
  4033c0:	sub	x0, x29, #0x40
  4033c4:	stur	x19, [x29, #-136]
  4033c8:	stur	x23, [x29, #-48]
  4033cc:	sturb	wzr, [x29, #-64]
  4033d0:	stur	xzr, [x29, #-60]
  4033d4:	madd	x25, x20, x8, x21
  4033d8:	sturb	wzr, [x29, #-52]
  4033dc:	sub	x19, x29, #0x40
  4033e0:	bl	403890 <ferror@plt+0x21c0>
  4033e4:	ldurb	w8, [x29, #-32]
  4033e8:	cbz	w8, 4033f4 <ferror@plt+0x1d24>
  4033ec:	ldur	w8, [x29, #-28]
  4033f0:	cbz	w8, 403468 <ferror@plt+0x1d98>
  4033f4:	add	x23, x19, #0x28
  4033f8:	add	x24, x21, #0x18
  4033fc:	ldur	x8, [x29, #-48]
  403400:	cmp	x8, x23
  403404:	b.ne	40341c <ferror@plt+0x1d4c>  // b.any
  403408:	ldur	x2, [x29, #-40]
  40340c:	mov	x0, x24
  403410:	mov	x1, x23
  403414:	bl	401380 <memcpy@plt>
  403418:	mov	x8, x24
  40341c:	stur	x8, [x24, #-24]
  403420:	ldur	x8, [x29, #-40]
  403424:	stur	x8, [x24, #-16]
  403428:	ldurb	w8, [x29, #-32]
  40342c:	sturb	w8, [x24, #-8]
  403430:	cbz	w8, 40343c <ferror@plt+0x1d6c>
  403434:	ldur	w8, [x29, #-28]
  403438:	stur	w8, [x24, #-4]
  40343c:	ldp	x9, x8, [x29, #-48]
  403440:	sub	x0, x29, #0x40
  403444:	sturb	wzr, [x29, #-52]
  403448:	add	x8, x9, x8
  40344c:	stur	x8, [x29, #-48]
  403450:	bl	403890 <ferror@plt+0x21c0>
  403454:	ldurb	w9, [x29, #-32]
  403458:	ldur	w8, [x29, #-28]
  40345c:	add	x24, x24, #0x30
  403460:	cbz	w9, 4033fc <ferror@plt+0x1d2c>
  403464:	cbnz	w8, 4033fc <ferror@plt+0x1d2c>
  403468:	mov	w8, #0x30                  	// #48
  40346c:	mov	w9, #0x1                   	// #1
  403470:	madd	x8, x20, x8, x21
  403474:	cmp	x20, #0x3
  403478:	str	x9, [x8, #8]
  40347c:	b.cc	403588 <ferror@plt+0x1eb8>  // b.lo, b.ul, b.last
  403480:	mov	x24, xzr
  403484:	mov	w26, #0x2                   	// #2
  403488:	mov	w27, #0x30                  	// #48
  40348c:	b	4034a8 <ferror@plt+0x1dd8>
  403490:	add	x24, x24, #0x1
  403494:	sub	x8, x26, x24
  403498:	str	x8, [x25, x26, lsl #3]
  40349c:	add	x26, x26, #0x1
  4034a0:	cmp	x26, x20
  4034a4:	b.eq	403588 <ferror@plt+0x1eb8>  // b.none
  4034a8:	madd	x8, x26, x27, x21
  4034ac:	ldurb	w9, [x8, #-32]
  4034b0:	sub	x28, x8, #0x30
  4034b4:	sub	x23, x8, #0x28
  4034b8:	cbz	w9, 403528 <ferror@plt+0x1e58>
  4034bc:	sub	x19, x8, #0x1c
  4034c0:	madd	x8, x24, x27, x21
  4034c4:	ldrb	w8, [x8, #16]
  4034c8:	cbz	w8, 4034e4 <ferror@plt+0x1e14>
  4034cc:	madd	x9, x24, x27, x21
  4034d0:	ldr	w8, [x19]
  4034d4:	ldr	w9, [x9, #20]
  4034d8:	cmp	w8, w9
  4034dc:	b.ne	40350c <ferror@plt+0x1e3c>  // b.any
  4034e0:	b	403490 <ferror@plt+0x1dc0>
  4034e4:	madd	x8, x24, x27, x21
  4034e8:	ldr	x2, [x23]
  4034ec:	ldr	x8, [x8, #8]
  4034f0:	cmp	x2, x8
  4034f4:	b.ne	40350c <ferror@plt+0x1e3c>  // b.any
  4034f8:	mul	x8, x24, x27
  4034fc:	ldr	x0, [x28]
  403500:	ldr	x1, [x21, x8]
  403504:	bl	4014f0 <bcmp@plt>
  403508:	cbz	w0, 403490 <ferror@plt+0x1dc0>
  40350c:	cbz	x24, 403574 <ferror@plt+0x1ea4>
  403510:	ldr	x8, [x25, x24, lsl #3]
  403514:	sub	x24, x24, x8
  403518:	madd	x8, x24, x27, x21
  40351c:	ldrb	w8, [x8, #16]
  403520:	cbnz	w8, 4034cc <ferror@plt+0x1dfc>
  403524:	b	4034e4 <ferror@plt+0x1e14>
  403528:	ldr	x23, [x23]
  40352c:	madd	x8, x24, x27, x21
  403530:	ldr	x8, [x8, #8]
  403534:	cmp	x23, x8
  403538:	b.ne	403570 <ferror@plt+0x1ea0>  // b.any
  40353c:	b	403558 <ferror@plt+0x1e88>
  403540:	ldr	x8, [x25, x24, lsl #3]
  403544:	sub	x24, x24, x8
  403548:	madd	x8, x24, x27, x21
  40354c:	ldr	x8, [x8, #8]
  403550:	cmp	x23, x8
  403554:	b.ne	403570 <ferror@plt+0x1ea0>  // b.any
  403558:	mul	x8, x24, x27
  40355c:	ldr	x0, [x28]
  403560:	ldr	x1, [x21, x8]
  403564:	mov	x2, x23
  403568:	bl	4014f0 <bcmp@plt>
  40356c:	cbz	w0, 403490 <ferror@plt+0x1dc0>
  403570:	cbnz	x24, 403540 <ferror@plt+0x1e70>
  403574:	mov	x8, x26
  403578:	str	x8, [x25, x26, lsl #3]
  40357c:	add	x26, x26, #0x1
  403580:	cmp	x26, x20
  403584:	b.ne	4034a8 <ferror@plt+0x1dd8>  // b.any
  403588:	ldur	x27, [x29, #-136]
  40358c:	sub	x0, x29, #0x80
  403590:	str	xzr, [x27]
  403594:	stur	x22, [x29, #-48]
  403598:	sturb	wzr, [x29, #-64]
  40359c:	stur	xzr, [x29, #-60]
  4035a0:	sturb	wzr, [x29, #-52]
  4035a4:	stur	x22, [x29, #-112]
  4035a8:	sturb	wzr, [x29, #-128]
  4035ac:	stur	xzr, [x29, #-124]
  4035b0:	sturb	wzr, [x29, #-116]
  4035b4:	bl	403890 <ferror@plt+0x21c0>
  4035b8:	ldurb	w10, [x29, #-96]
  4035bc:	ldur	w8, [x29, #-92]
  4035c0:	cmp	w10, #0x0
  4035c4:	cset	w9, ne  // ne = any
  4035c8:	cbz	w10, 4035d0 <ferror@plt+0x1f00>
  4035cc:	cbz	w8, 4036fc <ferror@plt+0x202c>
  4035d0:	mov	x26, xzr
  4035d4:	mov	w24, #0x30                  	// #48
  4035d8:	madd	x10, x26, x24, x21
  4035dc:	ldrb	w10, [x10, #16]
  4035e0:	cbz	w10, 403600 <ferror@plt+0x1f30>
  4035e4:	tbz	w9, #0, 403600 <ferror@plt+0x1f30>
  4035e8:	madd	x9, x26, x24, x21
  4035ec:	ldr	w9, [x9, #20]
  4035f0:	cmp	w9, w8
  4035f4:	b.ne	403630 <ferror@plt+0x1f60>  // b.any
  4035f8:	ldp	x23, x22, [x29, #-112]
  4035fc:	b	403678 <ferror@plt+0x1fa8>
  403600:	madd	x8, x26, x24, x21
  403604:	ldr	x22, [x8, #8]
  403608:	ldur	x8, [x29, #-104]
  40360c:	cmp	x22, x8
  403610:	b.ne	403630 <ferror@plt+0x1f60>  // b.any
  403614:	mul	x8, x26, x24
  403618:	ldur	x23, [x29, #-112]
  40361c:	ldr	x0, [x21, x8]
  403620:	mov	x2, x22
  403624:	mov	x1, x23
  403628:	bl	4014f0 <bcmp@plt>
  40362c:	cbz	w0, 403678 <ferror@plt+0x1fa8>
  403630:	cbz	x26, 403694 <ferror@plt+0x1fc4>
  403634:	ldr	x19, [x25, x26, lsl #3]
  403638:	sub	x26, x26, x19
  40363c:	cbnz	x19, 40365c <ferror@plt+0x1f8c>
  403640:	b	4036d0 <ferror@plt+0x2000>
  403644:	ldp	x9, x8, [x29, #-48]
  403648:	subs	x19, x19, #0x1
  40364c:	sturb	wzr, [x29, #-52]
  403650:	add	x8, x9, x8
  403654:	stur	x8, [x29, #-48]
  403658:	b.eq	4036d0 <ferror@plt+0x2000>  // b.none
  40365c:	sub	x0, x29, #0x40
  403660:	bl	403890 <ferror@plt+0x21c0>
  403664:	ldurb	w8, [x29, #-32]
  403668:	cbz	w8, 403644 <ferror@plt+0x1f74>
  40366c:	ldur	w8, [x29, #-28]
  403670:	cbnz	w8, 403644 <ferror@plt+0x1f74>
  403674:	b	403728 <ferror@plt+0x2058>
  403678:	add	x26, x26, #0x1
  40367c:	add	x8, x23, x22
  403680:	cmp	x26, x20
  403684:	stur	x8, [x29, #-112]
  403688:	sturb	wzr, [x29, #-116]
  40368c:	b.ne	4036d0 <ferror@plt+0x2000>  // b.any
  403690:	b	4036f4 <ferror@plt+0x2024>
  403694:	sub	x0, x29, #0x40
  403698:	bl	403890 <ferror@plt+0x21c0>
  40369c:	ldurb	w8, [x29, #-32]
  4036a0:	cbz	w8, 4036ac <ferror@plt+0x1fdc>
  4036a4:	ldur	w8, [x29, #-28]
  4036a8:	cbz	w8, 403728 <ferror@plt+0x2058>
  4036ac:	ldp	x9, x8, [x29, #-48]
  4036b0:	ldp	x11, x10, [x29, #-112]
  4036b4:	mov	x26, xzr
  4036b8:	sturb	wzr, [x29, #-52]
  4036bc:	add	x8, x9, x8
  4036c0:	add	x9, x11, x10
  4036c4:	stur	x8, [x29, #-48]
  4036c8:	stur	x9, [x29, #-112]
  4036cc:	sturb	wzr, [x29, #-116]
  4036d0:	sub	x0, x29, #0x80
  4036d4:	bl	403890 <ferror@plt+0x21c0>
  4036d8:	ldurb	w10, [x29, #-96]
  4036dc:	ldur	w8, [x29, #-92]
  4036e0:	cmp	w10, #0x0
  4036e4:	cset	w9, ne  // ne = any
  4036e8:	cbz	w10, 4035d8 <ferror@plt+0x1f08>
  4036ec:	cbnz	w8, 4035d8 <ferror@plt+0x1f08>
  4036f0:	b	4036fc <ferror@plt+0x202c>
  4036f4:	ldur	x8, [x29, #-48]
  4036f8:	str	x8, [x27]
  4036fc:	mov	x0, x21
  403700:	bl	404168 <ferror@plt+0x2a98>
  403704:	mov	w0, #0x1                   	// #1
  403708:	mov	sp, x29
  40370c:	ldp	x20, x19, [sp, #80]
  403710:	ldp	x22, x21, [sp, #64]
  403714:	ldp	x24, x23, [sp, #48]
  403718:	ldp	x26, x25, [sp, #32]
  40371c:	ldp	x28, x27, [sp, #16]
  403720:	ldp	x29, x30, [sp], #96
  403724:	ret
  403728:	bl	401540 <abort@plt>
  40372c:	stp	x29, x30, [sp, #-48]!
  403730:	lsr	x8, x2, #60
  403734:	stp	x22, x21, [sp, #16]
  403738:	stp	x20, x19, [sp, #32]
  40373c:	mov	x29, sp
  403740:	cbz	x8, 40374c <ferror@plt+0x207c>
  403744:	mov	w0, wzr
  403748:	b	40387c <ferror@plt+0x21ac>
  40374c:	mov	x19, x3
  403750:	mov	x20, x2
  403754:	mov	x21, x1
  403758:	mov	x22, x0
  40375c:	cmp	x2, #0x1f4
  403760:	lsl	x0, x2, #3
  403764:	b.hi	40378c <ferror@plt+0x20bc>  // b.pmore
  403768:	add	x9, x0, #0x2e
  40376c:	mov	x8, sp
  403770:	and	x9, x9, #0xfffffffffffffff0
  403774:	sub	x8, x8, x9
  403778:	mov	sp, x8
  40377c:	add	x8, x8, #0x1f
  403780:	and	x0, x8, #0xffffffffffffffe0
  403784:	cbnz	x0, 403794 <ferror@plt+0x20c4>
  403788:	b	40387c <ferror@plt+0x21ac>
  40378c:	bl	404120 <ferror@plt+0x2a50>
  403790:	cbz	x0, 40387c <ferror@plt+0x21ac>
  403794:	mov	w8, #0x1                   	// #1
  403798:	cmp	x20, #0x3
  40379c:	str	x8, [x0, #8]
  4037a0:	b.cc	40380c <ferror@plt+0x213c>  // b.lo, b.ul, b.last
  4037a4:	mov	x8, xzr
  4037a8:	mov	w9, #0x2                   	// #2
  4037ac:	b	4037c8 <ferror@plt+0x20f8>
  4037b0:	add	x8, x8, #0x1
  4037b4:	sub	x10, x9, x8
  4037b8:	str	x10, [x0, x9, lsl #3]
  4037bc:	add	x9, x9, #0x1
  4037c0:	cmp	x9, x20
  4037c4:	b.eq	40380c <ferror@plt+0x213c>  // b.none
  4037c8:	add	x10, x9, x21
  4037cc:	ldurb	w10, [x10, #-1]
  4037d0:	ldrb	w11, [x21, x8]
  4037d4:	cmp	w10, w11
  4037d8:	b.eq	4037b0 <ferror@plt+0x20e0>  // b.none
  4037dc:	cbz	x8, 4037f8 <ferror@plt+0x2128>
  4037e0:	ldr	x11, [x0, x8, lsl #3]
  4037e4:	sub	x8, x8, x11
  4037e8:	ldrb	w11, [x21, x8]
  4037ec:	cmp	w10, w11
  4037f0:	b.ne	4037dc <ferror@plt+0x210c>  // b.any
  4037f4:	b	4037b0 <ferror@plt+0x20e0>
  4037f8:	mov	x10, x9
  4037fc:	str	x10, [x0, x9, lsl #3]
  403800:	add	x9, x9, #0x1
  403804:	cmp	x9, x20
  403808:	b.ne	4037c8 <ferror@plt+0x20f8>  // b.any
  40380c:	str	xzr, [x19]
  403810:	ldrb	w10, [x22]
  403814:	cbz	w10, 403874 <ferror@plt+0x21a4>
  403818:	mov	x8, xzr
  40381c:	mov	x9, x22
  403820:	b	403838 <ferror@plt+0x2168>
  403824:	add	x8, x8, #0x1
  403828:	cmp	x8, x20
  40382c:	b.eq	403870 <ferror@plt+0x21a0>  // b.none
  403830:	ldrb	w10, [x22, #1]!
  403834:	cbz	w10, 403874 <ferror@plt+0x21a4>
  403838:	ldrb	w11, [x21, x8]
  40383c:	cmp	w11, w10, uxtb
  403840:	b.eq	403824 <ferror@plt+0x2154>  // b.none
  403844:	cbz	x8, 403860 <ferror@plt+0x2190>
  403848:	ldr	x10, [x0, x8, lsl #3]
  40384c:	add	x9, x9, x10
  403850:	sub	x8, x8, x10
  403854:	ldrb	w10, [x22]
  403858:	cbnz	w10, 403838 <ferror@plt+0x2168>
  40385c:	b	403874 <ferror@plt+0x21a4>
  403860:	add	x9, x9, #0x1
  403864:	ldrb	w10, [x22, #1]!
  403868:	cbnz	w10, 403838 <ferror@plt+0x2168>
  40386c:	b	403874 <ferror@plt+0x21a4>
  403870:	str	x9, [x19]
  403874:	bl	404168 <ferror@plt+0x2a98>
  403878:	mov	w0, #0x1                   	// #1
  40387c:	mov	sp, x29
  403880:	ldp	x20, x19, [sp, #32]
  403884:	ldp	x22, x21, [sp, #16]
  403888:	ldp	x29, x30, [sp], #48
  40388c:	ret
  403890:	stp	x29, x30, [sp, #-48]!
  403894:	stp	x22, x21, [sp, #16]
  403898:	stp	x20, x19, [sp, #32]
  40389c:	ldrb	w8, [x0, #12]
  4038a0:	mov	x29, sp
  4038a4:	cbz	w8, 4038b8 <ferror@plt+0x21e8>
  4038a8:	ldp	x20, x19, [sp, #32]
  4038ac:	ldp	x22, x21, [sp, #16]
  4038b0:	ldp	x29, x30, [sp], #48
  4038b4:	ret
  4038b8:	ldrb	w8, [x0]
  4038bc:	ldr	x20, [x0, #16]
  4038c0:	mov	x19, x0
  4038c4:	cbz	w8, 403918 <ferror@plt+0x2248>
  4038c8:	add	x22, x19, #0x24
  4038cc:	bl	4015d0 <__ctype_get_mb_cur_max@plt>
  4038d0:	mov	x1, x0
  4038d4:	mov	x0, x20
  4038d8:	bl	404018 <ferror@plt+0x2948>
  4038dc:	add	x21, x19, #0x4
  4038e0:	mov	x2, x0
  4038e4:	mov	x0, x22
  4038e8:	mov	x1, x20
  4038ec:	mov	x3, x21
  4038f0:	bl	404050 <ferror@plt+0x2980>
  4038f4:	cmn	x0, #0x2
  4038f8:	str	x0, [x19, #24]
  4038fc:	b.eq	403988 <ferror@plt+0x22b8>  // b.none
  403900:	cbz	x0, 403950 <ferror@plt+0x2280>
  403904:	cmn	x0, #0x1
  403908:	b.ne	40396c <ferror@plt+0x229c>  // b.any
  40390c:	mov	w8, #0x1                   	// #1
  403910:	str	x8, [x19, #24]
  403914:	b	403994 <ferror@plt+0x22c4>
  403918:	ldrb	w8, [x20]
  40391c:	adrp	x10, 404000 <ferror@plt+0x2930>
  403920:	add	x10, x10, #0xce0
  403924:	lsr	w9, w8, #3
  403928:	and	x9, x9, #0x1c
  40392c:	ldr	w9, [x10, x9]
  403930:	lsr	w8, w9, w8
  403934:	tbz	w8, #0, 4039b0 <ferror@plt+0x22e0>
  403938:	mov	w8, #0x1                   	// #1
  40393c:	str	x8, [x19, #24]
  403940:	ldrb	w9, [x20]
  403944:	strb	w8, [x19, #32]
  403948:	str	w9, [x19, #36]
  40394c:	b	403998 <ferror@plt+0x22c8>
  403950:	ldr	x8, [x19, #16]
  403954:	mov	w9, #0x1                   	// #1
  403958:	str	x9, [x19, #24]
  40395c:	ldrb	w8, [x8]
  403960:	cbnz	w8, 4039c8 <ferror@plt+0x22f8>
  403964:	ldr	w8, [x22]
  403968:	cbnz	w8, 4039e8 <ferror@plt+0x2318>
  40396c:	mov	w8, #0x1                   	// #1
  403970:	mov	x0, x21
  403974:	strb	w8, [x19, #32]
  403978:	bl	401550 <mbsinit@plt>
  40397c:	cbz	w0, 403998 <ferror@plt+0x22c8>
  403980:	strb	wzr, [x19]
  403984:	b	403998 <ferror@plt+0x22c8>
  403988:	ldr	x0, [x19, #16]
  40398c:	bl	4013b0 <strlen@plt>
  403990:	str	x0, [x19, #24]
  403994:	strb	wzr, [x19, #32]
  403998:	mov	w8, #0x1                   	// #1
  40399c:	strb	w8, [x19, #12]
  4039a0:	ldp	x20, x19, [sp, #32]
  4039a4:	ldp	x22, x21, [sp, #16]
  4039a8:	ldp	x29, x30, [sp], #48
  4039ac:	ret
  4039b0:	add	x0, x19, #0x4
  4039b4:	bl	401550 <mbsinit@plt>
  4039b8:	cbz	w0, 403a08 <ferror@plt+0x2338>
  4039bc:	mov	w8, #0x1                   	// #1
  4039c0:	strb	w8, [x19]
  4039c4:	b	4038c8 <ferror@plt+0x21f8>
  4039c8:	adrp	x0, 404000 <ferror@plt+0x2930>
  4039cc:	adrp	x1, 404000 <ferror@plt+0x2930>
  4039d0:	adrp	x3, 404000 <ferror@plt+0x2930>
  4039d4:	add	x0, x0, #0xc73
  4039d8:	add	x1, x1, #0xc9c
  4039dc:	add	x3, x3, #0xca8
  4039e0:	mov	w2, #0xb2                  	// #178
  4039e4:	bl	401670 <__assert_fail@plt>
  4039e8:	adrp	x0, 404000 <ferror@plt+0x2930>
  4039ec:	adrp	x1, 404000 <ferror@plt+0x2930>
  4039f0:	adrp	x3, 404000 <ferror@plt+0x2930>
  4039f4:	add	x0, x0, #0xc8a
  4039f8:	add	x1, x1, #0xc9c
  4039fc:	add	x3, x3, #0xca8
  403a00:	mov	w2, #0xb3                  	// #179
  403a04:	bl	401670 <__assert_fail@plt>
  403a08:	adrp	x0, 404000 <ferror@plt+0x2930>
  403a0c:	adrp	x1, 404000 <ferror@plt+0x2930>
  403a10:	adrp	x3, 404000 <ferror@plt+0x2930>
  403a14:	add	x0, x0, #0xc23
  403a18:	add	x1, x1, #0xc9c
  403a1c:	add	x3, x3, #0xca8
  403a20:	mov	w2, #0x96                  	// #150
  403a24:	bl	401670 <__assert_fail@plt>
  403a28:	ldr	x8, [x0, #16]
  403a2c:	add	x8, x8, x1
  403a30:	str	x8, [x0, #16]
  403a34:	ret
  403a38:	stp	x29, x30, [sp, #-48]!
  403a3c:	stp	x20, x19, [sp, #32]
  403a40:	ldrb	w8, [x1]
  403a44:	mov	x19, x1
  403a48:	mov	x20, x0
  403a4c:	str	x21, [sp, #16]
  403a50:	mov	x29, sp
  403a54:	strb	w8, [x0]
  403a58:	cbz	w8, 403a68 <ferror@plt+0x2398>
  403a5c:	ldur	x8, [x19, #4]
  403a60:	stur	x8, [x20, #4]
  403a64:	b	403a6c <ferror@plt+0x239c>
  403a68:	stur	xzr, [x20, #4]
  403a6c:	ldrb	w8, [x19, #12]
  403a70:	strb	w8, [x20, #12]
  403a74:	ldr	x1, [x19, #16]
  403a78:	add	x8, x19, #0x28
  403a7c:	cmp	x1, x8
  403a80:	b.ne	403a98 <ferror@plt+0x23c8>  // b.any
  403a84:	ldr	x2, [x19, #24]
  403a88:	add	x21, x20, #0x28
  403a8c:	mov	x0, x21
  403a90:	bl	401380 <memcpy@plt>
  403a94:	mov	x1, x21
  403a98:	str	x1, [x20, #16]
  403a9c:	ldr	x8, [x19, #24]
  403aa0:	str	x8, [x20, #24]
  403aa4:	ldrb	w8, [x19, #32]
  403aa8:	strb	w8, [x20, #32]
  403aac:	cbz	w8, 403ab8 <ferror@plt+0x23e8>
  403ab0:	ldr	w8, [x19, #36]
  403ab4:	str	w8, [x20, #36]
  403ab8:	ldp	x20, x19, [sp, #32]
  403abc:	ldr	x21, [sp, #16]
  403ac0:	ldp	x29, x30, [sp], #48
  403ac4:	ret
  403ac8:	stp	x29, x30, [sp, #-96]!
  403acc:	stp	x28, x27, [sp, #16]
  403ad0:	stp	x26, x25, [sp, #32]
  403ad4:	stp	x24, x23, [sp, #48]
  403ad8:	stp	x22, x21, [sp, #64]
  403adc:	stp	x20, x19, [sp, #80]
  403ae0:	mov	x29, sp
  403ae4:	sub	sp, sp, #0x1, lsl #12
  403ae8:	sub	sp, sp, #0x20
  403aec:	mov	x20, x4
  403af0:	mov	x19, x3
  403af4:	mov	x21, x2
  403af8:	mov	x22, x1
  403afc:	mov	x23, x0
  403b00:	mov	x0, x2
  403b04:	mov	x1, xzr
  403b08:	mov	x2, xzr
  403b0c:	mov	x3, xzr
  403b10:	mov	x4, xzr
  403b14:	bl	4015a0 <iconv@plt>
  403b18:	mov	x24, xzr
  403b1c:	stp	x22, x23, [sp, #16]
  403b20:	cbz	x22, 403b80 <ferror@plt+0x24b0>
  403b24:	add	x25, sp, #0x20
  403b28:	mov	w26, #0x1000                	// #4096
  403b2c:	b	403b44 <ferror@plt+0x2474>
  403b30:	ldp	x8, x9, [sp, #8]
  403b34:	add	x27, sp, #0x20
  403b38:	sub	x10, x24, x27
  403b3c:	add	x24, x10, x8
  403b40:	cbz	x9, 403b84 <ferror@plt+0x24b4>
  403b44:	add	x1, sp, #0x18
  403b48:	add	x2, sp, #0x10
  403b4c:	add	x3, sp, #0x8
  403b50:	mov	x4, sp
  403b54:	mov	x0, x21
  403b58:	stp	x26, x25, [sp]
  403b5c:	bl	4015a0 <iconv@plt>
  403b60:	cmn	x0, #0x1
  403b64:	b.ne	403b30 <ferror@plt+0x2460>  // b.any
  403b68:	bl	401680 <__errno_location@plt>
  403b6c:	ldr	w8, [x0]
  403b70:	cmp	w8, #0x7
  403b74:	b.eq	403b30 <ferror@plt+0x2460>  // b.none
  403b78:	cmp	w8, #0x16
  403b7c:	b.ne	403cc0 <ferror@plt+0x25f0>  // b.any
  403b80:	add	x27, sp, #0x20
  403b84:	add	x8, sp, #0x20
  403b88:	mov	w9, #0x1000                	// #4096
  403b8c:	add	x3, sp, #0x8
  403b90:	mov	x4, sp
  403b94:	mov	x0, x21
  403b98:	mov	x1, xzr
  403b9c:	mov	x2, xzr
  403ba0:	stp	x9, x8, [sp]
  403ba4:	bl	4015a0 <iconv@plt>
  403ba8:	ldr	x8, [sp, #8]
  403bac:	cmn	x0, #0x1
  403bb0:	sub	x8, x8, x27
  403bb4:	csel	x8, xzr, x8, eq  // eq = none
  403bb8:	b.eq	403cc4 <ferror@plt+0x25f4>  // b.none
  403bbc:	add	x25, x8, x24
  403bc0:	cbz	x25, 403c38 <ferror@plt+0x2568>
  403bc4:	ldr	x24, [x19]
  403bc8:	cbz	x24, 403bd8 <ferror@plt+0x2508>
  403bcc:	ldr	x8, [x20]
  403bd0:	cmp	x8, x25
  403bd4:	b.cs	403be8 <ferror@plt+0x2518>  // b.hs, b.nlast
  403bd8:	mov	x0, x25
  403bdc:	bl	401480 <malloc@plt>
  403be0:	mov	x24, x0
  403be4:	cbz	x0, 403c44 <ferror@plt+0x2574>
  403be8:	mov	x0, x21
  403bec:	mov	x1, xzr
  403bf0:	mov	x2, xzr
  403bf4:	mov	x3, xzr
  403bf8:	mov	x4, xzr
  403bfc:	bl	4015a0 <iconv@plt>
  403c00:	stp	x22, x23, [sp, #24]
  403c04:	stp	x25, x24, [sp, #8]
  403c08:	cbz	x22, 403c64 <ferror@plt+0x2594>
  403c0c:	add	x1, sp, #0x20
  403c10:	add	x2, sp, #0x18
  403c14:	add	x3, sp, #0x10
  403c18:	add	x4, sp, #0x8
  403c1c:	mov	x0, x21
  403c20:	bl	4015a0 <iconv@plt>
  403c24:	cmn	x0, #0x1
  403c28:	b.eq	403c54 <ferror@plt+0x2584>  // b.none
  403c2c:	ldr	x8, [sp, #24]
  403c30:	cbnz	x8, 403c0c <ferror@plt+0x253c>
  403c34:	b	403c64 <ferror@plt+0x2594>
  403c38:	mov	w0, wzr
  403c3c:	str	xzr, [x20]
  403c40:	b	403cc4 <ferror@plt+0x25f4>
  403c44:	bl	401680 <__errno_location@plt>
  403c48:	mov	w8, #0xc                   	// #12
  403c4c:	str	w8, [x0]
  403c50:	b	403cc0 <ferror@plt+0x25f0>
  403c54:	bl	401680 <__errno_location@plt>
  403c58:	ldr	w8, [x0]
  403c5c:	cmp	w8, #0x16
  403c60:	b.ne	403c9c <ferror@plt+0x25cc>  // b.any
  403c64:	add	x3, sp, #0x10
  403c68:	add	x4, sp, #0x8
  403c6c:	mov	x0, x21
  403c70:	mov	x1, xzr
  403c74:	mov	x2, xzr
  403c78:	bl	4015a0 <iconv@plt>
  403c7c:	cmn	x0, #0x1
  403c80:	b.eq	403c9c <ferror@plt+0x25cc>  // b.none
  403c84:	ldr	x8, [sp, #8]
  403c88:	cbnz	x8, 403ce8 <ferror@plt+0x2618>
  403c8c:	mov	w0, wzr
  403c90:	str	x24, [x19]
  403c94:	str	x25, [x20]
  403c98:	b	403cc4 <ferror@plt+0x25f4>
  403c9c:	ldr	x8, [x19]
  403ca0:	cmp	x24, x8
  403ca4:	b.eq	403cc0 <ferror@plt+0x25f0>  // b.none
  403ca8:	bl	401680 <__errno_location@plt>
  403cac:	ldr	w20, [x0]
  403cb0:	mov	x19, x0
  403cb4:	mov	x0, x24
  403cb8:	bl	4015c0 <free@plt>
  403cbc:	str	w20, [x19]
  403cc0:	mov	w0, #0xffffffff            	// #-1
  403cc4:	add	sp, sp, #0x1, lsl #12
  403cc8:	add	sp, sp, #0x20
  403ccc:	ldp	x20, x19, [sp, #80]
  403cd0:	ldp	x22, x21, [sp, #64]
  403cd4:	ldp	x24, x23, [sp, #48]
  403cd8:	ldp	x26, x25, [sp, #32]
  403cdc:	ldp	x28, x27, [sp, #16]
  403ce0:	ldp	x29, x30, [sp], #96
  403ce4:	ret
  403ce8:	bl	401540 <abort@plt>
  403cec:	sub	sp, sp, #0x60
  403cf0:	stp	x29, x30, [sp, #32]
  403cf4:	add	x29, sp, #0x20
  403cf8:	stp	x24, x23, [sp, #48]
  403cfc:	stp	x22, x21, [sp, #64]
  403d00:	stp	x20, x19, [sp, #80]
  403d04:	mov	x19, x1
  403d08:	stur	x0, [x29, #-8]
  403d0c:	bl	4013b0 <strlen@plt>
  403d10:	lsr	x9, x0, #28
  403d14:	lsl	x8, x0, #4
  403d18:	cmp	x9, #0x0
  403d1c:	csel	x20, x8, x0, eq  // eq = none
  403d20:	add	x23, x20, #0x1
  403d24:	str	x0, [sp, #16]
  403d28:	mov	x0, x23
  403d2c:	bl	401480 <malloc@plt>
  403d30:	mov	x21, x0
  403d34:	cbz	x0, 403dd8 <ferror@plt+0x2708>
  403d38:	mov	x0, x19
  403d3c:	mov	x1, xzr
  403d40:	mov	x2, xzr
  403d44:	mov	x3, xzr
  403d48:	mov	x4, xzr
  403d4c:	bl	4015a0 <iconv@plt>
  403d50:	sub	x1, x29, #0x8
  403d54:	add	x2, sp, #0x10
  403d58:	add	x3, sp, #0x8
  403d5c:	mov	x4, sp
  403d60:	mov	x0, x19
  403d64:	stp	x20, x21, [sp]
  403d68:	bl	4015a0 <iconv@plt>
  403d6c:	cmn	x0, #0x1
  403d70:	b.eq	403de8 <ferror@plt+0x2718>  // b.none
  403d74:	mov	x22, x23
  403d78:	mov	x20, x21
  403d7c:	add	x3, sp, #0x8
  403d80:	mov	x4, sp
  403d84:	mov	x0, x19
  403d88:	mov	x1, xzr
  403d8c:	mov	x2, xzr
  403d90:	bl	4015a0 <iconv@plt>
  403d94:	cmn	x0, #0x1
  403d98:	b.eq	403e60 <ferror@plt+0x2790>  // b.none
  403d9c:	mov	x24, x22
  403da0:	mov	x21, x20
  403da4:	ldr	x8, [sp, #8]
  403da8:	add	x9, x8, #0x1
  403dac:	str	x9, [sp, #8]
  403db0:	strb	wzr, [x8]
  403db4:	ldr	x8, [sp, #8]
  403db8:	sub	x1, x8, x21
  403dbc:	cmp	x1, x24
  403dc0:	b.cs	403f0c <ferror@plt+0x283c>  // b.hs, b.nlast
  403dc4:	mov	x0, x21
  403dc8:	bl	401500 <realloc@plt>
  403dcc:	cmp	x0, #0x0
  403dd0:	csel	x21, x21, x0, eq  // eq = none
  403dd4:	b	403f0c <ferror@plt+0x283c>
  403dd8:	bl	401680 <__errno_location@plt>
  403ddc:	mov	w8, #0xc                   	// #12
  403de0:	str	w8, [x0]
  403de4:	b	403f0c <ferror@plt+0x283c>
  403de8:	bl	401680 <__errno_location@plt>
  403dec:	mov	x24, x0
  403df0:	ldr	w8, [x24]
  403df4:	cmp	w8, #0x7
  403df8:	b.ne	403f28 <ferror@plt+0x2858>  // b.any
  403dfc:	lsl	x22, x23, #1
  403e00:	cmp	x22, x23
  403e04:	b.ls	403ed8 <ferror@plt+0x2808>  // b.plast
  403e08:	ldr	x23, [sp, #8]
  403e0c:	mov	x0, x21
  403e10:	mov	x1, x22
  403e14:	bl	401500 <realloc@plt>
  403e18:	cbz	x0, 403ed8 <ferror@plt+0x2808>
  403e1c:	sub	x8, x23, x21
  403e20:	add	x9, x0, x8
  403e24:	mvn	x8, x8
  403e28:	mov	x20, x0
  403e2c:	add	x8, x22, x8
  403e30:	sub	x1, x29, #0x8
  403e34:	add	x2, sp, #0x10
  403e38:	add	x3, sp, #0x8
  403e3c:	mov	x4, sp
  403e40:	mov	x0, x19
  403e44:	stp	x8, x9, [sp]
  403e48:	bl	4015a0 <iconv@plt>
  403e4c:	cmn	x0, #0x1
  403e50:	mov	x21, x20
  403e54:	mov	x23, x22
  403e58:	b.eq	403df0 <ferror@plt+0x2720>  // b.none
  403e5c:	b	403d7c <ferror@plt+0x26ac>
  403e60:	bl	401680 <__errno_location@plt>
  403e64:	mov	x23, x0
  403e68:	ldr	w8, [x23]
  403e6c:	cmp	w8, #0x7
  403e70:	b.ne	403eec <ferror@plt+0x281c>  // b.any
  403e74:	lsl	x24, x22, #1
  403e78:	cmp	x24, x22
  403e7c:	b.ls	403ee4 <ferror@plt+0x2814>  // b.plast
  403e80:	ldr	x22, [sp, #8]
  403e84:	mov	x0, x20
  403e88:	mov	x1, x24
  403e8c:	bl	401500 <realloc@plt>
  403e90:	cbz	x0, 403ee4 <ferror@plt+0x2814>
  403e94:	sub	x8, x22, x20
  403e98:	add	x9, x0, x8
  403e9c:	mvn	x8, x8
  403ea0:	mov	x21, x0
  403ea4:	add	x8, x24, x8
  403ea8:	add	x3, sp, #0x8
  403eac:	mov	x4, sp
  403eb0:	mov	x0, x19
  403eb4:	mov	x1, xzr
  403eb8:	mov	x2, xzr
  403ebc:	stp	x8, x9, [sp]
  403ec0:	bl	4015a0 <iconv@plt>
  403ec4:	cmn	x0, #0x1
  403ec8:	mov	x20, x21
  403ecc:	mov	x22, x24
  403ed0:	b.eq	403e68 <ferror@plt+0x2798>  // b.none
  403ed4:	b	403da4 <ferror@plt+0x26d4>
  403ed8:	mov	w8, #0xc                   	// #12
  403edc:	str	w8, [x24]
  403ee0:	b	403ef0 <ferror@plt+0x2820>
  403ee4:	mov	w8, #0xc                   	// #12
  403ee8:	str	w8, [x23]
  403eec:	mov	x21, x20
  403ef0:	bl	401680 <__errno_location@plt>
  403ef4:	ldr	w20, [x0]
  403ef8:	mov	x19, x0
  403efc:	mov	x0, x21
  403f00:	bl	4015c0 <free@plt>
  403f04:	mov	x21, xzr
  403f08:	str	w20, [x19]
  403f0c:	mov	x0, x21
  403f10:	ldp	x20, x19, [sp, #80]
  403f14:	ldp	x22, x21, [sp, #64]
  403f18:	ldp	x24, x23, [sp, #48]
  403f1c:	ldp	x29, x30, [sp, #32]
  403f20:	add	sp, sp, #0x60
  403f24:	ret
  403f28:	cmp	w8, #0x16
  403f2c:	b.eq	403d74 <ferror@plt+0x26a4>  // b.none
  403f30:	mov	x20, x21
  403f34:	b	403ef0 <ferror@plt+0x2820>
  403f38:	stp	x29, x30, [sp, #-48]!
  403f3c:	stp	x22, x21, [sp, #16]
  403f40:	stp	x20, x19, [sp, #32]
  403f44:	ldrb	w8, [x0]
  403f48:	mov	x19, x0
  403f4c:	mov	x29, sp
  403f50:	cbz	w8, 403fc4 <ferror@plt+0x28f4>
  403f54:	mov	x21, x1
  403f58:	mov	x0, x1
  403f5c:	mov	x1, x2
  403f60:	mov	x20, x2
  403f64:	bl	402c30 <ferror@plt+0x1560>
  403f68:	cbz	w0, 403fc4 <ferror@plt+0x28f4>
  403f6c:	mov	x0, x20
  403f70:	mov	x1, x21
  403f74:	bl	401620 <iconv_open@plt>
  403f78:	cmn	x0, #0x1
  403f7c:	b.eq	403fe4 <ferror@plt+0x2914>  // b.none
  403f80:	mov	x20, x0
  403f84:	mov	x0, x19
  403f88:	mov	x1, x20
  403f8c:	bl	403cec <ferror@plt+0x261c>
  403f90:	mov	x19, x0
  403f94:	cbz	x0, 403fec <ferror@plt+0x291c>
  403f98:	mov	x0, x20
  403f9c:	bl	401400 <iconv_close@plt>
  403fa0:	tbz	w0, #31, 404004 <ferror@plt+0x2934>
  403fa4:	bl	401680 <__errno_location@plt>
  403fa8:	ldr	w21, [x0]
  403fac:	mov	x20, x0
  403fb0:	mov	x0, x19
  403fb4:	bl	4015c0 <free@plt>
  403fb8:	mov	x19, xzr
  403fbc:	str	w21, [x20]
  403fc0:	b	404004 <ferror@plt+0x2934>
  403fc4:	mov	x0, x19
  403fc8:	bl	401510 <strdup@plt>
  403fcc:	mov	x19, x0
  403fd0:	cbnz	x0, 404004 <ferror@plt+0x2934>
  403fd4:	bl	401680 <__errno_location@plt>
  403fd8:	mov	w8, #0xc                   	// #12
  403fdc:	str	w8, [x0]
  403fe0:	b	404004 <ferror@plt+0x2934>
  403fe4:	mov	x19, xzr
  403fe8:	b	404004 <ferror@plt+0x2934>
  403fec:	bl	401680 <__errno_location@plt>
  403ff0:	ldr	w22, [x0]
  403ff4:	mov	x21, x0
  403ff8:	mov	x0, x20
  403ffc:	bl	401400 <iconv_close@plt>
  404000:	str	w22, [x21]
  404004:	mov	x0, x19
  404008:	ldp	x20, x19, [sp, #32]
  40400c:	ldp	x22, x21, [sp, #16]
  404010:	ldp	x29, x30, [sp], #48
  404014:	ret
  404018:	stp	x29, x30, [sp, #-32]!
  40401c:	stp	x20, x19, [sp, #16]
  404020:	mov	x19, x1
  404024:	mov	w1, wzr
  404028:	mov	x2, x19
  40402c:	mov	x29, sp
  404030:	mov	x20, x0
  404034:	bl	401630 <memchr@plt>
  404038:	sub	x8, x0, x20
  40403c:	cmp	x0, #0x0
  404040:	csinc	x0, x19, x8, eq  // eq = none
  404044:	ldp	x20, x19, [sp, #16]
  404048:	ldp	x29, x30, [sp], #32
  40404c:	ret
  404050:	sub	sp, sp, #0x40
  404054:	stp	x29, x30, [sp, #16]
  404058:	add	x29, sp, #0x10
  40405c:	cmp	x0, #0x0
  404060:	sub	x8, x29, #0x4
  404064:	stp	x20, x19, [sp, #48]
  404068:	csel	x20, x8, x0, eq  // eq = none
  40406c:	mov	x0, x20
  404070:	stp	x22, x21, [sp, #32]
  404074:	mov	x22, x2
  404078:	mov	x19, x1
  40407c:	bl	401370 <mbrtowc@plt>
  404080:	mov	x21, x0
  404084:	cbz	x22, 4040a8 <ferror@plt+0x29d8>
  404088:	cmn	x21, #0x2
  40408c:	b.cc	4040a8 <ferror@plt+0x29d8>  // b.lo, b.ul, b.last
  404090:	mov	w0, wzr
  404094:	bl	4040c0 <ferror@plt+0x29f0>
  404098:	tbnz	w0, #0, 4040a8 <ferror@plt+0x29d8>
  40409c:	ldrb	w8, [x19]
  4040a0:	mov	w21, #0x1                   	// #1
  4040a4:	str	w8, [x20]
  4040a8:	mov	x0, x21
  4040ac:	ldp	x20, x19, [sp, #48]
  4040b0:	ldp	x22, x21, [sp, #32]
  4040b4:	ldp	x29, x30, [sp, #16]
  4040b8:	add	sp, sp, #0x40
  4040bc:	ret
  4040c0:	stp	x29, x30, [sp, #-32]!
  4040c4:	mov	x1, xzr
  4040c8:	str	x19, [sp, #16]
  4040cc:	mov	x29, sp
  4040d0:	bl	4016c0 <setlocale@plt>
  4040d4:	cbz	x0, 404100 <ferror@plt+0x2a30>
  4040d8:	adrp	x1, 404000 <ferror@plt+0x2930>
  4040dc:	add	x1, x1, #0xcd8
  4040e0:	mov	x19, x0
  4040e4:	bl	401580 <strcmp@plt>
  4040e8:	cbz	w0, 404110 <ferror@plt+0x2a40>
  4040ec:	adrp	x1, 404000 <ferror@plt+0x2930>
  4040f0:	add	x1, x1, #0xcda
  4040f4:	mov	x0, x19
  4040f8:	bl	401580 <strcmp@plt>
  4040fc:	cbz	w0, 404110 <ferror@plt+0x2a40>
  404100:	mov	w0, #0x1                   	// #1
  404104:	ldr	x19, [sp, #16]
  404108:	ldp	x29, x30, [sp], #32
  40410c:	ret
  404110:	mov	w0, wzr
  404114:	ldr	x19, [sp, #16]
  404118:	ldp	x29, x30, [sp], #32
  40411c:	ret
  404120:	stp	x29, x30, [sp, #-16]!
  404124:	cmn	x0, #0x21
  404128:	mov	x29, sp
  40412c:	b.hi	40415c <ferror@plt+0x2a8c>  // b.pmore
  404130:	add	x0, x0, #0x20
  404134:	bl	401480 <malloc@plt>
  404138:	cbz	x0, 404154 <ferror@plt+0x2a84>
  40413c:	add	x9, x0, #0x10
  404140:	and	x9, x9, #0xffffffffffffffe0
  404144:	mov	x8, x0
  404148:	orr	x0, x9, #0x10
  40414c:	sub	w8, w0, w8
  404150:	sturb	w8, [x0, #-1]
  404154:	ldp	x29, x30, [sp], #16
  404158:	ret
  40415c:	mov	x0, xzr
  404160:	ldp	x29, x30, [sp], #16
  404164:	ret
  404168:	stp	x29, x30, [sp, #-16]!
  40416c:	tst	x0, #0xf
  404170:	mov	x29, sp
  404174:	b.ne	404194 <ferror@plt+0x2ac4>  // b.any
  404178:	tbnz	w0, #4, 404184 <ferror@plt+0x2ab4>
  40417c:	ldp	x29, x30, [sp], #16
  404180:	ret
  404184:	ldurb	w8, [x0, #-1]
  404188:	sub	x0, x0, x8
  40418c:	ldp	x29, x30, [sp], #16
  404190:	b	4015c0 <free@plt>
  404194:	bl	401540 <abort@plt>
  404198:	stp	x29, x30, [sp, #-32]!
  40419c:	str	x19, [sp, #16]
  4041a0:	mov	x29, sp
  4041a4:	mov	w19, w0
  4041a8:	bl	401490 <wcwidth@plt>
  4041ac:	tbnz	w0, #31, 4041bc <ferror@plt+0x2aec>
  4041b0:	ldr	x19, [sp, #16]
  4041b4:	ldp	x29, x30, [sp], #32
  4041b8:	ret
  4041bc:	mov	w0, w19
  4041c0:	bl	401440 <iswcntrl@plt>
  4041c4:	cmp	w0, #0x0
  4041c8:	cset	w0, eq  // eq = none
  4041cc:	ldr	x19, [sp, #16]
  4041d0:	ldp	x29, x30, [sp], #32
  4041d4:	ret
  4041d8:	stp	x29, x30, [sp, #-48]!
  4041dc:	str	x21, [sp, #16]
  4041e0:	stp	x20, x19, [sp, #32]
  4041e4:	mov	x8, x1
  4041e8:	mov	x19, x1
  4041ec:	ldr	x1, [x8], #24
  4041f0:	mov	x20, x0
  4041f4:	mov	x29, sp
  4041f8:	cmp	x1, x8
  4041fc:	b.ne	404214 <ferror@plt+0x2b44>  // b.any
  404200:	ldr	x2, [x19, #8]
  404204:	add	x21, x20, #0x18
  404208:	mov	x0, x21
  40420c:	bl	401380 <memcpy@plt>
  404210:	mov	x1, x21
  404214:	str	x1, [x20]
  404218:	ldr	x8, [x19, #8]
  40421c:	str	x8, [x20, #8]
  404220:	ldrb	w8, [x19, #16]
  404224:	strb	w8, [x20, #16]
  404228:	cbz	w8, 404234 <ferror@plt+0x2b64>
  40422c:	ldr	w8, [x19, #20]
  404230:	str	w8, [x20, #20]
  404234:	ldp	x20, x19, [sp, #32]
  404238:	ldr	x21, [sp, #16]
  40423c:	ldp	x29, x30, [sp], #48
  404240:	ret
  404244:	lsr	w8, w0, #3
  404248:	adrp	x9, 404000 <ferror@plt+0x2930>
  40424c:	and	x8, x8, #0x1c
  404250:	add	x9, x9, #0xce0
  404254:	ldr	w8, [x9, x8]
  404258:	lsr	w8, w8, w0
  40425c:	and	w0, w8, #0x1
  404260:	ret
  404264:	sub	sp, sp, #0x60
  404268:	stp	x29, x30, [sp, #64]
  40426c:	str	x19, [sp, #80]
  404270:	add	x29, sp, #0x40
  404274:	mov	x19, x0
  404278:	bl	4015d0 <__ctype_get_mb_cur_max@plt>
  40427c:	cmp	x0, #0x2
  404280:	b.cc	4042f4 <ferror@plt+0x2c24>  // b.lo, b.ul, b.last
  404284:	mov	x0, sp
  404288:	str	x19, [sp, #16]
  40428c:	strb	wzr, [sp]
  404290:	stur	xzr, [sp, #4]
  404294:	strb	wzr, [sp, #12]
  404298:	bl	403890 <ferror@plt+0x21c0>
  40429c:	ldrb	w8, [sp, #32]
  4042a0:	cbz	w8, 4042b0 <ferror@plt+0x2be0>
  4042a4:	ldr	w8, [sp, #36]
  4042a8:	mov	x19, xzr
  4042ac:	cbz	w8, 4042e0 <ferror@plt+0x2c10>
  4042b0:	mov	x19, xzr
  4042b4:	ldp	x9, x8, [sp, #16]
  4042b8:	mov	x0, sp
  4042bc:	add	x19, x19, #0x1
  4042c0:	strb	wzr, [sp, #12]
  4042c4:	add	x8, x9, x8
  4042c8:	str	x8, [sp, #16]
  4042cc:	bl	403890 <ferror@plt+0x21c0>
  4042d0:	ldrb	w9, [sp, #32]
  4042d4:	ldr	w8, [sp, #36]
  4042d8:	cbz	w9, 4042b4 <ferror@plt+0x2be4>
  4042dc:	cbnz	w8, 4042b4 <ferror@plt+0x2be4>
  4042e0:	mov	x0, x19
  4042e4:	ldr	x19, [sp, #80]
  4042e8:	ldp	x29, x30, [sp, #64]
  4042ec:	add	sp, sp, #0x60
  4042f0:	ret
  4042f4:	mov	x0, x19
  4042f8:	ldr	x19, [sp, #80]
  4042fc:	ldp	x29, x30, [sp, #64]
  404300:	add	sp, sp, #0x60
  404304:	b	4013b0 <strlen@plt>
  404308:	stp	x29, x30, [sp, #-64]!
  40430c:	mov	x29, sp
  404310:	stp	x19, x20, [sp, #16]
  404314:	adrp	x20, 415000 <ferror@plt+0x13930>
  404318:	add	x20, x20, #0xdf0
  40431c:	stp	x21, x22, [sp, #32]
  404320:	adrp	x21, 415000 <ferror@plt+0x13930>
  404324:	add	x21, x21, #0xde8
  404328:	sub	x20, x20, x21
  40432c:	mov	w22, w0
  404330:	stp	x23, x24, [sp, #48]
  404334:	mov	x23, x1
  404338:	mov	x24, x2
  40433c:	bl	401330 <mbrtowc@plt-0x40>
  404340:	cmp	xzr, x20, asr #3
  404344:	b.eq	404370 <ferror@plt+0x2ca0>  // b.none
  404348:	asr	x20, x20, #3
  40434c:	mov	x19, #0x0                   	// #0
  404350:	ldr	x3, [x21, x19, lsl #3]
  404354:	mov	x2, x24
  404358:	add	x19, x19, #0x1
  40435c:	mov	x1, x23
  404360:	mov	w0, w22
  404364:	blr	x3
  404368:	cmp	x20, x19
  40436c:	b.ne	404350 <ferror@plt+0x2c80>  // b.any
  404370:	ldp	x19, x20, [sp, #16]
  404374:	ldp	x21, x22, [sp, #32]
  404378:	ldp	x23, x24, [sp, #48]
  40437c:	ldp	x29, x30, [sp], #64
  404380:	ret
  404384:	nop
  404388:	ret
  40438c:	nop
  404390:	adrp	x2, 416000 <ferror@plt+0x14930>
  404394:	mov	x1, #0x0                   	// #0
  404398:	ldr	x2, [x2, #448]
  40439c:	b	401420 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004043a0 <.fini>:
  4043a0:	stp	x29, x30, [sp, #-16]!
  4043a4:	mov	x29, sp
  4043a8:	ldp	x29, x30, [sp], #16
  4043ac:	ret
