Ade, M., Lauwereins, R., and Peperstraete, J. A. 1994. Buffer memory requirements in DSP applications. In Proceedings of the International Workshop on Rapid System Prototyping. 108--123.
Marleen Adé , Rudy Lauwereins , J. A. Peperstraete, Data memory minimisation for synchronous data flow graphs emulated on DSP-FPGA targets, Proceedings of the 34th annual Design Automation Conference, p.64-69, June 09-13, 1997, Anaheim, California, USA[doi>10.1145/266021.266036]
Todd Austin , Eric Larson , Dan Ernst, SimpleScalar: An Infrastructure for Computer System Modeling, Computer, v.35 n.2, p.59-67, February 2002[doi>10.1109/2.982917]
S. S. Bhattacharyya , P. K. Murthy , E. A. Lee, Converting graphical DSP programs into memory constrained software prototypes, Proceedings of the Sixth IEEE International Workshop on Rapid System Prototyping (RSP'95), p.194, June 07-09, 1995
S.S. Bhattacharyya , S. Sriram , E.A. Lee, Optimizing synchronization in multiprocessor DSP systems, IEEE Transactions on Signal Processing, v.45 n.6, p.1605-1618, June 1997[doi>10.1109/78.600002]
Chandrakasan, A. P., Sheng, S., and Brodersen, R. W. 1992. Low-power cmos digital design. IEEE Journal of Solid-State Circuits 27, 4, 473--484.
Elliott Cooper-Balis , Bruce Jacob, Fine-Grained Activation for Power Reduction in DRAM, IEEE Micro, v.30 n.3, p.34-47, May 2010[doi>10.1109/MM.2010.43]
Jesus Corbal , Roger Espasa , Mateo Valero, Command Vector Memory Systems: High Performance at Low Cost, Proceedings of the 1998 International Conference on Parallel Architectures and Compilation Techniques, p.68, October 12-18, 1998
Robert P. Dick , David L. Rhodes , Wayne Wolf, TGFF: task graphs for free, Proceedings of the 6th international workshop on Hardware/software codesign, p.97-101, March 15-18, 1998, Seattle, Washington, USA
Esteban, D. and Galand, C. 1977. Application of quadrature mirror filter to split-band voice coding schemes. In Proceedings of the International Conference on Acoustics, Speech, and Signal Processing. 191--195.
Michael R. Garey , David S. Johnson, Computers and Intractability; A Guide to the Theory of NP-Completeness, W. H. Freeman & Co., New York, NY, 1990
A. H. Ghamarian , M. C. W. Geilen , S. Stuijk , T. Basten , B. D. Theelen , M. R. Mousavi , A. J. M. Moonen , M. J. G. Bekooij, Throughput Analysis of Synchronous Data Flow Graphs, Proceedings of the Sixth International Conference on Application of Concurrency to System Design, p.25-36, June 28-30, 2006[doi>10.1109/ACSD.2006.33]
Karplus, K. and Strong, A. 1983. Digital synthesis of plucked string and drum timbres. Computer Music Journal 7, 2, 43--55.
Kee, H., Bhattacharyya, S. S., and Kornerup, J. 2010. Efficient static buffering to guarantee throughput-optimal FPGA implementation of synchronous dataow graphs. In Proceedings of the International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation. 136--143.
Bithika Khargharia , Salim Hariri , Mazin S. Yousif, An Adaptive Interleaving Technique for Memory Performance-per-Watt Management, IEEE Transactions on Parallel and Distributed Systems, v.20 n.7, p.1011-1022, July 2009[doi>10.1109/TPDS.2008.136]
Dongwon Lee , Shuvra S. Bhattacharyya , Wayne Wolf, High-Performance Buffer Mapping to Exploit DRAM Concurrency in Multiprocessor DSP Systems, Proceedings of the 2009 IEEE/IFIP International Symposium on Rapid System Prototyping, p.137-144, June 23-26, 2009[doi>10.1109/RSP.2009.34]
Lee, E. A. and Ha, S. 1989. Scheduling strategies for multiprocessor real-time DSP. In Proceedings of the Global Telecommunications Conference. 1279--1283.
Lee, E. A. and Messerschmitt, D. G. 1987. Synchronous dataflow. Proceedings of the IEEE. 1235--1245.
David Lidsky , Jan M. Rabaey, Early power exploration—a World Wide Web application, Proceedings of the 33rd annual Design Automation Conference, p.27-32, June 03-07, 1996, Las Vegas, Nevada, USA[doi>10.1145/240518.240523]
Milo M. K. Martin , Daniel J. Sorin , Bradford M. Beckmann , Michael R. Marty , Min Xu , Alaa R. Alameldeen , Kevin E. Moore , Mark D. Hill , David A. Wood, Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset, ACM SIGARCH Computer Architecture News, v.33 n.4, November 2005[doi>10.1145/1105734.1105747]
Mathew, B. K., McKee, S. A., Carter, J. B., and Davis, A. 2000. A design of a parallel vector access unit for sdram memory systems. In Proceedings of the International Symposium on High-Performance Computer Architecture. 39--48.
McCreary, C. L., Kahn, A. A., Thompson, J., and McArdle, M. E. 1994. A comparison of heuristics for scheduling dags on multiprocessors. In Proceedings of International Parallel Processing Symposium. 446--451.
Trevor Mudge, Power: A First-Class Architectural Design Constraint, Computer, v.34 n.4, p.52-58, April 2001[doi>10.1109/2.917539]
Praveen K. Murthy , Shuvra S. Bhattacharyya, Buffer merging—a powerful technique for reducing memory requirements of synchronous dataflow specifications, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.9 n.2, p.212-237, April 2004[doi>10.1145/989995.989999]
Nauman Rafique , Won-Taek Lim , Mithuna Thottethodi, Effective Management of DRAM Bandwidth in Multicore Processors, Proceedings of the 16th International Conference on Parallel Architecture and Compilation Techniques, p.245-258, September 15-19, 2007[doi>10.1109/PACT.2007.29]
Raghavan, R. and Hayes, J. 1990. On randomly interleaved memories. In Proceedings of Supercomputing. 49--58.
Scott Rixner, Memory Controller Optimizations for Web Servers, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.355-366, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.22]
Scott Rixner , William J. Dally , Ujval J. Kapasi , Peter Mattson , John D. Owens, Memory access scheduling, Proceedings of the 27th annual international symposium on Computer architecture, p.128-138, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339668]
Sundararajan Sriram , Shuvra S. Bhattacharyya, Embedded Multiprocessors: Scheduling and Synchronization, CRC Press, Inc., Boca Raton, FL, 2009
Sander Stuijk , Marc Geilen , Twan Basten, Exploring trade-offs in buffer requirements and throughput constraints for synchronous dataflow graphs, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147138]
Veendrick, H. J. M. 1984. Short-circuit dissipation of static cmos circuitry and its impact on the design of buffer circuits. IEEE Journal of Solid-State Circuits 19, 4, 468--473.
Thomas Vogelsang, Understanding the Energy Consumption of Dynamic Random Access Memories, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.363-374, December 04-08, 2010[doi>10.1109/MICRO.2010.42]
David Tawei Wang , Bruce L. Jacob, Modern dram memory systems: performance analysis and scheduling algorithm, University of Maryland at College Park, College Park, MD, 2005
David Wang , Brinda Ganesh , Nuengwong Tuaycharoen , Kathleen Baynes , Aamer Jaleel , Bruce Jacob, DRAMsim: a memory system simulator, ACM SIGARCH Computer Architecture News, v.33 n.4, November 2005[doi>10.1145/1105734.1105748]
Wayne Wolf, Modern vlsi design: system-on-chip design, third edition, Prentice Hall Press, Upper Saddle River, NJ, 2002
Jun Zhu , Ingo Sander , Axel Jantsch, Buffer minimization of real-time streaming applications scheduling on hybrid CPU/FPGA architectures, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
