/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [2:0] _01_;
  reg [7:0] _02_;
  reg [10:0] _03_;
  wire [4:0] _04_;
  wire [10:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [25:0] celloutsig_0_11z;
  wire [12:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [12:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire [15:0] celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire [28:0] celloutsig_0_23z;
  wire [4:0] celloutsig_0_24z;
  wire [5:0] celloutsig_0_25z;
  wire [2:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [3:0] celloutsig_0_34z;
  reg [4:0] celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire [5:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_51z;
  wire [4:0] celloutsig_0_52z;
  wire celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  reg [10:0] celloutsig_1_1z;
  reg [10:0] celloutsig_1_2z;
  reg [8:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [8:0] celloutsig_1_9z;
  input [287:0] clkin_data;
  wire [287:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = ~(celloutsig_1_2z[2] & celloutsig_1_4z[2]);
  assign celloutsig_0_19z = ~(celloutsig_0_10z & celloutsig_0_8z[1]);
  assign celloutsig_0_56z = ~(celloutsig_0_20z[1] | celloutsig_0_12z[5]);
  assign celloutsig_0_7z = ~((celloutsig_0_5z | celloutsig_0_5z) & celloutsig_0_2z);
  assign celloutsig_1_12z = ~((celloutsig_1_10z[2] | celloutsig_1_7z) & (in_data[128] | celloutsig_1_9z[5]));
  assign celloutsig_0_14z = ~((celloutsig_0_8z[1] | celloutsig_0_11z[18]) & (celloutsig_0_4z | celloutsig_0_0z[10]));
  assign celloutsig_0_1z = celloutsig_0_0z[3] ^ in_data[80];
  always_ff @(negedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _01_ <= 3'h0;
    else _01_ <= in_data[138:136];
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _02_ <= 8'h00;
    else _02_ <= in_data[45:38];
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _03_ <= 11'h000;
    else _03_ <= { celloutsig_0_8z[2:0], celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_13z };
  reg [4:0] _15_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _15_ <= 5'h00;
    else _15_ <= { celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_5z };
  assign { _04_[4:3], _00_, _04_[1:0] } = _15_;
  assign celloutsig_0_0z = in_data[75:65] & in_data[42:32];
  assign celloutsig_0_43z = _03_[6:1] & { celloutsig_0_22z[2], celloutsig_0_34z, celloutsig_0_41z };
  assign celloutsig_0_51z = celloutsig_0_24z & _02_[6:2];
  assign celloutsig_0_12z = { _02_[4:2], celloutsig_0_9z, celloutsig_0_4z, _02_ } & { celloutsig_0_11z[8], celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_20z = celloutsig_0_11z[14:9] & celloutsig_0_0z[10:5];
  assign celloutsig_0_29z = celloutsig_0_25z[5:3] & { celloutsig_0_17z[2:1], celloutsig_0_13z };
  assign celloutsig_1_4z = in_data[171:169] / { 1'h1, celloutsig_1_2z[2:1] };
  assign celloutsig_1_18z = { celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_8z } / { 1'h1, _01_[0], celloutsig_1_8z, celloutsig_1_16z, celloutsig_1_17z, celloutsig_1_16z };
  assign celloutsig_0_8z = celloutsig_0_0z[4:1] / { 1'h1, celloutsig_0_0z[3], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_11z = in_data[27:2] / { 1'h1, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_2z, _02_, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_10z };
  assign celloutsig_0_21z = { celloutsig_0_0z[7:0], celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_9z } / { 1'h1, _02_[5:0], celloutsig_0_17z, celloutsig_0_20z };
  assign celloutsig_1_5z = { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z } == in_data[147:139];
  assign celloutsig_0_18z = in_data[39:5] == { celloutsig_0_11z[24:20], celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_8z };
  assign celloutsig_0_4z = { celloutsig_0_0z[4:3], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z } === celloutsig_0_0z[9:2];
  assign celloutsig_0_2z = in_data[26:18] === in_data[95:87];
  assign celloutsig_0_55z = { celloutsig_0_52z[2:0], celloutsig_0_41z, celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_51z, celloutsig_0_2z } && { celloutsig_0_43z[4:1], celloutsig_0_18z, celloutsig_0_31z, celloutsig_0_35z, celloutsig_0_44z };
  assign celloutsig_0_3z = celloutsig_0_0z < { celloutsig_0_0z[9:3], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_5z = { in_data[95:87], celloutsig_0_3z } < { in_data[52:47], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_1_19z = { celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_7z } < { celloutsig_1_18z[3:0], celloutsig_1_17z, celloutsig_1_8z, celloutsig_1_5z };
  assign celloutsig_1_16z = celloutsig_1_5z & ~(celloutsig_1_2z[3]);
  assign celloutsig_0_52z = celloutsig_0_35z % { 1'h1, celloutsig_0_24z[3:0] };
  assign celloutsig_1_9z = { celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_7z, _01_ } % { 1'h1, _01_[1:0], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_7z };
  assign celloutsig_0_24z = celloutsig_0_21z[10:6] % { 1'h1, celloutsig_0_12z[11:9], celloutsig_0_14z };
  assign celloutsig_0_34z = ~ { celloutsig_0_2z, celloutsig_0_17z };
  assign celloutsig_1_13z = ~ celloutsig_1_1z[2:0];
  assign celloutsig_0_22z = ~ celloutsig_0_0z[4:2];
  assign celloutsig_1_10z = { celloutsig_1_5z, _01_ } | { celloutsig_1_3z[3:2], celloutsig_1_8z, celloutsig_1_5z };
  assign celloutsig_0_17z = _03_[8:6] | { celloutsig_0_8z[2:1], celloutsig_0_2z };
  assign celloutsig_0_23z = { in_data[56:44], celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_18z } | { celloutsig_0_12z[11:1], celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_20z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_31z = & { _00_, _04_[4:3], _04_[1:0], celloutsig_0_21z[14:3], celloutsig_0_8z };
  assign celloutsig_0_44z = & { _00_, celloutsig_0_33z, _04_[4:3], _04_[1:0], celloutsig_0_25z[4:1], celloutsig_0_14z, celloutsig_0_8z, _02_[4:1], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_9z = & { celloutsig_0_8z, _02_[4:1], celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_10z = & { celloutsig_0_8z, in_data[28:22] };
  assign celloutsig_0_13z = & _02_[7:2];
  assign celloutsig_1_8z = | { celloutsig_1_1z[7:6], celloutsig_1_7z };
  assign celloutsig_0_33z = ~^ { celloutsig_0_9z, celloutsig_0_29z, celloutsig_0_13z };
  assign celloutsig_0_41z = ~^ celloutsig_0_23z[13:1];
  assign celloutsig_1_7z = ~^ { in_data[147:132], celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_1_17z = ~^ celloutsig_1_1z[8:0];
  assign celloutsig_0_16z = { _02_, celloutsig_0_8z, celloutsig_0_3z } <<< { in_data[24], _03_, celloutsig_0_4z };
  assign celloutsig_0_25z = _03_[8:3] >>> _02_[7:2];
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_35z = 5'h00;
    else if (clkin_data[160]) celloutsig_0_35z = celloutsig_0_11z[18:14];
  always_latch
    if (clkin_data[96]) celloutsig_1_1z = 11'h000;
    else if (clkin_data[224]) celloutsig_1_1z = { in_data[175:171], _01_, _01_ };
  always_latch
    if (clkin_data[96]) celloutsig_1_2z = 11'h000;
    else if (clkin_data[224]) celloutsig_1_2z = { in_data[145:138], _01_ };
  always_latch
    if (!clkin_data[128]) celloutsig_1_3z = 9'h000;
    else if (clkin_data[256]) celloutsig_1_3z = in_data[178:170];
  assign _04_[2] = _00_;
  assign { out_data[133:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_55z, celloutsig_0_56z };
endmodule
