Analysis & Synthesis report for ep10
Fri Dec 04 11:00:27 2020
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |ep10|I2C_Audio_Config:myconfig|mi2c_state
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Added for RAM Pass-Through Logic
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for keyboard:my_k|ps2_keyboard:key|altsyncram:fifo_rtl_0|altsyncram_lsj1:auto_generated
 19. Source assignments for Sin_Generator:sin_wave|altsyncram:sintable_rtl_0|altsyncram_jta1:auto_generated
 20. Parameter Settings for User Entity Instance: audio_clk:u1|audio_clk_0002:audio_clk_inst|altera_pll:altera_pll_i
 21. Parameter Settings for User Entity Instance: clkgen:my_i2c_clk
 22. Parameter Settings for User Entity Instance: I2C_Audio_Config:myconfig
 23. Parameter Settings for Inferred Entity Instance: keyboard:my_k|ps2_keyboard:key|altsyncram:fifo_rtl_0
 24. Parameter Settings for Inferred Entity Instance: Sin_Generator:sin_wave|altsyncram:sintable_rtl_0
 25. Parameter Settings for Inferred Entity Instance: keyboard:my_k|lpm_divide:Div0
 26. altsyncram Parameter Settings by Entity Instance
 27. Port Connectivity Checks: "keyboard:my_k|ps2_keyboard:key"
 28. Port Connectivity Checks: "I2C_Audio_Config:myconfig|I2C_Controller:u0"
 29. Port Connectivity Checks: "clkgen:my_i2c_clk"
 30. Post-Synthesis Netlist Statistics for Top Partition
 31. Elapsed Time Per Partition
 32. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Dec 04 11:00:27 2020       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; ep10                                        ;
; Top-level Entity Name           ; ep10                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 168                                         ;
; Total pins                      ; 82                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 16,448                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; ep10               ; ep10               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                    ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------+-----------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                    ; Library   ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------+-----------+
; I2C_Controller.v                 ; yes             ; User Verilog HDL File                  ; C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/I2C_Controller.v           ;           ;
; I2C_Audio_Config.v               ; yes             ; User Verilog HDL File                  ; C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/I2C_Audio_Config.v         ;           ;
; audio_clk.v                      ; yes             ; User Wizard-Generated File             ; C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/audio_clk.v                ; audio_clk ;
; audio_clk/audio_clk_0002.v       ; yes             ; User Verilog HDL File                  ; C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/audio_clk/audio_clk_0002.v ; audio_clk ;
; I2S_Audio.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/I2S_Audio.v                ;           ;
; clkgen.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/clkgen.v                   ;           ;
; Sin_Generator.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/Sin_Generator.v            ;           ;
; ep10.v                           ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v                     ;           ;
; altera_pll.v                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v                             ;           ;
; keyboard.v                       ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/keyboard.v                 ;           ;
; my_clock.v                       ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/my_clock.v                 ;           ;
; ps2_keyboard.v                   ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ps2_keyboard.v             ;           ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                           ;           ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                    ;           ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                              ;           ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                           ;           ;
; aglobal171.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                           ;           ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                            ;           ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                               ;           ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                               ;           ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                             ;           ;
; db/altsyncram_lsj1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/db/altsyncram_lsj1.tdf     ;           ;
; db/altsyncram_jta1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/db/altsyncram_jta1.tdf     ;           ;
; sintable.mif                     ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/sintable.mif               ;           ;
; lpm_divide.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_divide.tdf                           ;           ;
; abs_divider.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/abs_divider.inc                          ;           ;
; sign_div_unsign.inc              ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sign_div_unsign.inc                      ;           ;
; db/lpm_divide_9dm.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/db/lpm_divide_9dm.tdf      ;           ;
; db/sign_div_unsign_fnh.tdf       ; yes             ; Auto-Generated Megafunction            ; C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/db/sign_div_unsign_fnh.tdf ;           ;
; db/alt_u_div_43f.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/db/alt_u_div_43f.tdf       ;           ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------+-----------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 314            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 583            ;
;     -- 7 input functions                    ; 2              ;
;     -- 6 input functions                    ; 39             ;
;     -- 5 input functions                    ; 79             ;
;     -- 4 input functions                    ; 155            ;
;     -- <=3 input functions                  ; 308            ;
;                                             ;                ;
; Dedicated logic registers                   ; 168            ;
;                                             ;                ;
; I/O pins                                    ; 82             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 16448          ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 89             ;
; Total fan-out                               ; 2806           ;
; Average fan-out                             ; 2.96           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                              ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                 ; Entity Name         ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |ep10                                        ; 583 (0)             ; 168 (0)                   ; 16448             ; 0          ; 82   ; 0            ; |ep10                                                                                                               ; ep10                ; work         ;
;    |I2C_Audio_Config:myconfig|               ; 49 (22)             ; 40 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |ep10|I2C_Audio_Config:myconfig                                                                                     ; I2C_Audio_Config    ; work         ;
;       |I2C_Controller:u0|                    ; 27 (27)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |ep10|I2C_Audio_Config:myconfig|I2C_Controller:u0                                                                   ; I2C_Controller      ; work         ;
;    |I2S_Audio:myaudio|                       ; 27 (27)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |ep10|I2S_Audio:myaudio                                                                                             ; I2S_Audio           ; work         ;
;    |Sin_Generator:sin_wave|                  ; 16 (16)             ; 16 (16)                   ; 16384             ; 0          ; 0    ; 0            ; |ep10|Sin_Generator:sin_wave                                                                                        ; Sin_Generator       ; work         ;
;       |altsyncram:sintable_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |ep10|Sin_Generator:sin_wave|altsyncram:sintable_rtl_0                                                              ; altsyncram          ; work         ;
;          |altsyncram_jta1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |ep10|Sin_Generator:sin_wave|altsyncram:sintable_rtl_0|altsyncram_jta1:auto_generated                               ; altsyncram_jta1     ; work         ;
;    |audio_clk:u1|                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ep10|audio_clk:u1                                                                                                  ; audio_clk           ; audio_clk    ;
;       |audio_clk_0002:audio_clk_inst|        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ep10|audio_clk:u1|audio_clk_0002:audio_clk_inst                                                                    ; audio_clk_0002      ; audio_clk    ;
;          |altera_pll:altera_pll_i|           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ep10|audio_clk:u1|audio_clk_0002:audio_clk_inst|altera_pll:altera_pll_i                                            ; altera_pll          ; work         ;
;    |clkgen:my_i2c_clk|                       ; 42 (42)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |ep10|clkgen:my_i2c_clk                                                                                             ; clkgen              ; work         ;
;    |keyboard:my_k|                           ; 449 (31)            ; 61 (14)                   ; 64                ; 0          ; 0    ; 0            ; |ep10|keyboard:my_k                                                                                                 ; keyboard            ; work         ;
;       |lpm_divide:Div0|                      ; 355 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ep10|keyboard:my_k|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_9dm:auto_generated|     ; 355 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ep10|keyboard:my_k|lpm_divide:Div0|lpm_divide_9dm:auto_generated                                                   ; lpm_divide_9dm      ; work         ;
;             |sign_div_unsign_fnh:divider|    ; 355 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ep10|keyboard:my_k|lpm_divide:Div0|lpm_divide_9dm:auto_generated|sign_div_unsign_fnh:divider                       ; sign_div_unsign_fnh ; work         ;
;                |alt_u_div_43f:divider|       ; 355 (355)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ep10|keyboard:my_k|lpm_divide:Div0|lpm_divide_9dm:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_43f:divider ; alt_u_div_43f       ; work         ;
;       |my_clock:mycl|                        ; 13 (13)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ep10|keyboard:my_k|my_clock:mycl                                                                                   ; my_clock            ; work         ;
;       |ps2_keyboard:key|                     ; 50 (50)             ; 39 (39)                   ; 64                ; 0          ; 0    ; 0            ; |ep10|keyboard:my_k|ps2_keyboard:key                                                                                ; ps2_keyboard        ; work         ;
;          |altsyncram:fifo_rtl_0|             ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |ep10|keyboard:my_k|ps2_keyboard:key|altsyncram:fifo_rtl_0                                                          ; altsyncram          ; work         ;
;             |altsyncram_lsj1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |ep10|keyboard:my_k|ps2_keyboard:key|altsyncram:fifo_rtl_0|altsyncram_lsj1:auto_generated                           ; altsyncram_lsj1     ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------+
; Name                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF          ;
+------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------+
; Sin_Generator:sin_wave|altsyncram:sintable_rtl_0|altsyncram_jta1:auto_generated|ALTSYNCRAM     ; AUTO ; ROM              ; 1024         ; 16           ; --           ; --           ; 16384 ; sintable.mif ;
; keyboard:my_k|ps2_keyboard:key|altsyncram:fifo_rtl_0|altsyncram_lsj1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64    ; None         ;
+------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------+


+------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                ;
+--------+--------------+---------+--------------+--------------+--------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance    ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------+-----------------+
; Altera ; altera_pll   ; 17.1    ; N/A          ; N/A          ; |ep10|audio_clk:u1 ; audio_clk.v     ;
+--------+--------------+---------+--------------+--------------+--------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |ep10|I2C_Audio_Config:myconfig|mi2c_state                    ;
+---------------+---------------+---------------+---------------+---------------+
; Name          ; mi2c_state.11 ; mi2c_state.10 ; mi2c_state.01 ; mi2c_state.00 ;
+---------------+---------------+---------------+---------------+---------------+
; mi2c_state.00 ; 0             ; 0             ; 0             ; 0             ;
; mi2c_state.01 ; 0             ; 0             ; 1             ; 1             ;
; mi2c_state.10 ; 0             ; 1             ; 0             ; 1             ;
; mi2c_state.11 ; 1             ; 0             ; 0             ; 1             ;
+---------------+---------------+---------------+---------------+---------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                       ;
+----------------------------------------------------------+---------------------------------------------------------------+
; Register name                                            ; Reason for Removal                                            ;
+----------------------------------------------------------+---------------------------------------------------------------+
; I2C_Audio_Config:myconfig|mi2c_data[22,23]               ; Stuck at GND due to stuck port data_in                        ;
; I2C_Audio_Config:myconfig|mi2c_data[20,21]               ; Stuck at VCC due to stuck port data_in                        ;
; I2C_Audio_Config:myconfig|mi2c_data[19]                  ; Stuck at GND due to stuck port data_in                        ;
; I2C_Audio_Config:myconfig|mi2c_data[18]                  ; Stuck at VCC due to stuck port data_in                        ;
; I2C_Audio_Config:myconfig|mi2c_data[16,17]               ; Stuck at GND due to stuck port data_in                        ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[22,23]    ; Stuck at GND due to stuck port data_in                        ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[20,21]    ; Stuck at VCC due to stuck port data_in                        ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[19]       ; Stuck at GND due to stuck port data_in                        ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[18]       ; Stuck at VCC due to stuck port data_in                        ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[16,17]    ; Stuck at GND due to stuck port data_in                        ;
; I2C_Audio_Config:myconfig|mi2c_data[8,13..15]            ; Stuck at GND due to stuck port data_in                        ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[8,13..15] ; Stuck at GND due to stuck port data_in                        ;
; I2C_Audio_Config:myconfig|mi2c_state~8                   ; Lost fanout                                                   ;
; I2C_Audio_Config:myconfig|mi2c_state~9                   ; Lost fanout                                                   ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[5]        ; Merged with I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[3] ;
; I2C_Audio_Config:myconfig|mi2c_data[5]                   ; Merged with I2C_Audio_Config:myconfig|mi2c_data[3]            ;
; keyboard:my_k|freq[12..15]                               ; Stuck at GND due to stuck port data_in                        ;
; Total Number of Removed Registers = 32                   ;                                                               ;
+----------------------------------------------------------+---------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                              ;
+-----------------------------------------+---------------------------+----------------------------------------------------+
; Register name                           ; Reason for Removal        ; Registers Removed due to This Register             ;
+-----------------------------------------+---------------------------+----------------------------------------------------+
; I2C_Audio_Config:myconfig|mi2c_data[23] ; Stuck at GND              ; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[23] ;
;                                         ; due to stuck port data_in ;                                                    ;
; I2C_Audio_Config:myconfig|mi2c_data[22] ; Stuck at GND              ; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[22] ;
;                                         ; due to stuck port data_in ;                                                    ;
; I2C_Audio_Config:myconfig|mi2c_data[21] ; Stuck at VCC              ; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[21] ;
;                                         ; due to stuck port data_in ;                                                    ;
; I2C_Audio_Config:myconfig|mi2c_data[20] ; Stuck at VCC              ; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[20] ;
;                                         ; due to stuck port data_in ;                                                    ;
; I2C_Audio_Config:myconfig|mi2c_data[19] ; Stuck at GND              ; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[19] ;
;                                         ; due to stuck port data_in ;                                                    ;
; I2C_Audio_Config:myconfig|mi2c_data[18] ; Stuck at VCC              ; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[18] ;
;                                         ; due to stuck port data_in ;                                                    ;
; I2C_Audio_Config:myconfig|mi2c_data[17] ; Stuck at GND              ; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[17] ;
;                                         ; due to stuck port data_in ;                                                    ;
; I2C_Audio_Config:myconfig|mi2c_data[16] ; Stuck at GND              ; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[16] ;
;                                         ; due to stuck port data_in ;                                                    ;
; I2C_Audio_Config:myconfig|mi2c_data[15] ; Stuck at GND              ; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[15] ;
;                                         ; due to stuck port data_in ;                                                    ;
; I2C_Audio_Config:myconfig|mi2c_data[14] ; Stuck at GND              ; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[14] ;
;                                         ; due to stuck port data_in ;                                                    ;
; I2C_Audio_Config:myconfig|mi2c_data[13] ; Stuck at GND              ; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[13] ;
;                                         ; due to stuck port data_in ;                                                    ;
; I2C_Audio_Config:myconfig|mi2c_data[8]  ; Stuck at GND              ; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[8]  ;
;                                         ; due to stuck port data_in ;                                                    ;
+-----------------------------------------+---------------------------+----------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 168   ;
; Number of registers using Synchronous Clear  ; 61    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 52    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 47    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------+
; Inverted Register Statistics                                        ;
+-----------------------------------------------------------+---------+
; Inverted Register                                         ; Fan out ;
+-----------------------------------------------------------+---------+
; I2C_Audio_Config:myconfig|I2C_Controller:u0|SCLK          ; 2       ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD_COUNTER[5] ; 14      ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD_COUNTER[4] ; 11      ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD_COUNTER[3] ; 17      ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD_COUNTER[2] ; 11      ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD_COUNTER[1] ; 12      ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD_COUNTER[0] ; 18      ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|END           ; 4       ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|SDO           ; 2       ;
; keyboard:my_k|pre                                         ; 13      ;
; keyboard:my_k|nextdata_n                                  ; 2       ;
; Total number of inverted registers = 11                   ;         ;
+-----------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                       ;
+------------------------------------------------------+-------------------------------------------+
; Register Name                                        ; RAM Name                                  ;
+------------------------------------------------------+-------------------------------------------+
; keyboard:my_k|ps2_keyboard:key|fifo_rtl_0_bypass[0]  ; keyboard:my_k|ps2_keyboard:key|fifo_rtl_0 ;
; keyboard:my_k|ps2_keyboard:key|fifo_rtl_0_bypass[1]  ; keyboard:my_k|ps2_keyboard:key|fifo_rtl_0 ;
; keyboard:my_k|ps2_keyboard:key|fifo_rtl_0_bypass[2]  ; keyboard:my_k|ps2_keyboard:key|fifo_rtl_0 ;
; keyboard:my_k|ps2_keyboard:key|fifo_rtl_0_bypass[3]  ; keyboard:my_k|ps2_keyboard:key|fifo_rtl_0 ;
; keyboard:my_k|ps2_keyboard:key|fifo_rtl_0_bypass[4]  ; keyboard:my_k|ps2_keyboard:key|fifo_rtl_0 ;
; keyboard:my_k|ps2_keyboard:key|fifo_rtl_0_bypass[5]  ; keyboard:my_k|ps2_keyboard:key|fifo_rtl_0 ;
; keyboard:my_k|ps2_keyboard:key|fifo_rtl_0_bypass[6]  ; keyboard:my_k|ps2_keyboard:key|fifo_rtl_0 ;
; keyboard:my_k|ps2_keyboard:key|fifo_rtl_0_bypass[7]  ; keyboard:my_k|ps2_keyboard:key|fifo_rtl_0 ;
; keyboard:my_k|ps2_keyboard:key|fifo_rtl_0_bypass[8]  ; keyboard:my_k|ps2_keyboard:key|fifo_rtl_0 ;
; keyboard:my_k|ps2_keyboard:key|fifo_rtl_0_bypass[9]  ; keyboard:my_k|ps2_keyboard:key|fifo_rtl_0 ;
; keyboard:my_k|ps2_keyboard:key|fifo_rtl_0_bypass[10] ; keyboard:my_k|ps2_keyboard:key|fifo_rtl_0 ;
; keyboard:my_k|ps2_keyboard:key|fifo_rtl_0_bypass[11] ; keyboard:my_k|ps2_keyboard:key|fifo_rtl_0 ;
; keyboard:my_k|ps2_keyboard:key|fifo_rtl_0_bypass[12] ; keyboard:my_k|ps2_keyboard:key|fifo_rtl_0 ;
; keyboard:my_k|ps2_keyboard:key|fifo_rtl_0_bypass[13] ; keyboard:my_k|ps2_keyboard:key|fifo_rtl_0 ;
; keyboard:my_k|ps2_keyboard:key|fifo_rtl_0_bypass[14] ; keyboard:my_k|ps2_keyboard:key|fifo_rtl_0 ;
+------------------------------------------------------+-------------------------------------------+


+--------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                         ;
+---------------------------------------+---------------------------------------+------+
; Register Name                         ; Megafunction                          ; Type ;
+---------------------------------------+---------------------------------------+------+
; Sin_Generator:sin_wave|dataout[0..15] ; Sin_Generator:sin_wave|sintable_rtl_0 ; RAM  ;
+---------------------------------------+---------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |ep10|clkgen:my_i2c_clk|clkcount[15]                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |ep10|I2C_Audio_Config:myconfig|I2C_Controller:u0|SD_COUNTER[3] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |ep10|I2C_Audio_Config:myconfig|Selector1                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for keyboard:my_k|ps2_keyboard:key|altsyncram:fifo_rtl_0|altsyncram_lsj1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for Sin_Generator:sin_wave|altsyncram:sintable_rtl_0|altsyncram_jta1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_clk:u1|audio_clk_0002:audio_clk_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                            ;
+--------------------------------------+------------------------+-------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                          ;
; fractional_vco_multiplier            ; true                   ; String                                          ;
; pll_type                             ; General                ; String                                          ;
; pll_subtype                          ; General                ; String                                          ;
; number_of_clocks                     ; 1                      ; Signed Integer                                  ;
; operation_mode                       ; direct                 ; String                                          ;
; deserialization_factor               ; 4                      ; Signed Integer                                  ;
; data_rate                            ; 0                      ; Signed Integer                                  ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                  ;
; output_clock_frequency0              ; 18.432000 MHz          ; String                                          ;
; phase_shift0                         ; 0 ps                   ; String                                          ;
; duty_cycle0                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency1              ; 0 MHz                  ; String                                          ;
; phase_shift1                         ; 0 ps                   ; String                                          ;
; duty_cycle1                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency2              ; 0 MHz                  ; String                                          ;
; phase_shift2                         ; 0 ps                   ; String                                          ;
; duty_cycle2                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency3              ; 0 MHz                  ; String                                          ;
; phase_shift3                         ; 0 ps                   ; String                                          ;
; duty_cycle3                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency4              ; 0 MHz                  ; String                                          ;
; phase_shift4                         ; 0 ps                   ; String                                          ;
; duty_cycle4                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency5              ; 0 MHz                  ; String                                          ;
; phase_shift5                         ; 0 ps                   ; String                                          ;
; duty_cycle5                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency6              ; 0 MHz                  ; String                                          ;
; phase_shift6                         ; 0 ps                   ; String                                          ;
; duty_cycle6                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency7              ; 0 MHz                  ; String                                          ;
; phase_shift7                         ; 0 ps                   ; String                                          ;
; duty_cycle7                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency8              ; 0 MHz                  ; String                                          ;
; phase_shift8                         ; 0 ps                   ; String                                          ;
; duty_cycle8                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency9              ; 0 MHz                  ; String                                          ;
; phase_shift9                         ; 0 ps                   ; String                                          ;
; duty_cycle9                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency10             ; 0 MHz                  ; String                                          ;
; phase_shift10                        ; 0 ps                   ; String                                          ;
; duty_cycle10                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency11             ; 0 MHz                  ; String                                          ;
; phase_shift11                        ; 0 ps                   ; String                                          ;
; duty_cycle11                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency12             ; 0 MHz                  ; String                                          ;
; phase_shift12                        ; 0 ps                   ; String                                          ;
; duty_cycle12                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency13             ; 0 MHz                  ; String                                          ;
; phase_shift13                        ; 0 ps                   ; String                                          ;
; duty_cycle13                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency14             ; 0 MHz                  ; String                                          ;
; phase_shift14                        ; 0 ps                   ; String                                          ;
; duty_cycle14                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency15             ; 0 MHz                  ; String                                          ;
; phase_shift15                        ; 0 ps                   ; String                                          ;
; duty_cycle15                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency16             ; 0 MHz                  ; String                                          ;
; phase_shift16                        ; 0 ps                   ; String                                          ;
; duty_cycle16                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency17             ; 0 MHz                  ; String                                          ;
; phase_shift17                        ; 0 ps                   ; String                                          ;
; duty_cycle17                         ; 50                     ; Signed Integer                                  ;
; clock_name_0                         ;                        ; String                                          ;
; clock_name_1                         ;                        ; String                                          ;
; clock_name_2                         ;                        ; String                                          ;
; clock_name_3                         ;                        ; String                                          ;
; clock_name_4                         ;                        ; String                                          ;
; clock_name_5                         ;                        ; String                                          ;
; clock_name_6                         ;                        ; String                                          ;
; clock_name_7                         ;                        ; String                                          ;
; clock_name_8                         ;                        ; String                                          ;
; clock_name_global_0                  ; false                  ; String                                          ;
; clock_name_global_1                  ; false                  ; String                                          ;
; clock_name_global_2                  ; false                  ; String                                          ;
; clock_name_global_3                  ; false                  ; String                                          ;
; clock_name_global_4                  ; false                  ; String                                          ;
; clock_name_global_5                  ; false                  ; String                                          ;
; clock_name_global_6                  ; false                  ; String                                          ;
; clock_name_global_7                  ; false                  ; String                                          ;
; clock_name_global_8                  ; false                  ; String                                          ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_bypass_en                      ; false                  ; String                                          ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_bypass_en                      ; false                  ; String                                          ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en0                     ; false                  ; String                                          ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                          ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en1                     ; false                  ; String                                          ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                          ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en2                     ; false                  ; String                                          ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                          ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en3                     ; false                  ; String                                          ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                          ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en4                     ; false                  ; String                                          ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                          ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en5                     ; false                  ; String                                          ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                          ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en6                     ; false                  ; String                                          ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                          ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en7                     ; false                  ; String                                          ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                          ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en8                     ; false                  ; String                                          ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                          ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en9                     ; false                  ; String                                          ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                          ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en10                    ; false                  ; String                                          ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                          ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en11                    ; false                  ; String                                          ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                          ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en12                    ; false                  ; String                                          ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                          ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en13                    ; false                  ; String                                          ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                          ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en14                    ; false                  ; String                                          ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                          ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en15                    ; false                  ; String                                          ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                          ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en16                    ; false                  ; String                                          ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                          ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en17                    ; false                  ; String                                          ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                          ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                  ;
; pll_vco_div                          ; 1                      ; Signed Integer                                  ;
; pll_slf_rst                          ; false                  ; String                                          ;
; pll_bw_sel                           ; low                    ; String                                          ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                          ;
; pll_cp_current                       ; 0                      ; Signed Integer                                  ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                  ;
; pll_fractional_division              ; 1                      ; Signed Integer                                  ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                  ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                          ;
; mimic_fbclk_type                     ; gclk                   ; String                                          ;
; pll_fbclk_mux_1                      ; glb                    ; String                                          ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                          ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                  ;
; refclk1_frequency                    ; 0 MHz                  ; String                                          ;
; pll_clkin_0_src                      ; clk_0                  ; String                                          ;
; pll_clkin_1_src                      ; clk_0                  ; String                                          ;
; pll_clk_loss_sw_en                   ; false                  ; String                                          ;
; pll_auto_clk_sw_en                   ; false                  ; String                                          ;
; pll_manu_clk_sw_en                   ; false                  ; String                                          ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                  ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
+--------------------------------------+------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clkgen:my_i2c_clk ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; clk_freq       ; 10000 ; Signed Integer                        ;
; countlimit     ; 2500  ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_Audio_Config:myconfig ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; total_cmd      ; 9     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: keyboard:my_k|ps2_keyboard:key|altsyncram:fifo_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                   ;
; WIDTH_A                            ; 8                    ; Untyped                                   ;
; WIDTHAD_A                          ; 3                    ; Untyped                                   ;
; NUMWORDS_A                         ; 8                    ; Untyped                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 8                    ; Untyped                                   ;
; WIDTHAD_B                          ; 3                    ; Untyped                                   ;
; NUMWORDS_B                         ; 8                    ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_lsj1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Sin_Generator:sin_wave|altsyncram:sintable_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                               ;
; WIDTH_A                            ; 16                   ; Untyped                               ;
; WIDTHAD_A                          ; 10                   ; Untyped                               ;
; NUMWORDS_A                         ; 1024                 ; Untyped                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Untyped                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; sintable.mif         ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_jta1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: keyboard:my_k|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 27             ; Untyped                              ;
; LPM_WIDTHD             ; 16             ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_9dm ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                 ;
+-------------------------------------------+------------------------------------------------------+
; Name                                      ; Value                                                ;
+-------------------------------------------+------------------------------------------------------+
; Number of entity instances                ; 2                                                    ;
; Entity Instance                           ; keyboard:my_k|ps2_keyboard:key|altsyncram:fifo_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                            ;
;     -- WIDTH_A                            ; 8                                                    ;
;     -- NUMWORDS_A                         ; 8                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 8                                                    ;
;     -- NUMWORDS_B                         ; 8                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
; Entity Instance                           ; Sin_Generator:sin_wave|altsyncram:sintable_rtl_0     ;
;     -- OPERATION_MODE                     ; ROM                                                  ;
;     -- WIDTH_A                            ; 16                                                   ;
;     -- NUMWORDS_A                         ; 1024                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 1                                                    ;
;     -- NUMWORDS_B                         ; 1                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
+-------------------------------------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "keyboard:my_k|ps2_keyboard:key"                                                                                                                                                        ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clrn     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; clrn[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_Audio_Config:myconfig|I2C_Controller:u0"                                                                                                 ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; ACK  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; W_R  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "clkgen:my_i2c_clk" ;
+-------+-------+----------+--------------------+
; Port  ; Type  ; Severity ; Details            ;
+-------+-------+----------+--------------------+
; clken ; Input ; Info     ; Stuck at VCC       ;
+-------+-------+----------+--------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 168                         ;
;     CLR               ; 32                          ;
;     CLR SCLR          ; 16                          ;
;     ENA               ; 31                          ;
;     ENA CLR           ; 4                           ;
;     ENA SCLR          ; 12                          ;
;     SCLR              ; 33                          ;
;     plain             ; 40                          ;
; arriav_io_obuf        ; 8                           ;
; arriav_lcell_comb     ; 584                         ;
;     arith             ; 238                         ;
;         0 data inputs ; 24                          ;
;         1 data inputs ; 118                         ;
;         2 data inputs ; 27                          ;
;         3 data inputs ; 5                           ;
;         4 data inputs ; 64                          ;
;     extend            ; 2                           ;
;         7 data inputs ; 2                           ;
;     normal            ; 344                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 16                          ;
;         2 data inputs ; 90                          ;
;         3 data inputs ; 28                          ;
;         4 data inputs ; 91                          ;
;         5 data inputs ; 79                          ;
;         6 data inputs ; 39                          ;
; boundary_port         ; 82                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 24                          ;
;                       ;                             ;
; Max LUT depth         ; 40.90                       ;
; Average LUT depth     ; 22.40                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Fri Dec 04 11:00:02 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ep10 -c ep10
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (10238): Verilog Module Declaration warning at I2C_Controller.v(14): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "I2C_Controller" File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/I2C_Controller.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/I2C_Controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file i2c_audio_config.v
    Info (12023): Found entity 1: I2C_Audio_Config File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/I2C_Audio_Config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audio_clk.v
    Info (12023): Found entity 1: audio_clk File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/audio_clk.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file audio_clk/audio_clk_0002.v
    Info (12023): Found entity 1: audio_clk_0002 File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/audio_clk/audio_clk_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file i2s_audio.v
    Info (12023): Found entity 1: I2S_Audio File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/I2S_Audio.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clkgen.v
    Info (12023): Found entity 1: clkgen File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/clkgen.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file sin_generator.v
    Info (12023): Found entity 1: Sin_Generator File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/Sin_Generator.v Line: 1
Warning (12125): Using design file ep10.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ep10 File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 6
Info (12127): Elaborating entity "ep10" for the top level hierarchy
Warning (10034): Output port "LEDR[8..3]" at ep10.v(21) has no driver File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 21
Warning (10034): Output port "HEX0" at ep10.v(24) has no driver File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 24
Warning (10034): Output port "HEX1" at ep10.v(25) has no driver File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 25
Warning (10034): Output port "HEX2" at ep10.v(26) has no driver File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 26
Warning (10034): Output port "HEX3" at ep10.v(27) has no driver File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 27
Warning (10034): Output port "HEX4" at ep10.v(28) has no driver File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 28
Warning (10034): Output port "HEX5" at ep10.v(29) has no driver File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 29
Info (12128): Elaborating entity "audio_clk" for hierarchy "audio_clk:u1" File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 67
Info (12128): Elaborating entity "audio_clk_0002" for hierarchy "audio_clk:u1|audio_clk_0002:audio_clk_inst" File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/audio_clk.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "audio_clk:u1|audio_clk_0002:audio_clk_inst|altera_pll:altera_pll_i" File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/audio_clk/audio_clk_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "audio_clk:u1|audio_clk_0002:audio_clk_inst|altera_pll:altera_pll_i" File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/audio_clk/audio_clk_0002.v Line: 85
Info (12133): Instantiated megafunction "audio_clk:u1|audio_clk_0002:audio_clk_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/audio_clk/audio_clk_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "true"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "18.432000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "clkgen" for hierarchy "clkgen:my_i2c_clk" File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 71
Info (12128): Elaborating entity "I2C_Audio_Config" for hierarchy "I2C_Audio_Config:myconfig" File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 74
Warning (10030): Net "audio_reg.data_a" at I2C_Audio_Config.v(26) has no driver or initial value, using a default initial value '0' File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/I2C_Audio_Config.v Line: 26
Warning (10030): Net "audio_reg.waddr_a" at I2C_Audio_Config.v(26) has no driver or initial value, using a default initial value '0' File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/I2C_Audio_Config.v Line: 26
Warning (10030): Net "audio_cmd.data_a" at I2C_Audio_Config.v(27) has no driver or initial value, using a default initial value '0' File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/I2C_Audio_Config.v Line: 27
Warning (10030): Net "audio_cmd.waddr_a" at I2C_Audio_Config.v(27) has no driver or initial value, using a default initial value '0' File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/I2C_Audio_Config.v Line: 27
Warning (10030): Net "audio_cmd2.data_a" at I2C_Audio_Config.v(28) has no driver or initial value, using a default initial value '0' File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/I2C_Audio_Config.v Line: 28
Warning (10030): Net "audio_cmd2.waddr_a" at I2C_Audio_Config.v(28) has no driver or initial value, using a default initial value '0' File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/I2C_Audio_Config.v Line: 28
Warning (10030): Net "audio_cmd3.data_a" at I2C_Audio_Config.v(29) has no driver or initial value, using a default initial value '0' File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/I2C_Audio_Config.v Line: 29
Warning (10030): Net "audio_cmd3.waddr_a" at I2C_Audio_Config.v(29) has no driver or initial value, using a default initial value '0' File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/I2C_Audio_Config.v Line: 29
Warning (10030): Net "audio_cmd4.data_a" at I2C_Audio_Config.v(30) has no driver or initial value, using a default initial value '0' File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/I2C_Audio_Config.v Line: 30
Warning (10030): Net "audio_cmd4.waddr_a" at I2C_Audio_Config.v(30) has no driver or initial value, using a default initial value '0' File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/I2C_Audio_Config.v Line: 30
Warning (10030): Net "audio_reg.we_a" at I2C_Audio_Config.v(26) has no driver or initial value, using a default initial value '0' File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/I2C_Audio_Config.v Line: 26
Warning (10030): Net "audio_cmd.we_a" at I2C_Audio_Config.v(27) has no driver or initial value, using a default initial value '0' File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/I2C_Audio_Config.v Line: 27
Warning (10030): Net "audio_cmd2.we_a" at I2C_Audio_Config.v(28) has no driver or initial value, using a default initial value '0' File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/I2C_Audio_Config.v Line: 28
Warning (10030): Net "audio_cmd3.we_a" at I2C_Audio_Config.v(29) has no driver or initial value, using a default initial value '0' File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/I2C_Audio_Config.v Line: 29
Warning (10030): Net "audio_cmd4.we_a" at I2C_Audio_Config.v(30) has no driver or initial value, using a default initial value '0' File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/I2C_Audio_Config.v Line: 30
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "I2C_Audio_Config:myconfig|I2C_Controller:u0" File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/I2C_Audio_Config.v Line: 89
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(37): truncated value with size 32 to match size of target (1) File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/I2C_Controller.v Line: 37
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(36): truncated value with size 32 to match size of target (1) File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/I2C_Controller.v Line: 36
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(48): truncated value with size 32 to match size of target (6) File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/I2C_Controller.v Line: 48
Info (12128): Elaborating entity "I2S_Audio" for hierarchy "I2S_Audio:myaudio" File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 76
Info (12128): Elaborating entity "Sin_Generator" for hierarchy "Sin_Generator:sin_wave" File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 78
Warning (10858): Verilog HDL warning at Sin_Generator.v(10): object sintable used but never assigned File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/Sin_Generator.v Line: 10
Warning (12125): Using design file keyboard.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: keyboard File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/keyboard.v Line: 1
Info (12128): Elaborating entity "keyboard" for hierarchy "keyboard:my_k" File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 80
Warning (10230): Verilog HDL assignment warning at keyboard.v(26): truncated value with size 64 to match size of target (16) File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/keyboard.v Line: 26
Warning (10230): Verilog HDL assignment warning at keyboard.v(27): truncated value with size 64 to match size of target (16) File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/keyboard.v Line: 27
Warning (10230): Verilog HDL assignment warning at keyboard.v(28): truncated value with size 64 to match size of target (16) File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/keyboard.v Line: 28
Warning (10230): Verilog HDL assignment warning at keyboard.v(29): truncated value with size 64 to match size of target (16) File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/keyboard.v Line: 29
Warning (10230): Verilog HDL assignment warning at keyboard.v(30): truncated value with size 64 to match size of target (16) File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/keyboard.v Line: 30
Warning (10230): Verilog HDL assignment warning at keyboard.v(32): truncated value with size 64 to match size of target (16) File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/keyboard.v Line: 32
Warning (10230): Verilog HDL assignment warning at keyboard.v(33): truncated value with size 64 to match size of target (16) File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/keyboard.v Line: 33
Warning (10230): Verilog HDL assignment warning at keyboard.v(36): truncated value with size 32 to match size of target (16) File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/keyboard.v Line: 36
Warning (12125): Using design file my_clock.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: my_clock File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/my_clock.v Line: 1
Info (12128): Elaborating entity "my_clock" for hierarchy "keyboard:my_k|my_clock:mycl" File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/keyboard.v Line: 16
Warning (10230): Verilog HDL assignment warning at my_clock.v(13): truncated value with size 32 to match size of target (7) File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/my_clock.v Line: 13
Warning (12125): Using design file ps2_keyboard.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ps2_keyboard File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ps2_keyboard.v Line: 1
Info (12128): Elaborating entity "ps2_keyboard" for hierarchy "keyboard:my_k|ps2_keyboard:key" File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/keyboard.v Line: 17
Warning (276020): Inferred RAM node "keyboard:my_k|ps2_keyboard:key|fifo_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 5 instances of uninferred RAM logic
    Info (276004): RAM logic "I2C_Audio_Config:myconfig|audio_reg" is uninferred due to inappropriate RAM size File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/I2C_Audio_Config.v Line: 26
    Info (276004): RAM logic "I2C_Audio_Config:myconfig|audio_cmd" is uninferred due to inappropriate RAM size File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/I2C_Audio_Config.v Line: 27
    Info (276004): RAM logic "I2C_Audio_Config:myconfig|audio_cmd2" is uninferred due to inappropriate RAM size File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/I2C_Audio_Config.v Line: 28
    Info (276004): RAM logic "I2C_Audio_Config:myconfig|audio_cmd3" is uninferred due to inappropriate RAM size File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/I2C_Audio_Config.v Line: 29
    Info (276004): RAM logic "I2C_Audio_Config:myconfig|audio_cmd4" is uninferred due to inappropriate RAM size File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/I2C_Audio_Config.v Line: 30
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/db/ep10.ram0_I2C_Audio_Config_f19a1d43.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/db/ep10.ram1_I2C_Audio_Config_f19a1d43.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/db/ep10.ram2_I2C_Audio_Config_f19a1d43.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/db/ep10.ram3_I2C_Audio_Config_f19a1d43.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/db/ep10.ram4_I2C_Audio_Config_f19a1d43.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "keyboard:my_k|ps2_keyboard:key|fifo_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Sin_Generator:sin_wave|sintable_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to sintable.mif
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "keyboard:my_k|Div0" File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/keyboard.v Line: 36
Info (12130): Elaborated megafunction instantiation "keyboard:my_k|ps2_keyboard:key|altsyncram:fifo_rtl_0"
Info (12133): Instantiated megafunction "keyboard:my_k|ps2_keyboard:key|altsyncram:fifo_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lsj1.tdf
    Info (12023): Found entity 1: altsyncram_lsj1 File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/db/altsyncram_lsj1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "Sin_Generator:sin_wave|altsyncram:sintable_rtl_0"
Info (12133): Instantiated megafunction "Sin_Generator:sin_wave|altsyncram:sintable_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "sintable.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jta1.tdf
    Info (12023): Found entity 1: altsyncram_jta1 File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/db/altsyncram_jta1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "keyboard:my_k|lpm_divide:Div0" File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/keyboard.v Line: 36
Info (12133): Instantiated megafunction "keyboard:my_k|lpm_divide:Div0" with the following parameter: File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/keyboard.v Line: 36
    Info (12134): Parameter "LPM_WIDTHN" = "27"
    Info (12134): Parameter "LPM_WIDTHD" = "16"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_9dm.tdf
    Info (12023): Found entity 1: lpm_divide_9dm File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/db/lpm_divide_9dm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_fnh File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/db/sign_div_unsign_fnh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_43f.tdf
    Info (12023): Found entity 1: alt_u_div_43f File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/db/alt_u_div_43f.tdf Line: 22
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_BCLK" and its non-tri-state driver. File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 34
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_DACLRCK" and its non-tri-state driver. File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 36
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 40
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 42
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 33
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 41
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 43
Info (13060): One or more bidirectional pins are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "AUD_DACLRCK" is moved to its source File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 36
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "AUD_BCLK~synth" File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 34
    Warning (13010): Node "AUD_DACLRCK~synth" File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 36
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 21
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 21
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 21
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 21
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 21
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 21
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 24
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 24
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 24
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 24
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 24
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 24
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 24
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 25
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 25
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 25
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 25
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 25
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 25
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 25
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 26
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 26
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 26
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 26
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 26
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 26
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 26
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 27
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 27
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 27
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 27
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 27
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 27
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 27
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 28
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 28
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 28
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 28
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 28
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 28
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 28
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 29
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 29
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 29
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 29
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 29
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 29
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 29
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 15 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 9
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 10
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 11
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 15
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 15
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 15
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 18
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 18
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 18
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 18
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 18
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 18
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 18
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 18
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: C:/Users/86182/Desktop/2020fall/digital lab/FPGA-Project-master/ep10/ep10.v Line: 32
Info (21057): Implemented 753 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 55 output pins
    Info (21060): Implemented 8 bidirectional pins
    Info (21061): Implemented 646 logic cells
    Info (21064): Implemented 24 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 125 warnings
    Info: Peak virtual memory: 4861 megabytes
    Info: Processing ended: Fri Dec 04 11:00:27 2020
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:46


