[p GLOBOPT AUTOSTATIC IEEE_FLT IEEE_DBL LFSROK EMI_WORD ]
[d version 1.1 ]
[d edition pro ]
[d chip 18F4550 ]
[d frameptr 4065 ]
"6 D:\Electronica\Curso\Curso 2\Clase 5\ADC.X\ADC_Libreria.c
[v _ADC_Init ADC_Init `(v  1 e 1 0 ]
"16
[v _ADC_Read ADC_Read `(us  1 e 2 0 ]
"4 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\__fpclassifyf.c
[v ___fpclassifyf __fpclassifyf `(i  1 e 2 0 ]
"4 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\atoi.c
[v _atoi atoi `(i  1 e 2 0 ]
"7 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\awdiv.c
[v ___awdiv __awdiv `(i  1 e 2 0 ]
"7 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\awmod.c
[v ___awmod __awmod `(i  1 e 2 0 ]
"72 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\doprnt.c
[v _pad pad `(i  1 s 2 pad ]
"319
[v _efgtoa efgtoa `(i  1 s 2 efgtoa ]
"670
[v _vfpfcnvrt vfpfcnvrt `(i  1 s 2 vfpfcnvrt ]
"1368
[v _vfprintf vfprintf `(i  1 e 2 0 ]
"4 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\fleq.c
[v ___fleq __fleq `(b  1 e 0 0 ]
"4 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\flge.c
[v ___flge __flge `(b  1 e 0 0 ]
"15 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\flneg.c
[v ___flneg __flneg `(d  1 e 4 0 ]
"62 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\float.c
[v ___ftpack __ftpack `(f  1 e 4 0 ]
"3 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\floorf.c
[v _floorf floorf `(f  1 e 4 0 ]
"43 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\fltol.c
[v ___fltol __fltol `(l  1 e 4 0 ]
"86 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\ftadd.c
[v ___ftadd __ftadd `(f  1 e 4 0 ]
"54 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\ftdiv.c
[v ___ftdiv __ftdiv `(f  1 e 4 0 ]
"62 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\ftmul.c
[v ___ftmul __ftmul `(f  1 e 4 0 ]
"19 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\ftsub.c
[v ___ftsub __ftsub `(f  1 e 4 0 ]
"5 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\isdigit.c
[v _isdigit isdigit `(i  1 e 2 0 ]
"5 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\isspace.c
[v _isspace isspace `(i  1 e 2 0 ]
"5 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\isupper.c
[v _isupper isupper `(i  1 e 2 0 ]
"8 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\nf_fputc.c
[v _fputc fputc `(i  1 e 2 0 ]
"8 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\nf_fputs.c
[v _fputs fputs `(i  1 e 2 0 ]
"9 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\nf_sprintf.c
[v _sprintf sprintf `(i  1 e 2 0 ]
"7 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\putch.c
[v _putch putch `(v  1 e 1 0 ]
"10 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\sprcadd.c
[v ___fladd __fladd `(d  1 e 4 0 ]
"245
[v ___flsub __flsub `(d  1 e 4 0 ]
"11 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\sprcdiv.c
[v ___fldiv __fldiv `(d  1 e 4 0 ]
"8 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\sprcmul.c
[v ___flmul __flmul `(d  1 e 4 0 ]
"3 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\strcpy.c
[v _strcpy strcpy `(*.39uc  1 e 2 0 ]
"5 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\strlen.c
[v _strlen strlen `(ui  1 e 2 0 ]
"3 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\strncmp.c
[v _strncmp strncmp `(i  1 e 2 0 ]
"4 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\tolower.c
[v _tolower tolower `(i  1 e 2 0 ]
"15 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\Umul16.c
[v ___wmul __wmul `(ui  1 e 2 0 ]
"15 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\Umul32.c
[v ___lmul __lmul `(ul  1 e 4 0 ]
"91 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\Umul64.c
[v ___omul __omul `(uo  1 e 8 0 ]
"10 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\xxtofl.c
[v ___xxtofl __xxtofl `(d  1 e 4 0 ]
"9 D:\Electronica\Curso\Curso 2\Clase 5\ADC.X\Int_Libreria.c
[v _INT_Init INT_Init `(v  1 e 1 0 ]
"24
[v _INT0_ISR INT0_ISR `IIH(v  1 e 1 0 ]
"34
[v _INT1_ISR INT1_ISR `IIL(v  1 e 1 0 ]
"6 D:\Electronica\Curso\Curso 2\Clase 5\ADC.X\LCD_4bits.c
[v _LCD_Init LCD_Init `(v  1 e 1 0 ]
"20
[v _LCD_Comando LCD_Comando `(v  1 e 1 0 ]
"67
[v _LCD_Caracter LCD_Caracter `(v  1 e 1 0 ]
"92
[v _LCD_XY LCD_XY `(v  1 e 1 0 ]
"101
[v _LCD_Cadena LCD_Cadena `(v  1 e 1 0 ]
"22 D:\Electronica\Curso\Curso 2\Clase 5\ADC.X\Programa_principal.c
[v _main main `(v  1 e 1 0 ]
"3263 C:/Program Files (x86)/Microchip/MPLABX/v5.40/packs/Microchip/PIC18Fxxxx_DFP/1.2.26/xc8\pic\include\proc\pic18f4550.h
[v _LATD LATD `VEuc  1 e 1 @3980 ]
<<<<<<< HEAD
[s S235 . 1 `uc 1 LATD0 1 0 :1:0 
=======
[s S234 . 1 `uc 1 LATD0 1 0 :1:0 
>>>>>>> testing
`uc 1 LATD1 1 0 :1:1 
`uc 1 LATD2 1 0 :1:2 
`uc 1 LATD3 1 0 :1:3 
`uc 1 LATD4 1 0 :1:4 
`uc 1 LATD5 1 0 :1:5 
`uc 1 LATD6 1 0 :1:6 
`uc 1 LATD7 1 0 :1:7 
]
"3290
<<<<<<< HEAD
[s S244 . 1 `uc 1 LD0 1 0 :1:0 
=======
[s S243 . 1 `uc 1 LD0 1 0 :1:0 
>>>>>>> testing
`uc 1 LD1 1 0 :1:1 
`uc 1 LD2 1 0 :1:2 
`uc 1 LD3 1 0 :1:3 
`uc 1 LD4 1 0 :1:4 
`uc 1 LD5 1 0 :1:5 
`uc 1 LD6 1 0 :1:6 
`uc 1 LD7 1 0 :1:7 
]
<<<<<<< HEAD
[u S253 . 1 `S235 1 . 1 0 `S244 1 . 1 0 ]
[v _LATDbits LATDbits `VES253  1 e 1 @3980 ]
[s S296 . 1 `uc 1 TRISB0 1 0 :1:0 
=======
[u S252 . 1 `S234 1 . 1 0 `S243 1 . 1 0 ]
[v _LATDbits LATDbits `VES252  1 e 1 @3980 ]
[s S295 . 1 `uc 1 TRISB0 1 0 :1:0 
>>>>>>> testing
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
"3657
<<<<<<< HEAD
[s S305 . 1 `uc 1 RB0 1 0 :1:0 
=======
[s S304 . 1 `uc 1 RB0 1 0 :1:0 
>>>>>>> testing
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
<<<<<<< HEAD
[u S314 . 1 `S296 1 . 1 0 `S305 1 . 1 0 ]
[v _TRISBbits TRISBbits `VES314  1 e 1 @3987 ]
"4001
[v _TRISD TRISD `VEuc  1 e 1 @3989 ]
[s S117 . 1 `uc 1 ADCS 1 0 :3:0 
=======
[u S313 . 1 `S295 1 . 1 0 `S304 1 . 1 0 ]
[v _TRISBbits TRISBbits `VES313  1 e 1 @3987 ]
"4001
[v _TRISD TRISD `VEuc  1 e 1 @3989 ]
[s S112 . 1 `uc 1 ADCS 1 0 :3:0 
>>>>>>> testing
`uc 1 ACQT 1 0 :3:3 
`uc 1 . 1 0 :1:6 
`uc 1 ADFM 1 0 :1:7 
]
"6531
<<<<<<< HEAD
[s S122 . 1 `uc 1 ADCS0 1 0 :1:0 
=======
[s S117 . 1 `uc 1 ADCS0 1 0 :1:0 
>>>>>>> testing
`uc 1 ADCS1 1 0 :1:1 
`uc 1 ADCS2 1 0 :1:2 
`uc 1 ACQT0 1 0 :1:3 
`uc 1 ACQT1 1 0 :1:4 
`uc 1 ACQT2 1 0 :1:5 
]
<<<<<<< HEAD
[u S129 . 1 `S117 1 . 1 0 `S122 1 . 1 0 ]
[v _ADCON2bits ADCON2bits `VES129  1 e 1 @4032 ]
[s S82 . 1 `uc 1 PCFG 1 0 :4:0 
`uc 1 VCFG 1 0 :2:4 
]
"6606
[s S85 . 1 `uc 1 PCFG0 1 0 :1:0 
=======
[u S124 . 1 `S112 1 . 1 0 `S117 1 . 1 0 ]
[v _ADCON2bits ADCON2bits `VES124  1 e 1 @4032 ]
[s S77 . 1 `uc 1 PCFG 1 0 :4:0 
`uc 1 VCFG 1 0 :2:4 
]
"6606
[s S80 . 1 `uc 1 PCFG0 1 0 :1:0 
>>>>>>> testing
`uc 1 PCFG1 1 0 :1:1 
`uc 1 PCFG2 1 0 :1:2 
`uc 1 PCFG3 1 0 :1:3 
`uc 1 VCFG0 1 0 :1:4 
`uc 1 VCFG1 1 0 :1:5 
]
<<<<<<< HEAD
[s S92 . 1 `uc 1 . 1 0 :3:0 
=======
[s S87 . 1 `uc 1 . 1 0 :3:0 
>>>>>>> testing
`uc 1 CHSN3 1 0 :1:3 
`uc 1 VCFG01 1 0 :1:4 
`uc 1 VCFG11 1 0 :1:5 
]
<<<<<<< HEAD
[u S97 . 1 `S82 1 . 1 0 `S85 1 . 1 0 `S92 1 . 1 0 ]
[v _ADCON1bits ADCON1bits `VES97  1 e 1 @4033 ]
[s S145 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_NOT_DONE 1 0 :1:1 
]
"6710
[s S148 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :4:2 
]
[s S152 . 1 `uc 1 . 1 0 :1:0 
=======
[u S92 . 1 `S77 1 . 1 0 `S80 1 . 1 0 `S87 1 . 1 0 ]
[v _ADCON1bits ADCON1bits `VES92  1 e 1 @4033 ]
[s S140 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_NOT_DONE 1 0 :1:1 
]
"6710
[s S143 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :4:2 
]
[s S147 . 1 `uc 1 . 1 0 :1:0 
>>>>>>> testing
`uc 1 GO_DONE 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
]
<<<<<<< HEAD
[s S159 . 1 `uc 1 . 1 0 :1:0 
`uc 1 DONE 1 0 :1:1 
]
[s S162 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[s S165 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_DONE 1 0 :1:1 
]
[s S168 . 1 `uc 1 . 1 0 :1:0 
`uc 1 nDONE 1 0 :1:1 
]
[s S171 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GODONE 1 0 :1:1 
]
[u S174 . 1 `S145 1 . 1 0 `S148 1 . 1 0 `S152 1 . 1 0 `S159 1 . 1 0 `S162 1 . 1 0 `S165 1 . 1 0 `S168 1 . 1 0 `S171 1 . 1 0 ]
[v _ADCON0bits ADCON0bits `VES174  1 e 1 @4034 ]
"6785
[v _ADRES ADRES `VEus  1 e 2 @4035 ]
[s S464 . 1 `uc 1 NOT_BOR 1 0 :1:0 
]
"7588
[s S466 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_POR 1 0 :1:1 
]
[s S469 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_PD 1 0 :1:2 
]
[s S472 . 1 `uc 1 . 1 0 :3:0 
`uc 1 NOT_TO 1 0 :1:3 
]
[s S475 . 1 `uc 1 . 1 0 :4:0 
`uc 1 NOT_RI 1 0 :1:4 
]
[s S478 . 1 `uc 1 nBOR 1 0 :1:0 
=======
[s S154 . 1 `uc 1 . 1 0 :1:0 
`uc 1 DONE 1 0 :1:1 
]
[s S157 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[s S160 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_DONE 1 0 :1:1 
]
[s S163 . 1 `uc 1 . 1 0 :1:0 
`uc 1 nDONE 1 0 :1:1 
]
[s S166 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GODONE 1 0 :1:1 
]
[u S169 . 1 `S140 1 . 1 0 `S143 1 . 1 0 `S147 1 . 1 0 `S154 1 . 1 0 `S157 1 . 1 0 `S160 1 . 1 0 `S163 1 . 1 0 `S166 1 . 1 0 ]
[v _ADCON0bits ADCON0bits `VES169  1 e 1 @4034 ]
"6785
[v _ADRES ADRES `VEus  1 e 2 @4035 ]
[s S463 . 1 `uc 1 NOT_BOR 1 0 :1:0 
]
"7588
[s S465 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_POR 1 0 :1:1 
]
[s S468 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_PD 1 0 :1:2 
]
[s S471 . 1 `uc 1 . 1 0 :3:0 
`uc 1 NOT_TO 1 0 :1:3 
]
[s S474 . 1 `uc 1 . 1 0 :4:0 
`uc 1 NOT_RI 1 0 :1:4 
]
[s S477 . 1 `uc 1 nBOR 1 0 :1:0 
>>>>>>> testing
`uc 1 nPOR 1 0 :1:1 
`uc 1 nPD 1 0 :1:2 
`uc 1 nTO 1 0 :1:3 
`uc 1 nRI 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 SBOREN 1 0 :1:6 
`uc 1 IPEN 1 0 :1:7 
]
<<<<<<< HEAD
[s S487 . 1 `uc 1 . 1 0 :7:0 
`uc 1 NOT_IPEN 1 0 :1:7 
]
[s S490 . 1 `uc 1 BOR 1 0 :1:0 
=======
[s S486 . 1 `uc 1 . 1 0 :7:0 
`uc 1 NOT_IPEN 1 0 :1:7 
]
[s S489 . 1 `uc 1 BOR 1 0 :1:0 
>>>>>>> testing
`uc 1 POR 1 0 :1:1 
`uc 1 PD 1 0 :1:2 
`uc 1 TO 1 0 :1:3 
`uc 1 RI 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 nIPEN 1 0 :1:7 
]
<<<<<<< HEAD
[u S498 . 1 `S464 1 . 1 0 `S466 1 . 1 0 `S469 1 . 1 0 `S472 1 . 1 0 `S475 1 . 1 0 `S478 1 . 1 0 `S487 1 . 1 0 `S490 1 . 1 0 ]
[v _RCONbits RCONbits `VES498  1 e 1 @4048 ]
[s S385 . 1 `uc 1 INT1IF 1 0 :1:0 
=======
[u S497 . 1 `S463 1 . 1 0 `S465 1 . 1 0 `S468 1 . 1 0 `S471 1 . 1 0 `S474 1 . 1 0 `S477 1 . 1 0 `S486 1 . 1 0 `S489 1 . 1 0 ]
[v _RCONbits RCONbits `VES497  1 e 1 @4048 ]
[s S384 . 1 `uc 1 INT1IF 1 0 :1:0 
>>>>>>> testing
`uc 1 INT2IF 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 INT1IE 1 0 :1:3 
`uc 1 INT2IE 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 INT1IP 1 0 :1:6 
`uc 1 INT2IP 1 0 :1:7 
]
"8440
<<<<<<< HEAD
[s S394 . 1 `uc 1 INT1F 1 0 :1:0 
=======
[s S393 . 1 `uc 1 INT1F 1 0 :1:0 
>>>>>>> testing
`uc 1 INT2F 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 INT1E 1 0 :1:3 
`uc 1 INT2E 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 INT1P 1 0 :1:6 
`uc 1 INT2P 1 0 :1:7 
]
<<<<<<< HEAD
[u S403 . 1 `S385 1 . 1 0 `S394 1 . 1 0 ]
[v _INTCON3bits INTCON3bits `VES403  1 e 1 @4080 ]
[s S425 . 1 `uc 1 . 1 0 :7:0 
`uc 1 NOT_RBPU 1 0 :1:7 
]
"8532
[s S428 . 1 `uc 1 RBIP 1 0 :1:0 
=======
[u S402 . 1 `S384 1 . 1 0 `S393 1 . 1 0 ]
[v _INTCON3bits INTCON3bits `VES402  1 e 1 @4080 ]
[s S424 . 1 `uc 1 . 1 0 :7:0 
`uc 1 NOT_RBPU 1 0 :1:7 
]
"8532
[s S427 . 1 `uc 1 RBIP 1 0 :1:0 
>>>>>>> testing
`uc 1 . 1 0 :1:1 
`uc 1 TMR0IP 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INTEDG2 1 0 :1:4 
`uc 1 INTEDG1 1 0 :1:5 
`uc 1 INTEDG0 1 0 :1:6 
`uc 1 nRBPU 1 0 :1:7 
]
<<<<<<< HEAD
[s S437 . 1 `uc 1 . 1 0 :2:0 
=======
[s S436 . 1 `uc 1 . 1 0 :2:0 
>>>>>>> testing
`uc 1 T0IP 1 0 :1:2 
`uc 1 . 1 0 :4:3 
`uc 1 RBPU 1 0 :1:7 
]
<<<<<<< HEAD
[u S442 . 1 `S425 1 . 1 0 `S428 1 . 1 0 `S437 1 . 1 0 ]
[v _INTCON2bits INTCON2bits `VES442  1 e 1 @4081 ]
[s S336 . 1 `uc 1 RBIF 1 0 :1:0 
=======
[u S441 . 1 `S424 1 . 1 0 `S427 1 . 1 0 `S436 1 . 1 0 ]
[v _INTCON2bits INTCON2bits `VES441  1 e 1 @4081 ]
[s S335 . 1 `uc 1 RBIF 1 0 :1:0 
>>>>>>> testing
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE_GIEL 1 0 :1:6 
`uc 1 GIE_GIEH 1 0 :1:7 
]
"8614
<<<<<<< HEAD
[s S345 . 1 `uc 1 . 1 0 :1:0 
=======
[s S344 . 1 `uc 1 . 1 0 :1:0 
>>>>>>> testing
`uc 1 INT0F 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INT0E 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
<<<<<<< HEAD
[s S354 . 1 `uc 1 . 1 0 :6:0 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[u S358 . 1 `S336 1 . 1 0 `S345 1 . 1 0 `S354 1 . 1 0 ]
[v _INTCONbits INTCONbits `VES358  1 e 1 @4082 ]
=======
[s S353 . 1 `uc 1 . 1 0 :6:0 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[u S357 . 1 `S335 1 . 1 0 `S344 1 . 1 0 `S353 1 . 1 0 ]
[v _INTCONbits INTCONbits `VES357  1 e 1 @4082 ]
>>>>>>> testing
"55 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\doprnt.c
[v _flags flags `i  1 s 2 flags ]
[v _prec prec `i  1 s 2 prec ]
[v _width width `i  1 s 2 width ]
"66
[v _dbuf dbuf `[80]uc  1 s 80 dbuf ]
"69
[v _nout nout `i  1 s 2 nout ]
"7 D:\Electronica\Curso\Curso 2\Clase 5\ADC.X\Int_Libreria.c
[v _x x `uc  1 e 1 0 ]
"17 D:\Electronica\Curso\Curso 2\Clase 5\ADC.X\Programa_principal.c
[v _Vin Vin `f  1 e 4 0 ]
"18
[v _datos datos `[10]uc  1 e 10 0 ]
"19
[v _valor_adc valor_adc `us  1 e 2 0 ]
"22
[v _main main `(v  1 e 1 0 ]
{
<<<<<<< HEAD
"65
=======
"61
>>>>>>> testing
} 0
"9 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\nf_sprintf.c
[v _sprintf sprintf `(i  1 e 2 0 ]
{
<<<<<<< HEAD
[s S1042 _IO_FILE 6 `*.39uc 1 buffer 2 0 `i 1 count 2 2 `i 1 limit 2 4 ]
"13
[v sprintf@f f `S1042  1 a 6 88 ]
=======
[s S1041 _IO_FILE 6 `*.39uc 1 buffer 2 0 `i 1 count 2 2 `i 1 limit 2 4 ]
"13
[v sprintf@f f `S1041  1 a 6 88 ]
>>>>>>> testing
"12
[v sprintf@ap ap `[1]*.39v  1 a 2 86 ]
"9
[v sprintf@s s `*.39uc  1 p 2 76 ]
[v sprintf@fmt fmt `*.25Cuc  1 p 2 78 ]
"23
} 0
"1368 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\doprnt.c
[v _vfprintf vfprintf `(i  1 e 2 0 ]
{
"1371
[v vfprintf@cfmt cfmt `*.25uc  1 a 2 76 ]
<<<<<<< HEAD
[s S1068 _IO_FILE 0 ]
"1368
[v vfprintf@fp fp `*.39S1068  1 p 2 70 ]
=======
[s S1067 _IO_FILE 0 ]
"1368
[v vfprintf@fp fp `*.39S1067  1 p 2 70 ]
>>>>>>> testing
[v vfprintf@fmt fmt `*.25Cuc  1 p 2 72 ]
[v vfprintf@ap ap `*.39*.39v  1 p 2 74 ]
"1382
} 0
"670
[v _vfpfcnvrt vfpfcnvrt `(i  1 s 2 vfpfcnvrt ]
{
"676
[v vfpfcnvrt@f f `d  1 a 4 62 ]
"672
[v vfpfcnvrt@ct ct `[3]uc  1 a 3 66 ]
"673
[v vfpfcnvrt@done done `i  1 a 2 56 ]
"672
[v vfpfcnvrt@c c `uc  1 a 1 69 ]
<<<<<<< HEAD
[s S1068 _IO_FILE 0 ]
"670
[v vfpfcnvrt@fp fp `*.39S1068  1 p 2 66 ]
=======
[s S1067 _IO_FILE 0 ]
"670
[v vfpfcnvrt@fp fp `*.39S1067  1 p 2 66 ]
>>>>>>> testing
[v vfpfcnvrt@fmt fmt `*.39*.25uc  1 p 2 68 ]
[v vfpfcnvrt@ap ap `*.39*.39v  1 p 2 70 ]
"1365
} 0
"3 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\strncmp.c
[v _strncmp strncmp `(i  1 e 2 0 ]
{
"5
[v strncmp@r r `*.25Cuc  1 a 2 12 ]
[v strncmp@l l `*.39Cuc  1 a 2 10 ]
"3
[v strncmp@_l _l `*.39Cuc  1 p 2 3 ]
[v strncmp@_r _r `*.25Cuc  1 p 2 5 ]
[v strncmp@n n `ui  1 p 2 7 ]
"9
} 0
"319 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\doprnt.c
[v _efgtoa efgtoa `(i  1 s 2 efgtoa ]
{
"323
[v efgtoa@u u `d  1 a 4 52 ]
[v efgtoa@g g `d  1 a 4 44 ]
[v efgtoa@l l `d  1 a 4 38 ]
[v efgtoa@h h `d  1 a 4 34 ]
[v efgtoa@ou ou `d  1 a 4 0 ]
"322
[v efgtoa@n n `i  1 a 2 50 ]
[v efgtoa@e e `i  1 a 2 48 ]
[v efgtoa@i i `i  1 a 2 42 ]
[v efgtoa@w w `i  1 a 2 31 ]
[v efgtoa@p p `i  1 a 2 28 ]
[v efgtoa@sign sign `i  1 a 2 26 ]
[v efgtoa@d d `i  1 a 2 24 ]
[v efgtoa@ne ne `i  1 a 2 22 ]
[v efgtoa@m m `i  1 a 2 20 ]
[v efgtoa@pp pp `i  1 a 2 18 ]
[v efgtoa@t t `i  1 a 2 16 ]
"321
[v efgtoa@mode mode `uc  1 a 1 33 ]
[v efgtoa@nmode nmode `uc  1 a 1 30 ]
<<<<<<< HEAD
[s S1068 _IO_FILE 0 ]
"319
[v efgtoa@fp fp `*.39S1068  1 p 2 54 ]
=======
[s S1067 _IO_FILE 0 ]
"319
[v efgtoa@fp fp `*.39S1067  1 p 2 54 ]
>>>>>>> testing
[v efgtoa@f f `d  1 p 4 56 ]
[v efgtoa@c c `uc  1 p 1 60 ]
"503
} 0
"4 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\tolower.c
[v _tolower tolower `(i  1 e 2 0 ]
{
[v tolower@c c `i  1 p 2 9 ]
"8
} 0
"5 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\isupper.c
[v _isupper isupper `(i  1 e 2 0 ]
{
[v isupper@c c `i  1 p 2 3 ]
"8
} 0
"3 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\strcpy.c
[v _strcpy strcpy `(*.39uc  1 e 2 0 ]
{
"6
[v strcpy@d d `*.39uc  1 a 2 11 ]
"5
[v strcpy@s s `*.35Cuc  1 a 2 9 ]
"3
[v strcpy@dest dest `*.39uc  1 p 2 3 ]
[v strcpy@src src `*.35Cuc  1 p 2 5 ]
"9
} 0
"72 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\doprnt.c
[v _pad pad `(i  1 s 2 pad ]
{
"74
[v pad@w w `i  1 a 2 28 ]
[v pad@i i `i  1 a 2 26 ]
<<<<<<< HEAD
[s S1068 _IO_FILE 0 ]
"72
[v pad@fp fp `*.39S1068  1 p 2 19 ]
=======
[s S1067 _IO_FILE 0 ]
"72
[v pad@fp fp `*.39S1067  1 p 2 19 ]
>>>>>>> testing
[v pad@buf buf `*.39uc  1 p 2 21 ]
[v pad@p p `i  1 p 2 23 ]
"95
} 0
"5 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\strlen.c
[v _strlen strlen `(ui  1 e 2 0 ]
{
"7
[v strlen@a a `*.39Cuc  1 a 2 5 ]
"5
[v strlen@s s `*.39Cuc  1 p 2 3 ]
"12
} 0
"8 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\nf_fputs.c
[v _fputs fputs `(i  1 e 2 0 ]
{
"11
[v fputs@i i `i  1 a 2 17 ]
"10
[v fputs@c c `uc  1 a 1 16 ]
"8
[v fputs@s s `*.39Cuc  1 p 2 12 ]
<<<<<<< HEAD
[s S1042 _IO_FILE 6 `*.39uc 1 buffer 2 0 `i 1 count 2 2 `i 1 limit 2 4 ]
[v fputs@fp fp `*.39S1042  1 p 2 14 ]
=======
[s S1041 _IO_FILE 6 `*.39uc 1 buffer 2 0 `i 1 count 2 2 `i 1 limit 2 4 ]
[v fputs@fp fp `*.39S1041  1 p 2 14 ]
>>>>>>> testing
"19
} 0
"8 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\nf_fputc.c
[v _fputc fputc `(i  1 e 2 0 ]
{
[v fputc@c c `i  1 p 2 3 ]
<<<<<<< HEAD
[s S1042 _IO_FILE 6 `*.39uc 1 buffer 2 0 `i 1 count 2 2 `i 1 limit 2 4 ]
[v fputc@fp fp `*.39S1042  1 p 2 5 ]
=======
[s S1041 _IO_FILE 6 `*.39uc 1 buffer 2 0 `i 1 count 2 2 `i 1 limit 2 4 ]
[v fputc@fp fp `*.39S1041  1 p 2 5 ]
>>>>>>> testing
"21
} 0
"7 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\putch.c
[v _putch putch `(v  1 e 1 0 ]
{
"9
} 0
"3 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\floorf.c
[v _floorf floorf `(f  1 e 4 0 ]
{
<<<<<<< HEAD
[u S1209 . 4 `f 1 f 4 0 `ul 1 i 4 0 ]
"5
[v floorf@u u `S1209  1 a 4 44 ]
=======
[u S1208 . 4 `f 1 f 4 0 `ul 1 i 4 0 ]
"5
[v floorf@u u `S1208  1 a 4 44 ]
>>>>>>> testing
"7
[v floorf@m m `ul  1 a 4 38 ]
"6
[v floorf@e e `i  1 a 2 42 ]
"3
[v floorf@x x `f  1 p 4 28 ]
"4
<<<<<<< HEAD
[v floorf@F524 F524 `S1209  1 s 4 F524 ]
=======
[v floorf@F524 F524 `S1208  1 s 4 F524 ]
>>>>>>> testing
"27
} 0
"4 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\__fpclassifyf.c
[v ___fpclassifyf __fpclassifyf `(i  1 e 2 0 ]
{
<<<<<<< HEAD
[u S1209 . 4 `f 1 f 4 0 `ul 1 i 4 0 ]
"6
[v ___fpclassifyf@u u `S1209  1 a 4 13 ]
=======
[u S1208 . 4 `f 1 f 4 0 `ul 1 i 4 0 ]
"6
[v ___fpclassifyf@u u `S1208  1 a 4 13 ]
>>>>>>> testing
"7
[v ___fpclassifyf@e e `i  1 a 2 11 ]
"4
[v ___fpclassifyf@x x `f  1 p 4 3 ]
"5
<<<<<<< HEAD
[v ___fpclassifyf@F463 F463 `S1209  1 s 4 F463 ]
=======
[v ___fpclassifyf@F463 F463 `S1208  1 s 4 F463 ]
>>>>>>> testing
"11
} 0
"43 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\fltol.c
[v ___fltol __fltol `(l  1 e 4 0 ]
{
"45
[v ___fltol@exp1 exp1 `uc  1 a 1 12 ]
[v ___fltol@sign1 sign1 `uc  1 a 1 11 ]
"43
[v ___fltol@f1 f1 `d  1 p 4 3 ]
"70
} 0
"245 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\sprcadd.c
[v ___flsub __flsub `(d  1 e 4 0 ]
{
[v ___flsub@b b `d  1 p 4 42 ]
[v ___flsub@a a `d  1 p 4 46 ]
"250
} 0
"10
[v ___fladd __fladd `(d  1 e 4 0 ]
{
"17
[v ___fladd@grs grs `uc  1 a 1 18 ]
"15
[v ___fladd@bexp bexp `uc  1 a 1 17 ]
"16
[v ___fladd@aexp aexp `uc  1 a 1 16 ]
"13
[v ___fladd@signs signs `uc  1 a 1 15 ]
"10
[v ___fladd@b b `d  1 p 4 3 ]
[v ___fladd@a a `d  1 p 4 7 ]
"237
} 0
"15 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\flneg.c
[v ___flneg __flneg `(d  1 e 4 0 ]
{
[v ___flneg@f1 f1 `d  1 p 4 3 ]
"20
} 0
"8 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\sprcmul.c
[v ___flmul __flmul `(d  1 e 4 0 ]
{
<<<<<<< HEAD
[s S907 . 4 `uc 1 a 1 0 `uc 1 b 1 1 `uc 1 c 1 2 `uc 1 d 1 3 ]
"13
[s S912 . 4 `s 1 wordA 2 0 `s 1 wordB 2 2 ]
[u S915 . 4 `l 1 i 4 0 `d 1 f 4 0 `S907 1 fAsBytes 4 0 `S912 1 fAsWords 4 0 ]
[v ___flmul@prod prod `S915  1 a 4 36 ]
"12
[v ___flmul@grs grs `ul  1 a 4 30 ]
[s S983 . 2 `uc 1 a 1 0 `uc 1 b 1 1 ]
"14
[u S986 . 2 `s 1 i 2 0 `us 1 n 2 0 `S983 1 nAsBytes 2 0 ]
[v ___flmul@temp temp `S986  1 a 2 40 ]
=======
[s S906 . 4 `uc 1 a 1 0 `uc 1 b 1 1 `uc 1 c 1 2 `uc 1 d 1 3 ]
"13
[s S911 . 4 `s 1 wordA 2 0 `s 1 wordB 2 2 ]
[u S914 . 4 `l 1 i 4 0 `d 1 f 4 0 `S906 1 fAsBytes 4 0 `S911 1 fAsWords 4 0 ]
[v ___flmul@prod prod `S914  1 a 4 36 ]
"12
[v ___flmul@grs grs `ul  1 a 4 30 ]
[s S982 . 2 `uc 1 a 1 0 `uc 1 b 1 1 ]
"14
[u S985 . 2 `s 1 i 2 0 `us 1 n 2 0 `S982 1 nAsBytes 2 0 ]
[v ___flmul@temp temp `S985  1 a 2 40 ]
>>>>>>> testing
"10
[v ___flmul@bexp bexp `uc  1 a 1 35 ]
"11
[v ___flmul@aexp aexp `uc  1 a 1 34 ]
"9
[v ___flmul@sign sign `uc  1 a 1 29 ]
"8
[v ___flmul@b b `d  1 p 4 17 ]
[v ___flmul@a a `d  1 p 4 21 ]
"205
} 0
"4 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\flge.c
[v ___flge __flge `(b  1 e 0 0 ]
{
[v ___flge@ff1 ff1 `d  1 p 4 42 ]
[v ___flge@ff2 ff2 `d  1 p 4 46 ]
"19
} 0
"4 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\fleq.c
[v ___fleq __fleq `(b  1 e 0 0 ]
{
[v ___fleq@ff1 ff1 `d  1 p 4 3 ]
[v ___fleq@ff2 ff2 `d  1 p 4 7 ]
"12
} 0
"11 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\sprcdiv.c
[v ___fldiv __fldiv `(d  1 e 4 0 ]
{
"21
[v ___fldiv@grs grs `ul  1 a 4 22 ]
"22
[v ___fldiv@rem rem `ul  1 a 4 15 ]
"20
[v ___fldiv@new_exp new_exp `s  1 a 2 20 ]
"19
[v ___fldiv@aexp aexp `uc  1 a 1 27 ]
"18
[v ___fldiv@bexp bexp `uc  1 a 1 26 ]
"16
[v ___fldiv@sign sign `uc  1 a 1 19 ]
"11
[v ___fldiv@b b `d  1 p 4 3 ]
[v ___fldiv@a a `d  1 p 4 7 ]
"185
} 0
"7 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\awmod.c
[v ___awmod __awmod `(i  1 e 2 0 ]
{
"10
[v ___awmod@sign sign `uc  1 a 1 8 ]
[v ___awmod@counter counter `uc  1 a 1 7 ]
"7
[v ___awmod@dividend dividend `i  1 p 2 3 ]
[v ___awmod@divisor divisor `i  1 p 2 5 ]
"34
} 0
"7 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\awdiv.c
[v ___awdiv __awdiv `(i  1 e 2 0 ]
{
"10
[v ___awdiv@quotient quotient `i  1 a 2 9 ]
"11
[v ___awdiv@sign sign `uc  1 a 1 8 ]
[v ___awdiv@counter counter `uc  1 a 1 7 ]
"7
[v ___awdiv@dividend dividend `i  1 p 2 3 ]
[v ___awdiv@divisor divisor `i  1 p 2 5 ]
"41
} 0
"4 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\atoi.c
[v _atoi atoi `(i  1 e 2 0 ]
{
"6
[v atoi@n n `i  1 a 2 23 ]
[v atoi@neg neg `i  1 a 2 16 ]
"4
[v atoi@s s `*.25Cuc  1 p 2 10 ]
"16
} 0
"5 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\isspace.c
[v _isspace isspace `(i  1 e 2 0 ]
{
[v isspace@c c `i  1 p 2 3 ]
"8
} 0
"5 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\isdigit.c
[v _isdigit isdigit `(i  1 e 2 0 ]
{
[v isdigit@c c `i  1 p 2 3 ]
"8
} 0
"15 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\Umul16.c
[v ___wmul __wmul `(ui  1 e 2 0 ]
{
"17
[v ___wmul@product product `ui  1 a 2 7 ]
"15
[v ___wmul@multiplier multiplier `ui  1 p 2 3 ]
[v ___wmul@multiplicand multiplicand `ui  1 p 2 5 ]
"53
} 0
"10 C:\Program Files\Microchip\xc8\v2.20\pic\sources\c99\common\xxtofl.c
[v ___xxtofl __xxtofl `(d  1 e 4 0 ]
{
[v ___xxtofl@sign sign `uc  1 a 1 wreg ]
"13
[v ___xxtofl@arg arg `ul  1 a 4 13 ]
"12
[v ___xxtofl@exp exp `uc  1 a 1 12 ]
"10
[v ___xxtofl@sign sign `uc  1 a 1 wreg ]
[v ___xxtofl@val val `l  1 p 4 3 ]
"15
[v ___xxtofl@sign sign `uc  1 a 1 11 ]
"44
} 0
"92 D:\Electronica\Curso\Curso 2\Clase 5\ADC.X\LCD_4bits.c
[v _LCD_XY LCD_XY `(v  1 e 1 0 ]
{
[v LCD_XY@x x `i  1 p 2 5 ]
[v LCD_XY@y y `i  1 p 2 7 ]
"99
} 0
"6
[v _LCD_Init LCD_Init `(v  1 e 1 0 ]
{
"18
} 0
"20
[v _LCD_Comando LCD_Comando `(v  1 e 1 0 ]
{
[v LCD_Comando@cmd cmd `uc  1 a 1 wreg ]
[v LCD_Comando@cmd cmd `uc  1 a 1 wreg ]
"22
[v LCD_Comando@cmd cmd `uc  1 a 1 4 ]
"65
} 0
"101
[v _LCD_Cadena LCD_Cadena `(v  1 e 1 0 ]
{
[v LCD_Cadena@dat dat `*.39uc  1 p 2 5 ]
"107
} 0
"67
[v _LCD_Caracter LCD_Caracter `(v  1 e 1 0 ]
{
[v LCD_Caracter@data data `uc  1 a 1 wreg ]
[v LCD_Caracter@data data `uc  1 a 1 wreg ]
"69
[v LCD_Caracter@data data `uc  1 a 1 4 ]
"90
} 0
"9 D:\Electronica\Curso\Curso 2\Clase 5\ADC.X\Int_Libreria.c
[v _INT_Init INT_Init `(v  1 e 1 0 ]
{
"22
} 0
"16 D:\Electronica\Curso\Curso 2\Clase 5\ADC.X\ADC_Libreria.c
[v _ADC_Read ADC_Read `(us  1 e 2 0 ]
{
[v ADC_Read@ch ch `uc  1 a 1 wreg ]
[v ADC_Read@ch ch `uc  1 a 1 wreg ]
[v ADC_Read@ch ch `uc  1 a 1 6 ]
"24
} 0
"6
[v _ADC_Init ADC_Init `(v  1 e 1 0 ]
{
"14
} 0
"34 D:\Electronica\Curso\Curso 2\Clase 5\ADC.X\Int_Libreria.c
[v _INT1_ISR INT1_ISR `IIL(v  1 e 1 0 ]
{
"42
} 0
"24
[v _INT0_ISR INT0_ISR `IIH(v  1 e 1 0 ]
{
"32
} 0
