

================================================================
== Vitis HLS Report for 'Bert_layer_Pipeline_l_to_float_i12_l_j9'
================================================================
* Date:           Tue Sep  5 09:54:27 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.972 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    36871|    36871|  0.369 ms|  0.369 ms|  36871|  36871|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- l_to_float_i12_l_j9  |    36869|    36869|         7|          1|          1|  36864|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.94>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j9 = alloca i32 1"   --->   Operation 10 'alloca' 'j9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i12 = alloca i32 1"   --->   Operation 11 'alloca' 'i12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten41 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten41"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i12"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %j9"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body27.i"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten41_load = load i16 %indvar_flatten41" [bert_layer.cpp:305]   --->   Operation 17 'load' 'indvar_flatten41_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.42ns)   --->   "%icmp_ln305 = icmp_eq  i16 %indvar_flatten41_load, i16 36864" [bert_layer.cpp:305]   --->   Operation 18 'icmp' 'icmp_ln305' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (2.07ns)   --->   "%add_ln305_1 = add i16 %indvar_flatten41_load, i16 1" [bert_layer.cpp:305]   --->   Operation 19 'add' 'add_ln305_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln305 = br i1 %icmp_ln305, void %for.inc39.i, void %for.inc.i212.preheader.exitStub" [bert_layer.cpp:305]   --->   Operation 20 'br' 'br_ln305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%j9_load = load i12 %j9" [bert_layer.cpp:306]   --->   Operation 21 'load' 'j9_load' <Predicate = (!icmp_ln305)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.99ns)   --->   "%icmp_ln306 = icmp_eq  i12 %j9_load, i12 3072" [bert_layer.cpp:306]   --->   Operation 22 'icmp' 'icmp_ln306' <Predicate = (!icmp_ln305)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.69ns)   --->   "%select_ln305 = select i1 %icmp_ln306, i12 0, i12 %j9_load" [bert_layer.cpp:305]   --->   Operation 23 'select' 'select_ln305' <Predicate = (!icmp_ln305)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln306 = zext i12 %select_ln305" [bert_layer.cpp:306]   --->   Operation 24 'zext' 'zext_ln306' <Predicate = (!icmp_ln305)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%outp1_V_addr = getelementptr i24 %outp1_V, i64 0, i64 %zext_ln306" [bert_layer.cpp:308]   --->   Operation 25 'getelementptr' 'outp1_V_addr' <Predicate = (!icmp_ln305)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%outp1_V_1_addr = getelementptr i24 %outp1_V_1, i64 0, i64 %zext_ln306" [bert_layer.cpp:308]   --->   Operation 26 'getelementptr' 'outp1_V_1_addr' <Predicate = (!icmp_ln305)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%outp1_V_2_addr = getelementptr i24 %outp1_V_2, i64 0, i64 %zext_ln306" [bert_layer.cpp:308]   --->   Operation 27 'getelementptr' 'outp1_V_2_addr' <Predicate = (!icmp_ln305)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%outp1_V_3_addr = getelementptr i24 %outp1_V_3, i64 0, i64 %zext_ln306" [bert_layer.cpp:308]   --->   Operation 28 'getelementptr' 'outp1_V_3_addr' <Predicate = (!icmp_ln305)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%outp1_V_4_addr = getelementptr i24 %outp1_V_4, i64 0, i64 %zext_ln306" [bert_layer.cpp:308]   --->   Operation 29 'getelementptr' 'outp1_V_4_addr' <Predicate = (!icmp_ln305)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%outp1_V_5_addr = getelementptr i24 %outp1_V_5, i64 0, i64 %zext_ln306" [bert_layer.cpp:308]   --->   Operation 30 'getelementptr' 'outp1_V_5_addr' <Predicate = (!icmp_ln305)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%outp1_V_6_addr = getelementptr i24 %outp1_V_6, i64 0, i64 %zext_ln306" [bert_layer.cpp:308]   --->   Operation 31 'getelementptr' 'outp1_V_6_addr' <Predicate = (!icmp_ln305)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%outp1_V_7_addr = getelementptr i24 %outp1_V_7, i64 0, i64 %zext_ln306" [bert_layer.cpp:308]   --->   Operation 32 'getelementptr' 'outp1_V_7_addr' <Predicate = (!icmp_ln305)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%outp1_V_8_addr = getelementptr i24 %outp1_V_8, i64 0, i64 %zext_ln306" [bert_layer.cpp:308]   --->   Operation 33 'getelementptr' 'outp1_V_8_addr' <Predicate = (!icmp_ln305)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%outp1_V_9_addr = getelementptr i24 %outp1_V_9, i64 0, i64 %zext_ln306" [bert_layer.cpp:308]   --->   Operation 34 'getelementptr' 'outp1_V_9_addr' <Predicate = (!icmp_ln305)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%outp1_V_10_addr = getelementptr i24 %outp1_V_10, i64 0, i64 %zext_ln306" [bert_layer.cpp:308]   --->   Operation 35 'getelementptr' 'outp1_V_10_addr' <Predicate = (!icmp_ln305)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%outp1_V_11_addr = getelementptr i24 %outp1_V_11, i64 0, i64 %zext_ln306" [bert_layer.cpp:308]   --->   Operation 36 'getelementptr' 'outp1_V_11_addr' <Predicate = (!icmp_ln305)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (3.25ns)   --->   "%outp1_V_load = load i12 %outp1_V_addr" [bert_layer.cpp:308]   --->   Operation 37 'load' 'outp1_V_load' <Predicate = (!icmp_ln305)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_1 : Operation 38 [2/2] (3.25ns)   --->   "%outp1_V_1_load = load i12 %outp1_V_1_addr" [bert_layer.cpp:308]   --->   Operation 38 'load' 'outp1_V_1_load' <Predicate = (!icmp_ln305)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_1 : Operation 39 [2/2] (3.25ns)   --->   "%outp1_V_2_load = load i12 %outp1_V_2_addr" [bert_layer.cpp:308]   --->   Operation 39 'load' 'outp1_V_2_load' <Predicate = (!icmp_ln305)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_1 : Operation 40 [2/2] (3.25ns)   --->   "%outp1_V_3_load = load i12 %outp1_V_3_addr" [bert_layer.cpp:308]   --->   Operation 40 'load' 'outp1_V_3_load' <Predicate = (!icmp_ln305)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_1 : Operation 41 [2/2] (3.25ns)   --->   "%outp1_V_4_load = load i12 %outp1_V_4_addr" [bert_layer.cpp:308]   --->   Operation 41 'load' 'outp1_V_4_load' <Predicate = (!icmp_ln305)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_1 : Operation 42 [2/2] (3.25ns)   --->   "%outp1_V_5_load = load i12 %outp1_V_5_addr" [bert_layer.cpp:308]   --->   Operation 42 'load' 'outp1_V_5_load' <Predicate = (!icmp_ln305)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_1 : Operation 43 [2/2] (3.25ns)   --->   "%outp1_V_6_load = load i12 %outp1_V_6_addr" [bert_layer.cpp:308]   --->   Operation 43 'load' 'outp1_V_6_load' <Predicate = (!icmp_ln305)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_1 : Operation 44 [2/2] (3.25ns)   --->   "%outp1_V_7_load = load i12 %outp1_V_7_addr" [bert_layer.cpp:308]   --->   Operation 44 'load' 'outp1_V_7_load' <Predicate = (!icmp_ln305)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_1 : Operation 45 [2/2] (3.25ns)   --->   "%outp1_V_8_load = load i12 %outp1_V_8_addr" [bert_layer.cpp:308]   --->   Operation 45 'load' 'outp1_V_8_load' <Predicate = (!icmp_ln305)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_1 : Operation 46 [2/2] (3.25ns)   --->   "%outp1_V_9_load = load i12 %outp1_V_9_addr" [bert_layer.cpp:308]   --->   Operation 46 'load' 'outp1_V_9_load' <Predicate = (!icmp_ln305)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_1 : Operation 47 [2/2] (3.25ns)   --->   "%outp1_V_10_load = load i12 %outp1_V_10_addr" [bert_layer.cpp:308]   --->   Operation 47 'load' 'outp1_V_10_load' <Predicate = (!icmp_ln305)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_1 : Operation 48 [2/2] (3.25ns)   --->   "%outp1_V_11_load = load i12 %outp1_V_11_addr" [bert_layer.cpp:308]   --->   Operation 48 'load' 'outp1_V_11_load' <Predicate = (!icmp_ln305)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_1 : Operation 49 [1/1] (1.54ns)   --->   "%add_ln306 = add i12 %select_ln305, i12 1" [bert_layer.cpp:306]   --->   Operation 49 'add' 'add_ln306' <Predicate = (!icmp_ln305)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln306 = store i16 %add_ln305_1, i16 %indvar_flatten41" [bert_layer.cpp:306]   --->   Operation 50 'store' 'store_ln306' <Predicate = (!icmp_ln305)> <Delay = 1.58>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln306 = store i12 %add_ln306, i12 %j9" [bert_layer.cpp:306]   --->   Operation 51 'store' 'store_ln306' <Predicate = (!icmp_ln305)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.03>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%i12_load = load i4 %i12" [bert_layer.cpp:305]   --->   Operation 52 'load' 'i12_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.73ns)   --->   "%add_ln305 = add i4 %i12_load, i4 1" [bert_layer.cpp:305]   --->   Operation 53 'add' 'add_ln305' <Predicate = (icmp_ln306)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.02ns)   --->   "%select_ln305_1 = select i1 %icmp_ln306, i4 %add_ln305, i4 %i12_load" [bert_layer.cpp:305]   --->   Operation 54 'select' 'select_ln305_1' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/2] (3.25ns)   --->   "%outp1_V_load = load i12 %outp1_V_addr" [bert_layer.cpp:308]   --->   Operation 55 'load' 'outp1_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 56 [1/2] (3.25ns)   --->   "%outp1_V_1_load = load i12 %outp1_V_1_addr" [bert_layer.cpp:308]   --->   Operation 56 'load' 'outp1_V_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 57 [1/2] (3.25ns)   --->   "%outp1_V_2_load = load i12 %outp1_V_2_addr" [bert_layer.cpp:308]   --->   Operation 57 'load' 'outp1_V_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 58 [1/2] (3.25ns)   --->   "%outp1_V_3_load = load i12 %outp1_V_3_addr" [bert_layer.cpp:308]   --->   Operation 58 'load' 'outp1_V_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 59 [1/2] (3.25ns)   --->   "%outp1_V_4_load = load i12 %outp1_V_4_addr" [bert_layer.cpp:308]   --->   Operation 59 'load' 'outp1_V_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 60 [1/2] (3.25ns)   --->   "%outp1_V_5_load = load i12 %outp1_V_5_addr" [bert_layer.cpp:308]   --->   Operation 60 'load' 'outp1_V_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 61 [1/2] (3.25ns)   --->   "%outp1_V_6_load = load i12 %outp1_V_6_addr" [bert_layer.cpp:308]   --->   Operation 61 'load' 'outp1_V_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 62 [1/2] (3.25ns)   --->   "%outp1_V_7_load = load i12 %outp1_V_7_addr" [bert_layer.cpp:308]   --->   Operation 62 'load' 'outp1_V_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 63 [1/2] (3.25ns)   --->   "%outp1_V_8_load = load i12 %outp1_V_8_addr" [bert_layer.cpp:308]   --->   Operation 63 'load' 'outp1_V_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 64 [1/2] (3.25ns)   --->   "%outp1_V_9_load = load i12 %outp1_V_9_addr" [bert_layer.cpp:308]   --->   Operation 64 'load' 'outp1_V_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 65 [1/2] (3.25ns)   --->   "%outp1_V_10_load = load i12 %outp1_V_10_addr" [bert_layer.cpp:308]   --->   Operation 65 'load' 'outp1_V_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 66 [1/2] (3.25ns)   --->   "%outp1_V_11_load = load i12 %outp1_V_11_addr" [bert_layer.cpp:308]   --->   Operation 66 'load' 'outp1_V_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 3072> <RAM>
ST_2 : Operation 67 [1/1] (2.78ns)   --->   "%v200_V = mux i24 @_ssdm_op_Mux.ap_auto.12i24.i4, i24 %outp1_V_load, i24 %outp1_V_1_load, i24 %outp1_V_2_load, i24 %outp1_V_3_load, i24 %outp1_V_4_load, i24 %outp1_V_5_load, i24 %outp1_V_6_load, i24 %outp1_V_7_load, i24 %outp1_V_8_load, i24 %outp1_V_9_load, i24 %outp1_V_10_load, i24 %outp1_V_11_load, i4 %select_ln305_1" [bert_layer.cpp:308]   --->   Operation 67 'mux' 'v200_V' <Predicate = true> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %v200_V, i32 23"   --->   Operation 68 'bitselect' 'p_Result_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.95ns)   --->   "%switch_ln310 = switch i4 %select_ln305_1, void %arrayidx352.i309.case.11, i4 0, void %arrayidx352.i309.case.0, i4 1, void %arrayidx352.i309.case.1, i4 2, void %arrayidx352.i309.case.2, i4 3, void %arrayidx352.i309.case.3, i4 4, void %arrayidx352.i309.case.4, i4 5, void %arrayidx352.i309.case.5, i4 6, void %arrayidx352.i309.case.6, i4 7, void %arrayidx352.i309.case.7, i4 8, void %arrayidx352.i309.case.8, i4 9, void %arrayidx352.i309.case.9, i4 10, void %arrayidx352.i309.case.10" [bert_layer.cpp:310]   --->   Operation 69 'switch' 'switch_ln310' <Predicate = true> <Delay = 0.95>
ST_2 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln306 = store i4 %select_ln305_1, i4 %i12" [bert_layer.cpp:306]   --->   Operation 70 'store' 'store_ln306' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln306 = br void %for.body27.i" [bert_layer.cpp:306]   --->   Operation 71 'br' 'br_ln306' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.56>
ST_3 : Operation 72 [1/1] (2.45ns)   --->   "%icmp_ln1136 = icmp_eq  i24 %v200_V, i24 0"   --->   Operation 72 'icmp' 'icmp_ln1136' <Predicate = true> <Delay = 2.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (2.31ns)   --->   "%tmp_V = sub i24 0, i24 %v200_V"   --->   Operation 73 'sub' 'tmp_V' <Predicate = (p_Result_49)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.69ns)   --->   "%tmp_V_612 = select i1 %p_Result_49, i24 %tmp_V, i24 %v200_V"   --->   Operation 74 'select' 'tmp_V_612' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i24 @llvm.part.select.i24, i24 %tmp_V_612, i32 23, i32 0"   --->   Operation 75 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%p_Result_50 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i24, i1 1, i24 %p_Result_s"   --->   Operation 76 'bitconcatenate' 'p_Result_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln1244 = sext i25 %p_Result_50"   --->   Operation 77 'sext' 'sext_ln1244' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%l = cttz i32 @llvm.cttz.i32, i32 %sext_ln1244, i1 1"   --->   Operation 78 'cttz' 'l' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (2.55ns)   --->   "%sub_ln1145 = sub i32 24, i32 %l"   --->   Operation 79 'sub' 'sub_ln1145' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln1145 = trunc i32 %sub_ln1145"   --->   Operation 80 'trunc' 'trunc_ln1145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln1148 = trunc i32 %sub_ln1145"   --->   Operation 81 'trunc' 'trunc_ln1148' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln1144 = trunc i32 %l"   --->   Operation 82 'trunc' 'trunc_ln1144' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.00>
ST_4 : Operation 83 [1/1] (2.55ns)   --->   "%lsb_index = add i32 %sub_ln1145, i32 4294967272"   --->   Operation 83 'add' 'lsb_index' <Predicate = (!icmp_ln1136)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 84 'partselect' 'tmp' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (2.47ns)   --->   "%icmp_ln1147 = icmp_sgt  i31 %tmp, i31 0"   --->   Operation 85 'icmp' 'icmp_ln1147' <Predicate = (!icmp_ln1136)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (1.78ns)   --->   "%sub_ln1148 = sub i5 17, i5 %trunc_ln1148"   --->   Operation 86 'sub' 'sub_ln1148' <Predicate = (!icmp_ln1136)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1148)   --->   "%zext_ln1148 = zext i5 %sub_ln1148"   --->   Operation 87 'zext' 'zext_ln1148' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1148)   --->   "%lshr_ln1148 = lshr i24 16777215, i24 %zext_ln1148"   --->   Operation 88 'lshr' 'lshr_ln1148' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1148)   --->   "%p_Result_45 = and i24 %tmp_V_612, i24 %lshr_ln1148"   --->   Operation 89 'and' 'p_Result_45' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln1148 = icmp_ne  i24 %p_Result_45, i24 0"   --->   Operation 90 'icmp' 'icmp_ln1148' <Predicate = (!icmp_ln1136)> <Delay = 2.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node or_ln1150_1)   --->   "%a = and i1 %icmp_ln1147, i1 %icmp_ln1148"   --->   Operation 91 'and' 'a' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node or_ln1150_1)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 92 'bitselect' 'tmp_29' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node or_ln1150_1)   --->   "%xor_ln1150 = xor i1 %tmp_29, i1 1"   --->   Operation 93 'xor' 'xor_ln1150' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (2.31ns)   --->   "%add_ln1150 = add i24 %trunc_ln1145, i24 16777192"   --->   Operation 94 'add' 'add_ln1150' <Predicate = (!icmp_ln1136)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node or_ln1150_1)   --->   "%p_Result_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i24, i24 %tmp_V_612, i24 %add_ln1150"   --->   Operation 95 'bitselect' 'p_Result_46' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node or_ln1150_1)   --->   "%and_ln1150 = and i1 %p_Result_46, i1 %xor_ln1150"   --->   Operation 96 'and' 'and_ln1150' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node or_ln1150_1)   --->   "%or_ln1150 = or i1 %and_ln1150, i1 %a"   --->   Operation 97 'or' 'or_ln1150' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln1150_1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1150"   --->   Operation 98 'bitconcatenate' 'or_ln1150_1' <Predicate = (!icmp_ln1136)> <Delay = 0.97>
ST_4 : Operation 99 [1/1] (2.47ns)   --->   "%icmp_ln1159 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 99 'icmp' 'icmp_ln1159' <Predicate = (!icmp_ln1136)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln1158 = zext i24 %tmp_V_612"   --->   Operation 100 'zext' 'zext_ln1158' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (2.55ns)   --->   "%add_ln1159 = add i32 %sub_ln1145, i32 4294967271"   --->   Operation 101 'add' 'add_ln1159' <Predicate = (!icmp_ln1136 & icmp_ln1159)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node m_7)   --->   "%zext_ln1159 = zext i32 %add_ln1159"   --->   Operation 102 'zext' 'zext_ln1159' <Predicate = (!icmp_ln1136 & icmp_ln1159)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node m_7)   --->   "%lshr_ln1159 = lshr i64 %zext_ln1158, i64 %zext_ln1159"   --->   Operation 103 'lshr' 'lshr_ln1159' <Predicate = (!icmp_ln1136 & icmp_ln1159)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (2.55ns)   --->   "%sub_ln1160 = sub i32 25, i32 %sub_ln1145"   --->   Operation 104 'sub' 'sub_ln1160' <Predicate = (!icmp_ln1136 & !icmp_ln1159)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node m_7)   --->   "%zext_ln1160 = zext i32 %sub_ln1160"   --->   Operation 105 'zext' 'zext_ln1160' <Predicate = (!icmp_ln1136 & !icmp_ln1159)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node m_7)   --->   "%shl_ln1160 = shl i64 %zext_ln1158, i64 %zext_ln1160"   --->   Operation 106 'shl' 'shl_ln1160' <Predicate = (!icmp_ln1136 & !icmp_ln1159)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node m_7)   --->   "%m_6 = select i1 %icmp_ln1159, i64 %lshr_ln1159, i64 %shl_ln1160"   --->   Operation 107 'select' 'm_6' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node m_7)   --->   "%zext_ln1162 = zext i2 %or_ln1150_1"   --->   Operation 108 'zext' 'zext_ln1162' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_7 = add i64 %m_6, i64 %zext_ln1162"   --->   Operation 109 'add' 'm_7' <Predicate = (!icmp_ln1136)> <Delay = 4.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%m_8 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_7, i32 1, i32 63"   --->   Operation 110 'partselect' 'm_8' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%p_Result_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_7, i32 25"   --->   Operation 111 'bitselect' 'p_Result_47' <Predicate = (!icmp_ln1136)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.61>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln1163 = zext i63 %m_8"   --->   Operation 112 'zext' 'zext_ln1163' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (1.24ns)   --->   "%select_ln1144 = select i1 %p_Result_47, i8 127, i8 126"   --->   Operation 113 'select' 'select_ln1144' <Predicate = (!icmp_ln1136)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1165 = sub i8 8, i8 %trunc_ln1144"   --->   Operation 114 'sub' 'sub_ln1165' <Predicate = (!icmp_ln1136)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 115 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln1170 = add i8 %sub_ln1165, i8 %select_ln1144"   --->   Operation 115 'add' 'add_ln1170' <Predicate = (!icmp_ln1136)> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_49, i8 %add_ln1170"   --->   Operation 116 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%p_Result_51 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1163, i9 %tmp_9, i32 23, i32 31"   --->   Operation 117 'partset' 'p_Result_51' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%LD = trunc i64 %p_Result_51"   --->   Operation 118 'trunc' 'LD' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%bitcast_ln810 = bitcast i32 %LD"   --->   Operation 119 'bitcast' 'bitcast_ln810' <Predicate = (!icmp_ln1136)> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.69ns)   --->   "%v201 = select i1 %icmp_ln1136, i32 0, i32 %bitcast_ln810"   --->   Operation 120 'select' 'v201' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 161 'ret' 'ret_ln0' <Predicate = (icmp_ln305)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_to_float_i12_l_j9_str"   --->   Operation 121 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 36864, i64 36864, i64 36864"   --->   Operation 122 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%specpipeline_ln307 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_39" [bert_layer.cpp:307]   --->   Operation 123 'specpipeline' 'specpipeline_ln307' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%specloopname_ln306 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [bert_layer.cpp:306]   --->   Operation 124 'specloopname' 'specloopname_ln306' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%v272_addr = getelementptr i32 %v272, i64 0, i64 %zext_ln306" [bert_layer.cpp:310]   --->   Operation 125 'getelementptr' 'v272_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%v272_1_addr = getelementptr i32 %v272_1, i64 0, i64 %zext_ln306" [bert_layer.cpp:310]   --->   Operation 126 'getelementptr' 'v272_1_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%v272_2_addr = getelementptr i32 %v272_2, i64 0, i64 %zext_ln306" [bert_layer.cpp:310]   --->   Operation 127 'getelementptr' 'v272_2_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%v272_3_addr = getelementptr i32 %v272_3, i64 0, i64 %zext_ln306" [bert_layer.cpp:310]   --->   Operation 128 'getelementptr' 'v272_3_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%v272_4_addr = getelementptr i32 %v272_4, i64 0, i64 %zext_ln306" [bert_layer.cpp:310]   --->   Operation 129 'getelementptr' 'v272_4_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%v272_5_addr = getelementptr i32 %v272_5, i64 0, i64 %zext_ln306" [bert_layer.cpp:310]   --->   Operation 130 'getelementptr' 'v272_5_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%v272_6_addr = getelementptr i32 %v272_6, i64 0, i64 %zext_ln306" [bert_layer.cpp:310]   --->   Operation 131 'getelementptr' 'v272_6_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%v272_7_addr = getelementptr i32 %v272_7, i64 0, i64 %zext_ln306" [bert_layer.cpp:310]   --->   Operation 132 'getelementptr' 'v272_7_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%v272_8_addr = getelementptr i32 %v272_8, i64 0, i64 %zext_ln306" [bert_layer.cpp:310]   --->   Operation 133 'getelementptr' 'v272_8_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%v272_9_addr = getelementptr i32 %v272_9, i64 0, i64 %zext_ln306" [bert_layer.cpp:310]   --->   Operation 134 'getelementptr' 'v272_9_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%v272_10_addr = getelementptr i32 %v272_10, i64 0, i64 %zext_ln306" [bert_layer.cpp:310]   --->   Operation 135 'getelementptr' 'v272_10_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%v272_11_addr = getelementptr i32 %v272_11, i64 0, i64 %zext_ln306" [bert_layer.cpp:310]   --->   Operation 136 'getelementptr' 'v272_11_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (3.25ns)   --->   "%store_ln310 = store i32 %v201, i12 %v272_10_addr" [bert_layer.cpp:310]   --->   Operation 137 'store' 'store_ln310' <Predicate = (select_ln305_1 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln310 = br void %arrayidx352.i309.exit" [bert_layer.cpp:310]   --->   Operation 138 'br' 'br_ln310' <Predicate = (select_ln305_1 == 10)> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (3.25ns)   --->   "%store_ln310 = store i32 %v201, i12 %v272_9_addr" [bert_layer.cpp:310]   --->   Operation 139 'store' 'store_ln310' <Predicate = (select_ln305_1 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln310 = br void %arrayidx352.i309.exit" [bert_layer.cpp:310]   --->   Operation 140 'br' 'br_ln310' <Predicate = (select_ln305_1 == 9)> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (3.25ns)   --->   "%store_ln310 = store i32 %v201, i12 %v272_8_addr" [bert_layer.cpp:310]   --->   Operation 141 'store' 'store_ln310' <Predicate = (select_ln305_1 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln310 = br void %arrayidx352.i309.exit" [bert_layer.cpp:310]   --->   Operation 142 'br' 'br_ln310' <Predicate = (select_ln305_1 == 8)> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (3.25ns)   --->   "%store_ln310 = store i32 %v201, i12 %v272_7_addr" [bert_layer.cpp:310]   --->   Operation 143 'store' 'store_ln310' <Predicate = (select_ln305_1 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln310 = br void %arrayidx352.i309.exit" [bert_layer.cpp:310]   --->   Operation 144 'br' 'br_ln310' <Predicate = (select_ln305_1 == 7)> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (3.25ns)   --->   "%store_ln310 = store i32 %v201, i12 %v272_6_addr" [bert_layer.cpp:310]   --->   Operation 145 'store' 'store_ln310' <Predicate = (select_ln305_1 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln310 = br void %arrayidx352.i309.exit" [bert_layer.cpp:310]   --->   Operation 146 'br' 'br_ln310' <Predicate = (select_ln305_1 == 6)> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (3.25ns)   --->   "%store_ln310 = store i32 %v201, i12 %v272_5_addr" [bert_layer.cpp:310]   --->   Operation 147 'store' 'store_ln310' <Predicate = (select_ln305_1 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln310 = br void %arrayidx352.i309.exit" [bert_layer.cpp:310]   --->   Operation 148 'br' 'br_ln310' <Predicate = (select_ln305_1 == 5)> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (3.25ns)   --->   "%store_ln310 = store i32 %v201, i12 %v272_4_addr" [bert_layer.cpp:310]   --->   Operation 149 'store' 'store_ln310' <Predicate = (select_ln305_1 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln310 = br void %arrayidx352.i309.exit" [bert_layer.cpp:310]   --->   Operation 150 'br' 'br_ln310' <Predicate = (select_ln305_1 == 4)> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (3.25ns)   --->   "%store_ln310 = store i32 %v201, i12 %v272_3_addr" [bert_layer.cpp:310]   --->   Operation 151 'store' 'store_ln310' <Predicate = (select_ln305_1 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln310 = br void %arrayidx352.i309.exit" [bert_layer.cpp:310]   --->   Operation 152 'br' 'br_ln310' <Predicate = (select_ln305_1 == 3)> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (3.25ns)   --->   "%store_ln310 = store i32 %v201, i12 %v272_2_addr" [bert_layer.cpp:310]   --->   Operation 153 'store' 'store_ln310' <Predicate = (select_ln305_1 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln310 = br void %arrayidx352.i309.exit" [bert_layer.cpp:310]   --->   Operation 154 'br' 'br_ln310' <Predicate = (select_ln305_1 == 2)> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (3.25ns)   --->   "%store_ln310 = store i32 %v201, i12 %v272_1_addr" [bert_layer.cpp:310]   --->   Operation 155 'store' 'store_ln310' <Predicate = (select_ln305_1 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln310 = br void %arrayidx352.i309.exit" [bert_layer.cpp:310]   --->   Operation 156 'br' 'br_ln310' <Predicate = (select_ln305_1 == 1)> <Delay = 0.00>
ST_7 : Operation 157 [1/1] (3.25ns)   --->   "%store_ln310 = store i32 %v201, i12 %v272_addr" [bert_layer.cpp:310]   --->   Operation 157 'store' 'store_ln310' <Predicate = (select_ln305_1 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln310 = br void %arrayidx352.i309.exit" [bert_layer.cpp:310]   --->   Operation 158 'br' 'br_ln310' <Predicate = (select_ln305_1 == 0)> <Delay = 0.00>
ST_7 : Operation 159 [1/1] (3.25ns)   --->   "%store_ln310 = store i32 %v201, i12 %v272_11_addr" [bert_layer.cpp:310]   --->   Operation 159 'store' 'store_ln310' <Predicate = (select_ln305_1 == 15) | (select_ln305_1 == 14) | (select_ln305_1 == 13) | (select_ln305_1 == 12) | (select_ln305_1 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln310 = br void %arrayidx352.i309.exit" [bert_layer.cpp:310]   --->   Operation 160 'br' 'br_ln310' <Predicate = (select_ln305_1 == 15) | (select_ln305_1 == 14) | (select_ln305_1 == 13) | (select_ln305_1 == 12) | (select_ln305_1 == 11)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.94ns
The critical path consists of the following:
	'alloca' operation ('j9') [25]  (0 ns)
	'load' operation ('j9_load', bert_layer.cpp:306) on local variable 'j9' [38]  (0 ns)
	'icmp' operation ('icmp_ln306', bert_layer.cpp:306) [43]  (1.99 ns)
	'select' operation ('select_ln305', bert_layer.cpp:305) [44]  (0.697 ns)
	'getelementptr' operation ('outp1_V_addr', bert_layer.cpp:308) [49]  (0 ns)
	'load' operation ('outp1_V_load', bert_layer.cpp:308) on array 'outp1_V' [61]  (3.25 ns)

 <State 2>: 6.04ns
The critical path consists of the following:
	'load' operation ('outp1_V_load', bert_layer.cpp:308) on array 'outp1_V' [61]  (3.25 ns)
	'mux' operation ('v200.V', bert_layer.cpp:308) [73]  (2.78 ns)

 <State 3>: 5.56ns
The critical path consists of the following:
	'sub' operation ('tmp.V') [76]  (2.31 ns)
	'select' operation ('tmp.V') [77]  (0.694 ns)
	'cttz' operation ('l') [81]  (0 ns)
	'sub' operation ('sub_ln1145') [82]  (2.55 ns)

 <State 4>: 6ns
The critical path consists of the following:
	'add' operation ('lsb_index') [84]  (2.55 ns)
	'icmp' operation ('icmp_ln1147') [86]  (2.47 ns)
	'and' operation ('a') [93]  (0 ns)
	'or' operation ('or_ln1150') [99]  (0 ns)
	blocking operation 0.978 ns on control path)

 <State 5>: 6.97ns
The critical path consists of the following:
	'add' operation ('add_ln1159') [103]  (2.55 ns)
	'lshr' operation ('lshr_ln1159') [105]  (0 ns)
	'select' operation ('m') [109]  (0 ns)
	'add' operation ('m') [111]  (4.42 ns)

 <State 6>: 5.62ns
The critical path consists of the following:
	'select' operation ('select_ln1144') [115]  (1.25 ns)
	'add' operation ('add_ln1170') [118]  (3.67 ns)
	'select' operation ('v201') [123]  (0.698 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v272_5_addr', bert_layer.cpp:310) [129]  (0 ns)
	'store' operation ('store_ln310', bert_layer.cpp:310) of variable 'v201' on array 'v272_5' [153]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
