{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1527007221023 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1527007221023 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "minimig_de0_nano EP4CE22F17C8 " "Selected device EP4CE22F17C8 for design \"minimig_de0_nano\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1527007221163 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1527007221226 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1527007221226 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated\|wire_pll1_clk\[0\] 16 7 0 0 " "Implementing clock multiplication of 16, clock division of 7, and phase shift of 0 degrees (0 ps) for amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/amiga_clk_altera_altpll.v" "" { Text "E:/Altera/A500/minimig/src/fpga/de0_nano/db/amiga_clk_altera_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 6921 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1527007221288 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated\|wire_pll1_clk\[1\] 4 7 0 0 " "Implementing clock multiplication of 4, clock division of 7, and phase shift of 0 degrees (0 ps) for amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/amiga_clk_altera_altpll.v" "" { Text "E:/Altera/A500/minimig/src/fpga/de0_nano/db/amiga_clk_altera_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 6922 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1527007221288 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated\|wire_pll1_clk\[2\] 16 7 -146 -3555 " "Implementing clock multiplication of 16, clock division of 7, and phase shift of -146 degrees (-3555 ps) for amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/amiga_clk_altera_altpll.v" "" { Text "E:/Altera/A500/minimig/src/fpga/de0_nano/db/amiga_clk_altera_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 6923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1527007221288 ""}  } { { "db/amiga_clk_altera_altpll.v" "" { Text "E:/Altera/A500/minimig/src/fpga/de0_nano/db/amiga_clk_altera_altpll.v" 50 -1 0 } } { "" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 6921 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1527007221288 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\|ctrl_clk_altera:ctrl_clk_i\|altpll:altpll_component\|pll clock1 " "Compensate clock of PLL \"ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\|ctrl_clk_altera:ctrl_clk_i\|altpll:altpll_component\|pll\" has been set to clock1" {  } { { "altpll.tdf" "" { Text "e:/altera/quartus17/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 9265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1527007221288 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\|ctrl_clk_altera:ctrl_clk_i\|altpll:altpll_component\|pll Cyclone IV E PLL " "Implemented PLL \"ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\|ctrl_clk_altera:ctrl_clk_i\|altpll:altpll_component\|pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\|ctrl_clk_altera:ctrl_clk_i\|altpll:altpll_component\|_clk1 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\|ctrl_clk_altera:ctrl_clk_i\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "e:/altera/quartus17/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 9266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1527007221288 ""}  } { { "altpll.tdf" "" { Text "e:/altera/quartus17/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 9265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1527007221288 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1527007221553 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1527007221553 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1527007221818 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1527007221818 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1527007221818 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1527007221818 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1527007221850 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1527007221850 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1527007221850 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1527007221850 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1527007221865 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1527007222676 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "15 98 " "No exact pin location assignment(s) for 15 pins of 98 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1527007223644 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\|ctrl_clk_altera:ctrl_clk_i\|altpll:altpll_component\|pll amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated\|pll1 " "The input ports of the PLL ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\|ctrl_clk_altera:ctrl_clk_i\|altpll:altpll_component\|pll and the PLL amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated\|pll1 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\|ctrl_clk_altera:ctrl_clk_i\|altpll:altpll_component\|pll amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated\|pll1 ARESET " "PLL ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\|ctrl_clk_altera:ctrl_clk_i\|altpll:altpll_component\|pll and PLL amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated\|pll1 have different input signals for input port ARESET" {  } { { "altpll.tdf" "" { Text "e:/altera/quartus17/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 9265 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 6921 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/amiga_clk_altera_altpll.v" "" { Text "E:/Altera/A500/minimig/src/fpga/de0_nano/db/amiga_clk_altera_altpll.v" 92 -1 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1527007223659 ""}  } { { "altpll.tdf" "" { Text "e:/altera/quartus17/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 9265 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 6921 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/amiga_clk_altera_altpll.v" "" { Text "E:/Altera/A500/minimig/src/fpga/de0_nano/db/amiga_clk_altera_altpll.v" 92 -1 0 } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1527007223659 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\|ctrl_clk_altera:ctrl_clk_i\|altpll:altpll_component\|pll 0 Pin_E1 " "PLL \"ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\|ctrl_clk_altera:ctrl_clk_i\|altpll:altpll_component\|pll\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_E1\"" {  } { { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 393 0 0 } } { "altpll.tdf" "" { Text "e:/altera/quartus17/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 9265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1527007223722 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "minimig_de0_nano.sdc " "Synopsys Design Constraints File file not found: 'minimig_de0_nano.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1527007225578 ""}
{ "Info" "ITDC_TIMEQUEST_USING_TAN_FMAX_REQ" "" "TimeQuest will use the Classic Timing Analyzer's FMAX_REQUIREMENT assignment (or --fmax command-line argument) as default timing requirement. Any other Classic Timing Analyzer assignment will be ignored." {  } {  } 0 336004 "TimeQuest will use the Classic Timing Analyzer's FMAX_REQUIREMENT assignment (or --fmax command-line argument) as default timing requirement. Any other Classic Timing Analyzer assignment will be ignored." 0 0 "Fitter" 0 -1 1527007225578 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1527007225578 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1527007225672 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1527007225906 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1527007225906 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1527007225906 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 7 clocks " "Found 7 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527007225906 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527007225906 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 amiga_clk:amiga_clk\|clk7_cnt\[1\] " "   1.000 amiga_clk:amiga_clk\|clk7_cnt\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527007225906 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.750 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   8.750 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527007225906 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  35.000 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  35.000 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527007225906 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.750 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "   8.750 amiga_clk\|amiga_clk_i\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527007225906 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527007225906 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|spi_cnt\[0\] " "   1.000 ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|spi_cnt\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527007225906 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 ctrl_top\|ctrl_clk\|ctrl_clk_i\|altpll_component\|pll\|clk\[1\] " "  20.000 ctrl_top\|ctrl_clk\|ctrl_clk_i\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527007225906 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1527007225906 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1527007227731 ""}  } { { "db/amiga_clk_altera_altpll.v" "" { Text "E:/Altera/A500/minimig/src/fpga/de0_nano/db/amiga_clk_altera_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 6921 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1527007227731 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1527007227731 ""}  } { { "db/amiga_clk_altera_altpll.v" "" { Text "E:/Altera/A500/minimig/src/fpga/de0_nano/db/amiga_clk_altera_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 6921 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1527007227731 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1) " "Automatically promoted node amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1527007227731 ""}  } { { "db/amiga_clk_altera_altpll.v" "" { Text "E:/Altera/A500/minimig/src/fpga/de0_nano/db/amiga_clk_altera_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 6921 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1527007227731 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\|ctrl_clk_altera:ctrl_clk_i\|altpll:altpll_component\|_clk1 (placed in counter C0 of PLL_3) " "Automatically promoted node ctrl_top:ctrl_top\|ctrl_clk:ctrl_clk\|ctrl_clk_altera:ctrl_clk_i\|altpll:altpll_component\|_clk1 (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1527007227731 ""}  } { { "altpll.tdf" "" { Text "e:/altera/quartus17/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 9265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1527007227731 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "amiga_clk:amiga_clk\|clk7_cnt\[1\]  " "Automatically promoted node amiga_clk:amiga_clk\|clk7_cnt\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1527007227731 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "amiga_clk:amiga_clk\|clk7_cnt\[1\]~0 " "Destination node amiga_clk:amiga_clk\|clk7_cnt\[1\]~0" {  } { { "../../rtl/clock/amiga_clk.v" "" { Text "E:/Altera/A500/minimig/src/rtl/clock/amiga_clk.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 18578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1527007227731 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "amiga_clk:amiga_clk\|c3_r~0 " "Destination node amiga_clk:amiga_clk\|c3_r~0" {  } { { "../../rtl/clock/amiga_clk.v" "" { Text "E:/Altera/A500/minimig/src/rtl/clock/amiga_clk.v" 121 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 31241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1527007227731 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_ctrl:sdram\|c_7md~0 " "Destination node sdram_ctrl:sdram\|c_7md~0" {  } { { "../../rtl/sdram/sdram_ctrl.v" "" { Text "E:/Altera/A500/minimig/src/rtl/sdram/sdram_ctrl.v" 129 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 31252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1527007227731 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1527007227731 ""}  } { { "../../rtl/clock/amiga_clk.v" "" { Text "E:/Altera/A500/minimig/src/rtl/clock/amiga_clk.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 6947 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1527007227731 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|spi_cnt\[0\]  " "Automatically promoted node ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|spi_cnt\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1527007227731 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|always24~1 " "Destination node ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|always24~1" {  } { { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 14658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1527007227731 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|always26~0 " "Destination node ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|always26~0" {  } { { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 19284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1527007227731 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|Add8~0 " "Destination node ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|Add8~0" {  } { { "../../rtl/ctrl/ctrl_regs.v" "" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_regs.v" 394 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 19323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1527007227731 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|Add8~1 " "Destination node ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|Add8~1" {  } { { "../../rtl/ctrl/ctrl_regs.v" "" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_regs.v" 394 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 19324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1527007227731 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|Add8~2 " "Destination node ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|Add8~2" {  } { { "../../rtl/ctrl/ctrl_regs.v" "" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_regs.v" 394 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 19325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1527007227731 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|always25~0 " "Destination node ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|always25~0" {  } { { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 23723 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1527007227731 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|spi_cnt\[0\]~0 " "Destination node ctrl_top:ctrl_top\|ctrl_regs:ctrl_regs\|spi_cnt\[0\]~0" {  } { { "../../rtl/ctrl/ctrl_regs.v" "" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_regs.v" 393 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 31222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1527007227731 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SD_CLK~output " "Destination node SD_CLK~output" {  } { { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 37810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1527007227731 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1527007227731 ""}  } { { "../../rtl/ctrl/ctrl_regs.v" "" { Text "E:/Altera/A500/minimig/src/rtl/ctrl/ctrl_regs.v" 393 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 7250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1527007227731 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated\|locked  " "Automatically promoted node amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated\|locked " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1527007227731 ""}  } { { "db/amiga_clk_altera_altpll.v" "" { Text "E:/Altera/A500/minimig/src/fpga/de0_nano/db/amiga_clk_altera_altpll.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 6927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1527007227731 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdctl_rst  " "Automatically promoted node sdctl_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1527007227731 ""}  } { { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 119 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 9288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1527007227731 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1527007229540 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1527007229572 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1527007229572 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1527007229603 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1527007229650 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1527007229681 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1527007231085 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 Embedded multiplier block " "Packed 32 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1527007231116 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1527007231116 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "15 unused 3.3V 10 5 0 " "Number of I/O pins in group: 15 (unused VREF, 3.3V VCCIO, 10 input, 5 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1527007231225 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1527007231225 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1527007231225 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 10 3 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1527007231225 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 14 2 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1527007231225 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 15 10 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1527007231225 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 1 19 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1527007231225 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 17 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1527007231225 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1527007231225 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 20 4 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 20 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1527007231225 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 22 2 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 22 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1527007231225 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1527007231225 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1527007231225 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated\|pll1 clk\[2\] DRAM_CLK~output " "PLL \"amiga_clk:amiga_clk\|amiga_clk_altera:amiga_clk_i\|altpll:altpll_component\|amiga_clk_altera_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/amiga_clk_altera_altpll.v" "" { Text "E:/Altera/A500/minimig/src/fpga/de0_nano/db/amiga_clk_altera_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "e:/altera/quartus17/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../../rtl/clock/amiga_clk_altera.v" "" { Text "E:/Altera/A500/minimig/src/rtl/clock/amiga_clk_altera.v" 111 0 0 } } { "../../rtl/clock/amiga_clk.v" "" { Text "E:/Altera/A500/minimig/src/rtl/clock/amiga_clk.v" 73 0 0 } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 478 0 0 } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 79 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1527007231366 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527007232239 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1527007232270 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1527007234283 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527007240523 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1527007240679 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1527007307404 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:07 " "Fitter placement operations ending: elapsed time is 00:01:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527007307404 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1527007310337 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+03 ns 2.8% " "2e+03 ns of routing delay (approximately 2.8% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1527007328059 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "29 " "Router estimated average interconnect usage is 29% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "47 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 47% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 1 { 0 "Router estimated peak interconnect usage is 47% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1527007331241 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1527007331241 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1527007409818 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1527007409818 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:38 " "Fitter routing operations ending: elapsed time is 00:01:38" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527007409818 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 34.81 " "Total time spent on timing analysis during the Fitter is 34.81 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1527007410364 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1527007410489 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1527007412143 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1527007412158 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1527007415076 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527007418102 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "41 Cyclone IV E " "41 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E16 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E16" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527007419693 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL E15 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at E15" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527007419693 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL T14 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at T14" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527007419693 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL P14 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at P14" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527007419693 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT 3.3-V LVTTL R5 " "Pin PS2_DAT uses I/O standard 3.3-V LVTTL at R5" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527007419693 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK 3.3-V LVTTL T4 " "Pin PS2_CLK uses I/O standard 3.3-V LVTTL at T4" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527007419693 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_MDAT 3.3-V LVTTL F1 " "Pin PS2_MDAT uses I/O standard 3.3-V LVTTL at F1" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { PS2_MDAT } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MDAT" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527007419693 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_MCLK 3.3-V LVTTL E7 " "Pin PS2_MCLK uses I/O standard 3.3-V LVTTL at E7" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { PS2_MCLK } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_MCLK" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527007419693 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL A2 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at A2" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527007419693 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL B3 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527007419693 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL A3 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527007419693 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL B4 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527007419693 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL A4 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527007419693 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL B5 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527007419693 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL A5 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527007419693 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL B6 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527007419693 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL A14 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527007419693 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL B13 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at B13" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527007419693 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL A13 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527007419693 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL B12 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527007419693 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL D6 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527007419693 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL D5 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527007419693 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL C3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527007419693 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL D3 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at D3" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527007419693 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J16 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J16" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527007419693 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL E1 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at E1" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527007419693 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT 3.3-V LVTTL G2 " "Pin SD_DAT uses I/O standard 3.3-V LVTTL at G2" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { SD_DAT } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527007419693 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL M7 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527007419693 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Joyb\[2\] 3.3-V LVTTL R3 " "Pin Joyb\[2\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { Joyb[2] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Joyb\[2\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527007419693 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Joyb\[3\] 3.3-V LVTTL R4 " "Pin Joyb\[3\] uses I/O standard 3.3-V LVTTL at R4" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { Joyb[3] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Joyb\[3\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527007419693 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Joyb\[4\] 3.3-V LVTTL N3 " "Pin Joyb\[4\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { Joyb[4] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Joyb\[4\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527007419693 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Joyb\[0\] 3.3-V LVTTL P3 " "Pin Joyb\[0\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { Joyb[0] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Joyb\[0\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527007419693 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Joyb\[1\] 3.3-V LVTTL N5 " "Pin Joyb\[1\] uses I/O standard 3.3-V LVTTL at N5" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { Joyb[1] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Joyb\[1\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527007419693 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Joyb\[5\] 3.3-V LVTTL T3 " "Pin Joyb\[5\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { Joyb[5] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Joyb\[5\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527007419693 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Joya\[0\] 3.3-V LVTTL G15 " "Pin Joya\[0\] uses I/O standard 3.3-V LVTTL at G15" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { Joya[0] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Joya\[0\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527007419693 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Joya\[2\] 3.3-V LVTTL G16 " "Pin Joya\[2\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { Joya[2] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Joya\[2\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527007419693 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Joya\[4\] 3.3-V LVTTL R7 " "Pin Joya\[4\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { Joya[4] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Joya\[4\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527007419693 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Joya\[1\] 3.3-V LVTTL T7 " "Pin Joya\[1\] uses I/O standard 3.3-V LVTTL at T7" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { Joya[1] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Joya\[1\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527007419693 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Joya\[3\] 3.3-V LVTTL R6 " "Pin Joya\[3\] uses I/O standard 3.3-V LVTTL at R6" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { Joya[3] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Joya\[3\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527007419693 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL T5 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at T5" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { UART_RXD } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527007419693 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Joya\[5\] 3.3-V LVTTL P6 " "Pin Joya\[5\] uses I/O standard 3.3-V LVTTL at P6" {  } { { "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus17/quartus/bin64/pin_planner.ppl" { Joya[5] } } } { "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/altera/quartus17/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Joya\[5\]" } } } } { "../../rtl/soc/minimig_de0_nano_top.v" "" { Text "E:/Altera/A500/minimig/src/rtl/soc/minimig_de0_nano_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/A500/minimig/src/fpga/de0_nano/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1527007419693 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1527007419693 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Altera/A500/minimig/src/fpga/de0_nano/out/minimig_de0_nano.fit.smsg " "Generated suppressed messages file E:/Altera/A500/minimig/src/fpga/de0_nano/out/minimig_de0_nano.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1527007420738 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1681 " "Peak virtual memory: 1681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527007423796 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 22 18:43:43 2018 " "Processing ended: Tue May 22 18:43:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527007423796 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:23 " "Elapsed time: 00:03:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527007423796 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:15 " "Total CPU time (on all processors): 00:06:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527007423796 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1527007423796 ""}
