; SMT-LIBv2 description generated by Yosys 0.8+598 (git sha1 becd98cc, gcc 7.4.0-1ubuntu1~18.04.1 -fPIC -Os)
; yosys-smt2-stdt
; yosys-smt2-module opposite
(declare-datatype |opposite_s| ((|opposite_mk|
  (|opposite_is| Bool)
  (|opposite#0| Bool) ; \clk
  (|opposite#1| Bool) ; \en
  (|opposite#2| (_ BitVec 4)) ; \imp
  (|opposite#3| (_ BitVec 4)) ; \v
  (|opposite#6| Bool) ; \rst
)))
; yosys-smt2-input clk 1
; yosys-smt2-clock clk posedge
(define-fun |opposite_n clk| ((state |opposite_s|)) Bool (|opposite#0| state))
; yosys-smt2-input en 1
(define-fun |opposite_n en| ((state |opposite_s|)) Bool (|opposite#1| state))
; yosys-smt2-register imp 4
(define-fun |opposite_n imp| ((state |opposite_s|)) (_ BitVec 4) (|opposite#2| state))
; yosys-smt2-output m1__DOT__imp 4
(define-fun |opposite_n m1__DOT__imp| ((state |opposite_s|)) (_ BitVec 4) (|opposite#2| state))
; yosys-smt2-output m1__DOT__v 4
(define-fun |opposite_n m1__DOT__v| ((state |opposite_s|)) (_ BitVec 4) (|opposite#3| state))
; yosys-smt2-output out 4
(define-fun |opposite#4| ((state |opposite_s|)) (_ BitVec 4) (bvsub #b1111 (|opposite#2| state))) ; $sub$/home/hongce/ila/ila-stable/test/unit-data/inv_syn/cnt2-cex/inv-syn/wrapper.v:78$11_Y
(define-fun |opposite#5| ((state |opposite_s|)) (_ BitVec 4) (bvand (|opposite#3| state) (|opposite#4| state))) ; \out
(define-fun |opposite_n out| ((state |opposite_s|)) (_ BitVec 4) (|opposite#5| state))
; yosys-smt2-input rst 1
(define-fun |opposite_n rst| ((state |opposite_s|)) Bool (|opposite#6| state))
; yosys-smt2-register v 4
(define-fun |opposite_n v| ((state |opposite_s|)) (_ BitVec 4) (|opposite#3| state))
(define-fun |opposite#7| ((state |opposite_s|)) (_ BitVec 4) (bvadd (|opposite#3| state) #b0001)) ; $add$/home/hongce/ila/ila-stable/test/unit-data/inv_syn/cnt2-cex/inv-syn/wrapper.v:68$8_Y
(define-fun |opposite#8| ((state |opposite_s|)) (_ BitVec 4) (ite (|opposite#1| state) (|opposite#7| state) (|opposite#3| state))) ; $procmux$18_Y
(define-fun |opposite#9| ((state |opposite_s|)) (_ BitVec 4) (ite (|opposite#6| state) #b0000 (|opposite#8| state))) ; $0\v[3:0]
(define-fun |opposite#10| ((state |opposite_s|)) (_ BitVec 4) (bvsub (|opposite#2| state) #b0001)) ; $auto$wreduce.cc:455:run$26 [3:0]
(define-fun |opposite#11| ((state |opposite_s|)) (_ BitVec 4) (ite (|opposite#1| state) (|opposite#10| state) (|opposite#2| state))) ; $procmux$13_Y
(define-fun |opposite#12| ((state |opposite_s|)) (_ BitVec 4) (ite (|opposite#6| state) #b1111 (|opposite#11| state))) ; $0\imp[3:0]
(define-fun |opposite_a| ((state |opposite_s|)) Bool true)
(define-fun |opposite_u| ((state |opposite_s|)) Bool true)
(define-fun |opposite_i| ((state |opposite_s|)) Bool (and
  (= (|opposite#2| state) #b1111) ; imp
  (= (|opposite#3| state) #b0000) ; v
))
(define-fun |opposite_h| ((state |opposite_s|)) Bool true)
(define-fun |opposite_t| ((state |opposite_s|) (next_state |opposite_s|)) Bool (and
  (= (|opposite#9| state) (|opposite#3| next_state)) ; $procdff$24 \v
  (= (|opposite#12| state) (|opposite#2| next_state)) ; $procdff$23 \imp
)) ; end of module opposite
; yosys-smt2-module wrapper
(declare-datatype |wrapper_s| ((|wrapper_mk|
  (|wrapper_is| Bool)
  (|wrapper#0| Bool) ; \__ILA_I_en
  (|wrapper#1| (_ BitVec 4)) ; \__ILA_SO_v
  (|wrapper#2| Bool) ; \__STARTED__
  (|wrapper#3| Bool) ; \__START__
  (|wrapper#4| (_ BitVec 4)) ; \m1__DOT__imp
  (|wrapper#5| (_ BitVec 4)) ; \m1__DOT__v
  (|wrapper#6| (_ BitVec 4)) ; \out
  (|wrapper_h m1| |opposite_s|)
  (|wrapper#11| Bool) ; \clk
  (|wrapper#12| Bool) ; \rst
)))
; yosys-smt2-input __ILA_I_en 1
; yosys-smt2-wire __ILA_I_en 1
(define-fun |wrapper_n __ILA_I_en| ((state |wrapper_s|)) Bool (|wrapper#0| state))
; yosys-smt2-input __ILA_SO_v 4
; yosys-smt2-output __ILA_SO_v 4
; yosys-smt2-wire __ILA_SO_v 4
(define-fun |wrapper_n __ILA_SO_v| ((state |wrapper_s|)) (_ BitVec 4) (|wrapper#1| state))
; yosys-smt2-input __STARTED__ 1
(define-fun |wrapper_n __STARTED__| ((state |wrapper_s|)) Bool (|wrapper#2| state))
; yosys-smt2-input __START__ 1
(define-fun |wrapper_n __START__| ((state |wrapper_s|)) Bool (|wrapper#3| state))
; yosys-smt2-output __all_assert_wire__ 1
; yosys-smt2-wire __all_assert_wire__ 1
; yosys-smt2-cell opposite m1
(define-fun |wrapper#7| ((state |wrapper_s|)) Bool (= (|wrapper#4| state) #b0010)) ; $eq$/home/hongce/ila/ila-stable/test/unit-data/inv_syn/cnt2-cex/inv-syn/wrapper.v:42$1_Y
(define-fun |wrapper#8| ((state |wrapper_s|)) Bool (= (|wrapper#5| state) #b0010)) ; $eq$/home/hongce/ila/ila-stable/test/unit-data/inv_syn/cnt2-cex/inv-syn/wrapper.v:43$3_Y
(define-fun |wrapper#9| ((state |wrapper_s|)) Bool (and (or  (|wrapper#7| state) false) (or  (|wrapper#8| state) false))) ; $logic_and$/home/hongce/ila/ila-stable/test/unit-data/inv_syn/cnt2-cex/inv-syn/wrapper.v:43$4_Y
(define-fun |wrapper#10| ((state |wrapper_s|)) (_ BitVec 1) (bvnot (ite (|wrapper#9| state) #b1 #b0))) ; \cex_nonreachable_assert__p0__
(define-fun |wrapper_n __all_assert_wire__| ((state |wrapper_s|)) Bool (= ((_ extract 0 0) (|wrapper#10| state)) #b1))
; yosys-smt2-output cex_nonreachable_assert__p0__ 1
; yosys-smt2-wire cex_nonreachable_assert__p0__ 1
(define-fun |wrapper_n cex_nonreachable_assert__p0__| ((state |wrapper_s|)) Bool (= ((_ extract 0 0) (|wrapper#10| state)) #b1))
; yosys-smt2-input clk 1
; yosys-smt2-clock clk posedge
(define-fun |wrapper_n clk| ((state |wrapper_s|)) Bool (|wrapper#11| state))
; yosys-smt2-output m1__DOT__imp 4
; yosys-smt2-wire m1__DOT__imp 4
(define-fun |wrapper_n m1__DOT__imp| ((state |wrapper_s|)) (_ BitVec 4) (|wrapper#4| state))
; yosys-smt2-output m1__DOT__v 4
; yosys-smt2-wire m1__DOT__v 4
(define-fun |wrapper_n m1__DOT__v| ((state |wrapper_s|)) (_ BitVec 4) (|wrapper#5| state))
; yosys-smt2-output out 4
; yosys-smt2-wire out 4
(define-fun |wrapper_n out| ((state |wrapper_s|)) (_ BitVec 4) (|wrapper#6| state))
; yosys-smt2-input rst 1
(define-fun |wrapper_n rst| ((state |wrapper_s|)) Bool (|wrapper#12| state))
; yosys-smt2-assert 0 /home/hongce/ila/ila-stable/test/unit-data/inv_syn/cnt2-cex/inv-syn/wrapper.v:53
(define-fun |wrapper_a 0| ((state |wrapper_s|)) Bool (or (= ((_ extract 0 0) (|wrapper#10| state)) #b1) (not true))) ; $assert$/home/hongce/ila/ila-stable/test/unit-data/inv_syn/cnt2-cex/inv-syn/wrapper.v:53$6
(define-fun |wrapper_a| ((state |wrapper_s|)) Bool (and
  (|wrapper_a 0| state)
  (|opposite_a| (|wrapper_h m1| state))
))
(define-fun |wrapper_u| ((state |wrapper_s|)) Bool 
  (|opposite_u| (|wrapper_h m1| state))
)
(define-fun |wrapper_i| ((state |wrapper_s|)) Bool 
  (|opposite_i| (|wrapper_h m1| state))
)
(define-fun |wrapper_h| ((state |wrapper_s|)) Bool (and
  (= (|wrapper_is| state) (|opposite_is| (|wrapper_h m1| state)))
  (= (|wrapper#11| state) (|opposite_n clk| (|wrapper_h m1| state))) ; opposite.clk
  (= (|wrapper#0| state) (|opposite_n en| (|wrapper_h m1| state))) ; opposite.en
  (= (|wrapper#4| state) (|opposite_n m1__DOT__imp| (|wrapper_h m1| state))) ; opposite.m1__DOT__imp
  (= (|wrapper#5| state) (|opposite_n m1__DOT__v| (|wrapper_h m1| state))) ; opposite.m1__DOT__v
  (= (|wrapper#6| state) (|opposite_n out| (|wrapper_h m1| state))) ; opposite.out
  (= (|wrapper#12| state) (|opposite_n rst| (|wrapper_h m1| state))) ; opposite.rst
  (|opposite_h| (|wrapper_h m1| state))
))
(define-fun |wrapper_t| ((state |wrapper_s|) (next_state |wrapper_s|)) Bool 
  (|opposite_t| (|wrapper_h m1| state) (|wrapper_h m1| next_state))
) ; end of module wrapper
; yosys-smt2-topmod wrapper
; end of yosys output
