<?xml version="1.0" encoding="UTF-8"?>
<RootFolder label="COREGEN" treetype="folder" language="COREGEN">
	<Folder label="VERILOG Component Instantiation" treetype="folder">
		<Template label="ila" treetype="template">
 
 
// The following must be inserted into your Verilog file for this
// core to be instantiated. Change the instance name and port connections
// (in parentheses) to your own signal names.
 
ila instance_name (
    .CONTROL(CONTROL),
    .CLK(CLK),
    .TRIG0(TRIG0)
);

 
		</Template>
		<Template label="icon" treetype="template">
 
 
// The following must be inserted into your Verilog file for this
// core to be instantiated. Change the instance name and port connections
// (in parentheses) to your own signal names.
 
icon instance_name (
    .CONTROL0(CONTROL0)
);

 
		</Template>
		<Template label="fifo_xlnx_2Kx36_2clk" treetype="template">
 
 
// The following must be inserted into your Verilog file for this
// core to be instantiated. Change the instance name and port connections
// (in parentheses) to your own signal names.
 
fifo_xlnx_2Kx36_2clk YourInstanceName (
    .din(din), // Bus [35 : 0] 
    .rd_clk(rd_clk),
    .rd_en(rd_en),
    .rst(rst),
    .wr_clk(wr_clk),
    .wr_en(wr_en),
    .dout(dout), // Bus [35 : 0] 
    .empty(empty),
    .full(full),
    .rd_data_count(rd_data_count), // Bus [11 : 0] 
    .wr_data_count(wr_data_count)); // Bus [11 : 0] 

 
		</Template>
		<Template label="fifo_xlnx_512x36_2clk" treetype="template">
 
 
// The following must be inserted into your Verilog file for this
// core to be instantiated. Change the instance name and port connections
// (in parentheses) to your own signal names.
 
fifo_xlnx_512x36_2clk YourInstanceName (
    .din(din), // Bus [35 : 0] 
    .rd_clk(rd_clk),
    .rd_en(rd_en),
    .rst(rst),
    .wr_clk(wr_clk),
    .wr_en(wr_en),
    .dout(dout), // Bus [35 : 0] 
    .empty(empty),
    .full(full),
    .rd_data_count(rd_data_count), // Bus [9 : 0] 
    .wr_data_count(wr_data_count)); // Bus [9 : 0] 

 
		</Template>
		<Template label="fifo_xlnx_64x36_2clk" treetype="template">
 
 
// The following must be inserted into your Verilog file for this
// core to be instantiated. Change the instance name and port connections
// (in parentheses) to your own signal names.
 
fifo_xlnx_64x36_2clk YourInstanceName (
    .din(din), // Bus [35 : 0] 
    .rd_clk(rd_clk),
    .rd_en(rd_en),
    .rst(rst),
    .wr_clk(wr_clk),
    .wr_en(wr_en),
    .dout(dout), // Bus [35 : 0] 
    .empty(empty),
    .full(full),
    .rd_data_count(rd_data_count), // Bus [6 : 0] 
    .wr_data_count(wr_data_count)); // Bus [6 : 0] 

 
		</Template>
		<Template label="fifo_xlnx_16x19_2clk" treetype="template">
 
 
// The following must be inserted into your Verilog file for this
// core to be instantiated. Change the instance name and port connections
// (in parentheses) to your own signal names.
 
fifo_xlnx_16x19_2clk YourInstanceName (
    .din(din), // Bus [18 : 0] 
    .rd_clk(rd_clk),
    .rd_en(rd_en),
    .rst(rst),
    .wr_clk(wr_clk),
    .wr_en(wr_en),
    .dout(dout), // Bus [18 : 0] 
    .empty(empty),
    .full(full),
    .rd_data_count(rd_data_count), // Bus [4 : 0] 
    .wr_data_count(wr_data_count)); // Bus [4 : 0] 

 
		</Template>
		<Template label="fifo_xlnx_16x40_2clk" treetype="template">
 
 
// The following must be inserted into your Verilog file for this
// core to be instantiated. Change the instance name and port connections
// (in parentheses) to your own signal names.
 
fifo_xlnx_16x40_2clk YourInstanceName (
    .din(din), // Bus [39 : 0] 
    .rd_clk(rd_clk),
    .rd_en(rd_en),
    .rst(rst),
    .wr_clk(wr_clk),
    .wr_en(wr_en),
    .dout(dout), // Bus [39 : 0] 
    .empty(empty),
    .full(full));

 
		</Template>
	</Folder>
	<Folder label="VHDL Component Instantiation" treetype="folder">
		<Template label="ila" treetype="template">
		</Template>
		<Template label="icon" treetype="template">
		</Template>
		<Template label="fifo_xlnx_2Kx36_2clk" treetype="template">
 
 
-- The following code must appear in the VHDL architecture header:
 
component fifo_xlnx_2Kx36_2clk
    port (
    din: IN std_logic_VECTOR(35 downto 0);
    rd_clk: IN std_logic;
    rd_en: IN std_logic;
    rst: IN std_logic;
    wr_clk: IN std_logic;
    wr_en: IN std_logic;
    dout: OUT std_logic_VECTOR(35 downto 0);
    empty: OUT std_logic;
    full: OUT std_logic;
    rd_data_count: OUT std_logic_VECTOR(11 downto 0);
    wr_data_count: OUT std_logic_VECTOR(11 downto 0));
end component;


 
-------------------------------------------------------------
 
-- The following code must appear in the VHDL architecture body.
-- Substitute your own instance name and net names.
 
your_instance_name : fifo_xlnx_2Kx36_2clk
        port map (
            din =&gt; din,
            rd_clk =&gt; rd_clk,
            rd_en =&gt; rd_en,
            rst =&gt; rst,
            wr_clk =&gt; wr_clk,
            wr_en =&gt; wr_en,
            dout =&gt; dout,
            empty =&gt; empty,
            full =&gt; full,
            rd_data_count =&gt; rd_data_count,
            wr_data_count =&gt; wr_data_count);
 
		</Template>
		<Template label="fifo_xlnx_512x36_2clk" treetype="template">
 
 
-- The following code must appear in the VHDL architecture header:
 
component fifo_xlnx_512x36_2clk
    port (
    din: IN std_logic_VECTOR(35 downto 0);
    rd_clk: IN std_logic;
    rd_en: IN std_logic;
    rst: IN std_logic;
    wr_clk: IN std_logic;
    wr_en: IN std_logic;
    dout: OUT std_logic_VECTOR(35 downto 0);
    empty: OUT std_logic;
    full: OUT std_logic;
    rd_data_count: OUT std_logic_VECTOR(8 downto 0);
    wr_data_count: OUT std_logic_VECTOR(8 downto 0));
end component;


 
-------------------------------------------------------------
 
-- The following code must appear in the VHDL architecture body.
-- Substitute your own instance name and net names.
 
your_instance_name : fifo_xlnx_512x36_2clk
        port map (
            din =&gt; din,
            rd_clk =&gt; rd_clk,
            rd_en =&gt; rd_en,
            rst =&gt; rst,
            wr_clk =&gt; wr_clk,
            wr_en =&gt; wr_en,
            dout =&gt; dout,
            empty =&gt; empty,
            full =&gt; full,
            rd_data_count =&gt; rd_data_count,
            wr_data_count =&gt; wr_data_count);
 
		</Template>
		<Template label="fifo_xlnx_64x36_2clk" treetype="template">
		</Template>
		<Template label="fifo_xlnx_16x19_2clk" treetype="template">
		</Template>
		<Template label="fifo_xlnx_16x40_2clk" treetype="template">
		</Template>
	</Folder>
</RootFolder>
