<pre>
<title>Title:         Figures</title><body>
<H1> <font color=red>  Title: </font>        Figures</H1>
<pre>
<A HREF="Fig.1.html#Fig.1-1">Fig.1-1</A>     Example Data Structure
<A HREF="Fig.2.html#Fig.2-1">Fig.2-1</A>     Two-Component Pointer
<A HREF="Fig.2.html#Fig.2-2">Fig.2-2</A>     Fundamental Data Types
<A HREF="Fig.2.html#Fig.2-3">Fig.2-3</A>     Bytes, Words, and Doublewords in Memory
<A HREF="Fig.2.html#Fig.2-4">Fig.2-4</A>     80386 Data Types
<A HREF="Fig.2.html#Fig.2-5">Fig.2-5</A>     80386 Applications Register Set
<A HREF="Fig.2.html#Fig.2-6">Fig.2-6</A>     Use of Memory Segmentation
<A HREF="Fig.2.html#Fig.2-7">Fig.2-7</A>     80386 Stack
<A HREF="Fig.2.html#Fig.2-8">Fig.2-8</A>     EFLAGS Register
<A HREF="Fig.2.html#Fig.2-9">Fig.2-9</A>     Instruction Pointer Register
<A HREF="Fig.2.html#Fig.2-10">Fig.2-10</A>    Effective Address Computation
<A HREF="Fig.3.html#Fig.3-1">Fig.3-1</A>     PUSH
<A HREF="Fig.3.html#Fig.3-2">Fig.3-2</A>     PUSHA
<A HREF="Fig.3.html#Fig.3-3">Fig.3-3</A>     POP
<A HREF="Fig.3.html#Fig.3-4">Fig.3-4</A>     POPA
<A HREF="Fig.3.html#Fig.3-5">Fig.3-5</A>     Sign Extension
<A HREF="Fig.3.html#Fig.3-6">Fig.3-6</A>     SAL and SHL
<A HREF="Fig.3.html#Fig.3-7">Fig.3-7</A>     SHR
<A HREF="Fig.3.html#Fig.3-8">Fig.3-8</A>     SAR
<A HREF="Fig.3.html#Fig.3-9">Fig.3-9</A>     Using SAR to Simulate IDIV
<A HREF="Fig.3.html#Fig.3-10">Fig.3-10</A>    Shift Left Double
<A HREF="Fig.3.html#Fig.3-11">Fig.3-11</A>    Shift Right Double
<A HREF="Fig.3.html#Fig.3-12">Fig.3-12</A>    ROL
<A HREF="Fig.3.html#Fig.3-13">Fig.3-13</A>    ROR
<A HREF="Fig.3.html#Fig.3-14">Fig.3-14</A>    RCL
<A HREF="Fig.3.html#Fig.3-15">Fig.3-15</A>    RCR
<A HREF="Fig.3.html#Fig.3-16">Fig.3-16</A>    Formal Definition of the ENTER Instruction
<A HREF="Fig.3.html#Fig.3-17">Fig.3-17</A>    Variable Access in Nested Procedures
<A HREF="Fig.3.html#Fig.3-18">Fig.3-18</A>    Stack Frame for MAIN at Level 1
<A HREF="Fig.3.html#Fig.3-19">Fig.3-19</A>    Stack Frame for Prooedure A
<A HREF="Fig.3.html#Fig.3-20">Fig.3-20</A>    Stack Frame for Procedure B at Level 3 Called from A
<A HREF="Fig.3.html#Fig.3-21">Fig.3-21</A>    Stack Frame for Procedure C at Level 3 Called from B
<A HREF="Fig.3.html#Fig.3-22">Fig.3-22</A>    LAHF and SAHF
<A HREF="Fig.3.html#Fig.3-23">Fig.3-23</A>    Flag Format for PUSHF and POPF
<A HREF="Fig.4.html#Fig.4-1">Fig.4-1</A>     Systems Flags of EFLAGS Register
<A HREF="Fig.4.html#Fig.4-2">Fig.4-2</A>     Control Registers
<A HREF="Fig.5.html#Fig.5-1">Fig.5-1</A>     Address Translation Overview
<A HREF="Fig.5.html#Fig.5-2">Fig.5-2</A>     Segment Translation
<A HREF="Fig.5.html#Fig.5-3">Fig.5-3</A>     General Segment-Descriptor Format
<A HREF="Fig.5.html#Fig.5-4">Fig.5-4</A>     Format of Not-Present Descriptor
<A HREF="Fig.5.html#Fig.5-5">Fig.5-5</A>     Descriptor Tables
<A HREF="Fig.5.html#Fig.5-6">Fig.5-6</A>     Format of a Selector
<A HREF="Fig.5.html#Fig.5-7">Fig.5-7</A>     Segment Registers
<A HREF="Fig.5.html#Fig.5-8">Fig.5-8</A>     Format of a Linear Address
<A HREF="Fig.5.html#Fig.5-9">Fig.5-9</A>     Page Translation
<A HREF="Fig.5.html#Fig.5-10">Fig.5-10</A>    Format of a Page Table Entry
<A HREF="Fig.5.html#Fig.5-11">Fig.5-11</A>    Invalid Page Table Entry
<A HREF="Fig.5.html#Fig.5-12">Fig.5-12</A>    80386 Addressing Mechanism
<A HREF="Fig.5.html#Fig.5-13">Fig.5-13</A>    Descriptor per Page Table
<A HREF="Fig.6.html#Fig.6-1">Fig.6-1</A>     Protection Fields of Segment Descriptors
<A HREF="Fig.6.html#Fig.6-2">Fig.6-2</A>     Levels of Privilege
<A HREF="Fig.6.html#Fig.6-3">Fig.6-3</A>     Privilege Check for Data Access
<A HREF="Fig.6.html#Fig.6-4">Fig.6-4</A>     Privilege Check for Control Transfer without Gate
<A HREF="Fig.6.html#Fig.6-5">Fig.6-5</A>     Format of 80386 Call Gate
<A HREF="Fig.6.html#Fig.6-6">Fig.6-6</A>     Indirect Transfer via Call Gate
<A HREF="Fig.6.html#Fig.6-7">Fig.6-7</A>     Privilege Check via Call Gate
<A HREF="Fig.6.html#Fig.6-8">Fig.6-8</A>     Initial Stack Pointers of TSS
<A HREF="Fig.6.html#Fig.6-9">Fig.6-9</A>     Stack Contents after an Interievel Call
<A HREF="Fig.6.html#Fig.6-10">Fig.6-10</A>    Protection Fields of Page Table Entries
<A HREF="Fig.7.html#Fig.7-1">Fig.7-1</A>     80386 32-Bit Task State Segment
<A HREF="Fig.7.html#Fig.7-2">Fig.7-2</A>     TSS Descriptor for 32-Bit TSS
<A HREF="Fig.7.html#Fig.7-3">Fig.7-3</A>     Task Register
<A HREF="Fig.7.html#Fig.7-4">Fig.7-4</A>     Task Gate Descriptor
<A HREF="Fig.7.html#Fig.7-5">Fig.7-5</A>     Task Gate Indirectly Identifies Task
<A HREF="Fig.7.html#Fig.7-6">Fig.7-6</A>     Partially-Overlapping Linear Spaces
<A HREF="Fig.8.html#Fig.8-1">Fig.8-1</A>     Memory-Mapped I/O
<A HREF="Fig.8.html#Fig.8-2">Fig.8-2</A>     I/O Address Bit Map
<A HREF="Fig.9.html#Fig.9-1">Fig.9-1</A>     IDT Register and Table
<A HREF="Fig.9.html#Fig.9-2">Fig.9-2</A>     Pseudo-Descriptor Format for LIDT and SIDT
<A HREF="Fig.9.html#Fig.9-3">Fig.9-3</A>     80386 IDT Gate Descriptors
<A HREF="Fig.9.html#Fig.9-4">Fig.9-4</A>     Interrupt Vectoring for Procedures
<A HREF="Fig.9.html#Fig.9-5">Fig.9-5</A>     Stack Layout after Exception of Interrupt
<A HREF="Fig.9.html#Fig.9-6">Fig.9-6</A>     Interrupt Vectoring for Tasks
<A HREF="Fig.9.html#Fig.9-7">Fig.9-7</A>     Error Code Format
<A HREF="Fig.9.html#Fig.9-8">Fig.9-8</A>     Page-Fault Error Code Format
<A HREF="Fig.9.html#Fig.9-9">Fig.9-9</A>     CR2 Format
<A HREF="Fig.10.html#Fig.10-1">Fig.10-1</A>    Contents of EDX after RESET
<A HREF="Fig.10.html#Fig.10-2">Fig.10-2</A>    Initial Contents of CR0
<A HREF="Fig.10.html#Fig.10-3">Fig.10-3</A>    TLB Structure
<A HREF="Fig.10.html#Fig.10-4">Fig.10-4</A>    Test Registers
<A HREF="Fig.12.html#Fig.12-1">Fig.12-1</A>    Debug Registers
<A HREF="Fig.14.html#Fig.14-1">Fig.14-1</A>    Real-Address Mode Address Formation
<A HREF="Fig.15.html#Fig.15-1">Fig.15-1</A>    V86 Mode Address Formation
<A HREF="Fig.15.html#Fig.15-2">Fig.15-2</A>    Entering and Leaving an 8086 Program
<A HREF="Fig.15.html#Fig.15-3">Fig.15-3</A>    PL 0 Stack after Interrupt in V86 Task
<A HREF="Fig.16.html#Fig.16-1">Fig.16-1</A>    Stack after Far 16-Bit and 32-Bit Calls
<A HREF="Fig.17.html#Fig.17-1">Fig.17-1</A>    80386 Instruction Format
<A HREF="Fig.17.html#Fig.17-2">Fig.17-2</A>    ModR/M and SIB Byte Formats
<A HREF="Fig.17.html#Fig.17-3">Fig.17-3</A>    Bit Offset for BIT[EAX, 21]
<A HREF="Fig.17.html#Fig.17-4">Fig.17-4</A>    Memory Bit Indexing
<A HREF="Fig.A.html#Fig.A-1">Fig.A-1</A> One-Byte Opcode Map I
<A HREF="Fig.A.html#Fig.A-2">Fig.A-2</A> One-Byte Opcode Map II
<A HREF="Fig.A.html#Fig.A-3">Fig.A-3</A> Two-Byte Opcode Map I
<A HREF="Fig.A.html#Fig.A-4">Fig.A-4</A> Two-Byte Opcode Map II
<A HREF="Fig.A.html#Fig.A-5">Fig.A-5</A> Opcodes determined by bits 5,4,3 of modR/M byte:
<A HREF="Fig.B.html#Fig.B-1">Fig.B-1</A>  Segment Descriptor Access Bytes
<A HREF="Fig.B.html#Fig.B-2">Fig.B-2</A>  Error Code Format (on the stack)
<A HREF="Fig.B.html#Fig.B-3">Fig.B-3</A>  Selector Fields
<A HREF="Fig.B.html#Fig.B-4">Fig.B-4</A>  Gate Descriptor Format
<A HREF="Fig.B.html#Fig.B-5">Fig.B-5</A>  Task State Segment and TSS Registers
<A HREF="Fig.B.html#Fig.B-6">Fig.B-6</A>  TSS Descriptor
<A HREF="Fig.B.html#Fig.B-7">Fig.B-7</A>  Task Gate Descriptor
<A HREF="Fig.B.html#Fig.B-8">Fig.B-8</A>  IDT Selector Error Code
<A HREF="Fig.B.html#Fig.B-10">Fig.B-10</A>  Trap/Interrupt Gate Descriptors
<A HREF="Fig.B.html#Fig.B-11">Fig.B-11</A> /n Instruction Byte Format
<A HREF="Fig.B.html#Fig.B-12">Fig.B-12</A> /r Instruction Byte Format
<A HREF="Table.html#Table">Table</A> B-1. ModRM Values
<A HREF="Table.html#Table">Table</A> B-3. Hexadecimal Values for the Access Rights Byte
