Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Jul 13 02:26:31 2024
| Host         : wht running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file processor_top_control_sets_placed.rpt
| Design       : processor_top
| Device       : xc7s50
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    19 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              43 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              20 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             281 |          122 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------------------+--------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                     Enable Signal                     |           Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------------------------+--------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | slc3/cpu/cpu_control/FSM_sequential_state[4]_i_1_n_0  | button_sync[0]/q_reg_0               |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | button_sync[0]/counter[0]_i_2__2_n_0                  | button_sync[0]/counter[0]_i_1__1_n_0 |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | button_sync[1]/counter[0]_i_2__1_n_0                  | button_sync[1]/counter[0]_i_1__0_n_0 |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | slc3/cpu/IR/data_q_reg[10]_0[0]                       | button_sync[0]/q_reg_0               |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | slc3/cpu/IR/E[0]                                      | button_sync[0]/q_reg_0               |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | slc3/cpu/IR/data_q_reg[9]_0[0]                        | button_sync[0]/q_reg_0               |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | slc3/cpu/IR/data_q_reg[10]_1[0]                       | button_sync[0]/q_reg_0               |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | slc3/cpu/IR/data_q_reg[11]_2[0]                       | button_sync[0]/q_reg_0               |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | slc3/cpu/IR/data_q_reg[11]_1[0]                       | button_sync[0]/q_reg_0               |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | slc3/cpu/IR/data_q_reg[11]_0[0]                       | button_sync[0]/q_reg_0               |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | slc3/cpu/IR/data_q_reg[9]_2[0]                        | button_sync[0]/q_reg_0               |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | mem_subsystem/init_ram/sel                            | button_sync[0]/q_reg_0               |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | slc3/cpu/cpu_control/E[0]                             | button_sync[0]/q_reg_0               |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG | slc3/cpu/cpu_control/FSM_sequential_state_reg[3]_1[0] | button_sync[0]/q_reg_0               |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | slc3/cpu/cpu_control/FSM_sequential_state_reg[4]_3[0] | button_sync[0]/q_reg_0               |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | slc3/cpu/cpu_control/FSM_sequential_state_reg[4]_5[0] | button_sync[0]/q_reg_0               |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | button_sync[2]/sel                                    | button_sync[2]/counter[0]_i_1_n_0    |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG |                                                       | button_sync[0]/q_reg_0               |                8 |             20 |         2.50 |
|  clk_IBUF_BUFG | slc3/cpu/cpu_control/FSM_sequential_state_reg[0]_1[0] | button_sync[0]/q_reg_0               |               14 |             20 |         1.43 |
|  clk_IBUF_BUFG |                                                       |                                      |               16 |             43 |         2.69 |
+----------------+-------------------------------------------------------+--------------------------------------+------------------+----------------+--------------+


