// Seed: 4070732634
module module_0 (
    input wand id_0,
    input supply0 id_1,
    output wand id_2,
    output wor id_3,
    input wand id_4,
    output tri1 id_5,
    input uwire id_6,
    input tri1 id_7,
    output tri id_8
);
  assign id_8 = id_6;
  uwire id_10;
  wire id_11, id_12;
  uwire id_13;
  id_14(
      1, 1
  );
  tri id_15 = 1;
  id_16(
      .id_0(1 ? 1 - id_10 + id_5 : id_13 ? id_7 : 1),
      .id_1(1),
      .id_2(id_13),
      .id_3(1),
      .id_4(1 ? id_8 : (id_2)),
      .id_5(1),
      .id_6(id_1),
      .id_7(1),
      .id_8(1'b0)
  );
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1,
    output uwire id_2
);
  assign id_0 = 1;
  wand id_4 = id_4, id_5;
  supply0 id_6, id_7, id_8 = id_4;
  assign id_7 = {1{id_1}};
  assign id_0 = 1 ^ 1;
  wire id_9;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_5,
      id_0,
      id_6,
      id_4,
      id_7,
      id_1,
      id_4
  );
  assign id_4 = 1'b0;
  wire id_10, id_11;
endmodule
