# system info test_ap102_led_tb on 2019.07.01.10:20:33
system_info:
name,value
DEVICE,10CL025YU256C8G
DEVICE_FAMILY,Cyclone 10 LP
GENERATION_ID,1561994432
#
#
# Files generated for test_ap102_led_tb on 2019.07.01.10:20:33
files:
filepath,kind,attributes,module,is_top
test_ap102_led/testbench/test_ap102_led_tb/simulation/test_ap102_led_tb.v,VERILOG,,test_ap102_led_tb,true
test_ap102_led/testbench/test_ap102_led_tb/simulation/submodules/test_ap102_led.v,VERILOG,,test_ap102_led,false
test_ap102_led/testbench/test_ap102_led_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_clock_source,false
test_ap102_led/testbench/test_ap102_led_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
test_ap102_led/testbench/test_ap102_led_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_reset_source,false
test_ap102_led/testbench/test_ap102_led_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
test_ap102_led/testbench/test_ap102_led_tb/simulation/submodules/ap102_component.v,VERILOG,,test_ap102_led_ap102_led_0,false
test_ap102_led/testbench/test_ap102_led_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_mm_master_bfm,false
test_ap102_led/testbench/test_ap102_led_tb/simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,altera_avalon_mm_master_bfm,false
test_ap102_led/testbench/test_ap102_led_tb/simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,altera_avalon_mm_master_bfm,false
test_ap102_led/testbench/test_ap102_led_tb/simulation/submodules/altera_avalon_mm_master_bfm.sv,SYSTEM_VERILOG,,altera_avalon_mm_master_bfm,false
test_ap102_led/testbench/test_ap102_led_tb/simulation/submodules/test_ap102_led_mm_interconnect_0.v,VERILOG,,test_ap102_led_mm_interconnect_0,false
test_ap102_led/testbench/test_ap102_led_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
test_ap102_led/testbench/test_ap102_led_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
test_ap102_led/testbench/test_ap102_led_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
test_ap102_led/testbench/test_ap102_led_tb/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
test_ap102_led/testbench/test_ap102_led_tb/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
test_ap102_led/testbench/test_ap102_led_tb/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
test_ap102_led/testbench/test_ap102_led_tb/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
test_ap102_led/testbench/test_ap102_led_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
test_ap102_led/testbench/test_ap102_led_tb/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
test_ap102_led/testbench/test_ap102_led_tb/simulation/submodules/test_ap102_led_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,test_ap102_led_mm_interconnect_0_router,false
test_ap102_led/testbench/test_ap102_led_tb/simulation/submodules/test_ap102_led_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,test_ap102_led_mm_interconnect_0_router_001,false
test_ap102_led/testbench/test_ap102_led_tb/simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
test_ap102_led/testbench/test_ap102_led_tb/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
test_ap102_led/testbench/test_ap102_led_tb/simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
test_ap102_led/testbench/test_ap102_led_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
test_ap102_led/testbench/test_ap102_led_tb/simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
test_ap102_led/testbench/test_ap102_led_tb/simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
test_ap102_led/testbench/test_ap102_led_tb/simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
test_ap102_led/testbench/test_ap102_led_tb/simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
test_ap102_led/testbench/test_ap102_led_tb/simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
test_ap102_led/testbench/test_ap102_led_tb/simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
test_ap102_led/testbench/test_ap102_led_tb/simulation/submodules/test_ap102_led_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,test_ap102_led_mm_interconnect_0_cmd_demux,false
test_ap102_led/testbench/test_ap102_led_tb/simulation/submodules/test_ap102_led_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,test_ap102_led_mm_interconnect_0_cmd_mux,false
test_ap102_led/testbench/test_ap102_led_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,test_ap102_led_mm_interconnect_0_cmd_mux,false
test_ap102_led/testbench/test_ap102_led_tb/simulation/submodules/test_ap102_led_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,test_ap102_led_mm_interconnect_0_rsp_mux,false
test_ap102_led/testbench/test_ap102_led_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,test_ap102_led_mm_interconnect_0_rsp_mux,false
test_ap102_led/testbench/test_ap102_led_tb/simulation/submodules/test_ap102_led_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,test_ap102_led_mm_interconnect_0_avalon_st_adapter,false
test_ap102_led/testbench/test_ap102_led_tb/simulation/submodules/test_ap102_led_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,test_ap102_led_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
test_ap102_led_tb.test_ap102_led_inst,test_ap102_led
test_ap102_led_tb.test_ap102_led_inst.ap102_led_0,test_ap102_led_ap102_led_0
test_ap102_led_tb.test_ap102_led_inst.mm_master_bfm_0,altera_avalon_mm_master_bfm
test_ap102_led_tb.test_ap102_led_inst.mm_interconnect_0,test_ap102_led_mm_interconnect_0
test_ap102_led_tb.test_ap102_led_inst.mm_interconnect_0.mm_master_bfm_0_m0_translator,altera_merlin_master_translator
test_ap102_led_tb.test_ap102_led_inst.mm_interconnect_0.ap102_led_0_avs_s0_translator,altera_merlin_slave_translator
test_ap102_led_tb.test_ap102_led_inst.mm_interconnect_0.mm_master_bfm_0_m0_agent,altera_merlin_master_agent
test_ap102_led_tb.test_ap102_led_inst.mm_interconnect_0.ap102_led_0_avs_s0_agent,altera_merlin_slave_agent
test_ap102_led_tb.test_ap102_led_inst.mm_interconnect_0.ap102_led_0_avs_s0_agent_rsp_fifo,altera_avalon_sc_fifo
test_ap102_led_tb.test_ap102_led_inst.mm_interconnect_0.router,test_ap102_led_mm_interconnect_0_router
test_ap102_led_tb.test_ap102_led_inst.mm_interconnect_0.router_001,test_ap102_led_mm_interconnect_0_router_001
test_ap102_led_tb.test_ap102_led_inst.mm_interconnect_0.ap102_led_0_avs_s0_burst_adapter,altera_merlin_burst_adapter
test_ap102_led_tb.test_ap102_led_inst.mm_interconnect_0.cmd_demux,test_ap102_led_mm_interconnect_0_cmd_demux
test_ap102_led_tb.test_ap102_led_inst.mm_interconnect_0.rsp_demux,test_ap102_led_mm_interconnect_0_cmd_demux
test_ap102_led_tb.test_ap102_led_inst.mm_interconnect_0.cmd_mux,test_ap102_led_mm_interconnect_0_cmd_mux
test_ap102_led_tb.test_ap102_led_inst.mm_interconnect_0.rsp_mux,test_ap102_led_mm_interconnect_0_rsp_mux
test_ap102_led_tb.test_ap102_led_inst.mm_interconnect_0.avalon_st_adapter,test_ap102_led_mm_interconnect_0_avalon_st_adapter
test_ap102_led_tb.test_ap102_led_inst.mm_interconnect_0.avalon_st_adapter.error_adapter_0,test_ap102_led_mm_interconnect_0_avalon_st_adapter_error_adapter_0
test_ap102_led_tb.test_ap102_led_inst.rst_controller,altera_reset_controller
test_ap102_led_tb.test_ap102_led_inst_clk_bfm,altera_avalon_clock_source
test_ap102_led_tb.test_ap102_led_inst_reset_bfm,altera_avalon_reset_source
