INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Customizing IP...
Release 14.2 - Xilinx CORE Generator IP GUI Launcher P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Finished Customizing.
Generating IP...
WARNING:sim:89 - A core named <ila> already exists in the output directory.
   Output products for this core may be overwritten.
Configuring files for ila root...
Gathering HDL files for ila root...
Creating XST project for ila...
Creating XST script file for ila...
Creating XST instantiation file for ila...
Running XST for ila...
XST: HDL Compilation
XST: Design Hierarchy Analysis
XST: HDL Analysis
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
Not generating VHDL wrapper
Generating Verilog wrapper
Skipping VHDL instantiation template for ila...
Creating ISE instantiation template for ila...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'ila'...
Generating metadata file...
Generating ISE project...
XCO file found: ila.xco
XMDF file found: ila_xmdf.tcl
Adding
C:/Users/Kush/Documents/GitHub/forbidden_architecture/Top_level_Block_FPGA/chips
cope_modules/tmp/_cg/ila.asy -view all -origin_type imported
Adding
C:/Users/Kush/Documents/GitHub/forbidden_architecture/Top_level_Block_FPGA/chips
cope_modules/tmp/_cg/ila.ngc -view all -origin_type created
Checking file
"C:/Users/Kush/Documents/GitHub/forbidden_architecture/Top_level_Block_FPGA/chip
scope_modules/tmp/_cg/ila.ngc" for project device match ...
File
"C:/Users/Kush/Documents/GitHub/forbidden_architecture/Top_level_Block_FPGA/chip
scope_modules/tmp/_cg/ila.ngc" device information matches project device.
Adding
C:/Users/Kush/Documents/GitHub/forbidden_architecture/Top_level_Block_FPGA/chips
cope_modules/tmp/_cg/ila.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/Users/Kush/Documents/GitHub/forbidden_architecture/Top_level_Block_FPGA/c
   hipscope_modules/tmp/_cg/ila.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/Kush/Documents/GitHub/forbidden_architecture/Top_level_Block_FPGA/chips
cope_modules/tmp/_cg/ila.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/ila"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'ila'.
