<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p16" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_16{left:69px;bottom:1141px;letter-spacing:-0.15px;}
#t2_16{left:69px;bottom:68px;letter-spacing:-0.12px;}
#t3_16{left:95px;bottom:68px;letter-spacing:0.1px;}
#t4_16{left:824px;bottom:1112px;letter-spacing:0.13px;}
#t5_16{left:69px;bottom:1083px;letter-spacing:0.18px;word-spacing:0.01px;}
#t6_16{left:69px;bottom:1063px;letter-spacing:0.17px;word-spacing:0.01px;}
#t7_16{left:69px;bottom:1043px;letter-spacing:0.18px;}
#t8_16{left:69px;bottom:1028px;letter-spacing:-0.13px;}
#t9_16{left:124px;bottom:1028px;letter-spacing:-0.14px;word-spacing:0.01px;}
#ta_16{left:378px;bottom:1028px;letter-spacing:-0.05px;}
#tb_16{left:809px;bottom:1028px;letter-spacing:-0.17px;}
#tc_16{left:69px;bottom:1013px;letter-spacing:-0.13px;}
#td_16{left:124px;bottom:1013px;letter-spacing:-0.15px;word-spacing:0.01px;}
#te_16{left:234px;bottom:1013px;letter-spacing:-0.06px;}
#tf_16{left:809px;bottom:1013px;letter-spacing:-0.17px;}
#tg_16{left:69px;bottom:998px;letter-spacing:-0.12px;}
#th_16{left:142px;bottom:998px;letter-spacing:-0.13px;word-spacing:0.01px;}
#ti_16{left:354px;bottom:998px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#tj_16{left:809px;bottom:998px;letter-spacing:-0.17px;}
#tk_16{left:69px;bottom:982px;letter-spacing:-0.12px;}
#tl_16{left:142px;bottom:982px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tm_16{left:324px;bottom:982px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#tn_16{left:809px;bottom:982px;letter-spacing:-0.17px;}
#to_16{left:69px;bottom:967px;letter-spacing:-0.12px;}
#tp_16{left:142px;bottom:967px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tq_16{left:312px;bottom:967px;letter-spacing:-0.06px;}
#tr_16{left:809px;bottom:967px;letter-spacing:-0.17px;}
#ts_16{left:69px;bottom:952px;letter-spacing:-0.12px;}
#tt_16{left:142px;bottom:952px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tu_16{left:318px;bottom:952px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#tv_16{left:809px;bottom:952px;letter-spacing:-0.17px;}
#tw_16{left:69px;bottom:936px;letter-spacing:-0.13px;}
#tx_16{left:142px;bottom:936px;letter-spacing:-0.11px;}
#ty_16{left:312px;bottom:936px;letter-spacing:-0.06px;}
#tz_16{left:809px;bottom:936px;letter-spacing:-0.17px;}
#t10_16{left:69px;bottom:921px;letter-spacing:-0.12px;}
#t11_16{left:142px;bottom:921px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t12_16{left:384px;bottom:921px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t13_16{left:809px;bottom:921px;letter-spacing:-0.17px;}
#t14_16{left:69px;bottom:906px;letter-spacing:-0.13px;}
#t15_16{left:124px;bottom:906px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t16_16{left:246px;bottom:906px;letter-spacing:-0.06px;}
#t17_16{left:809px;bottom:906px;letter-spacing:-0.17px;}
#t18_16{left:69px;bottom:891px;letter-spacing:-0.12px;}
#t19_16{left:142px;bottom:891px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1a_16{left:396px;bottom:891px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t1b_16{left:809px;bottom:891px;letter-spacing:-0.17px;}
#t1c_16{left:69px;bottom:875px;letter-spacing:-0.12px;}
#t1d_16{left:161px;bottom:875px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1e_16{left:414px;bottom:875px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t1f_16{left:809px;bottom:875px;letter-spacing:-0.17px;}
#t1g_16{left:69px;bottom:860px;letter-spacing:-0.12px;}
#t1h_16{left:161px;bottom:860px;letter-spacing:-0.12px;}
#t1i_16{left:480px;bottom:860px;letter-spacing:-0.06px;}
#t1j_16{left:801px;bottom:860px;letter-spacing:-0.18px;}
#t1k_16{left:69px;bottom:845px;letter-spacing:-0.12px;}
#t1l_16{left:161px;bottom:845px;letter-spacing:-0.11px;}
#t1m_16{left:372px;bottom:845px;letter-spacing:-0.06px;}
#t1n_16{left:801px;bottom:845px;letter-spacing:-0.18px;}
#t1o_16{left:69px;bottom:829px;letter-spacing:-0.12px;}
#t1p_16{left:161px;bottom:829px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1q_16{left:348px;bottom:829px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t1r_16{left:801px;bottom:829px;letter-spacing:-0.18px;}
#t1s_16{left:69px;bottom:814px;letter-spacing:-0.12px;}
#t1t_16{left:161px;bottom:814px;letter-spacing:-0.12px;}
#t1u_16{left:354px;bottom:814px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t1v_16{left:801px;bottom:814px;letter-spacing:-0.18px;}
#t1w_16{left:69px;bottom:799px;letter-spacing:-0.12px;}
#t1x_16{left:161px;bottom:799px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1y_16{left:294px;bottom:799px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t1z_16{left:801px;bottom:799px;letter-spacing:-0.18px;}
#t20_16{left:69px;bottom:784px;letter-spacing:-0.12px;}
#t21_16{left:142px;bottom:784px;letter-spacing:-0.11px;}
#t22_16{left:420px;bottom:784px;letter-spacing:-0.06px;}
#t23_16{left:801px;bottom:784px;letter-spacing:-0.18px;}
#t24_16{left:69px;bottom:768px;letter-spacing:-0.12px;}
#t25_16{left:142px;bottom:768px;letter-spacing:-0.12px;}
#t26_16{left:648px;bottom:768px;letter-spacing:-0.06px;}
#t27_16{left:801px;bottom:768px;letter-spacing:-0.13px;}
#t28_16{left:69px;bottom:753px;letter-spacing:-0.13px;}
#t29_16{left:124px;bottom:753px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t2a_16{left:528px;bottom:753px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t2b_16{left:801px;bottom:753px;letter-spacing:-0.17px;}
#t2c_16{left:69px;bottom:738px;letter-spacing:-0.12px;}
#t2d_16{left:142px;bottom:738px;letter-spacing:-0.16px;word-spacing:0.02px;}
#t2e_16{left:270px;bottom:738px;letter-spacing:-0.05px;}
#t2f_16{left:801px;bottom:738px;letter-spacing:-0.18px;}
#t2g_16{left:69px;bottom:723px;letter-spacing:-0.12px;}
#t2h_16{left:142px;bottom:723px;letter-spacing:-0.11px;}
#t2i_16{left:426px;bottom:723px;letter-spacing:-0.06px;}
#t2j_16{left:801px;bottom:723px;letter-spacing:-0.18px;}
#t2k_16{left:69px;bottom:707px;letter-spacing:-0.12px;}
#t2l_16{left:142px;bottom:707px;letter-spacing:-0.12px;}
#t2m_16{left:312px;bottom:707px;letter-spacing:-0.06px;}
#t2n_16{left:801px;bottom:707px;letter-spacing:-0.18px;}
#t2o_16{left:69px;bottom:692px;letter-spacing:-0.13px;}
#t2p_16{left:142px;bottom:692px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2q_16{left:282px;bottom:692px;letter-spacing:-0.05px;}
#t2r_16{left:801px;bottom:692px;letter-spacing:-0.18px;}
#t2s_16{left:69px;bottom:677px;letter-spacing:-0.12px;}
#t2t_16{left:161px;bottom:677px;letter-spacing:-0.11px;}
#t2u_16{left:348px;bottom:677px;letter-spacing:-0.06px;}
#t2v_16{left:801px;bottom:677px;letter-spacing:-0.18px;}
#t2w_16{left:69px;bottom:661px;letter-spacing:-0.13px;}
#t2x_16{left:142px;bottom:661px;letter-spacing:-0.12px;}
#t2y_16{left:294px;bottom:661px;letter-spacing:-0.06px;}
#t2z_16{left:801px;bottom:661px;letter-spacing:-0.18px;}
#t30_16{left:69px;bottom:646px;letter-spacing:-0.12px;}
#t31_16{left:142px;bottom:646px;letter-spacing:-0.12px;}
#t32_16{left:372px;bottom:646px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t33_16{left:801px;bottom:646px;letter-spacing:-0.18px;}
#t34_16{left:69px;bottom:631px;letter-spacing:-0.12px;}
#t35_16{left:142px;bottom:631px;letter-spacing:-0.12px;}
#t36_16{left:426px;bottom:631px;letter-spacing:-0.06px;}
#t37_16{left:801px;bottom:631px;letter-spacing:-0.18px;}
#t38_16{left:69px;bottom:616px;letter-spacing:-0.13px;}
#t39_16{left:142px;bottom:616px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3a_16{left:210px;bottom:616px;letter-spacing:-0.06px;}
#t3b_16{left:801px;bottom:616px;letter-spacing:-0.18px;}
#t3c_16{left:69px;bottom:600px;letter-spacing:-0.12px;}
#t3d_16{left:161px;bottom:600px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3e_16{left:366px;bottom:600px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3f_16{left:801px;bottom:600px;letter-spacing:-0.18px;}
#t3g_16{left:69px;bottom:585px;letter-spacing:-0.11px;}
#t3h_16{left:161px;bottom:585px;letter-spacing:-0.12px;}
#t3i_16{left:348px;bottom:585px;letter-spacing:-0.06px;}
#t3j_16{left:801px;bottom:585px;letter-spacing:-0.18px;}
#t3k_16{left:69px;bottom:570px;letter-spacing:-0.12px;}
#t3l_16{left:161px;bottom:570px;letter-spacing:-0.11px;}
#t3m_16{left:450px;bottom:570px;letter-spacing:-0.06px;}
#t3n_16{left:801px;bottom:570px;letter-spacing:-0.18px;}
#t3o_16{left:69px;bottom:554px;letter-spacing:-0.13px;}
#t3p_16{left:142px;bottom:554px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3q_16{left:276px;bottom:554px;letter-spacing:-0.06px;}
#t3r_16{left:801px;bottom:554px;letter-spacing:-0.18px;}
#t3s_16{left:69px;bottom:539px;letter-spacing:-0.12px;}
#t3t_16{left:161px;bottom:539px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3u_16{left:366px;bottom:539px;letter-spacing:-0.06px;}
#t3v_16{left:801px;bottom:539px;letter-spacing:-0.18px;}
#t3w_16{left:69px;bottom:524px;letter-spacing:-0.12px;}
#t3x_16{left:161px;bottom:524px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3y_16{left:330px;bottom:524px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3z_16{left:801px;bottom:524px;letter-spacing:-0.18px;}
#t40_16{left:69px;bottom:509px;letter-spacing:-0.12px;}
#t41_16{left:161px;bottom:509px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t42_16{left:318px;bottom:509px;letter-spacing:-0.06px;}
#t43_16{left:801px;bottom:509px;letter-spacing:-0.18px;}
#t44_16{left:69px;bottom:493px;letter-spacing:-0.12px;}
#t45_16{left:161px;bottom:493px;letter-spacing:-0.12px;}
#t46_16{left:330px;bottom:493px;letter-spacing:-0.06px;word-spacing:-0.01px;}
#t47_16{left:801px;bottom:493px;letter-spacing:-0.18px;}
#t48_16{left:69px;bottom:478px;letter-spacing:-0.12px;}
#t49_16{left:161px;bottom:478px;letter-spacing:-0.12px;}
#t4a_16{left:396px;bottom:478px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t4b_16{left:801px;bottom:478px;letter-spacing:-0.18px;}
#t4c_16{left:69px;bottom:463px;letter-spacing:-0.12px;}
#t4d_16{left:124px;bottom:463px;letter-spacing:-0.08px;word-spacing:-0.05px;}
#t4e_16{left:69px;bottom:448px;letter-spacing:-0.13px;}
#t4f_16{left:142px;bottom:448px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4g_16{left:210px;bottom:448px;letter-spacing:-0.06px;}
#t4h_16{left:801px;bottom:448px;letter-spacing:-0.18px;}
#t4i_16{left:69px;bottom:432px;letter-spacing:-0.12px;}
#t4j_16{left:142px;bottom:432px;letter-spacing:-0.11px;}
#t4k_16{left:606px;bottom:432px;letter-spacing:-0.07px;word-spacing:0.01px;}
#t4l_16{left:801px;bottom:432px;letter-spacing:-0.12px;}
#t4m_16{left:69px;bottom:417px;letter-spacing:-0.13px;}
#t4n_16{left:124px;bottom:417px;letter-spacing:-0.14px;}
#t4o_16{left:124px;bottom:402px;letter-spacing:-0.16px;}
#t4p_16{left:252px;bottom:402px;letter-spacing:-0.06px;}
#t4q_16{left:801px;bottom:402px;letter-spacing:-0.17px;}
#t4r_16{left:69px;bottom:386px;letter-spacing:-0.13px;}
#t4s_16{left:124px;bottom:386px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4t_16{left:124px;bottom:371px;letter-spacing:-0.16px;}
#t4u_16{left:252px;bottom:371px;letter-spacing:-0.06px;}
#t4v_16{left:801px;bottom:371px;letter-spacing:-0.17px;}
#t4w_16{left:69px;bottom:356px;letter-spacing:-0.12px;}
#t4x_16{left:124px;bottom:356px;letter-spacing:-0.1px;word-spacing:-0.05px;}
#t4y_16{left:69px;bottom:341px;letter-spacing:-0.12px;}
#t4z_16{left:124px;bottom:341px;letter-spacing:-0.14px;}
#t50_16{left:124px;bottom:325px;letter-spacing:-0.16px;}
#t51_16{left:252px;bottom:325px;letter-spacing:-0.06px;}
#t52_16{left:801px;bottom:325px;letter-spacing:-0.17px;}
#t53_16{left:69px;bottom:310px;letter-spacing:-0.12px;}
#t54_16{left:142px;bottom:310px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t55_16{left:204px;bottom:310px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t56_16{left:801px;bottom:310px;letter-spacing:-0.18px;}
#t57_16{left:69px;bottom:295px;letter-spacing:-0.12px;}
#t58_16{left:142px;bottom:295px;letter-spacing:-0.12px;}
#t59_16{left:330px;bottom:295px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t5a_16{left:801px;bottom:295px;letter-spacing:-0.18px;}
#t5b_16{left:69px;bottom:279px;letter-spacing:-0.14px;}
#t5c_16{left:124px;bottom:279px;letter-spacing:-0.14px;}
#t5d_16{left:124px;bottom:264px;letter-spacing:-0.16px;}
#t5e_16{left:252px;bottom:264px;letter-spacing:-0.06px;}
#t5f_16{left:801px;bottom:264px;letter-spacing:-0.17px;}
#t5g_16{left:69px;bottom:249px;letter-spacing:-0.15px;}
#t5h_16{left:124px;bottom:249px;letter-spacing:-0.14px;}
#t5i_16{left:124px;bottom:234px;letter-spacing:-0.16px;}
#t5j_16{left:252px;bottom:234px;letter-spacing:-0.06px;}
#t5k_16{left:801px;bottom:234px;letter-spacing:-0.17px;}
#t5l_16{left:69px;bottom:218px;letter-spacing:-0.15px;}
#t5m_16{left:142px;bottom:218px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t5n_16{left:288px;bottom:218px;letter-spacing:-0.06px;}
#t5o_16{left:801px;bottom:218px;letter-spacing:-0.18px;}
#t5p_16{left:69px;bottom:203px;letter-spacing:-0.15px;}
#t5q_16{left:124px;bottom:203px;letter-spacing:-0.14px;}
#t5r_16{left:124px;bottom:188px;letter-spacing:-0.16px;}
#t5s_16{left:252px;bottom:188px;letter-spacing:-0.06px;}
#t5t_16{left:801px;bottom:188px;letter-spacing:-0.17px;}
#t5u_16{left:69px;bottom:172px;letter-spacing:-0.15px;}
#t5v_16{left:142px;bottom:172px;letter-spacing:-0.15px;word-spacing:0.02px;}
#t5w_16{left:282px;bottom:172px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t5x_16{left:801px;bottom:172px;letter-spacing:-0.18px;}
#t5y_16{left:69px;bottom:157px;letter-spacing:-0.15px;}
#t5z_16{left:142px;bottom:157px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t60_16{left:408px;bottom:157px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t61_16{left:801px;bottom:157px;letter-spacing:-0.18px;}
#t62_16{left:69px;bottom:142px;letter-spacing:-0.15px;}
#t63_16{left:142px;bottom:142px;letter-spacing:-0.12px;}
#t64_16{left:330px;bottom:142px;letter-spacing:-0.06px;}
#t65_16{left:801px;bottom:142px;letter-spacing:-0.18px;}
#t66_16{left:69px;bottom:127px;letter-spacing:-0.15px;}
#t67_16{left:124px;bottom:127px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t68_16{left:124px;bottom:111px;letter-spacing:-0.15px;}
#t69_16{left:258px;bottom:111px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t6a_16{left:801px;bottom:111px;letter-spacing:-0.17px;}

.s1_16{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;-webkit-text-stroke:0.3px #0860A8;text-stroke:0.3px #0860A8;}
.s2_16{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s3_16{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s4_16{font-size:12px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s5_16{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts16" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg16Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg16" style="-webkit-user-select: none;"><object width="935" height="1210" data="16/16.svg" type="image/svg+xml" id="pdf16" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_16" class="t s1_16">CONTENTS </span>
<span id="t2_16" class="t s2_16">xvi </span><span id="t3_16" class="t s3_16">Vol. 3A </span>
<span id="t4_16" class="t s4_16">PAGE </span>
<span id="t5_16" class="t s5_16">CHAPTER 18 </span>
<span id="t6_16" class="t s5_16">DEBUG, BRANCH PROFILE, TSC, AND INTEL® RESOURCE DIRECTOR TECHNOLOGY (INTEL® RDT) </span>
<span id="t7_16" class="t s5_16">FEATURES </span>
<span id="t8_16" class="t s2_16">18.1 </span><span id="t9_16" class="t s2_16">OVERVIEW OF DEBUG SUPPORT FACILITIES </span><span id="ta_16" class="t s2_16">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tb_16" class="t s2_16">18-1 </span>
<span id="tc_16" class="t s2_16">18.2 </span><span id="td_16" class="t s2_16">DEBUG REGISTERS </span><span id="te_16" class="t s2_16">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tf_16" class="t s2_16">18-2 </span>
<span id="tg_16" class="t s2_16">18.2.1 </span><span id="th_16" class="t s2_16">Debug Address Registers (DR0-DR3)</span><span id="ti_16" class="t s2_16">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tj_16" class="t s2_16">18-4 </span>
<span id="tk_16" class="t s2_16">18.2.2 </span><span id="tl_16" class="t s2_16">Debug Registers DR4 and DR5 </span><span id="tm_16" class="t s2_16">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tn_16" class="t s2_16">18-4 </span>
<span id="to_16" class="t s2_16">18.2.3 </span><span id="tp_16" class="t s2_16">Debug Status Register (DR6) </span><span id="tq_16" class="t s2_16">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tr_16" class="t s2_16">18-4 </span>
<span id="ts_16" class="t s2_16">18.2.4 </span><span id="tt_16" class="t s2_16">Debug Control Register (DR7) </span><span id="tu_16" class="t s2_16">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tv_16" class="t s2_16">18-4 </span>
<span id="tw_16" class="t s2_16">18.2.5 </span><span id="tx_16" class="t s2_16">Breakpoint Field Recognition </span><span id="ty_16" class="t s2_16">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tz_16" class="t s2_16">18-6 </span>
<span id="t10_16" class="t s2_16">18.2.6 </span><span id="t11_16" class="t s2_16">Debug Registers and Intel® 64 Processors </span><span id="t12_16" class="t s2_16">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t13_16" class="t s2_16">18-7 </span>
<span id="t14_16" class="t s2_16">18.3 </span><span id="t15_16" class="t s2_16">DEBUG EXCEPTIONS </span><span id="t16_16" class="t s2_16">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t17_16" class="t s2_16">18-7 </span>
<span id="t18_16" class="t s2_16">18.3.1 </span><span id="t19_16" class="t s2_16">Debug Exception (#DB)—Interrupt Vector 1 </span><span id="t1a_16" class="t s2_16">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1b_16" class="t s2_16">18-7 </span>
<span id="t1c_16" class="t s2_16">18.3.1.1 </span><span id="t1d_16" class="t s2_16">Instruction-Breakpoint Exception Condition </span><span id="t1e_16" class="t s2_16">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1f_16" class="t s2_16">18-9 </span>
<span id="t1g_16" class="t s2_16">18.3.1.2 </span><span id="t1h_16" class="t s2_16">Data Memory and I/O Breakpoint Exception Conditions </span><span id="t1i_16" class="t s2_16">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t1j_16" class="t s2_16">18-10 </span>
<span id="t1k_16" class="t s2_16">18.3.1.3 </span><span id="t1l_16" class="t s2_16">General-Detect Exception Condition </span><span id="t1m_16" class="t s2_16">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t1n_16" class="t s2_16">18-10 </span>
<span id="t1o_16" class="t s2_16">18.3.1.4 </span><span id="t1p_16" class="t s2_16">Single-Step Exception Condition </span><span id="t1q_16" class="t s2_16">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t1r_16" class="t s2_16">18-11 </span>
<span id="t1s_16" class="t s2_16">18.3.1.5 </span><span id="t1t_16" class="t s2_16">Task-Switch Exception Condition </span><span id="t1u_16" class="t s2_16">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t1v_16" class="t s2_16">18-11 </span>
<span id="t1w_16" class="t s2_16">18.3.1.6 </span><span id="t1x_16" class="t s2_16">OS Bus-Lock Detection </span><span id="t1y_16" class="t s2_16">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t1z_16" class="t s2_16">18-11 </span>
<span id="t20_16" class="t s2_16">18.3.2 </span><span id="t21_16" class="t s2_16">Breakpoint Exception (#BP)—Interrupt Vector 3</span><span id="t22_16" class="t s2_16">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t23_16" class="t s2_16">18-11 </span>
<span id="t24_16" class="t s2_16">18.3.3 </span><span id="t25_16" class="t s2_16">Debug Exceptions, Breakpoint Exceptions, and Restricted Transactional Memory (RTM) </span><span id="t26_16" class="t s2_16">. . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t27_16" class="t s2_16">18-12 </span>
<span id="t28_16" class="t s2_16">18.4 </span><span id="t29_16" class="t s2_16">LAST BRANCH, INTERRUPT, AND EXCEPTION RECORDING OVERVIEW </span><span id="t2a_16" class="t s2_16">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2b_16" class="t s2_16">18-12 </span>
<span id="t2c_16" class="t s2_16">18.4.1 </span><span id="t2d_16" class="t s2_16">IA32_DEBUGCTL MSR </span><span id="t2e_16" class="t s2_16">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t2f_16" class="t s2_16">18-13 </span>
<span id="t2g_16" class="t s2_16">18.4.2 </span><span id="t2h_16" class="t s2_16">Monitoring Branches, Exceptions, and Interrupts </span><span id="t2i_16" class="t s2_16">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t2j_16" class="t s2_16">18-14 </span>
<span id="t2k_16" class="t s2_16">18.4.3 </span><span id="t2l_16" class="t s2_16">Single-Stepping on Branches </span><span id="t2m_16" class="t s2_16">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t2n_16" class="t s2_16">18-14 </span>
<span id="t2o_16" class="t s2_16">18.4.4 </span><span id="t2p_16" class="t s2_16">Branch Trace Messages </span><span id="t2q_16" class="t s2_16">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t2r_16" class="t s2_16">18-15 </span>
<span id="t2s_16" class="t s2_16">18.4.4.1 </span><span id="t2t_16" class="t s2_16">Branch Trace Message Visibility </span><span id="t2u_16" class="t s2_16">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t2v_16" class="t s2_16">18-15 </span>
<span id="t2w_16" class="t s2_16">18.4.5 </span><span id="t2x_16" class="t s2_16">Branch Trace Store (BTS) </span><span id="t2y_16" class="t s2_16">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t2z_16" class="t s2_16">18-15 </span>
<span id="t30_16" class="t s2_16">18.4.6 </span><span id="t31_16" class="t s2_16">CPL-Qualified Branch Trace Mechanism </span><span id="t32_16" class="t s2_16">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t33_16" class="t s2_16">18-15 </span>
<span id="t34_16" class="t s2_16">18.4.7 </span><span id="t35_16" class="t s2_16">Freezing LBR and Performance Counters on PMI </span><span id="t36_16" class="t s2_16">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t37_16" class="t s2_16">18-15 </span>
<span id="t38_16" class="t s2_16">18.4.8 </span><span id="t39_16" class="t s2_16">LBR Stack </span><span id="t3a_16" class="t s2_16">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t3b_16" class="t s2_16">18-17 </span>
<span id="t3c_16" class="t s2_16">18.4.8.1 </span><span id="t3d_16" class="t s2_16">LBR Stack and Intel® 64 Processors </span><span id="t3e_16" class="t s2_16">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t3f_16" class="t s2_16">18-18 </span>
<span id="t3g_16" class="t s2_16">18.4.8.2 </span><span id="t3h_16" class="t s2_16">LBR Stack and IA-32 Processors </span><span id="t3i_16" class="t s2_16">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t3j_16" class="t s2_16">18-19 </span>
<span id="t3k_16" class="t s2_16">18.4.8.3 </span><span id="t3l_16" class="t s2_16">Last Exception Records and Intel 64 Architecture </span><span id="t3m_16" class="t s2_16">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t3n_16" class="t s2_16">18-19 </span>
<span id="t3o_16" class="t s2_16">18.4.9 </span><span id="t3p_16" class="t s2_16">BTS and DS Save Area </span><span id="t3q_16" class="t s2_16">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t3r_16" class="t s2_16">18-19 </span>
<span id="t3s_16" class="t s2_16">18.4.9.1 </span><span id="t3t_16" class="t s2_16">64 Bit Format of the DS Save Area </span><span id="t3u_16" class="t s2_16">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t3v_16" class="t s2_16">18-22 </span>
<span id="t3w_16" class="t s2_16">18.4.9.2 </span><span id="t3x_16" class="t s2_16">Setting Up the DS Save Area </span><span id="t3y_16" class="t s2_16">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t3z_16" class="t s2_16">18-24 </span>
<span id="t40_16" class="t s2_16">18.4.9.3 </span><span id="t41_16" class="t s2_16">Setting Up the BTS Buffer </span><span id="t42_16" class="t s2_16">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t43_16" class="t s2_16">18-25 </span>
<span id="t44_16" class="t s2_16">18.4.9.4 </span><span id="t45_16" class="t s2_16">Setting Up CPL-Qualified BTS</span><span id="t46_16" class="t s2_16">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t47_16" class="t s2_16">18-26 </span>
<span id="t48_16" class="t s2_16">18.4.9.5 </span><span id="t49_16" class="t s2_16">Writing the DS Interrupt Service Routine </span><span id="t4a_16" class="t s2_16">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t4b_16" class="t s2_16">18-26 </span>
<span id="t4c_16" class="t s2_16">18.5 </span><span id="t4d_16" class="t s2_16">LAST BRANCH, INTERRUPT, AND EXCEPTION RECORDING (INTEL® CORE™ 2 DUO AND INTEL ATOM® PROCESSORS) . . 18-27 </span>
<span id="t4e_16" class="t s2_16">18.5.1 </span><span id="t4f_16" class="t s2_16">LBR Stack </span><span id="t4g_16" class="t s2_16">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t4h_16" class="t s2_16">18-27 </span>
<span id="t4i_16" class="t s2_16">18.5.2 </span><span id="t4j_16" class="t s2_16">LBR Stack in Intel Atom® Processors based on the Silvermont Microarchitecture </span><span id="t4k_16" class="t s2_16">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t4l_16" class="t s2_16">18-28 </span>
<span id="t4m_16" class="t s2_16">18.6 </span><span id="t4n_16" class="t s2_16">LAST BRANCH, CALL STACK, INTERRUPT, AND EXCEPTION RECORDING FOR PROCESSORS BASED ON GOLDMONT </span>
<span id="t4o_16" class="t s2_16">MICROARCHITECTURE</span><span id="t4p_16" class="t s2_16">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4q_16" class="t s2_16">18-28 </span>
<span id="t4r_16" class="t s2_16">18.7 </span><span id="t4s_16" class="t s2_16">LAST BRANCH, CALL STACK, INTERRUPT, AND EXCEPTION RECORDING FOR PROCESSORS BASED ON GOLDMONT PLUS </span>
<span id="t4t_16" class="t s2_16">MICROARCHITECTURE</span><span id="t4u_16" class="t s2_16">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4v_16" class="t s2_16">18-29 </span>
<span id="t4w_16" class="t s2_16">18.8 </span><span id="t4x_16" class="t s2_16">LAST BRANCH, INTERRUPT, AND EXCEPTION RECORDING FOR INTEL® XEON PHI™ PROCESSOR 7200/5200/3200 . . . 18-29 </span>
<span id="t4y_16" class="t s2_16">18.9 </span><span id="t4z_16" class="t s2_16">LAST BRANCH, INTERRUPT, AND EXCEPTION RECORDING FOR PROCESSORS BASED ON NEHALEM </span>
<span id="t50_16" class="t s2_16">MICROARCHITECTURE</span><span id="t51_16" class="t s2_16">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t52_16" class="t s2_16">18-29 </span>
<span id="t53_16" class="t s2_16">18.9.1 </span><span id="t54_16" class="t s2_16">LBR Stack </span><span id="t55_16" class="t s2_16">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t56_16" class="t s2_16">18-30 </span>
<span id="t57_16" class="t s2_16">18.9.2 </span><span id="t58_16" class="t s2_16">Filtering of Last Branch Records </span><span id="t59_16" class="t s2_16">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t5a_16" class="t s2_16">18-31 </span>
<span id="t5b_16" class="t s2_16">18.10 </span><span id="t5c_16" class="t s2_16">LAST BRANCH, INTERRUPT, AND EXCEPTION RECORDING FOR PROCESSORS BASED ON SANDY BRIDGE </span>
<span id="t5d_16" class="t s2_16">MICROARCHITECTURE</span><span id="t5e_16" class="t s2_16">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5f_16" class="t s2_16">18-31 </span>
<span id="t5g_16" class="t s2_16">18.11 </span><span id="t5h_16" class="t s2_16">LAST BRANCH, CALL STACK, INTERRUPT, AND EXCEPTION RECORDING FOR PROCESSORS BASED ON HASWELL </span>
<span id="t5i_16" class="t s2_16">MICROARCHITECTURE</span><span id="t5j_16" class="t s2_16">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5k_16" class="t s2_16">18-32 </span>
<span id="t5l_16" class="t s2_16">18.11.1 </span><span id="t5m_16" class="t s2_16">LBR Stack Enhancement </span><span id="t5n_16" class="t s2_16">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t5o_16" class="t s2_16">18-33 </span>
<span id="t5p_16" class="t s2_16">18.12 </span><span id="t5q_16" class="t s2_16">LAST BRANCH, CALL STACK, INTERRUPT, AND EXCEPTION RECORDING FOR PROCESSORS BASED ON SKYLAKE </span>
<span id="t5r_16" class="t s2_16">MICROARCHITECTURE</span><span id="t5s_16" class="t s2_16">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5t_16" class="t s2_16">18-33 </span>
<span id="t5u_16" class="t s2_16">18.12.1 </span><span id="t5v_16" class="t s2_16">MSR_LBR_INFO_x MSR </span><span id="t5w_16" class="t s2_16">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t5x_16" class="t s2_16">18-34 </span>
<span id="t5y_16" class="t s2_16">18.12.2 </span><span id="t5z_16" class="t s2_16">Streamlined Freeze_LBRs_On_PMI Operation </span><span id="t60_16" class="t s2_16">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t61_16" class="t s2_16">18-34 </span>
<span id="t62_16" class="t s2_16">18.12.3 </span><span id="t63_16" class="t s2_16">LBR Behavior and Deep C-State </span><span id="t64_16" class="t s2_16">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .</span><span id="t65_16" class="t s2_16">18-35 </span>
<span id="t66_16" class="t s2_16">18.13 </span><span id="t67_16" class="t s2_16">LAST BRANCH, INTERRUPT, AND EXCEPTION RECORDING (PROCESSORS BASED ON INTEL NETBURST® </span>
<span id="t68_16" class="t s2_16">MICROARCHITECTURE) </span><span id="t69_16" class="t s2_16">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6a_16" class="t s2_16">18-35 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
