Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b000b444197c40c2bb6bda0e03a6c237 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot PartD_tb_func_impl xil_defaultlib.PartD_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2922] 'AutoRotate' expects 14 arguments [C:/Users/sstat/Documents/GitHub/Digital-Circuit-Lab/project_1/project_1.srcs/sim_4/new/PartD_tb.v:10]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
