GowinSynthesis start
Running parser ...
Analyzing Verilog file '/home/jeronimo/Documents/tang_projects/fpga_project/src/top_rxtx.v'
Compiling module 'usb_top'("/home/jeronimo/Documents/tang_projects/fpga_project/src/top_rxtx.v":1)
Compiling module 'uart_rx'("/home/jeronimo/Documents/tang_projects/fpga_project/src/top_rxtx.v":135)
Compiling module 'uart_tx'("/home/jeronimo/Documents/tang_projects/fpga_project/src/top_rxtx.v":49)
NOTE  (EX0101) : Current top module is "usb_top"
WARN  (EX0211) : The output port "led[5]" of module "usb_top" has no driver("/home/jeronimo/Documents/tang_projects/fpga_project/src/top_rxtx.v":5)
[5%] Running netlist conversion ...
WARN  (CV0003) : Output "led[5]" has undriven bits, assigning undriven bits to Z, simulation mismatch possible("/home/jeronimo/Documents/tang_projects/fpga_project/src/top_rxtx.v":5)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "/home/jeronimo/Documents/tang_projects/fpga_project/impl/gwsynthesis/fpga_project.vg" completed
[100%] Generate report file "/home/jeronimo/Documents/tang_projects/fpga_project/impl/gwsynthesis/fpga_project_syn.rpt.html" completed
GowinSynthesis finish
