
FollowLine.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006e88  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003b4  08007028  08007028  00017028  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080073dc  080073dc  000201d4  2**0
                  CONTENTS
  4 .ARM          00000000  080073dc  080073dc  000201d4  2**0
                  CONTENTS
  5 .preinit_array 00000000  080073dc  080073dc  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080073dc  080073dc  000173dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080073e0  080073e0  000173e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  080073e4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201d4  2**0
                  CONTENTS
 10 .bss          0000021c  200001d8  200001d8  000201d8  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  200003f4  200003f4  000201d8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 14 .debug_info   00009e84  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000018ca  00000000  00000000  0002a0cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000007b8  00000000  00000000  0002b998  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000005e0  00000000  00000000  0002c150  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000207b2  00000000  00000000  0002c730  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0000aa38  00000000  00000000  0004cee2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000c1dd3  00000000  00000000  0005791a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00002fb4  00000000  00000000  001196f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004f  00000000  00000000  0011c6a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d8 	.word	0x200001d8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007010 	.word	0x08007010

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001dc 	.word	0x200001dc
 80001dc:	08007010 	.word	0x08007010

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	b083      	sub	sp, #12
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	4603      	mov	r3, r0
 8000bc0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	db0b      	blt.n	8000be2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000bca:	79fb      	ldrb	r3, [r7, #7]
 8000bcc:	f003 021f 	and.w	r2, r3, #31
 8000bd0:	4907      	ldr	r1, [pc, #28]	; (8000bf0 <__NVIC_EnableIRQ+0x38>)
 8000bd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bd6:	095b      	lsrs	r3, r3, #5
 8000bd8:	2001      	movs	r0, #1
 8000bda:	fa00 f202 	lsl.w	r2, r0, r2
 8000bde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000be2:	bf00      	nop
 8000be4:	370c      	adds	r7, #12
 8000be6:	46bd      	mov	sp, r7
 8000be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop
 8000bf0:	e000e100 	.word	0xe000e100
 8000bf4:	00000000 	.word	0x00000000

08000bf8 <main>:
double PID_Controller(double current_value);
void PID_Controller_loop();


int main(void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	af00      	add	r7, sp, #0
  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bfc:	f000 ff2c 	bl	8001a58 <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 8000c00:	f000 fc9e 	bl	8001540 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c04:	f000 fd2a 	bl	800165c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000c08:	f000 fcf8 	bl	80015fc <MX_USART2_UART_Init>

  Pin_Config();
 8000c0c:	f000 f820 	bl	8000c50 <Pin_Config>
  Timer2_Config();
 8000c10:	f000 f87e 	bl	8000d10 <Timer2_Config>
  Timer3_Config();
 8000c14:	f000 f8c4 	bl	8000da0 <Timer3_Config>
  Timer4_Config();
 8000c18:	f000 f8f2 	bl	8000e00 <Timer4_Config>
  /* Infinite loop */
  while (1)
  {
	  if (distance > 15){
 8000c1c:	4b0a      	ldr	r3, [pc, #40]	; (8000c48 <main+0x50>)
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	2b0f      	cmp	r3, #15
 8000c22:	d907      	bls.n	8000c34 <main+0x3c>
		  pid_state = 0;
 8000c24:	4b09      	ldr	r3, [pc, #36]	; (8000c4c <main+0x54>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	601a      	str	r2, [r3, #0]
		  ReadInfrared(60);
 8000c2a:	ed9f 0b05 	vldr	d0, [pc, #20]	; 8000c40 <main+0x48>
 8000c2e:	f000 f92f 	bl	8000e90 <ReadInfrared>
 8000c32:	e7f3      	b.n	8000c1c <main+0x24>
	  }
	  else{
		  pid_state = 1;
 8000c34:	4b05      	ldr	r3, [pc, #20]	; (8000c4c <main+0x54>)
 8000c36:	2201      	movs	r2, #1
 8000c38:	601a      	str	r2, [r3, #0]
		  PID_Controller_loop();
 8000c3a:	f000 fbaf 	bl	800139c <PID_Controller_loop>
	  if (distance > 15){
 8000c3e:	e7ed      	b.n	8000c1c <main+0x24>
 8000c40:	00000000 	.word	0x00000000
 8000c44:	404e0000 	.word	0x404e0000
 8000c48:	2000027c 	.word	0x2000027c
 8000c4c:	2000028c 	.word	0x2000028c

08000c50 <Pin_Config>:
	  }
  }
}

//******************************************CONFIGURATION*************************************************
void Pin_Config(){
 8000c50:	b480      	push	{r7}
 8000c52:	af00      	add	r7, sp, #0
	//enabling clocks
	RCC->AHBENR |= RCC_AHBENR_GPIOAEN;	//Port A clock
 8000c54:	4b2c      	ldr	r3, [pc, #176]	; (8000d08 <Pin_Config+0xb8>)
 8000c56:	695b      	ldr	r3, [r3, #20]
 8000c58:	4a2b      	ldr	r2, [pc, #172]	; (8000d08 <Pin_Config+0xb8>)
 8000c5a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c5e:	6153      	str	r3, [r2, #20]
	RCC->AHBENR |= RCC_AHBENR_GPIOBEN;	//Port B clock
 8000c60:	4b29      	ldr	r3, [pc, #164]	; (8000d08 <Pin_Config+0xb8>)
 8000c62:	695b      	ldr	r3, [r3, #20]
 8000c64:	4a28      	ldr	r2, [pc, #160]	; (8000d08 <Pin_Config+0xb8>)
 8000c66:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c6a:	6153      	str	r3, [r2, #20]

	//setting MODER for PA1 and PA0 (alternating function) /servo motors
	GPIOA->MODER = (GPIOA->MODER & ~(GPIO_MODER_MODER1)) | (0b10 << GPIO_MODER_MODER1_Pos);
 8000c6c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	f023 030c 	bic.w	r3, r3, #12
 8000c76:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000c7a:	f043 0308 	orr.w	r3, r3, #8
 8000c7e:	6013      	str	r3, [r2, #0]
	GPIOA->MODER = (GPIOA->MODER & ~(GPIO_MODER_MODER0)) | (0b10 << GPIO_MODER_MODER0_Pos);
 8000c80:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	f023 0303 	bic.w	r3, r3, #3
 8000c8a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000c8e:	f043 0302 	orr.w	r3, r3, #2
 8000c92:	6013      	str	r3, [r2, #0]
	//setting MODER for PB5 and PB6 (alternation function) /timer I/O
	GPIOB->MODER = (GPIOB->MODER & ~(GPIO_MODER_MODER5)) | (0b10 << GPIO_MODER_MODER5_Pos);
 8000c94:	4b1d      	ldr	r3, [pc, #116]	; (8000d0c <Pin_Config+0xbc>)
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8000c9c:	4a1b      	ldr	r2, [pc, #108]	; (8000d0c <Pin_Config+0xbc>)
 8000c9e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000ca2:	6013      	str	r3, [r2, #0]
	GPIOB->MODER = (GPIOB->MODER & ~(GPIO_MODER_MODER6)) | (0b10 << GPIO_MODER_MODER6_Pos);
 8000ca4:	4b19      	ldr	r3, [pc, #100]	; (8000d0c <Pin_Config+0xbc>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000cac:	4a17      	ldr	r2, [pc, #92]	; (8000d0c <Pin_Config+0xbc>)
 8000cae:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000cb2:	6013      	str	r3, [r2, #0]

	//setting alternate function AF1 for GPIO PA1 and PA0
	GPIOA->AFR[0] = (GPIOA->AFR[0] & ~(GPIO_AFRL_AFRL1)) | (0b0001 << GPIO_AFRL_AFRL1_Pos);
 8000cb4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000cb8:	6a1b      	ldr	r3, [r3, #32]
 8000cba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000cbe:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000cc2:	f043 0310 	orr.w	r3, r3, #16
 8000cc6:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] = (GPIOA->AFR[0] & ~(GPIO_AFRL_AFRL0)) | (0b0001 << GPIO_AFRL_AFRL0_Pos);
 8000cc8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000ccc:	6a1b      	ldr	r3, [r3, #32]
 8000cce:	f023 030f 	bic.w	r3, r3, #15
 8000cd2:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000cd6:	f043 0301 	orr.w	r3, r3, #1
 8000cda:	6213      	str	r3, [r2, #32]
	//setting alternate function AF for GPIO PB5 and PB6
	GPIOB->AFR[0] = (GPIOB->AFR[0] & ~(GPIO_AFRL_AFRL5)) | (0b0010 << GPIO_AFRL_AFRL5_Pos);
 8000cdc:	4b0b      	ldr	r3, [pc, #44]	; (8000d0c <Pin_Config+0xbc>)
 8000cde:	6a1b      	ldr	r3, [r3, #32]
 8000ce0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8000ce4:	4a09      	ldr	r2, [pc, #36]	; (8000d0c <Pin_Config+0xbc>)
 8000ce6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000cea:	6213      	str	r3, [r2, #32]
	GPIOB->AFR[0] = (GPIOB->AFR[0] & ~(GPIO_AFRL_AFRL6)) | (0b0010 << GPIO_AFRL_AFRL6_Pos);
 8000cec:	4b07      	ldr	r3, [pc, #28]	; (8000d0c <Pin_Config+0xbc>)
 8000cee:	6a1b      	ldr	r3, [r3, #32]
 8000cf0:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8000cf4:	4a05      	ldr	r2, [pc, #20]	; (8000d0c <Pin_Config+0xbc>)
 8000cf6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000cfa:	6213      	str	r3, [r2, #32]
}
 8000cfc:	bf00      	nop
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d04:	4770      	bx	lr
 8000d06:	bf00      	nop
 8000d08:	40021000 	.word	0x40021000
 8000d0c:	48000400 	.word	0x48000400

08000d10 <Timer2_Config>:


void Timer2_Config(){
 8000d10:	b480      	push	{r7}
 8000d12:	af00      	add	r7, sp, #0
	//enable timer clock
	RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 8000d14:	4b21      	ldr	r3, [pc, #132]	; (8000d9c <Timer2_Config+0x8c>)
 8000d16:	69db      	ldr	r3, [r3, #28]
 8000d18:	4a20      	ldr	r2, [pc, #128]	; (8000d9c <Timer2_Config+0x8c>)
 8000d1a:	f043 0301 	orr.w	r3, r3, #1
 8000d1e:	61d3      	str	r3, [r2, #28]
	//set the PreScaler value.
	TIM2->PSC = 144;	//servo PSC
 8000d20:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000d24:	2290      	movs	r2, #144	; 0x90
 8000d26:	629a      	str	r2, [r3, #40]	; 0x28
	//set the auto reload register value.
	TIM2->ARR = 10000;	//servo ARR
 8000d28:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000d2c:	f242 7210 	movw	r2, #10000	; 0x2710
 8000d30:	62da      	str	r2, [r3, #44]	; 0x2c
	//reset the counter
	TIM2->CNT &= ~(TIM_CNT_CNT_Msk);
 8000d32:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000d36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d38:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	625a      	str	r2, [r3, #36]	; 0x24
	//enable counter
	TIM2->CR1 |= TIM_CR1_CEN;
 8000d40:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000d4a:	f043 0301 	orr.w	r3, r3, #1
 8000d4e:	6013      	str	r3, [r2, #0]
	//set the output compare mode (PWM)
	TIM2->CCMR1 |= (TIM_CCMR1_OC2M_1 | TIM_CCMR1_OC2M_2);
 8000d50:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000d54:	699b      	ldr	r3, [r3, #24]
 8000d56:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000d5a:	f443 43c0 	orr.w	r3, r3, #24576	; 0x6000
 8000d5e:	6193      	str	r3, [r2, #24]
	TIM2->CCMR1 |= (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2);
 8000d60:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000d64:	699b      	ldr	r3, [r3, #24]
 8000d66:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000d6a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8000d6e:	6193      	str	r3, [r2, #24]
	//enable the compare output channel
	TIM2->CCER |= TIM_CCER_CC2E;
 8000d70:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000d74:	6a1b      	ldr	r3, [r3, #32]
 8000d76:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000d7a:	f043 0310 	orr.w	r3, r3, #16
 8000d7e:	6213      	str	r3, [r2, #32]
	TIM2->CCER |= TIM_CCER_CC1E;
 8000d80:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000d84:	6a1b      	ldr	r3, [r3, #32]
 8000d86:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000d8a:	f043 0301 	orr.w	r3, r3, #1
 8000d8e:	6213      	str	r3, [r2, #32]
}
 8000d90:	bf00      	nop
 8000d92:	46bd      	mov	sp, r7
 8000d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d98:	4770      	bx	lr
 8000d9a:	bf00      	nop
 8000d9c:	40021000 	.word	0x40021000

08000da0 <Timer3_Config>:

void Timer3_Config(){
 8000da0:	b480      	push	{r7}
 8000da2:	af00      	add	r7, sp, #0
	// Enable the TIM3 peripheral clock
	RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 8000da4:	4b14      	ldr	r3, [pc, #80]	; (8000df8 <Timer3_Config+0x58>)
 8000da6:	69db      	ldr	r3, [r3, #28]
 8000da8:	4a13      	ldr	r2, [pc, #76]	; (8000df8 <Timer3_Config+0x58>)
 8000daa:	f043 0302 	orr.w	r3, r3, #2
 8000dae:	61d3      	str	r3, [r2, #28]
	// Configure TIM3 in PWM mode
	TIM3->PSC = 71;       // Prescaler set to 15
 8000db0:	4b12      	ldr	r3, [pc, #72]	; (8000dfc <Timer3_Config+0x5c>)
 8000db2:	2247      	movs	r2, #71	; 0x47
 8000db4:	629a      	str	r2, [r3, #40]	; 0x28
	TIM3->ARR = 0xFFFF;   // Auto-reload value (maximum value for 16-bit timer)
 8000db6:	4b11      	ldr	r3, [pc, #68]	; (8000dfc <Timer3_Config+0x5c>)
 8000db8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000dbc:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM3->CCR2 = 10;      // Set the capture/compare value for channel 2
 8000dbe:	4b0f      	ldr	r3, [pc, #60]	; (8000dfc <Timer3_Config+0x5c>)
 8000dc0:	220a      	movs	r2, #10
 8000dc2:	639a      	str	r2, [r3, #56]	; 0x38
	TIM3->CCMR1 |= TIM_CCMR1_OC2M_1 | TIM_CCMR1_OC2M_2;  // PWM mode 1
 8000dc4:	4b0d      	ldr	r3, [pc, #52]	; (8000dfc <Timer3_Config+0x5c>)
 8000dc6:	699b      	ldr	r3, [r3, #24]
 8000dc8:	4a0c      	ldr	r2, [pc, #48]	; (8000dfc <Timer3_Config+0x5c>)
 8000dca:	f443 43c0 	orr.w	r3, r3, #24576	; 0x6000
 8000dce:	6193      	str	r3, [r2, #24]
	TIM3->CCER |= TIM_CCER_CC2E;  // Enable capture/compare channel 2
 8000dd0:	4b0a      	ldr	r3, [pc, #40]	; (8000dfc <Timer3_Config+0x5c>)
 8000dd2:	6a1b      	ldr	r3, [r3, #32]
 8000dd4:	4a09      	ldr	r2, [pc, #36]	; (8000dfc <Timer3_Config+0x5c>)
 8000dd6:	f043 0310 	orr.w	r3, r3, #16
 8000dda:	6213      	str	r3, [r2, #32]
	TIM3->CNT = 0;	//reset the counter
 8000ddc:	4b07      	ldr	r3, [pc, #28]	; (8000dfc <Timer3_Config+0x5c>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	625a      	str	r2, [r3, #36]	; 0x24
	// Start the timer
	TIM3->CR1 |= TIM_CR1_CEN;
 8000de2:	4b06      	ldr	r3, [pc, #24]	; (8000dfc <Timer3_Config+0x5c>)
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	4a05      	ldr	r2, [pc, #20]	; (8000dfc <Timer3_Config+0x5c>)
 8000de8:	f043 0301 	orr.w	r3, r3, #1
 8000dec:	6013      	str	r3, [r2, #0]
}
 8000dee:	bf00      	nop
 8000df0:	46bd      	mov	sp, r7
 8000df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df6:	4770      	bx	lr
 8000df8:	40021000 	.word	0x40021000
 8000dfc:	40000400 	.word	0x40000400

08000e00 <Timer4_Config>:

void Timer4_Config(){
 8000e00:	b580      	push	{r7, lr}
 8000e02:	af00      	add	r7, sp, #0
	//1. enable timer 4 clocks
	RCC->APB1ENR |= RCC_APB1ENR_TIM4EN;
 8000e04:	4b1f      	ldr	r3, [pc, #124]	; (8000e84 <Timer4_Config+0x84>)
 8000e06:	69db      	ldr	r3, [r3, #28]
 8000e08:	4a1e      	ldr	r2, [pc, #120]	; (8000e84 <Timer4_Config+0x84>)
 8000e0a:	f043 0304 	orr.w	r3, r3, #4
 8000e0e:	61d3      	str	r3, [r2, #28]
	//2. set prescaler to bring clock to 1MHz
	TIM4->PSC = 71;
 8000e10:	4b1d      	ldr	r3, [pc, #116]	; (8000e88 <Timer4_Config+0x88>)
 8000e12:	2247      	movs	r2, #71	; 0x47
 8000e14:	629a      	str	r2, [r3, #40]	; 0x28
	//3. set ARR to maximum
	TIM4->ARR = 0xFFFF;
 8000e16:	4b1c      	ldr	r3, [pc, #112]	; (8000e88 <Timer4_Config+0x88>)
 8000e18:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000e1c:	62da      	str	r2, [r3, #44]	; 0x2c
	//4. set the mode of the timer (input)
	TIM4->CCMR1 |= TIM_CCMR1_CC1S_0;
 8000e1e:	4b1a      	ldr	r3, [pc, #104]	; (8000e88 <Timer4_Config+0x88>)
 8000e20:	699b      	ldr	r3, [r3, #24]
 8000e22:	4a19      	ldr	r2, [pc, #100]	; (8000e88 <Timer4_Config+0x88>)
 8000e24:	f043 0301 	orr.w	r3, r3, #1
 8000e28:	6193      	str	r3, [r2, #24]
	//5. set capture to rising and falling edge + enable channel
	TIM4->CCER |= (TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8000e2a:	4b17      	ldr	r3, [pc, #92]	; (8000e88 <Timer4_Config+0x88>)
 8000e2c:	6a1b      	ldr	r3, [r3, #32]
 8000e2e:	4a16      	ldr	r2, [pc, #88]	; (8000e88 <Timer4_Config+0x88>)
 8000e30:	f043 030a 	orr.w	r3, r3, #10
 8000e34:	6213      	str	r3, [r2, #32]
	TIM4->CCER |= TIM_CCER_CC1E;
 8000e36:	4b14      	ldr	r3, [pc, #80]	; (8000e88 <Timer4_Config+0x88>)
 8000e38:	6a1b      	ldr	r3, [r3, #32]
 8000e3a:	4a13      	ldr	r2, [pc, #76]	; (8000e88 <Timer4_Config+0x88>)
 8000e3c:	f043 0301 	orr.w	r3, r3, #1
 8000e40:	6213      	str	r3, [r2, #32]
	//5. set and enable the interrupt
	TIM4->DIER |= TIM_DIER_CC1IE;	//UIE
 8000e42:	4b11      	ldr	r3, [pc, #68]	; (8000e88 <Timer4_Config+0x88>)
 8000e44:	68db      	ldr	r3, [r3, #12]
 8000e46:	4a10      	ldr	r2, [pc, #64]	; (8000e88 <Timer4_Config+0x88>)
 8000e48:	f043 0302 	orr.w	r3, r3, #2
 8000e4c:	60d3      	str	r3, [r2, #12]
	NVIC_EnableIRQ(TIM4_IRQn);
 8000e4e:	201e      	movs	r0, #30
 8000e50:	f7ff feb2 	bl	8000bb8 <__NVIC_EnableIRQ>
	//clear interrupt flag
	TIM4->SR = ~(TIM_SR_CC1IF);
 8000e54:	4b0c      	ldr	r3, [pc, #48]	; (8000e88 <Timer4_Config+0x88>)
 8000e56:	f06f 0202 	mvn.w	r2, #2
 8000e5a:	611a      	str	r2, [r3, #16]
	//6. set filter duration to 0. (no filters)
	TIM4->CCMR1 &= ~(TIM_CCMR1_IC1F);
 8000e5c:	4b0a      	ldr	r3, [pc, #40]	; (8000e88 <Timer4_Config+0x88>)
 8000e5e:	699b      	ldr	r3, [r3, #24]
 8000e60:	4a09      	ldr	r2, [pc, #36]	; (8000e88 <Timer4_Config+0x88>)
 8000e62:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000e66:	6193      	str	r3, [r2, #24]
	//7. set the input prescaler to capture all transitions (no prescaler)
	TIM4->CCMR1 &= ~(TIM_CCMR1_IC1PSC);
 8000e68:	4b07      	ldr	r3, [pc, #28]	; (8000e88 <Timer4_Config+0x88>)
 8000e6a:	699b      	ldr	r3, [r3, #24]
 8000e6c:	4a06      	ldr	r2, [pc, #24]	; (8000e88 <Timer4_Config+0x88>)
 8000e6e:	f023 030c 	bic.w	r3, r3, #12
 8000e72:	6193      	str	r3, [r2, #24]
	//8. enable timer
	TIM4->CR1 |= TIM_CR1_CEN;
 8000e74:	4b04      	ldr	r3, [pc, #16]	; (8000e88 <Timer4_Config+0x88>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	4a03      	ldr	r2, [pc, #12]	; (8000e88 <Timer4_Config+0x88>)
 8000e7a:	f043 0301 	orr.w	r3, r3, #1
 8000e7e:	6013      	str	r3, [r2, #0]
}
 8000e80:	bf00      	nop
 8000e82:	bd80      	pop	{r7, pc}
 8000e84:	40021000 	.word	0x40021000
 8000e88:	40000800 	.word	0x40000800
 8000e8c:	00000000 	.word	0x00000000

08000e90 <ReadInfrared>:
	}
}


void ReadInfrared(double refined_value)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b088      	sub	sp, #32
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	ed87 0b00 	vstr	d0, [r7]
	int steerHardleft = (GPIOB->IDR & GPIO_IDR_10) == 0;
 8000e9a:	4bb9      	ldr	r3, [pc, #740]	; (8001180 <ReadInfrared+0x2f0>)
 8000e9c:	691b      	ldr	r3, [r3, #16]
 8000e9e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	bf0c      	ite	eq
 8000ea6:	2301      	moveq	r3, #1
 8000ea8:	2300      	movne	r3, #0
 8000eaa:	b2db      	uxtb	r3, r3
 8000eac:	61bb      	str	r3, [r7, #24]
	int steerMiddleLeft = (GPIOA->IDR & GPIO_IDR_8) == 0;
 8000eae:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000eb2:	691b      	ldr	r3, [r3, #16]
 8000eb4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	bf0c      	ite	eq
 8000ebc:	2301      	moveq	r3, #1
 8000ebe:	2300      	movne	r3, #0
 8000ec0:	b2db      	uxtb	r3, r3
 8000ec2:	617b      	str	r3, [r7, #20]
	int straight = (GPIOA->IDR & GPIO_IDR_10) == 0;
 8000ec4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000ec8:	691b      	ldr	r3, [r3, #16]
 8000eca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	bf0c      	ite	eq
 8000ed2:	2301      	moveq	r3, #1
 8000ed4:	2300      	movne	r3, #0
 8000ed6:	b2db      	uxtb	r3, r3
 8000ed8:	613b      	str	r3, [r7, #16]
	int steerMiddleRight = (GPIOB->IDR & GPIO_IDR_3) == 0;
 8000eda:	4ba9      	ldr	r3, [pc, #676]	; (8001180 <ReadInfrared+0x2f0>)
 8000edc:	691b      	ldr	r3, [r3, #16]
 8000ede:	f003 0308 	and.w	r3, r3, #8
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	bf0c      	ite	eq
 8000ee6:	2301      	moveq	r3, #1
 8000ee8:	2300      	movne	r3, #0
 8000eea:	b2db      	uxtb	r3, r3
 8000eec:	60fb      	str	r3, [r7, #12]
	int steerHardRight = (GPIOB->IDR & GPIO_IDR_4) == 0;
 8000eee:	4ba4      	ldr	r3, [pc, #656]	; (8001180 <ReadInfrared+0x2f0>)
 8000ef0:	691b      	ldr	r3, [r3, #16]
 8000ef2:	f003 0310 	and.w	r3, r3, #16
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	bf0c      	ite	eq
 8000efa:	2301      	moveq	r3, #1
 8000efc:	2300      	movne	r3, #0
 8000efe:	b2db      	uxtb	r3, r3
 8000f00:	60bb      	str	r3, [r7, #8]
	int motor_value;

	if(pid_state){
 8000f02:	4ba0      	ldr	r3, [pc, #640]	; (8001184 <ReadInfrared+0x2f4>)
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d006      	beq.n	8000f18 <ReadInfrared+0x88>
		motor_value = refined_value;
 8000f0a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000f0e:	f7ff fe2b 	bl	8000b68 <__aeabi_d2iz>
 8000f12:	4603      	mov	r3, r0
 8000f14:	61fb      	str	r3, [r7, #28]
 8000f16:	e001      	b.n	8000f1c <ReadInfrared+0x8c>
	}
	else{
		motor_value = 60;
 8000f18:	233c      	movs	r3, #60	; 0x3c
 8000f1a:	61fb      	str	r3, [r7, #28]
	}
	//orientation the ultrasonic is facing away from you
	//left most pin
	  if (steerHardleft && !steerMiddleLeft) {
 8000f1c:	69bb      	ldr	r3, [r7, #24]
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d022      	beq.n	8000f68 <ReadInfrared+0xd8>
 8000f22:	697b      	ldr	r3, [r7, #20]
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d11f      	bne.n	8000f68 <ReadInfrared+0xd8>
		Right_Wheel_Forward_Rotation((motor_value * 1.0));    //100% power
 8000f28:	69f8      	ldr	r0, [r7, #28]
 8000f2a:	f7ff fb03 	bl	8000534 <__aeabi_i2d>
 8000f2e:	4602      	mov	r2, r0
 8000f30:	460b      	mov	r3, r1
 8000f32:	4610      	mov	r0, r2
 8000f34:	4619      	mov	r1, r3
 8000f36:	f7ff fe17 	bl	8000b68 <__aeabi_d2iz>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	f000 fa87 	bl	8001450 <Right_Wheel_Forward_Rotation>
		Left_Wheel_Forward_Rotation((motor_value * 0.0));     //0% power
 8000f42:	69f8      	ldr	r0, [r7, #28]
 8000f44:	f7ff faf6 	bl	8000534 <__aeabi_i2d>
 8000f48:	f04f 0200 	mov.w	r2, #0
 8000f4c:	f04f 0300 	mov.w	r3, #0
 8000f50:	f7ff fb5a 	bl	8000608 <__aeabi_dmul>
 8000f54:	4602      	mov	r2, r0
 8000f56:	460b      	mov	r3, r1
 8000f58:	4610      	mov	r0, r2
 8000f5a:	4619      	mov	r1, r3
 8000f5c:	f7ff fe04 	bl	8000b68 <__aeabi_d2iz>
 8000f60:	4603      	mov	r3, r0
 8000f62:	4618      	mov	r0, r3
 8000f64:	f000 fa8f 	bl	8001486 <Left_Wheel_Forward_Rotation>
	  }
	  //pin left of the center pin
	  if (steerMiddleLeft && !steerHardleft) {
 8000f68:	697b      	ldr	r3, [r7, #20]
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d027      	beq.n	8000fbe <ReadInfrared+0x12e>
 8000f6e:	69bb      	ldr	r3, [r7, #24]
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d124      	bne.n	8000fbe <ReadInfrared+0x12e>
		Right_Wheel_Forward_Rotation((motor_value * 0.583));  //58.3% power
 8000f74:	69f8      	ldr	r0, [r7, #28]
 8000f76:	f7ff fadd 	bl	8000534 <__aeabi_i2d>
 8000f7a:	a379      	add	r3, pc, #484	; (adr r3, 8001160 <ReadInfrared+0x2d0>)
 8000f7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f80:	f7ff fb42 	bl	8000608 <__aeabi_dmul>
 8000f84:	4602      	mov	r2, r0
 8000f86:	460b      	mov	r3, r1
 8000f88:	4610      	mov	r0, r2
 8000f8a:	4619      	mov	r1, r3
 8000f8c:	f7ff fdec 	bl	8000b68 <__aeabi_d2iz>
 8000f90:	4603      	mov	r3, r0
 8000f92:	4618      	mov	r0, r3
 8000f94:	f000 fa5c 	bl	8001450 <Right_Wheel_Forward_Rotation>
		Left_Wheel_Forward_Rotation((motor_value * 0.0));     //0% power
 8000f98:	69f8      	ldr	r0, [r7, #28]
 8000f9a:	f7ff facb 	bl	8000534 <__aeabi_i2d>
 8000f9e:	f04f 0200 	mov.w	r2, #0
 8000fa2:	f04f 0300 	mov.w	r3, #0
 8000fa6:	f7ff fb2f 	bl	8000608 <__aeabi_dmul>
 8000faa:	4602      	mov	r2, r0
 8000fac:	460b      	mov	r3, r1
 8000fae:	4610      	mov	r0, r2
 8000fb0:	4619      	mov	r1, r3
 8000fb2:	f7ff fdd9 	bl	8000b68 <__aeabi_d2iz>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	4618      	mov	r0, r3
 8000fba:	f000 fa64 	bl	8001486 <Left_Wheel_Forward_Rotation>
	  }
	  if(steerMiddleLeft && steerHardleft)
 8000fbe:	697b      	ldr	r3, [r7, #20]
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d027      	beq.n	8001014 <ReadInfrared+0x184>
 8000fc4:	69bb      	ldr	r3, [r7, #24]
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d024      	beq.n	8001014 <ReadInfrared+0x184>
	  {
		Right_Wheel_Forward_Rotation((motor_value * 0.75));     //75% power
 8000fca:	69f8      	ldr	r0, [r7, #28]
 8000fcc:	f7ff fab2 	bl	8000534 <__aeabi_i2d>
 8000fd0:	f04f 0200 	mov.w	r2, #0
 8000fd4:	4b6c      	ldr	r3, [pc, #432]	; (8001188 <ReadInfrared+0x2f8>)
 8000fd6:	f7ff fb17 	bl	8000608 <__aeabi_dmul>
 8000fda:	4602      	mov	r2, r0
 8000fdc:	460b      	mov	r3, r1
 8000fde:	4610      	mov	r0, r2
 8000fe0:	4619      	mov	r1, r3
 8000fe2:	f7ff fdc1 	bl	8000b68 <__aeabi_d2iz>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	4618      	mov	r0, r3
 8000fea:	f000 fa31 	bl	8001450 <Right_Wheel_Forward_Rotation>
		Left_Wheel_Forward_Rotation((motor_value * 0.0));      //0% power
 8000fee:	69f8      	ldr	r0, [r7, #28]
 8000ff0:	f7ff faa0 	bl	8000534 <__aeabi_i2d>
 8000ff4:	f04f 0200 	mov.w	r2, #0
 8000ff8:	f04f 0300 	mov.w	r3, #0
 8000ffc:	f7ff fb04 	bl	8000608 <__aeabi_dmul>
 8001000:	4602      	mov	r2, r0
 8001002:	460b      	mov	r3, r1
 8001004:	4610      	mov	r0, r2
 8001006:	4619      	mov	r1, r3
 8001008:	f7ff fdae 	bl	8000b68 <__aeabi_d2iz>
 800100c:	4603      	mov	r3, r0
 800100e:	4618      	mov	r0, r3
 8001010:	f000 fa39 	bl	8001486 <Left_Wheel_Forward_Rotation>
	  }
	//middle pin
	  if (straight) {
 8001014:	693b      	ldr	r3, [r7, #16]
 8001016:	2b00      	cmp	r3, #0
 8001018:	d023      	beq.n	8001062 <ReadInfrared+0x1d2>
		Right_Wheel_Forward_Rotation((motor_value * 0.833));  //83.3% power
 800101a:	69f8      	ldr	r0, [r7, #28]
 800101c:	f7ff fa8a 	bl	8000534 <__aeabi_i2d>
 8001020:	a351      	add	r3, pc, #324	; (adr r3, 8001168 <ReadInfrared+0x2d8>)
 8001022:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001026:	f7ff faef 	bl	8000608 <__aeabi_dmul>
 800102a:	4602      	mov	r2, r0
 800102c:	460b      	mov	r3, r1
 800102e:	4610      	mov	r0, r2
 8001030:	4619      	mov	r1, r3
 8001032:	f7ff fd99 	bl	8000b68 <__aeabi_d2iz>
 8001036:	4603      	mov	r3, r0
 8001038:	4618      	mov	r0, r3
 800103a:	f000 fa09 	bl	8001450 <Right_Wheel_Forward_Rotation>
		Left_Wheel_Forward_Rotation((motor_value * 0.583));
 800103e:	69f8      	ldr	r0, [r7, #28]
 8001040:	f7ff fa78 	bl	8000534 <__aeabi_i2d>
 8001044:	a346      	add	r3, pc, #280	; (adr r3, 8001160 <ReadInfrared+0x2d0>)
 8001046:	e9d3 2300 	ldrd	r2, r3, [r3]
 800104a:	f7ff fadd 	bl	8000608 <__aeabi_dmul>
 800104e:	4602      	mov	r2, r0
 8001050:	460b      	mov	r3, r1
 8001052:	4610      	mov	r0, r2
 8001054:	4619      	mov	r1, r3
 8001056:	f7ff fd87 	bl	8000b68 <__aeabi_d2iz>
 800105a:	4603      	mov	r3, r0
 800105c:	4618      	mov	r0, r3
 800105e:	f000 fa12 	bl	8001486 <Left_Wheel_Forward_Rotation>
	  }
	//pin right of the center pin
	  if (steerMiddleRight && !steerHardRight) {
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	2b00      	cmp	r3, #0
 8001066:	d026      	beq.n	80010b6 <ReadInfrared+0x226>
 8001068:	68bb      	ldr	r3, [r7, #8]
 800106a:	2b00      	cmp	r3, #0
 800106c:	d123      	bne.n	80010b6 <ReadInfrared+0x226>
		Right_Wheel_Forward_Rotation((motor_value * 0.017));
 800106e:	69f8      	ldr	r0, [r7, #28]
 8001070:	f7ff fa60 	bl	8000534 <__aeabi_i2d>
 8001074:	a33e      	add	r3, pc, #248	; (adr r3, 8001170 <ReadInfrared+0x2e0>)
 8001076:	e9d3 2300 	ldrd	r2, r3, [r3]
 800107a:	f7ff fac5 	bl	8000608 <__aeabi_dmul>
 800107e:	4602      	mov	r2, r0
 8001080:	460b      	mov	r3, r1
 8001082:	4610      	mov	r0, r2
 8001084:	4619      	mov	r1, r3
 8001086:	f7ff fd6f 	bl	8000b68 <__aeabi_d2iz>
 800108a:	4603      	mov	r3, r0
 800108c:	4618      	mov	r0, r3
 800108e:	f000 f9df 	bl	8001450 <Right_Wheel_Forward_Rotation>
		Left_Wheel_Forward_Rotation((motor_value * 0.583));
 8001092:	69f8      	ldr	r0, [r7, #28]
 8001094:	f7ff fa4e 	bl	8000534 <__aeabi_i2d>
 8001098:	a331      	add	r3, pc, #196	; (adr r3, 8001160 <ReadInfrared+0x2d0>)
 800109a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800109e:	f7ff fab3 	bl	8000608 <__aeabi_dmul>
 80010a2:	4602      	mov	r2, r0
 80010a4:	460b      	mov	r3, r1
 80010a6:	4610      	mov	r0, r2
 80010a8:	4619      	mov	r1, r3
 80010aa:	f7ff fd5d 	bl	8000b68 <__aeabi_d2iz>
 80010ae:	4603      	mov	r3, r0
 80010b0:	4618      	mov	r0, r3
 80010b2:	f000 f9e8 	bl	8001486 <Left_Wheel_Forward_Rotation>
	  }
	  if (steerHardRight && !steerMiddleRight) {
 80010b6:	68bb      	ldr	r3, [r7, #8]
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d026      	beq.n	800110a <ReadInfrared+0x27a>
 80010bc:	68fb      	ldr	r3, [r7, #12]
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d123      	bne.n	800110a <ReadInfrared+0x27a>
		Right_Wheel_Forward_Rotation((motor_value * 0.017));
 80010c2:	69f8      	ldr	r0, [r7, #28]
 80010c4:	f7ff fa36 	bl	8000534 <__aeabi_i2d>
 80010c8:	a329      	add	r3, pc, #164	; (adr r3, 8001170 <ReadInfrared+0x2e0>)
 80010ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010ce:	f7ff fa9b 	bl	8000608 <__aeabi_dmul>
 80010d2:	4602      	mov	r2, r0
 80010d4:	460b      	mov	r3, r1
 80010d6:	4610      	mov	r0, r2
 80010d8:	4619      	mov	r1, r3
 80010da:	f7ff fd45 	bl	8000b68 <__aeabi_d2iz>
 80010de:	4603      	mov	r3, r0
 80010e0:	4618      	mov	r0, r3
 80010e2:	f000 f9b5 	bl	8001450 <Right_Wheel_Forward_Rotation>
		Left_Wheel_Forward_Rotation((motor_value * 0.917));
 80010e6:	69f8      	ldr	r0, [r7, #28]
 80010e8:	f7ff fa24 	bl	8000534 <__aeabi_i2d>
 80010ec:	a322      	add	r3, pc, #136	; (adr r3, 8001178 <ReadInfrared+0x2e8>)
 80010ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010f2:	f7ff fa89 	bl	8000608 <__aeabi_dmul>
 80010f6:	4602      	mov	r2, r0
 80010f8:	460b      	mov	r3, r1
 80010fa:	4610      	mov	r0, r2
 80010fc:	4619      	mov	r1, r3
 80010fe:	f7ff fd33 	bl	8000b68 <__aeabi_d2iz>
 8001102:	4603      	mov	r3, r0
 8001104:	4618      	mov	r0, r3
 8001106:	f000 f9be 	bl	8001486 <Left_Wheel_Forward_Rotation>
	  }
	  if(steerHardRight && steerMiddleRight)
 800110a:	68bb      	ldr	r3, [r7, #8]
 800110c:	2b00      	cmp	r3, #0
 800110e:	d021      	beq.n	8001154 <ReadInfrared+0x2c4>
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	2b00      	cmp	r3, #0
 8001114:	d01e      	beq.n	8001154 <ReadInfrared+0x2c4>
	  {
		Right_Wheel_Forward_Rotation((motor_value * 0.017));
 8001116:	69f8      	ldr	r0, [r7, #28]
 8001118:	f7ff fa0c 	bl	8000534 <__aeabi_i2d>
 800111c:	a314      	add	r3, pc, #80	; (adr r3, 8001170 <ReadInfrared+0x2e0>)
 800111e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001122:	f7ff fa71 	bl	8000608 <__aeabi_dmul>
 8001126:	4602      	mov	r2, r0
 8001128:	460b      	mov	r3, r1
 800112a:	4610      	mov	r0, r2
 800112c:	4619      	mov	r1, r3
 800112e:	f7ff fd1b 	bl	8000b68 <__aeabi_d2iz>
 8001132:	4603      	mov	r3, r0
 8001134:	4618      	mov	r0, r3
 8001136:	f000 f98b 	bl	8001450 <Right_Wheel_Forward_Rotation>
		Left_Wheel_Forward_Rotation((motor_value * 1.0));
 800113a:	69f8      	ldr	r0, [r7, #28]
 800113c:	f7ff f9fa 	bl	8000534 <__aeabi_i2d>
 8001140:	4602      	mov	r2, r0
 8001142:	460b      	mov	r3, r1
 8001144:	4610      	mov	r0, r2
 8001146:	4619      	mov	r1, r3
 8001148:	f7ff fd0e 	bl	8000b68 <__aeabi_d2iz>
 800114c:	4603      	mov	r3, r0
 800114e:	4618      	mov	r0, r3
 8001150:	f000 f999 	bl	8001486 <Left_Wheel_Forward_Rotation>
	  }
}
 8001154:	bf00      	nop
 8001156:	3720      	adds	r7, #32
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}
 800115c:	f3af 8000 	nop.w
 8001160:	9db22d0e 	.word	0x9db22d0e
 8001164:	3fe2a7ef 	.word	0x3fe2a7ef
 8001168:	9db22d0e 	.word	0x9db22d0e
 800116c:	3feaa7ef 	.word	0x3feaa7ef
 8001170:	b020c49c 	.word	0xb020c49c
 8001174:	3f916872 	.word	0x3f916872
 8001178:	624dd2f2 	.word	0x624dd2f2
 800117c:	3fed5810 	.word	0x3fed5810
 8001180:	48000400 	.word	0x48000400
 8001184:	2000028c 	.word	0x2000028c
 8001188:	3fe80000 	.word	0x3fe80000
 800118c:	00000000 	.word	0x00000000

08001190 <PID_Controller>:

//------------------------------------------PID---------------------------------------------------
double PID_Controller(double current_value){
 8001190:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001194:	b08f      	sub	sp, #60	; 0x3c
 8001196:	af02      	add	r7, sp, #8
 8001198:	ed87 0b00 	vstr	d0, [r7]
 800119c:	466b      	mov	r3, sp
 800119e:	461e      	mov	r6, r3
	//error variable
	double error = current_value - SETPOINT;
 80011a0:	f04f 0200 	mov.w	r2, #0
 80011a4:	4b78      	ldr	r3, [pc, #480]	; (8001388 <PID_Controller+0x1f8>)
 80011a6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80011aa:	f7ff f875 	bl	8000298 <__aeabi_dsub>
 80011ae:	4602      	mov	r2, r0
 80011b0:	460b      	mov	r3, r1
 80011b2:	e9c7 2308 	strd	r2, r3, [r7, #32]
	static double previous_error = 0;
	static double integral = 0;
	double derivative = 0;
 80011b6:	f04f 0200 	mov.w	r2, #0
 80011ba:	f04f 0300 	mov.w	r3, #0
 80011be:	e9c7 2306 	strd	r2, r3, [r7, #24]

	if (error == 0 || error > SETPOINT){
 80011c2:	f04f 0200 	mov.w	r2, #0
 80011c6:	f04f 0300 	mov.w	r3, #0
 80011ca:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80011ce:	f7ff fc83 	bl	8000ad8 <__aeabi_dcmpeq>
 80011d2:	4603      	mov	r3, r0
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d109      	bne.n	80011ec <PID_Controller+0x5c>
 80011d8:	f04f 0200 	mov.w	r2, #0
 80011dc:	4b6a      	ldr	r3, [pc, #424]	; (8001388 <PID_Controller+0x1f8>)
 80011de:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80011e2:	f7ff fca1 	bl	8000b28 <__aeabi_dcmpgt>
 80011e6:	4603      	mov	r3, r0
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d006      	beq.n	80011fa <PID_Controller+0x6a>
		integral = 0;
 80011ec:	4967      	ldr	r1, [pc, #412]	; (800138c <PID_Controller+0x1fc>)
 80011ee:	f04f 0200 	mov.w	r2, #0
 80011f2:	f04f 0300 	mov.w	r3, #0
 80011f6:	e9c1 2300 	strd	r2, r3, [r1]
	}

	//calculate integral and derivative
	integral = integral + error;
 80011fa:	4b64      	ldr	r3, [pc, #400]	; (800138c <PID_Controller+0x1fc>)
 80011fc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001200:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001204:	f7ff f84a 	bl	800029c <__adddf3>
 8001208:	4602      	mov	r2, r0
 800120a:	460b      	mov	r3, r1
 800120c:	495f      	ldr	r1, [pc, #380]	; (800138c <PID_Controller+0x1fc>)
 800120e:	e9c1 2300 	strd	r2, r3, [r1]
	derivative = error - previous_error;
 8001212:	4b5f      	ldr	r3, [pc, #380]	; (8001390 <PID_Controller+0x200>)
 8001214:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001218:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800121c:	f7ff f83c 	bl	8000298 <__aeabi_dsub>
 8001220:	4602      	mov	r2, r0
 8001222:	460b      	mov	r3, r1
 8001224:	e9c7 2306 	strd	r2, r3, [r7, #24]
	previous_error = error;
 8001228:	4959      	ldr	r1, [pc, #356]	; (8001390 <PID_Controller+0x200>)
 800122a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800122e:	e9c1 2300 	strd	r2, r3, [r1]

	//calculate output signal
	double output = (Kp * error) + (Ki * integral) + (Kd * derivative);	//improving beginners PID
 8001232:	a14f      	add	r1, pc, #316	; (adr r1, 8001370 <PID_Controller+0x1e0>)
 8001234:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001238:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800123c:	f7ff f9e4 	bl	8000608 <__aeabi_dmul>
 8001240:	4602      	mov	r2, r0
 8001242:	460b      	mov	r3, r1
 8001244:	4692      	mov	sl, r2
 8001246:	469b      	mov	fp, r3
 8001248:	a14b      	add	r1, pc, #300	; (adr r1, 8001378 <PID_Controller+0x1e8>)
 800124a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800124e:	4b4f      	ldr	r3, [pc, #316]	; (800138c <PID_Controller+0x1fc>)
 8001250:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001254:	f7ff f9d8 	bl	8000608 <__aeabi_dmul>
 8001258:	4602      	mov	r2, r0
 800125a:	460b      	mov	r3, r1
 800125c:	4650      	mov	r0, sl
 800125e:	4659      	mov	r1, fp
 8001260:	f7ff f81c 	bl	800029c <__adddf3>
 8001264:	4602      	mov	r2, r0
 8001266:	460b      	mov	r3, r1
 8001268:	4692      	mov	sl, r2
 800126a:	469b      	mov	fp, r3
 800126c:	a144      	add	r1, pc, #272	; (adr r1, 8001380 <PID_Controller+0x1f0>)
 800126e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001272:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001276:	f7ff f9c7 	bl	8000608 <__aeabi_dmul>
 800127a:	4602      	mov	r2, r0
 800127c:	460b      	mov	r3, r1
 800127e:	4650      	mov	r0, sl
 8001280:	4659      	mov	r1, fp
 8001282:	f7ff f80b 	bl	800029c <__adddf3>
 8001286:	4602      	mov	r2, r0
 8001288:	460b      	mov	r3, r1
 800128a:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

	if (output >= MAX_OUTPUT){
 800128e:	23c8      	movs	r3, #200	; 0xc8
 8001290:	4618      	mov	r0, r3
 8001292:	f7ff f94f 	bl	8000534 <__aeabi_i2d>
 8001296:	4602      	mov	r2, r0
 8001298:	460b      	mov	r3, r1
 800129a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800129e:	f7ff fc39 	bl	8000b14 <__aeabi_dcmpge>
 80012a2:	4603      	mov	r3, r0
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d007      	beq.n	80012b8 <PID_Controller+0x128>
		output = MAX_OUTPUT;
 80012a8:	23c8      	movs	r3, #200	; 0xc8
 80012aa:	4618      	mov	r0, r3
 80012ac:	f7ff f942 	bl	8000534 <__aeabi_i2d>
 80012b0:	4602      	mov	r2, r0
 80012b2:	460b      	mov	r3, r1
 80012b4:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	}

	const int MSGBUFSIZE = 80;
 80012b8:	2350      	movs	r3, #80	; 0x50
 80012ba:	617b      	str	r3, [r7, #20]
	char msgBuf[MSGBUFSIZE];
 80012bc:	697b      	ldr	r3, [r7, #20]
 80012be:	3b01      	subs	r3, #1
 80012c0:	613b      	str	r3, [r7, #16]
 80012c2:	697b      	ldr	r3, [r7, #20]
 80012c4:	2200      	movs	r2, #0
 80012c6:	4698      	mov	r8, r3
 80012c8:	4691      	mov	r9, r2
 80012ca:	f04f 0200 	mov.w	r2, #0
 80012ce:	f04f 0300 	mov.w	r3, #0
 80012d2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80012d6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80012da:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80012de:	697b      	ldr	r3, [r7, #20]
 80012e0:	2200      	movs	r2, #0
 80012e2:	461c      	mov	r4, r3
 80012e4:	4615      	mov	r5, r2
 80012e6:	f04f 0200 	mov.w	r2, #0
 80012ea:	f04f 0300 	mov.w	r3, #0
 80012ee:	00eb      	lsls	r3, r5, #3
 80012f0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80012f4:	00e2      	lsls	r2, r4, #3
 80012f6:	697b      	ldr	r3, [r7, #20]
 80012f8:	3307      	adds	r3, #7
 80012fa:	08db      	lsrs	r3, r3, #3
 80012fc:	00db      	lsls	r3, r3, #3
 80012fe:	ebad 0d03 	sub.w	sp, sp, r3
 8001302:	ab02      	add	r3, sp, #8
 8001304:	3300      	adds	r3, #0
 8001306:	60fb      	str	r3, [r7, #12]

	//output signal
	if(output < 0)
 8001308:	f04f 0200 	mov.w	r2, #0
 800130c:	f04f 0300 	mov.w	r3, #0
 8001310:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001314:	f7ff fbea 	bl	8000aec <__aeabi_dcmplt>
 8001318:	4603      	mov	r3, r0
 800131a:	2b00      	cmp	r3, #0
 800131c:	d005      	beq.n	800132a <PID_Controller+0x19a>
	{
		output = 0;
 800131e:	f04f 0200 	mov.w	r2, #0
 8001322:	f04f 0300 	mov.w	r3, #0
 8001326:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	}
	snprintf(msgBuf, MSGBUFSIZE, "%f\n", output);
 800132a:	6979      	ldr	r1, [r7, #20]
 800132c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001330:	e9cd 2300 	strd	r2, r3, [sp]
 8001334:	4a17      	ldr	r2, [pc, #92]	; (8001394 <PID_Controller+0x204>)
 8001336:	68f8      	ldr	r0, [r7, #12]
 8001338:	f003 fcfc 	bl	8004d34 <sniprintf>
	HAL_UART_Transmit(&huart2, (uint8_t *)msgBuf, strlen(msgBuf), HAL_MAX_DELAY);
 800133c:	68f8      	ldr	r0, [r7, #12]
 800133e:	f7fe ff9f 	bl	8000280 <strlen>
 8001342:	4603      	mov	r3, r0
 8001344:	b29a      	uxth	r2, r3
 8001346:	f04f 33ff 	mov.w	r3, #4294967295
 800134a:	68f9      	ldr	r1, [r7, #12]
 800134c:	4812      	ldr	r0, [pc, #72]	; (8001398 <PID_Controller+0x208>)
 800134e:	f002 fb67 	bl	8003a20 <HAL_UART_Transmit>
	return output;
 8001352:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001356:	46b5      	mov	sp, r6
 8001358:	ec43 2b17 	vmov	d7, r2, r3
}
 800135c:	eeb0 0a47 	vmov.f32	s0, s14
 8001360:	eef0 0a67 	vmov.f32	s1, s15
 8001364:	3734      	adds	r7, #52	; 0x34
 8001366:	46bd      	mov	sp, r7
 8001368:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800136c:	f3af 8000 	nop.w
 8001370:	66666666 	.word	0x66666666
 8001374:	3fe66666 	.word	0x3fe66666
 8001378:	3126e979 	.word	0x3126e979
 800137c:	3f7cac08 	.word	0x3f7cac08
 8001380:	9999999a 	.word	0x9999999a
 8001384:	3fb99999 	.word	0x3fb99999
 8001388:	40240000 	.word	0x40240000
 800138c:	20000290 	.word	0x20000290
 8001390:	20000298 	.word	0x20000298
 8001394:	0800702c 	.word	0x0800702c
 8001398:	200001f4 	.word	0x200001f4

0800139c <PID_Controller_loop>:

void PID_Controller_loop(){
 800139c:	b580      	push	{r7, lr}
 800139e:	b086      	sub	sp, #24
 80013a0:	af00      	add	r7, sp, #0
	double current_distance = distance;
 80013a2:	4b11      	ldr	r3, [pc, #68]	; (80013e8 <PID_Controller_loop+0x4c>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	4618      	mov	r0, r3
 80013a8:	f7ff f8b4 	bl	8000514 <__aeabi_ui2d>
 80013ac:	4602      	mov	r2, r0
 80013ae:	460b      	mov	r3, r1
 80013b0:	e9c7 2304 	strd	r2, r3, [r7, #16]

	//calculate and pass output_signal to actuator.
	double output_signal = PID_Controller(current_distance);
 80013b4:	ed97 0b04 	vldr	d0, [r7, #16]
 80013b8:	f7ff feea 	bl	8001190 <PID_Controller>
 80013bc:	ed87 0b02 	vstr	d0, [r7, #8]
	double refined_output = convert_output(output_signal);
 80013c0:	ed97 0b02 	vldr	d0, [r7, #8]
 80013c4:	f000 f82e 	bl	8001424 <convert_output>
 80013c8:	4603      	mov	r3, r0
 80013ca:	4618      	mov	r0, r3
 80013cc:	f7ff f8b2 	bl	8000534 <__aeabi_i2d>
 80013d0:	4602      	mov	r2, r0
 80013d2:	460b      	mov	r3, r1
 80013d4:	e9c7 2300 	strd	r2, r3, [r7]
	ReadInfrared(refined_output);
 80013d8:	ed97 0b00 	vldr	d0, [r7]
 80013dc:	f7ff fd58 	bl	8000e90 <ReadInfrared>
}
 80013e0:	bf00      	nop
 80013e2:	3718      	adds	r7, #24
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bd80      	pop	{r7, pc}
 80013e8:	2000027c 	.word	0x2000027c

080013ec <map>:
    GPIOB->MODER &= ~(GPIO_MODER_MODER3 | GPIO_MODER_MODER4 | GPIO_MODER_MODER10);
}
//******************************************LOGIC*************************************************

//------------------------------------------Wheels------------------------------------------------
long map(long x, long in_min, long in_max, long out_min, long out_max){
 80013ec:	b480      	push	{r7}
 80013ee:	b085      	sub	sp, #20
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	60f8      	str	r0, [r7, #12]
 80013f4:	60b9      	str	r1, [r7, #8]
 80013f6:	607a      	str	r2, [r7, #4]
 80013f8:	603b      	str	r3, [r7, #0]
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80013fa:	68fa      	ldr	r2, [r7, #12]
 80013fc:	68bb      	ldr	r3, [r7, #8]
 80013fe:	1ad3      	subs	r3, r2, r3
 8001400:	69b9      	ldr	r1, [r7, #24]
 8001402:	683a      	ldr	r2, [r7, #0]
 8001404:	1a8a      	subs	r2, r1, r2
 8001406:	fb03 f202 	mul.w	r2, r3, r2
 800140a:	6879      	ldr	r1, [r7, #4]
 800140c:	68bb      	ldr	r3, [r7, #8]
 800140e:	1acb      	subs	r3, r1, r3
 8001410:	fb92 f2f3 	sdiv	r2, r2, r3
 8001414:	683b      	ldr	r3, [r7, #0]
 8001416:	4413      	add	r3, r2
}
 8001418:	4618      	mov	r0, r3
 800141a:	3714      	adds	r7, #20
 800141c:	46bd      	mov	sp, r7
 800141e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001422:	4770      	bx	lr

08001424 <convert_output>:

int convert_output(double pid_output){
 8001424:	b580      	push	{r7, lr}
 8001426:	b086      	sub	sp, #24
 8001428:	af02      	add	r7, sp, #8
 800142a:	ed87 0b00 	vstr	d0, [r7]
    int percentage = map(pid_output, 0, 200, 0, 80);
 800142e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001432:	f7ff fb99 	bl	8000b68 <__aeabi_d2iz>
 8001436:	2350      	movs	r3, #80	; 0x50
 8001438:	9300      	str	r3, [sp, #0]
 800143a:	2300      	movs	r3, #0
 800143c:	22c8      	movs	r2, #200	; 0xc8
 800143e:	2100      	movs	r1, #0
 8001440:	f7ff ffd4 	bl	80013ec <map>
 8001444:	60f8      	str	r0, [r7, #12]
    return percentage;
 8001446:	68fb      	ldr	r3, [r7, #12]
}
 8001448:	4618      	mov	r0, r3
 800144a:	3710      	adds	r7, #16
 800144c:	46bd      	mov	sp, r7
 800144e:	bd80      	pop	{r7, pc}

08001450 <Right_Wheel_Forward_Rotation>:

void Right_Wheel_Forward_Rotation(int value) {
 8001450:	b580      	push	{r7, lr}
 8001452:	b084      	sub	sp, #16
 8001454:	af02      	add	r7, sp, #8
 8001456:	6078      	str	r0, [r7, #4]
	//values from the clockwise roation section in datasheet.
	value = map(value, 0, 100, 1470, 1280);
 8001458:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 800145c:	9300      	str	r3, [sp, #0]
 800145e:	f240 53be 	movw	r3, #1470	; 0x5be
 8001462:	2264      	movs	r2, #100	; 0x64
 8001464:	2100      	movs	r1, #0
 8001466:	6878      	ldr	r0, [r7, #4]
 8001468:	f7ff ffc0 	bl	80013ec <map>
 800146c:	6078      	str	r0, [r7, #4]
	TIM2->CCR1 = (value/2);
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	0fda      	lsrs	r2, r3, #31
 8001472:	4413      	add	r3, r2
 8001474:	105b      	asrs	r3, r3, #1
 8001476:	461a      	mov	r2, r3
 8001478:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800147c:	635a      	str	r2, [r3, #52]	; 0x34
}
 800147e:	bf00      	nop
 8001480:	3708      	adds	r7, #8
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}

08001486 <Left_Wheel_Forward_Rotation>:

void Left_Wheel_Forward_Rotation(int value){
 8001486:	b580      	push	{r7, lr}
 8001488:	b084      	sub	sp, #16
 800148a:	af02      	add	r7, sp, #8
 800148c:	6078      	str	r0, [r7, #4]
	//values from the counter clockwise roation section in datasheet.
	value = map(value, 0, 100, 1540, 1730);
 800148e:	f240 63c2 	movw	r3, #1730	; 0x6c2
 8001492:	9300      	str	r3, [sp, #0]
 8001494:	f240 6304 	movw	r3, #1540	; 0x604
 8001498:	2264      	movs	r2, #100	; 0x64
 800149a:	2100      	movs	r1, #0
 800149c:	6878      	ldr	r0, [r7, #4]
 800149e:	f7ff ffa5 	bl	80013ec <map>
 80014a2:	6078      	str	r0, [r7, #4]
	TIM2->CCR2 = (value/2);
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	0fda      	lsrs	r2, r3, #31
 80014a8:	4413      	add	r3, r2
 80014aa:	105b      	asrs	r3, r3, #1
 80014ac:	461a      	mov	r2, r3
 80014ae:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80014b2:	639a      	str	r2, [r3, #56]	; 0x38
}
 80014b4:	bf00      	nop
 80014b6:	3708      	adds	r7, #8
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bd80      	pop	{r7, pc}

080014bc <TIM4_IRQHandler>:
	TIM2->CCR2 = (MOTOR_STOP_PWM/2);
	TIM2->CCR1 = (MOTOR_STOP_PWM/2);
}

void TIM4_IRQHandler(void)
{
 80014bc:	b480      	push	{r7}
 80014be:	b083      	sub	sp, #12
 80014c0:	af00      	add	r7, sp, #0
    if (TIM4->SR & TIM_SR_CC1IF) {
 80014c2:	4b19      	ldr	r3, [pc, #100]	; (8001528 <TIM4_IRQHandler+0x6c>)
 80014c4:	691b      	ldr	r3, [r3, #16]
 80014c6:	f003 0302 	and.w	r3, r3, #2
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d026      	beq.n	800151c <TIM4_IRQHandler+0x60>
        TIM4->SR &= ~TIM_SR_CC1IF;
 80014ce:	4b16      	ldr	r3, [pc, #88]	; (8001528 <TIM4_IRQHandler+0x6c>)
 80014d0:	691b      	ldr	r3, [r3, #16]
 80014d2:	4a15      	ldr	r2, [pc, #84]	; (8001528 <TIM4_IRQHandler+0x6c>)
 80014d4:	f023 0302 	bic.w	r3, r3, #2
 80014d8:	6113      	str	r3, [r2, #16]
        if (capture_done == 0) {
 80014da:	4b14      	ldr	r3, [pc, #80]	; (800152c <TIM4_IRQHandler+0x70>)
 80014dc:	781b      	ldrb	r3, [r3, #0]
 80014de:	b2db      	uxtb	r3, r3
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d107      	bne.n	80014f4 <TIM4_IRQHandler+0x38>
            start_time = TIM4->CCR1;
 80014e4:	4b10      	ldr	r3, [pc, #64]	; (8001528 <TIM4_IRQHandler+0x6c>)
 80014e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80014e8:	4a11      	ldr	r2, [pc, #68]	; (8001530 <TIM4_IRQHandler+0x74>)
 80014ea:	6013      	str	r3, [r2, #0]
            capture_done = 1;
 80014ec:	4b0f      	ldr	r3, [pc, #60]	; (800152c <TIM4_IRQHandler+0x70>)
 80014ee:	2201      	movs	r2, #1
 80014f0:	701a      	strb	r2, [r3, #0]
            uint32_t pulse_duration = end_time - start_time;
            distance = (pulse_duration / 58);
            capture_done = 0;
        }
    }
}
 80014f2:	e013      	b.n	800151c <TIM4_IRQHandler+0x60>
            end_time = TIM4->CCR1;
 80014f4:	4b0c      	ldr	r3, [pc, #48]	; (8001528 <TIM4_IRQHandler+0x6c>)
 80014f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80014f8:	4a0e      	ldr	r2, [pc, #56]	; (8001534 <TIM4_IRQHandler+0x78>)
 80014fa:	6013      	str	r3, [r2, #0]
            uint32_t pulse_duration = end_time - start_time;
 80014fc:	4b0d      	ldr	r3, [pc, #52]	; (8001534 <TIM4_IRQHandler+0x78>)
 80014fe:	681a      	ldr	r2, [r3, #0]
 8001500:	4b0b      	ldr	r3, [pc, #44]	; (8001530 <TIM4_IRQHandler+0x74>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	1ad3      	subs	r3, r2, r3
 8001506:	607b      	str	r3, [r7, #4]
            distance = (pulse_duration / 58);
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	4a0b      	ldr	r2, [pc, #44]	; (8001538 <TIM4_IRQHandler+0x7c>)
 800150c:	fba2 2303 	umull	r2, r3, r2, r3
 8001510:	095b      	lsrs	r3, r3, #5
 8001512:	4a0a      	ldr	r2, [pc, #40]	; (800153c <TIM4_IRQHandler+0x80>)
 8001514:	6013      	str	r3, [r2, #0]
            capture_done = 0;
 8001516:	4b05      	ldr	r3, [pc, #20]	; (800152c <TIM4_IRQHandler+0x70>)
 8001518:	2200      	movs	r2, #0
 800151a:	701a      	strb	r2, [r3, #0]
}
 800151c:	bf00      	nop
 800151e:	370c      	adds	r7, #12
 8001520:	46bd      	mov	sp, r7
 8001522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001526:	4770      	bx	lr
 8001528:	40000800 	.word	0x40000800
 800152c:	20000288 	.word	0x20000288
 8001530:	20000280 	.word	0x20000280
 8001534:	20000284 	.word	0x20000284
 8001538:	8d3dcb09 	.word	0x8d3dcb09
 800153c:	2000027c 	.word	0x2000027c

08001540 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b0a6      	sub	sp, #152	; 0x98
 8001544:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001546:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800154a:	2228      	movs	r2, #40	; 0x28
 800154c:	2100      	movs	r1, #0
 800154e:	4618      	mov	r0, r3
 8001550:	f003 fc67 	bl	8004e22 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001554:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001558:	2200      	movs	r2, #0
 800155a:	601a      	str	r2, [r3, #0]
 800155c:	605a      	str	r2, [r3, #4]
 800155e:	609a      	str	r2, [r3, #8]
 8001560:	60da      	str	r2, [r3, #12]
 8001562:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001564:	1d3b      	adds	r3, r7, #4
 8001566:	2258      	movs	r2, #88	; 0x58
 8001568:	2100      	movs	r1, #0
 800156a:	4618      	mov	r0, r3
 800156c:	f003 fc59 	bl	8004e22 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001570:	2302      	movs	r3, #2
 8001572:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001574:	2301      	movs	r3, #1
 8001576:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001578:	2310      	movs	r3, #16
 800157a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800157e:	2302      	movs	r3, #2
 8001580:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001584:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001588:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800158c:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001590:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8001594:	2300      	movs	r3, #0
 8001596:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800159a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800159e:	4618      	mov	r0, r3
 80015a0:	f000 fd48 	bl	8002034 <HAL_RCC_OscConfig>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d001      	beq.n	80015ae <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80015aa:	f000 f8bd 	bl	8001728 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015ae:	230f      	movs	r3, #15
 80015b0:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015b2:	2302      	movs	r3, #2
 80015b4:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015b6:	2300      	movs	r3, #0
 80015b8:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80015ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80015be:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015c0:	2300      	movs	r3, #0
 80015c2:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80015c4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80015c8:	2102      	movs	r1, #2
 80015ca:	4618      	mov	r0, r3
 80015cc:	f001 fd86 	bl	80030dc <HAL_RCC_ClockConfig>
 80015d0:	4603      	mov	r3, r0
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d001      	beq.n	80015da <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80015d6:	f000 f8a7 	bl	8001728 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80015da:	2302      	movs	r3, #2
 80015dc:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80015de:	2300      	movs	r3, #0
 80015e0:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015e2:	1d3b      	adds	r3, r7, #4
 80015e4:	4618      	mov	r0, r3
 80015e6:	f001 ffaf 	bl	8003548 <HAL_RCCEx_PeriphCLKConfig>
 80015ea:	4603      	mov	r3, r0
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d001      	beq.n	80015f4 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80015f0:	f000 f89a 	bl	8001728 <Error_Handler>
  }
}
 80015f4:	bf00      	nop
 80015f6:	3798      	adds	r7, #152	; 0x98
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd80      	pop	{r7, pc}

080015fc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001600:	4b14      	ldr	r3, [pc, #80]	; (8001654 <MX_USART2_UART_Init+0x58>)
 8001602:	4a15      	ldr	r2, [pc, #84]	; (8001658 <MX_USART2_UART_Init+0x5c>)
 8001604:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8001606:	4b13      	ldr	r3, [pc, #76]	; (8001654 <MX_USART2_UART_Init+0x58>)
 8001608:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 800160c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800160e:	4b11      	ldr	r3, [pc, #68]	; (8001654 <MX_USART2_UART_Init+0x58>)
 8001610:	2200      	movs	r2, #0
 8001612:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001614:	4b0f      	ldr	r3, [pc, #60]	; (8001654 <MX_USART2_UART_Init+0x58>)
 8001616:	2200      	movs	r2, #0
 8001618:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800161a:	4b0e      	ldr	r3, [pc, #56]	; (8001654 <MX_USART2_UART_Init+0x58>)
 800161c:	2200      	movs	r2, #0
 800161e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001620:	4b0c      	ldr	r3, [pc, #48]	; (8001654 <MX_USART2_UART_Init+0x58>)
 8001622:	220c      	movs	r2, #12
 8001624:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001626:	4b0b      	ldr	r3, [pc, #44]	; (8001654 <MX_USART2_UART_Init+0x58>)
 8001628:	2200      	movs	r2, #0
 800162a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800162c:	4b09      	ldr	r3, [pc, #36]	; (8001654 <MX_USART2_UART_Init+0x58>)
 800162e:	2200      	movs	r2, #0
 8001630:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001632:	4b08      	ldr	r3, [pc, #32]	; (8001654 <MX_USART2_UART_Init+0x58>)
 8001634:	2200      	movs	r2, #0
 8001636:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001638:	4b06      	ldr	r3, [pc, #24]	; (8001654 <MX_USART2_UART_Init+0x58>)
 800163a:	2200      	movs	r2, #0
 800163c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800163e:	4805      	ldr	r0, [pc, #20]	; (8001654 <MX_USART2_UART_Init+0x58>)
 8001640:	f002 f9a0 	bl	8003984 <HAL_UART_Init>
 8001644:	4603      	mov	r3, r0
 8001646:	2b00      	cmp	r3, #0
 8001648:	d001      	beq.n	800164e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800164a:	f000 f86d 	bl	8001728 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800164e:	bf00      	nop
 8001650:	bd80      	pop	{r7, pc}
 8001652:	bf00      	nop
 8001654:	200001f4 	.word	0x200001f4
 8001658:	40004400 	.word	0x40004400

0800165c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b08a      	sub	sp, #40	; 0x28
 8001660:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001662:	f107 0314 	add.w	r3, r7, #20
 8001666:	2200      	movs	r2, #0
 8001668:	601a      	str	r2, [r3, #0]
 800166a:	605a      	str	r2, [r3, #4]
 800166c:	609a      	str	r2, [r3, #8]
 800166e:	60da      	str	r2, [r3, #12]
 8001670:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001672:	4b2b      	ldr	r3, [pc, #172]	; (8001720 <MX_GPIO_Init+0xc4>)
 8001674:	695b      	ldr	r3, [r3, #20]
 8001676:	4a2a      	ldr	r2, [pc, #168]	; (8001720 <MX_GPIO_Init+0xc4>)
 8001678:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800167c:	6153      	str	r3, [r2, #20]
 800167e:	4b28      	ldr	r3, [pc, #160]	; (8001720 <MX_GPIO_Init+0xc4>)
 8001680:	695b      	ldr	r3, [r3, #20]
 8001682:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001686:	613b      	str	r3, [r7, #16]
 8001688:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800168a:	4b25      	ldr	r3, [pc, #148]	; (8001720 <MX_GPIO_Init+0xc4>)
 800168c:	695b      	ldr	r3, [r3, #20]
 800168e:	4a24      	ldr	r2, [pc, #144]	; (8001720 <MX_GPIO_Init+0xc4>)
 8001690:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001694:	6153      	str	r3, [r2, #20]
 8001696:	4b22      	ldr	r3, [pc, #136]	; (8001720 <MX_GPIO_Init+0xc4>)
 8001698:	695b      	ldr	r3, [r3, #20]
 800169a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800169e:	60fb      	str	r3, [r7, #12]
 80016a0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016a2:	4b1f      	ldr	r3, [pc, #124]	; (8001720 <MX_GPIO_Init+0xc4>)
 80016a4:	695b      	ldr	r3, [r3, #20]
 80016a6:	4a1e      	ldr	r2, [pc, #120]	; (8001720 <MX_GPIO_Init+0xc4>)
 80016a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016ac:	6153      	str	r3, [r2, #20]
 80016ae:	4b1c      	ldr	r3, [pc, #112]	; (8001720 <MX_GPIO_Init+0xc4>)
 80016b0:	695b      	ldr	r3, [r3, #20]
 80016b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016b6:	60bb      	str	r3, [r7, #8]
 80016b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016ba:	4b19      	ldr	r3, [pc, #100]	; (8001720 <MX_GPIO_Init+0xc4>)
 80016bc:	695b      	ldr	r3, [r3, #20]
 80016be:	4a18      	ldr	r2, [pc, #96]	; (8001720 <MX_GPIO_Init+0xc4>)
 80016c0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80016c4:	6153      	str	r3, [r2, #20]
 80016c6:	4b16      	ldr	r3, [pc, #88]	; (8001720 <MX_GPIO_Init+0xc4>)
 80016c8:	695b      	ldr	r3, [r3, #20]
 80016ca:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80016ce:	607b      	str	r3, [r7, #4]
 80016d0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80016d2:	2200      	movs	r2, #0
 80016d4:	2120      	movs	r1, #32
 80016d6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016da:	f000 fc93 	bl	8002004 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80016de:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80016e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80016e4:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80016e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ea:	2300      	movs	r3, #0
 80016ec:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80016ee:	f107 0314 	add.w	r3, r7, #20
 80016f2:	4619      	mov	r1, r3
 80016f4:	480b      	ldr	r0, [pc, #44]	; (8001724 <MX_GPIO_Init+0xc8>)
 80016f6:	f000 fafb 	bl	8001cf0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80016fa:	2320      	movs	r3, #32
 80016fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016fe:	2301      	movs	r3, #1
 8001700:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001702:	2300      	movs	r3, #0
 8001704:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001706:	2300      	movs	r3, #0
 8001708:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800170a:	f107 0314 	add.w	r3, r7, #20
 800170e:	4619      	mov	r1, r3
 8001710:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001714:	f000 faec 	bl	8001cf0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001718:	bf00      	nop
 800171a:	3728      	adds	r7, #40	; 0x28
 800171c:	46bd      	mov	sp, r7
 800171e:	bd80      	pop	{r7, pc}
 8001720:	40021000 	.word	0x40021000
 8001724:	48000800 	.word	0x48000800

08001728 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001728:	b480      	push	{r7}
 800172a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800172c:	b672      	cpsid	i
}
 800172e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001730:	e7fe      	b.n	8001730 <Error_Handler+0x8>
	...

08001734 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b082      	sub	sp, #8
 8001738:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800173a:	4b0f      	ldr	r3, [pc, #60]	; (8001778 <HAL_MspInit+0x44>)
 800173c:	699b      	ldr	r3, [r3, #24]
 800173e:	4a0e      	ldr	r2, [pc, #56]	; (8001778 <HAL_MspInit+0x44>)
 8001740:	f043 0301 	orr.w	r3, r3, #1
 8001744:	6193      	str	r3, [r2, #24]
 8001746:	4b0c      	ldr	r3, [pc, #48]	; (8001778 <HAL_MspInit+0x44>)
 8001748:	699b      	ldr	r3, [r3, #24]
 800174a:	f003 0301 	and.w	r3, r3, #1
 800174e:	607b      	str	r3, [r7, #4]
 8001750:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001752:	4b09      	ldr	r3, [pc, #36]	; (8001778 <HAL_MspInit+0x44>)
 8001754:	69db      	ldr	r3, [r3, #28]
 8001756:	4a08      	ldr	r2, [pc, #32]	; (8001778 <HAL_MspInit+0x44>)
 8001758:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800175c:	61d3      	str	r3, [r2, #28]
 800175e:	4b06      	ldr	r3, [pc, #24]	; (8001778 <HAL_MspInit+0x44>)
 8001760:	69db      	ldr	r3, [r3, #28]
 8001762:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001766:	603b      	str	r3, [r7, #0]
 8001768:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800176a:	2007      	movs	r0, #7
 800176c:	f000 fa8c 	bl	8001c88 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001770:	bf00      	nop
 8001772:	3708      	adds	r7, #8
 8001774:	46bd      	mov	sp, r7
 8001776:	bd80      	pop	{r7, pc}
 8001778:	40021000 	.word	0x40021000

0800177c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b08a      	sub	sp, #40	; 0x28
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001784:	f107 0314 	add.w	r3, r7, #20
 8001788:	2200      	movs	r2, #0
 800178a:	601a      	str	r2, [r3, #0]
 800178c:	605a      	str	r2, [r3, #4]
 800178e:	609a      	str	r2, [r3, #8]
 8001790:	60da      	str	r2, [r3, #12]
 8001792:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	4a17      	ldr	r2, [pc, #92]	; (80017f8 <HAL_UART_MspInit+0x7c>)
 800179a:	4293      	cmp	r3, r2
 800179c:	d128      	bne.n	80017f0 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800179e:	4b17      	ldr	r3, [pc, #92]	; (80017fc <HAL_UART_MspInit+0x80>)
 80017a0:	69db      	ldr	r3, [r3, #28]
 80017a2:	4a16      	ldr	r2, [pc, #88]	; (80017fc <HAL_UART_MspInit+0x80>)
 80017a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017a8:	61d3      	str	r3, [r2, #28]
 80017aa:	4b14      	ldr	r3, [pc, #80]	; (80017fc <HAL_UART_MspInit+0x80>)
 80017ac:	69db      	ldr	r3, [r3, #28]
 80017ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017b2:	613b      	str	r3, [r7, #16]
 80017b4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017b6:	4b11      	ldr	r3, [pc, #68]	; (80017fc <HAL_UART_MspInit+0x80>)
 80017b8:	695b      	ldr	r3, [r3, #20]
 80017ba:	4a10      	ldr	r2, [pc, #64]	; (80017fc <HAL_UART_MspInit+0x80>)
 80017bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017c0:	6153      	str	r3, [r2, #20]
 80017c2:	4b0e      	ldr	r3, [pc, #56]	; (80017fc <HAL_UART_MspInit+0x80>)
 80017c4:	695b      	ldr	r3, [r3, #20]
 80017c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017ca:	60fb      	str	r3, [r7, #12]
 80017cc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80017ce:	230c      	movs	r3, #12
 80017d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017d2:	2302      	movs	r3, #2
 80017d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d6:	2300      	movs	r3, #0
 80017d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017da:	2300      	movs	r3, #0
 80017dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80017de:	2307      	movs	r3, #7
 80017e0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017e2:	f107 0314 	add.w	r3, r7, #20
 80017e6:	4619      	mov	r1, r3
 80017e8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017ec:	f000 fa80 	bl	8001cf0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80017f0:	bf00      	nop
 80017f2:	3728      	adds	r7, #40	; 0x28
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bd80      	pop	{r7, pc}
 80017f8:	40004400 	.word	0x40004400
 80017fc:	40021000 	.word	0x40021000

08001800 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001800:	b480      	push	{r7}
 8001802:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001804:	e7fe      	b.n	8001804 <NMI_Handler+0x4>

08001806 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001806:	b480      	push	{r7}
 8001808:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800180a:	e7fe      	b.n	800180a <HardFault_Handler+0x4>

0800180c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800180c:	b480      	push	{r7}
 800180e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001810:	e7fe      	b.n	8001810 <MemManage_Handler+0x4>

08001812 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001812:	b480      	push	{r7}
 8001814:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001816:	e7fe      	b.n	8001816 <BusFault_Handler+0x4>

08001818 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001818:	b480      	push	{r7}
 800181a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800181c:	e7fe      	b.n	800181c <UsageFault_Handler+0x4>

0800181e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800181e:	b480      	push	{r7}
 8001820:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001822:	bf00      	nop
 8001824:	46bd      	mov	sp, r7
 8001826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182a:	4770      	bx	lr

0800182c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800182c:	b480      	push	{r7}
 800182e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001830:	bf00      	nop
 8001832:	46bd      	mov	sp, r7
 8001834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001838:	4770      	bx	lr

0800183a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800183a:	b480      	push	{r7}
 800183c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800183e:	bf00      	nop
 8001840:	46bd      	mov	sp, r7
 8001842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001846:	4770      	bx	lr

08001848 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800184c:	f000 f94a 	bl	8001ae4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001850:	bf00      	nop
 8001852:	bd80      	pop	{r7, pc}

08001854 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001854:	b480      	push	{r7}
 8001856:	af00      	add	r7, sp, #0
  return 1;
 8001858:	2301      	movs	r3, #1
}
 800185a:	4618      	mov	r0, r3
 800185c:	46bd      	mov	sp, r7
 800185e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001862:	4770      	bx	lr

08001864 <_kill>:

int _kill(int pid, int sig)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b082      	sub	sp, #8
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
 800186c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800186e:	f003 fb2b 	bl	8004ec8 <__errno>
 8001872:	4603      	mov	r3, r0
 8001874:	2216      	movs	r2, #22
 8001876:	601a      	str	r2, [r3, #0]
  return -1;
 8001878:	f04f 33ff 	mov.w	r3, #4294967295
}
 800187c:	4618      	mov	r0, r3
 800187e:	3708      	adds	r7, #8
 8001880:	46bd      	mov	sp, r7
 8001882:	bd80      	pop	{r7, pc}

08001884 <_exit>:

void _exit (int status)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b082      	sub	sp, #8
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800188c:	f04f 31ff 	mov.w	r1, #4294967295
 8001890:	6878      	ldr	r0, [r7, #4]
 8001892:	f7ff ffe7 	bl	8001864 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001896:	e7fe      	b.n	8001896 <_exit+0x12>

08001898 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b086      	sub	sp, #24
 800189c:	af00      	add	r7, sp, #0
 800189e:	60f8      	str	r0, [r7, #12]
 80018a0:	60b9      	str	r1, [r7, #8]
 80018a2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018a4:	2300      	movs	r3, #0
 80018a6:	617b      	str	r3, [r7, #20]
 80018a8:	e00a      	b.n	80018c0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80018aa:	f3af 8000 	nop.w
 80018ae:	4601      	mov	r1, r0
 80018b0:	68bb      	ldr	r3, [r7, #8]
 80018b2:	1c5a      	adds	r2, r3, #1
 80018b4:	60ba      	str	r2, [r7, #8]
 80018b6:	b2ca      	uxtb	r2, r1
 80018b8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018ba:	697b      	ldr	r3, [r7, #20]
 80018bc:	3301      	adds	r3, #1
 80018be:	617b      	str	r3, [r7, #20]
 80018c0:	697a      	ldr	r2, [r7, #20]
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	429a      	cmp	r2, r3
 80018c6:	dbf0      	blt.n	80018aa <_read+0x12>
  }

  return len;
 80018c8:	687b      	ldr	r3, [r7, #4]
}
 80018ca:	4618      	mov	r0, r3
 80018cc:	3718      	adds	r7, #24
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd80      	pop	{r7, pc}

080018d2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80018d2:	b580      	push	{r7, lr}
 80018d4:	b086      	sub	sp, #24
 80018d6:	af00      	add	r7, sp, #0
 80018d8:	60f8      	str	r0, [r7, #12]
 80018da:	60b9      	str	r1, [r7, #8]
 80018dc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018de:	2300      	movs	r3, #0
 80018e0:	617b      	str	r3, [r7, #20]
 80018e2:	e009      	b.n	80018f8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80018e4:	68bb      	ldr	r3, [r7, #8]
 80018e6:	1c5a      	adds	r2, r3, #1
 80018e8:	60ba      	str	r2, [r7, #8]
 80018ea:	781b      	ldrb	r3, [r3, #0]
 80018ec:	4618      	mov	r0, r3
 80018ee:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018f2:	697b      	ldr	r3, [r7, #20]
 80018f4:	3301      	adds	r3, #1
 80018f6:	617b      	str	r3, [r7, #20]
 80018f8:	697a      	ldr	r2, [r7, #20]
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	429a      	cmp	r2, r3
 80018fe:	dbf1      	blt.n	80018e4 <_write+0x12>
  }
  return len;
 8001900:	687b      	ldr	r3, [r7, #4]
}
 8001902:	4618      	mov	r0, r3
 8001904:	3718      	adds	r7, #24
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}

0800190a <_close>:

int _close(int file)
{
 800190a:	b480      	push	{r7}
 800190c:	b083      	sub	sp, #12
 800190e:	af00      	add	r7, sp, #0
 8001910:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001912:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001916:	4618      	mov	r0, r3
 8001918:	370c      	adds	r7, #12
 800191a:	46bd      	mov	sp, r7
 800191c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001920:	4770      	bx	lr

08001922 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001922:	b480      	push	{r7}
 8001924:	b083      	sub	sp, #12
 8001926:	af00      	add	r7, sp, #0
 8001928:	6078      	str	r0, [r7, #4]
 800192a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001932:	605a      	str	r2, [r3, #4]
  return 0;
 8001934:	2300      	movs	r3, #0
}
 8001936:	4618      	mov	r0, r3
 8001938:	370c      	adds	r7, #12
 800193a:	46bd      	mov	sp, r7
 800193c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001940:	4770      	bx	lr

08001942 <_isatty>:

int _isatty(int file)
{
 8001942:	b480      	push	{r7}
 8001944:	b083      	sub	sp, #12
 8001946:	af00      	add	r7, sp, #0
 8001948:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800194a:	2301      	movs	r3, #1
}
 800194c:	4618      	mov	r0, r3
 800194e:	370c      	adds	r7, #12
 8001950:	46bd      	mov	sp, r7
 8001952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001956:	4770      	bx	lr

08001958 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001958:	b480      	push	{r7}
 800195a:	b085      	sub	sp, #20
 800195c:	af00      	add	r7, sp, #0
 800195e:	60f8      	str	r0, [r7, #12]
 8001960:	60b9      	str	r1, [r7, #8]
 8001962:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001964:	2300      	movs	r3, #0
}
 8001966:	4618      	mov	r0, r3
 8001968:	3714      	adds	r7, #20
 800196a:	46bd      	mov	sp, r7
 800196c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001970:	4770      	bx	lr
	...

08001974 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b086      	sub	sp, #24
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800197c:	4a14      	ldr	r2, [pc, #80]	; (80019d0 <_sbrk+0x5c>)
 800197e:	4b15      	ldr	r3, [pc, #84]	; (80019d4 <_sbrk+0x60>)
 8001980:	1ad3      	subs	r3, r2, r3
 8001982:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001984:	697b      	ldr	r3, [r7, #20]
 8001986:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001988:	4b13      	ldr	r3, [pc, #76]	; (80019d8 <_sbrk+0x64>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	2b00      	cmp	r3, #0
 800198e:	d102      	bne.n	8001996 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001990:	4b11      	ldr	r3, [pc, #68]	; (80019d8 <_sbrk+0x64>)
 8001992:	4a12      	ldr	r2, [pc, #72]	; (80019dc <_sbrk+0x68>)
 8001994:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001996:	4b10      	ldr	r3, [pc, #64]	; (80019d8 <_sbrk+0x64>)
 8001998:	681a      	ldr	r2, [r3, #0]
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	4413      	add	r3, r2
 800199e:	693a      	ldr	r2, [r7, #16]
 80019a0:	429a      	cmp	r2, r3
 80019a2:	d207      	bcs.n	80019b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80019a4:	f003 fa90 	bl	8004ec8 <__errno>
 80019a8:	4603      	mov	r3, r0
 80019aa:	220c      	movs	r2, #12
 80019ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80019ae:	f04f 33ff 	mov.w	r3, #4294967295
 80019b2:	e009      	b.n	80019c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80019b4:	4b08      	ldr	r3, [pc, #32]	; (80019d8 <_sbrk+0x64>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80019ba:	4b07      	ldr	r3, [pc, #28]	; (80019d8 <_sbrk+0x64>)
 80019bc:	681a      	ldr	r2, [r3, #0]
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	4413      	add	r3, r2
 80019c2:	4a05      	ldr	r2, [pc, #20]	; (80019d8 <_sbrk+0x64>)
 80019c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80019c6:	68fb      	ldr	r3, [r7, #12]
}
 80019c8:	4618      	mov	r0, r3
 80019ca:	3718      	adds	r7, #24
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}
 80019d0:	20010000 	.word	0x20010000
 80019d4:	00000400 	.word	0x00000400
 80019d8:	200002a0 	.word	0x200002a0
 80019dc:	200003f8 	.word	0x200003f8

080019e0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80019e0:	b480      	push	{r7}
 80019e2:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80019e4:	4b06      	ldr	r3, [pc, #24]	; (8001a00 <SystemInit+0x20>)
 80019e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80019ea:	4a05      	ldr	r2, [pc, #20]	; (8001a00 <SystemInit+0x20>)
 80019ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80019f0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019f4:	bf00      	nop
 80019f6:	46bd      	mov	sp, r7
 80019f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fc:	4770      	bx	lr
 80019fe:	bf00      	nop
 8001a00:	e000ed00 	.word	0xe000ed00

08001a04 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001a04:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001a3c <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001a08:	f7ff ffea 	bl	80019e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a0c:	480c      	ldr	r0, [pc, #48]	; (8001a40 <LoopForever+0x6>)
  ldr r1, =_edata
 8001a0e:	490d      	ldr	r1, [pc, #52]	; (8001a44 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001a10:	4a0d      	ldr	r2, [pc, #52]	; (8001a48 <LoopForever+0xe>)
  movs r3, #0
 8001a12:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a14:	e002      	b.n	8001a1c <LoopCopyDataInit>

08001a16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a1a:	3304      	adds	r3, #4

08001a1c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a20:	d3f9      	bcc.n	8001a16 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a22:	4a0a      	ldr	r2, [pc, #40]	; (8001a4c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001a24:	4c0a      	ldr	r4, [pc, #40]	; (8001a50 <LoopForever+0x16>)
  movs r3, #0
 8001a26:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a28:	e001      	b.n	8001a2e <LoopFillZerobss>

08001a2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a2c:	3204      	adds	r2, #4

08001a2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a30:	d3fb      	bcc.n	8001a2a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001a32:	f003 fa4f 	bl	8004ed4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001a36:	f7ff f8df 	bl	8000bf8 <main>

08001a3a <LoopForever>:

LoopForever:
    b LoopForever
 8001a3a:	e7fe      	b.n	8001a3a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001a3c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001a40:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a44:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001a48:	080073e4 	.word	0x080073e4
  ldr r2, =_sbss
 8001a4c:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001a50:	200003f4 	.word	0x200003f4

08001a54 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001a54:	e7fe      	b.n	8001a54 <ADC1_2_IRQHandler>
	...

08001a58 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a5c:	4b08      	ldr	r3, [pc, #32]	; (8001a80 <HAL_Init+0x28>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4a07      	ldr	r2, [pc, #28]	; (8001a80 <HAL_Init+0x28>)
 8001a62:	f043 0310 	orr.w	r3, r3, #16
 8001a66:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a68:	2003      	movs	r0, #3
 8001a6a:	f000 f90d 	bl	8001c88 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a6e:	2000      	movs	r0, #0
 8001a70:	f000 f808 	bl	8001a84 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a74:	f7ff fe5e 	bl	8001734 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a78:	2300      	movs	r3, #0
}
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	bd80      	pop	{r7, pc}
 8001a7e:	bf00      	nop
 8001a80:	40022000 	.word	0x40022000

08001a84 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b082      	sub	sp, #8
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a8c:	4b12      	ldr	r3, [pc, #72]	; (8001ad8 <HAL_InitTick+0x54>)
 8001a8e:	681a      	ldr	r2, [r3, #0]
 8001a90:	4b12      	ldr	r3, [pc, #72]	; (8001adc <HAL_InitTick+0x58>)
 8001a92:	781b      	ldrb	r3, [r3, #0]
 8001a94:	4619      	mov	r1, r3
 8001a96:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a9a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	f000 f917 	bl	8001cd6 <HAL_SYSTICK_Config>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d001      	beq.n	8001ab2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001aae:	2301      	movs	r3, #1
 8001ab0:	e00e      	b.n	8001ad0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	2b0f      	cmp	r3, #15
 8001ab6:	d80a      	bhi.n	8001ace <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ab8:	2200      	movs	r2, #0
 8001aba:	6879      	ldr	r1, [r7, #4]
 8001abc:	f04f 30ff 	mov.w	r0, #4294967295
 8001ac0:	f000 f8ed 	bl	8001c9e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ac4:	4a06      	ldr	r2, [pc, #24]	; (8001ae0 <HAL_InitTick+0x5c>)
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001aca:	2300      	movs	r3, #0
 8001acc:	e000      	b.n	8001ad0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001ace:	2301      	movs	r3, #1
}
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	3708      	adds	r7, #8
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	bd80      	pop	{r7, pc}
 8001ad8:	20000000 	.word	0x20000000
 8001adc:	20000008 	.word	0x20000008
 8001ae0:	20000004 	.word	0x20000004

08001ae4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ae8:	4b06      	ldr	r3, [pc, #24]	; (8001b04 <HAL_IncTick+0x20>)
 8001aea:	781b      	ldrb	r3, [r3, #0]
 8001aec:	461a      	mov	r2, r3
 8001aee:	4b06      	ldr	r3, [pc, #24]	; (8001b08 <HAL_IncTick+0x24>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	4413      	add	r3, r2
 8001af4:	4a04      	ldr	r2, [pc, #16]	; (8001b08 <HAL_IncTick+0x24>)
 8001af6:	6013      	str	r3, [r2, #0]
}
 8001af8:	bf00      	nop
 8001afa:	46bd      	mov	sp, r7
 8001afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b00:	4770      	bx	lr
 8001b02:	bf00      	nop
 8001b04:	20000008 	.word	0x20000008
 8001b08:	200002a4 	.word	0x200002a4

08001b0c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	af00      	add	r7, sp, #0
  return uwTick;  
 8001b10:	4b03      	ldr	r3, [pc, #12]	; (8001b20 <HAL_GetTick+0x14>)
 8001b12:	681b      	ldr	r3, [r3, #0]
}
 8001b14:	4618      	mov	r0, r3
 8001b16:	46bd      	mov	sp, r7
 8001b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1c:	4770      	bx	lr
 8001b1e:	bf00      	nop
 8001b20:	200002a4 	.word	0x200002a4

08001b24 <__NVIC_SetPriorityGrouping>:
{
 8001b24:	b480      	push	{r7}
 8001b26:	b085      	sub	sp, #20
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	f003 0307 	and.w	r3, r3, #7
 8001b32:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b34:	4b0c      	ldr	r3, [pc, #48]	; (8001b68 <__NVIC_SetPriorityGrouping+0x44>)
 8001b36:	68db      	ldr	r3, [r3, #12]
 8001b38:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b3a:	68ba      	ldr	r2, [r7, #8]
 8001b3c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001b40:	4013      	ands	r3, r2
 8001b42:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b48:	68bb      	ldr	r3, [r7, #8]
 8001b4a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b4c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001b50:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b54:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b56:	4a04      	ldr	r2, [pc, #16]	; (8001b68 <__NVIC_SetPriorityGrouping+0x44>)
 8001b58:	68bb      	ldr	r3, [r7, #8]
 8001b5a:	60d3      	str	r3, [r2, #12]
}
 8001b5c:	bf00      	nop
 8001b5e:	3714      	adds	r7, #20
 8001b60:	46bd      	mov	sp, r7
 8001b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b66:	4770      	bx	lr
 8001b68:	e000ed00 	.word	0xe000ed00

08001b6c <__NVIC_GetPriorityGrouping>:
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b70:	4b04      	ldr	r3, [pc, #16]	; (8001b84 <__NVIC_GetPriorityGrouping+0x18>)
 8001b72:	68db      	ldr	r3, [r3, #12]
 8001b74:	0a1b      	lsrs	r3, r3, #8
 8001b76:	f003 0307 	and.w	r3, r3, #7
}
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b82:	4770      	bx	lr
 8001b84:	e000ed00 	.word	0xe000ed00

08001b88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	b083      	sub	sp, #12
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	4603      	mov	r3, r0
 8001b90:	6039      	str	r1, [r7, #0]
 8001b92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	db0a      	blt.n	8001bb2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b9c:	683b      	ldr	r3, [r7, #0]
 8001b9e:	b2da      	uxtb	r2, r3
 8001ba0:	490c      	ldr	r1, [pc, #48]	; (8001bd4 <__NVIC_SetPriority+0x4c>)
 8001ba2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ba6:	0112      	lsls	r2, r2, #4
 8001ba8:	b2d2      	uxtb	r2, r2
 8001baa:	440b      	add	r3, r1
 8001bac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001bb0:	e00a      	b.n	8001bc8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	b2da      	uxtb	r2, r3
 8001bb6:	4908      	ldr	r1, [pc, #32]	; (8001bd8 <__NVIC_SetPriority+0x50>)
 8001bb8:	79fb      	ldrb	r3, [r7, #7]
 8001bba:	f003 030f 	and.w	r3, r3, #15
 8001bbe:	3b04      	subs	r3, #4
 8001bc0:	0112      	lsls	r2, r2, #4
 8001bc2:	b2d2      	uxtb	r2, r2
 8001bc4:	440b      	add	r3, r1
 8001bc6:	761a      	strb	r2, [r3, #24]
}
 8001bc8:	bf00      	nop
 8001bca:	370c      	adds	r7, #12
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd2:	4770      	bx	lr
 8001bd4:	e000e100 	.word	0xe000e100
 8001bd8:	e000ed00 	.word	0xe000ed00

08001bdc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	b089      	sub	sp, #36	; 0x24
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	60f8      	str	r0, [r7, #12]
 8001be4:	60b9      	str	r1, [r7, #8]
 8001be6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	f003 0307 	and.w	r3, r3, #7
 8001bee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bf0:	69fb      	ldr	r3, [r7, #28]
 8001bf2:	f1c3 0307 	rsb	r3, r3, #7
 8001bf6:	2b04      	cmp	r3, #4
 8001bf8:	bf28      	it	cs
 8001bfa:	2304      	movcs	r3, #4
 8001bfc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bfe:	69fb      	ldr	r3, [r7, #28]
 8001c00:	3304      	adds	r3, #4
 8001c02:	2b06      	cmp	r3, #6
 8001c04:	d902      	bls.n	8001c0c <NVIC_EncodePriority+0x30>
 8001c06:	69fb      	ldr	r3, [r7, #28]
 8001c08:	3b03      	subs	r3, #3
 8001c0a:	e000      	b.n	8001c0e <NVIC_EncodePriority+0x32>
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c10:	f04f 32ff 	mov.w	r2, #4294967295
 8001c14:	69bb      	ldr	r3, [r7, #24]
 8001c16:	fa02 f303 	lsl.w	r3, r2, r3
 8001c1a:	43da      	mvns	r2, r3
 8001c1c:	68bb      	ldr	r3, [r7, #8]
 8001c1e:	401a      	ands	r2, r3
 8001c20:	697b      	ldr	r3, [r7, #20]
 8001c22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c24:	f04f 31ff 	mov.w	r1, #4294967295
 8001c28:	697b      	ldr	r3, [r7, #20]
 8001c2a:	fa01 f303 	lsl.w	r3, r1, r3
 8001c2e:	43d9      	mvns	r1, r3
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c34:	4313      	orrs	r3, r2
         );
}
 8001c36:	4618      	mov	r0, r3
 8001c38:	3724      	adds	r7, #36	; 0x24
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c40:	4770      	bx	lr
	...

08001c44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b082      	sub	sp, #8
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	3b01      	subs	r3, #1
 8001c50:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001c54:	d301      	bcc.n	8001c5a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c56:	2301      	movs	r3, #1
 8001c58:	e00f      	b.n	8001c7a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c5a:	4a0a      	ldr	r2, [pc, #40]	; (8001c84 <SysTick_Config+0x40>)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	3b01      	subs	r3, #1
 8001c60:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c62:	210f      	movs	r1, #15
 8001c64:	f04f 30ff 	mov.w	r0, #4294967295
 8001c68:	f7ff ff8e 	bl	8001b88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c6c:	4b05      	ldr	r3, [pc, #20]	; (8001c84 <SysTick_Config+0x40>)
 8001c6e:	2200      	movs	r2, #0
 8001c70:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c72:	4b04      	ldr	r3, [pc, #16]	; (8001c84 <SysTick_Config+0x40>)
 8001c74:	2207      	movs	r2, #7
 8001c76:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c78:	2300      	movs	r3, #0
}
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	3708      	adds	r7, #8
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	bf00      	nop
 8001c84:	e000e010 	.word	0xe000e010

08001c88 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b082      	sub	sp, #8
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c90:	6878      	ldr	r0, [r7, #4]
 8001c92:	f7ff ff47 	bl	8001b24 <__NVIC_SetPriorityGrouping>
}
 8001c96:	bf00      	nop
 8001c98:	3708      	adds	r7, #8
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}

08001c9e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c9e:	b580      	push	{r7, lr}
 8001ca0:	b086      	sub	sp, #24
 8001ca2:	af00      	add	r7, sp, #0
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	60b9      	str	r1, [r7, #8]
 8001ca8:	607a      	str	r2, [r7, #4]
 8001caa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001cac:	2300      	movs	r3, #0
 8001cae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001cb0:	f7ff ff5c 	bl	8001b6c <__NVIC_GetPriorityGrouping>
 8001cb4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001cb6:	687a      	ldr	r2, [r7, #4]
 8001cb8:	68b9      	ldr	r1, [r7, #8]
 8001cba:	6978      	ldr	r0, [r7, #20]
 8001cbc:	f7ff ff8e 	bl	8001bdc <NVIC_EncodePriority>
 8001cc0:	4602      	mov	r2, r0
 8001cc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001cc6:	4611      	mov	r1, r2
 8001cc8:	4618      	mov	r0, r3
 8001cca:	f7ff ff5d 	bl	8001b88 <__NVIC_SetPriority>
}
 8001cce:	bf00      	nop
 8001cd0:	3718      	adds	r7, #24
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bd80      	pop	{r7, pc}

08001cd6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001cd6:	b580      	push	{r7, lr}
 8001cd8:	b082      	sub	sp, #8
 8001cda:	af00      	add	r7, sp, #0
 8001cdc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001cde:	6878      	ldr	r0, [r7, #4]
 8001ce0:	f7ff ffb0 	bl	8001c44 <SysTick_Config>
 8001ce4:	4603      	mov	r3, r0
}
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	3708      	adds	r7, #8
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bd80      	pop	{r7, pc}
	...

08001cf0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	b087      	sub	sp, #28
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
 8001cf8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001cfe:	e160      	b.n	8001fc2 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	681a      	ldr	r2, [r3, #0]
 8001d04:	2101      	movs	r1, #1
 8001d06:	697b      	ldr	r3, [r7, #20]
 8001d08:	fa01 f303 	lsl.w	r3, r1, r3
 8001d0c:	4013      	ands	r3, r2
 8001d0e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	f000 8152 	beq.w	8001fbc <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	685b      	ldr	r3, [r3, #4]
 8001d1c:	f003 0303 	and.w	r3, r3, #3
 8001d20:	2b01      	cmp	r3, #1
 8001d22:	d005      	beq.n	8001d30 <HAL_GPIO_Init+0x40>
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	685b      	ldr	r3, [r3, #4]
 8001d28:	f003 0303 	and.w	r3, r3, #3
 8001d2c:	2b02      	cmp	r3, #2
 8001d2e:	d130      	bne.n	8001d92 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	689b      	ldr	r3, [r3, #8]
 8001d34:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001d36:	697b      	ldr	r3, [r7, #20]
 8001d38:	005b      	lsls	r3, r3, #1
 8001d3a:	2203      	movs	r2, #3
 8001d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d40:	43db      	mvns	r3, r3
 8001d42:	693a      	ldr	r2, [r7, #16]
 8001d44:	4013      	ands	r3, r2
 8001d46:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	68da      	ldr	r2, [r3, #12]
 8001d4c:	697b      	ldr	r3, [r7, #20]
 8001d4e:	005b      	lsls	r3, r3, #1
 8001d50:	fa02 f303 	lsl.w	r3, r2, r3
 8001d54:	693a      	ldr	r2, [r7, #16]
 8001d56:	4313      	orrs	r3, r2
 8001d58:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	693a      	ldr	r2, [r7, #16]
 8001d5e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	685b      	ldr	r3, [r3, #4]
 8001d64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d66:	2201      	movs	r2, #1
 8001d68:	697b      	ldr	r3, [r7, #20]
 8001d6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d6e:	43db      	mvns	r3, r3
 8001d70:	693a      	ldr	r2, [r7, #16]
 8001d72:	4013      	ands	r3, r2
 8001d74:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	685b      	ldr	r3, [r3, #4]
 8001d7a:	091b      	lsrs	r3, r3, #4
 8001d7c:	f003 0201 	and.w	r2, r3, #1
 8001d80:	697b      	ldr	r3, [r7, #20]
 8001d82:	fa02 f303 	lsl.w	r3, r2, r3
 8001d86:	693a      	ldr	r2, [r7, #16]
 8001d88:	4313      	orrs	r3, r2
 8001d8a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	693a      	ldr	r2, [r7, #16]
 8001d90:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d92:	683b      	ldr	r3, [r7, #0]
 8001d94:	685b      	ldr	r3, [r3, #4]
 8001d96:	f003 0303 	and.w	r3, r3, #3
 8001d9a:	2b03      	cmp	r3, #3
 8001d9c:	d017      	beq.n	8001dce <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	68db      	ldr	r3, [r3, #12]
 8001da2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001da4:	697b      	ldr	r3, [r7, #20]
 8001da6:	005b      	lsls	r3, r3, #1
 8001da8:	2203      	movs	r2, #3
 8001daa:	fa02 f303 	lsl.w	r3, r2, r3
 8001dae:	43db      	mvns	r3, r3
 8001db0:	693a      	ldr	r2, [r7, #16]
 8001db2:	4013      	ands	r3, r2
 8001db4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	689a      	ldr	r2, [r3, #8]
 8001dba:	697b      	ldr	r3, [r7, #20]
 8001dbc:	005b      	lsls	r3, r3, #1
 8001dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc2:	693a      	ldr	r2, [r7, #16]
 8001dc4:	4313      	orrs	r3, r2
 8001dc6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	693a      	ldr	r2, [r7, #16]
 8001dcc:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	685b      	ldr	r3, [r3, #4]
 8001dd2:	f003 0303 	and.w	r3, r3, #3
 8001dd6:	2b02      	cmp	r3, #2
 8001dd8:	d123      	bne.n	8001e22 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001dda:	697b      	ldr	r3, [r7, #20]
 8001ddc:	08da      	lsrs	r2, r3, #3
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	3208      	adds	r2, #8
 8001de2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001de6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001de8:	697b      	ldr	r3, [r7, #20]
 8001dea:	f003 0307 	and.w	r3, r3, #7
 8001dee:	009b      	lsls	r3, r3, #2
 8001df0:	220f      	movs	r2, #15
 8001df2:	fa02 f303 	lsl.w	r3, r2, r3
 8001df6:	43db      	mvns	r3, r3
 8001df8:	693a      	ldr	r2, [r7, #16]
 8001dfa:	4013      	ands	r3, r2
 8001dfc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	691a      	ldr	r2, [r3, #16]
 8001e02:	697b      	ldr	r3, [r7, #20]
 8001e04:	f003 0307 	and.w	r3, r3, #7
 8001e08:	009b      	lsls	r3, r3, #2
 8001e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e0e:	693a      	ldr	r2, [r7, #16]
 8001e10:	4313      	orrs	r3, r2
 8001e12:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001e14:	697b      	ldr	r3, [r7, #20]
 8001e16:	08da      	lsrs	r2, r3, #3
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	3208      	adds	r2, #8
 8001e1c:	6939      	ldr	r1, [r7, #16]
 8001e1e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001e28:	697b      	ldr	r3, [r7, #20]
 8001e2a:	005b      	lsls	r3, r3, #1
 8001e2c:	2203      	movs	r2, #3
 8001e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e32:	43db      	mvns	r3, r3
 8001e34:	693a      	ldr	r2, [r7, #16]
 8001e36:	4013      	ands	r3, r2
 8001e38:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001e3a:	683b      	ldr	r3, [r7, #0]
 8001e3c:	685b      	ldr	r3, [r3, #4]
 8001e3e:	f003 0203 	and.w	r2, r3, #3
 8001e42:	697b      	ldr	r3, [r7, #20]
 8001e44:	005b      	lsls	r3, r3, #1
 8001e46:	fa02 f303 	lsl.w	r3, r2, r3
 8001e4a:	693a      	ldr	r2, [r7, #16]
 8001e4c:	4313      	orrs	r3, r2
 8001e4e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	693a      	ldr	r2, [r7, #16]
 8001e54:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	685b      	ldr	r3, [r3, #4]
 8001e5a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	f000 80ac 	beq.w	8001fbc <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e64:	4b5e      	ldr	r3, [pc, #376]	; (8001fe0 <HAL_GPIO_Init+0x2f0>)
 8001e66:	699b      	ldr	r3, [r3, #24]
 8001e68:	4a5d      	ldr	r2, [pc, #372]	; (8001fe0 <HAL_GPIO_Init+0x2f0>)
 8001e6a:	f043 0301 	orr.w	r3, r3, #1
 8001e6e:	6193      	str	r3, [r2, #24]
 8001e70:	4b5b      	ldr	r3, [pc, #364]	; (8001fe0 <HAL_GPIO_Init+0x2f0>)
 8001e72:	699b      	ldr	r3, [r3, #24]
 8001e74:	f003 0301 	and.w	r3, r3, #1
 8001e78:	60bb      	str	r3, [r7, #8]
 8001e7a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001e7c:	4a59      	ldr	r2, [pc, #356]	; (8001fe4 <HAL_GPIO_Init+0x2f4>)
 8001e7e:	697b      	ldr	r3, [r7, #20]
 8001e80:	089b      	lsrs	r3, r3, #2
 8001e82:	3302      	adds	r3, #2
 8001e84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e88:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001e8a:	697b      	ldr	r3, [r7, #20]
 8001e8c:	f003 0303 	and.w	r3, r3, #3
 8001e90:	009b      	lsls	r3, r3, #2
 8001e92:	220f      	movs	r2, #15
 8001e94:	fa02 f303 	lsl.w	r3, r2, r3
 8001e98:	43db      	mvns	r3, r3
 8001e9a:	693a      	ldr	r2, [r7, #16]
 8001e9c:	4013      	ands	r3, r2
 8001e9e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001ea6:	d025      	beq.n	8001ef4 <HAL_GPIO_Init+0x204>
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	4a4f      	ldr	r2, [pc, #316]	; (8001fe8 <HAL_GPIO_Init+0x2f8>)
 8001eac:	4293      	cmp	r3, r2
 8001eae:	d01f      	beq.n	8001ef0 <HAL_GPIO_Init+0x200>
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	4a4e      	ldr	r2, [pc, #312]	; (8001fec <HAL_GPIO_Init+0x2fc>)
 8001eb4:	4293      	cmp	r3, r2
 8001eb6:	d019      	beq.n	8001eec <HAL_GPIO_Init+0x1fc>
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	4a4d      	ldr	r2, [pc, #308]	; (8001ff0 <HAL_GPIO_Init+0x300>)
 8001ebc:	4293      	cmp	r3, r2
 8001ebe:	d013      	beq.n	8001ee8 <HAL_GPIO_Init+0x1f8>
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	4a4c      	ldr	r2, [pc, #304]	; (8001ff4 <HAL_GPIO_Init+0x304>)
 8001ec4:	4293      	cmp	r3, r2
 8001ec6:	d00d      	beq.n	8001ee4 <HAL_GPIO_Init+0x1f4>
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	4a4b      	ldr	r2, [pc, #300]	; (8001ff8 <HAL_GPIO_Init+0x308>)
 8001ecc:	4293      	cmp	r3, r2
 8001ece:	d007      	beq.n	8001ee0 <HAL_GPIO_Init+0x1f0>
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	4a4a      	ldr	r2, [pc, #296]	; (8001ffc <HAL_GPIO_Init+0x30c>)
 8001ed4:	4293      	cmp	r3, r2
 8001ed6:	d101      	bne.n	8001edc <HAL_GPIO_Init+0x1ec>
 8001ed8:	2306      	movs	r3, #6
 8001eda:	e00c      	b.n	8001ef6 <HAL_GPIO_Init+0x206>
 8001edc:	2307      	movs	r3, #7
 8001ede:	e00a      	b.n	8001ef6 <HAL_GPIO_Init+0x206>
 8001ee0:	2305      	movs	r3, #5
 8001ee2:	e008      	b.n	8001ef6 <HAL_GPIO_Init+0x206>
 8001ee4:	2304      	movs	r3, #4
 8001ee6:	e006      	b.n	8001ef6 <HAL_GPIO_Init+0x206>
 8001ee8:	2303      	movs	r3, #3
 8001eea:	e004      	b.n	8001ef6 <HAL_GPIO_Init+0x206>
 8001eec:	2302      	movs	r3, #2
 8001eee:	e002      	b.n	8001ef6 <HAL_GPIO_Init+0x206>
 8001ef0:	2301      	movs	r3, #1
 8001ef2:	e000      	b.n	8001ef6 <HAL_GPIO_Init+0x206>
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	697a      	ldr	r2, [r7, #20]
 8001ef8:	f002 0203 	and.w	r2, r2, #3
 8001efc:	0092      	lsls	r2, r2, #2
 8001efe:	4093      	lsls	r3, r2
 8001f00:	693a      	ldr	r2, [r7, #16]
 8001f02:	4313      	orrs	r3, r2
 8001f04:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001f06:	4937      	ldr	r1, [pc, #220]	; (8001fe4 <HAL_GPIO_Init+0x2f4>)
 8001f08:	697b      	ldr	r3, [r7, #20]
 8001f0a:	089b      	lsrs	r3, r3, #2
 8001f0c:	3302      	adds	r3, #2
 8001f0e:	693a      	ldr	r2, [r7, #16]
 8001f10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f14:	4b3a      	ldr	r3, [pc, #232]	; (8002000 <HAL_GPIO_Init+0x310>)
 8001f16:	689b      	ldr	r3, [r3, #8]
 8001f18:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	43db      	mvns	r3, r3
 8001f1e:	693a      	ldr	r2, [r7, #16]
 8001f20:	4013      	ands	r3, r2
 8001f22:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d003      	beq.n	8001f38 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8001f30:	693a      	ldr	r2, [r7, #16]
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	4313      	orrs	r3, r2
 8001f36:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001f38:	4a31      	ldr	r2, [pc, #196]	; (8002000 <HAL_GPIO_Init+0x310>)
 8001f3a:	693b      	ldr	r3, [r7, #16]
 8001f3c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001f3e:	4b30      	ldr	r3, [pc, #192]	; (8002000 <HAL_GPIO_Init+0x310>)
 8001f40:	68db      	ldr	r3, [r3, #12]
 8001f42:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	43db      	mvns	r3, r3
 8001f48:	693a      	ldr	r2, [r7, #16]
 8001f4a:	4013      	ands	r3, r2
 8001f4c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	685b      	ldr	r3, [r3, #4]
 8001f52:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d003      	beq.n	8001f62 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8001f5a:	693a      	ldr	r2, [r7, #16]
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	4313      	orrs	r3, r2
 8001f60:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001f62:	4a27      	ldr	r2, [pc, #156]	; (8002000 <HAL_GPIO_Init+0x310>)
 8001f64:	693b      	ldr	r3, [r7, #16]
 8001f66:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001f68:	4b25      	ldr	r3, [pc, #148]	; (8002000 <HAL_GPIO_Init+0x310>)
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	43db      	mvns	r3, r3
 8001f72:	693a      	ldr	r2, [r7, #16]
 8001f74:	4013      	ands	r3, r2
 8001f76:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	685b      	ldr	r3, [r3, #4]
 8001f7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d003      	beq.n	8001f8c <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8001f84:	693a      	ldr	r2, [r7, #16]
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	4313      	orrs	r3, r2
 8001f8a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001f8c:	4a1c      	ldr	r2, [pc, #112]	; (8002000 <HAL_GPIO_Init+0x310>)
 8001f8e:	693b      	ldr	r3, [r7, #16]
 8001f90:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001f92:	4b1b      	ldr	r3, [pc, #108]	; (8002000 <HAL_GPIO_Init+0x310>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	43db      	mvns	r3, r3
 8001f9c:	693a      	ldr	r2, [r7, #16]
 8001f9e:	4013      	ands	r3, r2
 8001fa0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d003      	beq.n	8001fb6 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8001fae:	693a      	ldr	r2, [r7, #16]
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	4313      	orrs	r3, r2
 8001fb4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001fb6:	4a12      	ldr	r2, [pc, #72]	; (8002000 <HAL_GPIO_Init+0x310>)
 8001fb8:	693b      	ldr	r3, [r7, #16]
 8001fba:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001fbc:	697b      	ldr	r3, [r7, #20]
 8001fbe:	3301      	adds	r3, #1
 8001fc0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001fc2:	683b      	ldr	r3, [r7, #0]
 8001fc4:	681a      	ldr	r2, [r3, #0]
 8001fc6:	697b      	ldr	r3, [r7, #20]
 8001fc8:	fa22 f303 	lsr.w	r3, r2, r3
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	f47f ae97 	bne.w	8001d00 <HAL_GPIO_Init+0x10>
  }
}
 8001fd2:	bf00      	nop
 8001fd4:	bf00      	nop
 8001fd6:	371c      	adds	r7, #28
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fde:	4770      	bx	lr
 8001fe0:	40021000 	.word	0x40021000
 8001fe4:	40010000 	.word	0x40010000
 8001fe8:	48000400 	.word	0x48000400
 8001fec:	48000800 	.word	0x48000800
 8001ff0:	48000c00 	.word	0x48000c00
 8001ff4:	48001000 	.word	0x48001000
 8001ff8:	48001400 	.word	0x48001400
 8001ffc:	48001800 	.word	0x48001800
 8002000:	40010400 	.word	0x40010400

08002004 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002004:	b480      	push	{r7}
 8002006:	b083      	sub	sp, #12
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
 800200c:	460b      	mov	r3, r1
 800200e:	807b      	strh	r3, [r7, #2]
 8002010:	4613      	mov	r3, r2
 8002012:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002014:	787b      	ldrb	r3, [r7, #1]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d003      	beq.n	8002022 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800201a:	887a      	ldrh	r2, [r7, #2]
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002020:	e002      	b.n	8002028 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002022:	887a      	ldrh	r2, [r7, #2]
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002028:	bf00      	nop
 800202a:	370c      	adds	r7, #12
 800202c:	46bd      	mov	sp, r7
 800202e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002032:	4770      	bx	lr

08002034 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 800203a:	af00      	add	r7, sp, #0
 800203c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002040:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002044:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002046:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800204a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	2b00      	cmp	r3, #0
 8002052:	d102      	bne.n	800205a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8002054:	2301      	movs	r3, #1
 8002056:	f001 b83a 	b.w	80030ce <HAL_RCC_OscConfig+0x109a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800205a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800205e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f003 0301 	and.w	r3, r3, #1
 800206a:	2b00      	cmp	r3, #0
 800206c:	f000 816f 	beq.w	800234e <HAL_RCC_OscConfig+0x31a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002070:	4bb5      	ldr	r3, [pc, #724]	; (8002348 <HAL_RCC_OscConfig+0x314>)
 8002072:	685b      	ldr	r3, [r3, #4]
 8002074:	f003 030c 	and.w	r3, r3, #12
 8002078:	2b04      	cmp	r3, #4
 800207a:	d00c      	beq.n	8002096 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800207c:	4bb2      	ldr	r3, [pc, #712]	; (8002348 <HAL_RCC_OscConfig+0x314>)
 800207e:	685b      	ldr	r3, [r3, #4]
 8002080:	f003 030c 	and.w	r3, r3, #12
 8002084:	2b08      	cmp	r3, #8
 8002086:	d15c      	bne.n	8002142 <HAL_RCC_OscConfig+0x10e>
 8002088:	4baf      	ldr	r3, [pc, #700]	; (8002348 <HAL_RCC_OscConfig+0x314>)
 800208a:	685b      	ldr	r3, [r3, #4]
 800208c:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8002090:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002094:	d155      	bne.n	8002142 <HAL_RCC_OscConfig+0x10e>
 8002096:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800209a:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800209e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80020a2:	fa93 f3a3 	rbit	r3, r3
 80020a6:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80020aa:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020ae:	fab3 f383 	clz	r3, r3
 80020b2:	b2db      	uxtb	r3, r3
 80020b4:	095b      	lsrs	r3, r3, #5
 80020b6:	b2db      	uxtb	r3, r3
 80020b8:	f043 0301 	orr.w	r3, r3, #1
 80020bc:	b2db      	uxtb	r3, r3
 80020be:	2b01      	cmp	r3, #1
 80020c0:	d102      	bne.n	80020c8 <HAL_RCC_OscConfig+0x94>
 80020c2:	4ba1      	ldr	r3, [pc, #644]	; (8002348 <HAL_RCC_OscConfig+0x314>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	e015      	b.n	80020f4 <HAL_RCC_OscConfig+0xc0>
 80020c8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80020cc:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020d0:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 80020d4:	fa93 f3a3 	rbit	r3, r3
 80020d8:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 80020dc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80020e0:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80020e4:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 80020e8:	fa93 f3a3 	rbit	r3, r3
 80020ec:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80020f0:	4b95      	ldr	r3, [pc, #596]	; (8002348 <HAL_RCC_OscConfig+0x314>)
 80020f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020f4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80020f8:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 80020fc:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8002100:	fa92 f2a2 	rbit	r2, r2
 8002104:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 8002108:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 800210c:	fab2 f282 	clz	r2, r2
 8002110:	b2d2      	uxtb	r2, r2
 8002112:	f042 0220 	orr.w	r2, r2, #32
 8002116:	b2d2      	uxtb	r2, r2
 8002118:	f002 021f 	and.w	r2, r2, #31
 800211c:	2101      	movs	r1, #1
 800211e:	fa01 f202 	lsl.w	r2, r1, r2
 8002122:	4013      	ands	r3, r2
 8002124:	2b00      	cmp	r3, #0
 8002126:	f000 8111 	beq.w	800234c <HAL_RCC_OscConfig+0x318>
 800212a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800212e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	685b      	ldr	r3, [r3, #4]
 8002136:	2b00      	cmp	r3, #0
 8002138:	f040 8108 	bne.w	800234c <HAL_RCC_OscConfig+0x318>
      {
        return HAL_ERROR;
 800213c:	2301      	movs	r3, #1
 800213e:	f000 bfc6 	b.w	80030ce <HAL_RCC_OscConfig+0x109a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002142:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002146:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	685b      	ldr	r3, [r3, #4]
 800214e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002152:	d106      	bne.n	8002162 <HAL_RCC_OscConfig+0x12e>
 8002154:	4b7c      	ldr	r3, [pc, #496]	; (8002348 <HAL_RCC_OscConfig+0x314>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4a7b      	ldr	r2, [pc, #492]	; (8002348 <HAL_RCC_OscConfig+0x314>)
 800215a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800215e:	6013      	str	r3, [r2, #0]
 8002160:	e036      	b.n	80021d0 <HAL_RCC_OscConfig+0x19c>
 8002162:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002166:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	685b      	ldr	r3, [r3, #4]
 800216e:	2b00      	cmp	r3, #0
 8002170:	d10c      	bne.n	800218c <HAL_RCC_OscConfig+0x158>
 8002172:	4b75      	ldr	r3, [pc, #468]	; (8002348 <HAL_RCC_OscConfig+0x314>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	4a74      	ldr	r2, [pc, #464]	; (8002348 <HAL_RCC_OscConfig+0x314>)
 8002178:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800217c:	6013      	str	r3, [r2, #0]
 800217e:	4b72      	ldr	r3, [pc, #456]	; (8002348 <HAL_RCC_OscConfig+0x314>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	4a71      	ldr	r2, [pc, #452]	; (8002348 <HAL_RCC_OscConfig+0x314>)
 8002184:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002188:	6013      	str	r3, [r2, #0]
 800218a:	e021      	b.n	80021d0 <HAL_RCC_OscConfig+0x19c>
 800218c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002190:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	685b      	ldr	r3, [r3, #4]
 8002198:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800219c:	d10c      	bne.n	80021b8 <HAL_RCC_OscConfig+0x184>
 800219e:	4b6a      	ldr	r3, [pc, #424]	; (8002348 <HAL_RCC_OscConfig+0x314>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	4a69      	ldr	r2, [pc, #420]	; (8002348 <HAL_RCC_OscConfig+0x314>)
 80021a4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80021a8:	6013      	str	r3, [r2, #0]
 80021aa:	4b67      	ldr	r3, [pc, #412]	; (8002348 <HAL_RCC_OscConfig+0x314>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	4a66      	ldr	r2, [pc, #408]	; (8002348 <HAL_RCC_OscConfig+0x314>)
 80021b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021b4:	6013      	str	r3, [r2, #0]
 80021b6:	e00b      	b.n	80021d0 <HAL_RCC_OscConfig+0x19c>
 80021b8:	4b63      	ldr	r3, [pc, #396]	; (8002348 <HAL_RCC_OscConfig+0x314>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	4a62      	ldr	r2, [pc, #392]	; (8002348 <HAL_RCC_OscConfig+0x314>)
 80021be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80021c2:	6013      	str	r3, [r2, #0]
 80021c4:	4b60      	ldr	r3, [pc, #384]	; (8002348 <HAL_RCC_OscConfig+0x314>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	4a5f      	ldr	r2, [pc, #380]	; (8002348 <HAL_RCC_OscConfig+0x314>)
 80021ca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80021ce:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80021d0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80021d4:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d059      	beq.n	8002294 <HAL_RCC_OscConfig+0x260>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021e0:	f7ff fc94 	bl	8001b0c <HAL_GetTick>
 80021e4:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021e8:	e00a      	b.n	8002200 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80021ea:	f7ff fc8f 	bl	8001b0c <HAL_GetTick>
 80021ee:	4602      	mov	r2, r0
 80021f0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80021f4:	1ad3      	subs	r3, r2, r3
 80021f6:	2b64      	cmp	r3, #100	; 0x64
 80021f8:	d902      	bls.n	8002200 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 80021fa:	2303      	movs	r3, #3
 80021fc:	f000 bf67 	b.w	80030ce <HAL_RCC_OscConfig+0x109a>
 8002200:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002204:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002208:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 800220c:	fa93 f3a3 	rbit	r3, r3
 8002210:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8002214:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002218:	fab3 f383 	clz	r3, r3
 800221c:	b2db      	uxtb	r3, r3
 800221e:	095b      	lsrs	r3, r3, #5
 8002220:	b2db      	uxtb	r3, r3
 8002222:	f043 0301 	orr.w	r3, r3, #1
 8002226:	b2db      	uxtb	r3, r3
 8002228:	2b01      	cmp	r3, #1
 800222a:	d102      	bne.n	8002232 <HAL_RCC_OscConfig+0x1fe>
 800222c:	4b46      	ldr	r3, [pc, #280]	; (8002348 <HAL_RCC_OscConfig+0x314>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	e015      	b.n	800225e <HAL_RCC_OscConfig+0x22a>
 8002232:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002236:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800223a:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 800223e:	fa93 f3a3 	rbit	r3, r3
 8002242:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8002246:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800224a:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 800224e:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8002252:	fa93 f3a3 	rbit	r3, r3
 8002256:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 800225a:	4b3b      	ldr	r3, [pc, #236]	; (8002348 <HAL_RCC_OscConfig+0x314>)
 800225c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800225e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002262:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8002266:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 800226a:	fa92 f2a2 	rbit	r2, r2
 800226e:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 8002272:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8002276:	fab2 f282 	clz	r2, r2
 800227a:	b2d2      	uxtb	r2, r2
 800227c:	f042 0220 	orr.w	r2, r2, #32
 8002280:	b2d2      	uxtb	r2, r2
 8002282:	f002 021f 	and.w	r2, r2, #31
 8002286:	2101      	movs	r1, #1
 8002288:	fa01 f202 	lsl.w	r2, r1, r2
 800228c:	4013      	ands	r3, r2
 800228e:	2b00      	cmp	r3, #0
 8002290:	d0ab      	beq.n	80021ea <HAL_RCC_OscConfig+0x1b6>
 8002292:	e05c      	b.n	800234e <HAL_RCC_OscConfig+0x31a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002294:	f7ff fc3a 	bl	8001b0c <HAL_GetTick>
 8002298:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800229c:	e00a      	b.n	80022b4 <HAL_RCC_OscConfig+0x280>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800229e:	f7ff fc35 	bl	8001b0c <HAL_GetTick>
 80022a2:	4602      	mov	r2, r0
 80022a4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80022a8:	1ad3      	subs	r3, r2, r3
 80022aa:	2b64      	cmp	r3, #100	; 0x64
 80022ac:	d902      	bls.n	80022b4 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 80022ae:	2303      	movs	r3, #3
 80022b0:	f000 bf0d 	b.w	80030ce <HAL_RCC_OscConfig+0x109a>
 80022b4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80022b8:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022bc:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 80022c0:	fa93 f3a3 	rbit	r3, r3
 80022c4:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 80022c8:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022cc:	fab3 f383 	clz	r3, r3
 80022d0:	b2db      	uxtb	r3, r3
 80022d2:	095b      	lsrs	r3, r3, #5
 80022d4:	b2db      	uxtb	r3, r3
 80022d6:	f043 0301 	orr.w	r3, r3, #1
 80022da:	b2db      	uxtb	r3, r3
 80022dc:	2b01      	cmp	r3, #1
 80022de:	d102      	bne.n	80022e6 <HAL_RCC_OscConfig+0x2b2>
 80022e0:	4b19      	ldr	r3, [pc, #100]	; (8002348 <HAL_RCC_OscConfig+0x314>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	e015      	b.n	8002312 <HAL_RCC_OscConfig+0x2de>
 80022e6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80022ea:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022ee:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 80022f2:	fa93 f3a3 	rbit	r3, r3
 80022f6:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 80022fa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80022fe:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8002302:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8002306:	fa93 f3a3 	rbit	r3, r3
 800230a:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 800230e:	4b0e      	ldr	r3, [pc, #56]	; (8002348 <HAL_RCC_OscConfig+0x314>)
 8002310:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002312:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002316:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 800231a:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 800231e:	fa92 f2a2 	rbit	r2, r2
 8002322:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 8002326:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 800232a:	fab2 f282 	clz	r2, r2
 800232e:	b2d2      	uxtb	r2, r2
 8002330:	f042 0220 	orr.w	r2, r2, #32
 8002334:	b2d2      	uxtb	r2, r2
 8002336:	f002 021f 	and.w	r2, r2, #31
 800233a:	2101      	movs	r1, #1
 800233c:	fa01 f202 	lsl.w	r2, r1, r2
 8002340:	4013      	ands	r3, r2
 8002342:	2b00      	cmp	r3, #0
 8002344:	d1ab      	bne.n	800229e <HAL_RCC_OscConfig+0x26a>
 8002346:	e002      	b.n	800234e <HAL_RCC_OscConfig+0x31a>
 8002348:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800234c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800234e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002352:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f003 0302 	and.w	r3, r3, #2
 800235e:	2b00      	cmp	r3, #0
 8002360:	f000 817f 	beq.w	8002662 <HAL_RCC_OscConfig+0x62e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002364:	4ba7      	ldr	r3, [pc, #668]	; (8002604 <HAL_RCC_OscConfig+0x5d0>)
 8002366:	685b      	ldr	r3, [r3, #4]
 8002368:	f003 030c 	and.w	r3, r3, #12
 800236c:	2b00      	cmp	r3, #0
 800236e:	d00c      	beq.n	800238a <HAL_RCC_OscConfig+0x356>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002370:	4ba4      	ldr	r3, [pc, #656]	; (8002604 <HAL_RCC_OscConfig+0x5d0>)
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	f003 030c 	and.w	r3, r3, #12
 8002378:	2b08      	cmp	r3, #8
 800237a:	d173      	bne.n	8002464 <HAL_RCC_OscConfig+0x430>
 800237c:	4ba1      	ldr	r3, [pc, #644]	; (8002604 <HAL_RCC_OscConfig+0x5d0>)
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8002384:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002388:	d16c      	bne.n	8002464 <HAL_RCC_OscConfig+0x430>
 800238a:	2302      	movs	r3, #2
 800238c:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002390:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8002394:	fa93 f3a3 	rbit	r3, r3
 8002398:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 800239c:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023a0:	fab3 f383 	clz	r3, r3
 80023a4:	b2db      	uxtb	r3, r3
 80023a6:	095b      	lsrs	r3, r3, #5
 80023a8:	b2db      	uxtb	r3, r3
 80023aa:	f043 0301 	orr.w	r3, r3, #1
 80023ae:	b2db      	uxtb	r3, r3
 80023b0:	2b01      	cmp	r3, #1
 80023b2:	d102      	bne.n	80023ba <HAL_RCC_OscConfig+0x386>
 80023b4:	4b93      	ldr	r3, [pc, #588]	; (8002604 <HAL_RCC_OscConfig+0x5d0>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	e013      	b.n	80023e2 <HAL_RCC_OscConfig+0x3ae>
 80023ba:	2302      	movs	r3, #2
 80023bc:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023c0:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 80023c4:	fa93 f3a3 	rbit	r3, r3
 80023c8:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 80023cc:	2302      	movs	r3, #2
 80023ce:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80023d2:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 80023d6:	fa93 f3a3 	rbit	r3, r3
 80023da:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80023de:	4b89      	ldr	r3, [pc, #548]	; (8002604 <HAL_RCC_OscConfig+0x5d0>)
 80023e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023e2:	2202      	movs	r2, #2
 80023e4:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 80023e8:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 80023ec:	fa92 f2a2 	rbit	r2, r2
 80023f0:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 80023f4:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80023f8:	fab2 f282 	clz	r2, r2
 80023fc:	b2d2      	uxtb	r2, r2
 80023fe:	f042 0220 	orr.w	r2, r2, #32
 8002402:	b2d2      	uxtb	r2, r2
 8002404:	f002 021f 	and.w	r2, r2, #31
 8002408:	2101      	movs	r1, #1
 800240a:	fa01 f202 	lsl.w	r2, r1, r2
 800240e:	4013      	ands	r3, r2
 8002410:	2b00      	cmp	r3, #0
 8002412:	d00a      	beq.n	800242a <HAL_RCC_OscConfig+0x3f6>
 8002414:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002418:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	68db      	ldr	r3, [r3, #12]
 8002420:	2b01      	cmp	r3, #1
 8002422:	d002      	beq.n	800242a <HAL_RCC_OscConfig+0x3f6>
      {
        return HAL_ERROR;
 8002424:	2301      	movs	r3, #1
 8002426:	f000 be52 	b.w	80030ce <HAL_RCC_OscConfig+0x109a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800242a:	4b76      	ldr	r3, [pc, #472]	; (8002604 <HAL_RCC_OscConfig+0x5d0>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002432:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002436:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	691b      	ldr	r3, [r3, #16]
 800243e:	21f8      	movs	r1, #248	; 0xf8
 8002440:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002444:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8002448:	fa91 f1a1 	rbit	r1, r1
 800244c:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 8002450:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8002454:	fab1 f181 	clz	r1, r1
 8002458:	b2c9      	uxtb	r1, r1
 800245a:	408b      	lsls	r3, r1
 800245c:	4969      	ldr	r1, [pc, #420]	; (8002604 <HAL_RCC_OscConfig+0x5d0>)
 800245e:	4313      	orrs	r3, r2
 8002460:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002462:	e0fe      	b.n	8002662 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002464:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002468:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	68db      	ldr	r3, [r3, #12]
 8002470:	2b00      	cmp	r3, #0
 8002472:	f000 8088 	beq.w	8002586 <HAL_RCC_OscConfig+0x552>
 8002476:	2301      	movs	r3, #1
 8002478:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800247c:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8002480:	fa93 f3a3 	rbit	r3, r3
 8002484:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8002488:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800248c:	fab3 f383 	clz	r3, r3
 8002490:	b2db      	uxtb	r3, r3
 8002492:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002496:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800249a:	009b      	lsls	r3, r3, #2
 800249c:	461a      	mov	r2, r3
 800249e:	2301      	movs	r3, #1
 80024a0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024a2:	f7ff fb33 	bl	8001b0c <HAL_GetTick>
 80024a6:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024aa:	e00a      	b.n	80024c2 <HAL_RCC_OscConfig+0x48e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80024ac:	f7ff fb2e 	bl	8001b0c <HAL_GetTick>
 80024b0:	4602      	mov	r2, r0
 80024b2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80024b6:	1ad3      	subs	r3, r2, r3
 80024b8:	2b02      	cmp	r3, #2
 80024ba:	d902      	bls.n	80024c2 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80024bc:	2303      	movs	r3, #3
 80024be:	f000 be06 	b.w	80030ce <HAL_RCC_OscConfig+0x109a>
 80024c2:	2302      	movs	r3, #2
 80024c4:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024c8:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 80024cc:	fa93 f3a3 	rbit	r3, r3
 80024d0:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 80024d4:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024d8:	fab3 f383 	clz	r3, r3
 80024dc:	b2db      	uxtb	r3, r3
 80024de:	095b      	lsrs	r3, r3, #5
 80024e0:	b2db      	uxtb	r3, r3
 80024e2:	f043 0301 	orr.w	r3, r3, #1
 80024e6:	b2db      	uxtb	r3, r3
 80024e8:	2b01      	cmp	r3, #1
 80024ea:	d102      	bne.n	80024f2 <HAL_RCC_OscConfig+0x4be>
 80024ec:	4b45      	ldr	r3, [pc, #276]	; (8002604 <HAL_RCC_OscConfig+0x5d0>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	e013      	b.n	800251a <HAL_RCC_OscConfig+0x4e6>
 80024f2:	2302      	movs	r3, #2
 80024f4:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024f8:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 80024fc:	fa93 f3a3 	rbit	r3, r3
 8002500:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8002504:	2302      	movs	r3, #2
 8002506:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800250a:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 800250e:	fa93 f3a3 	rbit	r3, r3
 8002512:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8002516:	4b3b      	ldr	r3, [pc, #236]	; (8002604 <HAL_RCC_OscConfig+0x5d0>)
 8002518:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800251a:	2202      	movs	r2, #2
 800251c:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8002520:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8002524:	fa92 f2a2 	rbit	r2, r2
 8002528:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 800252c:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8002530:	fab2 f282 	clz	r2, r2
 8002534:	b2d2      	uxtb	r2, r2
 8002536:	f042 0220 	orr.w	r2, r2, #32
 800253a:	b2d2      	uxtb	r2, r2
 800253c:	f002 021f 	and.w	r2, r2, #31
 8002540:	2101      	movs	r1, #1
 8002542:	fa01 f202 	lsl.w	r2, r1, r2
 8002546:	4013      	ands	r3, r2
 8002548:	2b00      	cmp	r3, #0
 800254a:	d0af      	beq.n	80024ac <HAL_RCC_OscConfig+0x478>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800254c:	4b2d      	ldr	r3, [pc, #180]	; (8002604 <HAL_RCC_OscConfig+0x5d0>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002554:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002558:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	691b      	ldr	r3, [r3, #16]
 8002560:	21f8      	movs	r1, #248	; 0xf8
 8002562:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002566:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 800256a:	fa91 f1a1 	rbit	r1, r1
 800256e:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8002572:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8002576:	fab1 f181 	clz	r1, r1
 800257a:	b2c9      	uxtb	r1, r1
 800257c:	408b      	lsls	r3, r1
 800257e:	4921      	ldr	r1, [pc, #132]	; (8002604 <HAL_RCC_OscConfig+0x5d0>)
 8002580:	4313      	orrs	r3, r2
 8002582:	600b      	str	r3, [r1, #0]
 8002584:	e06d      	b.n	8002662 <HAL_RCC_OscConfig+0x62e>
 8002586:	2301      	movs	r3, #1
 8002588:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800258c:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8002590:	fa93 f3a3 	rbit	r3, r3
 8002594:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8002598:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800259c:	fab3 f383 	clz	r3, r3
 80025a0:	b2db      	uxtb	r3, r3
 80025a2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80025a6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80025aa:	009b      	lsls	r3, r3, #2
 80025ac:	461a      	mov	r2, r3
 80025ae:	2300      	movs	r3, #0
 80025b0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025b2:	f7ff faab 	bl	8001b0c <HAL_GetTick>
 80025b6:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025ba:	e00a      	b.n	80025d2 <HAL_RCC_OscConfig+0x59e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80025bc:	f7ff faa6 	bl	8001b0c <HAL_GetTick>
 80025c0:	4602      	mov	r2, r0
 80025c2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80025c6:	1ad3      	subs	r3, r2, r3
 80025c8:	2b02      	cmp	r3, #2
 80025ca:	d902      	bls.n	80025d2 <HAL_RCC_OscConfig+0x59e>
          {
            return HAL_TIMEOUT;
 80025cc:	2303      	movs	r3, #3
 80025ce:	f000 bd7e 	b.w	80030ce <HAL_RCC_OscConfig+0x109a>
 80025d2:	2302      	movs	r3, #2
 80025d4:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025d8:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80025dc:	fa93 f3a3 	rbit	r3, r3
 80025e0:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 80025e4:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025e8:	fab3 f383 	clz	r3, r3
 80025ec:	b2db      	uxtb	r3, r3
 80025ee:	095b      	lsrs	r3, r3, #5
 80025f0:	b2db      	uxtb	r3, r3
 80025f2:	f043 0301 	orr.w	r3, r3, #1
 80025f6:	b2db      	uxtb	r3, r3
 80025f8:	2b01      	cmp	r3, #1
 80025fa:	d105      	bne.n	8002608 <HAL_RCC_OscConfig+0x5d4>
 80025fc:	4b01      	ldr	r3, [pc, #4]	; (8002604 <HAL_RCC_OscConfig+0x5d0>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	e016      	b.n	8002630 <HAL_RCC_OscConfig+0x5fc>
 8002602:	bf00      	nop
 8002604:	40021000 	.word	0x40021000
 8002608:	2302      	movs	r3, #2
 800260a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800260e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8002612:	fa93 f3a3 	rbit	r3, r3
 8002616:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 800261a:	2302      	movs	r3, #2
 800261c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8002620:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8002624:	fa93 f3a3 	rbit	r3, r3
 8002628:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800262c:	4bbf      	ldr	r3, [pc, #764]	; (800292c <HAL_RCC_OscConfig+0x8f8>)
 800262e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002630:	2202      	movs	r2, #2
 8002632:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8002636:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 800263a:	fa92 f2a2 	rbit	r2, r2
 800263e:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 8002642:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8002646:	fab2 f282 	clz	r2, r2
 800264a:	b2d2      	uxtb	r2, r2
 800264c:	f042 0220 	orr.w	r2, r2, #32
 8002650:	b2d2      	uxtb	r2, r2
 8002652:	f002 021f 	and.w	r2, r2, #31
 8002656:	2101      	movs	r1, #1
 8002658:	fa01 f202 	lsl.w	r2, r1, r2
 800265c:	4013      	ands	r3, r2
 800265e:	2b00      	cmp	r3, #0
 8002660:	d1ac      	bne.n	80025bc <HAL_RCC_OscConfig+0x588>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002662:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002666:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f003 0308 	and.w	r3, r3, #8
 8002672:	2b00      	cmp	r3, #0
 8002674:	f000 8113 	beq.w	800289e <HAL_RCC_OscConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002678:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800267c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	695b      	ldr	r3, [r3, #20]
 8002684:	2b00      	cmp	r3, #0
 8002686:	d07c      	beq.n	8002782 <HAL_RCC_OscConfig+0x74e>
 8002688:	2301      	movs	r3, #1
 800268a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800268e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002692:	fa93 f3a3 	rbit	r3, r3
 8002696:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 800269a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800269e:	fab3 f383 	clz	r3, r3
 80026a2:	b2db      	uxtb	r3, r3
 80026a4:	461a      	mov	r2, r3
 80026a6:	4ba2      	ldr	r3, [pc, #648]	; (8002930 <HAL_RCC_OscConfig+0x8fc>)
 80026a8:	4413      	add	r3, r2
 80026aa:	009b      	lsls	r3, r3, #2
 80026ac:	461a      	mov	r2, r3
 80026ae:	2301      	movs	r3, #1
 80026b0:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026b2:	f7ff fa2b 	bl	8001b0c <HAL_GetTick>
 80026b6:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026ba:	e00a      	b.n	80026d2 <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80026bc:	f7ff fa26 	bl	8001b0c <HAL_GetTick>
 80026c0:	4602      	mov	r2, r0
 80026c2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80026c6:	1ad3      	subs	r3, r2, r3
 80026c8:	2b02      	cmp	r3, #2
 80026ca:	d902      	bls.n	80026d2 <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 80026cc:	2303      	movs	r3, #3
 80026ce:	f000 bcfe 	b.w	80030ce <HAL_RCC_OscConfig+0x109a>
 80026d2:	2302      	movs	r3, #2
 80026d4:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026d8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80026dc:	fa93 f2a3 	rbit	r2, r3
 80026e0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80026e4:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80026e8:	601a      	str	r2, [r3, #0]
 80026ea:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80026ee:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80026f2:	2202      	movs	r2, #2
 80026f4:	601a      	str	r2, [r3, #0]
 80026f6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80026fa:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	fa93 f2a3 	rbit	r2, r3
 8002704:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002708:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800270c:	601a      	str	r2, [r3, #0]
 800270e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002712:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002716:	2202      	movs	r2, #2
 8002718:	601a      	str	r2, [r3, #0]
 800271a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800271e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	fa93 f2a3 	rbit	r2, r3
 8002728:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800272c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002730:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002732:	4b7e      	ldr	r3, [pc, #504]	; (800292c <HAL_RCC_OscConfig+0x8f8>)
 8002734:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002736:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800273a:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800273e:	2102      	movs	r1, #2
 8002740:	6019      	str	r1, [r3, #0]
 8002742:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002746:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	fa93 f1a3 	rbit	r1, r3
 8002750:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002754:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8002758:	6019      	str	r1, [r3, #0]
  return result;
 800275a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800275e:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	fab3 f383 	clz	r3, r3
 8002768:	b2db      	uxtb	r3, r3
 800276a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800276e:	b2db      	uxtb	r3, r3
 8002770:	f003 031f 	and.w	r3, r3, #31
 8002774:	2101      	movs	r1, #1
 8002776:	fa01 f303 	lsl.w	r3, r1, r3
 800277a:	4013      	ands	r3, r2
 800277c:	2b00      	cmp	r3, #0
 800277e:	d09d      	beq.n	80026bc <HAL_RCC_OscConfig+0x688>
 8002780:	e08d      	b.n	800289e <HAL_RCC_OscConfig+0x86a>
 8002782:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002786:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800278a:	2201      	movs	r2, #1
 800278c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800278e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002792:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	fa93 f2a3 	rbit	r2, r3
 800279c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80027a0:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80027a4:	601a      	str	r2, [r3, #0]
  return result;
 80027a6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80027aa:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80027ae:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80027b0:	fab3 f383 	clz	r3, r3
 80027b4:	b2db      	uxtb	r3, r3
 80027b6:	461a      	mov	r2, r3
 80027b8:	4b5d      	ldr	r3, [pc, #372]	; (8002930 <HAL_RCC_OscConfig+0x8fc>)
 80027ba:	4413      	add	r3, r2
 80027bc:	009b      	lsls	r3, r3, #2
 80027be:	461a      	mov	r2, r3
 80027c0:	2300      	movs	r3, #0
 80027c2:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027c4:	f7ff f9a2 	bl	8001b0c <HAL_GetTick>
 80027c8:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027cc:	e00a      	b.n	80027e4 <HAL_RCC_OscConfig+0x7b0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80027ce:	f7ff f99d 	bl	8001b0c <HAL_GetTick>
 80027d2:	4602      	mov	r2, r0
 80027d4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80027d8:	1ad3      	subs	r3, r2, r3
 80027da:	2b02      	cmp	r3, #2
 80027dc:	d902      	bls.n	80027e4 <HAL_RCC_OscConfig+0x7b0>
        {
          return HAL_TIMEOUT;
 80027de:	2303      	movs	r3, #3
 80027e0:	f000 bc75 	b.w	80030ce <HAL_RCC_OscConfig+0x109a>
 80027e4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80027e8:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80027ec:	2202      	movs	r2, #2
 80027ee:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027f0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80027f4:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	fa93 f2a3 	rbit	r2, r3
 80027fe:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002802:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8002806:	601a      	str	r2, [r3, #0]
 8002808:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800280c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8002810:	2202      	movs	r2, #2
 8002812:	601a      	str	r2, [r3, #0]
 8002814:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002818:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	fa93 f2a3 	rbit	r2, r3
 8002822:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002826:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800282a:	601a      	str	r2, [r3, #0]
 800282c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002830:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8002834:	2202      	movs	r2, #2
 8002836:	601a      	str	r2, [r3, #0]
 8002838:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800283c:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	fa93 f2a3 	rbit	r2, r3
 8002846:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800284a:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800284e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002850:	4b36      	ldr	r3, [pc, #216]	; (800292c <HAL_RCC_OscConfig+0x8f8>)
 8002852:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002854:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002858:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 800285c:	2102      	movs	r1, #2
 800285e:	6019      	str	r1, [r3, #0]
 8002860:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002864:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	fa93 f1a3 	rbit	r1, r3
 800286e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002872:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8002876:	6019      	str	r1, [r3, #0]
  return result;
 8002878:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800287c:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	fab3 f383 	clz	r3, r3
 8002886:	b2db      	uxtb	r3, r3
 8002888:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800288c:	b2db      	uxtb	r3, r3
 800288e:	f003 031f 	and.w	r3, r3, #31
 8002892:	2101      	movs	r1, #1
 8002894:	fa01 f303 	lsl.w	r3, r1, r3
 8002898:	4013      	ands	r3, r2
 800289a:	2b00      	cmp	r3, #0
 800289c:	d197      	bne.n	80027ce <HAL_RCC_OscConfig+0x79a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800289e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80028a2:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f003 0304 	and.w	r3, r3, #4
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	f000 81a5 	beq.w	8002bfe <HAL_RCC_OscConfig+0xbca>
  {
    FlagStatus       pwrclkchanged = RESET;
 80028b4:	2300      	movs	r3, #0
 80028b6:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80028ba:	4b1c      	ldr	r3, [pc, #112]	; (800292c <HAL_RCC_OscConfig+0x8f8>)
 80028bc:	69db      	ldr	r3, [r3, #28]
 80028be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d116      	bne.n	80028f4 <HAL_RCC_OscConfig+0x8c0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028c6:	4b19      	ldr	r3, [pc, #100]	; (800292c <HAL_RCC_OscConfig+0x8f8>)
 80028c8:	69db      	ldr	r3, [r3, #28]
 80028ca:	4a18      	ldr	r2, [pc, #96]	; (800292c <HAL_RCC_OscConfig+0x8f8>)
 80028cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028d0:	61d3      	str	r3, [r2, #28]
 80028d2:	4b16      	ldr	r3, [pc, #88]	; (800292c <HAL_RCC_OscConfig+0x8f8>)
 80028d4:	69db      	ldr	r3, [r3, #28]
 80028d6:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80028da:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80028de:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80028e2:	601a      	str	r2, [r3, #0]
 80028e4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80028e8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80028ec:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80028ee:	2301      	movs	r3, #1
 80028f0:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028f4:	4b0f      	ldr	r3, [pc, #60]	; (8002934 <HAL_RCC_OscConfig+0x900>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d121      	bne.n	8002944 <HAL_RCC_OscConfig+0x910>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002900:	4b0c      	ldr	r3, [pc, #48]	; (8002934 <HAL_RCC_OscConfig+0x900>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	4a0b      	ldr	r2, [pc, #44]	; (8002934 <HAL_RCC_OscConfig+0x900>)
 8002906:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800290a:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800290c:	f7ff f8fe 	bl	8001b0c <HAL_GetTick>
 8002910:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002914:	e010      	b.n	8002938 <HAL_RCC_OscConfig+0x904>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002916:	f7ff f8f9 	bl	8001b0c <HAL_GetTick>
 800291a:	4602      	mov	r2, r0
 800291c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002920:	1ad3      	subs	r3, r2, r3
 8002922:	2b64      	cmp	r3, #100	; 0x64
 8002924:	d908      	bls.n	8002938 <HAL_RCC_OscConfig+0x904>
        {
          return HAL_TIMEOUT;
 8002926:	2303      	movs	r3, #3
 8002928:	e3d1      	b.n	80030ce <HAL_RCC_OscConfig+0x109a>
 800292a:	bf00      	nop
 800292c:	40021000 	.word	0x40021000
 8002930:	10908120 	.word	0x10908120
 8002934:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002938:	4b8d      	ldr	r3, [pc, #564]	; (8002b70 <HAL_RCC_OscConfig+0xb3c>)
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002940:	2b00      	cmp	r3, #0
 8002942:	d0e8      	beq.n	8002916 <HAL_RCC_OscConfig+0x8e2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002944:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002948:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	689b      	ldr	r3, [r3, #8]
 8002950:	2b01      	cmp	r3, #1
 8002952:	d106      	bne.n	8002962 <HAL_RCC_OscConfig+0x92e>
 8002954:	4b87      	ldr	r3, [pc, #540]	; (8002b74 <HAL_RCC_OscConfig+0xb40>)
 8002956:	6a1b      	ldr	r3, [r3, #32]
 8002958:	4a86      	ldr	r2, [pc, #536]	; (8002b74 <HAL_RCC_OscConfig+0xb40>)
 800295a:	f043 0301 	orr.w	r3, r3, #1
 800295e:	6213      	str	r3, [r2, #32]
 8002960:	e035      	b.n	80029ce <HAL_RCC_OscConfig+0x99a>
 8002962:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002966:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	689b      	ldr	r3, [r3, #8]
 800296e:	2b00      	cmp	r3, #0
 8002970:	d10c      	bne.n	800298c <HAL_RCC_OscConfig+0x958>
 8002972:	4b80      	ldr	r3, [pc, #512]	; (8002b74 <HAL_RCC_OscConfig+0xb40>)
 8002974:	6a1b      	ldr	r3, [r3, #32]
 8002976:	4a7f      	ldr	r2, [pc, #508]	; (8002b74 <HAL_RCC_OscConfig+0xb40>)
 8002978:	f023 0301 	bic.w	r3, r3, #1
 800297c:	6213      	str	r3, [r2, #32]
 800297e:	4b7d      	ldr	r3, [pc, #500]	; (8002b74 <HAL_RCC_OscConfig+0xb40>)
 8002980:	6a1b      	ldr	r3, [r3, #32]
 8002982:	4a7c      	ldr	r2, [pc, #496]	; (8002b74 <HAL_RCC_OscConfig+0xb40>)
 8002984:	f023 0304 	bic.w	r3, r3, #4
 8002988:	6213      	str	r3, [r2, #32]
 800298a:	e020      	b.n	80029ce <HAL_RCC_OscConfig+0x99a>
 800298c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002990:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	689b      	ldr	r3, [r3, #8]
 8002998:	2b05      	cmp	r3, #5
 800299a:	d10c      	bne.n	80029b6 <HAL_RCC_OscConfig+0x982>
 800299c:	4b75      	ldr	r3, [pc, #468]	; (8002b74 <HAL_RCC_OscConfig+0xb40>)
 800299e:	6a1b      	ldr	r3, [r3, #32]
 80029a0:	4a74      	ldr	r2, [pc, #464]	; (8002b74 <HAL_RCC_OscConfig+0xb40>)
 80029a2:	f043 0304 	orr.w	r3, r3, #4
 80029a6:	6213      	str	r3, [r2, #32]
 80029a8:	4b72      	ldr	r3, [pc, #456]	; (8002b74 <HAL_RCC_OscConfig+0xb40>)
 80029aa:	6a1b      	ldr	r3, [r3, #32]
 80029ac:	4a71      	ldr	r2, [pc, #452]	; (8002b74 <HAL_RCC_OscConfig+0xb40>)
 80029ae:	f043 0301 	orr.w	r3, r3, #1
 80029b2:	6213      	str	r3, [r2, #32]
 80029b4:	e00b      	b.n	80029ce <HAL_RCC_OscConfig+0x99a>
 80029b6:	4b6f      	ldr	r3, [pc, #444]	; (8002b74 <HAL_RCC_OscConfig+0xb40>)
 80029b8:	6a1b      	ldr	r3, [r3, #32]
 80029ba:	4a6e      	ldr	r2, [pc, #440]	; (8002b74 <HAL_RCC_OscConfig+0xb40>)
 80029bc:	f023 0301 	bic.w	r3, r3, #1
 80029c0:	6213      	str	r3, [r2, #32]
 80029c2:	4b6c      	ldr	r3, [pc, #432]	; (8002b74 <HAL_RCC_OscConfig+0xb40>)
 80029c4:	6a1b      	ldr	r3, [r3, #32]
 80029c6:	4a6b      	ldr	r2, [pc, #428]	; (8002b74 <HAL_RCC_OscConfig+0xb40>)
 80029c8:	f023 0304 	bic.w	r3, r3, #4
 80029cc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80029ce:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80029d2:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	689b      	ldr	r3, [r3, #8]
 80029da:	2b00      	cmp	r3, #0
 80029dc:	f000 8081 	beq.w	8002ae2 <HAL_RCC_OscConfig+0xaae>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029e0:	f7ff f894 	bl	8001b0c <HAL_GetTick>
 80029e4:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029e8:	e00b      	b.n	8002a02 <HAL_RCC_OscConfig+0x9ce>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80029ea:	f7ff f88f 	bl	8001b0c <HAL_GetTick>
 80029ee:	4602      	mov	r2, r0
 80029f0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80029f4:	1ad3      	subs	r3, r2, r3
 80029f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80029fa:	4293      	cmp	r3, r2
 80029fc:	d901      	bls.n	8002a02 <HAL_RCC_OscConfig+0x9ce>
        {
          return HAL_TIMEOUT;
 80029fe:	2303      	movs	r3, #3
 8002a00:	e365      	b.n	80030ce <HAL_RCC_OscConfig+0x109a>
 8002a02:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002a06:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8002a0a:	2202      	movs	r2, #2
 8002a0c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a0e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002a12:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	fa93 f2a3 	rbit	r2, r3
 8002a1c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002a20:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8002a24:	601a      	str	r2, [r3, #0]
 8002a26:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002a2a:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002a2e:	2202      	movs	r2, #2
 8002a30:	601a      	str	r2, [r3, #0]
 8002a32:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002a36:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	fa93 f2a3 	rbit	r2, r3
 8002a40:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002a44:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8002a48:	601a      	str	r2, [r3, #0]
  return result;
 8002a4a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002a4e:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8002a52:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a54:	fab3 f383 	clz	r3, r3
 8002a58:	b2db      	uxtb	r3, r3
 8002a5a:	095b      	lsrs	r3, r3, #5
 8002a5c:	b2db      	uxtb	r3, r3
 8002a5e:	f043 0302 	orr.w	r3, r3, #2
 8002a62:	b2db      	uxtb	r3, r3
 8002a64:	2b02      	cmp	r3, #2
 8002a66:	d102      	bne.n	8002a6e <HAL_RCC_OscConfig+0xa3a>
 8002a68:	4b42      	ldr	r3, [pc, #264]	; (8002b74 <HAL_RCC_OscConfig+0xb40>)
 8002a6a:	6a1b      	ldr	r3, [r3, #32]
 8002a6c:	e013      	b.n	8002a96 <HAL_RCC_OscConfig+0xa62>
 8002a6e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002a72:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8002a76:	2202      	movs	r2, #2
 8002a78:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a7a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002a7e:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	fa93 f2a3 	rbit	r2, r3
 8002a88:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002a8c:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
 8002a90:	601a      	str	r2, [r3, #0]
 8002a92:	4b38      	ldr	r3, [pc, #224]	; (8002b74 <HAL_RCC_OscConfig+0xb40>)
 8002a94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a96:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002a9a:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8002a9e:	2102      	movs	r1, #2
 8002aa0:	6011      	str	r1, [r2, #0]
 8002aa2:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002aa6:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8002aaa:	6812      	ldr	r2, [r2, #0]
 8002aac:	fa92 f1a2 	rbit	r1, r2
 8002ab0:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002ab4:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 8002ab8:	6011      	str	r1, [r2, #0]
  return result;
 8002aba:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002abe:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 8002ac2:	6812      	ldr	r2, [r2, #0]
 8002ac4:	fab2 f282 	clz	r2, r2
 8002ac8:	b2d2      	uxtb	r2, r2
 8002aca:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002ace:	b2d2      	uxtb	r2, r2
 8002ad0:	f002 021f 	and.w	r2, r2, #31
 8002ad4:	2101      	movs	r1, #1
 8002ad6:	fa01 f202 	lsl.w	r2, r1, r2
 8002ada:	4013      	ands	r3, r2
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d084      	beq.n	80029ea <HAL_RCC_OscConfig+0x9b6>
 8002ae0:	e083      	b.n	8002bea <HAL_RCC_OscConfig+0xbb6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ae2:	f7ff f813 	bl	8001b0c <HAL_GetTick>
 8002ae6:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002aea:	e00b      	b.n	8002b04 <HAL_RCC_OscConfig+0xad0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002aec:	f7ff f80e 	bl	8001b0c <HAL_GetTick>
 8002af0:	4602      	mov	r2, r0
 8002af2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002af6:	1ad3      	subs	r3, r2, r3
 8002af8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002afc:	4293      	cmp	r3, r2
 8002afe:	d901      	bls.n	8002b04 <HAL_RCC_OscConfig+0xad0>
        {
          return HAL_TIMEOUT;
 8002b00:	2303      	movs	r3, #3
 8002b02:	e2e4      	b.n	80030ce <HAL_RCC_OscConfig+0x109a>
 8002b04:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002b08:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8002b0c:	2202      	movs	r2, #2
 8002b0e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b10:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002b14:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	fa93 f2a3 	rbit	r2, r3
 8002b1e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002b22:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8002b26:	601a      	str	r2, [r3, #0]
 8002b28:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002b2c:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8002b30:	2202      	movs	r2, #2
 8002b32:	601a      	str	r2, [r3, #0]
 8002b34:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002b38:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	fa93 f2a3 	rbit	r2, r3
 8002b42:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002b46:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8002b4a:	601a      	str	r2, [r3, #0]
  return result;
 8002b4c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002b50:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8002b54:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b56:	fab3 f383 	clz	r3, r3
 8002b5a:	b2db      	uxtb	r3, r3
 8002b5c:	095b      	lsrs	r3, r3, #5
 8002b5e:	b2db      	uxtb	r3, r3
 8002b60:	f043 0302 	orr.w	r3, r3, #2
 8002b64:	b2db      	uxtb	r3, r3
 8002b66:	2b02      	cmp	r3, #2
 8002b68:	d106      	bne.n	8002b78 <HAL_RCC_OscConfig+0xb44>
 8002b6a:	4b02      	ldr	r3, [pc, #8]	; (8002b74 <HAL_RCC_OscConfig+0xb40>)
 8002b6c:	6a1b      	ldr	r3, [r3, #32]
 8002b6e:	e017      	b.n	8002ba0 <HAL_RCC_OscConfig+0xb6c>
 8002b70:	40007000 	.word	0x40007000
 8002b74:	40021000 	.word	0x40021000
 8002b78:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002b7c:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8002b80:	2202      	movs	r2, #2
 8002b82:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b84:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002b88:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	fa93 f2a3 	rbit	r2, r3
 8002b92:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002b96:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8002b9a:	601a      	str	r2, [r3, #0]
 8002b9c:	4bb3      	ldr	r3, [pc, #716]	; (8002e6c <HAL_RCC_OscConfig+0xe38>)
 8002b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ba0:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002ba4:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8002ba8:	2102      	movs	r1, #2
 8002baa:	6011      	str	r1, [r2, #0]
 8002bac:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002bb0:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8002bb4:	6812      	ldr	r2, [r2, #0]
 8002bb6:	fa92 f1a2 	rbit	r1, r2
 8002bba:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002bbe:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 8002bc2:	6011      	str	r1, [r2, #0]
  return result;
 8002bc4:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002bc8:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 8002bcc:	6812      	ldr	r2, [r2, #0]
 8002bce:	fab2 f282 	clz	r2, r2
 8002bd2:	b2d2      	uxtb	r2, r2
 8002bd4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002bd8:	b2d2      	uxtb	r2, r2
 8002bda:	f002 021f 	and.w	r2, r2, #31
 8002bde:	2101      	movs	r1, #1
 8002be0:	fa01 f202 	lsl.w	r2, r1, r2
 8002be4:	4013      	ands	r3, r2
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d180      	bne.n	8002aec <HAL_RCC_OscConfig+0xab8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002bea:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 8002bee:	2b01      	cmp	r3, #1
 8002bf0:	d105      	bne.n	8002bfe <HAL_RCC_OscConfig+0xbca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002bf2:	4b9e      	ldr	r3, [pc, #632]	; (8002e6c <HAL_RCC_OscConfig+0xe38>)
 8002bf4:	69db      	ldr	r3, [r3, #28]
 8002bf6:	4a9d      	ldr	r2, [pc, #628]	; (8002e6c <HAL_RCC_OscConfig+0xe38>)
 8002bf8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002bfc:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002bfe:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002c02:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	699b      	ldr	r3, [r3, #24]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	f000 825e 	beq.w	80030cc <HAL_RCC_OscConfig+0x1098>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002c10:	4b96      	ldr	r3, [pc, #600]	; (8002e6c <HAL_RCC_OscConfig+0xe38>)
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	f003 030c 	and.w	r3, r3, #12
 8002c18:	2b08      	cmp	r3, #8
 8002c1a:	f000 821f 	beq.w	800305c <HAL_RCC_OscConfig+0x1028>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c1e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002c22:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	699b      	ldr	r3, [r3, #24]
 8002c2a:	2b02      	cmp	r3, #2
 8002c2c:	f040 8170 	bne.w	8002f10 <HAL_RCC_OscConfig+0xedc>
 8002c30:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002c34:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8002c38:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002c3c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c3e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002c42:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	fa93 f2a3 	rbit	r2, r3
 8002c4c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002c50:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8002c54:	601a      	str	r2, [r3, #0]
  return result;
 8002c56:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002c5a:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8002c5e:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c60:	fab3 f383 	clz	r3, r3
 8002c64:	b2db      	uxtb	r3, r3
 8002c66:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002c6a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002c6e:	009b      	lsls	r3, r3, #2
 8002c70:	461a      	mov	r2, r3
 8002c72:	2300      	movs	r3, #0
 8002c74:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c76:	f7fe ff49 	bl	8001b0c <HAL_GetTick>
 8002c7a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c7e:	e009      	b.n	8002c94 <HAL_RCC_OscConfig+0xc60>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c80:	f7fe ff44 	bl	8001b0c <HAL_GetTick>
 8002c84:	4602      	mov	r2, r0
 8002c86:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002c8a:	1ad3      	subs	r3, r2, r3
 8002c8c:	2b02      	cmp	r3, #2
 8002c8e:	d901      	bls.n	8002c94 <HAL_RCC_OscConfig+0xc60>
          {
            return HAL_TIMEOUT;
 8002c90:	2303      	movs	r3, #3
 8002c92:	e21c      	b.n	80030ce <HAL_RCC_OscConfig+0x109a>
 8002c94:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002c98:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8002c9c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002ca0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ca2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002ca6:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	fa93 f2a3 	rbit	r2, r3
 8002cb0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002cb4:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8002cb8:	601a      	str	r2, [r3, #0]
  return result;
 8002cba:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002cbe:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8002cc2:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002cc4:	fab3 f383 	clz	r3, r3
 8002cc8:	b2db      	uxtb	r3, r3
 8002cca:	095b      	lsrs	r3, r3, #5
 8002ccc:	b2db      	uxtb	r3, r3
 8002cce:	f043 0301 	orr.w	r3, r3, #1
 8002cd2:	b2db      	uxtb	r3, r3
 8002cd4:	2b01      	cmp	r3, #1
 8002cd6:	d102      	bne.n	8002cde <HAL_RCC_OscConfig+0xcaa>
 8002cd8:	4b64      	ldr	r3, [pc, #400]	; (8002e6c <HAL_RCC_OscConfig+0xe38>)
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	e027      	b.n	8002d2e <HAL_RCC_OscConfig+0xcfa>
 8002cde:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002ce2:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8002ce6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002cea:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cec:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002cf0:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	fa93 f2a3 	rbit	r2, r3
 8002cfa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002cfe:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8002d02:	601a      	str	r2, [r3, #0]
 8002d04:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002d08:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8002d0c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002d10:	601a      	str	r2, [r3, #0]
 8002d12:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002d16:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	fa93 f2a3 	rbit	r2, r3
 8002d20:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002d24:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 8002d28:	601a      	str	r2, [r3, #0]
 8002d2a:	4b50      	ldr	r3, [pc, #320]	; (8002e6c <HAL_RCC_OscConfig+0xe38>)
 8002d2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d2e:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002d32:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8002d36:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002d3a:	6011      	str	r1, [r2, #0]
 8002d3c:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002d40:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8002d44:	6812      	ldr	r2, [r2, #0]
 8002d46:	fa92 f1a2 	rbit	r1, r2
 8002d4a:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002d4e:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 8002d52:	6011      	str	r1, [r2, #0]
  return result;
 8002d54:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002d58:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 8002d5c:	6812      	ldr	r2, [r2, #0]
 8002d5e:	fab2 f282 	clz	r2, r2
 8002d62:	b2d2      	uxtb	r2, r2
 8002d64:	f042 0220 	orr.w	r2, r2, #32
 8002d68:	b2d2      	uxtb	r2, r2
 8002d6a:	f002 021f 	and.w	r2, r2, #31
 8002d6e:	2101      	movs	r1, #1
 8002d70:	fa01 f202 	lsl.w	r2, r1, r2
 8002d74:	4013      	ands	r3, r2
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d182      	bne.n	8002c80 <HAL_RCC_OscConfig+0xc4c>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002d7a:	4b3c      	ldr	r3, [pc, #240]	; (8002e6c <HAL_RCC_OscConfig+0xe38>)
 8002d7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d7e:	f023 020f 	bic.w	r2, r3, #15
 8002d82:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002d86:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d8e:	4937      	ldr	r1, [pc, #220]	; (8002e6c <HAL_RCC_OscConfig+0xe38>)
 8002d90:	4313      	orrs	r3, r2
 8002d92:	62cb      	str	r3, [r1, #44]	; 0x2c
 8002d94:	4b35      	ldr	r3, [pc, #212]	; (8002e6c <HAL_RCC_OscConfig+0xe38>)
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8002d9c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002da0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	6a19      	ldr	r1, [r3, #32]
 8002da8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002dac:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	69db      	ldr	r3, [r3, #28]
 8002db4:	430b      	orrs	r3, r1
 8002db6:	492d      	ldr	r1, [pc, #180]	; (8002e6c <HAL_RCC_OscConfig+0xe38>)
 8002db8:	4313      	orrs	r3, r2
 8002dba:	604b      	str	r3, [r1, #4]
 8002dbc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002dc0:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8002dc4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002dc8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dca:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002dce:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	fa93 f2a3 	rbit	r2, r3
 8002dd8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002ddc:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8002de0:	601a      	str	r2, [r3, #0]
  return result;
 8002de2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002de6:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8002dea:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002dec:	fab3 f383 	clz	r3, r3
 8002df0:	b2db      	uxtb	r3, r3
 8002df2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002df6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002dfa:	009b      	lsls	r3, r3, #2
 8002dfc:	461a      	mov	r2, r3
 8002dfe:	2301      	movs	r3, #1
 8002e00:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e02:	f7fe fe83 	bl	8001b0c <HAL_GetTick>
 8002e06:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002e0a:	e009      	b.n	8002e20 <HAL_RCC_OscConfig+0xdec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e0c:	f7fe fe7e 	bl	8001b0c <HAL_GetTick>
 8002e10:	4602      	mov	r2, r0
 8002e12:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002e16:	1ad3      	subs	r3, r2, r3
 8002e18:	2b02      	cmp	r3, #2
 8002e1a:	d901      	bls.n	8002e20 <HAL_RCC_OscConfig+0xdec>
          {
            return HAL_TIMEOUT;
 8002e1c:	2303      	movs	r3, #3
 8002e1e:	e156      	b.n	80030ce <HAL_RCC_OscConfig+0x109a>
 8002e20:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002e24:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8002e28:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002e2c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e2e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002e32:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	fa93 f2a3 	rbit	r2, r3
 8002e3c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002e40:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8002e44:	601a      	str	r2, [r3, #0]
  return result;
 8002e46:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002e4a:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8002e4e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002e50:	fab3 f383 	clz	r3, r3
 8002e54:	b2db      	uxtb	r3, r3
 8002e56:	095b      	lsrs	r3, r3, #5
 8002e58:	b2db      	uxtb	r3, r3
 8002e5a:	f043 0301 	orr.w	r3, r3, #1
 8002e5e:	b2db      	uxtb	r3, r3
 8002e60:	2b01      	cmp	r3, #1
 8002e62:	d105      	bne.n	8002e70 <HAL_RCC_OscConfig+0xe3c>
 8002e64:	4b01      	ldr	r3, [pc, #4]	; (8002e6c <HAL_RCC_OscConfig+0xe38>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	e02a      	b.n	8002ec0 <HAL_RCC_OscConfig+0xe8c>
 8002e6a:	bf00      	nop
 8002e6c:	40021000 	.word	0x40021000
 8002e70:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002e74:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8002e78:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002e7c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e7e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002e82:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	fa93 f2a3 	rbit	r2, r3
 8002e8c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002e90:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8002e94:	601a      	str	r2, [r3, #0]
 8002e96:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002e9a:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8002e9e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002ea2:	601a      	str	r2, [r3, #0]
 8002ea4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002ea8:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	fa93 f2a3 	rbit	r2, r3
 8002eb2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002eb6:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8002eba:	601a      	str	r2, [r3, #0]
 8002ebc:	4b86      	ldr	r3, [pc, #536]	; (80030d8 <HAL_RCC_OscConfig+0x10a4>)
 8002ebe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ec0:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002ec4:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8002ec8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002ecc:	6011      	str	r1, [r2, #0]
 8002ece:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002ed2:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8002ed6:	6812      	ldr	r2, [r2, #0]
 8002ed8:	fa92 f1a2 	rbit	r1, r2
 8002edc:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002ee0:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 8002ee4:	6011      	str	r1, [r2, #0]
  return result;
 8002ee6:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002eea:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 8002eee:	6812      	ldr	r2, [r2, #0]
 8002ef0:	fab2 f282 	clz	r2, r2
 8002ef4:	b2d2      	uxtb	r2, r2
 8002ef6:	f042 0220 	orr.w	r2, r2, #32
 8002efa:	b2d2      	uxtb	r2, r2
 8002efc:	f002 021f 	and.w	r2, r2, #31
 8002f00:	2101      	movs	r1, #1
 8002f02:	fa01 f202 	lsl.w	r2, r1, r2
 8002f06:	4013      	ands	r3, r2
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	f43f af7f 	beq.w	8002e0c <HAL_RCC_OscConfig+0xdd8>
 8002f0e:	e0dd      	b.n	80030cc <HAL_RCC_OscConfig+0x1098>
 8002f10:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002f14:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8002f18:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002f1c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f1e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002f22:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	fa93 f2a3 	rbit	r2, r3
 8002f2c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002f30:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8002f34:	601a      	str	r2, [r3, #0]
  return result;
 8002f36:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002f3a:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8002f3e:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f40:	fab3 f383 	clz	r3, r3
 8002f44:	b2db      	uxtb	r3, r3
 8002f46:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002f4a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002f4e:	009b      	lsls	r3, r3, #2
 8002f50:	461a      	mov	r2, r3
 8002f52:	2300      	movs	r3, #0
 8002f54:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f56:	f7fe fdd9 	bl	8001b0c <HAL_GetTick>
 8002f5a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f5e:	e009      	b.n	8002f74 <HAL_RCC_OscConfig+0xf40>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002f60:	f7fe fdd4 	bl	8001b0c <HAL_GetTick>
 8002f64:	4602      	mov	r2, r0
 8002f66:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002f6a:	1ad3      	subs	r3, r2, r3
 8002f6c:	2b02      	cmp	r3, #2
 8002f6e:	d901      	bls.n	8002f74 <HAL_RCC_OscConfig+0xf40>
          {
            return HAL_TIMEOUT;
 8002f70:	2303      	movs	r3, #3
 8002f72:	e0ac      	b.n	80030ce <HAL_RCC_OscConfig+0x109a>
 8002f74:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002f78:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8002f7c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002f80:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f82:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002f86:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	fa93 f2a3 	rbit	r2, r3
 8002f90:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002f94:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8002f98:	601a      	str	r2, [r3, #0]
  return result;
 8002f9a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002f9e:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8002fa2:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002fa4:	fab3 f383 	clz	r3, r3
 8002fa8:	b2db      	uxtb	r3, r3
 8002faa:	095b      	lsrs	r3, r3, #5
 8002fac:	b2db      	uxtb	r3, r3
 8002fae:	f043 0301 	orr.w	r3, r3, #1
 8002fb2:	b2db      	uxtb	r3, r3
 8002fb4:	2b01      	cmp	r3, #1
 8002fb6:	d102      	bne.n	8002fbe <HAL_RCC_OscConfig+0xf8a>
 8002fb8:	4b47      	ldr	r3, [pc, #284]	; (80030d8 <HAL_RCC_OscConfig+0x10a4>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	e027      	b.n	800300e <HAL_RCC_OscConfig+0xfda>
 8002fbe:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002fc2:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8002fc6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002fca:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fcc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002fd0:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	fa93 f2a3 	rbit	r2, r3
 8002fda:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002fde:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8002fe2:	601a      	str	r2, [r3, #0]
 8002fe4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002fe8:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8002fec:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002ff0:	601a      	str	r2, [r3, #0]
 8002ff2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002ff6:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	fa93 f2a3 	rbit	r2, r3
 8003000:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003004:	f5a3 73f8 	sub.w	r3, r3, #496	; 0x1f0
 8003008:	601a      	str	r2, [r3, #0]
 800300a:	4b33      	ldr	r3, [pc, #204]	; (80030d8 <HAL_RCC_OscConfig+0x10a4>)
 800300c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800300e:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003012:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8003016:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800301a:	6011      	str	r1, [r2, #0]
 800301c:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003020:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8003024:	6812      	ldr	r2, [r2, #0]
 8003026:	fa92 f1a2 	rbit	r1, r2
 800302a:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800302e:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 8003032:	6011      	str	r1, [r2, #0]
  return result;
 8003034:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003038:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 800303c:	6812      	ldr	r2, [r2, #0]
 800303e:	fab2 f282 	clz	r2, r2
 8003042:	b2d2      	uxtb	r2, r2
 8003044:	f042 0220 	orr.w	r2, r2, #32
 8003048:	b2d2      	uxtb	r2, r2
 800304a:	f002 021f 	and.w	r2, r2, #31
 800304e:	2101      	movs	r1, #1
 8003050:	fa01 f202 	lsl.w	r2, r1, r2
 8003054:	4013      	ands	r3, r2
 8003056:	2b00      	cmp	r3, #0
 8003058:	d182      	bne.n	8002f60 <HAL_RCC_OscConfig+0xf2c>
 800305a:	e037      	b.n	80030cc <HAL_RCC_OscConfig+0x1098>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800305c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003060:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	699b      	ldr	r3, [r3, #24]
 8003068:	2b01      	cmp	r3, #1
 800306a:	d101      	bne.n	8003070 <HAL_RCC_OscConfig+0x103c>
      {
        return HAL_ERROR;
 800306c:	2301      	movs	r3, #1
 800306e:	e02e      	b.n	80030ce <HAL_RCC_OscConfig+0x109a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003070:	4b19      	ldr	r3, [pc, #100]	; (80030d8 <HAL_RCC_OscConfig+0x10a4>)
 8003072:	685b      	ldr	r3, [r3, #4]
 8003074:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8003078:	4b17      	ldr	r3, [pc, #92]	; (80030d8 <HAL_RCC_OscConfig+0x10a4>)
 800307a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800307c:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003080:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8003084:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8003088:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800308c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	69db      	ldr	r3, [r3, #28]
 8003094:	429a      	cmp	r2, r3
 8003096:	d117      	bne.n	80030c8 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8003098:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800309c:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80030a0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80030a4:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80030ac:	429a      	cmp	r2, r3
 80030ae:	d10b      	bne.n	80030c8 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 80030b0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80030b4:	f003 020f 	and.w	r2, r3, #15
 80030b8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80030bc:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80030c4:	429a      	cmp	r2, r3
 80030c6:	d001      	beq.n	80030cc <HAL_RCC_OscConfig+0x1098>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 80030c8:	2301      	movs	r3, #1
 80030ca:	e000      	b.n	80030ce <HAL_RCC_OscConfig+0x109a>
        }
      }
    }
  }

  return HAL_OK;
 80030cc:	2300      	movs	r3, #0
}
 80030ce:	4618      	mov	r0, r3
 80030d0:	f507 7702 	add.w	r7, r7, #520	; 0x208
 80030d4:	46bd      	mov	sp, r7
 80030d6:	bd80      	pop	{r7, pc}
 80030d8:	40021000 	.word	0x40021000

080030dc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b09e      	sub	sp, #120	; 0x78
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
 80030e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80030e6:	2300      	movs	r3, #0
 80030e8:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d101      	bne.n	80030f4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80030f0:	2301      	movs	r3, #1
 80030f2:	e162      	b.n	80033ba <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80030f4:	4b90      	ldr	r3, [pc, #576]	; (8003338 <HAL_RCC_ClockConfig+0x25c>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f003 0307 	and.w	r3, r3, #7
 80030fc:	683a      	ldr	r2, [r7, #0]
 80030fe:	429a      	cmp	r2, r3
 8003100:	d910      	bls.n	8003124 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003102:	4b8d      	ldr	r3, [pc, #564]	; (8003338 <HAL_RCC_ClockConfig+0x25c>)
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f023 0207 	bic.w	r2, r3, #7
 800310a:	498b      	ldr	r1, [pc, #556]	; (8003338 <HAL_RCC_ClockConfig+0x25c>)
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	4313      	orrs	r3, r2
 8003110:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003112:	4b89      	ldr	r3, [pc, #548]	; (8003338 <HAL_RCC_ClockConfig+0x25c>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f003 0307 	and.w	r3, r3, #7
 800311a:	683a      	ldr	r2, [r7, #0]
 800311c:	429a      	cmp	r2, r3
 800311e:	d001      	beq.n	8003124 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003120:	2301      	movs	r3, #1
 8003122:	e14a      	b.n	80033ba <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f003 0302 	and.w	r3, r3, #2
 800312c:	2b00      	cmp	r3, #0
 800312e:	d008      	beq.n	8003142 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003130:	4b82      	ldr	r3, [pc, #520]	; (800333c <HAL_RCC_ClockConfig+0x260>)
 8003132:	685b      	ldr	r3, [r3, #4]
 8003134:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	689b      	ldr	r3, [r3, #8]
 800313c:	497f      	ldr	r1, [pc, #508]	; (800333c <HAL_RCC_ClockConfig+0x260>)
 800313e:	4313      	orrs	r3, r2
 8003140:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f003 0301 	and.w	r3, r3, #1
 800314a:	2b00      	cmp	r3, #0
 800314c:	f000 80dc 	beq.w	8003308 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	685b      	ldr	r3, [r3, #4]
 8003154:	2b01      	cmp	r3, #1
 8003156:	d13c      	bne.n	80031d2 <HAL_RCC_ClockConfig+0xf6>
 8003158:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800315c:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800315e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003160:	fa93 f3a3 	rbit	r3, r3
 8003164:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8003166:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003168:	fab3 f383 	clz	r3, r3
 800316c:	b2db      	uxtb	r3, r3
 800316e:	095b      	lsrs	r3, r3, #5
 8003170:	b2db      	uxtb	r3, r3
 8003172:	f043 0301 	orr.w	r3, r3, #1
 8003176:	b2db      	uxtb	r3, r3
 8003178:	2b01      	cmp	r3, #1
 800317a:	d102      	bne.n	8003182 <HAL_RCC_ClockConfig+0xa6>
 800317c:	4b6f      	ldr	r3, [pc, #444]	; (800333c <HAL_RCC_ClockConfig+0x260>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	e00f      	b.n	80031a2 <HAL_RCC_ClockConfig+0xc6>
 8003182:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003186:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003188:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800318a:	fa93 f3a3 	rbit	r3, r3
 800318e:	667b      	str	r3, [r7, #100]	; 0x64
 8003190:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003194:	663b      	str	r3, [r7, #96]	; 0x60
 8003196:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003198:	fa93 f3a3 	rbit	r3, r3
 800319c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800319e:	4b67      	ldr	r3, [pc, #412]	; (800333c <HAL_RCC_ClockConfig+0x260>)
 80031a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031a2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80031a6:	65ba      	str	r2, [r7, #88]	; 0x58
 80031a8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80031aa:	fa92 f2a2 	rbit	r2, r2
 80031ae:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80031b0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80031b2:	fab2 f282 	clz	r2, r2
 80031b6:	b2d2      	uxtb	r2, r2
 80031b8:	f042 0220 	orr.w	r2, r2, #32
 80031bc:	b2d2      	uxtb	r2, r2
 80031be:	f002 021f 	and.w	r2, r2, #31
 80031c2:	2101      	movs	r1, #1
 80031c4:	fa01 f202 	lsl.w	r2, r1, r2
 80031c8:	4013      	ands	r3, r2
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d17b      	bne.n	80032c6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80031ce:	2301      	movs	r3, #1
 80031d0:	e0f3      	b.n	80033ba <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	685b      	ldr	r3, [r3, #4]
 80031d6:	2b02      	cmp	r3, #2
 80031d8:	d13c      	bne.n	8003254 <HAL_RCC_ClockConfig+0x178>
 80031da:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80031de:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031e0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80031e2:	fa93 f3a3 	rbit	r3, r3
 80031e6:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80031e8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80031ea:	fab3 f383 	clz	r3, r3
 80031ee:	b2db      	uxtb	r3, r3
 80031f0:	095b      	lsrs	r3, r3, #5
 80031f2:	b2db      	uxtb	r3, r3
 80031f4:	f043 0301 	orr.w	r3, r3, #1
 80031f8:	b2db      	uxtb	r3, r3
 80031fa:	2b01      	cmp	r3, #1
 80031fc:	d102      	bne.n	8003204 <HAL_RCC_ClockConfig+0x128>
 80031fe:	4b4f      	ldr	r3, [pc, #316]	; (800333c <HAL_RCC_ClockConfig+0x260>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	e00f      	b.n	8003224 <HAL_RCC_ClockConfig+0x148>
 8003204:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003208:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800320a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800320c:	fa93 f3a3 	rbit	r3, r3
 8003210:	647b      	str	r3, [r7, #68]	; 0x44
 8003212:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003216:	643b      	str	r3, [r7, #64]	; 0x40
 8003218:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800321a:	fa93 f3a3 	rbit	r3, r3
 800321e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003220:	4b46      	ldr	r3, [pc, #280]	; (800333c <HAL_RCC_ClockConfig+0x260>)
 8003222:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003224:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003228:	63ba      	str	r2, [r7, #56]	; 0x38
 800322a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800322c:	fa92 f2a2 	rbit	r2, r2
 8003230:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8003232:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003234:	fab2 f282 	clz	r2, r2
 8003238:	b2d2      	uxtb	r2, r2
 800323a:	f042 0220 	orr.w	r2, r2, #32
 800323e:	b2d2      	uxtb	r2, r2
 8003240:	f002 021f 	and.w	r2, r2, #31
 8003244:	2101      	movs	r1, #1
 8003246:	fa01 f202 	lsl.w	r2, r1, r2
 800324a:	4013      	ands	r3, r2
 800324c:	2b00      	cmp	r3, #0
 800324e:	d13a      	bne.n	80032c6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003250:	2301      	movs	r3, #1
 8003252:	e0b2      	b.n	80033ba <HAL_RCC_ClockConfig+0x2de>
 8003254:	2302      	movs	r3, #2
 8003256:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003258:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800325a:	fa93 f3a3 	rbit	r3, r3
 800325e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003260:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003262:	fab3 f383 	clz	r3, r3
 8003266:	b2db      	uxtb	r3, r3
 8003268:	095b      	lsrs	r3, r3, #5
 800326a:	b2db      	uxtb	r3, r3
 800326c:	f043 0301 	orr.w	r3, r3, #1
 8003270:	b2db      	uxtb	r3, r3
 8003272:	2b01      	cmp	r3, #1
 8003274:	d102      	bne.n	800327c <HAL_RCC_ClockConfig+0x1a0>
 8003276:	4b31      	ldr	r3, [pc, #196]	; (800333c <HAL_RCC_ClockConfig+0x260>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	e00d      	b.n	8003298 <HAL_RCC_ClockConfig+0x1bc>
 800327c:	2302      	movs	r3, #2
 800327e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003280:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003282:	fa93 f3a3 	rbit	r3, r3
 8003286:	627b      	str	r3, [r7, #36]	; 0x24
 8003288:	2302      	movs	r3, #2
 800328a:	623b      	str	r3, [r7, #32]
 800328c:	6a3b      	ldr	r3, [r7, #32]
 800328e:	fa93 f3a3 	rbit	r3, r3
 8003292:	61fb      	str	r3, [r7, #28]
 8003294:	4b29      	ldr	r3, [pc, #164]	; (800333c <HAL_RCC_ClockConfig+0x260>)
 8003296:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003298:	2202      	movs	r2, #2
 800329a:	61ba      	str	r2, [r7, #24]
 800329c:	69ba      	ldr	r2, [r7, #24]
 800329e:	fa92 f2a2 	rbit	r2, r2
 80032a2:	617a      	str	r2, [r7, #20]
  return result;
 80032a4:	697a      	ldr	r2, [r7, #20]
 80032a6:	fab2 f282 	clz	r2, r2
 80032aa:	b2d2      	uxtb	r2, r2
 80032ac:	f042 0220 	orr.w	r2, r2, #32
 80032b0:	b2d2      	uxtb	r2, r2
 80032b2:	f002 021f 	and.w	r2, r2, #31
 80032b6:	2101      	movs	r1, #1
 80032b8:	fa01 f202 	lsl.w	r2, r1, r2
 80032bc:	4013      	ands	r3, r2
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d101      	bne.n	80032c6 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80032c2:	2301      	movs	r3, #1
 80032c4:	e079      	b.n	80033ba <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80032c6:	4b1d      	ldr	r3, [pc, #116]	; (800333c <HAL_RCC_ClockConfig+0x260>)
 80032c8:	685b      	ldr	r3, [r3, #4]
 80032ca:	f023 0203 	bic.w	r2, r3, #3
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	685b      	ldr	r3, [r3, #4]
 80032d2:	491a      	ldr	r1, [pc, #104]	; (800333c <HAL_RCC_ClockConfig+0x260>)
 80032d4:	4313      	orrs	r3, r2
 80032d6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80032d8:	f7fe fc18 	bl	8001b0c <HAL_GetTick>
 80032dc:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032de:	e00a      	b.n	80032f6 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032e0:	f7fe fc14 	bl	8001b0c <HAL_GetTick>
 80032e4:	4602      	mov	r2, r0
 80032e6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80032e8:	1ad3      	subs	r3, r2, r3
 80032ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d901      	bls.n	80032f6 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80032f2:	2303      	movs	r3, #3
 80032f4:	e061      	b.n	80033ba <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032f6:	4b11      	ldr	r3, [pc, #68]	; (800333c <HAL_RCC_ClockConfig+0x260>)
 80032f8:	685b      	ldr	r3, [r3, #4]
 80032fa:	f003 020c 	and.w	r2, r3, #12
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	685b      	ldr	r3, [r3, #4]
 8003302:	009b      	lsls	r3, r3, #2
 8003304:	429a      	cmp	r2, r3
 8003306:	d1eb      	bne.n	80032e0 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003308:	4b0b      	ldr	r3, [pc, #44]	; (8003338 <HAL_RCC_ClockConfig+0x25c>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f003 0307 	and.w	r3, r3, #7
 8003310:	683a      	ldr	r2, [r7, #0]
 8003312:	429a      	cmp	r2, r3
 8003314:	d214      	bcs.n	8003340 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003316:	4b08      	ldr	r3, [pc, #32]	; (8003338 <HAL_RCC_ClockConfig+0x25c>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f023 0207 	bic.w	r2, r3, #7
 800331e:	4906      	ldr	r1, [pc, #24]	; (8003338 <HAL_RCC_ClockConfig+0x25c>)
 8003320:	683b      	ldr	r3, [r7, #0]
 8003322:	4313      	orrs	r3, r2
 8003324:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003326:	4b04      	ldr	r3, [pc, #16]	; (8003338 <HAL_RCC_ClockConfig+0x25c>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f003 0307 	and.w	r3, r3, #7
 800332e:	683a      	ldr	r2, [r7, #0]
 8003330:	429a      	cmp	r2, r3
 8003332:	d005      	beq.n	8003340 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8003334:	2301      	movs	r3, #1
 8003336:	e040      	b.n	80033ba <HAL_RCC_ClockConfig+0x2de>
 8003338:	40022000 	.word	0x40022000
 800333c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f003 0304 	and.w	r3, r3, #4
 8003348:	2b00      	cmp	r3, #0
 800334a:	d008      	beq.n	800335e <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800334c:	4b1d      	ldr	r3, [pc, #116]	; (80033c4 <HAL_RCC_ClockConfig+0x2e8>)
 800334e:	685b      	ldr	r3, [r3, #4]
 8003350:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	68db      	ldr	r3, [r3, #12]
 8003358:	491a      	ldr	r1, [pc, #104]	; (80033c4 <HAL_RCC_ClockConfig+0x2e8>)
 800335a:	4313      	orrs	r3, r2
 800335c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f003 0308 	and.w	r3, r3, #8
 8003366:	2b00      	cmp	r3, #0
 8003368:	d009      	beq.n	800337e <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800336a:	4b16      	ldr	r3, [pc, #88]	; (80033c4 <HAL_RCC_ClockConfig+0x2e8>)
 800336c:	685b      	ldr	r3, [r3, #4]
 800336e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	691b      	ldr	r3, [r3, #16]
 8003376:	00db      	lsls	r3, r3, #3
 8003378:	4912      	ldr	r1, [pc, #72]	; (80033c4 <HAL_RCC_ClockConfig+0x2e8>)
 800337a:	4313      	orrs	r3, r2
 800337c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800337e:	f000 f829 	bl	80033d4 <HAL_RCC_GetSysClockFreq>
 8003382:	4601      	mov	r1, r0
 8003384:	4b0f      	ldr	r3, [pc, #60]	; (80033c4 <HAL_RCC_ClockConfig+0x2e8>)
 8003386:	685b      	ldr	r3, [r3, #4]
 8003388:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800338c:	22f0      	movs	r2, #240	; 0xf0
 800338e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003390:	693a      	ldr	r2, [r7, #16]
 8003392:	fa92 f2a2 	rbit	r2, r2
 8003396:	60fa      	str	r2, [r7, #12]
  return result;
 8003398:	68fa      	ldr	r2, [r7, #12]
 800339a:	fab2 f282 	clz	r2, r2
 800339e:	b2d2      	uxtb	r2, r2
 80033a0:	40d3      	lsrs	r3, r2
 80033a2:	4a09      	ldr	r2, [pc, #36]	; (80033c8 <HAL_RCC_ClockConfig+0x2ec>)
 80033a4:	5cd3      	ldrb	r3, [r2, r3]
 80033a6:	fa21 f303 	lsr.w	r3, r1, r3
 80033aa:	4a08      	ldr	r2, [pc, #32]	; (80033cc <HAL_RCC_ClockConfig+0x2f0>)
 80033ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80033ae:	4b08      	ldr	r3, [pc, #32]	; (80033d0 <HAL_RCC_ClockConfig+0x2f4>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	4618      	mov	r0, r3
 80033b4:	f7fe fb66 	bl	8001a84 <HAL_InitTick>
  
  return HAL_OK;
 80033b8:	2300      	movs	r3, #0
}
 80033ba:	4618      	mov	r0, r3
 80033bc:	3778      	adds	r7, #120	; 0x78
 80033be:	46bd      	mov	sp, r7
 80033c0:	bd80      	pop	{r7, pc}
 80033c2:	bf00      	nop
 80033c4:	40021000 	.word	0x40021000
 80033c8:	08007030 	.word	0x08007030
 80033cc:	20000000 	.word	0x20000000
 80033d0:	20000004 	.word	0x20000004

080033d4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80033d4:	b480      	push	{r7}
 80033d6:	b08b      	sub	sp, #44	; 0x2c
 80033d8:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80033da:	2300      	movs	r3, #0
 80033dc:	61fb      	str	r3, [r7, #28]
 80033de:	2300      	movs	r3, #0
 80033e0:	61bb      	str	r3, [r7, #24]
 80033e2:	2300      	movs	r3, #0
 80033e4:	627b      	str	r3, [r7, #36]	; 0x24
 80033e6:	2300      	movs	r3, #0
 80033e8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80033ea:	2300      	movs	r3, #0
 80033ec:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80033ee:	4b2a      	ldr	r3, [pc, #168]	; (8003498 <HAL_RCC_GetSysClockFreq+0xc4>)
 80033f0:	685b      	ldr	r3, [r3, #4]
 80033f2:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80033f4:	69fb      	ldr	r3, [r7, #28]
 80033f6:	f003 030c 	and.w	r3, r3, #12
 80033fa:	2b04      	cmp	r3, #4
 80033fc:	d002      	beq.n	8003404 <HAL_RCC_GetSysClockFreq+0x30>
 80033fe:	2b08      	cmp	r3, #8
 8003400:	d003      	beq.n	800340a <HAL_RCC_GetSysClockFreq+0x36>
 8003402:	e03f      	b.n	8003484 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003404:	4b25      	ldr	r3, [pc, #148]	; (800349c <HAL_RCC_GetSysClockFreq+0xc8>)
 8003406:	623b      	str	r3, [r7, #32]
      break;
 8003408:	e03f      	b.n	800348a <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800340a:	69fb      	ldr	r3, [r7, #28]
 800340c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8003410:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8003414:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003416:	68ba      	ldr	r2, [r7, #8]
 8003418:	fa92 f2a2 	rbit	r2, r2
 800341c:	607a      	str	r2, [r7, #4]
  return result;
 800341e:	687a      	ldr	r2, [r7, #4]
 8003420:	fab2 f282 	clz	r2, r2
 8003424:	b2d2      	uxtb	r2, r2
 8003426:	40d3      	lsrs	r3, r2
 8003428:	4a1d      	ldr	r2, [pc, #116]	; (80034a0 <HAL_RCC_GetSysClockFreq+0xcc>)
 800342a:	5cd3      	ldrb	r3, [r2, r3]
 800342c:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800342e:	4b1a      	ldr	r3, [pc, #104]	; (8003498 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003430:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003432:	f003 030f 	and.w	r3, r3, #15
 8003436:	220f      	movs	r2, #15
 8003438:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800343a:	693a      	ldr	r2, [r7, #16]
 800343c:	fa92 f2a2 	rbit	r2, r2
 8003440:	60fa      	str	r2, [r7, #12]
  return result;
 8003442:	68fa      	ldr	r2, [r7, #12]
 8003444:	fab2 f282 	clz	r2, r2
 8003448:	b2d2      	uxtb	r2, r2
 800344a:	40d3      	lsrs	r3, r2
 800344c:	4a15      	ldr	r2, [pc, #84]	; (80034a4 <HAL_RCC_GetSysClockFreq+0xd0>)
 800344e:	5cd3      	ldrb	r3, [r2, r3]
 8003450:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8003452:	69fb      	ldr	r3, [r7, #28]
 8003454:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003458:	2b00      	cmp	r3, #0
 800345a:	d008      	beq.n	800346e <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800345c:	4a0f      	ldr	r2, [pc, #60]	; (800349c <HAL_RCC_GetSysClockFreq+0xc8>)
 800345e:	69bb      	ldr	r3, [r7, #24]
 8003460:	fbb2 f2f3 	udiv	r2, r2, r3
 8003464:	697b      	ldr	r3, [r7, #20]
 8003466:	fb02 f303 	mul.w	r3, r2, r3
 800346a:	627b      	str	r3, [r7, #36]	; 0x24
 800346c:	e007      	b.n	800347e <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800346e:	4a0b      	ldr	r2, [pc, #44]	; (800349c <HAL_RCC_GetSysClockFreq+0xc8>)
 8003470:	69bb      	ldr	r3, [r7, #24]
 8003472:	fbb2 f2f3 	udiv	r2, r2, r3
 8003476:	697b      	ldr	r3, [r7, #20]
 8003478:	fb02 f303 	mul.w	r3, r2, r3
 800347c:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800347e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003480:	623b      	str	r3, [r7, #32]
      break;
 8003482:	e002      	b.n	800348a <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003484:	4b05      	ldr	r3, [pc, #20]	; (800349c <HAL_RCC_GetSysClockFreq+0xc8>)
 8003486:	623b      	str	r3, [r7, #32]
      break;
 8003488:	bf00      	nop
    }
  }
  return sysclockfreq;
 800348a:	6a3b      	ldr	r3, [r7, #32]
}
 800348c:	4618      	mov	r0, r3
 800348e:	372c      	adds	r7, #44	; 0x2c
 8003490:	46bd      	mov	sp, r7
 8003492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003496:	4770      	bx	lr
 8003498:	40021000 	.word	0x40021000
 800349c:	007a1200 	.word	0x007a1200
 80034a0:	08007048 	.word	0x08007048
 80034a4:	08007058 	.word	0x08007058

080034a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80034a8:	b480      	push	{r7}
 80034aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80034ac:	4b03      	ldr	r3, [pc, #12]	; (80034bc <HAL_RCC_GetHCLKFreq+0x14>)
 80034ae:	681b      	ldr	r3, [r3, #0]
}
 80034b0:	4618      	mov	r0, r3
 80034b2:	46bd      	mov	sp, r7
 80034b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b8:	4770      	bx	lr
 80034ba:	bf00      	nop
 80034bc:	20000000 	.word	0x20000000

080034c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b082      	sub	sp, #8
 80034c4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80034c6:	f7ff ffef 	bl	80034a8 <HAL_RCC_GetHCLKFreq>
 80034ca:	4601      	mov	r1, r0
 80034cc:	4b0b      	ldr	r3, [pc, #44]	; (80034fc <HAL_RCC_GetPCLK1Freq+0x3c>)
 80034ce:	685b      	ldr	r3, [r3, #4]
 80034d0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80034d4:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80034d8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034da:	687a      	ldr	r2, [r7, #4]
 80034dc:	fa92 f2a2 	rbit	r2, r2
 80034e0:	603a      	str	r2, [r7, #0]
  return result;
 80034e2:	683a      	ldr	r2, [r7, #0]
 80034e4:	fab2 f282 	clz	r2, r2
 80034e8:	b2d2      	uxtb	r2, r2
 80034ea:	40d3      	lsrs	r3, r2
 80034ec:	4a04      	ldr	r2, [pc, #16]	; (8003500 <HAL_RCC_GetPCLK1Freq+0x40>)
 80034ee:	5cd3      	ldrb	r3, [r2, r3]
 80034f0:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80034f4:	4618      	mov	r0, r3
 80034f6:	3708      	adds	r7, #8
 80034f8:	46bd      	mov	sp, r7
 80034fa:	bd80      	pop	{r7, pc}
 80034fc:	40021000 	.word	0x40021000
 8003500:	08007040 	.word	0x08007040

08003504 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	b082      	sub	sp, #8
 8003508:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800350a:	f7ff ffcd 	bl	80034a8 <HAL_RCC_GetHCLKFreq>
 800350e:	4601      	mov	r1, r0
 8003510:	4b0b      	ldr	r3, [pc, #44]	; (8003540 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8003512:	685b      	ldr	r3, [r3, #4]
 8003514:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8003518:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800351c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800351e:	687a      	ldr	r2, [r7, #4]
 8003520:	fa92 f2a2 	rbit	r2, r2
 8003524:	603a      	str	r2, [r7, #0]
  return result;
 8003526:	683a      	ldr	r2, [r7, #0]
 8003528:	fab2 f282 	clz	r2, r2
 800352c:	b2d2      	uxtb	r2, r2
 800352e:	40d3      	lsrs	r3, r2
 8003530:	4a04      	ldr	r2, [pc, #16]	; (8003544 <HAL_RCC_GetPCLK2Freq+0x40>)
 8003532:	5cd3      	ldrb	r3, [r2, r3]
 8003534:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8003538:	4618      	mov	r0, r3
 800353a:	3708      	adds	r7, #8
 800353c:	46bd      	mov	sp, r7
 800353e:	bd80      	pop	{r7, pc}
 8003540:	40021000 	.word	0x40021000
 8003544:	08007040 	.word	0x08007040

08003548 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	b092      	sub	sp, #72	; 0x48
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003550:	2300      	movs	r3, #0
 8003552:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8003554:	2300      	movs	r3, #0
 8003556:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8003558:	2300      	movs	r3, #0
 800355a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003566:	2b00      	cmp	r3, #0
 8003568:	f000 80d4 	beq.w	8003714 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800356c:	4b4e      	ldr	r3, [pc, #312]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800356e:	69db      	ldr	r3, [r3, #28]
 8003570:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003574:	2b00      	cmp	r3, #0
 8003576:	d10e      	bne.n	8003596 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003578:	4b4b      	ldr	r3, [pc, #300]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800357a:	69db      	ldr	r3, [r3, #28]
 800357c:	4a4a      	ldr	r2, [pc, #296]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800357e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003582:	61d3      	str	r3, [r2, #28]
 8003584:	4b48      	ldr	r3, [pc, #288]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003586:	69db      	ldr	r3, [r3, #28]
 8003588:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800358c:	60bb      	str	r3, [r7, #8]
 800358e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003590:	2301      	movs	r3, #1
 8003592:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003596:	4b45      	ldr	r3, [pc, #276]	; (80036ac <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d118      	bne.n	80035d4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80035a2:	4b42      	ldr	r3, [pc, #264]	; (80036ac <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	4a41      	ldr	r2, [pc, #260]	; (80036ac <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80035a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80035ac:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80035ae:	f7fe faad 	bl	8001b0c <HAL_GetTick>
 80035b2:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035b4:	e008      	b.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80035b6:	f7fe faa9 	bl	8001b0c <HAL_GetTick>
 80035ba:	4602      	mov	r2, r0
 80035bc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80035be:	1ad3      	subs	r3, r2, r3
 80035c0:	2b64      	cmp	r3, #100	; 0x64
 80035c2:	d901      	bls.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80035c4:	2303      	movs	r3, #3
 80035c6:	e1d6      	b.n	8003976 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035c8:	4b38      	ldr	r3, [pc, #224]	; (80036ac <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d0f0      	beq.n	80035b6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80035d4:	4b34      	ldr	r3, [pc, #208]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035d6:	6a1b      	ldr	r3, [r3, #32]
 80035d8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80035dc:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80035de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	f000 8084 	beq.w	80036ee <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80035ee:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80035f0:	429a      	cmp	r2, r3
 80035f2:	d07c      	beq.n	80036ee <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80035f4:	4b2c      	ldr	r3, [pc, #176]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035f6:	6a1b      	ldr	r3, [r3, #32]
 80035f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80035fc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80035fe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003602:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003604:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003606:	fa93 f3a3 	rbit	r3, r3
 800360a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800360c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800360e:	fab3 f383 	clz	r3, r3
 8003612:	b2db      	uxtb	r3, r3
 8003614:	461a      	mov	r2, r3
 8003616:	4b26      	ldr	r3, [pc, #152]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003618:	4413      	add	r3, r2
 800361a:	009b      	lsls	r3, r3, #2
 800361c:	461a      	mov	r2, r3
 800361e:	2301      	movs	r3, #1
 8003620:	6013      	str	r3, [r2, #0]
 8003622:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003626:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003628:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800362a:	fa93 f3a3 	rbit	r3, r3
 800362e:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003630:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003632:	fab3 f383 	clz	r3, r3
 8003636:	b2db      	uxtb	r3, r3
 8003638:	461a      	mov	r2, r3
 800363a:	4b1d      	ldr	r3, [pc, #116]	; (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800363c:	4413      	add	r3, r2
 800363e:	009b      	lsls	r3, r3, #2
 8003640:	461a      	mov	r2, r3
 8003642:	2300      	movs	r3, #0
 8003644:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003646:	4a18      	ldr	r2, [pc, #96]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003648:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800364a:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800364c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800364e:	f003 0301 	and.w	r3, r3, #1
 8003652:	2b00      	cmp	r3, #0
 8003654:	d04b      	beq.n	80036ee <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003656:	f7fe fa59 	bl	8001b0c <HAL_GetTick>
 800365a:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800365c:	e00a      	b.n	8003674 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800365e:	f7fe fa55 	bl	8001b0c <HAL_GetTick>
 8003662:	4602      	mov	r2, r0
 8003664:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003666:	1ad3      	subs	r3, r2, r3
 8003668:	f241 3288 	movw	r2, #5000	; 0x1388
 800366c:	4293      	cmp	r3, r2
 800366e:	d901      	bls.n	8003674 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8003670:	2303      	movs	r3, #3
 8003672:	e180      	b.n	8003976 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8003674:	2302      	movs	r3, #2
 8003676:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003678:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800367a:	fa93 f3a3 	rbit	r3, r3
 800367e:	627b      	str	r3, [r7, #36]	; 0x24
 8003680:	2302      	movs	r3, #2
 8003682:	623b      	str	r3, [r7, #32]
 8003684:	6a3b      	ldr	r3, [r7, #32]
 8003686:	fa93 f3a3 	rbit	r3, r3
 800368a:	61fb      	str	r3, [r7, #28]
  return result;
 800368c:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800368e:	fab3 f383 	clz	r3, r3
 8003692:	b2db      	uxtb	r3, r3
 8003694:	095b      	lsrs	r3, r3, #5
 8003696:	b2db      	uxtb	r3, r3
 8003698:	f043 0302 	orr.w	r3, r3, #2
 800369c:	b2db      	uxtb	r3, r3
 800369e:	2b02      	cmp	r3, #2
 80036a0:	d108      	bne.n	80036b4 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80036a2:	4b01      	ldr	r3, [pc, #4]	; (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80036a4:	6a1b      	ldr	r3, [r3, #32]
 80036a6:	e00d      	b.n	80036c4 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80036a8:	40021000 	.word	0x40021000
 80036ac:	40007000 	.word	0x40007000
 80036b0:	10908100 	.word	0x10908100
 80036b4:	2302      	movs	r3, #2
 80036b6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036b8:	69bb      	ldr	r3, [r7, #24]
 80036ba:	fa93 f3a3 	rbit	r3, r3
 80036be:	617b      	str	r3, [r7, #20]
 80036c0:	4b9a      	ldr	r3, [pc, #616]	; (800392c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80036c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036c4:	2202      	movs	r2, #2
 80036c6:	613a      	str	r2, [r7, #16]
 80036c8:	693a      	ldr	r2, [r7, #16]
 80036ca:	fa92 f2a2 	rbit	r2, r2
 80036ce:	60fa      	str	r2, [r7, #12]
  return result;
 80036d0:	68fa      	ldr	r2, [r7, #12]
 80036d2:	fab2 f282 	clz	r2, r2
 80036d6:	b2d2      	uxtb	r2, r2
 80036d8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80036dc:	b2d2      	uxtb	r2, r2
 80036de:	f002 021f 	and.w	r2, r2, #31
 80036e2:	2101      	movs	r1, #1
 80036e4:	fa01 f202 	lsl.w	r2, r1, r2
 80036e8:	4013      	ands	r3, r2
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d0b7      	beq.n	800365e <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80036ee:	4b8f      	ldr	r3, [pc, #572]	; (800392c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80036f0:	6a1b      	ldr	r3, [r3, #32]
 80036f2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	685b      	ldr	r3, [r3, #4]
 80036fa:	498c      	ldr	r1, [pc, #560]	; (800392c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80036fc:	4313      	orrs	r3, r2
 80036fe:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003700:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003704:	2b01      	cmp	r3, #1
 8003706:	d105      	bne.n	8003714 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003708:	4b88      	ldr	r3, [pc, #544]	; (800392c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800370a:	69db      	ldr	r3, [r3, #28]
 800370c:	4a87      	ldr	r2, [pc, #540]	; (800392c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800370e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003712:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f003 0301 	and.w	r3, r3, #1
 800371c:	2b00      	cmp	r3, #0
 800371e:	d008      	beq.n	8003732 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003720:	4b82      	ldr	r3, [pc, #520]	; (800392c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003722:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003724:	f023 0203 	bic.w	r2, r3, #3
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	689b      	ldr	r3, [r3, #8]
 800372c:	497f      	ldr	r1, [pc, #508]	; (800392c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800372e:	4313      	orrs	r3, r2
 8003730:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f003 0302 	and.w	r3, r3, #2
 800373a:	2b00      	cmp	r3, #0
 800373c:	d008      	beq.n	8003750 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800373e:	4b7b      	ldr	r3, [pc, #492]	; (800392c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003742:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	68db      	ldr	r3, [r3, #12]
 800374a:	4978      	ldr	r1, [pc, #480]	; (800392c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800374c:	4313      	orrs	r3, r2
 800374e:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f003 0304 	and.w	r3, r3, #4
 8003758:	2b00      	cmp	r3, #0
 800375a:	d008      	beq.n	800376e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800375c:	4b73      	ldr	r3, [pc, #460]	; (800392c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800375e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003760:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	691b      	ldr	r3, [r3, #16]
 8003768:	4970      	ldr	r1, [pc, #448]	; (800392c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800376a:	4313      	orrs	r3, r2
 800376c:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f003 0320 	and.w	r3, r3, #32
 8003776:	2b00      	cmp	r3, #0
 8003778:	d008      	beq.n	800378c <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800377a:	4b6c      	ldr	r3, [pc, #432]	; (800392c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800377c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800377e:	f023 0210 	bic.w	r2, r3, #16
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	69db      	ldr	r3, [r3, #28]
 8003786:	4969      	ldr	r1, [pc, #420]	; (800392c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003788:	4313      	orrs	r3, r2
 800378a:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003794:	2b00      	cmp	r3, #0
 8003796:	d008      	beq.n	80037aa <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8003798:	4b64      	ldr	r3, [pc, #400]	; (800392c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800379a:	685b      	ldr	r3, [r3, #4]
 800379c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037a4:	4961      	ldr	r1, [pc, #388]	; (800392c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80037a6:	4313      	orrs	r3, r2
 80037a8:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d008      	beq.n	80037c8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80037b6:	4b5d      	ldr	r3, [pc, #372]	; (800392c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80037b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037ba:	f023 0220 	bic.w	r2, r3, #32
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6a1b      	ldr	r3, [r3, #32]
 80037c2:	495a      	ldr	r1, [pc, #360]	; (800392c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80037c4:	4313      	orrs	r3, r2
 80037c6:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d008      	beq.n	80037e6 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80037d4:	4b55      	ldr	r3, [pc, #340]	; (800392c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80037d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037d8:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037e0:	4952      	ldr	r1, [pc, #328]	; (800392c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80037e2:	4313      	orrs	r3, r2
 80037e4:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f003 0308 	and.w	r3, r3, #8
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d008      	beq.n	8003804 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80037f2:	4b4e      	ldr	r3, [pc, #312]	; (800392c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80037f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037f6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	695b      	ldr	r3, [r3, #20]
 80037fe:	494b      	ldr	r1, [pc, #300]	; (800392c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003800:	4313      	orrs	r3, r2
 8003802:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f003 0310 	and.w	r3, r3, #16
 800380c:	2b00      	cmp	r3, #0
 800380e:	d008      	beq.n	8003822 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003810:	4b46      	ldr	r3, [pc, #280]	; (800392c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003812:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003814:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	699b      	ldr	r3, [r3, #24]
 800381c:	4943      	ldr	r1, [pc, #268]	; (800392c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800381e:	4313      	orrs	r3, r2
 8003820:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800382a:	2b00      	cmp	r3, #0
 800382c:	d008      	beq.n	8003840 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800382e:	4b3f      	ldr	r3, [pc, #252]	; (800392c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003830:	685b      	ldr	r3, [r3, #4]
 8003832:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800383a:	493c      	ldr	r1, [pc, #240]	; (800392c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800383c:	4313      	orrs	r3, r2
 800383e:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003848:	2b00      	cmp	r3, #0
 800384a:	d008      	beq.n	800385e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800384c:	4b37      	ldr	r3, [pc, #220]	; (800392c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800384e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003850:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003858:	4934      	ldr	r1, [pc, #208]	; (800392c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800385a:	4313      	orrs	r3, r2
 800385c:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003866:	2b00      	cmp	r3, #0
 8003868:	d008      	beq.n	800387c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 800386a:	4b30      	ldr	r3, [pc, #192]	; (800392c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800386c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800386e:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003876:	492d      	ldr	r1, [pc, #180]	; (800392c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003878:	4313      	orrs	r3, r2
 800387a:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003884:	2b00      	cmp	r3, #0
 8003886:	d008      	beq.n	800389a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003888:	4b28      	ldr	r3, [pc, #160]	; (800392c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800388a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800388c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003894:	4925      	ldr	r1, [pc, #148]	; (800392c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003896:	4313      	orrs	r3, r2
 8003898:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d008      	beq.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80038a6:	4b21      	ldr	r3, [pc, #132]	; (800392c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80038a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038aa:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038b2:	491e      	ldr	r1, [pc, #120]	; (800392c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80038b4:	4313      	orrs	r3, r2
 80038b6:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d008      	beq.n	80038d6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 80038c4:	4b19      	ldr	r3, [pc, #100]	; (800392c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80038c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038c8:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038d0:	4916      	ldr	r1, [pc, #88]	; (800392c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80038d2:	4313      	orrs	r3, r2
 80038d4:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d008      	beq.n	80038f4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 80038e2:	4b12      	ldr	r3, [pc, #72]	; (800392c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80038e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038e6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038ee:	490f      	ldr	r1, [pc, #60]	; (800392c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80038f0:	4313      	orrs	r3, r2
 80038f2:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d008      	beq.n	8003912 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8003900:	4b0a      	ldr	r3, [pc, #40]	; (800392c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003902:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003904:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800390c:	4907      	ldr	r1, [pc, #28]	; (800392c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800390e:	4313      	orrs	r3, r2
 8003910:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800391a:	2b00      	cmp	r3, #0
 800391c:	d00c      	beq.n	8003938 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 800391e:	4b03      	ldr	r3, [pc, #12]	; (800392c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003922:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	e002      	b.n	8003930 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 800392a:	bf00      	nop
 800392c:	40021000 	.word	0x40021000
 8003930:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003932:	4913      	ldr	r1, [pc, #76]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003934:	4313      	orrs	r3, r2
 8003936:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003940:	2b00      	cmp	r3, #0
 8003942:	d008      	beq.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8003944:	4b0e      	ldr	r3, [pc, #56]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003946:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003948:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003950:	490b      	ldr	r1, [pc, #44]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003952:	4313      	orrs	r3, r2
 8003954:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800395e:	2b00      	cmp	r3, #0
 8003960:	d008      	beq.n	8003974 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8003962:	4b07      	ldr	r3, [pc, #28]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003966:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800396e:	4904      	ldr	r1, [pc, #16]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003970:	4313      	orrs	r3, r2
 8003972:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003974:	2300      	movs	r3, #0
}
 8003976:	4618      	mov	r0, r3
 8003978:	3748      	adds	r7, #72	; 0x48
 800397a:	46bd      	mov	sp, r7
 800397c:	bd80      	pop	{r7, pc}
 800397e:	bf00      	nop
 8003980:	40021000 	.word	0x40021000

08003984 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b082      	sub	sp, #8
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2b00      	cmp	r3, #0
 8003990:	d101      	bne.n	8003996 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003992:	2301      	movs	r3, #1
 8003994:	e040      	b.n	8003a18 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800399a:	2b00      	cmp	r3, #0
 800399c:	d106      	bne.n	80039ac <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	2200      	movs	r2, #0
 80039a2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80039a6:	6878      	ldr	r0, [r7, #4]
 80039a8:	f7fd fee8 	bl	800177c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2224      	movs	r2, #36	; 0x24
 80039b0:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	681a      	ldr	r2, [r3, #0]
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f022 0201 	bic.w	r2, r2, #1
 80039c0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80039c2:	6878      	ldr	r0, [r7, #4]
 80039c4:	f000 f8b6 	bl	8003b34 <UART_SetConfig>
 80039c8:	4603      	mov	r3, r0
 80039ca:	2b01      	cmp	r3, #1
 80039cc:	d101      	bne.n	80039d2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80039ce:	2301      	movs	r3, #1
 80039d0:	e022      	b.n	8003a18 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d002      	beq.n	80039e0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80039da:	6878      	ldr	r0, [r7, #4]
 80039dc:	f000 fa7e 	bl	8003edc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	685a      	ldr	r2, [r3, #4]
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80039ee:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	689a      	ldr	r2, [r3, #8]
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80039fe:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	681a      	ldr	r2, [r3, #0]
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f042 0201 	orr.w	r2, r2, #1
 8003a0e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003a10:	6878      	ldr	r0, [r7, #4]
 8003a12:	f000 fb05 	bl	8004020 <UART_CheckIdleState>
 8003a16:	4603      	mov	r3, r0
}
 8003a18:	4618      	mov	r0, r3
 8003a1a:	3708      	adds	r7, #8
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	bd80      	pop	{r7, pc}

08003a20 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b08a      	sub	sp, #40	; 0x28
 8003a24:	af02      	add	r7, sp, #8
 8003a26:	60f8      	str	r0, [r7, #12]
 8003a28:	60b9      	str	r1, [r7, #8]
 8003a2a:	603b      	str	r3, [r7, #0]
 8003a2c:	4613      	mov	r3, r2
 8003a2e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003a34:	2b20      	cmp	r3, #32
 8003a36:	d178      	bne.n	8003b2a <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003a38:	68bb      	ldr	r3, [r7, #8]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d002      	beq.n	8003a44 <HAL_UART_Transmit+0x24>
 8003a3e:	88fb      	ldrh	r3, [r7, #6]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d101      	bne.n	8003a48 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003a44:	2301      	movs	r3, #1
 8003a46:	e071      	b.n	8003b2c <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	2221      	movs	r2, #33	; 0x21
 8003a54:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003a56:	f7fe f859 	bl	8001b0c <HAL_GetTick>
 8003a5a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	88fa      	ldrh	r2, [r7, #6]
 8003a60:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	88fa      	ldrh	r2, [r7, #6]
 8003a68:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	689b      	ldr	r3, [r3, #8]
 8003a70:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a74:	d108      	bne.n	8003a88 <HAL_UART_Transmit+0x68>
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	691b      	ldr	r3, [r3, #16]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d104      	bne.n	8003a88 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003a7e:	2300      	movs	r3, #0
 8003a80:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003a82:	68bb      	ldr	r3, [r7, #8]
 8003a84:	61bb      	str	r3, [r7, #24]
 8003a86:	e003      	b.n	8003a90 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003a88:	68bb      	ldr	r3, [r7, #8]
 8003a8a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003a90:	e030      	b.n	8003af4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003a92:	683b      	ldr	r3, [r7, #0]
 8003a94:	9300      	str	r3, [sp, #0]
 8003a96:	697b      	ldr	r3, [r7, #20]
 8003a98:	2200      	movs	r2, #0
 8003a9a:	2180      	movs	r1, #128	; 0x80
 8003a9c:	68f8      	ldr	r0, [r7, #12]
 8003a9e:	f000 fb67 	bl	8004170 <UART_WaitOnFlagUntilTimeout>
 8003aa2:	4603      	mov	r3, r0
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d004      	beq.n	8003ab2 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	2220      	movs	r2, #32
 8003aac:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8003aae:	2303      	movs	r3, #3
 8003ab0:	e03c      	b.n	8003b2c <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8003ab2:	69fb      	ldr	r3, [r7, #28]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d10b      	bne.n	8003ad0 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003ab8:	69bb      	ldr	r3, [r7, #24]
 8003aba:	881a      	ldrh	r2, [r3, #0]
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003ac4:	b292      	uxth	r2, r2
 8003ac6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003ac8:	69bb      	ldr	r3, [r7, #24]
 8003aca:	3302      	adds	r3, #2
 8003acc:	61bb      	str	r3, [r7, #24]
 8003ace:	e008      	b.n	8003ae2 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003ad0:	69fb      	ldr	r3, [r7, #28]
 8003ad2:	781a      	ldrb	r2, [r3, #0]
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	b292      	uxth	r2, r2
 8003ada:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003adc:	69fb      	ldr	r3, [r7, #28]
 8003ade:	3301      	adds	r3, #1
 8003ae0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003ae8:	b29b      	uxth	r3, r3
 8003aea:	3b01      	subs	r3, #1
 8003aec:	b29a      	uxth	r2, r3
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003afa:	b29b      	uxth	r3, r3
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d1c8      	bne.n	8003a92 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	9300      	str	r3, [sp, #0]
 8003b04:	697b      	ldr	r3, [r7, #20]
 8003b06:	2200      	movs	r2, #0
 8003b08:	2140      	movs	r1, #64	; 0x40
 8003b0a:	68f8      	ldr	r0, [r7, #12]
 8003b0c:	f000 fb30 	bl	8004170 <UART_WaitOnFlagUntilTimeout>
 8003b10:	4603      	mov	r3, r0
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d004      	beq.n	8003b20 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	2220      	movs	r2, #32
 8003b1a:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8003b1c:	2303      	movs	r3, #3
 8003b1e:	e005      	b.n	8003b2c <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	2220      	movs	r2, #32
 8003b24:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8003b26:	2300      	movs	r3, #0
 8003b28:	e000      	b.n	8003b2c <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8003b2a:	2302      	movs	r3, #2
  }
}
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	3720      	adds	r7, #32
 8003b30:	46bd      	mov	sp, r7
 8003b32:	bd80      	pop	{r7, pc}

08003b34 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003b34:	b580      	push	{r7, lr}
 8003b36:	b088      	sub	sp, #32
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	689a      	ldr	r2, [r3, #8]
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	691b      	ldr	r3, [r3, #16]
 8003b48:	431a      	orrs	r2, r3
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	695b      	ldr	r3, [r3, #20]
 8003b4e:	431a      	orrs	r2, r3
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	69db      	ldr	r3, [r3, #28]
 8003b54:	4313      	orrs	r3, r2
 8003b56:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	681a      	ldr	r2, [r3, #0]
 8003b5e:	4b92      	ldr	r3, [pc, #584]	; (8003da8 <UART_SetConfig+0x274>)
 8003b60:	4013      	ands	r3, r2
 8003b62:	687a      	ldr	r2, [r7, #4]
 8003b64:	6812      	ldr	r2, [r2, #0]
 8003b66:	6979      	ldr	r1, [r7, #20]
 8003b68:	430b      	orrs	r3, r1
 8003b6a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	685b      	ldr	r3, [r3, #4]
 8003b72:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	68da      	ldr	r2, [r3, #12]
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	430a      	orrs	r2, r1
 8003b80:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	699b      	ldr	r3, [r3, #24]
 8003b86:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	6a1b      	ldr	r3, [r3, #32]
 8003b8c:	697a      	ldr	r2, [r7, #20]
 8003b8e:	4313      	orrs	r3, r2
 8003b90:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	689b      	ldr	r3, [r3, #8]
 8003b98:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	697a      	ldr	r2, [r7, #20]
 8003ba2:	430a      	orrs	r2, r1
 8003ba4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	4a80      	ldr	r2, [pc, #512]	; (8003dac <UART_SetConfig+0x278>)
 8003bac:	4293      	cmp	r3, r2
 8003bae:	d120      	bne.n	8003bf2 <UART_SetConfig+0xbe>
 8003bb0:	4b7f      	ldr	r3, [pc, #508]	; (8003db0 <UART_SetConfig+0x27c>)
 8003bb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bb4:	f003 0303 	and.w	r3, r3, #3
 8003bb8:	2b03      	cmp	r3, #3
 8003bba:	d817      	bhi.n	8003bec <UART_SetConfig+0xb8>
 8003bbc:	a201      	add	r2, pc, #4	; (adr r2, 8003bc4 <UART_SetConfig+0x90>)
 8003bbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bc2:	bf00      	nop
 8003bc4:	08003bd5 	.word	0x08003bd5
 8003bc8:	08003be1 	.word	0x08003be1
 8003bcc:	08003be7 	.word	0x08003be7
 8003bd0:	08003bdb 	.word	0x08003bdb
 8003bd4:	2301      	movs	r3, #1
 8003bd6:	77fb      	strb	r3, [r7, #31]
 8003bd8:	e0b5      	b.n	8003d46 <UART_SetConfig+0x212>
 8003bda:	2302      	movs	r3, #2
 8003bdc:	77fb      	strb	r3, [r7, #31]
 8003bde:	e0b2      	b.n	8003d46 <UART_SetConfig+0x212>
 8003be0:	2304      	movs	r3, #4
 8003be2:	77fb      	strb	r3, [r7, #31]
 8003be4:	e0af      	b.n	8003d46 <UART_SetConfig+0x212>
 8003be6:	2308      	movs	r3, #8
 8003be8:	77fb      	strb	r3, [r7, #31]
 8003bea:	e0ac      	b.n	8003d46 <UART_SetConfig+0x212>
 8003bec:	2310      	movs	r3, #16
 8003bee:	77fb      	strb	r3, [r7, #31]
 8003bf0:	e0a9      	b.n	8003d46 <UART_SetConfig+0x212>
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	4a6f      	ldr	r2, [pc, #444]	; (8003db4 <UART_SetConfig+0x280>)
 8003bf8:	4293      	cmp	r3, r2
 8003bfa:	d124      	bne.n	8003c46 <UART_SetConfig+0x112>
 8003bfc:	4b6c      	ldr	r3, [pc, #432]	; (8003db0 <UART_SetConfig+0x27c>)
 8003bfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c00:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003c04:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003c08:	d011      	beq.n	8003c2e <UART_SetConfig+0xfa>
 8003c0a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003c0e:	d817      	bhi.n	8003c40 <UART_SetConfig+0x10c>
 8003c10:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003c14:	d011      	beq.n	8003c3a <UART_SetConfig+0x106>
 8003c16:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003c1a:	d811      	bhi.n	8003c40 <UART_SetConfig+0x10c>
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d003      	beq.n	8003c28 <UART_SetConfig+0xf4>
 8003c20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c24:	d006      	beq.n	8003c34 <UART_SetConfig+0x100>
 8003c26:	e00b      	b.n	8003c40 <UART_SetConfig+0x10c>
 8003c28:	2300      	movs	r3, #0
 8003c2a:	77fb      	strb	r3, [r7, #31]
 8003c2c:	e08b      	b.n	8003d46 <UART_SetConfig+0x212>
 8003c2e:	2302      	movs	r3, #2
 8003c30:	77fb      	strb	r3, [r7, #31]
 8003c32:	e088      	b.n	8003d46 <UART_SetConfig+0x212>
 8003c34:	2304      	movs	r3, #4
 8003c36:	77fb      	strb	r3, [r7, #31]
 8003c38:	e085      	b.n	8003d46 <UART_SetConfig+0x212>
 8003c3a:	2308      	movs	r3, #8
 8003c3c:	77fb      	strb	r3, [r7, #31]
 8003c3e:	e082      	b.n	8003d46 <UART_SetConfig+0x212>
 8003c40:	2310      	movs	r3, #16
 8003c42:	77fb      	strb	r3, [r7, #31]
 8003c44:	e07f      	b.n	8003d46 <UART_SetConfig+0x212>
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	4a5b      	ldr	r2, [pc, #364]	; (8003db8 <UART_SetConfig+0x284>)
 8003c4c:	4293      	cmp	r3, r2
 8003c4e:	d124      	bne.n	8003c9a <UART_SetConfig+0x166>
 8003c50:	4b57      	ldr	r3, [pc, #348]	; (8003db0 <UART_SetConfig+0x27c>)
 8003c52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c54:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8003c58:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8003c5c:	d011      	beq.n	8003c82 <UART_SetConfig+0x14e>
 8003c5e:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8003c62:	d817      	bhi.n	8003c94 <UART_SetConfig+0x160>
 8003c64:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003c68:	d011      	beq.n	8003c8e <UART_SetConfig+0x15a>
 8003c6a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003c6e:	d811      	bhi.n	8003c94 <UART_SetConfig+0x160>
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d003      	beq.n	8003c7c <UART_SetConfig+0x148>
 8003c74:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003c78:	d006      	beq.n	8003c88 <UART_SetConfig+0x154>
 8003c7a:	e00b      	b.n	8003c94 <UART_SetConfig+0x160>
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	77fb      	strb	r3, [r7, #31]
 8003c80:	e061      	b.n	8003d46 <UART_SetConfig+0x212>
 8003c82:	2302      	movs	r3, #2
 8003c84:	77fb      	strb	r3, [r7, #31]
 8003c86:	e05e      	b.n	8003d46 <UART_SetConfig+0x212>
 8003c88:	2304      	movs	r3, #4
 8003c8a:	77fb      	strb	r3, [r7, #31]
 8003c8c:	e05b      	b.n	8003d46 <UART_SetConfig+0x212>
 8003c8e:	2308      	movs	r3, #8
 8003c90:	77fb      	strb	r3, [r7, #31]
 8003c92:	e058      	b.n	8003d46 <UART_SetConfig+0x212>
 8003c94:	2310      	movs	r3, #16
 8003c96:	77fb      	strb	r3, [r7, #31]
 8003c98:	e055      	b.n	8003d46 <UART_SetConfig+0x212>
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	4a47      	ldr	r2, [pc, #284]	; (8003dbc <UART_SetConfig+0x288>)
 8003ca0:	4293      	cmp	r3, r2
 8003ca2:	d124      	bne.n	8003cee <UART_SetConfig+0x1ba>
 8003ca4:	4b42      	ldr	r3, [pc, #264]	; (8003db0 <UART_SetConfig+0x27c>)
 8003ca6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ca8:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8003cac:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003cb0:	d011      	beq.n	8003cd6 <UART_SetConfig+0x1a2>
 8003cb2:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003cb6:	d817      	bhi.n	8003ce8 <UART_SetConfig+0x1b4>
 8003cb8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003cbc:	d011      	beq.n	8003ce2 <UART_SetConfig+0x1ae>
 8003cbe:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003cc2:	d811      	bhi.n	8003ce8 <UART_SetConfig+0x1b4>
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d003      	beq.n	8003cd0 <UART_SetConfig+0x19c>
 8003cc8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003ccc:	d006      	beq.n	8003cdc <UART_SetConfig+0x1a8>
 8003cce:	e00b      	b.n	8003ce8 <UART_SetConfig+0x1b4>
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	77fb      	strb	r3, [r7, #31]
 8003cd4:	e037      	b.n	8003d46 <UART_SetConfig+0x212>
 8003cd6:	2302      	movs	r3, #2
 8003cd8:	77fb      	strb	r3, [r7, #31]
 8003cda:	e034      	b.n	8003d46 <UART_SetConfig+0x212>
 8003cdc:	2304      	movs	r3, #4
 8003cde:	77fb      	strb	r3, [r7, #31]
 8003ce0:	e031      	b.n	8003d46 <UART_SetConfig+0x212>
 8003ce2:	2308      	movs	r3, #8
 8003ce4:	77fb      	strb	r3, [r7, #31]
 8003ce6:	e02e      	b.n	8003d46 <UART_SetConfig+0x212>
 8003ce8:	2310      	movs	r3, #16
 8003cea:	77fb      	strb	r3, [r7, #31]
 8003cec:	e02b      	b.n	8003d46 <UART_SetConfig+0x212>
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	4a33      	ldr	r2, [pc, #204]	; (8003dc0 <UART_SetConfig+0x28c>)
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	d124      	bne.n	8003d42 <UART_SetConfig+0x20e>
 8003cf8:	4b2d      	ldr	r3, [pc, #180]	; (8003db0 <UART_SetConfig+0x27c>)
 8003cfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cfc:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8003d00:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003d04:	d011      	beq.n	8003d2a <UART_SetConfig+0x1f6>
 8003d06:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003d0a:	d817      	bhi.n	8003d3c <UART_SetConfig+0x208>
 8003d0c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003d10:	d011      	beq.n	8003d36 <UART_SetConfig+0x202>
 8003d12:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003d16:	d811      	bhi.n	8003d3c <UART_SetConfig+0x208>
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d003      	beq.n	8003d24 <UART_SetConfig+0x1f0>
 8003d1c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003d20:	d006      	beq.n	8003d30 <UART_SetConfig+0x1fc>
 8003d22:	e00b      	b.n	8003d3c <UART_SetConfig+0x208>
 8003d24:	2300      	movs	r3, #0
 8003d26:	77fb      	strb	r3, [r7, #31]
 8003d28:	e00d      	b.n	8003d46 <UART_SetConfig+0x212>
 8003d2a:	2302      	movs	r3, #2
 8003d2c:	77fb      	strb	r3, [r7, #31]
 8003d2e:	e00a      	b.n	8003d46 <UART_SetConfig+0x212>
 8003d30:	2304      	movs	r3, #4
 8003d32:	77fb      	strb	r3, [r7, #31]
 8003d34:	e007      	b.n	8003d46 <UART_SetConfig+0x212>
 8003d36:	2308      	movs	r3, #8
 8003d38:	77fb      	strb	r3, [r7, #31]
 8003d3a:	e004      	b.n	8003d46 <UART_SetConfig+0x212>
 8003d3c:	2310      	movs	r3, #16
 8003d3e:	77fb      	strb	r3, [r7, #31]
 8003d40:	e001      	b.n	8003d46 <UART_SetConfig+0x212>
 8003d42:	2310      	movs	r3, #16
 8003d44:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	69db      	ldr	r3, [r3, #28]
 8003d4a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003d4e:	d16b      	bne.n	8003e28 <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 8003d50:	7ffb      	ldrb	r3, [r7, #31]
 8003d52:	2b08      	cmp	r3, #8
 8003d54:	d838      	bhi.n	8003dc8 <UART_SetConfig+0x294>
 8003d56:	a201      	add	r2, pc, #4	; (adr r2, 8003d5c <UART_SetConfig+0x228>)
 8003d58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d5c:	08003d81 	.word	0x08003d81
 8003d60:	08003d89 	.word	0x08003d89
 8003d64:	08003d91 	.word	0x08003d91
 8003d68:	08003dc9 	.word	0x08003dc9
 8003d6c:	08003d97 	.word	0x08003d97
 8003d70:	08003dc9 	.word	0x08003dc9
 8003d74:	08003dc9 	.word	0x08003dc9
 8003d78:	08003dc9 	.word	0x08003dc9
 8003d7c:	08003d9f 	.word	0x08003d9f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003d80:	f7ff fb9e 	bl	80034c0 <HAL_RCC_GetPCLK1Freq>
 8003d84:	61b8      	str	r0, [r7, #24]
        break;
 8003d86:	e024      	b.n	8003dd2 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003d88:	f7ff fbbc 	bl	8003504 <HAL_RCC_GetPCLK2Freq>
 8003d8c:	61b8      	str	r0, [r7, #24]
        break;
 8003d8e:	e020      	b.n	8003dd2 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003d90:	4b0c      	ldr	r3, [pc, #48]	; (8003dc4 <UART_SetConfig+0x290>)
 8003d92:	61bb      	str	r3, [r7, #24]
        break;
 8003d94:	e01d      	b.n	8003dd2 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003d96:	f7ff fb1d 	bl	80033d4 <HAL_RCC_GetSysClockFreq>
 8003d9a:	61b8      	str	r0, [r7, #24]
        break;
 8003d9c:	e019      	b.n	8003dd2 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003d9e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003da2:	61bb      	str	r3, [r7, #24]
        break;
 8003da4:	e015      	b.n	8003dd2 <UART_SetConfig+0x29e>
 8003da6:	bf00      	nop
 8003da8:	efff69f3 	.word	0xefff69f3
 8003dac:	40013800 	.word	0x40013800
 8003db0:	40021000 	.word	0x40021000
 8003db4:	40004400 	.word	0x40004400
 8003db8:	40004800 	.word	0x40004800
 8003dbc:	40004c00 	.word	0x40004c00
 8003dc0:	40005000 	.word	0x40005000
 8003dc4:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 8003dc8:	2300      	movs	r3, #0
 8003dca:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003dcc:	2301      	movs	r3, #1
 8003dce:	77bb      	strb	r3, [r7, #30]
        break;
 8003dd0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003dd2:	69bb      	ldr	r3, [r7, #24]
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d073      	beq.n	8003ec0 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003dd8:	69bb      	ldr	r3, [r7, #24]
 8003dda:	005a      	lsls	r2, r3, #1
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	685b      	ldr	r3, [r3, #4]
 8003de0:	085b      	lsrs	r3, r3, #1
 8003de2:	441a      	add	r2, r3
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	685b      	ldr	r3, [r3, #4]
 8003de8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dec:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003dee:	693b      	ldr	r3, [r7, #16]
 8003df0:	2b0f      	cmp	r3, #15
 8003df2:	d916      	bls.n	8003e22 <UART_SetConfig+0x2ee>
 8003df4:	693b      	ldr	r3, [r7, #16]
 8003df6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003dfa:	d212      	bcs.n	8003e22 <UART_SetConfig+0x2ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003dfc:	693b      	ldr	r3, [r7, #16]
 8003dfe:	b29b      	uxth	r3, r3
 8003e00:	f023 030f 	bic.w	r3, r3, #15
 8003e04:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003e06:	693b      	ldr	r3, [r7, #16]
 8003e08:	085b      	lsrs	r3, r3, #1
 8003e0a:	b29b      	uxth	r3, r3
 8003e0c:	f003 0307 	and.w	r3, r3, #7
 8003e10:	b29a      	uxth	r2, r3
 8003e12:	89fb      	ldrh	r3, [r7, #14]
 8003e14:	4313      	orrs	r3, r2
 8003e16:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	89fa      	ldrh	r2, [r7, #14]
 8003e1e:	60da      	str	r2, [r3, #12]
 8003e20:	e04e      	b.n	8003ec0 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8003e22:	2301      	movs	r3, #1
 8003e24:	77bb      	strb	r3, [r7, #30]
 8003e26:	e04b      	b.n	8003ec0 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003e28:	7ffb      	ldrb	r3, [r7, #31]
 8003e2a:	2b08      	cmp	r3, #8
 8003e2c:	d827      	bhi.n	8003e7e <UART_SetConfig+0x34a>
 8003e2e:	a201      	add	r2, pc, #4	; (adr r2, 8003e34 <UART_SetConfig+0x300>)
 8003e30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e34:	08003e59 	.word	0x08003e59
 8003e38:	08003e61 	.word	0x08003e61
 8003e3c:	08003e69 	.word	0x08003e69
 8003e40:	08003e7f 	.word	0x08003e7f
 8003e44:	08003e6f 	.word	0x08003e6f
 8003e48:	08003e7f 	.word	0x08003e7f
 8003e4c:	08003e7f 	.word	0x08003e7f
 8003e50:	08003e7f 	.word	0x08003e7f
 8003e54:	08003e77 	.word	0x08003e77
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003e58:	f7ff fb32 	bl	80034c0 <HAL_RCC_GetPCLK1Freq>
 8003e5c:	61b8      	str	r0, [r7, #24]
        break;
 8003e5e:	e013      	b.n	8003e88 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003e60:	f7ff fb50 	bl	8003504 <HAL_RCC_GetPCLK2Freq>
 8003e64:	61b8      	str	r0, [r7, #24]
        break;
 8003e66:	e00f      	b.n	8003e88 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003e68:	4b1b      	ldr	r3, [pc, #108]	; (8003ed8 <UART_SetConfig+0x3a4>)
 8003e6a:	61bb      	str	r3, [r7, #24]
        break;
 8003e6c:	e00c      	b.n	8003e88 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003e6e:	f7ff fab1 	bl	80033d4 <HAL_RCC_GetSysClockFreq>
 8003e72:	61b8      	str	r0, [r7, #24]
        break;
 8003e74:	e008      	b.n	8003e88 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003e76:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003e7a:	61bb      	str	r3, [r7, #24]
        break;
 8003e7c:	e004      	b.n	8003e88 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 8003e7e:	2300      	movs	r3, #0
 8003e80:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003e82:	2301      	movs	r3, #1
 8003e84:	77bb      	strb	r3, [r7, #30]
        break;
 8003e86:	bf00      	nop
    }

    if (pclk != 0U)
 8003e88:	69bb      	ldr	r3, [r7, #24]
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d018      	beq.n	8003ec0 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	685b      	ldr	r3, [r3, #4]
 8003e92:	085a      	lsrs	r2, r3, #1
 8003e94:	69bb      	ldr	r3, [r7, #24]
 8003e96:	441a      	add	r2, r3
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	685b      	ldr	r3, [r3, #4]
 8003e9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ea0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003ea2:	693b      	ldr	r3, [r7, #16]
 8003ea4:	2b0f      	cmp	r3, #15
 8003ea6:	d909      	bls.n	8003ebc <UART_SetConfig+0x388>
 8003ea8:	693b      	ldr	r3, [r7, #16]
 8003eaa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003eae:	d205      	bcs.n	8003ebc <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003eb0:	693b      	ldr	r3, [r7, #16]
 8003eb2:	b29a      	uxth	r2, r3
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	60da      	str	r2, [r3, #12]
 8003eba:	e001      	b.n	8003ec0 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8003ebc:	2301      	movs	r3, #1
 8003ebe:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	2200      	movs	r2, #0
 8003eca:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8003ecc:	7fbb      	ldrb	r3, [r7, #30]
}
 8003ece:	4618      	mov	r0, r3
 8003ed0:	3720      	adds	r7, #32
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	bd80      	pop	{r7, pc}
 8003ed6:	bf00      	nop
 8003ed8:	007a1200 	.word	0x007a1200

08003edc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003edc:	b480      	push	{r7}
 8003ede:	b083      	sub	sp, #12
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ee8:	f003 0301 	and.w	r3, r3, #1
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d00a      	beq.n	8003f06 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	430a      	orrs	r2, r1
 8003f04:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f0a:	f003 0302 	and.w	r3, r3, #2
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d00a      	beq.n	8003f28 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	685b      	ldr	r3, [r3, #4]
 8003f18:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	430a      	orrs	r2, r1
 8003f26:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f2c:	f003 0304 	and.w	r3, r3, #4
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d00a      	beq.n	8003f4a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	685b      	ldr	r3, [r3, #4]
 8003f3a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	430a      	orrs	r2, r1
 8003f48:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f4e:	f003 0308 	and.w	r3, r3, #8
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d00a      	beq.n	8003f6c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	685b      	ldr	r3, [r3, #4]
 8003f5c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	430a      	orrs	r2, r1
 8003f6a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f70:	f003 0310 	and.w	r3, r3, #16
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d00a      	beq.n	8003f8e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	689b      	ldr	r3, [r3, #8]
 8003f7e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	430a      	orrs	r2, r1
 8003f8c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f92:	f003 0320 	and.w	r3, r3, #32
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d00a      	beq.n	8003fb0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	689b      	ldr	r3, [r3, #8]
 8003fa0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	430a      	orrs	r2, r1
 8003fae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d01a      	beq.n	8003ff2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	685b      	ldr	r3, [r3, #4]
 8003fc2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	430a      	orrs	r2, r1
 8003fd0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fd6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003fda:	d10a      	bne.n	8003ff2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	685b      	ldr	r3, [r3, #4]
 8003fe2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	430a      	orrs	r2, r1
 8003ff0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ff6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d00a      	beq.n	8004014 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	685b      	ldr	r3, [r3, #4]
 8004004:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	430a      	orrs	r2, r1
 8004012:	605a      	str	r2, [r3, #4]
  }
}
 8004014:	bf00      	nop
 8004016:	370c      	adds	r7, #12
 8004018:	46bd      	mov	sp, r7
 800401a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401e:	4770      	bx	lr

08004020 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004020:	b580      	push	{r7, lr}
 8004022:	b098      	sub	sp, #96	; 0x60
 8004024:	af02      	add	r7, sp, #8
 8004026:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2200      	movs	r2, #0
 800402c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004030:	f7fd fd6c 	bl	8001b0c <HAL_GetTick>
 8004034:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f003 0308 	and.w	r3, r3, #8
 8004040:	2b08      	cmp	r3, #8
 8004042:	d12e      	bne.n	80040a2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004044:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004048:	9300      	str	r3, [sp, #0]
 800404a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800404c:	2200      	movs	r2, #0
 800404e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004052:	6878      	ldr	r0, [r7, #4]
 8004054:	f000 f88c 	bl	8004170 <UART_WaitOnFlagUntilTimeout>
 8004058:	4603      	mov	r3, r0
 800405a:	2b00      	cmp	r3, #0
 800405c:	d021      	beq.n	80040a2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004064:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004066:	e853 3f00 	ldrex	r3, [r3]
 800406a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800406c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800406e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004072:	653b      	str	r3, [r7, #80]	; 0x50
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	461a      	mov	r2, r3
 800407a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800407c:	647b      	str	r3, [r7, #68]	; 0x44
 800407e:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004080:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004082:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004084:	e841 2300 	strex	r3, r2, [r1]
 8004088:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800408a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800408c:	2b00      	cmp	r3, #0
 800408e:	d1e6      	bne.n	800405e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2220      	movs	r2, #32
 8004094:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	2200      	movs	r2, #0
 800409a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800409e:	2303      	movs	r3, #3
 80040a0:	e062      	b.n	8004168 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f003 0304 	and.w	r3, r3, #4
 80040ac:	2b04      	cmp	r3, #4
 80040ae:	d149      	bne.n	8004144 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80040b0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80040b4:	9300      	str	r3, [sp, #0]
 80040b6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80040b8:	2200      	movs	r2, #0
 80040ba:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80040be:	6878      	ldr	r0, [r7, #4]
 80040c0:	f000 f856 	bl	8004170 <UART_WaitOnFlagUntilTimeout>
 80040c4:	4603      	mov	r3, r0
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d03c      	beq.n	8004144 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040d2:	e853 3f00 	ldrex	r3, [r3]
 80040d6:	623b      	str	r3, [r7, #32]
   return(result);
 80040d8:	6a3b      	ldr	r3, [r7, #32]
 80040da:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80040de:	64fb      	str	r3, [r7, #76]	; 0x4c
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	461a      	mov	r2, r3
 80040e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80040e8:	633b      	str	r3, [r7, #48]	; 0x30
 80040ea:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040ec:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80040ee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80040f0:	e841 2300 	strex	r3, r2, [r1]
 80040f4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80040f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d1e6      	bne.n	80040ca <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	3308      	adds	r3, #8
 8004102:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004104:	693b      	ldr	r3, [r7, #16]
 8004106:	e853 3f00 	ldrex	r3, [r3]
 800410a:	60fb      	str	r3, [r7, #12]
   return(result);
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	f023 0301 	bic.w	r3, r3, #1
 8004112:	64bb      	str	r3, [r7, #72]	; 0x48
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	3308      	adds	r3, #8
 800411a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800411c:	61fa      	str	r2, [r7, #28]
 800411e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004120:	69b9      	ldr	r1, [r7, #24]
 8004122:	69fa      	ldr	r2, [r7, #28]
 8004124:	e841 2300 	strex	r3, r2, [r1]
 8004128:	617b      	str	r3, [r7, #20]
   return(result);
 800412a:	697b      	ldr	r3, [r7, #20]
 800412c:	2b00      	cmp	r3, #0
 800412e:	d1e5      	bne.n	80040fc <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2220      	movs	r2, #32
 8004134:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2200      	movs	r2, #0
 800413c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004140:	2303      	movs	r3, #3
 8004142:	e011      	b.n	8004168 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2220      	movs	r2, #32
 8004148:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2220      	movs	r2, #32
 800414e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	2200      	movs	r2, #0
 8004156:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2200      	movs	r2, #0
 800415c:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2200      	movs	r2, #0
 8004162:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8004166:	2300      	movs	r3, #0
}
 8004168:	4618      	mov	r0, r3
 800416a:	3758      	adds	r7, #88	; 0x58
 800416c:	46bd      	mov	sp, r7
 800416e:	bd80      	pop	{r7, pc}

08004170 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b084      	sub	sp, #16
 8004174:	af00      	add	r7, sp, #0
 8004176:	60f8      	str	r0, [r7, #12]
 8004178:	60b9      	str	r1, [r7, #8]
 800417a:	603b      	str	r3, [r7, #0]
 800417c:	4613      	mov	r3, r2
 800417e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004180:	e049      	b.n	8004216 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004182:	69bb      	ldr	r3, [r7, #24]
 8004184:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004188:	d045      	beq.n	8004216 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800418a:	f7fd fcbf 	bl	8001b0c <HAL_GetTick>
 800418e:	4602      	mov	r2, r0
 8004190:	683b      	ldr	r3, [r7, #0]
 8004192:	1ad3      	subs	r3, r2, r3
 8004194:	69ba      	ldr	r2, [r7, #24]
 8004196:	429a      	cmp	r2, r3
 8004198:	d302      	bcc.n	80041a0 <UART_WaitOnFlagUntilTimeout+0x30>
 800419a:	69bb      	ldr	r3, [r7, #24]
 800419c:	2b00      	cmp	r3, #0
 800419e:	d101      	bne.n	80041a4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80041a0:	2303      	movs	r3, #3
 80041a2:	e048      	b.n	8004236 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f003 0304 	and.w	r3, r3, #4
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d031      	beq.n	8004216 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	69db      	ldr	r3, [r3, #28]
 80041b8:	f003 0308 	and.w	r3, r3, #8
 80041bc:	2b08      	cmp	r3, #8
 80041be:	d110      	bne.n	80041e2 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	2208      	movs	r2, #8
 80041c6:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 80041c8:	68f8      	ldr	r0, [r7, #12]
 80041ca:	f000 f838 	bl	800423e <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	2208      	movs	r2, #8
 80041d2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	2200      	movs	r2, #0
 80041da:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 80041de:	2301      	movs	r3, #1
 80041e0:	e029      	b.n	8004236 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	69db      	ldr	r3, [r3, #28]
 80041e8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80041ec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80041f0:	d111      	bne.n	8004216 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80041fa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80041fc:	68f8      	ldr	r0, [r7, #12]
 80041fe:	f000 f81e 	bl	800423e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	2220      	movs	r2, #32
 8004206:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	2200      	movs	r2, #0
 800420e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8004212:	2303      	movs	r3, #3
 8004214:	e00f      	b.n	8004236 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	69da      	ldr	r2, [r3, #28]
 800421c:	68bb      	ldr	r3, [r7, #8]
 800421e:	4013      	ands	r3, r2
 8004220:	68ba      	ldr	r2, [r7, #8]
 8004222:	429a      	cmp	r2, r3
 8004224:	bf0c      	ite	eq
 8004226:	2301      	moveq	r3, #1
 8004228:	2300      	movne	r3, #0
 800422a:	b2db      	uxtb	r3, r3
 800422c:	461a      	mov	r2, r3
 800422e:	79fb      	ldrb	r3, [r7, #7]
 8004230:	429a      	cmp	r2, r3
 8004232:	d0a6      	beq.n	8004182 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004234:	2300      	movs	r3, #0
}
 8004236:	4618      	mov	r0, r3
 8004238:	3710      	adds	r7, #16
 800423a:	46bd      	mov	sp, r7
 800423c:	bd80      	pop	{r7, pc}

0800423e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800423e:	b480      	push	{r7}
 8004240:	b095      	sub	sp, #84	; 0x54
 8004242:	af00      	add	r7, sp, #0
 8004244:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800424c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800424e:	e853 3f00 	ldrex	r3, [r3]
 8004252:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004254:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004256:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800425a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	461a      	mov	r2, r3
 8004262:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004264:	643b      	str	r3, [r7, #64]	; 0x40
 8004266:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004268:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800426a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800426c:	e841 2300 	strex	r3, r2, [r1]
 8004270:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004272:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004274:	2b00      	cmp	r3, #0
 8004276:	d1e6      	bne.n	8004246 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	3308      	adds	r3, #8
 800427e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004280:	6a3b      	ldr	r3, [r7, #32]
 8004282:	e853 3f00 	ldrex	r3, [r3]
 8004286:	61fb      	str	r3, [r7, #28]
   return(result);
 8004288:	69fb      	ldr	r3, [r7, #28]
 800428a:	f023 0301 	bic.w	r3, r3, #1
 800428e:	64bb      	str	r3, [r7, #72]	; 0x48
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	3308      	adds	r3, #8
 8004296:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004298:	62fa      	str	r2, [r7, #44]	; 0x2c
 800429a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800429c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800429e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80042a0:	e841 2300 	strex	r3, r2, [r1]
 80042a4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80042a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d1e5      	bne.n	8004278 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80042b0:	2b01      	cmp	r3, #1
 80042b2:	d118      	bne.n	80042e6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	e853 3f00 	ldrex	r3, [r3]
 80042c0:	60bb      	str	r3, [r7, #8]
   return(result);
 80042c2:	68bb      	ldr	r3, [r7, #8]
 80042c4:	f023 0310 	bic.w	r3, r3, #16
 80042c8:	647b      	str	r3, [r7, #68]	; 0x44
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	461a      	mov	r2, r3
 80042d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80042d2:	61bb      	str	r3, [r7, #24]
 80042d4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042d6:	6979      	ldr	r1, [r7, #20]
 80042d8:	69ba      	ldr	r2, [r7, #24]
 80042da:	e841 2300 	strex	r3, r2, [r1]
 80042de:	613b      	str	r3, [r7, #16]
   return(result);
 80042e0:	693b      	ldr	r3, [r7, #16]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d1e6      	bne.n	80042b4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	2220      	movs	r2, #32
 80042ea:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	2200      	movs	r2, #0
 80042f2:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2200      	movs	r2, #0
 80042f8:	669a      	str	r2, [r3, #104]	; 0x68
}
 80042fa:	bf00      	nop
 80042fc:	3754      	adds	r7, #84	; 0x54
 80042fe:	46bd      	mov	sp, r7
 8004300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004304:	4770      	bx	lr

08004306 <__cvt>:
 8004306:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800430a:	ec55 4b10 	vmov	r4, r5, d0
 800430e:	2d00      	cmp	r5, #0
 8004310:	460e      	mov	r6, r1
 8004312:	4619      	mov	r1, r3
 8004314:	462b      	mov	r3, r5
 8004316:	bfbb      	ittet	lt
 8004318:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800431c:	461d      	movlt	r5, r3
 800431e:	2300      	movge	r3, #0
 8004320:	232d      	movlt	r3, #45	; 0x2d
 8004322:	700b      	strb	r3, [r1, #0]
 8004324:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004326:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800432a:	4691      	mov	r9, r2
 800432c:	f023 0820 	bic.w	r8, r3, #32
 8004330:	bfbc      	itt	lt
 8004332:	4622      	movlt	r2, r4
 8004334:	4614      	movlt	r4, r2
 8004336:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800433a:	d005      	beq.n	8004348 <__cvt+0x42>
 800433c:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004340:	d100      	bne.n	8004344 <__cvt+0x3e>
 8004342:	3601      	adds	r6, #1
 8004344:	2102      	movs	r1, #2
 8004346:	e000      	b.n	800434a <__cvt+0x44>
 8004348:	2103      	movs	r1, #3
 800434a:	ab03      	add	r3, sp, #12
 800434c:	9301      	str	r3, [sp, #4]
 800434e:	ab02      	add	r3, sp, #8
 8004350:	9300      	str	r3, [sp, #0]
 8004352:	ec45 4b10 	vmov	d0, r4, r5
 8004356:	4653      	mov	r3, sl
 8004358:	4632      	mov	r2, r6
 800435a:	f000 fe69 	bl	8005030 <_dtoa_r>
 800435e:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004362:	4607      	mov	r7, r0
 8004364:	d102      	bne.n	800436c <__cvt+0x66>
 8004366:	f019 0f01 	tst.w	r9, #1
 800436a:	d022      	beq.n	80043b2 <__cvt+0xac>
 800436c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004370:	eb07 0906 	add.w	r9, r7, r6
 8004374:	d110      	bne.n	8004398 <__cvt+0x92>
 8004376:	783b      	ldrb	r3, [r7, #0]
 8004378:	2b30      	cmp	r3, #48	; 0x30
 800437a:	d10a      	bne.n	8004392 <__cvt+0x8c>
 800437c:	2200      	movs	r2, #0
 800437e:	2300      	movs	r3, #0
 8004380:	4620      	mov	r0, r4
 8004382:	4629      	mov	r1, r5
 8004384:	f7fc fba8 	bl	8000ad8 <__aeabi_dcmpeq>
 8004388:	b918      	cbnz	r0, 8004392 <__cvt+0x8c>
 800438a:	f1c6 0601 	rsb	r6, r6, #1
 800438e:	f8ca 6000 	str.w	r6, [sl]
 8004392:	f8da 3000 	ldr.w	r3, [sl]
 8004396:	4499      	add	r9, r3
 8004398:	2200      	movs	r2, #0
 800439a:	2300      	movs	r3, #0
 800439c:	4620      	mov	r0, r4
 800439e:	4629      	mov	r1, r5
 80043a0:	f7fc fb9a 	bl	8000ad8 <__aeabi_dcmpeq>
 80043a4:	b108      	cbz	r0, 80043aa <__cvt+0xa4>
 80043a6:	f8cd 900c 	str.w	r9, [sp, #12]
 80043aa:	2230      	movs	r2, #48	; 0x30
 80043ac:	9b03      	ldr	r3, [sp, #12]
 80043ae:	454b      	cmp	r3, r9
 80043b0:	d307      	bcc.n	80043c2 <__cvt+0xbc>
 80043b2:	9b03      	ldr	r3, [sp, #12]
 80043b4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80043b6:	1bdb      	subs	r3, r3, r7
 80043b8:	4638      	mov	r0, r7
 80043ba:	6013      	str	r3, [r2, #0]
 80043bc:	b004      	add	sp, #16
 80043be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80043c2:	1c59      	adds	r1, r3, #1
 80043c4:	9103      	str	r1, [sp, #12]
 80043c6:	701a      	strb	r2, [r3, #0]
 80043c8:	e7f0      	b.n	80043ac <__cvt+0xa6>

080043ca <__exponent>:
 80043ca:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80043cc:	4603      	mov	r3, r0
 80043ce:	2900      	cmp	r1, #0
 80043d0:	bfb8      	it	lt
 80043d2:	4249      	neglt	r1, r1
 80043d4:	f803 2b02 	strb.w	r2, [r3], #2
 80043d8:	bfb4      	ite	lt
 80043da:	222d      	movlt	r2, #45	; 0x2d
 80043dc:	222b      	movge	r2, #43	; 0x2b
 80043de:	2909      	cmp	r1, #9
 80043e0:	7042      	strb	r2, [r0, #1]
 80043e2:	dd2a      	ble.n	800443a <__exponent+0x70>
 80043e4:	f10d 0207 	add.w	r2, sp, #7
 80043e8:	4617      	mov	r7, r2
 80043ea:	260a      	movs	r6, #10
 80043ec:	4694      	mov	ip, r2
 80043ee:	fb91 f5f6 	sdiv	r5, r1, r6
 80043f2:	fb06 1415 	mls	r4, r6, r5, r1
 80043f6:	3430      	adds	r4, #48	; 0x30
 80043f8:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80043fc:	460c      	mov	r4, r1
 80043fe:	2c63      	cmp	r4, #99	; 0x63
 8004400:	f102 32ff 	add.w	r2, r2, #4294967295
 8004404:	4629      	mov	r1, r5
 8004406:	dcf1      	bgt.n	80043ec <__exponent+0x22>
 8004408:	3130      	adds	r1, #48	; 0x30
 800440a:	f1ac 0402 	sub.w	r4, ip, #2
 800440e:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004412:	1c41      	adds	r1, r0, #1
 8004414:	4622      	mov	r2, r4
 8004416:	42ba      	cmp	r2, r7
 8004418:	d30a      	bcc.n	8004430 <__exponent+0x66>
 800441a:	f10d 0209 	add.w	r2, sp, #9
 800441e:	eba2 020c 	sub.w	r2, r2, ip
 8004422:	42bc      	cmp	r4, r7
 8004424:	bf88      	it	hi
 8004426:	2200      	movhi	r2, #0
 8004428:	4413      	add	r3, r2
 800442a:	1a18      	subs	r0, r3, r0
 800442c:	b003      	add	sp, #12
 800442e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004430:	f812 5b01 	ldrb.w	r5, [r2], #1
 8004434:	f801 5f01 	strb.w	r5, [r1, #1]!
 8004438:	e7ed      	b.n	8004416 <__exponent+0x4c>
 800443a:	2330      	movs	r3, #48	; 0x30
 800443c:	3130      	adds	r1, #48	; 0x30
 800443e:	7083      	strb	r3, [r0, #2]
 8004440:	70c1      	strb	r1, [r0, #3]
 8004442:	1d03      	adds	r3, r0, #4
 8004444:	e7f1      	b.n	800442a <__exponent+0x60>
	...

08004448 <_printf_float>:
 8004448:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800444c:	ed2d 8b02 	vpush	{d8}
 8004450:	b08d      	sub	sp, #52	; 0x34
 8004452:	460c      	mov	r4, r1
 8004454:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004458:	4616      	mov	r6, r2
 800445a:	461f      	mov	r7, r3
 800445c:	4605      	mov	r5, r0
 800445e:	f000 fce9 	bl	8004e34 <_localeconv_r>
 8004462:	f8d0 a000 	ldr.w	sl, [r0]
 8004466:	4650      	mov	r0, sl
 8004468:	f7fb ff0a 	bl	8000280 <strlen>
 800446c:	2300      	movs	r3, #0
 800446e:	930a      	str	r3, [sp, #40]	; 0x28
 8004470:	6823      	ldr	r3, [r4, #0]
 8004472:	9305      	str	r3, [sp, #20]
 8004474:	f8d8 3000 	ldr.w	r3, [r8]
 8004478:	f894 b018 	ldrb.w	fp, [r4, #24]
 800447c:	3307      	adds	r3, #7
 800447e:	f023 0307 	bic.w	r3, r3, #7
 8004482:	f103 0208 	add.w	r2, r3, #8
 8004486:	f8c8 2000 	str.w	r2, [r8]
 800448a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800448e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004492:	9307      	str	r3, [sp, #28]
 8004494:	f8cd 8018 	str.w	r8, [sp, #24]
 8004498:	ee08 0a10 	vmov	s16, r0
 800449c:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 80044a0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80044a4:	4b9e      	ldr	r3, [pc, #632]	; (8004720 <_printf_float+0x2d8>)
 80044a6:	f04f 32ff 	mov.w	r2, #4294967295
 80044aa:	f7fc fb47 	bl	8000b3c <__aeabi_dcmpun>
 80044ae:	bb88      	cbnz	r0, 8004514 <_printf_float+0xcc>
 80044b0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80044b4:	4b9a      	ldr	r3, [pc, #616]	; (8004720 <_printf_float+0x2d8>)
 80044b6:	f04f 32ff 	mov.w	r2, #4294967295
 80044ba:	f7fc fb21 	bl	8000b00 <__aeabi_dcmple>
 80044be:	bb48      	cbnz	r0, 8004514 <_printf_float+0xcc>
 80044c0:	2200      	movs	r2, #0
 80044c2:	2300      	movs	r3, #0
 80044c4:	4640      	mov	r0, r8
 80044c6:	4649      	mov	r1, r9
 80044c8:	f7fc fb10 	bl	8000aec <__aeabi_dcmplt>
 80044cc:	b110      	cbz	r0, 80044d4 <_printf_float+0x8c>
 80044ce:	232d      	movs	r3, #45	; 0x2d
 80044d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80044d4:	4a93      	ldr	r2, [pc, #588]	; (8004724 <_printf_float+0x2dc>)
 80044d6:	4b94      	ldr	r3, [pc, #592]	; (8004728 <_printf_float+0x2e0>)
 80044d8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80044dc:	bf94      	ite	ls
 80044de:	4690      	movls	r8, r2
 80044e0:	4698      	movhi	r8, r3
 80044e2:	2303      	movs	r3, #3
 80044e4:	6123      	str	r3, [r4, #16]
 80044e6:	9b05      	ldr	r3, [sp, #20]
 80044e8:	f023 0304 	bic.w	r3, r3, #4
 80044ec:	6023      	str	r3, [r4, #0]
 80044ee:	f04f 0900 	mov.w	r9, #0
 80044f2:	9700      	str	r7, [sp, #0]
 80044f4:	4633      	mov	r3, r6
 80044f6:	aa0b      	add	r2, sp, #44	; 0x2c
 80044f8:	4621      	mov	r1, r4
 80044fa:	4628      	mov	r0, r5
 80044fc:	f000 f9da 	bl	80048b4 <_printf_common>
 8004500:	3001      	adds	r0, #1
 8004502:	f040 8090 	bne.w	8004626 <_printf_float+0x1de>
 8004506:	f04f 30ff 	mov.w	r0, #4294967295
 800450a:	b00d      	add	sp, #52	; 0x34
 800450c:	ecbd 8b02 	vpop	{d8}
 8004510:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004514:	4642      	mov	r2, r8
 8004516:	464b      	mov	r3, r9
 8004518:	4640      	mov	r0, r8
 800451a:	4649      	mov	r1, r9
 800451c:	f7fc fb0e 	bl	8000b3c <__aeabi_dcmpun>
 8004520:	b140      	cbz	r0, 8004534 <_printf_float+0xec>
 8004522:	464b      	mov	r3, r9
 8004524:	2b00      	cmp	r3, #0
 8004526:	bfbc      	itt	lt
 8004528:	232d      	movlt	r3, #45	; 0x2d
 800452a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800452e:	4a7f      	ldr	r2, [pc, #508]	; (800472c <_printf_float+0x2e4>)
 8004530:	4b7f      	ldr	r3, [pc, #508]	; (8004730 <_printf_float+0x2e8>)
 8004532:	e7d1      	b.n	80044d8 <_printf_float+0x90>
 8004534:	6863      	ldr	r3, [r4, #4]
 8004536:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800453a:	9206      	str	r2, [sp, #24]
 800453c:	1c5a      	adds	r2, r3, #1
 800453e:	d13f      	bne.n	80045c0 <_printf_float+0x178>
 8004540:	2306      	movs	r3, #6
 8004542:	6063      	str	r3, [r4, #4]
 8004544:	9b05      	ldr	r3, [sp, #20]
 8004546:	6861      	ldr	r1, [r4, #4]
 8004548:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800454c:	2300      	movs	r3, #0
 800454e:	9303      	str	r3, [sp, #12]
 8004550:	ab0a      	add	r3, sp, #40	; 0x28
 8004552:	e9cd b301 	strd	fp, r3, [sp, #4]
 8004556:	ab09      	add	r3, sp, #36	; 0x24
 8004558:	ec49 8b10 	vmov	d0, r8, r9
 800455c:	9300      	str	r3, [sp, #0]
 800455e:	6022      	str	r2, [r4, #0]
 8004560:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004564:	4628      	mov	r0, r5
 8004566:	f7ff fece 	bl	8004306 <__cvt>
 800456a:	9b06      	ldr	r3, [sp, #24]
 800456c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800456e:	2b47      	cmp	r3, #71	; 0x47
 8004570:	4680      	mov	r8, r0
 8004572:	d108      	bne.n	8004586 <_printf_float+0x13e>
 8004574:	1cc8      	adds	r0, r1, #3
 8004576:	db02      	blt.n	800457e <_printf_float+0x136>
 8004578:	6863      	ldr	r3, [r4, #4]
 800457a:	4299      	cmp	r1, r3
 800457c:	dd41      	ble.n	8004602 <_printf_float+0x1ba>
 800457e:	f1ab 0302 	sub.w	r3, fp, #2
 8004582:	fa5f fb83 	uxtb.w	fp, r3
 8004586:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800458a:	d820      	bhi.n	80045ce <_printf_float+0x186>
 800458c:	3901      	subs	r1, #1
 800458e:	465a      	mov	r2, fp
 8004590:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004594:	9109      	str	r1, [sp, #36]	; 0x24
 8004596:	f7ff ff18 	bl	80043ca <__exponent>
 800459a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800459c:	1813      	adds	r3, r2, r0
 800459e:	2a01      	cmp	r2, #1
 80045a0:	4681      	mov	r9, r0
 80045a2:	6123      	str	r3, [r4, #16]
 80045a4:	dc02      	bgt.n	80045ac <_printf_float+0x164>
 80045a6:	6822      	ldr	r2, [r4, #0]
 80045a8:	07d2      	lsls	r2, r2, #31
 80045aa:	d501      	bpl.n	80045b0 <_printf_float+0x168>
 80045ac:	3301      	adds	r3, #1
 80045ae:	6123      	str	r3, [r4, #16]
 80045b0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d09c      	beq.n	80044f2 <_printf_float+0xaa>
 80045b8:	232d      	movs	r3, #45	; 0x2d
 80045ba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80045be:	e798      	b.n	80044f2 <_printf_float+0xaa>
 80045c0:	9a06      	ldr	r2, [sp, #24]
 80045c2:	2a47      	cmp	r2, #71	; 0x47
 80045c4:	d1be      	bne.n	8004544 <_printf_float+0xfc>
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d1bc      	bne.n	8004544 <_printf_float+0xfc>
 80045ca:	2301      	movs	r3, #1
 80045cc:	e7b9      	b.n	8004542 <_printf_float+0xfa>
 80045ce:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80045d2:	d118      	bne.n	8004606 <_printf_float+0x1be>
 80045d4:	2900      	cmp	r1, #0
 80045d6:	6863      	ldr	r3, [r4, #4]
 80045d8:	dd0b      	ble.n	80045f2 <_printf_float+0x1aa>
 80045da:	6121      	str	r1, [r4, #16]
 80045dc:	b913      	cbnz	r3, 80045e4 <_printf_float+0x19c>
 80045de:	6822      	ldr	r2, [r4, #0]
 80045e0:	07d0      	lsls	r0, r2, #31
 80045e2:	d502      	bpl.n	80045ea <_printf_float+0x1a2>
 80045e4:	3301      	adds	r3, #1
 80045e6:	440b      	add	r3, r1
 80045e8:	6123      	str	r3, [r4, #16]
 80045ea:	65a1      	str	r1, [r4, #88]	; 0x58
 80045ec:	f04f 0900 	mov.w	r9, #0
 80045f0:	e7de      	b.n	80045b0 <_printf_float+0x168>
 80045f2:	b913      	cbnz	r3, 80045fa <_printf_float+0x1b2>
 80045f4:	6822      	ldr	r2, [r4, #0]
 80045f6:	07d2      	lsls	r2, r2, #31
 80045f8:	d501      	bpl.n	80045fe <_printf_float+0x1b6>
 80045fa:	3302      	adds	r3, #2
 80045fc:	e7f4      	b.n	80045e8 <_printf_float+0x1a0>
 80045fe:	2301      	movs	r3, #1
 8004600:	e7f2      	b.n	80045e8 <_printf_float+0x1a0>
 8004602:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8004606:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004608:	4299      	cmp	r1, r3
 800460a:	db05      	blt.n	8004618 <_printf_float+0x1d0>
 800460c:	6823      	ldr	r3, [r4, #0]
 800460e:	6121      	str	r1, [r4, #16]
 8004610:	07d8      	lsls	r0, r3, #31
 8004612:	d5ea      	bpl.n	80045ea <_printf_float+0x1a2>
 8004614:	1c4b      	adds	r3, r1, #1
 8004616:	e7e7      	b.n	80045e8 <_printf_float+0x1a0>
 8004618:	2900      	cmp	r1, #0
 800461a:	bfd4      	ite	le
 800461c:	f1c1 0202 	rsble	r2, r1, #2
 8004620:	2201      	movgt	r2, #1
 8004622:	4413      	add	r3, r2
 8004624:	e7e0      	b.n	80045e8 <_printf_float+0x1a0>
 8004626:	6823      	ldr	r3, [r4, #0]
 8004628:	055a      	lsls	r2, r3, #21
 800462a:	d407      	bmi.n	800463c <_printf_float+0x1f4>
 800462c:	6923      	ldr	r3, [r4, #16]
 800462e:	4642      	mov	r2, r8
 8004630:	4631      	mov	r1, r6
 8004632:	4628      	mov	r0, r5
 8004634:	47b8      	blx	r7
 8004636:	3001      	adds	r0, #1
 8004638:	d12c      	bne.n	8004694 <_printf_float+0x24c>
 800463a:	e764      	b.n	8004506 <_printf_float+0xbe>
 800463c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004640:	f240 80e0 	bls.w	8004804 <_printf_float+0x3bc>
 8004644:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004648:	2200      	movs	r2, #0
 800464a:	2300      	movs	r3, #0
 800464c:	f7fc fa44 	bl	8000ad8 <__aeabi_dcmpeq>
 8004650:	2800      	cmp	r0, #0
 8004652:	d034      	beq.n	80046be <_printf_float+0x276>
 8004654:	4a37      	ldr	r2, [pc, #220]	; (8004734 <_printf_float+0x2ec>)
 8004656:	2301      	movs	r3, #1
 8004658:	4631      	mov	r1, r6
 800465a:	4628      	mov	r0, r5
 800465c:	47b8      	blx	r7
 800465e:	3001      	adds	r0, #1
 8004660:	f43f af51 	beq.w	8004506 <_printf_float+0xbe>
 8004664:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004668:	429a      	cmp	r2, r3
 800466a:	db02      	blt.n	8004672 <_printf_float+0x22a>
 800466c:	6823      	ldr	r3, [r4, #0]
 800466e:	07d8      	lsls	r0, r3, #31
 8004670:	d510      	bpl.n	8004694 <_printf_float+0x24c>
 8004672:	ee18 3a10 	vmov	r3, s16
 8004676:	4652      	mov	r2, sl
 8004678:	4631      	mov	r1, r6
 800467a:	4628      	mov	r0, r5
 800467c:	47b8      	blx	r7
 800467e:	3001      	adds	r0, #1
 8004680:	f43f af41 	beq.w	8004506 <_printf_float+0xbe>
 8004684:	f04f 0800 	mov.w	r8, #0
 8004688:	f104 091a 	add.w	r9, r4, #26
 800468c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800468e:	3b01      	subs	r3, #1
 8004690:	4543      	cmp	r3, r8
 8004692:	dc09      	bgt.n	80046a8 <_printf_float+0x260>
 8004694:	6823      	ldr	r3, [r4, #0]
 8004696:	079b      	lsls	r3, r3, #30
 8004698:	f100 8107 	bmi.w	80048aa <_printf_float+0x462>
 800469c:	68e0      	ldr	r0, [r4, #12]
 800469e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80046a0:	4298      	cmp	r0, r3
 80046a2:	bfb8      	it	lt
 80046a4:	4618      	movlt	r0, r3
 80046a6:	e730      	b.n	800450a <_printf_float+0xc2>
 80046a8:	2301      	movs	r3, #1
 80046aa:	464a      	mov	r2, r9
 80046ac:	4631      	mov	r1, r6
 80046ae:	4628      	mov	r0, r5
 80046b0:	47b8      	blx	r7
 80046b2:	3001      	adds	r0, #1
 80046b4:	f43f af27 	beq.w	8004506 <_printf_float+0xbe>
 80046b8:	f108 0801 	add.w	r8, r8, #1
 80046bc:	e7e6      	b.n	800468c <_printf_float+0x244>
 80046be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	dc39      	bgt.n	8004738 <_printf_float+0x2f0>
 80046c4:	4a1b      	ldr	r2, [pc, #108]	; (8004734 <_printf_float+0x2ec>)
 80046c6:	2301      	movs	r3, #1
 80046c8:	4631      	mov	r1, r6
 80046ca:	4628      	mov	r0, r5
 80046cc:	47b8      	blx	r7
 80046ce:	3001      	adds	r0, #1
 80046d0:	f43f af19 	beq.w	8004506 <_printf_float+0xbe>
 80046d4:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80046d8:	4313      	orrs	r3, r2
 80046da:	d102      	bne.n	80046e2 <_printf_float+0x29a>
 80046dc:	6823      	ldr	r3, [r4, #0]
 80046de:	07d9      	lsls	r1, r3, #31
 80046e0:	d5d8      	bpl.n	8004694 <_printf_float+0x24c>
 80046e2:	ee18 3a10 	vmov	r3, s16
 80046e6:	4652      	mov	r2, sl
 80046e8:	4631      	mov	r1, r6
 80046ea:	4628      	mov	r0, r5
 80046ec:	47b8      	blx	r7
 80046ee:	3001      	adds	r0, #1
 80046f0:	f43f af09 	beq.w	8004506 <_printf_float+0xbe>
 80046f4:	f04f 0900 	mov.w	r9, #0
 80046f8:	f104 0a1a 	add.w	sl, r4, #26
 80046fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80046fe:	425b      	negs	r3, r3
 8004700:	454b      	cmp	r3, r9
 8004702:	dc01      	bgt.n	8004708 <_printf_float+0x2c0>
 8004704:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004706:	e792      	b.n	800462e <_printf_float+0x1e6>
 8004708:	2301      	movs	r3, #1
 800470a:	4652      	mov	r2, sl
 800470c:	4631      	mov	r1, r6
 800470e:	4628      	mov	r0, r5
 8004710:	47b8      	blx	r7
 8004712:	3001      	adds	r0, #1
 8004714:	f43f aef7 	beq.w	8004506 <_printf_float+0xbe>
 8004718:	f109 0901 	add.w	r9, r9, #1
 800471c:	e7ee      	b.n	80046fc <_printf_float+0x2b4>
 800471e:	bf00      	nop
 8004720:	7fefffff 	.word	0x7fefffff
 8004724:	08007169 	.word	0x08007169
 8004728:	0800716d 	.word	0x0800716d
 800472c:	08007171 	.word	0x08007171
 8004730:	08007175 	.word	0x08007175
 8004734:	08007179 	.word	0x08007179
 8004738:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800473a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800473c:	429a      	cmp	r2, r3
 800473e:	bfa8      	it	ge
 8004740:	461a      	movge	r2, r3
 8004742:	2a00      	cmp	r2, #0
 8004744:	4691      	mov	r9, r2
 8004746:	dc37      	bgt.n	80047b8 <_printf_float+0x370>
 8004748:	f04f 0b00 	mov.w	fp, #0
 800474c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004750:	f104 021a 	add.w	r2, r4, #26
 8004754:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004756:	9305      	str	r3, [sp, #20]
 8004758:	eba3 0309 	sub.w	r3, r3, r9
 800475c:	455b      	cmp	r3, fp
 800475e:	dc33      	bgt.n	80047c8 <_printf_float+0x380>
 8004760:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004764:	429a      	cmp	r2, r3
 8004766:	db3b      	blt.n	80047e0 <_printf_float+0x398>
 8004768:	6823      	ldr	r3, [r4, #0]
 800476a:	07da      	lsls	r2, r3, #31
 800476c:	d438      	bmi.n	80047e0 <_printf_float+0x398>
 800476e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8004772:	eba2 0903 	sub.w	r9, r2, r3
 8004776:	9b05      	ldr	r3, [sp, #20]
 8004778:	1ad2      	subs	r2, r2, r3
 800477a:	4591      	cmp	r9, r2
 800477c:	bfa8      	it	ge
 800477e:	4691      	movge	r9, r2
 8004780:	f1b9 0f00 	cmp.w	r9, #0
 8004784:	dc35      	bgt.n	80047f2 <_printf_float+0x3aa>
 8004786:	f04f 0800 	mov.w	r8, #0
 800478a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800478e:	f104 0a1a 	add.w	sl, r4, #26
 8004792:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004796:	1a9b      	subs	r3, r3, r2
 8004798:	eba3 0309 	sub.w	r3, r3, r9
 800479c:	4543      	cmp	r3, r8
 800479e:	f77f af79 	ble.w	8004694 <_printf_float+0x24c>
 80047a2:	2301      	movs	r3, #1
 80047a4:	4652      	mov	r2, sl
 80047a6:	4631      	mov	r1, r6
 80047a8:	4628      	mov	r0, r5
 80047aa:	47b8      	blx	r7
 80047ac:	3001      	adds	r0, #1
 80047ae:	f43f aeaa 	beq.w	8004506 <_printf_float+0xbe>
 80047b2:	f108 0801 	add.w	r8, r8, #1
 80047b6:	e7ec      	b.n	8004792 <_printf_float+0x34a>
 80047b8:	4613      	mov	r3, r2
 80047ba:	4631      	mov	r1, r6
 80047bc:	4642      	mov	r2, r8
 80047be:	4628      	mov	r0, r5
 80047c0:	47b8      	blx	r7
 80047c2:	3001      	adds	r0, #1
 80047c4:	d1c0      	bne.n	8004748 <_printf_float+0x300>
 80047c6:	e69e      	b.n	8004506 <_printf_float+0xbe>
 80047c8:	2301      	movs	r3, #1
 80047ca:	4631      	mov	r1, r6
 80047cc:	4628      	mov	r0, r5
 80047ce:	9205      	str	r2, [sp, #20]
 80047d0:	47b8      	blx	r7
 80047d2:	3001      	adds	r0, #1
 80047d4:	f43f ae97 	beq.w	8004506 <_printf_float+0xbe>
 80047d8:	9a05      	ldr	r2, [sp, #20]
 80047da:	f10b 0b01 	add.w	fp, fp, #1
 80047de:	e7b9      	b.n	8004754 <_printf_float+0x30c>
 80047e0:	ee18 3a10 	vmov	r3, s16
 80047e4:	4652      	mov	r2, sl
 80047e6:	4631      	mov	r1, r6
 80047e8:	4628      	mov	r0, r5
 80047ea:	47b8      	blx	r7
 80047ec:	3001      	adds	r0, #1
 80047ee:	d1be      	bne.n	800476e <_printf_float+0x326>
 80047f0:	e689      	b.n	8004506 <_printf_float+0xbe>
 80047f2:	9a05      	ldr	r2, [sp, #20]
 80047f4:	464b      	mov	r3, r9
 80047f6:	4442      	add	r2, r8
 80047f8:	4631      	mov	r1, r6
 80047fa:	4628      	mov	r0, r5
 80047fc:	47b8      	blx	r7
 80047fe:	3001      	adds	r0, #1
 8004800:	d1c1      	bne.n	8004786 <_printf_float+0x33e>
 8004802:	e680      	b.n	8004506 <_printf_float+0xbe>
 8004804:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004806:	2a01      	cmp	r2, #1
 8004808:	dc01      	bgt.n	800480e <_printf_float+0x3c6>
 800480a:	07db      	lsls	r3, r3, #31
 800480c:	d53a      	bpl.n	8004884 <_printf_float+0x43c>
 800480e:	2301      	movs	r3, #1
 8004810:	4642      	mov	r2, r8
 8004812:	4631      	mov	r1, r6
 8004814:	4628      	mov	r0, r5
 8004816:	47b8      	blx	r7
 8004818:	3001      	adds	r0, #1
 800481a:	f43f ae74 	beq.w	8004506 <_printf_float+0xbe>
 800481e:	ee18 3a10 	vmov	r3, s16
 8004822:	4652      	mov	r2, sl
 8004824:	4631      	mov	r1, r6
 8004826:	4628      	mov	r0, r5
 8004828:	47b8      	blx	r7
 800482a:	3001      	adds	r0, #1
 800482c:	f43f ae6b 	beq.w	8004506 <_printf_float+0xbe>
 8004830:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004834:	2200      	movs	r2, #0
 8004836:	2300      	movs	r3, #0
 8004838:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800483c:	f7fc f94c 	bl	8000ad8 <__aeabi_dcmpeq>
 8004840:	b9d8      	cbnz	r0, 800487a <_printf_float+0x432>
 8004842:	f10a 33ff 	add.w	r3, sl, #4294967295
 8004846:	f108 0201 	add.w	r2, r8, #1
 800484a:	4631      	mov	r1, r6
 800484c:	4628      	mov	r0, r5
 800484e:	47b8      	blx	r7
 8004850:	3001      	adds	r0, #1
 8004852:	d10e      	bne.n	8004872 <_printf_float+0x42a>
 8004854:	e657      	b.n	8004506 <_printf_float+0xbe>
 8004856:	2301      	movs	r3, #1
 8004858:	4652      	mov	r2, sl
 800485a:	4631      	mov	r1, r6
 800485c:	4628      	mov	r0, r5
 800485e:	47b8      	blx	r7
 8004860:	3001      	adds	r0, #1
 8004862:	f43f ae50 	beq.w	8004506 <_printf_float+0xbe>
 8004866:	f108 0801 	add.w	r8, r8, #1
 800486a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800486c:	3b01      	subs	r3, #1
 800486e:	4543      	cmp	r3, r8
 8004870:	dcf1      	bgt.n	8004856 <_printf_float+0x40e>
 8004872:	464b      	mov	r3, r9
 8004874:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004878:	e6da      	b.n	8004630 <_printf_float+0x1e8>
 800487a:	f04f 0800 	mov.w	r8, #0
 800487e:	f104 0a1a 	add.w	sl, r4, #26
 8004882:	e7f2      	b.n	800486a <_printf_float+0x422>
 8004884:	2301      	movs	r3, #1
 8004886:	4642      	mov	r2, r8
 8004888:	e7df      	b.n	800484a <_printf_float+0x402>
 800488a:	2301      	movs	r3, #1
 800488c:	464a      	mov	r2, r9
 800488e:	4631      	mov	r1, r6
 8004890:	4628      	mov	r0, r5
 8004892:	47b8      	blx	r7
 8004894:	3001      	adds	r0, #1
 8004896:	f43f ae36 	beq.w	8004506 <_printf_float+0xbe>
 800489a:	f108 0801 	add.w	r8, r8, #1
 800489e:	68e3      	ldr	r3, [r4, #12]
 80048a0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80048a2:	1a5b      	subs	r3, r3, r1
 80048a4:	4543      	cmp	r3, r8
 80048a6:	dcf0      	bgt.n	800488a <_printf_float+0x442>
 80048a8:	e6f8      	b.n	800469c <_printf_float+0x254>
 80048aa:	f04f 0800 	mov.w	r8, #0
 80048ae:	f104 0919 	add.w	r9, r4, #25
 80048b2:	e7f4      	b.n	800489e <_printf_float+0x456>

080048b4 <_printf_common>:
 80048b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80048b8:	4616      	mov	r6, r2
 80048ba:	4699      	mov	r9, r3
 80048bc:	688a      	ldr	r2, [r1, #8]
 80048be:	690b      	ldr	r3, [r1, #16]
 80048c0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80048c4:	4293      	cmp	r3, r2
 80048c6:	bfb8      	it	lt
 80048c8:	4613      	movlt	r3, r2
 80048ca:	6033      	str	r3, [r6, #0]
 80048cc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80048d0:	4607      	mov	r7, r0
 80048d2:	460c      	mov	r4, r1
 80048d4:	b10a      	cbz	r2, 80048da <_printf_common+0x26>
 80048d6:	3301      	adds	r3, #1
 80048d8:	6033      	str	r3, [r6, #0]
 80048da:	6823      	ldr	r3, [r4, #0]
 80048dc:	0699      	lsls	r1, r3, #26
 80048de:	bf42      	ittt	mi
 80048e0:	6833      	ldrmi	r3, [r6, #0]
 80048e2:	3302      	addmi	r3, #2
 80048e4:	6033      	strmi	r3, [r6, #0]
 80048e6:	6825      	ldr	r5, [r4, #0]
 80048e8:	f015 0506 	ands.w	r5, r5, #6
 80048ec:	d106      	bne.n	80048fc <_printf_common+0x48>
 80048ee:	f104 0a19 	add.w	sl, r4, #25
 80048f2:	68e3      	ldr	r3, [r4, #12]
 80048f4:	6832      	ldr	r2, [r6, #0]
 80048f6:	1a9b      	subs	r3, r3, r2
 80048f8:	42ab      	cmp	r3, r5
 80048fa:	dc26      	bgt.n	800494a <_printf_common+0x96>
 80048fc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004900:	1e13      	subs	r3, r2, #0
 8004902:	6822      	ldr	r2, [r4, #0]
 8004904:	bf18      	it	ne
 8004906:	2301      	movne	r3, #1
 8004908:	0692      	lsls	r2, r2, #26
 800490a:	d42b      	bmi.n	8004964 <_printf_common+0xb0>
 800490c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004910:	4649      	mov	r1, r9
 8004912:	4638      	mov	r0, r7
 8004914:	47c0      	blx	r8
 8004916:	3001      	adds	r0, #1
 8004918:	d01e      	beq.n	8004958 <_printf_common+0xa4>
 800491a:	6823      	ldr	r3, [r4, #0]
 800491c:	6922      	ldr	r2, [r4, #16]
 800491e:	f003 0306 	and.w	r3, r3, #6
 8004922:	2b04      	cmp	r3, #4
 8004924:	bf02      	ittt	eq
 8004926:	68e5      	ldreq	r5, [r4, #12]
 8004928:	6833      	ldreq	r3, [r6, #0]
 800492a:	1aed      	subeq	r5, r5, r3
 800492c:	68a3      	ldr	r3, [r4, #8]
 800492e:	bf0c      	ite	eq
 8004930:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004934:	2500      	movne	r5, #0
 8004936:	4293      	cmp	r3, r2
 8004938:	bfc4      	itt	gt
 800493a:	1a9b      	subgt	r3, r3, r2
 800493c:	18ed      	addgt	r5, r5, r3
 800493e:	2600      	movs	r6, #0
 8004940:	341a      	adds	r4, #26
 8004942:	42b5      	cmp	r5, r6
 8004944:	d11a      	bne.n	800497c <_printf_common+0xc8>
 8004946:	2000      	movs	r0, #0
 8004948:	e008      	b.n	800495c <_printf_common+0xa8>
 800494a:	2301      	movs	r3, #1
 800494c:	4652      	mov	r2, sl
 800494e:	4649      	mov	r1, r9
 8004950:	4638      	mov	r0, r7
 8004952:	47c0      	blx	r8
 8004954:	3001      	adds	r0, #1
 8004956:	d103      	bne.n	8004960 <_printf_common+0xac>
 8004958:	f04f 30ff 	mov.w	r0, #4294967295
 800495c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004960:	3501      	adds	r5, #1
 8004962:	e7c6      	b.n	80048f2 <_printf_common+0x3e>
 8004964:	18e1      	adds	r1, r4, r3
 8004966:	1c5a      	adds	r2, r3, #1
 8004968:	2030      	movs	r0, #48	; 0x30
 800496a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800496e:	4422      	add	r2, r4
 8004970:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004974:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004978:	3302      	adds	r3, #2
 800497a:	e7c7      	b.n	800490c <_printf_common+0x58>
 800497c:	2301      	movs	r3, #1
 800497e:	4622      	mov	r2, r4
 8004980:	4649      	mov	r1, r9
 8004982:	4638      	mov	r0, r7
 8004984:	47c0      	blx	r8
 8004986:	3001      	adds	r0, #1
 8004988:	d0e6      	beq.n	8004958 <_printf_common+0xa4>
 800498a:	3601      	adds	r6, #1
 800498c:	e7d9      	b.n	8004942 <_printf_common+0x8e>
	...

08004990 <_printf_i>:
 8004990:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004994:	7e0f      	ldrb	r7, [r1, #24]
 8004996:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004998:	2f78      	cmp	r7, #120	; 0x78
 800499a:	4691      	mov	r9, r2
 800499c:	4680      	mov	r8, r0
 800499e:	460c      	mov	r4, r1
 80049a0:	469a      	mov	sl, r3
 80049a2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80049a6:	d807      	bhi.n	80049b8 <_printf_i+0x28>
 80049a8:	2f62      	cmp	r7, #98	; 0x62
 80049aa:	d80a      	bhi.n	80049c2 <_printf_i+0x32>
 80049ac:	2f00      	cmp	r7, #0
 80049ae:	f000 80d4 	beq.w	8004b5a <_printf_i+0x1ca>
 80049b2:	2f58      	cmp	r7, #88	; 0x58
 80049b4:	f000 80c0 	beq.w	8004b38 <_printf_i+0x1a8>
 80049b8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80049bc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80049c0:	e03a      	b.n	8004a38 <_printf_i+0xa8>
 80049c2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80049c6:	2b15      	cmp	r3, #21
 80049c8:	d8f6      	bhi.n	80049b8 <_printf_i+0x28>
 80049ca:	a101      	add	r1, pc, #4	; (adr r1, 80049d0 <_printf_i+0x40>)
 80049cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80049d0:	08004a29 	.word	0x08004a29
 80049d4:	08004a3d 	.word	0x08004a3d
 80049d8:	080049b9 	.word	0x080049b9
 80049dc:	080049b9 	.word	0x080049b9
 80049e0:	080049b9 	.word	0x080049b9
 80049e4:	080049b9 	.word	0x080049b9
 80049e8:	08004a3d 	.word	0x08004a3d
 80049ec:	080049b9 	.word	0x080049b9
 80049f0:	080049b9 	.word	0x080049b9
 80049f4:	080049b9 	.word	0x080049b9
 80049f8:	080049b9 	.word	0x080049b9
 80049fc:	08004b41 	.word	0x08004b41
 8004a00:	08004a69 	.word	0x08004a69
 8004a04:	08004afb 	.word	0x08004afb
 8004a08:	080049b9 	.word	0x080049b9
 8004a0c:	080049b9 	.word	0x080049b9
 8004a10:	08004b63 	.word	0x08004b63
 8004a14:	080049b9 	.word	0x080049b9
 8004a18:	08004a69 	.word	0x08004a69
 8004a1c:	080049b9 	.word	0x080049b9
 8004a20:	080049b9 	.word	0x080049b9
 8004a24:	08004b03 	.word	0x08004b03
 8004a28:	682b      	ldr	r3, [r5, #0]
 8004a2a:	1d1a      	adds	r2, r3, #4
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	602a      	str	r2, [r5, #0]
 8004a30:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004a34:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004a38:	2301      	movs	r3, #1
 8004a3a:	e09f      	b.n	8004b7c <_printf_i+0x1ec>
 8004a3c:	6820      	ldr	r0, [r4, #0]
 8004a3e:	682b      	ldr	r3, [r5, #0]
 8004a40:	0607      	lsls	r7, r0, #24
 8004a42:	f103 0104 	add.w	r1, r3, #4
 8004a46:	6029      	str	r1, [r5, #0]
 8004a48:	d501      	bpl.n	8004a4e <_printf_i+0xbe>
 8004a4a:	681e      	ldr	r6, [r3, #0]
 8004a4c:	e003      	b.n	8004a56 <_printf_i+0xc6>
 8004a4e:	0646      	lsls	r6, r0, #25
 8004a50:	d5fb      	bpl.n	8004a4a <_printf_i+0xba>
 8004a52:	f9b3 6000 	ldrsh.w	r6, [r3]
 8004a56:	2e00      	cmp	r6, #0
 8004a58:	da03      	bge.n	8004a62 <_printf_i+0xd2>
 8004a5a:	232d      	movs	r3, #45	; 0x2d
 8004a5c:	4276      	negs	r6, r6
 8004a5e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004a62:	485a      	ldr	r0, [pc, #360]	; (8004bcc <_printf_i+0x23c>)
 8004a64:	230a      	movs	r3, #10
 8004a66:	e012      	b.n	8004a8e <_printf_i+0xfe>
 8004a68:	682b      	ldr	r3, [r5, #0]
 8004a6a:	6820      	ldr	r0, [r4, #0]
 8004a6c:	1d19      	adds	r1, r3, #4
 8004a6e:	6029      	str	r1, [r5, #0]
 8004a70:	0605      	lsls	r5, r0, #24
 8004a72:	d501      	bpl.n	8004a78 <_printf_i+0xe8>
 8004a74:	681e      	ldr	r6, [r3, #0]
 8004a76:	e002      	b.n	8004a7e <_printf_i+0xee>
 8004a78:	0641      	lsls	r1, r0, #25
 8004a7a:	d5fb      	bpl.n	8004a74 <_printf_i+0xe4>
 8004a7c:	881e      	ldrh	r6, [r3, #0]
 8004a7e:	4853      	ldr	r0, [pc, #332]	; (8004bcc <_printf_i+0x23c>)
 8004a80:	2f6f      	cmp	r7, #111	; 0x6f
 8004a82:	bf0c      	ite	eq
 8004a84:	2308      	moveq	r3, #8
 8004a86:	230a      	movne	r3, #10
 8004a88:	2100      	movs	r1, #0
 8004a8a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004a8e:	6865      	ldr	r5, [r4, #4]
 8004a90:	60a5      	str	r5, [r4, #8]
 8004a92:	2d00      	cmp	r5, #0
 8004a94:	bfa2      	ittt	ge
 8004a96:	6821      	ldrge	r1, [r4, #0]
 8004a98:	f021 0104 	bicge.w	r1, r1, #4
 8004a9c:	6021      	strge	r1, [r4, #0]
 8004a9e:	b90e      	cbnz	r6, 8004aa4 <_printf_i+0x114>
 8004aa0:	2d00      	cmp	r5, #0
 8004aa2:	d04b      	beq.n	8004b3c <_printf_i+0x1ac>
 8004aa4:	4615      	mov	r5, r2
 8004aa6:	fbb6 f1f3 	udiv	r1, r6, r3
 8004aaa:	fb03 6711 	mls	r7, r3, r1, r6
 8004aae:	5dc7      	ldrb	r7, [r0, r7]
 8004ab0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004ab4:	4637      	mov	r7, r6
 8004ab6:	42bb      	cmp	r3, r7
 8004ab8:	460e      	mov	r6, r1
 8004aba:	d9f4      	bls.n	8004aa6 <_printf_i+0x116>
 8004abc:	2b08      	cmp	r3, #8
 8004abe:	d10b      	bne.n	8004ad8 <_printf_i+0x148>
 8004ac0:	6823      	ldr	r3, [r4, #0]
 8004ac2:	07de      	lsls	r6, r3, #31
 8004ac4:	d508      	bpl.n	8004ad8 <_printf_i+0x148>
 8004ac6:	6923      	ldr	r3, [r4, #16]
 8004ac8:	6861      	ldr	r1, [r4, #4]
 8004aca:	4299      	cmp	r1, r3
 8004acc:	bfde      	ittt	le
 8004ace:	2330      	movle	r3, #48	; 0x30
 8004ad0:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004ad4:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004ad8:	1b52      	subs	r2, r2, r5
 8004ada:	6122      	str	r2, [r4, #16]
 8004adc:	f8cd a000 	str.w	sl, [sp]
 8004ae0:	464b      	mov	r3, r9
 8004ae2:	aa03      	add	r2, sp, #12
 8004ae4:	4621      	mov	r1, r4
 8004ae6:	4640      	mov	r0, r8
 8004ae8:	f7ff fee4 	bl	80048b4 <_printf_common>
 8004aec:	3001      	adds	r0, #1
 8004aee:	d14a      	bne.n	8004b86 <_printf_i+0x1f6>
 8004af0:	f04f 30ff 	mov.w	r0, #4294967295
 8004af4:	b004      	add	sp, #16
 8004af6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004afa:	6823      	ldr	r3, [r4, #0]
 8004afc:	f043 0320 	orr.w	r3, r3, #32
 8004b00:	6023      	str	r3, [r4, #0]
 8004b02:	4833      	ldr	r0, [pc, #204]	; (8004bd0 <_printf_i+0x240>)
 8004b04:	2778      	movs	r7, #120	; 0x78
 8004b06:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004b0a:	6823      	ldr	r3, [r4, #0]
 8004b0c:	6829      	ldr	r1, [r5, #0]
 8004b0e:	061f      	lsls	r7, r3, #24
 8004b10:	f851 6b04 	ldr.w	r6, [r1], #4
 8004b14:	d402      	bmi.n	8004b1c <_printf_i+0x18c>
 8004b16:	065f      	lsls	r7, r3, #25
 8004b18:	bf48      	it	mi
 8004b1a:	b2b6      	uxthmi	r6, r6
 8004b1c:	07df      	lsls	r7, r3, #31
 8004b1e:	bf48      	it	mi
 8004b20:	f043 0320 	orrmi.w	r3, r3, #32
 8004b24:	6029      	str	r1, [r5, #0]
 8004b26:	bf48      	it	mi
 8004b28:	6023      	strmi	r3, [r4, #0]
 8004b2a:	b91e      	cbnz	r6, 8004b34 <_printf_i+0x1a4>
 8004b2c:	6823      	ldr	r3, [r4, #0]
 8004b2e:	f023 0320 	bic.w	r3, r3, #32
 8004b32:	6023      	str	r3, [r4, #0]
 8004b34:	2310      	movs	r3, #16
 8004b36:	e7a7      	b.n	8004a88 <_printf_i+0xf8>
 8004b38:	4824      	ldr	r0, [pc, #144]	; (8004bcc <_printf_i+0x23c>)
 8004b3a:	e7e4      	b.n	8004b06 <_printf_i+0x176>
 8004b3c:	4615      	mov	r5, r2
 8004b3e:	e7bd      	b.n	8004abc <_printf_i+0x12c>
 8004b40:	682b      	ldr	r3, [r5, #0]
 8004b42:	6826      	ldr	r6, [r4, #0]
 8004b44:	6961      	ldr	r1, [r4, #20]
 8004b46:	1d18      	adds	r0, r3, #4
 8004b48:	6028      	str	r0, [r5, #0]
 8004b4a:	0635      	lsls	r5, r6, #24
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	d501      	bpl.n	8004b54 <_printf_i+0x1c4>
 8004b50:	6019      	str	r1, [r3, #0]
 8004b52:	e002      	b.n	8004b5a <_printf_i+0x1ca>
 8004b54:	0670      	lsls	r0, r6, #25
 8004b56:	d5fb      	bpl.n	8004b50 <_printf_i+0x1c0>
 8004b58:	8019      	strh	r1, [r3, #0]
 8004b5a:	2300      	movs	r3, #0
 8004b5c:	6123      	str	r3, [r4, #16]
 8004b5e:	4615      	mov	r5, r2
 8004b60:	e7bc      	b.n	8004adc <_printf_i+0x14c>
 8004b62:	682b      	ldr	r3, [r5, #0]
 8004b64:	1d1a      	adds	r2, r3, #4
 8004b66:	602a      	str	r2, [r5, #0]
 8004b68:	681d      	ldr	r5, [r3, #0]
 8004b6a:	6862      	ldr	r2, [r4, #4]
 8004b6c:	2100      	movs	r1, #0
 8004b6e:	4628      	mov	r0, r5
 8004b70:	f7fb fb36 	bl	80001e0 <memchr>
 8004b74:	b108      	cbz	r0, 8004b7a <_printf_i+0x1ea>
 8004b76:	1b40      	subs	r0, r0, r5
 8004b78:	6060      	str	r0, [r4, #4]
 8004b7a:	6863      	ldr	r3, [r4, #4]
 8004b7c:	6123      	str	r3, [r4, #16]
 8004b7e:	2300      	movs	r3, #0
 8004b80:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004b84:	e7aa      	b.n	8004adc <_printf_i+0x14c>
 8004b86:	6923      	ldr	r3, [r4, #16]
 8004b88:	462a      	mov	r2, r5
 8004b8a:	4649      	mov	r1, r9
 8004b8c:	4640      	mov	r0, r8
 8004b8e:	47d0      	blx	sl
 8004b90:	3001      	adds	r0, #1
 8004b92:	d0ad      	beq.n	8004af0 <_printf_i+0x160>
 8004b94:	6823      	ldr	r3, [r4, #0]
 8004b96:	079b      	lsls	r3, r3, #30
 8004b98:	d413      	bmi.n	8004bc2 <_printf_i+0x232>
 8004b9a:	68e0      	ldr	r0, [r4, #12]
 8004b9c:	9b03      	ldr	r3, [sp, #12]
 8004b9e:	4298      	cmp	r0, r3
 8004ba0:	bfb8      	it	lt
 8004ba2:	4618      	movlt	r0, r3
 8004ba4:	e7a6      	b.n	8004af4 <_printf_i+0x164>
 8004ba6:	2301      	movs	r3, #1
 8004ba8:	4632      	mov	r2, r6
 8004baa:	4649      	mov	r1, r9
 8004bac:	4640      	mov	r0, r8
 8004bae:	47d0      	blx	sl
 8004bb0:	3001      	adds	r0, #1
 8004bb2:	d09d      	beq.n	8004af0 <_printf_i+0x160>
 8004bb4:	3501      	adds	r5, #1
 8004bb6:	68e3      	ldr	r3, [r4, #12]
 8004bb8:	9903      	ldr	r1, [sp, #12]
 8004bba:	1a5b      	subs	r3, r3, r1
 8004bbc:	42ab      	cmp	r3, r5
 8004bbe:	dcf2      	bgt.n	8004ba6 <_printf_i+0x216>
 8004bc0:	e7eb      	b.n	8004b9a <_printf_i+0x20a>
 8004bc2:	2500      	movs	r5, #0
 8004bc4:	f104 0619 	add.w	r6, r4, #25
 8004bc8:	e7f5      	b.n	8004bb6 <_printf_i+0x226>
 8004bca:	bf00      	nop
 8004bcc:	0800717b 	.word	0x0800717b
 8004bd0:	0800718c 	.word	0x0800718c

08004bd4 <std>:
 8004bd4:	2300      	movs	r3, #0
 8004bd6:	b510      	push	{r4, lr}
 8004bd8:	4604      	mov	r4, r0
 8004bda:	e9c0 3300 	strd	r3, r3, [r0]
 8004bde:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004be2:	6083      	str	r3, [r0, #8]
 8004be4:	8181      	strh	r1, [r0, #12]
 8004be6:	6643      	str	r3, [r0, #100]	; 0x64
 8004be8:	81c2      	strh	r2, [r0, #14]
 8004bea:	6183      	str	r3, [r0, #24]
 8004bec:	4619      	mov	r1, r3
 8004bee:	2208      	movs	r2, #8
 8004bf0:	305c      	adds	r0, #92	; 0x5c
 8004bf2:	f000 f916 	bl	8004e22 <memset>
 8004bf6:	4b05      	ldr	r3, [pc, #20]	; (8004c0c <std+0x38>)
 8004bf8:	6263      	str	r3, [r4, #36]	; 0x24
 8004bfa:	4b05      	ldr	r3, [pc, #20]	; (8004c10 <std+0x3c>)
 8004bfc:	62a3      	str	r3, [r4, #40]	; 0x28
 8004bfe:	4b05      	ldr	r3, [pc, #20]	; (8004c14 <std+0x40>)
 8004c00:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004c02:	4b05      	ldr	r3, [pc, #20]	; (8004c18 <std+0x44>)
 8004c04:	6224      	str	r4, [r4, #32]
 8004c06:	6323      	str	r3, [r4, #48]	; 0x30
 8004c08:	bd10      	pop	{r4, pc}
 8004c0a:	bf00      	nop
 8004c0c:	08004d9d 	.word	0x08004d9d
 8004c10:	08004dbf 	.word	0x08004dbf
 8004c14:	08004df7 	.word	0x08004df7
 8004c18:	08004e1b 	.word	0x08004e1b

08004c1c <stdio_exit_handler>:
 8004c1c:	4a02      	ldr	r2, [pc, #8]	; (8004c28 <stdio_exit_handler+0xc>)
 8004c1e:	4903      	ldr	r1, [pc, #12]	; (8004c2c <stdio_exit_handler+0x10>)
 8004c20:	4803      	ldr	r0, [pc, #12]	; (8004c30 <stdio_exit_handler+0x14>)
 8004c22:	f000 b869 	b.w	8004cf8 <_fwalk_sglue>
 8004c26:	bf00      	nop
 8004c28:	2000000c 	.word	0x2000000c
 8004c2c:	080068c9 	.word	0x080068c9
 8004c30:	20000018 	.word	0x20000018

08004c34 <cleanup_stdio>:
 8004c34:	6841      	ldr	r1, [r0, #4]
 8004c36:	4b0c      	ldr	r3, [pc, #48]	; (8004c68 <cleanup_stdio+0x34>)
 8004c38:	4299      	cmp	r1, r3
 8004c3a:	b510      	push	{r4, lr}
 8004c3c:	4604      	mov	r4, r0
 8004c3e:	d001      	beq.n	8004c44 <cleanup_stdio+0x10>
 8004c40:	f001 fe42 	bl	80068c8 <_fflush_r>
 8004c44:	68a1      	ldr	r1, [r4, #8]
 8004c46:	4b09      	ldr	r3, [pc, #36]	; (8004c6c <cleanup_stdio+0x38>)
 8004c48:	4299      	cmp	r1, r3
 8004c4a:	d002      	beq.n	8004c52 <cleanup_stdio+0x1e>
 8004c4c:	4620      	mov	r0, r4
 8004c4e:	f001 fe3b 	bl	80068c8 <_fflush_r>
 8004c52:	68e1      	ldr	r1, [r4, #12]
 8004c54:	4b06      	ldr	r3, [pc, #24]	; (8004c70 <cleanup_stdio+0x3c>)
 8004c56:	4299      	cmp	r1, r3
 8004c58:	d004      	beq.n	8004c64 <cleanup_stdio+0x30>
 8004c5a:	4620      	mov	r0, r4
 8004c5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c60:	f001 be32 	b.w	80068c8 <_fflush_r>
 8004c64:	bd10      	pop	{r4, pc}
 8004c66:	bf00      	nop
 8004c68:	200002a8 	.word	0x200002a8
 8004c6c:	20000310 	.word	0x20000310
 8004c70:	20000378 	.word	0x20000378

08004c74 <global_stdio_init.part.0>:
 8004c74:	b510      	push	{r4, lr}
 8004c76:	4b0b      	ldr	r3, [pc, #44]	; (8004ca4 <global_stdio_init.part.0+0x30>)
 8004c78:	4c0b      	ldr	r4, [pc, #44]	; (8004ca8 <global_stdio_init.part.0+0x34>)
 8004c7a:	4a0c      	ldr	r2, [pc, #48]	; (8004cac <global_stdio_init.part.0+0x38>)
 8004c7c:	601a      	str	r2, [r3, #0]
 8004c7e:	4620      	mov	r0, r4
 8004c80:	2200      	movs	r2, #0
 8004c82:	2104      	movs	r1, #4
 8004c84:	f7ff ffa6 	bl	8004bd4 <std>
 8004c88:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8004c8c:	2201      	movs	r2, #1
 8004c8e:	2109      	movs	r1, #9
 8004c90:	f7ff ffa0 	bl	8004bd4 <std>
 8004c94:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8004c98:	2202      	movs	r2, #2
 8004c9a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c9e:	2112      	movs	r1, #18
 8004ca0:	f7ff bf98 	b.w	8004bd4 <std>
 8004ca4:	200003e0 	.word	0x200003e0
 8004ca8:	200002a8 	.word	0x200002a8
 8004cac:	08004c1d 	.word	0x08004c1d

08004cb0 <__sfp_lock_acquire>:
 8004cb0:	4801      	ldr	r0, [pc, #4]	; (8004cb8 <__sfp_lock_acquire+0x8>)
 8004cb2:	f000 b933 	b.w	8004f1c <__retarget_lock_acquire_recursive>
 8004cb6:	bf00      	nop
 8004cb8:	200003e9 	.word	0x200003e9

08004cbc <__sfp_lock_release>:
 8004cbc:	4801      	ldr	r0, [pc, #4]	; (8004cc4 <__sfp_lock_release+0x8>)
 8004cbe:	f000 b92e 	b.w	8004f1e <__retarget_lock_release_recursive>
 8004cc2:	bf00      	nop
 8004cc4:	200003e9 	.word	0x200003e9

08004cc8 <__sinit>:
 8004cc8:	b510      	push	{r4, lr}
 8004cca:	4604      	mov	r4, r0
 8004ccc:	f7ff fff0 	bl	8004cb0 <__sfp_lock_acquire>
 8004cd0:	6a23      	ldr	r3, [r4, #32]
 8004cd2:	b11b      	cbz	r3, 8004cdc <__sinit+0x14>
 8004cd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004cd8:	f7ff bff0 	b.w	8004cbc <__sfp_lock_release>
 8004cdc:	4b04      	ldr	r3, [pc, #16]	; (8004cf0 <__sinit+0x28>)
 8004cde:	6223      	str	r3, [r4, #32]
 8004ce0:	4b04      	ldr	r3, [pc, #16]	; (8004cf4 <__sinit+0x2c>)
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d1f5      	bne.n	8004cd4 <__sinit+0xc>
 8004ce8:	f7ff ffc4 	bl	8004c74 <global_stdio_init.part.0>
 8004cec:	e7f2      	b.n	8004cd4 <__sinit+0xc>
 8004cee:	bf00      	nop
 8004cf0:	08004c35 	.word	0x08004c35
 8004cf4:	200003e0 	.word	0x200003e0

08004cf8 <_fwalk_sglue>:
 8004cf8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004cfc:	4607      	mov	r7, r0
 8004cfe:	4688      	mov	r8, r1
 8004d00:	4614      	mov	r4, r2
 8004d02:	2600      	movs	r6, #0
 8004d04:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004d08:	f1b9 0901 	subs.w	r9, r9, #1
 8004d0c:	d505      	bpl.n	8004d1a <_fwalk_sglue+0x22>
 8004d0e:	6824      	ldr	r4, [r4, #0]
 8004d10:	2c00      	cmp	r4, #0
 8004d12:	d1f7      	bne.n	8004d04 <_fwalk_sglue+0xc>
 8004d14:	4630      	mov	r0, r6
 8004d16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004d1a:	89ab      	ldrh	r3, [r5, #12]
 8004d1c:	2b01      	cmp	r3, #1
 8004d1e:	d907      	bls.n	8004d30 <_fwalk_sglue+0x38>
 8004d20:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004d24:	3301      	adds	r3, #1
 8004d26:	d003      	beq.n	8004d30 <_fwalk_sglue+0x38>
 8004d28:	4629      	mov	r1, r5
 8004d2a:	4638      	mov	r0, r7
 8004d2c:	47c0      	blx	r8
 8004d2e:	4306      	orrs	r6, r0
 8004d30:	3568      	adds	r5, #104	; 0x68
 8004d32:	e7e9      	b.n	8004d08 <_fwalk_sglue+0x10>

08004d34 <sniprintf>:
 8004d34:	b40c      	push	{r2, r3}
 8004d36:	b530      	push	{r4, r5, lr}
 8004d38:	4b17      	ldr	r3, [pc, #92]	; (8004d98 <sniprintf+0x64>)
 8004d3a:	1e0c      	subs	r4, r1, #0
 8004d3c:	681d      	ldr	r5, [r3, #0]
 8004d3e:	b09d      	sub	sp, #116	; 0x74
 8004d40:	da08      	bge.n	8004d54 <sniprintf+0x20>
 8004d42:	238b      	movs	r3, #139	; 0x8b
 8004d44:	602b      	str	r3, [r5, #0]
 8004d46:	f04f 30ff 	mov.w	r0, #4294967295
 8004d4a:	b01d      	add	sp, #116	; 0x74
 8004d4c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004d50:	b002      	add	sp, #8
 8004d52:	4770      	bx	lr
 8004d54:	f44f 7302 	mov.w	r3, #520	; 0x208
 8004d58:	f8ad 3014 	strh.w	r3, [sp, #20]
 8004d5c:	bf14      	ite	ne
 8004d5e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004d62:	4623      	moveq	r3, r4
 8004d64:	9304      	str	r3, [sp, #16]
 8004d66:	9307      	str	r3, [sp, #28]
 8004d68:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004d6c:	9002      	str	r0, [sp, #8]
 8004d6e:	9006      	str	r0, [sp, #24]
 8004d70:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004d74:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004d76:	ab21      	add	r3, sp, #132	; 0x84
 8004d78:	a902      	add	r1, sp, #8
 8004d7a:	4628      	mov	r0, r5
 8004d7c:	9301      	str	r3, [sp, #4]
 8004d7e:	f001 fc1f 	bl	80065c0 <_svfiprintf_r>
 8004d82:	1c43      	adds	r3, r0, #1
 8004d84:	bfbc      	itt	lt
 8004d86:	238b      	movlt	r3, #139	; 0x8b
 8004d88:	602b      	strlt	r3, [r5, #0]
 8004d8a:	2c00      	cmp	r4, #0
 8004d8c:	d0dd      	beq.n	8004d4a <sniprintf+0x16>
 8004d8e:	9b02      	ldr	r3, [sp, #8]
 8004d90:	2200      	movs	r2, #0
 8004d92:	701a      	strb	r2, [r3, #0]
 8004d94:	e7d9      	b.n	8004d4a <sniprintf+0x16>
 8004d96:	bf00      	nop
 8004d98:	20000064 	.word	0x20000064

08004d9c <__sread>:
 8004d9c:	b510      	push	{r4, lr}
 8004d9e:	460c      	mov	r4, r1
 8004da0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004da4:	f000 f86c 	bl	8004e80 <_read_r>
 8004da8:	2800      	cmp	r0, #0
 8004daa:	bfab      	itete	ge
 8004dac:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004dae:	89a3      	ldrhlt	r3, [r4, #12]
 8004db0:	181b      	addge	r3, r3, r0
 8004db2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004db6:	bfac      	ite	ge
 8004db8:	6563      	strge	r3, [r4, #84]	; 0x54
 8004dba:	81a3      	strhlt	r3, [r4, #12]
 8004dbc:	bd10      	pop	{r4, pc}

08004dbe <__swrite>:
 8004dbe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004dc2:	461f      	mov	r7, r3
 8004dc4:	898b      	ldrh	r3, [r1, #12]
 8004dc6:	05db      	lsls	r3, r3, #23
 8004dc8:	4605      	mov	r5, r0
 8004dca:	460c      	mov	r4, r1
 8004dcc:	4616      	mov	r6, r2
 8004dce:	d505      	bpl.n	8004ddc <__swrite+0x1e>
 8004dd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004dd4:	2302      	movs	r3, #2
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	f000 f840 	bl	8004e5c <_lseek_r>
 8004ddc:	89a3      	ldrh	r3, [r4, #12]
 8004dde:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004de2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004de6:	81a3      	strh	r3, [r4, #12]
 8004de8:	4632      	mov	r2, r6
 8004dea:	463b      	mov	r3, r7
 8004dec:	4628      	mov	r0, r5
 8004dee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004df2:	f000 b857 	b.w	8004ea4 <_write_r>

08004df6 <__sseek>:
 8004df6:	b510      	push	{r4, lr}
 8004df8:	460c      	mov	r4, r1
 8004dfa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004dfe:	f000 f82d 	bl	8004e5c <_lseek_r>
 8004e02:	1c43      	adds	r3, r0, #1
 8004e04:	89a3      	ldrh	r3, [r4, #12]
 8004e06:	bf15      	itete	ne
 8004e08:	6560      	strne	r0, [r4, #84]	; 0x54
 8004e0a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004e0e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004e12:	81a3      	strheq	r3, [r4, #12]
 8004e14:	bf18      	it	ne
 8004e16:	81a3      	strhne	r3, [r4, #12]
 8004e18:	bd10      	pop	{r4, pc}

08004e1a <__sclose>:
 8004e1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004e1e:	f000 b80d 	b.w	8004e3c <_close_r>

08004e22 <memset>:
 8004e22:	4402      	add	r2, r0
 8004e24:	4603      	mov	r3, r0
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d100      	bne.n	8004e2c <memset+0xa>
 8004e2a:	4770      	bx	lr
 8004e2c:	f803 1b01 	strb.w	r1, [r3], #1
 8004e30:	e7f9      	b.n	8004e26 <memset+0x4>
	...

08004e34 <_localeconv_r>:
 8004e34:	4800      	ldr	r0, [pc, #0]	; (8004e38 <_localeconv_r+0x4>)
 8004e36:	4770      	bx	lr
 8004e38:	20000158 	.word	0x20000158

08004e3c <_close_r>:
 8004e3c:	b538      	push	{r3, r4, r5, lr}
 8004e3e:	4d06      	ldr	r5, [pc, #24]	; (8004e58 <_close_r+0x1c>)
 8004e40:	2300      	movs	r3, #0
 8004e42:	4604      	mov	r4, r0
 8004e44:	4608      	mov	r0, r1
 8004e46:	602b      	str	r3, [r5, #0]
 8004e48:	f7fc fd5f 	bl	800190a <_close>
 8004e4c:	1c43      	adds	r3, r0, #1
 8004e4e:	d102      	bne.n	8004e56 <_close_r+0x1a>
 8004e50:	682b      	ldr	r3, [r5, #0]
 8004e52:	b103      	cbz	r3, 8004e56 <_close_r+0x1a>
 8004e54:	6023      	str	r3, [r4, #0]
 8004e56:	bd38      	pop	{r3, r4, r5, pc}
 8004e58:	200003e4 	.word	0x200003e4

08004e5c <_lseek_r>:
 8004e5c:	b538      	push	{r3, r4, r5, lr}
 8004e5e:	4d07      	ldr	r5, [pc, #28]	; (8004e7c <_lseek_r+0x20>)
 8004e60:	4604      	mov	r4, r0
 8004e62:	4608      	mov	r0, r1
 8004e64:	4611      	mov	r1, r2
 8004e66:	2200      	movs	r2, #0
 8004e68:	602a      	str	r2, [r5, #0]
 8004e6a:	461a      	mov	r2, r3
 8004e6c:	f7fc fd74 	bl	8001958 <_lseek>
 8004e70:	1c43      	adds	r3, r0, #1
 8004e72:	d102      	bne.n	8004e7a <_lseek_r+0x1e>
 8004e74:	682b      	ldr	r3, [r5, #0]
 8004e76:	b103      	cbz	r3, 8004e7a <_lseek_r+0x1e>
 8004e78:	6023      	str	r3, [r4, #0]
 8004e7a:	bd38      	pop	{r3, r4, r5, pc}
 8004e7c:	200003e4 	.word	0x200003e4

08004e80 <_read_r>:
 8004e80:	b538      	push	{r3, r4, r5, lr}
 8004e82:	4d07      	ldr	r5, [pc, #28]	; (8004ea0 <_read_r+0x20>)
 8004e84:	4604      	mov	r4, r0
 8004e86:	4608      	mov	r0, r1
 8004e88:	4611      	mov	r1, r2
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	602a      	str	r2, [r5, #0]
 8004e8e:	461a      	mov	r2, r3
 8004e90:	f7fc fd02 	bl	8001898 <_read>
 8004e94:	1c43      	adds	r3, r0, #1
 8004e96:	d102      	bne.n	8004e9e <_read_r+0x1e>
 8004e98:	682b      	ldr	r3, [r5, #0]
 8004e9a:	b103      	cbz	r3, 8004e9e <_read_r+0x1e>
 8004e9c:	6023      	str	r3, [r4, #0]
 8004e9e:	bd38      	pop	{r3, r4, r5, pc}
 8004ea0:	200003e4 	.word	0x200003e4

08004ea4 <_write_r>:
 8004ea4:	b538      	push	{r3, r4, r5, lr}
 8004ea6:	4d07      	ldr	r5, [pc, #28]	; (8004ec4 <_write_r+0x20>)
 8004ea8:	4604      	mov	r4, r0
 8004eaa:	4608      	mov	r0, r1
 8004eac:	4611      	mov	r1, r2
 8004eae:	2200      	movs	r2, #0
 8004eb0:	602a      	str	r2, [r5, #0]
 8004eb2:	461a      	mov	r2, r3
 8004eb4:	f7fc fd0d 	bl	80018d2 <_write>
 8004eb8:	1c43      	adds	r3, r0, #1
 8004eba:	d102      	bne.n	8004ec2 <_write_r+0x1e>
 8004ebc:	682b      	ldr	r3, [r5, #0]
 8004ebe:	b103      	cbz	r3, 8004ec2 <_write_r+0x1e>
 8004ec0:	6023      	str	r3, [r4, #0]
 8004ec2:	bd38      	pop	{r3, r4, r5, pc}
 8004ec4:	200003e4 	.word	0x200003e4

08004ec8 <__errno>:
 8004ec8:	4b01      	ldr	r3, [pc, #4]	; (8004ed0 <__errno+0x8>)
 8004eca:	6818      	ldr	r0, [r3, #0]
 8004ecc:	4770      	bx	lr
 8004ece:	bf00      	nop
 8004ed0:	20000064 	.word	0x20000064

08004ed4 <__libc_init_array>:
 8004ed4:	b570      	push	{r4, r5, r6, lr}
 8004ed6:	4d0d      	ldr	r5, [pc, #52]	; (8004f0c <__libc_init_array+0x38>)
 8004ed8:	4c0d      	ldr	r4, [pc, #52]	; (8004f10 <__libc_init_array+0x3c>)
 8004eda:	1b64      	subs	r4, r4, r5
 8004edc:	10a4      	asrs	r4, r4, #2
 8004ede:	2600      	movs	r6, #0
 8004ee0:	42a6      	cmp	r6, r4
 8004ee2:	d109      	bne.n	8004ef8 <__libc_init_array+0x24>
 8004ee4:	4d0b      	ldr	r5, [pc, #44]	; (8004f14 <__libc_init_array+0x40>)
 8004ee6:	4c0c      	ldr	r4, [pc, #48]	; (8004f18 <__libc_init_array+0x44>)
 8004ee8:	f002 f892 	bl	8007010 <_init>
 8004eec:	1b64      	subs	r4, r4, r5
 8004eee:	10a4      	asrs	r4, r4, #2
 8004ef0:	2600      	movs	r6, #0
 8004ef2:	42a6      	cmp	r6, r4
 8004ef4:	d105      	bne.n	8004f02 <__libc_init_array+0x2e>
 8004ef6:	bd70      	pop	{r4, r5, r6, pc}
 8004ef8:	f855 3b04 	ldr.w	r3, [r5], #4
 8004efc:	4798      	blx	r3
 8004efe:	3601      	adds	r6, #1
 8004f00:	e7ee      	b.n	8004ee0 <__libc_init_array+0xc>
 8004f02:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f06:	4798      	blx	r3
 8004f08:	3601      	adds	r6, #1
 8004f0a:	e7f2      	b.n	8004ef2 <__libc_init_array+0x1e>
 8004f0c:	080073dc 	.word	0x080073dc
 8004f10:	080073dc 	.word	0x080073dc
 8004f14:	080073dc 	.word	0x080073dc
 8004f18:	080073e0 	.word	0x080073e0

08004f1c <__retarget_lock_acquire_recursive>:
 8004f1c:	4770      	bx	lr

08004f1e <__retarget_lock_release_recursive>:
 8004f1e:	4770      	bx	lr

08004f20 <quorem>:
 8004f20:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f24:	6903      	ldr	r3, [r0, #16]
 8004f26:	690c      	ldr	r4, [r1, #16]
 8004f28:	42a3      	cmp	r3, r4
 8004f2a:	4607      	mov	r7, r0
 8004f2c:	db7e      	blt.n	800502c <quorem+0x10c>
 8004f2e:	3c01      	subs	r4, #1
 8004f30:	f101 0814 	add.w	r8, r1, #20
 8004f34:	f100 0514 	add.w	r5, r0, #20
 8004f38:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004f3c:	9301      	str	r3, [sp, #4]
 8004f3e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004f42:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004f46:	3301      	adds	r3, #1
 8004f48:	429a      	cmp	r2, r3
 8004f4a:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8004f4e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004f52:	fbb2 f6f3 	udiv	r6, r2, r3
 8004f56:	d331      	bcc.n	8004fbc <quorem+0x9c>
 8004f58:	f04f 0e00 	mov.w	lr, #0
 8004f5c:	4640      	mov	r0, r8
 8004f5e:	46ac      	mov	ip, r5
 8004f60:	46f2      	mov	sl, lr
 8004f62:	f850 2b04 	ldr.w	r2, [r0], #4
 8004f66:	b293      	uxth	r3, r2
 8004f68:	fb06 e303 	mla	r3, r6, r3, lr
 8004f6c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004f70:	0c1a      	lsrs	r2, r3, #16
 8004f72:	b29b      	uxth	r3, r3
 8004f74:	ebaa 0303 	sub.w	r3, sl, r3
 8004f78:	f8dc a000 	ldr.w	sl, [ip]
 8004f7c:	fa13 f38a 	uxtah	r3, r3, sl
 8004f80:	fb06 220e 	mla	r2, r6, lr, r2
 8004f84:	9300      	str	r3, [sp, #0]
 8004f86:	9b00      	ldr	r3, [sp, #0]
 8004f88:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004f8c:	b292      	uxth	r2, r2
 8004f8e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8004f92:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004f96:	f8bd 3000 	ldrh.w	r3, [sp]
 8004f9a:	4581      	cmp	r9, r0
 8004f9c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004fa0:	f84c 3b04 	str.w	r3, [ip], #4
 8004fa4:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8004fa8:	d2db      	bcs.n	8004f62 <quorem+0x42>
 8004faa:	f855 300b 	ldr.w	r3, [r5, fp]
 8004fae:	b92b      	cbnz	r3, 8004fbc <quorem+0x9c>
 8004fb0:	9b01      	ldr	r3, [sp, #4]
 8004fb2:	3b04      	subs	r3, #4
 8004fb4:	429d      	cmp	r5, r3
 8004fb6:	461a      	mov	r2, r3
 8004fb8:	d32c      	bcc.n	8005014 <quorem+0xf4>
 8004fba:	613c      	str	r4, [r7, #16]
 8004fbc:	4638      	mov	r0, r7
 8004fbe:	f001 f9a5 	bl	800630c <__mcmp>
 8004fc2:	2800      	cmp	r0, #0
 8004fc4:	db22      	blt.n	800500c <quorem+0xec>
 8004fc6:	3601      	adds	r6, #1
 8004fc8:	4629      	mov	r1, r5
 8004fca:	2000      	movs	r0, #0
 8004fcc:	f858 2b04 	ldr.w	r2, [r8], #4
 8004fd0:	f8d1 c000 	ldr.w	ip, [r1]
 8004fd4:	b293      	uxth	r3, r2
 8004fd6:	1ac3      	subs	r3, r0, r3
 8004fd8:	0c12      	lsrs	r2, r2, #16
 8004fda:	fa13 f38c 	uxtah	r3, r3, ip
 8004fde:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8004fe2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004fe6:	b29b      	uxth	r3, r3
 8004fe8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004fec:	45c1      	cmp	r9, r8
 8004fee:	f841 3b04 	str.w	r3, [r1], #4
 8004ff2:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004ff6:	d2e9      	bcs.n	8004fcc <quorem+0xac>
 8004ff8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004ffc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005000:	b922      	cbnz	r2, 800500c <quorem+0xec>
 8005002:	3b04      	subs	r3, #4
 8005004:	429d      	cmp	r5, r3
 8005006:	461a      	mov	r2, r3
 8005008:	d30a      	bcc.n	8005020 <quorem+0x100>
 800500a:	613c      	str	r4, [r7, #16]
 800500c:	4630      	mov	r0, r6
 800500e:	b003      	add	sp, #12
 8005010:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005014:	6812      	ldr	r2, [r2, #0]
 8005016:	3b04      	subs	r3, #4
 8005018:	2a00      	cmp	r2, #0
 800501a:	d1ce      	bne.n	8004fba <quorem+0x9a>
 800501c:	3c01      	subs	r4, #1
 800501e:	e7c9      	b.n	8004fb4 <quorem+0x94>
 8005020:	6812      	ldr	r2, [r2, #0]
 8005022:	3b04      	subs	r3, #4
 8005024:	2a00      	cmp	r2, #0
 8005026:	d1f0      	bne.n	800500a <quorem+0xea>
 8005028:	3c01      	subs	r4, #1
 800502a:	e7eb      	b.n	8005004 <quorem+0xe4>
 800502c:	2000      	movs	r0, #0
 800502e:	e7ee      	b.n	800500e <quorem+0xee>

08005030 <_dtoa_r>:
 8005030:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005034:	ed2d 8b04 	vpush	{d8-d9}
 8005038:	69c5      	ldr	r5, [r0, #28]
 800503a:	b093      	sub	sp, #76	; 0x4c
 800503c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005040:	ec57 6b10 	vmov	r6, r7, d0
 8005044:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005048:	9107      	str	r1, [sp, #28]
 800504a:	4604      	mov	r4, r0
 800504c:	920a      	str	r2, [sp, #40]	; 0x28
 800504e:	930d      	str	r3, [sp, #52]	; 0x34
 8005050:	b975      	cbnz	r5, 8005070 <_dtoa_r+0x40>
 8005052:	2010      	movs	r0, #16
 8005054:	f000 fe2a 	bl	8005cac <malloc>
 8005058:	4602      	mov	r2, r0
 800505a:	61e0      	str	r0, [r4, #28]
 800505c:	b920      	cbnz	r0, 8005068 <_dtoa_r+0x38>
 800505e:	4bae      	ldr	r3, [pc, #696]	; (8005318 <_dtoa_r+0x2e8>)
 8005060:	21ef      	movs	r1, #239	; 0xef
 8005062:	48ae      	ldr	r0, [pc, #696]	; (800531c <_dtoa_r+0x2ec>)
 8005064:	f001 fc90 	bl	8006988 <__assert_func>
 8005068:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800506c:	6005      	str	r5, [r0, #0]
 800506e:	60c5      	str	r5, [r0, #12]
 8005070:	69e3      	ldr	r3, [r4, #28]
 8005072:	6819      	ldr	r1, [r3, #0]
 8005074:	b151      	cbz	r1, 800508c <_dtoa_r+0x5c>
 8005076:	685a      	ldr	r2, [r3, #4]
 8005078:	604a      	str	r2, [r1, #4]
 800507a:	2301      	movs	r3, #1
 800507c:	4093      	lsls	r3, r2
 800507e:	608b      	str	r3, [r1, #8]
 8005080:	4620      	mov	r0, r4
 8005082:	f000 ff07 	bl	8005e94 <_Bfree>
 8005086:	69e3      	ldr	r3, [r4, #28]
 8005088:	2200      	movs	r2, #0
 800508a:	601a      	str	r2, [r3, #0]
 800508c:	1e3b      	subs	r3, r7, #0
 800508e:	bfbb      	ittet	lt
 8005090:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005094:	9303      	strlt	r3, [sp, #12]
 8005096:	2300      	movge	r3, #0
 8005098:	2201      	movlt	r2, #1
 800509a:	bfac      	ite	ge
 800509c:	f8c8 3000 	strge.w	r3, [r8]
 80050a0:	f8c8 2000 	strlt.w	r2, [r8]
 80050a4:	4b9e      	ldr	r3, [pc, #632]	; (8005320 <_dtoa_r+0x2f0>)
 80050a6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80050aa:	ea33 0308 	bics.w	r3, r3, r8
 80050ae:	d11b      	bne.n	80050e8 <_dtoa_r+0xb8>
 80050b0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80050b2:	f242 730f 	movw	r3, #9999	; 0x270f
 80050b6:	6013      	str	r3, [r2, #0]
 80050b8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80050bc:	4333      	orrs	r3, r6
 80050be:	f000 8593 	beq.w	8005be8 <_dtoa_r+0xbb8>
 80050c2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80050c4:	b963      	cbnz	r3, 80050e0 <_dtoa_r+0xb0>
 80050c6:	4b97      	ldr	r3, [pc, #604]	; (8005324 <_dtoa_r+0x2f4>)
 80050c8:	e027      	b.n	800511a <_dtoa_r+0xea>
 80050ca:	4b97      	ldr	r3, [pc, #604]	; (8005328 <_dtoa_r+0x2f8>)
 80050cc:	9300      	str	r3, [sp, #0]
 80050ce:	3308      	adds	r3, #8
 80050d0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80050d2:	6013      	str	r3, [r2, #0]
 80050d4:	9800      	ldr	r0, [sp, #0]
 80050d6:	b013      	add	sp, #76	; 0x4c
 80050d8:	ecbd 8b04 	vpop	{d8-d9}
 80050dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050e0:	4b90      	ldr	r3, [pc, #576]	; (8005324 <_dtoa_r+0x2f4>)
 80050e2:	9300      	str	r3, [sp, #0]
 80050e4:	3303      	adds	r3, #3
 80050e6:	e7f3      	b.n	80050d0 <_dtoa_r+0xa0>
 80050e8:	ed9d 7b02 	vldr	d7, [sp, #8]
 80050ec:	2200      	movs	r2, #0
 80050ee:	ec51 0b17 	vmov	r0, r1, d7
 80050f2:	eeb0 8a47 	vmov.f32	s16, s14
 80050f6:	eef0 8a67 	vmov.f32	s17, s15
 80050fa:	2300      	movs	r3, #0
 80050fc:	f7fb fcec 	bl	8000ad8 <__aeabi_dcmpeq>
 8005100:	4681      	mov	r9, r0
 8005102:	b160      	cbz	r0, 800511e <_dtoa_r+0xee>
 8005104:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005106:	2301      	movs	r3, #1
 8005108:	6013      	str	r3, [r2, #0]
 800510a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800510c:	2b00      	cmp	r3, #0
 800510e:	f000 8568 	beq.w	8005be2 <_dtoa_r+0xbb2>
 8005112:	4b86      	ldr	r3, [pc, #536]	; (800532c <_dtoa_r+0x2fc>)
 8005114:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005116:	6013      	str	r3, [r2, #0]
 8005118:	3b01      	subs	r3, #1
 800511a:	9300      	str	r3, [sp, #0]
 800511c:	e7da      	b.n	80050d4 <_dtoa_r+0xa4>
 800511e:	aa10      	add	r2, sp, #64	; 0x40
 8005120:	a911      	add	r1, sp, #68	; 0x44
 8005122:	4620      	mov	r0, r4
 8005124:	eeb0 0a48 	vmov.f32	s0, s16
 8005128:	eef0 0a68 	vmov.f32	s1, s17
 800512c:	f001 f994 	bl	8006458 <__d2b>
 8005130:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8005134:	4682      	mov	sl, r0
 8005136:	2d00      	cmp	r5, #0
 8005138:	d07f      	beq.n	800523a <_dtoa_r+0x20a>
 800513a:	ee18 3a90 	vmov	r3, s17
 800513e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005142:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8005146:	ec51 0b18 	vmov	r0, r1, d8
 800514a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800514e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005152:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8005156:	4619      	mov	r1, r3
 8005158:	2200      	movs	r2, #0
 800515a:	4b75      	ldr	r3, [pc, #468]	; (8005330 <_dtoa_r+0x300>)
 800515c:	f7fb f89c 	bl	8000298 <__aeabi_dsub>
 8005160:	a367      	add	r3, pc, #412	; (adr r3, 8005300 <_dtoa_r+0x2d0>)
 8005162:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005166:	f7fb fa4f 	bl	8000608 <__aeabi_dmul>
 800516a:	a367      	add	r3, pc, #412	; (adr r3, 8005308 <_dtoa_r+0x2d8>)
 800516c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005170:	f7fb f894 	bl	800029c <__adddf3>
 8005174:	4606      	mov	r6, r0
 8005176:	4628      	mov	r0, r5
 8005178:	460f      	mov	r7, r1
 800517a:	f7fb f9db 	bl	8000534 <__aeabi_i2d>
 800517e:	a364      	add	r3, pc, #400	; (adr r3, 8005310 <_dtoa_r+0x2e0>)
 8005180:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005184:	f7fb fa40 	bl	8000608 <__aeabi_dmul>
 8005188:	4602      	mov	r2, r0
 800518a:	460b      	mov	r3, r1
 800518c:	4630      	mov	r0, r6
 800518e:	4639      	mov	r1, r7
 8005190:	f7fb f884 	bl	800029c <__adddf3>
 8005194:	4606      	mov	r6, r0
 8005196:	460f      	mov	r7, r1
 8005198:	f7fb fce6 	bl	8000b68 <__aeabi_d2iz>
 800519c:	2200      	movs	r2, #0
 800519e:	4683      	mov	fp, r0
 80051a0:	2300      	movs	r3, #0
 80051a2:	4630      	mov	r0, r6
 80051a4:	4639      	mov	r1, r7
 80051a6:	f7fb fca1 	bl	8000aec <__aeabi_dcmplt>
 80051aa:	b148      	cbz	r0, 80051c0 <_dtoa_r+0x190>
 80051ac:	4658      	mov	r0, fp
 80051ae:	f7fb f9c1 	bl	8000534 <__aeabi_i2d>
 80051b2:	4632      	mov	r2, r6
 80051b4:	463b      	mov	r3, r7
 80051b6:	f7fb fc8f 	bl	8000ad8 <__aeabi_dcmpeq>
 80051ba:	b908      	cbnz	r0, 80051c0 <_dtoa_r+0x190>
 80051bc:	f10b 3bff 	add.w	fp, fp, #4294967295
 80051c0:	f1bb 0f16 	cmp.w	fp, #22
 80051c4:	d857      	bhi.n	8005276 <_dtoa_r+0x246>
 80051c6:	4b5b      	ldr	r3, [pc, #364]	; (8005334 <_dtoa_r+0x304>)
 80051c8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80051cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051d0:	ec51 0b18 	vmov	r0, r1, d8
 80051d4:	f7fb fc8a 	bl	8000aec <__aeabi_dcmplt>
 80051d8:	2800      	cmp	r0, #0
 80051da:	d04e      	beq.n	800527a <_dtoa_r+0x24a>
 80051dc:	f10b 3bff 	add.w	fp, fp, #4294967295
 80051e0:	2300      	movs	r3, #0
 80051e2:	930c      	str	r3, [sp, #48]	; 0x30
 80051e4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80051e6:	1b5b      	subs	r3, r3, r5
 80051e8:	1e5a      	subs	r2, r3, #1
 80051ea:	bf45      	ittet	mi
 80051ec:	f1c3 0301 	rsbmi	r3, r3, #1
 80051f0:	9305      	strmi	r3, [sp, #20]
 80051f2:	2300      	movpl	r3, #0
 80051f4:	2300      	movmi	r3, #0
 80051f6:	9206      	str	r2, [sp, #24]
 80051f8:	bf54      	ite	pl
 80051fa:	9305      	strpl	r3, [sp, #20]
 80051fc:	9306      	strmi	r3, [sp, #24]
 80051fe:	f1bb 0f00 	cmp.w	fp, #0
 8005202:	db3c      	blt.n	800527e <_dtoa_r+0x24e>
 8005204:	9b06      	ldr	r3, [sp, #24]
 8005206:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800520a:	445b      	add	r3, fp
 800520c:	9306      	str	r3, [sp, #24]
 800520e:	2300      	movs	r3, #0
 8005210:	9308      	str	r3, [sp, #32]
 8005212:	9b07      	ldr	r3, [sp, #28]
 8005214:	2b09      	cmp	r3, #9
 8005216:	d868      	bhi.n	80052ea <_dtoa_r+0x2ba>
 8005218:	2b05      	cmp	r3, #5
 800521a:	bfc4      	itt	gt
 800521c:	3b04      	subgt	r3, #4
 800521e:	9307      	strgt	r3, [sp, #28]
 8005220:	9b07      	ldr	r3, [sp, #28]
 8005222:	f1a3 0302 	sub.w	r3, r3, #2
 8005226:	bfcc      	ite	gt
 8005228:	2500      	movgt	r5, #0
 800522a:	2501      	movle	r5, #1
 800522c:	2b03      	cmp	r3, #3
 800522e:	f200 8085 	bhi.w	800533c <_dtoa_r+0x30c>
 8005232:	e8df f003 	tbb	[pc, r3]
 8005236:	3b2e      	.short	0x3b2e
 8005238:	5839      	.short	0x5839
 800523a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800523e:	441d      	add	r5, r3
 8005240:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005244:	2b20      	cmp	r3, #32
 8005246:	bfc1      	itttt	gt
 8005248:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800524c:	fa08 f803 	lslgt.w	r8, r8, r3
 8005250:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8005254:	fa26 f303 	lsrgt.w	r3, r6, r3
 8005258:	bfd6      	itet	le
 800525a:	f1c3 0320 	rsble	r3, r3, #32
 800525e:	ea48 0003 	orrgt.w	r0, r8, r3
 8005262:	fa06 f003 	lslle.w	r0, r6, r3
 8005266:	f7fb f955 	bl	8000514 <__aeabi_ui2d>
 800526a:	2201      	movs	r2, #1
 800526c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8005270:	3d01      	subs	r5, #1
 8005272:	920e      	str	r2, [sp, #56]	; 0x38
 8005274:	e76f      	b.n	8005156 <_dtoa_r+0x126>
 8005276:	2301      	movs	r3, #1
 8005278:	e7b3      	b.n	80051e2 <_dtoa_r+0x1b2>
 800527a:	900c      	str	r0, [sp, #48]	; 0x30
 800527c:	e7b2      	b.n	80051e4 <_dtoa_r+0x1b4>
 800527e:	9b05      	ldr	r3, [sp, #20]
 8005280:	eba3 030b 	sub.w	r3, r3, fp
 8005284:	9305      	str	r3, [sp, #20]
 8005286:	f1cb 0300 	rsb	r3, fp, #0
 800528a:	9308      	str	r3, [sp, #32]
 800528c:	2300      	movs	r3, #0
 800528e:	930b      	str	r3, [sp, #44]	; 0x2c
 8005290:	e7bf      	b.n	8005212 <_dtoa_r+0x1e2>
 8005292:	2300      	movs	r3, #0
 8005294:	9309      	str	r3, [sp, #36]	; 0x24
 8005296:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005298:	2b00      	cmp	r3, #0
 800529a:	dc52      	bgt.n	8005342 <_dtoa_r+0x312>
 800529c:	2301      	movs	r3, #1
 800529e:	9301      	str	r3, [sp, #4]
 80052a0:	9304      	str	r3, [sp, #16]
 80052a2:	461a      	mov	r2, r3
 80052a4:	920a      	str	r2, [sp, #40]	; 0x28
 80052a6:	e00b      	b.n	80052c0 <_dtoa_r+0x290>
 80052a8:	2301      	movs	r3, #1
 80052aa:	e7f3      	b.n	8005294 <_dtoa_r+0x264>
 80052ac:	2300      	movs	r3, #0
 80052ae:	9309      	str	r3, [sp, #36]	; 0x24
 80052b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80052b2:	445b      	add	r3, fp
 80052b4:	9301      	str	r3, [sp, #4]
 80052b6:	3301      	adds	r3, #1
 80052b8:	2b01      	cmp	r3, #1
 80052ba:	9304      	str	r3, [sp, #16]
 80052bc:	bfb8      	it	lt
 80052be:	2301      	movlt	r3, #1
 80052c0:	69e0      	ldr	r0, [r4, #28]
 80052c2:	2100      	movs	r1, #0
 80052c4:	2204      	movs	r2, #4
 80052c6:	f102 0614 	add.w	r6, r2, #20
 80052ca:	429e      	cmp	r6, r3
 80052cc:	d93d      	bls.n	800534a <_dtoa_r+0x31a>
 80052ce:	6041      	str	r1, [r0, #4]
 80052d0:	4620      	mov	r0, r4
 80052d2:	f000 fd9f 	bl	8005e14 <_Balloc>
 80052d6:	9000      	str	r0, [sp, #0]
 80052d8:	2800      	cmp	r0, #0
 80052da:	d139      	bne.n	8005350 <_dtoa_r+0x320>
 80052dc:	4b16      	ldr	r3, [pc, #88]	; (8005338 <_dtoa_r+0x308>)
 80052de:	4602      	mov	r2, r0
 80052e0:	f240 11af 	movw	r1, #431	; 0x1af
 80052e4:	e6bd      	b.n	8005062 <_dtoa_r+0x32>
 80052e6:	2301      	movs	r3, #1
 80052e8:	e7e1      	b.n	80052ae <_dtoa_r+0x27e>
 80052ea:	2501      	movs	r5, #1
 80052ec:	2300      	movs	r3, #0
 80052ee:	9307      	str	r3, [sp, #28]
 80052f0:	9509      	str	r5, [sp, #36]	; 0x24
 80052f2:	f04f 33ff 	mov.w	r3, #4294967295
 80052f6:	9301      	str	r3, [sp, #4]
 80052f8:	9304      	str	r3, [sp, #16]
 80052fa:	2200      	movs	r2, #0
 80052fc:	2312      	movs	r3, #18
 80052fe:	e7d1      	b.n	80052a4 <_dtoa_r+0x274>
 8005300:	636f4361 	.word	0x636f4361
 8005304:	3fd287a7 	.word	0x3fd287a7
 8005308:	8b60c8b3 	.word	0x8b60c8b3
 800530c:	3fc68a28 	.word	0x3fc68a28
 8005310:	509f79fb 	.word	0x509f79fb
 8005314:	3fd34413 	.word	0x3fd34413
 8005318:	080071aa 	.word	0x080071aa
 800531c:	080071c1 	.word	0x080071c1
 8005320:	7ff00000 	.word	0x7ff00000
 8005324:	080071a6 	.word	0x080071a6
 8005328:	0800719d 	.word	0x0800719d
 800532c:	0800717a 	.word	0x0800717a
 8005330:	3ff80000 	.word	0x3ff80000
 8005334:	080072b0 	.word	0x080072b0
 8005338:	08007219 	.word	0x08007219
 800533c:	2301      	movs	r3, #1
 800533e:	9309      	str	r3, [sp, #36]	; 0x24
 8005340:	e7d7      	b.n	80052f2 <_dtoa_r+0x2c2>
 8005342:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005344:	9301      	str	r3, [sp, #4]
 8005346:	9304      	str	r3, [sp, #16]
 8005348:	e7ba      	b.n	80052c0 <_dtoa_r+0x290>
 800534a:	3101      	adds	r1, #1
 800534c:	0052      	lsls	r2, r2, #1
 800534e:	e7ba      	b.n	80052c6 <_dtoa_r+0x296>
 8005350:	69e3      	ldr	r3, [r4, #28]
 8005352:	9a00      	ldr	r2, [sp, #0]
 8005354:	601a      	str	r2, [r3, #0]
 8005356:	9b04      	ldr	r3, [sp, #16]
 8005358:	2b0e      	cmp	r3, #14
 800535a:	f200 80a8 	bhi.w	80054ae <_dtoa_r+0x47e>
 800535e:	2d00      	cmp	r5, #0
 8005360:	f000 80a5 	beq.w	80054ae <_dtoa_r+0x47e>
 8005364:	f1bb 0f00 	cmp.w	fp, #0
 8005368:	dd38      	ble.n	80053dc <_dtoa_r+0x3ac>
 800536a:	4bc0      	ldr	r3, [pc, #768]	; (800566c <_dtoa_r+0x63c>)
 800536c:	f00b 020f 	and.w	r2, fp, #15
 8005370:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005374:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8005378:	e9d3 6700 	ldrd	r6, r7, [r3]
 800537c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8005380:	d019      	beq.n	80053b6 <_dtoa_r+0x386>
 8005382:	4bbb      	ldr	r3, [pc, #748]	; (8005670 <_dtoa_r+0x640>)
 8005384:	ec51 0b18 	vmov	r0, r1, d8
 8005388:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800538c:	f7fb fa66 	bl	800085c <__aeabi_ddiv>
 8005390:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005394:	f008 080f 	and.w	r8, r8, #15
 8005398:	2503      	movs	r5, #3
 800539a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8005670 <_dtoa_r+0x640>
 800539e:	f1b8 0f00 	cmp.w	r8, #0
 80053a2:	d10a      	bne.n	80053ba <_dtoa_r+0x38a>
 80053a4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80053a8:	4632      	mov	r2, r6
 80053aa:	463b      	mov	r3, r7
 80053ac:	f7fb fa56 	bl	800085c <__aeabi_ddiv>
 80053b0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80053b4:	e02b      	b.n	800540e <_dtoa_r+0x3de>
 80053b6:	2502      	movs	r5, #2
 80053b8:	e7ef      	b.n	800539a <_dtoa_r+0x36a>
 80053ba:	f018 0f01 	tst.w	r8, #1
 80053be:	d008      	beq.n	80053d2 <_dtoa_r+0x3a2>
 80053c0:	4630      	mov	r0, r6
 80053c2:	4639      	mov	r1, r7
 80053c4:	e9d9 2300 	ldrd	r2, r3, [r9]
 80053c8:	f7fb f91e 	bl	8000608 <__aeabi_dmul>
 80053cc:	3501      	adds	r5, #1
 80053ce:	4606      	mov	r6, r0
 80053d0:	460f      	mov	r7, r1
 80053d2:	ea4f 0868 	mov.w	r8, r8, asr #1
 80053d6:	f109 0908 	add.w	r9, r9, #8
 80053da:	e7e0      	b.n	800539e <_dtoa_r+0x36e>
 80053dc:	f000 809f 	beq.w	800551e <_dtoa_r+0x4ee>
 80053e0:	f1cb 0600 	rsb	r6, fp, #0
 80053e4:	4ba1      	ldr	r3, [pc, #644]	; (800566c <_dtoa_r+0x63c>)
 80053e6:	4fa2      	ldr	r7, [pc, #648]	; (8005670 <_dtoa_r+0x640>)
 80053e8:	f006 020f 	and.w	r2, r6, #15
 80053ec:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80053f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053f4:	ec51 0b18 	vmov	r0, r1, d8
 80053f8:	f7fb f906 	bl	8000608 <__aeabi_dmul>
 80053fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005400:	1136      	asrs	r6, r6, #4
 8005402:	2300      	movs	r3, #0
 8005404:	2502      	movs	r5, #2
 8005406:	2e00      	cmp	r6, #0
 8005408:	d17e      	bne.n	8005508 <_dtoa_r+0x4d8>
 800540a:	2b00      	cmp	r3, #0
 800540c:	d1d0      	bne.n	80053b0 <_dtoa_r+0x380>
 800540e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005410:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8005414:	2b00      	cmp	r3, #0
 8005416:	f000 8084 	beq.w	8005522 <_dtoa_r+0x4f2>
 800541a:	4b96      	ldr	r3, [pc, #600]	; (8005674 <_dtoa_r+0x644>)
 800541c:	2200      	movs	r2, #0
 800541e:	4640      	mov	r0, r8
 8005420:	4649      	mov	r1, r9
 8005422:	f7fb fb63 	bl	8000aec <__aeabi_dcmplt>
 8005426:	2800      	cmp	r0, #0
 8005428:	d07b      	beq.n	8005522 <_dtoa_r+0x4f2>
 800542a:	9b04      	ldr	r3, [sp, #16]
 800542c:	2b00      	cmp	r3, #0
 800542e:	d078      	beq.n	8005522 <_dtoa_r+0x4f2>
 8005430:	9b01      	ldr	r3, [sp, #4]
 8005432:	2b00      	cmp	r3, #0
 8005434:	dd39      	ble.n	80054aa <_dtoa_r+0x47a>
 8005436:	4b90      	ldr	r3, [pc, #576]	; (8005678 <_dtoa_r+0x648>)
 8005438:	2200      	movs	r2, #0
 800543a:	4640      	mov	r0, r8
 800543c:	4649      	mov	r1, r9
 800543e:	f7fb f8e3 	bl	8000608 <__aeabi_dmul>
 8005442:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005446:	9e01      	ldr	r6, [sp, #4]
 8005448:	f10b 37ff 	add.w	r7, fp, #4294967295
 800544c:	3501      	adds	r5, #1
 800544e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8005452:	4628      	mov	r0, r5
 8005454:	f7fb f86e 	bl	8000534 <__aeabi_i2d>
 8005458:	4642      	mov	r2, r8
 800545a:	464b      	mov	r3, r9
 800545c:	f7fb f8d4 	bl	8000608 <__aeabi_dmul>
 8005460:	4b86      	ldr	r3, [pc, #536]	; (800567c <_dtoa_r+0x64c>)
 8005462:	2200      	movs	r2, #0
 8005464:	f7fa ff1a 	bl	800029c <__adddf3>
 8005468:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800546c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005470:	9303      	str	r3, [sp, #12]
 8005472:	2e00      	cmp	r6, #0
 8005474:	d158      	bne.n	8005528 <_dtoa_r+0x4f8>
 8005476:	4b82      	ldr	r3, [pc, #520]	; (8005680 <_dtoa_r+0x650>)
 8005478:	2200      	movs	r2, #0
 800547a:	4640      	mov	r0, r8
 800547c:	4649      	mov	r1, r9
 800547e:	f7fa ff0b 	bl	8000298 <__aeabi_dsub>
 8005482:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005486:	4680      	mov	r8, r0
 8005488:	4689      	mov	r9, r1
 800548a:	f7fb fb4d 	bl	8000b28 <__aeabi_dcmpgt>
 800548e:	2800      	cmp	r0, #0
 8005490:	f040 8296 	bne.w	80059c0 <_dtoa_r+0x990>
 8005494:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8005498:	4640      	mov	r0, r8
 800549a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800549e:	4649      	mov	r1, r9
 80054a0:	f7fb fb24 	bl	8000aec <__aeabi_dcmplt>
 80054a4:	2800      	cmp	r0, #0
 80054a6:	f040 8289 	bne.w	80059bc <_dtoa_r+0x98c>
 80054aa:	ed8d 8b02 	vstr	d8, [sp, #8]
 80054ae:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	f2c0 814e 	blt.w	8005752 <_dtoa_r+0x722>
 80054b6:	f1bb 0f0e 	cmp.w	fp, #14
 80054ba:	f300 814a 	bgt.w	8005752 <_dtoa_r+0x722>
 80054be:	4b6b      	ldr	r3, [pc, #428]	; (800566c <_dtoa_r+0x63c>)
 80054c0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80054c4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80054c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	f280 80dc 	bge.w	8005688 <_dtoa_r+0x658>
 80054d0:	9b04      	ldr	r3, [sp, #16]
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	f300 80d8 	bgt.w	8005688 <_dtoa_r+0x658>
 80054d8:	f040 826f 	bne.w	80059ba <_dtoa_r+0x98a>
 80054dc:	4b68      	ldr	r3, [pc, #416]	; (8005680 <_dtoa_r+0x650>)
 80054de:	2200      	movs	r2, #0
 80054e0:	4640      	mov	r0, r8
 80054e2:	4649      	mov	r1, r9
 80054e4:	f7fb f890 	bl	8000608 <__aeabi_dmul>
 80054e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80054ec:	f7fb fb12 	bl	8000b14 <__aeabi_dcmpge>
 80054f0:	9e04      	ldr	r6, [sp, #16]
 80054f2:	4637      	mov	r7, r6
 80054f4:	2800      	cmp	r0, #0
 80054f6:	f040 8245 	bne.w	8005984 <_dtoa_r+0x954>
 80054fa:	9d00      	ldr	r5, [sp, #0]
 80054fc:	2331      	movs	r3, #49	; 0x31
 80054fe:	f805 3b01 	strb.w	r3, [r5], #1
 8005502:	f10b 0b01 	add.w	fp, fp, #1
 8005506:	e241      	b.n	800598c <_dtoa_r+0x95c>
 8005508:	07f2      	lsls	r2, r6, #31
 800550a:	d505      	bpl.n	8005518 <_dtoa_r+0x4e8>
 800550c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005510:	f7fb f87a 	bl	8000608 <__aeabi_dmul>
 8005514:	3501      	adds	r5, #1
 8005516:	2301      	movs	r3, #1
 8005518:	1076      	asrs	r6, r6, #1
 800551a:	3708      	adds	r7, #8
 800551c:	e773      	b.n	8005406 <_dtoa_r+0x3d6>
 800551e:	2502      	movs	r5, #2
 8005520:	e775      	b.n	800540e <_dtoa_r+0x3de>
 8005522:	9e04      	ldr	r6, [sp, #16]
 8005524:	465f      	mov	r7, fp
 8005526:	e792      	b.n	800544e <_dtoa_r+0x41e>
 8005528:	9900      	ldr	r1, [sp, #0]
 800552a:	4b50      	ldr	r3, [pc, #320]	; (800566c <_dtoa_r+0x63c>)
 800552c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005530:	4431      	add	r1, r6
 8005532:	9102      	str	r1, [sp, #8]
 8005534:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005536:	eeb0 9a47 	vmov.f32	s18, s14
 800553a:	eef0 9a67 	vmov.f32	s19, s15
 800553e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005542:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005546:	2900      	cmp	r1, #0
 8005548:	d044      	beq.n	80055d4 <_dtoa_r+0x5a4>
 800554a:	494e      	ldr	r1, [pc, #312]	; (8005684 <_dtoa_r+0x654>)
 800554c:	2000      	movs	r0, #0
 800554e:	f7fb f985 	bl	800085c <__aeabi_ddiv>
 8005552:	ec53 2b19 	vmov	r2, r3, d9
 8005556:	f7fa fe9f 	bl	8000298 <__aeabi_dsub>
 800555a:	9d00      	ldr	r5, [sp, #0]
 800555c:	ec41 0b19 	vmov	d9, r0, r1
 8005560:	4649      	mov	r1, r9
 8005562:	4640      	mov	r0, r8
 8005564:	f7fb fb00 	bl	8000b68 <__aeabi_d2iz>
 8005568:	4606      	mov	r6, r0
 800556a:	f7fa ffe3 	bl	8000534 <__aeabi_i2d>
 800556e:	4602      	mov	r2, r0
 8005570:	460b      	mov	r3, r1
 8005572:	4640      	mov	r0, r8
 8005574:	4649      	mov	r1, r9
 8005576:	f7fa fe8f 	bl	8000298 <__aeabi_dsub>
 800557a:	3630      	adds	r6, #48	; 0x30
 800557c:	f805 6b01 	strb.w	r6, [r5], #1
 8005580:	ec53 2b19 	vmov	r2, r3, d9
 8005584:	4680      	mov	r8, r0
 8005586:	4689      	mov	r9, r1
 8005588:	f7fb fab0 	bl	8000aec <__aeabi_dcmplt>
 800558c:	2800      	cmp	r0, #0
 800558e:	d164      	bne.n	800565a <_dtoa_r+0x62a>
 8005590:	4642      	mov	r2, r8
 8005592:	464b      	mov	r3, r9
 8005594:	4937      	ldr	r1, [pc, #220]	; (8005674 <_dtoa_r+0x644>)
 8005596:	2000      	movs	r0, #0
 8005598:	f7fa fe7e 	bl	8000298 <__aeabi_dsub>
 800559c:	ec53 2b19 	vmov	r2, r3, d9
 80055a0:	f7fb faa4 	bl	8000aec <__aeabi_dcmplt>
 80055a4:	2800      	cmp	r0, #0
 80055a6:	f040 80b6 	bne.w	8005716 <_dtoa_r+0x6e6>
 80055aa:	9b02      	ldr	r3, [sp, #8]
 80055ac:	429d      	cmp	r5, r3
 80055ae:	f43f af7c 	beq.w	80054aa <_dtoa_r+0x47a>
 80055b2:	4b31      	ldr	r3, [pc, #196]	; (8005678 <_dtoa_r+0x648>)
 80055b4:	ec51 0b19 	vmov	r0, r1, d9
 80055b8:	2200      	movs	r2, #0
 80055ba:	f7fb f825 	bl	8000608 <__aeabi_dmul>
 80055be:	4b2e      	ldr	r3, [pc, #184]	; (8005678 <_dtoa_r+0x648>)
 80055c0:	ec41 0b19 	vmov	d9, r0, r1
 80055c4:	2200      	movs	r2, #0
 80055c6:	4640      	mov	r0, r8
 80055c8:	4649      	mov	r1, r9
 80055ca:	f7fb f81d 	bl	8000608 <__aeabi_dmul>
 80055ce:	4680      	mov	r8, r0
 80055d0:	4689      	mov	r9, r1
 80055d2:	e7c5      	b.n	8005560 <_dtoa_r+0x530>
 80055d4:	ec51 0b17 	vmov	r0, r1, d7
 80055d8:	f7fb f816 	bl	8000608 <__aeabi_dmul>
 80055dc:	9b02      	ldr	r3, [sp, #8]
 80055de:	9d00      	ldr	r5, [sp, #0]
 80055e0:	930f      	str	r3, [sp, #60]	; 0x3c
 80055e2:	ec41 0b19 	vmov	d9, r0, r1
 80055e6:	4649      	mov	r1, r9
 80055e8:	4640      	mov	r0, r8
 80055ea:	f7fb fabd 	bl	8000b68 <__aeabi_d2iz>
 80055ee:	4606      	mov	r6, r0
 80055f0:	f7fa ffa0 	bl	8000534 <__aeabi_i2d>
 80055f4:	3630      	adds	r6, #48	; 0x30
 80055f6:	4602      	mov	r2, r0
 80055f8:	460b      	mov	r3, r1
 80055fa:	4640      	mov	r0, r8
 80055fc:	4649      	mov	r1, r9
 80055fe:	f7fa fe4b 	bl	8000298 <__aeabi_dsub>
 8005602:	f805 6b01 	strb.w	r6, [r5], #1
 8005606:	9b02      	ldr	r3, [sp, #8]
 8005608:	429d      	cmp	r5, r3
 800560a:	4680      	mov	r8, r0
 800560c:	4689      	mov	r9, r1
 800560e:	f04f 0200 	mov.w	r2, #0
 8005612:	d124      	bne.n	800565e <_dtoa_r+0x62e>
 8005614:	4b1b      	ldr	r3, [pc, #108]	; (8005684 <_dtoa_r+0x654>)
 8005616:	ec51 0b19 	vmov	r0, r1, d9
 800561a:	f7fa fe3f 	bl	800029c <__adddf3>
 800561e:	4602      	mov	r2, r0
 8005620:	460b      	mov	r3, r1
 8005622:	4640      	mov	r0, r8
 8005624:	4649      	mov	r1, r9
 8005626:	f7fb fa7f 	bl	8000b28 <__aeabi_dcmpgt>
 800562a:	2800      	cmp	r0, #0
 800562c:	d173      	bne.n	8005716 <_dtoa_r+0x6e6>
 800562e:	ec53 2b19 	vmov	r2, r3, d9
 8005632:	4914      	ldr	r1, [pc, #80]	; (8005684 <_dtoa_r+0x654>)
 8005634:	2000      	movs	r0, #0
 8005636:	f7fa fe2f 	bl	8000298 <__aeabi_dsub>
 800563a:	4602      	mov	r2, r0
 800563c:	460b      	mov	r3, r1
 800563e:	4640      	mov	r0, r8
 8005640:	4649      	mov	r1, r9
 8005642:	f7fb fa53 	bl	8000aec <__aeabi_dcmplt>
 8005646:	2800      	cmp	r0, #0
 8005648:	f43f af2f 	beq.w	80054aa <_dtoa_r+0x47a>
 800564c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800564e:	1e6b      	subs	r3, r5, #1
 8005650:	930f      	str	r3, [sp, #60]	; 0x3c
 8005652:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005656:	2b30      	cmp	r3, #48	; 0x30
 8005658:	d0f8      	beq.n	800564c <_dtoa_r+0x61c>
 800565a:	46bb      	mov	fp, r7
 800565c:	e04a      	b.n	80056f4 <_dtoa_r+0x6c4>
 800565e:	4b06      	ldr	r3, [pc, #24]	; (8005678 <_dtoa_r+0x648>)
 8005660:	f7fa ffd2 	bl	8000608 <__aeabi_dmul>
 8005664:	4680      	mov	r8, r0
 8005666:	4689      	mov	r9, r1
 8005668:	e7bd      	b.n	80055e6 <_dtoa_r+0x5b6>
 800566a:	bf00      	nop
 800566c:	080072b0 	.word	0x080072b0
 8005670:	08007288 	.word	0x08007288
 8005674:	3ff00000 	.word	0x3ff00000
 8005678:	40240000 	.word	0x40240000
 800567c:	401c0000 	.word	0x401c0000
 8005680:	40140000 	.word	0x40140000
 8005684:	3fe00000 	.word	0x3fe00000
 8005688:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800568c:	9d00      	ldr	r5, [sp, #0]
 800568e:	4642      	mov	r2, r8
 8005690:	464b      	mov	r3, r9
 8005692:	4630      	mov	r0, r6
 8005694:	4639      	mov	r1, r7
 8005696:	f7fb f8e1 	bl	800085c <__aeabi_ddiv>
 800569a:	f7fb fa65 	bl	8000b68 <__aeabi_d2iz>
 800569e:	9001      	str	r0, [sp, #4]
 80056a0:	f7fa ff48 	bl	8000534 <__aeabi_i2d>
 80056a4:	4642      	mov	r2, r8
 80056a6:	464b      	mov	r3, r9
 80056a8:	f7fa ffae 	bl	8000608 <__aeabi_dmul>
 80056ac:	4602      	mov	r2, r0
 80056ae:	460b      	mov	r3, r1
 80056b0:	4630      	mov	r0, r6
 80056b2:	4639      	mov	r1, r7
 80056b4:	f7fa fdf0 	bl	8000298 <__aeabi_dsub>
 80056b8:	9e01      	ldr	r6, [sp, #4]
 80056ba:	9f04      	ldr	r7, [sp, #16]
 80056bc:	3630      	adds	r6, #48	; 0x30
 80056be:	f805 6b01 	strb.w	r6, [r5], #1
 80056c2:	9e00      	ldr	r6, [sp, #0]
 80056c4:	1bae      	subs	r6, r5, r6
 80056c6:	42b7      	cmp	r7, r6
 80056c8:	4602      	mov	r2, r0
 80056ca:	460b      	mov	r3, r1
 80056cc:	d134      	bne.n	8005738 <_dtoa_r+0x708>
 80056ce:	f7fa fde5 	bl	800029c <__adddf3>
 80056d2:	4642      	mov	r2, r8
 80056d4:	464b      	mov	r3, r9
 80056d6:	4606      	mov	r6, r0
 80056d8:	460f      	mov	r7, r1
 80056da:	f7fb fa25 	bl	8000b28 <__aeabi_dcmpgt>
 80056de:	b9c8      	cbnz	r0, 8005714 <_dtoa_r+0x6e4>
 80056e0:	4642      	mov	r2, r8
 80056e2:	464b      	mov	r3, r9
 80056e4:	4630      	mov	r0, r6
 80056e6:	4639      	mov	r1, r7
 80056e8:	f7fb f9f6 	bl	8000ad8 <__aeabi_dcmpeq>
 80056ec:	b110      	cbz	r0, 80056f4 <_dtoa_r+0x6c4>
 80056ee:	9b01      	ldr	r3, [sp, #4]
 80056f0:	07db      	lsls	r3, r3, #31
 80056f2:	d40f      	bmi.n	8005714 <_dtoa_r+0x6e4>
 80056f4:	4651      	mov	r1, sl
 80056f6:	4620      	mov	r0, r4
 80056f8:	f000 fbcc 	bl	8005e94 <_Bfree>
 80056fc:	2300      	movs	r3, #0
 80056fe:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005700:	702b      	strb	r3, [r5, #0]
 8005702:	f10b 0301 	add.w	r3, fp, #1
 8005706:	6013      	str	r3, [r2, #0]
 8005708:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800570a:	2b00      	cmp	r3, #0
 800570c:	f43f ace2 	beq.w	80050d4 <_dtoa_r+0xa4>
 8005710:	601d      	str	r5, [r3, #0]
 8005712:	e4df      	b.n	80050d4 <_dtoa_r+0xa4>
 8005714:	465f      	mov	r7, fp
 8005716:	462b      	mov	r3, r5
 8005718:	461d      	mov	r5, r3
 800571a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800571e:	2a39      	cmp	r2, #57	; 0x39
 8005720:	d106      	bne.n	8005730 <_dtoa_r+0x700>
 8005722:	9a00      	ldr	r2, [sp, #0]
 8005724:	429a      	cmp	r2, r3
 8005726:	d1f7      	bne.n	8005718 <_dtoa_r+0x6e8>
 8005728:	9900      	ldr	r1, [sp, #0]
 800572a:	2230      	movs	r2, #48	; 0x30
 800572c:	3701      	adds	r7, #1
 800572e:	700a      	strb	r2, [r1, #0]
 8005730:	781a      	ldrb	r2, [r3, #0]
 8005732:	3201      	adds	r2, #1
 8005734:	701a      	strb	r2, [r3, #0]
 8005736:	e790      	b.n	800565a <_dtoa_r+0x62a>
 8005738:	4ba3      	ldr	r3, [pc, #652]	; (80059c8 <_dtoa_r+0x998>)
 800573a:	2200      	movs	r2, #0
 800573c:	f7fa ff64 	bl	8000608 <__aeabi_dmul>
 8005740:	2200      	movs	r2, #0
 8005742:	2300      	movs	r3, #0
 8005744:	4606      	mov	r6, r0
 8005746:	460f      	mov	r7, r1
 8005748:	f7fb f9c6 	bl	8000ad8 <__aeabi_dcmpeq>
 800574c:	2800      	cmp	r0, #0
 800574e:	d09e      	beq.n	800568e <_dtoa_r+0x65e>
 8005750:	e7d0      	b.n	80056f4 <_dtoa_r+0x6c4>
 8005752:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005754:	2a00      	cmp	r2, #0
 8005756:	f000 80ca 	beq.w	80058ee <_dtoa_r+0x8be>
 800575a:	9a07      	ldr	r2, [sp, #28]
 800575c:	2a01      	cmp	r2, #1
 800575e:	f300 80ad 	bgt.w	80058bc <_dtoa_r+0x88c>
 8005762:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005764:	2a00      	cmp	r2, #0
 8005766:	f000 80a5 	beq.w	80058b4 <_dtoa_r+0x884>
 800576a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800576e:	9e08      	ldr	r6, [sp, #32]
 8005770:	9d05      	ldr	r5, [sp, #20]
 8005772:	9a05      	ldr	r2, [sp, #20]
 8005774:	441a      	add	r2, r3
 8005776:	9205      	str	r2, [sp, #20]
 8005778:	9a06      	ldr	r2, [sp, #24]
 800577a:	2101      	movs	r1, #1
 800577c:	441a      	add	r2, r3
 800577e:	4620      	mov	r0, r4
 8005780:	9206      	str	r2, [sp, #24]
 8005782:	f000 fc3d 	bl	8006000 <__i2b>
 8005786:	4607      	mov	r7, r0
 8005788:	b165      	cbz	r5, 80057a4 <_dtoa_r+0x774>
 800578a:	9b06      	ldr	r3, [sp, #24]
 800578c:	2b00      	cmp	r3, #0
 800578e:	dd09      	ble.n	80057a4 <_dtoa_r+0x774>
 8005790:	42ab      	cmp	r3, r5
 8005792:	9a05      	ldr	r2, [sp, #20]
 8005794:	bfa8      	it	ge
 8005796:	462b      	movge	r3, r5
 8005798:	1ad2      	subs	r2, r2, r3
 800579a:	9205      	str	r2, [sp, #20]
 800579c:	9a06      	ldr	r2, [sp, #24]
 800579e:	1aed      	subs	r5, r5, r3
 80057a0:	1ad3      	subs	r3, r2, r3
 80057a2:	9306      	str	r3, [sp, #24]
 80057a4:	9b08      	ldr	r3, [sp, #32]
 80057a6:	b1f3      	cbz	r3, 80057e6 <_dtoa_r+0x7b6>
 80057a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	f000 80a3 	beq.w	80058f6 <_dtoa_r+0x8c6>
 80057b0:	2e00      	cmp	r6, #0
 80057b2:	dd10      	ble.n	80057d6 <_dtoa_r+0x7a6>
 80057b4:	4639      	mov	r1, r7
 80057b6:	4632      	mov	r2, r6
 80057b8:	4620      	mov	r0, r4
 80057ba:	f000 fce1 	bl	8006180 <__pow5mult>
 80057be:	4652      	mov	r2, sl
 80057c0:	4601      	mov	r1, r0
 80057c2:	4607      	mov	r7, r0
 80057c4:	4620      	mov	r0, r4
 80057c6:	f000 fc31 	bl	800602c <__multiply>
 80057ca:	4651      	mov	r1, sl
 80057cc:	4680      	mov	r8, r0
 80057ce:	4620      	mov	r0, r4
 80057d0:	f000 fb60 	bl	8005e94 <_Bfree>
 80057d4:	46c2      	mov	sl, r8
 80057d6:	9b08      	ldr	r3, [sp, #32]
 80057d8:	1b9a      	subs	r2, r3, r6
 80057da:	d004      	beq.n	80057e6 <_dtoa_r+0x7b6>
 80057dc:	4651      	mov	r1, sl
 80057de:	4620      	mov	r0, r4
 80057e0:	f000 fcce 	bl	8006180 <__pow5mult>
 80057e4:	4682      	mov	sl, r0
 80057e6:	2101      	movs	r1, #1
 80057e8:	4620      	mov	r0, r4
 80057ea:	f000 fc09 	bl	8006000 <__i2b>
 80057ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	4606      	mov	r6, r0
 80057f4:	f340 8081 	ble.w	80058fa <_dtoa_r+0x8ca>
 80057f8:	461a      	mov	r2, r3
 80057fa:	4601      	mov	r1, r0
 80057fc:	4620      	mov	r0, r4
 80057fe:	f000 fcbf 	bl	8006180 <__pow5mult>
 8005802:	9b07      	ldr	r3, [sp, #28]
 8005804:	2b01      	cmp	r3, #1
 8005806:	4606      	mov	r6, r0
 8005808:	dd7a      	ble.n	8005900 <_dtoa_r+0x8d0>
 800580a:	f04f 0800 	mov.w	r8, #0
 800580e:	6933      	ldr	r3, [r6, #16]
 8005810:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005814:	6918      	ldr	r0, [r3, #16]
 8005816:	f000 fba5 	bl	8005f64 <__hi0bits>
 800581a:	f1c0 0020 	rsb	r0, r0, #32
 800581e:	9b06      	ldr	r3, [sp, #24]
 8005820:	4418      	add	r0, r3
 8005822:	f010 001f 	ands.w	r0, r0, #31
 8005826:	f000 8094 	beq.w	8005952 <_dtoa_r+0x922>
 800582a:	f1c0 0320 	rsb	r3, r0, #32
 800582e:	2b04      	cmp	r3, #4
 8005830:	f340 8085 	ble.w	800593e <_dtoa_r+0x90e>
 8005834:	9b05      	ldr	r3, [sp, #20]
 8005836:	f1c0 001c 	rsb	r0, r0, #28
 800583a:	4403      	add	r3, r0
 800583c:	9305      	str	r3, [sp, #20]
 800583e:	9b06      	ldr	r3, [sp, #24]
 8005840:	4403      	add	r3, r0
 8005842:	4405      	add	r5, r0
 8005844:	9306      	str	r3, [sp, #24]
 8005846:	9b05      	ldr	r3, [sp, #20]
 8005848:	2b00      	cmp	r3, #0
 800584a:	dd05      	ble.n	8005858 <_dtoa_r+0x828>
 800584c:	4651      	mov	r1, sl
 800584e:	461a      	mov	r2, r3
 8005850:	4620      	mov	r0, r4
 8005852:	f000 fcef 	bl	8006234 <__lshift>
 8005856:	4682      	mov	sl, r0
 8005858:	9b06      	ldr	r3, [sp, #24]
 800585a:	2b00      	cmp	r3, #0
 800585c:	dd05      	ble.n	800586a <_dtoa_r+0x83a>
 800585e:	4631      	mov	r1, r6
 8005860:	461a      	mov	r2, r3
 8005862:	4620      	mov	r0, r4
 8005864:	f000 fce6 	bl	8006234 <__lshift>
 8005868:	4606      	mov	r6, r0
 800586a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800586c:	2b00      	cmp	r3, #0
 800586e:	d072      	beq.n	8005956 <_dtoa_r+0x926>
 8005870:	4631      	mov	r1, r6
 8005872:	4650      	mov	r0, sl
 8005874:	f000 fd4a 	bl	800630c <__mcmp>
 8005878:	2800      	cmp	r0, #0
 800587a:	da6c      	bge.n	8005956 <_dtoa_r+0x926>
 800587c:	2300      	movs	r3, #0
 800587e:	4651      	mov	r1, sl
 8005880:	220a      	movs	r2, #10
 8005882:	4620      	mov	r0, r4
 8005884:	f000 fb28 	bl	8005ed8 <__multadd>
 8005888:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800588a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800588e:	4682      	mov	sl, r0
 8005890:	2b00      	cmp	r3, #0
 8005892:	f000 81b0 	beq.w	8005bf6 <_dtoa_r+0xbc6>
 8005896:	2300      	movs	r3, #0
 8005898:	4639      	mov	r1, r7
 800589a:	220a      	movs	r2, #10
 800589c:	4620      	mov	r0, r4
 800589e:	f000 fb1b 	bl	8005ed8 <__multadd>
 80058a2:	9b01      	ldr	r3, [sp, #4]
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	4607      	mov	r7, r0
 80058a8:	f300 8096 	bgt.w	80059d8 <_dtoa_r+0x9a8>
 80058ac:	9b07      	ldr	r3, [sp, #28]
 80058ae:	2b02      	cmp	r3, #2
 80058b0:	dc59      	bgt.n	8005966 <_dtoa_r+0x936>
 80058b2:	e091      	b.n	80059d8 <_dtoa_r+0x9a8>
 80058b4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80058b6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80058ba:	e758      	b.n	800576e <_dtoa_r+0x73e>
 80058bc:	9b04      	ldr	r3, [sp, #16]
 80058be:	1e5e      	subs	r6, r3, #1
 80058c0:	9b08      	ldr	r3, [sp, #32]
 80058c2:	42b3      	cmp	r3, r6
 80058c4:	bfbf      	itttt	lt
 80058c6:	9b08      	ldrlt	r3, [sp, #32]
 80058c8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 80058ca:	9608      	strlt	r6, [sp, #32]
 80058cc:	1af3      	sublt	r3, r6, r3
 80058ce:	bfb4      	ite	lt
 80058d0:	18d2      	addlt	r2, r2, r3
 80058d2:	1b9e      	subge	r6, r3, r6
 80058d4:	9b04      	ldr	r3, [sp, #16]
 80058d6:	bfbc      	itt	lt
 80058d8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 80058da:	2600      	movlt	r6, #0
 80058dc:	2b00      	cmp	r3, #0
 80058de:	bfb7      	itett	lt
 80058e0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 80058e4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 80058e8:	1a9d      	sublt	r5, r3, r2
 80058ea:	2300      	movlt	r3, #0
 80058ec:	e741      	b.n	8005772 <_dtoa_r+0x742>
 80058ee:	9e08      	ldr	r6, [sp, #32]
 80058f0:	9d05      	ldr	r5, [sp, #20]
 80058f2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80058f4:	e748      	b.n	8005788 <_dtoa_r+0x758>
 80058f6:	9a08      	ldr	r2, [sp, #32]
 80058f8:	e770      	b.n	80057dc <_dtoa_r+0x7ac>
 80058fa:	9b07      	ldr	r3, [sp, #28]
 80058fc:	2b01      	cmp	r3, #1
 80058fe:	dc19      	bgt.n	8005934 <_dtoa_r+0x904>
 8005900:	9b02      	ldr	r3, [sp, #8]
 8005902:	b9bb      	cbnz	r3, 8005934 <_dtoa_r+0x904>
 8005904:	9b03      	ldr	r3, [sp, #12]
 8005906:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800590a:	b99b      	cbnz	r3, 8005934 <_dtoa_r+0x904>
 800590c:	9b03      	ldr	r3, [sp, #12]
 800590e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005912:	0d1b      	lsrs	r3, r3, #20
 8005914:	051b      	lsls	r3, r3, #20
 8005916:	b183      	cbz	r3, 800593a <_dtoa_r+0x90a>
 8005918:	9b05      	ldr	r3, [sp, #20]
 800591a:	3301      	adds	r3, #1
 800591c:	9305      	str	r3, [sp, #20]
 800591e:	9b06      	ldr	r3, [sp, #24]
 8005920:	3301      	adds	r3, #1
 8005922:	9306      	str	r3, [sp, #24]
 8005924:	f04f 0801 	mov.w	r8, #1
 8005928:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800592a:	2b00      	cmp	r3, #0
 800592c:	f47f af6f 	bne.w	800580e <_dtoa_r+0x7de>
 8005930:	2001      	movs	r0, #1
 8005932:	e774      	b.n	800581e <_dtoa_r+0x7ee>
 8005934:	f04f 0800 	mov.w	r8, #0
 8005938:	e7f6      	b.n	8005928 <_dtoa_r+0x8f8>
 800593a:	4698      	mov	r8, r3
 800593c:	e7f4      	b.n	8005928 <_dtoa_r+0x8f8>
 800593e:	d082      	beq.n	8005846 <_dtoa_r+0x816>
 8005940:	9a05      	ldr	r2, [sp, #20]
 8005942:	331c      	adds	r3, #28
 8005944:	441a      	add	r2, r3
 8005946:	9205      	str	r2, [sp, #20]
 8005948:	9a06      	ldr	r2, [sp, #24]
 800594a:	441a      	add	r2, r3
 800594c:	441d      	add	r5, r3
 800594e:	9206      	str	r2, [sp, #24]
 8005950:	e779      	b.n	8005846 <_dtoa_r+0x816>
 8005952:	4603      	mov	r3, r0
 8005954:	e7f4      	b.n	8005940 <_dtoa_r+0x910>
 8005956:	9b04      	ldr	r3, [sp, #16]
 8005958:	2b00      	cmp	r3, #0
 800595a:	dc37      	bgt.n	80059cc <_dtoa_r+0x99c>
 800595c:	9b07      	ldr	r3, [sp, #28]
 800595e:	2b02      	cmp	r3, #2
 8005960:	dd34      	ble.n	80059cc <_dtoa_r+0x99c>
 8005962:	9b04      	ldr	r3, [sp, #16]
 8005964:	9301      	str	r3, [sp, #4]
 8005966:	9b01      	ldr	r3, [sp, #4]
 8005968:	b963      	cbnz	r3, 8005984 <_dtoa_r+0x954>
 800596a:	4631      	mov	r1, r6
 800596c:	2205      	movs	r2, #5
 800596e:	4620      	mov	r0, r4
 8005970:	f000 fab2 	bl	8005ed8 <__multadd>
 8005974:	4601      	mov	r1, r0
 8005976:	4606      	mov	r6, r0
 8005978:	4650      	mov	r0, sl
 800597a:	f000 fcc7 	bl	800630c <__mcmp>
 800597e:	2800      	cmp	r0, #0
 8005980:	f73f adbb 	bgt.w	80054fa <_dtoa_r+0x4ca>
 8005984:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005986:	9d00      	ldr	r5, [sp, #0]
 8005988:	ea6f 0b03 	mvn.w	fp, r3
 800598c:	f04f 0800 	mov.w	r8, #0
 8005990:	4631      	mov	r1, r6
 8005992:	4620      	mov	r0, r4
 8005994:	f000 fa7e 	bl	8005e94 <_Bfree>
 8005998:	2f00      	cmp	r7, #0
 800599a:	f43f aeab 	beq.w	80056f4 <_dtoa_r+0x6c4>
 800599e:	f1b8 0f00 	cmp.w	r8, #0
 80059a2:	d005      	beq.n	80059b0 <_dtoa_r+0x980>
 80059a4:	45b8      	cmp	r8, r7
 80059a6:	d003      	beq.n	80059b0 <_dtoa_r+0x980>
 80059a8:	4641      	mov	r1, r8
 80059aa:	4620      	mov	r0, r4
 80059ac:	f000 fa72 	bl	8005e94 <_Bfree>
 80059b0:	4639      	mov	r1, r7
 80059b2:	4620      	mov	r0, r4
 80059b4:	f000 fa6e 	bl	8005e94 <_Bfree>
 80059b8:	e69c      	b.n	80056f4 <_dtoa_r+0x6c4>
 80059ba:	2600      	movs	r6, #0
 80059bc:	4637      	mov	r7, r6
 80059be:	e7e1      	b.n	8005984 <_dtoa_r+0x954>
 80059c0:	46bb      	mov	fp, r7
 80059c2:	4637      	mov	r7, r6
 80059c4:	e599      	b.n	80054fa <_dtoa_r+0x4ca>
 80059c6:	bf00      	nop
 80059c8:	40240000 	.word	0x40240000
 80059cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	f000 80c8 	beq.w	8005b64 <_dtoa_r+0xb34>
 80059d4:	9b04      	ldr	r3, [sp, #16]
 80059d6:	9301      	str	r3, [sp, #4]
 80059d8:	2d00      	cmp	r5, #0
 80059da:	dd05      	ble.n	80059e8 <_dtoa_r+0x9b8>
 80059dc:	4639      	mov	r1, r7
 80059de:	462a      	mov	r2, r5
 80059e0:	4620      	mov	r0, r4
 80059e2:	f000 fc27 	bl	8006234 <__lshift>
 80059e6:	4607      	mov	r7, r0
 80059e8:	f1b8 0f00 	cmp.w	r8, #0
 80059ec:	d05b      	beq.n	8005aa6 <_dtoa_r+0xa76>
 80059ee:	6879      	ldr	r1, [r7, #4]
 80059f0:	4620      	mov	r0, r4
 80059f2:	f000 fa0f 	bl	8005e14 <_Balloc>
 80059f6:	4605      	mov	r5, r0
 80059f8:	b928      	cbnz	r0, 8005a06 <_dtoa_r+0x9d6>
 80059fa:	4b83      	ldr	r3, [pc, #524]	; (8005c08 <_dtoa_r+0xbd8>)
 80059fc:	4602      	mov	r2, r0
 80059fe:	f240 21ef 	movw	r1, #751	; 0x2ef
 8005a02:	f7ff bb2e 	b.w	8005062 <_dtoa_r+0x32>
 8005a06:	693a      	ldr	r2, [r7, #16]
 8005a08:	3202      	adds	r2, #2
 8005a0a:	0092      	lsls	r2, r2, #2
 8005a0c:	f107 010c 	add.w	r1, r7, #12
 8005a10:	300c      	adds	r0, #12
 8005a12:	f000 ffab 	bl	800696c <memcpy>
 8005a16:	2201      	movs	r2, #1
 8005a18:	4629      	mov	r1, r5
 8005a1a:	4620      	mov	r0, r4
 8005a1c:	f000 fc0a 	bl	8006234 <__lshift>
 8005a20:	9b00      	ldr	r3, [sp, #0]
 8005a22:	3301      	adds	r3, #1
 8005a24:	9304      	str	r3, [sp, #16]
 8005a26:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005a2a:	4413      	add	r3, r2
 8005a2c:	9308      	str	r3, [sp, #32]
 8005a2e:	9b02      	ldr	r3, [sp, #8]
 8005a30:	f003 0301 	and.w	r3, r3, #1
 8005a34:	46b8      	mov	r8, r7
 8005a36:	9306      	str	r3, [sp, #24]
 8005a38:	4607      	mov	r7, r0
 8005a3a:	9b04      	ldr	r3, [sp, #16]
 8005a3c:	4631      	mov	r1, r6
 8005a3e:	3b01      	subs	r3, #1
 8005a40:	4650      	mov	r0, sl
 8005a42:	9301      	str	r3, [sp, #4]
 8005a44:	f7ff fa6c 	bl	8004f20 <quorem>
 8005a48:	4641      	mov	r1, r8
 8005a4a:	9002      	str	r0, [sp, #8]
 8005a4c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8005a50:	4650      	mov	r0, sl
 8005a52:	f000 fc5b 	bl	800630c <__mcmp>
 8005a56:	463a      	mov	r2, r7
 8005a58:	9005      	str	r0, [sp, #20]
 8005a5a:	4631      	mov	r1, r6
 8005a5c:	4620      	mov	r0, r4
 8005a5e:	f000 fc71 	bl	8006344 <__mdiff>
 8005a62:	68c2      	ldr	r2, [r0, #12]
 8005a64:	4605      	mov	r5, r0
 8005a66:	bb02      	cbnz	r2, 8005aaa <_dtoa_r+0xa7a>
 8005a68:	4601      	mov	r1, r0
 8005a6a:	4650      	mov	r0, sl
 8005a6c:	f000 fc4e 	bl	800630c <__mcmp>
 8005a70:	4602      	mov	r2, r0
 8005a72:	4629      	mov	r1, r5
 8005a74:	4620      	mov	r0, r4
 8005a76:	9209      	str	r2, [sp, #36]	; 0x24
 8005a78:	f000 fa0c 	bl	8005e94 <_Bfree>
 8005a7c:	9b07      	ldr	r3, [sp, #28]
 8005a7e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005a80:	9d04      	ldr	r5, [sp, #16]
 8005a82:	ea43 0102 	orr.w	r1, r3, r2
 8005a86:	9b06      	ldr	r3, [sp, #24]
 8005a88:	4319      	orrs	r1, r3
 8005a8a:	d110      	bne.n	8005aae <_dtoa_r+0xa7e>
 8005a8c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005a90:	d029      	beq.n	8005ae6 <_dtoa_r+0xab6>
 8005a92:	9b05      	ldr	r3, [sp, #20]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	dd02      	ble.n	8005a9e <_dtoa_r+0xa6e>
 8005a98:	9b02      	ldr	r3, [sp, #8]
 8005a9a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8005a9e:	9b01      	ldr	r3, [sp, #4]
 8005aa0:	f883 9000 	strb.w	r9, [r3]
 8005aa4:	e774      	b.n	8005990 <_dtoa_r+0x960>
 8005aa6:	4638      	mov	r0, r7
 8005aa8:	e7ba      	b.n	8005a20 <_dtoa_r+0x9f0>
 8005aaa:	2201      	movs	r2, #1
 8005aac:	e7e1      	b.n	8005a72 <_dtoa_r+0xa42>
 8005aae:	9b05      	ldr	r3, [sp, #20]
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	db04      	blt.n	8005abe <_dtoa_r+0xa8e>
 8005ab4:	9907      	ldr	r1, [sp, #28]
 8005ab6:	430b      	orrs	r3, r1
 8005ab8:	9906      	ldr	r1, [sp, #24]
 8005aba:	430b      	orrs	r3, r1
 8005abc:	d120      	bne.n	8005b00 <_dtoa_r+0xad0>
 8005abe:	2a00      	cmp	r2, #0
 8005ac0:	dded      	ble.n	8005a9e <_dtoa_r+0xa6e>
 8005ac2:	4651      	mov	r1, sl
 8005ac4:	2201      	movs	r2, #1
 8005ac6:	4620      	mov	r0, r4
 8005ac8:	f000 fbb4 	bl	8006234 <__lshift>
 8005acc:	4631      	mov	r1, r6
 8005ace:	4682      	mov	sl, r0
 8005ad0:	f000 fc1c 	bl	800630c <__mcmp>
 8005ad4:	2800      	cmp	r0, #0
 8005ad6:	dc03      	bgt.n	8005ae0 <_dtoa_r+0xab0>
 8005ad8:	d1e1      	bne.n	8005a9e <_dtoa_r+0xa6e>
 8005ada:	f019 0f01 	tst.w	r9, #1
 8005ade:	d0de      	beq.n	8005a9e <_dtoa_r+0xa6e>
 8005ae0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005ae4:	d1d8      	bne.n	8005a98 <_dtoa_r+0xa68>
 8005ae6:	9a01      	ldr	r2, [sp, #4]
 8005ae8:	2339      	movs	r3, #57	; 0x39
 8005aea:	7013      	strb	r3, [r2, #0]
 8005aec:	462b      	mov	r3, r5
 8005aee:	461d      	mov	r5, r3
 8005af0:	3b01      	subs	r3, #1
 8005af2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005af6:	2a39      	cmp	r2, #57	; 0x39
 8005af8:	d06c      	beq.n	8005bd4 <_dtoa_r+0xba4>
 8005afa:	3201      	adds	r2, #1
 8005afc:	701a      	strb	r2, [r3, #0]
 8005afe:	e747      	b.n	8005990 <_dtoa_r+0x960>
 8005b00:	2a00      	cmp	r2, #0
 8005b02:	dd07      	ble.n	8005b14 <_dtoa_r+0xae4>
 8005b04:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005b08:	d0ed      	beq.n	8005ae6 <_dtoa_r+0xab6>
 8005b0a:	9a01      	ldr	r2, [sp, #4]
 8005b0c:	f109 0301 	add.w	r3, r9, #1
 8005b10:	7013      	strb	r3, [r2, #0]
 8005b12:	e73d      	b.n	8005990 <_dtoa_r+0x960>
 8005b14:	9b04      	ldr	r3, [sp, #16]
 8005b16:	9a08      	ldr	r2, [sp, #32]
 8005b18:	f803 9c01 	strb.w	r9, [r3, #-1]
 8005b1c:	4293      	cmp	r3, r2
 8005b1e:	d043      	beq.n	8005ba8 <_dtoa_r+0xb78>
 8005b20:	4651      	mov	r1, sl
 8005b22:	2300      	movs	r3, #0
 8005b24:	220a      	movs	r2, #10
 8005b26:	4620      	mov	r0, r4
 8005b28:	f000 f9d6 	bl	8005ed8 <__multadd>
 8005b2c:	45b8      	cmp	r8, r7
 8005b2e:	4682      	mov	sl, r0
 8005b30:	f04f 0300 	mov.w	r3, #0
 8005b34:	f04f 020a 	mov.w	r2, #10
 8005b38:	4641      	mov	r1, r8
 8005b3a:	4620      	mov	r0, r4
 8005b3c:	d107      	bne.n	8005b4e <_dtoa_r+0xb1e>
 8005b3e:	f000 f9cb 	bl	8005ed8 <__multadd>
 8005b42:	4680      	mov	r8, r0
 8005b44:	4607      	mov	r7, r0
 8005b46:	9b04      	ldr	r3, [sp, #16]
 8005b48:	3301      	adds	r3, #1
 8005b4a:	9304      	str	r3, [sp, #16]
 8005b4c:	e775      	b.n	8005a3a <_dtoa_r+0xa0a>
 8005b4e:	f000 f9c3 	bl	8005ed8 <__multadd>
 8005b52:	4639      	mov	r1, r7
 8005b54:	4680      	mov	r8, r0
 8005b56:	2300      	movs	r3, #0
 8005b58:	220a      	movs	r2, #10
 8005b5a:	4620      	mov	r0, r4
 8005b5c:	f000 f9bc 	bl	8005ed8 <__multadd>
 8005b60:	4607      	mov	r7, r0
 8005b62:	e7f0      	b.n	8005b46 <_dtoa_r+0xb16>
 8005b64:	9b04      	ldr	r3, [sp, #16]
 8005b66:	9301      	str	r3, [sp, #4]
 8005b68:	9d00      	ldr	r5, [sp, #0]
 8005b6a:	4631      	mov	r1, r6
 8005b6c:	4650      	mov	r0, sl
 8005b6e:	f7ff f9d7 	bl	8004f20 <quorem>
 8005b72:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8005b76:	9b00      	ldr	r3, [sp, #0]
 8005b78:	f805 9b01 	strb.w	r9, [r5], #1
 8005b7c:	1aea      	subs	r2, r5, r3
 8005b7e:	9b01      	ldr	r3, [sp, #4]
 8005b80:	4293      	cmp	r3, r2
 8005b82:	dd07      	ble.n	8005b94 <_dtoa_r+0xb64>
 8005b84:	4651      	mov	r1, sl
 8005b86:	2300      	movs	r3, #0
 8005b88:	220a      	movs	r2, #10
 8005b8a:	4620      	mov	r0, r4
 8005b8c:	f000 f9a4 	bl	8005ed8 <__multadd>
 8005b90:	4682      	mov	sl, r0
 8005b92:	e7ea      	b.n	8005b6a <_dtoa_r+0xb3a>
 8005b94:	9b01      	ldr	r3, [sp, #4]
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	bfc8      	it	gt
 8005b9a:	461d      	movgt	r5, r3
 8005b9c:	9b00      	ldr	r3, [sp, #0]
 8005b9e:	bfd8      	it	le
 8005ba0:	2501      	movle	r5, #1
 8005ba2:	441d      	add	r5, r3
 8005ba4:	f04f 0800 	mov.w	r8, #0
 8005ba8:	4651      	mov	r1, sl
 8005baa:	2201      	movs	r2, #1
 8005bac:	4620      	mov	r0, r4
 8005bae:	f000 fb41 	bl	8006234 <__lshift>
 8005bb2:	4631      	mov	r1, r6
 8005bb4:	4682      	mov	sl, r0
 8005bb6:	f000 fba9 	bl	800630c <__mcmp>
 8005bba:	2800      	cmp	r0, #0
 8005bbc:	dc96      	bgt.n	8005aec <_dtoa_r+0xabc>
 8005bbe:	d102      	bne.n	8005bc6 <_dtoa_r+0xb96>
 8005bc0:	f019 0f01 	tst.w	r9, #1
 8005bc4:	d192      	bne.n	8005aec <_dtoa_r+0xabc>
 8005bc6:	462b      	mov	r3, r5
 8005bc8:	461d      	mov	r5, r3
 8005bca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005bce:	2a30      	cmp	r2, #48	; 0x30
 8005bd0:	d0fa      	beq.n	8005bc8 <_dtoa_r+0xb98>
 8005bd2:	e6dd      	b.n	8005990 <_dtoa_r+0x960>
 8005bd4:	9a00      	ldr	r2, [sp, #0]
 8005bd6:	429a      	cmp	r2, r3
 8005bd8:	d189      	bne.n	8005aee <_dtoa_r+0xabe>
 8005bda:	f10b 0b01 	add.w	fp, fp, #1
 8005bde:	2331      	movs	r3, #49	; 0x31
 8005be0:	e796      	b.n	8005b10 <_dtoa_r+0xae0>
 8005be2:	4b0a      	ldr	r3, [pc, #40]	; (8005c0c <_dtoa_r+0xbdc>)
 8005be4:	f7ff ba99 	b.w	800511a <_dtoa_r+0xea>
 8005be8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	f47f aa6d 	bne.w	80050ca <_dtoa_r+0x9a>
 8005bf0:	4b07      	ldr	r3, [pc, #28]	; (8005c10 <_dtoa_r+0xbe0>)
 8005bf2:	f7ff ba92 	b.w	800511a <_dtoa_r+0xea>
 8005bf6:	9b01      	ldr	r3, [sp, #4]
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	dcb5      	bgt.n	8005b68 <_dtoa_r+0xb38>
 8005bfc:	9b07      	ldr	r3, [sp, #28]
 8005bfe:	2b02      	cmp	r3, #2
 8005c00:	f73f aeb1 	bgt.w	8005966 <_dtoa_r+0x936>
 8005c04:	e7b0      	b.n	8005b68 <_dtoa_r+0xb38>
 8005c06:	bf00      	nop
 8005c08:	08007219 	.word	0x08007219
 8005c0c:	08007179 	.word	0x08007179
 8005c10:	0800719d 	.word	0x0800719d

08005c14 <_free_r>:
 8005c14:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005c16:	2900      	cmp	r1, #0
 8005c18:	d044      	beq.n	8005ca4 <_free_r+0x90>
 8005c1a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005c1e:	9001      	str	r0, [sp, #4]
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	f1a1 0404 	sub.w	r4, r1, #4
 8005c26:	bfb8      	it	lt
 8005c28:	18e4      	addlt	r4, r4, r3
 8005c2a:	f000 f8e7 	bl	8005dfc <__malloc_lock>
 8005c2e:	4a1e      	ldr	r2, [pc, #120]	; (8005ca8 <_free_r+0x94>)
 8005c30:	9801      	ldr	r0, [sp, #4]
 8005c32:	6813      	ldr	r3, [r2, #0]
 8005c34:	b933      	cbnz	r3, 8005c44 <_free_r+0x30>
 8005c36:	6063      	str	r3, [r4, #4]
 8005c38:	6014      	str	r4, [r2, #0]
 8005c3a:	b003      	add	sp, #12
 8005c3c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005c40:	f000 b8e2 	b.w	8005e08 <__malloc_unlock>
 8005c44:	42a3      	cmp	r3, r4
 8005c46:	d908      	bls.n	8005c5a <_free_r+0x46>
 8005c48:	6825      	ldr	r5, [r4, #0]
 8005c4a:	1961      	adds	r1, r4, r5
 8005c4c:	428b      	cmp	r3, r1
 8005c4e:	bf01      	itttt	eq
 8005c50:	6819      	ldreq	r1, [r3, #0]
 8005c52:	685b      	ldreq	r3, [r3, #4]
 8005c54:	1949      	addeq	r1, r1, r5
 8005c56:	6021      	streq	r1, [r4, #0]
 8005c58:	e7ed      	b.n	8005c36 <_free_r+0x22>
 8005c5a:	461a      	mov	r2, r3
 8005c5c:	685b      	ldr	r3, [r3, #4]
 8005c5e:	b10b      	cbz	r3, 8005c64 <_free_r+0x50>
 8005c60:	42a3      	cmp	r3, r4
 8005c62:	d9fa      	bls.n	8005c5a <_free_r+0x46>
 8005c64:	6811      	ldr	r1, [r2, #0]
 8005c66:	1855      	adds	r5, r2, r1
 8005c68:	42a5      	cmp	r5, r4
 8005c6a:	d10b      	bne.n	8005c84 <_free_r+0x70>
 8005c6c:	6824      	ldr	r4, [r4, #0]
 8005c6e:	4421      	add	r1, r4
 8005c70:	1854      	adds	r4, r2, r1
 8005c72:	42a3      	cmp	r3, r4
 8005c74:	6011      	str	r1, [r2, #0]
 8005c76:	d1e0      	bne.n	8005c3a <_free_r+0x26>
 8005c78:	681c      	ldr	r4, [r3, #0]
 8005c7a:	685b      	ldr	r3, [r3, #4]
 8005c7c:	6053      	str	r3, [r2, #4]
 8005c7e:	440c      	add	r4, r1
 8005c80:	6014      	str	r4, [r2, #0]
 8005c82:	e7da      	b.n	8005c3a <_free_r+0x26>
 8005c84:	d902      	bls.n	8005c8c <_free_r+0x78>
 8005c86:	230c      	movs	r3, #12
 8005c88:	6003      	str	r3, [r0, #0]
 8005c8a:	e7d6      	b.n	8005c3a <_free_r+0x26>
 8005c8c:	6825      	ldr	r5, [r4, #0]
 8005c8e:	1961      	adds	r1, r4, r5
 8005c90:	428b      	cmp	r3, r1
 8005c92:	bf04      	itt	eq
 8005c94:	6819      	ldreq	r1, [r3, #0]
 8005c96:	685b      	ldreq	r3, [r3, #4]
 8005c98:	6063      	str	r3, [r4, #4]
 8005c9a:	bf04      	itt	eq
 8005c9c:	1949      	addeq	r1, r1, r5
 8005c9e:	6021      	streq	r1, [r4, #0]
 8005ca0:	6054      	str	r4, [r2, #4]
 8005ca2:	e7ca      	b.n	8005c3a <_free_r+0x26>
 8005ca4:	b003      	add	sp, #12
 8005ca6:	bd30      	pop	{r4, r5, pc}
 8005ca8:	200003ec 	.word	0x200003ec

08005cac <malloc>:
 8005cac:	4b02      	ldr	r3, [pc, #8]	; (8005cb8 <malloc+0xc>)
 8005cae:	4601      	mov	r1, r0
 8005cb0:	6818      	ldr	r0, [r3, #0]
 8005cb2:	f000 b823 	b.w	8005cfc <_malloc_r>
 8005cb6:	bf00      	nop
 8005cb8:	20000064 	.word	0x20000064

08005cbc <sbrk_aligned>:
 8005cbc:	b570      	push	{r4, r5, r6, lr}
 8005cbe:	4e0e      	ldr	r6, [pc, #56]	; (8005cf8 <sbrk_aligned+0x3c>)
 8005cc0:	460c      	mov	r4, r1
 8005cc2:	6831      	ldr	r1, [r6, #0]
 8005cc4:	4605      	mov	r5, r0
 8005cc6:	b911      	cbnz	r1, 8005cce <sbrk_aligned+0x12>
 8005cc8:	f000 fe40 	bl	800694c <_sbrk_r>
 8005ccc:	6030      	str	r0, [r6, #0]
 8005cce:	4621      	mov	r1, r4
 8005cd0:	4628      	mov	r0, r5
 8005cd2:	f000 fe3b 	bl	800694c <_sbrk_r>
 8005cd6:	1c43      	adds	r3, r0, #1
 8005cd8:	d00a      	beq.n	8005cf0 <sbrk_aligned+0x34>
 8005cda:	1cc4      	adds	r4, r0, #3
 8005cdc:	f024 0403 	bic.w	r4, r4, #3
 8005ce0:	42a0      	cmp	r0, r4
 8005ce2:	d007      	beq.n	8005cf4 <sbrk_aligned+0x38>
 8005ce4:	1a21      	subs	r1, r4, r0
 8005ce6:	4628      	mov	r0, r5
 8005ce8:	f000 fe30 	bl	800694c <_sbrk_r>
 8005cec:	3001      	adds	r0, #1
 8005cee:	d101      	bne.n	8005cf4 <sbrk_aligned+0x38>
 8005cf0:	f04f 34ff 	mov.w	r4, #4294967295
 8005cf4:	4620      	mov	r0, r4
 8005cf6:	bd70      	pop	{r4, r5, r6, pc}
 8005cf8:	200003f0 	.word	0x200003f0

08005cfc <_malloc_r>:
 8005cfc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005d00:	1ccd      	adds	r5, r1, #3
 8005d02:	f025 0503 	bic.w	r5, r5, #3
 8005d06:	3508      	adds	r5, #8
 8005d08:	2d0c      	cmp	r5, #12
 8005d0a:	bf38      	it	cc
 8005d0c:	250c      	movcc	r5, #12
 8005d0e:	2d00      	cmp	r5, #0
 8005d10:	4607      	mov	r7, r0
 8005d12:	db01      	blt.n	8005d18 <_malloc_r+0x1c>
 8005d14:	42a9      	cmp	r1, r5
 8005d16:	d905      	bls.n	8005d24 <_malloc_r+0x28>
 8005d18:	230c      	movs	r3, #12
 8005d1a:	603b      	str	r3, [r7, #0]
 8005d1c:	2600      	movs	r6, #0
 8005d1e:	4630      	mov	r0, r6
 8005d20:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005d24:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8005df8 <_malloc_r+0xfc>
 8005d28:	f000 f868 	bl	8005dfc <__malloc_lock>
 8005d2c:	f8d8 3000 	ldr.w	r3, [r8]
 8005d30:	461c      	mov	r4, r3
 8005d32:	bb5c      	cbnz	r4, 8005d8c <_malloc_r+0x90>
 8005d34:	4629      	mov	r1, r5
 8005d36:	4638      	mov	r0, r7
 8005d38:	f7ff ffc0 	bl	8005cbc <sbrk_aligned>
 8005d3c:	1c43      	adds	r3, r0, #1
 8005d3e:	4604      	mov	r4, r0
 8005d40:	d155      	bne.n	8005dee <_malloc_r+0xf2>
 8005d42:	f8d8 4000 	ldr.w	r4, [r8]
 8005d46:	4626      	mov	r6, r4
 8005d48:	2e00      	cmp	r6, #0
 8005d4a:	d145      	bne.n	8005dd8 <_malloc_r+0xdc>
 8005d4c:	2c00      	cmp	r4, #0
 8005d4e:	d048      	beq.n	8005de2 <_malloc_r+0xe6>
 8005d50:	6823      	ldr	r3, [r4, #0]
 8005d52:	4631      	mov	r1, r6
 8005d54:	4638      	mov	r0, r7
 8005d56:	eb04 0903 	add.w	r9, r4, r3
 8005d5a:	f000 fdf7 	bl	800694c <_sbrk_r>
 8005d5e:	4581      	cmp	r9, r0
 8005d60:	d13f      	bne.n	8005de2 <_malloc_r+0xe6>
 8005d62:	6821      	ldr	r1, [r4, #0]
 8005d64:	1a6d      	subs	r5, r5, r1
 8005d66:	4629      	mov	r1, r5
 8005d68:	4638      	mov	r0, r7
 8005d6a:	f7ff ffa7 	bl	8005cbc <sbrk_aligned>
 8005d6e:	3001      	adds	r0, #1
 8005d70:	d037      	beq.n	8005de2 <_malloc_r+0xe6>
 8005d72:	6823      	ldr	r3, [r4, #0]
 8005d74:	442b      	add	r3, r5
 8005d76:	6023      	str	r3, [r4, #0]
 8005d78:	f8d8 3000 	ldr.w	r3, [r8]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d038      	beq.n	8005df2 <_malloc_r+0xf6>
 8005d80:	685a      	ldr	r2, [r3, #4]
 8005d82:	42a2      	cmp	r2, r4
 8005d84:	d12b      	bne.n	8005dde <_malloc_r+0xe2>
 8005d86:	2200      	movs	r2, #0
 8005d88:	605a      	str	r2, [r3, #4]
 8005d8a:	e00f      	b.n	8005dac <_malloc_r+0xb0>
 8005d8c:	6822      	ldr	r2, [r4, #0]
 8005d8e:	1b52      	subs	r2, r2, r5
 8005d90:	d41f      	bmi.n	8005dd2 <_malloc_r+0xd6>
 8005d92:	2a0b      	cmp	r2, #11
 8005d94:	d917      	bls.n	8005dc6 <_malloc_r+0xca>
 8005d96:	1961      	adds	r1, r4, r5
 8005d98:	42a3      	cmp	r3, r4
 8005d9a:	6025      	str	r5, [r4, #0]
 8005d9c:	bf18      	it	ne
 8005d9e:	6059      	strne	r1, [r3, #4]
 8005da0:	6863      	ldr	r3, [r4, #4]
 8005da2:	bf08      	it	eq
 8005da4:	f8c8 1000 	streq.w	r1, [r8]
 8005da8:	5162      	str	r2, [r4, r5]
 8005daa:	604b      	str	r3, [r1, #4]
 8005dac:	4638      	mov	r0, r7
 8005dae:	f104 060b 	add.w	r6, r4, #11
 8005db2:	f000 f829 	bl	8005e08 <__malloc_unlock>
 8005db6:	f026 0607 	bic.w	r6, r6, #7
 8005dba:	1d23      	adds	r3, r4, #4
 8005dbc:	1af2      	subs	r2, r6, r3
 8005dbe:	d0ae      	beq.n	8005d1e <_malloc_r+0x22>
 8005dc0:	1b9b      	subs	r3, r3, r6
 8005dc2:	50a3      	str	r3, [r4, r2]
 8005dc4:	e7ab      	b.n	8005d1e <_malloc_r+0x22>
 8005dc6:	42a3      	cmp	r3, r4
 8005dc8:	6862      	ldr	r2, [r4, #4]
 8005dca:	d1dd      	bne.n	8005d88 <_malloc_r+0x8c>
 8005dcc:	f8c8 2000 	str.w	r2, [r8]
 8005dd0:	e7ec      	b.n	8005dac <_malloc_r+0xb0>
 8005dd2:	4623      	mov	r3, r4
 8005dd4:	6864      	ldr	r4, [r4, #4]
 8005dd6:	e7ac      	b.n	8005d32 <_malloc_r+0x36>
 8005dd8:	4634      	mov	r4, r6
 8005dda:	6876      	ldr	r6, [r6, #4]
 8005ddc:	e7b4      	b.n	8005d48 <_malloc_r+0x4c>
 8005dde:	4613      	mov	r3, r2
 8005de0:	e7cc      	b.n	8005d7c <_malloc_r+0x80>
 8005de2:	230c      	movs	r3, #12
 8005de4:	603b      	str	r3, [r7, #0]
 8005de6:	4638      	mov	r0, r7
 8005de8:	f000 f80e 	bl	8005e08 <__malloc_unlock>
 8005dec:	e797      	b.n	8005d1e <_malloc_r+0x22>
 8005dee:	6025      	str	r5, [r4, #0]
 8005df0:	e7dc      	b.n	8005dac <_malloc_r+0xb0>
 8005df2:	605b      	str	r3, [r3, #4]
 8005df4:	deff      	udf	#255	; 0xff
 8005df6:	bf00      	nop
 8005df8:	200003ec 	.word	0x200003ec

08005dfc <__malloc_lock>:
 8005dfc:	4801      	ldr	r0, [pc, #4]	; (8005e04 <__malloc_lock+0x8>)
 8005dfe:	f7ff b88d 	b.w	8004f1c <__retarget_lock_acquire_recursive>
 8005e02:	bf00      	nop
 8005e04:	200003e8 	.word	0x200003e8

08005e08 <__malloc_unlock>:
 8005e08:	4801      	ldr	r0, [pc, #4]	; (8005e10 <__malloc_unlock+0x8>)
 8005e0a:	f7ff b888 	b.w	8004f1e <__retarget_lock_release_recursive>
 8005e0e:	bf00      	nop
 8005e10:	200003e8 	.word	0x200003e8

08005e14 <_Balloc>:
 8005e14:	b570      	push	{r4, r5, r6, lr}
 8005e16:	69c6      	ldr	r6, [r0, #28]
 8005e18:	4604      	mov	r4, r0
 8005e1a:	460d      	mov	r5, r1
 8005e1c:	b976      	cbnz	r6, 8005e3c <_Balloc+0x28>
 8005e1e:	2010      	movs	r0, #16
 8005e20:	f7ff ff44 	bl	8005cac <malloc>
 8005e24:	4602      	mov	r2, r0
 8005e26:	61e0      	str	r0, [r4, #28]
 8005e28:	b920      	cbnz	r0, 8005e34 <_Balloc+0x20>
 8005e2a:	4b18      	ldr	r3, [pc, #96]	; (8005e8c <_Balloc+0x78>)
 8005e2c:	4818      	ldr	r0, [pc, #96]	; (8005e90 <_Balloc+0x7c>)
 8005e2e:	216b      	movs	r1, #107	; 0x6b
 8005e30:	f000 fdaa 	bl	8006988 <__assert_func>
 8005e34:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005e38:	6006      	str	r6, [r0, #0]
 8005e3a:	60c6      	str	r6, [r0, #12]
 8005e3c:	69e6      	ldr	r6, [r4, #28]
 8005e3e:	68f3      	ldr	r3, [r6, #12]
 8005e40:	b183      	cbz	r3, 8005e64 <_Balloc+0x50>
 8005e42:	69e3      	ldr	r3, [r4, #28]
 8005e44:	68db      	ldr	r3, [r3, #12]
 8005e46:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005e4a:	b9b8      	cbnz	r0, 8005e7c <_Balloc+0x68>
 8005e4c:	2101      	movs	r1, #1
 8005e4e:	fa01 f605 	lsl.w	r6, r1, r5
 8005e52:	1d72      	adds	r2, r6, #5
 8005e54:	0092      	lsls	r2, r2, #2
 8005e56:	4620      	mov	r0, r4
 8005e58:	f000 fdb4 	bl	80069c4 <_calloc_r>
 8005e5c:	b160      	cbz	r0, 8005e78 <_Balloc+0x64>
 8005e5e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005e62:	e00e      	b.n	8005e82 <_Balloc+0x6e>
 8005e64:	2221      	movs	r2, #33	; 0x21
 8005e66:	2104      	movs	r1, #4
 8005e68:	4620      	mov	r0, r4
 8005e6a:	f000 fdab 	bl	80069c4 <_calloc_r>
 8005e6e:	69e3      	ldr	r3, [r4, #28]
 8005e70:	60f0      	str	r0, [r6, #12]
 8005e72:	68db      	ldr	r3, [r3, #12]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d1e4      	bne.n	8005e42 <_Balloc+0x2e>
 8005e78:	2000      	movs	r0, #0
 8005e7a:	bd70      	pop	{r4, r5, r6, pc}
 8005e7c:	6802      	ldr	r2, [r0, #0]
 8005e7e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005e82:	2300      	movs	r3, #0
 8005e84:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005e88:	e7f7      	b.n	8005e7a <_Balloc+0x66>
 8005e8a:	bf00      	nop
 8005e8c:	080071aa 	.word	0x080071aa
 8005e90:	0800722a 	.word	0x0800722a

08005e94 <_Bfree>:
 8005e94:	b570      	push	{r4, r5, r6, lr}
 8005e96:	69c6      	ldr	r6, [r0, #28]
 8005e98:	4605      	mov	r5, r0
 8005e9a:	460c      	mov	r4, r1
 8005e9c:	b976      	cbnz	r6, 8005ebc <_Bfree+0x28>
 8005e9e:	2010      	movs	r0, #16
 8005ea0:	f7ff ff04 	bl	8005cac <malloc>
 8005ea4:	4602      	mov	r2, r0
 8005ea6:	61e8      	str	r0, [r5, #28]
 8005ea8:	b920      	cbnz	r0, 8005eb4 <_Bfree+0x20>
 8005eaa:	4b09      	ldr	r3, [pc, #36]	; (8005ed0 <_Bfree+0x3c>)
 8005eac:	4809      	ldr	r0, [pc, #36]	; (8005ed4 <_Bfree+0x40>)
 8005eae:	218f      	movs	r1, #143	; 0x8f
 8005eb0:	f000 fd6a 	bl	8006988 <__assert_func>
 8005eb4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005eb8:	6006      	str	r6, [r0, #0]
 8005eba:	60c6      	str	r6, [r0, #12]
 8005ebc:	b13c      	cbz	r4, 8005ece <_Bfree+0x3a>
 8005ebe:	69eb      	ldr	r3, [r5, #28]
 8005ec0:	6862      	ldr	r2, [r4, #4]
 8005ec2:	68db      	ldr	r3, [r3, #12]
 8005ec4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005ec8:	6021      	str	r1, [r4, #0]
 8005eca:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005ece:	bd70      	pop	{r4, r5, r6, pc}
 8005ed0:	080071aa 	.word	0x080071aa
 8005ed4:	0800722a 	.word	0x0800722a

08005ed8 <__multadd>:
 8005ed8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005edc:	690d      	ldr	r5, [r1, #16]
 8005ede:	4607      	mov	r7, r0
 8005ee0:	460c      	mov	r4, r1
 8005ee2:	461e      	mov	r6, r3
 8005ee4:	f101 0c14 	add.w	ip, r1, #20
 8005ee8:	2000      	movs	r0, #0
 8005eea:	f8dc 3000 	ldr.w	r3, [ip]
 8005eee:	b299      	uxth	r1, r3
 8005ef0:	fb02 6101 	mla	r1, r2, r1, r6
 8005ef4:	0c1e      	lsrs	r6, r3, #16
 8005ef6:	0c0b      	lsrs	r3, r1, #16
 8005ef8:	fb02 3306 	mla	r3, r2, r6, r3
 8005efc:	b289      	uxth	r1, r1
 8005efe:	3001      	adds	r0, #1
 8005f00:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005f04:	4285      	cmp	r5, r0
 8005f06:	f84c 1b04 	str.w	r1, [ip], #4
 8005f0a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005f0e:	dcec      	bgt.n	8005eea <__multadd+0x12>
 8005f10:	b30e      	cbz	r6, 8005f56 <__multadd+0x7e>
 8005f12:	68a3      	ldr	r3, [r4, #8]
 8005f14:	42ab      	cmp	r3, r5
 8005f16:	dc19      	bgt.n	8005f4c <__multadd+0x74>
 8005f18:	6861      	ldr	r1, [r4, #4]
 8005f1a:	4638      	mov	r0, r7
 8005f1c:	3101      	adds	r1, #1
 8005f1e:	f7ff ff79 	bl	8005e14 <_Balloc>
 8005f22:	4680      	mov	r8, r0
 8005f24:	b928      	cbnz	r0, 8005f32 <__multadd+0x5a>
 8005f26:	4602      	mov	r2, r0
 8005f28:	4b0c      	ldr	r3, [pc, #48]	; (8005f5c <__multadd+0x84>)
 8005f2a:	480d      	ldr	r0, [pc, #52]	; (8005f60 <__multadd+0x88>)
 8005f2c:	21ba      	movs	r1, #186	; 0xba
 8005f2e:	f000 fd2b 	bl	8006988 <__assert_func>
 8005f32:	6922      	ldr	r2, [r4, #16]
 8005f34:	3202      	adds	r2, #2
 8005f36:	f104 010c 	add.w	r1, r4, #12
 8005f3a:	0092      	lsls	r2, r2, #2
 8005f3c:	300c      	adds	r0, #12
 8005f3e:	f000 fd15 	bl	800696c <memcpy>
 8005f42:	4621      	mov	r1, r4
 8005f44:	4638      	mov	r0, r7
 8005f46:	f7ff ffa5 	bl	8005e94 <_Bfree>
 8005f4a:	4644      	mov	r4, r8
 8005f4c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005f50:	3501      	adds	r5, #1
 8005f52:	615e      	str	r6, [r3, #20]
 8005f54:	6125      	str	r5, [r4, #16]
 8005f56:	4620      	mov	r0, r4
 8005f58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005f5c:	08007219 	.word	0x08007219
 8005f60:	0800722a 	.word	0x0800722a

08005f64 <__hi0bits>:
 8005f64:	0c03      	lsrs	r3, r0, #16
 8005f66:	041b      	lsls	r3, r3, #16
 8005f68:	b9d3      	cbnz	r3, 8005fa0 <__hi0bits+0x3c>
 8005f6a:	0400      	lsls	r0, r0, #16
 8005f6c:	2310      	movs	r3, #16
 8005f6e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8005f72:	bf04      	itt	eq
 8005f74:	0200      	lsleq	r0, r0, #8
 8005f76:	3308      	addeq	r3, #8
 8005f78:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8005f7c:	bf04      	itt	eq
 8005f7e:	0100      	lsleq	r0, r0, #4
 8005f80:	3304      	addeq	r3, #4
 8005f82:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8005f86:	bf04      	itt	eq
 8005f88:	0080      	lsleq	r0, r0, #2
 8005f8a:	3302      	addeq	r3, #2
 8005f8c:	2800      	cmp	r0, #0
 8005f8e:	db05      	blt.n	8005f9c <__hi0bits+0x38>
 8005f90:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8005f94:	f103 0301 	add.w	r3, r3, #1
 8005f98:	bf08      	it	eq
 8005f9a:	2320      	moveq	r3, #32
 8005f9c:	4618      	mov	r0, r3
 8005f9e:	4770      	bx	lr
 8005fa0:	2300      	movs	r3, #0
 8005fa2:	e7e4      	b.n	8005f6e <__hi0bits+0xa>

08005fa4 <__lo0bits>:
 8005fa4:	6803      	ldr	r3, [r0, #0]
 8005fa6:	f013 0207 	ands.w	r2, r3, #7
 8005faa:	d00c      	beq.n	8005fc6 <__lo0bits+0x22>
 8005fac:	07d9      	lsls	r1, r3, #31
 8005fae:	d422      	bmi.n	8005ff6 <__lo0bits+0x52>
 8005fb0:	079a      	lsls	r2, r3, #30
 8005fb2:	bf49      	itett	mi
 8005fb4:	085b      	lsrmi	r3, r3, #1
 8005fb6:	089b      	lsrpl	r3, r3, #2
 8005fb8:	6003      	strmi	r3, [r0, #0]
 8005fba:	2201      	movmi	r2, #1
 8005fbc:	bf5c      	itt	pl
 8005fbe:	6003      	strpl	r3, [r0, #0]
 8005fc0:	2202      	movpl	r2, #2
 8005fc2:	4610      	mov	r0, r2
 8005fc4:	4770      	bx	lr
 8005fc6:	b299      	uxth	r1, r3
 8005fc8:	b909      	cbnz	r1, 8005fce <__lo0bits+0x2a>
 8005fca:	0c1b      	lsrs	r3, r3, #16
 8005fcc:	2210      	movs	r2, #16
 8005fce:	b2d9      	uxtb	r1, r3
 8005fd0:	b909      	cbnz	r1, 8005fd6 <__lo0bits+0x32>
 8005fd2:	3208      	adds	r2, #8
 8005fd4:	0a1b      	lsrs	r3, r3, #8
 8005fd6:	0719      	lsls	r1, r3, #28
 8005fd8:	bf04      	itt	eq
 8005fda:	091b      	lsreq	r3, r3, #4
 8005fdc:	3204      	addeq	r2, #4
 8005fde:	0799      	lsls	r1, r3, #30
 8005fe0:	bf04      	itt	eq
 8005fe2:	089b      	lsreq	r3, r3, #2
 8005fe4:	3202      	addeq	r2, #2
 8005fe6:	07d9      	lsls	r1, r3, #31
 8005fe8:	d403      	bmi.n	8005ff2 <__lo0bits+0x4e>
 8005fea:	085b      	lsrs	r3, r3, #1
 8005fec:	f102 0201 	add.w	r2, r2, #1
 8005ff0:	d003      	beq.n	8005ffa <__lo0bits+0x56>
 8005ff2:	6003      	str	r3, [r0, #0]
 8005ff4:	e7e5      	b.n	8005fc2 <__lo0bits+0x1e>
 8005ff6:	2200      	movs	r2, #0
 8005ff8:	e7e3      	b.n	8005fc2 <__lo0bits+0x1e>
 8005ffa:	2220      	movs	r2, #32
 8005ffc:	e7e1      	b.n	8005fc2 <__lo0bits+0x1e>
	...

08006000 <__i2b>:
 8006000:	b510      	push	{r4, lr}
 8006002:	460c      	mov	r4, r1
 8006004:	2101      	movs	r1, #1
 8006006:	f7ff ff05 	bl	8005e14 <_Balloc>
 800600a:	4602      	mov	r2, r0
 800600c:	b928      	cbnz	r0, 800601a <__i2b+0x1a>
 800600e:	4b05      	ldr	r3, [pc, #20]	; (8006024 <__i2b+0x24>)
 8006010:	4805      	ldr	r0, [pc, #20]	; (8006028 <__i2b+0x28>)
 8006012:	f240 1145 	movw	r1, #325	; 0x145
 8006016:	f000 fcb7 	bl	8006988 <__assert_func>
 800601a:	2301      	movs	r3, #1
 800601c:	6144      	str	r4, [r0, #20]
 800601e:	6103      	str	r3, [r0, #16]
 8006020:	bd10      	pop	{r4, pc}
 8006022:	bf00      	nop
 8006024:	08007219 	.word	0x08007219
 8006028:	0800722a 	.word	0x0800722a

0800602c <__multiply>:
 800602c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006030:	4691      	mov	r9, r2
 8006032:	690a      	ldr	r2, [r1, #16]
 8006034:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006038:	429a      	cmp	r2, r3
 800603a:	bfb8      	it	lt
 800603c:	460b      	movlt	r3, r1
 800603e:	460c      	mov	r4, r1
 8006040:	bfbc      	itt	lt
 8006042:	464c      	movlt	r4, r9
 8006044:	4699      	movlt	r9, r3
 8006046:	6927      	ldr	r7, [r4, #16]
 8006048:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800604c:	68a3      	ldr	r3, [r4, #8]
 800604e:	6861      	ldr	r1, [r4, #4]
 8006050:	eb07 060a 	add.w	r6, r7, sl
 8006054:	42b3      	cmp	r3, r6
 8006056:	b085      	sub	sp, #20
 8006058:	bfb8      	it	lt
 800605a:	3101      	addlt	r1, #1
 800605c:	f7ff feda 	bl	8005e14 <_Balloc>
 8006060:	b930      	cbnz	r0, 8006070 <__multiply+0x44>
 8006062:	4602      	mov	r2, r0
 8006064:	4b44      	ldr	r3, [pc, #272]	; (8006178 <__multiply+0x14c>)
 8006066:	4845      	ldr	r0, [pc, #276]	; (800617c <__multiply+0x150>)
 8006068:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800606c:	f000 fc8c 	bl	8006988 <__assert_func>
 8006070:	f100 0514 	add.w	r5, r0, #20
 8006074:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006078:	462b      	mov	r3, r5
 800607a:	2200      	movs	r2, #0
 800607c:	4543      	cmp	r3, r8
 800607e:	d321      	bcc.n	80060c4 <__multiply+0x98>
 8006080:	f104 0314 	add.w	r3, r4, #20
 8006084:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006088:	f109 0314 	add.w	r3, r9, #20
 800608c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006090:	9202      	str	r2, [sp, #8]
 8006092:	1b3a      	subs	r2, r7, r4
 8006094:	3a15      	subs	r2, #21
 8006096:	f022 0203 	bic.w	r2, r2, #3
 800609a:	3204      	adds	r2, #4
 800609c:	f104 0115 	add.w	r1, r4, #21
 80060a0:	428f      	cmp	r7, r1
 80060a2:	bf38      	it	cc
 80060a4:	2204      	movcc	r2, #4
 80060a6:	9201      	str	r2, [sp, #4]
 80060a8:	9a02      	ldr	r2, [sp, #8]
 80060aa:	9303      	str	r3, [sp, #12]
 80060ac:	429a      	cmp	r2, r3
 80060ae:	d80c      	bhi.n	80060ca <__multiply+0x9e>
 80060b0:	2e00      	cmp	r6, #0
 80060b2:	dd03      	ble.n	80060bc <__multiply+0x90>
 80060b4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d05b      	beq.n	8006174 <__multiply+0x148>
 80060bc:	6106      	str	r6, [r0, #16]
 80060be:	b005      	add	sp, #20
 80060c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060c4:	f843 2b04 	str.w	r2, [r3], #4
 80060c8:	e7d8      	b.n	800607c <__multiply+0x50>
 80060ca:	f8b3 a000 	ldrh.w	sl, [r3]
 80060ce:	f1ba 0f00 	cmp.w	sl, #0
 80060d2:	d024      	beq.n	800611e <__multiply+0xf2>
 80060d4:	f104 0e14 	add.w	lr, r4, #20
 80060d8:	46a9      	mov	r9, r5
 80060da:	f04f 0c00 	mov.w	ip, #0
 80060de:	f85e 2b04 	ldr.w	r2, [lr], #4
 80060e2:	f8d9 1000 	ldr.w	r1, [r9]
 80060e6:	fa1f fb82 	uxth.w	fp, r2
 80060ea:	b289      	uxth	r1, r1
 80060ec:	fb0a 110b 	mla	r1, sl, fp, r1
 80060f0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80060f4:	f8d9 2000 	ldr.w	r2, [r9]
 80060f8:	4461      	add	r1, ip
 80060fa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80060fe:	fb0a c20b 	mla	r2, sl, fp, ip
 8006102:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006106:	b289      	uxth	r1, r1
 8006108:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800610c:	4577      	cmp	r7, lr
 800610e:	f849 1b04 	str.w	r1, [r9], #4
 8006112:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006116:	d8e2      	bhi.n	80060de <__multiply+0xb2>
 8006118:	9a01      	ldr	r2, [sp, #4]
 800611a:	f845 c002 	str.w	ip, [r5, r2]
 800611e:	9a03      	ldr	r2, [sp, #12]
 8006120:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006124:	3304      	adds	r3, #4
 8006126:	f1b9 0f00 	cmp.w	r9, #0
 800612a:	d021      	beq.n	8006170 <__multiply+0x144>
 800612c:	6829      	ldr	r1, [r5, #0]
 800612e:	f104 0c14 	add.w	ip, r4, #20
 8006132:	46ae      	mov	lr, r5
 8006134:	f04f 0a00 	mov.w	sl, #0
 8006138:	f8bc b000 	ldrh.w	fp, [ip]
 800613c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006140:	fb09 220b 	mla	r2, r9, fp, r2
 8006144:	4452      	add	r2, sl
 8006146:	b289      	uxth	r1, r1
 8006148:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800614c:	f84e 1b04 	str.w	r1, [lr], #4
 8006150:	f85c 1b04 	ldr.w	r1, [ip], #4
 8006154:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006158:	f8be 1000 	ldrh.w	r1, [lr]
 800615c:	fb09 110a 	mla	r1, r9, sl, r1
 8006160:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8006164:	4567      	cmp	r7, ip
 8006166:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800616a:	d8e5      	bhi.n	8006138 <__multiply+0x10c>
 800616c:	9a01      	ldr	r2, [sp, #4]
 800616e:	50a9      	str	r1, [r5, r2]
 8006170:	3504      	adds	r5, #4
 8006172:	e799      	b.n	80060a8 <__multiply+0x7c>
 8006174:	3e01      	subs	r6, #1
 8006176:	e79b      	b.n	80060b0 <__multiply+0x84>
 8006178:	08007219 	.word	0x08007219
 800617c:	0800722a 	.word	0x0800722a

08006180 <__pow5mult>:
 8006180:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006184:	4615      	mov	r5, r2
 8006186:	f012 0203 	ands.w	r2, r2, #3
 800618a:	4606      	mov	r6, r0
 800618c:	460f      	mov	r7, r1
 800618e:	d007      	beq.n	80061a0 <__pow5mult+0x20>
 8006190:	4c25      	ldr	r4, [pc, #148]	; (8006228 <__pow5mult+0xa8>)
 8006192:	3a01      	subs	r2, #1
 8006194:	2300      	movs	r3, #0
 8006196:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800619a:	f7ff fe9d 	bl	8005ed8 <__multadd>
 800619e:	4607      	mov	r7, r0
 80061a0:	10ad      	asrs	r5, r5, #2
 80061a2:	d03d      	beq.n	8006220 <__pow5mult+0xa0>
 80061a4:	69f4      	ldr	r4, [r6, #28]
 80061a6:	b97c      	cbnz	r4, 80061c8 <__pow5mult+0x48>
 80061a8:	2010      	movs	r0, #16
 80061aa:	f7ff fd7f 	bl	8005cac <malloc>
 80061ae:	4602      	mov	r2, r0
 80061b0:	61f0      	str	r0, [r6, #28]
 80061b2:	b928      	cbnz	r0, 80061c0 <__pow5mult+0x40>
 80061b4:	4b1d      	ldr	r3, [pc, #116]	; (800622c <__pow5mult+0xac>)
 80061b6:	481e      	ldr	r0, [pc, #120]	; (8006230 <__pow5mult+0xb0>)
 80061b8:	f240 11b3 	movw	r1, #435	; 0x1b3
 80061bc:	f000 fbe4 	bl	8006988 <__assert_func>
 80061c0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80061c4:	6004      	str	r4, [r0, #0]
 80061c6:	60c4      	str	r4, [r0, #12]
 80061c8:	f8d6 801c 	ldr.w	r8, [r6, #28]
 80061cc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80061d0:	b94c      	cbnz	r4, 80061e6 <__pow5mult+0x66>
 80061d2:	f240 2171 	movw	r1, #625	; 0x271
 80061d6:	4630      	mov	r0, r6
 80061d8:	f7ff ff12 	bl	8006000 <__i2b>
 80061dc:	2300      	movs	r3, #0
 80061de:	f8c8 0008 	str.w	r0, [r8, #8]
 80061e2:	4604      	mov	r4, r0
 80061e4:	6003      	str	r3, [r0, #0]
 80061e6:	f04f 0900 	mov.w	r9, #0
 80061ea:	07eb      	lsls	r3, r5, #31
 80061ec:	d50a      	bpl.n	8006204 <__pow5mult+0x84>
 80061ee:	4639      	mov	r1, r7
 80061f0:	4622      	mov	r2, r4
 80061f2:	4630      	mov	r0, r6
 80061f4:	f7ff ff1a 	bl	800602c <__multiply>
 80061f8:	4639      	mov	r1, r7
 80061fa:	4680      	mov	r8, r0
 80061fc:	4630      	mov	r0, r6
 80061fe:	f7ff fe49 	bl	8005e94 <_Bfree>
 8006202:	4647      	mov	r7, r8
 8006204:	106d      	asrs	r5, r5, #1
 8006206:	d00b      	beq.n	8006220 <__pow5mult+0xa0>
 8006208:	6820      	ldr	r0, [r4, #0]
 800620a:	b938      	cbnz	r0, 800621c <__pow5mult+0x9c>
 800620c:	4622      	mov	r2, r4
 800620e:	4621      	mov	r1, r4
 8006210:	4630      	mov	r0, r6
 8006212:	f7ff ff0b 	bl	800602c <__multiply>
 8006216:	6020      	str	r0, [r4, #0]
 8006218:	f8c0 9000 	str.w	r9, [r0]
 800621c:	4604      	mov	r4, r0
 800621e:	e7e4      	b.n	80061ea <__pow5mult+0x6a>
 8006220:	4638      	mov	r0, r7
 8006222:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006226:	bf00      	nop
 8006228:	08007378 	.word	0x08007378
 800622c:	080071aa 	.word	0x080071aa
 8006230:	0800722a 	.word	0x0800722a

08006234 <__lshift>:
 8006234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006238:	460c      	mov	r4, r1
 800623a:	6849      	ldr	r1, [r1, #4]
 800623c:	6923      	ldr	r3, [r4, #16]
 800623e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006242:	68a3      	ldr	r3, [r4, #8]
 8006244:	4607      	mov	r7, r0
 8006246:	4691      	mov	r9, r2
 8006248:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800624c:	f108 0601 	add.w	r6, r8, #1
 8006250:	42b3      	cmp	r3, r6
 8006252:	db0b      	blt.n	800626c <__lshift+0x38>
 8006254:	4638      	mov	r0, r7
 8006256:	f7ff fddd 	bl	8005e14 <_Balloc>
 800625a:	4605      	mov	r5, r0
 800625c:	b948      	cbnz	r0, 8006272 <__lshift+0x3e>
 800625e:	4602      	mov	r2, r0
 8006260:	4b28      	ldr	r3, [pc, #160]	; (8006304 <__lshift+0xd0>)
 8006262:	4829      	ldr	r0, [pc, #164]	; (8006308 <__lshift+0xd4>)
 8006264:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8006268:	f000 fb8e 	bl	8006988 <__assert_func>
 800626c:	3101      	adds	r1, #1
 800626e:	005b      	lsls	r3, r3, #1
 8006270:	e7ee      	b.n	8006250 <__lshift+0x1c>
 8006272:	2300      	movs	r3, #0
 8006274:	f100 0114 	add.w	r1, r0, #20
 8006278:	f100 0210 	add.w	r2, r0, #16
 800627c:	4618      	mov	r0, r3
 800627e:	4553      	cmp	r3, sl
 8006280:	db33      	blt.n	80062ea <__lshift+0xb6>
 8006282:	6920      	ldr	r0, [r4, #16]
 8006284:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006288:	f104 0314 	add.w	r3, r4, #20
 800628c:	f019 091f 	ands.w	r9, r9, #31
 8006290:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006294:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006298:	d02b      	beq.n	80062f2 <__lshift+0xbe>
 800629a:	f1c9 0e20 	rsb	lr, r9, #32
 800629e:	468a      	mov	sl, r1
 80062a0:	2200      	movs	r2, #0
 80062a2:	6818      	ldr	r0, [r3, #0]
 80062a4:	fa00 f009 	lsl.w	r0, r0, r9
 80062a8:	4310      	orrs	r0, r2
 80062aa:	f84a 0b04 	str.w	r0, [sl], #4
 80062ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80062b2:	459c      	cmp	ip, r3
 80062b4:	fa22 f20e 	lsr.w	r2, r2, lr
 80062b8:	d8f3      	bhi.n	80062a2 <__lshift+0x6e>
 80062ba:	ebac 0304 	sub.w	r3, ip, r4
 80062be:	3b15      	subs	r3, #21
 80062c0:	f023 0303 	bic.w	r3, r3, #3
 80062c4:	3304      	adds	r3, #4
 80062c6:	f104 0015 	add.w	r0, r4, #21
 80062ca:	4584      	cmp	ip, r0
 80062cc:	bf38      	it	cc
 80062ce:	2304      	movcc	r3, #4
 80062d0:	50ca      	str	r2, [r1, r3]
 80062d2:	b10a      	cbz	r2, 80062d8 <__lshift+0xa4>
 80062d4:	f108 0602 	add.w	r6, r8, #2
 80062d8:	3e01      	subs	r6, #1
 80062da:	4638      	mov	r0, r7
 80062dc:	612e      	str	r6, [r5, #16]
 80062de:	4621      	mov	r1, r4
 80062e0:	f7ff fdd8 	bl	8005e94 <_Bfree>
 80062e4:	4628      	mov	r0, r5
 80062e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062ea:	f842 0f04 	str.w	r0, [r2, #4]!
 80062ee:	3301      	adds	r3, #1
 80062f0:	e7c5      	b.n	800627e <__lshift+0x4a>
 80062f2:	3904      	subs	r1, #4
 80062f4:	f853 2b04 	ldr.w	r2, [r3], #4
 80062f8:	f841 2f04 	str.w	r2, [r1, #4]!
 80062fc:	459c      	cmp	ip, r3
 80062fe:	d8f9      	bhi.n	80062f4 <__lshift+0xc0>
 8006300:	e7ea      	b.n	80062d8 <__lshift+0xa4>
 8006302:	bf00      	nop
 8006304:	08007219 	.word	0x08007219
 8006308:	0800722a 	.word	0x0800722a

0800630c <__mcmp>:
 800630c:	b530      	push	{r4, r5, lr}
 800630e:	6902      	ldr	r2, [r0, #16]
 8006310:	690c      	ldr	r4, [r1, #16]
 8006312:	1b12      	subs	r2, r2, r4
 8006314:	d10e      	bne.n	8006334 <__mcmp+0x28>
 8006316:	f100 0314 	add.w	r3, r0, #20
 800631a:	3114      	adds	r1, #20
 800631c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006320:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006324:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006328:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800632c:	42a5      	cmp	r5, r4
 800632e:	d003      	beq.n	8006338 <__mcmp+0x2c>
 8006330:	d305      	bcc.n	800633e <__mcmp+0x32>
 8006332:	2201      	movs	r2, #1
 8006334:	4610      	mov	r0, r2
 8006336:	bd30      	pop	{r4, r5, pc}
 8006338:	4283      	cmp	r3, r0
 800633a:	d3f3      	bcc.n	8006324 <__mcmp+0x18>
 800633c:	e7fa      	b.n	8006334 <__mcmp+0x28>
 800633e:	f04f 32ff 	mov.w	r2, #4294967295
 8006342:	e7f7      	b.n	8006334 <__mcmp+0x28>

08006344 <__mdiff>:
 8006344:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006348:	460c      	mov	r4, r1
 800634a:	4606      	mov	r6, r0
 800634c:	4611      	mov	r1, r2
 800634e:	4620      	mov	r0, r4
 8006350:	4690      	mov	r8, r2
 8006352:	f7ff ffdb 	bl	800630c <__mcmp>
 8006356:	1e05      	subs	r5, r0, #0
 8006358:	d110      	bne.n	800637c <__mdiff+0x38>
 800635a:	4629      	mov	r1, r5
 800635c:	4630      	mov	r0, r6
 800635e:	f7ff fd59 	bl	8005e14 <_Balloc>
 8006362:	b930      	cbnz	r0, 8006372 <__mdiff+0x2e>
 8006364:	4b3a      	ldr	r3, [pc, #232]	; (8006450 <__mdiff+0x10c>)
 8006366:	4602      	mov	r2, r0
 8006368:	f240 2137 	movw	r1, #567	; 0x237
 800636c:	4839      	ldr	r0, [pc, #228]	; (8006454 <__mdiff+0x110>)
 800636e:	f000 fb0b 	bl	8006988 <__assert_func>
 8006372:	2301      	movs	r3, #1
 8006374:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006378:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800637c:	bfa4      	itt	ge
 800637e:	4643      	movge	r3, r8
 8006380:	46a0      	movge	r8, r4
 8006382:	4630      	mov	r0, r6
 8006384:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006388:	bfa6      	itte	ge
 800638a:	461c      	movge	r4, r3
 800638c:	2500      	movge	r5, #0
 800638e:	2501      	movlt	r5, #1
 8006390:	f7ff fd40 	bl	8005e14 <_Balloc>
 8006394:	b920      	cbnz	r0, 80063a0 <__mdiff+0x5c>
 8006396:	4b2e      	ldr	r3, [pc, #184]	; (8006450 <__mdiff+0x10c>)
 8006398:	4602      	mov	r2, r0
 800639a:	f240 2145 	movw	r1, #581	; 0x245
 800639e:	e7e5      	b.n	800636c <__mdiff+0x28>
 80063a0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80063a4:	6926      	ldr	r6, [r4, #16]
 80063a6:	60c5      	str	r5, [r0, #12]
 80063a8:	f104 0914 	add.w	r9, r4, #20
 80063ac:	f108 0514 	add.w	r5, r8, #20
 80063b0:	f100 0e14 	add.w	lr, r0, #20
 80063b4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80063b8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80063bc:	f108 0210 	add.w	r2, r8, #16
 80063c0:	46f2      	mov	sl, lr
 80063c2:	2100      	movs	r1, #0
 80063c4:	f859 3b04 	ldr.w	r3, [r9], #4
 80063c8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80063cc:	fa11 f88b 	uxtah	r8, r1, fp
 80063d0:	b299      	uxth	r1, r3
 80063d2:	0c1b      	lsrs	r3, r3, #16
 80063d4:	eba8 0801 	sub.w	r8, r8, r1
 80063d8:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80063dc:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80063e0:	fa1f f888 	uxth.w	r8, r8
 80063e4:	1419      	asrs	r1, r3, #16
 80063e6:	454e      	cmp	r6, r9
 80063e8:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80063ec:	f84a 3b04 	str.w	r3, [sl], #4
 80063f0:	d8e8      	bhi.n	80063c4 <__mdiff+0x80>
 80063f2:	1b33      	subs	r3, r6, r4
 80063f4:	3b15      	subs	r3, #21
 80063f6:	f023 0303 	bic.w	r3, r3, #3
 80063fa:	3304      	adds	r3, #4
 80063fc:	3415      	adds	r4, #21
 80063fe:	42a6      	cmp	r6, r4
 8006400:	bf38      	it	cc
 8006402:	2304      	movcc	r3, #4
 8006404:	441d      	add	r5, r3
 8006406:	4473      	add	r3, lr
 8006408:	469e      	mov	lr, r3
 800640a:	462e      	mov	r6, r5
 800640c:	4566      	cmp	r6, ip
 800640e:	d30e      	bcc.n	800642e <__mdiff+0xea>
 8006410:	f10c 0203 	add.w	r2, ip, #3
 8006414:	1b52      	subs	r2, r2, r5
 8006416:	f022 0203 	bic.w	r2, r2, #3
 800641a:	3d03      	subs	r5, #3
 800641c:	45ac      	cmp	ip, r5
 800641e:	bf38      	it	cc
 8006420:	2200      	movcc	r2, #0
 8006422:	4413      	add	r3, r2
 8006424:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8006428:	b17a      	cbz	r2, 800644a <__mdiff+0x106>
 800642a:	6107      	str	r7, [r0, #16]
 800642c:	e7a4      	b.n	8006378 <__mdiff+0x34>
 800642e:	f856 8b04 	ldr.w	r8, [r6], #4
 8006432:	fa11 f288 	uxtah	r2, r1, r8
 8006436:	1414      	asrs	r4, r2, #16
 8006438:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800643c:	b292      	uxth	r2, r2
 800643e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8006442:	f84e 2b04 	str.w	r2, [lr], #4
 8006446:	1421      	asrs	r1, r4, #16
 8006448:	e7e0      	b.n	800640c <__mdiff+0xc8>
 800644a:	3f01      	subs	r7, #1
 800644c:	e7ea      	b.n	8006424 <__mdiff+0xe0>
 800644e:	bf00      	nop
 8006450:	08007219 	.word	0x08007219
 8006454:	0800722a 	.word	0x0800722a

08006458 <__d2b>:
 8006458:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800645c:	460f      	mov	r7, r1
 800645e:	2101      	movs	r1, #1
 8006460:	ec59 8b10 	vmov	r8, r9, d0
 8006464:	4616      	mov	r6, r2
 8006466:	f7ff fcd5 	bl	8005e14 <_Balloc>
 800646a:	4604      	mov	r4, r0
 800646c:	b930      	cbnz	r0, 800647c <__d2b+0x24>
 800646e:	4602      	mov	r2, r0
 8006470:	4b24      	ldr	r3, [pc, #144]	; (8006504 <__d2b+0xac>)
 8006472:	4825      	ldr	r0, [pc, #148]	; (8006508 <__d2b+0xb0>)
 8006474:	f240 310f 	movw	r1, #783	; 0x30f
 8006478:	f000 fa86 	bl	8006988 <__assert_func>
 800647c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006480:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006484:	bb2d      	cbnz	r5, 80064d2 <__d2b+0x7a>
 8006486:	9301      	str	r3, [sp, #4]
 8006488:	f1b8 0300 	subs.w	r3, r8, #0
 800648c:	d026      	beq.n	80064dc <__d2b+0x84>
 800648e:	4668      	mov	r0, sp
 8006490:	9300      	str	r3, [sp, #0]
 8006492:	f7ff fd87 	bl	8005fa4 <__lo0bits>
 8006496:	e9dd 1200 	ldrd	r1, r2, [sp]
 800649a:	b1e8      	cbz	r0, 80064d8 <__d2b+0x80>
 800649c:	f1c0 0320 	rsb	r3, r0, #32
 80064a0:	fa02 f303 	lsl.w	r3, r2, r3
 80064a4:	430b      	orrs	r3, r1
 80064a6:	40c2      	lsrs	r2, r0
 80064a8:	6163      	str	r3, [r4, #20]
 80064aa:	9201      	str	r2, [sp, #4]
 80064ac:	9b01      	ldr	r3, [sp, #4]
 80064ae:	61a3      	str	r3, [r4, #24]
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	bf14      	ite	ne
 80064b4:	2202      	movne	r2, #2
 80064b6:	2201      	moveq	r2, #1
 80064b8:	6122      	str	r2, [r4, #16]
 80064ba:	b1bd      	cbz	r5, 80064ec <__d2b+0x94>
 80064bc:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80064c0:	4405      	add	r5, r0
 80064c2:	603d      	str	r5, [r7, #0]
 80064c4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80064c8:	6030      	str	r0, [r6, #0]
 80064ca:	4620      	mov	r0, r4
 80064cc:	b003      	add	sp, #12
 80064ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80064d2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80064d6:	e7d6      	b.n	8006486 <__d2b+0x2e>
 80064d8:	6161      	str	r1, [r4, #20]
 80064da:	e7e7      	b.n	80064ac <__d2b+0x54>
 80064dc:	a801      	add	r0, sp, #4
 80064de:	f7ff fd61 	bl	8005fa4 <__lo0bits>
 80064e2:	9b01      	ldr	r3, [sp, #4]
 80064e4:	6163      	str	r3, [r4, #20]
 80064e6:	3020      	adds	r0, #32
 80064e8:	2201      	movs	r2, #1
 80064ea:	e7e5      	b.n	80064b8 <__d2b+0x60>
 80064ec:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80064f0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80064f4:	6038      	str	r0, [r7, #0]
 80064f6:	6918      	ldr	r0, [r3, #16]
 80064f8:	f7ff fd34 	bl	8005f64 <__hi0bits>
 80064fc:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006500:	e7e2      	b.n	80064c8 <__d2b+0x70>
 8006502:	bf00      	nop
 8006504:	08007219 	.word	0x08007219
 8006508:	0800722a 	.word	0x0800722a

0800650c <__ssputs_r>:
 800650c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006510:	688e      	ldr	r6, [r1, #8]
 8006512:	461f      	mov	r7, r3
 8006514:	42be      	cmp	r6, r7
 8006516:	680b      	ldr	r3, [r1, #0]
 8006518:	4682      	mov	sl, r0
 800651a:	460c      	mov	r4, r1
 800651c:	4690      	mov	r8, r2
 800651e:	d82c      	bhi.n	800657a <__ssputs_r+0x6e>
 8006520:	898a      	ldrh	r2, [r1, #12]
 8006522:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006526:	d026      	beq.n	8006576 <__ssputs_r+0x6a>
 8006528:	6965      	ldr	r5, [r4, #20]
 800652a:	6909      	ldr	r1, [r1, #16]
 800652c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006530:	eba3 0901 	sub.w	r9, r3, r1
 8006534:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006538:	1c7b      	adds	r3, r7, #1
 800653a:	444b      	add	r3, r9
 800653c:	106d      	asrs	r5, r5, #1
 800653e:	429d      	cmp	r5, r3
 8006540:	bf38      	it	cc
 8006542:	461d      	movcc	r5, r3
 8006544:	0553      	lsls	r3, r2, #21
 8006546:	d527      	bpl.n	8006598 <__ssputs_r+0x8c>
 8006548:	4629      	mov	r1, r5
 800654a:	f7ff fbd7 	bl	8005cfc <_malloc_r>
 800654e:	4606      	mov	r6, r0
 8006550:	b360      	cbz	r0, 80065ac <__ssputs_r+0xa0>
 8006552:	6921      	ldr	r1, [r4, #16]
 8006554:	464a      	mov	r2, r9
 8006556:	f000 fa09 	bl	800696c <memcpy>
 800655a:	89a3      	ldrh	r3, [r4, #12]
 800655c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006560:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006564:	81a3      	strh	r3, [r4, #12]
 8006566:	6126      	str	r6, [r4, #16]
 8006568:	6165      	str	r5, [r4, #20]
 800656a:	444e      	add	r6, r9
 800656c:	eba5 0509 	sub.w	r5, r5, r9
 8006570:	6026      	str	r6, [r4, #0]
 8006572:	60a5      	str	r5, [r4, #8]
 8006574:	463e      	mov	r6, r7
 8006576:	42be      	cmp	r6, r7
 8006578:	d900      	bls.n	800657c <__ssputs_r+0x70>
 800657a:	463e      	mov	r6, r7
 800657c:	6820      	ldr	r0, [r4, #0]
 800657e:	4632      	mov	r2, r6
 8006580:	4641      	mov	r1, r8
 8006582:	f000 f9c9 	bl	8006918 <memmove>
 8006586:	68a3      	ldr	r3, [r4, #8]
 8006588:	1b9b      	subs	r3, r3, r6
 800658a:	60a3      	str	r3, [r4, #8]
 800658c:	6823      	ldr	r3, [r4, #0]
 800658e:	4433      	add	r3, r6
 8006590:	6023      	str	r3, [r4, #0]
 8006592:	2000      	movs	r0, #0
 8006594:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006598:	462a      	mov	r2, r5
 800659a:	f000 fa3b 	bl	8006a14 <_realloc_r>
 800659e:	4606      	mov	r6, r0
 80065a0:	2800      	cmp	r0, #0
 80065a2:	d1e0      	bne.n	8006566 <__ssputs_r+0x5a>
 80065a4:	6921      	ldr	r1, [r4, #16]
 80065a6:	4650      	mov	r0, sl
 80065a8:	f7ff fb34 	bl	8005c14 <_free_r>
 80065ac:	230c      	movs	r3, #12
 80065ae:	f8ca 3000 	str.w	r3, [sl]
 80065b2:	89a3      	ldrh	r3, [r4, #12]
 80065b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80065b8:	81a3      	strh	r3, [r4, #12]
 80065ba:	f04f 30ff 	mov.w	r0, #4294967295
 80065be:	e7e9      	b.n	8006594 <__ssputs_r+0x88>

080065c0 <_svfiprintf_r>:
 80065c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065c4:	4698      	mov	r8, r3
 80065c6:	898b      	ldrh	r3, [r1, #12]
 80065c8:	061b      	lsls	r3, r3, #24
 80065ca:	b09d      	sub	sp, #116	; 0x74
 80065cc:	4607      	mov	r7, r0
 80065ce:	460d      	mov	r5, r1
 80065d0:	4614      	mov	r4, r2
 80065d2:	d50e      	bpl.n	80065f2 <_svfiprintf_r+0x32>
 80065d4:	690b      	ldr	r3, [r1, #16]
 80065d6:	b963      	cbnz	r3, 80065f2 <_svfiprintf_r+0x32>
 80065d8:	2140      	movs	r1, #64	; 0x40
 80065da:	f7ff fb8f 	bl	8005cfc <_malloc_r>
 80065de:	6028      	str	r0, [r5, #0]
 80065e0:	6128      	str	r0, [r5, #16]
 80065e2:	b920      	cbnz	r0, 80065ee <_svfiprintf_r+0x2e>
 80065e4:	230c      	movs	r3, #12
 80065e6:	603b      	str	r3, [r7, #0]
 80065e8:	f04f 30ff 	mov.w	r0, #4294967295
 80065ec:	e0d0      	b.n	8006790 <_svfiprintf_r+0x1d0>
 80065ee:	2340      	movs	r3, #64	; 0x40
 80065f0:	616b      	str	r3, [r5, #20]
 80065f2:	2300      	movs	r3, #0
 80065f4:	9309      	str	r3, [sp, #36]	; 0x24
 80065f6:	2320      	movs	r3, #32
 80065f8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80065fc:	f8cd 800c 	str.w	r8, [sp, #12]
 8006600:	2330      	movs	r3, #48	; 0x30
 8006602:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80067a8 <_svfiprintf_r+0x1e8>
 8006606:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800660a:	f04f 0901 	mov.w	r9, #1
 800660e:	4623      	mov	r3, r4
 8006610:	469a      	mov	sl, r3
 8006612:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006616:	b10a      	cbz	r2, 800661c <_svfiprintf_r+0x5c>
 8006618:	2a25      	cmp	r2, #37	; 0x25
 800661a:	d1f9      	bne.n	8006610 <_svfiprintf_r+0x50>
 800661c:	ebba 0b04 	subs.w	fp, sl, r4
 8006620:	d00b      	beq.n	800663a <_svfiprintf_r+0x7a>
 8006622:	465b      	mov	r3, fp
 8006624:	4622      	mov	r2, r4
 8006626:	4629      	mov	r1, r5
 8006628:	4638      	mov	r0, r7
 800662a:	f7ff ff6f 	bl	800650c <__ssputs_r>
 800662e:	3001      	adds	r0, #1
 8006630:	f000 80a9 	beq.w	8006786 <_svfiprintf_r+0x1c6>
 8006634:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006636:	445a      	add	r2, fp
 8006638:	9209      	str	r2, [sp, #36]	; 0x24
 800663a:	f89a 3000 	ldrb.w	r3, [sl]
 800663e:	2b00      	cmp	r3, #0
 8006640:	f000 80a1 	beq.w	8006786 <_svfiprintf_r+0x1c6>
 8006644:	2300      	movs	r3, #0
 8006646:	f04f 32ff 	mov.w	r2, #4294967295
 800664a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800664e:	f10a 0a01 	add.w	sl, sl, #1
 8006652:	9304      	str	r3, [sp, #16]
 8006654:	9307      	str	r3, [sp, #28]
 8006656:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800665a:	931a      	str	r3, [sp, #104]	; 0x68
 800665c:	4654      	mov	r4, sl
 800665e:	2205      	movs	r2, #5
 8006660:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006664:	4850      	ldr	r0, [pc, #320]	; (80067a8 <_svfiprintf_r+0x1e8>)
 8006666:	f7f9 fdbb 	bl	80001e0 <memchr>
 800666a:	9a04      	ldr	r2, [sp, #16]
 800666c:	b9d8      	cbnz	r0, 80066a6 <_svfiprintf_r+0xe6>
 800666e:	06d0      	lsls	r0, r2, #27
 8006670:	bf44      	itt	mi
 8006672:	2320      	movmi	r3, #32
 8006674:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006678:	0711      	lsls	r1, r2, #28
 800667a:	bf44      	itt	mi
 800667c:	232b      	movmi	r3, #43	; 0x2b
 800667e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006682:	f89a 3000 	ldrb.w	r3, [sl]
 8006686:	2b2a      	cmp	r3, #42	; 0x2a
 8006688:	d015      	beq.n	80066b6 <_svfiprintf_r+0xf6>
 800668a:	9a07      	ldr	r2, [sp, #28]
 800668c:	4654      	mov	r4, sl
 800668e:	2000      	movs	r0, #0
 8006690:	f04f 0c0a 	mov.w	ip, #10
 8006694:	4621      	mov	r1, r4
 8006696:	f811 3b01 	ldrb.w	r3, [r1], #1
 800669a:	3b30      	subs	r3, #48	; 0x30
 800669c:	2b09      	cmp	r3, #9
 800669e:	d94d      	bls.n	800673c <_svfiprintf_r+0x17c>
 80066a0:	b1b0      	cbz	r0, 80066d0 <_svfiprintf_r+0x110>
 80066a2:	9207      	str	r2, [sp, #28]
 80066a4:	e014      	b.n	80066d0 <_svfiprintf_r+0x110>
 80066a6:	eba0 0308 	sub.w	r3, r0, r8
 80066aa:	fa09 f303 	lsl.w	r3, r9, r3
 80066ae:	4313      	orrs	r3, r2
 80066b0:	9304      	str	r3, [sp, #16]
 80066b2:	46a2      	mov	sl, r4
 80066b4:	e7d2      	b.n	800665c <_svfiprintf_r+0x9c>
 80066b6:	9b03      	ldr	r3, [sp, #12]
 80066b8:	1d19      	adds	r1, r3, #4
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	9103      	str	r1, [sp, #12]
 80066be:	2b00      	cmp	r3, #0
 80066c0:	bfbb      	ittet	lt
 80066c2:	425b      	neglt	r3, r3
 80066c4:	f042 0202 	orrlt.w	r2, r2, #2
 80066c8:	9307      	strge	r3, [sp, #28]
 80066ca:	9307      	strlt	r3, [sp, #28]
 80066cc:	bfb8      	it	lt
 80066ce:	9204      	strlt	r2, [sp, #16]
 80066d0:	7823      	ldrb	r3, [r4, #0]
 80066d2:	2b2e      	cmp	r3, #46	; 0x2e
 80066d4:	d10c      	bne.n	80066f0 <_svfiprintf_r+0x130>
 80066d6:	7863      	ldrb	r3, [r4, #1]
 80066d8:	2b2a      	cmp	r3, #42	; 0x2a
 80066da:	d134      	bne.n	8006746 <_svfiprintf_r+0x186>
 80066dc:	9b03      	ldr	r3, [sp, #12]
 80066de:	1d1a      	adds	r2, r3, #4
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	9203      	str	r2, [sp, #12]
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	bfb8      	it	lt
 80066e8:	f04f 33ff 	movlt.w	r3, #4294967295
 80066ec:	3402      	adds	r4, #2
 80066ee:	9305      	str	r3, [sp, #20]
 80066f0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 80067b8 <_svfiprintf_r+0x1f8>
 80066f4:	7821      	ldrb	r1, [r4, #0]
 80066f6:	2203      	movs	r2, #3
 80066f8:	4650      	mov	r0, sl
 80066fa:	f7f9 fd71 	bl	80001e0 <memchr>
 80066fe:	b138      	cbz	r0, 8006710 <_svfiprintf_r+0x150>
 8006700:	9b04      	ldr	r3, [sp, #16]
 8006702:	eba0 000a 	sub.w	r0, r0, sl
 8006706:	2240      	movs	r2, #64	; 0x40
 8006708:	4082      	lsls	r2, r0
 800670a:	4313      	orrs	r3, r2
 800670c:	3401      	adds	r4, #1
 800670e:	9304      	str	r3, [sp, #16]
 8006710:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006714:	4825      	ldr	r0, [pc, #148]	; (80067ac <_svfiprintf_r+0x1ec>)
 8006716:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800671a:	2206      	movs	r2, #6
 800671c:	f7f9 fd60 	bl	80001e0 <memchr>
 8006720:	2800      	cmp	r0, #0
 8006722:	d038      	beq.n	8006796 <_svfiprintf_r+0x1d6>
 8006724:	4b22      	ldr	r3, [pc, #136]	; (80067b0 <_svfiprintf_r+0x1f0>)
 8006726:	bb1b      	cbnz	r3, 8006770 <_svfiprintf_r+0x1b0>
 8006728:	9b03      	ldr	r3, [sp, #12]
 800672a:	3307      	adds	r3, #7
 800672c:	f023 0307 	bic.w	r3, r3, #7
 8006730:	3308      	adds	r3, #8
 8006732:	9303      	str	r3, [sp, #12]
 8006734:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006736:	4433      	add	r3, r6
 8006738:	9309      	str	r3, [sp, #36]	; 0x24
 800673a:	e768      	b.n	800660e <_svfiprintf_r+0x4e>
 800673c:	fb0c 3202 	mla	r2, ip, r2, r3
 8006740:	460c      	mov	r4, r1
 8006742:	2001      	movs	r0, #1
 8006744:	e7a6      	b.n	8006694 <_svfiprintf_r+0xd4>
 8006746:	2300      	movs	r3, #0
 8006748:	3401      	adds	r4, #1
 800674a:	9305      	str	r3, [sp, #20]
 800674c:	4619      	mov	r1, r3
 800674e:	f04f 0c0a 	mov.w	ip, #10
 8006752:	4620      	mov	r0, r4
 8006754:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006758:	3a30      	subs	r2, #48	; 0x30
 800675a:	2a09      	cmp	r2, #9
 800675c:	d903      	bls.n	8006766 <_svfiprintf_r+0x1a6>
 800675e:	2b00      	cmp	r3, #0
 8006760:	d0c6      	beq.n	80066f0 <_svfiprintf_r+0x130>
 8006762:	9105      	str	r1, [sp, #20]
 8006764:	e7c4      	b.n	80066f0 <_svfiprintf_r+0x130>
 8006766:	fb0c 2101 	mla	r1, ip, r1, r2
 800676a:	4604      	mov	r4, r0
 800676c:	2301      	movs	r3, #1
 800676e:	e7f0      	b.n	8006752 <_svfiprintf_r+0x192>
 8006770:	ab03      	add	r3, sp, #12
 8006772:	9300      	str	r3, [sp, #0]
 8006774:	462a      	mov	r2, r5
 8006776:	4b0f      	ldr	r3, [pc, #60]	; (80067b4 <_svfiprintf_r+0x1f4>)
 8006778:	a904      	add	r1, sp, #16
 800677a:	4638      	mov	r0, r7
 800677c:	f7fd fe64 	bl	8004448 <_printf_float>
 8006780:	1c42      	adds	r2, r0, #1
 8006782:	4606      	mov	r6, r0
 8006784:	d1d6      	bne.n	8006734 <_svfiprintf_r+0x174>
 8006786:	89ab      	ldrh	r3, [r5, #12]
 8006788:	065b      	lsls	r3, r3, #25
 800678a:	f53f af2d 	bmi.w	80065e8 <_svfiprintf_r+0x28>
 800678e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006790:	b01d      	add	sp, #116	; 0x74
 8006792:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006796:	ab03      	add	r3, sp, #12
 8006798:	9300      	str	r3, [sp, #0]
 800679a:	462a      	mov	r2, r5
 800679c:	4b05      	ldr	r3, [pc, #20]	; (80067b4 <_svfiprintf_r+0x1f4>)
 800679e:	a904      	add	r1, sp, #16
 80067a0:	4638      	mov	r0, r7
 80067a2:	f7fe f8f5 	bl	8004990 <_printf_i>
 80067a6:	e7eb      	b.n	8006780 <_svfiprintf_r+0x1c0>
 80067a8:	08007384 	.word	0x08007384
 80067ac:	0800738e 	.word	0x0800738e
 80067b0:	08004449 	.word	0x08004449
 80067b4:	0800650d 	.word	0x0800650d
 80067b8:	0800738a 	.word	0x0800738a

080067bc <__sflush_r>:
 80067bc:	898a      	ldrh	r2, [r1, #12]
 80067be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80067c2:	4605      	mov	r5, r0
 80067c4:	0710      	lsls	r0, r2, #28
 80067c6:	460c      	mov	r4, r1
 80067c8:	d458      	bmi.n	800687c <__sflush_r+0xc0>
 80067ca:	684b      	ldr	r3, [r1, #4]
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	dc05      	bgt.n	80067dc <__sflush_r+0x20>
 80067d0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	dc02      	bgt.n	80067dc <__sflush_r+0x20>
 80067d6:	2000      	movs	r0, #0
 80067d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80067dc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80067de:	2e00      	cmp	r6, #0
 80067e0:	d0f9      	beq.n	80067d6 <__sflush_r+0x1a>
 80067e2:	2300      	movs	r3, #0
 80067e4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80067e8:	682f      	ldr	r7, [r5, #0]
 80067ea:	6a21      	ldr	r1, [r4, #32]
 80067ec:	602b      	str	r3, [r5, #0]
 80067ee:	d032      	beq.n	8006856 <__sflush_r+0x9a>
 80067f0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80067f2:	89a3      	ldrh	r3, [r4, #12]
 80067f4:	075a      	lsls	r2, r3, #29
 80067f6:	d505      	bpl.n	8006804 <__sflush_r+0x48>
 80067f8:	6863      	ldr	r3, [r4, #4]
 80067fa:	1ac0      	subs	r0, r0, r3
 80067fc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80067fe:	b10b      	cbz	r3, 8006804 <__sflush_r+0x48>
 8006800:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006802:	1ac0      	subs	r0, r0, r3
 8006804:	2300      	movs	r3, #0
 8006806:	4602      	mov	r2, r0
 8006808:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800680a:	6a21      	ldr	r1, [r4, #32]
 800680c:	4628      	mov	r0, r5
 800680e:	47b0      	blx	r6
 8006810:	1c43      	adds	r3, r0, #1
 8006812:	89a3      	ldrh	r3, [r4, #12]
 8006814:	d106      	bne.n	8006824 <__sflush_r+0x68>
 8006816:	6829      	ldr	r1, [r5, #0]
 8006818:	291d      	cmp	r1, #29
 800681a:	d82b      	bhi.n	8006874 <__sflush_r+0xb8>
 800681c:	4a29      	ldr	r2, [pc, #164]	; (80068c4 <__sflush_r+0x108>)
 800681e:	410a      	asrs	r2, r1
 8006820:	07d6      	lsls	r6, r2, #31
 8006822:	d427      	bmi.n	8006874 <__sflush_r+0xb8>
 8006824:	2200      	movs	r2, #0
 8006826:	6062      	str	r2, [r4, #4]
 8006828:	04d9      	lsls	r1, r3, #19
 800682a:	6922      	ldr	r2, [r4, #16]
 800682c:	6022      	str	r2, [r4, #0]
 800682e:	d504      	bpl.n	800683a <__sflush_r+0x7e>
 8006830:	1c42      	adds	r2, r0, #1
 8006832:	d101      	bne.n	8006838 <__sflush_r+0x7c>
 8006834:	682b      	ldr	r3, [r5, #0]
 8006836:	b903      	cbnz	r3, 800683a <__sflush_r+0x7e>
 8006838:	6560      	str	r0, [r4, #84]	; 0x54
 800683a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800683c:	602f      	str	r7, [r5, #0]
 800683e:	2900      	cmp	r1, #0
 8006840:	d0c9      	beq.n	80067d6 <__sflush_r+0x1a>
 8006842:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006846:	4299      	cmp	r1, r3
 8006848:	d002      	beq.n	8006850 <__sflush_r+0x94>
 800684a:	4628      	mov	r0, r5
 800684c:	f7ff f9e2 	bl	8005c14 <_free_r>
 8006850:	2000      	movs	r0, #0
 8006852:	6360      	str	r0, [r4, #52]	; 0x34
 8006854:	e7c0      	b.n	80067d8 <__sflush_r+0x1c>
 8006856:	2301      	movs	r3, #1
 8006858:	4628      	mov	r0, r5
 800685a:	47b0      	blx	r6
 800685c:	1c41      	adds	r1, r0, #1
 800685e:	d1c8      	bne.n	80067f2 <__sflush_r+0x36>
 8006860:	682b      	ldr	r3, [r5, #0]
 8006862:	2b00      	cmp	r3, #0
 8006864:	d0c5      	beq.n	80067f2 <__sflush_r+0x36>
 8006866:	2b1d      	cmp	r3, #29
 8006868:	d001      	beq.n	800686e <__sflush_r+0xb2>
 800686a:	2b16      	cmp	r3, #22
 800686c:	d101      	bne.n	8006872 <__sflush_r+0xb6>
 800686e:	602f      	str	r7, [r5, #0]
 8006870:	e7b1      	b.n	80067d6 <__sflush_r+0x1a>
 8006872:	89a3      	ldrh	r3, [r4, #12]
 8006874:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006878:	81a3      	strh	r3, [r4, #12]
 800687a:	e7ad      	b.n	80067d8 <__sflush_r+0x1c>
 800687c:	690f      	ldr	r7, [r1, #16]
 800687e:	2f00      	cmp	r7, #0
 8006880:	d0a9      	beq.n	80067d6 <__sflush_r+0x1a>
 8006882:	0793      	lsls	r3, r2, #30
 8006884:	680e      	ldr	r6, [r1, #0]
 8006886:	bf08      	it	eq
 8006888:	694b      	ldreq	r3, [r1, #20]
 800688a:	600f      	str	r7, [r1, #0]
 800688c:	bf18      	it	ne
 800688e:	2300      	movne	r3, #0
 8006890:	eba6 0807 	sub.w	r8, r6, r7
 8006894:	608b      	str	r3, [r1, #8]
 8006896:	f1b8 0f00 	cmp.w	r8, #0
 800689a:	dd9c      	ble.n	80067d6 <__sflush_r+0x1a>
 800689c:	6a21      	ldr	r1, [r4, #32]
 800689e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80068a0:	4643      	mov	r3, r8
 80068a2:	463a      	mov	r2, r7
 80068a4:	4628      	mov	r0, r5
 80068a6:	47b0      	blx	r6
 80068a8:	2800      	cmp	r0, #0
 80068aa:	dc06      	bgt.n	80068ba <__sflush_r+0xfe>
 80068ac:	89a3      	ldrh	r3, [r4, #12]
 80068ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80068b2:	81a3      	strh	r3, [r4, #12]
 80068b4:	f04f 30ff 	mov.w	r0, #4294967295
 80068b8:	e78e      	b.n	80067d8 <__sflush_r+0x1c>
 80068ba:	4407      	add	r7, r0
 80068bc:	eba8 0800 	sub.w	r8, r8, r0
 80068c0:	e7e9      	b.n	8006896 <__sflush_r+0xda>
 80068c2:	bf00      	nop
 80068c4:	dfbffffe 	.word	0xdfbffffe

080068c8 <_fflush_r>:
 80068c8:	b538      	push	{r3, r4, r5, lr}
 80068ca:	690b      	ldr	r3, [r1, #16]
 80068cc:	4605      	mov	r5, r0
 80068ce:	460c      	mov	r4, r1
 80068d0:	b913      	cbnz	r3, 80068d8 <_fflush_r+0x10>
 80068d2:	2500      	movs	r5, #0
 80068d4:	4628      	mov	r0, r5
 80068d6:	bd38      	pop	{r3, r4, r5, pc}
 80068d8:	b118      	cbz	r0, 80068e2 <_fflush_r+0x1a>
 80068da:	6a03      	ldr	r3, [r0, #32]
 80068dc:	b90b      	cbnz	r3, 80068e2 <_fflush_r+0x1a>
 80068de:	f7fe f9f3 	bl	8004cc8 <__sinit>
 80068e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d0f3      	beq.n	80068d2 <_fflush_r+0xa>
 80068ea:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80068ec:	07d0      	lsls	r0, r2, #31
 80068ee:	d404      	bmi.n	80068fa <_fflush_r+0x32>
 80068f0:	0599      	lsls	r1, r3, #22
 80068f2:	d402      	bmi.n	80068fa <_fflush_r+0x32>
 80068f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80068f6:	f7fe fb11 	bl	8004f1c <__retarget_lock_acquire_recursive>
 80068fa:	4628      	mov	r0, r5
 80068fc:	4621      	mov	r1, r4
 80068fe:	f7ff ff5d 	bl	80067bc <__sflush_r>
 8006902:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006904:	07da      	lsls	r2, r3, #31
 8006906:	4605      	mov	r5, r0
 8006908:	d4e4      	bmi.n	80068d4 <_fflush_r+0xc>
 800690a:	89a3      	ldrh	r3, [r4, #12]
 800690c:	059b      	lsls	r3, r3, #22
 800690e:	d4e1      	bmi.n	80068d4 <_fflush_r+0xc>
 8006910:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006912:	f7fe fb04 	bl	8004f1e <__retarget_lock_release_recursive>
 8006916:	e7dd      	b.n	80068d4 <_fflush_r+0xc>

08006918 <memmove>:
 8006918:	4288      	cmp	r0, r1
 800691a:	b510      	push	{r4, lr}
 800691c:	eb01 0402 	add.w	r4, r1, r2
 8006920:	d902      	bls.n	8006928 <memmove+0x10>
 8006922:	4284      	cmp	r4, r0
 8006924:	4623      	mov	r3, r4
 8006926:	d807      	bhi.n	8006938 <memmove+0x20>
 8006928:	1e43      	subs	r3, r0, #1
 800692a:	42a1      	cmp	r1, r4
 800692c:	d008      	beq.n	8006940 <memmove+0x28>
 800692e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006932:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006936:	e7f8      	b.n	800692a <memmove+0x12>
 8006938:	4402      	add	r2, r0
 800693a:	4601      	mov	r1, r0
 800693c:	428a      	cmp	r2, r1
 800693e:	d100      	bne.n	8006942 <memmove+0x2a>
 8006940:	bd10      	pop	{r4, pc}
 8006942:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006946:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800694a:	e7f7      	b.n	800693c <memmove+0x24>

0800694c <_sbrk_r>:
 800694c:	b538      	push	{r3, r4, r5, lr}
 800694e:	4d06      	ldr	r5, [pc, #24]	; (8006968 <_sbrk_r+0x1c>)
 8006950:	2300      	movs	r3, #0
 8006952:	4604      	mov	r4, r0
 8006954:	4608      	mov	r0, r1
 8006956:	602b      	str	r3, [r5, #0]
 8006958:	f7fb f80c 	bl	8001974 <_sbrk>
 800695c:	1c43      	adds	r3, r0, #1
 800695e:	d102      	bne.n	8006966 <_sbrk_r+0x1a>
 8006960:	682b      	ldr	r3, [r5, #0]
 8006962:	b103      	cbz	r3, 8006966 <_sbrk_r+0x1a>
 8006964:	6023      	str	r3, [r4, #0]
 8006966:	bd38      	pop	{r3, r4, r5, pc}
 8006968:	200003e4 	.word	0x200003e4

0800696c <memcpy>:
 800696c:	440a      	add	r2, r1
 800696e:	4291      	cmp	r1, r2
 8006970:	f100 33ff 	add.w	r3, r0, #4294967295
 8006974:	d100      	bne.n	8006978 <memcpy+0xc>
 8006976:	4770      	bx	lr
 8006978:	b510      	push	{r4, lr}
 800697a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800697e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006982:	4291      	cmp	r1, r2
 8006984:	d1f9      	bne.n	800697a <memcpy+0xe>
 8006986:	bd10      	pop	{r4, pc}

08006988 <__assert_func>:
 8006988:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800698a:	4614      	mov	r4, r2
 800698c:	461a      	mov	r2, r3
 800698e:	4b09      	ldr	r3, [pc, #36]	; (80069b4 <__assert_func+0x2c>)
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	4605      	mov	r5, r0
 8006994:	68d8      	ldr	r0, [r3, #12]
 8006996:	b14c      	cbz	r4, 80069ac <__assert_func+0x24>
 8006998:	4b07      	ldr	r3, [pc, #28]	; (80069b8 <__assert_func+0x30>)
 800699a:	9100      	str	r1, [sp, #0]
 800699c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80069a0:	4906      	ldr	r1, [pc, #24]	; (80069bc <__assert_func+0x34>)
 80069a2:	462b      	mov	r3, r5
 80069a4:	f000 f872 	bl	8006a8c <fiprintf>
 80069a8:	f000 f882 	bl	8006ab0 <abort>
 80069ac:	4b04      	ldr	r3, [pc, #16]	; (80069c0 <__assert_func+0x38>)
 80069ae:	461c      	mov	r4, r3
 80069b0:	e7f3      	b.n	800699a <__assert_func+0x12>
 80069b2:	bf00      	nop
 80069b4:	20000064 	.word	0x20000064
 80069b8:	0800739f 	.word	0x0800739f
 80069bc:	080073ac 	.word	0x080073ac
 80069c0:	080073da 	.word	0x080073da

080069c4 <_calloc_r>:
 80069c4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80069c6:	fba1 2402 	umull	r2, r4, r1, r2
 80069ca:	b94c      	cbnz	r4, 80069e0 <_calloc_r+0x1c>
 80069cc:	4611      	mov	r1, r2
 80069ce:	9201      	str	r2, [sp, #4]
 80069d0:	f7ff f994 	bl	8005cfc <_malloc_r>
 80069d4:	9a01      	ldr	r2, [sp, #4]
 80069d6:	4605      	mov	r5, r0
 80069d8:	b930      	cbnz	r0, 80069e8 <_calloc_r+0x24>
 80069da:	4628      	mov	r0, r5
 80069dc:	b003      	add	sp, #12
 80069de:	bd30      	pop	{r4, r5, pc}
 80069e0:	220c      	movs	r2, #12
 80069e2:	6002      	str	r2, [r0, #0]
 80069e4:	2500      	movs	r5, #0
 80069e6:	e7f8      	b.n	80069da <_calloc_r+0x16>
 80069e8:	4621      	mov	r1, r4
 80069ea:	f7fe fa1a 	bl	8004e22 <memset>
 80069ee:	e7f4      	b.n	80069da <_calloc_r+0x16>

080069f0 <__ascii_mbtowc>:
 80069f0:	b082      	sub	sp, #8
 80069f2:	b901      	cbnz	r1, 80069f6 <__ascii_mbtowc+0x6>
 80069f4:	a901      	add	r1, sp, #4
 80069f6:	b142      	cbz	r2, 8006a0a <__ascii_mbtowc+0x1a>
 80069f8:	b14b      	cbz	r3, 8006a0e <__ascii_mbtowc+0x1e>
 80069fa:	7813      	ldrb	r3, [r2, #0]
 80069fc:	600b      	str	r3, [r1, #0]
 80069fe:	7812      	ldrb	r2, [r2, #0]
 8006a00:	1e10      	subs	r0, r2, #0
 8006a02:	bf18      	it	ne
 8006a04:	2001      	movne	r0, #1
 8006a06:	b002      	add	sp, #8
 8006a08:	4770      	bx	lr
 8006a0a:	4610      	mov	r0, r2
 8006a0c:	e7fb      	b.n	8006a06 <__ascii_mbtowc+0x16>
 8006a0e:	f06f 0001 	mvn.w	r0, #1
 8006a12:	e7f8      	b.n	8006a06 <__ascii_mbtowc+0x16>

08006a14 <_realloc_r>:
 8006a14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a18:	4680      	mov	r8, r0
 8006a1a:	4614      	mov	r4, r2
 8006a1c:	460e      	mov	r6, r1
 8006a1e:	b921      	cbnz	r1, 8006a2a <_realloc_r+0x16>
 8006a20:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006a24:	4611      	mov	r1, r2
 8006a26:	f7ff b969 	b.w	8005cfc <_malloc_r>
 8006a2a:	b92a      	cbnz	r2, 8006a38 <_realloc_r+0x24>
 8006a2c:	f7ff f8f2 	bl	8005c14 <_free_r>
 8006a30:	4625      	mov	r5, r4
 8006a32:	4628      	mov	r0, r5
 8006a34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a38:	f000 f841 	bl	8006abe <_malloc_usable_size_r>
 8006a3c:	4284      	cmp	r4, r0
 8006a3e:	4607      	mov	r7, r0
 8006a40:	d802      	bhi.n	8006a48 <_realloc_r+0x34>
 8006a42:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006a46:	d812      	bhi.n	8006a6e <_realloc_r+0x5a>
 8006a48:	4621      	mov	r1, r4
 8006a4a:	4640      	mov	r0, r8
 8006a4c:	f7ff f956 	bl	8005cfc <_malloc_r>
 8006a50:	4605      	mov	r5, r0
 8006a52:	2800      	cmp	r0, #0
 8006a54:	d0ed      	beq.n	8006a32 <_realloc_r+0x1e>
 8006a56:	42bc      	cmp	r4, r7
 8006a58:	4622      	mov	r2, r4
 8006a5a:	4631      	mov	r1, r6
 8006a5c:	bf28      	it	cs
 8006a5e:	463a      	movcs	r2, r7
 8006a60:	f7ff ff84 	bl	800696c <memcpy>
 8006a64:	4631      	mov	r1, r6
 8006a66:	4640      	mov	r0, r8
 8006a68:	f7ff f8d4 	bl	8005c14 <_free_r>
 8006a6c:	e7e1      	b.n	8006a32 <_realloc_r+0x1e>
 8006a6e:	4635      	mov	r5, r6
 8006a70:	e7df      	b.n	8006a32 <_realloc_r+0x1e>

08006a72 <__ascii_wctomb>:
 8006a72:	b149      	cbz	r1, 8006a88 <__ascii_wctomb+0x16>
 8006a74:	2aff      	cmp	r2, #255	; 0xff
 8006a76:	bf85      	ittet	hi
 8006a78:	238a      	movhi	r3, #138	; 0x8a
 8006a7a:	6003      	strhi	r3, [r0, #0]
 8006a7c:	700a      	strbls	r2, [r1, #0]
 8006a7e:	f04f 30ff 	movhi.w	r0, #4294967295
 8006a82:	bf98      	it	ls
 8006a84:	2001      	movls	r0, #1
 8006a86:	4770      	bx	lr
 8006a88:	4608      	mov	r0, r1
 8006a8a:	4770      	bx	lr

08006a8c <fiprintf>:
 8006a8c:	b40e      	push	{r1, r2, r3}
 8006a8e:	b503      	push	{r0, r1, lr}
 8006a90:	4601      	mov	r1, r0
 8006a92:	ab03      	add	r3, sp, #12
 8006a94:	4805      	ldr	r0, [pc, #20]	; (8006aac <fiprintf+0x20>)
 8006a96:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a9a:	6800      	ldr	r0, [r0, #0]
 8006a9c:	9301      	str	r3, [sp, #4]
 8006a9e:	f000 f83f 	bl	8006b20 <_vfiprintf_r>
 8006aa2:	b002      	add	sp, #8
 8006aa4:	f85d eb04 	ldr.w	lr, [sp], #4
 8006aa8:	b003      	add	sp, #12
 8006aaa:	4770      	bx	lr
 8006aac:	20000064 	.word	0x20000064

08006ab0 <abort>:
 8006ab0:	b508      	push	{r3, lr}
 8006ab2:	2006      	movs	r0, #6
 8006ab4:	f000 fa0c 	bl	8006ed0 <raise>
 8006ab8:	2001      	movs	r0, #1
 8006aba:	f7fa fee3 	bl	8001884 <_exit>

08006abe <_malloc_usable_size_r>:
 8006abe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006ac2:	1f18      	subs	r0, r3, #4
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	bfbc      	itt	lt
 8006ac8:	580b      	ldrlt	r3, [r1, r0]
 8006aca:	18c0      	addlt	r0, r0, r3
 8006acc:	4770      	bx	lr

08006ace <__sfputc_r>:
 8006ace:	6893      	ldr	r3, [r2, #8]
 8006ad0:	3b01      	subs	r3, #1
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	b410      	push	{r4}
 8006ad6:	6093      	str	r3, [r2, #8]
 8006ad8:	da08      	bge.n	8006aec <__sfputc_r+0x1e>
 8006ada:	6994      	ldr	r4, [r2, #24]
 8006adc:	42a3      	cmp	r3, r4
 8006ade:	db01      	blt.n	8006ae4 <__sfputc_r+0x16>
 8006ae0:	290a      	cmp	r1, #10
 8006ae2:	d103      	bne.n	8006aec <__sfputc_r+0x1e>
 8006ae4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006ae8:	f000 b934 	b.w	8006d54 <__swbuf_r>
 8006aec:	6813      	ldr	r3, [r2, #0]
 8006aee:	1c58      	adds	r0, r3, #1
 8006af0:	6010      	str	r0, [r2, #0]
 8006af2:	7019      	strb	r1, [r3, #0]
 8006af4:	4608      	mov	r0, r1
 8006af6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006afa:	4770      	bx	lr

08006afc <__sfputs_r>:
 8006afc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006afe:	4606      	mov	r6, r0
 8006b00:	460f      	mov	r7, r1
 8006b02:	4614      	mov	r4, r2
 8006b04:	18d5      	adds	r5, r2, r3
 8006b06:	42ac      	cmp	r4, r5
 8006b08:	d101      	bne.n	8006b0e <__sfputs_r+0x12>
 8006b0a:	2000      	movs	r0, #0
 8006b0c:	e007      	b.n	8006b1e <__sfputs_r+0x22>
 8006b0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b12:	463a      	mov	r2, r7
 8006b14:	4630      	mov	r0, r6
 8006b16:	f7ff ffda 	bl	8006ace <__sfputc_r>
 8006b1a:	1c43      	adds	r3, r0, #1
 8006b1c:	d1f3      	bne.n	8006b06 <__sfputs_r+0xa>
 8006b1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006b20 <_vfiprintf_r>:
 8006b20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b24:	460d      	mov	r5, r1
 8006b26:	b09d      	sub	sp, #116	; 0x74
 8006b28:	4614      	mov	r4, r2
 8006b2a:	4698      	mov	r8, r3
 8006b2c:	4606      	mov	r6, r0
 8006b2e:	b118      	cbz	r0, 8006b38 <_vfiprintf_r+0x18>
 8006b30:	6a03      	ldr	r3, [r0, #32]
 8006b32:	b90b      	cbnz	r3, 8006b38 <_vfiprintf_r+0x18>
 8006b34:	f7fe f8c8 	bl	8004cc8 <__sinit>
 8006b38:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006b3a:	07d9      	lsls	r1, r3, #31
 8006b3c:	d405      	bmi.n	8006b4a <_vfiprintf_r+0x2a>
 8006b3e:	89ab      	ldrh	r3, [r5, #12]
 8006b40:	059a      	lsls	r2, r3, #22
 8006b42:	d402      	bmi.n	8006b4a <_vfiprintf_r+0x2a>
 8006b44:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006b46:	f7fe f9e9 	bl	8004f1c <__retarget_lock_acquire_recursive>
 8006b4a:	89ab      	ldrh	r3, [r5, #12]
 8006b4c:	071b      	lsls	r3, r3, #28
 8006b4e:	d501      	bpl.n	8006b54 <_vfiprintf_r+0x34>
 8006b50:	692b      	ldr	r3, [r5, #16]
 8006b52:	b99b      	cbnz	r3, 8006b7c <_vfiprintf_r+0x5c>
 8006b54:	4629      	mov	r1, r5
 8006b56:	4630      	mov	r0, r6
 8006b58:	f000 f93a 	bl	8006dd0 <__swsetup_r>
 8006b5c:	b170      	cbz	r0, 8006b7c <_vfiprintf_r+0x5c>
 8006b5e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006b60:	07dc      	lsls	r4, r3, #31
 8006b62:	d504      	bpl.n	8006b6e <_vfiprintf_r+0x4e>
 8006b64:	f04f 30ff 	mov.w	r0, #4294967295
 8006b68:	b01d      	add	sp, #116	; 0x74
 8006b6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b6e:	89ab      	ldrh	r3, [r5, #12]
 8006b70:	0598      	lsls	r0, r3, #22
 8006b72:	d4f7      	bmi.n	8006b64 <_vfiprintf_r+0x44>
 8006b74:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006b76:	f7fe f9d2 	bl	8004f1e <__retarget_lock_release_recursive>
 8006b7a:	e7f3      	b.n	8006b64 <_vfiprintf_r+0x44>
 8006b7c:	2300      	movs	r3, #0
 8006b7e:	9309      	str	r3, [sp, #36]	; 0x24
 8006b80:	2320      	movs	r3, #32
 8006b82:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006b86:	f8cd 800c 	str.w	r8, [sp, #12]
 8006b8a:	2330      	movs	r3, #48	; 0x30
 8006b8c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8006d40 <_vfiprintf_r+0x220>
 8006b90:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006b94:	f04f 0901 	mov.w	r9, #1
 8006b98:	4623      	mov	r3, r4
 8006b9a:	469a      	mov	sl, r3
 8006b9c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006ba0:	b10a      	cbz	r2, 8006ba6 <_vfiprintf_r+0x86>
 8006ba2:	2a25      	cmp	r2, #37	; 0x25
 8006ba4:	d1f9      	bne.n	8006b9a <_vfiprintf_r+0x7a>
 8006ba6:	ebba 0b04 	subs.w	fp, sl, r4
 8006baa:	d00b      	beq.n	8006bc4 <_vfiprintf_r+0xa4>
 8006bac:	465b      	mov	r3, fp
 8006bae:	4622      	mov	r2, r4
 8006bb0:	4629      	mov	r1, r5
 8006bb2:	4630      	mov	r0, r6
 8006bb4:	f7ff ffa2 	bl	8006afc <__sfputs_r>
 8006bb8:	3001      	adds	r0, #1
 8006bba:	f000 80a9 	beq.w	8006d10 <_vfiprintf_r+0x1f0>
 8006bbe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006bc0:	445a      	add	r2, fp
 8006bc2:	9209      	str	r2, [sp, #36]	; 0x24
 8006bc4:	f89a 3000 	ldrb.w	r3, [sl]
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	f000 80a1 	beq.w	8006d10 <_vfiprintf_r+0x1f0>
 8006bce:	2300      	movs	r3, #0
 8006bd0:	f04f 32ff 	mov.w	r2, #4294967295
 8006bd4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006bd8:	f10a 0a01 	add.w	sl, sl, #1
 8006bdc:	9304      	str	r3, [sp, #16]
 8006bde:	9307      	str	r3, [sp, #28]
 8006be0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006be4:	931a      	str	r3, [sp, #104]	; 0x68
 8006be6:	4654      	mov	r4, sl
 8006be8:	2205      	movs	r2, #5
 8006bea:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006bee:	4854      	ldr	r0, [pc, #336]	; (8006d40 <_vfiprintf_r+0x220>)
 8006bf0:	f7f9 faf6 	bl	80001e0 <memchr>
 8006bf4:	9a04      	ldr	r2, [sp, #16]
 8006bf6:	b9d8      	cbnz	r0, 8006c30 <_vfiprintf_r+0x110>
 8006bf8:	06d1      	lsls	r1, r2, #27
 8006bfa:	bf44      	itt	mi
 8006bfc:	2320      	movmi	r3, #32
 8006bfe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006c02:	0713      	lsls	r3, r2, #28
 8006c04:	bf44      	itt	mi
 8006c06:	232b      	movmi	r3, #43	; 0x2b
 8006c08:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006c0c:	f89a 3000 	ldrb.w	r3, [sl]
 8006c10:	2b2a      	cmp	r3, #42	; 0x2a
 8006c12:	d015      	beq.n	8006c40 <_vfiprintf_r+0x120>
 8006c14:	9a07      	ldr	r2, [sp, #28]
 8006c16:	4654      	mov	r4, sl
 8006c18:	2000      	movs	r0, #0
 8006c1a:	f04f 0c0a 	mov.w	ip, #10
 8006c1e:	4621      	mov	r1, r4
 8006c20:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006c24:	3b30      	subs	r3, #48	; 0x30
 8006c26:	2b09      	cmp	r3, #9
 8006c28:	d94d      	bls.n	8006cc6 <_vfiprintf_r+0x1a6>
 8006c2a:	b1b0      	cbz	r0, 8006c5a <_vfiprintf_r+0x13a>
 8006c2c:	9207      	str	r2, [sp, #28]
 8006c2e:	e014      	b.n	8006c5a <_vfiprintf_r+0x13a>
 8006c30:	eba0 0308 	sub.w	r3, r0, r8
 8006c34:	fa09 f303 	lsl.w	r3, r9, r3
 8006c38:	4313      	orrs	r3, r2
 8006c3a:	9304      	str	r3, [sp, #16]
 8006c3c:	46a2      	mov	sl, r4
 8006c3e:	e7d2      	b.n	8006be6 <_vfiprintf_r+0xc6>
 8006c40:	9b03      	ldr	r3, [sp, #12]
 8006c42:	1d19      	adds	r1, r3, #4
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	9103      	str	r1, [sp, #12]
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	bfbb      	ittet	lt
 8006c4c:	425b      	neglt	r3, r3
 8006c4e:	f042 0202 	orrlt.w	r2, r2, #2
 8006c52:	9307      	strge	r3, [sp, #28]
 8006c54:	9307      	strlt	r3, [sp, #28]
 8006c56:	bfb8      	it	lt
 8006c58:	9204      	strlt	r2, [sp, #16]
 8006c5a:	7823      	ldrb	r3, [r4, #0]
 8006c5c:	2b2e      	cmp	r3, #46	; 0x2e
 8006c5e:	d10c      	bne.n	8006c7a <_vfiprintf_r+0x15a>
 8006c60:	7863      	ldrb	r3, [r4, #1]
 8006c62:	2b2a      	cmp	r3, #42	; 0x2a
 8006c64:	d134      	bne.n	8006cd0 <_vfiprintf_r+0x1b0>
 8006c66:	9b03      	ldr	r3, [sp, #12]
 8006c68:	1d1a      	adds	r2, r3, #4
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	9203      	str	r2, [sp, #12]
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	bfb8      	it	lt
 8006c72:	f04f 33ff 	movlt.w	r3, #4294967295
 8006c76:	3402      	adds	r4, #2
 8006c78:	9305      	str	r3, [sp, #20]
 8006c7a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8006d50 <_vfiprintf_r+0x230>
 8006c7e:	7821      	ldrb	r1, [r4, #0]
 8006c80:	2203      	movs	r2, #3
 8006c82:	4650      	mov	r0, sl
 8006c84:	f7f9 faac 	bl	80001e0 <memchr>
 8006c88:	b138      	cbz	r0, 8006c9a <_vfiprintf_r+0x17a>
 8006c8a:	9b04      	ldr	r3, [sp, #16]
 8006c8c:	eba0 000a 	sub.w	r0, r0, sl
 8006c90:	2240      	movs	r2, #64	; 0x40
 8006c92:	4082      	lsls	r2, r0
 8006c94:	4313      	orrs	r3, r2
 8006c96:	3401      	adds	r4, #1
 8006c98:	9304      	str	r3, [sp, #16]
 8006c9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c9e:	4829      	ldr	r0, [pc, #164]	; (8006d44 <_vfiprintf_r+0x224>)
 8006ca0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006ca4:	2206      	movs	r2, #6
 8006ca6:	f7f9 fa9b 	bl	80001e0 <memchr>
 8006caa:	2800      	cmp	r0, #0
 8006cac:	d03f      	beq.n	8006d2e <_vfiprintf_r+0x20e>
 8006cae:	4b26      	ldr	r3, [pc, #152]	; (8006d48 <_vfiprintf_r+0x228>)
 8006cb0:	bb1b      	cbnz	r3, 8006cfa <_vfiprintf_r+0x1da>
 8006cb2:	9b03      	ldr	r3, [sp, #12]
 8006cb4:	3307      	adds	r3, #7
 8006cb6:	f023 0307 	bic.w	r3, r3, #7
 8006cba:	3308      	adds	r3, #8
 8006cbc:	9303      	str	r3, [sp, #12]
 8006cbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006cc0:	443b      	add	r3, r7
 8006cc2:	9309      	str	r3, [sp, #36]	; 0x24
 8006cc4:	e768      	b.n	8006b98 <_vfiprintf_r+0x78>
 8006cc6:	fb0c 3202 	mla	r2, ip, r2, r3
 8006cca:	460c      	mov	r4, r1
 8006ccc:	2001      	movs	r0, #1
 8006cce:	e7a6      	b.n	8006c1e <_vfiprintf_r+0xfe>
 8006cd0:	2300      	movs	r3, #0
 8006cd2:	3401      	adds	r4, #1
 8006cd4:	9305      	str	r3, [sp, #20]
 8006cd6:	4619      	mov	r1, r3
 8006cd8:	f04f 0c0a 	mov.w	ip, #10
 8006cdc:	4620      	mov	r0, r4
 8006cde:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006ce2:	3a30      	subs	r2, #48	; 0x30
 8006ce4:	2a09      	cmp	r2, #9
 8006ce6:	d903      	bls.n	8006cf0 <_vfiprintf_r+0x1d0>
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d0c6      	beq.n	8006c7a <_vfiprintf_r+0x15a>
 8006cec:	9105      	str	r1, [sp, #20]
 8006cee:	e7c4      	b.n	8006c7a <_vfiprintf_r+0x15a>
 8006cf0:	fb0c 2101 	mla	r1, ip, r1, r2
 8006cf4:	4604      	mov	r4, r0
 8006cf6:	2301      	movs	r3, #1
 8006cf8:	e7f0      	b.n	8006cdc <_vfiprintf_r+0x1bc>
 8006cfa:	ab03      	add	r3, sp, #12
 8006cfc:	9300      	str	r3, [sp, #0]
 8006cfe:	462a      	mov	r2, r5
 8006d00:	4b12      	ldr	r3, [pc, #72]	; (8006d4c <_vfiprintf_r+0x22c>)
 8006d02:	a904      	add	r1, sp, #16
 8006d04:	4630      	mov	r0, r6
 8006d06:	f7fd fb9f 	bl	8004448 <_printf_float>
 8006d0a:	4607      	mov	r7, r0
 8006d0c:	1c78      	adds	r0, r7, #1
 8006d0e:	d1d6      	bne.n	8006cbe <_vfiprintf_r+0x19e>
 8006d10:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006d12:	07d9      	lsls	r1, r3, #31
 8006d14:	d405      	bmi.n	8006d22 <_vfiprintf_r+0x202>
 8006d16:	89ab      	ldrh	r3, [r5, #12]
 8006d18:	059a      	lsls	r2, r3, #22
 8006d1a:	d402      	bmi.n	8006d22 <_vfiprintf_r+0x202>
 8006d1c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006d1e:	f7fe f8fe 	bl	8004f1e <__retarget_lock_release_recursive>
 8006d22:	89ab      	ldrh	r3, [r5, #12]
 8006d24:	065b      	lsls	r3, r3, #25
 8006d26:	f53f af1d 	bmi.w	8006b64 <_vfiprintf_r+0x44>
 8006d2a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006d2c:	e71c      	b.n	8006b68 <_vfiprintf_r+0x48>
 8006d2e:	ab03      	add	r3, sp, #12
 8006d30:	9300      	str	r3, [sp, #0]
 8006d32:	462a      	mov	r2, r5
 8006d34:	4b05      	ldr	r3, [pc, #20]	; (8006d4c <_vfiprintf_r+0x22c>)
 8006d36:	a904      	add	r1, sp, #16
 8006d38:	4630      	mov	r0, r6
 8006d3a:	f7fd fe29 	bl	8004990 <_printf_i>
 8006d3e:	e7e4      	b.n	8006d0a <_vfiprintf_r+0x1ea>
 8006d40:	08007384 	.word	0x08007384
 8006d44:	0800738e 	.word	0x0800738e
 8006d48:	08004449 	.word	0x08004449
 8006d4c:	08006afd 	.word	0x08006afd
 8006d50:	0800738a 	.word	0x0800738a

08006d54 <__swbuf_r>:
 8006d54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d56:	460e      	mov	r6, r1
 8006d58:	4614      	mov	r4, r2
 8006d5a:	4605      	mov	r5, r0
 8006d5c:	b118      	cbz	r0, 8006d66 <__swbuf_r+0x12>
 8006d5e:	6a03      	ldr	r3, [r0, #32]
 8006d60:	b90b      	cbnz	r3, 8006d66 <__swbuf_r+0x12>
 8006d62:	f7fd ffb1 	bl	8004cc8 <__sinit>
 8006d66:	69a3      	ldr	r3, [r4, #24]
 8006d68:	60a3      	str	r3, [r4, #8]
 8006d6a:	89a3      	ldrh	r3, [r4, #12]
 8006d6c:	071a      	lsls	r2, r3, #28
 8006d6e:	d525      	bpl.n	8006dbc <__swbuf_r+0x68>
 8006d70:	6923      	ldr	r3, [r4, #16]
 8006d72:	b31b      	cbz	r3, 8006dbc <__swbuf_r+0x68>
 8006d74:	6823      	ldr	r3, [r4, #0]
 8006d76:	6922      	ldr	r2, [r4, #16]
 8006d78:	1a98      	subs	r0, r3, r2
 8006d7a:	6963      	ldr	r3, [r4, #20]
 8006d7c:	b2f6      	uxtb	r6, r6
 8006d7e:	4283      	cmp	r3, r0
 8006d80:	4637      	mov	r7, r6
 8006d82:	dc04      	bgt.n	8006d8e <__swbuf_r+0x3a>
 8006d84:	4621      	mov	r1, r4
 8006d86:	4628      	mov	r0, r5
 8006d88:	f7ff fd9e 	bl	80068c8 <_fflush_r>
 8006d8c:	b9e0      	cbnz	r0, 8006dc8 <__swbuf_r+0x74>
 8006d8e:	68a3      	ldr	r3, [r4, #8]
 8006d90:	3b01      	subs	r3, #1
 8006d92:	60a3      	str	r3, [r4, #8]
 8006d94:	6823      	ldr	r3, [r4, #0]
 8006d96:	1c5a      	adds	r2, r3, #1
 8006d98:	6022      	str	r2, [r4, #0]
 8006d9a:	701e      	strb	r6, [r3, #0]
 8006d9c:	6962      	ldr	r2, [r4, #20]
 8006d9e:	1c43      	adds	r3, r0, #1
 8006da0:	429a      	cmp	r2, r3
 8006da2:	d004      	beq.n	8006dae <__swbuf_r+0x5a>
 8006da4:	89a3      	ldrh	r3, [r4, #12]
 8006da6:	07db      	lsls	r3, r3, #31
 8006da8:	d506      	bpl.n	8006db8 <__swbuf_r+0x64>
 8006daa:	2e0a      	cmp	r6, #10
 8006dac:	d104      	bne.n	8006db8 <__swbuf_r+0x64>
 8006dae:	4621      	mov	r1, r4
 8006db0:	4628      	mov	r0, r5
 8006db2:	f7ff fd89 	bl	80068c8 <_fflush_r>
 8006db6:	b938      	cbnz	r0, 8006dc8 <__swbuf_r+0x74>
 8006db8:	4638      	mov	r0, r7
 8006dba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006dbc:	4621      	mov	r1, r4
 8006dbe:	4628      	mov	r0, r5
 8006dc0:	f000 f806 	bl	8006dd0 <__swsetup_r>
 8006dc4:	2800      	cmp	r0, #0
 8006dc6:	d0d5      	beq.n	8006d74 <__swbuf_r+0x20>
 8006dc8:	f04f 37ff 	mov.w	r7, #4294967295
 8006dcc:	e7f4      	b.n	8006db8 <__swbuf_r+0x64>
	...

08006dd0 <__swsetup_r>:
 8006dd0:	b538      	push	{r3, r4, r5, lr}
 8006dd2:	4b2a      	ldr	r3, [pc, #168]	; (8006e7c <__swsetup_r+0xac>)
 8006dd4:	4605      	mov	r5, r0
 8006dd6:	6818      	ldr	r0, [r3, #0]
 8006dd8:	460c      	mov	r4, r1
 8006dda:	b118      	cbz	r0, 8006de4 <__swsetup_r+0x14>
 8006ddc:	6a03      	ldr	r3, [r0, #32]
 8006dde:	b90b      	cbnz	r3, 8006de4 <__swsetup_r+0x14>
 8006de0:	f7fd ff72 	bl	8004cc8 <__sinit>
 8006de4:	89a3      	ldrh	r3, [r4, #12]
 8006de6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006dea:	0718      	lsls	r0, r3, #28
 8006dec:	d422      	bmi.n	8006e34 <__swsetup_r+0x64>
 8006dee:	06d9      	lsls	r1, r3, #27
 8006df0:	d407      	bmi.n	8006e02 <__swsetup_r+0x32>
 8006df2:	2309      	movs	r3, #9
 8006df4:	602b      	str	r3, [r5, #0]
 8006df6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006dfa:	81a3      	strh	r3, [r4, #12]
 8006dfc:	f04f 30ff 	mov.w	r0, #4294967295
 8006e00:	e034      	b.n	8006e6c <__swsetup_r+0x9c>
 8006e02:	0758      	lsls	r0, r3, #29
 8006e04:	d512      	bpl.n	8006e2c <__swsetup_r+0x5c>
 8006e06:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006e08:	b141      	cbz	r1, 8006e1c <__swsetup_r+0x4c>
 8006e0a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006e0e:	4299      	cmp	r1, r3
 8006e10:	d002      	beq.n	8006e18 <__swsetup_r+0x48>
 8006e12:	4628      	mov	r0, r5
 8006e14:	f7fe fefe 	bl	8005c14 <_free_r>
 8006e18:	2300      	movs	r3, #0
 8006e1a:	6363      	str	r3, [r4, #52]	; 0x34
 8006e1c:	89a3      	ldrh	r3, [r4, #12]
 8006e1e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006e22:	81a3      	strh	r3, [r4, #12]
 8006e24:	2300      	movs	r3, #0
 8006e26:	6063      	str	r3, [r4, #4]
 8006e28:	6923      	ldr	r3, [r4, #16]
 8006e2a:	6023      	str	r3, [r4, #0]
 8006e2c:	89a3      	ldrh	r3, [r4, #12]
 8006e2e:	f043 0308 	orr.w	r3, r3, #8
 8006e32:	81a3      	strh	r3, [r4, #12]
 8006e34:	6923      	ldr	r3, [r4, #16]
 8006e36:	b94b      	cbnz	r3, 8006e4c <__swsetup_r+0x7c>
 8006e38:	89a3      	ldrh	r3, [r4, #12]
 8006e3a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006e3e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006e42:	d003      	beq.n	8006e4c <__swsetup_r+0x7c>
 8006e44:	4621      	mov	r1, r4
 8006e46:	4628      	mov	r0, r5
 8006e48:	f000 f884 	bl	8006f54 <__smakebuf_r>
 8006e4c:	89a0      	ldrh	r0, [r4, #12]
 8006e4e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006e52:	f010 0301 	ands.w	r3, r0, #1
 8006e56:	d00a      	beq.n	8006e6e <__swsetup_r+0x9e>
 8006e58:	2300      	movs	r3, #0
 8006e5a:	60a3      	str	r3, [r4, #8]
 8006e5c:	6963      	ldr	r3, [r4, #20]
 8006e5e:	425b      	negs	r3, r3
 8006e60:	61a3      	str	r3, [r4, #24]
 8006e62:	6923      	ldr	r3, [r4, #16]
 8006e64:	b943      	cbnz	r3, 8006e78 <__swsetup_r+0xa8>
 8006e66:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006e6a:	d1c4      	bne.n	8006df6 <__swsetup_r+0x26>
 8006e6c:	bd38      	pop	{r3, r4, r5, pc}
 8006e6e:	0781      	lsls	r1, r0, #30
 8006e70:	bf58      	it	pl
 8006e72:	6963      	ldrpl	r3, [r4, #20]
 8006e74:	60a3      	str	r3, [r4, #8]
 8006e76:	e7f4      	b.n	8006e62 <__swsetup_r+0x92>
 8006e78:	2000      	movs	r0, #0
 8006e7a:	e7f7      	b.n	8006e6c <__swsetup_r+0x9c>
 8006e7c:	20000064 	.word	0x20000064

08006e80 <_raise_r>:
 8006e80:	291f      	cmp	r1, #31
 8006e82:	b538      	push	{r3, r4, r5, lr}
 8006e84:	4604      	mov	r4, r0
 8006e86:	460d      	mov	r5, r1
 8006e88:	d904      	bls.n	8006e94 <_raise_r+0x14>
 8006e8a:	2316      	movs	r3, #22
 8006e8c:	6003      	str	r3, [r0, #0]
 8006e8e:	f04f 30ff 	mov.w	r0, #4294967295
 8006e92:	bd38      	pop	{r3, r4, r5, pc}
 8006e94:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8006e96:	b112      	cbz	r2, 8006e9e <_raise_r+0x1e>
 8006e98:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006e9c:	b94b      	cbnz	r3, 8006eb2 <_raise_r+0x32>
 8006e9e:	4620      	mov	r0, r4
 8006ea0:	f000 f830 	bl	8006f04 <_getpid_r>
 8006ea4:	462a      	mov	r2, r5
 8006ea6:	4601      	mov	r1, r0
 8006ea8:	4620      	mov	r0, r4
 8006eaa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006eae:	f000 b817 	b.w	8006ee0 <_kill_r>
 8006eb2:	2b01      	cmp	r3, #1
 8006eb4:	d00a      	beq.n	8006ecc <_raise_r+0x4c>
 8006eb6:	1c59      	adds	r1, r3, #1
 8006eb8:	d103      	bne.n	8006ec2 <_raise_r+0x42>
 8006eba:	2316      	movs	r3, #22
 8006ebc:	6003      	str	r3, [r0, #0]
 8006ebe:	2001      	movs	r0, #1
 8006ec0:	e7e7      	b.n	8006e92 <_raise_r+0x12>
 8006ec2:	2400      	movs	r4, #0
 8006ec4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006ec8:	4628      	mov	r0, r5
 8006eca:	4798      	blx	r3
 8006ecc:	2000      	movs	r0, #0
 8006ece:	e7e0      	b.n	8006e92 <_raise_r+0x12>

08006ed0 <raise>:
 8006ed0:	4b02      	ldr	r3, [pc, #8]	; (8006edc <raise+0xc>)
 8006ed2:	4601      	mov	r1, r0
 8006ed4:	6818      	ldr	r0, [r3, #0]
 8006ed6:	f7ff bfd3 	b.w	8006e80 <_raise_r>
 8006eda:	bf00      	nop
 8006edc:	20000064 	.word	0x20000064

08006ee0 <_kill_r>:
 8006ee0:	b538      	push	{r3, r4, r5, lr}
 8006ee2:	4d07      	ldr	r5, [pc, #28]	; (8006f00 <_kill_r+0x20>)
 8006ee4:	2300      	movs	r3, #0
 8006ee6:	4604      	mov	r4, r0
 8006ee8:	4608      	mov	r0, r1
 8006eea:	4611      	mov	r1, r2
 8006eec:	602b      	str	r3, [r5, #0]
 8006eee:	f7fa fcb9 	bl	8001864 <_kill>
 8006ef2:	1c43      	adds	r3, r0, #1
 8006ef4:	d102      	bne.n	8006efc <_kill_r+0x1c>
 8006ef6:	682b      	ldr	r3, [r5, #0]
 8006ef8:	b103      	cbz	r3, 8006efc <_kill_r+0x1c>
 8006efa:	6023      	str	r3, [r4, #0]
 8006efc:	bd38      	pop	{r3, r4, r5, pc}
 8006efe:	bf00      	nop
 8006f00:	200003e4 	.word	0x200003e4

08006f04 <_getpid_r>:
 8006f04:	f7fa bca6 	b.w	8001854 <_getpid>

08006f08 <__swhatbuf_r>:
 8006f08:	b570      	push	{r4, r5, r6, lr}
 8006f0a:	460c      	mov	r4, r1
 8006f0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f10:	2900      	cmp	r1, #0
 8006f12:	b096      	sub	sp, #88	; 0x58
 8006f14:	4615      	mov	r5, r2
 8006f16:	461e      	mov	r6, r3
 8006f18:	da0d      	bge.n	8006f36 <__swhatbuf_r+0x2e>
 8006f1a:	89a3      	ldrh	r3, [r4, #12]
 8006f1c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8006f20:	f04f 0100 	mov.w	r1, #0
 8006f24:	bf0c      	ite	eq
 8006f26:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8006f2a:	2340      	movne	r3, #64	; 0x40
 8006f2c:	2000      	movs	r0, #0
 8006f2e:	6031      	str	r1, [r6, #0]
 8006f30:	602b      	str	r3, [r5, #0]
 8006f32:	b016      	add	sp, #88	; 0x58
 8006f34:	bd70      	pop	{r4, r5, r6, pc}
 8006f36:	466a      	mov	r2, sp
 8006f38:	f000 f848 	bl	8006fcc <_fstat_r>
 8006f3c:	2800      	cmp	r0, #0
 8006f3e:	dbec      	blt.n	8006f1a <__swhatbuf_r+0x12>
 8006f40:	9901      	ldr	r1, [sp, #4]
 8006f42:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8006f46:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8006f4a:	4259      	negs	r1, r3
 8006f4c:	4159      	adcs	r1, r3
 8006f4e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006f52:	e7eb      	b.n	8006f2c <__swhatbuf_r+0x24>

08006f54 <__smakebuf_r>:
 8006f54:	898b      	ldrh	r3, [r1, #12]
 8006f56:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006f58:	079d      	lsls	r5, r3, #30
 8006f5a:	4606      	mov	r6, r0
 8006f5c:	460c      	mov	r4, r1
 8006f5e:	d507      	bpl.n	8006f70 <__smakebuf_r+0x1c>
 8006f60:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006f64:	6023      	str	r3, [r4, #0]
 8006f66:	6123      	str	r3, [r4, #16]
 8006f68:	2301      	movs	r3, #1
 8006f6a:	6163      	str	r3, [r4, #20]
 8006f6c:	b002      	add	sp, #8
 8006f6e:	bd70      	pop	{r4, r5, r6, pc}
 8006f70:	ab01      	add	r3, sp, #4
 8006f72:	466a      	mov	r2, sp
 8006f74:	f7ff ffc8 	bl	8006f08 <__swhatbuf_r>
 8006f78:	9900      	ldr	r1, [sp, #0]
 8006f7a:	4605      	mov	r5, r0
 8006f7c:	4630      	mov	r0, r6
 8006f7e:	f7fe febd 	bl	8005cfc <_malloc_r>
 8006f82:	b948      	cbnz	r0, 8006f98 <__smakebuf_r+0x44>
 8006f84:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f88:	059a      	lsls	r2, r3, #22
 8006f8a:	d4ef      	bmi.n	8006f6c <__smakebuf_r+0x18>
 8006f8c:	f023 0303 	bic.w	r3, r3, #3
 8006f90:	f043 0302 	orr.w	r3, r3, #2
 8006f94:	81a3      	strh	r3, [r4, #12]
 8006f96:	e7e3      	b.n	8006f60 <__smakebuf_r+0xc>
 8006f98:	89a3      	ldrh	r3, [r4, #12]
 8006f9a:	6020      	str	r0, [r4, #0]
 8006f9c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006fa0:	81a3      	strh	r3, [r4, #12]
 8006fa2:	9b00      	ldr	r3, [sp, #0]
 8006fa4:	6163      	str	r3, [r4, #20]
 8006fa6:	9b01      	ldr	r3, [sp, #4]
 8006fa8:	6120      	str	r0, [r4, #16]
 8006faa:	b15b      	cbz	r3, 8006fc4 <__smakebuf_r+0x70>
 8006fac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006fb0:	4630      	mov	r0, r6
 8006fb2:	f000 f81d 	bl	8006ff0 <_isatty_r>
 8006fb6:	b128      	cbz	r0, 8006fc4 <__smakebuf_r+0x70>
 8006fb8:	89a3      	ldrh	r3, [r4, #12]
 8006fba:	f023 0303 	bic.w	r3, r3, #3
 8006fbe:	f043 0301 	orr.w	r3, r3, #1
 8006fc2:	81a3      	strh	r3, [r4, #12]
 8006fc4:	89a3      	ldrh	r3, [r4, #12]
 8006fc6:	431d      	orrs	r5, r3
 8006fc8:	81a5      	strh	r5, [r4, #12]
 8006fca:	e7cf      	b.n	8006f6c <__smakebuf_r+0x18>

08006fcc <_fstat_r>:
 8006fcc:	b538      	push	{r3, r4, r5, lr}
 8006fce:	4d07      	ldr	r5, [pc, #28]	; (8006fec <_fstat_r+0x20>)
 8006fd0:	2300      	movs	r3, #0
 8006fd2:	4604      	mov	r4, r0
 8006fd4:	4608      	mov	r0, r1
 8006fd6:	4611      	mov	r1, r2
 8006fd8:	602b      	str	r3, [r5, #0]
 8006fda:	f7fa fca2 	bl	8001922 <_fstat>
 8006fde:	1c43      	adds	r3, r0, #1
 8006fe0:	d102      	bne.n	8006fe8 <_fstat_r+0x1c>
 8006fe2:	682b      	ldr	r3, [r5, #0]
 8006fe4:	b103      	cbz	r3, 8006fe8 <_fstat_r+0x1c>
 8006fe6:	6023      	str	r3, [r4, #0]
 8006fe8:	bd38      	pop	{r3, r4, r5, pc}
 8006fea:	bf00      	nop
 8006fec:	200003e4 	.word	0x200003e4

08006ff0 <_isatty_r>:
 8006ff0:	b538      	push	{r3, r4, r5, lr}
 8006ff2:	4d06      	ldr	r5, [pc, #24]	; (800700c <_isatty_r+0x1c>)
 8006ff4:	2300      	movs	r3, #0
 8006ff6:	4604      	mov	r4, r0
 8006ff8:	4608      	mov	r0, r1
 8006ffa:	602b      	str	r3, [r5, #0]
 8006ffc:	f7fa fca1 	bl	8001942 <_isatty>
 8007000:	1c43      	adds	r3, r0, #1
 8007002:	d102      	bne.n	800700a <_isatty_r+0x1a>
 8007004:	682b      	ldr	r3, [r5, #0]
 8007006:	b103      	cbz	r3, 800700a <_isatty_r+0x1a>
 8007008:	6023      	str	r3, [r4, #0]
 800700a:	bd38      	pop	{r3, r4, r5, pc}
 800700c:	200003e4 	.word	0x200003e4

08007010 <_init>:
 8007010:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007012:	bf00      	nop
 8007014:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007016:	bc08      	pop	{r3}
 8007018:	469e      	mov	lr, r3
 800701a:	4770      	bx	lr

0800701c <_fini>:
 800701c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800701e:	bf00      	nop
 8007020:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007022:	bc08      	pop	{r3}
 8007024:	469e      	mov	lr, r3
 8007026:	4770      	bx	lr
