
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003538                       # Number of seconds simulated
sim_ticks                                  3537749604                       # Number of ticks simulated
final_tick                               533102129541                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 173723                       # Simulator instruction rate (inst/s)
host_op_rate                                   219989                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 303508                       # Simulator tick rate (ticks/s)
host_mem_usage                               16899876                       # Number of bytes of host memory used
host_seconds                                 11656.19                       # Real time elapsed on the host
sim_insts                                  2024950312                       # Number of instructions simulated
sim_ops                                    2564230234                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        94464                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       153984                       # Number of bytes read from this memory
system.physmem.bytes_read::total               251392                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       151808                       # Number of bytes written to this memory
system.physmem.bytes_written::total            151808                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          738                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1203                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1964                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1186                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1186                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       361812                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     26701720                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       470356                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     43525975                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                71059862                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       361812                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       470356                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             832167                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          42910894                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               42910894                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          42910894                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       361812                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     26701720                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       470356                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     43525975                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              113970757                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8483813                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3112062                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2555072                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       203089                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1254626                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1204616                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          314635                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8827                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3203585                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17074730                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3112062                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1519251                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3665197                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1086497                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        650930                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1566000                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        80273                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8400074                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.499054                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.340245                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4734877     56.37%     56.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          367333      4.37%     60.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          317868      3.78%     64.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342982      4.08%     68.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          299799      3.57%     72.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          154236      1.84%     74.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          101545      1.21%     75.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          270893      3.22%     78.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1810541     21.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8400074                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.366824                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.012625                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3372326                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       607721                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3484473                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        56020                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        879525                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       507466                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          918                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20251716                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6281                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        879525                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3540958                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         261855                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        70516                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3368175                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       279037                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19559255                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          491                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        175234                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76067                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     27160108                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91182621                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91182621                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10353121                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3317                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1720                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           740787                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1941054                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1008310                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26081                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       277271                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18437260                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3313                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14782863                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        28880                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6163095                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18831212                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          117                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8400074                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.759849                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.914093                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2985633     35.54%     35.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1795234     21.37%     56.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1172582     13.96%     70.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       759948      9.05%     79.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       762984      9.08%     89.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       440762      5.25%     94.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       340251      4.05%     98.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        76071      0.91%     99.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66609      0.79%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8400074                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108945     69.16%     69.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21367     13.56%     82.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        27204     17.27%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12146627     82.17%     82.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200759      1.36%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1580452     10.69%     94.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       853428      5.77%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14782863                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.742479                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             157521                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010656                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38152199                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24603798                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14364260                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14940384                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26278                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       711851                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           42                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          132                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       228410                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           65                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        879525                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         188802                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16438                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18440573                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        29982                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1941054                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1008310                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1715                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11594                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          812                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          132                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122387                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115286                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237673                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14522080                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1485803                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       260781                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2313856                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2057367                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            828053                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.711740                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14379136                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14364260                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9363328                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26150825                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.693137                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358051                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6201498                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205207                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7520549                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.627451                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.175675                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2995799     39.83%     39.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2042436     27.16%     66.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       836626     11.12%     78.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       428076      5.69%     83.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       366483      4.87%     88.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       179494      2.39%     91.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       198297      2.64%     93.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       100477      1.34%     95.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       372861      4.96%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7520549                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       372861                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25588513                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37762110                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3772                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  83739                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.848381                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.848381                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.178715                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.178715                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65575713                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19691343                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19001646                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8483813                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3083818                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2506128                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       212271                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1282901                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1199404                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          324361                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9070                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3092954                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17088808                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3083818                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1523765                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3756891                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1133779                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        619788                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1514726                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        91087                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8386574                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.517940                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.307981                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4629683     55.20%     55.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          329623      3.93%     59.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          267183      3.19%     62.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          646210      7.71%     70.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          176103      2.10%     72.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          225661      2.69%     74.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          162289      1.94%     76.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           90754      1.08%     77.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1859068     22.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8386574                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.363494                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.014284                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3237010                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       601469                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3611309                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        24520                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        912257                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       526732                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4727                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20424556                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        11121                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        912257                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3475238                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         133742                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       118613                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3392055                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       354661                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19696501                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         2708                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        146450                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       110441                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          328                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27568040                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     91935120                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     91935120                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16860407                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10707612                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4026                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2275                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           974151                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1839558                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       934845                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        14712                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       304608                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18619014                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3885                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14766054                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29476                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6460113                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19762645                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          617                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8386574                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.760678                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.886804                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2914868     34.76%     34.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1805477     21.53%     56.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1180710     14.08%     70.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       873702     10.42%     80.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       753350      8.98%     89.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       391177      4.66%     94.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       333399      3.98%     98.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        62756      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        71135      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8386574                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          86199     70.99%     70.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             3      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         17646     14.53%     85.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17572     14.47%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12302539     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       209654      1.42%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1633      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1467128      9.94%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       785100      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14766054                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.740497                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             121420                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008223                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38069574                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25083085                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14386664                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14887474                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        54720                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       729975                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          238                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           73                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       240886                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        912257                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          60199                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8327                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18622901                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        41746                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1839558                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       934845                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2251                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7388                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           73                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       125535                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       120114                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       245649                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14529008                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1375799                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       237042                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2140143                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2049597                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            764344                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.712556                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14396386                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14386664                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9369067                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26458866                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.695778                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354099                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9877172                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12130129                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6492864                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3268                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       212151                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7474317                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.622908                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.137779                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2904850     38.86%     38.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2073088     27.74%     66.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       842140     11.27%     77.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       473938      6.34%     84.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       387406      5.18%     89.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       157755      2.11%     91.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       187310      2.51%     94.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        93952      1.26%     95.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       353878      4.73%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7474317                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9877172                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12130129                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1803539                       # Number of memory references committed
system.switch_cpus1.commit.loads              1109580                       # Number of loads committed
system.switch_cpus1.commit.membars               1634                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1742754                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10929795                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       246954                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       353878                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25743432                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38158845                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4000                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  97239                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9877172                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12130129                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9877172                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.858931                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.858931                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.164237                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.164237                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65356241                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19884172                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18846980                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3268                       # number of misc regfile writes
system.l2.replacements                           1964                       # number of replacements
system.l2.tagsinuse                             65536                       # Cycle average of tags in use
system.l2.total_refs                          1805657                       # Total number of references to valid blocks.
system.l2.sampled_refs                          67500                       # Sample count of references to valid blocks.
system.l2.avg_refs                          26.750474                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         20877.578320                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.971159                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    391.075732                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.967704                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    648.790780                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst             51.398344                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          18126.525392                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst             21.158856                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          25396.533714                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.318567                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000152                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.005967                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000198                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.009900                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000784                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.276589                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000323                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.387520                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         9110                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         6073                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   15183                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             6209                       # number of Writeback hits
system.l2.Writeback_hits::total                  6209                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         9110                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         6073                       # number of demand (read+write) hits
system.l2.demand_hits::total                    15183                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         9110                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         6073                       # number of overall hits
system.l2.overall_hits::total                   15183                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          738                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1203                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1964                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          738                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1203                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1964                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          738                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1203                       # number of overall misses
system.l2.overall_misses::total                  1964                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       415164                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     33171038                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       589559                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     54613574                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        88789335                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       415164                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     33171038                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       589559                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     54613574                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         88789335                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       415164                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     33171038                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       589559                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     54613574                       # number of overall miss cycles
system.l2.overall_miss_latency::total        88789335                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         9848                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         7276                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               17147                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         6209                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              6209                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         9848                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         7276                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                17147                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         9848                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         7276                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               17147                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.074939                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.165338                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.114539                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.074939                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.165338                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.114539                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.074939                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.165338                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.114539                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 41516.400000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 44947.205962                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 45350.692308                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45397.817124                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45208.419043                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 41516.400000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 44947.205962                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 45350.692308                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45397.817124                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45208.419043                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 41516.400000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 44947.205962                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 45350.692308                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45397.817124                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45208.419043                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1186                       # number of writebacks
system.l2.writebacks::total                      1186                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          738                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1203                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1964                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          738                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1203                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1964                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          738                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1203                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1964                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       357006                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     28889607                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       515093                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     47656565                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     77418271                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       357006                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     28889607                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       515093                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     47656565                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     77418271                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       357006                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     28889607                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       515093                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     47656565                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     77418271                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.074939                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.165338                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.114539                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.074939                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.165338                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.114539                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.074939                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.165338                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.114539                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 35700.600000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 39145.808943                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 39622.538462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39614.767249                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 39418.671589                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 35700.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 39145.808943                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 39622.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39614.767249                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 39418.671589                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 35700.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 39145.808943                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 39622.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39614.767249                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 39418.671589                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.971143                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001573651                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1821043.001818                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.971143                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015979                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881364                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1565990                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1565990                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1565990                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1565990                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1565990                       # number of overall hits
system.cpu0.icache.overall_hits::total        1565990                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       461864                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       461864                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       461864                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       461864                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       461864                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       461864                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1566000                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1566000                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1566000                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1566000                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1566000                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1566000                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000006                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000006                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 46186.400000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 46186.400000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 46186.400000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 46186.400000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 46186.400000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 46186.400000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       425164                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       425164                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       425164                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       425164                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       425164                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       425164                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 42516.400000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 42516.400000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 42516.400000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 42516.400000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 42516.400000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 42516.400000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9848                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174469730                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10104                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17267.392122                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.865545                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.134455                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.897912                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.102088                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1167972                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1167972                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776692                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776692                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1646                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1646                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1944664                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1944664                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1944664                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1944664                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37897                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37897                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37897                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37897                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37897                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37897                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    967549325                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    967549325                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    967549325                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    967549325                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    967549325                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    967549325                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1205869                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1205869                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1646                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1646                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1982561                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1982561                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1982561                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1982561                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031427                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031427                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019115                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019115                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019115                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019115                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 25531.026862                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25531.026862                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 25531.026862                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25531.026862                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 25531.026862                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25531.026862                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3675                       # number of writebacks
system.cpu0.dcache.writebacks::total             3675                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28049                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28049                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28049                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28049                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28049                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28049                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9848                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9848                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9848                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9848                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9848                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9848                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    129658848                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    129658848                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    129658848                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    129658848                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    129658848                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    129658848                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008167                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008167                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004967                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004967                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004967                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004967                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 13166.008123                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13166.008123                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 13166.008123                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13166.008123                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 13166.008123                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13166.008123                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.967678                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006595464                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2029426.338710                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.967678                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020782                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794820                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1514709                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1514709                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1514709                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1514709                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1514709                       # number of overall hits
system.cpu1.icache.overall_hits::total        1514709                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       829634                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       829634                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       829634                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       829634                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       829634                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       829634                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1514726                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1514726                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1514726                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1514726                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1514726                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1514726                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst        48802                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total        48802                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst        48802                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total        48802                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst        48802                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total        48802                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       619124                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       619124                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       619124                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       619124                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       619124                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       619124                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 47624.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 47624.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 47624.923077                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 47624.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 47624.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 47624.923077                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7276                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165473701                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7532                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              21969.423925                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   225.005841                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    30.994159                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.878929                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.121071                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1045652                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1045652                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       690692                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        690692                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2163                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2163                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1634                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1634                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1736344                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1736344                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1736344                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1736344                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        15780                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        15780                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        15780                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         15780                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        15780                       # number of overall misses
system.cpu1.dcache.overall_misses::total        15780                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    454619950                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    454619950                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    454619950                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    454619950                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    454619950                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    454619950                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1061432                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1061432                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       690692                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       690692                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2163                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2163                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1634                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1634                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1752124                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1752124                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1752124                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1752124                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014867                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014867                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009006                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009006                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009006                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009006                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 28809.882763                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 28809.882763                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 28809.882763                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 28809.882763                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 28809.882763                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 28809.882763                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2534                       # number of writebacks
system.cpu1.dcache.writebacks::total             2534                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8504                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8504                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8504                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8504                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8504                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8504                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7276                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7276                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7276                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7276                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7276                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7276                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    112016175                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    112016175                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    112016175                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    112016175                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    112016175                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    112016175                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006855                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006855                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004153                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004153                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004153                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004153                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 15395.296179                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15395.296179                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 15395.296179                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15395.296179                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 15395.296179                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15395.296179                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
