# CPU

## Links

- [RISC-V](https://riscv.org/) - Free and Open RISC Instruction Set Architecture.
- [Digging into RISC-V and how I learn new things (2019)](https://blog.jessfraz.com/post/digging-into-risc-v-and-how-i-learn-new-things/)
- [SHAKTI](http://shakti.org.in/) - Open-source Processor Development Ecosystem.
- [I don't know how CPUs work so I simulated one in code (2019)](https://djhworld.github.io/post/2019/05/21/i-dont-know-how-cpus-work-so-i-simulated-one-in-code/)
- [Simple Computer](https://github.com/djhworld/simple-computer) - Whilst reading But How Do It Know? by J. Clark Scott I felt compelled to write something to simulate the computer the book describes.
- [Awesome CPU and MCU documentation](https://github.com/larsbrinkhoff/awesome-cpus#readme)
- [How do CPUs read machine code? (2019)](https://www.youtube.com/watch?v=yl8vPW5hydQ)
- [CPU Microcodes](https://github.com/platomav/CPUMicrocodes) - Intel, AMD, VIA & Freescale CPU Microcode Repositories.
- [CPU Scheduling](https://twitter.com/b0rk/status/1215753312324157441)
- [uarch-bench](https://github.com/travisdowns/uarch-bench) - Benchmark for low-level CPU micro-architectural features.
- [Performance Analysis & Tuning on Modern CPU - Denis Bakhvalov (2020)](https://www.youtube.com/watch?v=Ho3bCIJcMcc)
- [x86 and amd64 instruction reference](https://www.felixcloutier.com/x86/)
- [IA32-doc](https://github.com/wbenny/ia32-doc) - Project which aims to put as many definitions from the Intel Manual into machine-processable format as possible.
- [CPU caches and data locality: a small demonstration (2020)](https://kaushikghose.wordpress.com/2020/01/30/cpu-caches-and-data-locality-a-small-demonstration/) ([Lobsters](https://lobste.rs/s/4m2s8f/cpu_caches_data_locality_small))
