INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 17:07:14 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : mvt_float
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.987ns  (required time - arrival time)
  Source:                 mulf1/operator/sticky_c2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Destination:            addf1/operator/expDiff_c1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.350ns period=2.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.700ns  (clk rise@2.700ns - clk rise@0.000ns)
  Data Path Delay:        5.675ns  (logic 2.399ns (42.277%)  route 3.276ns (57.723%))
  Logic Levels:           24  (CARRY4=14 LUT2=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.183 - 2.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3708, unset)         0.508     0.508    mulf1/operator/clk
    SLICE_X54Y76         FDRE                                         r  mulf1/operator/sticky_c2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  mulf1/operator/sticky_c2_reg/Q
                         net (fo=5, routed)           0.436     1.198    mulf1/operator/sticky_c2
    SLICE_X54Y77         LUT6 (Prop_lut6_I4_O)        0.043     1.241 r  mulf1/operator/newY_c1[4]_i_12/O
                         net (fo=1, routed)           0.098     1.339    mulf1/operator/newY_c1[4]_i_12_n_0
    SLICE_X54Y77         LUT6 (Prop_lut6_I3_O)        0.043     1.382 r  mulf1/operator/newY_c1[4]_i_8__0/O
                         net (fo=1, routed)           0.292     1.675    mulf1/operator/newY_c1[4]_i_8__0_n_0
    SLICE_X55Y77         LUT5 (Prop_lut5_I1_O)        0.043     1.718 r  mulf1/operator/newY_c1[4]_i_7__0/O
                         net (fo=1, routed)           0.000     1.718    mulf1/operator/RoundingAdder/S[0]
    SLICE_X55Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.969 r  mulf1/operator/RoundingAdder/newY_c1_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.969    mulf1/operator/RoundingAdder/newY_c1_reg[4]_i_5_n_0
    SLICE_X55Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.018 r  mulf1/operator/RoundingAdder/newY_c1_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.018    mulf1/operator/RoundingAdder/newY_c1_reg[8]_i_5_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.067 r  mulf1/operator/RoundingAdder/newY_c1_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.067    mulf1/operator/RoundingAdder/newY_c1_reg[12]_i_5_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.116 r  mulf1/operator/RoundingAdder/newY_c1_reg[16]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.116    mulf1/operator/RoundingAdder/newY_c1_reg[16]_i_5_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.165 r  mulf1/operator/RoundingAdder/expX_c1_reg[0]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     2.165    mulf1/operator/RoundingAdder/expX_c1_reg[0]_i_4__0_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.214 r  mulf1/operator/RoundingAdder/expX_c1_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     2.214    mulf1/operator/RoundingAdder/expX_c1_reg[0]_i_2__0_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.263 r  mulf1/operator/RoundingAdder/expX_c1_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     2.263    mulf1/operator/RoundingAdder/expX_c1_reg[4]_i_2__0_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.312 r  mulf1/operator/RoundingAdder/expX_c1_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     2.312    mulf1/operator/RoundingAdder/expX_c1_reg[7]_i_2__0_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     2.416 r  mulf1/operator/RoundingAdder/expX_c1_reg[7]_i_5__0/O[0]
                         net (fo=11, routed)          0.269     2.685    mulf1/operator/RoundingAdder/p_0_in[32]
    SLICE_X57Y84         LUT2 (Prop_lut2_I1_O)        0.120     2.805 f  mulf1/operator/RoundingAdder/expX_c1[7]_i_3__0/O
                         net (fo=24, routed)          0.430     3.235    mulf1/operator/RoundingAdder/expX_c1[7]_i_3__0_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I3_O)        0.043     3.278 f  mulf1/operator/RoundingAdder/newY_c1[22]_i_18__0/O
                         net (fo=1, routed)           0.191     3.469    mulf1/operator/RoundingAdder/newY_c1[22]_i_18__0_n_0
    SLICE_X56Y85         LUT5 (Prop_lut5_I4_O)        0.043     3.512 r  mulf1/operator/RoundingAdder/newY_c1[22]_i_9__0/O
                         net (fo=4, routed)           0.182     3.694    mulf1/operator/RoundingAdder/addf1/ieee2nfloat_1/eqOp1_in
    SLICE_X57Y83         LUT4 (Prop_lut4_I0_O)        0.043     3.737 r  mulf1/operator/RoundingAdder/newY_c1[0]_i_3__0/O
                         net (fo=25, routed)          0.281     4.017    mulf1/operator/RoundingAdder/exc_c2_reg[1]_0
    SLICE_X54Y83         LUT6 (Prop_lut6_I1_O)        0.043     4.060 r  mulf1/operator/RoundingAdder/newY_c1[16]_i_3__0/O
                         net (fo=4, routed)           0.308     4.368    lsq2/handshake_lsq_lsq2_core/excExpFracY_c0[15]
    SLICE_X51Y83         LUT6 (Prop_lut6_I0_O)        0.043     4.411 r  lsq2/handshake_lsq_lsq2_core/ltOp_carry__1_i_4__0/O
                         net (fo=1, routed)           0.412     4.823    addf1/operator/ltOp_carry__2_0[0]
    SLICE_X52Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     5.085 r  addf1/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.085    addf1/operator/ltOp_carry__1_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.134 r  addf1/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.134    addf1/operator/ltOp_carry__2_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.261 r  addf1/operator/ltOp_carry__3/CO[0]
                         net (fo=67, routed)          0.201     5.462    lsq2/handshake_lsq_lsq2_core/CO[0]
    SLICE_X53Y86         LUT2 (Prop_lut2_I0_O)        0.130     5.592 r  lsq2/handshake_lsq_lsq2_core/i__carry_i_4__0/O
                         net (fo=1, routed)           0.175     5.768    addf1/operator/expDiff_c1_reg[3]_0[0]
    SLICE_X52Y86         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     6.030 r  addf1/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.030    addf1/operator/_inferred__1/i__carry_n_0
    SLICE_X52Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     6.183 r  addf1/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.000     6.183    addf1/operator/expDiff_c0[5]
    SLICE_X52Y87         FDRE                                         r  addf1/operator/expDiff_c1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.700     2.700 r  
                                                      0.000     2.700 r  clk (IN)
                         net (fo=3708, unset)         0.483     3.183    addf1/operator/clk
    SLICE_X52Y87         FDRE                                         r  addf1/operator/expDiff_c1_reg[5]/C
                         clock pessimism              0.000     3.183    
                         clock uncertainty           -0.035     3.147    
    SLICE_X52Y87         FDRE (Setup_fdre_C_D)        0.048     3.195    addf1/operator/expDiff_c1_reg[5]
  -------------------------------------------------------------------
                         required time                          3.195    
                         arrival time                          -6.183    
  -------------------------------------------------------------------
                         slack                                 -2.987    




