vendor_name = ModelSim
source_file = 1, D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/PC.v
source_file = 1, D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/imem_controller.v
source_file = 1, D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/dmem_controller.v
source_file = 1, D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/Reg_module_WI.v
source_file = 1, D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/Reg_module_W.v
source_file = 1, D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/Reg_module_RW.v
source_file = 1, D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/Reg_module_RI.v
source_file = 1, D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/processor.v
source_file = 1, D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/proc_param.v
source_file = 1, D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/mux_3to1_8bit.v
source_file = 1, D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/ins_mem.v
source_file = 1, D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/data_mem.v
source_file = 1, D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/cu_param.v
source_file = 1, D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/core.v
source_file = 1, D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/controlunit.v
source_file = 1, D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/Comp.v
source_file = 1, D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/Bus_mux.v
source_file = 1, D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/AR.v
source_file = 1, D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/Alu.v
source_file = 1, D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/data_mem.txt
source_file = 1, D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/ins_mem.txt
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/db/altsyncram_ju71.tdf
source_file = 1, D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/db/Project_2.ram0_ins_mem_df59f37f.hdl.mif
source_file = 1, D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/db/altsyncram_q8h1.tdf
source_file = 1, D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/db/Project_2.ram0_data_mem_4ee1518f.hdl.mif
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, D:/Academic/ACA/SEM5 TRONIC ACA/SEMESTER 5/CSD/FPGA/00 - Git/fpga-quartus/8_CORE/MULTI_CORE_edit/db/mult_aat.tdf
design_name = processor
instance = comp, \proc_state~output , proc_state~output, processor, 1
instance = comp, \clk~input , clk~input, processor, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, processor, 1
instance = comp, \CORE_0|PC|value[0]~8 , CORE_0|PC|value[0]~8, processor, 1
instance = comp, \CORE_0|PC|value[1]~10 , CORE_0|PC|value[1]~10, processor, 1
instance = comp, \CORE_0|PC|value[2]~12 , CORE_0|PC|value[2]~12, processor, 1
instance = comp, \CORE_0|PC|value[3]~14 , CORE_0|PC|value[3]~14, processor, 1
instance = comp, \CORE_0|PC|value[4]~16 , CORE_0|PC|value[4]~16, processor, 1
instance = comp, \CORE_0|PC|value[5]~18 , CORE_0|PC|value[5]~18, processor, 1
instance = comp, \CORE_0|PC|value[6]~20 , CORE_0|PC|value[6]~20, processor, 1
instance = comp, \imem_c|INS_8[7]~feeder , imem_c|INS_8[7]~feeder, processor, 1
instance = comp, \imem_c|INS_8[7]~0 , imem_c|INS_8[7]~0, processor, 1
instance = comp, \imem_c|INS_8[7] , imem_c|INS_8[7], processor, 1
instance = comp, \dmem_c|always0~9 , dmem_c|always0~9, processor, 1
instance = comp, \imem_c|INS_8[0]~feeder , imem_c|INS_8[0]~feeder, processor, 1
instance = comp, \imem_c|INS_8[0] , imem_c|INS_8[0], processor, 1
instance = comp, \CORE_7|IR|value[0] , CORE_7|IR|value[0], processor, 1
instance = comp, \imem_c|INS_8[2] , imem_c|INS_8[2], processor, 1
instance = comp, \CORE_7|IR|value[2] , CORE_7|IR|value[2], processor, 1
instance = comp, \imem_c|INS_8[1]~feeder , imem_c|INS_8[1]~feeder, processor, 1
instance = comp, \imem_c|INS_8[1] , imem_c|INS_8[1], processor, 1
instance = comp, \CORE_7|IR|value[1] , CORE_7|IR|value[1], processor, 1
instance = comp, \imem_c|INS_8[5]~feeder , imem_c|INS_8[5]~feeder, processor, 1
instance = comp, \imem_c|INS_8[5] , imem_c|INS_8[5], processor, 1
instance = comp, \CORE_7|IR|value[5] , CORE_7|IR|value[5], processor, 1
instance = comp, \imem_c|INS_8[4]~feeder , imem_c|INS_8[4]~feeder, processor, 1
instance = comp, \imem_c|INS_8[4] , imem_c|INS_8[4], processor, 1
instance = comp, \CORE_7|IR|value[4] , CORE_7|IR|value[4], processor, 1
instance = comp, \CORE_7|CU|Selector13~6 , CORE_7|CU|Selector13~6, processor, 1
instance = comp, \imem_c|INS_8[6]~feeder , imem_c|INS_8[6]~feeder, processor, 1
instance = comp, \imem_c|INS_8[6] , imem_c|INS_8[6], processor, 1
instance = comp, \CORE_7|IR|value[6] , CORE_7|IR|value[6], processor, 1
instance = comp, \CORE_7|CU|Selector56~5 , CORE_7|CU|Selector56~5, processor, 1
instance = comp, \CORE_7|CU|Selector13~14 , CORE_7|CU|Selector13~14, processor, 1
instance = comp, \CORE_7|CU|Selector40~0 , CORE_7|CU|Selector40~0, processor, 1
instance = comp, \imem_c|INS_8[3]~feeder , imem_c|INS_8[3]~feeder, processor, 1
instance = comp, \imem_c|INS_8[3] , imem_c|INS_8[3], processor, 1
instance = comp, \CORE_7|IR|value[3] , CORE_7|IR|value[3], processor, 1
instance = comp, \CORE_7|CU|WideOr0~0 , CORE_7|CU|WideOr0~0, processor, 1
instance = comp, \CORE_7|CU|Equal1~0 , CORE_7|CU|Equal1~0, processor, 1
instance = comp, \CORE_7|CU|Selector22~0 , CORE_7|CU|Selector22~0, processor, 1
instance = comp, \CORE_7|CU|Mux22~0 , CORE_7|CU|Mux22~0, processor, 1
instance = comp, \CORE_7|CU|Mux22~1 , CORE_7|CU|Mux22~1, processor, 1
instance = comp, \CORE_7|CU|Selector42~6 , CORE_7|CU|Selector42~6, processor, 1
instance = comp, \CORE_7|CU|WideOr1~0 , CORE_7|CU|WideOr1~0, processor, 1
instance = comp, \CORE_7|CU|Mux22~2 , CORE_7|CU|Mux22~2, processor, 1
instance = comp, \CORE_7|CU|Equal0~0 , CORE_7|CU|Equal0~0, processor, 1
instance = comp, \CORE_7|CU|Mux22~3 , CORE_7|CU|Mux22~3, processor, 1
instance = comp, \CORE_7|CU|Mux22~4 , CORE_7|CU|Mux22~4, processor, 1
instance = comp, \CORE_7|CU|Selector10~0 , CORE_7|CU|Selector10~0, processor, 1
instance = comp, \CORE_7|CU|NEXT_STATE.00010010 , CORE_7|CU|NEXT_STATE.00010010, processor, 1
instance = comp, \CORE_7|CU|Selector23~8 , CORE_7|CU|Selector23~8, processor, 1
instance = comp, \CORE_7|CU|Selector56~9 , CORE_7|CU|Selector56~9, processor, 1
instance = comp, \CORE_7|CU|Selector13~8 , CORE_7|CU|Selector13~8, processor, 1
instance = comp, \CORE_7|CU|Selector13~24 , CORE_7|CU|Selector13~24, processor, 1
instance = comp, \CORE_7|CU|Selector56~4 , CORE_7|CU|Selector56~4, processor, 1
instance = comp, \CORE_7|CU|Selector56~6 , CORE_7|CU|Selector56~6, processor, 1
instance = comp, \CORE_7|CU|Selector60~0 , CORE_7|CU|Selector60~0, processor, 1
instance = comp, \CORE_7|CU|Selector58~0 , CORE_7|CU|Selector58~0, processor, 1
instance = comp, \CORE_7|CU|Equal1~2 , CORE_7|CU|Equal1~2, processor, 1
instance = comp, \CORE_7|CU|Selector40~6 , CORE_7|CU|Selector40~6, processor, 1
instance = comp, \CORE_7|CU|Selector40~2 , CORE_7|CU|Selector40~2, processor, 1
instance = comp, \CORE_7|CU|Selector40~1 , CORE_7|CU|Selector40~1, processor, 1
instance = comp, \CORE_7|CU|Selector40~3 , CORE_7|CU|Selector40~3, processor, 1
instance = comp, \CORE_7|CU|Selector40~4 , CORE_7|CU|Selector40~4, processor, 1
instance = comp, \CORE_7|CU|Selector40~5 , CORE_7|CU|Selector40~5, processor, 1
instance = comp, \CORE_7|CU|Selector19~0 , CORE_7|CU|Selector19~0, processor, 1
instance = comp, \CORE_7|CU|Selector63~2 , CORE_7|CU|Selector63~2, processor, 1
instance = comp, \CORE_7|CU|Selector33~0 , CORE_7|CU|Selector33~0, processor, 1
instance = comp, \CORE_7|CU|Selector33~1 , CORE_7|CU|Selector33~1, processor, 1
instance = comp, \CORE_7|CU|NEXT_STATE.01100000 , CORE_7|CU|NEXT_STATE.01100000, processor, 1
instance = comp, \CORE_7|CU|NEXT_STATE.01100001~feeder , CORE_7|CU|NEXT_STATE.01100001~feeder, processor, 1
instance = comp, \CORE_7|CU|NEXT_STATE.01100001 , CORE_7|CU|NEXT_STATE.01100001, processor, 1
instance = comp, \CORE_7|CU|NEXT_STATE.01100010~feeder , CORE_7|CU|NEXT_STATE.01100010~feeder, processor, 1
instance = comp, \CORE_7|CU|NEXT_STATE.01100010 , CORE_7|CU|NEXT_STATE.01100010, processor, 1
instance = comp, \CORE_7|CU|Selector40~14 , CORE_7|CU|Selector40~14, processor, 1
instance = comp, \CORE_7|CU|Selector32~0 , CORE_7|CU|Selector32~0, processor, 1
instance = comp, \CORE_7|CU|Equal0~1 , CORE_7|CU|Equal0~1, processor, 1
instance = comp, \CORE_7|CU|Selector32~1 , CORE_7|CU|Selector32~1, processor, 1
instance = comp, \CORE_7|CU|Selector32~2 , CORE_7|CU|Selector32~2, processor, 1
instance = comp, \CORE_7|CU|Selector32~3 , CORE_7|CU|Selector32~3, processor, 1
instance = comp, \CORE_7|CU|NEXT_STATE.01010011 , CORE_7|CU|NEXT_STATE.01010011, processor, 1
instance = comp, \CORE_7|CU|Selector31~0 , CORE_7|CU|Selector31~0, processor, 1
instance = comp, \CORE_7|CU|NEXT_STATE.01010010 , CORE_7|CU|NEXT_STATE.01010010, processor, 1
instance = comp, \CORE_7|CU|NEXT_STATE~123 , CORE_7|CU|NEXT_STATE~123, processor, 1
instance = comp, \CORE_7|CU|NEXT_STATE.01010000 , CORE_7|CU|NEXT_STATE.01010000, processor, 1
instance = comp, \CORE_7|CU|Selector62~0 , CORE_7|CU|Selector62~0, processor, 1
instance = comp, \imem_c|INS_1[7]~feeder , imem_c|INS_1[7]~feeder, processor, 1
instance = comp, \imem_c|INS_1[7] , imem_c|INS_1[7], processor, 1
instance = comp, \CORE_0|CU|wEN[11] , CORE_0|CU|wEN[11], processor, 1
instance = comp, \CORE_0|IR|value[7] , CORE_0|IR|value[7], processor, 1
instance = comp, \CORE_0|IR|value[6] , CORE_0|IR|value[6], processor, 1
instance = comp, \CORE_0|IR|value[4] , CORE_0|IR|value[4], processor, 1
instance = comp, \CORE_0|CU|Selector36~17 , CORE_0|CU|Selector36~17, processor, 1
instance = comp, \CORE_0|IR|value[5] , CORE_0|IR|value[5], processor, 1
instance = comp, \CORE_0|CU|Selector22~0 , CORE_0|CU|Selector22~0, processor, 1
instance = comp, \CORE_0|CU|Selector31~0 , CORE_0|CU|Selector31~0, processor, 1
instance = comp, \CORE_0|CU|WideOr0~0 , CORE_0|CU|WideOr0~0, processor, 1
instance = comp, \CORE_0|CU|Selector36~2 , CORE_0|CU|Selector36~2, processor, 1
instance = comp, \CORE_0|CU|Equal1~0 , CORE_0|CU|Equal1~0, processor, 1
instance = comp, \CORE_0|CU|Mux22~0 , CORE_0|CU|Mux22~0, processor, 1
instance = comp, \CORE_0|CU|Mux22~1 , CORE_0|CU|Mux22~1, processor, 1
instance = comp, \CORE_0|CU|Selector41~4 , CORE_0|CU|Selector41~4, processor, 1
instance = comp, \CORE_0|CU|Mux22~2 , CORE_0|CU|Mux22~2, processor, 1
instance = comp, \CORE_0|CU|Equal0~0 , CORE_0|CU|Equal0~0, processor, 1
instance = comp, \CORE_0|CU|Mux22~3 , CORE_0|CU|Mux22~3, processor, 1
instance = comp, \CORE_0|CU|Mux22~4 , CORE_0|CU|Mux22~4, processor, 1
instance = comp, \CORE_0|CU|Selector10~0 , CORE_0|CU|Selector10~0, processor, 1
instance = comp, \CORE_0|CU|NEXT_STATE.00010010 , CORE_0|CU|NEXT_STATE.00010010, processor, 1
instance = comp, \CORE_0|CU|Selector31~1 , CORE_0|CU|Selector31~1, processor, 1
instance = comp, \CORE_0|CU|Selector31~2 , CORE_0|CU|Selector31~2, processor, 1
instance = comp, \CORE_0|CU|Selector32~0 , CORE_0|CU|Selector32~0, processor, 1
instance = comp, \CORE_0|CU|NEXT_STATE.01010011 , CORE_0|CU|NEXT_STATE.01010011, processor, 1
instance = comp, \CORE_0|CU|Selector31~3 , CORE_0|CU|Selector31~3, processor, 1
instance = comp, \CORE_0|CU|NEXT_STATE.01010010 , CORE_0|CU|NEXT_STATE.01010010, processor, 1
instance = comp, \CORE_0|CU|NEXT_STATE~123 , CORE_0|CU|NEXT_STATE~123, processor, 1
instance = comp, \CORE_0|CU|NEXT_STATE.01010000 , CORE_0|CU|NEXT_STATE.01010000, processor, 1
instance = comp, \CORE_0|CU|Selector36~8 , CORE_0|CU|Selector36~8, processor, 1
instance = comp, \CORE_0|CU|Selector36~4 , CORE_0|CU|Selector36~4, processor, 1
instance = comp, \CORE_0|CU|Selector36~3 , CORE_0|CU|Selector36~3, processor, 1
instance = comp, \CORE_0|CU|Selector36~5 , CORE_0|CU|Selector36~5, processor, 1
instance = comp, \CORE_0|CU|Selector36~6 , CORE_0|CU|Selector36~6, processor, 1
instance = comp, \CORE_0|CU|Selector36~7 , CORE_0|CU|Selector36~7, processor, 1
instance = comp, \CORE_0|CU|Selector63~0 , CORE_0|CU|Selector63~0, processor, 1
instance = comp, \CORE_0|CU|Selector33~0 , CORE_0|CU|Selector33~0, processor, 1
instance = comp, \CORE_0|CU|Selector33~1 , CORE_0|CU|Selector33~1, processor, 1
instance = comp, \CORE_0|CU|NEXT_STATE.01100000 , CORE_0|CU|NEXT_STATE.01100000, processor, 1
instance = comp, \CORE_0|CU|NEXT_STATE.01100001 , CORE_0|CU|NEXT_STATE.01100001, processor, 1
instance = comp, \CORE_0|CU|NEXT_STATE.01100010 , CORE_0|CU|NEXT_STATE.01100010, processor, 1
instance = comp, \CORE_0|CU|Selector62~0 , CORE_0|CU|Selector62~0, processor, 1
instance = comp, \CORE_0|CU|WideOr2~0 , CORE_0|CU|WideOr2~0, processor, 1
instance = comp, \CORE_0|CU|Selector62~1 , CORE_0|CU|Selector62~1, processor, 1
instance = comp, \CORE_0|CU|NEXT_STATE.11110000 , CORE_0|CU|NEXT_STATE.11110000, processor, 1
instance = comp, \CORE_0|CU|Selector36~15 , CORE_0|CU|Selector36~15, processor, 1
instance = comp, \CORE_0|CU|Selector36~16 , CORE_0|CU|Selector36~16, processor, 1
instance = comp, \CORE_0|CU|NEXT_STATE.01110000 , CORE_0|CU|NEXT_STATE.01110000, processor, 1
instance = comp, \CORE_0|CU|Selector37~0 , CORE_0|CU|Selector37~0, processor, 1
instance = comp, \CORE_0|CU|NEXT_STATE.01110001 , CORE_0|CU|NEXT_STATE.01110001, processor, 1
instance = comp, \CORE_0|CU|Selector36~18 , CORE_0|CU|Selector36~18, processor, 1
instance = comp, \CORE_0|CU|Selector19~0 , CORE_0|CU|Selector19~0, processor, 1
instance = comp, \CORE_0|CU|Selector19~1 , CORE_0|CU|Selector19~1, processor, 1
instance = comp, \CORE_0|CU|NEXT_STATE.01000000 , CORE_0|CU|NEXT_STATE.01000000, processor, 1
instance = comp, \CORE_0|CU|NEXT_STATE.01000001~feeder , CORE_0|CU|NEXT_STATE.01000001~feeder, processor, 1
instance = comp, \CORE_0|CU|NEXT_STATE.01000001 , CORE_0|CU|NEXT_STATE.01000001, processor, 1
instance = comp, \CORE_0|CU|Selector26~0 , CORE_0|CU|Selector26~0, processor, 1
instance = comp, \CORE_0|CU|NEXT_STATE.01000111 , CORE_0|CU|NEXT_STATE.01000111, processor, 1
instance = comp, \CORE_0|CU|Selector21~0 , CORE_0|CU|Selector21~0, processor, 1
instance = comp, \CORE_0|CU|Selector21~1 , CORE_0|CU|Selector21~1, processor, 1
instance = comp, \CORE_0|CU|NEXT_STATE.01000010 , CORE_0|CU|NEXT_STATE.01000010, processor, 1
instance = comp, \CORE_0|CU|Selector27~0 , CORE_0|CU|Selector27~0, processor, 1
instance = comp, \CORE_0|CU|Selector25~0 , CORE_0|CU|Selector25~0, processor, 1
instance = comp, \CORE_0|CU|Selector25~8 , CORE_0|CU|Selector25~8, processor, 1
instance = comp, \CORE_0|CU|Selector25~9 , CORE_0|CU|Selector25~9, processor, 1
instance = comp, \CORE_0|CU|WideOr40~0 , CORE_0|CU|WideOr40~0, processor, 1
instance = comp, \CORE_0|CU|Selector13~28 , CORE_0|CU|Selector13~28, processor, 1
instance = comp, \CORE_0|CU|Selector52~2 , CORE_0|CU|Selector52~2, processor, 1
instance = comp, \CORE_0|CU|Selector13~29 , CORE_0|CU|Selector13~29, processor, 1
instance = comp, \CORE_0|CU|Selector13~17 , CORE_0|CU|Selector13~17, processor, 1
instance = comp, \CORE_0|CU|Selector25~10 , CORE_0|CU|Selector25~10, processor, 1
instance = comp, \CORE_0|CU|Selector13~10 , CORE_0|CU|Selector13~10, processor, 1
instance = comp, \CORE_0|CU|Selector25~3 , CORE_0|CU|Selector25~3, processor, 1
instance = comp, \CORE_0|CU|Selector13~12 , CORE_0|CU|Selector13~12, processor, 1
instance = comp, \CORE_0|CU|Selector25~11 , CORE_0|CU|Selector25~11, processor, 1
instance = comp, \CORE_0|CU|Selector13~20 , CORE_0|CU|Selector13~20, processor, 1
instance = comp, \CORE_0|CU|Selector13~19 , CORE_0|CU|Selector13~19, processor, 1
instance = comp, \CORE_0|CU|Selector25~4 , CORE_0|CU|Selector25~4, processor, 1
instance = comp, \CORE_0|CU|Selector36~9 , CORE_0|CU|Selector36~9, processor, 1
instance = comp, \CORE_0|CU|Selector25~1 , CORE_0|CU|Selector25~1, processor, 1
instance = comp, \CORE_0|CU|Selector25~2 , CORE_0|CU|Selector25~2, processor, 1
instance = comp, \CORE_0|CU|Selector25~5 , CORE_0|CU|Selector25~5, processor, 1
instance = comp, \CORE_0|CU|Selector25~12 , CORE_0|CU|Selector25~12, processor, 1
instance = comp, \CORE_0|CU|Selector25~6 , CORE_0|CU|Selector25~6, processor, 1
instance = comp, \CORE_0|CU|Selector25~7 , CORE_0|CU|Selector25~7, processor, 1
instance = comp, \CORE_0|CU|Selector25~13 , CORE_0|CU|Selector25~13, processor, 1
instance = comp, \CORE_0|CU|NEXT_STATE.01001000 , CORE_0|CU|NEXT_STATE.01001000, processor, 1
instance = comp, \CORE_0|CU|Selector25~14 , CORE_0|CU|Selector25~14, processor, 1
instance = comp, \CORE_0|CU|NEXT_STATE.01000110 , CORE_0|CU|NEXT_STATE.01000110, processor, 1
instance = comp, \CORE_0|CU|WideOr5~0 , CORE_0|CU|WideOr5~0, processor, 1
instance = comp, \CORE_0|CU|Selector28~0 , CORE_0|CU|Selector28~0, processor, 1
instance = comp, \CORE_0|CU|NEXT_STATE.01001001 , CORE_0|CU|NEXT_STATE.01001001, processor, 1
instance = comp, \CORE_0|CU|WideOr5~1 , CORE_0|CU|WideOr5~1, processor, 1
instance = comp, \CORE_0|CU|memREAD , CORE_0|CU|memREAD, processor, 1
instance = comp, \imem_c|INS_2[3]~feeder , imem_c|INS_2[3]~feeder, processor, 1
instance = comp, \imem_c|INS_4[3]~feeder , imem_c|INS_4[3]~feeder, processor, 1
instance = comp, \imem_c|INS_5[6]~feeder , imem_c|INS_5[6]~feeder, processor, 1
instance = comp, \imem_c|INS_7[5]~feeder , imem_c|INS_7[5]~feeder, processor, 1
instance = comp, \imem_c|INS_7[6]~0 , imem_c|INS_7[6]~0, processor, 1
instance = comp, \imem_c|INS_7[5] , imem_c|INS_7[5], processor, 1
instance = comp, \imem_c|imemAV1~3 , imem_c|imemAV1~3, processor, 1
instance = comp, \imem_c|imemAV2~0 , imem_c|imemAV2~0, processor, 1
instance = comp, \dmem_c|always0~2 , dmem_c|always0~2, processor, 1
instance = comp, \dmem_c|always0~3 , dmem_c|always0~3, processor, 1
instance = comp, \dmem_c|always0~14 , dmem_c|always0~14, processor, 1
instance = comp, \dmem_c|always0~4 , dmem_c|always0~4, processor, 1
instance = comp, \imem_c|imemAV4~2 , imem_c|imemAV4~2, processor, 1
instance = comp, \imem_c|imemAV4~3 , imem_c|imemAV4~3, processor, 1
instance = comp, \dmem_c|always0~15 , dmem_c|always0~15, processor, 1
instance = comp, \CORE_0|CU|Selector13~13 , CORE_0|CU|Selector13~13, processor, 1
instance = comp, \CORE_0|CU|Selector13~27 , CORE_0|CU|Selector13~27, processor, 1
instance = comp, \CORE_0|CU|Selector13~26 , CORE_0|CU|Selector13~26, processor, 1
instance = comp, \CORE_0|CU|Selector13~14 , CORE_0|CU|Selector13~14, processor, 1
instance = comp, \CORE_0|CU|Selector13~11 , CORE_0|CU|Selector13~11, processor, 1
instance = comp, \CORE_0|CU|Selector13~15 , CORE_0|CU|Selector13~15, processor, 1
instance = comp, \CORE_0|CU|Selector13~25 , CORE_0|CU|Selector13~25, processor, 1
instance = comp, \CORE_0|CU|Selector13~21 , CORE_0|CU|Selector13~21, processor, 1
instance = comp, \CORE_0|CU|Selector13~22 , CORE_0|CU|Selector13~22, processor, 1
instance = comp, \CORE_0|CU|Selector13~23 , CORE_0|CU|Selector13~23, processor, 1
instance = comp, \CORE_0|CU|Selector13~16 , CORE_0|CU|Selector13~16, processor, 1
instance = comp, \CORE_0|CU|Selector13~18 , CORE_0|CU|Selector13~18, processor, 1
instance = comp, \CORE_0|CU|Selector13~24 , CORE_0|CU|Selector13~24, processor, 1
instance = comp, \CORE_0|CU|NEXT_STATE.00100010 , CORE_0|CU|NEXT_STATE.00100010, processor, 1
instance = comp, \CORE_0|CU|Equal1~1 , CORE_0|CU|Equal1~1, processor, 1
instance = comp, \CORE_0|CU|Selector11~0 , CORE_0|CU|Selector11~0, processor, 1
instance = comp, \CORE_0|CU|NEXT_STATE.00100000 , CORE_0|CU|NEXT_STATE.00100000, processor, 1
instance = comp, \CORE_0|CU|Equal0~2 , CORE_0|CU|Equal0~2, processor, 1
instance = comp, \CORE_0|CU|Selector12~0 , CORE_0|CU|Selector12~0, processor, 1
instance = comp, \CORE_0|CU|NEXT_STATE.00100001 , CORE_0|CU|NEXT_STATE.00100001, processor, 1
instance = comp, \CORE_0|CU|WideOr28~0 , CORE_0|CU|WideOr28~0, processor, 1
instance = comp, \CORE_0|CU|NEXT_STATE.00110000 , CORE_0|CU|NEXT_STATE.00110000, processor, 1
instance = comp, \CORE_0|CU|Selector39~0 , CORE_0|CU|Selector39~0, processor, 1
instance = comp, \CORE_0|CU|NEXT_STATE.01110011 , CORE_0|CU|NEXT_STATE.01110011, processor, 1
instance = comp, \CORE_0|CU|Selector40~0 , CORE_0|CU|Selector40~0, processor, 1
instance = comp, \CORE_0|CU|NEXT_STATE.01110101 , CORE_0|CU|NEXT_STATE.01110101, processor, 1
instance = comp, \CORE_0|CU|NEXT_STATE.01110010~feeder , CORE_0|CU|NEXT_STATE.01110010~feeder, processor, 1
instance = comp, \CORE_0|CU|NEXT_STATE.01110010 , CORE_0|CU|NEXT_STATE.01110010, processor, 1
instance = comp, \CORE_0|CU|WideOr14~2 , CORE_0|CU|WideOr14~2, processor, 1
instance = comp, \CORE_0|CU|Selector51~0 , CORE_0|CU|Selector51~0, processor, 1
instance = comp, \CORE_0|CU|Selector51~1 , CORE_0|CU|Selector51~1, processor, 1
instance = comp, \CORE_0|CU|NEXT_STATE.10110000 , CORE_0|CU|NEXT_STATE.10110000, processor, 1
instance = comp, \CORE_0|CU|Selector22~1 , CORE_0|CU|Selector22~1, processor, 1
instance = comp, \CORE_0|CU|Selector30~0 , CORE_0|CU|Selector30~0, processor, 1
instance = comp, \CORE_0|CU|NEXT_STATE.01010001 , CORE_0|CU|NEXT_STATE.01010001, processor, 1
instance = comp, \CORE_0|CU|Selector23~4 , CORE_0|CU|Selector23~4, processor, 1
instance = comp, \CORE_0|CU|NEXT_STATE.01000100 , CORE_0|CU|NEXT_STATE.01000100, processor, 1
instance = comp, \CORE_0|CU|Selector24~0 , CORE_0|CU|Selector24~0, processor, 1
instance = comp, \CORE_0|CU|NEXT_STATE.01000101 , CORE_0|CU|NEXT_STATE.01000101, processor, 1
instance = comp, \CORE_0|CU|WideOr14~0 , CORE_0|CU|WideOr14~0, processor, 1
instance = comp, \CORE_0|CU|WideOr14~1 , CORE_0|CU|WideOr14~1, processor, 1
instance = comp, \CORE_0|CU|WideOr14~3 , CORE_0|CU|WideOr14~3, processor, 1
instance = comp, \CORE_0|CU|Selector52~5 , CORE_0|CU|Selector52~5, processor, 1
instance = comp, \CORE_0|CU|Selector52~3 , CORE_0|CU|Selector52~3, processor, 1
instance = comp, \CORE_0|CU|Selector52~4 , CORE_0|CU|Selector52~4, processor, 1
instance = comp, \CORE_0|CU|Selector52~6 , CORE_0|CU|Selector52~6, processor, 1
instance = comp, \CORE_0|CU|Selector53~0 , CORE_0|CU|Selector53~0, processor, 1
instance = comp, \CORE_0|CU|Selector54~0 , CORE_0|CU|Selector54~0, processor, 1
instance = comp, \CORE_0|CU|Selector52~7 , CORE_0|CU|Selector52~7, processor, 1
instance = comp, \CORE_0|CU|Selector52~8 , CORE_0|CU|Selector52~8, processor, 1
instance = comp, \CORE_0|CU|Selector52~9 , CORE_0|CU|Selector52~9, processor, 1
instance = comp, \CORE_0|CU|Selector52~10 , CORE_0|CU|Selector52~10, processor, 1
instance = comp, \CORE_0|CU|Selector52~11 , CORE_0|CU|Selector52~11, processor, 1
instance = comp, \CORE_0|CU|NEXT_STATE.11000010 , CORE_0|CU|NEXT_STATE.11000010, processor, 1
instance = comp, \CORE_0|CU|Selector49~0 , CORE_0|CU|Selector49~0, processor, 1
instance = comp, \CORE_0|CU|NEXT_STATE.10100000 , CORE_0|CU|NEXT_STATE.10100000, processor, 1
instance = comp, \CORE_0|CU|WideOr15 , CORE_0|CU|WideOr15, processor, 1
instance = comp, \CORE_0|CU|busMUX[2] , CORE_0|CU|busMUX[2], processor, 1
instance = comp, \CORE_0|CU|Selector55~0 , CORE_0|CU|Selector55~0, processor, 1
instance = comp, \CORE_0|CU|NEXT_STATE.11000011 , CORE_0|CU|NEXT_STATE.11000011, processor, 1
instance = comp, \CORE_0|CU|Selector52~12 , CORE_0|CU|Selector52~12, processor, 1
instance = comp, \CORE_0|CU|NEXT_STATE.11000000 , CORE_0|CU|NEXT_STATE.11000000, processor, 1
instance = comp, \CORE_0|CU|WideOr16~3 , CORE_0|CU|WideOr16~3, processor, 1
instance = comp, \CORE_0|CU|WideOr16~2 , CORE_0|CU|WideOr16~2, processor, 1
instance = comp, \CORE_0|CU|WideOr16~4 , CORE_0|CU|WideOr16~4, processor, 1
instance = comp, \CORE_0|CU|busMUX[1] , CORE_0|CU|busMUX[1], processor, 1
instance = comp, \CORE_0|BUSMUX|Mux7~4 , CORE_0|BUSMUX|Mux7~4, processor, 1
instance = comp, \CORE_0|CU|WideOr14 , CORE_0|CU|WideOr14, processor, 1
instance = comp, \CORE_0|CU|busMUX[3] , CORE_0|CU|busMUX[3], processor, 1
instance = comp, \CORE_0|BUSMUX|Mux7~2 , CORE_0|BUSMUX|Mux7~2, processor, 1
instance = comp, \CORE_0|CU|wEN[13] , CORE_0|CU|wEN[13], processor, 1
instance = comp, \CORE_0|RR|value[7] , CORE_0|RR|value[7], processor, 1
instance = comp, \CORE_0|RC3|value[2]~12 , CORE_0|RC3|value[2]~12, processor, 1
instance = comp, \CORE_0|RC3|value[3]~14 , CORE_0|RC3|value[3]~14, processor, 1
instance = comp, \CORE_0|CU|Selector48~2 , CORE_0|CU|Selector48~2, processor, 1
instance = comp, \CORE_0|CU|Selector41~5 , CORE_0|CU|Selector41~5, processor, 1
instance = comp, \CORE_0|CU|Selector48~3 , CORE_0|CU|Selector48~3, processor, 1
instance = comp, \CORE_0|CU|Selector46~0 , CORE_0|CU|Selector46~0, processor, 1
instance = comp, \CORE_0|CU|Selector48~9 , CORE_0|CU|Selector48~9, processor, 1
instance = comp, \CORE_0|CU|Selector48~7 , CORE_0|CU|Selector48~7, processor, 1
instance = comp, \CORE_0|CU|Selector48~4 , CORE_0|CU|Selector48~4, processor, 1
instance = comp, \CORE_0|CU|Selector48~5 , CORE_0|CU|Selector48~5, processor, 1
instance = comp, \CORE_0|CU|Selector48~10 , CORE_0|CU|Selector48~10, processor, 1
instance = comp, \CORE_0|CU|Selector48~6 , CORE_0|CU|Selector48~6, processor, 1
instance = comp, \CORE_0|CU|Selector48~8 , CORE_0|CU|Selector48~8, processor, 1
instance = comp, \CORE_0|CU|NEXT_STATE.10010011 , CORE_0|CU|NEXT_STATE.10010011, processor, 1
instance = comp, \CORE_0|CU|wEN[1] , CORE_0|CU|wEN[1], processor, 1
instance = comp, \CORE_0|RC3|value[3] , CORE_0|RC3|value[3], processor, 1
instance = comp, \CORE_0|RC3|value[4]~16 , CORE_0|RC3|value[4]~16, processor, 1
instance = comp, \CORE_0|CU|WideOr7 , CORE_0|CU|WideOr7, processor, 1
instance = comp, \CORE_0|CU|wEN[9] , CORE_0|CU|wEN[9], processor, 1
instance = comp, \CORE_0|DR|value[4] , CORE_0|DR|value[4], processor, 1
instance = comp, \CORE_0|CU|Selector45~2 , CORE_0|CU|Selector45~2, processor, 1
instance = comp, \CORE_0|CU|NEXT_STATE.10010000 , CORE_0|CU|NEXT_STATE.10010000, processor, 1
instance = comp, \CORE_0|CU|wEN[8]~feeder , CORE_0|CU|wEN[8]~feeder, processor, 1
instance = comp, \CORE_0|CU|wEN[8] , CORE_0|CU|wEN[8], processor, 1
instance = comp, \CORE_0|RP|value[4] , CORE_0|RP|value[4], processor, 1
instance = comp, \CORE_0|BUSMUX|Mux4~7 , CORE_0|BUSMUX|Mux4~7, processor, 1
instance = comp, \dt_mem|ram_rtl_0_bypass[26]~feeder , dt_mem|ram_rtl_0_bypass[26]~feeder, processor, 1
instance = comp, \dt_mem|ram_rtl_0_bypass[26] , dt_mem|ram_rtl_0_bypass[26], processor, 1
instance = comp, \dmem_c|always0~16 , dmem_c|always0~16, processor, 1
instance = comp, \dmem_c|NEXT_STATE_DC~63 , dmem_c|NEXT_STATE_DC~63, processor, 1
instance = comp, \dmem_c|always0~7 , dmem_c|always0~7, processor, 1
instance = comp, \dmem_c|always0~0 , dmem_c|always0~0, processor, 1
instance = comp, \dmem_c|always0~13 , dmem_c|always0~13, processor, 1
instance = comp, \dmem_c|NEXT_STATE_DC~59 , dmem_c|NEXT_STATE_DC~59, processor, 1
instance = comp, \dmem_c|always0~12 , dmem_c|always0~12, processor, 1
instance = comp, \dmem_c|NEXT_STATE_DC~61 , dmem_c|NEXT_STATE_DC~61, processor, 1
instance = comp, \dmem_c|Selector23~1 , dmem_c|Selector23~1, processor, 1
instance = comp, \dmem_c|NEXT_STATE_DC~62 , dmem_c|NEXT_STATE_DC~62, processor, 1
instance = comp, \dmem_c|Selector23~0 , dmem_c|Selector23~0, processor, 1
instance = comp, \dmem_c|Selector23~2 , dmem_c|Selector23~2, processor, 1
instance = comp, \dmem_c|NEXT_STATE_DC.AR_3_1 , dmem_c|NEXT_STATE_DC.AR_3_1, processor, 1
instance = comp, \dmem_c|Selector22~0 , dmem_c|Selector22~0, processor, 1
instance = comp, \dmem_c|Selector24~0 , dmem_c|Selector24~0, processor, 1
instance = comp, \dmem_c|NEXT_STATE_DC.AR_3_2 , dmem_c|NEXT_STATE_DC.AR_3_2, processor, 1
instance = comp, \dmem_c|Selector22~1 , dmem_c|Selector22~1, processor, 1
instance = comp, \dmem_c|Selector22~2 , dmem_c|Selector22~2, processor, 1
instance = comp, \dmem_c|NEXT_STATE_DC.AR_2_2 , dmem_c|NEXT_STATE_DC.AR_2_2, processor, 1
instance = comp, \dmem_c|Selector41~0 , dmem_c|Selector41~0, processor, 1
instance = comp, \dmem_c|Selector29~0 , dmem_c|Selector29~0, processor, 1
instance = comp, \CORE_7|CU|memWRITE , CORE_7|CU|memWRITE, processor, 1
instance = comp, \imem_c|INS_7[3] , imem_c|INS_7[3], processor, 1
instance = comp, \CORE_6|IR|value[3] , CORE_6|IR|value[3], processor, 1
instance = comp, \imem_c|INS_7[0]~feeder , imem_c|INS_7[0]~feeder, processor, 1
instance = comp, \imem_c|INS_7[0] , imem_c|INS_7[0], processor, 1
instance = comp, \CORE_6|IR|value[0] , CORE_6|IR|value[0], processor, 1
instance = comp, \imem_c|INS_7[1]~feeder , imem_c|INS_7[1]~feeder, processor, 1
instance = comp, \imem_c|INS_7[1] , imem_c|INS_7[1], processor, 1
instance = comp, \CORE_6|IR|value[1] , CORE_6|IR|value[1], processor, 1
instance = comp, \imem_c|INS_7[2]~feeder , imem_c|INS_7[2]~feeder, processor, 1
instance = comp, \imem_c|INS_7[2] , imem_c|INS_7[2], processor, 1
instance = comp, \CORE_6|IR|value[2] , CORE_6|IR|value[2], processor, 1
instance = comp, \CORE_6|CU|Selector22~3 , CORE_6|CU|Selector22~3, processor, 1
instance = comp, \dmem_c|always0~8 , dmem_c|always0~8, processor, 1
instance = comp, \dmem_c|MEM_3~8 , dmem_c|MEM_3~8, processor, 1
instance = comp, \dmem_c|Selector30~0 , dmem_c|Selector30~0, processor, 1
instance = comp, \dmem_c|always0~6 , dmem_c|always0~6, processor, 1
instance = comp, \dmem_c|NEXT_STATE_DC~65 , dmem_c|NEXT_STATE_DC~65, processor, 1
instance = comp, \dmem_c|Selector25~2 , dmem_c|Selector25~2, processor, 1
instance = comp, \dmem_c|Selector25~4 , dmem_c|Selector25~4, processor, 1
instance = comp, \dmem_c|Selector25~3 , dmem_c|Selector25~3, processor, 1
instance = comp, \dmem_c|NEXT_STATE_DC.AR_4_1 , dmem_c|NEXT_STATE_DC.AR_4_1, processor, 1
instance = comp, \dmem_c|Selector26~0 , dmem_c|Selector26~0, processor, 1
instance = comp, \dmem_c|Selector26~1 , dmem_c|Selector26~1, processor, 1
instance = comp, \dmem_c|Selector26~2 , dmem_c|Selector26~2, processor, 1
instance = comp, \dmem_c|NEXT_STATE_DC.AR_4_2 , dmem_c|NEXT_STATE_DC.AR_4_2, processor, 1
instance = comp, \dmem_c|Selector27~0 , dmem_c|Selector27~0, processor, 1
instance = comp, \dmem_c|Selector27~1 , dmem_c|Selector27~1, processor, 1
instance = comp, \dmem_c|NEXT_STATE_DC.AR_5_1 , dmem_c|NEXT_STATE_DC.AR_5_1, processor, 1
instance = comp, \dmem_c|NEXT_STATE_DC~71 , dmem_c|NEXT_STATE_DC~71, processor, 1
instance = comp, \dmem_c|Selector28~0 , dmem_c|Selector28~0, processor, 1
instance = comp, \dmem_c|Selector28~1 , dmem_c|Selector28~1, processor, 1
instance = comp, \dmem_c|NEXT_STATE_DC.AR_5_2 , dmem_c|NEXT_STATE_DC.AR_5_2, processor, 1
instance = comp, \dmem_c|Selector29~1 , dmem_c|Selector29~1, processor, 1
instance = comp, \dmem_c|Selector29~2 , dmem_c|Selector29~2, processor, 1
instance = comp, \dmem_c|NEXT_STATE_DC.AR_6_1 , dmem_c|NEXT_STATE_DC.AR_6_1, processor, 1
instance = comp, \dmem_c|Selector30~1 , dmem_c|Selector30~1, processor, 1
instance = comp, \dmem_c|NEXT_STATE_DC.AR_6_2 , dmem_c|NEXT_STATE_DC.AR_6_2, processor, 1
instance = comp, \dmem_c|Selector31~0 , dmem_c|Selector31~0, processor, 1
instance = comp, \dmem_c|NEXT_STATE_DC.AR_7_1 , dmem_c|NEXT_STATE_DC.AR_7_1, processor, 1
instance = comp, \dmem_c|addr[1]~0 , dmem_c|addr[1]~0, processor, 1
instance = comp, \dmem_c|Selector6~1 , dmem_c|Selector6~1, processor, 1
instance = comp, \dmem_c|Selector32~0 , dmem_c|Selector32~0, processor, 1
instance = comp, \dmem_c|NEXT_STATE_DC.AR_7_2 , dmem_c|NEXT_STATE_DC.AR_7_2, processor, 1
instance = comp, \dmem_c|Selector33~2 , dmem_c|Selector33~2, processor, 1
instance = comp, \dmem_c|Selector20~39 , dmem_c|Selector20~39, processor, 1
instance = comp, \dmem_c|Selector33~3 , dmem_c|Selector33~3, processor, 1
instance = comp, \dmem_c|NEXT_STATE_DC.AR_8_1 , dmem_c|NEXT_STATE_DC.AR_8_1, processor, 1
instance = comp, \dmem_c|Selector8~0 , dmem_c|Selector8~0, processor, 1
instance = comp, \dmem_c|Selector2~1 , dmem_c|Selector2~1, processor, 1
instance = comp, \dmem_c|Selector6~6 , dmem_c|Selector6~6, processor, 1
instance = comp, \CORE_7|CU|Selector23~15 , CORE_7|CU|Selector23~15, processor, 1
instance = comp, \CORE_7|CU|Selector23~7 , CORE_7|CU|Selector23~7, processor, 1
instance = comp, \CORE_7|CU|Selector23~16 , CORE_7|CU|Selector23~16, processor, 1
instance = comp, \CORE_7|CU|Selector13~15 , CORE_7|CU|Selector13~15, processor, 1
instance = comp, \CORE_7|CU|Selector23~18 , CORE_7|CU|Selector23~18, processor, 1
instance = comp, \CORE_7|CU|Selector23~22 , CORE_7|CU|Selector23~22, processor, 1
instance = comp, \CORE_7|CU|Selector23~11 , CORE_7|CU|Selector23~11, processor, 1
instance = comp, \CORE_7|CU|Selector23~17 , CORE_7|CU|Selector23~17, processor, 1
instance = comp, \CORE_7|CU|WideOr2~0 , CORE_7|CU|WideOr2~0, processor, 1
instance = comp, \CORE_7|CU|Selector13~17 , CORE_7|CU|Selector13~17, processor, 1
instance = comp, \CORE_7|CU|Selector23~13 , CORE_7|CU|Selector23~13, processor, 1
instance = comp, \CORE_7|CU|Selector23~6 , CORE_7|CU|Selector23~6, processor, 1
instance = comp, \CORE_7|CU|Selector40~7 , CORE_7|CU|Selector40~7, processor, 1
instance = comp, \CORE_7|CU|Selector23~9 , CORE_7|CU|Selector23~9, processor, 1
instance = comp, \CORE_7|CU|Selector13~18 , CORE_7|CU|Selector13~18, processor, 1
instance = comp, \CORE_7|CU|Selector23~12 , CORE_7|CU|Selector23~12, processor, 1
instance = comp, \CORE_7|CU|Selector23~14 , CORE_7|CU|Selector23~14, processor, 1
instance = comp, \CORE_7|CU|Selector23~19 , CORE_7|CU|Selector23~19, processor, 1
instance = comp, \CORE_7|CU|Selector23~20 , CORE_7|CU|Selector23~20, processor, 1
instance = comp, \CORE_7|CU|Selector28~0 , CORE_7|CU|Selector28~0, processor, 1
instance = comp, \CORE_7|CU|NEXT_STATE.01001001 , CORE_7|CU|NEXT_STATE.01001001, processor, 1
instance = comp, \CORE_7|CU|Selector27~0 , CORE_7|CU|Selector27~0, processor, 1
instance = comp, \CORE_7|CU|NEXT_STATE.01001000 , CORE_7|CU|NEXT_STATE.01001000, processor, 1
instance = comp, \CORE_7|CU|Selector25~0 , CORE_7|CU|Selector25~0, processor, 1
instance = comp, \CORE_7|CU|NEXT_STATE.01000110 , CORE_7|CU|NEXT_STATE.01000110, processor, 1
instance = comp, \CORE_7|CU|WideOr5~0 , CORE_7|CU|WideOr5~0, processor, 1
instance = comp, \CORE_7|CU|WideOr5~1 , CORE_7|CU|WideOr5~1, processor, 1
instance = comp, \CORE_7|CU|memREAD , CORE_7|CU|memREAD, processor, 1
instance = comp, \imem_c|INS_5[2]~feeder , imem_c|INS_5[2]~feeder, processor, 1
instance = comp, \imem_c|INS_5[2] , imem_c|INS_5[2], processor, 1
instance = comp, \imem_c|imemAV5~2 , imem_c|imemAV5~2, processor, 1
instance = comp, \imem_c|imemAV5~0 , imem_c|imemAV5~0, processor, 1
instance = comp, \imem_c|INS_4[1]~feeder , imem_c|INS_4[1]~feeder, processor, 1
instance = comp, \imem_c|INS_4[1] , imem_c|INS_4[1], processor, 1
instance = comp, \imem_c|INS_4[5]~feeder , imem_c|INS_4[5]~feeder, processor, 1
instance = comp, \imem_c|INS_4[5] , imem_c|INS_4[5], processor, 1
instance = comp, \CORE_3|IR|value[5] , CORE_3|IR|value[5], processor, 1
instance = comp, \imem_c|INS_4[6]~feeder , imem_c|INS_4[6]~feeder, processor, 1
instance = comp, \imem_c|INS_4[6] , imem_c|INS_4[6], processor, 1
instance = comp, \CORE_3|IR|value[6] , CORE_3|IR|value[6], processor, 1
instance = comp, \imem_c|INS_4[4]~feeder , imem_c|INS_4[4]~feeder, processor, 1
instance = comp, \imem_c|INS_4[4] , imem_c|INS_4[4], processor, 1
instance = comp, \CORE_3|IR|value[4] , CORE_3|IR|value[4], processor, 1
instance = comp, \imem_c|INS_4[7] , imem_c|INS_4[7], processor, 1
instance = comp, \CORE_3|IR|value[7] , CORE_3|IR|value[7], processor, 1
instance = comp, \CORE_3|CU|Selector8~0 , CORE_3|CU|Selector8~0, processor, 1
instance = comp, \CORE_3|CU|Selector63~5 , CORE_3|CU|Selector63~5, processor, 1
instance = comp, \CORE_3|CU|Selector63~4 , CORE_3|CU|Selector63~4, processor, 1
instance = comp, \imem_c|INS_4[0]~feeder , imem_c|INS_4[0]~feeder, processor, 1
instance = comp, \imem_c|INS_4[0] , imem_c|INS_4[0], processor, 1
instance = comp, \CORE_3|IR|value[0] , CORE_3|IR|value[0], processor, 1
instance = comp, \imem_c|INS_4[2]~feeder , imem_c|INS_4[2]~feeder, processor, 1
instance = comp, \imem_c|INS_4[2] , imem_c|INS_4[2], processor, 1
instance = comp, \CORE_3|IR|value[2] , CORE_3|IR|value[2], processor, 1
instance = comp, \CORE_3|CU|WideOr0~0 , CORE_3|CU|WideOr0~0, processor, 1
instance = comp, \CORE_3|CU|Equal1~0 , CORE_3|CU|Equal1~0, processor, 1
instance = comp, \CORE_3|CU|Selector22~0 , CORE_3|CU|Selector22~0, processor, 1
instance = comp, \CORE_3|CU|Mux22~0 , CORE_3|CU|Mux22~0, processor, 1
instance = comp, \CORE_3|CU|Mux22~1 , CORE_3|CU|Mux22~1, processor, 1
instance = comp, \CORE_3|CU|Selector41~8 , CORE_3|CU|Selector41~8, processor, 1
instance = comp, \CORE_3|CU|Equal0~0 , CORE_3|CU|Equal0~0, processor, 1
instance = comp, \CORE_3|CU|WideOr1~0 , CORE_3|CU|WideOr1~0, processor, 1
instance = comp, \CORE_3|CU|Mux22~2 , CORE_3|CU|Mux22~2, processor, 1
instance = comp, \CORE_3|CU|Mux22~3 , CORE_3|CU|Mux22~3, processor, 1
instance = comp, \CORE_3|CU|Mux22~4 , CORE_3|CU|Mux22~4, processor, 1
instance = comp, \CORE_3|CU|Selector10~0 , CORE_3|CU|Selector10~0, processor, 1
instance = comp, \CORE_3|CU|NEXT_STATE.00010010 , CORE_3|CU|NEXT_STATE.00010010, processor, 1
instance = comp, \CORE_3|CU|Selector63~7 , CORE_3|CU|Selector63~7, processor, 1
instance = comp, \CORE_3|CU|Selector63~8 , CORE_3|CU|Selector63~8, processor, 1
instance = comp, \CORE_3|CU|Selector63~9 , CORE_3|CU|Selector63~9, processor, 1
instance = comp, \CORE_3|CU|Selector63~10 , CORE_3|CU|Selector63~10, processor, 1
instance = comp, \CORE_3|CU|Selector63~11 , CORE_3|CU|Selector63~11, processor, 1
instance = comp, \CORE_3|CU|Selector33~0 , CORE_3|CU|Selector33~0, processor, 1
instance = comp, \CORE_3|CU|Selector33~1 , CORE_3|CU|Selector33~1, processor, 1
instance = comp, \CORE_3|CU|NEXT_STATE.01100000 , CORE_3|CU|NEXT_STATE.01100000, processor, 1
instance = comp, \CORE_3|CU|NEXT_STATE.01100001 , CORE_3|CU|NEXT_STATE.01100001, processor, 1
instance = comp, \CORE_3|CU|NEXT_STATE.01100010 , CORE_3|CU|NEXT_STATE.01100010, processor, 1
instance = comp, \CORE_3|CU|Selector22~3 , CORE_3|CU|Selector22~3, processor, 1
instance = comp, \CORE_3|CU|Selector22~1 , CORE_3|CU|Selector22~1, processor, 1
instance = comp, \CORE_3|CU|Selector22~2 , CORE_3|CU|Selector22~2, processor, 1
instance = comp, \CORE_3|CU|Selector22~4 , CORE_3|CU|Selector22~4, processor, 1
instance = comp, \CORE_3|CU|NEXT_STATE.01000011 , CORE_3|CU|NEXT_STATE.01000011, processor, 1
instance = comp, \CORE_3|CU|Selector27~1 , CORE_3|CU|Selector27~1, processor, 1
instance = comp, \CORE_3|CU|Selector27~10 , CORE_3|CU|Selector27~10, processor, 1
instance = comp, \CORE_3|CU|Selector27~11 , CORE_3|CU|Selector27~11, processor, 1
instance = comp, \CORE_3|CU|WideOr40~0 , CORE_3|CU|WideOr40~0, processor, 1
instance = comp, \CORE_3|CU|Selector11~28 , CORE_3|CU|Selector11~28, processor, 1
instance = comp, \CORE_3|CU|Selector54~0 , CORE_3|CU|Selector54~0, processor, 1
instance = comp, \CORE_3|CU|Selector11~18 , CORE_3|CU|Selector11~18, processor, 1
instance = comp, \CORE_3|CU|Selector27~12 , CORE_3|CU|Selector27~12, processor, 1
instance = comp, \CORE_3|CU|Selector11~12 , CORE_3|CU|Selector11~12, processor, 1
instance = comp, \CORE_3|CU|Selector11~10 , CORE_3|CU|Selector11~10, processor, 1
instance = comp, \CORE_3|CU|Selector27~4 , CORE_3|CU|Selector27~4, processor, 1
instance = comp, \CORE_3|CU|Selector27~13 , CORE_3|CU|Selector27~13, processor, 1
instance = comp, \CORE_3|CU|Selector11~29 , CORE_3|CU|Selector11~29, processor, 1
instance = comp, \CORE_3|CU|Selector63~12 , CORE_3|CU|Selector63~12, processor, 1
instance = comp, \CORE_3|CU|Selector27~0 , CORE_3|CU|Selector27~0, processor, 1
instance = comp, \CORE_3|CU|Selector27~2 , CORE_3|CU|Selector27~2, processor, 1
instance = comp, \CORE_3|CU|Selector27~6 , CORE_3|CU|Selector27~6, processor, 1
instance = comp, \CORE_3|CU|Equal0~1 , CORE_3|CU|Equal0~1, processor, 1
instance = comp, \CORE_3|CU|WideOr2~0 , CORE_3|CU|WideOr2~0, processor, 1
instance = comp, \CORE_3|CU|Selector11~20 , CORE_3|CU|Selector11~20, processor, 1
instance = comp, \CORE_3|CU|Selector11~21 , CORE_3|CU|Selector11~21, processor, 1
instance = comp, \CORE_3|CU|Selector27~5 , CORE_3|CU|Selector27~5, processor, 1
instance = comp, \CORE_3|CU|Selector27~7 , CORE_3|CU|Selector27~7, processor, 1
instance = comp, \CORE_3|CU|Selector27~14 , CORE_3|CU|Selector27~14, processor, 1
instance = comp, \CORE_3|CU|Selector27~8 , CORE_3|CU|Selector27~8, processor, 1
instance = comp, \CORE_3|CU|Selector27~9 , CORE_3|CU|Selector27~9, processor, 1
instance = comp, \CORE_3|CU|Selector27~15 , CORE_3|CU|Selector27~15, processor, 1
instance = comp, \CORE_3|CU|Selector28~0 , CORE_3|CU|Selector28~0, processor, 1
instance = comp, \CORE_3|CU|NEXT_STATE.01001001 , CORE_3|CU|NEXT_STATE.01001001, processor, 1
instance = comp, \CORE_3|CU|Selector32~0 , CORE_3|CU|Selector32~0, processor, 1
instance = comp, \CORE_3|CU|Selector32~1 , CORE_3|CU|Selector32~1, processor, 1
instance = comp, \CORE_3|CU|Selector32~2 , CORE_3|CU|Selector32~2, processor, 1
instance = comp, \CORE_3|CU|Selector63~19 , CORE_3|CU|Selector63~19, processor, 1
instance = comp, \CORE_3|CU|Selector31~0 , CORE_3|CU|Selector31~0, processor, 1
instance = comp, \CORE_3|CU|NEXT_STATE.01010010 , CORE_3|CU|NEXT_STATE.01010010, processor, 1
instance = comp, \CORE_3|CU|Selector32~3 , CORE_3|CU|Selector32~3, processor, 1
instance = comp, \CORE_3|CU|NEXT_STATE.01010011 , CORE_3|CU|NEXT_STATE.01010011, processor, 1
instance = comp, \CORE_3|CU|NEXT_STATE~123 , CORE_3|CU|NEXT_STATE~123, processor, 1
instance = comp, \CORE_3|CU|NEXT_STATE.01010000 , CORE_3|CU|NEXT_STATE.01010000, processor, 1
instance = comp, \CORE_3|CU|Selector25~0 , CORE_3|CU|Selector25~0, processor, 1
instance = comp, \CORE_3|CU|NEXT_STATE.01000110 , CORE_3|CU|NEXT_STATE.01000110, processor, 1
instance = comp, \CORE_3|CU|Selector27~16 , CORE_3|CU|Selector27~16, processor, 1
instance = comp, \CORE_3|CU|NEXT_STATE.01001000 , CORE_3|CU|NEXT_STATE.01001000, processor, 1
instance = comp, \CORE_3|CU|WideOr5~0 , CORE_3|CU|WideOr5~0, processor, 1
instance = comp, \CORE_3|CU|WideOr5~1 , CORE_3|CU|WideOr5~1, processor, 1
instance = comp, \CORE_3|CU|memREAD , CORE_3|CU|memREAD, processor, 1
instance = comp, \imem_c|INS_2[1]~feeder , imem_c|INS_2[1]~feeder, processor, 1
instance = comp, \imem_c|INS_2[1] , imem_c|INS_2[1], processor, 1
instance = comp, \imem_c|imemAV2~6 , imem_c|imemAV2~6, processor, 1
instance = comp, \imem_c|imemAV2~7 , imem_c|imemAV2~7, processor, 1
instance = comp, \imem_c|imemAV2~8 , imem_c|imemAV2~8, processor, 1
instance = comp, \imem_c|imemAV2~1 , imem_c|imemAV2~1, processor, 1
instance = comp, \imem_c|PC_OUT~1 , imem_c|PC_OUT~1, processor, 1
instance = comp, \imem_c|INS_2[6]~feeder , imem_c|INS_2[6]~feeder, processor, 1
instance = comp, \imem_c|INS_2[6] , imem_c|INS_2[6], processor, 1
instance = comp, \CORE_1|IR|value[6] , CORE_1|IR|value[6], processor, 1
instance = comp, \imem_c|INS_2[5]~feeder , imem_c|INS_2[5]~feeder, processor, 1
instance = comp, \imem_c|INS_2[5] , imem_c|INS_2[5], processor, 1
instance = comp, \CORE_1|IR|value[5] , CORE_1|IR|value[5], processor, 1
instance = comp, \imem_c|INS_2[7] , imem_c|INS_2[7], processor, 1
instance = comp, \CORE_1|IR|value[7] , CORE_1|IR|value[7], processor, 1
instance = comp, \imem_c|INS_2[4]~feeder , imem_c|INS_2[4]~feeder, processor, 1
instance = comp, \imem_c|INS_2[4] , imem_c|INS_2[4], processor, 1
instance = comp, \CORE_1|IR|value[4] , CORE_1|IR|value[4], processor, 1
instance = comp, \CORE_1|CU|iROMREAD~0 , CORE_1|CU|iROMREAD~0, processor, 1
instance = comp, \CORE_1|CU|Selector19~0 , CORE_1|CU|Selector19~0, processor, 1
instance = comp, \imem_c|INS_2[2]~feeder , imem_c|INS_2[2]~feeder, processor, 1
instance = comp, \imem_c|INS_2[2] , imem_c|INS_2[2], processor, 1
instance = comp, \CORE_1|IR|value[2] , CORE_1|IR|value[2], processor, 1
instance = comp, \CORE_1|CU|Selector22~0 , CORE_1|CU|Selector22~0, processor, 1
instance = comp, \imem_c|INS_2[0]~feeder , imem_c|INS_2[0]~feeder, processor, 1
instance = comp, \imem_c|INS_2[0] , imem_c|INS_2[0], processor, 1
instance = comp, \CORE_1|IR|value[0] , CORE_1|IR|value[0], processor, 1
instance = comp, \CORE_1|CU|Equal1~0 , CORE_1|CU|Equal1~0, processor, 1
instance = comp, \CORE_1|CU|Mux22~0 , CORE_1|CU|Mux22~0, processor, 1
instance = comp, \CORE_1|CU|WideOr0~0 , CORE_1|CU|WideOr0~0, processor, 1
instance = comp, \CORE_1|CU|Mux22~1 , CORE_1|CU|Mux22~1, processor, 1
instance = comp, \CORE_1|CU|Selector43~4 , CORE_1|CU|Selector43~4, processor, 1
instance = comp, \CORE_1|CU|WideOr1~0 , CORE_1|CU|WideOr1~0, processor, 1
instance = comp, \CORE_1|CU|Mux22~2 , CORE_1|CU|Mux22~2, processor, 1
instance = comp, \CORE_1|CU|Equal0~0 , CORE_1|CU|Equal0~0, processor, 1
instance = comp, \CORE_1|CU|Mux22~3 , CORE_1|CU|Mux22~3, processor, 1
instance = comp, \CORE_1|CU|Mux22~4 , CORE_1|CU|Mux22~4, processor, 1
instance = comp, \CORE_1|CU|Selector10~0 , CORE_1|CU|Selector10~0, processor, 1
instance = comp, \CORE_1|CU|NEXT_STATE.00010010 , CORE_1|CU|NEXT_STATE.00010010, processor, 1
instance = comp, \dmem_c|Selector1~1 , dmem_c|Selector1~1, processor, 1
instance = comp, \dmem_c|Selector5~0 , dmem_c|Selector5~0, processor, 1
instance = comp, \dmem_c|Selector2~2 , dmem_c|Selector2~2, processor, 1
instance = comp, \dmem_c|Selector0~7 , dmem_c|Selector0~7, processor, 1
instance = comp, \dmem_c|Selector0~6 , dmem_c|Selector0~6, processor, 1
instance = comp, \dmem_c|Selector3~3 , dmem_c|Selector3~3, processor, 1
instance = comp, \dmem_c|Selector2~3 , dmem_c|Selector2~3, processor, 1
instance = comp, \dmem_c|Selector0~8 , dmem_c|Selector0~8, processor, 1
instance = comp, \dmem_c|Selector3~11 , dmem_c|Selector3~11, processor, 1
instance = comp, \dmem_c|Selector2~4 , dmem_c|Selector2~4, processor, 1
instance = comp, \dmem_c|NEXT_STATE_DC~64 , dmem_c|NEXT_STATE_DC~64, processor, 1
instance = comp, \dmem_c|Selector0~4 , dmem_c|Selector0~4, processor, 1
instance = comp, \dmem_c|NEXT_STATE_DC~72 , dmem_c|NEXT_STATE_DC~72, processor, 1
instance = comp, \dmem_c|NEXT_STATE_DC~60 , dmem_c|NEXT_STATE_DC~60, processor, 1
instance = comp, \dmem_c|Selector20~29 , dmem_c|Selector20~29, processor, 1
instance = comp, \dmem_c|Selector20~26 , dmem_c|Selector20~26, processor, 1
instance = comp, \dmem_c|Selector33~4 , dmem_c|Selector33~4, processor, 1
instance = comp, \dmem_c|Selector20~27 , dmem_c|Selector20~27, processor, 1
instance = comp, \dmem_c|Selector20~28 , dmem_c|Selector20~28, processor, 1
instance = comp, \dmem_c|Selector20~30 , dmem_c|Selector20~30, processor, 1
instance = comp, \dmem_c|always0~11 , dmem_c|always0~11, processor, 1
instance = comp, \dmem_c|Selector20~16 , dmem_c|Selector20~16, processor, 1
instance = comp, \dmem_c|always0~53 , dmem_c|always0~53, processor, 1
instance = comp, \dmem_c|always0~17 , dmem_c|always0~17, processor, 1
instance = comp, \dmem_c|Selector20~12 , dmem_c|Selector20~12, processor, 1
instance = comp, \dmem_c|memAV1~7 , dmem_c|memAV1~7, processor, 1
instance = comp, \dmem_c|memAV1~10 , dmem_c|memAV1~10, processor, 1
instance = comp, \imem_c|INS_3[0]~feeder , imem_c|INS_3[0]~feeder, processor, 1
instance = comp, \dmem_c|MEM_3~4 , dmem_c|MEM_3~4, processor, 1
instance = comp, \imem_c|INS_3[0]~0 , imem_c|INS_3[0]~0, processor, 1
instance = comp, \imem_c|INS_3[0] , imem_c|INS_3[0], processor, 1
instance = comp, \imem_c|imemAV3~3 , imem_c|imemAV3~3, processor, 1
instance = comp, \imem_c|imemAV3~0 , imem_c|imemAV3~0, processor, 1
instance = comp, \imem_c|imemAV3~1 , imem_c|imemAV3~1, processor, 1
instance = comp, \imem_c|imemAV3~2 , imem_c|imemAV3~2, processor, 1
instance = comp, \imem_c|imemAV2~9 , imem_c|imemAV2~9, processor, 1
instance = comp, \imem_c|imemAV3~4 , imem_c|imemAV3~4, processor, 1
instance = comp, \imem_c|imemAV3 , imem_c|imemAV3, processor, 1
instance = comp, \imem_c|INS_3[2]~feeder , imem_c|INS_3[2]~feeder, processor, 1
instance = comp, \imem_c|INS_3[2] , imem_c|INS_3[2], processor, 1
instance = comp, \CORE_2|IR|value[2] , CORE_2|IR|value[2], processor, 1
instance = comp, \imem_c|INS_3[3]~feeder , imem_c|INS_3[3]~feeder, processor, 1
instance = comp, \imem_c|INS_3[3] , imem_c|INS_3[3], processor, 1
instance = comp, \CORE_2|IR|value[3] , CORE_2|IR|value[3], processor, 1
instance = comp, \imem_c|INS_3[1]~feeder , imem_c|INS_3[1]~feeder, processor, 1
instance = comp, \imem_c|INS_3[1] , imem_c|INS_3[1], processor, 1
instance = comp, \CORE_2|IR|value[1] , CORE_2|IR|value[1], processor, 1
instance = comp, \CORE_2|CU|Selector40~4 , CORE_2|CU|Selector40~4, processor, 1
instance = comp, \dmem_c|Selector2~5 , dmem_c|Selector2~5, processor, 1
instance = comp, \dmem_c|Selector3~2 , dmem_c|Selector3~2, processor, 1
instance = comp, \dmem_c|Selector6~0 , dmem_c|Selector6~0, processor, 1
instance = comp, \dmem_c|Selector0~2 , dmem_c|Selector0~2, processor, 1
instance = comp, \dmem_c|Selector2~6 , dmem_c|Selector2~6, processor, 1
instance = comp, \dmem_c|Selector2~7 , dmem_c|Selector2~7, processor, 1
instance = comp, \CORE_1|CU|Selector22~3 , CORE_1|CU|Selector22~3, processor, 1
instance = comp, \CORE_1|CU|WideOr2~0 , CORE_1|CU|WideOr2~0, processor, 1
instance = comp, \CORE_1|CU|Selector19~14 , CORE_1|CU|Selector19~14, processor, 1
instance = comp, \CORE_1|CU|Selector31~0 , CORE_1|CU|Selector31~0, processor, 1
instance = comp, \CORE_1|CU|Selector31~1 , CORE_1|CU|Selector31~1, processor, 1
instance = comp, \CORE_1|CU|Selector31~2 , CORE_1|CU|Selector31~2, processor, 1
instance = comp, \CORE_1|CU|Selector31~3 , CORE_1|CU|Selector31~3, processor, 1
instance = comp, \CORE_1|CU|NEXT_STATE.01010010 , CORE_1|CU|NEXT_STATE.01010010, processor, 1
instance = comp, \CORE_1|CU|Equal0~1 , CORE_1|CU|Equal0~1, processor, 1
instance = comp, \CORE_1|CU|Selector32~0 , CORE_1|CU|Selector32~0, processor, 1
instance = comp, \CORE_1|CU|NEXT_STATE.01010011 , CORE_1|CU|NEXT_STATE.01010011, processor, 1
instance = comp, \CORE_1|CU|NEXT_STATE~123 , CORE_1|CU|NEXT_STATE~123, processor, 1
instance = comp, \CORE_1|CU|NEXT_STATE.01010000 , CORE_1|CU|NEXT_STATE.01010000, processor, 1
instance = comp, \CORE_1|CU|Selector19~6 , CORE_1|CU|Selector19~6, processor, 1
instance = comp, \CORE_1|CU|Selector19~1 , CORE_1|CU|Selector19~1, processor, 1
instance = comp, \CORE_1|CU|Selector19~3 , CORE_1|CU|Selector19~3, processor, 1
instance = comp, \CORE_1|CU|Selector19~4 , CORE_1|CU|Selector19~4, processor, 1
instance = comp, \CORE_1|CU|Selector19~2 , CORE_1|CU|Selector19~2, processor, 1
instance = comp, \CORE_1|CU|Selector19~5 , CORE_1|CU|Selector19~5, processor, 1
instance = comp, \CORE_1|CU|Selector63~2 , CORE_1|CU|Selector63~2, processor, 1
instance = comp, \CORE_1|CU|Selector33~0 , CORE_1|CU|Selector33~0, processor, 1
instance = comp, \CORE_1|CU|Selector36~0 , CORE_1|CU|Selector36~0, processor, 1
instance = comp, \CORE_1|CU|Selector36~1 , CORE_1|CU|Selector36~1, processor, 1
instance = comp, \CORE_1|CU|NEXT_STATE.01110000 , CORE_1|CU|NEXT_STATE.01110000, processor, 1
instance = comp, \CORE_1|CU|Selector37~0 , CORE_1|CU|Selector37~0, processor, 1
instance = comp, \CORE_1|CU|NEXT_STATE.01110001 , CORE_1|CU|NEXT_STATE.01110001, processor, 1
instance = comp, \CORE_1|CU|Selector19~13 , CORE_1|CU|Selector19~13, processor, 1
instance = comp, \CORE_1|CU|Selector33~1 , CORE_1|CU|Selector33~1, processor, 1
instance = comp, \CORE_1|CU|NEXT_STATE.01100000 , CORE_1|CU|NEXT_STATE.01100000, processor, 1
instance = comp, \CORE_1|CU|NEXT_STATE.01100001~feeder , CORE_1|CU|NEXT_STATE.01100001~feeder, processor, 1
instance = comp, \CORE_1|CU|NEXT_STATE.01100001 , CORE_1|CU|NEXT_STATE.01100001, processor, 1
instance = comp, \CORE_1|CU|NEXT_STATE.01100010~feeder , CORE_1|CU|NEXT_STATE.01100010~feeder, processor, 1
instance = comp, \CORE_1|CU|NEXT_STATE.01100010 , CORE_1|CU|NEXT_STATE.01100010, processor, 1
instance = comp, \CORE_1|CU|Selector62~0 , CORE_1|CU|Selector62~0, processor, 1
instance = comp, \CORE_1|CU|Selector62~1 , CORE_1|CU|Selector62~1, processor, 1
instance = comp, \CORE_1|CU|NEXT_STATE.11110000 , CORE_1|CU|NEXT_STATE.11110000, processor, 1
instance = comp, \CORE_1|CU|Selector22~1 , CORE_1|CU|Selector22~1, processor, 1
instance = comp, \CORE_1|CU|Selector22~2 , CORE_1|CU|Selector22~2, processor, 1
instance = comp, \CORE_1|CU|Selector22~4 , CORE_1|CU|Selector22~4, processor, 1
instance = comp, \CORE_1|CU|NEXT_STATE.01000011 , CORE_1|CU|NEXT_STATE.01000011, processor, 1
instance = comp, \CORE_1|CU|Selector23~5 , CORE_1|CU|Selector23~5, processor, 1
instance = comp, \CORE_1|CU|Selector23~12 , CORE_1|CU|Selector23~12, processor, 1
instance = comp, \CORE_1|CU|Selector12~21 , CORE_1|CU|Selector12~21, processor, 1
instance = comp, \CORE_1|CU|Selector23~4 , CORE_1|CU|Selector23~4, processor, 1
instance = comp, \CORE_1|CU|Selector23~6 , CORE_1|CU|Selector23~6, processor, 1
instance = comp, \CORE_1|CU|Selector23~10 , CORE_1|CU|Selector23~10, processor, 1
instance = comp, \CORE_1|CU|Selector12~16 , CORE_1|CU|Selector12~16, processor, 1
instance = comp, \CORE_1|CU|Selector12~17 , CORE_1|CU|Selector12~17, processor, 1
instance = comp, \CORE_1|CU|Selector23~9 , CORE_1|CU|Selector23~9, processor, 1
instance = comp, \CORE_1|CU|Selector23~11 , CORE_1|CU|Selector23~11, processor, 1
instance = comp, \CORE_1|CU|Selector23~19 , CORE_1|CU|Selector23~19, processor, 1
instance = comp, \CORE_1|CU|Selector23~21 , CORE_1|CU|Selector23~21, processor, 1
instance = comp, \CORE_1|CU|Selector12~15 , CORE_1|CU|Selector12~15, processor, 1
instance = comp, \CORE_1|CU|WideOr40~0 , CORE_1|CU|WideOr40~0, processor, 1
instance = comp, \CORE_1|CU|Selector23~13 , CORE_1|CU|Selector23~13, processor, 1
instance = comp, \CORE_1|CU|Selector12~14 , CORE_1|CU|Selector12~14, processor, 1
instance = comp, \CORE_1|CU|Selector23~14 , CORE_1|CU|Selector23~14, processor, 1
instance = comp, \CORE_1|CU|Selector12~10 , CORE_1|CU|Selector12~10, processor, 1
instance = comp, \CORE_1|CU|Selector12~8 , CORE_1|CU|Selector12~8, processor, 1
instance = comp, \CORE_1|CU|Selector23~8 , CORE_1|CU|Selector23~8, processor, 1
instance = comp, \CORE_1|CU|Selector23~16 , CORE_1|CU|Selector23~16, processor, 1
instance = comp, \CORE_1|CU|Selector23~15 , CORE_1|CU|Selector23~15, processor, 1
instance = comp, \CORE_1|CU|Selector23~17 , CORE_1|CU|Selector23~17, processor, 1
instance = comp, \CORE_1|CU|Selector23~18 , CORE_1|CU|Selector23~18, processor, 1
instance = comp, \CORE_1|CU|Selector23~22 , CORE_1|CU|Selector23~22, processor, 1
instance = comp, \CORE_1|CU|Selector28~0 , CORE_1|CU|Selector28~0, processor, 1
instance = comp, \CORE_1|CU|NEXT_STATE.01001001 , CORE_1|CU|NEXT_STATE.01001001, processor, 1
instance = comp, \CORE_1|CU|wEN[14]~feeder , CORE_1|CU|wEN[14]~feeder, processor, 1
instance = comp, \CORE_1|CU|wEN[14] , CORE_1|CU|wEN[14], processor, 1
instance = comp, \CORE_1|RT4|value[7] , CORE_1|RT4|value[7], processor, 1
instance = comp, \CORE_1|CU|Selector52~5 , CORE_1|CU|Selector52~5, processor, 1
instance = comp, \CORE_1|CU|Selector52~3 , CORE_1|CU|Selector52~3, processor, 1
instance = comp, \CORE_1|CU|Selector52~4 , CORE_1|CU|Selector52~4, processor, 1
instance = comp, \CORE_1|CU|Selector52~6 , CORE_1|CU|Selector52~6, processor, 1
instance = comp, \CORE_1|CU|Selector53~0 , CORE_1|CU|Selector53~0, processor, 1
instance = comp, \CORE_1|CU|Selector52~12 , CORE_1|CU|Selector52~12, processor, 1
instance = comp, \CORE_1|CU|Selector52~2 , CORE_1|CU|Selector52~2, processor, 1
instance = comp, \CORE_1|CU|Selector52~7 , CORE_1|CU|Selector52~7, processor, 1
instance = comp, \CORE_1|CU|Selector52~8 , CORE_1|CU|Selector52~8, processor, 1
instance = comp, \CORE_1|CU|Selector52~9 , CORE_1|CU|Selector52~9, processor, 1
instance = comp, \CORE_1|CU|Selector52~10 , CORE_1|CU|Selector52~10, processor, 1
instance = comp, \CORE_1|CU|Selector52~11 , CORE_1|CU|Selector52~11, processor, 1
instance = comp, \CORE_1|CU|NEXT_STATE.11000000 , CORE_1|CU|NEXT_STATE.11000000, processor, 1
instance = comp, \CORE_1|CU|Selector54~0 , CORE_1|CU|Selector54~0, processor, 1
instance = comp, \CORE_1|CU|NEXT_STATE.11000010 , CORE_1|CU|NEXT_STATE.11000010, processor, 1
instance = comp, \CORE_1|CU|Selector55~0 , CORE_1|CU|Selector55~0, processor, 1
instance = comp, \CORE_1|CU|NEXT_STATE.11000011 , CORE_1|CU|NEXT_STATE.11000011, processor, 1
instance = comp, \CORE_1|CU|WideOr16~3 , CORE_1|CU|WideOr16~3, processor, 1
instance = comp, \CORE_1|CU|Selector39~0 , CORE_1|CU|Selector39~0, processor, 1
instance = comp, \CORE_1|CU|NEXT_STATE.01110011 , CORE_1|CU|NEXT_STATE.01110011, processor, 1
instance = comp, \CORE_1|CU|Selector30~0 , CORE_1|CU|Selector30~0, processor, 1
instance = comp, \CORE_1|CU|NEXT_STATE.01010001 , CORE_1|CU|NEXT_STATE.01010001, processor, 1
instance = comp, \CORE_1|CU|Selector40~0 , CORE_1|CU|Selector40~0, processor, 1
instance = comp, \CORE_1|CU|NEXT_STATE.01110101 , CORE_1|CU|NEXT_STATE.01110101, processor, 1
instance = comp, \CORE_1|CU|NEXT_STATE.01110010 , CORE_1|CU|NEXT_STATE.01110010, processor, 1
instance = comp, \CORE_1|CU|Selector12~27 , CORE_1|CU|Selector12~27, processor, 1
instance = comp, \CORE_1|CU|Selector56~9 , CORE_1|CU|Selector56~9, processor, 1
instance = comp, \CORE_1|CU|Selector56~4 , CORE_1|CU|Selector56~4, processor, 1
instance = comp, \CORE_1|CU|Selector56~5 , CORE_1|CU|Selector56~5, processor, 1
instance = comp, \CORE_1|CU|Selector56~6 , CORE_1|CU|Selector56~6, processor, 1
instance = comp, \CORE_1|CU|Selector60~0 , CORE_1|CU|Selector60~0, processor, 1
instance = comp, \CORE_1|CU|Selector58~0 , CORE_1|CU|Selector58~0, processor, 1
instance = comp, \CORE_1|CU|Selector23~7 , CORE_1|CU|Selector23~7, processor, 1
instance = comp, \CORE_1|CU|Selector56~7 , CORE_1|CU|Selector56~7, processor, 1
instance = comp, \CORE_1|CU|Selector56~8 , CORE_1|CU|Selector56~8, processor, 1
instance = comp, \CORE_1|CU|NEXT_STATE.11010010 , CORE_1|CU|NEXT_STATE.11010010, processor, 1
instance = comp, \CORE_1|CU|INC[4]~feeder , CORE_1|CU|INC[4]~feeder, processor, 1
instance = comp, \CORE_1|CU|INC[4] , CORE_1|CU|INC[4], processor, 1
instance = comp, \CORE_1|RM2|value[0]~8 , CORE_1|RM2|value[0]~8, processor, 1
instance = comp, \CORE_1|CU|Selector43~7 , CORE_1|CU|Selector43~7, processor, 1
instance = comp, \CORE_1|CU|Selector43~5 , CORE_1|CU|Selector43~5, processor, 1
instance = comp, \CORE_1|CU|Selector43~6 , CORE_1|CU|Selector43~6, processor, 1
instance = comp, \CORE_1|CU|Selector43~8 , CORE_1|CU|Selector43~8, processor, 1
instance = comp, \CORE_1|CU|Selector42~0 , CORE_1|CU|Selector42~0, processor, 1
instance = comp, \CORE_1|CU|Selector41~2 , CORE_1|CU|Selector41~2, processor, 1
instance = comp, \CORE_1|CU|Selector43~9 , CORE_1|CU|Selector43~9, processor, 1
instance = comp, \CORE_1|CU|Selector43~11 , CORE_1|CU|Selector43~11, processor, 1
instance = comp, \CORE_1|CU|NEXT_STATE.10000000 , CORE_1|CU|NEXT_STATE.10000000, processor, 1
instance = comp, \CORE_1|CU|RST[0]~feeder , CORE_1|CU|RST[0]~feeder, processor, 1
instance = comp, \CORE_1|CU|RST[0] , CORE_1|CU|RST[0], processor, 1
instance = comp, \CORE_1|RM2|value[0] , CORE_1|RM2|value[0], processor, 1
instance = comp, \CORE_1|RM2|value[1]~10 , CORE_1|RM2|value[1]~10, processor, 1
instance = comp, \CORE_1|RM2|value[1] , CORE_1|RM2|value[1], processor, 1
instance = comp, \CORE_1|RM2|value[2]~12 , CORE_1|RM2|value[2]~12, processor, 1
instance = comp, \CORE_1|RM2|value[2] , CORE_1|RM2|value[2], processor, 1
instance = comp, \CORE_1|RM2|value[3]~14 , CORE_1|RM2|value[3]~14, processor, 1
instance = comp, \CORE_1|RM2|value[3] , CORE_1|RM2|value[3], processor, 1
instance = comp, \CORE_1|RM2|value[4]~16 , CORE_1|RM2|value[4]~16, processor, 1
instance = comp, \CORE_1|RM2|value[4] , CORE_1|RM2|value[4], processor, 1
instance = comp, \CORE_1|RM2|value[5]~18 , CORE_1|RM2|value[5]~18, processor, 1
instance = comp, \CORE_1|RM2|value[5] , CORE_1|RM2|value[5], processor, 1
instance = comp, \CORE_1|RM2|value[6]~20 , CORE_1|RM2|value[6]~20, processor, 1
instance = comp, \CORE_1|RM2|value[6] , CORE_1|RM2|value[6], processor, 1
instance = comp, \CORE_1|CU|Selector12~9 , CORE_1|CU|Selector12~9, processor, 1
instance = comp, \CORE_1|CU|Selector12~11 , CORE_1|CU|Selector12~11, processor, 1
instance = comp, \CORE_1|CU|Selector12~28 , CORE_1|CU|Selector12~28, processor, 1
instance = comp, \CORE_1|CU|Selector12~12 , CORE_1|CU|Selector12~12, processor, 1
instance = comp, \CORE_1|CU|Selector12~13 , CORE_1|CU|Selector12~13, processor, 1
instance = comp, \CORE_1|CU|Equal1~1 , CORE_1|CU|Equal1~1, processor, 1
instance = comp, \CORE_1|CU|Selector11~0 , CORE_1|CU|Selector11~0, processor, 1
instance = comp, \CORE_1|CU|Selector12~18 , CORE_1|CU|Selector12~18, processor, 1
instance = comp, \CORE_1|CU|Selector12~19 , CORE_1|CU|Selector12~19, processor, 1
instance = comp, \CORE_1|CU|Selector12~20 , CORE_1|CU|Selector12~20, processor, 1
instance = comp, \CORE_1|CU|Selector12~29 , CORE_1|CU|Selector12~29, processor, 1
instance = comp, \CORE_1|CU|Selector12~23 , CORE_1|CU|Selector12~23, processor, 1
instance = comp, \CORE_1|CU|Selector12~22 , CORE_1|CU|Selector12~22, processor, 1
instance = comp, \CORE_1|CU|Selector12~24 , CORE_1|CU|Selector12~24, processor, 1
instance = comp, \CORE_1|CU|Selector12~25 , CORE_1|CU|Selector12~25, processor, 1
instance = comp, \CORE_1|CU|NEXT_STATE.00100000 , CORE_1|CU|NEXT_STATE.00100000, processor, 1
instance = comp, \CORE_1|CU|compMUX~0 , CORE_1|CU|compMUX~0, processor, 1
instance = comp, \CORE_1|CU|compMUX[2] , CORE_1|CU|compMUX[2], processor, 1
instance = comp, \CORE_1|CU|Selector60~1 , CORE_1|CU|Selector60~1, processor, 1
instance = comp, \CORE_1|CU|NEXT_STATE.11010100 , CORE_1|CU|NEXT_STATE.11010100, processor, 1
instance = comp, \CORE_1|CU|INC[2]~feeder , CORE_1|CU|INC[2]~feeder, processor, 1
instance = comp, \CORE_1|CU|INC[2] , CORE_1|CU|INC[2], processor, 1
instance = comp, \CORE_1|RN2|value[0]~8 , CORE_1|RN2|value[0]~8, processor, 1
instance = comp, \CORE_1|CU|Selector42~1 , CORE_1|CU|Selector42~1, processor, 1
instance = comp, \CORE_1|CU|NEXT_STATE.10000001 , CORE_1|CU|NEXT_STATE.10000001, processor, 1
instance = comp, \CORE_1|CU|RST~1 , CORE_1|CU|RST~1, processor, 1
instance = comp, \CORE_1|CU|RST[1] , CORE_1|CU|RST[1], processor, 1
instance = comp, \CORE_1|RN2|value[0] , CORE_1|RN2|value[0], processor, 1
instance = comp, \CORE_1|RN2|value[1]~10 , CORE_1|RN2|value[1]~10, processor, 1
instance = comp, \CORE_1|RN2|value[1] , CORE_1|RN2|value[1], processor, 1
instance = comp, \CORE_1|RN2|value[2]~12 , CORE_1|RN2|value[2]~12, processor, 1
instance = comp, \CORE_1|RN2|value[2] , CORE_1|RN2|value[2], processor, 1
instance = comp, \CORE_1|RN2|value[3]~14 , CORE_1|RN2|value[3]~14, processor, 1
instance = comp, \CORE_1|RN2|value[3] , CORE_1|RN2|value[3], processor, 1
instance = comp, \CORE_1|RN2|value[4]~16 , CORE_1|RN2|value[4]~16, processor, 1
instance = comp, \CORE_1|RN2|value[4] , CORE_1|RN2|value[4], processor, 1
instance = comp, \CORE_1|RN2|value[5]~18 , CORE_1|RN2|value[5]~18, processor, 1
instance = comp, \CORE_1|RN2|value[5] , CORE_1|RN2|value[5], processor, 1
instance = comp, \CORE_1|RN2|value[6]~20 , CORE_1|RN2|value[6]~20, processor, 1
instance = comp, \CORE_1|RN2|value[6] , CORE_1|RN2|value[6], processor, 1
instance = comp, \CORE_1|CU|Selector59~0 , CORE_1|CU|Selector59~0, processor, 1
instance = comp, \CORE_1|CU|NEXT_STATE.11010011 , CORE_1|CU|NEXT_STATE.11010011, processor, 1
instance = comp, \CORE_1|CU|INC[3]~feeder , CORE_1|CU|INC[3]~feeder, processor, 1
instance = comp, \CORE_1|CU|INC[3] , CORE_1|CU|INC[3], processor, 1
instance = comp, \CORE_1|RK2|value[0]~8 , CORE_1|RK2|value[0]~8, processor, 1
instance = comp, \CORE_1|CU|Selector43~10 , CORE_1|CU|Selector43~10, processor, 1
instance = comp, \CORE_1|CU|NEXT_STATE.10000010 , CORE_1|CU|NEXT_STATE.10000010, processor, 1
instance = comp, \CORE_1|CU|RST~0 , CORE_1|CU|RST~0, processor, 1
instance = comp, \CORE_1|CU|RST[2] , CORE_1|CU|RST[2], processor, 1
instance = comp, \CORE_1|RK2|value[0] , CORE_1|RK2|value[0], processor, 1
instance = comp, \CORE_1|RK2|value[1]~10 , CORE_1|RK2|value[1]~10, processor, 1
instance = comp, \CORE_1|RK2|value[1] , CORE_1|RK2|value[1], processor, 1
instance = comp, \CORE_1|RK2|value[2]~12 , CORE_1|RK2|value[2]~12, processor, 1
instance = comp, \CORE_1|RK2|value[2] , CORE_1|RK2|value[2], processor, 1
instance = comp, \CORE_1|RK2|value[3]~14 , CORE_1|RK2|value[3]~14, processor, 1
instance = comp, \CORE_1|RK2|value[3] , CORE_1|RK2|value[3], processor, 1
instance = comp, \CORE_1|RK2|value[4]~16 , CORE_1|RK2|value[4]~16, processor, 1
instance = comp, \CORE_1|RK2|value[4] , CORE_1|RK2|value[4], processor, 1
instance = comp, \CORE_1|RK2|value[5]~18 , CORE_1|RK2|value[5]~18, processor, 1
instance = comp, \CORE_1|RK2|value[5] , CORE_1|RK2|value[5], processor, 1
instance = comp, \CORE_1|RK2|value[6]~20 , CORE_1|RK2|value[6]~20, processor, 1
instance = comp, \CORE_1|RK2|value[6] , CORE_1|RK2|value[6], processor, 1
instance = comp, \CORE_1|CU|Equal0~2 , CORE_1|CU|Equal0~2, processor, 1
instance = comp, \CORE_1|CU|Selector12~26 , CORE_1|CU|Selector12~26, processor, 1
instance = comp, \CORE_1|CU|NEXT_STATE.00100001 , CORE_1|CU|NEXT_STATE.00100001, processor, 1
instance = comp, \CORE_1|CU|compMUX[1] , CORE_1|CU|compMUX[1], processor, 1
instance = comp, \CORE_1|COMPMUX2|Mux6~0 , CORE_1|COMPMUX2|Mux6~0, processor, 1
instance = comp, \CORE_1|COMPMUX2|Mux6~1 , CORE_1|COMPMUX2|Mux6~1, processor, 1
instance = comp, \CORE_1|CU|Selector65~0 , CORE_1|CU|Selector65~0, processor, 1
instance = comp, \CORE_1|CU|Selector65~1 , CORE_1|CU|Selector65~1, processor, 1
instance = comp, \CORE_1|CU|NEXT_STATE.11110011 , CORE_1|CU|NEXT_STATE.11110011, processor, 1
instance = comp, \CORE_1|CU|Selector53~1 , CORE_1|CU|Selector53~1, processor, 1
instance = comp, \CORE_1|CU|NEXT_STATE.11000001 , CORE_1|CU|NEXT_STATE.11000001, processor, 1
instance = comp, \CORE_1|CU|busMUX~0 , CORE_1|CU|busMUX~0, processor, 1
instance = comp, \CORE_1|CU|busMUX[4] , CORE_1|CU|busMUX[4], processor, 1
instance = comp, \CORE_1|DR|value[6]~feeder , CORE_1|DR|value[6]~feeder, processor, 1
instance = comp, \CORE_1|CU|WideOr7 , CORE_1|CU|WideOr7, processor, 1
instance = comp, \CORE_1|CU|wEN[9] , CORE_1|CU|wEN[9], processor, 1
instance = comp, \CORE_1|DR|value[6] , CORE_1|DR|value[6], processor, 1
instance = comp, \CORE_1|CU|Selector23~20 , CORE_1|CU|Selector23~20, processor, 1
instance = comp, \CORE_1|CU|NEXT_STATE.01000100 , CORE_1|CU|NEXT_STATE.01000100, processor, 1
instance = comp, \CORE_1|CU|Selector24~0 , CORE_1|CU|Selector24~0, processor, 1
instance = comp, \CORE_1|CU|NEXT_STATE.01000101 , CORE_1|CU|NEXT_STATE.01000101, processor, 1
instance = comp, \CORE_1|CU|WideOr14~0 , CORE_1|CU|WideOr14~0, processor, 1
instance = comp, \CORE_1|CU|Selector48~2 , CORE_1|CU|Selector48~2, processor, 1
instance = comp, \CORE_1|CU|Selector48~3 , CORE_1|CU|Selector48~3, processor, 1
instance = comp, \CORE_1|CU|Selector46~0 , CORE_1|CU|Selector46~0, processor, 1
instance = comp, \CORE_1|CU|Selector48~10 , CORE_1|CU|Selector48~10, processor, 1
instance = comp, \CORE_1|CU|Selector48~6 , CORE_1|CU|Selector48~6, processor, 1
instance = comp, \CORE_1|CU|Selector48~11 , CORE_1|CU|Selector48~11, processor, 1
instance = comp, \CORE_1|CU|Selector48~4 , CORE_1|CU|Selector48~4, processor, 1
instance = comp, \CORE_1|CU|Selector48~5 , CORE_1|CU|Selector48~5, processor, 1
instance = comp, \CORE_1|CU|Selector48~7 , CORE_1|CU|Selector48~7, processor, 1
instance = comp, \CORE_1|CU|Selector48~8 , CORE_1|CU|Selector48~8, processor, 1
instance = comp, \CORE_1|CU|Selector48~9 , CORE_1|CU|Selector48~9, processor, 1
instance = comp, \CORE_1|CU|NEXT_STATE.10010011 , CORE_1|CU|NEXT_STATE.10010011, processor, 1
instance = comp, \CORE_1|CU|Selector45~2 , CORE_1|CU|Selector45~2, processor, 1
instance = comp, \CORE_1|CU|NEXT_STATE.10010000 , CORE_1|CU|NEXT_STATE.10010000, processor, 1
instance = comp, \CORE_1|CU|Selector50~0 , CORE_1|CU|Selector50~0, processor, 1
instance = comp, \CORE_1|CU|NEXT_STATE.10100001 , CORE_1|CU|NEXT_STATE.10100001, processor, 1
instance = comp, \CORE_1|CU|WideOr17~1 , CORE_1|CU|WideOr17~1, processor, 1
instance = comp, \CORE_1|CU|Selector47~0 , CORE_1|CU|Selector47~0, processor, 1
instance = comp, \CORE_1|CU|NEXT_STATE.10010010 , CORE_1|CU|NEXT_STATE.10010010, processor, 1
instance = comp, \CORE_1|CU|WideOr17~0 , CORE_1|CU|WideOr17~0, processor, 1
instance = comp, \CORE_1|CU|Selector46~1 , CORE_1|CU|Selector46~1, processor, 1
instance = comp, \CORE_1|CU|NEXT_STATE.10010001 , CORE_1|CU|NEXT_STATE.10010001, processor, 1
instance = comp, \CORE_1|CU|WideOr17~2 , CORE_1|CU|WideOr17~2, processor, 1
instance = comp, \CORE_1|CU|WideOr17 , CORE_1|CU|WideOr17, processor, 1
instance = comp, \CORE_1|CU|busMUX[0] , CORE_1|CU|busMUX[0], processor, 1
instance = comp, \CORE_1|CU|wEN[8] , CORE_1|CU|wEN[8], processor, 1
instance = comp, \CORE_1|RP|value[6] , CORE_1|RP|value[6], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux6~11 , CORE_1|BUSMUX|Mux6~11, processor, 1
instance = comp, \dmem_c|NEXT_STATE_DC~70 , dmem_c|NEXT_STATE_DC~70, processor, 1
instance = comp, \dmem_c|Selector8~1 , dmem_c|Selector8~1, processor, 1
instance = comp, \dmem_c|Selector8~2 , dmem_c|Selector8~2, processor, 1
instance = comp, \dmem_c|Selector8~3 , dmem_c|Selector8~3, processor, 1
instance = comp, \dmem_c|rEN , dmem_c|rEN, processor, 1
instance = comp, \dmem_c|Selector9~2 , dmem_c|Selector9~2, processor, 1
instance = comp, \dmem_c|Selector6~3 , dmem_c|Selector6~3, processor, 1
instance = comp, \dmem_c|Selector9~3 , dmem_c|Selector9~3, processor, 1
instance = comp, \dmem_c|Selector9~4 , dmem_c|Selector9~4, processor, 1
instance = comp, \dmem_c|DR_OUT[6]~0 , dmem_c|DR_OUT[6]~0, processor, 1
instance = comp, \CORE_1|CU|memWRITE , CORE_1|CU|memWRITE, processor, 1
instance = comp, \CORE_0|CU|memWRITE , CORE_0|CU|memWRITE, processor, 1
instance = comp, \dmem_c|Selector20~40 , dmem_c|Selector20~40, processor, 1
instance = comp, \dmem_c|Selector20~32 , dmem_c|Selector20~32, processor, 1
instance = comp, \dmem_c|wEN~4 , dmem_c|wEN~4, processor, 1
instance = comp, \imem_c|INS_6[5]~feeder , imem_c|INS_6[5]~feeder, processor, 1
instance = comp, \imem_c|INS_6[5] , imem_c|INS_6[5], processor, 1
instance = comp, \imem_c|imemAV6~0 , imem_c|imemAV6~0, processor, 1
instance = comp, \imem_c|imemAV6~1 , imem_c|imemAV6~1, processor, 1
instance = comp, \imem_c|imemAV6~2 , imem_c|imemAV6~2, processor, 1
instance = comp, \imem_c|imemAV6 , imem_c|imemAV6, processor, 1
instance = comp, \imem_c|INS_6[2]~feeder , imem_c|INS_6[2]~feeder, processor, 1
instance = comp, \imem_c|INS_6[2] , imem_c|INS_6[2], processor, 1
instance = comp, \CORE_5|IR|value[2] , CORE_5|IR|value[2], processor, 1
instance = comp, \imem_c|INS_6[0]~feeder , imem_c|INS_6[0]~feeder, processor, 1
instance = comp, \imem_c|INS_6[0] , imem_c|INS_6[0], processor, 1
instance = comp, \CORE_5|IR|value[0] , CORE_5|IR|value[0], processor, 1
instance = comp, \imem_c|INS_6[1]~feeder , imem_c|INS_6[1]~feeder, processor, 1
instance = comp, \imem_c|INS_6[1] , imem_c|INS_6[1], processor, 1
instance = comp, \CORE_5|IR|value[1]~feeder , CORE_5|IR|value[1]~feeder, processor, 1
instance = comp, \CORE_5|IR|value[1] , CORE_5|IR|value[1], processor, 1
instance = comp, \imem_c|INS_6[4]~feeder , imem_c|INS_6[4]~feeder, processor, 1
instance = comp, \imem_c|INS_6[4] , imem_c|INS_6[4], processor, 1
instance = comp, \CORE_5|IR|value[4] , CORE_5|IR|value[4], processor, 1
instance = comp, \imem_c|INS_6[6]~feeder , imem_c|INS_6[6]~feeder, processor, 1
instance = comp, \imem_c|INS_6[6] , imem_c|INS_6[6], processor, 1
instance = comp, \CORE_5|IR|value[6] , CORE_5|IR|value[6], processor, 1
instance = comp, \CORE_5|CU|Selector59~3 , CORE_5|CU|Selector59~3, processor, 1
instance = comp, \CORE_5|CU|Selector11~22 , CORE_5|CU|Selector11~22, processor, 1
instance = comp, \imem_c|INS_6[3]~feeder , imem_c|INS_6[3]~feeder, processor, 1
instance = comp, \imem_c|INS_6[3] , imem_c|INS_6[3], processor, 1
instance = comp, \CORE_5|IR|value[3]~feeder , CORE_5|IR|value[3]~feeder, processor, 1
instance = comp, \CORE_5|IR|value[3] , CORE_5|IR|value[3], processor, 1
instance = comp, \CORE_5|CU|Equal0~0 , CORE_5|CU|Equal0~0, processor, 1
instance = comp, \CORE_5|CU|WideOr1~0 , CORE_5|CU|WideOr1~0, processor, 1
instance = comp, \CORE_5|CU|Selector22~0 , CORE_5|CU|Selector22~0, processor, 1
instance = comp, \CORE_5|CU|Mux22~2 , CORE_5|CU|Mux22~2, processor, 1
instance = comp, \CORE_5|CU|Mux22~3 , CORE_5|CU|Mux22~3, processor, 1
instance = comp, \CORE_5|CU|Selector44~0 , CORE_5|CU|Selector44~0, processor, 1
instance = comp, \CORE_5|CU|Mux22~4 , CORE_5|CU|Mux22~4, processor, 1
instance = comp, \CORE_5|CU|WideOr0~0 , CORE_5|CU|WideOr0~0, processor, 1
instance = comp, \CORE_5|CU|Selector51~2 , CORE_5|CU|Selector51~2, processor, 1
instance = comp, \CORE_5|CU|Equal1~0 , CORE_5|CU|Equal1~0, processor, 1
instance = comp, \CORE_5|CU|Mux22~0 , CORE_5|CU|Mux22~0, processor, 1
instance = comp, \CORE_5|CU|Mux22~1 , CORE_5|CU|Mux22~1, processor, 1
instance = comp, \CORE_5|CU|Selector10~0 , CORE_5|CU|Selector10~0, processor, 1
instance = comp, \CORE_5|CU|NEXT_STATE.00010010 , CORE_5|CU|NEXT_STATE.00010010, processor, 1
instance = comp, \CORE_5|CU|Selector24~4 , CORE_5|CU|Selector24~4, processor, 1
instance = comp, \CORE_5|CU|Selector59~8 , CORE_5|CU|Selector59~8, processor, 1
instance = comp, \CORE_5|CU|Selector11~12 , CORE_5|CU|Selector11~12, processor, 1
instance = comp, \CORE_5|CU|Selector11~25 , CORE_5|CU|Selector11~25, processor, 1
instance = comp, \CORE_5|CU|Selector59~2 , CORE_5|CU|Selector59~2, processor, 1
instance = comp, \CORE_5|CU|Selector59~4 , CORE_5|CU|Selector59~4, processor, 1
instance = comp, \CORE_5|CU|Selector60~0 , CORE_5|CU|Selector60~0, processor, 1
instance = comp, \CORE_5|CU|Selector58~0 , CORE_5|CU|Selector58~0, processor, 1
instance = comp, \CORE_5|CU|Selector51~4 , CORE_5|CU|Selector51~4, processor, 1
instance = comp, \CORE_5|CU|Selector36~0 , CORE_5|CU|Selector36~0, processor, 1
instance = comp, \CORE_5|CU|WideOr2~0 , CORE_5|CU|WideOr2~0, processor, 1
instance = comp, \dmem_c|NEXT_STATE_DC~66 , dmem_c|NEXT_STATE_DC~66, processor, 1
instance = comp, \dmem_c|Selector3~4 , dmem_c|Selector3~4, processor, 1
instance = comp, \dmem_c|addr[1]~1 , dmem_c|addr[1]~1, processor, 1
instance = comp, \dmem_c|Selector5~1 , dmem_c|Selector5~1, processor, 1
instance = comp, \dmem_c|Selector5~2 , dmem_c|Selector5~2, processor, 1
instance = comp, \dmem_c|Selector5~3 , dmem_c|Selector5~3, processor, 1
instance = comp, \CORE_5|CU|Selector53~3 , CORE_5|CU|Selector53~3, processor, 1
instance = comp, \CORE_5|CU|Selector53~1 , CORE_5|CU|Selector53~1, processor, 1
instance = comp, \CORE_5|CU|Selector53~2 , CORE_5|CU|Selector53~2, processor, 1
instance = comp, \CORE_5|CU|Selector53~4 , CORE_5|CU|Selector53~4, processor, 1
instance = comp, \CORE_5|CU|Selector53~5 , CORE_5|CU|Selector53~5, processor, 1
instance = comp, \CORE_5|CU|Selector53~6 , CORE_5|CU|Selector53~6, processor, 1
instance = comp, \CORE_5|CU|Selector11~28 , CORE_5|CU|Selector11~28, processor, 1
instance = comp, \CORE_5|CU|Equal0~1 , CORE_5|CU|Equal0~1, processor, 1
instance = comp, \CORE_5|CU|Selector11~17 , CORE_5|CU|Selector11~17, processor, 1
instance = comp, \CORE_5|CU|Selector51~9 , CORE_5|CU|Selector51~9, processor, 1
instance = comp, \CORE_5|CU|Selector53~7 , CORE_5|CU|Selector53~7, processor, 1
instance = comp, \CORE_5|CU|Selector53~8 , CORE_5|CU|Selector53~8, processor, 1
instance = comp, \CORE_5|CU|Selector53~9 , CORE_5|CU|Selector53~9, processor, 1
instance = comp, \CORE_5|CU|Selector53~10 , CORE_5|CU|Selector53~10, processor, 1
instance = comp, \CORE_5|CU|Selector53~11 , CORE_5|CU|Selector53~11, processor, 1
instance = comp, \CORE_5|CU|NEXT_STATE.11000001 , CORE_5|CU|NEXT_STATE.11000001, processor, 1
instance = comp, \CORE_5|CU|Selector51~3 , CORE_5|CU|Selector51~3, processor, 1
instance = comp, \CORE_5|CU|Selector51~5 , CORE_5|CU|Selector51~5, processor, 1
instance = comp, \CORE_5|CU|Selector51~6 , CORE_5|CU|Selector51~6, processor, 1
instance = comp, \CORE_5|CU|Selector51~7 , CORE_5|CU|Selector51~7, processor, 1
instance = comp, \CORE_5|CU|Selector51~8 , CORE_5|CU|Selector51~8, processor, 1
instance = comp, \CORE_5|CU|Selector65~0 , CORE_5|CU|Selector65~0, processor, 1
instance = comp, \CORE_5|CU|Selector19~0 , CORE_5|CU|Selector19~0, processor, 1
instance = comp, \CORE_5|CU|Selector19~1 , CORE_5|CU|Selector19~1, processor, 1
instance = comp, \CORE_5|CU|NEXT_STATE.01000000 , CORE_5|CU|NEXT_STATE.01000000, processor, 1
instance = comp, \CORE_5|CU|NEXT_STATE.01000001 , CORE_5|CU|NEXT_STATE.01000001, processor, 1
instance = comp, \CORE_5|CU|Selector26~0 , CORE_5|CU|Selector26~0, processor, 1
instance = comp, \CORE_5|CU|NEXT_STATE.01000111 , CORE_5|CU|NEXT_STATE.01000111, processor, 1
instance = comp, \CORE_5|CU|Equal1~2 , CORE_5|CU|Equal1~2, processor, 1
instance = comp, \CORE_5|CU|Selector21~0 , CORE_5|CU|Selector21~0, processor, 1
instance = comp, \CORE_5|CU|NEXT_STATE.01000010 , CORE_5|CU|NEXT_STATE.01000010, processor, 1
instance = comp, \CORE_5|CU|Selector22~1 , CORE_5|CU|Selector22~1, processor, 1
instance = comp, \CORE_5|CU|Selector22~2 , CORE_5|CU|Selector22~2, processor, 1
instance = comp, \CORE_5|CU|Selector22~3 , CORE_5|CU|Selector22~3, processor, 1
instance = comp, \CORE_5|CU|Selector22~4 , CORE_5|CU|Selector22~4, processor, 1
instance = comp, \CORE_5|CU|NEXT_STATE.01000011 , CORE_5|CU|NEXT_STATE.01000011, processor, 1
instance = comp, \CORE_5|CU|WideOr40~0 , CORE_5|CU|WideOr40~0, processor, 1
instance = comp, \CORE_5|CU|Selector51~11 , CORE_5|CU|Selector51~11, processor, 1
instance = comp, \CORE_5|CU|Selector51~12 , CORE_5|CU|Selector51~12, processor, 1
instance = comp, \CORE_5|CU|Selector51~13 , CORE_5|CU|Selector51~13, processor, 1
instance = comp, \CORE_5|CU|Selector11~18 , CORE_5|CU|Selector11~18, processor, 1
instance = comp, \CORE_5|CU|Selector51~10 , CORE_5|CU|Selector51~10, processor, 1
instance = comp, \CORE_5|CU|Selector51~14 , CORE_5|CU|Selector51~14, processor, 1
instance = comp, \CORE_5|CU|Selector65~1 , CORE_5|CU|Selector65~1, processor, 1
instance = comp, \CORE_5|CU|NEXT_STATE.11110011 , CORE_5|CU|NEXT_STATE.11110011, processor, 1
instance = comp, \CORE_5|CU|busMUX~0 , CORE_5|CU|busMUX~0, processor, 1
instance = comp, \CORE_5|CU|busMUX[4] , CORE_5|CU|busMUX[4], processor, 1
instance = comp, \CORE_5|CU|Selector24~13 , CORE_5|CU|Selector24~13, processor, 1
instance = comp, \CORE_5|CU|Selector24~14 , CORE_5|CU|Selector24~14, processor, 1
instance = comp, \CORE_5|CU|Selector24~19 , CORE_5|CU|Selector24~19, processor, 1
instance = comp, \CORE_5|CU|Selector24~9 , CORE_5|CU|Selector24~9, processor, 1
instance = comp, \CORE_5|CU|Selector24~8 , CORE_5|CU|Selector24~8, processor, 1
instance = comp, \CORE_5|CU|Selector24~3 , CORE_5|CU|Selector24~3, processor, 1
instance = comp, \CORE_5|CU|Selector24~5 , CORE_5|CU|Selector24~5, processor, 1
instance = comp, \CORE_5|CU|Selector24~10 , CORE_5|CU|Selector24~10, processor, 1
instance = comp, \CORE_5|CU|Selector24~12 , CORE_5|CU|Selector24~12, processor, 1
instance = comp, \CORE_5|CU|Selector24~15 , CORE_5|CU|Selector24~15, processor, 1
instance = comp, \CORE_5|CU|Selector24~7 , CORE_5|CU|Selector24~7, processor, 1
instance = comp, \CORE_5|CU|Selector24~16 , CORE_5|CU|Selector24~16, processor, 1
instance = comp, \CORE_5|CU|Selector24~17 , CORE_5|CU|Selector24~17, processor, 1
instance = comp, \CORE_5|CU|Selector24~18 , CORE_5|CU|Selector24~18, processor, 1
instance = comp, \CORE_5|CU|Selector28~0 , CORE_5|CU|Selector28~0, processor, 1
instance = comp, \CORE_5|CU|NEXT_STATE.01001001 , CORE_5|CU|NEXT_STATE.01001001, processor, 1
instance = comp, \CORE_5|CU|Selector27~0 , CORE_5|CU|Selector27~0, processor, 1
instance = comp, \CORE_5|CU|NEXT_STATE.01001000 , CORE_5|CU|NEXT_STATE.01001000, processor, 1
instance = comp, \CORE_5|CU|Selector32~1 , CORE_5|CU|Selector32~1, processor, 1
instance = comp, \CORE_5|CU|Selector32~2 , CORE_5|CU|Selector32~2, processor, 1
instance = comp, \CORE_5|CU|Selector32~0 , CORE_5|CU|Selector32~0, processor, 1
instance = comp, \CORE_5|CU|Selector51~15 , CORE_5|CU|Selector51~15, processor, 1
instance = comp, \CORE_5|CU|Selector31~0 , CORE_5|CU|Selector31~0, processor, 1
instance = comp, \CORE_5|CU|NEXT_STATE.01010010 , CORE_5|CU|NEXT_STATE.01010010, processor, 1
instance = comp, \CORE_5|CU|Selector32~3 , CORE_5|CU|Selector32~3, processor, 1
instance = comp, \CORE_5|CU|NEXT_STATE.01010011 , CORE_5|CU|NEXT_STATE.01010011, processor, 1
instance = comp, \CORE_5|CU|NEXT_STATE~123 , CORE_5|CU|NEXT_STATE~123, processor, 1
instance = comp, \CORE_5|CU|NEXT_STATE.01010000 , CORE_5|CU|NEXT_STATE.01010000, processor, 1
instance = comp, \CORE_5|CU|Selector25~0 , CORE_5|CU|Selector25~0, processor, 1
instance = comp, \CORE_5|CU|NEXT_STATE.01000110 , CORE_5|CU|NEXT_STATE.01000110, processor, 1
instance = comp, \CORE_5|CU|WideOr5~0 , CORE_5|CU|WideOr5~0, processor, 1
instance = comp, \CORE_5|CU|WideOr5~1 , CORE_5|CU|WideOr5~1, processor, 1
instance = comp, \CORE_5|CU|Selector54~0 , CORE_5|CU|Selector54~0, processor, 1
instance = comp, \CORE_5|CU|NEXT_STATE.11000010 , CORE_5|CU|NEXT_STATE.11000010, processor, 1
instance = comp, \CORE_5|CU|Selector50~0 , CORE_5|CU|Selector50~0, processor, 1
instance = comp, \CORE_5|CU|NEXT_STATE.10100001 , CORE_5|CU|NEXT_STATE.10100001, processor, 1
instance = comp, \CORE_5|CU|Selector52~2 , CORE_5|CU|Selector52~2, processor, 1
instance = comp, \CORE_5|CU|NEXT_STATE.11000000 , CORE_5|CU|NEXT_STATE.11000000, processor, 1
instance = comp, \CORE_5|CU|Selector48~2 , CORE_5|CU|Selector48~2, processor, 1
instance = comp, \CORE_5|CU|Selector44~1 , CORE_5|CU|Selector44~1, processor, 1
instance = comp, \CORE_5|CU|Selector48~3 , CORE_5|CU|Selector48~3, processor, 1
instance = comp, \CORE_5|CU|Selector46~0 , CORE_5|CU|Selector46~0, processor, 1
instance = comp, \CORE_5|CU|Selector45~2 , CORE_5|CU|Selector45~2, processor, 1
instance = comp, \CORE_5|CU|Selector48~8 , CORE_5|CU|Selector48~8, processor, 1
instance = comp, \CORE_5|CU|Selector48~6 , CORE_5|CU|Selector48~6, processor, 1
instance = comp, \CORE_5|CU|Selector48~11 , CORE_5|CU|Selector48~11, processor, 1
instance = comp, \CORE_5|CU|Selector48~4 , CORE_5|CU|Selector48~4, processor, 1
instance = comp, \CORE_5|CU|Selector48~5 , CORE_5|CU|Selector48~5, processor, 1
instance = comp, \CORE_5|CU|Selector48~7 , CORE_5|CU|Selector48~7, processor, 1
instance = comp, \CORE_5|CU|Selector48~9 , CORE_5|CU|Selector48~9, processor, 1
instance = comp, \CORE_5|CU|NEXT_STATE.10010000 , CORE_5|CU|NEXT_STATE.10010000, processor, 1
instance = comp, \CORE_5|CU|WideOr17~1 , CORE_5|CU|WideOr17~1, processor, 1
instance = comp, \CORE_5|CU|Selector46~1 , CORE_5|CU|Selector46~1, processor, 1
instance = comp, \CORE_5|CU|NEXT_STATE.10010001 , CORE_5|CU|NEXT_STATE.10010001, processor, 1
instance = comp, \CORE_5|CU|Selector48~10 , CORE_5|CU|Selector48~10, processor, 1
instance = comp, \CORE_5|CU|NEXT_STATE.10010011 , CORE_5|CU|NEXT_STATE.10010011, processor, 1
instance = comp, \CORE_5|CU|Selector47~0 , CORE_5|CU|Selector47~0, processor, 1
instance = comp, \CORE_5|CU|NEXT_STATE.10010010 , CORE_5|CU|NEXT_STATE.10010010, processor, 1
instance = comp, \CORE_5|CU|WideOr17~0 , CORE_5|CU|WideOr17~0, processor, 1
instance = comp, \CORE_5|CU|WideOr17~2 , CORE_5|CU|WideOr17~2, processor, 1
instance = comp, \CORE_5|CU|Selector24~11 , CORE_5|CU|Selector24~11, processor, 1
instance = comp, \CORE_5|CU|NEXT_STATE.01000101 , CORE_5|CU|NEXT_STATE.01000101, processor, 1
instance = comp, \CORE_5|CU|Selector23~4 , CORE_5|CU|Selector23~4, processor, 1
instance = comp, \CORE_5|CU|NEXT_STATE.01000100 , CORE_5|CU|NEXT_STATE.01000100, processor, 1
instance = comp, \CORE_5|CU|Selector30~0 , CORE_5|CU|Selector30~0, processor, 1
instance = comp, \CORE_5|CU|NEXT_STATE.01010001 , CORE_5|CU|NEXT_STATE.01010001, processor, 1
instance = comp, \CORE_5|CU|WideOr14~0 , CORE_5|CU|WideOr14~0, processor, 1
instance = comp, \CORE_5|CU|WideOr17 , CORE_5|CU|WideOr17, processor, 1
instance = comp, \CORE_5|CU|busMUX[0] , CORE_5|CU|busMUX[0], processor, 1
instance = comp, \CORE_5|CU|wEN[14] , CORE_5|CU|wEN[14], processor, 1
instance = comp, \CORE_5|RT4|value[5] , CORE_5|RT4|value[5], processor, 1
instance = comp, \CORE_5|CU|Selector40~0 , CORE_5|CU|Selector40~0, processor, 1
instance = comp, \CORE_5|CU|NEXT_STATE.01110101 , CORE_5|CU|NEXT_STATE.01110101, processor, 1
instance = comp, \CORE_5|CU|NEXT_STATE.01110010 , CORE_5|CU|NEXT_STATE.01110010, processor, 1
instance = comp, \CORE_5|CU|NEXT_STATE.00100100 , CORE_5|CU|NEXT_STATE.00100100, processor, 1
instance = comp, \CORE_5|CU|NEXT_STATE.00100101 , CORE_5|CU|NEXT_STATE.00100101, processor, 1
instance = comp, \CORE_5|CU|Selector39~0 , CORE_5|CU|Selector39~0, processor, 1
instance = comp, \CORE_5|CU|NEXT_STATE.01110011 , CORE_5|CU|NEXT_STATE.01110011, processor, 1
instance = comp, \CORE_5|CU|WideOr16~2 , CORE_5|CU|WideOr16~2, processor, 1
instance = comp, \CORE_5|CU|WideOr16~0 , CORE_5|CU|WideOr16~0, processor, 1
instance = comp, \CORE_5|CU|WideOr16~1 , CORE_5|CU|WideOr16~1, processor, 1
instance = comp, \CORE_5|CU|Selector55~0 , CORE_5|CU|Selector55~0, processor, 1
instance = comp, \CORE_5|CU|NEXT_STATE.11000011 , CORE_5|CU|NEXT_STATE.11000011, processor, 1
instance = comp, \CORE_5|CU|WideOr16~3 , CORE_5|CU|WideOr16~3, processor, 1
instance = comp, \CORE_5|CU|WideOr16~4 , CORE_5|CU|WideOr16~4, processor, 1
instance = comp, \CORE_5|CU|busMUX[1] , CORE_5|CU|busMUX[1], processor, 1
instance = comp, \CORE_5|RM1|value[5]~feeder , CORE_5|RM1|value[5]~feeder, processor, 1
instance = comp, \CORE_5|CU|wEN[6] , CORE_5|CU|wEN[6], processor, 1
instance = comp, \CORE_5|RM1|value[5] , CORE_5|RM1|value[5], processor, 1
instance = comp, \CORE_5|CU|wEN[7]~feeder , CORE_5|CU|wEN[7]~feeder, processor, 1
instance = comp, \CORE_5|CU|wEN[7] , CORE_5|CU|wEN[7], processor, 1
instance = comp, \CORE_5|RT|value~6 , CORE_5|RT|value~6, processor, 1
instance = comp, \CORE_5|CU|Selector44~2 , CORE_5|CU|Selector44~2, processor, 1
instance = comp, \CORE_5|CU|Selector44~3 , CORE_5|CU|Selector44~3, processor, 1
instance = comp, \CORE_5|CU|Selector42~0 , CORE_5|CU|Selector42~0, processor, 1
instance = comp, \CORE_5|CU|Selector41~2 , CORE_5|CU|Selector41~2, processor, 1
instance = comp, \CORE_5|CU|Selector44~4 , CORE_5|CU|Selector44~4, processor, 1
instance = comp, \CORE_5|CU|Selector44~5 , CORE_5|CU|Selector44~5, processor, 1
instance = comp, \CORE_5|CU|NEXT_STATE.10000000 , CORE_5|CU|NEXT_STATE.10000000, processor, 1
instance = comp, \CORE_5|CU|Selector44~6 , CORE_5|CU|Selector44~6, processor, 1
instance = comp, \CORE_5|CU|NEXT_STATE.10000011 , CORE_5|CU|NEXT_STATE.10000011, processor, 1
instance = comp, \CORE_5|CU|RST~2 , CORE_5|CU|RST~2, processor, 1
instance = comp, \CORE_5|CU|RST[4] , CORE_5|CU|RST[4], processor, 1
instance = comp, \CORE_5|RT|value[5]~1 , CORE_5|RT|value[5]~1, processor, 1
instance = comp, \CORE_5|RT|value[5] , CORE_5|RT|value[5], processor, 1
instance = comp, \CORE_5|CU|wEN[4] , CORE_5|CU|wEN[4], processor, 1
instance = comp, \CORE_5|RN1|value[5] , CORE_5|RN1|value[5], processor, 1
instance = comp, \CORE_5|CU|wEN[5] , CORE_5|CU|wEN[5], processor, 1
instance = comp, \CORE_5|RK1|value[5] , CORE_5|RK1|value[5], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux5~0 , CORE_5|BUSMUX|Mux5~0, processor, 1
instance = comp, \CORE_5|BUSMUX|Mux5~1 , CORE_5|BUSMUX|Mux5~1, processor, 1
instance = comp, \CORE_5|CU|WideOr14~2 , CORE_5|CU|WideOr14~2, processor, 1
instance = comp, \CORE_5|CU|WideOr14~1 , CORE_5|CU|WideOr14~1, processor, 1
instance = comp, \CORE_5|CU|Selector51~16 , CORE_5|CU|Selector51~16, processor, 1
instance = comp, \CORE_5|CU|Selector51~17 , CORE_5|CU|Selector51~17, processor, 1
instance = comp, \CORE_5|CU|NEXT_STATE.10110000 , CORE_5|CU|NEXT_STATE.10110000, processor, 1
instance = comp, \CORE_5|CU|WideOr14~3 , CORE_5|CU|WideOr14~3, processor, 1
instance = comp, \CORE_5|CU|WideOr14 , CORE_5|CU|WideOr14, processor, 1
instance = comp, \CORE_5|CU|busMUX[3] , CORE_5|CU|busMUX[3], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux0~3 , CORE_5|BUSMUX|Mux0~3, processor, 1
instance = comp, \CORE_5|CU|wEN[8] , CORE_5|CU|wEN[8], processor, 1
instance = comp, \CORE_5|RP|value[5] , CORE_5|RP|value[5], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux5~7 , CORE_5|BUSMUX|Mux5~7, processor, 1
instance = comp, \CORE_5|CU|WideOr7 , CORE_5|CU|WideOr7, processor, 1
instance = comp, \CORE_5|CU|wEN[9] , CORE_5|CU|wEN[9], processor, 1
instance = comp, \CORE_5|DR|value[5] , CORE_5|DR|value[5], processor, 1
instance = comp, \dt_mem|ram_rtl_0_bypass[28]~feeder , dt_mem|ram_rtl_0_bypass[28]~feeder, processor, 1
instance = comp, \dt_mem|ram_rtl_0_bypass[28] , dt_mem|ram_rtl_0_bypass[28], processor, 1
instance = comp, \CORE_2|RT4|value[5]~feeder , CORE_2|RT4|value[5]~feeder, processor, 1
instance = comp, \CORE_2|CU|wEN[14] , CORE_2|CU|wEN[14], processor, 1
instance = comp, \CORE_2|RT4|value[5] , CORE_2|RT4|value[5], processor, 1
instance = comp, \imem_c|INS_3[5]~feeder , imem_c|INS_3[5]~feeder, processor, 1
instance = comp, \imem_c|INS_3[5] , imem_c|INS_3[5], processor, 1
instance = comp, \CORE_2|IR|value[5] , CORE_2|IR|value[5], processor, 1
instance = comp, \CORE_2|CU|Selector40~2 , CORE_2|CU|Selector40~2, processor, 1
instance = comp, \CORE_2|CU|WideOr0~0 , CORE_2|CU|WideOr0~0, processor, 1
instance = comp, \imem_c|INS_3[7]~feeder , imem_c|INS_3[7]~feeder, processor, 1
instance = comp, \imem_c|INS_3[7] , imem_c|INS_3[7], processor, 1
instance = comp, \CORE_2|IR|value[7] , CORE_2|IR|value[7], processor, 1
instance = comp, \CORE_2|CU|Selector22~0 , CORE_2|CU|Selector22~0, processor, 1
instance = comp, \imem_c|INS_3[4]~feeder , imem_c|INS_3[4]~feeder, processor, 1
instance = comp, \imem_c|INS_3[4] , imem_c|INS_3[4], processor, 1
instance = comp, \CORE_2|IR|value[4] , CORE_2|IR|value[4], processor, 1
instance = comp, \CORE_2|CU|Equal1~0 , CORE_2|CU|Equal1~0, processor, 1
instance = comp, \CORE_2|CU|Mux22~0 , CORE_2|CU|Mux22~0, processor, 1
instance = comp, \CORE_2|CU|Mux22~1 , CORE_2|CU|Mux22~1, processor, 1
instance = comp, \CORE_2|CU|Selector42~2 , CORE_2|CU|Selector42~2, processor, 1
instance = comp, \CORE_2|CU|Equal0~0 , CORE_2|CU|Equal0~0, processor, 1
instance = comp, \CORE_2|CU|WideOr1~0 , CORE_2|CU|WideOr1~0, processor, 1
instance = comp, \CORE_2|CU|Mux22~2 , CORE_2|CU|Mux22~2, processor, 1
instance = comp, \CORE_2|CU|Mux22~3 , CORE_2|CU|Mux22~3, processor, 1
instance = comp, \CORE_2|CU|Mux22~4 , CORE_2|CU|Mux22~4, processor, 1
instance = comp, \CORE_2|CU|Selector10~0 , CORE_2|CU|Selector10~0, processor, 1
instance = comp, \CORE_2|CU|NEXT_STATE.00010010 , CORE_2|CU|NEXT_STATE.00010010, processor, 1
instance = comp, \CORE_2|CU|Selector31~1 , CORE_2|CU|Selector31~1, processor, 1
instance = comp, \CORE_2|CU|Selector31~2 , CORE_2|CU|Selector31~2, processor, 1
instance = comp, \CORE_2|CU|Selector31~0 , CORE_2|CU|Selector31~0, processor, 1
instance = comp, \CORE_2|CU|Equal0~1 , CORE_2|CU|Equal0~1, processor, 1
instance = comp, \CORE_2|CU|Selector40~15 , CORE_2|CU|Selector40~15, processor, 1
instance = comp, \CORE_2|CU|Selector32~0 , CORE_2|CU|Selector32~0, processor, 1
instance = comp, \CORE_2|CU|NEXT_STATE.01010011 , CORE_2|CU|NEXT_STATE.01010011, processor, 1
instance = comp, \CORE_2|CU|Selector31~3 , CORE_2|CU|Selector31~3, processor, 1
instance = comp, \CORE_2|CU|NEXT_STATE.01010010 , CORE_2|CU|NEXT_STATE.01010010, processor, 1
instance = comp, \CORE_2|CU|NEXT_STATE~123 , CORE_2|CU|NEXT_STATE~123, processor, 1
instance = comp, \CORE_2|CU|NEXT_STATE.01010000 , CORE_2|CU|NEXT_STATE.01010000, processor, 1
instance = comp, \CORE_2|CU|WideOr2~0 , CORE_2|CU|WideOr2~0, processor, 1
instance = comp, \CORE_2|CU|WideOr40~0 , CORE_2|CU|WideOr40~0, processor, 1
instance = comp, \CORE_2|CU|Selector40~3 , CORE_2|CU|Selector40~3, processor, 1
instance = comp, \CORE_2|CU|Selector40~5 , CORE_2|CU|Selector40~5, processor, 1
instance = comp, \CORE_2|CU|Selector40~6 , CORE_2|CU|Selector40~6, processor, 1
instance = comp, \CORE_2|CU|Selector40~7 , CORE_2|CU|Selector40~7, processor, 1
instance = comp, \CORE_2|CU|Selector12~20 , CORE_2|CU|Selector12~20, processor, 1
instance = comp, \CORE_2|CU|Selector40~9 , CORE_2|CU|Selector40~9, processor, 1
instance = comp, \CORE_2|CU|Selector40~10 , CORE_2|CU|Selector40~10, processor, 1
instance = comp, \CORE_2|CU|Selector40~11 , CORE_2|CU|Selector40~11, processor, 1
instance = comp, \CORE_2|CU|Selector40~12 , CORE_2|CU|Selector40~12, processor, 1
instance = comp, \CORE_2|CU|Selector40~13 , CORE_2|CU|Selector40~13, processor, 1
instance = comp, \CORE_2|CU|Selector40~14 , CORE_2|CU|Selector40~14, processor, 1
instance = comp, \CORE_2|CU|Selector40~8 , CORE_2|CU|Selector40~8, processor, 1
instance = comp, \CORE_2|CU|Selector63~2 , CORE_2|CU|Selector63~2, processor, 1
instance = comp, \CORE_2|CU|Selector33~0 , CORE_2|CU|Selector33~0, processor, 1
instance = comp, \CORE_2|CU|Selector33~1 , CORE_2|CU|Selector33~1, processor, 1
instance = comp, \CORE_2|CU|NEXT_STATE.01100000 , CORE_2|CU|NEXT_STATE.01100000, processor, 1
instance = comp, \CORE_2|CU|NEXT_STATE.01100001 , CORE_2|CU|NEXT_STATE.01100001, processor, 1
instance = comp, \CORE_2|CU|NEXT_STATE.01100010 , CORE_2|CU|NEXT_STATE.01100010, processor, 1
instance = comp, \CORE_2|CU|Selector21~0 , CORE_2|CU|Selector21~0, processor, 1
instance = comp, \CORE_2|CU|Selector19~0 , CORE_2|CU|Selector19~0, processor, 1
instance = comp, \CORE_2|CU|Selector19~1 , CORE_2|CU|Selector19~1, processor, 1
instance = comp, \CORE_2|CU|NEXT_STATE.01000000 , CORE_2|CU|NEXT_STATE.01000000, processor, 1
instance = comp, \CORE_2|CU|NEXT_STATE.01000001 , CORE_2|CU|NEXT_STATE.01000001, processor, 1
instance = comp, \CORE_2|CU|Selector26~0 , CORE_2|CU|Selector26~0, processor, 1
instance = comp, \CORE_2|CU|NEXT_STATE.01000111 , CORE_2|CU|NEXT_STATE.01000111, processor, 1
instance = comp, \CORE_2|CU|Selector21~1 , CORE_2|CU|Selector21~1, processor, 1
instance = comp, \CORE_2|CU|NEXT_STATE.01000010 , CORE_2|CU|NEXT_STATE.01000010, processor, 1
instance = comp, \CORE_2|CU|Selector62~0 , CORE_2|CU|Selector62~0, processor, 1
instance = comp, \CORE_2|CU|Selector62~1 , CORE_2|CU|Selector62~1, processor, 1
instance = comp, \CORE_2|CU|NEXT_STATE.11110000 , CORE_2|CU|NEXT_STATE.11110000, processor, 1
instance = comp, \CORE_2|CU|Selector22~1 , CORE_2|CU|Selector22~1, processor, 1
instance = comp, \CORE_2|CU|Selector30~0 , CORE_2|CU|Selector30~0, processor, 1
instance = comp, \CORE_2|CU|NEXT_STATE.01010001 , CORE_2|CU|NEXT_STATE.01010001, processor, 1
instance = comp, \CORE_2|CU|Selector23~4 , CORE_2|CU|Selector23~4, processor, 1
instance = comp, \CORE_2|CU|Selector28~12 , CORE_2|CU|Selector28~12, processor, 1
instance = comp, \CORE_2|CU|Selector12~12 , CORE_2|CU|Selector12~12, processor, 1
instance = comp, \CORE_2|CU|Selector12~10 , CORE_2|CU|Selector12~10, processor, 1
instance = comp, \CORE_2|CU|Selector28~4 , CORE_2|CU|Selector28~4, processor, 1
instance = comp, \CORE_2|CU|Selector12~17 , CORE_2|CU|Selector12~17, processor, 1
instance = comp, \CORE_2|CU|Selector28~13 , CORE_2|CU|Selector28~13, processor, 1
instance = comp, \CORE_2|CU|Selector12~29 , CORE_2|CU|Selector12~29, processor, 1
instance = comp, \CORE_2|CU|Selector12~19 , CORE_2|CU|Selector12~19, processor, 1
instance = comp, \CORE_2|CU|Selector28~6 , CORE_2|CU|Selector28~6, processor, 1
instance = comp, \CORE_2|CU|Selector28~0 , CORE_2|CU|Selector28~0, processor, 1
instance = comp, \CORE_2|CU|Selector28~2 , CORE_2|CU|Selector28~2, processor, 1
instance = comp, \CORE_2|CU|Selector28~5 , CORE_2|CU|Selector28~5, processor, 1
instance = comp, \CORE_2|CU|Selector28~7 , CORE_2|CU|Selector28~7, processor, 1
instance = comp, \CORE_2|CU|Selector28~14 , CORE_2|CU|Selector28~14, processor, 1
instance = comp, \CORE_2|CU|Selector28~11 , CORE_2|CU|Selector28~11, processor, 1
instance = comp, \CORE_2|CU|Selector28~8 , CORE_2|CU|Selector28~8, processor, 1
instance = comp, \CORE_2|CU|Selector28~9 , CORE_2|CU|Selector28~9, processor, 1
instance = comp, \CORE_2|CU|Selector12~28 , CORE_2|CU|Selector12~28, processor, 1
instance = comp, \CORE_2|CU|Selector55~0 , CORE_2|CU|Selector55~0, processor, 1
instance = comp, \CORE_2|CU|Selector28~15 , CORE_2|CU|Selector28~15, processor, 1
instance = comp, \CORE_2|CU|NEXT_STATE.01000100 , CORE_2|CU|NEXT_STATE.01000100, processor, 1
instance = comp, \CORE_2|CU|Selector24~0 , CORE_2|CU|Selector24~0, processor, 1
instance = comp, \CORE_2|CU|NEXT_STATE.01000101 , CORE_2|CU|NEXT_STATE.01000101, processor, 1
instance = comp, \CORE_2|CU|WideOr14~0 , CORE_2|CU|WideOr14~0, processor, 1
instance = comp, \CORE_2|CU|Selector42~3 , CORE_2|CU|Selector42~3, processor, 1
instance = comp, \CORE_2|CU|Selector48~2 , CORE_2|CU|Selector48~2, processor, 1
instance = comp, \CORE_2|CU|Selector48~3 , CORE_2|CU|Selector48~3, processor, 1
instance = comp, \CORE_2|CU|Selector46~0 , CORE_2|CU|Selector46~0, processor, 1
instance = comp, \CORE_2|CU|Selector46~1 , CORE_2|CU|Selector46~1, processor, 1
instance = comp, \CORE_2|CU|Selector48~11 , CORE_2|CU|Selector48~11, processor, 1
instance = comp, \CORE_2|CU|Selector48~4 , CORE_2|CU|Selector48~4, processor, 1
instance = comp, \CORE_2|CU|Selector48~5 , CORE_2|CU|Selector48~5, processor, 1
instance = comp, \CORE_2|CU|Selector48~6 , CORE_2|CU|Selector48~6, processor, 1
instance = comp, \CORE_2|CU|Selector48~7 , CORE_2|CU|Selector48~7, processor, 1
instance = comp, \CORE_2|CU|Selector48~8 , CORE_2|CU|Selector48~8, processor, 1
instance = comp, \CORE_2|CU|Selector48~9 , CORE_2|CU|Selector48~9, processor, 1
instance = comp, \CORE_2|CU|NEXT_STATE.10010001 , CORE_2|CU|NEXT_STATE.10010001, processor, 1
instance = comp, \CORE_2|CU|Selector48~10 , CORE_2|CU|Selector48~10, processor, 1
instance = comp, \CORE_2|CU|NEXT_STATE.10010011 , CORE_2|CU|NEXT_STATE.10010011, processor, 1
instance = comp, \CORE_2|CU|Selector50~0 , CORE_2|CU|Selector50~0, processor, 1
instance = comp, \CORE_2|CU|NEXT_STATE.10100001 , CORE_2|CU|NEXT_STATE.10100001, processor, 1
instance = comp, \CORE_2|CU|Selector55~1 , CORE_2|CU|Selector55~1, processor, 1
instance = comp, \CORE_2|CU|Selector55~2 , CORE_2|CU|Selector55~2, processor, 1
instance = comp, \CORE_2|CU|Selector55~3 , CORE_2|CU|Selector55~3, processor, 1
instance = comp, \CORE_2|CU|Selector55~4 , CORE_2|CU|Selector55~4, processor, 1
instance = comp, \CORE_2|CU|Selector53~0 , CORE_2|CU|Selector53~0, processor, 1
instance = comp, \CORE_2|CU|Selector54~0 , CORE_2|CU|Selector54~0, processor, 1
instance = comp, \CORE_2|CU|Selector55~5 , CORE_2|CU|Selector55~5, processor, 1
instance = comp, \CORE_2|CU|Selector55~6 , CORE_2|CU|Selector55~6, processor, 1
instance = comp, \CORE_2|CU|Selector55~7 , CORE_2|CU|Selector55~7, processor, 1
instance = comp, \CORE_2|CU|Selector55~8 , CORE_2|CU|Selector55~8, processor, 1
instance = comp, \CORE_2|CU|Selector55~9 , CORE_2|CU|Selector55~9, processor, 1
instance = comp, \CORE_2|CU|NEXT_STATE.11000010 , CORE_2|CU|NEXT_STATE.11000010, processor, 1
instance = comp, \CORE_2|CU|Selector52~2 , CORE_2|CU|Selector52~2, processor, 1
instance = comp, \CORE_2|CU|NEXT_STATE.11000000 , CORE_2|CU|NEXT_STATE.11000000, processor, 1
instance = comp, \CORE_2|CU|Selector45~2 , CORE_2|CU|Selector45~2, processor, 1
instance = comp, \CORE_2|CU|NEXT_STATE.10010000 , CORE_2|CU|NEXT_STATE.10010000, processor, 1
instance = comp, \CORE_2|CU|WideOr17~1 , CORE_2|CU|WideOr17~1, processor, 1
instance = comp, \CORE_2|CU|Selector65~0 , CORE_2|CU|Selector65~0, processor, 1
instance = comp, \CORE_2|CU|Selector65~1 , CORE_2|CU|Selector65~1, processor, 1
instance = comp, \CORE_2|CU|NEXT_STATE.11110011 , CORE_2|CU|NEXT_STATE.11110011, processor, 1
instance = comp, \CORE_2|CU|Selector47~0 , CORE_2|CU|Selector47~0, processor, 1
instance = comp, \CORE_2|CU|NEXT_STATE.10010010 , CORE_2|CU|NEXT_STATE.10010010, processor, 1
instance = comp, \CORE_2|CU|WideOr17~0 , CORE_2|CU|WideOr17~0, processor, 1
instance = comp, \CORE_2|CU|WideOr17~2 , CORE_2|CU|WideOr17~2, processor, 1
instance = comp, \CORE_2|CU|WideOr17 , CORE_2|CU|WideOr17, processor, 1
instance = comp, \CORE_2|CU|busMUX[0] , CORE_2|CU|busMUX[0], processor, 1
instance = comp, \dmem_c|MEM_3[3]~5 , dmem_c|MEM_3[3]~5, processor, 1
instance = comp, \dmem_c|MEM_3~6 , dmem_c|MEM_3~6, processor, 1
instance = comp, \dmem_c|MEM_3[3]~7 , dmem_c|MEM_3[3]~7, processor, 1
instance = comp, \dmem_c|MEM_3[5] , dmem_c|MEM_3[5], processor, 1
instance = comp, \CORE_2|CU|Selector40~16 , CORE_2|CU|Selector40~16, processor, 1
instance = comp, \CORE_2|CU|NEXT_STATE.01110101 , CORE_2|CU|NEXT_STATE.01110101, processor, 1
instance = comp, \CORE_2|CU|Selector12~26 , CORE_2|CU|Selector12~26, processor, 1
instance = comp, \CORE_2|CU|Selector28~1 , CORE_2|CU|Selector28~1, processor, 1
instance = comp, \CORE_2|CU|Selector59~8 , CORE_2|CU|Selector59~8, processor, 1
instance = comp, \CORE_2|CU|Selector59~2 , CORE_2|CU|Selector59~2, processor, 1
instance = comp, \CORE_2|CU|Selector59~3 , CORE_2|CU|Selector59~3, processor, 1
instance = comp, \CORE_2|CU|Selector59~4 , CORE_2|CU|Selector59~4, processor, 1
instance = comp, \CORE_2|CU|Selector60~0 , CORE_2|CU|Selector60~0, processor, 1
instance = comp, \CORE_2|CU|Selector56~2 , CORE_2|CU|Selector56~2, processor, 1
instance = comp, \CORE_2|CU|Selector28~3 , CORE_2|CU|Selector28~3, processor, 1
instance = comp, \CORE_2|CU|Selector59~6 , CORE_2|CU|Selector59~6, processor, 1
instance = comp, \CORE_2|CU|Selector59~7 , CORE_2|CU|Selector59~7, processor, 1
instance = comp, \CORE_2|CU|NEXT_STATE.11010000 , CORE_2|CU|NEXT_STATE.11010000, processor, 1
instance = comp, \CORE_2|CU|Selector63~4 , CORE_2|CU|Selector63~4, processor, 1
instance = comp, \CORE_2|CU|Selector63~3 , CORE_2|CU|Selector63~3, processor, 1
instance = comp, \CORE_2|CU|NEXT_STATE.11110001 , CORE_2|CU|NEXT_STATE.11110001, processor, 1
instance = comp, \CORE_2|CU|compMUX~0 , CORE_2|CU|compMUX~0, processor, 1
instance = comp, \CORE_2|CU|compMUX[2] , CORE_2|CU|compMUX[2], processor, 1
instance = comp, \CORE_2|CU|Selector58~0 , CORE_2|CU|Selector58~0, processor, 1
instance = comp, \CORE_2|CU|NEXT_STATE.11010010 , CORE_2|CU|NEXT_STATE.11010010, processor, 1
instance = comp, \CORE_2|CU|INC[4]~feeder , CORE_2|CU|INC[4]~feeder, processor, 1
instance = comp, \CORE_2|CU|INC[4] , CORE_2|CU|INC[4], processor, 1
instance = comp, \CORE_2|RM2|value[0]~8 , CORE_2|RM2|value[0]~8, processor, 1
instance = comp, \CORE_2|CU|Selector42~4 , CORE_2|CU|Selector42~4, processor, 1
instance = comp, \CORE_2|CU|Selector42~5 , CORE_2|CU|Selector42~5, processor, 1
instance = comp, \CORE_2|CU|Selector42~6 , CORE_2|CU|Selector42~6, processor, 1
instance = comp, \CORE_2|CU|Selector41~2 , CORE_2|CU|Selector41~2, processor, 1
instance = comp, \CORE_2|CU|Selector42~7 , CORE_2|CU|Selector42~7, processor, 1
instance = comp, \CORE_2|CU|Selector42~9 , CORE_2|CU|Selector42~9, processor, 1
instance = comp, \CORE_2|CU|NEXT_STATE.10000000 , CORE_2|CU|NEXT_STATE.10000000, processor, 1
instance = comp, \CORE_2|CU|RST[0] , CORE_2|CU|RST[0], processor, 1
instance = comp, \CORE_2|RM2|value[0] , CORE_2|RM2|value[0], processor, 1
instance = comp, \CORE_2|RM2|value[1]~10 , CORE_2|RM2|value[1]~10, processor, 1
instance = comp, \CORE_2|RM2|value[1] , CORE_2|RM2|value[1], processor, 1
instance = comp, \CORE_2|RM2|value[2]~12 , CORE_2|RM2|value[2]~12, processor, 1
instance = comp, \CORE_2|RM2|value[2] , CORE_2|RM2|value[2], processor, 1
instance = comp, \CORE_2|RM2|value[3]~14 , CORE_2|RM2|value[3]~14, processor, 1
instance = comp, \CORE_2|RM2|value[3] , CORE_2|RM2|value[3], processor, 1
instance = comp, \CORE_2|RM2|value[4]~16 , CORE_2|RM2|value[4]~16, processor, 1
instance = comp, \CORE_2|RM2|value[4] , CORE_2|RM2|value[4], processor, 1
instance = comp, \CORE_2|RM2|value[5]~18 , CORE_2|RM2|value[5]~18, processor, 1
instance = comp, \CORE_2|RM2|value[5] , CORE_2|RM2|value[5], processor, 1
instance = comp, \CORE_2|RM2|value[6]~20 , CORE_2|RM2|value[6]~20, processor, 1
instance = comp, \CORE_2|RM2|value[6] , CORE_2|RM2|value[6], processor, 1
instance = comp, \CORE_2|RM2|value[7]~22 , CORE_2|RM2|value[7]~22, processor, 1
instance = comp, \CORE_2|RM2|value[7] , CORE_2|RM2|value[7], processor, 1
instance = comp, \CORE_2|CU|Selector59~5 , CORE_2|CU|Selector59~5, processor, 1
instance = comp, \CORE_2|CU|NEXT_STATE.11010011 , CORE_2|CU|NEXT_STATE.11010011, processor, 1
instance = comp, \CORE_2|CU|INC[3]~feeder , CORE_2|CU|INC[3]~feeder, processor, 1
instance = comp, \CORE_2|CU|INC[3] , CORE_2|CU|INC[3], processor, 1
instance = comp, \CORE_2|RK2|value[0]~8 , CORE_2|RK2|value[0]~8, processor, 1
instance = comp, \CORE_2|CU|Selector43~0 , CORE_2|CU|Selector43~0, processor, 1
instance = comp, \CORE_2|CU|NEXT_STATE.10000010 , CORE_2|CU|NEXT_STATE.10000010, processor, 1
instance = comp, \CORE_2|CU|RST~0 , CORE_2|CU|RST~0, processor, 1
instance = comp, \CORE_2|CU|RST[2] , CORE_2|CU|RST[2], processor, 1
instance = comp, \CORE_2|RK2|value[0] , CORE_2|RK2|value[0], processor, 1
instance = comp, \CORE_2|RK2|value[1]~10 , CORE_2|RK2|value[1]~10, processor, 1
instance = comp, \CORE_2|RK2|value[1] , CORE_2|RK2|value[1], processor, 1
instance = comp, \CORE_2|RK2|value[2]~12 , CORE_2|RK2|value[2]~12, processor, 1
instance = comp, \CORE_2|RK2|value[2] , CORE_2|RK2|value[2], processor, 1
instance = comp, \CORE_2|RK2|value[3]~14 , CORE_2|RK2|value[3]~14, processor, 1
instance = comp, \CORE_2|RK2|value[3] , CORE_2|RK2|value[3], processor, 1
instance = comp, \CORE_2|RK2|value[4]~16 , CORE_2|RK2|value[4]~16, processor, 1
instance = comp, \CORE_2|RK2|value[4] , CORE_2|RK2|value[4], processor, 1
instance = comp, \CORE_2|RK2|value[5]~18 , CORE_2|RK2|value[5]~18, processor, 1
instance = comp, \CORE_2|RK2|value[5] , CORE_2|RK2|value[5], processor, 1
instance = comp, \CORE_2|RK2|value[6]~20 , CORE_2|RK2|value[6]~20, processor, 1
instance = comp, \CORE_2|RK2|value[6] , CORE_2|RK2|value[6], processor, 1
instance = comp, \CORE_2|RK2|value[7]~22 , CORE_2|RK2|value[7]~22, processor, 1
instance = comp, \CORE_2|RK2|value[7] , CORE_2|RK2|value[7], processor, 1
instance = comp, \CORE_2|CU|Selector60~1 , CORE_2|CU|Selector60~1, processor, 1
instance = comp, \CORE_2|CU|NEXT_STATE.11010100 , CORE_2|CU|NEXT_STATE.11010100, processor, 1
instance = comp, \CORE_2|CU|INC[2]~feeder , CORE_2|CU|INC[2]~feeder, processor, 1
instance = comp, \CORE_2|CU|INC[2] , CORE_2|CU|INC[2], processor, 1
instance = comp, \CORE_2|RN2|value[0]~8 , CORE_2|RN2|value[0]~8, processor, 1
instance = comp, \CORE_2|CU|Selector42~8 , CORE_2|CU|Selector42~8, processor, 1
instance = comp, \CORE_2|CU|NEXT_STATE.10000001 , CORE_2|CU|NEXT_STATE.10000001, processor, 1
instance = comp, \CORE_2|CU|RST~1 , CORE_2|CU|RST~1, processor, 1
instance = comp, \CORE_2|CU|RST[1] , CORE_2|CU|RST[1], processor, 1
instance = comp, \CORE_2|RN2|value[0] , CORE_2|RN2|value[0], processor, 1
instance = comp, \CORE_2|RN2|value[1]~10 , CORE_2|RN2|value[1]~10, processor, 1
instance = comp, \CORE_2|RN2|value[1] , CORE_2|RN2|value[1], processor, 1
instance = comp, \CORE_2|RN2|value[2]~12 , CORE_2|RN2|value[2]~12, processor, 1
instance = comp, \CORE_2|RN2|value[2] , CORE_2|RN2|value[2], processor, 1
instance = comp, \CORE_2|RN2|value[3]~14 , CORE_2|RN2|value[3]~14, processor, 1
instance = comp, \CORE_2|RN2|value[3] , CORE_2|RN2|value[3], processor, 1
instance = comp, \CORE_2|RN2|value[4]~16 , CORE_2|RN2|value[4]~16, processor, 1
instance = comp, \CORE_2|RN2|value[4] , CORE_2|RN2|value[4], processor, 1
instance = comp, \CORE_2|RN2|value[5]~18 , CORE_2|RN2|value[5]~18, processor, 1
instance = comp, \CORE_2|RN2|value[5] , CORE_2|RN2|value[5], processor, 1
instance = comp, \CORE_2|RN2|value[6]~20 , CORE_2|RN2|value[6]~20, processor, 1
instance = comp, \CORE_2|RN2|value[6] , CORE_2|RN2|value[6], processor, 1
instance = comp, \CORE_2|RN2|value[7]~22 , CORE_2|RN2|value[7]~22, processor, 1
instance = comp, \CORE_2|RN2|value[7] , CORE_2|RN2|value[7], processor, 1
instance = comp, \CORE_2|CU|Equal0~2 , CORE_2|CU|Equal0~2, processor, 1
instance = comp, \CORE_2|CU|Selector12~25 , CORE_2|CU|Selector12~25, processor, 1
instance = comp, \CORE_2|CU|Selector12~16 , CORE_2|CU|Selector12~16, processor, 1
instance = comp, \CORE_2|CU|Selector12~18 , CORE_2|CU|Selector12~18, processor, 1
instance = comp, \CORE_2|CU|Selector12~21 , CORE_2|CU|Selector12~21, processor, 1
instance = comp, \CORE_2|CU|Selector12~22 , CORE_2|CU|Selector12~22, processor, 1
instance = comp, \CORE_2|CU|Selector12~23 , CORE_2|CU|Selector12~23, processor, 1
instance = comp, \CORE_2|CU|Selector12~24 , CORE_2|CU|Selector12~24, processor, 1
instance = comp, \CORE_2|CU|NEXT_STATE.00100001 , CORE_2|CU|NEXT_STATE.00100001, processor, 1
instance = comp, \CORE_2|CU|compMUX[1] , CORE_2|CU|compMUX[1], processor, 1
instance = comp, \CORE_2|COMPMUX2|Mux7~0 , CORE_2|COMPMUX2|Mux7~0, processor, 1
instance = comp, \CORE_2|COMPMUX2|Mux7~1 , CORE_2|COMPMUX2|Mux7~1, processor, 1
instance = comp, \CORE_2|CU|Selector53~1 , CORE_2|CU|Selector53~1, processor, 1
instance = comp, \CORE_2|CU|NEXT_STATE.11000001 , CORE_2|CU|NEXT_STATE.11000001, processor, 1
instance = comp, \CORE_2|CU|busMUX~0 , CORE_2|CU|busMUX~0, processor, 1
instance = comp, \CORE_2|CU|busMUX[4] , CORE_2|CU|busMUX[4], processor, 1
instance = comp, \CORE_2|RT4|value[7] , CORE_2|RT4|value[7], processor, 1
instance = comp, \CORE_2|CU|Selector25~0 , CORE_2|CU|Selector25~0, processor, 1
instance = comp, \CORE_2|CU|NEXT_STATE.01000110 , CORE_2|CU|NEXT_STATE.01000110, processor, 1
instance = comp, \CORE_2|CU|wEN[4] , CORE_2|CU|wEN[4], processor, 1
instance = comp, \CORE_2|RN1|value[7] , CORE_2|RN1|value[7], processor, 1
instance = comp, \CORE_2|CU|Selector55~10 , CORE_2|CU|Selector55~10, processor, 1
instance = comp, \CORE_2|CU|NEXT_STATE.11000011 , CORE_2|CU|NEXT_STATE.11000011, processor, 1
instance = comp, \CORE_2|CU|WideOr16~3 , CORE_2|CU|WideOr16~3, processor, 1
instance = comp, \CORE_2|CU|WideOr16~0 , CORE_2|CU|WideOr16~0, processor, 1
instance = comp, \CORE_2|CU|WideOr16~1 , CORE_2|CU|WideOr16~1, processor, 1
instance = comp, \CORE_2|CU|NEXT_STATE.01110010 , CORE_2|CU|NEXT_STATE.01110010, processor, 1
instance = comp, \CORE_2|CU|Selector39~0 , CORE_2|CU|Selector39~0, processor, 1
instance = comp, \CORE_2|CU|NEXT_STATE.01110011 , CORE_2|CU|NEXT_STATE.01110011, processor, 1
instance = comp, \CORE_2|CU|WideOr16~2 , CORE_2|CU|WideOr16~2, processor, 1
instance = comp, \CORE_2|CU|WideOr16~4 , CORE_2|CU|WideOr16~4, processor, 1
instance = comp, \CORE_2|CU|busMUX[1] , CORE_2|CU|busMUX[1], processor, 1
instance = comp, \CORE_2|BUSMUX|Mux7~6 , CORE_2|BUSMUX|Mux7~6, processor, 1
instance = comp, \CORE_2|CU|wEN[7] , CORE_2|CU|wEN[7], processor, 1
instance = comp, \CORE_2|RT|value~8 , CORE_2|RT|value~8, processor, 1
instance = comp, \CORE_2|CU|Selector44~0 , CORE_2|CU|Selector44~0, processor, 1
instance = comp, \CORE_2|CU|NEXT_STATE.10000011 , CORE_2|CU|NEXT_STATE.10000011, processor, 1
instance = comp, \CORE_2|CU|RST~2 , CORE_2|CU|RST~2, processor, 1
instance = comp, \CORE_2|CU|RST[4] , CORE_2|CU|RST[4], processor, 1
instance = comp, \CORE_2|RT|value[2]~1 , CORE_2|RT|value[2]~1, processor, 1
instance = comp, \CORE_2|RT|value[7] , CORE_2|RT|value[7], processor, 1
instance = comp, \CORE_2|RM1|value[7]~feeder , CORE_2|RM1|value[7]~feeder, processor, 1
instance = comp, \CORE_2|CU|wEN[6] , CORE_2|CU|wEN[6], processor, 1
instance = comp, \CORE_2|RM1|value[7] , CORE_2|RM1|value[7], processor, 1
instance = comp, \CORE_2|BUSMUX|Mux7~7 , CORE_2|BUSMUX|Mux7~7, processor, 1
instance = comp, \CORE_2|CU|Selector27~0 , CORE_2|CU|Selector27~0, processor, 1
instance = comp, \CORE_2|CU|NEXT_STATE.01001000 , CORE_2|CU|NEXT_STATE.01001000, processor, 1
instance = comp, \CORE_2|CU|WideOr5~0 , CORE_2|CU|WideOr5~0, processor, 1
instance = comp, \CORE_2|CU|WideOr14~1 , CORE_2|CU|WideOr14~1, processor, 1
instance = comp, \CORE_2|CU|Selector51~0 , CORE_2|CU|Selector51~0, processor, 1
instance = comp, \CORE_2|CU|Selector51~1 , CORE_2|CU|Selector51~1, processor, 1
instance = comp, \CORE_2|CU|NEXT_STATE.10110000 , CORE_2|CU|NEXT_STATE.10110000, processor, 1
instance = comp, \CORE_2|CU|WideOr14~2 , CORE_2|CU|WideOr14~2, processor, 1
instance = comp, \CORE_2|CU|WideOr14~3 , CORE_2|CU|WideOr14~3, processor, 1
instance = comp, \CORE_2|CU|WideOr14 , CORE_2|CU|WideOr14, processor, 1
instance = comp, \CORE_2|CU|busMUX[3] , CORE_2|CU|busMUX[3], processor, 1
instance = comp, \CORE_2|CU|Selector49~0 , CORE_2|CU|Selector49~0, processor, 1
instance = comp, \CORE_2|CU|NEXT_STATE.10100000 , CORE_2|CU|NEXT_STATE.10100000, processor, 1
instance = comp, \CORE_2|CU|WideOr15 , CORE_2|CU|WideOr15, processor, 1
instance = comp, \CORE_2|CU|busMUX[2] , CORE_2|CU|busMUX[2], processor, 1
instance = comp, \CORE_2|BUSMUX|Mux6~0 , CORE_2|BUSMUX|Mux6~0, processor, 1
instance = comp, \CORE_2|DR|value[6]~feeder , CORE_2|DR|value[6]~feeder, processor, 1
instance = comp, \CORE_2|CU|WideOr7 , CORE_2|CU|WideOr7, processor, 1
instance = comp, \CORE_2|CU|wEN[9] , CORE_2|CU|wEN[9], processor, 1
instance = comp, \CORE_2|DR|value[6] , CORE_2|DR|value[6], processor, 1
instance = comp, \CORE_2|CU|wEN[8] , CORE_2|CU|wEN[8], processor, 1
instance = comp, \CORE_2|RP|value[6] , CORE_2|RP|value[6], processor, 1
instance = comp, \CORE_2|BUSMUX|Mux6~11 , CORE_2|BUSMUX|Mux6~11, processor, 1
instance = comp, \dmem_c|MEM_3[6] , dmem_c|MEM_3[6], processor, 1
instance = comp, \CORE_2|BUSMUX|Mux6~12 , CORE_2|BUSMUX|Mux6~12, processor, 1
instance = comp, \CORE_2|CU|wEN[13] , CORE_2|CU|wEN[13], processor, 1
instance = comp, \CORE_2|RR|value[6] , CORE_2|RR|value[6], processor, 1
instance = comp, \CORE_2|RN1|value[6] , CORE_2|RN1|value[6], processor, 1
instance = comp, \CORE_2|RM1|value[6]~feeder , CORE_2|RM1|value[6]~feeder, processor, 1
instance = comp, \CORE_2|RM1|value[6] , CORE_2|RM1|value[6], processor, 1
instance = comp, \CORE_2|BUSMUX|Mux6~4 , CORE_2|BUSMUX|Mux6~4, processor, 1
instance = comp, \CORE_2|CU|wEN[5] , CORE_2|CU|wEN[5], processor, 1
instance = comp, \CORE_2|RK1|value[6] , CORE_2|RK1|value[6], processor, 1
instance = comp, \CORE_2|RT|value~7 , CORE_2|RT|value~7, processor, 1
instance = comp, \CORE_2|RT|value[6] , CORE_2|RT|value[6], processor, 1
instance = comp, \CORE_2|BUSMUX|Mux6~5 , CORE_2|BUSMUX|Mux6~5, processor, 1
instance = comp, \CORE_2|CU|INC[1] , CORE_2|CU|INC[1], processor, 1
instance = comp, \CORE_2|RC2|value[0]~8 , CORE_2|RC2|value[0]~8, processor, 1
instance = comp, \CORE_2|BUSMUX|Mux6~3 , CORE_2|BUSMUX|Mux6~3, processor, 1
instance = comp, \CORE_2|CU|Selector57~0 , CORE_2|CU|Selector57~0, processor, 1
instance = comp, \CORE_2|CU|NEXT_STATE.11010001 , CORE_2|CU|NEXT_STATE.11010001, processor, 1
instance = comp, \CORE_2|CU|INC[0]~feeder , CORE_2|CU|INC[0]~feeder, processor, 1
instance = comp, \CORE_2|CU|INC[0] , CORE_2|CU|INC[0], processor, 1
instance = comp, \CORE_2|RC3|value[0]~8 , CORE_2|RC3|value[0]~8, processor, 1
instance = comp, \CORE_2|CU|wEN[1]~feeder , CORE_2|CU|wEN[1]~feeder, processor, 1
instance = comp, \CORE_2|CU|wEN[1] , CORE_2|CU|wEN[1], processor, 1
instance = comp, \CORE_2|RC3|value[0] , CORE_2|RC3|value[0], processor, 1
instance = comp, \CORE_2|CU|aluOP~0 , CORE_2|CU|aluOP~0, processor, 1
instance = comp, \CORE_2|CU|aluOP[0] , CORE_2|CU|aluOP[0], processor, 1
instance = comp, \CORE_2|CU|WideOr9~0 , CORE_2|CU|WideOr9~0, processor, 1
instance = comp, \CORE_2|CU|WideOr9 , CORE_2|CU|WideOr9, processor, 1
instance = comp, \CORE_2|CU|wEN[0] , CORE_2|CU|wEN[0], processor, 1
instance = comp, \CORE_2|CU|WideOr19 , CORE_2|CU|WideOr19, processor, 1
instance = comp, \CORE_2|CU|aluOP[2] , CORE_2|CU|aluOP[2], processor, 1
instance = comp, \CORE_2|CU|aluOP[3] , CORE_2|CU|aluOP[3], processor, 1
instance = comp, \CORE_2|ALU|Add0~0 , CORE_2|ALU|Add0~0, processor, 1
instance = comp, \CORE_2|ALU|Add0~1 , CORE_2|ALU|Add0~1, processor, 1
instance = comp, \CORE_2|BUSMUX|Mux6~2 , CORE_2|BUSMUX|Mux6~2, processor, 1
instance = comp, \CORE_2|RC3|value[1]~10 , CORE_2|RC3|value[1]~10, processor, 1
instance = comp, \CORE_2|RC3|value[1] , CORE_2|RC3|value[1], processor, 1
instance = comp, \CORE_2|BUSMUX|Mux1~11 , CORE_2|BUSMUX|Mux1~11, processor, 1
instance = comp, \CORE_2|BUSMUX|Mux1~17 , CORE_2|BUSMUX|Mux1~17, processor, 1
instance = comp, \CORE_2|CU|WideOr8~0 , CORE_2|CU|WideOr8~0, processor, 1
instance = comp, \CORE_2|CU|wEN[3] , CORE_2|CU|wEN[3], processor, 1
instance = comp, \CORE_2|RC1|value[1] , CORE_2|RC1|value[1], processor, 1
instance = comp, \CORE_2|BUSMUX|Mux1~8 , CORE_2|BUSMUX|Mux1~8, processor, 1
instance = comp, \CORE_2|BUSMUX|Mux1~9 , CORE_2|BUSMUX|Mux1~9, processor, 1
instance = comp, \CORE_2|BUSMUX|Mux1~10 , CORE_2|BUSMUX|Mux1~10, processor, 1
instance = comp, \CORE_2|RR|value[1] , CORE_2|RR|value[1], processor, 1
instance = comp, \CORE_2|BUSMUX|Mux1~18 , CORE_2|BUSMUX|Mux1~18, processor, 1
instance = comp, \CORE_2|BUSMUX|Mux1~12 , CORE_2|BUSMUX|Mux1~12, processor, 1
instance = comp, \CORE_2|RM1|value[1]~feeder , CORE_2|RM1|value[1]~feeder, processor, 1
instance = comp, \CORE_2|RM1|value[1] , CORE_2|RM1|value[1], processor, 1
instance = comp, \CORE_2|RT|value~2 , CORE_2|RT|value~2, processor, 1
instance = comp, \CORE_2|RT|value[1] , CORE_2|RT|value[1], processor, 1
instance = comp, \CORE_2|RK1|value[1] , CORE_2|RK1|value[1], processor, 1
instance = comp, \CORE_2|RN1|value[1] , CORE_2|RN1|value[1], processor, 1
instance = comp, \CORE_2|BUSMUX|Mux1~6 , CORE_2|BUSMUX|Mux1~6, processor, 1
instance = comp, \CORE_2|BUSMUX|Mux1~7 , CORE_2|BUSMUX|Mux1~7, processor, 1
instance = comp, \CORE_2|BUSMUX|Mux6~1 , CORE_2|BUSMUX|Mux6~1, processor, 1
instance = comp, \CORE_2|DR|value[1]~feeder , CORE_2|DR|value[1]~feeder, processor, 1
instance = comp, \CORE_2|DR|value[1] , CORE_2|DR|value[1], processor, 1
instance = comp, \CORE_2|DR|value[0] , CORE_2|DR|value[0], processor, 1
instance = comp, \CORE_3|CU|Selector65~0 , CORE_3|CU|Selector65~0, processor, 1
instance = comp, \CORE_3|CU|Selector65~1 , CORE_3|CU|Selector65~1, processor, 1
instance = comp, \CORE_3|CU|NEXT_STATE.11110011 , CORE_3|CU|NEXT_STATE.11110011, processor, 1
instance = comp, \CORE_3|CU|Selector54~3 , CORE_3|CU|Selector54~3, processor, 1
instance = comp, \CORE_3|CU|Selector54~1 , CORE_3|CU|Selector54~1, processor, 1
instance = comp, \CORE_3|CU|Selector54~2 , CORE_3|CU|Selector54~2, processor, 1
instance = comp, \CORE_3|CU|Selector54~4 , CORE_3|CU|Selector54~4, processor, 1
instance = comp, \CORE_3|CU|Selector53~0 , CORE_3|CU|Selector53~0, processor, 1
instance = comp, \CORE_3|CU|Selector53~1 , CORE_3|CU|Selector53~1, processor, 1
instance = comp, \CORE_3|CU|Selector54~5 , CORE_3|CU|Selector54~5, processor, 1
instance = comp, \CORE_3|CU|Selector54~6 , CORE_3|CU|Selector54~6, processor, 1
instance = comp, \CORE_3|CU|Selector54~8 , CORE_3|CU|Selector54~8, processor, 1
instance = comp, \CORE_3|CU|Selector54~7 , CORE_3|CU|Selector54~7, processor, 1
instance = comp, \CORE_3|CU|Selector54~9 , CORE_3|CU|Selector54~9, processor, 1
instance = comp, \CORE_3|CU|NEXT_STATE.11000001 , CORE_3|CU|NEXT_STATE.11000001, processor, 1
instance = comp, \CORE_3|CU|busMUX~0 , CORE_3|CU|busMUX~0, processor, 1
instance = comp, \CORE_3|CU|busMUX[4] , CORE_3|CU|busMUX[4], processor, 1
instance = comp, \CORE_3|CU|Selector23~4 , CORE_3|CU|Selector23~4, processor, 1
instance = comp, \CORE_3|CU|NEXT_STATE.01000100 , CORE_3|CU|NEXT_STATE.01000100, processor, 1
instance = comp, \CORE_3|CU|Selector30~0 , CORE_3|CU|Selector30~0, processor, 1
instance = comp, \CORE_3|CU|NEXT_STATE.01010001 , CORE_3|CU|NEXT_STATE.01010001, processor, 1
instance = comp, \CORE_3|CU|Selector24~0 , CORE_3|CU|Selector24~0, processor, 1
instance = comp, \CORE_3|CU|NEXT_STATE.01000101 , CORE_3|CU|NEXT_STATE.01000101, processor, 1
instance = comp, \CORE_3|CU|WideOr14~0 , CORE_3|CU|WideOr14~0, processor, 1
instance = comp, \CORE_3|CU|Selector54~10 , CORE_3|CU|Selector54~10, processor, 1
instance = comp, \CORE_3|CU|NEXT_STATE.11000010 , CORE_3|CU|NEXT_STATE.11000010, processor, 1
instance = comp, \CORE_3|CU|Selector45~4 , CORE_3|CU|Selector45~4, processor, 1
instance = comp, \CORE_3|CU|Selector41~13 , CORE_3|CU|Selector41~13, processor, 1
instance = comp, \CORE_3|CU|Selector41~9 , CORE_3|CU|Selector41~9, processor, 1
instance = comp, \CORE_3|CU|Selector45~5 , CORE_3|CU|Selector45~5, processor, 1
instance = comp, \CORE_3|CU|Selector46~0 , CORE_3|CU|Selector46~0, processor, 1
instance = comp, \CORE_3|CU|Selector45~13 , CORE_3|CU|Selector45~13, processor, 1
instance = comp, \CORE_3|CU|Selector45~10 , CORE_3|CU|Selector45~10, processor, 1
instance = comp, \CORE_3|CU|Selector45~8 , CORE_3|CU|Selector45~8, processor, 1
instance = comp, \CORE_3|CU|Selector45~6 , CORE_3|CU|Selector45~6, processor, 1
instance = comp, \CORE_3|CU|Selector45~12 , CORE_3|CU|Selector45~12, processor, 1
instance = comp, \CORE_3|CU|Selector45~7 , CORE_3|CU|Selector45~7, processor, 1
instance = comp, \CORE_3|CU|Selector45~9 , CORE_3|CU|Selector45~9, processor, 1
instance = comp, \CORE_3|CU|Selector45~11 , CORE_3|CU|Selector45~11, processor, 1
instance = comp, \CORE_3|CU|NEXT_STATE.10010000 , CORE_3|CU|NEXT_STATE.10010000, processor, 1
instance = comp, \CORE_3|CU|Selector52~2 , CORE_3|CU|Selector52~2, processor, 1
instance = comp, \CORE_3|CU|NEXT_STATE.11000000 , CORE_3|CU|NEXT_STATE.11000000, processor, 1
instance = comp, \CORE_3|CU|Selector50~0 , CORE_3|CU|Selector50~0, processor, 1
instance = comp, \CORE_3|CU|NEXT_STATE.10100001 , CORE_3|CU|NEXT_STATE.10100001, processor, 1
instance = comp, \CORE_3|CU|WideOr17~1 , CORE_3|CU|WideOr17~1, processor, 1
instance = comp, \CORE_3|CU|Selector47~0 , CORE_3|CU|Selector47~0, processor, 1
instance = comp, \CORE_3|CU|NEXT_STATE.10010010 , CORE_3|CU|NEXT_STATE.10010010, processor, 1
instance = comp, \CORE_3|CU|WideOr17~0 , CORE_3|CU|WideOr17~0, processor, 1
instance = comp, \CORE_3|CU|Selector48~0 , CORE_3|CU|Selector48~0, processor, 1
instance = comp, \CORE_3|CU|NEXT_STATE.10010011 , CORE_3|CU|NEXT_STATE.10010011, processor, 1
instance = comp, \CORE_3|CU|Selector46~1 , CORE_3|CU|Selector46~1, processor, 1
instance = comp, \CORE_3|CU|NEXT_STATE.10010001 , CORE_3|CU|NEXT_STATE.10010001, processor, 1
instance = comp, \CORE_3|CU|WideOr17~2 , CORE_3|CU|WideOr17~2, processor, 1
instance = comp, \CORE_3|CU|WideOr17 , CORE_3|CU|WideOr17, processor, 1
instance = comp, \CORE_3|CU|busMUX[0] , CORE_3|CU|busMUX[0], processor, 1
instance = comp, \CORE_3|CU|wEN[14] , CORE_3|CU|wEN[14], processor, 1
instance = comp, \CORE_3|RT4|value[0] , CORE_3|RT4|value[0], processor, 1
instance = comp, \CORE_3|CU|Equal1~1 , CORE_3|CU|Equal1~1, processor, 1
instance = comp, \CORE_3|CU|Selector11~13 , CORE_3|CU|Selector11~13, processor, 1
instance = comp, \CORE_3|CU|Selector11~27 , CORE_3|CU|Selector11~27, processor, 1
instance = comp, \CORE_3|CU|Selector11~26 , CORE_3|CU|Selector11~26, processor, 1
instance = comp, \CORE_3|CU|Selector11~14 , CORE_3|CU|Selector11~14, processor, 1
instance = comp, \CORE_3|CU|Selector11~11 , CORE_3|CU|Selector11~11, processor, 1
instance = comp, \CORE_3|CU|Selector11~15 , CORE_3|CU|Selector11~15, processor, 1
instance = comp, \CORE_3|CU|Selector11~16 , CORE_3|CU|Selector11~16, processor, 1
instance = comp, \CORE_3|CU|Selector11~22 , CORE_3|CU|Selector11~22, processor, 1
instance = comp, \CORE_3|CU|Selector11~23 , CORE_3|CU|Selector11~23, processor, 1
instance = comp, \CORE_3|CU|Selector11~24 , CORE_3|CU|Selector11~24, processor, 1
instance = comp, \CORE_3|CU|Selector11~17 , CORE_3|CU|Selector11~17, processor, 1
instance = comp, \CORE_3|CU|Selector11~19 , CORE_3|CU|Selector11~19, processor, 1
instance = comp, \CORE_3|CU|Selector11~25 , CORE_3|CU|Selector11~25, processor, 1
instance = comp, \CORE_3|CU|NEXT_STATE.00100000 , CORE_3|CU|NEXT_STATE.00100000, processor, 1
instance = comp, \CORE_3|CU|Equal0~2 , CORE_3|CU|Equal0~2, processor, 1
instance = comp, \CORE_3|CU|Selector12~0 , CORE_3|CU|Selector12~0, processor, 1
instance = comp, \CORE_3|CU|NEXT_STATE.00100001 , CORE_3|CU|NEXT_STATE.00100001, processor, 1
instance = comp, \CORE_3|CU|Selector13~0 , CORE_3|CU|Selector13~0, processor, 1
instance = comp, \CORE_3|CU|NEXT_STATE.00100010 , CORE_3|CU|NEXT_STATE.00100010, processor, 1
instance = comp, \CORE_3|CU|WideOr28~0 , CORE_3|CU|WideOr28~0, processor, 1
instance = comp, \CORE_3|CU|NEXT_STATE.00110000 , CORE_3|CU|NEXT_STATE.00110000, processor, 1
instance = comp, \CORE_3|CU|compMUX~0 , CORE_3|CU|compMUX~0, processor, 1
instance = comp, \CORE_3|CU|compMUX[2] , CORE_3|CU|compMUX[2], processor, 1
instance = comp, \CORE_3|CU|Selector40~0 , CORE_3|CU|Selector40~0, processor, 1
instance = comp, \CORE_3|CU|NEXT_STATE.01110101 , CORE_3|CU|NEXT_STATE.01110101, processor, 1
instance = comp, \CORE_3|CU|Selector39~0 , CORE_3|CU|Selector39~0, processor, 1
instance = comp, \CORE_3|CU|NEXT_STATE.01110011 , CORE_3|CU|NEXT_STATE.01110011, processor, 1
instance = comp, \CORE_3|CU|NEXT_STATE.01110010 , CORE_3|CU|NEXT_STATE.01110010, processor, 1
instance = comp, \CORE_3|CU|WideOr14~2 , CORE_3|CU|WideOr14~2, processor, 1
instance = comp, \CORE_3|CU|Selector51~0 , CORE_3|CU|Selector51~0, processor, 1
instance = comp, \CORE_3|CU|Selector51~1 , CORE_3|CU|Selector51~1, processor, 1
instance = comp, \CORE_3|CU|NEXT_STATE.10110000 , CORE_3|CU|NEXT_STATE.10110000, processor, 1
instance = comp, \CORE_3|CU|WideOr14~1 , CORE_3|CU|WideOr14~1, processor, 1
instance = comp, \CORE_3|CU|WideOr14~3 , CORE_3|CU|WideOr14~3, processor, 1
instance = comp, \CORE_3|CU|WideOr14 , CORE_3|CU|WideOr14, processor, 1
instance = comp, \CORE_3|CU|busMUX[3] , CORE_3|CU|busMUX[3], processor, 1
instance = comp, \CORE_3|CU|wEN[4]~feeder , CORE_3|CU|wEN[4]~feeder, processor, 1
instance = comp, \CORE_3|CU|wEN[4] , CORE_3|CU|wEN[4], processor, 1
instance = comp, \CORE_3|RN1|value[7] , CORE_3|RN1|value[7], processor, 1
instance = comp, \CORE_3|CU|wEN[5] , CORE_3|CU|wEN[5], processor, 1
instance = comp, \CORE_3|RK1|value[7] , CORE_3|RK1|value[7], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux7~4 , CORE_3|BUSMUX|Mux7~4, processor, 1
instance = comp, \CORE_3|CU|wEN[7]~feeder , CORE_3|CU|wEN[7]~feeder, processor, 1
instance = comp, \CORE_3|CU|wEN[7] , CORE_3|CU|wEN[7], processor, 1
instance = comp, \CORE_3|RT|value~8 , CORE_3|RT|value~8, processor, 1
instance = comp, \CORE_3|CU|Selector41~10 , CORE_3|CU|Selector41~10, processor, 1
instance = comp, \CORE_3|CU|Selector41~11 , CORE_3|CU|Selector41~11, processor, 1
instance = comp, \CORE_3|CU|Selector42~0 , CORE_3|CU|Selector42~0, processor, 1
instance = comp, \CORE_3|CU|Selector44~0 , CORE_3|CU|Selector44~0, processor, 1
instance = comp, \CORE_3|CU|Selector41~12 , CORE_3|CU|Selector41~12, processor, 1
instance = comp, \CORE_3|CU|Selector41~15 , CORE_3|CU|Selector41~15, processor, 1
instance = comp, \CORE_3|CU|NEXT_STATE.10000011 , CORE_3|CU|NEXT_STATE.10000011, processor, 1
instance = comp, \CORE_3|CU|Selector41~14 , CORE_3|CU|Selector41~14, processor, 1
instance = comp, \CORE_3|CU|NEXT_STATE.10000000 , CORE_3|CU|NEXT_STATE.10000000, processor, 1
instance = comp, \CORE_3|CU|RST~2 , CORE_3|CU|RST~2, processor, 1
instance = comp, \CORE_3|CU|RST[4] , CORE_3|CU|RST[4], processor, 1
instance = comp, \CORE_3|RT|value[1]~1 , CORE_3|RT|value[1]~1, processor, 1
instance = comp, \CORE_3|RT|value[7] , CORE_3|RT|value[7], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux7~5 , CORE_3|BUSMUX|Mux7~5, processor, 1
instance = comp, \CORE_3|CU|WideOr7 , CORE_3|CU|WideOr7, processor, 1
instance = comp, \CORE_3|CU|wEN[9] , CORE_3|CU|wEN[9], processor, 1
instance = comp, \CORE_3|DR|value[7] , CORE_3|DR|value[7], processor, 1
instance = comp, \CORE_3|CU|wEN[8]~feeder , CORE_3|CU|wEN[8]~feeder, processor, 1
instance = comp, \CORE_3|CU|wEN[8] , CORE_3|CU|wEN[8], processor, 1
instance = comp, \CORE_3|RP|value[7] , CORE_3|RP|value[7], processor, 1
instance = comp, \CORE_3|CU|Selector60~3 , CORE_3|CU|Selector60~3, processor, 1
instance = comp, \CORE_3|CU|Selector60~9 , CORE_3|CU|Selector60~9, processor, 1
instance = comp, \CORE_3|CU|Selector60~2 , CORE_3|CU|Selector60~2, processor, 1
instance = comp, \CORE_3|CU|Selector60~4 , CORE_3|CU|Selector60~4, processor, 1
instance = comp, \CORE_3|CU|Selector60~5 , CORE_3|CU|Selector60~5, processor, 1
instance = comp, \CORE_3|CU|Selector56~2 , CORE_3|CU|Selector56~2, processor, 1
instance = comp, \CORE_3|CU|Selector27~3 , CORE_3|CU|Selector27~3, processor, 1
instance = comp, \CORE_3|CU|Selector60~6 , CORE_3|CU|Selector60~6, processor, 1
instance = comp, \CORE_3|CU|Selector60~7 , CORE_3|CU|Selector60~7, processor, 1
instance = comp, \CORE_3|CU|NEXT_STATE.11010000 , CORE_3|CU|NEXT_STATE.11010000, processor, 1
instance = comp, \CORE_3|CU|Selector6~0 , CORE_3|CU|Selector6~0, processor, 1
instance = comp, \CORE_3|CU|Selector6~1 , CORE_3|CU|Selector6~1, processor, 1
instance = comp, \CORE_3|CU|coreINC_AR , CORE_3|CU|coreINC_AR, processor, 1
instance = comp, \CORE_3|DR|value[3]~feeder , CORE_3|DR|value[3]~feeder, processor, 1
instance = comp, \CORE_3|DR|value[3] , CORE_3|DR|value[3], processor, 1
instance = comp, \CORE_3|RP|value[3] , CORE_3|RP|value[3], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux3~17 , CORE_3|BUSMUX|Mux3~17, processor, 1
instance = comp, \dt_mem|ram_rtl_0_bypass[24]~feeder , dt_mem|ram_rtl_0_bypass[24]~feeder, processor, 1
instance = comp, \dt_mem|ram_rtl_0_bypass[24] , dt_mem|ram_rtl_0_bypass[24], processor, 1
instance = comp, \CORE_0|DR|value[3] , CORE_0|DR|value[3], processor, 1
instance = comp, \CORE_1|CU|WideOr14~1 , CORE_1|CU|WideOr14~1, processor, 1
instance = comp, \CORE_1|CU|Selector51~0 , CORE_1|CU|Selector51~0, processor, 1
instance = comp, \CORE_1|CU|Selector51~1 , CORE_1|CU|Selector51~1, processor, 1
instance = comp, \CORE_1|CU|NEXT_STATE.10110000 , CORE_1|CU|NEXT_STATE.10110000, processor, 1
instance = comp, \CORE_1|CU|WideOr14~2 , CORE_1|CU|WideOr14~2, processor, 1
instance = comp, \CORE_1|CU|WideOr14~3 , CORE_1|CU|WideOr14~3, processor, 1
instance = comp, \CORE_1|CU|WideOr14 , CORE_1|CU|WideOr14, processor, 1
instance = comp, \CORE_1|CU|busMUX[3] , CORE_1|CU|busMUX[3], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux6~1 , CORE_1|BUSMUX|Mux6~1, processor, 1
instance = comp, \CORE_1|CU|wEN[7]~feeder , CORE_1|CU|wEN[7]~feeder, processor, 1
instance = comp, \CORE_1|CU|wEN[7] , CORE_1|CU|wEN[7], processor, 1
instance = comp, \CORE_1|RT|value~4 , CORE_1|RT|value~4, processor, 1
instance = comp, \CORE_1|CU|Selector44~0 , CORE_1|CU|Selector44~0, processor, 1
instance = comp, \CORE_1|CU|NEXT_STATE.10000011 , CORE_1|CU|NEXT_STATE.10000011, processor, 1
instance = comp, \CORE_1|CU|RST~2 , CORE_1|CU|RST~2, processor, 1
instance = comp, \CORE_1|CU|RST[4] , CORE_1|CU|RST[4], processor, 1
instance = comp, \CORE_1|RT|value[4]~1 , CORE_1|RT|value[4]~1, processor, 1
instance = comp, \CORE_1|RT|value[3] , CORE_1|RT|value[3], processor, 1
instance = comp, \CORE_1|CU|wEN[5]~feeder , CORE_1|CU|wEN[5]~feeder, processor, 1
instance = comp, \CORE_1|CU|wEN[5] , CORE_1|CU|wEN[5], processor, 1
instance = comp, \CORE_1|RK1|value[3] , CORE_1|RK1|value[3], processor, 1
instance = comp, \CORE_1|CU|Selector25~0 , CORE_1|CU|Selector25~0, processor, 1
instance = comp, \CORE_1|CU|NEXT_STATE.01000110 , CORE_1|CU|NEXT_STATE.01000110, processor, 1
instance = comp, \CORE_1|CU|wEN[4] , CORE_1|CU|wEN[4], processor, 1
instance = comp, \CORE_1|RN1|value[3] , CORE_1|RN1|value[3], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux3~2 , CORE_1|BUSMUX|Mux3~2, processor, 1
instance = comp, \CORE_1|CU|wEN[6]~feeder , CORE_1|CU|wEN[6]~feeder, processor, 1
instance = comp, \CORE_1|CU|wEN[6] , CORE_1|CU|wEN[6], processor, 1
instance = comp, \CORE_1|RM1|value[3] , CORE_1|RM1|value[3], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux3~3 , CORE_1|BUSMUX|Mux3~3, processor, 1
instance = comp, \CORE_1|CU|Selector49~0 , CORE_1|CU|Selector49~0, processor, 1
instance = comp, \CORE_1|CU|NEXT_STATE.10100000 , CORE_1|CU|NEXT_STATE.10100000, processor, 1
instance = comp, \CORE_1|CU|WideOr15 , CORE_1|CU|WideOr15, processor, 1
instance = comp, \CORE_1|CU|busMUX[2] , CORE_1|CU|busMUX[2], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux6~2 , CORE_1|BUSMUX|Mux6~2, processor, 1
instance = comp, \CORE_1|CU|Selector57~0 , CORE_1|CU|Selector57~0, processor, 1
instance = comp, \CORE_1|CU|NEXT_STATE.11010001 , CORE_1|CU|NEXT_STATE.11010001, processor, 1
instance = comp, \CORE_1|CU|INC[0]~feeder , CORE_1|CU|INC[0]~feeder, processor, 1
instance = comp, \CORE_1|CU|INC[0] , CORE_1|CU|INC[0], processor, 1
instance = comp, \CORE_1|RC3|value[0]~8 , CORE_1|RC3|value[0]~8, processor, 1
instance = comp, \CORE_1|DR|value[0]~feeder , CORE_1|DR|value[0]~feeder, processor, 1
instance = comp, \CORE_1|DR|value[0] , CORE_1|DR|value[0], processor, 1
instance = comp, \CORE_1|RP|value[0] , CORE_1|RP|value[0], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux0~7 , CORE_1|BUSMUX|Mux0~7, processor, 1
instance = comp, \dt_mem|ram_rtl_0_bypass[18]~feeder , dt_mem|ram_rtl_0_bypass[18]~feeder, processor, 1
instance = comp, \dt_mem|ram_rtl_0_bypass[18] , dt_mem|ram_rtl_0_bypass[18], processor, 1
instance = comp, \dt_mem|ram_rtl_0_bypass[17] , dt_mem|ram_rtl_0_bypass[17], processor, 1
instance = comp, \dmem_c|addr[1]~2 , dmem_c|addr[1]~2, processor, 1
instance = comp, \imem_c|INS_7[4]~feeder , imem_c|INS_7[4]~feeder, processor, 1
instance = comp, \imem_c|INS_7[4] , imem_c|INS_7[4], processor, 1
instance = comp, \CORE_6|IR|value[4] , CORE_6|IR|value[4], processor, 1
instance = comp, \CORE_6|CU|Equal1~0 , CORE_6|CU|Equal1~0, processor, 1
instance = comp, \CORE_6|CU|Selector22~0 , CORE_6|CU|Selector22~0, processor, 1
instance = comp, \CORE_6|CU|Mux22~0 , CORE_6|CU|Mux22~0, processor, 1
instance = comp, \CORE_6|CU|WideOr0~0 , CORE_6|CU|WideOr0~0, processor, 1
instance = comp, \CORE_6|CU|Mux22~1 , CORE_6|CU|Mux22~1, processor, 1
instance = comp, \CORE_6|CU|Selector42~4 , CORE_6|CU|Selector42~4, processor, 1
instance = comp, \imem_c|INS_7[6]~feeder , imem_c|INS_7[6]~feeder, processor, 1
instance = comp, \imem_c|INS_7[6] , imem_c|INS_7[6], processor, 1
instance = comp, \CORE_6|IR|value[6] , CORE_6|IR|value[6], processor, 1
instance = comp, \CORE_6|CU|WideOr1~0 , CORE_6|CU|WideOr1~0, processor, 1
instance = comp, \CORE_6|CU|Mux22~2 , CORE_6|CU|Mux22~2, processor, 1
instance = comp, \CORE_6|CU|Equal0~0 , CORE_6|CU|Equal0~0, processor, 1
instance = comp, \CORE_6|CU|Mux22~3 , CORE_6|CU|Mux22~3, processor, 1
instance = comp, \CORE_6|CU|Mux22~4 , CORE_6|CU|Mux22~4, processor, 1
instance = comp, \CORE_6|CU|Selector10~0 , CORE_6|CU|Selector10~0, processor, 1
instance = comp, \CORE_6|CU|NEXT_STATE.00010010 , CORE_6|CU|NEXT_STATE.00010010, processor, 1
instance = comp, \CORE_6|CU|Selector36~5 , CORE_6|CU|Selector36~5, processor, 1
instance = comp, \CORE_6|CU|Selector36~6 , CORE_6|CU|Selector36~6, processor, 1
instance = comp, \CORE_6|CU|Selector36~3 , CORE_6|CU|Selector36~3, processor, 1
instance = comp, \CORE_6|CU|Selector36~4 , CORE_6|CU|Selector36~4, processor, 1
instance = comp, \CORE_6|CU|Selector36~7 , CORE_6|CU|Selector36~7, processor, 1
instance = comp, \CORE_6|CU|Selector36~8 , CORE_6|CU|Selector36~8, processor, 1
instance = comp, \CORE_6|CU|Selector63~2 , CORE_6|CU|Selector63~2, processor, 1
instance = comp, \CORE_6|CU|Selector33~0 , CORE_6|CU|Selector33~0, processor, 1
instance = comp, \CORE_6|CU|Selector36~15 , CORE_6|CU|Selector36~15, processor, 1
instance = comp, \CORE_6|CU|WideOr2~0 , CORE_6|CU|WideOr2~0, processor, 1
instance = comp, \CORE_6|CU|Selector19~0 , CORE_6|CU|Selector19~0, processor, 1
instance = comp, \CORE_6|CU|Selector19~1 , CORE_6|CU|Selector19~1, processor, 1
instance = comp, \CORE_6|CU|NEXT_STATE.01000000 , CORE_6|CU|NEXT_STATE.01000000, processor, 1
instance = comp, \CORE_6|CU|NEXT_STATE.01000001 , CORE_6|CU|NEXT_STATE.01000001, processor, 1
instance = comp, \CORE_6|CU|Selector26~0 , CORE_6|CU|Selector26~0, processor, 1
instance = comp, \CORE_6|CU|NEXT_STATE.01000111 , CORE_6|CU|NEXT_STATE.01000111, processor, 1
instance = comp, \CORE_6|CU|Selector21~0 , CORE_6|CU|Selector21~0, processor, 1
instance = comp, \CORE_6|CU|Selector21~1 , CORE_6|CU|Selector21~1, processor, 1
instance = comp, \CORE_6|CU|NEXT_STATE.01000010 , CORE_6|CU|NEXT_STATE.01000010, processor, 1
instance = comp, \CORE_6|CU|NEXT_STATE.01100010 , CORE_6|CU|NEXT_STATE.01100010, processor, 1
instance = comp, \CORE_6|CU|Selector32~1 , CORE_6|CU|Selector32~1, processor, 1
instance = comp, \CORE_6|CU|Selector32~2 , CORE_6|CU|Selector32~2, processor, 1
instance = comp, \CORE_6|CU|Selector36~17 , CORE_6|CU|Selector36~17, processor, 1
instance = comp, \CORE_6|CU|Selector32~0 , CORE_6|CU|Selector32~0, processor, 1
instance = comp, \CORE_6|CU|Selector31~0 , CORE_6|CU|Selector31~0, processor, 1
instance = comp, \CORE_6|CU|NEXT_STATE.01010010 , CORE_6|CU|NEXT_STATE.01010010, processor, 1
instance = comp, \CORE_6|CU|Equal0~1 , CORE_6|CU|Equal0~1, processor, 1
instance = comp, \CORE_6|CU|Selector32~3 , CORE_6|CU|Selector32~3, processor, 1
instance = comp, \CORE_6|CU|NEXT_STATE.01010011 , CORE_6|CU|NEXT_STATE.01010011, processor, 1
instance = comp, \CORE_6|CU|NEXT_STATE~123 , CORE_6|CU|NEXT_STATE~123, processor, 1
instance = comp, \CORE_6|CU|NEXT_STATE.01010000 , CORE_6|CU|NEXT_STATE.01010000, processor, 1
instance = comp, \CORE_6|CU|Selector62~0 , CORE_6|CU|Selector62~0, processor, 1
instance = comp, \CORE_6|CU|Selector62~1 , CORE_6|CU|Selector62~1, processor, 1
instance = comp, \CORE_6|CU|NEXT_STATE.11110000 , CORE_6|CU|NEXT_STATE.11110000, processor, 1
instance = comp, \CORE_6|CU|WideOr40~0 , CORE_6|CU|WideOr40~0, processor, 1
instance = comp, \CORE_6|CU|Selector36~11 , CORE_6|CU|Selector36~11, processor, 1
instance = comp, \CORE_6|CU|Selector36~12 , CORE_6|CU|Selector36~12, processor, 1
instance = comp, \CORE_6|CU|Selector36~13 , CORE_6|CU|Selector36~13, processor, 1
instance = comp, \CORE_6|CU|Selector36~9 , CORE_6|CU|Selector36~9, processor, 1
instance = comp, \CORE_6|CU|Selector12~17 , CORE_6|CU|Selector12~17, processor, 1
instance = comp, \CORE_6|CU|Selector36~10 , CORE_6|CU|Selector36~10, processor, 1
instance = comp, \CORE_6|CU|Selector36~14 , CORE_6|CU|Selector36~14, processor, 1
instance = comp, \CORE_6|CU|Selector36~16 , CORE_6|CU|Selector36~16, processor, 1
instance = comp, \CORE_6|CU|NEXT_STATE.01110000 , CORE_6|CU|NEXT_STATE.01110000, processor, 1
instance = comp, \CORE_6|CU|Selector37~0 , CORE_6|CU|Selector37~0, processor, 1
instance = comp, \CORE_6|CU|NEXT_STATE.01110001 , CORE_6|CU|NEXT_STATE.01110001, processor, 1
instance = comp, \CORE_6|CU|Selector36~18 , CORE_6|CU|Selector36~18, processor, 1
instance = comp, \CORE_6|CU|Selector33~1 , CORE_6|CU|Selector33~1, processor, 1
instance = comp, \CORE_6|CU|NEXT_STATE.01100000 , CORE_6|CU|NEXT_STATE.01100000, processor, 1
instance = comp, \CORE_6|CU|NEXT_STATE.01100001 , CORE_6|CU|NEXT_STATE.01100001, processor, 1
instance = comp, \CORE_6|CU|Selector40~0 , CORE_6|CU|Selector40~0, processor, 1
instance = comp, \CORE_6|CU|NEXT_STATE.01110101 , CORE_6|CU|NEXT_STATE.01110101, processor, 1
instance = comp, \CORE_6|CU|WideOr16~0 , CORE_6|CU|WideOr16~0, processor, 1
instance = comp, \CORE_6|CU|WideOr16~1 , CORE_6|CU|WideOr16~1, processor, 1
instance = comp, \CORE_6|CU|Selector53~3 , CORE_6|CU|Selector53~3, processor, 1
instance = comp, \CORE_6|CU|Selector53~1 , CORE_6|CU|Selector53~1, processor, 1
instance = comp, \CORE_6|CU|Selector53~2 , CORE_6|CU|Selector53~2, processor, 1
instance = comp, \CORE_6|CU|Selector12~12 , CORE_6|CU|Selector12~12, processor, 1
instance = comp, \CORE_6|CU|Selector53~4 , CORE_6|CU|Selector53~4, processor, 1
instance = comp, \CORE_6|CU|Selector53~5 , CORE_6|CU|Selector53~5, processor, 1
instance = comp, \CORE_6|CU|Selector54~0 , CORE_6|CU|Selector54~0, processor, 1
instance = comp, \CORE_6|CU|Selector12~16 , CORE_6|CU|Selector12~16, processor, 1
instance = comp, \CORE_6|CU|Selector12~28 , CORE_6|CU|Selector12~28, processor, 1
instance = comp, \CORE_6|CU|Selector53~7 , CORE_6|CU|Selector53~7, processor, 1
instance = comp, \CORE_6|CU|Selector53~8 , CORE_6|CU|Selector53~8, processor, 1
instance = comp, \CORE_6|CU|Selector53~9 , CORE_6|CU|Selector53~9, processor, 1
instance = comp, \CORE_6|CU|Selector12~27 , CORE_6|CU|Selector12~27, processor, 1
instance = comp, \CORE_6|CU|Selector53~0 , CORE_6|CU|Selector53~0, processor, 1
instance = comp, \CORE_6|CU|Selector53~10 , CORE_6|CU|Selector53~10, processor, 1
instance = comp, \CORE_6|CU|Selector53~11 , CORE_6|CU|Selector53~11, processor, 1
instance = comp, \CORE_6|CU|NEXT_STATE.11000010 , CORE_6|CU|NEXT_STATE.11000010, processor, 1
instance = comp, \CORE_6|CU|Selector55~0 , CORE_6|CU|Selector55~0, processor, 1
instance = comp, \CORE_6|CU|NEXT_STATE.11000011 , CORE_6|CU|NEXT_STATE.11000011, processor, 1
instance = comp, \CORE_6|CU|Selector52~2 , CORE_6|CU|Selector52~2, processor, 1
instance = comp, \CORE_6|CU|NEXT_STATE.11000000 , CORE_6|CU|NEXT_STATE.11000000, processor, 1
instance = comp, \CORE_6|CU|WideOr16~3 , CORE_6|CU|WideOr16~3, processor, 1
instance = comp, \CORE_6|CU|Selector39~0 , CORE_6|CU|Selector39~0, processor, 1
instance = comp, \CORE_6|CU|NEXT_STATE.01110011 , CORE_6|CU|NEXT_STATE.01110011, processor, 1
instance = comp, \CORE_6|CU|NEXT_STATE.01110010 , CORE_6|CU|NEXT_STATE.01110010, processor, 1
instance = comp, \CORE_6|CU|Selector22~1 , CORE_6|CU|Selector22~1, processor, 1
instance = comp, \CORE_6|CU|Selector30~0 , CORE_6|CU|Selector30~0, processor, 1
instance = comp, \CORE_6|CU|NEXT_STATE.01010001 , CORE_6|CU|NEXT_STATE.01010001, processor, 1
instance = comp, \CORE_6|CU|Selector4~5 , CORE_6|CU|Selector4~5, processor, 1
instance = comp, \CORE_6|CU|NEXT_STATE.00100011 , CORE_6|CU|NEXT_STATE.00100011, processor, 1
instance = comp, \CORE_6|CU|NEXT_STATE.00100100 , CORE_6|CU|NEXT_STATE.00100100, processor, 1
instance = comp, \CORE_6|CU|NEXT_STATE.00100101 , CORE_6|CU|NEXT_STATE.00100101, processor, 1
instance = comp, \CORE_6|CU|WideOr16~2 , CORE_6|CU|WideOr16~2, processor, 1
instance = comp, \CORE_6|CU|WideOr16~4 , CORE_6|CU|WideOr16~4, processor, 1
instance = comp, \CORE_6|CU|busMUX[1] , CORE_6|CU|busMUX[1], processor, 1
instance = comp, \CORE_6|CU|Selector51~0 , CORE_6|CU|Selector51~0, processor, 1
instance = comp, \CORE_6|CU|Selector51~1 , CORE_6|CU|Selector51~1, processor, 1
instance = comp, \CORE_6|CU|NEXT_STATE.10110000 , CORE_6|CU|NEXT_STATE.10110000, processor, 1
instance = comp, \CORE_6|CU|WideOr14~2 , CORE_6|CU|WideOr14~2, processor, 1
instance = comp, \CORE_6|CU|Selector24~0 , CORE_6|CU|Selector24~0, processor, 1
instance = comp, \CORE_6|CU|Selector25~4 , CORE_6|CU|Selector25~4, processor, 1
instance = comp, \CORE_6|CU|Selector25~12 , CORE_6|CU|Selector25~12, processor, 1
instance = comp, \CORE_6|CU|Selector25~13 , CORE_6|CU|Selector25~13, processor, 1
instance = comp, \CORE_6|CU|Selector25~9 , CORE_6|CU|Selector25~9, processor, 1
instance = comp, \CORE_6|CU|Selector25~8 , CORE_6|CU|Selector25~8, processor, 1
instance = comp, \CORE_6|CU|Selector25~3 , CORE_6|CU|Selector25~3, processor, 1
instance = comp, \CORE_6|CU|Selector25~5 , CORE_6|CU|Selector25~5, processor, 1
instance = comp, \CORE_6|CU|Selector25~10 , CORE_6|CU|Selector25~10, processor, 1
instance = comp, \CORE_6|CU|Selector25~19 , CORE_6|CU|Selector25~19, processor, 1
instance = comp, \CORE_6|CU|Selector25~11 , CORE_6|CU|Selector25~11, processor, 1
instance = comp, \CORE_6|CU|Selector12~21 , CORE_6|CU|Selector12~21, processor, 1
instance = comp, \CORE_6|CU|Selector25~14 , CORE_6|CU|Selector25~14, processor, 1
instance = comp, \CORE_6|CU|Selector25~7 , CORE_6|CU|Selector25~7, processor, 1
instance = comp, \CORE_6|CU|Selector25~15 , CORE_6|CU|Selector25~15, processor, 1
instance = comp, \CORE_6|CU|Selector25~16 , CORE_6|CU|Selector25~16, processor, 1
instance = comp, \CORE_6|CU|Selector25~17 , CORE_6|CU|Selector25~17, processor, 1
instance = comp, \CORE_6|CU|NEXT_STATE.01000101 , CORE_6|CU|NEXT_STATE.01000101, processor, 1
instance = comp, \CORE_6|CU|Selector23~4 , CORE_6|CU|Selector23~4, processor, 1
instance = comp, \CORE_6|CU|NEXT_STATE.01000100 , CORE_6|CU|NEXT_STATE.01000100, processor, 1
instance = comp, \CORE_6|CU|WideOr14~0 , CORE_6|CU|WideOr14~0, processor, 1
instance = comp, \CORE_6|CU|Selector28~0 , CORE_6|CU|Selector28~0, processor, 1
instance = comp, \CORE_6|CU|NEXT_STATE.01001001 , CORE_6|CU|NEXT_STATE.01001001, processor, 1
instance = comp, \CORE_6|CU|WideOr14~1 , CORE_6|CU|WideOr14~1, processor, 1
instance = comp, \CORE_6|CU|Selector50~0 , CORE_6|CU|Selector50~0, processor, 1
instance = comp, \CORE_6|CU|NEXT_STATE.10100001 , CORE_6|CU|NEXT_STATE.10100001, processor, 1
instance = comp, \CORE_6|CU|WideOr14~3 , CORE_6|CU|WideOr14~3, processor, 1
instance = comp, \CORE_6|CU|Selector49~0 , CORE_6|CU|Selector49~0, processor, 1
instance = comp, \CORE_6|CU|NEXT_STATE.10100000 , CORE_6|CU|NEXT_STATE.10100000, processor, 1
instance = comp, \CORE_6|CU|WideOr15 , CORE_6|CU|WideOr15, processor, 1
instance = comp, \CORE_6|CU|busMUX[2] , CORE_6|CU|busMUX[2], processor, 1
instance = comp, \CORE_6|CU|WideOr14 , CORE_6|CU|WideOr14, processor, 1
instance = comp, \CORE_6|CU|busMUX[3] , CORE_6|CU|busMUX[3], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux8~0 , CORE_6|BUSMUX|Mux8~0, processor, 1
instance = comp, \CORE_6|CU|Selector48~2 , CORE_6|CU|Selector48~2, processor, 1
instance = comp, \CORE_6|CU|Selector42~5 , CORE_6|CU|Selector42~5, processor, 1
instance = comp, \CORE_6|CU|Selector42~6 , CORE_6|CU|Selector42~6, processor, 1
instance = comp, \CORE_6|CU|Selector48~3 , CORE_6|CU|Selector48~3, processor, 1
instance = comp, \CORE_6|CU|Selector46~0 , CORE_6|CU|Selector46~0, processor, 1
instance = comp, \CORE_6|CU|Selector46~1 , CORE_6|CU|Selector46~1, processor, 1
instance = comp, \CORE_6|CU|Selector48~6 , CORE_6|CU|Selector48~6, processor, 1
instance = comp, \CORE_6|CU|Selector48~4 , CORE_6|CU|Selector48~4, processor, 1
instance = comp, \CORE_6|CU|Selector48~11 , CORE_6|CU|Selector48~11, processor, 1
instance = comp, \CORE_6|CU|Selector48~5 , CORE_6|CU|Selector48~5, processor, 1
instance = comp, \CORE_6|CU|Selector48~7 , CORE_6|CU|Selector48~7, processor, 1
instance = comp, \CORE_6|CU|Selector48~8 , CORE_6|CU|Selector48~8, processor, 1
instance = comp, \CORE_6|CU|Selector48~9 , CORE_6|CU|Selector48~9, processor, 1
instance = comp, \CORE_6|CU|NEXT_STATE.10010001 , CORE_6|CU|NEXT_STATE.10010001, processor, 1
instance = comp, \CORE_6|CU|Selector45~2 , CORE_6|CU|Selector45~2, processor, 1
instance = comp, \CORE_6|CU|NEXT_STATE.10010000 , CORE_6|CU|NEXT_STATE.10010000, processor, 1
instance = comp, \CORE_6|CU|WideOr17~1 , CORE_6|CU|WideOr17~1, processor, 1
instance = comp, \CORE_6|CU|Selector65~0 , CORE_6|CU|Selector65~0, processor, 1
instance = comp, \CORE_6|CU|Selector65~1 , CORE_6|CU|Selector65~1, processor, 1
instance = comp, \CORE_6|CU|NEXT_STATE.11110011 , CORE_6|CU|NEXT_STATE.11110011, processor, 1
instance = comp, \CORE_6|CU|Selector47~0 , CORE_6|CU|Selector47~0, processor, 1
instance = comp, \CORE_6|CU|NEXT_STATE.10010010 , CORE_6|CU|NEXT_STATE.10010010, processor, 1
instance = comp, \CORE_6|CU|WideOr17~0 , CORE_6|CU|WideOr17~0, processor, 1
instance = comp, \CORE_6|CU|Selector48~10 , CORE_6|CU|Selector48~10, processor, 1
instance = comp, \CORE_6|CU|NEXT_STATE.10010011 , CORE_6|CU|NEXT_STATE.10010011, processor, 1
instance = comp, \CORE_6|CU|WideOr17~2 , CORE_6|CU|WideOr17~2, processor, 1
instance = comp, \CORE_6|CU|WideOr17 , CORE_6|CU|WideOr17, processor, 1
instance = comp, \CORE_6|CU|busMUX[0] , CORE_6|CU|busMUX[0], processor, 1
instance = comp, \CORE_6|CU|Selector53~6 , CORE_6|CU|Selector53~6, processor, 1
instance = comp, \CORE_6|CU|NEXT_STATE.11000001 , CORE_6|CU|NEXT_STATE.11000001, processor, 1
instance = comp, \CORE_6|CU|busMUX~0 , CORE_6|CU|busMUX~0, processor, 1
instance = comp, \CORE_6|CU|busMUX[4] , CORE_6|CU|busMUX[4], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux8~1 , CORE_6|BUSMUX|Mux8~1, processor, 1
instance = comp, \CORE_6|BUSMUX|Mux8~1clkctrl , CORE_6|BUSMUX|Mux8~1clkctrl, processor, 1
instance = comp, \CORE_6|CU|wEN[14]~feeder , CORE_6|CU|wEN[14]~feeder, processor, 1
instance = comp, \CORE_6|CU|wEN[14] , CORE_6|CU|wEN[14], processor, 1
instance = comp, \CORE_6|RT4|value[0] , CORE_6|RT4|value[0], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux3~6 , CORE_6|BUSMUX|Mux3~6, processor, 1
instance = comp, \CORE_6|CU|wEN[6]~feeder , CORE_6|CU|wEN[6]~feeder, processor, 1
instance = comp, \CORE_6|CU|wEN[6] , CORE_6|CU|wEN[6], processor, 1
instance = comp, \CORE_6|RM1|value[0] , CORE_6|RM1|value[0], processor, 1
instance = comp, \CORE_6|CU|Selector25~18 , CORE_6|CU|Selector25~18, processor, 1
instance = comp, \CORE_6|CU|NEXT_STATE.01000110 , CORE_6|CU|NEXT_STATE.01000110, processor, 1
instance = comp, \CORE_6|CU|wEN[4]~feeder , CORE_6|CU|wEN[4]~feeder, processor, 1
instance = comp, \CORE_6|CU|wEN[4] , CORE_6|CU|wEN[4], processor, 1
instance = comp, \CORE_6|RN1|value[0] , CORE_6|RN1|value[0], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux0~0 , CORE_6|BUSMUX|Mux0~0, processor, 1
instance = comp, \CORE_6|CU|wEN[5]~feeder , CORE_6|CU|wEN[5]~feeder, processor, 1
instance = comp, \CORE_6|CU|wEN[5] , CORE_6|CU|wEN[5], processor, 1
instance = comp, \CORE_6|RK1|value[0] , CORE_6|RK1|value[0], processor, 1
instance = comp, \CORE_6|CU|wEN[7] , CORE_6|CU|wEN[7], processor, 1
instance = comp, \CORE_6|RT|value~0 , CORE_6|RT|value~0, processor, 1
instance = comp, \CORE_6|CU|Selector42~7 , CORE_6|CU|Selector42~7, processor, 1
instance = comp, \CORE_6|CU|Selector42~8 , CORE_6|CU|Selector42~8, processor, 1
instance = comp, \CORE_6|CU|Selector42~9 , CORE_6|CU|Selector42~9, processor, 1
instance = comp, \CORE_6|CU|Selector41~2 , CORE_6|CU|Selector41~2, processor, 1
instance = comp, \CORE_6|CU|Selector42~10 , CORE_6|CU|Selector42~10, processor, 1
instance = comp, \CORE_6|CU|Selector42~12 , CORE_6|CU|Selector42~12, processor, 1
instance = comp, \CORE_6|CU|NEXT_STATE.10000000 , CORE_6|CU|NEXT_STATE.10000000, processor, 1
instance = comp, \CORE_6|CU|Selector44~0 , CORE_6|CU|Selector44~0, processor, 1
instance = comp, \CORE_6|CU|NEXT_STATE.10000011 , CORE_6|CU|NEXT_STATE.10000011, processor, 1
instance = comp, \CORE_6|CU|RST~2 , CORE_6|CU|RST~2, processor, 1
instance = comp, \CORE_6|CU|RST[4] , CORE_6|CU|RST[4], processor, 1
instance = comp, \CORE_6|RT|value[3]~1 , CORE_6|RT|value[3]~1, processor, 1
instance = comp, \CORE_6|RT|value[0] , CORE_6|RT|value[0], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux0~1 , CORE_6|BUSMUX|Mux0~1, processor, 1
instance = comp, \CORE_6|BUSMUX|Mux3~8 , CORE_6|BUSMUX|Mux3~8, processor, 1
instance = comp, \CORE_6|CU|Selector59~3 , CORE_6|CU|Selector59~3, processor, 1
instance = comp, \CORE_6|CU|Selector12~25 , CORE_6|CU|Selector12~25, processor, 1
instance = comp, \CORE_6|CU|Selector59~8 , CORE_6|CU|Selector59~8, processor, 1
instance = comp, \CORE_6|CU|Selector59~2 , CORE_6|CU|Selector59~2, processor, 1
instance = comp, \CORE_6|CU|Selector59~4 , CORE_6|CU|Selector59~4, processor, 1
instance = comp, \CORE_6|CU|Selector60~0 , CORE_6|CU|Selector60~0, processor, 1
instance = comp, \CORE_6|CU|Selector57~0 , CORE_6|CU|Selector57~0, processor, 1
instance = comp, \CORE_6|CU|Selector59~6 , CORE_6|CU|Selector59~6, processor, 1
instance = comp, \CORE_6|CU|Selector25~6 , CORE_6|CU|Selector25~6, processor, 1
instance = comp, \CORE_6|CU|Selector59~7 , CORE_6|CU|Selector59~7, processor, 1
instance = comp, \CORE_6|CU|NEXT_STATE.11010001 , CORE_6|CU|NEXT_STATE.11010001, processor, 1
instance = comp, \CORE_6|CU|INC[0]~feeder , CORE_6|CU|INC[0]~feeder, processor, 1
instance = comp, \CORE_6|CU|INC[0] , CORE_6|CU|INC[0], processor, 1
instance = comp, \CORE_6|RC3|value[0]~8 , CORE_6|RC3|value[0]~8, processor, 1
instance = comp, \CORE_6|CU|wEN[1]~feeder , CORE_6|CU|wEN[1]~feeder, processor, 1
instance = comp, \CORE_6|CU|wEN[1] , CORE_6|CU|wEN[1], processor, 1
instance = comp, \CORE_6|RC3|value[0] , CORE_6|RC3|value[0], processor, 1
instance = comp, \CORE_6|CU|aluOP~0 , CORE_6|CU|aluOP~0, processor, 1
instance = comp, \CORE_6|CU|aluOP[0] , CORE_6|CU|aluOP[0], processor, 1
instance = comp, \CORE_6|CU|WideOr9~0 , CORE_6|CU|WideOr9~0, processor, 1
instance = comp, \CORE_6|CU|WideOr9 , CORE_6|CU|WideOr9, processor, 1
instance = comp, \CORE_6|CU|wEN[0] , CORE_6|CU|wEN[0], processor, 1
instance = comp, \CORE_6|CU|WideOr19 , CORE_6|CU|WideOr19, processor, 1
instance = comp, \CORE_6|CU|aluOP[2] , CORE_6|CU|aluOP[2], processor, 1
instance = comp, \CORE_6|CU|aluOP[3] , CORE_6|CU|aluOP[3], processor, 1
instance = comp, \CORE_6|ALU|Add0~0 , CORE_6|ALU|Add0~0, processor, 1
instance = comp, \CORE_6|ALU|Add0~1 , CORE_6|ALU|Add0~1, processor, 1
instance = comp, \CORE_6|BUSMUX|Mux3~7 , CORE_6|BUSMUX|Mux3~7, processor, 1
instance = comp, \CORE_6|CU|Selector56~2 , CORE_6|CU|Selector56~2, processor, 1
instance = comp, \CORE_6|CU|NEXT_STATE.11010000 , CORE_6|CU|NEXT_STATE.11010000, processor, 1
instance = comp, \CORE_6|CU|INC[1] , CORE_6|CU|INC[1], processor, 1
instance = comp, \CORE_6|RC2|value[0]~8 , CORE_6|RC2|value[0]~8, processor, 1
instance = comp, \CORE_6|CU|wEN[2]~feeder , CORE_6|CU|wEN[2]~feeder, processor, 1
instance = comp, \CORE_6|CU|wEN[2] , CORE_6|CU|wEN[2], processor, 1
instance = comp, \CORE_6|RC2|value[0] , CORE_6|RC2|value[0], processor, 1
instance = comp, \CORE_6|RC2|value[1]~10 , CORE_6|RC2|value[1]~10, processor, 1
instance = comp, \CORE_6|RC2|value[1] , CORE_6|RC2|value[1], processor, 1
instance = comp, \CORE_6|RC3|value[1]~10 , CORE_6|RC3|value[1]~10, processor, 1
instance = comp, \CORE_6|RC3|value[1] , CORE_6|RC3|value[1], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux1~11 , CORE_6|BUSMUX|Mux1~11, processor, 1
instance = comp, \CORE_6|BUSMUX|Mux1~17 , CORE_6|BUSMUX|Mux1~17, processor, 1
instance = comp, \CORE_6|CU|WideOr8~0 , CORE_6|CU|WideOr8~0, processor, 1
instance = comp, \CORE_6|CU|wEN[3] , CORE_6|CU|wEN[3], processor, 1
instance = comp, \CORE_6|RC1|value[1] , CORE_6|RC1|value[1], processor, 1
instance = comp, \CORE_6|CU|Selector59~5 , CORE_6|CU|Selector59~5, processor, 1
instance = comp, \CORE_6|CU|NEXT_STATE.11010011 , CORE_6|CU|NEXT_STATE.11010011, processor, 1
instance = comp, \CORE_6|CU|INC[3] , CORE_6|CU|INC[3], processor, 1
instance = comp, \CORE_6|RK2|value[0]~8 , CORE_6|RK2|value[0]~8, processor, 1
instance = comp, \CORE_6|CU|Selector43~0 , CORE_6|CU|Selector43~0, processor, 1
instance = comp, \CORE_6|CU|NEXT_STATE.10000010 , CORE_6|CU|NEXT_STATE.10000010, processor, 1
instance = comp, \CORE_6|CU|RST~0 , CORE_6|CU|RST~0, processor, 1
instance = comp, \CORE_6|CU|RST[2] , CORE_6|CU|RST[2], processor, 1
instance = comp, \CORE_6|RK2|value[0] , CORE_6|RK2|value[0], processor, 1
instance = comp, \CORE_6|RK2|value[1]~10 , CORE_6|RK2|value[1]~10, processor, 1
instance = comp, \CORE_6|RK2|value[1] , CORE_6|RK2|value[1], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux1~8 , CORE_6|BUSMUX|Mux1~8, processor, 1
instance = comp, \CORE_6|CU|Selector58~0 , CORE_6|CU|Selector58~0, processor, 1
instance = comp, \CORE_6|CU|NEXT_STATE.11010010 , CORE_6|CU|NEXT_STATE.11010010, processor, 1
instance = comp, \CORE_6|CU|INC[4]~feeder , CORE_6|CU|INC[4]~feeder, processor, 1
instance = comp, \CORE_6|CU|INC[4] , CORE_6|CU|INC[4], processor, 1
instance = comp, \CORE_6|RM2|value[0]~8 , CORE_6|RM2|value[0]~8, processor, 1
instance = comp, \CORE_6|CU|RST[0] , CORE_6|CU|RST[0], processor, 1
instance = comp, \CORE_6|RM2|value[0] , CORE_6|RM2|value[0], processor, 1
instance = comp, \CORE_6|RM2|value[1]~10 , CORE_6|RM2|value[1]~10, processor, 1
instance = comp, \CORE_6|RM2|value[1] , CORE_6|RM2|value[1], processor, 1
instance = comp, \CORE_6|CU|Selector60~1 , CORE_6|CU|Selector60~1, processor, 1
instance = comp, \CORE_6|CU|NEXT_STATE.11010100 , CORE_6|CU|NEXT_STATE.11010100, processor, 1
instance = comp, \CORE_6|CU|INC[2] , CORE_6|CU|INC[2], processor, 1
instance = comp, \CORE_6|RN2|value[0]~8 , CORE_6|RN2|value[0]~8, processor, 1
instance = comp, \CORE_6|CU|Selector42~11 , CORE_6|CU|Selector42~11, processor, 1
instance = comp, \CORE_6|CU|NEXT_STATE.10000001 , CORE_6|CU|NEXT_STATE.10000001, processor, 1
instance = comp, \CORE_6|CU|RST~1 , CORE_6|CU|RST~1, processor, 1
instance = comp, \CORE_6|CU|RST[1] , CORE_6|CU|RST[1], processor, 1
instance = comp, \CORE_6|RN2|value[0] , CORE_6|RN2|value[0], processor, 1
instance = comp, \CORE_6|RN2|value[1]~10 , CORE_6|RN2|value[1]~10, processor, 1
instance = comp, \CORE_6|RN2|value[1] , CORE_6|RN2|value[1], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux1~9 , CORE_6|BUSMUX|Mux1~9, processor, 1
instance = comp, \CORE_6|BUSMUX|Mux1~10 , CORE_6|BUSMUX|Mux1~10, processor, 1
instance = comp, \CORE_6|BUSMUX|Mux3~9 , CORE_6|BUSMUX|Mux3~9, processor, 1
instance = comp, \CORE_6|CU|wEN[13] , CORE_6|CU|wEN[13], processor, 1
instance = comp, \CORE_6|RR|value[1] , CORE_6|RR|value[1], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux1~18 , CORE_6|BUSMUX|Mux1~18, processor, 1
instance = comp, \CORE_6|BUSMUX|Mux1~12 , CORE_6|BUSMUX|Mux1~12, processor, 1
instance = comp, \CORE_6|RK1|value[1] , CORE_6|RK1|value[1], processor, 1
instance = comp, \CORE_6|RN1|value[1] , CORE_6|RN1|value[1], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux1~6 , CORE_6|BUSMUX|Mux1~6, processor, 1
instance = comp, \CORE_6|RM1|value[1] , CORE_6|RM1|value[1], processor, 1
instance = comp, \CORE_6|RT|value~2 , CORE_6|RT|value~2, processor, 1
instance = comp, \CORE_6|RT|value[1] , CORE_6|RT|value[1], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux1~7 , CORE_6|BUSMUX|Mux1~7, processor, 1
instance = comp, \CORE_6|CU|wEN[8] , CORE_6|CU|wEN[8], processor, 1
instance = comp, \CORE_6|RP|value[1] , CORE_6|RP|value[1], processor, 1
instance = comp, \CORE_6|AR|Add0~0 , CORE_6|AR|Add0~0, processor, 1
instance = comp, \CORE_6|CU|Selector6~0 , CORE_6|CU|Selector6~0, processor, 1
instance = comp, \CORE_6|CU|Selector6~1 , CORE_6|CU|Selector6~1, processor, 1
instance = comp, \CORE_6|CU|coreINC_AR , CORE_6|CU|coreINC_AR, processor, 1
instance = comp, \CORE_6|AR|value[1]~1 , CORE_6|AR|value[1]~1, processor, 1
instance = comp, \CORE_6|CU|Selector5~0 , CORE_6|CU|Selector5~0, processor, 1
instance = comp, \CORE_6|CU|Selector5~1 , CORE_6|CU|Selector5~1, processor, 1
instance = comp, \CORE_6|CU|selAR , CORE_6|CU|selAR, processor, 1
instance = comp, \CORE_6|CU|WideOr6~0 , CORE_6|CU|WideOr6~0, processor, 1
instance = comp, \CORE_6|CU|wEN[10] , CORE_6|CU|wEN[10], processor, 1
instance = comp, \CORE_6|AR|always0~1 , CORE_6|AR|always0~1, processor, 1
instance = comp, \CORE_6|AR|value~8 , CORE_6|AR|value~8, processor, 1
instance = comp, \CORE_6|AR|value[1] , CORE_6|AR|value[1], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux1~13 , CORE_6|BUSMUX|Mux1~13, processor, 1
instance = comp, \dmem_c|MEM_7[0]~0 , dmem_c|MEM_7[0]~0, processor, 1
instance = comp, \dmem_c|MEM_7[1] , dmem_c|MEM_7[1], processor, 1
instance = comp, \CORE_6|DR|value[1]~feeder , CORE_6|DR|value[1]~feeder, processor, 1
instance = comp, \CORE_6|CU|WideOr7 , CORE_6|CU|WideOr7, processor, 1
instance = comp, \CORE_6|CU|wEN[9] , CORE_6|CU|wEN[9], processor, 1
instance = comp, \CORE_6|DR|value[1] , CORE_6|DR|value[1], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux1~14 , CORE_6|BUSMUX|Mux1~14, processor, 1
instance = comp, \CORE_6|BUSMUX|Mux1~15 , CORE_6|BUSMUX|Mux1~15, processor, 1
instance = comp, \CORE_6|RT4|value[1] , CORE_6|RT4|value[1], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux1~16 , CORE_6|BUSMUX|Mux1~16, processor, 1
instance = comp, \CORE_6|BUSMUX|select[1] , CORE_6|BUSMUX|select[1], processor, 1
instance = comp, \CORE_6|ALU|Add0~5 , CORE_6|ALU|Add0~5, processor, 1
instance = comp, \CORE_6|ALU|Add0~6 , CORE_6|ALU|Add0~6, processor, 1
instance = comp, \CORE_6|RT4|value[2] , CORE_6|RT4|value[2], processor, 1
instance = comp, \CORE_6|RC3|value[2]~12 , CORE_6|RC3|value[2]~12, processor, 1
instance = comp, \CORE_6|RC3|value[2] , CORE_6|RC3|value[2], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux2~4 , CORE_6|BUSMUX|Mux2~4, processor, 1
instance = comp, \CORE_6|RC2|value[2]~12 , CORE_6|RC2|value[2]~12, processor, 1
instance = comp, \CORE_6|RC2|value[2] , CORE_6|RC2|value[2], processor, 1
instance = comp, \CORE_6|RK2|value[2]~12 , CORE_6|RK2|value[2]~12, processor, 1
instance = comp, \CORE_6|RK2|value[2] , CORE_6|RK2|value[2], processor, 1
instance = comp, \CORE_6|RC1|value[2] , CORE_6|RC1|value[2], processor, 1
instance = comp, \CORE_6|RN2|value[2]~12 , CORE_6|RN2|value[2]~12, processor, 1
instance = comp, \CORE_6|RN2|value[2] , CORE_6|RN2|value[2], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux2~2 , CORE_6|BUSMUX|Mux2~2, processor, 1
instance = comp, \CORE_6|RM2|value[2]~12 , CORE_6|RM2|value[2]~12, processor, 1
instance = comp, \CORE_6|RM2|value[2] , CORE_6|RM2|value[2], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux2~3 , CORE_6|BUSMUX|Mux2~3, processor, 1
instance = comp, \CORE_6|BUSMUX|Mux2~5 , CORE_6|BUSMUX|Mux2~5, processor, 1
instance = comp, \CORE_6|RN1|value[2]~feeder , CORE_6|RN1|value[2]~feeder, processor, 1
instance = comp, \CORE_6|RN1|value[2] , CORE_6|RN1|value[2], processor, 1
instance = comp, \CORE_6|RM1|value[2] , CORE_6|RM1|value[2], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux2~0 , CORE_6|BUSMUX|Mux2~0, processor, 1
instance = comp, \CORE_6|RT|value~3 , CORE_6|RT|value~3, processor, 1
instance = comp, \CORE_6|RT|value[2] , CORE_6|RT|value[2], processor, 1
instance = comp, \CORE_6|RK1|value[2] , CORE_6|RK1|value[2], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux2~1 , CORE_6|BUSMUX|Mux2~1, processor, 1
instance = comp, \CORE_6|BUSMUX|Mux2~6 , CORE_6|BUSMUX|Mux2~6, processor, 1
instance = comp, \CORE_6|RR|value[2] , CORE_6|RR|value[2], processor, 1
instance = comp, \CORE_6|RP|value[2] , CORE_6|RP|value[2], processor, 1
instance = comp, \CORE_6|DR|value[2]~feeder , CORE_6|DR|value[2]~feeder, processor, 1
instance = comp, \CORE_6|DR|value[2] , CORE_6|DR|value[2], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux2~7 , CORE_6|BUSMUX|Mux2~7, processor, 1
instance = comp, \CORE_7|CU|Selector45~4 , CORE_7|CU|Selector45~4, processor, 1
instance = comp, \CORE_7|CU|Selector42~13 , CORE_7|CU|Selector42~13, processor, 1
instance = comp, \CORE_7|CU|Selector42~7 , CORE_7|CU|Selector42~7, processor, 1
instance = comp, \CORE_7|CU|Selector45~5 , CORE_7|CU|Selector45~5, processor, 1
instance = comp, \CORE_7|CU|Selector46~0 , CORE_7|CU|Selector46~0, processor, 1
instance = comp, \CORE_7|CU|Selector48~0 , CORE_7|CU|Selector48~0, processor, 1
instance = comp, \CORE_7|CU|Selector45~6 , CORE_7|CU|Selector45~6, processor, 1
instance = comp, \CORE_7|CU|Selector45~12 , CORE_7|CU|Selector45~12, processor, 1
instance = comp, \CORE_7|CU|Selector45~7 , CORE_7|CU|Selector45~7, processor, 1
instance = comp, \CORE_7|CU|Selector45~8 , CORE_7|CU|Selector45~8, processor, 1
instance = comp, \CORE_7|CU|Selector45~9 , CORE_7|CU|Selector45~9, processor, 1
instance = comp, \CORE_7|CU|Selector45~10 , CORE_7|CU|Selector45~10, processor, 1
instance = comp, \CORE_7|CU|Selector45~11 , CORE_7|CU|Selector45~11, processor, 1
instance = comp, \CORE_7|CU|NEXT_STATE.10010011 , CORE_7|CU|NEXT_STATE.10010011, processor, 1
instance = comp, \CORE_7|CU|Selector46~1 , CORE_7|CU|Selector46~1, processor, 1
instance = comp, \CORE_7|CU|NEXT_STATE.10010001 , CORE_7|CU|NEXT_STATE.10010001, processor, 1
instance = comp, \CORE_7|CU|Selector45~13 , CORE_7|CU|Selector45~13, processor, 1
instance = comp, \CORE_7|CU|NEXT_STATE.10010000 , CORE_7|CU|NEXT_STATE.10010000, processor, 1
instance = comp, \CORE_7|CU|Selector54~3 , CORE_7|CU|Selector54~3, processor, 1
instance = comp, \CORE_7|CU|Selector54~1 , CORE_7|CU|Selector54~1, processor, 1
instance = comp, \CORE_7|CU|Selector54~2 , CORE_7|CU|Selector54~2, processor, 1
instance = comp, \CORE_7|CU|Selector54~4 , CORE_7|CU|Selector54~4, processor, 1
instance = comp, \CORE_7|CU|Selector53~0 , CORE_7|CU|Selector53~0, processor, 1
instance = comp, \CORE_7|CU|Selector54~10 , CORE_7|CU|Selector54~10, processor, 1
instance = comp, \CORE_7|CU|Selector54~5 , CORE_7|CU|Selector54~5, processor, 1
instance = comp, \CORE_7|CU|Selector54~6 , CORE_7|CU|Selector54~6, processor, 1
instance = comp, \CORE_7|CU|Selector54~7 , CORE_7|CU|Selector54~7, processor, 1
instance = comp, \CORE_7|CU|Selector54~8 , CORE_7|CU|Selector54~8, processor, 1
instance = comp, \CORE_7|CU|Selector54~9 , CORE_7|CU|Selector54~9, processor, 1
instance = comp, \CORE_7|CU|NEXT_STATE.11000010 , CORE_7|CU|NEXT_STATE.11000010, processor, 1
instance = comp, \CORE_7|CU|Selector50~0 , CORE_7|CU|Selector50~0, processor, 1
instance = comp, \CORE_7|CU|NEXT_STATE.10100001 , CORE_7|CU|NEXT_STATE.10100001, processor, 1
instance = comp, \CORE_7|CU|Selector52~2 , CORE_7|CU|Selector52~2, processor, 1
instance = comp, \CORE_7|CU|NEXT_STATE.11000000 , CORE_7|CU|NEXT_STATE.11000000, processor, 1
instance = comp, \CORE_7|CU|WideOr17~1 , CORE_7|CU|WideOr17~1, processor, 1
instance = comp, \CORE_7|CU|Selector47~0 , CORE_7|CU|Selector47~0, processor, 1
instance = comp, \CORE_7|CU|NEXT_STATE.10010010 , CORE_7|CU|NEXT_STATE.10010010, processor, 1
instance = comp, \CORE_7|CU|Selector65~0 , CORE_7|CU|Selector65~0, processor, 1
instance = comp, \CORE_7|CU|Selector65~1 , CORE_7|CU|Selector65~1, processor, 1
instance = comp, \CORE_7|CU|NEXT_STATE.11110011 , CORE_7|CU|NEXT_STATE.11110011, processor, 1
instance = comp, \CORE_7|CU|WideOr17~0 , CORE_7|CU|WideOr17~0, processor, 1
instance = comp, \CORE_7|CU|WideOr17~2 , CORE_7|CU|WideOr17~2, processor, 1
instance = comp, \CORE_7|CU|Selector22~1 , CORE_7|CU|Selector22~1, processor, 1
instance = comp, \CORE_7|CU|Selector30~0 , CORE_7|CU|Selector30~0, processor, 1
instance = comp, \CORE_7|CU|NEXT_STATE.01010001 , CORE_7|CU|NEXT_STATE.01010001, processor, 1
instance = comp, \CORE_7|CU|Selector24~0 , CORE_7|CU|Selector24~0, processor, 1
instance = comp, \CORE_7|CU|NEXT_STATE.01000101 , CORE_7|CU|NEXT_STATE.01000101, processor, 1
instance = comp, \CORE_7|CU|Selector23~21 , CORE_7|CU|Selector23~21, processor, 1
instance = comp, \CORE_7|CU|NEXT_STATE.01000100 , CORE_7|CU|NEXT_STATE.01000100, processor, 1
instance = comp, \CORE_7|CU|WideOr14~0 , CORE_7|CU|WideOr14~0, processor, 1
instance = comp, \CORE_7|CU|WideOr17 , CORE_7|CU|WideOr17, processor, 1
instance = comp, \CORE_7|CU|busMUX[0] , CORE_7|CU|busMUX[0], processor, 1
instance = comp, \CORE_7|CU|wEN[6] , CORE_7|CU|wEN[6], processor, 1
instance = comp, \CORE_7|RM1|value[0] , CORE_7|RM1|value[0], processor, 1
instance = comp, \CORE_7|CU|wEN[4] , CORE_7|CU|wEN[4], processor, 1
instance = comp, \CORE_7|RN1|value[0] , CORE_7|RN1|value[0], processor, 1
instance = comp, \CORE_7|CU|Selector40~15 , CORE_7|CU|Selector40~15, processor, 1
instance = comp, \CORE_7|CU|NEXT_STATE.01110101 , CORE_7|CU|NEXT_STATE.01110101, processor, 1
instance = comp, \CORE_7|CU|WideOr16~0 , CORE_7|CU|WideOr16~0, processor, 1
instance = comp, \CORE_7|CU|WideOr16~1 , CORE_7|CU|WideOr16~1, processor, 1
instance = comp, \CORE_7|CU|Selector55~0 , CORE_7|CU|Selector55~0, processor, 1
instance = comp, \CORE_7|CU|NEXT_STATE.11000011 , CORE_7|CU|NEXT_STATE.11000011, processor, 1
instance = comp, \CORE_7|CU|WideOr16~3 , CORE_7|CU|WideOr16~3, processor, 1
instance = comp, \CORE_7|CU|Selector39~0 , CORE_7|CU|Selector39~0, processor, 1
instance = comp, \CORE_7|CU|NEXT_STATE.01110011 , CORE_7|CU|NEXT_STATE.01110011, processor, 1
instance = comp, \CORE_7|CU|NEXT_STATE.01110010 , CORE_7|CU|NEXT_STATE.01110010, processor, 1
instance = comp, \CORE_7|CU|WideOr16~2 , CORE_7|CU|WideOr16~2, processor, 1
instance = comp, \CORE_7|CU|WideOr16~4 , CORE_7|CU|WideOr16~4, processor, 1
instance = comp, \CORE_7|CU|busMUX[1] , CORE_7|CU|busMUX[1], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux0~6 , CORE_7|BUSMUX|Mux0~6, processor, 1
instance = comp, \CORE_7|CU|wEN[5] , CORE_7|CU|wEN[5], processor, 1
instance = comp, \CORE_7|RK1|value[0] , CORE_7|RK1|value[0], processor, 1
instance = comp, \CORE_7|CU|wEN[7]~feeder , CORE_7|CU|wEN[7]~feeder, processor, 1
instance = comp, \CORE_7|CU|wEN[7] , CORE_7|CU|wEN[7], processor, 1
instance = comp, \CORE_7|RT|value~0 , CORE_7|RT|value~0, processor, 1
instance = comp, \CORE_7|CU|Selector42~8 , CORE_7|CU|Selector42~8, processor, 1
instance = comp, \CORE_7|CU|Selector42~9 , CORE_7|CU|Selector42~9, processor, 1
instance = comp, \CORE_7|CU|Selector42~10 , CORE_7|CU|Selector42~10, processor, 1
instance = comp, \CORE_7|CU|Selector41~2 , CORE_7|CU|Selector41~2, processor, 1
instance = comp, \CORE_7|CU|Selector13~12 , CORE_7|CU|Selector13~12, processor, 1
instance = comp, \CORE_7|CU|Selector42~11 , CORE_7|CU|Selector42~11, processor, 1
instance = comp, \CORE_7|CU|Selector42~14 , CORE_7|CU|Selector42~14, processor, 1
instance = comp, \CORE_7|CU|NEXT_STATE.10000000 , CORE_7|CU|NEXT_STATE.10000000, processor, 1
instance = comp, \CORE_7|CU|Selector44~0 , CORE_7|CU|Selector44~0, processor, 1
instance = comp, \CORE_7|CU|NEXT_STATE.10000011 , CORE_7|CU|NEXT_STATE.10000011, processor, 1
instance = comp, \CORE_7|CU|RST~2 , CORE_7|CU|RST~2, processor, 1
instance = comp, \CORE_7|CU|RST[4] , CORE_7|CU|RST[4], processor, 1
instance = comp, \CORE_7|RT|value[4]~1 , CORE_7|RT|value[4]~1, processor, 1
instance = comp, \CORE_7|RT|value[0] , CORE_7|RT|value[0], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux0~7 , CORE_7|BUSMUX|Mux0~7, processor, 1
instance = comp, \CORE_7|CU|Selector51~0 , CORE_7|CU|Selector51~0, processor, 1
instance = comp, \CORE_7|CU|Selector51~1 , CORE_7|CU|Selector51~1, processor, 1
instance = comp, \CORE_7|CU|NEXT_STATE.10110000 , CORE_7|CU|NEXT_STATE.10110000, processor, 1
instance = comp, \CORE_7|CU|WideOr14~2 , CORE_7|CU|WideOr14~2, processor, 1
instance = comp, \CORE_7|CU|WideOr14~1 , CORE_7|CU|WideOr14~1, processor, 1
instance = comp, \CORE_7|CU|WideOr14~3 , CORE_7|CU|WideOr14~3, processor, 1
instance = comp, \CORE_7|CU|WideOr14 , CORE_7|CU|WideOr14, processor, 1
instance = comp, \CORE_7|CU|busMUX[3] , CORE_7|CU|busMUX[3], processor, 1
instance = comp, \CORE_7|CU|Selector53~1 , CORE_7|CU|Selector53~1, processor, 1
instance = comp, \CORE_7|CU|NEXT_STATE.11000001 , CORE_7|CU|NEXT_STATE.11000001, processor, 1
instance = comp, \CORE_7|CU|busMUX~0 , CORE_7|CU|busMUX~0, processor, 1
instance = comp, \CORE_7|CU|busMUX[4] , CORE_7|CU|busMUX[4], processor, 1
instance = comp, \CORE_7|CU|Selector49~0 , CORE_7|CU|Selector49~0, processor, 1
instance = comp, \CORE_7|CU|NEXT_STATE.10100000 , CORE_7|CU|NEXT_STATE.10100000, processor, 1
instance = comp, \CORE_7|CU|WideOr15 , CORE_7|CU|WideOr15, processor, 1
instance = comp, \CORE_7|CU|busMUX[2] , CORE_7|CU|busMUX[2], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux7~2 , CORE_7|BUSMUX|Mux7~2, processor, 1
instance = comp, \CORE_7|CU|Selector56~10 , CORE_7|CU|Selector56~10, processor, 1
instance = comp, \CORE_7|CU|NEXT_STATE.11010000 , CORE_7|CU|NEXT_STATE.11010000, processor, 1
instance = comp, \CORE_7|CU|INC[1]~feeder , CORE_7|CU|INC[1]~feeder, processor, 1
instance = comp, \CORE_7|CU|INC[1] , CORE_7|CU|INC[1], processor, 1
instance = comp, \CORE_7|RC2|value[0]~8 , CORE_7|RC2|value[0]~8, processor, 1
instance = comp, \CORE_7|CU|wEN[2]~feeder , CORE_7|CU|wEN[2]~feeder, processor, 1
instance = comp, \CORE_7|CU|wEN[2] , CORE_7|CU|wEN[2], processor, 1
instance = comp, \CORE_7|RC2|value[0] , CORE_7|RC2|value[0], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux0~17 , CORE_7|BUSMUX|Mux0~17, processor, 1
instance = comp, \CORE_7|BUSMUX|Mux0~18 , CORE_7|BUSMUX|Mux0~18, processor, 1
instance = comp, \CORE_7|CU|Selector59~0 , CORE_7|CU|Selector59~0, processor, 1
instance = comp, \CORE_7|CU|NEXT_STATE.11010011 , CORE_7|CU|NEXT_STATE.11010011, processor, 1
instance = comp, \CORE_7|CU|INC[3]~feeder , CORE_7|CU|INC[3]~feeder, processor, 1
instance = comp, \CORE_7|CU|INC[3] , CORE_7|CU|INC[3], processor, 1
instance = comp, \CORE_7|RK2|value[0]~8 , CORE_7|RK2|value[0]~8, processor, 1
instance = comp, \CORE_7|CU|Selector43~0 , CORE_7|CU|Selector43~0, processor, 1
instance = comp, \CORE_7|CU|NEXT_STATE.10000010 , CORE_7|CU|NEXT_STATE.10000010, processor, 1
instance = comp, \CORE_7|CU|RST~0 , CORE_7|CU|RST~0, processor, 1
instance = comp, \CORE_7|CU|RST[2] , CORE_7|CU|RST[2], processor, 1
instance = comp, \CORE_7|RK2|value[0] , CORE_7|RK2|value[0], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux0~16 , CORE_7|BUSMUX|Mux0~16, processor, 1
instance = comp, \CORE_7|CU|WideOr8~0 , CORE_7|CU|WideOr8~0, processor, 1
instance = comp, \CORE_7|CU|wEN[3] , CORE_7|CU|wEN[3], processor, 1
instance = comp, \CORE_7|RC1|value[0] , CORE_7|RC1|value[0], processor, 1
instance = comp, \CORE_7|CU|Selector60~1 , CORE_7|CU|Selector60~1, processor, 1
instance = comp, \CORE_7|CU|NEXT_STATE.11010100 , CORE_7|CU|NEXT_STATE.11010100, processor, 1
instance = comp, \CORE_7|CU|INC[2]~feeder , CORE_7|CU|INC[2]~feeder, processor, 1
instance = comp, \CORE_7|CU|INC[2] , CORE_7|CU|INC[2], processor, 1
instance = comp, \CORE_7|RN2|value[0]~8 , CORE_7|RN2|value[0]~8, processor, 1
instance = comp, \CORE_7|CU|Selector42~12 , CORE_7|CU|Selector42~12, processor, 1
instance = comp, \CORE_7|CU|NEXT_STATE.10000001 , CORE_7|CU|NEXT_STATE.10000001, processor, 1
instance = comp, \CORE_7|CU|RST~1 , CORE_7|CU|RST~1, processor, 1
instance = comp, \CORE_7|CU|RST[1] , CORE_7|CU|RST[1], processor, 1
instance = comp, \CORE_7|RN2|value[0] , CORE_7|RN2|value[0], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux0~8 , CORE_7|BUSMUX|Mux0~8, processor, 1
instance = comp, \CORE_7|BUSMUX|Mux7~4 , CORE_7|BUSMUX|Mux7~4, processor, 1
instance = comp, \CORE_7|BUSMUX|Mux7~5 , CORE_7|BUSMUX|Mux7~5, processor, 1
instance = comp, \CORE_7|CU|WideOr9~0 , CORE_7|CU|WideOr9~0, processor, 1
instance = comp, \CORE_7|CU|WideOr9 , CORE_7|CU|WideOr9, processor, 1
instance = comp, \CORE_7|CU|wEN[0] , CORE_7|CU|wEN[0], processor, 1
instance = comp, \CORE_7|CU|aluOP~0 , CORE_7|CU|aluOP~0, processor, 1
instance = comp, \CORE_7|CU|aluOP[0] , CORE_7|CU|aluOP[0], processor, 1
instance = comp, \CORE_7|CU|WideOr19 , CORE_7|CU|WideOr19, processor, 1
instance = comp, \CORE_7|CU|aluOP[2] , CORE_7|CU|aluOP[2], processor, 1
instance = comp, \CORE_7|CU|aluOP[3] , CORE_7|CU|aluOP[3], processor, 1
instance = comp, \CORE_7|ALU|Add0~0 , CORE_7|ALU|Add0~0, processor, 1
instance = comp, \CORE_7|ALU|Add0~1 , CORE_7|ALU|Add0~1, processor, 1
instance = comp, \CORE_7|RN1|value[1] , CORE_7|RN1|value[1], processor, 1
instance = comp, \CORE_7|RK1|value[1] , CORE_7|RK1|value[1], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux1~6 , CORE_7|BUSMUX|Mux1~6, processor, 1
instance = comp, \CORE_7|RM1|value[1] , CORE_7|RM1|value[1], processor, 1
instance = comp, \CORE_7|RT|value~2 , CORE_7|RT|value~2, processor, 1
instance = comp, \CORE_7|RT|value[1] , CORE_7|RT|value[1], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux1~7 , CORE_7|BUSMUX|Mux1~7, processor, 1
instance = comp, \CORE_7|RC2|value[1]~10 , CORE_7|RC2|value[1]~10, processor, 1
instance = comp, \CORE_7|RC2|value[1] , CORE_7|RC2|value[1], processor, 1
instance = comp, \CORE_7|CU|Selector57~0 , CORE_7|CU|Selector57~0, processor, 1
instance = comp, \CORE_7|CU|NEXT_STATE.11010001 , CORE_7|CU|NEXT_STATE.11010001, processor, 1
instance = comp, \CORE_7|CU|INC[0] , CORE_7|CU|INC[0], processor, 1
instance = comp, \CORE_7|RC3|value[0]~8 , CORE_7|RC3|value[0]~8, processor, 1
instance = comp, \CORE_7|CU|wEN[1]~feeder , CORE_7|CU|wEN[1]~feeder, processor, 1
instance = comp, \CORE_7|CU|wEN[1] , CORE_7|CU|wEN[1], processor, 1
instance = comp, \CORE_7|RC3|value[0] , CORE_7|RC3|value[0], processor, 1
instance = comp, \CORE_7|RC3|value[1]~10 , CORE_7|RC3|value[1]~10, processor, 1
instance = comp, \CORE_7|RC3|value[1] , CORE_7|RC3|value[1], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux1~11 , CORE_7|BUSMUX|Mux1~11, processor, 1
instance = comp, \CORE_7|BUSMUX|Mux1~17 , CORE_7|BUSMUX|Mux1~17, processor, 1
instance = comp, \CORE_7|RC1|value[1] , CORE_7|RC1|value[1], processor, 1
instance = comp, \CORE_7|RN2|value[1]~10 , CORE_7|RN2|value[1]~10, processor, 1
instance = comp, \CORE_7|RN2|value[1] , CORE_7|RN2|value[1], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux1~8 , CORE_7|BUSMUX|Mux1~8, processor, 1
instance = comp, \CORE_7|RM2|value[0]~8 , CORE_7|RM2|value[0]~8, processor, 1
instance = comp, \CORE_7|RM2|value[1]~10 , CORE_7|RM2|value[1]~10, processor, 1
instance = comp, \CORE_7|CU|RST[0] , CORE_7|CU|RST[0], processor, 1
instance = comp, \CORE_7|RM2|value[1] , CORE_7|RM2|value[1], processor, 1
instance = comp, \CORE_7|RK2|value[1]~10 , CORE_7|RK2|value[1]~10, processor, 1
instance = comp, \CORE_7|RK2|value[1] , CORE_7|RK2|value[1], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux1~9 , CORE_7|BUSMUX|Mux1~9, processor, 1
instance = comp, \CORE_7|BUSMUX|Mux1~10 , CORE_7|BUSMUX|Mux1~10, processor, 1
instance = comp, \CORE_7|CU|wEN[13] , CORE_7|CU|wEN[13], processor, 1
instance = comp, \CORE_7|RR|value[1] , CORE_7|RR|value[1], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux1~18 , CORE_7|BUSMUX|Mux1~18, processor, 1
instance = comp, \CORE_7|BUSMUX|Mux1~12 , CORE_7|BUSMUX|Mux1~12, processor, 1
instance = comp, \CORE_7|CU|wEN[8] , CORE_7|CU|wEN[8], processor, 1
instance = comp, \CORE_7|RP|value[1] , CORE_7|RP|value[1], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux1~13 , CORE_7|BUSMUX|Mux1~13, processor, 1
instance = comp, \dmem_c|Selector34~0 , dmem_c|Selector34~0, processor, 1
instance = comp, \dmem_c|NEXT_STATE_DC.AR_8_2 , dmem_c|NEXT_STATE_DC.AR_8_2, processor, 1
instance = comp, \dmem_c|MEM_8[7]~3 , dmem_c|MEM_8[7]~3, processor, 1
instance = comp, \dmem_c|MEM_8[1] , dmem_c|MEM_8[1], processor, 1
instance = comp, \CORE_7|CU|WideOr7 , CORE_7|CU|WideOr7, processor, 1
instance = comp, \CORE_7|CU|wEN[9] , CORE_7|CU|wEN[9], processor, 1
instance = comp, \CORE_7|DR|value[1] , CORE_7|DR|value[1], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux1~14 , CORE_7|BUSMUX|Mux1~14, processor, 1
instance = comp, \CORE_7|BUSMUX|Mux7~3 , CORE_7|BUSMUX|Mux7~3, processor, 1
instance = comp, \CORE_7|BUSMUX|Mux1~15 , CORE_7|BUSMUX|Mux1~15, processor, 1
instance = comp, \CORE_7|CU|wEN[14] , CORE_7|CU|wEN[14], processor, 1
instance = comp, \CORE_7|RT4|value[1] , CORE_7|RT4|value[1], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux1~16 , CORE_7|BUSMUX|Mux1~16, processor, 1
instance = comp, \CORE_7|BUSMUX|Mux8~0 , CORE_7|BUSMUX|Mux8~0, processor, 1
instance = comp, \CORE_7|BUSMUX|Mux8~1 , CORE_7|BUSMUX|Mux8~1, processor, 1
instance = comp, \CORE_7|BUSMUX|Mux8~1clkctrl , CORE_7|BUSMUX|Mux8~1clkctrl, processor, 1
instance = comp, \CORE_7|BUSMUX|select[1] , CORE_7|BUSMUX|select[1], processor, 1
instance = comp, \CORE_7|ALU|Add0~5 , CORE_7|ALU|Add0~5, processor, 1
instance = comp, \CORE_7|ALU|Add0~6 , CORE_7|ALU|Add0~6, processor, 1
instance = comp, \CORE_7|RT4|value[2] , CORE_7|RT4|value[2], processor, 1
instance = comp, \CORE_7|DR|value[2] , CORE_7|DR|value[2], processor, 1
instance = comp, \CORE_7|RP|value[2] , CORE_7|RP|value[2], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux2~7 , CORE_7|BUSMUX|Mux2~7, processor, 1
instance = comp, \dmem_c|MEM_8[2] , dmem_c|MEM_8[2], processor, 1
instance = comp, \CORE_7|AR|Add0~2 , CORE_7|AR|Add0~2, processor, 1
instance = comp, \CORE_7|AR|Add0~4 , CORE_7|AR|Add0~4, processor, 1
instance = comp, \CORE_7|CU|Selector26~0 , CORE_7|CU|Selector26~0, processor, 1
instance = comp, \CORE_7|CU|NEXT_STATE.01000111 , CORE_7|CU|NEXT_STATE.01000111, processor, 1
instance = comp, \CORE_7|CU|Selector6~0 , CORE_7|CU|Selector6~0, processor, 1
instance = comp, \CORE_7|CU|Selector6~1 , CORE_7|CU|Selector6~1, processor, 1
instance = comp, \CORE_7|CU|coreINC_AR , CORE_7|CU|coreINC_AR, processor, 1
instance = comp, \CORE_7|AR|value[2]~2 , CORE_7|AR|value[2]~2, processor, 1
instance = comp, \CORE_7|CU|Selector5~0 , CORE_7|CU|Selector5~0, processor, 1
instance = comp, \CORE_7|CU|WideOr6~0 , CORE_7|CU|WideOr6~0, processor, 1
instance = comp, \CORE_7|CU|wEN[10] , CORE_7|CU|wEN[10], processor, 1
instance = comp, \CORE_7|CU|Selector5~1 , CORE_7|CU|Selector5~1, processor, 1
instance = comp, \CORE_7|CU|selAR , CORE_7|CU|selAR, processor, 1
instance = comp, \CORE_7|AR|always0~0 , CORE_7|AR|always0~0, processor, 1
instance = comp, \CORE_7|AR|value~8 , CORE_7|AR|value~8, processor, 1
instance = comp, \CORE_7|AR|value[2] , CORE_7|AR|value[2], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux2~8 , CORE_7|BUSMUX|Mux2~8, processor, 1
instance = comp, \CORE_7|RC3|value[2]~12 , CORE_7|RC3|value[2]~12, processor, 1
instance = comp, \CORE_7|RC3|value[2] , CORE_7|RC3|value[2], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux2~4 , CORE_7|BUSMUX|Mux2~4, processor, 1
instance = comp, \CORE_7|RC2|value[2]~12 , CORE_7|RC2|value[2]~12, processor, 1
instance = comp, \CORE_7|RC2|value[2] , CORE_7|RC2|value[2], processor, 1
instance = comp, \CORE_7|RM2|value[2]~12 , CORE_7|RM2|value[2]~12, processor, 1
instance = comp, \CORE_7|RM2|value[2] , CORE_7|RM2|value[2], processor, 1
instance = comp, \CORE_7|RC1|value[2] , CORE_7|RC1|value[2], processor, 1
instance = comp, \CORE_7|RN2|value[2]~12 , CORE_7|RN2|value[2]~12, processor, 1
instance = comp, \CORE_7|RN2|value[2] , CORE_7|RN2|value[2], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux2~2 , CORE_7|BUSMUX|Mux2~2, processor, 1
instance = comp, \CORE_7|RK2|value[2]~12 , CORE_7|RK2|value[2]~12, processor, 1
instance = comp, \CORE_7|RK2|value[2] , CORE_7|RK2|value[2], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux2~3 , CORE_7|BUSMUX|Mux2~3, processor, 1
instance = comp, \CORE_7|BUSMUX|Mux2~5 , CORE_7|BUSMUX|Mux2~5, processor, 1
instance = comp, \CORE_7|RM1|value[2] , CORE_7|RM1|value[2], processor, 1
instance = comp, \CORE_7|RN1|value[2] , CORE_7|RN1|value[2], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux2~0 , CORE_7|BUSMUX|Mux2~0, processor, 1
instance = comp, \CORE_7|RK1|value[2] , CORE_7|RK1|value[2], processor, 1
instance = comp, \CORE_7|RT|value~3 , CORE_7|RT|value~3, processor, 1
instance = comp, \CORE_7|RT|value[2] , CORE_7|RT|value[2], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux2~1 , CORE_7|BUSMUX|Mux2~1, processor, 1
instance = comp, \CORE_7|BUSMUX|Mux2~6 , CORE_7|BUSMUX|Mux2~6, processor, 1
instance = comp, \CORE_7|RR|value[2] , CORE_7|RR|value[2], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux2~9 , CORE_7|BUSMUX|Mux2~9, processor, 1
instance = comp, \CORE_7|BUSMUX|Mux2~10 , CORE_7|BUSMUX|Mux2~10, processor, 1
instance = comp, \CORE_7|BUSMUX|select[2] , CORE_7|BUSMUX|select[2], processor, 1
instance = comp, \CORE_7|ALU|Add0~10 , CORE_7|ALU|Add0~10, processor, 1
instance = comp, \CORE_7|ALU|Add0~11 , CORE_7|ALU|Add0~11, processor, 1
instance = comp, \CORE_7|AR|Add0~6 , CORE_7|AR|Add0~6, processor, 1
instance = comp, \CORE_7|AR|value[3]~3 , CORE_7|AR|value[3]~3, processor, 1
instance = comp, \CORE_7|AR|value[3] , CORE_7|AR|value[3], processor, 1
instance = comp, \CORE_7|RP|value[3] , CORE_7|RP|value[3], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux3~13 , CORE_7|BUSMUX|Mux3~13, processor, 1
instance = comp, \dmem_c|MEM_8[3] , dmem_c|MEM_8[3], processor, 1
instance = comp, \CORE_7|DR|value[3] , CORE_7|DR|value[3], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux3~14 , CORE_7|BUSMUX|Mux3~14, processor, 1
instance = comp, \CORE_7|RN1|value[3] , CORE_7|RN1|value[3], processor, 1
instance = comp, \CORE_7|RK1|value[3] , CORE_7|RK1|value[3], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux3~6 , CORE_7|BUSMUX|Mux3~6, processor, 1
instance = comp, \CORE_7|RT|value~4 , CORE_7|RT|value~4, processor, 1
instance = comp, \CORE_7|RT|value[3] , CORE_7|RT|value[3], processor, 1
instance = comp, \CORE_7|RM1|value[3] , CORE_7|RM1|value[3], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux3~7 , CORE_7|BUSMUX|Mux3~7, processor, 1
instance = comp, \CORE_7|RC3|value[3]~14 , CORE_7|RC3|value[3]~14, processor, 1
instance = comp, \CORE_7|RC3|value[3] , CORE_7|RC3|value[3], processor, 1
instance = comp, \CORE_7|RC2|value[3]~14 , CORE_7|RC2|value[3]~14, processor, 1
instance = comp, \CORE_7|RC2|value[3] , CORE_7|RC2|value[3], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux3~11 , CORE_7|BUSMUX|Mux3~11, processor, 1
instance = comp, \CORE_7|BUSMUX|Mux3~17 , CORE_7|BUSMUX|Mux3~17, processor, 1
instance = comp, \CORE_7|RN2|value[3]~14 , CORE_7|RN2|value[3]~14, processor, 1
instance = comp, \CORE_7|RN2|value[3] , CORE_7|RN2|value[3], processor, 1
instance = comp, \CORE_7|RK2|value[3]~14 , CORE_7|RK2|value[3]~14, processor, 1
instance = comp, \CORE_7|RK2|value[3] , CORE_7|RK2|value[3], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux3~8 , CORE_7|BUSMUX|Mux3~8, processor, 1
instance = comp, \CORE_7|RC1|value[3] , CORE_7|RC1|value[3], processor, 1
instance = comp, \CORE_7|RM2|value[3]~14 , CORE_7|RM2|value[3]~14, processor, 1
instance = comp, \CORE_7|RM2|value[3] , CORE_7|RM2|value[3], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux3~9 , CORE_7|BUSMUX|Mux3~9, processor, 1
instance = comp, \CORE_7|BUSMUX|Mux3~10 , CORE_7|BUSMUX|Mux3~10, processor, 1
instance = comp, \CORE_7|RR|value[3] , CORE_7|RR|value[3], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux3~18 , CORE_7|BUSMUX|Mux3~18, processor, 1
instance = comp, \CORE_7|BUSMUX|Mux3~12 , CORE_7|BUSMUX|Mux3~12, processor, 1
instance = comp, \CORE_7|BUSMUX|Mux3~15 , CORE_7|BUSMUX|Mux3~15, processor, 1
instance = comp, \CORE_7|RT4|value[3] , CORE_7|RT4|value[3], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux3~16 , CORE_7|BUSMUX|Mux3~16, processor, 1
instance = comp, \CORE_7|BUSMUX|select[3] , CORE_7|BUSMUX|select[3], processor, 1
instance = comp, \CORE_7|ALU|Add0~15 , CORE_7|ALU|Add0~15, processor, 1
instance = comp, \CORE_7|ALU|Add0~16 , CORE_7|ALU|Add0~16, processor, 1
instance = comp, \CORE_7|RT4|value[4] , CORE_7|RT4|value[4], processor, 1
instance = comp, \CORE_7|DR|value[4] , CORE_7|DR|value[4], processor, 1
instance = comp, \CORE_7|RP|value[4] , CORE_7|RP|value[4], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux4~7 , CORE_7|BUSMUX|Mux4~7, processor, 1
instance = comp, \dmem_c|MEM_8[4] , dmem_c|MEM_8[4], processor, 1
instance = comp, \CORE_7|AR|Add0~8 , CORE_7|AR|Add0~8, processor, 1
instance = comp, \CORE_7|AR|value[4]~4 , CORE_7|AR|value[4]~4, processor, 1
instance = comp, \CORE_7|AR|value[4] , CORE_7|AR|value[4], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux4~8 , CORE_7|BUSMUX|Mux4~8, processor, 1
instance = comp, \CORE_7|RM1|value[4] , CORE_7|RM1|value[4], processor, 1
instance = comp, \CORE_7|RN1|value[4] , CORE_7|RN1|value[4], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux4~0 , CORE_7|BUSMUX|Mux4~0, processor, 1
instance = comp, \CORE_7|RK1|value[4] , CORE_7|RK1|value[4], processor, 1
instance = comp, \CORE_7|RT|value~5 , CORE_7|RT|value~5, processor, 1
instance = comp, \CORE_7|RT|value[4] , CORE_7|RT|value[4], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux4~1 , CORE_7|BUSMUX|Mux4~1, processor, 1
instance = comp, \CORE_7|RK2|value[4]~16 , CORE_7|RK2|value[4]~16, processor, 1
instance = comp, \CORE_7|RK2|value[4] , CORE_7|RK2|value[4], processor, 1
instance = comp, \CORE_7|RM2|value[4]~16 , CORE_7|RM2|value[4]~16, processor, 1
instance = comp, \CORE_7|RM2|value[4] , CORE_7|RM2|value[4], processor, 1
instance = comp, \CORE_7|RC1|value[4] , CORE_7|RC1|value[4], processor, 1
instance = comp, \CORE_7|RN2|value[4]~16 , CORE_7|RN2|value[4]~16, processor, 1
instance = comp, \CORE_7|RN2|value[4] , CORE_7|RN2|value[4], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux4~2 , CORE_7|BUSMUX|Mux4~2, processor, 1
instance = comp, \CORE_7|BUSMUX|Mux4~3 , CORE_7|BUSMUX|Mux4~3, processor, 1
instance = comp, \CORE_7|RC3|value[4]~16 , CORE_7|RC3|value[4]~16, processor, 1
instance = comp, \CORE_7|RC3|value[4] , CORE_7|RC3|value[4], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux4~4 , CORE_7|BUSMUX|Mux4~4, processor, 1
instance = comp, \CORE_7|RC2|value[4]~16 , CORE_7|RC2|value[4]~16, processor, 1
instance = comp, \CORE_7|RC2|value[4] , CORE_7|RC2|value[4], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux4~5 , CORE_7|BUSMUX|Mux4~5, processor, 1
instance = comp, \CORE_7|BUSMUX|Mux4~6 , CORE_7|BUSMUX|Mux4~6, processor, 1
instance = comp, \CORE_7|RR|value[4] , CORE_7|RR|value[4], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux4~9 , CORE_7|BUSMUX|Mux4~9, processor, 1
instance = comp, \CORE_7|BUSMUX|Mux4~10 , CORE_7|BUSMUX|Mux4~10, processor, 1
instance = comp, \CORE_7|BUSMUX|select[4] , CORE_7|BUSMUX|select[4], processor, 1
instance = comp, \CORE_7|ALU|Add0~20 , CORE_7|ALU|Add0~20, processor, 1
instance = comp, \CORE_7|ALU|Add0~21 , CORE_7|ALU|Add0~21, processor, 1
instance = comp, \CORE_7|RC3|value[5]~18 , CORE_7|RC3|value[5]~18, processor, 1
instance = comp, \CORE_7|RC3|value[5] , CORE_7|RC3|value[5], processor, 1
instance = comp, \CORE_7|RC2|value[5]~18 , CORE_7|RC2|value[5]~18, processor, 1
instance = comp, \CORE_7|RC2|value[5] , CORE_7|RC2|value[5], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux5~4 , CORE_7|BUSMUX|Mux5~4, processor, 1
instance = comp, \CORE_7|RK2|value[5]~18 , CORE_7|RK2|value[5]~18, processor, 1
instance = comp, \CORE_7|RK2|value[5] , CORE_7|RK2|value[5], processor, 1
instance = comp, \CORE_7|RC1|value[5] , CORE_7|RC1|value[5], processor, 1
instance = comp, \CORE_7|RN2|value[5]~18 , CORE_7|RN2|value[5]~18, processor, 1
instance = comp, \CORE_7|RN2|value[5] , CORE_7|RN2|value[5], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux5~2 , CORE_7|BUSMUX|Mux5~2, processor, 1
instance = comp, \CORE_7|RM2|value[5]~18 , CORE_7|RM2|value[5]~18, processor, 1
instance = comp, \CORE_7|RM2|value[5] , CORE_7|RM2|value[5], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux5~3 , CORE_7|BUSMUX|Mux5~3, processor, 1
instance = comp, \CORE_7|BUSMUX|Mux5~5 , CORE_7|BUSMUX|Mux5~5, processor, 1
instance = comp, \CORE_7|RR|value[5] , CORE_7|RR|value[5], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux5~6 , CORE_7|BUSMUX|Mux5~6, processor, 1
instance = comp, \CORE_7|RP|value[5] , CORE_7|RP|value[5], processor, 1
instance = comp, \CORE_7|AR|Add0~10 , CORE_7|AR|Add0~10, processor, 1
instance = comp, \CORE_7|AR|value[5]~5 , CORE_7|AR|value[5]~5, processor, 1
instance = comp, \CORE_7|AR|value[5] , CORE_7|AR|value[5], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux5~7 , CORE_7|BUSMUX|Mux5~7, processor, 1
instance = comp, \dmem_c|MEM_8[5] , dmem_c|MEM_8[5], processor, 1
instance = comp, \CORE_7|DR|value[5] , CORE_7|DR|value[5], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux5~8 , CORE_7|BUSMUX|Mux5~8, processor, 1
instance = comp, \CORE_7|RN1|value[5] , CORE_7|RN1|value[5], processor, 1
instance = comp, \CORE_7|RK1|value[5] , CORE_7|RK1|value[5], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux5~0 , CORE_7|BUSMUX|Mux5~0, processor, 1
instance = comp, \CORE_7|RM1|value[5] , CORE_7|RM1|value[5], processor, 1
instance = comp, \CORE_7|RT|value~6 , CORE_7|RT|value~6, processor, 1
instance = comp, \CORE_7|RT|value[5] , CORE_7|RT|value[5], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux5~1 , CORE_7|BUSMUX|Mux5~1, processor, 1
instance = comp, \CORE_7|BUSMUX|Mux5~9 , CORE_7|BUSMUX|Mux5~9, processor, 1
instance = comp, \CORE_7|RT4|value[5] , CORE_7|RT4|value[5], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux5~10 , CORE_7|BUSMUX|Mux5~10, processor, 1
instance = comp, \CORE_7|BUSMUX|select[5] , CORE_7|BUSMUX|select[5], processor, 1
instance = comp, \CORE_7|RM1|value[6] , CORE_7|RM1|value[6], processor, 1
instance = comp, \CORE_7|RN1|value[6] , CORE_7|RN1|value[6], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux6~0 , CORE_7|BUSMUX|Mux6~0, processor, 1
instance = comp, \CORE_7|RK1|value[6] , CORE_7|RK1|value[6], processor, 1
instance = comp, \CORE_7|RT|value~7 , CORE_7|RT|value~7, processor, 1
instance = comp, \CORE_7|RT|value[6] , CORE_7|RT|value[6], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux6~1 , CORE_7|BUSMUX|Mux6~1, processor, 1
instance = comp, \CORE_7|RC1|value[6] , CORE_7|RC1|value[6], processor, 1
instance = comp, \CORE_7|RN2|value[6]~20 , CORE_7|RN2|value[6]~20, processor, 1
instance = comp, \CORE_7|RN2|value[6] , CORE_7|RN2|value[6], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux6~2 , CORE_7|BUSMUX|Mux6~2, processor, 1
instance = comp, \CORE_7|RM2|value[6]~20 , CORE_7|RM2|value[6]~20, processor, 1
instance = comp, \CORE_7|RM2|value[6] , CORE_7|RM2|value[6], processor, 1
instance = comp, \CORE_7|RK2|value[6]~20 , CORE_7|RK2|value[6]~20, processor, 1
instance = comp, \CORE_7|RK2|value[6] , CORE_7|RK2|value[6], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux6~3 , CORE_7|BUSMUX|Mux6~3, processor, 1
instance = comp, \CORE_7|RC3|value[6]~20 , CORE_7|RC3|value[6]~20, processor, 1
instance = comp, \CORE_7|RC3|value[6] , CORE_7|RC3|value[6], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux6~4 , CORE_7|BUSMUX|Mux6~4, processor, 1
instance = comp, \CORE_7|RC2|value[6]~20 , CORE_7|RC2|value[6]~20, processor, 1
instance = comp, \CORE_7|RC2|value[6] , CORE_7|RC2|value[6], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux6~5 , CORE_7|BUSMUX|Mux6~5, processor, 1
instance = comp, \CORE_7|BUSMUX|Mux6~6 , CORE_7|BUSMUX|Mux6~6, processor, 1
instance = comp, \CORE_7|AR|Add0~12 , CORE_7|AR|Add0~12, processor, 1
instance = comp, \CORE_7|AR|value[6]~6 , CORE_7|AR|value[6]~6, processor, 1
instance = comp, \CORE_7|AR|value[6] , CORE_7|AR|value[6], processor, 1
instance = comp, \CORE_7|DR|value[6] , CORE_7|DR|value[6], processor, 1
instance = comp, \CORE_7|RP|value[6] , CORE_7|RP|value[6], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux6~7 , CORE_7|BUSMUX|Mux6~7, processor, 1
instance = comp, \dmem_c|MEM_8[6] , dmem_c|MEM_8[6], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux6~8 , CORE_7|BUSMUX|Mux6~8, processor, 1
instance = comp, \CORE_7|RR|value[6] , CORE_7|RR|value[6], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux6~9 , CORE_7|BUSMUX|Mux6~9, processor, 1
instance = comp, \CORE_7|RT4|value[6] , CORE_7|RT4|value[6], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux6~10 , CORE_7|BUSMUX|Mux6~10, processor, 1
instance = comp, \CORE_7|BUSMUX|select[6] , CORE_7|BUSMUX|select[6], processor, 1
instance = comp, \CORE_7|ALU|Add0~30 , CORE_7|ALU|Add0~30, processor, 1
instance = comp, \CORE_7|ALU|Add0~25 , CORE_7|ALU|Add0~25, processor, 1
instance = comp, \CORE_7|ALU|Add0~26 , CORE_7|ALU|Add0~26, processor, 1
instance = comp, \CORE_7|ALU|Add0~31 , CORE_7|ALU|Add0~31, processor, 1
instance = comp, \CORE_7|RC2|value[7]~22 , CORE_7|RC2|value[7]~22, processor, 1
instance = comp, \CORE_7|RC2|value[7] , CORE_7|RC2|value[7], processor, 1
instance = comp, \CORE_7|RC3|value[7]~22 , CORE_7|RC3|value[7]~22, processor, 1
instance = comp, \CORE_7|RC3|value[7] , CORE_7|RC3|value[7], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux7~8 , CORE_7|BUSMUX|Mux7~8, processor, 1
instance = comp, \CORE_7|RM2|value[7]~22 , CORE_7|RM2|value[7]~22, processor, 1
instance = comp, \CORE_7|RM2|value[7] , CORE_7|RM2|value[7], processor, 1
instance = comp, \CORE_7|RC1|value[7] , CORE_7|RC1|value[7], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux7~10 , CORE_7|BUSMUX|Mux7~10, processor, 1
instance = comp, \CORE_7|RK2|value[7]~22 , CORE_7|RK2|value[7]~22, processor, 1
instance = comp, \CORE_7|RK2|value[7] , CORE_7|RK2|value[7], processor, 1
instance = comp, \CORE_7|RN2|value[7]~22 , CORE_7|RN2|value[7]~22, processor, 1
instance = comp, \CORE_7|RN2|value[7] , CORE_7|RN2|value[7], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux7~9 , CORE_7|BUSMUX|Mux7~9, processor, 1
instance = comp, \CORE_7|BUSMUX|Mux7~11 , CORE_7|BUSMUX|Mux7~11, processor, 1
instance = comp, \CORE_7|BUSMUX|Mux7~17 , CORE_7|BUSMUX|Mux7~17, processor, 1
instance = comp, \CORE_7|RR|value[7] , CORE_7|RR|value[7], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux7~12 , CORE_7|BUSMUX|Mux7~12, processor, 1
instance = comp, \CORE_7|DR|value[7] , CORE_7|DR|value[7], processor, 1
instance = comp, \CORE_7|AR|Add0~14 , CORE_7|AR|Add0~14, processor, 1
instance = comp, \CORE_7|AR|value[7]~7 , CORE_7|AR|value[7]~7, processor, 1
instance = comp, \CORE_7|AR|value[7] , CORE_7|AR|value[7], processor, 1
instance = comp, \CORE_7|RP|value[7] , CORE_7|RP|value[7], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux7~13 , CORE_7|BUSMUX|Mux7~13, processor, 1
instance = comp, \dt_mem|ram_rtl_0_bypass[32]~feeder , dt_mem|ram_rtl_0_bypass[32]~feeder, processor, 1
instance = comp, \dt_mem|ram_rtl_0_bypass[32] , dt_mem|ram_rtl_0_bypass[32], processor, 1
instance = comp, \CORE_6|RN1|value[7] , CORE_6|RN1|value[7], processor, 1
instance = comp, \CORE_6|RK1|value[7] , CORE_6|RK1|value[7], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux7~6 , CORE_6|BUSMUX|Mux7~6, processor, 1
instance = comp, \CORE_6|RT|value~8 , CORE_6|RT|value~8, processor, 1
instance = comp, \CORE_6|RT|value[7] , CORE_6|RT|value[7], processor, 1
instance = comp, \CORE_6|RM1|value[7] , CORE_6|RM1|value[7], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux7~7 , CORE_6|BUSMUX|Mux7~7, processor, 1
instance = comp, \CORE_6|RC3|value[3]~14 , CORE_6|RC3|value[3]~14, processor, 1
instance = comp, \CORE_6|RN1|value[3] , CORE_6|RN1|value[3], processor, 1
instance = comp, \CORE_6|RK1|value[3] , CORE_6|RK1|value[3], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux3~10 , CORE_6|BUSMUX|Mux3~10, processor, 1
instance = comp, \CORE_6|RM1|value[3] , CORE_6|RM1|value[3], processor, 1
instance = comp, \CORE_6|RT|value~4 , CORE_6|RT|value~4, processor, 1
instance = comp, \CORE_6|RT|value[3] , CORE_6|RT|value[3], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux3~11 , CORE_6|BUSMUX|Mux3~11, processor, 1
instance = comp, \CORE_6|ALU|Add0~15 , CORE_6|ALU|Add0~15, processor, 1
instance = comp, \CORE_6|ALU|Add0~10 , CORE_6|ALU|Add0~10, processor, 1
instance = comp, \CORE_6|ALU|Add0~11 , CORE_6|ALU|Add0~11, processor, 1
instance = comp, \CORE_6|ALU|Add0~16 , CORE_6|ALU|Add0~16, processor, 1
instance = comp, \CORE_6|RN1|value[4] , CORE_6|RN1|value[4], processor, 1
instance = comp, \CORE_6|RM1|value[4] , CORE_6|RM1|value[4], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux4~0 , CORE_6|BUSMUX|Mux4~0, processor, 1
instance = comp, \CORE_6|RK1|value[4] , CORE_6|RK1|value[4], processor, 1
instance = comp, \CORE_6|RT|value~5 , CORE_6|RT|value~5, processor, 1
instance = comp, \CORE_6|RT|value[4] , CORE_6|RT|value[4], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux4~1 , CORE_6|BUSMUX|Mux4~1, processor, 1
instance = comp, \CORE_6|BUSMUX|Mux4~4 , CORE_6|BUSMUX|Mux4~4, processor, 1
instance = comp, \CORE_6|RK2|value[3]~14 , CORE_6|RK2|value[3]~14, processor, 1
instance = comp, \CORE_6|RK2|value[3] , CORE_6|RK2|value[3], processor, 1
instance = comp, \CORE_6|RK2|value[4]~16 , CORE_6|RK2|value[4]~16, processor, 1
instance = comp, \CORE_6|RK2|value[4] , CORE_6|RK2|value[4], processor, 1
instance = comp, \CORE_6|RC1|value[4] , CORE_6|RC1|value[4], processor, 1
instance = comp, \CORE_6|RN2|value[3]~14 , CORE_6|RN2|value[3]~14, processor, 1
instance = comp, \CORE_6|RN2|value[3] , CORE_6|RN2|value[3], processor, 1
instance = comp, \CORE_6|RN2|value[4]~16 , CORE_6|RN2|value[4]~16, processor, 1
instance = comp, \CORE_6|RN2|value[4] , CORE_6|RN2|value[4], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux4~2 , CORE_6|BUSMUX|Mux4~2, processor, 1
instance = comp, \CORE_6|RM2|value[3]~14 , CORE_6|RM2|value[3]~14, processor, 1
instance = comp, \CORE_6|RM2|value[3] , CORE_6|RM2|value[3], processor, 1
instance = comp, \CORE_6|RM2|value[4]~16 , CORE_6|RM2|value[4]~16, processor, 1
instance = comp, \CORE_6|RM2|value[4] , CORE_6|RM2|value[4], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux4~3 , CORE_6|BUSMUX|Mux4~3, processor, 1
instance = comp, \CORE_6|RC2|value[3]~14 , CORE_6|RC2|value[3]~14, processor, 1
instance = comp, \CORE_6|RC2|value[3] , CORE_6|RC2|value[3], processor, 1
instance = comp, \CORE_6|RC2|value[4]~16 , CORE_6|RC2|value[4]~16, processor, 1
instance = comp, \CORE_6|RC2|value[4] , CORE_6|RC2|value[4], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux4~5 , CORE_6|BUSMUX|Mux4~5, processor, 1
instance = comp, \CORE_6|BUSMUX|Mux4~6 , CORE_6|BUSMUX|Mux4~6, processor, 1
instance = comp, \CORE_6|AR|Add0~2 , CORE_6|AR|Add0~2, processor, 1
instance = comp, \CORE_6|AR|value[2]~2 , CORE_6|AR|value[2]~2, processor, 1
instance = comp, \CORE_6|AR|value[2] , CORE_6|AR|value[2], processor, 1
instance = comp, \CORE_6|AR|Add0~4 , CORE_6|AR|Add0~4, processor, 1
instance = comp, \CORE_6|AR|value[3]~3 , CORE_6|AR|value[3]~3, processor, 1
instance = comp, \CORE_6|AR|value[3] , CORE_6|AR|value[3], processor, 1
instance = comp, \CORE_6|AR|Add0~6 , CORE_6|AR|Add0~6, processor, 1
instance = comp, \CORE_6|AR|value[4]~4 , CORE_6|AR|value[4]~4, processor, 1
instance = comp, \CORE_6|AR|value[4] , CORE_6|AR|value[4], processor, 1
instance = comp, \CORE_6|RP|value[4] , CORE_6|RP|value[4], processor, 1
instance = comp, \CORE_6|DR|value[4] , CORE_6|DR|value[4], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux4~7 , CORE_6|BUSMUX|Mux4~7, processor, 1
instance = comp, \dmem_c|MEM_7[4] , dmem_c|MEM_7[4], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux4~8 , CORE_6|BUSMUX|Mux4~8, processor, 1
instance = comp, \CORE_6|RR|value[4] , CORE_6|RR|value[4], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux4~9 , CORE_6|BUSMUX|Mux4~9, processor, 1
instance = comp, \CORE_6|RT4|value[4] , CORE_6|RT4|value[4], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux4~10 , CORE_6|BUSMUX|Mux4~10, processor, 1
instance = comp, \CORE_6|BUSMUX|select[4] , CORE_6|BUSMUX|select[4], processor, 1
instance = comp, \CORE_6|ALU|Add0~20 , CORE_6|ALU|Add0~20, processor, 1
instance = comp, \CORE_6|ALU|Add0~21 , CORE_6|ALU|Add0~21, processor, 1
instance = comp, \CORE_6|RC2|value[5]~18 , CORE_6|RC2|value[5]~18, processor, 1
instance = comp, \CORE_6|RC2|value[5] , CORE_6|RC2|value[5], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux5~11 , CORE_6|BUSMUX|Mux5~11, processor, 1
instance = comp, \CORE_6|BUSMUX|Mux5~17 , CORE_6|BUSMUX|Mux5~17, processor, 1
instance = comp, \CORE_6|RC1|value[5] , CORE_6|RC1|value[5], processor, 1
instance = comp, \CORE_6|RK2|value[5]~18 , CORE_6|RK2|value[5]~18, processor, 1
instance = comp, \CORE_6|RK2|value[5] , CORE_6|RK2|value[5], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux5~8 , CORE_6|BUSMUX|Mux5~8, processor, 1
instance = comp, \CORE_6|RM2|value[5]~18 , CORE_6|RM2|value[5]~18, processor, 1
instance = comp, \CORE_6|RM2|value[5] , CORE_6|RM2|value[5], processor, 1
instance = comp, \CORE_6|RN2|value[5]~18 , CORE_6|RN2|value[5]~18, processor, 1
instance = comp, \CORE_6|RN2|value[5] , CORE_6|RN2|value[5], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux5~9 , CORE_6|BUSMUX|Mux5~9, processor, 1
instance = comp, \CORE_6|BUSMUX|Mux5~10 , CORE_6|BUSMUX|Mux5~10, processor, 1
instance = comp, \CORE_6|RR|value[5] , CORE_6|RR|value[5], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux5~18 , CORE_6|BUSMUX|Mux5~18, processor, 1
instance = comp, \CORE_6|BUSMUX|Mux5~12 , CORE_6|BUSMUX|Mux5~12, processor, 1
instance = comp, \CORE_6|RT|value~6 , CORE_6|RT|value~6, processor, 1
instance = comp, \CORE_6|RT|value[5] , CORE_6|RT|value[5], processor, 1
instance = comp, \CORE_6|RK1|value[5] , CORE_6|RK1|value[5], processor, 1
instance = comp, \CORE_6|RN1|value[5] , CORE_6|RN1|value[5], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux5~6 , CORE_6|BUSMUX|Mux5~6, processor, 1
instance = comp, \CORE_6|RM1|value[5] , CORE_6|RM1|value[5], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux5~7 , CORE_6|BUSMUX|Mux5~7, processor, 1
instance = comp, \CORE_6|AR|Add0~8 , CORE_6|AR|Add0~8, processor, 1
instance = comp, \CORE_6|AR|value[5]~5 , CORE_6|AR|value[5]~5, processor, 1
instance = comp, \CORE_6|AR|value[5] , CORE_6|AR|value[5], processor, 1
instance = comp, \CORE_6|RP|value[5] , CORE_6|RP|value[5], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux5~13 , CORE_6|BUSMUX|Mux5~13, processor, 1
instance = comp, \dmem_c|MEM_7[5] , dmem_c|MEM_7[5], processor, 1
instance = comp, \CORE_6|DR|value[5] , CORE_6|DR|value[5], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux5~14 , CORE_6|BUSMUX|Mux5~14, processor, 1
instance = comp, \CORE_6|BUSMUX|Mux5~15 , CORE_6|BUSMUX|Mux5~15, processor, 1
instance = comp, \CORE_6|RT4|value[5] , CORE_6|RT4|value[5], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux5~16 , CORE_6|BUSMUX|Mux5~16, processor, 1
instance = comp, \CORE_6|BUSMUX|select[5] , CORE_6|BUSMUX|select[5], processor, 1
instance = comp, \CORE_6|ALU|Add0~25 , CORE_6|ALU|Add0~25, processor, 1
instance = comp, \CORE_6|ALU|Add0~26 , CORE_6|ALU|Add0~26, processor, 1
instance = comp, \CORE_6|BUSMUX|Mux6~4 , CORE_6|BUSMUX|Mux6~4, processor, 1
instance = comp, \CORE_6|RK2|value[6]~20 , CORE_6|RK2|value[6]~20, processor, 1
instance = comp, \CORE_6|RK2|value[6] , CORE_6|RK2|value[6], processor, 1
instance = comp, \CORE_6|RC1|value[6] , CORE_6|RC1|value[6], processor, 1
instance = comp, \CORE_6|RN2|value[6]~20 , CORE_6|RN2|value[6]~20, processor, 1
instance = comp, \CORE_6|RN2|value[6] , CORE_6|RN2|value[6], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux6~2 , CORE_6|BUSMUX|Mux6~2, processor, 1
instance = comp, \CORE_6|RM2|value[6]~20 , CORE_6|RM2|value[6]~20, processor, 1
instance = comp, \CORE_6|RM2|value[6] , CORE_6|RM2|value[6], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux6~3 , CORE_6|BUSMUX|Mux6~3, processor, 1
instance = comp, \CORE_6|RC2|value[6]~20 , CORE_6|RC2|value[6]~20, processor, 1
instance = comp, \CORE_6|RC2|value[6] , CORE_6|RC2|value[6], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux6~5 , CORE_6|BUSMUX|Mux6~5, processor, 1
instance = comp, \CORE_6|RM1|value[6] , CORE_6|RM1|value[6], processor, 1
instance = comp, \CORE_6|RN1|value[6]~feeder , CORE_6|RN1|value[6]~feeder, processor, 1
instance = comp, \CORE_6|RN1|value[6] , CORE_6|RN1|value[6], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux6~0 , CORE_6|BUSMUX|Mux6~0, processor, 1
instance = comp, \CORE_6|RT|value~7 , CORE_6|RT|value~7, processor, 1
instance = comp, \CORE_6|RT|value[6] , CORE_6|RT|value[6], processor, 1
instance = comp, \CORE_6|RK1|value[6] , CORE_6|RK1|value[6], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux6~1 , CORE_6|BUSMUX|Mux6~1, processor, 1
instance = comp, \CORE_6|BUSMUX|Mux6~6 , CORE_6|BUSMUX|Mux6~6, processor, 1
instance = comp, \CORE_6|RR|value[6] , CORE_6|RR|value[6], processor, 1
instance = comp, \CORE_6|RP|value[6] , CORE_6|RP|value[6], processor, 1
instance = comp, \CORE_6|DR|value[6]~feeder , CORE_6|DR|value[6]~feeder, processor, 1
instance = comp, \CORE_6|DR|value[6] , CORE_6|DR|value[6], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux6~7 , CORE_6|BUSMUX|Mux6~7, processor, 1
instance = comp, \dmem_c|MEM_7[6] , dmem_c|MEM_7[6], processor, 1
instance = comp, \CORE_6|AR|Add0~10 , CORE_6|AR|Add0~10, processor, 1
instance = comp, \CORE_6|AR|value[6]~6 , CORE_6|AR|value[6]~6, processor, 1
instance = comp, \CORE_6|AR|value[6] , CORE_6|AR|value[6], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux6~8 , CORE_6|BUSMUX|Mux6~8, processor, 1
instance = comp, \CORE_6|BUSMUX|Mux6~9 , CORE_6|BUSMUX|Mux6~9, processor, 1
instance = comp, \CORE_6|RT4|value[6] , CORE_6|RT4|value[6], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux6~10 , CORE_6|BUSMUX|Mux6~10, processor, 1
instance = comp, \CORE_6|BUSMUX|select[6] , CORE_6|BUSMUX|select[6], processor, 1
instance = comp, \CORE_6|ALU|Add0~30 , CORE_6|ALU|Add0~30, processor, 1
instance = comp, \CORE_6|ALU|Add0~31 , CORE_6|ALU|Add0~31, processor, 1
instance = comp, \CORE_6|ALU|Add0~35 , CORE_6|ALU|Add0~35, processor, 1
instance = comp, \CORE_6|ALU|Add0~36 , CORE_6|ALU|Add0~36, processor, 1
instance = comp, \CORE_6|ALU|Mult0|auto_generated|mac_mult1 , CORE_6|ALU|Mult0|auto_generated|mac_mult1, processor, 1
instance = comp, \CORE_6|ALU|Mult0|auto_generated|mac_out2 , CORE_6|ALU|Mult0|auto_generated|mac_out2, processor, 1
instance = comp, \CORE_6|ALU|Add0~38 , CORE_6|ALU|Add0~38, processor, 1
instance = comp, \CORE_6|ALU|Add0~39 , CORE_6|ALU|Add0~39, processor, 1
instance = comp, \CORE_6|CU|aluOP[1] , CORE_6|CU|aluOP[1], processor, 1
instance = comp, \CORE_6|AC|value[5]~0 , CORE_6|AC|value[5]~0, processor, 1
instance = comp, \CORE_6|AC|value[5]~1 , CORE_6|AC|value[5]~1, processor, 1
instance = comp, \CORE_6|AC|value[7] , CORE_6|AC|value[7], processor, 1
instance = comp, \CORE_6|ALU|Add0~33 , CORE_6|ALU|Add0~33, processor, 1
instance = comp, \CORE_6|ALU|Add0~34 , CORE_6|ALU|Add0~34, processor, 1
instance = comp, \CORE_6|AC|value[6] , CORE_6|AC|value[6], processor, 1
instance = comp, \CORE_6|ALU|Add0~28 , CORE_6|ALU|Add0~28, processor, 1
instance = comp, \CORE_6|ALU|Add0~29 , CORE_6|ALU|Add0~29, processor, 1
instance = comp, \CORE_6|AC|value[5] , CORE_6|AC|value[5], processor, 1
instance = comp, \CORE_6|ALU|Add0~23 , CORE_6|ALU|Add0~23, processor, 1
instance = comp, \CORE_6|ALU|Add0~24 , CORE_6|ALU|Add0~24, processor, 1
instance = comp, \CORE_6|AC|value[4] , CORE_6|AC|value[4], processor, 1
instance = comp, \CORE_6|ALU|Add0~18 , CORE_6|ALU|Add0~18, processor, 1
instance = comp, \CORE_6|ALU|Add0~19 , CORE_6|ALU|Add0~19, processor, 1
instance = comp, \CORE_6|AC|value[3] , CORE_6|AC|value[3], processor, 1
instance = comp, \CORE_6|RC1|value[3] , CORE_6|RC1|value[3], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux3~12 , CORE_6|BUSMUX|Mux3~12, processor, 1
instance = comp, \CORE_6|BUSMUX|Mux3~13 , CORE_6|BUSMUX|Mux3~13, processor, 1
instance = comp, \CORE_6|BUSMUX|Mux3~14 , CORE_6|BUSMUX|Mux3~14, processor, 1
instance = comp, \CORE_6|RR|value[3] , CORE_6|RR|value[3], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux3~22 , CORE_6|BUSMUX|Mux3~22, processor, 1
instance = comp, \CORE_6|BUSMUX|Mux3~15 , CORE_6|BUSMUX|Mux3~15, processor, 1
instance = comp, \CORE_6|BUSMUX|Mux3~21 , CORE_6|BUSMUX|Mux3~21, processor, 1
instance = comp, \CORE_6|BUSMUX|Mux3~16 , CORE_6|BUSMUX|Mux3~16, processor, 1
instance = comp, \CORE_6|DR|value[3]~feeder , CORE_6|DR|value[3]~feeder, processor, 1
instance = comp, \CORE_6|DR|value[3] , CORE_6|DR|value[3], processor, 1
instance = comp, \dmem_c|MEM_7[3] , dmem_c|MEM_7[3], processor, 1
instance = comp, \CORE_6|RP|value[3] , CORE_6|RP|value[3], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux3~17 , CORE_6|BUSMUX|Mux3~17, processor, 1
instance = comp, \CORE_6|BUSMUX|Mux3~18 , CORE_6|BUSMUX|Mux3~18, processor, 1
instance = comp, \CORE_6|BUSMUX|Mux3~19 , CORE_6|BUSMUX|Mux3~19, processor, 1
instance = comp, \CORE_6|RT4|value[3] , CORE_6|RT4|value[3], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux3~20 , CORE_6|BUSMUX|Mux3~20, processor, 1
instance = comp, \CORE_6|BUSMUX|select[3] , CORE_6|BUSMUX|select[3], processor, 1
instance = comp, \CORE_6|RC3|value[3] , CORE_6|RC3|value[3], processor, 1
instance = comp, \CORE_6|RC3|value[4]~16 , CORE_6|RC3|value[4]~16, processor, 1
instance = comp, \CORE_6|RC3|value[4] , CORE_6|RC3|value[4], processor, 1
instance = comp, \CORE_6|RC3|value[5]~18 , CORE_6|RC3|value[5]~18, processor, 1
instance = comp, \CORE_6|RC3|value[5] , CORE_6|RC3|value[5], processor, 1
instance = comp, \CORE_6|RC3|value[6]~20 , CORE_6|RC3|value[6]~20, processor, 1
instance = comp, \CORE_6|RC3|value[6] , CORE_6|RC3|value[6], processor, 1
instance = comp, \CORE_6|RC3|value[7]~22 , CORE_6|RC3|value[7]~22, processor, 1
instance = comp, \CORE_6|RC3|value[7] , CORE_6|RC3|value[7], processor, 1
instance = comp, \CORE_6|RC2|value[7]~22 , CORE_6|RC2|value[7]~22, processor, 1
instance = comp, \CORE_6|RC2|value[7] , CORE_6|RC2|value[7], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux7~11 , CORE_6|BUSMUX|Mux7~11, processor, 1
instance = comp, \CORE_6|BUSMUX|Mux7~17 , CORE_6|BUSMUX|Mux7~17, processor, 1
instance = comp, \CORE_6|RC1|value[7] , CORE_6|RC1|value[7], processor, 1
instance = comp, \CORE_6|RK2|value[7]~22 , CORE_6|RK2|value[7]~22, processor, 1
instance = comp, \CORE_6|RK2|value[7] , CORE_6|RK2|value[7], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux7~8 , CORE_6|BUSMUX|Mux7~8, processor, 1
instance = comp, \CORE_6|RN2|value[7]~22 , CORE_6|RN2|value[7]~22, processor, 1
instance = comp, \CORE_6|RN2|value[7] , CORE_6|RN2|value[7], processor, 1
instance = comp, \CORE_6|RM2|value[7]~22 , CORE_6|RM2|value[7]~22, processor, 1
instance = comp, \CORE_6|RM2|value[7] , CORE_6|RM2|value[7], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux7~9 , CORE_6|BUSMUX|Mux7~9, processor, 1
instance = comp, \CORE_6|BUSMUX|Mux7~10 , CORE_6|BUSMUX|Mux7~10, processor, 1
instance = comp, \CORE_6|RR|value[7] , CORE_6|RR|value[7], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux7~18 , CORE_6|BUSMUX|Mux7~18, processor, 1
instance = comp, \CORE_6|BUSMUX|Mux7~12 , CORE_6|BUSMUX|Mux7~12, processor, 1
instance = comp, \CORE_6|AR|Add0~12 , CORE_6|AR|Add0~12, processor, 1
instance = comp, \CORE_6|AR|value[7]~7 , CORE_6|AR|value[7]~7, processor, 1
instance = comp, \CORE_6|AR|value[7] , CORE_6|AR|value[7], processor, 1
instance = comp, \CORE_6|RP|value[7] , CORE_6|RP|value[7], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux7~13 , CORE_6|BUSMUX|Mux7~13, processor, 1
instance = comp, \dmem_c|MEM_7[7] , dmem_c|MEM_7[7], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux7~14 , CORE_6|BUSMUX|Mux7~14, processor, 1
instance = comp, \CORE_6|BUSMUX|Mux7~15 , CORE_6|BUSMUX|Mux7~15, processor, 1
instance = comp, \CORE_6|RT4|value[7] , CORE_6|RT4|value[7], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux7~16 , CORE_6|BUSMUX|Mux7~16, processor, 1
instance = comp, \CORE_6|BUSMUX|select[7] , CORE_6|BUSMUX|select[7], processor, 1
instance = comp, \CORE_6|DR|value[7] , CORE_6|DR|value[7], processor, 1
instance = comp, \dmem_c|Selector42~0 , dmem_c|Selector42~0, processor, 1
instance = comp, \CORE_0|DR|value[7] , CORE_0|DR|value[7], processor, 1
instance = comp, \CORE_1|DR|value[7]~feeder , CORE_1|DR|value[7]~feeder, processor, 1
instance = comp, \CORE_1|DR|value[7] , CORE_1|DR|value[7], processor, 1
instance = comp, \dmem_c|Selector42~3 , dmem_c|Selector42~3, processor, 1
instance = comp, \CORE_2|DR|value[7]~feeder , CORE_2|DR|value[7]~feeder, processor, 1
instance = comp, \CORE_2|DR|value[7] , CORE_2|DR|value[7], processor, 1
instance = comp, \dmem_c|Selector42~2 , dmem_c|Selector42~2, processor, 1
instance = comp, \imem_c|INS_5[0]~feeder , imem_c|INS_5[0]~feeder, processor, 1
instance = comp, \imem_c|INS_5[0] , imem_c|INS_5[0], processor, 1
instance = comp, \CORE_4|IR|value[0] , CORE_4|IR|value[0], processor, 1
instance = comp, \imem_c|INS_5[1]~feeder , imem_c|INS_5[1]~feeder, processor, 1
instance = comp, \imem_c|INS_5[1] , imem_c|INS_5[1], processor, 1
instance = comp, \CORE_4|IR|value[1] , CORE_4|IR|value[1], processor, 1
instance = comp, \imem_c|INS_5[3]~feeder , imem_c|INS_5[3]~feeder, processor, 1
instance = comp, \imem_c|INS_5[3] , imem_c|INS_5[3], processor, 1
instance = comp, \CORE_4|IR|value[3] , CORE_4|IR|value[3], processor, 1
instance = comp, \CORE_4|CU|WideOr0~0 , CORE_4|CU|WideOr0~0, processor, 1
instance = comp, \CORE_4|CU|Equal1~0 , CORE_4|CU|Equal1~0, processor, 1
instance = comp, \imem_c|INS_5[7] , imem_c|INS_5[7], processor, 1
instance = comp, \CORE_4|IR|value[7] , CORE_4|IR|value[7], processor, 1
instance = comp, \imem_c|INS_5[4]~feeder , imem_c|INS_5[4]~feeder, processor, 1
instance = comp, \imem_c|INS_5[4] , imem_c|INS_5[4], processor, 1
instance = comp, \CORE_4|IR|value[4] , CORE_4|IR|value[4], processor, 1
instance = comp, \CORE_4|CU|Selector22~0 , CORE_4|CU|Selector22~0, processor, 1
instance = comp, \CORE_4|CU|Mux22~0 , CORE_4|CU|Mux22~0, processor, 1
instance = comp, \CORE_4|CU|Mux22~1 , CORE_4|CU|Mux22~1, processor, 1
instance = comp, \CORE_4|CU|Equal0~0 , CORE_4|CU|Equal0~0, processor, 1
instance = comp, \CORE_4|CU|WideOr1~0 , CORE_4|CU|WideOr1~0, processor, 1
instance = comp, \CORE_4|CU|Mux22~2 , CORE_4|CU|Mux22~2, processor, 1
instance = comp, \CORE_4|CU|Mux22~3 , CORE_4|CU|Mux22~3, processor, 1
instance = comp, \imem_c|INS_5[5]~feeder , imem_c|INS_5[5]~feeder, processor, 1
instance = comp, \imem_c|INS_5[5] , imem_c|INS_5[5], processor, 1
instance = comp, \CORE_4|IR|value[5] , CORE_4|IR|value[5], processor, 1
instance = comp, \CORE_4|CU|Selector41~4 , CORE_4|CU|Selector41~4, processor, 1
instance = comp, \CORE_4|CU|Mux22~4 , CORE_4|CU|Mux22~4, processor, 1
instance = comp, \CORE_4|CU|Selector10~0 , CORE_4|CU|Selector10~0, processor, 1
instance = comp, \CORE_4|CU|NEXT_STATE.00010010 , CORE_4|CU|NEXT_STATE.00010010, processor, 1
instance = comp, \CORE_4|CU|Selector40~5 , CORE_4|CU|Selector40~5, processor, 1
instance = comp, \CORE_4|CU|Selector40~6 , CORE_4|CU|Selector40~6, processor, 1
instance = comp, \CORE_4|CU|Selector40~4 , CORE_4|CU|Selector40~4, processor, 1
instance = comp, \CORE_4|CU|Selector40~3 , CORE_4|CU|Selector40~3, processor, 1
instance = comp, \CORE_4|CU|Selector40~7 , CORE_4|CU|Selector40~7, processor, 1
instance = comp, \CORE_4|CU|Selector40~8 , CORE_4|CU|Selector40~8, processor, 1
instance = comp, \CORE_4|CU|Selector19~0 , CORE_4|CU|Selector19~0, processor, 1
instance = comp, \dmem_c|Selector4~2 , dmem_c|Selector4~2, processor, 1
instance = comp, \dmem_c|Selector4~3 , dmem_c|Selector4~3, processor, 1
instance = comp, \dmem_c|Selector4~4 , dmem_c|Selector4~4, processor, 1
instance = comp, \dmem_c|Selector4~5 , dmem_c|Selector4~5, processor, 1
instance = comp, \dmem_c|Selector0~10 , dmem_c|Selector0~10, processor, 1
instance = comp, \dmem_c|Selector4~6 , dmem_c|Selector4~6, processor, 1
instance = comp, \dmem_c|memAV5 , dmem_c|memAV5, processor, 1
instance = comp, \CORE_4|CU|memAVREG , CORE_4|CU|memAVREG, processor, 1
instance = comp, \CORE_4|CU|Selector63~2 , CORE_4|CU|Selector63~2, processor, 1
instance = comp, \CORE_4|CU|Selector36~0 , CORE_4|CU|Selector36~0, processor, 1
instance = comp, \CORE_4|CU|Selector36~1 , CORE_4|CU|Selector36~1, processor, 1
instance = comp, \CORE_4|CU|NEXT_STATE.01110000 , CORE_4|CU|NEXT_STATE.01110000, processor, 1
instance = comp, \CORE_4|CU|Selector37~0 , CORE_4|CU|Selector37~0, processor, 1
instance = comp, \CORE_4|CU|NEXT_STATE.01110001 , CORE_4|CU|NEXT_STATE.01110001, processor, 1
instance = comp, \CORE_4|CU|Selector40~17 , CORE_4|CU|Selector40~17, processor, 1
instance = comp, \CORE_4|CU|Selector19~1 , CORE_4|CU|Selector19~1, processor, 1
instance = comp, \CORE_4|CU|NEXT_STATE.01000000 , CORE_4|CU|NEXT_STATE.01000000, processor, 1
instance = comp, \CORE_4|CU|NEXT_STATE.01000001 , CORE_4|CU|NEXT_STATE.01000001, processor, 1
instance = comp, \CORE_4|CU|Selector26~0 , CORE_4|CU|Selector26~0, processor, 1
instance = comp, \CORE_4|CU|NEXT_STATE.01000111 , CORE_4|CU|NEXT_STATE.01000111, processor, 1
instance = comp, \CORE_4|CU|Selector21~0 , CORE_4|CU|Selector21~0, processor, 1
instance = comp, \CORE_4|CU|Selector21~1 , CORE_4|CU|Selector21~1, processor, 1
instance = comp, \CORE_4|CU|NEXT_STATE.01000010 , CORE_4|CU|NEXT_STATE.01000010, processor, 1
instance = comp, \CORE_4|CU|Selector31~1 , CORE_4|CU|Selector31~1, processor, 1
instance = comp, \CORE_4|CU|Selector31~2 , CORE_4|CU|Selector31~2, processor, 1
instance = comp, \CORE_4|CU|Selector40~15 , CORE_4|CU|Selector40~15, processor, 1
instance = comp, \CORE_4|CU|Selector31~0 , CORE_4|CU|Selector31~0, processor, 1
instance = comp, \CORE_4|CU|Equal0~1 , CORE_4|CU|Equal0~1, processor, 1
instance = comp, \CORE_4|CU|Selector32~0 , CORE_4|CU|Selector32~0, processor, 1
instance = comp, \CORE_4|CU|NEXT_STATE.01010011 , CORE_4|CU|NEXT_STATE.01010011, processor, 1
instance = comp, \CORE_4|CU|Selector31~3 , CORE_4|CU|Selector31~3, processor, 1
instance = comp, \CORE_4|CU|NEXT_STATE.01010010 , CORE_4|CU|NEXT_STATE.01010010, processor, 1
instance = comp, \CORE_4|CU|NEXT_STATE~123 , CORE_4|CU|NEXT_STATE~123, processor, 1
instance = comp, \CORE_4|CU|NEXT_STATE.01010000 , CORE_4|CU|NEXT_STATE.01010000, processor, 1
instance = comp, \CORE_4|CU|Selector33~0 , CORE_4|CU|Selector33~0, processor, 1
instance = comp, \CORE_4|CU|Selector33~1 , CORE_4|CU|Selector33~1, processor, 1
instance = comp, \CORE_4|CU|NEXT_STATE.01100000 , CORE_4|CU|NEXT_STATE.01100000, processor, 1
instance = comp, \CORE_4|CU|NEXT_STATE.01100001 , CORE_4|CU|NEXT_STATE.01100001, processor, 1
instance = comp, \CORE_4|CU|NEXT_STATE.01100010 , CORE_4|CU|NEXT_STATE.01100010, processor, 1
instance = comp, \CORE_4|CU|Selector62~0 , CORE_4|CU|Selector62~0, processor, 1
instance = comp, \CORE_4|CU|WideOr2~0 , CORE_4|CU|WideOr2~0, processor, 1
instance = comp, \CORE_4|CU|Selector62~1 , CORE_4|CU|Selector62~1, processor, 1
instance = comp, \CORE_4|CU|NEXT_STATE.11110000 , CORE_4|CU|NEXT_STATE.11110000, processor, 1
instance = comp, \CORE_4|CU|Selector40~11 , CORE_4|CU|Selector40~11, processor, 1
instance = comp, \CORE_4|CU|Selector40~12 , CORE_4|CU|Selector40~12, processor, 1
instance = comp, \CORE_4|CU|Selector40~13 , CORE_4|CU|Selector40~13, processor, 1
instance = comp, \CORE_4|CU|Selector22~1 , CORE_4|CU|Selector22~1, processor, 1
instance = comp, \CORE_4|CU|Selector22~2 , CORE_4|CU|Selector22~2, processor, 1
instance = comp, \CORE_4|CU|Selector22~3 , CORE_4|CU|Selector22~3, processor, 1
instance = comp, \CORE_4|CU|Selector22~4 , CORE_4|CU|Selector22~4, processor, 1
instance = comp, \CORE_4|CU|NEXT_STATE.01000011 , CORE_4|CU|NEXT_STATE.01000011, processor, 1
instance = comp, \CORE_4|CU|WideOr40~0 , CORE_4|CU|WideOr40~0, processor, 1
instance = comp, \CORE_4|CU|Selector12~20 , CORE_4|CU|Selector12~20, processor, 1
instance = comp, \CORE_4|CU|Selector40~9 , CORE_4|CU|Selector40~9, processor, 1
instance = comp, \CORE_4|CU|Selector40~10 , CORE_4|CU|Selector40~10, processor, 1
instance = comp, \CORE_4|CU|Selector40~14 , CORE_4|CU|Selector40~14, processor, 1
instance = comp, \CORE_4|CU|Selector65~0 , CORE_4|CU|Selector65~0, processor, 1
instance = comp, \CORE_4|CU|Selector65~1 , CORE_4|CU|Selector65~1, processor, 1
instance = comp, \CORE_4|CU|NEXT_STATE.11110011 , CORE_4|CU|NEXT_STATE.11110011, processor, 1
instance = comp, \CORE_4|CU|Selector12~10 , CORE_4|CU|Selector12~10, processor, 1
instance = comp, \CORE_4|CU|Selector55~1 , CORE_4|CU|Selector55~1, processor, 1
instance = comp, \CORE_4|CU|Selector55~2 , CORE_4|CU|Selector55~2, processor, 1
instance = comp, \CORE_4|CU|Selector55~3 , CORE_4|CU|Selector55~3, processor, 1
instance = comp, \CORE_4|CU|Selector12~12 , CORE_4|CU|Selector12~12, processor, 1
instance = comp, \CORE_4|CU|Selector55~4 , CORE_4|CU|Selector55~4, processor, 1
instance = comp, \CORE_4|CU|Selector53~0 , CORE_4|CU|Selector53~0, processor, 1
instance = comp, \CORE_4|CU|Selector53~1 , CORE_4|CU|Selector53~1, processor, 1
instance = comp, \CORE_4|CU|Selector55~5 , CORE_4|CU|Selector55~5, processor, 1
instance = comp, \CORE_4|CU|Selector55~6 , CORE_4|CU|Selector55~6, processor, 1
instance = comp, \CORE_4|CU|Selector12~19 , CORE_4|CU|Selector12~19, processor, 1
instance = comp, \CORE_4|CU|Selector55~8 , CORE_4|CU|Selector55~8, processor, 1
instance = comp, \CORE_4|CU|Selector12~28 , CORE_4|CU|Selector12~28, processor, 1
instance = comp, \CORE_4|CU|Selector55~0 , CORE_4|CU|Selector55~0, processor, 1
instance = comp, \CORE_4|CU|Selector12~29 , CORE_4|CU|Selector12~29, processor, 1
instance = comp, \CORE_4|CU|Selector55~7 , CORE_4|CU|Selector55~7, processor, 1
instance = comp, \CORE_4|CU|Selector55~9 , CORE_4|CU|Selector55~9, processor, 1
instance = comp, \CORE_4|CU|NEXT_STATE.11000001 , CORE_4|CU|NEXT_STATE.11000001, processor, 1
instance = comp, \CORE_4|CU|busMUX~0 , CORE_4|CU|busMUX~0, processor, 1
instance = comp, \CORE_4|CU|busMUX[4] , CORE_4|CU|busMUX[4], processor, 1
instance = comp, \CORE_4|CU|Selector52~2 , CORE_4|CU|Selector52~2, processor, 1
instance = comp, \CORE_4|CU|NEXT_STATE.11000000 , CORE_4|CU|NEXT_STATE.11000000, processor, 1
instance = comp, \CORE_4|CU|Selector54~0 , CORE_4|CU|Selector54~0, processor, 1
instance = comp, \CORE_4|CU|NEXT_STATE.11000010 , CORE_4|CU|NEXT_STATE.11000010, processor, 1
instance = comp, \CORE_4|CU|Selector50~0 , CORE_4|CU|Selector50~0, processor, 1
instance = comp, \CORE_4|CU|NEXT_STATE.10100001 , CORE_4|CU|NEXT_STATE.10100001, processor, 1
instance = comp, \CORE_4|CU|Selector45~4 , CORE_4|CU|Selector45~4, processor, 1
instance = comp, \CORE_4|CU|Selector23~8 , CORE_4|CU|Selector23~8, processor, 1
instance = comp, \CORE_4|CU|Selector41~5 , CORE_4|CU|Selector41~5, processor, 1
instance = comp, \CORE_4|CU|Selector45~5 , CORE_4|CU|Selector45~5, processor, 1
instance = comp, \CORE_4|CU|Selector46~0 , CORE_4|CU|Selector46~0, processor, 1
instance = comp, \CORE_4|CU|Selector45~13 , CORE_4|CU|Selector45~13, processor, 1
instance = comp, \CORE_4|CU|Selector45~8 , CORE_4|CU|Selector45~8, processor, 1
instance = comp, \CORE_4|CU|Selector23~4 , CORE_4|CU|Selector23~4, processor, 1
instance = comp, \CORE_4|CU|Selector45~6 , CORE_4|CU|Selector45~6, processor, 1
instance = comp, \CORE_4|CU|Selector45~12 , CORE_4|CU|Selector45~12, processor, 1
instance = comp, \CORE_4|CU|Selector45~7 , CORE_4|CU|Selector45~7, processor, 1
instance = comp, \CORE_4|CU|Selector45~9 , CORE_4|CU|Selector45~9, processor, 1
instance = comp, \CORE_4|CU|Selector45~10 , CORE_4|CU|Selector45~10, processor, 1
instance = comp, \CORE_4|CU|Selector45~11 , CORE_4|CU|Selector45~11, processor, 1
instance = comp, \CORE_4|CU|NEXT_STATE.10010000 , CORE_4|CU|NEXT_STATE.10010000, processor, 1
instance = comp, \CORE_4|CU|WideOr17~1 , CORE_4|CU|WideOr17~1, processor, 1
instance = comp, \CORE_4|CU|Selector47~0 , CORE_4|CU|Selector47~0, processor, 1
instance = comp, \CORE_4|CU|NEXT_STATE.10010010 , CORE_4|CU|NEXT_STATE.10010010, processor, 1
instance = comp, \CORE_4|CU|WideOr17~0 , CORE_4|CU|WideOr17~0, processor, 1
instance = comp, \CORE_4|CU|Selector46~1 , CORE_4|CU|Selector46~1, processor, 1
instance = comp, \CORE_4|CU|NEXT_STATE.10010001 , CORE_4|CU|NEXT_STATE.10010001, processor, 1
instance = comp, \CORE_4|CU|Selector48~0 , CORE_4|CU|Selector48~0, processor, 1
instance = comp, \CORE_4|CU|NEXT_STATE.10010011 , CORE_4|CU|NEXT_STATE.10010011, processor, 1
instance = comp, \CORE_4|CU|WideOr17~2 , CORE_4|CU|WideOr17~2, processor, 1
instance = comp, \CORE_4|CU|Selector24~0 , CORE_4|CU|Selector24~0, processor, 1
instance = comp, \CORE_4|CU|Selector23~5 , CORE_4|CU|Selector23~5, processor, 1
instance = comp, \CORE_4|CU|Selector23~14 , CORE_4|CU|Selector23~14, processor, 1
instance = comp, \CORE_4|CU|Selector23~15 , CORE_4|CU|Selector23~15, processor, 1
instance = comp, \CORE_4|CU|Selector12~17 , CORE_4|CU|Selector12~17, processor, 1
instance = comp, \CORE_4|CU|Selector23~12 , CORE_4|CU|Selector23~12, processor, 1
instance = comp, \CORE_4|CU|Selector23~10 , CORE_4|CU|Selector23~10, processor, 1
instance = comp, \CORE_4|CU|Selector23~9 , CORE_4|CU|Selector23~9, processor, 1
instance = comp, \CORE_4|CU|Selector23~6 , CORE_4|CU|Selector23~6, processor, 1
instance = comp, \CORE_4|CU|Selector23~11 , CORE_4|CU|Selector23~11, processor, 1
instance = comp, \CORE_4|CU|Selector23~13 , CORE_4|CU|Selector23~13, processor, 1
instance = comp, \CORE_4|CU|Selector23~16 , CORE_4|CU|Selector23~16, processor, 1
instance = comp, \CORE_4|CU|Selector23~17 , CORE_4|CU|Selector23~17, processor, 1
instance = comp, \CORE_4|CU|Selector23~18 , CORE_4|CU|Selector23~18, processor, 1
instance = comp, \CORE_4|CU|Selector23~19 , CORE_4|CU|Selector23~19, processor, 1
instance = comp, \CORE_4|CU|NEXT_STATE.01000101 , CORE_4|CU|NEXT_STATE.01000101, processor, 1
instance = comp, \CORE_4|CU|Selector23~20 , CORE_4|CU|Selector23~20, processor, 1
instance = comp, \CORE_4|CU|NEXT_STATE.01000100 , CORE_4|CU|NEXT_STATE.01000100, processor, 1
instance = comp, \CORE_4|CU|Selector30~0 , CORE_4|CU|Selector30~0, processor, 1
instance = comp, \CORE_4|CU|NEXT_STATE.01010001 , CORE_4|CU|NEXT_STATE.01010001, processor, 1
instance = comp, \CORE_4|CU|WideOr14~0 , CORE_4|CU|WideOr14~0, processor, 1
instance = comp, \CORE_4|CU|WideOr17 , CORE_4|CU|WideOr17, processor, 1
instance = comp, \CORE_4|CU|busMUX[0] , CORE_4|CU|busMUX[0], processor, 1
instance = comp, \CORE_4|CU|wEN[14] , CORE_4|CU|wEN[14], processor, 1
instance = comp, \CORE_4|RT4|value[7] , CORE_4|RT4|value[7], processor, 1
instance = comp, \CORE_4|CU|Selector40~16 , CORE_4|CU|Selector40~16, processor, 1
instance = comp, \CORE_4|CU|NEXT_STATE.01110101 , CORE_4|CU|NEXT_STATE.01110101, processor, 1
instance = comp, \CORE_4|CU|WideOr16~0 , CORE_4|CU|WideOr16~0, processor, 1
instance = comp, \CORE_4|CU|WideOr16~1 , CORE_4|CU|WideOr16~1, processor, 1
instance = comp, \CORE_4|CU|Selector55~10 , CORE_4|CU|Selector55~10, processor, 1
instance = comp, \CORE_4|CU|NEXT_STATE.11000011 , CORE_4|CU|NEXT_STATE.11000011, processor, 1
instance = comp, \CORE_4|CU|WideOr16~3 , CORE_4|CU|WideOr16~3, processor, 1
instance = comp, \CORE_4|CU|NEXT_STATE.01110010~feeder , CORE_4|CU|NEXT_STATE.01110010~feeder, processor, 1
instance = comp, \CORE_4|CU|NEXT_STATE.01110010 , CORE_4|CU|NEXT_STATE.01110010, processor, 1
instance = comp, \CORE_4|CU|wEN[5] , CORE_4|CU|wEN[5], processor, 1
instance = comp, \CORE_4|RK1|value[5] , CORE_4|RK1|value[5], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux5~10 , CORE_4|BUSMUX|Mux5~10, processor, 1
instance = comp, \CORE_4|CU|wEN[7] , CORE_4|CU|wEN[7], processor, 1
instance = comp, \CORE_4|RT|value~6 , CORE_4|RT|value~6, processor, 1
instance = comp, \CORE_4|CU|Selector41~6 , CORE_4|CU|Selector41~6, processor, 1
instance = comp, \CORE_4|CU|Selector41~7 , CORE_4|CU|Selector41~7, processor, 1
instance = comp, \CORE_4|CU|Selector42~0 , CORE_4|CU|Selector42~0, processor, 1
instance = comp, \CORE_4|CU|Selector44~0 , CORE_4|CU|Selector44~0, processor, 1
instance = comp, \CORE_4|CU|Selector41~8 , CORE_4|CU|Selector41~8, processor, 1
instance = comp, \CORE_4|CU|Selector41~10 , CORE_4|CU|Selector41~10, processor, 1
instance = comp, \CORE_4|CU|NEXT_STATE.10000011 , CORE_4|CU|NEXT_STATE.10000011, processor, 1
instance = comp, \CORE_4|CU|Selector41~9 , CORE_4|CU|Selector41~9, processor, 1
instance = comp, \CORE_4|CU|NEXT_STATE.10000000 , CORE_4|CU|NEXT_STATE.10000000, processor, 1
instance = comp, \CORE_4|CU|RST~2 , CORE_4|CU|RST~2, processor, 1
instance = comp, \CORE_4|CU|RST[4] , CORE_4|CU|RST[4], processor, 1
instance = comp, \CORE_4|RT|value[7]~1 , CORE_4|RT|value[7]~1, processor, 1
instance = comp, \CORE_4|RT|value[5] , CORE_4|RT|value[5], processor, 1
instance = comp, \CORE_4|CU|wEN[6] , CORE_4|CU|wEN[6], processor, 1
instance = comp, \CORE_4|RM1|value[5] , CORE_4|RM1|value[5], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux5~11 , CORE_4|BUSMUX|Mux5~11, processor, 1
instance = comp, \CORE_4|CU|Selector39~0 , CORE_4|CU|Selector39~0, processor, 1
instance = comp, \CORE_4|CU|NEXT_STATE.01110011 , CORE_4|CU|NEXT_STATE.01110011, processor, 1
instance = comp, \CORE_4|CU|WideOr14~2 , CORE_4|CU|WideOr14~2, processor, 1
instance = comp, \CORE_4|CU|Selector27~0 , CORE_4|CU|Selector27~0, processor, 1
instance = comp, \CORE_4|CU|NEXT_STATE.01001000 , CORE_4|CU|NEXT_STATE.01001000, processor, 1
instance = comp, \CORE_4|CU|Selector25~0 , CORE_4|CU|Selector25~0, processor, 1
instance = comp, \CORE_4|CU|NEXT_STATE.01000110 , CORE_4|CU|NEXT_STATE.01000110, processor, 1
instance = comp, \CORE_4|CU|WideOr5~0 , CORE_4|CU|WideOr5~0, processor, 1
instance = comp, \CORE_4|CU|WideOr14~1 , CORE_4|CU|WideOr14~1, processor, 1
instance = comp, \CORE_4|CU|Selector51~0 , CORE_4|CU|Selector51~0, processor, 1
instance = comp, \CORE_4|CU|Selector51~1 , CORE_4|CU|Selector51~1, processor, 1
instance = comp, \CORE_4|CU|NEXT_STATE.10110000 , CORE_4|CU|NEXT_STATE.10110000, processor, 1
instance = comp, \CORE_4|CU|WideOr14~3 , CORE_4|CU|WideOr14~3, processor, 1
instance = comp, \CORE_4|CU|WideOr14 , CORE_4|CU|WideOr14, processor, 1
instance = comp, \CORE_4|CU|busMUX[3] , CORE_4|CU|busMUX[3], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux5~7 , CORE_4|BUSMUX|Mux5~7, processor, 1
instance = comp, \CORE_4|CU|WideOr7 , CORE_4|CU|WideOr7, processor, 1
instance = comp, \CORE_4|CU|wEN[9] , CORE_4|CU|wEN[9], processor, 1
instance = comp, \CORE_4|DR|value[5] , CORE_4|DR|value[5], processor, 1
instance = comp, \CORE_4|CU|Selector60~9 , CORE_4|CU|Selector60~9, processor, 1
instance = comp, \CORE_4|CU|Selector12~26 , CORE_4|CU|Selector12~26, processor, 1
instance = comp, \CORE_4|CU|Selector60~2 , CORE_4|CU|Selector60~2, processor, 1
instance = comp, \CORE_4|CU|Selector60~3 , CORE_4|CU|Selector60~3, processor, 1
instance = comp, \CORE_4|CU|Selector60~4 , CORE_4|CU|Selector60~4, processor, 1
instance = comp, \CORE_4|CU|Selector60~5 , CORE_4|CU|Selector60~5, processor, 1
instance = comp, \CORE_4|CU|Selector56~2 , CORE_4|CU|Selector56~2, processor, 1
instance = comp, \CORE_4|CU|Selector23~7 , CORE_4|CU|Selector23~7, processor, 1
instance = comp, \CORE_4|CU|Selector60~6 , CORE_4|CU|Selector60~6, processor, 1
instance = comp, \CORE_4|CU|Selector60~7 , CORE_4|CU|Selector60~7, processor, 1
instance = comp, \CORE_4|CU|NEXT_STATE.11010000 , CORE_4|CU|NEXT_STATE.11010000, processor, 1
instance = comp, \CORE_4|CU|Selector6~0 , CORE_4|CU|Selector6~0, processor, 1
instance = comp, \CORE_4|CU|Selector6~1 , CORE_4|CU|Selector6~1, processor, 1
instance = comp, \CORE_4|CU|coreINC_AR , CORE_4|CU|coreINC_AR, processor, 1
instance = comp, \CORE_4|RT4|value[3] , CORE_4|RT4|value[3], processor, 1
instance = comp, \CORE_4|CU|Selector49~0 , CORE_4|CU|Selector49~0, processor, 1
instance = comp, \CORE_4|CU|NEXT_STATE.10100000 , CORE_4|CU|NEXT_STATE.10100000, processor, 1
instance = comp, \CORE_4|CU|WideOr15 , CORE_4|CU|WideOr15, processor, 1
instance = comp, \CORE_4|CU|busMUX[2] , CORE_4|CU|busMUX[2], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux5~8 , CORE_4|BUSMUX|Mux5~8, processor, 1
instance = comp, \CORE_4|CU|WideOr8~0 , CORE_4|CU|WideOr8~0, processor, 1
instance = comp, \CORE_4|CU|wEN[3] , CORE_4|CU|wEN[3], processor, 1
instance = comp, \CORE_4|RC1|value[3] , CORE_4|RC1|value[3], processor, 1
instance = comp, \CORE_4|CU|Selector59~0 , CORE_4|CU|Selector59~0, processor, 1
instance = comp, \CORE_4|CU|NEXT_STATE.11010011 , CORE_4|CU|NEXT_STATE.11010011, processor, 1
instance = comp, \CORE_4|CU|INC[3] , CORE_4|CU|INC[3], processor, 1
instance = comp, \CORE_4|RK2|value[0]~8 , CORE_4|RK2|value[0]~8, processor, 1
instance = comp, \CORE_4|CU|Selector43~0 , CORE_4|CU|Selector43~0, processor, 1
instance = comp, \CORE_4|CU|NEXT_STATE.10000010 , CORE_4|CU|NEXT_STATE.10000010, processor, 1
instance = comp, \CORE_4|CU|RST~0 , CORE_4|CU|RST~0, processor, 1
instance = comp, \CORE_4|CU|RST[2] , CORE_4|CU|RST[2], processor, 1
instance = comp, \CORE_4|RK2|value[0] , CORE_4|RK2|value[0], processor, 1
instance = comp, \CORE_4|RK2|value[1]~10 , CORE_4|RK2|value[1]~10, processor, 1
instance = comp, \CORE_4|RK2|value[1] , CORE_4|RK2|value[1], processor, 1
instance = comp, \CORE_4|RK2|value[2]~12 , CORE_4|RK2|value[2]~12, processor, 1
instance = comp, \CORE_4|RK2|value[2] , CORE_4|RK2|value[2], processor, 1
instance = comp, \CORE_4|RK2|value[3]~14 , CORE_4|RK2|value[3]~14, processor, 1
instance = comp, \CORE_4|RK2|value[3] , CORE_4|RK2|value[3], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux3~8 , CORE_4|BUSMUX|Mux3~8, processor, 1
instance = comp, \CORE_4|CU|Selector60~8 , CORE_4|CU|Selector60~8, processor, 1
instance = comp, \CORE_4|CU|NEXT_STATE.11010100 , CORE_4|CU|NEXT_STATE.11010100, processor, 1
instance = comp, \CORE_4|CU|INC[2] , CORE_4|CU|INC[2], processor, 1
instance = comp, \CORE_4|RN2|value[0]~8 , CORE_4|RN2|value[0]~8, processor, 1
instance = comp, \CORE_4|CU|Selector42~1 , CORE_4|CU|Selector42~1, processor, 1
instance = comp, \CORE_4|CU|NEXT_STATE.10000001 , CORE_4|CU|NEXT_STATE.10000001, processor, 1
instance = comp, \CORE_4|CU|RST~1 , CORE_4|CU|RST~1, processor, 1
instance = comp, \CORE_4|CU|RST[1] , CORE_4|CU|RST[1], processor, 1
instance = comp, \CORE_4|RN2|value[0] , CORE_4|RN2|value[0], processor, 1
instance = comp, \CORE_4|RN2|value[1]~10 , CORE_4|RN2|value[1]~10, processor, 1
instance = comp, \CORE_4|RN2|value[1] , CORE_4|RN2|value[1], processor, 1
instance = comp, \CORE_4|RN2|value[2]~12 , CORE_4|RN2|value[2]~12, processor, 1
instance = comp, \CORE_4|RN2|value[2] , CORE_4|RN2|value[2], processor, 1
instance = comp, \CORE_4|RN2|value[3]~14 , CORE_4|RN2|value[3]~14, processor, 1
instance = comp, \CORE_4|RN2|value[3] , CORE_4|RN2|value[3], processor, 1
instance = comp, \CORE_4|CU|Selector58~0 , CORE_4|CU|Selector58~0, processor, 1
instance = comp, \CORE_4|CU|NEXT_STATE.11010010 , CORE_4|CU|NEXT_STATE.11010010, processor, 1
instance = comp, \CORE_4|CU|INC[4]~feeder , CORE_4|CU|INC[4]~feeder, processor, 1
instance = comp, \CORE_4|CU|INC[4] , CORE_4|CU|INC[4], processor, 1
instance = comp, \CORE_4|RM2|value[0]~8 , CORE_4|RM2|value[0]~8, processor, 1
instance = comp, \CORE_4|CU|RST[0] , CORE_4|CU|RST[0], processor, 1
instance = comp, \CORE_4|RM2|value[0] , CORE_4|RM2|value[0], processor, 1
instance = comp, \CORE_4|RM2|value[1]~10 , CORE_4|RM2|value[1]~10, processor, 1
instance = comp, \CORE_4|RM2|value[1] , CORE_4|RM2|value[1], processor, 1
instance = comp, \CORE_4|RM2|value[2]~12 , CORE_4|RM2|value[2]~12, processor, 1
instance = comp, \CORE_4|RM2|value[2] , CORE_4|RM2|value[2], processor, 1
instance = comp, \CORE_4|RM2|value[3]~14 , CORE_4|RM2|value[3]~14, processor, 1
instance = comp, \CORE_4|RM2|value[3] , CORE_4|RM2|value[3], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux3~9 , CORE_4|BUSMUX|Mux3~9, processor, 1
instance = comp, \CORE_4|CU|aluOP~0 , CORE_4|CU|aluOP~0, processor, 1
instance = comp, \CORE_4|CU|aluOP[0] , CORE_4|CU|aluOP[0], processor, 1
instance = comp, \CORE_4|CU|WideOr9~0 , CORE_4|CU|WideOr9~0, processor, 1
instance = comp, \CORE_4|CU|WideOr9 , CORE_4|CU|WideOr9, processor, 1
instance = comp, \CORE_4|CU|wEN[0] , CORE_4|CU|wEN[0], processor, 1
instance = comp, \CORE_4|CU|aluOP[3] , CORE_4|CU|aluOP[3], processor, 1
instance = comp, \CORE_4|CU|WideOr19 , CORE_4|CU|WideOr19, processor, 1
instance = comp, \CORE_4|CU|aluOP[2] , CORE_4|CU|aluOP[2], processor, 1
instance = comp, \CORE_4|ALU|Add0~15 , CORE_4|ALU|Add0~15, processor, 1
instance = comp, \CORE_4|BUSMUX|Mux5~6 , CORE_4|BUSMUX|Mux5~6, processor, 1
instance = comp, \CORE_4|DR|value[2] , CORE_4|DR|value[2], processor, 1
instance = comp, \CORE_4|CU|wEN[8]~feeder , CORE_4|CU|wEN[8]~feeder, processor, 1
instance = comp, \CORE_4|CU|wEN[8] , CORE_4|CU|wEN[8], processor, 1
instance = comp, \CORE_4|RP|value[2] , CORE_4|RP|value[2], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux2~7 , CORE_4|BUSMUX|Mux2~7, processor, 1
instance = comp, \dmem_c|MEM_5[2]~feeder , dmem_c|MEM_5[2]~feeder, processor, 1
instance = comp, \dmem_c|MEM_5[4]~2 , dmem_c|MEM_5[4]~2, processor, 1
instance = comp, \dmem_c|MEM_5[4]~3 , dmem_c|MEM_5[4]~3, processor, 1
instance = comp, \dmem_c|MEM_5[2] , dmem_c|MEM_5[2], processor, 1
instance = comp, \CORE_4|AR|Add0~0 , CORE_4|AR|Add0~0, processor, 1
instance = comp, \CORE_4|AR|value[2]~0 , CORE_4|AR|value[2]~0, processor, 1
instance = comp, \CORE_4|CU|Selector5~0 , CORE_4|CU|Selector5~0, processor, 1
instance = comp, \CORE_4|CU|WideOr6~0 , CORE_4|CU|WideOr6~0, processor, 1
instance = comp, \CORE_4|CU|wEN[10] , CORE_4|CU|wEN[10], processor, 1
instance = comp, \CORE_4|CU|Selector5~1 , CORE_4|CU|Selector5~1, processor, 1
instance = comp, \CORE_4|CU|selAR , CORE_4|CU|selAR, processor, 1
instance = comp, \CORE_4|AR|always0~0 , CORE_4|AR|always0~0, processor, 1
instance = comp, \CORE_4|AR|value~8 , CORE_4|AR|value~8, processor, 1
instance = comp, \CORE_4|AR|value[2] , CORE_4|AR|value[2], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux2~8 , CORE_4|BUSMUX|Mux2~8, processor, 1
instance = comp, \CORE_4|CU|wEN[13] , CORE_4|CU|wEN[13], processor, 1
instance = comp, \CORE_4|RR|value[2] , CORE_4|RR|value[2], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux5~9 , CORE_4|BUSMUX|Mux5~9, processor, 1
instance = comp, \CORE_4|CU|Selector57~0 , CORE_4|CU|Selector57~0, processor, 1
instance = comp, \CORE_4|CU|NEXT_STATE.11010001 , CORE_4|CU|NEXT_STATE.11010001, processor, 1
instance = comp, \CORE_4|CU|INC[0]~feeder , CORE_4|CU|INC[0]~feeder, processor, 1
instance = comp, \CORE_4|CU|INC[0] , CORE_4|CU|INC[0], processor, 1
instance = comp, \CORE_4|RC3|value[0]~8 , CORE_4|RC3|value[0]~8, processor, 1
instance = comp, \dmem_c|MEM_5[0]~feeder , dmem_c|MEM_5[0]~feeder, processor, 1
instance = comp, \dmem_c|MEM_5[0] , dmem_c|MEM_5[0], processor, 1
instance = comp, \CORE_4|DR|value[0] , CORE_4|DR|value[0], processor, 1
instance = comp, \CORE_4|RP|value[0] , CORE_4|RP|value[0], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux0~7 , CORE_4|BUSMUX|Mux0~7, processor, 1
instance = comp, \CORE_4|AR|value~6 , CORE_4|AR|value~6, processor, 1
instance = comp, \CORE_4|AR|always0~1 , CORE_4|AR|always0~1, processor, 1
instance = comp, \CORE_4|AR|value[0] , CORE_4|AR|value[0], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux0~8 , CORE_4|BUSMUX|Mux0~8, processor, 1
instance = comp, \CORE_4|RR|value[0] , CORE_4|RR|value[0], processor, 1
instance = comp, \CORE_4|CU|INC[1]~feeder , CORE_4|CU|INC[1]~feeder, processor, 1
instance = comp, \CORE_4|CU|INC[1] , CORE_4|CU|INC[1], processor, 1
instance = comp, \CORE_4|RC2|value[0]~8 , CORE_4|RC2|value[0]~8, processor, 1
instance = comp, \CORE_4|CU|wEN[2] , CORE_4|CU|wEN[2], processor, 1
instance = comp, \CORE_4|RC2|value[0] , CORE_4|RC2|value[0], processor, 1
instance = comp, \CORE_4|RC1|value[0] , CORE_4|RC1|value[0], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux0~2 , CORE_4|BUSMUX|Mux0~2, processor, 1
instance = comp, \CORE_4|BUSMUX|Mux0~3 , CORE_4|BUSMUX|Mux0~3, processor, 1
instance = comp, \CORE_4|ALU|Add0~0 , CORE_4|ALU|Add0~0, processor, 1
instance = comp, \CORE_4|ALU|Add0~1 , CORE_4|ALU|Add0~1, processor, 1
instance = comp, \CORE_4|CU|wEN[4] , CORE_4|CU|wEN[4], processor, 1
instance = comp, \CORE_4|RN1|value[1] , CORE_4|RN1|value[1], processor, 1
instance = comp, \CORE_4|RK1|value[1] , CORE_4|RK1|value[1], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux1~6 , CORE_4|BUSMUX|Mux1~6, processor, 1
instance = comp, \CORE_4|RM1|value[1] , CORE_4|RM1|value[1], processor, 1
instance = comp, \CORE_4|RT|value~2 , CORE_4|RT|value~2, processor, 1
instance = comp, \CORE_4|RT|value[1] , CORE_4|RT|value[1], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux1~7 , CORE_4|BUSMUX|Mux1~7, processor, 1
instance = comp, \dmem_c|MEM_5[1]~feeder , dmem_c|MEM_5[1]~feeder, processor, 1
instance = comp, \dmem_c|MEM_5[1] , dmem_c|MEM_5[1], processor, 1
instance = comp, \CORE_4|RP|value[1] , CORE_4|RP|value[1], processor, 1
instance = comp, \CORE_4|AR|value~7 , CORE_4|AR|value~7, processor, 1
instance = comp, \CORE_4|AR|value[1] , CORE_4|AR|value[1], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux1~13 , CORE_4|BUSMUX|Mux1~13, processor, 1
instance = comp, \CORE_4|DR|value[1] , CORE_4|DR|value[1], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux1~14 , CORE_4|BUSMUX|Mux1~14, processor, 1
instance = comp, \CORE_4|RR|value[1] , CORE_4|RR|value[1], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux1~18 , CORE_4|BUSMUX|Mux1~18, processor, 1
instance = comp, \CORE_4|RC2|value[1]~10 , CORE_4|RC2|value[1]~10, processor, 1
instance = comp, \CORE_4|RC2|value[1] , CORE_4|RC2|value[1], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux1~11 , CORE_4|BUSMUX|Mux1~11, processor, 1
instance = comp, \CORE_4|BUSMUX|Mux1~17 , CORE_4|BUSMUX|Mux1~17, processor, 1
instance = comp, \CORE_4|RC1|value[1] , CORE_4|RC1|value[1], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux1~8 , CORE_4|BUSMUX|Mux1~8, processor, 1
instance = comp, \CORE_4|BUSMUX|Mux1~9 , CORE_4|BUSMUX|Mux1~9, processor, 1
instance = comp, \CORE_4|BUSMUX|Mux1~10 , CORE_4|BUSMUX|Mux1~10, processor, 1
instance = comp, \CORE_4|BUSMUX|Mux1~12 , CORE_4|BUSMUX|Mux1~12, processor, 1
instance = comp, \CORE_4|BUSMUX|Mux1~15 , CORE_4|BUSMUX|Mux1~15, processor, 1
instance = comp, \CORE_4|RT4|value[1] , CORE_4|RT4|value[1], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux1~16 , CORE_4|BUSMUX|Mux1~16, processor, 1
instance = comp, \CORE_4|BUSMUX|Mux8~0 , CORE_4|BUSMUX|Mux8~0, processor, 1
instance = comp, \CORE_4|BUSMUX|Mux8~1 , CORE_4|BUSMUX|Mux8~1, processor, 1
instance = comp, \CORE_4|BUSMUX|Mux8~1clkctrl , CORE_4|BUSMUX|Mux8~1clkctrl, processor, 1
instance = comp, \CORE_4|BUSMUX|select[1] , CORE_4|BUSMUX|select[1], processor, 1
instance = comp, \CORE_4|RT4|value[4] , CORE_4|RT4|value[4], processor, 1
instance = comp, \CORE_4|RN1|value[4] , CORE_4|RN1|value[4], processor, 1
instance = comp, \CORE_4|RM1|value[4] , CORE_4|RM1|value[4], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux4~0 , CORE_4|BUSMUX|Mux4~0, processor, 1
instance = comp, \CORE_4|RK1|value[4] , CORE_4|RK1|value[4], processor, 1
instance = comp, \CORE_4|RT|value~5 , CORE_4|RT|value~5, processor, 1
instance = comp, \CORE_4|RT|value[4] , CORE_4|RT|value[4], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux4~1 , CORE_4|BUSMUX|Mux4~1, processor, 1
instance = comp, \CORE_4|RC3|value[2]~12 , CORE_4|RC3|value[2]~12, processor, 1
instance = comp, \CORE_4|RC3|value[3]~14 , CORE_4|RC3|value[3]~14, processor, 1
instance = comp, \CORE_4|CU|wEN[1]~feeder , CORE_4|CU|wEN[1]~feeder, processor, 1
instance = comp, \CORE_4|CU|wEN[1] , CORE_4|CU|wEN[1], processor, 1
instance = comp, \CORE_4|RC3|value[3] , CORE_4|RC3|value[3], processor, 1
instance = comp, \CORE_4|RC3|value[4]~16 , CORE_4|RC3|value[4]~16, processor, 1
instance = comp, \CORE_4|RC3|value[4] , CORE_4|RC3|value[4], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux4~4 , CORE_4|BUSMUX|Mux4~4, processor, 1
instance = comp, \CORE_4|RM2|value[4]~16 , CORE_4|RM2|value[4]~16, processor, 1
instance = comp, \CORE_4|RM2|value[4] , CORE_4|RM2|value[4], processor, 1
instance = comp, \CORE_4|RC1|value[4] , CORE_4|RC1|value[4], processor, 1
instance = comp, \CORE_4|RN2|value[4]~16 , CORE_4|RN2|value[4]~16, processor, 1
instance = comp, \CORE_4|RN2|value[4] , CORE_4|RN2|value[4], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux4~2 , CORE_4|BUSMUX|Mux4~2, processor, 1
instance = comp, \CORE_4|RK2|value[4]~16 , CORE_4|RK2|value[4]~16, processor, 1
instance = comp, \CORE_4|RK2|value[4] , CORE_4|RK2|value[4], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux4~3 , CORE_4|BUSMUX|Mux4~3, processor, 1
instance = comp, \CORE_4|RC2|value[2]~12 , CORE_4|RC2|value[2]~12, processor, 1
instance = comp, \CORE_4|RC2|value[2] , CORE_4|RC2|value[2], processor, 1
instance = comp, \CORE_4|RC2|value[3]~14 , CORE_4|RC2|value[3]~14, processor, 1
instance = comp, \CORE_4|RC2|value[3] , CORE_4|RC2|value[3], processor, 1
instance = comp, \CORE_4|RC2|value[4]~16 , CORE_4|RC2|value[4]~16, processor, 1
instance = comp, \CORE_4|RC2|value[4] , CORE_4|RC2|value[4], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux4~5 , CORE_4|BUSMUX|Mux4~5, processor, 1
instance = comp, \CORE_4|BUSMUX|Mux4~6 , CORE_4|BUSMUX|Mux4~6, processor, 1
instance = comp, \CORE_4|RR|value[4] , CORE_4|RR|value[4], processor, 1
instance = comp, \CORE_4|RP|value[4] , CORE_4|RP|value[4], processor, 1
instance = comp, \CORE_4|DR|value[4]~feeder , CORE_4|DR|value[4]~feeder, processor, 1
instance = comp, \CORE_4|DR|value[4] , CORE_4|DR|value[4], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux4~7 , CORE_4|BUSMUX|Mux4~7, processor, 1
instance = comp, \dmem_c|MEM_5[4] , dmem_c|MEM_5[4], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux4~8 , CORE_4|BUSMUX|Mux4~8, processor, 1
instance = comp, \CORE_4|BUSMUX|Mux4~9 , CORE_4|BUSMUX|Mux4~9, processor, 1
instance = comp, \CORE_4|BUSMUX|Mux4~10 , CORE_4|BUSMUX|Mux4~10, processor, 1
instance = comp, \CORE_4|BUSMUX|select[4] , CORE_4|BUSMUX|select[4], processor, 1
instance = comp, \CORE_4|ALU|Add0~20 , CORE_4|ALU|Add0~20, processor, 1
instance = comp, \CORE_4|ALU|Add0~16 , CORE_4|ALU|Add0~16, processor, 1
instance = comp, \CORE_4|ALU|Add0~21 , CORE_4|ALU|Add0~21, processor, 1
instance = comp, \CORE_4|ALU|Add0~25 , CORE_4|ALU|Add0~25, processor, 1
instance = comp, \CORE_4|ALU|Add0~26 , CORE_4|ALU|Add0~26, processor, 1
instance = comp, \CORE_4|RT4|value[6] , CORE_4|RT4|value[6], processor, 1
instance = comp, \CORE_4|RC3|value[5]~18 , CORE_4|RC3|value[5]~18, processor, 1
instance = comp, \CORE_4|RC3|value[5] , CORE_4|RC3|value[5], processor, 1
instance = comp, \CORE_4|RC3|value[6]~20 , CORE_4|RC3|value[6]~20, processor, 1
instance = comp, \CORE_4|RC3|value[6] , CORE_4|RC3|value[6], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux6~4 , CORE_4|BUSMUX|Mux6~4, processor, 1
instance = comp, \CORE_4|RC2|value[5]~18 , CORE_4|RC2|value[5]~18, processor, 1
instance = comp, \CORE_4|RC2|value[5] , CORE_4|RC2|value[5], processor, 1
instance = comp, \CORE_4|RC2|value[6]~20 , CORE_4|RC2|value[6]~20, processor, 1
instance = comp, \CORE_4|RC2|value[6] , CORE_4|RC2|value[6], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux6~5 , CORE_4|BUSMUX|Mux6~5, processor, 1
instance = comp, \CORE_4|RN2|value[5]~18 , CORE_4|RN2|value[5]~18, processor, 1
instance = comp, \CORE_4|RN2|value[5] , CORE_4|RN2|value[5], processor, 1
instance = comp, \CORE_4|RN2|value[6]~20 , CORE_4|RN2|value[6]~20, processor, 1
instance = comp, \CORE_4|RN2|value[6] , CORE_4|RN2|value[6], processor, 1
instance = comp, \CORE_4|RC1|value[6] , CORE_4|RC1|value[6], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux6~9 , CORE_4|BUSMUX|Mux6~9, processor, 1
instance = comp, \CORE_4|RM2|value[5]~18 , CORE_4|RM2|value[5]~18, processor, 1
instance = comp, \CORE_4|RM2|value[5] , CORE_4|RM2|value[5], processor, 1
instance = comp, \CORE_4|RM2|value[6]~20 , CORE_4|RM2|value[6]~20, processor, 1
instance = comp, \CORE_4|RM2|value[6] , CORE_4|RM2|value[6], processor, 1
instance = comp, \CORE_4|RK2|value[5]~18 , CORE_4|RK2|value[5]~18, processor, 1
instance = comp, \CORE_4|RK2|value[5] , CORE_4|RK2|value[5], processor, 1
instance = comp, \CORE_4|RK2|value[6]~20 , CORE_4|RK2|value[6]~20, processor, 1
instance = comp, \CORE_4|RK2|value[6] , CORE_4|RK2|value[6], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux6~10 , CORE_4|BUSMUX|Mux6~10, processor, 1
instance = comp, \CORE_4|BUSMUX|Mux6~11 , CORE_4|BUSMUX|Mux6~11, processor, 1
instance = comp, \CORE_4|RN1|value[6] , CORE_4|RN1|value[6], processor, 1
instance = comp, \CORE_4|RM1|value[6] , CORE_4|RM1|value[6], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux6~2 , CORE_4|BUSMUX|Mux6~2, processor, 1
instance = comp, \CORE_4|RK1|value[6] , CORE_4|RK1|value[6], processor, 1
instance = comp, \CORE_4|RT|value~7 , CORE_4|RT|value~7, processor, 1
instance = comp, \CORE_4|RT|value[6] , CORE_4|RT|value[6], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux6~3 , CORE_4|BUSMUX|Mux6~3, processor, 1
instance = comp, \CORE_4|BUSMUX|Mux6~6 , CORE_4|BUSMUX|Mux6~6, processor, 1
instance = comp, \CORE_4|AR|Add0~6 , CORE_4|AR|Add0~6, processor, 1
instance = comp, \CORE_4|AR|Add0~8 , CORE_4|AR|Add0~8, processor, 1
instance = comp, \CORE_4|AR|value[6]~4 , CORE_4|AR|value[6]~4, processor, 1
instance = comp, \CORE_4|AR|value[6] , CORE_4|AR|value[6], processor, 1
instance = comp, \CORE_4|DR|value[6] , CORE_4|DR|value[6], processor, 1
instance = comp, \CORE_4|RP|value[6] , CORE_4|RP|value[6], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux6~7 , CORE_4|BUSMUX|Mux6~7, processor, 1
instance = comp, \dmem_c|MEM_5[6]~feeder , dmem_c|MEM_5[6]~feeder, processor, 1
instance = comp, \dmem_c|MEM_5[6] , dmem_c|MEM_5[6], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux6~8 , CORE_4|BUSMUX|Mux6~8, processor, 1
instance = comp, \CORE_4|RR|value[6] , CORE_4|RR|value[6], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux6~14 , CORE_4|BUSMUX|Mux6~14, processor, 1
instance = comp, \CORE_4|BUSMUX|Mux6~12 , CORE_4|BUSMUX|Mux6~12, processor, 1
instance = comp, \CORE_4|BUSMUX|Mux6~13 , CORE_4|BUSMUX|Mux6~13, processor, 1
instance = comp, \CORE_4|BUSMUX|select[6] , CORE_4|BUSMUX|select[6], processor, 1
instance = comp, \CORE_4|ALU|Add0~30 , CORE_4|ALU|Add0~30, processor, 1
instance = comp, \CORE_4|ALU|Add0~31 , CORE_4|ALU|Add0~31, processor, 1
instance = comp, \CORE_4|ALU|Add0~35 , CORE_4|ALU|Add0~35, processor, 1
instance = comp, \CORE_4|ALU|Add0~36 , CORE_4|ALU|Add0~36, processor, 1
instance = comp, \CORE_4|ALU|Mult0|auto_generated|mac_mult1 , CORE_4|ALU|Mult0|auto_generated|mac_mult1, processor, 1
instance = comp, \CORE_4|ALU|Mult0|auto_generated|mac_out2 , CORE_4|ALU|Mult0|auto_generated|mac_out2, processor, 1
instance = comp, \CORE_4|ALU|Add0~38 , CORE_4|ALU|Add0~38, processor, 1
instance = comp, \CORE_4|ALU|Add0~39 , CORE_4|ALU|Add0~39, processor, 1
instance = comp, \CORE_4|CU|aluOP[1] , CORE_4|CU|aluOP[1], processor, 1
instance = comp, \CORE_4|AC|value[1]~0 , CORE_4|AC|value[1]~0, processor, 1
instance = comp, \CORE_4|AC|value[1]~1 , CORE_4|AC|value[1]~1, processor, 1
instance = comp, \CORE_4|AC|value[7] , CORE_4|AC|value[7], processor, 1
instance = comp, \CORE_4|ALU|Add0~33 , CORE_4|ALU|Add0~33, processor, 1
instance = comp, \CORE_4|ALU|Add0~34 , CORE_4|ALU|Add0~34, processor, 1
instance = comp, \CORE_4|AC|value[6] , CORE_4|AC|value[6], processor, 1
instance = comp, \CORE_4|ALU|Add0~28 , CORE_4|ALU|Add0~28, processor, 1
instance = comp, \CORE_4|ALU|Add0~29 , CORE_4|ALU|Add0~29, processor, 1
instance = comp, \CORE_4|AC|value[5] , CORE_4|AC|value[5], processor, 1
instance = comp, \CORE_4|ALU|Add0~23 , CORE_4|ALU|Add0~23, processor, 1
instance = comp, \CORE_4|ALU|Add0~24 , CORE_4|ALU|Add0~24, processor, 1
instance = comp, \CORE_4|AC|value[4] , CORE_4|AC|value[4], processor, 1
instance = comp, \CORE_4|ALU|Add0~5 , CORE_4|ALU|Add0~5, processor, 1
instance = comp, \CORE_4|ALU|Add0~6 , CORE_4|ALU|Add0~6, processor, 1
instance = comp, \CORE_4|ALU|Add0~8 , CORE_4|ALU|Add0~8, processor, 1
instance = comp, \CORE_4|ALU|Add0~9 , CORE_4|ALU|Add0~9, processor, 1
instance = comp, \CORE_4|AC|value[1] , CORE_4|AC|value[1], processor, 1
instance = comp, \CORE_4|ALU|Add0~3 , CORE_4|ALU|Add0~3, processor, 1
instance = comp, \CORE_4|ALU|Add0~4 , CORE_4|ALU|Add0~4, processor, 1
instance = comp, \CORE_4|AC|value[0] , CORE_4|AC|value[0], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux0~4 , CORE_4|BUSMUX|Mux0~4, processor, 1
instance = comp, \CORE_4|BUSMUX|Mux0~5 , CORE_4|BUSMUX|Mux0~5, processor, 1
instance = comp, \CORE_4|RN1|value[0] , CORE_4|RN1|value[0], processor, 1
instance = comp, \CORE_4|RM1|value[0] , CORE_4|RM1|value[0], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux0~0 , CORE_4|BUSMUX|Mux0~0, processor, 1
instance = comp, \CORE_4|RK1|value[0] , CORE_4|RK1|value[0], processor, 1
instance = comp, \CORE_4|RT|value~0 , CORE_4|RT|value~0, processor, 1
instance = comp, \CORE_4|RT|value[0] , CORE_4|RT|value[0], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux0~1 , CORE_4|BUSMUX|Mux0~1, processor, 1
instance = comp, \CORE_4|BUSMUX|Mux0~6 , CORE_4|BUSMUX|Mux0~6, processor, 1
instance = comp, \CORE_4|BUSMUX|Mux0~9 , CORE_4|BUSMUX|Mux0~9, processor, 1
instance = comp, \CORE_4|RT4|value[0] , CORE_4|RT4|value[0], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux0~10 , CORE_4|BUSMUX|Mux0~10, processor, 1
instance = comp, \CORE_4|BUSMUX|select[0] , CORE_4|BUSMUX|select[0], processor, 1
instance = comp, \CORE_4|RC3|value[0] , CORE_4|RC3|value[0], processor, 1
instance = comp, \CORE_4|RC3|value[1]~10 , CORE_4|RC3|value[1]~10, processor, 1
instance = comp, \CORE_4|RC3|value[1] , CORE_4|RC3|value[1], processor, 1
instance = comp, \CORE_4|RC3|value[2] , CORE_4|RC3|value[2], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux2~4 , CORE_4|BUSMUX|Mux2~4, processor, 1
instance = comp, \CORE_4|RC1|value[2] , CORE_4|RC1|value[2], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux2~2 , CORE_4|BUSMUX|Mux2~2, processor, 1
instance = comp, \CORE_4|BUSMUX|Mux2~3 , CORE_4|BUSMUX|Mux2~3, processor, 1
instance = comp, \CORE_4|BUSMUX|Mux2~5 , CORE_4|BUSMUX|Mux2~5, processor, 1
instance = comp, \CORE_4|RM1|value[2] , CORE_4|RM1|value[2], processor, 1
instance = comp, \CORE_4|RN1|value[2] , CORE_4|RN1|value[2], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux2~0 , CORE_4|BUSMUX|Mux2~0, processor, 1
instance = comp, \CORE_4|RK1|value[2] , CORE_4|RK1|value[2], processor, 1
instance = comp, \CORE_4|RT|value~3 , CORE_4|RT|value~3, processor, 1
instance = comp, \CORE_4|RT|value[2] , CORE_4|RT|value[2], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux2~1 , CORE_4|BUSMUX|Mux2~1, processor, 1
instance = comp, \CORE_4|BUSMUX|Mux2~6 , CORE_4|BUSMUX|Mux2~6, processor, 1
instance = comp, \CORE_4|BUSMUX|Mux2~9 , CORE_4|BUSMUX|Mux2~9, processor, 1
instance = comp, \CORE_4|RT4|value[2] , CORE_4|RT4|value[2], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux2~10 , CORE_4|BUSMUX|Mux2~10, processor, 1
instance = comp, \CORE_4|BUSMUX|select[2] , CORE_4|BUSMUX|select[2], processor, 1
instance = comp, \CORE_4|ALU|Add0~10 , CORE_4|ALU|Add0~10, processor, 1
instance = comp, \CORE_4|ALU|Add0~11 , CORE_4|ALU|Add0~11, processor, 1
instance = comp, \CORE_4|ALU|Add0~13 , CORE_4|ALU|Add0~13, processor, 1
instance = comp, \CORE_4|ALU|Add0~14 , CORE_4|ALU|Add0~14, processor, 1
instance = comp, \CORE_4|AC|value[2] , CORE_4|AC|value[2], processor, 1
instance = comp, \CORE_4|ALU|Add0~18 , CORE_4|ALU|Add0~18, processor, 1
instance = comp, \CORE_4|ALU|Add0~19 , CORE_4|ALU|Add0~19, processor, 1
instance = comp, \CORE_4|AC|value[3] , CORE_4|AC|value[3], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux3~10 , CORE_4|BUSMUX|Mux3~10, processor, 1
instance = comp, \CORE_4|BUSMUX|Mux3~11 , CORE_4|BUSMUX|Mux3~11, processor, 1
instance = comp, \CORE_4|BUSMUX|Mux3~17 , CORE_4|BUSMUX|Mux3~17, processor, 1
instance = comp, \CORE_4|RR|value[3] , CORE_4|RR|value[3], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux3~18 , CORE_4|BUSMUX|Mux3~18, processor, 1
instance = comp, \CORE_4|BUSMUX|Mux3~12 , CORE_4|BUSMUX|Mux3~12, processor, 1
instance = comp, \CORE_4|RN1|value[3] , CORE_4|RN1|value[3], processor, 1
instance = comp, \CORE_4|RK1|value[3] , CORE_4|RK1|value[3], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux3~6 , CORE_4|BUSMUX|Mux3~6, processor, 1
instance = comp, \CORE_4|RM1|value[3] , CORE_4|RM1|value[3], processor, 1
instance = comp, \CORE_4|RT|value~4 , CORE_4|RT|value~4, processor, 1
instance = comp, \CORE_4|RT|value[3] , CORE_4|RT|value[3], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux3~7 , CORE_4|BUSMUX|Mux3~7, processor, 1
instance = comp, \CORE_4|DR|value[3] , CORE_4|DR|value[3], processor, 1
instance = comp, \CORE_4|RP|value[3] , CORE_4|RP|value[3], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux3~13 , CORE_4|BUSMUX|Mux3~13, processor, 1
instance = comp, \dmem_c|MEM_5[3] , dmem_c|MEM_5[3], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux3~14 , CORE_4|BUSMUX|Mux3~14, processor, 1
instance = comp, \CORE_4|BUSMUX|Mux3~15 , CORE_4|BUSMUX|Mux3~15, processor, 1
instance = comp, \CORE_4|BUSMUX|Mux3~16 , CORE_4|BUSMUX|Mux3~16, processor, 1
instance = comp, \CORE_4|BUSMUX|select[3] , CORE_4|BUSMUX|select[3], processor, 1
instance = comp, \CORE_4|AR|Add0~2 , CORE_4|AR|Add0~2, processor, 1
instance = comp, \CORE_4|AR|value[3]~1 , CORE_4|AR|value[3]~1, processor, 1
instance = comp, \CORE_4|AR|value[3] , CORE_4|AR|value[3], processor, 1
instance = comp, \CORE_4|AR|Add0~4 , CORE_4|AR|Add0~4, processor, 1
instance = comp, \CORE_4|AR|value[4]~2 , CORE_4|AR|value[4]~2, processor, 1
instance = comp, \CORE_4|AR|value[4] , CORE_4|AR|value[4], processor, 1
instance = comp, \CORE_4|AR|value[5]~3 , CORE_4|AR|value[5]~3, processor, 1
instance = comp, \CORE_4|AR|value[5] , CORE_4|AR|value[5], processor, 1
instance = comp, \CORE_4|RP|value[5] , CORE_4|RP|value[5], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux5~17 , CORE_4|BUSMUX|Mux5~17, processor, 1
instance = comp, \dmem_c|MEM_5[5] , dmem_c|MEM_5[5], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux5~18 , CORE_4|BUSMUX|Mux5~18, processor, 1
instance = comp, \CORE_4|BUSMUX|Mux5~15 , CORE_4|BUSMUX|Mux5~15, processor, 1
instance = comp, \CORE_4|BUSMUX|Mux5~21 , CORE_4|BUSMUX|Mux5~21, processor, 1
instance = comp, \CORE_4|RR|value[5] , CORE_4|RR|value[5], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux5~22 , CORE_4|BUSMUX|Mux5~22, processor, 1
instance = comp, \CORE_4|RC1|value[5] , CORE_4|RC1|value[5], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux5~12 , CORE_4|BUSMUX|Mux5~12, processor, 1
instance = comp, \CORE_4|BUSMUX|Mux5~13 , CORE_4|BUSMUX|Mux5~13, processor, 1
instance = comp, \CORE_4|BUSMUX|Mux5~14 , CORE_4|BUSMUX|Mux5~14, processor, 1
instance = comp, \CORE_4|BUSMUX|Mux5~16 , CORE_4|BUSMUX|Mux5~16, processor, 1
instance = comp, \CORE_4|BUSMUX|Mux5~19 , CORE_4|BUSMUX|Mux5~19, processor, 1
instance = comp, \CORE_4|RT4|value[5] , CORE_4|RT4|value[5], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux5~20 , CORE_4|BUSMUX|Mux5~20, processor, 1
instance = comp, \CORE_4|BUSMUX|select[5] , CORE_4|BUSMUX|select[5], processor, 1
instance = comp, \CORE_4|RN1|value[5] , CORE_4|RN1|value[5], processor, 1
instance = comp, \CORE_4|CU|Equal0~2 , CORE_4|CU|Equal0~2, processor, 1
instance = comp, \CORE_4|CU|Selector12~11 , CORE_4|CU|Selector12~11, processor, 1
instance = comp, \CORE_4|CU|Selector12~13 , CORE_4|CU|Selector12~13, processor, 1
instance = comp, \CORE_4|CU|Selector12~27 , CORE_4|CU|Selector12~27, processor, 1
instance = comp, \CORE_4|CU|Selector12~14 , CORE_4|CU|Selector12~14, processor, 1
instance = comp, \CORE_4|CU|Selector12~15 , CORE_4|CU|Selector12~15, processor, 1
instance = comp, \CORE_4|CU|Selector12~25 , CORE_4|CU|Selector12~25, processor, 1
instance = comp, \CORE_4|CU|Selector12~21 , CORE_4|CU|Selector12~21, processor, 1
instance = comp, \CORE_4|CU|Selector12~22 , CORE_4|CU|Selector12~22, processor, 1
instance = comp, \CORE_4|CU|Selector12~23 , CORE_4|CU|Selector12~23, processor, 1
instance = comp, \CORE_4|CU|Selector12~16 , CORE_4|CU|Selector12~16, processor, 1
instance = comp, \CORE_4|CU|Selector12~18 , CORE_4|CU|Selector12~18, processor, 1
instance = comp, \CORE_4|CU|Selector12~24 , CORE_4|CU|Selector12~24, processor, 1
instance = comp, \CORE_4|CU|NEXT_STATE.00100001 , CORE_4|CU|NEXT_STATE.00100001, processor, 1
instance = comp, \CORE_4|CU|compMUX[1]~feeder , CORE_4|CU|compMUX[1]~feeder, processor, 1
instance = comp, \CORE_4|CU|compMUX[1] , CORE_4|CU|compMUX[1], processor, 1
instance = comp, \CORE_4|CU|Selector63~4 , CORE_4|CU|Selector63~4, processor, 1
instance = comp, \CORE_4|CU|Selector63~3 , CORE_4|CU|Selector63~3, processor, 1
instance = comp, \CORE_4|CU|NEXT_STATE.11110001 , CORE_4|CU|NEXT_STATE.11110001, processor, 1
instance = comp, \CORE_4|CU|Equal1~1 , CORE_4|CU|Equal1~1, processor, 1
instance = comp, \CORE_4|CU|Selector11~0 , CORE_4|CU|Selector11~0, processor, 1
instance = comp, \CORE_4|CU|NEXT_STATE.00100000 , CORE_4|CU|NEXT_STATE.00100000, processor, 1
instance = comp, \CORE_4|CU|compMUX~0 , CORE_4|CU|compMUX~0, processor, 1
instance = comp, \CORE_4|CU|compMUX[2] , CORE_4|CU|compMUX[2], processor, 1
instance = comp, \CORE_4|COMPMUX1|Mux5~0 , CORE_4|COMPMUX1|Mux5~0, processor, 1
instance = comp, \CORE_4|COMPMUX1|Mux5~1 , CORE_4|COMPMUX1|Mux5~1, processor, 1
instance = comp, \CORE_4|COMPMUX2|Mux5~0 , CORE_4|COMPMUX2|Mux5~0, processor, 1
instance = comp, \CORE_4|COMPMUX2|Mux5~1 , CORE_4|COMPMUX2|Mux5~1, processor, 1
instance = comp, \CORE_4|COMPMUX2|Mux4~0 , CORE_4|COMPMUX2|Mux4~0, processor, 1
instance = comp, \CORE_4|COMPMUX2|Mux4~1 , CORE_4|COMPMUX2|Mux4~1, processor, 1
instance = comp, \CORE_4|COMPMUX1|Mux4~0 , CORE_4|COMPMUX1|Mux4~0, processor, 1
instance = comp, \CORE_4|COMPMUX1|Mux4~1 , CORE_4|COMPMUX1|Mux4~1, processor, 1
instance = comp, \CORE_4|COMPMUX2|Mux3~0 , CORE_4|COMPMUX2|Mux3~0, processor, 1
instance = comp, \CORE_4|COMPMUX2|Mux3~1 , CORE_4|COMPMUX2|Mux3~1, processor, 1
instance = comp, \CORE_4|COMPMUX1|Mux3~0 , CORE_4|COMPMUX1|Mux3~0, processor, 1
instance = comp, \CORE_4|COMPMUX1|Mux3~1 , CORE_4|COMPMUX1|Mux3~1, processor, 1
instance = comp, \CORE_4|COMPMUX1|Mux2~0 , CORE_4|COMPMUX1|Mux2~0, processor, 1
instance = comp, \CORE_4|COMPMUX1|Mux2~1 , CORE_4|COMPMUX1|Mux2~1, processor, 1
instance = comp, \CORE_4|COMPMUX2|Mux2~0 , CORE_4|COMPMUX2|Mux2~0, processor, 1
instance = comp, \CORE_4|COMPMUX2|Mux2~1 , CORE_4|COMPMUX2|Mux2~1, processor, 1
instance = comp, \CORE_4|COMPMUX1|Mux1~0 , CORE_4|COMPMUX1|Mux1~0, processor, 1
instance = comp, \CORE_4|COMPMUX1|Mux1~1 , CORE_4|COMPMUX1|Mux1~1, processor, 1
instance = comp, \CORE_4|COMPMUX2|Mux1~0 , CORE_4|COMPMUX2|Mux1~0, processor, 1
instance = comp, \CORE_4|COMPMUX2|Mux1~1 , CORE_4|COMPMUX2|Mux1~1, processor, 1
instance = comp, \CORE_4|COMPMUX1|Mux0~0 , CORE_4|COMPMUX1|Mux0~0, processor, 1
instance = comp, \CORE_4|COMPMUX1|Mux0~1 , CORE_4|COMPMUX1|Mux0~1, processor, 1
instance = comp, \CORE_4|COMPMUX2|Mux0~0 , CORE_4|COMPMUX2|Mux0~0, processor, 1
instance = comp, \CORE_4|COMPMUX2|Mux0~1 , CORE_4|COMPMUX2|Mux0~1, processor, 1
instance = comp, \CORE_4|COMP|value[0]~0 , CORE_4|COMP|value[0]~0, processor, 1
instance = comp, \CORE_4|COMP|value[1]~2 , CORE_4|COMP|value[1]~2, processor, 1
instance = comp, \CORE_4|COMP|value[2]~4 , CORE_4|COMP|value[2]~4, processor, 1
instance = comp, \CORE_4|COMP|value[3]~6 , CORE_4|COMP|value[3]~6, processor, 1
instance = comp, \CORE_4|COMP|value[4]~8 , CORE_4|COMP|value[4]~8, processor, 1
instance = comp, \CORE_4|COMP|value[5]~10 , CORE_4|COMP|value[5]~10, processor, 1
instance = comp, \CORE_4|COMP|Equal0~1 , CORE_4|COMP|Equal0~1, processor, 1
instance = comp, \CORE_4|RN1|value[7] , CORE_4|RN1|value[7], processor, 1
instance = comp, \CORE_4|RK1|value[7] , CORE_4|RK1|value[7], processor, 1
instance = comp, \CORE_4|COMPMUX1|Mux7~0 , CORE_4|COMPMUX1|Mux7~0, processor, 1
instance = comp, \CORE_4|RM1|value[7] , CORE_4|RM1|value[7], processor, 1
instance = comp, \CORE_4|COMPMUX1|Mux7~1 , CORE_4|COMPMUX1|Mux7~1, processor, 1
instance = comp, \CORE_4|RM2|value[7]~22 , CORE_4|RM2|value[7]~22, processor, 1
instance = comp, \CORE_4|RM2|value[7] , CORE_4|RM2|value[7], processor, 1
instance = comp, \CORE_4|RK2|value[7]~22 , CORE_4|RK2|value[7]~22, processor, 1
instance = comp, \CORE_4|RK2|value[7] , CORE_4|RK2|value[7], processor, 1
instance = comp, \CORE_4|RN2|value[7]~22 , CORE_4|RN2|value[7]~22, processor, 1
instance = comp, \CORE_4|RN2|value[7] , CORE_4|RN2|value[7], processor, 1
instance = comp, \CORE_4|COMPMUX2|Mux7~0 , CORE_4|COMPMUX2|Mux7~0, processor, 1
instance = comp, \CORE_4|COMPMUX2|Mux7~1 , CORE_4|COMPMUX2|Mux7~1, processor, 1
instance = comp, \CORE_4|COMPMUX1|Mux6~0 , CORE_4|COMPMUX1|Mux6~0, processor, 1
instance = comp, \CORE_4|COMPMUX1|Mux6~1 , CORE_4|COMPMUX1|Mux6~1, processor, 1
instance = comp, \CORE_4|COMPMUX2|Mux6~0 , CORE_4|COMPMUX2|Mux6~0, processor, 1
instance = comp, \CORE_4|COMPMUX2|Mux6~1 , CORE_4|COMPMUX2|Mux6~1, processor, 1
instance = comp, \CORE_4|COMP|value[6]~12 , CORE_4|COMP|value[6]~12, processor, 1
instance = comp, \CORE_4|COMP|value[7]~14 , CORE_4|COMP|value[7]~14, processor, 1
instance = comp, \CORE_4|COMP|Equal0~0 , CORE_4|COMP|Equal0~0, processor, 1
instance = comp, \CORE_4|COMP|Equal0~2 , CORE_4|COMP|Equal0~2, processor, 1
instance = comp, \CORE_4|CU|zFlag , CORE_4|CU|zFlag, processor, 1
instance = comp, \CORE_4|CU|Selector4~5 , CORE_4|CU|Selector4~5, processor, 1
instance = comp, \CORE_4|CU|NEXT_STATE.00100011 , CORE_4|CU|NEXT_STATE.00100011, processor, 1
instance = comp, \CORE_4|CU|NEXT_STATE.00100100 , CORE_4|CU|NEXT_STATE.00100100, processor, 1
instance = comp, \CORE_4|CU|NEXT_STATE.00100101 , CORE_4|CU|NEXT_STATE.00100101, processor, 1
instance = comp, \CORE_4|CU|WideOr16~2 , CORE_4|CU|WideOr16~2, processor, 1
instance = comp, \CORE_4|CU|WideOr16~4 , CORE_4|CU|WideOr16~4, processor, 1
instance = comp, \CORE_4|CU|busMUX[1] , CORE_4|CU|busMUX[1], processor, 1
instance = comp, \CORE_4|RC1|value[7] , CORE_4|RC1|value[7], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux7~9 , CORE_4|BUSMUX|Mux7~9, processor, 1
instance = comp, \CORE_4|BUSMUX|Mux7~10 , CORE_4|BUSMUX|Mux7~10, processor, 1
instance = comp, \CORE_4|BUSMUX|Mux7~11 , CORE_4|BUSMUX|Mux7~11, processor, 1
instance = comp, \CORE_4|BUSMUX|Mux7~17 , CORE_4|BUSMUX|Mux7~17, processor, 1
instance = comp, \CORE_4|RR|value[7] , CORE_4|RR|value[7], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux7~18 , CORE_4|BUSMUX|Mux7~18, processor, 1
instance = comp, \CORE_4|RC2|value[7]~22 , CORE_4|RC2|value[7]~22, processor, 1
instance = comp, \CORE_4|RC2|value[7] , CORE_4|RC2|value[7], processor, 1
instance = comp, \CORE_4|RC3|value[7]~22 , CORE_4|RC3|value[7]~22, processor, 1
instance = comp, \CORE_4|RC3|value[7] , CORE_4|RC3|value[7], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux7~8 , CORE_4|BUSMUX|Mux7~8, processor, 1
instance = comp, \CORE_4|BUSMUX|Mux7~12 , CORE_4|BUSMUX|Mux7~12, processor, 1
instance = comp, \CORE_4|AR|Add0~10 , CORE_4|AR|Add0~10, processor, 1
instance = comp, \CORE_4|AR|value[7]~5 , CORE_4|AR|value[7]~5, processor, 1
instance = comp, \CORE_4|AR|value[7] , CORE_4|AR|value[7], processor, 1
instance = comp, \CORE_4|RP|value[7] , CORE_4|RP|value[7], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux7~13 , CORE_4|BUSMUX|Mux7~13, processor, 1
instance = comp, \dmem_c|MEM_5[7]~feeder , dmem_c|MEM_5[7]~feeder, processor, 1
instance = comp, \dmem_c|MEM_5[7] , dmem_c|MEM_5[7], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux7~14 , CORE_4|BUSMUX|Mux7~14, processor, 1
instance = comp, \CORE_4|RT|value~8 , CORE_4|RT|value~8, processor, 1
instance = comp, \CORE_4|RT|value[7] , CORE_4|RT|value[7], processor, 1
instance = comp, \CORE_4|BUSMUX|Mux7~6 , CORE_4|BUSMUX|Mux7~6, processor, 1
instance = comp, \CORE_4|BUSMUX|Mux7~7 , CORE_4|BUSMUX|Mux7~7, processor, 1
instance = comp, \CORE_4|BUSMUX|Mux7~15 , CORE_4|BUSMUX|Mux7~15, processor, 1
instance = comp, \CORE_4|BUSMUX|Mux7~16 , CORE_4|BUSMUX|Mux7~16, processor, 1
instance = comp, \CORE_4|BUSMUX|select[7] , CORE_4|BUSMUX|select[7], processor, 1
instance = comp, \CORE_4|DR|value[7] , CORE_4|DR|value[7], processor, 1
instance = comp, \CORE_5|CU|Selector49~0 , CORE_5|CU|Selector49~0, processor, 1
instance = comp, \CORE_5|CU|NEXT_STATE.10100000 , CORE_5|CU|NEXT_STATE.10100000, processor, 1
instance = comp, \CORE_5|CU|WideOr15 , CORE_5|CU|WideOr15, processor, 1
instance = comp, \CORE_5|CU|busMUX[2] , CORE_5|CU|busMUX[2], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux0~7 , CORE_5|BUSMUX|Mux0~7, processor, 1
instance = comp, \CORE_5|BUSMUX|Mux0~6 , CORE_5|BUSMUX|Mux0~6, processor, 1
instance = comp, \CORE_5|CU|Selector59~5 , CORE_5|CU|Selector59~5, processor, 1
instance = comp, \CORE_5|CU|NEXT_STATE.11010011 , CORE_5|CU|NEXT_STATE.11010011, processor, 1
instance = comp, \CORE_5|CU|INC[3] , CORE_5|CU|INC[3], processor, 1
instance = comp, \CORE_5|RK2|value[0]~8 , CORE_5|RK2|value[0]~8, processor, 1
instance = comp, \CORE_5|CU|Selector43~0 , CORE_5|CU|Selector43~0, processor, 1
instance = comp, \CORE_5|CU|NEXT_STATE.10000010 , CORE_5|CU|NEXT_STATE.10000010, processor, 1
instance = comp, \CORE_5|CU|RST~0 , CORE_5|CU|RST~0, processor, 1
instance = comp, \CORE_5|CU|RST[2] , CORE_5|CU|RST[2], processor, 1
instance = comp, \CORE_5|RK2|value[0] , CORE_5|RK2|value[0], processor, 1
instance = comp, \CORE_5|RK2|value[1]~10 , CORE_5|RK2|value[1]~10, processor, 1
instance = comp, \CORE_5|RK2|value[1] , CORE_5|RK2|value[1], processor, 1
instance = comp, \CORE_5|RK2|value[2]~12 , CORE_5|RK2|value[2]~12, processor, 1
instance = comp, \CORE_5|RK2|value[2] , CORE_5|RK2|value[2], processor, 1
instance = comp, \CORE_5|RK2|value[3]~14 , CORE_5|RK2|value[3]~14, processor, 1
instance = comp, \CORE_5|RK2|value[3] , CORE_5|RK2|value[3], processor, 1
instance = comp, \CORE_5|RK2|value[4]~16 , CORE_5|RK2|value[4]~16, processor, 1
instance = comp, \CORE_5|RK2|value[4] , CORE_5|RK2|value[4], processor, 1
instance = comp, \CORE_5|RK2|value[5]~18 , CORE_5|RK2|value[5]~18, processor, 1
instance = comp, \CORE_5|RK2|value[5] , CORE_5|RK2|value[5], processor, 1
instance = comp, \CORE_5|RK2|value[6]~20 , CORE_5|RK2|value[6]~20, processor, 1
instance = comp, \CORE_5|RK2|value[6] , CORE_5|RK2|value[6], processor, 1
instance = comp, \CORE_5|RK2|value[7]~22 , CORE_5|RK2|value[7]~22, processor, 1
instance = comp, \CORE_5|RK2|value[7] , CORE_5|RK2|value[7], processor, 1
instance = comp, \CORE_5|CU|WideOr8~0 , CORE_5|CU|WideOr8~0, processor, 1
instance = comp, \CORE_5|CU|wEN[3] , CORE_5|CU|wEN[3], processor, 1
instance = comp, \CORE_5|RC1|value[7] , CORE_5|RC1|value[7], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux7~8 , CORE_5|BUSMUX|Mux7~8, processor, 1
instance = comp, \CORE_5|CU|Selector60~1 , CORE_5|CU|Selector60~1, processor, 1
instance = comp, \CORE_5|CU|NEXT_STATE.11010100 , CORE_5|CU|NEXT_STATE.11010100, processor, 1
instance = comp, \CORE_5|CU|INC[2]~feeder , CORE_5|CU|INC[2]~feeder, processor, 1
instance = comp, \CORE_5|CU|INC[2] , CORE_5|CU|INC[2], processor, 1
instance = comp, \CORE_5|RN2|value[0]~8 , CORE_5|RN2|value[0]~8, processor, 1
instance = comp, \CORE_5|CU|Selector42~1 , CORE_5|CU|Selector42~1, processor, 1
instance = comp, \CORE_5|CU|NEXT_STATE.10000001 , CORE_5|CU|NEXT_STATE.10000001, processor, 1
instance = comp, \CORE_5|CU|RST~1 , CORE_5|CU|RST~1, processor, 1
instance = comp, \CORE_5|CU|RST[1] , CORE_5|CU|RST[1], processor, 1
instance = comp, \CORE_5|RN2|value[0] , CORE_5|RN2|value[0], processor, 1
instance = comp, \CORE_5|RN2|value[1]~10 , CORE_5|RN2|value[1]~10, processor, 1
instance = comp, \CORE_5|RN2|value[1] , CORE_5|RN2|value[1], processor, 1
instance = comp, \CORE_5|RN2|value[2]~12 , CORE_5|RN2|value[2]~12, processor, 1
instance = comp, \CORE_5|RN2|value[2] , CORE_5|RN2|value[2], processor, 1
instance = comp, \CORE_5|RN2|value[3]~14 , CORE_5|RN2|value[3]~14, processor, 1
instance = comp, \CORE_5|RN2|value[3] , CORE_5|RN2|value[3], processor, 1
instance = comp, \CORE_5|RN2|value[4]~16 , CORE_5|RN2|value[4]~16, processor, 1
instance = comp, \CORE_5|RN2|value[4] , CORE_5|RN2|value[4], processor, 1
instance = comp, \CORE_5|RN2|value[5]~18 , CORE_5|RN2|value[5]~18, processor, 1
instance = comp, \CORE_5|RN2|value[5] , CORE_5|RN2|value[5], processor, 1
instance = comp, \CORE_5|RN2|value[6]~20 , CORE_5|RN2|value[6]~20, processor, 1
instance = comp, \CORE_5|RN2|value[6] , CORE_5|RN2|value[6], processor, 1
instance = comp, \CORE_5|RN2|value[7]~22 , CORE_5|RN2|value[7]~22, processor, 1
instance = comp, \CORE_5|RN2|value[7] , CORE_5|RN2|value[7], processor, 1
instance = comp, \CORE_5|RM2|value[2]~12 , CORE_5|RM2|value[2]~12, processor, 1
instance = comp, \CORE_5|RM2|value[3]~14 , CORE_5|RM2|value[3]~14, processor, 1
instance = comp, \CORE_5|CU|RST[0] , CORE_5|CU|RST[0], processor, 1
instance = comp, \CORE_5|RM2|value[3] , CORE_5|RM2|value[3], processor, 1
instance = comp, \CORE_5|RM2|value[4]~16 , CORE_5|RM2|value[4]~16, processor, 1
instance = comp, \CORE_5|RM2|value[4] , CORE_5|RM2|value[4], processor, 1
instance = comp, \CORE_5|RM2|value[5]~18 , CORE_5|RM2|value[5]~18, processor, 1
instance = comp, \CORE_5|RM2|value[5] , CORE_5|RM2|value[5], processor, 1
instance = comp, \CORE_5|RM2|value[6]~20 , CORE_5|RM2|value[6]~20, processor, 1
instance = comp, \CORE_5|RM2|value[6] , CORE_5|RM2|value[6], processor, 1
instance = comp, \CORE_5|RM2|value[7]~22 , CORE_5|RM2|value[7]~22, processor, 1
instance = comp, \CORE_5|RM2|value[7] , CORE_5|RM2|value[7], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux7~9 , CORE_5|BUSMUX|Mux7~9, processor, 1
instance = comp, \CORE_5|CU|aluOP~0 , CORE_5|CU|aluOP~0, processor, 1
instance = comp, \CORE_5|CU|aluOP[0] , CORE_5|CU|aluOP[0], processor, 1
instance = comp, \CORE_5|CU|WideOr9~0 , CORE_5|CU|WideOr9~0, processor, 1
instance = comp, \CORE_5|CU|WideOr9 , CORE_5|CU|WideOr9, processor, 1
instance = comp, \CORE_5|CU|wEN[0] , CORE_5|CU|wEN[0], processor, 1
instance = comp, \CORE_5|CU|WideOr19 , CORE_5|CU|WideOr19, processor, 1
instance = comp, \CORE_5|CU|aluOP[2] , CORE_5|CU|aluOP[2], processor, 1
instance = comp, \CORE_5|CU|aluOP[3] , CORE_5|CU|aluOP[3], processor, 1
instance = comp, \CORE_5|ALU|Add0~35 , CORE_5|ALU|Add0~35, processor, 1
instance = comp, \CORE_5|DR|value[6] , CORE_5|DR|value[6], processor, 1
instance = comp, \CORE_5|RP|value[6] , CORE_5|RP|value[6], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux6~7 , CORE_5|BUSMUX|Mux6~7, processor, 1
instance = comp, \dmem_c|MEM_6[6]~feeder , dmem_c|MEM_6[6]~feeder, processor, 1
instance = comp, \dmem_c|MEM_6[3]~1 , dmem_c|MEM_6[3]~1, processor, 1
instance = comp, \dmem_c|MEM_6[3]~2 , dmem_c|MEM_6[3]~2, processor, 1
instance = comp, \dmem_c|MEM_6[6] , dmem_c|MEM_6[6], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux6~8 , CORE_5|BUSMUX|Mux6~8, processor, 1
instance = comp, \CORE_5|BUSMUX|Mux0~0 , CORE_5|BUSMUX|Mux0~0, processor, 1
instance = comp, \CORE_5|RT|value~7 , CORE_5|RT|value~7, processor, 1
instance = comp, \CORE_5|RT|value[6] , CORE_5|RT|value[6], processor, 1
instance = comp, \CORE_5|RN1|value[6] , CORE_5|RN1|value[6], processor, 1
instance = comp, \CORE_5|RM1|value[6]~feeder , CORE_5|RM1|value[6]~feeder, processor, 1
instance = comp, \CORE_5|RM1|value[6] , CORE_5|RM1|value[6], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux6~0 , CORE_5|BUSMUX|Mux6~0, processor, 1
instance = comp, \CORE_5|RK1|value[6] , CORE_5|RK1|value[6], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux6~1 , CORE_5|BUSMUX|Mux6~1, processor, 1
instance = comp, \CORE_5|CU|Selector57~0 , CORE_5|CU|Selector57~0, processor, 1
instance = comp, \CORE_5|CU|NEXT_STATE.11010001 , CORE_5|CU|NEXT_STATE.11010001, processor, 1
instance = comp, \CORE_5|CU|INC[0]~feeder , CORE_5|CU|INC[0]~feeder, processor, 1
instance = comp, \CORE_5|CU|INC[0] , CORE_5|CU|INC[0], processor, 1
instance = comp, \CORE_5|RC3|value[0]~8 , CORE_5|RC3|value[0]~8, processor, 1
instance = comp, \CORE_5|RT|value~0 , CORE_5|RT|value~0, processor, 1
instance = comp, \CORE_5|RT|value[0] , CORE_5|RT|value[0], processor, 1
instance = comp, \CORE_5|RN1|value[0] , CORE_5|RN1|value[0], processor, 1
instance = comp, \CORE_5|RM1|value[0]~feeder , CORE_5|RM1|value[0]~feeder, processor, 1
instance = comp, \CORE_5|RM1|value[0] , CORE_5|RM1|value[0], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux0~1 , CORE_5|BUSMUX|Mux0~1, processor, 1
instance = comp, \CORE_5|RK1|value[0] , CORE_5|RK1|value[0], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux0~2 , CORE_5|BUSMUX|Mux0~2, processor, 1
instance = comp, \CORE_5|ALU|Add0~0 , CORE_5|ALU|Add0~0, processor, 1
instance = comp, \CORE_5|ALU|Add0~1 , CORE_5|ALU|Add0~1, processor, 1
instance = comp, \CORE_5|CU|Selector56~2 , CORE_5|CU|Selector56~2, processor, 1
instance = comp, \CORE_5|CU|NEXT_STATE.11010000 , CORE_5|CU|NEXT_STATE.11010000, processor, 1
instance = comp, \CORE_5|CU|INC[1] , CORE_5|CU|INC[1], processor, 1
instance = comp, \CORE_5|RC2|value[0]~8 , CORE_5|RC2|value[0]~8, processor, 1
instance = comp, \CORE_5|RC2|value[0]~feeder , CORE_5|RC2|value[0]~feeder, processor, 1
instance = comp, \CORE_5|CU|wEN[2] , CORE_5|CU|wEN[2], processor, 1
instance = comp, \CORE_5|RC2|value[0] , CORE_5|RC2|value[0], processor, 1
instance = comp, \CORE_5|RC2|value[1]~10 , CORE_5|RC2|value[1]~10, processor, 1
instance = comp, \CORE_5|RC2|value[1] , CORE_5|RC2|value[1], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux1~4 , CORE_5|BUSMUX|Mux1~4, processor, 1
instance = comp, \CORE_5|BUSMUX|Mux1~2 , CORE_5|BUSMUX|Mux1~2, processor, 1
instance = comp, \CORE_5|RC1|value[1] , CORE_5|RC1|value[1], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux1~3 , CORE_5|BUSMUX|Mux1~3, processor, 1
instance = comp, \CORE_5|BUSMUX|Mux1~5 , CORE_5|BUSMUX|Mux1~5, processor, 1
instance = comp, \CORE_5|CU|wEN[13]~feeder , CORE_5|CU|wEN[13]~feeder, processor, 1
instance = comp, \CORE_5|CU|wEN[13] , CORE_5|CU|wEN[13], processor, 1
instance = comp, \CORE_5|RR|value[1] , CORE_5|RR|value[1], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux1~6 , CORE_5|BUSMUX|Mux1~6, processor, 1
instance = comp, \CORE_5|RK1|value[1] , CORE_5|RK1|value[1], processor, 1
instance = comp, \CORE_5|RN1|value[1] , CORE_5|RN1|value[1], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux1~0 , CORE_5|BUSMUX|Mux1~0, processor, 1
instance = comp, \CORE_5|RT|value~2 , CORE_5|RT|value~2, processor, 1
instance = comp, \CORE_5|RT|value[1] , CORE_5|RT|value[1], processor, 1
instance = comp, \CORE_5|RM1|value[1]~feeder , CORE_5|RM1|value[1]~feeder, processor, 1
instance = comp, \CORE_5|RM1|value[1] , CORE_5|RM1|value[1], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux1~1 , CORE_5|BUSMUX|Mux1~1, processor, 1
instance = comp, \CORE_5|DR|value[1]~feeder , CORE_5|DR|value[1]~feeder, processor, 1
instance = comp, \CORE_5|DR|value[1] , CORE_5|DR|value[1], processor, 1
instance = comp, \CORE_5|RP|value[1] , CORE_5|RP|value[1], processor, 1
instance = comp, \CORE_5|CU|Selector6~0 , CORE_5|CU|Selector6~0, processor, 1
instance = comp, \CORE_5|CU|Selector6~1 , CORE_5|CU|Selector6~1, processor, 1
instance = comp, \CORE_5|CU|coreINC_AR , CORE_5|CU|coreINC_AR, processor, 1
instance = comp, \CORE_5|AR|Add0~0 , CORE_5|AR|Add0~0, processor, 1
instance = comp, \CORE_5|AR|value[0]~0 , CORE_5|AR|value[0]~0, processor, 1
instance = comp, \CORE_5|CU|Selector5~0 , CORE_5|CU|Selector5~0, processor, 1
instance = comp, \CORE_5|CU|WideOr6~0 , CORE_5|CU|WideOr6~0, processor, 1
instance = comp, \CORE_5|CU|wEN[10] , CORE_5|CU|wEN[10], processor, 1
instance = comp, \CORE_5|CU|Selector5~1 , CORE_5|CU|Selector5~1, processor, 1
instance = comp, \CORE_5|CU|selAR , CORE_5|CU|selAR, processor, 1
instance = comp, \CORE_5|AR|always0~0 , CORE_5|AR|always0~0, processor, 1
instance = comp, \CORE_5|AR|value~8 , CORE_5|AR|value~8, processor, 1
instance = comp, \CORE_5|AR|value[0] , CORE_5|AR|value[0], processor, 1
instance = comp, \CORE_5|AR|Add0~2 , CORE_5|AR|Add0~2, processor, 1
instance = comp, \CORE_5|AR|value[1]~1 , CORE_5|AR|value[1]~1, processor, 1
instance = comp, \CORE_5|AR|value[1] , CORE_5|AR|value[1], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux1~7 , CORE_5|BUSMUX|Mux1~7, processor, 1
instance = comp, \dmem_c|MEM_6[1]~feeder , dmem_c|MEM_6[1]~feeder, processor, 1
instance = comp, \dmem_c|MEM_6[1] , dmem_c|MEM_6[1], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux1~8 , CORE_5|BUSMUX|Mux1~8, processor, 1
instance = comp, \CORE_5|BUSMUX|Mux1~9 , CORE_5|BUSMUX|Mux1~9, processor, 1
instance = comp, \CORE_5|RT4|value[1] , CORE_5|RT4|value[1], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux1~10 , CORE_5|BUSMUX|Mux1~10, processor, 1
instance = comp, \CORE_5|BUSMUX|Mux8~0 , CORE_5|BUSMUX|Mux8~0, processor, 1
instance = comp, \CORE_5|BUSMUX|Mux8~1 , CORE_5|BUSMUX|Mux8~1, processor, 1
instance = comp, \CORE_5|BUSMUX|Mux8~1clkctrl , CORE_5|BUSMUX|Mux8~1clkctrl, processor, 1
instance = comp, \CORE_5|BUSMUX|select[1] , CORE_5|BUSMUX|select[1], processor, 1
instance = comp, \CORE_5|RT4|value[2] , CORE_5|RT4|value[2], processor, 1
instance = comp, \CORE_5|DR|value[2] , CORE_5|DR|value[2], processor, 1
instance = comp, \CORE_5|RP|value[2] , CORE_5|RP|value[2], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux2~7 , CORE_5|BUSMUX|Mux2~7, processor, 1
instance = comp, \CORE_5|AR|Add0~4 , CORE_5|AR|Add0~4, processor, 1
instance = comp, \CORE_5|AR|value[2]~2 , CORE_5|AR|value[2]~2, processor, 1
instance = comp, \CORE_5|AR|value[2] , CORE_5|AR|value[2], processor, 1
instance = comp, \dmem_c|MEM_6[2] , dmem_c|MEM_6[2], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux2~8 , CORE_5|BUSMUX|Mux2~8, processor, 1
instance = comp, \CORE_5|RC1|value[2] , CORE_5|RC1|value[2], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux2~2 , CORE_5|BUSMUX|Mux2~2, processor, 1
instance = comp, \CORE_5|BUSMUX|Mux2~3 , CORE_5|BUSMUX|Mux2~3, processor, 1
instance = comp, \CORE_5|RC2|value[2]~12 , CORE_5|RC2|value[2]~12, processor, 1
instance = comp, \CORE_5|RC2|value[2] , CORE_5|RC2|value[2], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux2~4 , CORE_5|BUSMUX|Mux2~4, processor, 1
instance = comp, \CORE_5|BUSMUX|Mux2~5 , CORE_5|BUSMUX|Mux2~5, processor, 1
instance = comp, \CORE_5|RM1|value[2]~feeder , CORE_5|RM1|value[2]~feeder, processor, 1
instance = comp, \CORE_5|RM1|value[2] , CORE_5|RM1|value[2], processor, 1
instance = comp, \CORE_5|RN1|value[2] , CORE_5|RN1|value[2], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux2~0 , CORE_5|BUSMUX|Mux2~0, processor, 1
instance = comp, \CORE_5|RT|value~3 , CORE_5|RT|value~3, processor, 1
instance = comp, \CORE_5|RT|value[2] , CORE_5|RT|value[2], processor, 1
instance = comp, \CORE_5|RK1|value[2] , CORE_5|RK1|value[2], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux2~1 , CORE_5|BUSMUX|Mux2~1, processor, 1
instance = comp, \CORE_5|BUSMUX|Mux2~6 , CORE_5|BUSMUX|Mux2~6, processor, 1
instance = comp, \CORE_5|RR|value[2] , CORE_5|RR|value[2], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux2~9 , CORE_5|BUSMUX|Mux2~9, processor, 1
instance = comp, \CORE_5|BUSMUX|Mux2~10 , CORE_5|BUSMUX|Mux2~10, processor, 1
instance = comp, \CORE_5|BUSMUX|select[2] , CORE_5|BUSMUX|select[2], processor, 1
instance = comp, \CORE_5|RT4|value[3] , CORE_5|RT4|value[3], processor, 1
instance = comp, \CORE_5|RC2|value[3]~14 , CORE_5|RC2|value[3]~14, processor, 1
instance = comp, \CORE_5|RC2|value[3] , CORE_5|RC2|value[3], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux3~11 , CORE_5|BUSMUX|Mux3~11, processor, 1
instance = comp, \CORE_5|BUSMUX|Mux3~17 , CORE_5|BUSMUX|Mux3~17, processor, 1
instance = comp, \CORE_5|RC1|value[3] , CORE_5|RC1|value[3], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux3~8 , CORE_5|BUSMUX|Mux3~8, processor, 1
instance = comp, \CORE_5|BUSMUX|Mux3~9 , CORE_5|BUSMUX|Mux3~9, processor, 1
instance = comp, \CORE_5|BUSMUX|Mux3~10 , CORE_5|BUSMUX|Mux3~10, processor, 1
instance = comp, \CORE_5|RR|value[3] , CORE_5|RR|value[3], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux3~18 , CORE_5|BUSMUX|Mux3~18, processor, 1
instance = comp, \CORE_5|BUSMUX|Mux3~12 , CORE_5|BUSMUX|Mux3~12, processor, 1
instance = comp, \CORE_5|AR|Add0~6 , CORE_5|AR|Add0~6, processor, 1
instance = comp, \CORE_5|AR|value[3]~3 , CORE_5|AR|value[3]~3, processor, 1
instance = comp, \CORE_5|AR|value[3] , CORE_5|AR|value[3], processor, 1
instance = comp, \CORE_5|RP|value[3] , CORE_5|RP|value[3], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux3~13 , CORE_5|BUSMUX|Mux3~13, processor, 1
instance = comp, \CORE_5|DR|value[3] , CORE_5|DR|value[3], processor, 1
instance = comp, \dmem_c|MEM_6[3]~feeder , dmem_c|MEM_6[3]~feeder, processor, 1
instance = comp, \dmem_c|MEM_6[3] , dmem_c|MEM_6[3], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux3~14 , CORE_5|BUSMUX|Mux3~14, processor, 1
instance = comp, \CORE_5|RT|value~4 , CORE_5|RT|value~4, processor, 1
instance = comp, \CORE_5|RT|value[3] , CORE_5|RT|value[3], processor, 1
instance = comp, \CORE_5|RN1|value[3] , CORE_5|RN1|value[3], processor, 1
instance = comp, \CORE_5|RK1|value[3] , CORE_5|RK1|value[3], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux3~6 , CORE_5|BUSMUX|Mux3~6, processor, 1
instance = comp, \CORE_5|RM1|value[3] , CORE_5|RM1|value[3], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux3~7 , CORE_5|BUSMUX|Mux3~7, processor, 1
instance = comp, \CORE_5|BUSMUX|Mux3~15 , CORE_5|BUSMUX|Mux3~15, processor, 1
instance = comp, \CORE_5|BUSMUX|Mux3~16 , CORE_5|BUSMUX|Mux3~16, processor, 1
instance = comp, \CORE_5|BUSMUX|select[3] , CORE_5|BUSMUX|select[3], processor, 1
instance = comp, \CORE_5|ALU|Add0~15 , CORE_5|ALU|Add0~15, processor, 1
instance = comp, \CORE_5|ALU|Add0~10 , CORE_5|ALU|Add0~10, processor, 1
instance = comp, \CORE_5|ALU|Add0~5 , CORE_5|ALU|Add0~5, processor, 1
instance = comp, \CORE_5|ALU|Add0~6 , CORE_5|ALU|Add0~6, processor, 1
instance = comp, \CORE_5|ALU|Add0~11 , CORE_5|ALU|Add0~11, processor, 1
instance = comp, \CORE_5|ALU|Add0~16 , CORE_5|ALU|Add0~16, processor, 1
instance = comp, \CORE_5|RT4|value[4] , CORE_5|RT4|value[4], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux4~4 , CORE_5|BUSMUX|Mux4~4, processor, 1
instance = comp, \CORE_5|RC1|value[4] , CORE_5|RC1|value[4], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux4~2 , CORE_5|BUSMUX|Mux4~2, processor, 1
instance = comp, \CORE_5|BUSMUX|Mux4~3 , CORE_5|BUSMUX|Mux4~3, processor, 1
instance = comp, \CORE_5|RC2|value[4]~16 , CORE_5|RC2|value[4]~16, processor, 1
instance = comp, \CORE_5|RC2|value[4] , CORE_5|RC2|value[4], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux4~5 , CORE_5|BUSMUX|Mux4~5, processor, 1
instance = comp, \CORE_5|RT|value~5 , CORE_5|RT|value~5, processor, 1
instance = comp, \CORE_5|RT|value[4] , CORE_5|RT|value[4], processor, 1
instance = comp, \CORE_5|RM1|value[4] , CORE_5|RM1|value[4], processor, 1
instance = comp, \CORE_5|RN1|value[4] , CORE_5|RN1|value[4], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux4~0 , CORE_5|BUSMUX|Mux4~0, processor, 1
instance = comp, \CORE_5|RK1|value[4] , CORE_5|RK1|value[4], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux4~1 , CORE_5|BUSMUX|Mux4~1, processor, 1
instance = comp, \CORE_5|BUSMUX|Mux4~6 , CORE_5|BUSMUX|Mux4~6, processor, 1
instance = comp, \CORE_5|AR|Add0~8 , CORE_5|AR|Add0~8, processor, 1
instance = comp, \CORE_5|AR|value[4]~4 , CORE_5|AR|value[4]~4, processor, 1
instance = comp, \CORE_5|AR|value[4] , CORE_5|AR|value[4], processor, 1
instance = comp, \CORE_5|DR|value[4] , CORE_5|DR|value[4], processor, 1
instance = comp, \CORE_5|RP|value[4] , CORE_5|RP|value[4], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux4~7 , CORE_5|BUSMUX|Mux4~7, processor, 1
instance = comp, \dmem_c|MEM_6[4]~feeder , dmem_c|MEM_6[4]~feeder, processor, 1
instance = comp, \dmem_c|MEM_6[4] , dmem_c|MEM_6[4], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux4~8 , CORE_5|BUSMUX|Mux4~8, processor, 1
instance = comp, \CORE_5|RR|value[4] , CORE_5|RR|value[4], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux4~9 , CORE_5|BUSMUX|Mux4~9, processor, 1
instance = comp, \CORE_5|BUSMUX|Mux4~10 , CORE_5|BUSMUX|Mux4~10, processor, 1
instance = comp, \CORE_5|BUSMUX|select[4] , CORE_5|BUSMUX|select[4], processor, 1
instance = comp, \CORE_5|ALU|Add0~20 , CORE_5|ALU|Add0~20, processor, 1
instance = comp, \CORE_5|ALU|Add0~21 , CORE_5|ALU|Add0~21, processor, 1
instance = comp, \CORE_5|ALU|Add0~25 , CORE_5|ALU|Add0~25, processor, 1
instance = comp, \CORE_5|ALU|Add0~26 , CORE_5|ALU|Add0~26, processor, 1
instance = comp, \CORE_5|ALU|Add0~31 , CORE_5|ALU|Add0~31, processor, 1
instance = comp, \CORE_5|ALU|Mult0|auto_generated|mac_mult1 , CORE_5|ALU|Mult0|auto_generated|mac_mult1, processor, 1
instance = comp, \CORE_5|ALU|Mult0|auto_generated|mac_out2 , CORE_5|ALU|Mult0|auto_generated|mac_out2, processor, 1
instance = comp, \CORE_5|ALU|Add0~33 , CORE_5|ALU|Add0~33, processor, 1
instance = comp, \CORE_5|ALU|Add0~34 , CORE_5|ALU|Add0~34, processor, 1
instance = comp, \CORE_5|CU|aluOP[1] , CORE_5|CU|aluOP[1], processor, 1
instance = comp, \CORE_5|AC|value[3]~0 , CORE_5|AC|value[3]~0, processor, 1
instance = comp, \CORE_5|AC|value[3]~1 , CORE_5|AC|value[3]~1, processor, 1
instance = comp, \CORE_5|AC|value[6] , CORE_5|AC|value[6], processor, 1
instance = comp, \CORE_5|ALU|Add0~28 , CORE_5|ALU|Add0~28, processor, 1
instance = comp, \CORE_5|ALU|Add0~29 , CORE_5|ALU|Add0~29, processor, 1
instance = comp, \CORE_5|AC|value[5] , CORE_5|AC|value[5], processor, 1
instance = comp, \CORE_5|ALU|Add0~23 , CORE_5|ALU|Add0~23, processor, 1
instance = comp, \CORE_5|ALU|Add0~24 , CORE_5|ALU|Add0~24, processor, 1
instance = comp, \CORE_5|AC|value[4] , CORE_5|AC|value[4], processor, 1
instance = comp, \CORE_5|ALU|Add0~18 , CORE_5|ALU|Add0~18, processor, 1
instance = comp, \CORE_5|ALU|Add0~19 , CORE_5|ALU|Add0~19, processor, 1
instance = comp, \CORE_5|AC|value[3] , CORE_5|AC|value[3], processor, 1
instance = comp, \CORE_5|ALU|Add0~13 , CORE_5|ALU|Add0~13, processor, 1
instance = comp, \CORE_5|ALU|Add0~14 , CORE_5|ALU|Add0~14, processor, 1
instance = comp, \CORE_5|AC|value[2] , CORE_5|AC|value[2], processor, 1
instance = comp, \CORE_5|ALU|Add0~8 , CORE_5|ALU|Add0~8, processor, 1
instance = comp, \CORE_5|ALU|Add0~9 , CORE_5|ALU|Add0~9, processor, 1
instance = comp, \CORE_5|AC|value[1] , CORE_5|AC|value[1], processor, 1
instance = comp, \CORE_5|ALU|Add0~3 , CORE_5|ALU|Add0~3, processor, 1
instance = comp, \CORE_5|ALU|Add0~4 , CORE_5|ALU|Add0~4, processor, 1
instance = comp, \CORE_5|AC|value[0] , CORE_5|AC|value[0], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux0~8 , CORE_5|BUSMUX|Mux0~8, processor, 1
instance = comp, \CORE_5|RM2|value[0]~8 , CORE_5|RM2|value[0]~8, processor, 1
instance = comp, \CORE_5|RM2|value[0] , CORE_5|RM2|value[0], processor, 1
instance = comp, \CORE_5|RC1|value[0] , CORE_5|RC1|value[0], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux0~4 , CORE_5|BUSMUX|Mux0~4, processor, 1
instance = comp, \CORE_5|BUSMUX|Mux0~5 , CORE_5|BUSMUX|Mux0~5, processor, 1
instance = comp, \CORE_5|BUSMUX|Mux0~9 , CORE_5|BUSMUX|Mux0~9, processor, 1
instance = comp, \CORE_5|BUSMUX|Mux0~10 , CORE_5|BUSMUX|Mux0~10, processor, 1
instance = comp, \CORE_5|DR|value[0] , CORE_5|DR|value[0], processor, 1
instance = comp, \CORE_5|RP|value[0] , CORE_5|RP|value[0], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux0~11 , CORE_5|BUSMUX|Mux0~11, processor, 1
instance = comp, \dmem_c|MEM_6[0]~feeder , dmem_c|MEM_6[0]~feeder, processor, 1
instance = comp, \dmem_c|MEM_6[0] , dmem_c|MEM_6[0], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux0~12 , CORE_5|BUSMUX|Mux0~12, processor, 1
instance = comp, \CORE_5|RR|value[0] , CORE_5|RR|value[0], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux0~13 , CORE_5|BUSMUX|Mux0~13, processor, 1
instance = comp, \CORE_5|RT4|value[0] , CORE_5|RT4|value[0], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux0~14 , CORE_5|BUSMUX|Mux0~14, processor, 1
instance = comp, \CORE_5|BUSMUX|select[0] , CORE_5|BUSMUX|select[0], processor, 1
instance = comp, \CORE_5|CU|wEN[1] , CORE_5|CU|wEN[1], processor, 1
instance = comp, \CORE_5|RC3|value[0] , CORE_5|RC3|value[0], processor, 1
instance = comp, \CORE_5|RC3|value[1]~10 , CORE_5|RC3|value[1]~10, processor, 1
instance = comp, \CORE_5|RC3|value[1] , CORE_5|RC3|value[1], processor, 1
instance = comp, \CORE_5|RC3|value[2]~12 , CORE_5|RC3|value[2]~12, processor, 1
instance = comp, \CORE_5|RC3|value[2] , CORE_5|RC3|value[2], processor, 1
instance = comp, \CORE_5|RC3|value[3]~14 , CORE_5|RC3|value[3]~14, processor, 1
instance = comp, \CORE_5|RC3|value[3] , CORE_5|RC3|value[3], processor, 1
instance = comp, \CORE_5|RC3|value[4]~16 , CORE_5|RC3|value[4]~16, processor, 1
instance = comp, \CORE_5|RC3|value[4] , CORE_5|RC3|value[4], processor, 1
instance = comp, \CORE_5|RC3|value[5]~18 , CORE_5|RC3|value[5]~18, processor, 1
instance = comp, \CORE_5|RC3|value[5] , CORE_5|RC3|value[5], processor, 1
instance = comp, \CORE_5|RC3|value[6]~20 , CORE_5|RC3|value[6]~20, processor, 1
instance = comp, \CORE_5|RC3|value[6] , CORE_5|RC3|value[6], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux6~4 , CORE_5|BUSMUX|Mux6~4, processor, 1
instance = comp, \CORE_5|RC1|value[6] , CORE_5|RC1|value[6], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux6~2 , CORE_5|BUSMUX|Mux6~2, processor, 1
instance = comp, \CORE_5|BUSMUX|Mux6~3 , CORE_5|BUSMUX|Mux6~3, processor, 1
instance = comp, \CORE_5|RC2|value[5]~18 , CORE_5|RC2|value[5]~18, processor, 1
instance = comp, \CORE_5|RC2|value[5] , CORE_5|RC2|value[5], processor, 1
instance = comp, \CORE_5|RC2|value[6]~20 , CORE_5|RC2|value[6]~20, processor, 1
instance = comp, \CORE_5|RC2|value[6] , CORE_5|RC2|value[6], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux6~5 , CORE_5|BUSMUX|Mux6~5, processor, 1
instance = comp, \CORE_5|BUSMUX|Mux6~6 , CORE_5|BUSMUX|Mux6~6, processor, 1
instance = comp, \CORE_5|RR|value[6] , CORE_5|RR|value[6], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux6~9 , CORE_5|BUSMUX|Mux6~9, processor, 1
instance = comp, \CORE_5|RT4|value[6] , CORE_5|RT4|value[6], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux6~10 , CORE_5|BUSMUX|Mux6~10, processor, 1
instance = comp, \CORE_5|BUSMUX|select[6] , CORE_5|BUSMUX|select[6], processor, 1
instance = comp, \CORE_5|ALU|Add0~30 , CORE_5|ALU|Add0~30, processor, 1
instance = comp, \CORE_5|ALU|Add0~36 , CORE_5|ALU|Add0~36, processor, 1
instance = comp, \CORE_5|ALU|Add0~38 , CORE_5|ALU|Add0~38, processor, 1
instance = comp, \CORE_5|ALU|Add0~39 , CORE_5|ALU|Add0~39, processor, 1
instance = comp, \CORE_5|AC|value[7] , CORE_5|AC|value[7], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux7~10 , CORE_5|BUSMUX|Mux7~10, processor, 1
instance = comp, \CORE_5|RC3|value[7]~22 , CORE_5|RC3|value[7]~22, processor, 1
instance = comp, \CORE_5|RC3|value[7] , CORE_5|RC3|value[7], processor, 1
instance = comp, \CORE_5|RC2|value[7]~22 , CORE_5|RC2|value[7]~22, processor, 1
instance = comp, \CORE_5|RC2|value[7] , CORE_5|RC2|value[7], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux7~11 , CORE_5|BUSMUX|Mux7~11, processor, 1
instance = comp, \CORE_5|BUSMUX|Mux7~17 , CORE_5|BUSMUX|Mux7~17, processor, 1
instance = comp, \CORE_5|RR|value[7] , CORE_5|RR|value[7], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux7~18 , CORE_5|BUSMUX|Mux7~18, processor, 1
instance = comp, \CORE_5|BUSMUX|Mux7~12 , CORE_5|BUSMUX|Mux7~12, processor, 1
instance = comp, \CORE_5|RP|value[7] , CORE_5|RP|value[7], processor, 1
instance = comp, \CORE_5|AR|Add0~12 , CORE_5|AR|Add0~12, processor, 1
instance = comp, \CORE_5|AR|Add0~14 , CORE_5|AR|Add0~14, processor, 1
instance = comp, \CORE_5|AR|value[7]~7 , CORE_5|AR|value[7]~7, processor, 1
instance = comp, \CORE_5|AR|value[7] , CORE_5|AR|value[7], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux7~13 , CORE_5|BUSMUX|Mux7~13, processor, 1
instance = comp, \dmem_c|MEM_6[7]~feeder , dmem_c|MEM_6[7]~feeder, processor, 1
instance = comp, \dmem_c|MEM_6[7] , dmem_c|MEM_6[7], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux7~14 , CORE_5|BUSMUX|Mux7~14, processor, 1
instance = comp, \CORE_5|RT|value~8 , CORE_5|RT|value~8, processor, 1
instance = comp, \CORE_5|RT|value[7] , CORE_5|RT|value[7], processor, 1
instance = comp, \CORE_5|RM1|value[7] , CORE_5|RM1|value[7], processor, 1
instance = comp, \CORE_5|RN1|value[7] , CORE_5|RN1|value[7], processor, 1
instance = comp, \CORE_5|RK1|value[7] , CORE_5|RK1|value[7], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux7~6 , CORE_5|BUSMUX|Mux7~6, processor, 1
instance = comp, \CORE_5|BUSMUX|Mux7~7 , CORE_5|BUSMUX|Mux7~7, processor, 1
instance = comp, \CORE_5|BUSMUX|Mux7~15 , CORE_5|BUSMUX|Mux7~15, processor, 1
instance = comp, \CORE_5|RT4|value[7] , CORE_5|RT4|value[7], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux7~16 , CORE_5|BUSMUX|Mux7~16, processor, 1
instance = comp, \CORE_5|BUSMUX|select[7] , CORE_5|BUSMUX|select[7], processor, 1
instance = comp, \CORE_5|DR|value[7] , CORE_5|DR|value[7], processor, 1
instance = comp, \dmem_c|Selector42~1 , dmem_c|Selector42~1, processor, 1
instance = comp, \dmem_c|Selector42~4 , dmem_c|Selector42~4, processor, 1
instance = comp, \dmem_c|DR_OUT[6]~4 , dmem_c|DR_OUT[6]~4, processor, 1
instance = comp, \dmem_c|MEM_4~2 , dmem_c|MEM_4~2, processor, 1
instance = comp, \dmem_c|DR_OUT[6]~2 , dmem_c|DR_OUT[6]~2, processor, 1
instance = comp, \dmem_c|DR_OUT[6]~3 , dmem_c|DR_OUT[6]~3, processor, 1
instance = comp, \dmem_c|DR_OUT[6]~5 , dmem_c|DR_OUT[6]~5, processor, 1
instance = comp, \dmem_c|DR_OUT[7] , dmem_c|DR_OUT[7], processor, 1
instance = comp, \dt_mem|ram_rtl_0_bypass[31] , dt_mem|ram_rtl_0_bypass[31], processor, 1
instance = comp, \dmem_c|addr[1]~7 , dmem_c|addr[1]~7, processor, 1
instance = comp, \CORE_1|AR|Add0~0 , CORE_1|AR|Add0~0, processor, 1
instance = comp, \CORE_1|CU|Selector56~10 , CORE_1|CU|Selector56~10, processor, 1
instance = comp, \CORE_1|CU|NEXT_STATE.11010000 , CORE_1|CU|NEXT_STATE.11010000, processor, 1
instance = comp, \CORE_1|CU|Selector6~0 , CORE_1|CU|Selector6~0, processor, 1
instance = comp, \CORE_1|CU|Selector6~1 , CORE_1|CU|Selector6~1, processor, 1
instance = comp, \CORE_1|CU|coreINC_AR , CORE_1|CU|coreINC_AR, processor, 1
instance = comp, \CORE_1|AR|value[0]~0 , CORE_1|AR|value[0]~0, processor, 1
instance = comp, \CORE_1|CU|Selector19~15 , CORE_1|CU|Selector19~15, processor, 1
instance = comp, \CORE_1|CU|Selector19~16 , CORE_1|CU|Selector19~16, processor, 1
instance = comp, \CORE_1|CU|NEXT_STATE.01000000 , CORE_1|CU|NEXT_STATE.01000000, processor, 1
instance = comp, \CORE_1|CU|NEXT_STATE.01000001 , CORE_1|CU|NEXT_STATE.01000001, processor, 1
instance = comp, \CORE_1|CU|Selector5~0 , CORE_1|CU|Selector5~0, processor, 1
instance = comp, \CORE_1|CU|WideOr6~0 , CORE_1|CU|WideOr6~0, processor, 1
instance = comp, \CORE_1|CU|wEN[10] , CORE_1|CU|wEN[10], processor, 1
instance = comp, \CORE_1|CU|Selector5~1 , CORE_1|CU|Selector5~1, processor, 1
instance = comp, \CORE_1|CU|selAR , CORE_1|CU|selAR, processor, 1
instance = comp, \CORE_1|AR|always0~0 , CORE_1|AR|always0~0, processor, 1
instance = comp, \CORE_1|AR|value~8 , CORE_1|AR|value~8, processor, 1
instance = comp, \CORE_1|AR|value[0] , CORE_1|AR|value[0], processor, 1
instance = comp, \CORE_1|AR|Add0~2 , CORE_1|AR|Add0~2, processor, 1
instance = comp, \dmem_c|MEM_2[1]~feeder , dmem_c|MEM_2[1]~feeder, processor, 1
instance = comp, \dmem_c|MEM_1[7]~1 , dmem_c|MEM_1[7]~1, processor, 1
instance = comp, \dmem_c|MEM_2[3]~2 , dmem_c|MEM_2[3]~2, processor, 1
instance = comp, \dmem_c|MEM_2[1] , dmem_c|MEM_2[1], processor, 1
instance = comp, \CORE_1|RP|value[1] , CORE_1|RP|value[1], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux1~13 , CORE_1|BUSMUX|Mux1~13, processor, 1
instance = comp, \CORE_1|DR|value[1]~feeder , CORE_1|DR|value[1]~feeder, processor, 1
instance = comp, \CORE_1|DR|value[1] , CORE_1|DR|value[1], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux1~14 , CORE_1|BUSMUX|Mux1~14, processor, 1
instance = comp, \CORE_1|CU|Selector27~0 , CORE_1|CU|Selector27~0, processor, 1
instance = comp, \CORE_1|CU|NEXT_STATE.01001000 , CORE_1|CU|NEXT_STATE.01001000, processor, 1
instance = comp, \CORE_1|CU|wEN[13] , CORE_1|CU|wEN[13], processor, 1
instance = comp, \CORE_1|RR|value[1] , CORE_1|RR|value[1], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux1~18 , CORE_1|BUSMUX|Mux1~18, processor, 1
instance = comp, \CORE_1|CU|INC[1]~feeder , CORE_1|CU|INC[1]~feeder, processor, 1
instance = comp, \CORE_1|CU|INC[1] , CORE_1|CU|INC[1], processor, 1
instance = comp, \CORE_1|RC2|value[0]~8 , CORE_1|RC2|value[0]~8, processor, 1
instance = comp, \CORE_1|CU|wEN[2] , CORE_1|CU|wEN[2], processor, 1
instance = comp, \CORE_1|RC2|value[0] , CORE_1|RC2|value[0], processor, 1
instance = comp, \CORE_1|RC2|value[1]~10 , CORE_1|RC2|value[1]~10, processor, 1
instance = comp, \CORE_1|RC2|value[1] , CORE_1|RC2|value[1], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux1~11 , CORE_1|BUSMUX|Mux1~11, processor, 1
instance = comp, \CORE_1|BUSMUX|Mux6~0 , CORE_1|BUSMUX|Mux6~0, processor, 1
instance = comp, \CORE_1|BUSMUX|Mux1~17 , CORE_1|BUSMUX|Mux1~17, processor, 1
instance = comp, \CORE_1|BUSMUX|Mux6~3 , CORE_1|BUSMUX|Mux6~3, processor, 1
instance = comp, \CORE_1|CU|WideOr8~0 , CORE_1|CU|WideOr8~0, processor, 1
instance = comp, \CORE_1|CU|wEN[3] , CORE_1|CU|wEN[3], processor, 1
instance = comp, \CORE_1|RC1|value[1] , CORE_1|RC1|value[1], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux1~8 , CORE_1|BUSMUX|Mux1~8, processor, 1
instance = comp, \CORE_1|BUSMUX|Mux1~9 , CORE_1|BUSMUX|Mux1~9, processor, 1
instance = comp, \CORE_1|CU|WideOr9~0 , CORE_1|CU|WideOr9~0, processor, 1
instance = comp, \CORE_1|CU|WideOr9 , CORE_1|CU|WideOr9, processor, 1
instance = comp, \CORE_1|CU|wEN[0] , CORE_1|CU|wEN[0], processor, 1
instance = comp, \CORE_1|CU|aluOP~0 , CORE_1|CU|aluOP~0, processor, 1
instance = comp, \CORE_1|CU|aluOP[0] , CORE_1|CU|aluOP[0], processor, 1
instance = comp, \CORE_1|CU|WideOr19 , CORE_1|CU|WideOr19, processor, 1
instance = comp, \CORE_1|CU|aluOP[2] , CORE_1|CU|aluOP[2], processor, 1
instance = comp, \CORE_1|CU|aluOP[3] , CORE_1|CU|aluOP[3], processor, 1
instance = comp, \CORE_1|ALU|Add0~5 , CORE_1|ALU|Add0~5, processor, 1
instance = comp, \CORE_1|ALU|Add0~0 , CORE_1|ALU|Add0~0, processor, 1
instance = comp, \CORE_1|ALU|Add0~1 , CORE_1|ALU|Add0~1, processor, 1
instance = comp, \CORE_1|DR|value[2]~feeder , CORE_1|DR|value[2]~feeder, processor, 1
instance = comp, \CORE_1|DR|value[2] , CORE_1|DR|value[2], processor, 1
instance = comp, \CORE_1|RP|value[2] , CORE_1|RP|value[2], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux2~7 , CORE_1|BUSMUX|Mux2~7, processor, 1
instance = comp, \dmem_c|MEM_2[2] , dmem_c|MEM_2[2], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux2~8 , CORE_1|BUSMUX|Mux2~8, processor, 1
instance = comp, \CORE_1|RR|value[2] , CORE_1|RR|value[2], processor, 1
instance = comp, \CORE_1|RM1|value[2] , CORE_1|RM1|value[2], processor, 1
instance = comp, \CORE_1|RN1|value[2] , CORE_1|RN1|value[2], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux2~0 , CORE_1|BUSMUX|Mux2~0, processor, 1
instance = comp, \CORE_1|RK1|value[2] , CORE_1|RK1|value[2], processor, 1
instance = comp, \CORE_1|RT|value~3 , CORE_1|RT|value~3, processor, 1
instance = comp, \CORE_1|RT|value[2] , CORE_1|RT|value[2], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux2~1 , CORE_1|BUSMUX|Mux2~1, processor, 1
instance = comp, \CORE_1|BUSMUX|Mux2~4 , CORE_1|BUSMUX|Mux2~4, processor, 1
instance = comp, \CORE_1|RC1|value[2] , CORE_1|RC1|value[2], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux2~2 , CORE_1|BUSMUX|Mux2~2, processor, 1
instance = comp, \CORE_1|BUSMUX|Mux2~3 , CORE_1|BUSMUX|Mux2~3, processor, 1
instance = comp, \CORE_1|RC2|value[2]~12 , CORE_1|RC2|value[2]~12, processor, 1
instance = comp, \CORE_1|RC2|value[2] , CORE_1|RC2|value[2], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux2~5 , CORE_1|BUSMUX|Mux2~5, processor, 1
instance = comp, \CORE_1|BUSMUX|Mux2~6 , CORE_1|BUSMUX|Mux2~6, processor, 1
instance = comp, \CORE_1|BUSMUX|Mux2~9 , CORE_1|BUSMUX|Mux2~9, processor, 1
instance = comp, \CORE_1|RT4|value[2] , CORE_1|RT4|value[2], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux2~10 , CORE_1|BUSMUX|Mux2~10, processor, 1
instance = comp, \CORE_1|BUSMUX|Mux8~0 , CORE_1|BUSMUX|Mux8~0, processor, 1
instance = comp, \CORE_1|BUSMUX|Mux8~1 , CORE_1|BUSMUX|Mux8~1, processor, 1
instance = comp, \CORE_1|BUSMUX|Mux8~1clkctrl , CORE_1|BUSMUX|Mux8~1clkctrl, processor, 1
instance = comp, \CORE_1|BUSMUX|select[2] , CORE_1|BUSMUX|select[2], processor, 1
instance = comp, \CORE_1|ALU|Add0~10 , CORE_1|ALU|Add0~10, processor, 1
instance = comp, \CORE_1|ALU|Add0~6 , CORE_1|ALU|Add0~6, processor, 1
instance = comp, \CORE_1|ALU|Add0~11 , CORE_1|ALU|Add0~11, processor, 1
instance = comp, \CORE_1|ALU|Add0~15 , CORE_1|ALU|Add0~15, processor, 1
instance = comp, \CORE_1|ALU|Add0~16 , CORE_1|ALU|Add0~16, processor, 1
instance = comp, \dmem_c|MEM_2[4]~feeder , dmem_c|MEM_2[4]~feeder, processor, 1
instance = comp, \dmem_c|MEM_2[4] , dmem_c|MEM_2[4], processor, 1
instance = comp, \CORE_1|RP|value[4] , CORE_1|RP|value[4], processor, 1
instance = comp, \CORE_1|DR|value[4]~feeder , CORE_1|DR|value[4]~feeder, processor, 1
instance = comp, \CORE_1|DR|value[4] , CORE_1|DR|value[4], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux4~7 , CORE_1|BUSMUX|Mux4~7, processor, 1
instance = comp, \CORE_1|AR|Add0~4 , CORE_1|AR|Add0~4, processor, 1
instance = comp, \CORE_1|AR|Add0~6 , CORE_1|AR|Add0~6, processor, 1
instance = comp, \CORE_1|AR|value[3]~3 , CORE_1|AR|value[3]~3, processor, 1
instance = comp, \CORE_1|AR|value[3] , CORE_1|AR|value[3], processor, 1
instance = comp, \CORE_1|AR|Add0~8 , CORE_1|AR|Add0~8, processor, 1
instance = comp, \CORE_1|AR|value[4]~4 , CORE_1|AR|value[4]~4, processor, 1
instance = comp, \CORE_1|AR|value[4] , CORE_1|AR|value[4], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux4~8 , CORE_1|BUSMUX|Mux4~8, processor, 1
instance = comp, \CORE_1|RR|value[4] , CORE_1|RR|value[4], processor, 1
instance = comp, \CORE_1|RC2|value[3]~14 , CORE_1|RC2|value[3]~14, processor, 1
instance = comp, \CORE_1|RC2|value[3] , CORE_1|RC2|value[3], processor, 1
instance = comp, \CORE_1|RC2|value[4]~16 , CORE_1|RC2|value[4]~16, processor, 1
instance = comp, \CORE_1|RC2|value[4] , CORE_1|RC2|value[4], processor, 1
instance = comp, \CORE_1|RC1|value[4] , CORE_1|RC1|value[4], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux4~2 , CORE_1|BUSMUX|Mux4~2, processor, 1
instance = comp, \CORE_1|BUSMUX|Mux4~3 , CORE_1|BUSMUX|Mux4~3, processor, 1
instance = comp, \CORE_1|RC3|value[3]~14 , CORE_1|RC3|value[3]~14, processor, 1
instance = comp, \CORE_1|RC3|value[4]~16 , CORE_1|RC3|value[4]~16, processor, 1
instance = comp, \CORE_1|CU|wEN[1] , CORE_1|CU|wEN[1], processor, 1
instance = comp, \CORE_1|RC3|value[4] , CORE_1|RC3|value[4], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux4~4 , CORE_1|BUSMUX|Mux4~4, processor, 1
instance = comp, \CORE_1|BUSMUX|Mux4~5 , CORE_1|BUSMUX|Mux4~5, processor, 1
instance = comp, \CORE_1|RN1|value[4] , CORE_1|RN1|value[4], processor, 1
instance = comp, \CORE_1|RM1|value[4] , CORE_1|RM1|value[4], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux4~0 , CORE_1|BUSMUX|Mux4~0, processor, 1
instance = comp, \CORE_1|RK1|value[4] , CORE_1|RK1|value[4], processor, 1
instance = comp, \CORE_1|RT|value~5 , CORE_1|RT|value~5, processor, 1
instance = comp, \CORE_1|RT|value[4] , CORE_1|RT|value[4], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux4~1 , CORE_1|BUSMUX|Mux4~1, processor, 1
instance = comp, \CORE_1|BUSMUX|Mux4~6 , CORE_1|BUSMUX|Mux4~6, processor, 1
instance = comp, \CORE_1|BUSMUX|Mux4~9 , CORE_1|BUSMUX|Mux4~9, processor, 1
instance = comp, \CORE_1|RT4|value[4] , CORE_1|RT4|value[4], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux4~10 , CORE_1|BUSMUX|Mux4~10, processor, 1
instance = comp, \CORE_1|BUSMUX|select[4] , CORE_1|BUSMUX|select[4], processor, 1
instance = comp, \CORE_1|ALU|Add0~20 , CORE_1|ALU|Add0~20, processor, 1
instance = comp, \CORE_1|ALU|Add0~21 , CORE_1|ALU|Add0~21, processor, 1
instance = comp, \CORE_1|RC1|value[5] , CORE_1|RC1|value[5], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux5~9 , CORE_1|BUSMUX|Mux5~9, processor, 1
instance = comp, \CORE_1|BUSMUX|Mux5~10 , CORE_1|BUSMUX|Mux5~10, processor, 1
instance = comp, \CORE_1|RC3|value[5]~18 , CORE_1|RC3|value[5]~18, processor, 1
instance = comp, \CORE_1|RC3|value[5] , CORE_1|RC3|value[5], processor, 1
instance = comp, \CORE_1|RR|value[5] , CORE_1|RR|value[5], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux5~7 , CORE_1|BUSMUX|Mux5~7, processor, 1
instance = comp, \CORE_1|BUSMUX|Mux5~11 , CORE_1|BUSMUX|Mux5~11, processor, 1
instance = comp, \CORE_1|RC2|value[5]~18 , CORE_1|RC2|value[5]~18, processor, 1
instance = comp, \CORE_1|RC2|value[5] , CORE_1|RC2|value[5], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux5~8 , CORE_1|BUSMUX|Mux5~8, processor, 1
instance = comp, \CORE_1|BUSMUX|Mux5~12 , CORE_1|BUSMUX|Mux5~12, processor, 1
instance = comp, \CORE_1|RP|value[5] , CORE_1|RP|value[5], processor, 1
instance = comp, \CORE_1|AR|Add0~10 , CORE_1|AR|Add0~10, processor, 1
instance = comp, \CORE_1|AR|value[5]~5 , CORE_1|AR|value[5]~5, processor, 1
instance = comp, \CORE_1|AR|value[5] , CORE_1|AR|value[5], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux5~2 , CORE_1|BUSMUX|Mux5~2, processor, 1
instance = comp, \CORE_1|DR|value[5]~feeder , CORE_1|DR|value[5]~feeder, processor, 1
instance = comp, \CORE_1|DR|value[5] , CORE_1|DR|value[5], processor, 1
instance = comp, \dmem_c|MEM_2[5] , dmem_c|MEM_2[5], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux5~3 , CORE_1|BUSMUX|Mux5~3, processor, 1
instance = comp, \CORE_1|RN1|value[5] , CORE_1|RN1|value[5], processor, 1
instance = comp, \CORE_1|RK1|value[5] , CORE_1|RK1|value[5], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux5~4 , CORE_1|BUSMUX|Mux5~4, processor, 1
instance = comp, \CORE_1|RM1|value[5] , CORE_1|RM1|value[5], processor, 1
instance = comp, \CORE_1|RT|value~6 , CORE_1|RT|value~6, processor, 1
instance = comp, \CORE_1|RT|value[5] , CORE_1|RT|value[5], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux5~5 , CORE_1|BUSMUX|Mux5~5, processor, 1
instance = comp, \CORE_1|BUSMUX|Mux5~6 , CORE_1|BUSMUX|Mux5~6, processor, 1
instance = comp, \CORE_1|BUSMUX|Mux5~14 , CORE_1|BUSMUX|Mux5~14, processor, 1
instance = comp, \CORE_1|RT4|value[5] , CORE_1|RT4|value[5], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux5~13 , CORE_1|BUSMUX|Mux5~13, processor, 1
instance = comp, \CORE_1|BUSMUX|select[5] , CORE_1|BUSMUX|select[5], processor, 1
instance = comp, \CORE_1|ALU|Add0~30 , CORE_1|ALU|Add0~30, processor, 1
instance = comp, \CORE_1|ALU|Add0~25 , CORE_1|ALU|Add0~25, processor, 1
instance = comp, \CORE_1|ALU|Add0~26 , CORE_1|ALU|Add0~26, processor, 1
instance = comp, \CORE_1|ALU|Add0~31 , CORE_1|ALU|Add0~31, processor, 1
instance = comp, \CORE_1|ALU|Add0~35 , CORE_1|ALU|Add0~35, processor, 1
instance = comp, \CORE_1|ALU|Add0~36 , CORE_1|ALU|Add0~36, processor, 1
instance = comp, \CORE_1|ALU|Mult0|auto_generated|mac_mult1 , CORE_1|ALU|Mult0|auto_generated|mac_mult1, processor, 1
instance = comp, \CORE_1|ALU|Mult0|auto_generated|mac_out2 , CORE_1|ALU|Mult0|auto_generated|mac_out2, processor, 1
instance = comp, \CORE_1|ALU|Add0~38 , CORE_1|ALU|Add0~38, processor, 1
instance = comp, \CORE_1|ALU|Add0~39 , CORE_1|ALU|Add0~39, processor, 1
instance = comp, \CORE_1|CU|aluOP[1] , CORE_1|CU|aluOP[1], processor, 1
instance = comp, \CORE_1|AC|value[4]~0 , CORE_1|AC|value[4]~0, processor, 1
instance = comp, \CORE_1|AC|value[4]~1 , CORE_1|AC|value[4]~1, processor, 1
instance = comp, \CORE_1|AC|value[7] , CORE_1|AC|value[7], processor, 1
instance = comp, \CORE_1|ALU|Add0~33 , CORE_1|ALU|Add0~33, processor, 1
instance = comp, \CORE_1|ALU|Add0~34 , CORE_1|ALU|Add0~34, processor, 1
instance = comp, \CORE_1|AC|value[6] , CORE_1|AC|value[6], processor, 1
instance = comp, \CORE_1|ALU|Add0~28 , CORE_1|ALU|Add0~28, processor, 1
instance = comp, \CORE_1|ALU|Add0~29 , CORE_1|ALU|Add0~29, processor, 1
instance = comp, \CORE_1|AC|value[5] , CORE_1|AC|value[5], processor, 1
instance = comp, \CORE_1|ALU|Add0~23 , CORE_1|ALU|Add0~23, processor, 1
instance = comp, \CORE_1|ALU|Add0~24 , CORE_1|ALU|Add0~24, processor, 1
instance = comp, \CORE_1|AC|value[4] , CORE_1|AC|value[4], processor, 1
instance = comp, \CORE_1|ALU|Add0~18 , CORE_1|ALU|Add0~18, processor, 1
instance = comp, \CORE_1|ALU|Add0~19 , CORE_1|ALU|Add0~19, processor, 1
instance = comp, \CORE_1|AC|value[3] , CORE_1|AC|value[3], processor, 1
instance = comp, \CORE_1|ALU|Add0~13 , CORE_1|ALU|Add0~13, processor, 1
instance = comp, \CORE_1|ALU|Add0~14 , CORE_1|ALU|Add0~14, processor, 1
instance = comp, \CORE_1|AC|value[2] , CORE_1|AC|value[2], processor, 1
instance = comp, \CORE_1|ALU|Add0~3 , CORE_1|ALU|Add0~3, processor, 1
instance = comp, \CORE_1|ALU|Add0~4 , CORE_1|ALU|Add0~4, processor, 1
instance = comp, \CORE_1|AC|value[0] , CORE_1|AC|value[0], processor, 1
instance = comp, \CORE_1|ALU|Add0~8 , CORE_1|ALU|Add0~8, processor, 1
instance = comp, \CORE_1|ALU|Add0~9 , CORE_1|ALU|Add0~9, processor, 1
instance = comp, \CORE_1|AC|value[1] , CORE_1|AC|value[1], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux1~10 , CORE_1|BUSMUX|Mux1~10, processor, 1
instance = comp, \CORE_1|BUSMUX|Mux1~12 , CORE_1|BUSMUX|Mux1~12, processor, 1
instance = comp, \CORE_1|RN1|value[1] , CORE_1|RN1|value[1], processor, 1
instance = comp, \CORE_1|RK1|value[1] , CORE_1|RK1|value[1], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux1~6 , CORE_1|BUSMUX|Mux1~6, processor, 1
instance = comp, \CORE_1|RT|value~2 , CORE_1|RT|value~2, processor, 1
instance = comp, \CORE_1|RT|value[1] , CORE_1|RT|value[1], processor, 1
instance = comp, \CORE_1|RM1|value[1] , CORE_1|RM1|value[1], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux1~7 , CORE_1|BUSMUX|Mux1~7, processor, 1
instance = comp, \CORE_1|BUSMUX|Mux1~15 , CORE_1|BUSMUX|Mux1~15, processor, 1
instance = comp, \CORE_1|RT4|value[1] , CORE_1|RT4|value[1], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux1~16 , CORE_1|BUSMUX|Mux1~16, processor, 1
instance = comp, \CORE_1|BUSMUX|select[1] , CORE_1|BUSMUX|select[1], processor, 1
instance = comp, \CORE_1|AR|value[1]~1 , CORE_1|AR|value[1]~1, processor, 1
instance = comp, \CORE_1|AR|value[1] , CORE_1|AR|value[1], processor, 1
instance = comp, \CORE_1|AR|value[2]~2 , CORE_1|AR|value[2]~2, processor, 1
instance = comp, \CORE_1|AR|value[2] , CORE_1|AR|value[2], processor, 1
instance = comp, \dmem_c|Selector15~3 , dmem_c|Selector15~3, processor, 1
instance = comp, \dmem_c|Selector15~0 , dmem_c|Selector15~0, processor, 1
instance = comp, \dmem_c|addr[1]~6 , dmem_c|addr[1]~6, processor, 1
instance = comp, \dmem_c|addr[1]~5 , dmem_c|addr[1]~5, processor, 1
instance = comp, \CORE_3|RP|value[1] , CORE_3|RP|value[1], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux1~9 , CORE_3|BUSMUX|Mux1~9, processor, 1
instance = comp, \dmem_c|MEM_4[7]~1 , dmem_c|MEM_4[7]~1, processor, 1
instance = comp, \dmem_c|MEM_4[7]~3 , dmem_c|MEM_4[7]~3, processor, 1
instance = comp, \dmem_c|MEM_4[1] , dmem_c|MEM_4[1], processor, 1
instance = comp, \CORE_3|DR|value[1]~feeder , CORE_3|DR|value[1]~feeder, processor, 1
instance = comp, \CORE_3|DR|value[1] , CORE_3|DR|value[1], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux1~10 , CORE_3|BUSMUX|Mux1~10, processor, 1
instance = comp, \CORE_3|RM1|value[1]~feeder , CORE_3|RM1|value[1]~feeder, processor, 1
instance = comp, \CORE_3|CU|wEN[6] , CORE_3|CU|wEN[6], processor, 1
instance = comp, \CORE_3|RM1|value[1] , CORE_3|RM1|value[1], processor, 1
instance = comp, \CORE_3|RK1|value[1] , CORE_3|RK1|value[1], processor, 1
instance = comp, \CORE_3|RN1|value[1] , CORE_3|RN1|value[1], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux1~2 , CORE_3|BUSMUX|Mux1~2, processor, 1
instance = comp, \CORE_3|RT|value~2 , CORE_3|RT|value~2, processor, 1
instance = comp, \CORE_3|RT|value[1] , CORE_3|RT|value[1], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux1~3 , CORE_3|BUSMUX|Mux1~3, processor, 1
instance = comp, \CORE_3|BUSMUX|Mux3~7 , CORE_3|BUSMUX|Mux3~7, processor, 1
instance = comp, \CORE_3|CU|Selector49~0 , CORE_3|CU|Selector49~0, processor, 1
instance = comp, \CORE_3|CU|NEXT_STATE.10100000 , CORE_3|CU|NEXT_STATE.10100000, processor, 1
instance = comp, \CORE_3|CU|WideOr15 , CORE_3|CU|WideOr15, processor, 1
instance = comp, \CORE_3|CU|busMUX[2] , CORE_3|CU|busMUX[2], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux3~6 , CORE_3|BUSMUX|Mux3~6, processor, 1
instance = comp, \CORE_3|CU|wEN[13] , CORE_3|CU|wEN[13], processor, 1
instance = comp, \CORE_3|RR|value[1] , CORE_3|RR|value[1], processor, 1
instance = comp, \CORE_3|CU|INC[1]~feeder , CORE_3|CU|INC[1]~feeder, processor, 1
instance = comp, \CORE_3|CU|INC[1] , CORE_3|CU|INC[1], processor, 1
instance = comp, \CORE_3|RC2|value[0]~8 , CORE_3|RC2|value[0]~8, processor, 1
instance = comp, \CORE_3|CU|wEN[2] , CORE_3|CU|wEN[2], processor, 1
instance = comp, \CORE_3|RC2|value[0] , CORE_3|RC2|value[0], processor, 1
instance = comp, \CORE_3|RC2|value[1]~10 , CORE_3|RC2|value[1]~10, processor, 1
instance = comp, \CORE_3|RC2|value[1] , CORE_3|RC2|value[1], processor, 1
instance = comp, \CORE_3|CU|Selector57~0 , CORE_3|CU|Selector57~0, processor, 1
instance = comp, \CORE_3|CU|NEXT_STATE.11010001 , CORE_3|CU|NEXT_STATE.11010001, processor, 1
instance = comp, \CORE_3|CU|INC[0]~feeder , CORE_3|CU|INC[0]~feeder, processor, 1
instance = comp, \CORE_3|CU|INC[0] , CORE_3|CU|INC[0], processor, 1
instance = comp, \CORE_3|RC3|value[0]~8 , CORE_3|RC3|value[0]~8, processor, 1
instance = comp, \CORE_3|CU|wEN[1] , CORE_3|CU|wEN[1], processor, 1
instance = comp, \CORE_3|RC3|value[0] , CORE_3|RC3|value[0], processor, 1
instance = comp, \CORE_3|RC3|value[1]~10 , CORE_3|RC3|value[1]~10, processor, 1
instance = comp, \CORE_3|RC3|value[1] , CORE_3|RC3|value[1], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux1~4 , CORE_3|BUSMUX|Mux1~4, processor, 1
instance = comp, \CORE_3|CU|Selector58~0 , CORE_3|CU|Selector58~0, processor, 1
instance = comp, \CORE_3|CU|NEXT_STATE.11010010 , CORE_3|CU|NEXT_STATE.11010010, processor, 1
instance = comp, \CORE_3|CU|INC[4]~feeder , CORE_3|CU|INC[4]~feeder, processor, 1
instance = comp, \CORE_3|CU|INC[4] , CORE_3|CU|INC[4], processor, 1
instance = comp, \CORE_3|RM2|value[0]~8 , CORE_3|RM2|value[0]~8, processor, 1
instance = comp, \CORE_3|CU|RST[0]~feeder , CORE_3|CU|RST[0]~feeder, processor, 1
instance = comp, \CORE_3|CU|RST[0] , CORE_3|CU|RST[0], processor, 1
instance = comp, \CORE_3|RM2|value[0] , CORE_3|RM2|value[0], processor, 1
instance = comp, \CORE_3|RM2|value[1]~10 , CORE_3|RM2|value[1]~10, processor, 1
instance = comp, \CORE_3|RM2|value[1] , CORE_3|RM2|value[1], processor, 1
instance = comp, \CORE_3|CU|Selector59~0 , CORE_3|CU|Selector59~0, processor, 1
instance = comp, \CORE_3|CU|NEXT_STATE.11010011 , CORE_3|CU|NEXT_STATE.11010011, processor, 1
instance = comp, \CORE_3|CU|INC[3]~feeder , CORE_3|CU|INC[3]~feeder, processor, 1
instance = comp, \CORE_3|CU|INC[3] , CORE_3|CU|INC[3], processor, 1
instance = comp, \CORE_3|RK2|value[0]~8 , CORE_3|RK2|value[0]~8, processor, 1
instance = comp, \CORE_3|CU|Selector43~0 , CORE_3|CU|Selector43~0, processor, 1
instance = comp, \CORE_3|CU|NEXT_STATE.10000010 , CORE_3|CU|NEXT_STATE.10000010, processor, 1
instance = comp, \CORE_3|CU|RST~0 , CORE_3|CU|RST~0, processor, 1
instance = comp, \CORE_3|CU|RST[2] , CORE_3|CU|RST[2], processor, 1
instance = comp, \CORE_3|RK2|value[0] , CORE_3|RK2|value[0], processor, 1
instance = comp, \CORE_3|RK2|value[1]~10 , CORE_3|RK2|value[1]~10, processor, 1
instance = comp, \CORE_3|RK2|value[1] , CORE_3|RK2|value[1], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux1~6 , CORE_3|BUSMUX|Mux1~6, processor, 1
instance = comp, \CORE_3|CU|WideOr8~0 , CORE_3|CU|WideOr8~0, processor, 1
instance = comp, \CORE_3|CU|wEN[3] , CORE_3|CU|wEN[3], processor, 1
instance = comp, \CORE_3|RC1|value[1] , CORE_3|RC1|value[1], processor, 1
instance = comp, \CORE_3|CU|Selector60~8 , CORE_3|CU|Selector60~8, processor, 1
instance = comp, \CORE_3|CU|NEXT_STATE.11010100 , CORE_3|CU|NEXT_STATE.11010100, processor, 1
instance = comp, \CORE_3|CU|INC[2]~feeder , CORE_3|CU|INC[2]~feeder, processor, 1
instance = comp, \CORE_3|CU|INC[2] , CORE_3|CU|INC[2], processor, 1
instance = comp, \CORE_3|RN2|value[0]~8 , CORE_3|RN2|value[0]~8, processor, 1
instance = comp, \CORE_3|CU|Selector42~1 , CORE_3|CU|Selector42~1, processor, 1
instance = comp, \CORE_3|CU|NEXT_STATE.10000001 , CORE_3|CU|NEXT_STATE.10000001, processor, 1
instance = comp, \CORE_3|CU|RST~1 , CORE_3|CU|RST~1, processor, 1
instance = comp, \CORE_3|CU|RST[1] , CORE_3|CU|RST[1], processor, 1
instance = comp, \CORE_3|RN2|value[0] , CORE_3|RN2|value[0], processor, 1
instance = comp, \CORE_3|RN2|value[1]~10 , CORE_3|RN2|value[1]~10, processor, 1
instance = comp, \CORE_3|RN2|value[1] , CORE_3|RN2|value[1], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux1~5 , CORE_3|BUSMUX|Mux1~5, processor, 1
instance = comp, \CORE_3|CU|WideOr9~0 , CORE_3|CU|WideOr9~0, processor, 1
instance = comp, \CORE_3|CU|Selector55~0 , CORE_3|CU|Selector55~0, processor, 1
instance = comp, \CORE_3|CU|NEXT_STATE.11000011 , CORE_3|CU|NEXT_STATE.11000011, processor, 1
instance = comp, \CORE_3|CU|WideOr9 , CORE_3|CU|WideOr9, processor, 1
instance = comp, \CORE_3|CU|wEN[0] , CORE_3|CU|wEN[0], processor, 1
instance = comp, \CORE_3|CU|aluOP~0 , CORE_3|CU|aluOP~0, processor, 1
instance = comp, \CORE_3|CU|aluOP[0] , CORE_3|CU|aluOP[0], processor, 1
instance = comp, \CORE_3|CU|WideOr19 , CORE_3|CU|WideOr19, processor, 1
instance = comp, \CORE_3|CU|aluOP[2] , CORE_3|CU|aluOP[2], processor, 1
instance = comp, \CORE_3|CU|aluOP[3] , CORE_3|CU|aluOP[3], processor, 1
instance = comp, \CORE_3|ALU|Add0~5 , CORE_3|ALU|Add0~5, processor, 1
instance = comp, \CORE_3|ALU|Add0~0 , CORE_3|ALU|Add0~0, processor, 1
instance = comp, \CORE_3|ALU|Add0~1 , CORE_3|ALU|Add0~1, processor, 1
instance = comp, \CORE_3|RR|value[2] , CORE_3|RR|value[2], processor, 1
instance = comp, \CORE_3|RC1|value[2] , CORE_3|RC1|value[2], processor, 1
instance = comp, \CORE_3|RN2|value[2]~12 , CORE_3|RN2|value[2]~12, processor, 1
instance = comp, \CORE_3|RN2|value[2] , CORE_3|RN2|value[2], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux2~4 , CORE_3|BUSMUX|Mux2~4, processor, 1
instance = comp, \CORE_3|RK2|value[2]~12 , CORE_3|RK2|value[2]~12, processor, 1
instance = comp, \CORE_3|RK2|value[2] , CORE_3|RK2|value[2], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux2~5 , CORE_3|BUSMUX|Mux2~5, processor, 1
instance = comp, \CORE_3|RC3|value[2]~12 , CORE_3|RC3|value[2]~12, processor, 1
instance = comp, \CORE_3|RC3|value[2] , CORE_3|RC3|value[2], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux3~9 , CORE_3|BUSMUX|Mux3~9, processor, 1
instance = comp, \CORE_3|BUSMUX|Mux2~6 , CORE_3|BUSMUX|Mux2~6, processor, 1
instance = comp, \CORE_3|RM2|value[2]~12 , CORE_3|RM2|value[2]~12, processor, 1
instance = comp, \CORE_3|RM2|value[2] , CORE_3|RM2|value[2], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux2~7 , CORE_3|BUSMUX|Mux2~7, processor, 1
instance = comp, \CORE_3|RC2|value[2]~12 , CORE_3|RC2|value[2]~12, processor, 1
instance = comp, \CORE_3|RC2|value[2] , CORE_3|RC2|value[2], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux2~8 , CORE_3|BUSMUX|Mux2~8, processor, 1
instance = comp, \CORE_3|BUSMUX|Mux2~9 , CORE_3|BUSMUX|Mux2~9, processor, 1
instance = comp, \CORE_3|RN1|value[2] , CORE_3|RN1|value[2], processor, 1
instance = comp, \CORE_3|RM1|value[2] , CORE_3|RM1|value[2], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux2~2 , CORE_3|BUSMUX|Mux2~2, processor, 1
instance = comp, \CORE_3|RT|value~3 , CORE_3|RT|value~3, processor, 1
instance = comp, \CORE_3|RT|value[2] , CORE_3|RT|value[2], processor, 1
instance = comp, \CORE_3|RK1|value[2]~feeder , CORE_3|RK1|value[2]~feeder, processor, 1
instance = comp, \CORE_3|RK1|value[2] , CORE_3|RK1|value[2], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux2~3 , CORE_3|BUSMUX|Mux2~3, processor, 1
instance = comp, \CORE_3|BUSMUX|Mux2~15 , CORE_3|BUSMUX|Mux2~15, processor, 1
instance = comp, \CORE_3|RP|value[2] , CORE_3|RP|value[2], processor, 1
instance = comp, \CORE_3|DR|value[2]~feeder , CORE_3|DR|value[2]~feeder, processor, 1
instance = comp, \CORE_3|DR|value[2] , CORE_3|DR|value[2], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux2~10 , CORE_3|BUSMUX|Mux2~10, processor, 1
instance = comp, \dmem_c|MEM_4[2] , dmem_c|MEM_4[2], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux2~11 , CORE_3|BUSMUX|Mux2~11, processor, 1
instance = comp, \CORE_3|BUSMUX|Mux2~12 , CORE_3|BUSMUX|Mux2~12, processor, 1
instance = comp, \CORE_3|BUSMUX|Mux2~13 , CORE_3|BUSMUX|Mux2~13, processor, 1
instance = comp, \CORE_3|RT4|value[2] , CORE_3|RT4|value[2], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux2~14 , CORE_3|BUSMUX|Mux2~14, processor, 1
instance = comp, \CORE_3|BUSMUX|Mux8~0 , CORE_3|BUSMUX|Mux8~0, processor, 1
instance = comp, \CORE_3|BUSMUX|Mux8~1 , CORE_3|BUSMUX|Mux8~1, processor, 1
instance = comp, \CORE_3|BUSMUX|Mux8~1clkctrl , CORE_3|BUSMUX|Mux8~1clkctrl, processor, 1
instance = comp, \CORE_3|BUSMUX|select[2] , CORE_3|BUSMUX|select[2], processor, 1
instance = comp, \CORE_3|ALU|Add0~15 , CORE_3|ALU|Add0~15, processor, 1
instance = comp, \CORE_3|ALU|Add0~10 , CORE_3|ALU|Add0~10, processor, 1
instance = comp, \CORE_3|ALU|Add0~6 , CORE_3|ALU|Add0~6, processor, 1
instance = comp, \CORE_3|ALU|Add0~11 , CORE_3|ALU|Add0~11, processor, 1
instance = comp, \CORE_3|ALU|Add0~16 , CORE_3|ALU|Add0~16, processor, 1
instance = comp, \CORE_3|RT4|value[4] , CORE_3|RT4|value[4], processor, 1
instance = comp, \CORE_3|RT|value~5 , CORE_3|RT|value~5, processor, 1
instance = comp, \CORE_3|RT|value[4] , CORE_3|RT|value[4], processor, 1
instance = comp, \CORE_3|RK1|value[4] , CORE_3|RK1|value[4], processor, 1
instance = comp, \CORE_3|RM1|value[4] , CORE_3|RM1|value[4], processor, 1
instance = comp, \CORE_3|RN1|value[4] , CORE_3|RN1|value[4], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux4~0 , CORE_3|BUSMUX|Mux4~0, processor, 1
instance = comp, \CORE_3|BUSMUX|Mux4~1 , CORE_3|BUSMUX|Mux4~1, processor, 1
instance = comp, \CORE_3|RC3|value[3]~14 , CORE_3|RC3|value[3]~14, processor, 1
instance = comp, \CORE_3|RC3|value[3] , CORE_3|RC3|value[3], processor, 1
instance = comp, \CORE_3|RC3|value[4]~16 , CORE_3|RC3|value[4]~16, processor, 1
instance = comp, \CORE_3|RC3|value[4] , CORE_3|RC3|value[4], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux4~4 , CORE_3|BUSMUX|Mux4~4, processor, 1
instance = comp, \CORE_3|RC2|value[3]~14 , CORE_3|RC2|value[3]~14, processor, 1
instance = comp, \CORE_3|RC2|value[3] , CORE_3|RC2|value[3], processor, 1
instance = comp, \CORE_3|RC2|value[4]~16 , CORE_3|RC2|value[4]~16, processor, 1
instance = comp, \CORE_3|RC2|value[4] , CORE_3|RC2|value[4], processor, 1
instance = comp, \CORE_3|RC1|value[4] , CORE_3|RC1|value[4], processor, 1
instance = comp, \CORE_3|RN2|value[3]~14 , CORE_3|RN2|value[3]~14, processor, 1
instance = comp, \CORE_3|RN2|value[3] , CORE_3|RN2|value[3], processor, 1
instance = comp, \CORE_3|RN2|value[4]~16 , CORE_3|RN2|value[4]~16, processor, 1
instance = comp, \CORE_3|RN2|value[4] , CORE_3|RN2|value[4], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux4~2 , CORE_3|BUSMUX|Mux4~2, processor, 1
instance = comp, \CORE_3|RK2|value[3]~14 , CORE_3|RK2|value[3]~14, processor, 1
instance = comp, \CORE_3|RK2|value[3] , CORE_3|RK2|value[3], processor, 1
instance = comp, \CORE_3|RK2|value[4]~16 , CORE_3|RK2|value[4]~16, processor, 1
instance = comp, \CORE_3|RK2|value[4] , CORE_3|RK2|value[4], processor, 1
instance = comp, \CORE_3|RM2|value[3]~14 , CORE_3|RM2|value[3]~14, processor, 1
instance = comp, \CORE_3|RM2|value[3] , CORE_3|RM2|value[3], processor, 1
instance = comp, \CORE_3|RM2|value[4]~16 , CORE_3|RM2|value[4]~16, processor, 1
instance = comp, \CORE_3|RM2|value[4] , CORE_3|RM2|value[4], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux4~3 , CORE_3|BUSMUX|Mux4~3, processor, 1
instance = comp, \CORE_3|BUSMUX|Mux4~5 , CORE_3|BUSMUX|Mux4~5, processor, 1
instance = comp, \CORE_3|BUSMUX|Mux4~6 , CORE_3|BUSMUX|Mux4~6, processor, 1
instance = comp, \dmem_c|MEM_4[4] , dmem_c|MEM_4[4], processor, 1
instance = comp, \CORE_3|RP|value[4] , CORE_3|RP|value[4], processor, 1
instance = comp, \CORE_3|DR|value[4] , CORE_3|DR|value[4], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux4~7 , CORE_3|BUSMUX|Mux4~7, processor, 1
instance = comp, \CORE_3|BUSMUX|Mux4~8 , CORE_3|BUSMUX|Mux4~8, processor, 1
instance = comp, \CORE_3|RR|value[4] , CORE_3|RR|value[4], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux4~9 , CORE_3|BUSMUX|Mux4~9, processor, 1
instance = comp, \CORE_3|BUSMUX|Mux4~10 , CORE_3|BUSMUX|Mux4~10, processor, 1
instance = comp, \CORE_3|BUSMUX|select[4] , CORE_3|BUSMUX|select[4], processor, 1
instance = comp, \CORE_3|ALU|Add0~20 , CORE_3|ALU|Add0~20, processor, 1
instance = comp, \CORE_3|ALU|Add0~21 , CORE_3|ALU|Add0~21, processor, 1
instance = comp, \CORE_3|RT|value~6 , CORE_3|RT|value~6, processor, 1
instance = comp, \CORE_3|RT|value[5] , CORE_3|RT|value[5], processor, 1
instance = comp, \CORE_3|RN1|value[5] , CORE_3|RN1|value[5], processor, 1
instance = comp, \CORE_3|RK1|value[5] , CORE_3|RK1|value[5], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux5~2 , CORE_3|BUSMUX|Mux5~2, processor, 1
instance = comp, \CORE_3|RM1|value[5]~feeder , CORE_3|RM1|value[5]~feeder, processor, 1
instance = comp, \CORE_3|RM1|value[5] , CORE_3|RM1|value[5], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux5~3 , CORE_3|BUSMUX|Mux5~3, processor, 1
instance = comp, \CORE_3|RC2|value[5]~18 , CORE_3|RC2|value[5]~18, processor, 1
instance = comp, \CORE_3|RC2|value[5] , CORE_3|RC2|value[5], processor, 1
instance = comp, \CORE_3|RC3|value[5]~18 , CORE_3|RC3|value[5]~18, processor, 1
instance = comp, \CORE_3|RC3|value[5] , CORE_3|RC3|value[5], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux5~4 , CORE_3|BUSMUX|Mux5~4, processor, 1
instance = comp, \CORE_3|RC1|value[5] , CORE_3|RC1|value[5], processor, 1
instance = comp, \CORE_3|RN2|value[5]~18 , CORE_3|RN2|value[5]~18, processor, 1
instance = comp, \CORE_3|RN2|value[5] , CORE_3|RN2|value[5], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux5~5 , CORE_3|BUSMUX|Mux5~5, processor, 1
instance = comp, \CORE_3|RM2|value[5]~18 , CORE_3|RM2|value[5]~18, processor, 1
instance = comp, \CORE_3|RM2|value[5] , CORE_3|RM2|value[5], processor, 1
instance = comp, \CORE_3|RK2|value[5]~18 , CORE_3|RK2|value[5]~18, processor, 1
instance = comp, \CORE_3|RK2|value[5] , CORE_3|RK2|value[5], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux5~6 , CORE_3|BUSMUX|Mux5~6, processor, 1
instance = comp, \CORE_3|BUSMUX|Mux5~7 , CORE_3|BUSMUX|Mux5~7, processor, 1
instance = comp, \CORE_3|BUSMUX|Mux5~13 , CORE_3|BUSMUX|Mux5~13, processor, 1
instance = comp, \CORE_3|RR|value[5] , CORE_3|RR|value[5], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux5~8 , CORE_3|BUSMUX|Mux5~8, processor, 1
instance = comp, \CORE_3|RP|value[5] , CORE_3|RP|value[5], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux5~9 , CORE_3|BUSMUX|Mux5~9, processor, 1
instance = comp, \dmem_c|MEM_4[5] , dmem_c|MEM_4[5], processor, 1
instance = comp, \CORE_3|DR|value[5] , CORE_3|DR|value[5], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux5~10 , CORE_3|BUSMUX|Mux5~10, processor, 1
instance = comp, \CORE_3|BUSMUX|Mux5~11 , CORE_3|BUSMUX|Mux5~11, processor, 1
instance = comp, \CORE_3|RT4|value[5] , CORE_3|RT4|value[5], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux5~12 , CORE_3|BUSMUX|Mux5~12, processor, 1
instance = comp, \CORE_3|BUSMUX|select[5] , CORE_3|BUSMUX|select[5], processor, 1
instance = comp, \CORE_3|ALU|Add0~25 , CORE_3|ALU|Add0~25, processor, 1
instance = comp, \CORE_3|ALU|Add0~26 , CORE_3|ALU|Add0~26, processor, 1
instance = comp, \CORE_3|RP|value[6] , CORE_3|RP|value[6], processor, 1
instance = comp, \CORE_3|DR|value[6] , CORE_3|DR|value[6], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux6~7 , CORE_3|BUSMUX|Mux6~7, processor, 1
instance = comp, \dmem_c|MEM_4[6] , dmem_c|MEM_4[6], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux6~8 , CORE_3|BUSMUX|Mux6~8, processor, 1
instance = comp, \CORE_3|RC2|value[6]~20 , CORE_3|RC2|value[6]~20, processor, 1
instance = comp, \CORE_3|RC2|value[6] , CORE_3|RC2|value[6], processor, 1
instance = comp, \CORE_3|RC3|value[6]~20 , CORE_3|RC3|value[6]~20, processor, 1
instance = comp, \CORE_3|RC3|value[6] , CORE_3|RC3|value[6], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux6~4 , CORE_3|BUSMUX|Mux6~4, processor, 1
instance = comp, \CORE_3|RC1|value[6] , CORE_3|RC1|value[6], processor, 1
instance = comp, \CORE_3|RN2|value[6]~20 , CORE_3|RN2|value[6]~20, processor, 1
instance = comp, \CORE_3|RN2|value[6] , CORE_3|RN2|value[6], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux6~2 , CORE_3|BUSMUX|Mux6~2, processor, 1
instance = comp, \CORE_3|RK2|value[6]~20 , CORE_3|RK2|value[6]~20, processor, 1
instance = comp, \CORE_3|RK2|value[6] , CORE_3|RK2|value[6], processor, 1
instance = comp, \CORE_3|RM2|value[6]~20 , CORE_3|RM2|value[6]~20, processor, 1
instance = comp, \CORE_3|RM2|value[6] , CORE_3|RM2|value[6], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux6~3 , CORE_3|BUSMUX|Mux6~3, processor, 1
instance = comp, \CORE_3|BUSMUX|Mux6~5 , CORE_3|BUSMUX|Mux6~5, processor, 1
instance = comp, \CORE_3|RK1|value[6] , CORE_3|RK1|value[6], processor, 1
instance = comp, \CORE_3|RT|value~7 , CORE_3|RT|value~7, processor, 1
instance = comp, \CORE_3|RT|value[6] , CORE_3|RT|value[6], processor, 1
instance = comp, \CORE_3|RN1|value[6] , CORE_3|RN1|value[6], processor, 1
instance = comp, \CORE_3|RM1|value[6] , CORE_3|RM1|value[6], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux6~0 , CORE_3|BUSMUX|Mux6~0, processor, 1
instance = comp, \CORE_3|BUSMUX|Mux6~1 , CORE_3|BUSMUX|Mux6~1, processor, 1
instance = comp, \CORE_3|BUSMUX|Mux6~6 , CORE_3|BUSMUX|Mux6~6, processor, 1
instance = comp, \CORE_3|RR|value[6] , CORE_3|RR|value[6], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux6~9 , CORE_3|BUSMUX|Mux6~9, processor, 1
instance = comp, \CORE_3|RT4|value[6] , CORE_3|RT4|value[6], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux6~10 , CORE_3|BUSMUX|Mux6~10, processor, 1
instance = comp, \CORE_3|BUSMUX|select[6] , CORE_3|BUSMUX|select[6], processor, 1
instance = comp, \CORE_3|ALU|Add0~30 , CORE_3|ALU|Add0~30, processor, 1
instance = comp, \CORE_3|ALU|Add0~31 , CORE_3|ALU|Add0~31, processor, 1
instance = comp, \CORE_3|ALU|Add0~35 , CORE_3|ALU|Add0~35, processor, 1
instance = comp, \CORE_3|ALU|Add0~36 , CORE_3|ALU|Add0~36, processor, 1
instance = comp, \CORE_3|ALU|Mult0|auto_generated|mac_mult1 , CORE_3|ALU|Mult0|auto_generated|mac_mult1, processor, 1
instance = comp, \CORE_3|ALU|Mult0|auto_generated|mac_out2 , CORE_3|ALU|Mult0|auto_generated|mac_out2, processor, 1
instance = comp, \CORE_3|ALU|Add0~38 , CORE_3|ALU|Add0~38, processor, 1
instance = comp, \CORE_3|ALU|Add0~39 , CORE_3|ALU|Add0~39, processor, 1
instance = comp, \CORE_3|CU|aluOP[1] , CORE_3|CU|aluOP[1], processor, 1
instance = comp, \CORE_3|AC|value[6]~0 , CORE_3|AC|value[6]~0, processor, 1
instance = comp, \CORE_3|AC|value[6]~1 , CORE_3|AC|value[6]~1, processor, 1
instance = comp, \CORE_3|AC|value[7] , CORE_3|AC|value[7], processor, 1
instance = comp, \CORE_3|ALU|Add0~33 , CORE_3|ALU|Add0~33, processor, 1
instance = comp, \CORE_3|ALU|Add0~34 , CORE_3|ALU|Add0~34, processor, 1
instance = comp, \CORE_3|AC|value[6] , CORE_3|AC|value[6], processor, 1
instance = comp, \CORE_3|ALU|Add0~28 , CORE_3|ALU|Add0~28, processor, 1
instance = comp, \CORE_3|ALU|Add0~29 , CORE_3|ALU|Add0~29, processor, 1
instance = comp, \CORE_3|AC|value[5] , CORE_3|AC|value[5], processor, 1
instance = comp, \CORE_3|ALU|Add0~23 , CORE_3|ALU|Add0~23, processor, 1
instance = comp, \CORE_3|ALU|Add0~24 , CORE_3|ALU|Add0~24, processor, 1
instance = comp, \CORE_3|AC|value[4] , CORE_3|AC|value[4], processor, 1
instance = comp, \CORE_3|ALU|Add0~18 , CORE_3|ALU|Add0~18, processor, 1
instance = comp, \CORE_3|ALU|Add0~19 , CORE_3|ALU|Add0~19, processor, 1
instance = comp, \CORE_3|AC|value[3] , CORE_3|AC|value[3], processor, 1
instance = comp, \CORE_3|ALU|Add0~13 , CORE_3|ALU|Add0~13, processor, 1
instance = comp, \CORE_3|ALU|Add0~14 , CORE_3|ALU|Add0~14, processor, 1
instance = comp, \CORE_3|AC|value[2] , CORE_3|AC|value[2], processor, 1
instance = comp, \CORE_3|ALU|Add0~3 , CORE_3|ALU|Add0~3, processor, 1
instance = comp, \CORE_3|ALU|Add0~4 , CORE_3|ALU|Add0~4, processor, 1
instance = comp, \CORE_3|AC|value[0] , CORE_3|AC|value[0], processor, 1
instance = comp, \CORE_3|ALU|Add0~8 , CORE_3|ALU|Add0~8, processor, 1
instance = comp, \CORE_3|ALU|Add0~9 , CORE_3|ALU|Add0~9, processor, 1
instance = comp, \CORE_3|AC|value[1] , CORE_3|AC|value[1], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux1~7 , CORE_3|BUSMUX|Mux1~7, processor, 1
instance = comp, \CORE_3|BUSMUX|Mux1~13 , CORE_3|BUSMUX|Mux1~13, processor, 1
instance = comp, \CORE_3|BUSMUX|Mux1~8 , CORE_3|BUSMUX|Mux1~8, processor, 1
instance = comp, \CORE_3|BUSMUX|Mux1~11 , CORE_3|BUSMUX|Mux1~11, processor, 1
instance = comp, \CORE_3|RT4|value[1] , CORE_3|RT4|value[1], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux1~12 , CORE_3|BUSMUX|Mux1~12, processor, 1
instance = comp, \CORE_3|BUSMUX|select[1] , CORE_3|BUSMUX|select[1], processor, 1
instance = comp, \CORE_3|AR|Add0~0 , CORE_3|AR|Add0~0, processor, 1
instance = comp, \CORE_3|AR|value[0]~0 , CORE_3|AR|value[0]~0, processor, 1
instance = comp, \CORE_3|CU|Selector5~1 , CORE_3|CU|Selector5~1, processor, 1
instance = comp, \CORE_3|CU|selAR , CORE_3|CU|selAR, processor, 1
instance = comp, \CORE_3|CU|WideOr6~0 , CORE_3|CU|WideOr6~0, processor, 1
instance = comp, \CORE_3|CU|wEN[10] , CORE_3|CU|wEN[10], processor, 1
instance = comp, \CORE_3|AR|always0~0 , CORE_3|AR|always0~0, processor, 1
instance = comp, \CORE_3|AR|value~8 , CORE_3|AR|value~8, processor, 1
instance = comp, \CORE_3|AR|value[0] , CORE_3|AR|value[0], processor, 1
instance = comp, \CORE_3|AR|Add0~2 , CORE_3|AR|Add0~2, processor, 1
instance = comp, \CORE_3|AR|value[1]~1 , CORE_3|AR|value[1]~1, processor, 1
instance = comp, \CORE_3|AR|value[1] , CORE_3|AR|value[1], processor, 1
instance = comp, \CORE_3|AR|Add0~4 , CORE_3|AR|Add0~4, processor, 1
instance = comp, \CORE_3|AR|value[2]~2 , CORE_3|AR|value[2]~2, processor, 1
instance = comp, \CORE_3|AR|value[2] , CORE_3|AR|value[2], processor, 1
instance = comp, \CORE_2|RT4|value[2] , CORE_2|RT4|value[2], processor, 1
instance = comp, \CORE_2|RC3|value[2]~12 , CORE_2|RC3|value[2]~12, processor, 1
instance = comp, \CORE_2|RC3|value[2] , CORE_2|RC3|value[2], processor, 1
instance = comp, \CORE_2|ALU|Add0~10 , CORE_2|ALU|Add0~10, processor, 1
instance = comp, \CORE_2|ALU|Add0~5 , CORE_2|ALU|Add0~5, processor, 1
instance = comp, \CORE_2|ALU|Add0~6 , CORE_2|ALU|Add0~6, processor, 1
instance = comp, \CORE_2|ALU|Add0~11 , CORE_2|ALU|Add0~11, processor, 1
instance = comp, \CORE_2|RP|value[3]~feeder , CORE_2|RP|value[3]~feeder, processor, 1
instance = comp, \CORE_2|RP|value[3] , CORE_2|RP|value[3], processor, 1
instance = comp, \CORE_2|AR|Add0~0 , CORE_2|AR|Add0~0, processor, 1
instance = comp, \CORE_2|AR|value[1]~1 , CORE_2|AR|value[1]~1, processor, 1
instance = comp, \CORE_2|CU|WideOr6~0 , CORE_2|CU|WideOr6~0, processor, 1
instance = comp, \CORE_2|CU|wEN[10] , CORE_2|CU|wEN[10], processor, 1
instance = comp, \CORE_2|CU|Selector5~1 , CORE_2|CU|Selector5~1, processor, 1
instance = comp, \CORE_2|CU|selAR , CORE_2|CU|selAR, processor, 1
instance = comp, \CORE_2|AR|always0~1 , CORE_2|AR|always0~1, processor, 1
instance = comp, \CORE_2|AR|value~8 , CORE_2|AR|value~8, processor, 1
instance = comp, \CORE_2|AR|value[1] , CORE_2|AR|value[1], processor, 1
instance = comp, \CORE_2|AR|Add0~2 , CORE_2|AR|Add0~2, processor, 1
instance = comp, \CORE_2|AR|Add0~4 , CORE_2|AR|Add0~4, processor, 1
instance = comp, \CORE_2|AR|value[3]~3 , CORE_2|AR|value[3]~3, processor, 1
instance = comp, \CORE_2|AR|value[3] , CORE_2|AR|value[3], processor, 1
instance = comp, \CORE_2|BUSMUX|Mux3~7 , CORE_2|BUSMUX|Mux3~7, processor, 1
instance = comp, \CORE_2|DR|value[3]~feeder , CORE_2|DR|value[3]~feeder, processor, 1
instance = comp, \CORE_2|DR|value[3] , CORE_2|DR|value[3], processor, 1
instance = comp, \dmem_c|MEM_3[3]~feeder , dmem_c|MEM_3[3]~feeder, processor, 1
instance = comp, \dmem_c|MEM_3[3] , dmem_c|MEM_3[3], processor, 1
instance = comp, \CORE_2|BUSMUX|Mux3~8 , CORE_2|BUSMUX|Mux3~8, processor, 1
instance = comp, \CORE_2|RK1|value[3] , CORE_2|RK1|value[3], processor, 1
instance = comp, \CORE_2|RN1|value[3] , CORE_2|RN1|value[3], processor, 1
instance = comp, \CORE_2|BUSMUX|Mux3~0 , CORE_2|BUSMUX|Mux3~0, processor, 1
instance = comp, \CORE_2|RT|value~4 , CORE_2|RT|value~4, processor, 1
instance = comp, \CORE_2|RT|value[3] , CORE_2|RT|value[3], processor, 1
instance = comp, \CORE_2|RM1|value[3]~feeder , CORE_2|RM1|value[3]~feeder, processor, 1
instance = comp, \CORE_2|RM1|value[3] , CORE_2|RM1|value[3], processor, 1
instance = comp, \CORE_2|BUSMUX|Mux3~1 , CORE_2|BUSMUX|Mux3~1, processor, 1
instance = comp, \CORE_2|RC3|value[3]~14 , CORE_2|RC3|value[3]~14, processor, 1
instance = comp, \CORE_2|RC3|value[3] , CORE_2|RC3|value[3], processor, 1
instance = comp, \CORE_2|BUSMUX|Mux3~4 , CORE_2|BUSMUX|Mux3~4, processor, 1
instance = comp, \CORE_2|RC1|value[3] , CORE_2|RC1|value[3], processor, 1
instance = comp, \CORE_2|BUSMUX|Mux3~2 , CORE_2|BUSMUX|Mux3~2, processor, 1
instance = comp, \CORE_2|BUSMUX|Mux3~3 , CORE_2|BUSMUX|Mux3~3, processor, 1
instance = comp, \CORE_2|BUSMUX|Mux3~5 , CORE_2|BUSMUX|Mux3~5, processor, 1
instance = comp, \CORE_2|RR|value[3] , CORE_2|RR|value[3], processor, 1
instance = comp, \CORE_2|BUSMUX|Mux3~6 , CORE_2|BUSMUX|Mux3~6, processor, 1
instance = comp, \CORE_2|BUSMUX|Mux3~9 , CORE_2|BUSMUX|Mux3~9, processor, 1
instance = comp, \CORE_2|RT4|value[3] , CORE_2|RT4|value[3], processor, 1
instance = comp, \CORE_2|BUSMUX|Mux3~10 , CORE_2|BUSMUX|Mux3~10, processor, 1
instance = comp, \CORE_2|BUSMUX|Mux8~0 , CORE_2|BUSMUX|Mux8~0, processor, 1
instance = comp, \CORE_2|BUSMUX|Mux8~1 , CORE_2|BUSMUX|Mux8~1, processor, 1
instance = comp, \CORE_2|BUSMUX|Mux8~1clkctrl , CORE_2|BUSMUX|Mux8~1clkctrl, processor, 1
instance = comp, \CORE_2|BUSMUX|select[3] , CORE_2|BUSMUX|select[3], processor, 1
instance = comp, \CORE_2|ALU|Add0~15 , CORE_2|ALU|Add0~15, processor, 1
instance = comp, \CORE_2|ALU|Add0~16 , CORE_2|ALU|Add0~16, processor, 1
instance = comp, \CORE_2|RT4|value[4] , CORE_2|RT4|value[4], processor, 1
instance = comp, \CORE_2|RK1|value[4] , CORE_2|RK1|value[4], processor, 1
instance = comp, \CORE_2|RT|value~5 , CORE_2|RT|value~5, processor, 1
instance = comp, \CORE_2|RT|value[4] , CORE_2|RT|value[4], processor, 1
instance = comp, \CORE_2|RN1|value[4] , CORE_2|RN1|value[4], processor, 1
instance = comp, \CORE_2|RM1|value[4]~feeder , CORE_2|RM1|value[4]~feeder, processor, 1
instance = comp, \CORE_2|RM1|value[4] , CORE_2|RM1|value[4], processor, 1
instance = comp, \CORE_2|BUSMUX|Mux4~0 , CORE_2|BUSMUX|Mux4~0, processor, 1
instance = comp, \CORE_2|BUSMUX|Mux4~1 , CORE_2|BUSMUX|Mux4~1, processor, 1
instance = comp, \CORE_2|RC3|value[4]~16 , CORE_2|RC3|value[4]~16, processor, 1
instance = comp, \CORE_2|RC3|value[4] , CORE_2|RC3|value[4], processor, 1
instance = comp, \CORE_2|BUSMUX|Mux4~4 , CORE_2|BUSMUX|Mux4~4, processor, 1
instance = comp, \CORE_2|RC1|value[4] , CORE_2|RC1|value[4], processor, 1
instance = comp, \CORE_2|BUSMUX|Mux4~2 , CORE_2|BUSMUX|Mux4~2, processor, 1
instance = comp, \CORE_2|BUSMUX|Mux4~3 , CORE_2|BUSMUX|Mux4~3, processor, 1
instance = comp, \CORE_2|BUSMUX|Mux4~5 , CORE_2|BUSMUX|Mux4~5, processor, 1
instance = comp, \CORE_2|BUSMUX|Mux4~6 , CORE_2|BUSMUX|Mux4~6, processor, 1
instance = comp, \CORE_2|RR|value[4] , CORE_2|RR|value[4], processor, 1
instance = comp, \CORE_2|DR|value[4] , CORE_2|DR|value[4], processor, 1
instance = comp, \CORE_2|RP|value[4] , CORE_2|RP|value[4], processor, 1
instance = comp, \CORE_2|BUSMUX|Mux4~7 , CORE_2|BUSMUX|Mux4~7, processor, 1
instance = comp, \dmem_c|MEM_3[4] , dmem_c|MEM_3[4], processor, 1
instance = comp, \CORE_2|AR|Add0~6 , CORE_2|AR|Add0~6, processor, 1
instance = comp, \CORE_2|AR|value[4]~4 , CORE_2|AR|value[4]~4, processor, 1
instance = comp, \CORE_2|AR|value[4] , CORE_2|AR|value[4], processor, 1
instance = comp, \CORE_2|BUSMUX|Mux4~8 , CORE_2|BUSMUX|Mux4~8, processor, 1
instance = comp, \CORE_2|BUSMUX|Mux4~9 , CORE_2|BUSMUX|Mux4~9, processor, 1
instance = comp, \CORE_2|BUSMUX|Mux4~10 , CORE_2|BUSMUX|Mux4~10, processor, 1
instance = comp, \CORE_2|BUSMUX|select[4] , CORE_2|BUSMUX|select[4], processor, 1
instance = comp, \CORE_2|ALU|Add0~20 , CORE_2|ALU|Add0~20, processor, 1
instance = comp, \CORE_2|ALU|Add0~21 , CORE_2|ALU|Add0~21, processor, 1
instance = comp, \CORE_2|ALU|Add0~25 , CORE_2|ALU|Add0~25, processor, 1
instance = comp, \CORE_2|ALU|Add0~26 , CORE_2|ALU|Add0~26, processor, 1
instance = comp, \CORE_2|ALU|Add0~30 , CORE_2|ALU|Add0~30, processor, 1
instance = comp, \CORE_2|ALU|Add0~31 , CORE_2|ALU|Add0~31, processor, 1
instance = comp, \CORE_2|ALU|Add0~35 , CORE_2|ALU|Add0~35, processor, 1
instance = comp, \CORE_2|ALU|Add0~36 , CORE_2|ALU|Add0~36, processor, 1
instance = comp, \CORE_2|ALU|Mult0|auto_generated|mac_mult1 , CORE_2|ALU|Mult0|auto_generated|mac_mult1, processor, 1
instance = comp, \CORE_2|ALU|Mult0|auto_generated|mac_out2 , CORE_2|ALU|Mult0|auto_generated|mac_out2, processor, 1
instance = comp, \CORE_2|ALU|Add0~38 , CORE_2|ALU|Add0~38, processor, 1
instance = comp, \CORE_2|ALU|Add0~39 , CORE_2|ALU|Add0~39, processor, 1
instance = comp, \CORE_2|CU|aluOP[1] , CORE_2|CU|aluOP[1], processor, 1
instance = comp, \CORE_2|AC|value[0]~0 , CORE_2|AC|value[0]~0, processor, 1
instance = comp, \CORE_2|AC|value[0]~1 , CORE_2|AC|value[0]~1, processor, 1
instance = comp, \CORE_2|AC|value[7] , CORE_2|AC|value[7], processor, 1
instance = comp, \CORE_2|ALU|Add0~33 , CORE_2|ALU|Add0~33, processor, 1
instance = comp, \CORE_2|ALU|Add0~34 , CORE_2|ALU|Add0~34, processor, 1
instance = comp, \CORE_2|AC|value[6] , CORE_2|AC|value[6], processor, 1
instance = comp, \CORE_2|ALU|Add0~28 , CORE_2|ALU|Add0~28, processor, 1
instance = comp, \CORE_2|ALU|Add0~29 , CORE_2|ALU|Add0~29, processor, 1
instance = comp, \CORE_2|AC|value[5] , CORE_2|AC|value[5], processor, 1
instance = comp, \CORE_2|ALU|Add0~23 , CORE_2|ALU|Add0~23, processor, 1
instance = comp, \CORE_2|ALU|Add0~24 , CORE_2|ALU|Add0~24, processor, 1
instance = comp, \CORE_2|AC|value[4] , CORE_2|AC|value[4], processor, 1
instance = comp, \CORE_2|ALU|Add0~18 , CORE_2|ALU|Add0~18, processor, 1
instance = comp, \CORE_2|ALU|Add0~19 , CORE_2|ALU|Add0~19, processor, 1
instance = comp, \CORE_2|AC|value[3] , CORE_2|AC|value[3], processor, 1
instance = comp, \CORE_2|ALU|Add0~13 , CORE_2|ALU|Add0~13, processor, 1
instance = comp, \CORE_2|ALU|Add0~14 , CORE_2|ALU|Add0~14, processor, 1
instance = comp, \CORE_2|AC|value[2] , CORE_2|AC|value[2], processor, 1
instance = comp, \CORE_2|BUSMUX|Mux2~4 , CORE_2|BUSMUX|Mux2~4, processor, 1
instance = comp, \CORE_2|RC1|value[2] , CORE_2|RC1|value[2], processor, 1
instance = comp, \CORE_2|BUSMUX|Mux2~2 , CORE_2|BUSMUX|Mux2~2, processor, 1
instance = comp, \CORE_2|BUSMUX|Mux2~3 , CORE_2|BUSMUX|Mux2~3, processor, 1
instance = comp, \CORE_2|BUSMUX|Mux2~5 , CORE_2|BUSMUX|Mux2~5, processor, 1
instance = comp, \CORE_2|RM1|value[2]~feeder , CORE_2|RM1|value[2]~feeder, processor, 1
instance = comp, \CORE_2|RM1|value[2] , CORE_2|RM1|value[2], processor, 1
instance = comp, \CORE_2|RN1|value[2] , CORE_2|RN1|value[2], processor, 1
instance = comp, \CORE_2|BUSMUX|Mux2~0 , CORE_2|BUSMUX|Mux2~0, processor, 1
instance = comp, \CORE_2|RK1|value[2] , CORE_2|RK1|value[2], processor, 1
instance = comp, \CORE_2|RT|value~3 , CORE_2|RT|value~3, processor, 1
instance = comp, \CORE_2|RT|value[2] , CORE_2|RT|value[2], processor, 1
instance = comp, \CORE_2|BUSMUX|Mux2~1 , CORE_2|BUSMUX|Mux2~1, processor, 1
instance = comp, \CORE_2|BUSMUX|Mux2~6 , CORE_2|BUSMUX|Mux2~6, processor, 1
instance = comp, \CORE_2|RR|value[2] , CORE_2|RR|value[2], processor, 1
instance = comp, \CORE_2|DR|value[2] , CORE_2|DR|value[2], processor, 1
instance = comp, \CORE_2|RP|value[2] , CORE_2|RP|value[2], processor, 1
instance = comp, \CORE_2|BUSMUX|Mux2~7 , CORE_2|BUSMUX|Mux2~7, processor, 1
instance = comp, \dmem_c|MEM_3[2]~feeder , dmem_c|MEM_3[2]~feeder, processor, 1
instance = comp, \dmem_c|MEM_3[2] , dmem_c|MEM_3[2], processor, 1
instance = comp, \CORE_2|BUSMUX|Mux2~8 , CORE_2|BUSMUX|Mux2~8, processor, 1
instance = comp, \CORE_2|BUSMUX|Mux2~9 , CORE_2|BUSMUX|Mux2~9, processor, 1
instance = comp, \CORE_2|BUSMUX|Mux2~10 , CORE_2|BUSMUX|Mux2~10, processor, 1
instance = comp, \CORE_2|BUSMUX|select[2] , CORE_2|BUSMUX|select[2], processor, 1
instance = comp, \CORE_2|AR|value[2]~2 , CORE_2|AR|value[2]~2, processor, 1
instance = comp, \CORE_2|AR|value[2] , CORE_2|AR|value[2], processor, 1
instance = comp, \dmem_c|Selector15~2 , dmem_c|Selector15~2, processor, 1
instance = comp, \dmem_c|addr[1]~3 , dmem_c|addr[1]~3, processor, 1
instance = comp, \dmem_c|addr[1]~4 , dmem_c|addr[1]~4, processor, 1
instance = comp, \dmem_c|Selector15~1 , dmem_c|Selector15~1, processor, 1
instance = comp, \dmem_c|Selector15~4 , dmem_c|Selector15~4, processor, 1
instance = comp, \dmem_c|addr[1]~8 , dmem_c|addr[1]~8, processor, 1
instance = comp, \dmem_c|MEM_8[7]~2 , dmem_c|MEM_8[7]~2, processor, 1
instance = comp, \dmem_c|addr[1]~10 , dmem_c|addr[1]~10, processor, 1
instance = comp, \dmem_c|addr[1]~9 , dmem_c|addr[1]~9, processor, 1
instance = comp, \dmem_c|addr[1]~11 , dmem_c|addr[1]~11, processor, 1
instance = comp, \dmem_c|addr[1]~12 , dmem_c|addr[1]~12, processor, 1
instance = comp, \dmem_c|memAV1~4 , dmem_c|memAV1~4, processor, 1
instance = comp, \CORE_3|CU|memWRITE , CORE_3|CU|memWRITE, processor, 1
instance = comp, \CORE_4|CU|memWRITE , CORE_4|CU|memWRITE, processor, 1
instance = comp, \CORE_2|CU|memWRITE , CORE_2|CU|memWRITE, processor, 1
instance = comp, \dmem_c|always0~59 , dmem_c|always0~59, processor, 1
instance = comp, \dmem_c|always0~62 , dmem_c|always0~62, processor, 1
instance = comp, \dmem_c|addr[1]~14 , dmem_c|addr[1]~14, processor, 1
instance = comp, \dmem_c|addr[1]~13 , dmem_c|addr[1]~13, processor, 1
instance = comp, \dmem_c|always0~55 , dmem_c|always0~55, processor, 1
instance = comp, \dmem_c|always0~58 , dmem_c|always0~58, processor, 1
instance = comp, \dmem_c|addr[1]~16 , dmem_c|addr[1]~16, processor, 1
instance = comp, \dmem_c|addr[1]~17 , dmem_c|addr[1]~17, processor, 1
instance = comp, \dmem_c|addr[1]~18 , dmem_c|addr[1]~18, processor, 1
instance = comp, \dmem_c|addr[1]~15 , dmem_c|addr[1]~15, processor, 1
instance = comp, \dmem_c|addr[1]~19 , dmem_c|addr[1]~19, processor, 1
instance = comp, \dmem_c|addr[1]~20 , dmem_c|addr[1]~20, processor, 1
instance = comp, \dmem_c|addr[1]~21 , dmem_c|addr[1]~21, processor, 1
instance = comp, \dmem_c|addr[1]~22 , dmem_c|addr[1]~22, processor, 1
instance = comp, \dmem_c|addr[2] , dmem_c|addr[2], processor, 1
instance = comp, \dmem_c|Selector14~1 , dmem_c|Selector14~1, processor, 1
instance = comp, \dmem_c|Selector14~0 , dmem_c|Selector14~0, processor, 1
instance = comp, \dmem_c|Selector14~2 , dmem_c|Selector14~2, processor, 1
instance = comp, \dmem_c|Selector14~3 , dmem_c|Selector14~3, processor, 1
instance = comp, \dmem_c|Selector14~4 , dmem_c|Selector14~4, processor, 1
instance = comp, \dmem_c|addr[3] , dmem_c|addr[3], processor, 1
instance = comp, \dmem_c|Selector13~3 , dmem_c|Selector13~3, processor, 1
instance = comp, \dmem_c|Selector13~0 , dmem_c|Selector13~0, processor, 1
instance = comp, \dmem_c|Selector13~2 , dmem_c|Selector13~2, processor, 1
instance = comp, \dmem_c|Selector13~1 , dmem_c|Selector13~1, processor, 1
instance = comp, \dmem_c|Selector13~4 , dmem_c|Selector13~4, processor, 1
instance = comp, \dmem_c|addr[4] , dmem_c|addr[4], processor, 1
instance = comp, \dmem_c|Selector12~3 , dmem_c|Selector12~3, processor, 1
instance = comp, \dmem_c|Selector12~0 , dmem_c|Selector12~0, processor, 1
instance = comp, \dmem_c|Selector12~2 , dmem_c|Selector12~2, processor, 1
instance = comp, \dmem_c|Selector12~1 , dmem_c|Selector12~1, processor, 1
instance = comp, \dmem_c|Selector12~4 , dmem_c|Selector12~4, processor, 1
instance = comp, \dmem_c|addr[5] , dmem_c|addr[5], processor, 1
instance = comp, \dmem_c|Selector11~1 , dmem_c|Selector11~1, processor, 1
instance = comp, \dmem_c|Selector11~0 , dmem_c|Selector11~0, processor, 1
instance = comp, \dmem_c|Selector11~2 , dmem_c|Selector11~2, processor, 1
instance = comp, \CORE_1|AR|Add0~12 , CORE_1|AR|Add0~12, processor, 1
instance = comp, \CORE_1|AR|value[6]~6 , CORE_1|AR|value[6]~6, processor, 1
instance = comp, \CORE_1|AR|value[6] , CORE_1|AR|value[6], processor, 1
instance = comp, \dmem_c|Selector11~3 , dmem_c|Selector11~3, processor, 1
instance = comp, \dmem_c|Selector11~4 , dmem_c|Selector11~4, processor, 1
instance = comp, \dmem_c|addr[6] , dmem_c|addr[6], processor, 1
instance = comp, \CORE_0|CU|Selector59~3 , CORE_0|CU|Selector59~3, processor, 1
instance = comp, \CORE_0|CU|Selector59~8 , CORE_0|CU|Selector59~8, processor, 1
instance = comp, \CORE_0|CU|Selector59~2 , CORE_0|CU|Selector59~2, processor, 1
instance = comp, \CORE_0|CU|Selector59~4 , CORE_0|CU|Selector59~4, processor, 1
instance = comp, \CORE_0|CU|Selector60~0 , CORE_0|CU|Selector60~0, processor, 1
instance = comp, \CORE_0|CU|Selector56~2 , CORE_0|CU|Selector56~2, processor, 1
instance = comp, \CORE_0|CU|Selector59~6 , CORE_0|CU|Selector59~6, processor, 1
instance = comp, \CORE_0|CU|Selector59~7 , CORE_0|CU|Selector59~7, processor, 1
instance = comp, \CORE_0|CU|NEXT_STATE.11010000 , CORE_0|CU|NEXT_STATE.11010000, processor, 1
instance = comp, \CORE_0|CU|Selector6~0 , CORE_0|CU|Selector6~0, processor, 1
instance = comp, \CORE_0|CU|Selector6~1 , CORE_0|CU|Selector6~1, processor, 1
instance = comp, \CORE_0|CU|coreINC_AR , CORE_0|CU|coreINC_AR, processor, 1
instance = comp, \CORE_0|CU|Selector5~0 , CORE_0|CU|Selector5~0, processor, 1
instance = comp, \CORE_0|CU|WideOr6~0 , CORE_0|CU|WideOr6~0, processor, 1
instance = comp, \CORE_0|CU|wEN[10] , CORE_0|CU|wEN[10], processor, 1
instance = comp, \CORE_0|AR|always0~0 , CORE_0|AR|always0~0, processor, 1
instance = comp, \CORE_0|CU|Selector5~1 , CORE_0|CU|Selector5~1, processor, 1
instance = comp, \CORE_0|CU|selAR , CORE_0|CU|selAR, processor, 1
instance = comp, \CORE_0|AR|value~7 , CORE_0|AR|value~7, processor, 1
instance = comp, \CORE_0|AR|value[7] , CORE_0|AR|value[7], processor, 1
instance = comp, \dmem_c|Selector10~3 , dmem_c|Selector10~3, processor, 1
instance = comp, \dmem_c|Selector10~1 , dmem_c|Selector10~1, processor, 1
instance = comp, \dmem_c|Selector10~0 , dmem_c|Selector10~0, processor, 1
instance = comp, \dmem_c|Selector10~2 , dmem_c|Selector10~2, processor, 1
instance = comp, \dmem_c|Selector10~4 , dmem_c|Selector10~4, processor, 1
instance = comp, \dmem_c|addr[7] , dmem_c|addr[7], processor, 1
instance = comp, \dt_mem|addr_reg[0] , dt_mem|addr_reg[0], processor, 1
instance = comp, \dt_mem|addr_reg~0 , dt_mem|addr_reg~0, processor, 1
instance = comp, \dt_mem|addr_reg[1] , dt_mem|addr_reg[1], processor, 1
instance = comp, \dt_mem|addr_reg~1 , dt_mem|addr_reg~1, processor, 1
instance = comp, \dt_mem|addr_reg[2] , dt_mem|addr_reg[2], processor, 1
instance = comp, \dt_mem|addr_reg~2 , dt_mem|addr_reg~2, processor, 1
instance = comp, \dt_mem|addr_reg[3] , dt_mem|addr_reg[3], processor, 1
instance = comp, \dt_mem|addr_reg~3 , dt_mem|addr_reg~3, processor, 1
instance = comp, \dt_mem|addr_reg[4] , dt_mem|addr_reg[4], processor, 1
instance = comp, \dt_mem|addr_reg~4 , dt_mem|addr_reg~4, processor, 1
instance = comp, \dt_mem|addr_reg[5] , dt_mem|addr_reg[5], processor, 1
instance = comp, \dt_mem|addr_reg~5 , dt_mem|addr_reg~5, processor, 1
instance = comp, \dt_mem|addr_reg[6] , dt_mem|addr_reg[6], processor, 1
instance = comp, \dt_mem|addr_reg~6 , dt_mem|addr_reg~6, processor, 1
instance = comp, \dmem_c|Selector48~0 , dmem_c|Selector48~0, processor, 1
instance = comp, \dmem_c|Selector48~2 , dmem_c|Selector48~2, processor, 1
instance = comp, \CORE_0|DR|value[1]~feeder , CORE_0|DR|value[1]~feeder, processor, 1
instance = comp, \CORE_0|DR|value[1] , CORE_0|DR|value[1], processor, 1
instance = comp, \dmem_c|Selector48~3 , dmem_c|Selector48~3, processor, 1
instance = comp, \dmem_c|Selector48~1 , dmem_c|Selector48~1, processor, 1
instance = comp, \dmem_c|Selector48~4 , dmem_c|Selector48~4, processor, 1
instance = comp, \dmem_c|DR_OUT[1] , dmem_c|DR_OUT[1], processor, 1
instance = comp, \dmem_c|Selector47~2 , dmem_c|Selector47~2, processor, 1
instance = comp, \dmem_c|Selector47~1 , dmem_c|Selector47~1, processor, 1
instance = comp, \CORE_0|DR|value[2] , CORE_0|DR|value[2], processor, 1
instance = comp, \dmem_c|Selector47~3 , dmem_c|Selector47~3, processor, 1
instance = comp, \dmem_c|Selector47~0 , dmem_c|Selector47~0, processor, 1
instance = comp, \dmem_c|Selector47~4 , dmem_c|Selector47~4, processor, 1
instance = comp, \dmem_c|DR_OUT[2] , dmem_c|DR_OUT[2], processor, 1
instance = comp, \dmem_c|Selector43~0 , dmem_c|Selector43~0, processor, 1
instance = comp, \dmem_c|Selector43~1 , dmem_c|Selector43~1, processor, 1
instance = comp, \CORE_0|BUSMUX|Mux7~3 , CORE_0|BUSMUX|Mux7~3, processor, 1
instance = comp, \CORE_0|CU|wEN[4]~feeder , CORE_0|CU|wEN[4]~feeder, processor, 1
instance = comp, \CORE_0|CU|wEN[4] , CORE_0|CU|wEN[4], processor, 1
instance = comp, \CORE_0|RN1|value[6] , CORE_0|RN1|value[6], processor, 1
instance = comp, \CORE_0|CU|wEN[6]~feeder , CORE_0|CU|wEN[6]~feeder, processor, 1
instance = comp, \CORE_0|CU|wEN[6] , CORE_0|CU|wEN[6], processor, 1
instance = comp, \CORE_0|RM1|value[6] , CORE_0|RM1|value[6], processor, 1
instance = comp, \CORE_0|BUSMUX|Mux6~0 , CORE_0|BUSMUX|Mux6~0, processor, 1
instance = comp, \CORE_0|CU|Selector46~1 , CORE_0|CU|Selector46~1, processor, 1
instance = comp, \CORE_0|CU|NEXT_STATE.10010001 , CORE_0|CU|NEXT_STATE.10010001, processor, 1
instance = comp, \CORE_0|CU|wEN[7] , CORE_0|CU|wEN[7], processor, 1
instance = comp, \CORE_0|RT|value~7 , CORE_0|RT|value~7, processor, 1
instance = comp, \CORE_0|CU|Selector41~6 , CORE_0|CU|Selector41~6, processor, 1
instance = comp, \CORE_0|CU|Selector41~7 , CORE_0|CU|Selector41~7, processor, 1
instance = comp, \CORE_0|CU|Selector42~0 , CORE_0|CU|Selector42~0, processor, 1
instance = comp, \CORE_0|CU|Selector44~0 , CORE_0|CU|Selector44~0, processor, 1
instance = comp, \CORE_0|CU|Selector41~8 , CORE_0|CU|Selector41~8, processor, 1
instance = comp, \CORE_0|CU|Selector41~10 , CORE_0|CU|Selector41~10, processor, 1
instance = comp, \CORE_0|CU|NEXT_STATE.10000011 , CORE_0|CU|NEXT_STATE.10000011, processor, 1
instance = comp, \CORE_0|CU|Selector41~9 , CORE_0|CU|Selector41~9, processor, 1
instance = comp, \CORE_0|CU|NEXT_STATE.10000000 , CORE_0|CU|NEXT_STATE.10000000, processor, 1
instance = comp, \CORE_0|CU|RST~2 , CORE_0|CU|RST~2, processor, 1
instance = comp, \CORE_0|CU|RST[4] , CORE_0|CU|RST[4], processor, 1
instance = comp, \CORE_0|RT|value[6]~1 , CORE_0|RT|value[6]~1, processor, 1
instance = comp, \CORE_0|RT|value[6] , CORE_0|RT|value[6], processor, 1
instance = comp, \CORE_0|RK1|value[6]~feeder , CORE_0|RK1|value[6]~feeder, processor, 1
instance = comp, \CORE_0|CU|wEN[5]~feeder , CORE_0|CU|wEN[5]~feeder, processor, 1
instance = comp, \CORE_0|CU|wEN[5] , CORE_0|CU|wEN[5], processor, 1
instance = comp, \CORE_0|RK1|value[6] , CORE_0|RK1|value[6], processor, 1
instance = comp, \CORE_0|BUSMUX|Mux6~1 , CORE_0|BUSMUX|Mux6~1, processor, 1
instance = comp, \CORE_0|BUSMUX|Mux7~5 , CORE_0|BUSMUX|Mux7~5, processor, 1
instance = comp, \CORE_0|CU|aluOP~0 , CORE_0|CU|aluOP~0, processor, 1
instance = comp, \CORE_0|CU|aluOP[0] , CORE_0|CU|aluOP[0], processor, 1
instance = comp, \CORE_0|CU|WideOr9~0 , CORE_0|CU|WideOr9~0, processor, 1
instance = comp, \CORE_0|CU|WideOr9 , CORE_0|CU|WideOr9, processor, 1
instance = comp, \CORE_0|CU|wEN[0] , CORE_0|CU|wEN[0], processor, 1
instance = comp, \CORE_0|CU|aluOP[3] , CORE_0|CU|aluOP[3], processor, 1
instance = comp, \CORE_0|CU|WideOr19 , CORE_0|CU|WideOr19, processor, 1
instance = comp, \CORE_0|CU|aluOP[2]~feeder , CORE_0|CU|aluOP[2]~feeder, processor, 1
instance = comp, \CORE_0|CU|aluOP[2] , CORE_0|CU|aluOP[2], processor, 1
instance = comp, \CORE_0|ALU|Add0~30 , CORE_0|ALU|Add0~30, processor, 1
instance = comp, \CORE_0|DR|value[5] , CORE_0|DR|value[5], processor, 1
instance = comp, \CORE_0|RP|value[5] , CORE_0|RP|value[5], processor, 1
instance = comp, \CORE_0|BUSMUX|Mux5~13 , CORE_0|BUSMUX|Mux5~13, processor, 1
instance = comp, \imem_c|INS_1~0 , imem_c|INS_1~0, processor, 1
instance = comp, \imem_c|INS_1~1 , imem_c|INS_1~1, processor, 1
instance = comp, \imem_c|INS_1~2 , imem_c|INS_1~2, processor, 1
instance = comp, \dmem_c|MEM_1[7]~0 , dmem_c|MEM_1[7]~0, processor, 1
instance = comp, \dmem_c|MEM_1[7]~2 , dmem_c|MEM_1[7]~2, processor, 1
instance = comp, \dmem_c|MEM_1[5] , dmem_c|MEM_1[5], processor, 1
instance = comp, \CORE_0|BUSMUX|Mux5~14 , CORE_0|BUSMUX|Mux5~14, processor, 1
instance = comp, \CORE_0|CU|INC[1]~feeder , CORE_0|CU|INC[1]~feeder, processor, 1
instance = comp, \CORE_0|CU|INC[1] , CORE_0|CU|INC[1], processor, 1
instance = comp, \CORE_0|RC2|value[0]~8 , CORE_0|RC2|value[0]~8, processor, 1
instance = comp, \CORE_0|CU|wEN[14]~feeder , CORE_0|CU|wEN[14]~feeder, processor, 1
instance = comp, \CORE_0|CU|wEN[14] , CORE_0|CU|wEN[14], processor, 1
instance = comp, \CORE_0|RT4|value[0] , CORE_0|RT4|value[0], processor, 1
instance = comp, \CORE_0|RR|value[0]~feeder , CORE_0|RR|value[0]~feeder, processor, 1
instance = comp, \CORE_0|RR|value[0] , CORE_0|RR|value[0], processor, 1
instance = comp, \CORE_0|RP|value[0]~feeder , CORE_0|RP|value[0]~feeder, processor, 1
instance = comp, \CORE_0|RP|value[0] , CORE_0|RP|value[0], processor, 1
instance = comp, \CORE_0|DR|value[0] , CORE_0|DR|value[0], processor, 1
instance = comp, \CORE_0|BUSMUX|Mux0~7 , CORE_0|BUSMUX|Mux0~7, processor, 1
instance = comp, \dmem_c|MEM_1[0]~feeder , dmem_c|MEM_1[0]~feeder, processor, 1
instance = comp, \dmem_c|MEM_1[0] , dmem_c|MEM_1[0], processor, 1
instance = comp, \CORE_0|AR|value~0 , CORE_0|AR|value~0, processor, 1
instance = comp, \CORE_0|AR|value[0] , CORE_0|AR|value[0], processor, 1
instance = comp, \CORE_0|BUSMUX|Mux0~8 , CORE_0|BUSMUX|Mux0~8, processor, 1
instance = comp, \CORE_0|ALU|Add0~5 , CORE_0|ALU|Add0~5, processor, 1
instance = comp, \CORE_0|ALU|Add0~0 , CORE_0|ALU|Add0~0, processor, 1
instance = comp, \CORE_0|ALU|Add0~1 , CORE_0|ALU|Add0~1, processor, 1
instance = comp, \CORE_0|ALU|Add0~6 , CORE_0|ALU|Add0~6, processor, 1
instance = comp, \CORE_0|ALU|Add0~15 , CORE_0|ALU|Add0~15, processor, 1
instance = comp, \CORE_0|ALU|Add0~10 , CORE_0|ALU|Add0~10, processor, 1
instance = comp, \CORE_0|ALU|Add0~11 , CORE_0|ALU|Add0~11, processor, 1
instance = comp, \CORE_0|ALU|Add0~16 , CORE_0|ALU|Add0~16, processor, 1
instance = comp, \CORE_0|ALU|Add0~20 , CORE_0|ALU|Add0~20, processor, 1
instance = comp, \CORE_0|ALU|Add0~21 , CORE_0|ALU|Add0~21, processor, 1
instance = comp, \CORE_0|ALU|Add0~26 , CORE_0|ALU|Add0~26, processor, 1
instance = comp, \CORE_0|ALU|Add0~35 , CORE_0|ALU|Add0~35, processor, 1
instance = comp, \CORE_0|ALU|Add0~31 , CORE_0|ALU|Add0~31, processor, 1
instance = comp, \CORE_0|ALU|Add0~36 , CORE_0|ALU|Add0~36, processor, 1
instance = comp, \CORE_0|ALU|Mult0|auto_generated|mac_mult1 , CORE_0|ALU|Mult0|auto_generated|mac_mult1, processor, 1
instance = comp, \CORE_0|ALU|Mult0|auto_generated|mac_out2 , CORE_0|ALU|Mult0|auto_generated|mac_out2, processor, 1
instance = comp, \CORE_0|ALU|Add0~38 , CORE_0|ALU|Add0~38, processor, 1
instance = comp, \CORE_0|ALU|Add0~39 , CORE_0|ALU|Add0~39, processor, 1
instance = comp, \CORE_0|CU|aluOP[1] , CORE_0|CU|aluOP[1], processor, 1
instance = comp, \CORE_0|AC|value[3]~0 , CORE_0|AC|value[3]~0, processor, 1
instance = comp, \CORE_0|CU|RST[0]~feeder , CORE_0|CU|RST[0]~feeder, processor, 1
instance = comp, \CORE_0|CU|RST[0] , CORE_0|CU|RST[0], processor, 1
instance = comp, \CORE_0|AC|value[3]~1 , CORE_0|AC|value[3]~1, processor, 1
instance = comp, \CORE_0|AC|value[7] , CORE_0|AC|value[7], processor, 1
instance = comp, \CORE_0|ALU|Add0~28 , CORE_0|ALU|Add0~28, processor, 1
instance = comp, \CORE_0|ALU|Add0~29 , CORE_0|ALU|Add0~29, processor, 1
instance = comp, \CORE_0|AC|value[5] , CORE_0|AC|value[5], processor, 1
instance = comp, \CORE_0|ALU|Add0~23 , CORE_0|ALU|Add0~23, processor, 1
instance = comp, \CORE_0|ALU|Add0~24 , CORE_0|ALU|Add0~24, processor, 1
instance = comp, \CORE_0|AC|value[4] , CORE_0|AC|value[4], processor, 1
instance = comp, \CORE_0|ALU|Add0~18 , CORE_0|ALU|Add0~18, processor, 1
instance = comp, \CORE_0|ALU|Add0~19 , CORE_0|ALU|Add0~19, processor, 1
instance = comp, \CORE_0|AC|value[3] , CORE_0|AC|value[3], processor, 1
instance = comp, \CORE_0|ALU|Add0~13 , CORE_0|ALU|Add0~13, processor, 1
instance = comp, \CORE_0|ALU|Add0~14 , CORE_0|ALU|Add0~14, processor, 1
instance = comp, \CORE_0|AC|value[2] , CORE_0|AC|value[2], processor, 1
instance = comp, \CORE_0|ALU|Add0~8 , CORE_0|ALU|Add0~8, processor, 1
instance = comp, \CORE_0|ALU|Add0~9 , CORE_0|ALU|Add0~9, processor, 1
instance = comp, \CORE_0|AC|value[1] , CORE_0|AC|value[1], processor, 1
instance = comp, \CORE_0|ALU|Add0~3 , CORE_0|ALU|Add0~3, processor, 1
instance = comp, \CORE_0|ALU|Add0~4 , CORE_0|ALU|Add0~4, processor, 1
instance = comp, \CORE_0|AC|value[0] , CORE_0|AC|value[0], processor, 1
instance = comp, \CORE_0|BUSMUX|Mux0~4 , CORE_0|BUSMUX|Mux0~4, processor, 1
instance = comp, \CORE_0|CU|Selector47~0 , CORE_0|CU|Selector47~0, processor, 1
instance = comp, \CORE_0|CU|NEXT_STATE.10010010 , CORE_0|CU|NEXT_STATE.10010010, processor, 1
instance = comp, \CORE_0|CU|Selector65~0 , CORE_0|CU|Selector65~0, processor, 1
instance = comp, \CORE_0|CU|Selector65~1 , CORE_0|CU|Selector65~1, processor, 1
instance = comp, \CORE_0|CU|NEXT_STATE.11110011 , CORE_0|CU|NEXT_STATE.11110011, processor, 1
instance = comp, \CORE_0|CU|WideOr8~0 , CORE_0|CU|WideOr8~0, processor, 1
instance = comp, \CORE_0|CU|wEN[3] , CORE_0|CU|wEN[3], processor, 1
instance = comp, \CORE_0|RC1|value[0] , CORE_0|RC1|value[0], processor, 1
instance = comp, \CORE_0|CU|Selector60~1 , CORE_0|CU|Selector60~1, processor, 1
instance = comp, \CORE_0|CU|NEXT_STATE.11010100 , CORE_0|CU|NEXT_STATE.11010100, processor, 1
instance = comp, \CORE_0|CU|INC[2] , CORE_0|CU|INC[2], processor, 1
instance = comp, \CORE_0|RN2|value[0]~8 , CORE_0|RN2|value[0]~8, processor, 1
instance = comp, \CORE_0|CU|Selector42~1 , CORE_0|CU|Selector42~1, processor, 1
instance = comp, \CORE_0|CU|NEXT_STATE.10000001 , CORE_0|CU|NEXT_STATE.10000001, processor, 1
instance = comp, \CORE_0|CU|RST~1 , CORE_0|CU|RST~1, processor, 1
instance = comp, \CORE_0|CU|RST[1] , CORE_0|CU|RST[1], processor, 1
instance = comp, \CORE_0|RN2|value[0] , CORE_0|RN2|value[0], processor, 1
instance = comp, \CORE_0|BUSMUX|Mux0~2 , CORE_0|BUSMUX|Mux0~2, processor, 1
instance = comp, \CORE_0|CU|Selector58~0 , CORE_0|CU|Selector58~0, processor, 1
instance = comp, \CORE_0|CU|NEXT_STATE.11010010 , CORE_0|CU|NEXT_STATE.11010010, processor, 1
instance = comp, \CORE_0|CU|INC[4]~feeder , CORE_0|CU|INC[4]~feeder, processor, 1
instance = comp, \CORE_0|CU|INC[4] , CORE_0|CU|INC[4], processor, 1
instance = comp, \CORE_0|RM2|value[0]~8 , CORE_0|RM2|value[0]~8, processor, 1
instance = comp, \CORE_0|RM2|value[0] , CORE_0|RM2|value[0], processor, 1
instance = comp, \CORE_0|CU|Selector59~5 , CORE_0|CU|Selector59~5, processor, 1
instance = comp, \CORE_0|CU|NEXT_STATE.11010011 , CORE_0|CU|NEXT_STATE.11010011, processor, 1
instance = comp, \CORE_0|CU|INC[3]~feeder , CORE_0|CU|INC[3]~feeder, processor, 1
instance = comp, \CORE_0|CU|INC[3] , CORE_0|CU|INC[3], processor, 1
instance = comp, \CORE_0|RK2|value[0]~8 , CORE_0|RK2|value[0]~8, processor, 1
instance = comp, \CORE_0|CU|Selector43~0 , CORE_0|CU|Selector43~0, processor, 1
instance = comp, \CORE_0|CU|NEXT_STATE.10000010 , CORE_0|CU|NEXT_STATE.10000010, processor, 1
instance = comp, \CORE_0|CU|RST~0 , CORE_0|CU|RST~0, processor, 1
instance = comp, \CORE_0|CU|RST[2] , CORE_0|CU|RST[2], processor, 1
instance = comp, \CORE_0|RK2|value[0] , CORE_0|RK2|value[0], processor, 1
instance = comp, \CORE_0|BUSMUX|Mux0~3 , CORE_0|BUSMUX|Mux0~3, processor, 1
instance = comp, \CORE_0|BUSMUX|Mux0~5 , CORE_0|BUSMUX|Mux0~5, processor, 1
instance = comp, \CORE_0|RN1|value[0] , CORE_0|RN1|value[0], processor, 1
instance = comp, \CORE_0|RM1|value[0] , CORE_0|RM1|value[0], processor, 1
instance = comp, \CORE_0|BUSMUX|Mux0~0 , CORE_0|BUSMUX|Mux0~0, processor, 1
instance = comp, \CORE_0|RK1|value[0] , CORE_0|RK1|value[0], processor, 1
instance = comp, \CORE_0|RT|value~0 , CORE_0|RT|value~0, processor, 1
instance = comp, \CORE_0|RT|value[0] , CORE_0|RT|value[0], processor, 1
instance = comp, \CORE_0|BUSMUX|Mux0~1 , CORE_0|BUSMUX|Mux0~1, processor, 1
instance = comp, \CORE_0|BUSMUX|Mux0~6 , CORE_0|BUSMUX|Mux0~6, processor, 1
instance = comp, \CORE_0|BUSMUX|Mux0~9 , CORE_0|BUSMUX|Mux0~9, processor, 1
instance = comp, \CORE_0|BUSMUX|Mux0~10 , CORE_0|BUSMUX|Mux0~10, processor, 1
instance = comp, \CORE_0|BUSMUX|Mux8~0 , CORE_0|BUSMUX|Mux8~0, processor, 1
instance = comp, \CORE_0|BUSMUX|Mux8~1 , CORE_0|BUSMUX|Mux8~1, processor, 1
instance = comp, \CORE_0|BUSMUX|Mux8~1clkctrl , CORE_0|BUSMUX|Mux8~1clkctrl, processor, 1
instance = comp, \CORE_0|BUSMUX|select[0] , CORE_0|BUSMUX|select[0], processor, 1
instance = comp, \CORE_0|CU|wEN[2]~feeder , CORE_0|CU|wEN[2]~feeder, processor, 1
instance = comp, \CORE_0|CU|wEN[2] , CORE_0|CU|wEN[2], processor, 1
instance = comp, \CORE_0|RC2|value[0] , CORE_0|RC2|value[0], processor, 1
instance = comp, \CORE_0|RC2|value[1]~10 , CORE_0|RC2|value[1]~10, processor, 1
instance = comp, \CORE_0|RC2|value[1] , CORE_0|RC2|value[1], processor, 1
instance = comp, \CORE_0|RC2|value[2]~12 , CORE_0|RC2|value[2]~12, processor, 1
instance = comp, \CORE_0|RC2|value[2] , CORE_0|RC2|value[2], processor, 1
instance = comp, \CORE_0|RC2|value[3]~14 , CORE_0|RC2|value[3]~14, processor, 1
instance = comp, \CORE_0|RC2|value[3] , CORE_0|RC2|value[3], processor, 1
instance = comp, \CORE_0|RC2|value[4]~16 , CORE_0|RC2|value[4]~16, processor, 1
instance = comp, \CORE_0|RC2|value[4] , CORE_0|RC2|value[4], processor, 1
instance = comp, \CORE_0|RC2|value[5]~18 , CORE_0|RC2|value[5]~18, processor, 1
instance = comp, \CORE_0|RC2|value[5] , CORE_0|RC2|value[5], processor, 1
instance = comp, \CORE_0|BUSMUX|Mux5~11 , CORE_0|BUSMUX|Mux5~11, processor, 1
instance = comp, \CORE_0|BUSMUX|Mux5~17 , CORE_0|BUSMUX|Mux5~17, processor, 1
instance = comp, \CORE_0|RM2|value[1]~10 , CORE_0|RM2|value[1]~10, processor, 1
instance = comp, \CORE_0|RM2|value[1] , CORE_0|RM2|value[1], processor, 1
instance = comp, \CORE_0|RM2|value[2]~12 , CORE_0|RM2|value[2]~12, processor, 1
instance = comp, \CORE_0|RM2|value[2] , CORE_0|RM2|value[2], processor, 1
instance = comp, \CORE_0|RM2|value[3]~14 , CORE_0|RM2|value[3]~14, processor, 1
instance = comp, \CORE_0|RM2|value[3] , CORE_0|RM2|value[3], processor, 1
instance = comp, \CORE_0|RM2|value[4]~16 , CORE_0|RM2|value[4]~16, processor, 1
instance = comp, \CORE_0|RM2|value[4] , CORE_0|RM2|value[4], processor, 1
instance = comp, \CORE_0|RM2|value[5]~18 , CORE_0|RM2|value[5]~18, processor, 1
instance = comp, \CORE_0|RM2|value[5] , CORE_0|RM2|value[5], processor, 1
instance = comp, \CORE_0|RC1|value[5] , CORE_0|RC1|value[5], processor, 1
instance = comp, \CORE_0|RK2|value[1]~10 , CORE_0|RK2|value[1]~10, processor, 1
instance = comp, \CORE_0|RK2|value[1] , CORE_0|RK2|value[1], processor, 1
instance = comp, \CORE_0|RK2|value[2]~12 , CORE_0|RK2|value[2]~12, processor, 1
instance = comp, \CORE_0|RK2|value[2] , CORE_0|RK2|value[2], processor, 1
instance = comp, \CORE_0|RK2|value[3]~14 , CORE_0|RK2|value[3]~14, processor, 1
instance = comp, \CORE_0|RK2|value[3] , CORE_0|RK2|value[3], processor, 1
instance = comp, \CORE_0|RK2|value[4]~16 , CORE_0|RK2|value[4]~16, processor, 1
instance = comp, \CORE_0|RK2|value[4] , CORE_0|RK2|value[4], processor, 1
instance = comp, \CORE_0|RK2|value[5]~18 , CORE_0|RK2|value[5]~18, processor, 1
instance = comp, \CORE_0|RK2|value[5] , CORE_0|RK2|value[5], processor, 1
instance = comp, \CORE_0|BUSMUX|Mux5~8 , CORE_0|BUSMUX|Mux5~8, processor, 1
instance = comp, \CORE_0|RN2|value[1]~10 , CORE_0|RN2|value[1]~10, processor, 1
instance = comp, \CORE_0|RN2|value[1] , CORE_0|RN2|value[1], processor, 1
instance = comp, \CORE_0|RN2|value[2]~12 , CORE_0|RN2|value[2]~12, processor, 1
instance = comp, \CORE_0|RN2|value[2] , CORE_0|RN2|value[2], processor, 1
instance = comp, \CORE_0|RN2|value[3]~14 , CORE_0|RN2|value[3]~14, processor, 1
instance = comp, \CORE_0|RN2|value[3] , CORE_0|RN2|value[3], processor, 1
instance = comp, \CORE_0|RN2|value[4]~16 , CORE_0|RN2|value[4]~16, processor, 1
instance = comp, \CORE_0|RN2|value[4] , CORE_0|RN2|value[4], processor, 1
instance = comp, \CORE_0|RN2|value[5]~18 , CORE_0|RN2|value[5]~18, processor, 1
instance = comp, \CORE_0|RN2|value[5] , CORE_0|RN2|value[5], processor, 1
instance = comp, \CORE_0|BUSMUX|Mux5~9 , CORE_0|BUSMUX|Mux5~9, processor, 1
instance = comp, \CORE_0|BUSMUX|Mux5~10 , CORE_0|BUSMUX|Mux5~10, processor, 1
instance = comp, \CORE_0|RR|value[5] , CORE_0|RR|value[5], processor, 1
instance = comp, \CORE_0|BUSMUX|Mux5~18 , CORE_0|BUSMUX|Mux5~18, processor, 1
instance = comp, \CORE_0|BUSMUX|Mux5~12 , CORE_0|BUSMUX|Mux5~12, processor, 1
instance = comp, \CORE_0|RM1|value[5] , CORE_0|RM1|value[5], processor, 1
instance = comp, \CORE_0|RT|value~6 , CORE_0|RT|value~6, processor, 1
instance = comp, \CORE_0|RT|value[5] , CORE_0|RT|value[5], processor, 1
instance = comp, \CORE_0|RK1|value[5] , CORE_0|RK1|value[5], processor, 1
instance = comp, \CORE_0|RN1|value[5] , CORE_0|RN1|value[5], processor, 1
instance = comp, \CORE_0|BUSMUX|Mux5~6 , CORE_0|BUSMUX|Mux5~6, processor, 1
instance = comp, \CORE_0|BUSMUX|Mux5~7 , CORE_0|BUSMUX|Mux5~7, processor, 1
instance = comp, \CORE_0|BUSMUX|Mux5~15 , CORE_0|BUSMUX|Mux5~15, processor, 1
instance = comp, \CORE_0|RT4|value[5] , CORE_0|RT4|value[5], processor, 1
instance = comp, \CORE_0|BUSMUX|Mux5~16 , CORE_0|BUSMUX|Mux5~16, processor, 1
instance = comp, \CORE_0|BUSMUX|select[5] , CORE_0|BUSMUX|select[5], processor, 1
instance = comp, \CORE_0|ALU|Add0~25 , CORE_0|ALU|Add0~25, processor, 1
instance = comp, \CORE_0|ALU|Add0~33 , CORE_0|ALU|Add0~33, processor, 1
instance = comp, \CORE_0|ALU|Add0~34 , CORE_0|ALU|Add0~34, processor, 1
instance = comp, \CORE_0|AC|value[6] , CORE_0|AC|value[6], processor, 1
instance = comp, \CORE_0|BUSMUX|Mux6~2 , CORE_0|BUSMUX|Mux6~2, processor, 1
instance = comp, \CORE_0|RC2|value[6]~20 , CORE_0|RC2|value[6]~20, processor, 1
instance = comp, \CORE_0|RC2|value[6] , CORE_0|RC2|value[6], processor, 1
instance = comp, \CORE_0|BUSMUX|Mux6~3 , CORE_0|BUSMUX|Mux6~3, processor, 1
instance = comp, \CORE_0|RM2|value[6]~20 , CORE_0|RM2|value[6]~20, processor, 1
instance = comp, \CORE_0|RM2|value[6] , CORE_0|RM2|value[6], processor, 1
instance = comp, \CORE_0|RK2|value[6]~20 , CORE_0|RK2|value[6]~20, processor, 1
instance = comp, \CORE_0|RK2|value[6] , CORE_0|RK2|value[6], processor, 1
instance = comp, \CORE_0|BUSMUX|Mux6~4 , CORE_0|BUSMUX|Mux6~4, processor, 1
instance = comp, \CORE_0|RC1|value[6] , CORE_0|RC1|value[6], processor, 1
instance = comp, \CORE_0|RN2|value[6]~20 , CORE_0|RN2|value[6]~20, processor, 1
instance = comp, \CORE_0|RN2|value[6] , CORE_0|RN2|value[6], processor, 1
instance = comp, \CORE_0|BUSMUX|Mux6~5 , CORE_0|BUSMUX|Mux6~5, processor, 1
instance = comp, \CORE_0|BUSMUX|Mux6~6 , CORE_0|BUSMUX|Mux6~6, processor, 1
instance = comp, \CORE_0|BUSMUX|Mux6~7 , CORE_0|BUSMUX|Mux6~7, processor, 1
instance = comp, \CORE_0|RP|value[6] , CORE_0|RP|value[6], processor, 1
instance = comp, \CORE_0|BUSMUX|Mux6~8 , CORE_0|BUSMUX|Mux6~8, processor, 1
instance = comp, \dmem_c|MEM_1[6] , dmem_c|MEM_1[6], processor, 1
instance = comp, \CORE_0|BUSMUX|Mux6~9 , CORE_0|BUSMUX|Mux6~9, processor, 1
instance = comp, \CORE_0|RR|value[6] , CORE_0|RR|value[6], processor, 1
instance = comp, \CORE_0|BUSMUX|Mux6~10 , CORE_0|BUSMUX|Mux6~10, processor, 1
instance = comp, \CORE_0|RT4|value[6] , CORE_0|RT4|value[6], processor, 1
instance = comp, \CORE_0|BUSMUX|Mux6~11 , CORE_0|BUSMUX|Mux6~11, processor, 1
instance = comp, \CORE_0|BUSMUX|select[6] , CORE_0|BUSMUX|select[6], processor, 1
instance = comp, \CORE_0|DR|value[6] , CORE_0|DR|value[6], processor, 1
instance = comp, \dmem_c|Selector43~3 , dmem_c|Selector43~3, processor, 1
instance = comp, \dmem_c|Selector43~2 , dmem_c|Selector43~2, processor, 1
instance = comp, \dmem_c|Selector43~4 , dmem_c|Selector43~4, processor, 1
instance = comp, \dmem_c|DR_OUT[6] , dmem_c|DR_OUT[6], processor, 1
instance = comp, \dt_mem|ram_rtl_0|auto_generated|ram_block1a0 , dt_mem|ram_rtl_0|auto_generated|ram_block1a0, processor, 1
instance = comp, \dt_mem|ram~13 , dt_mem|ram~13, processor, 1
instance = comp, \dmem_c|MEM_8[7] , dmem_c|MEM_8[7], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux7~14 , CORE_7|BUSMUX|Mux7~14, processor, 1
instance = comp, \CORE_7|RT|value~8 , CORE_7|RT|value~8, processor, 1
instance = comp, \CORE_7|RT|value[7] , CORE_7|RT|value[7], processor, 1
instance = comp, \CORE_7|RN1|value[7] , CORE_7|RN1|value[7], processor, 1
instance = comp, \CORE_7|RK1|value[7] , CORE_7|RK1|value[7], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux7~6 , CORE_7|BUSMUX|Mux7~6, processor, 1
instance = comp, \CORE_7|RM1|value[7]~feeder , CORE_7|RM1|value[7]~feeder, processor, 1
instance = comp, \CORE_7|RM1|value[7] , CORE_7|RM1|value[7], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux7~7 , CORE_7|BUSMUX|Mux7~7, processor, 1
instance = comp, \CORE_7|BUSMUX|Mux7~15 , CORE_7|BUSMUX|Mux7~15, processor, 1
instance = comp, \CORE_7|RT4|value[7] , CORE_7|RT4|value[7], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux7~16 , CORE_7|BUSMUX|Mux7~16, processor, 1
instance = comp, \CORE_7|BUSMUX|select[7] , CORE_7|BUSMUX|select[7], processor, 1
instance = comp, \CORE_7|ALU|Add0~35 , CORE_7|ALU|Add0~35, processor, 1
instance = comp, \CORE_7|ALU|Add0~36 , CORE_7|ALU|Add0~36, processor, 1
instance = comp, \CORE_7|ALU|Mult0|auto_generated|mac_mult1 , CORE_7|ALU|Mult0|auto_generated|mac_mult1, processor, 1
instance = comp, \CORE_7|ALU|Mult0|auto_generated|mac_out2 , CORE_7|ALU|Mult0|auto_generated|mac_out2, processor, 1
instance = comp, \CORE_7|ALU|Add0~38 , CORE_7|ALU|Add0~38, processor, 1
instance = comp, \CORE_7|ALU|Add0~39 , CORE_7|ALU|Add0~39, processor, 1
instance = comp, \CORE_7|CU|aluOP[1] , CORE_7|CU|aluOP[1], processor, 1
instance = comp, \CORE_7|AC|value[7]~0 , CORE_7|AC|value[7]~0, processor, 1
instance = comp, \CORE_7|AC|value[7]~1 , CORE_7|AC|value[7]~1, processor, 1
instance = comp, \CORE_7|AC|value[7] , CORE_7|AC|value[7], processor, 1
instance = comp, \CORE_7|ALU|Add0~33 , CORE_7|ALU|Add0~33, processor, 1
instance = comp, \CORE_7|ALU|Add0~34 , CORE_7|ALU|Add0~34, processor, 1
instance = comp, \CORE_7|AC|value[6] , CORE_7|AC|value[6], processor, 1
instance = comp, \CORE_7|ALU|Add0~28 , CORE_7|ALU|Add0~28, processor, 1
instance = comp, \CORE_7|ALU|Add0~29 , CORE_7|ALU|Add0~29, processor, 1
instance = comp, \CORE_7|AC|value[5] , CORE_7|AC|value[5], processor, 1
instance = comp, \CORE_7|ALU|Add0~23 , CORE_7|ALU|Add0~23, processor, 1
instance = comp, \CORE_7|ALU|Add0~24 , CORE_7|ALU|Add0~24, processor, 1
instance = comp, \CORE_7|AC|value[4] , CORE_7|AC|value[4], processor, 1
instance = comp, \CORE_7|ALU|Add0~18 , CORE_7|ALU|Add0~18, processor, 1
instance = comp, \CORE_7|ALU|Add0~19 , CORE_7|ALU|Add0~19, processor, 1
instance = comp, \CORE_7|AC|value[3] , CORE_7|AC|value[3], processor, 1
instance = comp, \CORE_7|ALU|Add0~13 , CORE_7|ALU|Add0~13, processor, 1
instance = comp, \CORE_7|ALU|Add0~14 , CORE_7|ALU|Add0~14, processor, 1
instance = comp, \CORE_7|AC|value[2] , CORE_7|AC|value[2], processor, 1
instance = comp, \CORE_7|ALU|Add0~8 , CORE_7|ALU|Add0~8, processor, 1
instance = comp, \CORE_7|ALU|Add0~9 , CORE_7|ALU|Add0~9, processor, 1
instance = comp, \CORE_7|AC|value[1] , CORE_7|AC|value[1], processor, 1
instance = comp, \CORE_7|ALU|Add0~3 , CORE_7|ALU|Add0~3, processor, 1
instance = comp, \CORE_7|ALU|Add0~4 , CORE_7|ALU|Add0~4, processor, 1
instance = comp, \CORE_7|AC|value[0] , CORE_7|AC|value[0], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux0~9 , CORE_7|BUSMUX|Mux0~9, processor, 1
instance = comp, \CORE_7|BUSMUX|Mux0~10 , CORE_7|BUSMUX|Mux0~10, processor, 1
instance = comp, \CORE_7|BUSMUX|Mux0~11 , CORE_7|BUSMUX|Mux0~11, processor, 1
instance = comp, \CORE_7|RR|value[0] , CORE_7|RR|value[0], processor, 1
instance = comp, \CORE_7|DR|value[0] , CORE_7|DR|value[0], processor, 1
instance = comp, \CORE_7|RP|value[0] , CORE_7|RP|value[0], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux0~12 , CORE_7|BUSMUX|Mux0~12, processor, 1
instance = comp, \dmem_c|MEM_8[0] , dmem_c|MEM_8[0], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux0~13 , CORE_7|BUSMUX|Mux0~13, processor, 1
instance = comp, \CORE_7|BUSMUX|Mux0~14 , CORE_7|BUSMUX|Mux0~14, processor, 1
instance = comp, \CORE_7|RT4|value[0] , CORE_7|RT4|value[0], processor, 1
instance = comp, \CORE_7|BUSMUX|Mux0~15 , CORE_7|BUSMUX|Mux0~15, processor, 1
instance = comp, \CORE_7|BUSMUX|select[0] , CORE_7|BUSMUX|select[0], processor, 1
instance = comp, \CORE_7|AR|Add0~0 , CORE_7|AR|Add0~0, processor, 1
instance = comp, \CORE_7|AR|value[0]~0 , CORE_7|AR|value[0]~0, processor, 1
instance = comp, \CORE_7|AR|value[0] , CORE_7|AR|value[0], processor, 1
instance = comp, \CORE_7|AR|value[1]~1 , CORE_7|AR|value[1]~1, processor, 1
instance = comp, \CORE_7|AR|value[1] , CORE_7|AR|value[1], processor, 1
instance = comp, \dmem_c|Selector16~0 , dmem_c|Selector16~0, processor, 1
instance = comp, \dmem_c|Selector16~3 , dmem_c|Selector16~3, processor, 1
instance = comp, \dmem_c|Selector16~1 , dmem_c|Selector16~1, processor, 1
instance = comp, \dmem_c|Selector16~2 , dmem_c|Selector16~2, processor, 1
instance = comp, \dmem_c|Selector16~4 , dmem_c|Selector16~4, processor, 1
instance = comp, \dmem_c|addr[1] , dmem_c|addr[1], processor, 1
instance = comp, \dt_mem|ram_rtl_0_bypass[22]~feeder , dt_mem|ram_rtl_0_bypass[22]~feeder, processor, 1
instance = comp, \dt_mem|ram_rtl_0_bypass[22] , dt_mem|ram_rtl_0_bypass[22], processor, 1
instance = comp, \dt_mem|ram_rtl_0_bypass[21]~0 , dt_mem|ram_rtl_0_bypass[21]~0, processor, 1
instance = comp, \dt_mem|ram_rtl_0_bypass[21] , dt_mem|ram_rtl_0_bypass[21], processor, 1
instance = comp, \dt_mem|ram~8 , dt_mem|ram~8, processor, 1
instance = comp, \dmem_c|MEM_7[2] , dmem_c|MEM_7[2], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux2~8 , CORE_6|BUSMUX|Mux2~8, processor, 1
instance = comp, \CORE_6|BUSMUX|Mux2~9 , CORE_6|BUSMUX|Mux2~9, processor, 1
instance = comp, \CORE_6|BUSMUX|Mux2~10 , CORE_6|BUSMUX|Mux2~10, processor, 1
instance = comp, \CORE_6|BUSMUX|select[2] , CORE_6|BUSMUX|select[2], processor, 1
instance = comp, \CORE_6|ALU|Add0~13 , CORE_6|ALU|Add0~13, processor, 1
instance = comp, \CORE_6|ALU|Add0~14 , CORE_6|ALU|Add0~14, processor, 1
instance = comp, \CORE_6|AC|value[2] , CORE_6|AC|value[2], processor, 1
instance = comp, \CORE_6|ALU|Add0~8 , CORE_6|ALU|Add0~8, processor, 1
instance = comp, \CORE_6|ALU|Add0~9 , CORE_6|ALU|Add0~9, processor, 1
instance = comp, \CORE_6|AC|value[1] , CORE_6|AC|value[1], processor, 1
instance = comp, \CORE_6|ALU|Add0~3 , CORE_6|ALU|Add0~3, processor, 1
instance = comp, \CORE_6|ALU|Add0~4 , CORE_6|ALU|Add0~4, processor, 1
instance = comp, \CORE_6|AC|value[0] , CORE_6|AC|value[0], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux0~4 , CORE_6|BUSMUX|Mux0~4, processor, 1
instance = comp, \CORE_6|RC1|value[0] , CORE_6|RC1|value[0], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux0~2 , CORE_6|BUSMUX|Mux0~2, processor, 1
instance = comp, \CORE_6|BUSMUX|Mux0~3 , CORE_6|BUSMUX|Mux0~3, processor, 1
instance = comp, \CORE_6|BUSMUX|Mux0~5 , CORE_6|BUSMUX|Mux0~5, processor, 1
instance = comp, \CORE_6|BUSMUX|Mux0~6 , CORE_6|BUSMUX|Mux0~6, processor, 1
instance = comp, \CORE_6|RR|value[0] , CORE_6|RR|value[0], processor, 1
instance = comp, \CORE_6|RP|value[0] , CORE_6|RP|value[0], processor, 1
instance = comp, \CORE_6|DR|value[0]~feeder , CORE_6|DR|value[0]~feeder, processor, 1
instance = comp, \CORE_6|DR|value[0] , CORE_6|DR|value[0], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux0~7 , CORE_6|BUSMUX|Mux0~7, processor, 1
instance = comp, \dmem_c|MEM_7[0] , dmem_c|MEM_7[0], processor, 1
instance = comp, \CORE_6|BUSMUX|Mux0~8 , CORE_6|BUSMUX|Mux0~8, processor, 1
instance = comp, \CORE_6|BUSMUX|Mux0~9 , CORE_6|BUSMUX|Mux0~9, processor, 1
instance = comp, \CORE_6|BUSMUX|Mux0~10 , CORE_6|BUSMUX|Mux0~10, processor, 1
instance = comp, \CORE_6|BUSMUX|select[0] , CORE_6|BUSMUX|select[0], processor, 1
instance = comp, \CORE_6|AR|always0~0 , CORE_6|AR|always0~0, processor, 1
instance = comp, \CORE_6|AR|value[0]~0 , CORE_6|AR|value[0]~0, processor, 1
instance = comp, \CORE_6|AR|value[0] , CORE_6|AR|value[0], processor, 1
instance = comp, \dmem_c|Selector17~0 , dmem_c|Selector17~0, processor, 1
instance = comp, \CORE_2|AR|always0~0 , CORE_2|AR|always0~0, processor, 1
instance = comp, \CORE_2|AR|value[0]~0 , CORE_2|AR|value[0]~0, processor, 1
instance = comp, \CORE_2|AR|value[0] , CORE_2|AR|value[0], processor, 1
instance = comp, \dmem_c|Selector17~2 , dmem_c|Selector17~2, processor, 1
instance = comp, \dmem_c|Selector17~3 , dmem_c|Selector17~3, processor, 1
instance = comp, \dmem_c|Selector17~1 , dmem_c|Selector17~1, processor, 1
instance = comp, \dmem_c|Selector17~4 , dmem_c|Selector17~4, processor, 1
instance = comp, \dmem_c|addr[0] , dmem_c|addr[0], processor, 1
instance = comp, \dt_mem|ram~6 , dt_mem|ram~6, processor, 1
instance = comp, \dmem_c|MEM_2[0] , dmem_c|MEM_2[0], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux0~8 , CORE_1|BUSMUX|Mux0~8, processor, 1
instance = comp, \CORE_1|RN1|value[0] , CORE_1|RN1|value[0], processor, 1
instance = comp, \CORE_1|RM1|value[0] , CORE_1|RM1|value[0], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux0~0 , CORE_1|BUSMUX|Mux0~0, processor, 1
instance = comp, \CORE_1|RK1|value[0] , CORE_1|RK1|value[0], processor, 1
instance = comp, \CORE_1|RT|value~0 , CORE_1|RT|value~0, processor, 1
instance = comp, \CORE_1|RT|value[0] , CORE_1|RT|value[0], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux0~1 , CORE_1|BUSMUX|Mux0~1, processor, 1
instance = comp, \CORE_1|BUSMUX|Mux0~4 , CORE_1|BUSMUX|Mux0~4, processor, 1
instance = comp, \CORE_1|RC1|value[0] , CORE_1|RC1|value[0], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux0~2 , CORE_1|BUSMUX|Mux0~2, processor, 1
instance = comp, \CORE_1|BUSMUX|Mux0~3 , CORE_1|BUSMUX|Mux0~3, processor, 1
instance = comp, \CORE_1|BUSMUX|Mux0~5 , CORE_1|BUSMUX|Mux0~5, processor, 1
instance = comp, \CORE_1|BUSMUX|Mux0~6 , CORE_1|BUSMUX|Mux0~6, processor, 1
instance = comp, \CORE_1|RR|value[0] , CORE_1|RR|value[0], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux0~9 , CORE_1|BUSMUX|Mux0~9, processor, 1
instance = comp, \CORE_1|RT4|value[0] , CORE_1|RT4|value[0], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux0~10 , CORE_1|BUSMUX|Mux0~10, processor, 1
instance = comp, \CORE_1|BUSMUX|select[0] , CORE_1|BUSMUX|select[0], processor, 1
instance = comp, \CORE_1|RC3|value[0] , CORE_1|RC3|value[0], processor, 1
instance = comp, \CORE_1|RC3|value[1]~10 , CORE_1|RC3|value[1]~10, processor, 1
instance = comp, \CORE_1|RC3|value[1] , CORE_1|RC3|value[1], processor, 1
instance = comp, \CORE_1|RC3|value[2]~12 , CORE_1|RC3|value[2]~12, processor, 1
instance = comp, \CORE_1|RC3|value[2] , CORE_1|RC3|value[2], processor, 1
instance = comp, \CORE_1|RC3|value[3] , CORE_1|RC3|value[3], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux3~4 , CORE_1|BUSMUX|Mux3~4, processor, 1
instance = comp, \CORE_1|BUSMUX|Mux3~6 , CORE_1|BUSMUX|Mux3~6, processor, 1
instance = comp, \CORE_1|RC1|value[3] , CORE_1|RC1|value[3], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux3~5 , CORE_1|BUSMUX|Mux3~5, processor, 1
instance = comp, \CORE_1|BUSMUX|Mux3~7 , CORE_1|BUSMUX|Mux3~7, processor, 1
instance = comp, \CORE_1|BUSMUX|Mux3~13 , CORE_1|BUSMUX|Mux3~13, processor, 1
instance = comp, \CORE_1|RR|value[3] , CORE_1|RR|value[3], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux3~8 , CORE_1|BUSMUX|Mux3~8, processor, 1
instance = comp, \CORE_1|RP|value[3] , CORE_1|RP|value[3], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux3~9 , CORE_1|BUSMUX|Mux3~9, processor, 1
instance = comp, \dmem_c|MEM_2[3] , dmem_c|MEM_2[3], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux3~10 , CORE_1|BUSMUX|Mux3~10, processor, 1
instance = comp, \CORE_1|BUSMUX|Mux3~11 , CORE_1|BUSMUX|Mux3~11, processor, 1
instance = comp, \CORE_1|RT4|value[3] , CORE_1|RT4|value[3], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux3~12 , CORE_1|BUSMUX|Mux3~12, processor, 1
instance = comp, \CORE_1|BUSMUX|select[3] , CORE_1|BUSMUX|select[3], processor, 1
instance = comp, \CORE_1|DR|value[3]~feeder , CORE_1|DR|value[3]~feeder, processor, 1
instance = comp, \CORE_1|DR|value[3] , CORE_1|DR|value[3], processor, 1
instance = comp, \dmem_c|Selector46~3 , dmem_c|Selector46~3, processor, 1
instance = comp, \dmem_c|Selector46~2 , dmem_c|Selector46~2, processor, 1
instance = comp, \dmem_c|Selector46~0 , dmem_c|Selector46~0, processor, 1
instance = comp, \dmem_c|Selector46~1 , dmem_c|Selector46~1, processor, 1
instance = comp, \dmem_c|Selector46~4 , dmem_c|Selector46~4, processor, 1
instance = comp, \dmem_c|DR_OUT[3] , dmem_c|DR_OUT[3], processor, 1
instance = comp, \dt_mem|ram_rtl_0_bypass[23] , dt_mem|ram_rtl_0_bypass[23], processor, 1
instance = comp, \dt_mem|ram~9 , dt_mem|ram~9, processor, 1
instance = comp, \dmem_c|MEM_4[3] , dmem_c|MEM_4[3], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux3~18 , CORE_3|BUSMUX|Mux3~18, processor, 1
instance = comp, \CORE_3|RC1|value[3] , CORE_3|RC1|value[3], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux3~12 , CORE_3|BUSMUX|Mux3~12, processor, 1
instance = comp, \CORE_3|BUSMUX|Mux3~13 , CORE_3|BUSMUX|Mux3~13, processor, 1
instance = comp, \CORE_3|BUSMUX|Mux3~14 , CORE_3|BUSMUX|Mux3~14, processor, 1
instance = comp, \CORE_3|RR|value[3] , CORE_3|RR|value[3], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux3~22 , CORE_3|BUSMUX|Mux3~22, processor, 1
instance = comp, \CORE_3|BUSMUX|Mux3~15 , CORE_3|BUSMUX|Mux3~15, processor, 1
instance = comp, \CORE_3|BUSMUX|Mux3~21 , CORE_3|BUSMUX|Mux3~21, processor, 1
instance = comp, \CORE_3|BUSMUX|Mux3~16 , CORE_3|BUSMUX|Mux3~16, processor, 1
instance = comp, \CORE_3|RM1|value[3]~feeder , CORE_3|RM1|value[3]~feeder, processor, 1
instance = comp, \CORE_3|RM1|value[3] , CORE_3|RM1|value[3], processor, 1
instance = comp, \CORE_3|RN1|value[3] , CORE_3|RN1|value[3], processor, 1
instance = comp, \CORE_3|RK1|value[3] , CORE_3|RK1|value[3], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux3~10 , CORE_3|BUSMUX|Mux3~10, processor, 1
instance = comp, \CORE_3|RT|value~4 , CORE_3|RT|value~4, processor, 1
instance = comp, \CORE_3|RT|value[3] , CORE_3|RT|value[3], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux3~11 , CORE_3|BUSMUX|Mux3~11, processor, 1
instance = comp, \CORE_3|BUSMUX|Mux3~19 , CORE_3|BUSMUX|Mux3~19, processor, 1
instance = comp, \CORE_3|RT4|value[3] , CORE_3|RT4|value[3], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux3~20 , CORE_3|BUSMUX|Mux3~20, processor, 1
instance = comp, \CORE_3|BUSMUX|select[3] , CORE_3|BUSMUX|select[3], processor, 1
instance = comp, \CORE_3|AR|Add0~6 , CORE_3|AR|Add0~6, processor, 1
instance = comp, \CORE_3|AR|value[3]~3 , CORE_3|AR|value[3]~3, processor, 1
instance = comp, \CORE_3|AR|value[3] , CORE_3|AR|value[3], processor, 1
instance = comp, \CORE_3|AR|Add0~8 , CORE_3|AR|Add0~8, processor, 1
instance = comp, \CORE_3|AR|value[4]~4 , CORE_3|AR|value[4]~4, processor, 1
instance = comp, \CORE_3|AR|value[4] , CORE_3|AR|value[4], processor, 1
instance = comp, \CORE_3|AR|Add0~10 , CORE_3|AR|Add0~10, processor, 1
instance = comp, \CORE_3|AR|value[5]~5 , CORE_3|AR|value[5]~5, processor, 1
instance = comp, \CORE_3|AR|value[5] , CORE_3|AR|value[5], processor, 1
instance = comp, \CORE_3|AR|Add0~12 , CORE_3|AR|Add0~12, processor, 1
instance = comp, \CORE_3|AR|value[6]~6 , CORE_3|AR|value[6]~6, processor, 1
instance = comp, \CORE_3|AR|value[6] , CORE_3|AR|value[6], processor, 1
instance = comp, \CORE_3|AR|Add0~14 , CORE_3|AR|Add0~14, processor, 1
instance = comp, \CORE_3|AR|value[7]~7 , CORE_3|AR|value[7]~7, processor, 1
instance = comp, \CORE_3|AR|value[7] , CORE_3|AR|value[7], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux7~2 , CORE_3|BUSMUX|Mux7~2, processor, 1
instance = comp, \dmem_c|MEM_4[7] , dmem_c|MEM_4[7], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux7~3 , CORE_3|BUSMUX|Mux7~3, processor, 1
instance = comp, \CORE_3|BUSMUX|Mux7~6 , CORE_3|BUSMUX|Mux7~6, processor, 1
instance = comp, \CORE_3|RC2|value[7]~22 , CORE_3|RC2|value[7]~22, processor, 1
instance = comp, \CORE_3|RC2|value[7] , CORE_3|RC2|value[7], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux7~8 , CORE_3|BUSMUX|Mux7~8, processor, 1
instance = comp, \CORE_3|RC3|value[7]~22 , CORE_3|RC3|value[7]~22, processor, 1
instance = comp, \CORE_3|RC3|value[7] , CORE_3|RC3|value[7], processor, 1
instance = comp, \CORE_3|RR|value[7] , CORE_3|RR|value[7], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux7~7 , CORE_3|BUSMUX|Mux7~7, processor, 1
instance = comp, \CORE_3|RC1|value[7] , CORE_3|RC1|value[7], processor, 1
instance = comp, \CORE_3|RK2|value[7]~22 , CORE_3|RK2|value[7]~22, processor, 1
instance = comp, \CORE_3|RK2|value[7] , CORE_3|RK2|value[7], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux7~9 , CORE_3|BUSMUX|Mux7~9, processor, 1
instance = comp, \CORE_3|RM2|value[7]~22 , CORE_3|RM2|value[7]~22, processor, 1
instance = comp, \CORE_3|RM2|value[7] , CORE_3|RM2|value[7], processor, 1
instance = comp, \CORE_3|RN2|value[7]~22 , CORE_3|RN2|value[7]~22, processor, 1
instance = comp, \CORE_3|RN2|value[7] , CORE_3|RN2|value[7], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux7~10 , CORE_3|BUSMUX|Mux7~10, processor, 1
instance = comp, \CORE_3|BUSMUX|Mux7~11 , CORE_3|BUSMUX|Mux7~11, processor, 1
instance = comp, \CORE_3|BUSMUX|Mux7~12 , CORE_3|BUSMUX|Mux7~12, processor, 1
instance = comp, \CORE_3|BUSMUX|Mux7~14 , CORE_3|BUSMUX|Mux7~14, processor, 1
instance = comp, \CORE_3|RT4|value[7] , CORE_3|RT4|value[7], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux7~13 , CORE_3|BUSMUX|Mux7~13, processor, 1
instance = comp, \CORE_3|BUSMUX|select[7] , CORE_3|BUSMUX|select[7], processor, 1
instance = comp, \CORE_3|RM1|value[7] , CORE_3|RM1|value[7], processor, 1
instance = comp, \CORE_3|CU|compMUX[1] , CORE_3|CU|compMUX[1], processor, 1
instance = comp, \CORE_3|COMPMUX1|Mux7~0 , CORE_3|COMPMUX1|Mux7~0, processor, 1
instance = comp, \CORE_3|COMPMUX1|Mux7~1 , CORE_3|COMPMUX1|Mux7~1, processor, 1
instance = comp, \CORE_3|COMPMUX2|Mux7~0 , CORE_3|COMPMUX2|Mux7~0, processor, 1
instance = comp, \CORE_3|COMPMUX2|Mux7~1 , CORE_3|COMPMUX2|Mux7~1, processor, 1
instance = comp, \CORE_3|COMPMUX1|Mux6~0 , CORE_3|COMPMUX1|Mux6~0, processor, 1
instance = comp, \CORE_3|COMPMUX1|Mux6~1 , CORE_3|COMPMUX1|Mux6~1, processor, 1
instance = comp, \CORE_3|COMPMUX2|Mux6~0 , CORE_3|COMPMUX2|Mux6~0, processor, 1
instance = comp, \CORE_3|COMPMUX2|Mux6~1 , CORE_3|COMPMUX2|Mux6~1, processor, 1
instance = comp, \CORE_3|COMPMUX2|Mux5~0 , CORE_3|COMPMUX2|Mux5~0, processor, 1
instance = comp, \CORE_3|COMPMUX2|Mux5~1 , CORE_3|COMPMUX2|Mux5~1, processor, 1
instance = comp, \CORE_3|COMPMUX1|Mux5~0 , CORE_3|COMPMUX1|Mux5~0, processor, 1
instance = comp, \CORE_3|COMPMUX1|Mux5~1 , CORE_3|COMPMUX1|Mux5~1, processor, 1
instance = comp, \CORE_3|COMPMUX1|Mux4~0 , CORE_3|COMPMUX1|Mux4~0, processor, 1
instance = comp, \CORE_3|COMPMUX1|Mux4~1 , CORE_3|COMPMUX1|Mux4~1, processor, 1
instance = comp, \CORE_3|COMPMUX2|Mux4~0 , CORE_3|COMPMUX2|Mux4~0, processor, 1
instance = comp, \CORE_3|COMPMUX2|Mux4~1 , CORE_3|COMPMUX2|Mux4~1, processor, 1
instance = comp, \CORE_3|COMPMUX1|Mux3~0 , CORE_3|COMPMUX1|Mux3~0, processor, 1
instance = comp, \CORE_3|COMPMUX1|Mux3~1 , CORE_3|COMPMUX1|Mux3~1, processor, 1
instance = comp, \CORE_3|COMPMUX2|Mux3~0 , CORE_3|COMPMUX2|Mux3~0, processor, 1
instance = comp, \CORE_3|COMPMUX2|Mux3~1 , CORE_3|COMPMUX2|Mux3~1, processor, 1
instance = comp, \CORE_3|COMPMUX2|Mux2~0 , CORE_3|COMPMUX2|Mux2~0, processor, 1
instance = comp, \CORE_3|COMPMUX2|Mux2~1 , CORE_3|COMPMUX2|Mux2~1, processor, 1
instance = comp, \CORE_3|COMPMUX1|Mux2~0 , CORE_3|COMPMUX1|Mux2~0, processor, 1
instance = comp, \CORE_3|COMPMUX1|Mux2~1 , CORE_3|COMPMUX1|Mux2~1, processor, 1
instance = comp, \CORE_3|COMPMUX2|Mux1~0 , CORE_3|COMPMUX2|Mux1~0, processor, 1
instance = comp, \CORE_3|COMPMUX2|Mux1~1 , CORE_3|COMPMUX2|Mux1~1, processor, 1
instance = comp, \CORE_3|COMPMUX1|Mux1~0 , CORE_3|COMPMUX1|Mux1~0, processor, 1
instance = comp, \CORE_3|COMPMUX1|Mux1~1 , CORE_3|COMPMUX1|Mux1~1, processor, 1
instance = comp, \CORE_3|COMPMUX2|Mux0~0 , CORE_3|COMPMUX2|Mux0~0, processor, 1
instance = comp, \CORE_3|COMPMUX2|Mux0~1 , CORE_3|COMPMUX2|Mux0~1, processor, 1
instance = comp, \CORE_3|RM1|value[0]~feeder , CORE_3|RM1|value[0]~feeder, processor, 1
instance = comp, \CORE_3|RM1|value[0] , CORE_3|RM1|value[0], processor, 1
instance = comp, \CORE_3|RN1|value[0] , CORE_3|RN1|value[0], processor, 1
instance = comp, \CORE_3|RK1|value[0] , CORE_3|RK1|value[0], processor, 1
instance = comp, \CORE_3|COMPMUX1|Mux0~0 , CORE_3|COMPMUX1|Mux0~0, processor, 1
instance = comp, \CORE_3|COMPMUX1|Mux0~1 , CORE_3|COMPMUX1|Mux0~1, processor, 1
instance = comp, \CORE_3|COMP|value[0]~0 , CORE_3|COMP|value[0]~0, processor, 1
instance = comp, \CORE_3|COMP|value[1]~2 , CORE_3|COMP|value[1]~2, processor, 1
instance = comp, \CORE_3|COMP|value[2]~4 , CORE_3|COMP|value[2]~4, processor, 1
instance = comp, \CORE_3|COMP|value[3]~6 , CORE_3|COMP|value[3]~6, processor, 1
instance = comp, \CORE_3|COMP|value[4]~8 , CORE_3|COMP|value[4]~8, processor, 1
instance = comp, \CORE_3|COMP|value[5]~10 , CORE_3|COMP|value[5]~10, processor, 1
instance = comp, \CORE_3|COMP|value[6]~12 , CORE_3|COMP|value[6]~12, processor, 1
instance = comp, \CORE_3|COMP|value[7]~14 , CORE_3|COMP|value[7]~14, processor, 1
instance = comp, \CORE_3|COMP|Equal0~0 , CORE_3|COMP|Equal0~0, processor, 1
instance = comp, \CORE_3|COMP|Equal0~1 , CORE_3|COMP|Equal0~1, processor, 1
instance = comp, \CORE_3|COMP|Equal0~2 , CORE_3|COMP|Equal0~2, processor, 1
instance = comp, \CORE_3|CU|zFlag , CORE_3|CU|zFlag, processor, 1
instance = comp, \CORE_3|CU|Selector4~5 , CORE_3|CU|Selector4~5, processor, 1
instance = comp, \CORE_3|CU|NEXT_STATE.00100011 , CORE_3|CU|NEXT_STATE.00100011, processor, 1
instance = comp, \CORE_3|CU|NEXT_STATE.00100100 , CORE_3|CU|NEXT_STATE.00100100, processor, 1
instance = comp, \CORE_3|CU|NEXT_STATE.00100101 , CORE_3|CU|NEXT_STATE.00100101, processor, 1
instance = comp, \CORE_3|CU|WideOr16~2 , CORE_3|CU|WideOr16~2, processor, 1
instance = comp, \CORE_3|CU|WideOr16~3 , CORE_3|CU|WideOr16~3, processor, 1
instance = comp, \CORE_3|CU|WideOr16~0 , CORE_3|CU|WideOr16~0, processor, 1
instance = comp, \CORE_3|CU|WideOr16~1 , CORE_3|CU|WideOr16~1, processor, 1
instance = comp, \CORE_3|CU|WideOr16~4 , CORE_3|CU|WideOr16~4, processor, 1
instance = comp, \CORE_3|CU|busMUX[1] , CORE_3|CU|busMUX[1], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux3~8 , CORE_3|BUSMUX|Mux3~8, processor, 1
instance = comp, \CORE_3|BUSMUX|Mux0~4 , CORE_3|BUSMUX|Mux0~4, processor, 1
instance = comp, \CORE_3|RC1|value[0] , CORE_3|RC1|value[0], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux0~2 , CORE_3|BUSMUX|Mux0~2, processor, 1
instance = comp, \CORE_3|BUSMUX|Mux0~3 , CORE_3|BUSMUX|Mux0~3, processor, 1
instance = comp, \CORE_3|BUSMUX|Mux0~5 , CORE_3|BUSMUX|Mux0~5, processor, 1
instance = comp, \CORE_3|RT|value~0 , CORE_3|RT|value~0, processor, 1
instance = comp, \CORE_3|RT|value[0] , CORE_3|RT|value[0], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux0~0 , CORE_3|BUSMUX|Mux0~0, processor, 1
instance = comp, \CORE_3|BUSMUX|Mux0~1 , CORE_3|BUSMUX|Mux0~1, processor, 1
instance = comp, \CORE_3|BUSMUX|Mux0~6 , CORE_3|BUSMUX|Mux0~6, processor, 1
instance = comp, \CORE_3|RP|value[0] , CORE_3|RP|value[0], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux0~7 , CORE_3|BUSMUX|Mux0~7, processor, 1
instance = comp, \dmem_c|MEM_4[0] , dmem_c|MEM_4[0], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux0~8 , CORE_3|BUSMUX|Mux0~8, processor, 1
instance = comp, \CORE_3|RR|value[0] , CORE_3|RR|value[0], processor, 1
instance = comp, \CORE_3|BUSMUX|Mux0~9 , CORE_3|BUSMUX|Mux0~9, processor, 1
instance = comp, \CORE_3|BUSMUX|Mux0~10 , CORE_3|BUSMUX|Mux0~10, processor, 1
instance = comp, \CORE_3|BUSMUX|select[0] , CORE_3|BUSMUX|select[0], processor, 1
instance = comp, \CORE_3|DR|value[0]~feeder , CORE_3|DR|value[0]~feeder, processor, 1
instance = comp, \CORE_3|DR|value[0] , CORE_3|DR|value[0], processor, 1
instance = comp, \dmem_c|Selector49~2 , dmem_c|Selector49~2, processor, 1
instance = comp, \dmem_c|Selector49~3 , dmem_c|Selector49~3, processor, 1
instance = comp, \dmem_c|Selector49~0 , dmem_c|Selector49~0, processor, 1
instance = comp, \dmem_c|Selector49~1 , dmem_c|Selector49~1, processor, 1
instance = comp, \dmem_c|Selector49~4 , dmem_c|Selector49~4, processor, 1
instance = comp, \dmem_c|DR_OUT[0] , dmem_c|DR_OUT[0], processor, 1
instance = comp, \dt_mem|ram_rtl_0_bypass[19] , dt_mem|ram_rtl_0_bypass[19], processor, 1
instance = comp, \dt_mem|ram_rtl_0_bypass[20]~feeder , dt_mem|ram_rtl_0_bypass[20]~feeder, processor, 1
instance = comp, \dt_mem|ram_rtl_0_bypass[20] , dt_mem|ram_rtl_0_bypass[20], processor, 1
instance = comp, \dt_mem|ram~7 , dt_mem|ram~7, processor, 1
instance = comp, \dmem_c|MEM_3[1] , dmem_c|MEM_3[1], processor, 1
instance = comp, \CORE_2|RP|value[1] , CORE_2|RP|value[1], processor, 1
instance = comp, \CORE_2|BUSMUX|Mux1~13 , CORE_2|BUSMUX|Mux1~13, processor, 1
instance = comp, \CORE_2|BUSMUX|Mux1~14 , CORE_2|BUSMUX|Mux1~14, processor, 1
instance = comp, \CORE_2|BUSMUX|Mux1~15 , CORE_2|BUSMUX|Mux1~15, processor, 1
instance = comp, \CORE_2|RT4|value[1] , CORE_2|RT4|value[1], processor, 1
instance = comp, \CORE_2|BUSMUX|Mux1~16 , CORE_2|BUSMUX|Mux1~16, processor, 1
instance = comp, \CORE_2|BUSMUX|select[1] , CORE_2|BUSMUX|select[1], processor, 1
instance = comp, \CORE_2|ALU|Add0~8 , CORE_2|ALU|Add0~8, processor, 1
instance = comp, \CORE_2|ALU|Add0~9 , CORE_2|ALU|Add0~9, processor, 1
instance = comp, \CORE_2|AC|value[1] , CORE_2|AC|value[1], processor, 1
instance = comp, \CORE_2|ALU|Add0~3 , CORE_2|ALU|Add0~3, processor, 1
instance = comp, \CORE_2|ALU|Add0~4 , CORE_2|ALU|Add0~4, processor, 1
instance = comp, \CORE_2|AC|value[0] , CORE_2|AC|value[0], processor, 1
instance = comp, \CORE_2|BUSMUX|Mux0~4 , CORE_2|BUSMUX|Mux0~4, processor, 1
instance = comp, \CORE_2|RC1|value[0] , CORE_2|RC1|value[0], processor, 1
instance = comp, \CORE_2|BUSMUX|Mux0~2 , CORE_2|BUSMUX|Mux0~2, processor, 1
instance = comp, \CORE_2|BUSMUX|Mux0~3 , CORE_2|BUSMUX|Mux0~3, processor, 1
instance = comp, \CORE_2|BUSMUX|Mux0~5 , CORE_2|BUSMUX|Mux0~5, processor, 1
instance = comp, \CORE_2|RN1|value[0] , CORE_2|RN1|value[0], processor, 1
instance = comp, \CORE_2|RM1|value[0] , CORE_2|RM1|value[0], processor, 1
instance = comp, \CORE_2|BUSMUX|Mux0~0 , CORE_2|BUSMUX|Mux0~0, processor, 1
instance = comp, \CORE_2|RK1|value[0] , CORE_2|RK1|value[0], processor, 1
instance = comp, \CORE_2|RT|value~0 , CORE_2|RT|value~0, processor, 1
instance = comp, \CORE_2|RT|value[0] , CORE_2|RT|value[0], processor, 1
instance = comp, \CORE_2|BUSMUX|Mux0~1 , CORE_2|BUSMUX|Mux0~1, processor, 1
instance = comp, \CORE_2|BUSMUX|Mux0~6 , CORE_2|BUSMUX|Mux0~6, processor, 1
instance = comp, \CORE_2|RR|value[0] , CORE_2|RR|value[0], processor, 1
instance = comp, \dmem_c|MEM_3[0] , dmem_c|MEM_3[0], processor, 1
instance = comp, \CORE_2|RP|value[0] , CORE_2|RP|value[0], processor, 1
instance = comp, \CORE_2|BUSMUX|Mux0~7 , CORE_2|BUSMUX|Mux0~7, processor, 1
instance = comp, \CORE_2|BUSMUX|Mux0~8 , CORE_2|BUSMUX|Mux0~8, processor, 1
instance = comp, \CORE_2|BUSMUX|Mux0~9 , CORE_2|BUSMUX|Mux0~9, processor, 1
instance = comp, \CORE_2|RT4|value[0] , CORE_2|RT4|value[0], processor, 1
instance = comp, \CORE_2|BUSMUX|Mux0~10 , CORE_2|BUSMUX|Mux0~10, processor, 1
instance = comp, \CORE_2|BUSMUX|select[0] , CORE_2|BUSMUX|select[0], processor, 1
instance = comp, \CORE_2|CU|wEN[2]~feeder , CORE_2|CU|wEN[2]~feeder, processor, 1
instance = comp, \CORE_2|CU|wEN[2] , CORE_2|CU|wEN[2], processor, 1
instance = comp, \CORE_2|RC2|value[0] , CORE_2|RC2|value[0], processor, 1
instance = comp, \CORE_2|RC2|value[1]~10 , CORE_2|RC2|value[1]~10, processor, 1
instance = comp, \CORE_2|RC2|value[1] , CORE_2|RC2|value[1], processor, 1
instance = comp, \CORE_2|RC2|value[2]~12 , CORE_2|RC2|value[2]~12, processor, 1
instance = comp, \CORE_2|RC2|value[2] , CORE_2|RC2|value[2], processor, 1
instance = comp, \CORE_2|RC2|value[3]~14 , CORE_2|RC2|value[3]~14, processor, 1
instance = comp, \CORE_2|RC2|value[3] , CORE_2|RC2|value[3], processor, 1
instance = comp, \CORE_2|RC2|value[4]~16 , CORE_2|RC2|value[4]~16, processor, 1
instance = comp, \CORE_2|RC2|value[4] , CORE_2|RC2|value[4], processor, 1
instance = comp, \CORE_2|RC2|value[5]~18 , CORE_2|RC2|value[5]~18, processor, 1
instance = comp, \CORE_2|RC2|value[5] , CORE_2|RC2|value[5], processor, 1
instance = comp, \CORE_2|RC2|value[6]~20 , CORE_2|RC2|value[6]~20, processor, 1
instance = comp, \CORE_2|RC2|value[6] , CORE_2|RC2|value[6], processor, 1
instance = comp, \CORE_2|RC3|value[5]~18 , CORE_2|RC3|value[5]~18, processor, 1
instance = comp, \CORE_2|RC3|value[5] , CORE_2|RC3|value[5], processor, 1
instance = comp, \CORE_2|RC3|value[6]~20 , CORE_2|RC3|value[6]~20, processor, 1
instance = comp, \CORE_2|RC3|value[6] , CORE_2|RC3|value[6], processor, 1
instance = comp, \CORE_2|BUSMUX|Mux6~8 , CORE_2|BUSMUX|Mux6~8, processor, 1
instance = comp, \CORE_2|RC1|value[6] , CORE_2|RC1|value[6], processor, 1
instance = comp, \CORE_2|BUSMUX|Mux6~6 , CORE_2|BUSMUX|Mux6~6, processor, 1
instance = comp, \CORE_2|BUSMUX|Mux6~7 , CORE_2|BUSMUX|Mux6~7, processor, 1
instance = comp, \CORE_2|BUSMUX|Mux6~9 , CORE_2|BUSMUX|Mux6~9, processor, 1
instance = comp, \CORE_2|BUSMUX|Mux6~10 , CORE_2|BUSMUX|Mux6~10, processor, 1
instance = comp, \CORE_2|BUSMUX|Mux6~13 , CORE_2|BUSMUX|Mux6~13, processor, 1
instance = comp, \CORE_2|RT4|value[6] , CORE_2|RT4|value[6], processor, 1
instance = comp, \CORE_2|BUSMUX|Mux6~14 , CORE_2|BUSMUX|Mux6~14, processor, 1
instance = comp, \CORE_2|BUSMUX|select[6] , CORE_2|BUSMUX|select[6], processor, 1
instance = comp, \CORE_2|AR|Add0~8 , CORE_2|AR|Add0~8, processor, 1
instance = comp, \CORE_2|AR|Add0~10 , CORE_2|AR|Add0~10, processor, 1
instance = comp, \CORE_2|AR|value[6]~6 , CORE_2|AR|value[6]~6, processor, 1
instance = comp, \CORE_2|AR|value[6] , CORE_2|AR|value[6], processor, 1
instance = comp, \CORE_2|AR|Add0~12 , CORE_2|AR|Add0~12, processor, 1
instance = comp, \CORE_2|AR|value[7]~7 , CORE_2|AR|value[7]~7, processor, 1
instance = comp, \CORE_2|AR|value[7] , CORE_2|AR|value[7], processor, 1
instance = comp, \CORE_2|RP|value[7] , CORE_2|RP|value[7], processor, 1
instance = comp, \CORE_2|BUSMUX|Mux7~13 , CORE_2|BUSMUX|Mux7~13, processor, 1
instance = comp, \dmem_c|MEM_3[7] , dmem_c|MEM_3[7], processor, 1
instance = comp, \CORE_2|BUSMUX|Mux7~14 , CORE_2|BUSMUX|Mux7~14, processor, 1
instance = comp, \CORE_2|RC3|value[7]~22 , CORE_2|RC3|value[7]~22, processor, 1
instance = comp, \CORE_2|RC3|value[7] , CORE_2|RC3|value[7], processor, 1
instance = comp, \CORE_2|RC2|value[7]~22 , CORE_2|RC2|value[7]~22, processor, 1
instance = comp, \CORE_2|RC2|value[7] , CORE_2|RC2|value[7], processor, 1
instance = comp, \CORE_2|BUSMUX|Mux7~11 , CORE_2|BUSMUX|Mux7~11, processor, 1
instance = comp, \CORE_2|BUSMUX|Mux7~17 , CORE_2|BUSMUX|Mux7~17, processor, 1
instance = comp, \CORE_2|RC1|value[7] , CORE_2|RC1|value[7], processor, 1
instance = comp, \CORE_2|BUSMUX|Mux7~8 , CORE_2|BUSMUX|Mux7~8, processor, 1
instance = comp, \CORE_2|BUSMUX|Mux7~9 , CORE_2|BUSMUX|Mux7~9, processor, 1
instance = comp, \CORE_2|BUSMUX|Mux7~10 , CORE_2|BUSMUX|Mux7~10, processor, 1
instance = comp, \CORE_2|RR|value[7] , CORE_2|RR|value[7], processor, 1
instance = comp, \CORE_2|BUSMUX|Mux7~18 , CORE_2|BUSMUX|Mux7~18, processor, 1
instance = comp, \CORE_2|BUSMUX|Mux7~12 , CORE_2|BUSMUX|Mux7~12, processor, 1
instance = comp, \CORE_2|BUSMUX|Mux7~15 , CORE_2|BUSMUX|Mux7~15, processor, 1
instance = comp, \CORE_2|BUSMUX|Mux7~16 , CORE_2|BUSMUX|Mux7~16, processor, 1
instance = comp, \CORE_2|BUSMUX|select[7] , CORE_2|BUSMUX|select[7], processor, 1
instance = comp, \CORE_2|RK1|value[7] , CORE_2|RK1|value[7], processor, 1
instance = comp, \CORE_2|COMPMUX1|Mux7~0 , CORE_2|COMPMUX1|Mux7~0, processor, 1
instance = comp, \CORE_2|COMPMUX1|Mux7~1 , CORE_2|COMPMUX1|Mux7~1, processor, 1
instance = comp, \CORE_2|COMPMUX1|Mux6~0 , CORE_2|COMPMUX1|Mux6~0, processor, 1
instance = comp, \CORE_2|COMPMUX1|Mux6~1 , CORE_2|COMPMUX1|Mux6~1, processor, 1
instance = comp, \CORE_2|COMPMUX2|Mux6~0 , CORE_2|COMPMUX2|Mux6~0, processor, 1
instance = comp, \CORE_2|COMPMUX2|Mux6~1 , CORE_2|COMPMUX2|Mux6~1, processor, 1
instance = comp, \CORE_2|COMPMUX2|Mux5~0 , CORE_2|COMPMUX2|Mux5~0, processor, 1
instance = comp, \CORE_2|COMPMUX2|Mux5~1 , CORE_2|COMPMUX2|Mux5~1, processor, 1
instance = comp, \CORE_2|RM1|value[5] , CORE_2|RM1|value[5], processor, 1
instance = comp, \CORE_2|RK1|value[5] , CORE_2|RK1|value[5], processor, 1
instance = comp, \CORE_2|RN1|value[5] , CORE_2|RN1|value[5], processor, 1
instance = comp, \CORE_2|COMPMUX1|Mux5~0 , CORE_2|COMPMUX1|Mux5~0, processor, 1
instance = comp, \CORE_2|COMPMUX1|Mux5~1 , CORE_2|COMPMUX1|Mux5~1, processor, 1
instance = comp, \CORE_2|COMPMUX2|Mux4~0 , CORE_2|COMPMUX2|Mux4~0, processor, 1
instance = comp, \CORE_2|COMPMUX2|Mux4~1 , CORE_2|COMPMUX2|Mux4~1, processor, 1
instance = comp, \CORE_2|COMPMUX1|Mux4~0 , CORE_2|COMPMUX1|Mux4~0, processor, 1
instance = comp, \CORE_2|COMPMUX1|Mux4~1 , CORE_2|COMPMUX1|Mux4~1, processor, 1
instance = comp, \CORE_2|COMPMUX1|Mux3~0 , CORE_2|COMPMUX1|Mux3~0, processor, 1
instance = comp, \CORE_2|COMPMUX1|Mux3~1 , CORE_2|COMPMUX1|Mux3~1, processor, 1
instance = comp, \CORE_2|COMPMUX2|Mux3~0 , CORE_2|COMPMUX2|Mux3~0, processor, 1
instance = comp, \CORE_2|COMPMUX2|Mux3~1 , CORE_2|COMPMUX2|Mux3~1, processor, 1
instance = comp, \CORE_2|COMPMUX2|Mux2~0 , CORE_2|COMPMUX2|Mux2~0, processor, 1
instance = comp, \CORE_2|COMPMUX2|Mux2~1 , CORE_2|COMPMUX2|Mux2~1, processor, 1
instance = comp, \CORE_2|COMPMUX1|Mux2~0 , CORE_2|COMPMUX1|Mux2~0, processor, 1
instance = comp, \CORE_2|COMPMUX1|Mux2~1 , CORE_2|COMPMUX1|Mux2~1, processor, 1
instance = comp, \CORE_2|COMPMUX2|Mux1~0 , CORE_2|COMPMUX2|Mux1~0, processor, 1
instance = comp, \CORE_2|COMPMUX2|Mux1~1 , CORE_2|COMPMUX2|Mux1~1, processor, 1
instance = comp, \CORE_2|COMPMUX1|Mux1~0 , CORE_2|COMPMUX1|Mux1~0, processor, 1
instance = comp, \CORE_2|COMPMUX1|Mux1~1 , CORE_2|COMPMUX1|Mux1~1, processor, 1
instance = comp, \CORE_2|COMPMUX2|Mux0~0 , CORE_2|COMPMUX2|Mux0~0, processor, 1
instance = comp, \CORE_2|COMPMUX2|Mux0~1 , CORE_2|COMPMUX2|Mux0~1, processor, 1
instance = comp, \CORE_2|COMPMUX1|Mux0~0 , CORE_2|COMPMUX1|Mux0~0, processor, 1
instance = comp, \CORE_2|COMPMUX1|Mux0~1 , CORE_2|COMPMUX1|Mux0~1, processor, 1
instance = comp, \CORE_2|COMP|value[0]~0 , CORE_2|COMP|value[0]~0, processor, 1
instance = comp, \CORE_2|COMP|value[1]~2 , CORE_2|COMP|value[1]~2, processor, 1
instance = comp, \CORE_2|COMP|value[2]~4 , CORE_2|COMP|value[2]~4, processor, 1
instance = comp, \CORE_2|COMP|value[3]~6 , CORE_2|COMP|value[3]~6, processor, 1
instance = comp, \CORE_2|COMP|value[4]~8 , CORE_2|COMP|value[4]~8, processor, 1
instance = comp, \CORE_2|COMP|value[5]~10 , CORE_2|COMP|value[5]~10, processor, 1
instance = comp, \CORE_2|COMP|value[6]~12 , CORE_2|COMP|value[6]~12, processor, 1
instance = comp, \CORE_2|COMP|value[7]~14 , CORE_2|COMP|value[7]~14, processor, 1
instance = comp, \CORE_2|COMP|Equal0~0 , CORE_2|COMP|Equal0~0, processor, 1
instance = comp, \CORE_2|COMP|Equal0~1 , CORE_2|COMP|Equal0~1, processor, 1
instance = comp, \CORE_2|COMP|Equal0~2 , CORE_2|COMP|Equal0~2, processor, 1
instance = comp, \CORE_2|CU|zFlag , CORE_2|CU|zFlag, processor, 1
instance = comp, \CORE_2|CU|Selector4~5 , CORE_2|CU|Selector4~5, processor, 1
instance = comp, \CORE_2|CU|NEXT_STATE.00100011 , CORE_2|CU|NEXT_STATE.00100011, processor, 1
instance = comp, \CORE_2|CU|NEXT_STATE.00100100 , CORE_2|CU|NEXT_STATE.00100100, processor, 1
instance = comp, \CORE_2|CU|NEXT_STATE.00100101 , CORE_2|CU|NEXT_STATE.00100101, processor, 1
instance = comp, \CORE_2|CU|Selector6~0 , CORE_2|CU|Selector6~0, processor, 1
instance = comp, \CORE_2|CU|Selector6~1 , CORE_2|CU|Selector6~1, processor, 1
instance = comp, \CORE_2|CU|coreINC_AR , CORE_2|CU|coreINC_AR, processor, 1
instance = comp, \CORE_2|AR|value[5]~5 , CORE_2|AR|value[5]~5, processor, 1
instance = comp, \CORE_2|AR|value[5] , CORE_2|AR|value[5], processor, 1
instance = comp, \CORE_2|RP|value[5] , CORE_2|RP|value[5], processor, 1
instance = comp, \CORE_2|BUSMUX|Mux5~9 , CORE_2|BUSMUX|Mux5~9, processor, 1
instance = comp, \CORE_2|BUSMUX|Mux5~10 , CORE_2|BUSMUX|Mux5~10, processor, 1
instance = comp, \CORE_2|RC1|value[5] , CORE_2|RC1|value[5], processor, 1
instance = comp, \CORE_2|BUSMUX|Mux5~6 , CORE_2|BUSMUX|Mux5~6, processor, 1
instance = comp, \CORE_2|BUSMUX|Mux5~5 , CORE_2|BUSMUX|Mux5~5, processor, 1
instance = comp, \CORE_2|BUSMUX|Mux5~7 , CORE_2|BUSMUX|Mux5~7, processor, 1
instance = comp, \CORE_2|BUSMUX|Mux5~4 , CORE_2|BUSMUX|Mux5~4, processor, 1
instance = comp, \CORE_2|BUSMUX|Mux5~13 , CORE_2|BUSMUX|Mux5~13, processor, 1
instance = comp, \CORE_2|RR|value[5]~feeder , CORE_2|RR|value[5]~feeder, processor, 1
instance = comp, \CORE_2|RR|value[5] , CORE_2|RR|value[5], processor, 1
instance = comp, \CORE_2|BUSMUX|Mux5~8 , CORE_2|BUSMUX|Mux5~8, processor, 1
instance = comp, \CORE_2|BUSMUX|Mux5~2 , CORE_2|BUSMUX|Mux5~2, processor, 1
instance = comp, \CORE_2|RT|value~6 , CORE_2|RT|value~6, processor, 1
instance = comp, \CORE_2|RT|value[5] , CORE_2|RT|value[5], processor, 1
instance = comp, \CORE_2|BUSMUX|Mux5~3 , CORE_2|BUSMUX|Mux5~3, processor, 1
instance = comp, \CORE_2|BUSMUX|Mux5~11 , CORE_2|BUSMUX|Mux5~11, processor, 1
instance = comp, \CORE_2|BUSMUX|Mux5~12 , CORE_2|BUSMUX|Mux5~12, processor, 1
instance = comp, \CORE_2|BUSMUX|select[5] , CORE_2|BUSMUX|select[5], processor, 1
instance = comp, \CORE_2|DR|value[5]~feeder , CORE_2|DR|value[5]~feeder, processor, 1
instance = comp, \CORE_2|DR|value[5] , CORE_2|DR|value[5], processor, 1
instance = comp, \dmem_c|Selector44~2 , dmem_c|Selector44~2, processor, 1
instance = comp, \dmem_c|Selector44~1 , dmem_c|Selector44~1, processor, 1
instance = comp, \dmem_c|Selector44~0 , dmem_c|Selector44~0, processor, 1
instance = comp, \dmem_c|Selector44~3 , dmem_c|Selector44~3, processor, 1
instance = comp, \dmem_c|Selector44~4 , dmem_c|Selector44~4, processor, 1
instance = comp, \dmem_c|DR_OUT[5] , dmem_c|DR_OUT[5], processor, 1
instance = comp, \dt_mem|ram_rtl_0_bypass[27] , dt_mem|ram_rtl_0_bypass[27], processor, 1
instance = comp, \dt_mem|ram~11 , dt_mem|ram~11, processor, 1
instance = comp, \dmem_c|MEM_6[5]~feeder , dmem_c|MEM_6[5]~feeder, processor, 1
instance = comp, \dmem_c|MEM_6[5] , dmem_c|MEM_6[5], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux5~8 , CORE_5|BUSMUX|Mux5~8, processor, 1
instance = comp, \CORE_5|RC1|value[5] , CORE_5|RC1|value[5], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux5~2 , CORE_5|BUSMUX|Mux5~2, processor, 1
instance = comp, \CORE_5|BUSMUX|Mux5~3 , CORE_5|BUSMUX|Mux5~3, processor, 1
instance = comp, \CORE_5|BUSMUX|Mux5~4 , CORE_5|BUSMUX|Mux5~4, processor, 1
instance = comp, \CORE_5|BUSMUX|Mux5~5 , CORE_5|BUSMUX|Mux5~5, processor, 1
instance = comp, \CORE_5|RR|value[5] , CORE_5|RR|value[5], processor, 1
instance = comp, \CORE_5|BUSMUX|Mux5~6 , CORE_5|BUSMUX|Mux5~6, processor, 1
instance = comp, \CORE_5|BUSMUX|Mux5~9 , CORE_5|BUSMUX|Mux5~9, processor, 1
instance = comp, \CORE_5|BUSMUX|Mux5~10 , CORE_5|BUSMUX|Mux5~10, processor, 1
instance = comp, \CORE_5|BUSMUX|select[5] , CORE_5|BUSMUX|select[5], processor, 1
instance = comp, \CORE_5|AR|Add0~10 , CORE_5|AR|Add0~10, processor, 1
instance = comp, \CORE_5|AR|value[5]~5 , CORE_5|AR|value[5]~5, processor, 1
instance = comp, \CORE_5|AR|value[5] , CORE_5|AR|value[5], processor, 1
instance = comp, \CORE_5|AR|value[6]~6 , CORE_5|AR|value[6]~6, processor, 1
instance = comp, \CORE_5|AR|value[6] , CORE_5|AR|value[6], processor, 1
instance = comp, \dmem_c|always0~44 , dmem_c|always0~44, processor, 1
instance = comp, \dmem_c|always0~43 , dmem_c|always0~43, processor, 1
instance = comp, \dmem_c|always0~41 , dmem_c|always0~41, processor, 1
instance = comp, \dmem_c|always0~42 , dmem_c|always0~42, processor, 1
instance = comp, \dmem_c|always0~45 , dmem_c|always0~45, processor, 1
instance = comp, \dmem_c|always0~38 , dmem_c|always0~38, processor, 1
instance = comp, \dmem_c|always0~39 , dmem_c|always0~39, processor, 1
instance = comp, \dmem_c|always0~36 , dmem_c|always0~36, processor, 1
instance = comp, \dmem_c|always0~37 , dmem_c|always0~37, processor, 1
instance = comp, \dmem_c|always0~40 , dmem_c|always0~40, processor, 1
instance = comp, \dmem_c|always0~48 , dmem_c|always0~48, processor, 1
instance = comp, \dmem_c|always0~49 , dmem_c|always0~49, processor, 1
instance = comp, \dmem_c|always0~46 , dmem_c|always0~46, processor, 1
instance = comp, \dmem_c|always0~47 , dmem_c|always0~47, processor, 1
instance = comp, \dmem_c|always0~50 , dmem_c|always0~50, processor, 1
instance = comp, \dmem_c|always0~27 , dmem_c|always0~27, processor, 1
instance = comp, \dmem_c|always0~28 , dmem_c|always0~28, processor, 1
instance = comp, \dmem_c|always0~26 , dmem_c|always0~26, processor, 1
instance = comp, \dmem_c|always0~25 , dmem_c|always0~25, processor, 1
instance = comp, \dmem_c|always0~29 , dmem_c|always0~29, processor, 1
instance = comp, \dmem_c|always0~32 , dmem_c|always0~32, processor, 1
instance = comp, \dmem_c|always0~31 , dmem_c|always0~31, processor, 1
instance = comp, \dmem_c|always0~33 , dmem_c|always0~33, processor, 1
instance = comp, \dmem_c|always0~30 , dmem_c|always0~30, processor, 1
instance = comp, \dmem_c|always0~34 , dmem_c|always0~34, processor, 1
instance = comp, \dmem_c|always0~23 , dmem_c|always0~23, processor, 1
instance = comp, \dmem_c|always0~20 , dmem_c|always0~20, processor, 1
instance = comp, \dmem_c|always0~21 , dmem_c|always0~21, processor, 1
instance = comp, \dmem_c|always0~22 , dmem_c|always0~22, processor, 1
instance = comp, \dmem_c|always0~24 , dmem_c|always0~24, processor, 1
instance = comp, \dmem_c|always0~35 , dmem_c|always0~35, processor, 1
instance = comp, \dmem_c|always0~51 , dmem_c|always0~51, processor, 1
instance = comp, \dmem_c|memAV1~6 , dmem_c|memAV1~6, processor, 1
instance = comp, \dmem_c|memAV1~8 , dmem_c|memAV1~8, processor, 1
instance = comp, \dmem_c|Selector4~0 , dmem_c|Selector4~0, processor, 1
instance = comp, \dmem_c|Selector5~4 , dmem_c|Selector5~4, processor, 1
instance = comp, \dmem_c|memAV6 , dmem_c|memAV6, processor, 1
instance = comp, \CORE_5|CU|memAVREG~feeder , CORE_5|CU|memAVREG~feeder, processor, 1
instance = comp, \CORE_5|CU|memAVREG , CORE_5|CU|memAVREG, processor, 1
instance = comp, \CORE_5|CU|Selector62~0 , CORE_5|CU|Selector62~0, processor, 1
instance = comp, \CORE_5|CU|Selector62~1 , CORE_5|CU|Selector62~1, processor, 1
instance = comp, \CORE_5|CU|NEXT_STATE.11110000 , CORE_5|CU|NEXT_STATE.11110000, processor, 1
instance = comp, \CORE_5|CU|Selector51~18 , CORE_5|CU|Selector51~18, processor, 1
instance = comp, \CORE_5|CU|Selector36~1 , CORE_5|CU|Selector36~1, processor, 1
instance = comp, \CORE_5|CU|NEXT_STATE.01110000 , CORE_5|CU|NEXT_STATE.01110000, processor, 1
instance = comp, \CORE_5|CU|Selector37~0 , CORE_5|CU|Selector37~0, processor, 1
instance = comp, \CORE_5|CU|NEXT_STATE.01110001 , CORE_5|CU|NEXT_STATE.01110001, processor, 1
instance = comp, \CORE_5|CU|Selector11~27 , CORE_5|CU|Selector11~27, processor, 1
instance = comp, \CORE_5|CU|Selector53~0 , CORE_5|CU|Selector53~0, processor, 1
instance = comp, \CORE_5|CU|Selector59~6 , CORE_5|CU|Selector59~6, processor, 1
instance = comp, \CORE_5|CU|Selector24~6 , CORE_5|CU|Selector24~6, processor, 1
instance = comp, \CORE_5|CU|Selector59~7 , CORE_5|CU|Selector59~7, processor, 1
instance = comp, \CORE_5|CU|NEXT_STATE.11010010 , CORE_5|CU|NEXT_STATE.11010010, processor, 1
instance = comp, \CORE_5|CU|INC[4]~feeder , CORE_5|CU|INC[4]~feeder, processor, 1
instance = comp, \CORE_5|CU|INC[4] , CORE_5|CU|INC[4], processor, 1
instance = comp, \CORE_5|RM2|value[1]~10 , CORE_5|RM2|value[1]~10, processor, 1
instance = comp, \CORE_5|RM2|value[1] , CORE_5|RM2|value[1], processor, 1
instance = comp, \CORE_5|RM2|value[2] , CORE_5|RM2|value[2], processor, 1
instance = comp, \CORE_5|CU|Selector11~13 , CORE_5|CU|Selector11~13, processor, 1
instance = comp, \CORE_5|CU|Selector11~26 , CORE_5|CU|Selector11~26, processor, 1
instance = comp, \CORE_5|CU|Selector11~14 , CORE_5|CU|Selector11~14, processor, 1
instance = comp, \CORE_5|CU|Selector11~11 , CORE_5|CU|Selector11~11, processor, 1
instance = comp, \CORE_5|CU|Selector11~15 , CORE_5|CU|Selector11~15, processor, 1
instance = comp, \CORE_5|CU|Equal1~1 , CORE_5|CU|Equal1~1, processor, 1
instance = comp, \CORE_5|CU|Selector11~16 , CORE_5|CU|Selector11~16, processor, 1
instance = comp, \CORE_5|CU|Selector11~21 , CORE_5|CU|Selector11~21, processor, 1
instance = comp, \CORE_5|CU|Selector11~23 , CORE_5|CU|Selector11~23, processor, 1
instance = comp, \CORE_5|CU|Selector11~19 , CORE_5|CU|Selector11~19, processor, 1
instance = comp, \CORE_5|CU|Selector24~2 , CORE_5|CU|Selector24~2, processor, 1
instance = comp, \CORE_5|CU|Selector11~20 , CORE_5|CU|Selector11~20, processor, 1
instance = comp, \CORE_5|CU|Selector11~24 , CORE_5|CU|Selector11~24, processor, 1
instance = comp, \CORE_5|CU|NEXT_STATE.00100000 , CORE_5|CU|NEXT_STATE.00100000, processor, 1
instance = comp, \CORE_5|CU|Selector63~4 , CORE_5|CU|Selector63~4, processor, 1
instance = comp, \CORE_5|CU|Selector63~3 , CORE_5|CU|Selector63~3, processor, 1
instance = comp, \CORE_5|CU|NEXT_STATE.11110001 , CORE_5|CU|NEXT_STATE.11110001, processor, 1
instance = comp, \CORE_5|CU|compMUX~0 , CORE_5|CU|compMUX~0, processor, 1
instance = comp, \CORE_5|CU|compMUX[2] , CORE_5|CU|compMUX[2], processor, 1
instance = comp, \CORE_5|CU|compMUX[1] , CORE_5|CU|compMUX[1], processor, 1
instance = comp, \CORE_5|COMPMUX2|Mux2~0 , CORE_5|COMPMUX2|Mux2~0, processor, 1
instance = comp, \CORE_5|COMPMUX2|Mux2~1 , CORE_5|COMPMUX2|Mux2~1, processor, 1
instance = comp, \CORE_5|COMPMUX1|Mux2~0 , CORE_5|COMPMUX1|Mux2~0, processor, 1
instance = comp, \CORE_5|COMPMUX1|Mux2~1 , CORE_5|COMPMUX1|Mux2~1, processor, 1
instance = comp, \CORE_5|COMPMUX1|Mux1~0 , CORE_5|COMPMUX1|Mux1~0, processor, 1
instance = comp, \CORE_5|COMPMUX1|Mux1~1 , CORE_5|COMPMUX1|Mux1~1, processor, 1
instance = comp, \CORE_5|COMPMUX2|Mux1~0 , CORE_5|COMPMUX2|Mux1~0, processor, 1
instance = comp, \CORE_5|COMPMUX2|Mux1~1 , CORE_5|COMPMUX2|Mux1~1, processor, 1
instance = comp, \CORE_5|COMPMUX2|Mux0~0 , CORE_5|COMPMUX2|Mux0~0, processor, 1
instance = comp, \CORE_5|COMPMUX2|Mux0~1 , CORE_5|COMPMUX2|Mux0~1, processor, 1
instance = comp, \CORE_5|COMPMUX1|Mux0~0 , CORE_5|COMPMUX1|Mux0~0, processor, 1
instance = comp, \CORE_5|COMPMUX1|Mux0~1 , CORE_5|COMPMUX1|Mux0~1, processor, 1
instance = comp, \CORE_5|COMP|value[0]~0 , CORE_5|COMP|value[0]~0, processor, 1
instance = comp, \CORE_5|COMP|value[1]~2 , CORE_5|COMP|value[1]~2, processor, 1
instance = comp, \CORE_5|COMP|value[2]~4 , CORE_5|COMP|value[2]~4, processor, 1
instance = comp, \CORE_5|COMPMUX1|Mux3~0 , CORE_5|COMPMUX1|Mux3~0, processor, 1
instance = comp, \CORE_5|COMPMUX1|Mux3~1 , CORE_5|COMPMUX1|Mux3~1, processor, 1
instance = comp, \CORE_5|COMPMUX2|Mux3~0 , CORE_5|COMPMUX2|Mux3~0, processor, 1
instance = comp, \CORE_5|COMPMUX2|Mux3~1 , CORE_5|COMPMUX2|Mux3~1, processor, 1
instance = comp, \CORE_5|COMP|value[3]~6 , CORE_5|COMP|value[3]~6, processor, 1
instance = comp, \CORE_5|COMP|Equal0~0 , CORE_5|COMP|Equal0~0, processor, 1
instance = comp, \CORE_5|COMPMUX1|Mux7~0 , CORE_5|COMPMUX1|Mux7~0, processor, 1
instance = comp, \CORE_5|COMPMUX1|Mux7~1 , CORE_5|COMPMUX1|Mux7~1, processor, 1
instance = comp, \CORE_5|COMPMUX2|Mux7~0 , CORE_5|COMPMUX2|Mux7~0, processor, 1
instance = comp, \CORE_5|COMPMUX2|Mux7~1 , CORE_5|COMPMUX2|Mux7~1, processor, 1
instance = comp, \CORE_5|COMPMUX2|Mux6~0 , CORE_5|COMPMUX2|Mux6~0, processor, 1
instance = comp, \CORE_5|COMPMUX2|Mux6~1 , CORE_5|COMPMUX2|Mux6~1, processor, 1
instance = comp, \CORE_5|COMPMUX1|Mux6~0 , CORE_5|COMPMUX1|Mux6~0, processor, 1
instance = comp, \CORE_5|COMPMUX1|Mux6~1 , CORE_5|COMPMUX1|Mux6~1, processor, 1
instance = comp, \CORE_5|COMPMUX2|Mux5~0 , CORE_5|COMPMUX2|Mux5~0, processor, 1
instance = comp, \CORE_5|COMPMUX2|Mux5~1 , CORE_5|COMPMUX2|Mux5~1, processor, 1
instance = comp, \CORE_5|COMPMUX1|Mux5~0 , CORE_5|COMPMUX1|Mux5~0, processor, 1
instance = comp, \CORE_5|COMPMUX1|Mux5~1 , CORE_5|COMPMUX1|Mux5~1, processor, 1
instance = comp, \CORE_5|COMPMUX1|Mux4~0 , CORE_5|COMPMUX1|Mux4~0, processor, 1
instance = comp, \CORE_5|COMPMUX1|Mux4~1 , CORE_5|COMPMUX1|Mux4~1, processor, 1
instance = comp, \CORE_5|COMPMUX2|Mux4~0 , CORE_5|COMPMUX2|Mux4~0, processor, 1
instance = comp, \CORE_5|COMPMUX2|Mux4~1 , CORE_5|COMPMUX2|Mux4~1, processor, 1
instance = comp, \CORE_5|COMP|value[4]~8 , CORE_5|COMP|value[4]~8, processor, 1
instance = comp, \CORE_5|COMP|value[5]~10 , CORE_5|COMP|value[5]~10, processor, 1
instance = comp, \CORE_5|COMP|value[6]~12 , CORE_5|COMP|value[6]~12, processor, 1
instance = comp, \CORE_5|COMP|value[7]~14 , CORE_5|COMP|value[7]~14, processor, 1
instance = comp, \CORE_5|COMP|Equal0~1 , CORE_5|COMP|Equal0~1, processor, 1
instance = comp, \CORE_5|COMP|Equal0~2 , CORE_5|COMP|Equal0~2, processor, 1
instance = comp, \CORE_5|CU|zFlag , CORE_5|CU|zFlag, processor, 1
instance = comp, \CORE_5|CU|Selector4~5 , CORE_5|CU|Selector4~5, processor, 1
instance = comp, \CORE_5|CU|NEXT_STATE.00100011 , CORE_5|CU|NEXT_STATE.00100011, processor, 1
instance = comp, \CORE_5|CU|WideOr22~2 , CORE_5|CU|WideOr22~2, processor, 1
instance = comp, \CORE_5|CU|Selector61~1 , CORE_5|CU|Selector61~1, processor, 1
instance = comp, \CORE_5|CU|NEXT_STATE.11110010 , CORE_5|CU|NEXT_STATE.11110010, processor, 1
instance = comp, \CORE_5|CU|Selector66~0 , CORE_5|CU|Selector66~0, processor, 1
instance = comp, \CORE_5|CU|jmpMFlag , CORE_5|CU|jmpMFlag, processor, 1
instance = comp, \CORE_5|CU|Selector61~0 , CORE_5|CU|Selector61~0, processor, 1
instance = comp, \CORE_5|CU|Selector61~2 , CORE_5|CU|Selector61~2, processor, 1
instance = comp, \CORE_5|CU|NEXT_STATE.11100000 , CORE_5|CU|NEXT_STATE.11100000, processor, 1
instance = comp, \CORE_5|CU|WideOr22~3 , CORE_5|CU|WideOr22~3, processor, 1
instance = comp, \CORE_5|CU|WideOr22~0 , CORE_5|CU|WideOr22~0, processor, 1
instance = comp, \CORE_5|CU|WideOr22~1 , CORE_5|CU|WideOr22~1, processor, 1
instance = comp, \CORE_5|CU|WideOr22~4 , CORE_5|CU|WideOr22~4, processor, 1
instance = comp, \CORE_5|CU|Selector8~0 , CORE_5|CU|Selector8~0, processor, 1
instance = comp, \CORE_5|CU|Selector4~0 , CORE_5|CU|Selector4~0, processor, 1
instance = comp, \CORE_5|CU|Selector4~1 , CORE_5|CU|Selector4~1, processor, 1
instance = comp, \CORE_5|CU|Selector8~1 , CORE_5|CU|Selector8~1, processor, 1
instance = comp, \CORE_5|CU|NEXT_STATE.00010000 , CORE_5|CU|NEXT_STATE.00010000, processor, 1
instance = comp, \CORE_5|CU|Selector9~0 , CORE_5|CU|Selector9~0, processor, 1
instance = comp, \CORE_5|CU|NEXT_STATE.00010001 , CORE_5|CU|NEXT_STATE.00010001, processor, 1
instance = comp, \CORE_5|CU|wEN[11] , CORE_5|CU|wEN[11], processor, 1
instance = comp, \CORE_5|IR|value[5] , CORE_5|IR|value[5], processor, 1
instance = comp, \CORE_5|CU|Selector63~2 , CORE_5|CU|Selector63~2, processor, 1
instance = comp, \CORE_5|CU|Selector33~0 , CORE_5|CU|Selector33~0, processor, 1
instance = comp, \CORE_5|CU|Selector33~1 , CORE_5|CU|Selector33~1, processor, 1
instance = comp, \CORE_5|CU|NEXT_STATE.01100000 , CORE_5|CU|NEXT_STATE.01100000, processor, 1
instance = comp, \CORE_5|CU|NEXT_STATE.01100001 , CORE_5|CU|NEXT_STATE.01100001, processor, 1
instance = comp, \CORE_5|CU|NEXT_STATE.01100010 , CORE_5|CU|NEXT_STATE.01100010, processor, 1
instance = comp, \CORE_5|CU|memWRITE~feeder , CORE_5|CU|memWRITE~feeder, processor, 1
instance = comp, \CORE_5|CU|memWRITE , CORE_5|CU|memWRITE, processor, 1
instance = comp, \CORE_6|CU|memWRITE , CORE_6|CU|memWRITE, processor, 1
instance = comp, \dmem_c|always0~56 , dmem_c|always0~56, processor, 1
instance = comp, \dmem_c|wEN~1 , dmem_c|wEN~1, processor, 1
instance = comp, \dmem_c|Selector35~0 , dmem_c|Selector35~0, processor, 1
instance = comp, \dmem_c|Selector20~9 , dmem_c|Selector20~9, processor, 1
instance = comp, \dmem_c|Selector20~8 , dmem_c|Selector20~8, processor, 1
instance = comp, \dmem_c|wEN~2 , dmem_c|wEN~2, processor, 1
instance = comp, \dmem_c|Selector20~6 , dmem_c|Selector20~6, processor, 1
instance = comp, \dmem_c|wEN~0 , dmem_c|wEN~0, processor, 1
instance = comp, \dmem_c|wEN~3 , dmem_c|wEN~3, processor, 1
instance = comp, \dmem_c|DR_OUT[6]~1 , dmem_c|DR_OUT[6]~1, processor, 1
instance = comp, \dmem_c|Selector9~1 , dmem_c|Selector9~1, processor, 1
instance = comp, \dmem_c|Selector9~0 , dmem_c|Selector9~0, processor, 1
instance = comp, \dmem_c|Selector9~5 , dmem_c|Selector9~5, processor, 1
instance = comp, \dmem_c|wEN , dmem_c|wEN, processor, 1
instance = comp, \dt_mem|addr_reg[7] , dt_mem|addr_reg[7], processor, 1
instance = comp, \dt_mem|addr_reg~7 , dt_mem|addr_reg~7, processor, 1
instance = comp, \dt_mem|ram_rtl_0_bypass[16]~feeder , dt_mem|ram_rtl_0_bypass[16]~feeder, processor, 1
instance = comp, \dt_mem|ram_rtl_0_bypass[16] , dt_mem|ram_rtl_0_bypass[16], processor, 1
instance = comp, \dt_mem|ram_rtl_0_bypass[15]~feeder , dt_mem|ram_rtl_0_bypass[15]~feeder, processor, 1
instance = comp, \dt_mem|ram_rtl_0_bypass[15] , dt_mem|ram_rtl_0_bypass[15], processor, 1
instance = comp, \dt_mem|ram_rtl_0_bypass[14] , dt_mem|ram_rtl_0_bypass[14], processor, 1
instance = comp, \dt_mem|ram_rtl_0_bypass[13]~feeder , dt_mem|ram_rtl_0_bypass[13]~feeder, processor, 1
instance = comp, \dt_mem|ram_rtl_0_bypass[13] , dt_mem|ram_rtl_0_bypass[13], processor, 1
instance = comp, \dt_mem|ram~4 , dt_mem|ram~4, processor, 1
instance = comp, \dt_mem|ram_rtl_0_bypass[9]~feeder , dt_mem|ram_rtl_0_bypass[9]~feeder, processor, 1
instance = comp, \dt_mem|ram_rtl_0_bypass[9] , dt_mem|ram_rtl_0_bypass[9], processor, 1
instance = comp, \dt_mem|ram_rtl_0_bypass[11]~feeder , dt_mem|ram_rtl_0_bypass[11]~feeder, processor, 1
instance = comp, \dt_mem|ram_rtl_0_bypass[11] , dt_mem|ram_rtl_0_bypass[11], processor, 1
instance = comp, \dt_mem|ram_rtl_0_bypass[10] , dt_mem|ram_rtl_0_bypass[10], processor, 1
instance = comp, \dt_mem|ram_rtl_0_bypass[12]~feeder , dt_mem|ram_rtl_0_bypass[12]~feeder, processor, 1
instance = comp, \dt_mem|ram_rtl_0_bypass[12] , dt_mem|ram_rtl_0_bypass[12], processor, 1
instance = comp, \dt_mem|ram~3 , dt_mem|ram~3, processor, 1
instance = comp, \dt_mem|ram_rtl_0_bypass[0] , dt_mem|ram_rtl_0_bypass[0], processor, 1
instance = comp, \dt_mem|ram_rtl_0_bypass[6] , dt_mem|ram_rtl_0_bypass[6], processor, 1
instance = comp, \dt_mem|ram_rtl_0_bypass[1] , dt_mem|ram_rtl_0_bypass[1], processor, 1
instance = comp, \dt_mem|ram_rtl_0_bypass[3] , dt_mem|ram_rtl_0_bypass[3], processor, 1
instance = comp, \dt_mem|ram_rtl_0_bypass[2] , dt_mem|ram_rtl_0_bypass[2], processor, 1
instance = comp, \dt_mem|ram_rtl_0_bypass[4]~feeder , dt_mem|ram_rtl_0_bypass[4]~feeder, processor, 1
instance = comp, \dt_mem|ram_rtl_0_bypass[4] , dt_mem|ram_rtl_0_bypass[4], processor, 1
instance = comp, \dt_mem|ram~0 , dt_mem|ram~0, processor, 1
instance = comp, \dt_mem|ram_rtl_0_bypass[5] , dt_mem|ram_rtl_0_bypass[5], processor, 1
instance = comp, \dt_mem|ram_rtl_0_bypass[8] , dt_mem|ram_rtl_0_bypass[8], processor, 1
instance = comp, \dt_mem|ram_rtl_0_bypass[7]~feeder , dt_mem|ram_rtl_0_bypass[7]~feeder, processor, 1
instance = comp, \dt_mem|ram_rtl_0_bypass[7] , dt_mem|ram_rtl_0_bypass[7], processor, 1
instance = comp, \dt_mem|ram~1 , dt_mem|ram~1, processor, 1
instance = comp, \dt_mem|ram~2 , dt_mem|ram~2, processor, 1
instance = comp, \dt_mem|ram~5 , dt_mem|ram~5, processor, 1
instance = comp, \dt_mem|ram_rtl_0_bypass[30]~feeder , dt_mem|ram_rtl_0_bypass[30]~feeder, processor, 1
instance = comp, \dt_mem|ram_rtl_0_bypass[30] , dt_mem|ram_rtl_0_bypass[30], processor, 1
instance = comp, \dt_mem|ram_rtl_0_bypass[29] , dt_mem|ram_rtl_0_bypass[29], processor, 1
instance = comp, \dt_mem|ram~12 , dt_mem|ram~12, processor, 1
instance = comp, \dmem_c|MEM_2[6] , dmem_c|MEM_2[6], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux6~12 , CORE_1|BUSMUX|Mux6~12, processor, 1
instance = comp, \CORE_1|RR|value[6] , CORE_1|RR|value[6], processor, 1
instance = comp, \CORE_1|RN1|value[6] , CORE_1|RN1|value[6], processor, 1
instance = comp, \CORE_1|RM1|value[6] , CORE_1|RM1|value[6], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux6~4 , CORE_1|BUSMUX|Mux6~4, processor, 1
instance = comp, \CORE_1|RT|value~7 , CORE_1|RT|value~7, processor, 1
instance = comp, \CORE_1|RT|value[6] , CORE_1|RT|value[6], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux6~5 , CORE_1|BUSMUX|Mux6~5, processor, 1
instance = comp, \CORE_1|RC1|value[6] , CORE_1|RC1|value[6], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux6~6 , CORE_1|BUSMUX|Mux6~6, processor, 1
instance = comp, \CORE_1|BUSMUX|Mux6~7 , CORE_1|BUSMUX|Mux6~7, processor, 1
instance = comp, \CORE_1|RC3|value[6]~20 , CORE_1|RC3|value[6]~20, processor, 1
instance = comp, \CORE_1|RC3|value[6] , CORE_1|RC3|value[6], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux6~8 , CORE_1|BUSMUX|Mux6~8, processor, 1
instance = comp, \CORE_1|RC2|value[6]~20 , CORE_1|RC2|value[6]~20, processor, 1
instance = comp, \CORE_1|RC2|value[6] , CORE_1|RC2|value[6], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux6~9 , CORE_1|BUSMUX|Mux6~9, processor, 1
instance = comp, \CORE_1|BUSMUX|Mux6~10 , CORE_1|BUSMUX|Mux6~10, processor, 1
instance = comp, \CORE_1|BUSMUX|Mux6~13 , CORE_1|BUSMUX|Mux6~13, processor, 1
instance = comp, \CORE_1|RT4|value[6] , CORE_1|RT4|value[6], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux6~14 , CORE_1|BUSMUX|Mux6~14, processor, 1
instance = comp, \CORE_1|BUSMUX|select[6] , CORE_1|BUSMUX|select[6], processor, 1
instance = comp, \CORE_1|RK1|value[6] , CORE_1|RK1|value[6], processor, 1
instance = comp, \CORE_1|COMPMUX1|Mux6~0 , CORE_1|COMPMUX1|Mux6~0, processor, 1
instance = comp, \CORE_1|COMPMUX1|Mux6~1 , CORE_1|COMPMUX1|Mux6~1, processor, 1
instance = comp, \CORE_1|COMPMUX2|Mux5~0 , CORE_1|COMPMUX2|Mux5~0, processor, 1
instance = comp, \CORE_1|COMPMUX2|Mux5~1 , CORE_1|COMPMUX2|Mux5~1, processor, 1
instance = comp, \CORE_1|COMPMUX1|Mux5~0 , CORE_1|COMPMUX1|Mux5~0, processor, 1
instance = comp, \CORE_1|COMPMUX1|Mux5~1 , CORE_1|COMPMUX1|Mux5~1, processor, 1
instance = comp, \CORE_1|COMPMUX2|Mux4~0 , CORE_1|COMPMUX2|Mux4~0, processor, 1
instance = comp, \CORE_1|COMPMUX2|Mux4~1 , CORE_1|COMPMUX2|Mux4~1, processor, 1
instance = comp, \CORE_1|COMPMUX1|Mux4~0 , CORE_1|COMPMUX1|Mux4~0, processor, 1
instance = comp, \CORE_1|COMPMUX1|Mux4~1 , CORE_1|COMPMUX1|Mux4~1, processor, 1
instance = comp, \CORE_1|COMPMUX2|Mux3~0 , CORE_1|COMPMUX2|Mux3~0, processor, 1
instance = comp, \CORE_1|COMPMUX2|Mux3~1 , CORE_1|COMPMUX2|Mux3~1, processor, 1
instance = comp, \CORE_1|COMPMUX1|Mux3~0 , CORE_1|COMPMUX1|Mux3~0, processor, 1
instance = comp, \CORE_1|COMPMUX1|Mux3~1 , CORE_1|COMPMUX1|Mux3~1, processor, 1
instance = comp, \CORE_1|COMPMUX2|Mux2~0 , CORE_1|COMPMUX2|Mux2~0, processor, 1
instance = comp, \CORE_1|COMPMUX2|Mux2~1 , CORE_1|COMPMUX2|Mux2~1, processor, 1
instance = comp, \CORE_1|COMPMUX1|Mux2~0 , CORE_1|COMPMUX1|Mux2~0, processor, 1
instance = comp, \CORE_1|COMPMUX1|Mux2~1 , CORE_1|COMPMUX1|Mux2~1, processor, 1
instance = comp, \CORE_1|COMPMUX1|Mux1~0 , CORE_1|COMPMUX1|Mux1~0, processor, 1
instance = comp, \CORE_1|COMPMUX1|Mux1~1 , CORE_1|COMPMUX1|Mux1~1, processor, 1
instance = comp, \CORE_1|COMPMUX2|Mux1~0 , CORE_1|COMPMUX2|Mux1~0, processor, 1
instance = comp, \CORE_1|COMPMUX2|Mux1~1 , CORE_1|COMPMUX2|Mux1~1, processor, 1
instance = comp, \CORE_1|COMPMUX1|Mux0~0 , CORE_1|COMPMUX1|Mux0~0, processor, 1
instance = comp, \CORE_1|COMPMUX1|Mux0~1 , CORE_1|COMPMUX1|Mux0~1, processor, 1
instance = comp, \CORE_1|COMPMUX2|Mux0~0 , CORE_1|COMPMUX2|Mux0~0, processor, 1
instance = comp, \CORE_1|COMPMUX2|Mux0~1 , CORE_1|COMPMUX2|Mux0~1, processor, 1
instance = comp, \CORE_1|COMP|value[0]~0 , CORE_1|COMP|value[0]~0, processor, 1
instance = comp, \CORE_1|COMP|value[1]~2 , CORE_1|COMP|value[1]~2, processor, 1
instance = comp, \CORE_1|COMP|value[2]~4 , CORE_1|COMP|value[2]~4, processor, 1
instance = comp, \CORE_1|COMP|value[3]~6 , CORE_1|COMP|value[3]~6, processor, 1
instance = comp, \CORE_1|COMP|value[4]~8 , CORE_1|COMP|value[4]~8, processor, 1
instance = comp, \CORE_1|COMP|value[5]~10 , CORE_1|COMP|value[5]~10, processor, 1
instance = comp, \CORE_1|COMP|value[6]~12 , CORE_1|COMP|value[6]~12, processor, 1
instance = comp, \CORE_1|RN1|value[7] , CORE_1|RN1|value[7], processor, 1
instance = comp, \CORE_1|RK1|value[7] , CORE_1|RK1|value[7], processor, 1
instance = comp, \CORE_1|COMPMUX1|Mux7~0 , CORE_1|COMPMUX1|Mux7~0, processor, 1
instance = comp, \CORE_1|RM1|value[7] , CORE_1|RM1|value[7], processor, 1
instance = comp, \CORE_1|COMPMUX1|Mux7~1 , CORE_1|COMPMUX1|Mux7~1, processor, 1
instance = comp, \CORE_1|RM2|value[7]~22 , CORE_1|RM2|value[7]~22, processor, 1
instance = comp, \CORE_1|RM2|value[7] , CORE_1|RM2|value[7], processor, 1
instance = comp, \CORE_1|RN2|value[7]~22 , CORE_1|RN2|value[7]~22, processor, 1
instance = comp, \CORE_1|RN2|value[7] , CORE_1|RN2|value[7], processor, 1
instance = comp, \CORE_1|RK2|value[7]~22 , CORE_1|RK2|value[7]~22, processor, 1
instance = comp, \CORE_1|RK2|value[7] , CORE_1|RK2|value[7], processor, 1
instance = comp, \CORE_1|COMPMUX2|Mux7~0 , CORE_1|COMPMUX2|Mux7~0, processor, 1
instance = comp, \CORE_1|COMPMUX2|Mux7~1 , CORE_1|COMPMUX2|Mux7~1, processor, 1
instance = comp, \CORE_1|COMP|value[7]~14 , CORE_1|COMP|value[7]~14, processor, 1
instance = comp, \CORE_1|COMP|Equal0~1 , CORE_1|COMP|Equal0~1, processor, 1
instance = comp, \CORE_1|COMP|Equal0~0 , CORE_1|COMP|Equal0~0, processor, 1
instance = comp, \CORE_1|COMP|Equal0~2 , CORE_1|COMP|Equal0~2, processor, 1
instance = comp, \CORE_1|CU|zFlag , CORE_1|CU|zFlag, processor, 1
instance = comp, \CORE_1|CU|Selector13~0 , CORE_1|CU|Selector13~0, processor, 1
instance = comp, \CORE_1|CU|NEXT_STATE.00100010 , CORE_1|CU|NEXT_STATE.00100010, processor, 1
instance = comp, \CORE_1|CU|WideOr28~0 , CORE_1|CU|WideOr28~0, processor, 1
instance = comp, \CORE_1|CU|NEXT_STATE.00110000 , CORE_1|CU|NEXT_STATE.00110000, processor, 1
instance = comp, \CORE_1|CU|Selector4~5 , CORE_1|CU|Selector4~5, processor, 1
instance = comp, \CORE_1|CU|NEXT_STATE.00100011 , CORE_1|CU|NEXT_STATE.00100011, processor, 1
instance = comp, \CORE_1|CU|NEXT_STATE.00100100 , CORE_1|CU|NEXT_STATE.00100100, processor, 1
instance = comp, \CORE_1|CU|NEXT_STATE.00100101 , CORE_1|CU|NEXT_STATE.00100101, processor, 1
instance = comp, \CORE_1|CU|WideOr16~2 , CORE_1|CU|WideOr16~2, processor, 1
instance = comp, \CORE_1|CU|WideOr16~0 , CORE_1|CU|WideOr16~0, processor, 1
instance = comp, \CORE_1|CU|WideOr16~1 , CORE_1|CU|WideOr16~1, processor, 1
instance = comp, \CORE_1|CU|WideOr16~4 , CORE_1|CU|WideOr16~4, processor, 1
instance = comp, \CORE_1|CU|busMUX[1] , CORE_1|CU|busMUX[1], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux7~0 , CORE_1|BUSMUX|Mux7~0, processor, 1
instance = comp, \CORE_1|RT|value~8 , CORE_1|RT|value~8, processor, 1
instance = comp, \CORE_1|RT|value[7] , CORE_1|RT|value[7], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux7~1 , CORE_1|BUSMUX|Mux7~1, processor, 1
instance = comp, \CORE_1|RC3|value[7]~22 , CORE_1|RC3|value[7]~22, processor, 1
instance = comp, \CORE_1|RC3|value[7] , CORE_1|RC3|value[7], processor, 1
instance = comp, \CORE_1|RR|value[7] , CORE_1|RR|value[7], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux7~5 , CORE_1|BUSMUX|Mux7~5, processor, 1
instance = comp, \CORE_1|BUSMUX|Mux7~6 , CORE_1|BUSMUX|Mux7~6, processor, 1
instance = comp, \CORE_1|RC1|value[7] , CORE_1|RC1|value[7], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux7~2 , CORE_1|BUSMUX|Mux7~2, processor, 1
instance = comp, \CORE_1|BUSMUX|Mux7~3 , CORE_1|BUSMUX|Mux7~3, processor, 1
instance = comp, \CORE_1|BUSMUX|Mux7~4 , CORE_1|BUSMUX|Mux7~4, processor, 1
instance = comp, \CORE_1|RC2|value[7]~22 , CORE_1|RC2|value[7]~22, processor, 1
instance = comp, \CORE_1|RC2|value[7] , CORE_1|RC2|value[7], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux7~7 , CORE_1|BUSMUX|Mux7~7, processor, 1
instance = comp, \CORE_1|BUSMUX|Mux7~8 , CORE_1|BUSMUX|Mux7~8, processor, 1
instance = comp, \CORE_1|RP|value[7] , CORE_1|RP|value[7], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux7~9 , CORE_1|BUSMUX|Mux7~9, processor, 1
instance = comp, \dmem_c|MEM_2[7] , dmem_c|MEM_2[7], processor, 1
instance = comp, \CORE_1|BUSMUX|Mux7~10 , CORE_1|BUSMUX|Mux7~10, processor, 1
instance = comp, \CORE_1|BUSMUX|Mux7~11 , CORE_1|BUSMUX|Mux7~11, processor, 1
instance = comp, \CORE_1|BUSMUX|Mux7~12 , CORE_1|BUSMUX|Mux7~12, processor, 1
instance = comp, \CORE_1|BUSMUX|select[7] , CORE_1|BUSMUX|select[7], processor, 1
instance = comp, \CORE_1|AR|Add0~14 , CORE_1|AR|Add0~14, processor, 1
instance = comp, \CORE_1|AR|value[7]~7 , CORE_1|AR|value[7]~7, processor, 1
instance = comp, \CORE_1|AR|value[7] , CORE_1|AR|value[7], processor, 1
instance = comp, \dmem_c|Equal6~3 , dmem_c|Equal6~3, processor, 1
instance = comp, \dmem_c|Equal6~2 , dmem_c|Equal6~2, processor, 1
instance = comp, \dmem_c|Equal6~1 , dmem_c|Equal6~1, processor, 1
instance = comp, \dmem_c|Equal6~0 , dmem_c|Equal6~0, processor, 1
instance = comp, \dmem_c|Equal6~4 , dmem_c|Equal6~4, processor, 1
instance = comp, \dmem_c|memAV1~11 , dmem_c|memAV1~11, processor, 1
instance = comp, \dmem_c|memAV1~9 , dmem_c|memAV1~9, processor, 1
instance = comp, \dmem_c|Selector2~0 , dmem_c|Selector2~0, processor, 1
instance = comp, \dmem_c|Selector2~8 , dmem_c|Selector2~8, processor, 1
instance = comp, \dmem_c|memAV3 , dmem_c|memAV3, processor, 1
instance = comp, \CORE_2|CU|memAVREG , CORE_2|CU|memAVREG, processor, 1
instance = comp, \CORE_2|CU|Selector40~17 , CORE_2|CU|Selector40~17, processor, 1
instance = comp, \CORE_2|CU|Selector36~0 , CORE_2|CU|Selector36~0, processor, 1
instance = comp, \CORE_2|CU|Selector36~1 , CORE_2|CU|Selector36~1, processor, 1
instance = comp, \CORE_2|CU|NEXT_STATE.01110000 , CORE_2|CU|NEXT_STATE.01110000, processor, 1
instance = comp, \CORE_2|CU|Selector37~0 , CORE_2|CU|Selector37~0, processor, 1
instance = comp, \CORE_2|CU|NEXT_STATE.01110001 , CORE_2|CU|NEXT_STATE.01110001, processor, 1
instance = comp, \CORE_2|CU|Selector5~0 , CORE_2|CU|Selector5~0, processor, 1
instance = comp, \CORE_2|CU|NEXT_STATE.11110010 , CORE_2|CU|NEXT_STATE.11110010, processor, 1
instance = comp, \CORE_2|CU|WideOr22~0 , CORE_2|CU|WideOr22~0, processor, 1
instance = comp, \CORE_2|CU|WideOr22~1 , CORE_2|CU|WideOr22~1, processor, 1
instance = comp, \CORE_2|CU|WideOr22~2 , CORE_2|CU|WideOr22~2, processor, 1
instance = comp, \CORE_2|CU|Selector66~0 , CORE_2|CU|Selector66~0, processor, 1
instance = comp, \CORE_2|CU|jmpMFlag , CORE_2|CU|jmpMFlag, processor, 1
instance = comp, \CORE_2|CU|Selector61~0 , CORE_2|CU|Selector61~0, processor, 1
instance = comp, \CORE_2|CU|Selector61~1 , CORE_2|CU|Selector61~1, processor, 1
instance = comp, \CORE_2|CU|Selector61~2 , CORE_2|CU|Selector61~2, processor, 1
instance = comp, \CORE_2|CU|NEXT_STATE.11100000 , CORE_2|CU|NEXT_STATE.11100000, processor, 1
instance = comp, \CORE_2|CU|WideOr22~3 , CORE_2|CU|WideOr22~3, processor, 1
instance = comp, \CORE_2|CU|WideOr22~4 , CORE_2|CU|WideOr22~4, processor, 1
instance = comp, \CORE_2|CU|Selector8~0 , CORE_2|CU|Selector8~0, processor, 1
instance = comp, \CORE_2|CU|Selector4~0 , CORE_2|CU|Selector4~0, processor, 1
instance = comp, \CORE_2|CU|Selector4~1 , CORE_2|CU|Selector4~1, processor, 1
instance = comp, \CORE_2|CU|Selector8~1 , CORE_2|CU|Selector8~1, processor, 1
instance = comp, \CORE_2|CU|NEXT_STATE.00010000 , CORE_2|CU|NEXT_STATE.00010000, processor, 1
instance = comp, \CORE_2|CU|Selector9~0 , CORE_2|CU|Selector9~0, processor, 1
instance = comp, \CORE_2|CU|NEXT_STATE.00010001 , CORE_2|CU|NEXT_STATE.00010001, processor, 1
instance = comp, \CORE_2|CU|wEN[11] , CORE_2|CU|wEN[11], processor, 1
instance = comp, \CORE_2|IR|value[0] , CORE_2|IR|value[0], processor, 1
instance = comp, \CORE_2|CU|Selector22~3 , CORE_2|CU|Selector22~3, processor, 1
instance = comp, \CORE_2|CU|Selector22~2 , CORE_2|CU|Selector22~2, processor, 1
instance = comp, \CORE_2|CU|Selector22~4 , CORE_2|CU|Selector22~4, processor, 1
instance = comp, \CORE_2|CU|NEXT_STATE.01000011 , CORE_2|CU|NEXT_STATE.01000011, processor, 1
instance = comp, \CORE_2|CU|Selector28~10 , CORE_2|CU|Selector28~10, processor, 1
instance = comp, \CORE_2|CU|Selector28~16 , CORE_2|CU|Selector28~16, processor, 1
instance = comp, \CORE_2|CU|NEXT_STATE.01001001 , CORE_2|CU|NEXT_STATE.01001001, processor, 1
instance = comp, \CORE_2|CU|WideOr5~1 , CORE_2|CU|WideOr5~1, processor, 1
instance = comp, \CORE_2|CU|memREAD , CORE_2|CU|memREAD, processor, 1
instance = comp, \dmem_c|always0~52 , dmem_c|always0~52, processor, 1
instance = comp, \dmem_c|memAV1~12 , dmem_c|memAV1~12, processor, 1
instance = comp, \dmem_c|Selector20~13 , dmem_c|Selector20~13, processor, 1
instance = comp, \dmem_c|Selector20~14 , dmem_c|Selector20~14, processor, 1
instance = comp, \dmem_c|Selector20~17 , dmem_c|Selector20~17, processor, 1
instance = comp, \dmem_c|Selector20~19 , dmem_c|Selector20~19, processor, 1
instance = comp, \dmem_c|Selector20~18 , dmem_c|Selector20~18, processor, 1
instance = comp, \dmem_c|Selector20~22 , dmem_c|Selector20~22, processor, 1
instance = comp, \dmem_c|Selector20~20 , dmem_c|Selector20~20, processor, 1
instance = comp, \dmem_c|Selector20~41 , dmem_c|Selector20~41, processor, 1
instance = comp, \dmem_c|Selector20~21 , dmem_c|Selector20~21, processor, 1
instance = comp, \dmem_c|Selector20~23 , dmem_c|Selector20~23, processor, 1
instance = comp, \dmem_c|Selector20~24 , dmem_c|Selector20~24, processor, 1
instance = comp, \dmem_c|Selector20~25 , dmem_c|Selector20~25, processor, 1
instance = comp, \dmem_c|Selector20~7 , dmem_c|Selector20~7, processor, 1
instance = comp, \dmem_c|Selector20~34 , dmem_c|Selector20~34, processor, 1
instance = comp, \dmem_c|Selector20~35 , dmem_c|Selector20~35, processor, 1
instance = comp, \dmem_c|Selector20~31 , dmem_c|Selector20~31, processor, 1
instance = comp, \dmem_c|Selector20~33 , dmem_c|Selector20~33, processor, 1
instance = comp, \dmem_c|Selector20~36 , dmem_c|Selector20~36, processor, 1
instance = comp, \dmem_c|Selector20~37 , dmem_c|Selector20~37, processor, 1
instance = comp, \dmem_c|always0~61 , dmem_c|always0~61, processor, 1
instance = comp, \dmem_c|Selector19~4 , dmem_c|Selector19~4, processor, 1
instance = comp, \dmem_c|Selector19~7 , dmem_c|Selector19~7, processor, 1
instance = comp, \dmem_c|always0~60 , dmem_c|always0~60, processor, 1
instance = comp, \dmem_c|Selector19~2 , dmem_c|Selector19~2, processor, 1
instance = comp, \dmem_c|Selector19~3 , dmem_c|Selector19~3, processor, 1
instance = comp, \dmem_c|Selector19~5 , dmem_c|Selector19~5, processor, 1
instance = comp, \dmem_c|Selector20~38 , dmem_c|Selector20~38, processor, 1
instance = comp, \dmem_c|NEXT_STATE_DC.AR_1_2 , dmem_c|NEXT_STATE_DC.AR_1_2, processor, 1
instance = comp, \dmem_c|Selector1~2 , dmem_c|Selector1~2, processor, 1
instance = comp, \dmem_c|Selector1~3 , dmem_c|Selector1~3, processor, 1
instance = comp, \dmem_c|Selector1~4 , dmem_c|Selector1~4, processor, 1
instance = comp, \dmem_c|Selector1~5 , dmem_c|Selector1~5, processor, 1
instance = comp, \dmem_c|memAV1~13 , dmem_c|memAV1~13, processor, 1
instance = comp, \dmem_c|Selector1~6 , dmem_c|Selector1~6, processor, 1
instance = comp, \dmem_c|Selector1~7 , dmem_c|Selector1~7, processor, 1
instance = comp, \dmem_c|memAV2 , dmem_c|memAV2, processor, 1
instance = comp, \CORE_1|CU|memAVREG , CORE_1|CU|memAVREG, processor, 1
instance = comp, \CORE_1|CU|Selector8~0 , CORE_1|CU|Selector8~0, processor, 1
instance = comp, \CORE_1|CU|Selector4~0 , CORE_1|CU|Selector4~0, processor, 1
instance = comp, \CORE_1|CU|Selector4~1 , CORE_1|CU|Selector4~1, processor, 1
instance = comp, \CORE_1|CU|Selector61~1 , CORE_1|CU|Selector61~1, processor, 1
instance = comp, \CORE_1|CU|Selector66~0 , CORE_1|CU|Selector66~0, processor, 1
instance = comp, \CORE_1|CU|jmpMFlag , CORE_1|CU|jmpMFlag, processor, 1
instance = comp, \CORE_1|CU|Selector61~0 , CORE_1|CU|Selector61~0, processor, 1
instance = comp, \CORE_1|CU|Selector61~2 , CORE_1|CU|Selector61~2, processor, 1
instance = comp, \CORE_1|CU|NEXT_STATE.11100000 , CORE_1|CU|NEXT_STATE.11100000, processor, 1
instance = comp, \CORE_1|CU|Selector4~2 , CORE_1|CU|Selector4~2, processor, 1
instance = comp, \CORE_1|CU|Selector4~3 , CORE_1|CU|Selector4~3, processor, 1
instance = comp, \CORE_1|CU|Selector18~0 , CORE_1|CU|Selector18~0, processor, 1
instance = comp, \CORE_1|CU|NEXT_STATE.00110001 , CORE_1|CU|NEXT_STATE.00110001, processor, 1
instance = comp, \CORE_1|CU|WideOr22~0 , CORE_1|CU|WideOr22~0, processor, 1
instance = comp, \CORE_1|CU|WideOr22~1 , CORE_1|CU|WideOr22~1, processor, 1
instance = comp, \CORE_1|CU|WideOr22~2 , CORE_1|CU|WideOr22~2, processor, 1
instance = comp, \CORE_1|CU|WideOr22~3 , CORE_1|CU|WideOr22~3, processor, 1
instance = comp, \CORE_1|CU|WideOr22~4 , CORE_1|CU|WideOr22~4, processor, 1
instance = comp, \CORE_1|CU|Selector4~4 , CORE_1|CU|Selector4~4, processor, 1
instance = comp, \CORE_1|CU|iROMREAD , CORE_1|CU|iROMREAD, processor, 1
instance = comp, \imem_c|imemAV2~2 , imem_c|imemAV2~2, processor, 1
instance = comp, \imem_c|imemAV2~3 , imem_c|imemAV2~3, processor, 1
instance = comp, \imem_c|imemAV2~4 , imem_c|imemAV2~4, processor, 1
instance = comp, \imem_c|imemAV2~5 , imem_c|imemAV2~5, processor, 1
instance = comp, \imem_c|imemAV2~10 , imem_c|imemAV2~10, processor, 1
instance = comp, \imem_c|imemAV2 , imem_c|imemAV2, processor, 1
instance = comp, \CORE_1|CU|Selector8~1 , CORE_1|CU|Selector8~1, processor, 1
instance = comp, \CORE_1|CU|NEXT_STATE.00010000 , CORE_1|CU|NEXT_STATE.00010000, processor, 1
instance = comp, \CORE_1|CU|Selector9~0 , CORE_1|CU|Selector9~0, processor, 1
instance = comp, \CORE_1|CU|NEXT_STATE.00010001 , CORE_1|CU|NEXT_STATE.00010001, processor, 1
instance = comp, \CORE_1|CU|wEN[11] , CORE_1|CU|wEN[11], processor, 1
instance = comp, \CORE_1|IR|value[1] , CORE_1|IR|value[1], processor, 1
instance = comp, \CORE_1|CU|Selector26~0 , CORE_1|CU|Selector26~0, processor, 1
instance = comp, \CORE_1|CU|NEXT_STATE.01000111 , CORE_1|CU|NEXT_STATE.01000111, processor, 1
instance = comp, \CORE_1|CU|Selector21~0 , CORE_1|CU|Selector21~0, processor, 1
instance = comp, \CORE_1|CU|Selector21~1 , CORE_1|CU|Selector21~1, processor, 1
instance = comp, \CORE_1|CU|NEXT_STATE.01000010 , CORE_1|CU|NEXT_STATE.01000010, processor, 1
instance = comp, \CORE_1|CU|WideOr5~0 , CORE_1|CU|WideOr5~0, processor, 1
instance = comp, \CORE_1|CU|WideOr5~1 , CORE_1|CU|WideOr5~1, processor, 1
instance = comp, \CORE_1|CU|memREAD , CORE_1|CU|memREAD, processor, 1
instance = comp, \dmem_c|always0~18 , dmem_c|always0~18, processor, 1
instance = comp, \dmem_c|memAV1~14 , dmem_c|memAV1~14, processor, 1
instance = comp, \dmem_c|Selector4~1 , dmem_c|Selector4~1, processor, 1
instance = comp, \dmem_c|Selector3~7 , dmem_c|Selector3~7, processor, 1
instance = comp, \dmem_c|Selector3~8 , dmem_c|Selector3~8, processor, 1
instance = comp, \dmem_c|Selector3~5 , dmem_c|Selector3~5, processor, 1
instance = comp, \dmem_c|Selector3~6 , dmem_c|Selector3~6, processor, 1
instance = comp, \dmem_c|Selector3~9 , dmem_c|Selector3~9, processor, 1
instance = comp, \dmem_c|Selector3~10 , dmem_c|Selector3~10, processor, 1
instance = comp, \dmem_c|memAV4 , dmem_c|memAV4, processor, 1
instance = comp, \CORE_3|CU|memAVREG , CORE_3|CU|memAVREG, processor, 1
instance = comp, \CORE_3|CU|Selector4~0 , CORE_3|CU|Selector4~0, processor, 1
instance = comp, \CORE_3|CU|Selector4~1 , CORE_3|CU|Selector4~1, processor, 1
instance = comp, \CORE_3|CU|Selector8~1 , CORE_3|CU|Selector8~1, processor, 1
instance = comp, \CORE_3|CU|NEXT_STATE.00010000 , CORE_3|CU|NEXT_STATE.00010000, processor, 1
instance = comp, \CORE_3|CU|Selector9~0 , CORE_3|CU|Selector9~0, processor, 1
instance = comp, \CORE_3|CU|NEXT_STATE.00010001 , CORE_3|CU|NEXT_STATE.00010001, processor, 1
instance = comp, \CORE_3|CU|wEN[11] , CORE_3|CU|wEN[11], processor, 1
instance = comp, \CORE_3|IR|value[1] , CORE_3|IR|value[1], processor, 1
instance = comp, \CORE_3|CU|Selector19~0 , CORE_3|CU|Selector19~0, processor, 1
instance = comp, \CORE_3|CU|Selector19~1 , CORE_3|CU|Selector19~1, processor, 1
instance = comp, \CORE_3|CU|NEXT_STATE.01000000 , CORE_3|CU|NEXT_STATE.01000000, processor, 1
instance = comp, \CORE_3|CU|NEXT_STATE.01000001 , CORE_3|CU|NEXT_STATE.01000001, processor, 1
instance = comp, \CORE_3|CU|Selector26~0 , CORE_3|CU|Selector26~0, processor, 1
instance = comp, \CORE_3|CU|NEXT_STATE.01000111 , CORE_3|CU|NEXT_STATE.01000111, processor, 1
instance = comp, \CORE_3|CU|Selector21~0 , CORE_3|CU|Selector21~0, processor, 1
instance = comp, \CORE_3|CU|Selector21~1 , CORE_3|CU|Selector21~1, processor, 1
instance = comp, \CORE_3|CU|NEXT_STATE.01000010 , CORE_3|CU|NEXT_STATE.01000010, processor, 1
instance = comp, \CORE_3|CU|Selector62~0 , CORE_3|CU|Selector62~0, processor, 1
instance = comp, \CORE_3|CU|Selector62~1 , CORE_3|CU|Selector62~1, processor, 1
instance = comp, \CORE_3|CU|NEXT_STATE.11110000 , CORE_3|CU|NEXT_STATE.11110000, processor, 1
instance = comp, \CORE_3|CU|Selector63~14 , CORE_3|CU|Selector63~14, processor, 1
instance = comp, \CORE_3|CU|Selector63~15 , CORE_3|CU|Selector63~15, processor, 1
instance = comp, \CORE_3|CU|Selector63~16 , CORE_3|CU|Selector63~16, processor, 1
instance = comp, \CORE_3|CU|Selector63~13 , CORE_3|CU|Selector63~13, processor, 1
instance = comp, \CORE_3|CU|Selector63~17 , CORE_3|CU|Selector63~17, processor, 1
instance = comp, \CORE_3|CU|Selector36~0 , CORE_3|CU|Selector36~0, processor, 1
instance = comp, \CORE_3|CU|Selector36~1 , CORE_3|CU|Selector36~1, processor, 1
instance = comp, \CORE_3|CU|NEXT_STATE.01110000 , CORE_3|CU|NEXT_STATE.01110000, processor, 1
instance = comp, \CORE_3|CU|Selector37~0 , CORE_3|CU|Selector37~0, processor, 1
instance = comp, \CORE_3|CU|NEXT_STATE.01110001 , CORE_3|CU|NEXT_STATE.01110001, processor, 1
instance = comp, \CORE_3|CU|Selector5~0 , CORE_3|CU|Selector5~0, processor, 1
instance = comp, \CORE_3|CU|Selector61~1 , CORE_3|CU|Selector61~1, processor, 1
instance = comp, \CORE_3|CU|Selector66~0 , CORE_3|CU|Selector66~0, processor, 1
instance = comp, \CORE_3|CU|jmpMFlag , CORE_3|CU|jmpMFlag, processor, 1
instance = comp, \CORE_3|CU|Selector61~0 , CORE_3|CU|Selector61~0, processor, 1
instance = comp, \CORE_3|CU|Selector61~2 , CORE_3|CU|Selector61~2, processor, 1
instance = comp, \CORE_3|CU|NEXT_STATE.11100000 , CORE_3|CU|NEXT_STATE.11100000, processor, 1
instance = comp, \CORE_3|CU|WideOr22~2 , CORE_3|CU|WideOr22~2, processor, 1
instance = comp, \CORE_3|CU|WideOr22~3 , CORE_3|CU|WideOr22~3, processor, 1
instance = comp, \CORE_3|CU|WideOr22~0 , CORE_3|CU|WideOr22~0, processor, 1
instance = comp, \CORE_3|CU|WideOr22~1 , CORE_3|CU|WideOr22~1, processor, 1
instance = comp, \CORE_3|CU|WideOr22~4 , CORE_3|CU|WideOr22~4, processor, 1
instance = comp, \CORE_3|CU|Selector18~0 , CORE_3|CU|Selector18~0, processor, 1
instance = comp, \CORE_3|CU|NEXT_STATE.00110001 , CORE_3|CU|NEXT_STATE.00110001, processor, 1
instance = comp, \CORE_3|CU|iROMREAD~0 , CORE_3|CU|iROMREAD~0, processor, 1
instance = comp, \CORE_3|CU|Selector4~2 , CORE_3|CU|Selector4~2, processor, 1
instance = comp, \CORE_3|CU|Selector4~3 , CORE_3|CU|Selector4~3, processor, 1
instance = comp, \CORE_3|CU|Selector4~4 , CORE_3|CU|Selector4~4, processor, 1
instance = comp, \CORE_3|CU|iROMREAD , CORE_3|CU|iROMREAD, processor, 1
instance = comp, \CORE_4|CU|NEXT_STATE.11110010 , CORE_4|CU|NEXT_STATE.11110010, processor, 1
instance = comp, \CORE_4|CU|WideOr22~0 , CORE_4|CU|WideOr22~0, processor, 1
instance = comp, \CORE_4|CU|WideOr22~1 , CORE_4|CU|WideOr22~1, processor, 1
instance = comp, \CORE_4|CU|WideOr22~2 , CORE_4|CU|WideOr22~2, processor, 1
instance = comp, \CORE_4|CU|Selector66~0 , CORE_4|CU|Selector66~0, processor, 1
instance = comp, \CORE_4|CU|jmpMFlag , CORE_4|CU|jmpMFlag, processor, 1
instance = comp, \CORE_4|CU|Selector61~0 , CORE_4|CU|Selector61~0, processor, 1
instance = comp, \CORE_4|CU|Selector61~1 , CORE_4|CU|Selector61~1, processor, 1
instance = comp, \CORE_4|CU|Selector61~2 , CORE_4|CU|Selector61~2, processor, 1
instance = comp, \CORE_4|CU|NEXT_STATE.11100000 , CORE_4|CU|NEXT_STATE.11100000, processor, 1
instance = comp, \CORE_4|CU|WideOr22~3 , CORE_4|CU|WideOr22~3, processor, 1
instance = comp, \CORE_4|CU|WideOr22~4 , CORE_4|CU|WideOr22~4, processor, 1
instance = comp, \CORE_4|CU|Selector18~0 , CORE_4|CU|Selector18~0, processor, 1
instance = comp, \CORE_4|CU|NEXT_STATE.00110001 , CORE_4|CU|NEXT_STATE.00110001, processor, 1
instance = comp, \CORE_4|CU|iROMREAD~0 , CORE_4|CU|iROMREAD~0, processor, 1
instance = comp, \CORE_4|CU|Selector4~2 , CORE_4|CU|Selector4~2, processor, 1
instance = comp, \CORE_4|CU|Selector8~0 , CORE_4|CU|Selector8~0, processor, 1
instance = comp, \CORE_4|CU|Selector4~0 , CORE_4|CU|Selector4~0, processor, 1
instance = comp, \CORE_4|CU|Selector4~1 , CORE_4|CU|Selector4~1, processor, 1
instance = comp, \CORE_4|CU|Selector4~3 , CORE_4|CU|Selector4~3, processor, 1
instance = comp, \CORE_4|CU|Selector4~4 , CORE_4|CU|Selector4~4, processor, 1
instance = comp, \CORE_4|CU|iROMREAD , CORE_4|CU|iROMREAD, processor, 1
instance = comp, \CORE_5|CU|Selector18~0 , CORE_5|CU|Selector18~0, processor, 1
instance = comp, \CORE_5|CU|NEXT_STATE.00110001 , CORE_5|CU|NEXT_STATE.00110001, processor, 1
instance = comp, \CORE_5|CU|iROMREAD~0 , CORE_5|CU|iROMREAD~0, processor, 1
instance = comp, \CORE_5|CU|Selector4~2 , CORE_5|CU|Selector4~2, processor, 1
instance = comp, \CORE_5|CU|Selector4~3 , CORE_5|CU|Selector4~3, processor, 1
instance = comp, \CORE_5|CU|Selector4~4 , CORE_5|CU|Selector4~4, processor, 1
instance = comp, \CORE_5|CU|iROMREAD , CORE_5|CU|iROMREAD, processor, 1
instance = comp, \imem_c|always0~0 , imem_c|always0~0, processor, 1
instance = comp, \imem_c|imemAV1~8 , imem_c|imemAV1~8, processor, 1
instance = comp, \imem_c|imemAV5~1 , imem_c|imemAV5~1, processor, 1
instance = comp, \imem_c|imemAV5~3 , imem_c|imemAV5~3, processor, 1
instance = comp, \imem_c|imemAV5 , imem_c|imemAV5, processor, 1
instance = comp, \CORE_4|CU|Selector8~1 , CORE_4|CU|Selector8~1, processor, 1
instance = comp, \CORE_4|CU|NEXT_STATE.00010000 , CORE_4|CU|NEXT_STATE.00010000, processor, 1
instance = comp, \CORE_4|CU|Selector9~0 , CORE_4|CU|Selector9~0, processor, 1
instance = comp, \CORE_4|CU|NEXT_STATE.00010001 , CORE_4|CU|NEXT_STATE.00010001, processor, 1
instance = comp, \CORE_4|CU|wEN[11] , CORE_4|CU|wEN[11], processor, 1
instance = comp, \CORE_4|IR|value[2] , CORE_4|IR|value[2], processor, 1
instance = comp, \CORE_4|CU|Selector28~0 , CORE_4|CU|Selector28~0, processor, 1
instance = comp, \CORE_4|CU|NEXT_STATE.01001001 , CORE_4|CU|NEXT_STATE.01001001, processor, 1
instance = comp, \CORE_4|CU|WideOr5~1 , CORE_4|CU|WideOr5~1, processor, 1
instance = comp, \CORE_4|CU|memREAD , CORE_4|CU|memREAD, processor, 1
instance = comp, \CORE_5|CU|memREAD , CORE_5|CU|memREAD, processor, 1
instance = comp, \dmem_c|always0~19 , dmem_c|always0~19, processor, 1
instance = comp, \dmem_c|memAV1~5 , dmem_c|memAV1~5, processor, 1
instance = comp, \dmem_c|Selector6~2 , dmem_c|Selector6~2, processor, 1
instance = comp, \dmem_c|Selector6~7 , dmem_c|Selector6~7, processor, 1
instance = comp, \dmem_c|memAV7 , dmem_c|memAV7, processor, 1
instance = comp, \CORE_6|CU|memAVREG , CORE_6|CU|memAVREG, processor, 1
instance = comp, \CORE_6|CU|Selector22~2 , CORE_6|CU|Selector22~2, processor, 1
instance = comp, \CORE_6|CU|Selector22~4 , CORE_6|CU|Selector22~4, processor, 1
instance = comp, \CORE_6|CU|NEXT_STATE.01000011 , CORE_6|CU|NEXT_STATE.01000011, processor, 1
instance = comp, \CORE_6|CU|Selector27~0 , CORE_6|CU|Selector27~0, processor, 1
instance = comp, \CORE_6|CU|NEXT_STATE.01001000 , CORE_6|CU|NEXT_STATE.01001000, processor, 1
instance = comp, \CORE_6|CU|WideOr5~0 , CORE_6|CU|WideOr5~0, processor, 1
instance = comp, \CORE_6|CU|WideOr5~1 , CORE_6|CU|WideOr5~1, processor, 1
instance = comp, \CORE_6|CU|memREAD , CORE_6|CU|memREAD, processor, 1
instance = comp, \dmem_c|always0~54 , dmem_c|always0~54, processor, 1
instance = comp, \dmem_c|NEXT_STATE_DC~68 , dmem_c|NEXT_STATE_DC~68, processor, 1
instance = comp, \dmem_c|Selector18~9 , dmem_c|Selector18~9, processor, 1
instance = comp, \dmem_c|Selector18~6 , dmem_c|Selector18~6, processor, 1
instance = comp, \dmem_c|Selector18~7 , dmem_c|Selector18~7, processor, 1
instance = comp, \dmem_c|Selector18~4 , dmem_c|Selector18~4, processor, 1
instance = comp, \dmem_c|Selector18~5 , dmem_c|Selector18~5, processor, 1
instance = comp, \dmem_c|Selector18~2 , dmem_c|Selector18~2, processor, 1
instance = comp, \dmem_c|Selector18~3 , dmem_c|Selector18~3, processor, 1
instance = comp, \dmem_c|Selector18~0 , dmem_c|Selector18~0, processor, 1
instance = comp, \dmem_c|Selector18~1 , dmem_c|Selector18~1, processor, 1
instance = comp, \dmem_c|Selector18~8 , dmem_c|Selector18~8, processor, 1
instance = comp, \dmem_c|Selector18~10 , dmem_c|Selector18~10, processor, 1
instance = comp, \dmem_c|Selector18~11 , dmem_c|Selector18~11, processor, 1
instance = comp, \dmem_c|NEXT_STATE_DC~69 , dmem_c|NEXT_STATE_DC~69, processor, 1
instance = comp, \dmem_c|always0~57 , dmem_c|always0~57, processor, 1
instance = comp, \dmem_c|Selector18~12 , dmem_c|Selector18~12, processor, 1
instance = comp, \dmem_c|Selector18~13 , dmem_c|Selector18~13, processor, 1
instance = comp, \dmem_c|Selector18~14 , dmem_c|Selector18~14, processor, 1
instance = comp, \dmem_c|Selector18~15 , dmem_c|Selector18~15, processor, 1
instance = comp, \dmem_c|NEXT_STATE_DC.NORM , dmem_c|NEXT_STATE_DC.NORM, processor, 1
instance = comp, \dmem_c|Selector35~1 , dmem_c|Selector35~1, processor, 1
instance = comp, \dmem_c|Selector35~2 , dmem_c|Selector35~2, processor, 1
instance = comp, \dmem_c|NEXT_STATE_DC.DR_1_1 , dmem_c|NEXT_STATE_DC.DR_1_1, processor, 1
instance = comp, \dmem_c|Selector36~0 , dmem_c|Selector36~0, processor, 1
instance = comp, \dmem_c|Selector36~1 , dmem_c|Selector36~1, processor, 1
instance = comp, \dmem_c|NEXT_STATE_DC.DR_1_2 , dmem_c|NEXT_STATE_DC.DR_1_2, processor, 1
instance = comp, \dmem_c|Selector37~3 , dmem_c|Selector37~3, processor, 1
instance = comp, \dmem_c|Selector37~2 , dmem_c|Selector37~2, processor, 1
instance = comp, \dmem_c|NEXT_STATE_DC.DR_1_3 , dmem_c|NEXT_STATE_DC.DR_1_3, processor, 1
instance = comp, \dmem_c|Selector38~3 , dmem_c|Selector38~3, processor, 1
instance = comp, \dmem_c|Selector38~2 , dmem_c|Selector38~2, processor, 1
instance = comp, \dmem_c|NEXT_STATE_DC.DR_1_4 , dmem_c|NEXT_STATE_DC.DR_1_4, processor, 1
instance = comp, \dmem_c|Selector39~0 , dmem_c|Selector39~0, processor, 1
instance = comp, \dmem_c|Selector39~1 , dmem_c|Selector39~1, processor, 1
instance = comp, \dmem_c|NEXT_STATE_DC.DR_1_5 , dmem_c|NEXT_STATE_DC.DR_1_5, processor, 1
instance = comp, \dmem_c|Selector40~0 , dmem_c|Selector40~0, processor, 1
instance = comp, \dmem_c|NEXT_STATE_DC.DR_1_6 , dmem_c|NEXT_STATE_DC.DR_1_6, processor, 1
instance = comp, \dmem_c|Selector41~1 , dmem_c|Selector41~1, processor, 1
instance = comp, \dmem_c|NEXT_STATE_DC.DR_1_7 , dmem_c|NEXT_STATE_DC.DR_1_7, processor, 1
instance = comp, \dmem_c|Selector45~0 , dmem_c|Selector45~0, processor, 1
instance = comp, \dmem_c|Selector45~1 , dmem_c|Selector45~1, processor, 1
instance = comp, \dmem_c|Selector45~3 , dmem_c|Selector45~3, processor, 1
instance = comp, \dmem_c|Selector45~2 , dmem_c|Selector45~2, processor, 1
instance = comp, \dmem_c|Selector45~4 , dmem_c|Selector45~4, processor, 1
instance = comp, \dmem_c|DR_OUT[4] , dmem_c|DR_OUT[4], processor, 1
instance = comp, \dt_mem|ram_rtl_0_bypass[25]~feeder , dt_mem|ram_rtl_0_bypass[25]~feeder, processor, 1
instance = comp, \dt_mem|ram_rtl_0_bypass[25] , dt_mem|ram_rtl_0_bypass[25], processor, 1
instance = comp, \dt_mem|ram~10 , dt_mem|ram~10, processor, 1
instance = comp, \dmem_c|MEM_1[4] , dmem_c|MEM_1[4], processor, 1
instance = comp, \CORE_0|BUSMUX|Mux4~8 , CORE_0|BUSMUX|Mux4~8, processor, 1
instance = comp, \CORE_0|RT|value~5 , CORE_0|RT|value~5, processor, 1
instance = comp, \CORE_0|RT|value[4] , CORE_0|RT|value[4], processor, 1
instance = comp, \CORE_0|RN1|value[4] , CORE_0|RN1|value[4], processor, 1
instance = comp, \CORE_0|RM1|value[4] , CORE_0|RM1|value[4], processor, 1
instance = comp, \CORE_0|BUSMUX|Mux4~0 , CORE_0|BUSMUX|Mux4~0, processor, 1
instance = comp, \CORE_0|RK1|value[4]~feeder , CORE_0|RK1|value[4]~feeder, processor, 1
instance = comp, \CORE_0|RK1|value[4] , CORE_0|RK1|value[4], processor, 1
instance = comp, \CORE_0|BUSMUX|Mux4~1 , CORE_0|BUSMUX|Mux4~1, processor, 1
instance = comp, \CORE_0|BUSMUX|Mux4~4 , CORE_0|BUSMUX|Mux4~4, processor, 1
instance = comp, \CORE_0|RC1|value[4] , CORE_0|RC1|value[4], processor, 1
instance = comp, \CORE_0|BUSMUX|Mux4~2 , CORE_0|BUSMUX|Mux4~2, processor, 1
instance = comp, \CORE_0|BUSMUX|Mux4~3 , CORE_0|BUSMUX|Mux4~3, processor, 1
instance = comp, \CORE_0|BUSMUX|Mux4~5 , CORE_0|BUSMUX|Mux4~5, processor, 1
instance = comp, \CORE_0|BUSMUX|Mux4~6 , CORE_0|BUSMUX|Mux4~6, processor, 1
instance = comp, \CORE_0|RR|value[4] , CORE_0|RR|value[4], processor, 1
instance = comp, \CORE_0|BUSMUX|Mux4~9 , CORE_0|BUSMUX|Mux4~9, processor, 1
instance = comp, \CORE_0|RT4|value[4] , CORE_0|RT4|value[4], processor, 1
instance = comp, \CORE_0|BUSMUX|Mux4~10 , CORE_0|BUSMUX|Mux4~10, processor, 1
instance = comp, \CORE_0|BUSMUX|select[4] , CORE_0|BUSMUX|select[4], processor, 1
instance = comp, \CORE_0|RC3|value[4] , CORE_0|RC3|value[4], processor, 1
instance = comp, \CORE_0|RC3|value[5]~18 , CORE_0|RC3|value[5]~18, processor, 1
instance = comp, \CORE_0|RC3|value[5] , CORE_0|RC3|value[5], processor, 1
instance = comp, \CORE_0|RC3|value[6]~20 , CORE_0|RC3|value[6]~20, processor, 1
instance = comp, \CORE_0|RC3|value[6] , CORE_0|RC3|value[6], processor, 1
instance = comp, \CORE_0|RC3|value[7]~22 , CORE_0|RC3|value[7]~22, processor, 1
instance = comp, \CORE_0|RC3|value[7] , CORE_0|RC3|value[7], processor, 1
instance = comp, \CORE_0|BUSMUX|Mux7~11 , CORE_0|BUSMUX|Mux7~11, processor, 1
instance = comp, \CORE_0|RK2|value[7]~22 , CORE_0|RK2|value[7]~22, processor, 1
instance = comp, \CORE_0|RK2|value[7] , CORE_0|RK2|value[7], processor, 1
instance = comp, \CORE_0|RC1|value[7] , CORE_0|RC1|value[7], processor, 1
instance = comp, \CORE_0|BUSMUX|Mux7~13 , CORE_0|BUSMUX|Mux7~13, processor, 1
instance = comp, \CORE_0|RN2|value[7]~22 , CORE_0|RN2|value[7]~22, processor, 1
instance = comp, \CORE_0|RN2|value[7] , CORE_0|RN2|value[7], processor, 1
instance = comp, \CORE_0|RM2|value[7]~22 , CORE_0|RM2|value[7]~22, processor, 1
instance = comp, \CORE_0|RM2|value[7] , CORE_0|RM2|value[7], processor, 1
instance = comp, \CORE_0|BUSMUX|Mux7~14 , CORE_0|BUSMUX|Mux7~14, processor, 1
instance = comp, \CORE_0|BUSMUX|Mux7~15 , CORE_0|BUSMUX|Mux7~15, processor, 1
instance = comp, \CORE_0|RC2|value[7]~22 , CORE_0|RC2|value[7]~22, processor, 1
instance = comp, \CORE_0|RC2|value[7] , CORE_0|RC2|value[7], processor, 1
instance = comp, \CORE_0|BUSMUX|Mux7~12 , CORE_0|BUSMUX|Mux7~12, processor, 1
instance = comp, \CORE_0|BUSMUX|Mux7~16 , CORE_0|BUSMUX|Mux7~16, processor, 1
instance = comp, \CORE_0|RT|value~8 , CORE_0|RT|value~8, processor, 1
instance = comp, \CORE_0|RT|value[7] , CORE_0|RT|value[7], processor, 1
instance = comp, \CORE_0|RK1|value[7]~feeder , CORE_0|RK1|value[7]~feeder, processor, 1
instance = comp, \CORE_0|RK1|value[7] , CORE_0|RK1|value[7], processor, 1
instance = comp, \CORE_0|RN1|value[7] , CORE_0|RN1|value[7], processor, 1
instance = comp, \CORE_0|BUSMUX|Mux7~8 , CORE_0|BUSMUX|Mux7~8, processor, 1
instance = comp, \CORE_0|BUSMUX|Mux7~9 , CORE_0|BUSMUX|Mux7~9, processor, 1
instance = comp, \CORE_0|RP|value[7] , CORE_0|RP|value[7], processor, 1
instance = comp, \CORE_0|BUSMUX|Mux7~6 , CORE_0|BUSMUX|Mux7~6, processor, 1
instance = comp, \dmem_c|MEM_1[7] , dmem_c|MEM_1[7], processor, 1
instance = comp, \CORE_0|BUSMUX|Mux7~7 , CORE_0|BUSMUX|Mux7~7, processor, 1
instance = comp, \CORE_0|BUSMUX|Mux7~10 , CORE_0|BUSMUX|Mux7~10, processor, 1
instance = comp, \CORE_0|BUSMUX|Mux7~18 , CORE_0|BUSMUX|Mux7~18, processor, 1
instance = comp, \CORE_0|RT4|value[7] , CORE_0|RT4|value[7], processor, 1
instance = comp, \CORE_0|BUSMUX|Mux7~17 , CORE_0|BUSMUX|Mux7~17, processor, 1
instance = comp, \CORE_0|BUSMUX|select[7] , CORE_0|BUSMUX|select[7], processor, 1
instance = comp, \CORE_0|RM1|value[7] , CORE_0|RM1|value[7], processor, 1
instance = comp, \CORE_0|CU|compMUX~0 , CORE_0|CU|compMUX~0, processor, 1
instance = comp, \CORE_0|CU|compMUX[2] , CORE_0|CU|compMUX[2], processor, 1
instance = comp, \CORE_0|CU|compMUX[1] , CORE_0|CU|compMUX[1], processor, 1
instance = comp, \CORE_0|COMPMUX1|Mux7~0 , CORE_0|COMPMUX1|Mux7~0, processor, 1
instance = comp, \CORE_0|COMPMUX1|Mux7~1 , CORE_0|COMPMUX1|Mux7~1, processor, 1
instance = comp, \CORE_0|COMPMUX2|Mux7~0 , CORE_0|COMPMUX2|Mux7~0, processor, 1
instance = comp, \CORE_0|COMPMUX2|Mux7~1 , CORE_0|COMPMUX2|Mux7~1, processor, 1
instance = comp, \CORE_0|COMPMUX1|Mux6~0 , CORE_0|COMPMUX1|Mux6~0, processor, 1
instance = comp, \CORE_0|COMPMUX1|Mux6~1 , CORE_0|COMPMUX1|Mux6~1, processor, 1
instance = comp, \CORE_0|COMPMUX2|Mux6~0 , CORE_0|COMPMUX2|Mux6~0, processor, 1
instance = comp, \CORE_0|COMPMUX2|Mux6~1 , CORE_0|COMPMUX2|Mux6~1, processor, 1
instance = comp, \CORE_0|COMPMUX2|Mux5~0 , CORE_0|COMPMUX2|Mux5~0, processor, 1
instance = comp, \CORE_0|COMPMUX2|Mux5~1 , CORE_0|COMPMUX2|Mux5~1, processor, 1
instance = comp, \CORE_0|COMPMUX1|Mux5~0 , CORE_0|COMPMUX1|Mux5~0, processor, 1
instance = comp, \CORE_0|COMPMUX1|Mux5~1 , CORE_0|COMPMUX1|Mux5~1, processor, 1
instance = comp, \CORE_0|COMPMUX1|Mux4~0 , CORE_0|COMPMUX1|Mux4~0, processor, 1
instance = comp, \CORE_0|COMPMUX1|Mux4~1 , CORE_0|COMPMUX1|Mux4~1, processor, 1
instance = comp, \CORE_0|COMPMUX2|Mux4~0 , CORE_0|COMPMUX2|Mux4~0, processor, 1
instance = comp, \CORE_0|COMPMUX2|Mux4~1 , CORE_0|COMPMUX2|Mux4~1, processor, 1
instance = comp, \CORE_0|COMPMUX2|Mux3~0 , CORE_0|COMPMUX2|Mux3~0, processor, 1
instance = comp, \CORE_0|COMPMUX2|Mux3~1 , CORE_0|COMPMUX2|Mux3~1, processor, 1
instance = comp, \CORE_0|RM1|value[3] , CORE_0|RM1|value[3], processor, 1
instance = comp, \CORE_0|RN1|value[3] , CORE_0|RN1|value[3], processor, 1
instance = comp, \CORE_0|RK1|value[3] , CORE_0|RK1|value[3], processor, 1
instance = comp, \CORE_0|COMPMUX1|Mux3~0 , CORE_0|COMPMUX1|Mux3~0, processor, 1
instance = comp, \CORE_0|COMPMUX1|Mux3~1 , CORE_0|COMPMUX1|Mux3~1, processor, 1
instance = comp, \CORE_0|RM1|value[2] , CORE_0|RM1|value[2], processor, 1
instance = comp, \CORE_0|RK1|value[2] , CORE_0|RK1|value[2], processor, 1
instance = comp, \CORE_0|RN1|value[2] , CORE_0|RN1|value[2], processor, 1
instance = comp, \CORE_0|COMPMUX1|Mux2~0 , CORE_0|COMPMUX1|Mux2~0, processor, 1
instance = comp, \CORE_0|COMPMUX1|Mux2~1 , CORE_0|COMPMUX1|Mux2~1, processor, 1
instance = comp, \CORE_0|COMPMUX2|Mux2~0 , CORE_0|COMPMUX2|Mux2~0, processor, 1
instance = comp, \CORE_0|COMPMUX2|Mux2~1 , CORE_0|COMPMUX2|Mux2~1, processor, 1
instance = comp, \CORE_0|COMPMUX2|Mux1~0 , CORE_0|COMPMUX2|Mux1~0, processor, 1
instance = comp, \CORE_0|COMPMUX2|Mux1~1 , CORE_0|COMPMUX2|Mux1~1, processor, 1
instance = comp, \CORE_0|RN1|value[1] , CORE_0|RN1|value[1], processor, 1
instance = comp, \CORE_0|RK1|value[1] , CORE_0|RK1|value[1], processor, 1
instance = comp, \CORE_0|COMPMUX1|Mux1~0 , CORE_0|COMPMUX1|Mux1~0, processor, 1
instance = comp, \CORE_0|RM1|value[1] , CORE_0|RM1|value[1], processor, 1
instance = comp, \CORE_0|COMPMUX1|Mux1~1 , CORE_0|COMPMUX1|Mux1~1, processor, 1
instance = comp, \CORE_0|COMPMUX2|Mux0~0 , CORE_0|COMPMUX2|Mux0~0, processor, 1
instance = comp, \CORE_0|COMPMUX2|Mux0~1 , CORE_0|COMPMUX2|Mux0~1, processor, 1
instance = comp, \CORE_0|COMPMUX1|Mux0~0 , CORE_0|COMPMUX1|Mux0~0, processor, 1
instance = comp, \CORE_0|COMPMUX1|Mux0~1 , CORE_0|COMPMUX1|Mux0~1, processor, 1
instance = comp, \CORE_0|COMP|value[0]~0 , CORE_0|COMP|value[0]~0, processor, 1
instance = comp, \CORE_0|COMP|value[1]~2 , CORE_0|COMP|value[1]~2, processor, 1
instance = comp, \CORE_0|COMP|value[2]~4 , CORE_0|COMP|value[2]~4, processor, 1
instance = comp, \CORE_0|COMP|value[3]~6 , CORE_0|COMP|value[3]~6, processor, 1
instance = comp, \CORE_0|COMP|value[4]~8 , CORE_0|COMP|value[4]~8, processor, 1
instance = comp, \CORE_0|COMP|value[5]~10 , CORE_0|COMP|value[5]~10, processor, 1
instance = comp, \CORE_0|COMP|value[6]~12 , CORE_0|COMP|value[6]~12, processor, 1
instance = comp, \CORE_0|COMP|value[7]~14 , CORE_0|COMP|value[7]~14, processor, 1
instance = comp, \CORE_0|COMP|Equal0~0 , CORE_0|COMP|Equal0~0, processor, 1
instance = comp, \CORE_0|COMP|Equal0~1 , CORE_0|COMP|Equal0~1, processor, 1
instance = comp, \CORE_0|COMP|Equal0~2 , CORE_0|COMP|Equal0~2, processor, 1
instance = comp, \CORE_0|CU|zFlag , CORE_0|CU|zFlag, processor, 1
instance = comp, \CORE_0|CU|Selector4~5 , CORE_0|CU|Selector4~5, processor, 1
instance = comp, \CORE_0|CU|NEXT_STATE.00100011 , CORE_0|CU|NEXT_STATE.00100011, processor, 1
instance = comp, \CORE_0|CU|NEXT_STATE.00100100 , CORE_0|CU|NEXT_STATE.00100100, processor, 1
instance = comp, \CORE_0|CU|NEXT_STATE.00100101 , CORE_0|CU|NEXT_STATE.00100101, processor, 1
instance = comp, \CORE_0|CU|Selector66~0 , CORE_0|CU|Selector66~0, processor, 1
instance = comp, \CORE_0|CU|jmpMFlag , CORE_0|CU|jmpMFlag, processor, 1
instance = comp, \CORE_0|CU|Selector18~0 , CORE_0|CU|Selector18~0, processor, 1
instance = comp, \CORE_0|CU|NEXT_STATE.00110001 , CORE_0|CU|NEXT_STATE.00110001, processor, 1
instance = comp, \CORE_0|CU|iROMREAD~0 , CORE_0|CU|iROMREAD~0, processor, 1
instance = comp, \CORE_0|CU|Selector61~1 , CORE_0|CU|Selector61~1, processor, 1
instance = comp, \CORE_0|CU|Selector61~0 , CORE_0|CU|Selector61~0, processor, 1
instance = comp, \CORE_0|CU|Selector61~2 , CORE_0|CU|Selector61~2, processor, 1
instance = comp, \CORE_0|CU|NEXT_STATE.11100000 , CORE_0|CU|NEXT_STATE.11100000, processor, 1
instance = comp, \CORE_0|CU|Selector4~2 , CORE_0|CU|Selector4~2, processor, 1
instance = comp, \CORE_0|CU|Selector8~0 , CORE_0|CU|Selector8~0, processor, 1
instance = comp, \CORE_0|CU|Selector4~0 , CORE_0|CU|Selector4~0, processor, 1
instance = comp, \CORE_0|CU|Selector4~1 , CORE_0|CU|Selector4~1, processor, 1
instance = comp, \CORE_0|CU|Selector4~3 , CORE_0|CU|Selector4~3, processor, 1
instance = comp, \CORE_0|CU|Selector4~4 , CORE_0|CU|Selector4~4, processor, 1
instance = comp, \CORE_0|CU|iROMREAD , CORE_0|CU|iROMREAD, processor, 1
instance = comp, \CORE_2|CU|Selector18~0 , CORE_2|CU|Selector18~0, processor, 1
instance = comp, \CORE_2|CU|NEXT_STATE.00110001 , CORE_2|CU|NEXT_STATE.00110001, processor, 1
instance = comp, \CORE_2|CU|iROMREAD~0 , CORE_2|CU|iROMREAD~0, processor, 1
instance = comp, \CORE_2|CU|Selector4~2 , CORE_2|CU|Selector4~2, processor, 1
instance = comp, \CORE_2|CU|Selector4~3 , CORE_2|CU|Selector4~3, processor, 1
instance = comp, \CORE_2|CU|Selector4~4 , CORE_2|CU|Selector4~4, processor, 1
instance = comp, \CORE_2|CU|iROMREAD , CORE_2|CU|iROMREAD, processor, 1
instance = comp, \imem_c|PC_OUT~0 , imem_c|PC_OUT~0, processor, 1
instance = comp, \imem_c|PC_OUT~2 , imem_c|PC_OUT~2, processor, 1
instance = comp, \imem_c|imemAV4~4 , imem_c|imemAV4~4, processor, 1
instance = comp, \imem_c|imemAV4~5 , imem_c|imemAV4~5, processor, 1
instance = comp, \imem_c|imemAV4~6 , imem_c|imemAV4~6, processor, 1
instance = comp, \imem_c|imemAV4~7 , imem_c|imemAV4~7, processor, 1
instance = comp, \imem_c|imemAV4 , imem_c|imemAV4, processor, 1
instance = comp, \CORE_6|CU|Selector63~4 , CORE_6|CU|Selector63~4, processor, 1
instance = comp, \CORE_6|CU|Selector63~3 , CORE_6|CU|Selector63~3, processor, 1
instance = comp, \CORE_6|CU|NEXT_STATE.11110001 , CORE_6|CU|NEXT_STATE.11110001, processor, 1
instance = comp, \CORE_6|CU|NEXT_STATE.11110010 , CORE_6|CU|NEXT_STATE.11110010, processor, 1
instance = comp, \CORE_6|CU|Selector8~0 , CORE_6|CU|Selector8~0, processor, 1
instance = comp, \CORE_6|CU|Selector4~0 , CORE_6|CU|Selector4~0, processor, 1
instance = comp, \CORE_6|CU|Selector4~1 , CORE_6|CU|Selector4~1, processor, 1
instance = comp, \CORE_6|CU|WideOr22~0 , CORE_6|CU|WideOr22~0, processor, 1
instance = comp, \CORE_6|CU|WideOr22~1 , CORE_6|CU|WideOr22~1, processor, 1
instance = comp, \CORE_6|CU|Selector66~0 , CORE_6|CU|Selector66~0, processor, 1
instance = comp, \CORE_6|CU|jmpMFlag , CORE_6|CU|jmpMFlag, processor, 1
instance = comp, \CORE_6|CU|Selector61~0 , CORE_6|CU|Selector61~0, processor, 1
instance = comp, \CORE_6|CU|Selector61~1 , CORE_6|CU|Selector61~1, processor, 1
instance = comp, \CORE_6|CU|Selector61~2 , CORE_6|CU|Selector61~2, processor, 1
instance = comp, \CORE_6|CU|NEXT_STATE.11100000 , CORE_6|CU|NEXT_STATE.11100000, processor, 1
instance = comp, \CORE_6|CU|WideOr22~2 , CORE_6|CU|WideOr22~2, processor, 1
instance = comp, \CORE_6|CU|WideOr22~3 , CORE_6|CU|WideOr22~3, processor, 1
instance = comp, \CORE_6|CU|WideOr22~4 , CORE_6|CU|WideOr22~4, processor, 1
instance = comp, \CORE_6|CU|Selector8~1 , CORE_6|CU|Selector8~1, processor, 1
instance = comp, \CORE_6|CU|NEXT_STATE.00010000 , CORE_6|CU|NEXT_STATE.00010000, processor, 1
instance = comp, \CORE_6|CU|Selector9~0 , CORE_6|CU|Selector9~0, processor, 1
instance = comp, \CORE_6|CU|NEXT_STATE.00010001 , CORE_6|CU|NEXT_STATE.00010001, processor, 1
instance = comp, \CORE_6|CU|wEN[11] , CORE_6|CU|wEN[11], processor, 1
instance = comp, \CORE_6|IR|value[5] , CORE_6|IR|value[5], processor, 1
instance = comp, \CORE_6|CU|Selector36~2 , CORE_6|CU|Selector36~2, processor, 1
instance = comp, \CORE_6|CU|Equal0~2 , CORE_6|CU|Equal0~2, processor, 1
instance = comp, \CORE_6|CU|Selector12~13 , CORE_6|CU|Selector12~13, processor, 1
instance = comp, \CORE_6|CU|Selector12~26 , CORE_6|CU|Selector12~26, processor, 1
instance = comp, \CORE_6|CU|Selector12~14 , CORE_6|CU|Selector12~14, processor, 1
instance = comp, \CORE_6|CU|Selector12~11 , CORE_6|CU|Selector12~11, processor, 1
instance = comp, \CORE_6|CU|Selector12~15 , CORE_6|CU|Selector12~15, processor, 1
instance = comp, \CORE_6|CU|Selector12~24 , CORE_6|CU|Selector12~24, processor, 1
instance = comp, \CORE_6|CU|Selector12~20 , CORE_6|CU|Selector12~20, processor, 1
instance = comp, \CORE_6|CU|Selector12~22 , CORE_6|CU|Selector12~22, processor, 1
instance = comp, \CORE_6|CU|Selector25~2 , CORE_6|CU|Selector25~2, processor, 1
instance = comp, \CORE_6|CU|Selector12~18 , CORE_6|CU|Selector12~18, processor, 1
instance = comp, \CORE_6|CU|Selector12~19 , CORE_6|CU|Selector12~19, processor, 1
instance = comp, \CORE_6|CU|Selector12~23 , CORE_6|CU|Selector12~23, processor, 1
instance = comp, \CORE_6|CU|NEXT_STATE.00100001 , CORE_6|CU|NEXT_STATE.00100001, processor, 1
instance = comp, \CORE_6|CU|Selector13~0 , CORE_6|CU|Selector13~0, processor, 1
instance = comp, \CORE_6|CU|NEXT_STATE.00100010 , CORE_6|CU|NEXT_STATE.00100010, processor, 1
instance = comp, \CORE_6|CU|WideOr28~0 , CORE_6|CU|WideOr28~0, processor, 1
instance = comp, \CORE_6|CU|NEXT_STATE.00110000 , CORE_6|CU|NEXT_STATE.00110000, processor, 1
instance = comp, \CORE_6|CU|Selector7~0 , CORE_6|CU|Selector7~0, processor, 1
instance = comp, \CORE_6|CU|Selector7~1 , CORE_6|CU|Selector7~1, processor, 1
instance = comp, \CORE_6|CU|coreS , CORE_6|CU|coreS, processor, 1
instance = comp, \dmem_c|MEM_5~4 , dmem_c|MEM_5~4, processor, 1
instance = comp, \imem_c|INS_5[6]~0 , imem_c|INS_5[6]~0, processor, 1
instance = comp, \imem_c|INS_5[6] , imem_c|INS_5[6], processor, 1
instance = comp, \CORE_4|IR|value[6] , CORE_4|IR|value[6], processor, 1
instance = comp, \CORE_4|CU|Selector40~2 , CORE_4|CU|Selector40~2, processor, 1
instance = comp, \CORE_4|CU|Selector13~0 , CORE_4|CU|Selector13~0, processor, 1
instance = comp, \CORE_4|CU|NEXT_STATE.00100010 , CORE_4|CU|NEXT_STATE.00100010, processor, 1
instance = comp, \CORE_4|CU|WideOr28~0 , CORE_4|CU|WideOr28~0, processor, 1
instance = comp, \CORE_4|CU|NEXT_STATE.00110000 , CORE_4|CU|NEXT_STATE.00110000, processor, 1
instance = comp, \CORE_4|CU|Selector7~0 , CORE_4|CU|Selector7~0, processor, 1
instance = comp, \CORE_4|CU|Selector7~1 , CORE_4|CU|Selector7~1, processor, 1
instance = comp, \CORE_4|CU|coreS , CORE_4|CU|coreS, processor, 1
instance = comp, \dmem_c|MEM_4~0 , dmem_c|MEM_4~0, processor, 1
instance = comp, \imem_c|INS_4[5]~0 , imem_c|INS_4[5]~0, processor, 1
instance = comp, \imem_c|INS_4[3] , imem_c|INS_4[3], processor, 1
instance = comp, \CORE_3|IR|value[3] , CORE_3|IR|value[3], processor, 1
instance = comp, \CORE_3|CU|Selector63~6 , CORE_3|CU|Selector63~6, processor, 1
instance = comp, \CORE_3|CU|Selector63~21 , CORE_3|CU|Selector63~21, processor, 1
instance = comp, \CORE_3|CU|Selector63~20 , CORE_3|CU|Selector63~20, processor, 1
instance = comp, \CORE_3|CU|Selector63~18 , CORE_3|CU|Selector63~18, processor, 1
instance = comp, \CORE_3|CU|NEXT_STATE.11110001 , CORE_3|CU|NEXT_STATE.11110001, processor, 1
instance = comp, \CORE_3|CU|NEXT_STATE.11110010 , CORE_3|CU|NEXT_STATE.11110010, processor, 1
instance = comp, \CORE_3|CU|Selector7~0 , CORE_3|CU|Selector7~0, processor, 1
instance = comp, \CORE_3|CU|Selector7~1 , CORE_3|CU|Selector7~1, processor, 1
instance = comp, \CORE_3|CU|coreS , CORE_3|CU|coreS, processor, 1
instance = comp, \dmem_c|MEM_2~0 , dmem_c|MEM_2~0, processor, 1
instance = comp, \dmem_c|MEM_2~1 , dmem_c|MEM_2~1, processor, 1
instance = comp, \imem_c|INS_2[5]~0 , imem_c|INS_2[5]~0, processor, 1
instance = comp, \imem_c|INS_2[3] , imem_c|INS_2[3], processor, 1
instance = comp, \CORE_1|IR|value[3] , CORE_1|IR|value[3], processor, 1
instance = comp, \CORE_1|CU|Selector19~7 , CORE_1|CU|Selector19~7, processor, 1
instance = comp, \CORE_1|CU|Selector19~8 , CORE_1|CU|Selector19~8, processor, 1
instance = comp, \CORE_1|CU|Selector19~9 , CORE_1|CU|Selector19~9, processor, 1
instance = comp, \CORE_1|CU|Selector19~10 , CORE_1|CU|Selector19~10, processor, 1
instance = comp, \CORE_1|CU|Selector19~11 , CORE_1|CU|Selector19~11, processor, 1
instance = comp, \CORE_1|CU|Selector19~12 , CORE_1|CU|Selector19~12, processor, 1
instance = comp, \CORE_1|CU|Selector63~4 , CORE_1|CU|Selector63~4, processor, 1
instance = comp, \CORE_1|CU|Selector63~3 , CORE_1|CU|Selector63~3, processor, 1
instance = comp, \CORE_1|CU|NEXT_STATE.11110001 , CORE_1|CU|NEXT_STATE.11110001, processor, 1
instance = comp, \CORE_1|CU|NEXT_STATE.11110010 , CORE_1|CU|NEXT_STATE.11110010, processor, 1
instance = comp, \CORE_1|CU|Selector7~0 , CORE_1|CU|Selector7~0, processor, 1
instance = comp, \CORE_1|CU|Selector7~1 , CORE_1|CU|Selector7~1, processor, 1
instance = comp, \CORE_1|CU|coreS , CORE_1|CU|coreS, processor, 1
instance = comp, \dmem_c|Selector20~11 , dmem_c|Selector20~11, processor, 1
instance = comp, \dmem_c|Selector20~10 , dmem_c|Selector20~10, processor, 1
instance = comp, \dmem_c|Selector20~15 , dmem_c|Selector20~15, processor, 1
instance = comp, \dmem_c|Selector19~6 , dmem_c|Selector19~6, processor, 1
instance = comp, \dmem_c|NEXT_STATE_DC.NORMEND , dmem_c|NEXT_STATE_DC.NORMEND, processor, 1
instance = comp, \dmem_c|Selector6~4 , dmem_c|Selector6~4, processor, 1
instance = comp, \dmem_c|Selector6~5 , dmem_c|Selector6~5, processor, 1
instance = comp, \dmem_c|Selector7~0 , dmem_c|Selector7~0, processor, 1
instance = comp, \dmem_c|Selector7~1 , dmem_c|Selector7~1, processor, 1
instance = comp, \dmem_c|Selector7~2 , dmem_c|Selector7~2, processor, 1
instance = comp, \dmem_c|memAV8 , dmem_c|memAV8, processor, 1
instance = comp, \CORE_7|CU|memAVREG , CORE_7|CU|memAVREG, processor, 1
instance = comp, \CORE_7|CU|Selector62~1 , CORE_7|CU|Selector62~1, processor, 1
instance = comp, \CORE_7|CU|NEXT_STATE.11110000 , CORE_7|CU|NEXT_STATE.11110000, processor, 1
instance = comp, \CORE_7|CU|Selector40~8 , CORE_7|CU|Selector40~8, processor, 1
instance = comp, \CORE_7|CU|Selector40~9 , CORE_7|CU|Selector40~9, processor, 1
instance = comp, \CORE_7|CU|Selector40~10 , CORE_7|CU|Selector40~10, processor, 1
instance = comp, \CORE_7|CU|Selector40~11 , CORE_7|CU|Selector40~11, processor, 1
instance = comp, \CORE_7|CU|Selector40~12 , CORE_7|CU|Selector40~12, processor, 1
instance = comp, \CORE_7|CU|Selector36~0 , CORE_7|CU|Selector36~0, processor, 1
instance = comp, \CORE_7|CU|Selector36~1 , CORE_7|CU|Selector36~1, processor, 1
instance = comp, \CORE_7|CU|NEXT_STATE.01110000 , CORE_7|CU|NEXT_STATE.01110000, processor, 1
instance = comp, \CORE_7|CU|Selector37~0 , CORE_7|CU|Selector37~0, processor, 1
instance = comp, \CORE_7|CU|NEXT_STATE.01110001 , CORE_7|CU|NEXT_STATE.01110001, processor, 1
instance = comp, \CORE_7|CU|Selector40~13 , CORE_7|CU|Selector40~13, processor, 1
instance = comp, \CORE_7|CU|Selector19~1 , CORE_7|CU|Selector19~1, processor, 1
instance = comp, \CORE_7|CU|NEXT_STATE.01000000 , CORE_7|CU|NEXT_STATE.01000000, processor, 1
instance = comp, \CORE_7|CU|NEXT_STATE.01000001 , CORE_7|CU|NEXT_STATE.01000001, processor, 1
instance = comp, \CORE_7|CU|Selector21~0 , CORE_7|CU|Selector21~0, processor, 1
instance = comp, \CORE_7|CU|NEXT_STATE.01000010 , CORE_7|CU|NEXT_STATE.01000010, processor, 1
instance = comp, \CORE_7|CU|Selector22~2 , CORE_7|CU|Selector22~2, processor, 1
instance = comp, \CORE_7|CU|Selector22~3 , CORE_7|CU|Selector22~3, processor, 1
instance = comp, \CORE_7|CU|Selector22~4 , CORE_7|CU|Selector22~4, processor, 1
instance = comp, \CORE_7|CU|NEXT_STATE.01000011 , CORE_7|CU|NEXT_STATE.01000011, processor, 1
instance = comp, \CORE_7|CU|WideOr40~0 , CORE_7|CU|WideOr40~0, processor, 1
instance = comp, \CORE_7|CU|Selector54~0 , CORE_7|CU|Selector54~0, processor, 1
instance = comp, \CORE_7|CU|Selector23~10 , CORE_7|CU|Selector23~10, processor, 1
instance = comp, \CORE_7|CU|Selector56~7 , CORE_7|CU|Selector56~7, processor, 1
instance = comp, \CORE_7|CU|Selector56~8 , CORE_7|CU|Selector56~8, processor, 1
instance = comp, \CORE_7|CU|NEXT_STATE.11010010 , CORE_7|CU|NEXT_STATE.11010010, processor, 1
instance = comp, \CORE_7|CU|INC[4] , CORE_7|CU|INC[4], processor, 1
instance = comp, \CORE_7|RM2|value[0] , CORE_7|RM2|value[0], processor, 1
instance = comp, \CORE_7|CU|Equal1~1 , CORE_7|CU|Equal1~1, processor, 1
instance = comp, \CORE_7|CU|Selector13~9 , CORE_7|CU|Selector13~9, processor, 1
instance = comp, \CORE_7|CU|Selector13~25 , CORE_7|CU|Selector13~25, processor, 1
instance = comp, \CORE_7|CU|Selector13~10 , CORE_7|CU|Selector13~10, processor, 1
instance = comp, \CORE_7|CU|Selector13~7 , CORE_7|CU|Selector13~7, processor, 1
instance = comp, \CORE_7|CU|Selector13~11 , CORE_7|CU|Selector13~11, processor, 1
instance = comp, \CORE_7|CU|Selector11~0 , CORE_7|CU|Selector11~0, processor, 1
instance = comp, \CORE_7|CU|Selector13~13 , CORE_7|CU|Selector13~13, processor, 1
instance = comp, \CORE_7|CU|Selector13~16 , CORE_7|CU|Selector13~16, processor, 1
instance = comp, \CORE_7|CU|Selector13~19 , CORE_7|CU|Selector13~19, processor, 1
instance = comp, \CORE_7|CU|Selector13~20 , CORE_7|CU|Selector13~20, processor, 1
instance = comp, \CORE_7|CU|Selector13~21 , CORE_7|CU|Selector13~21, processor, 1
instance = comp, \CORE_7|CU|Selector13~22 , CORE_7|CU|Selector13~22, processor, 1
instance = comp, \CORE_7|CU|NEXT_STATE.00100000 , CORE_7|CU|NEXT_STATE.00100000, processor, 1
instance = comp, \CORE_7|CU|compMUX~0 , CORE_7|CU|compMUX~0, processor, 1
instance = comp, \CORE_7|CU|compMUX[2] , CORE_7|CU|compMUX[2], processor, 1
instance = comp, \CORE_7|CU|Equal0~2 , CORE_7|CU|Equal0~2, processor, 1
instance = comp, \CORE_7|CU|Selector12~0 , CORE_7|CU|Selector12~0, processor, 1
instance = comp, \CORE_7|CU|NEXT_STATE.00100001 , CORE_7|CU|NEXT_STATE.00100001, processor, 1
instance = comp, \CORE_7|CU|compMUX[1] , CORE_7|CU|compMUX[1], processor, 1
instance = comp, \CORE_7|COMPMUX2|Mux0~0 , CORE_7|COMPMUX2|Mux0~0, processor, 1
instance = comp, \CORE_7|COMPMUX2|Mux0~1 , CORE_7|COMPMUX2|Mux0~1, processor, 1
instance = comp, \CORE_7|COMPMUX1|Mux0~0 , CORE_7|COMPMUX1|Mux0~0, processor, 1
instance = comp, \CORE_7|COMPMUX1|Mux0~1 , CORE_7|COMPMUX1|Mux0~1, processor, 1
instance = comp, \CORE_7|COMP|value[0]~0 , CORE_7|COMP|value[0]~0, processor, 1
instance = comp, \CORE_7|COMPMUX1|Mux1~0 , CORE_7|COMPMUX1|Mux1~0, processor, 1
instance = comp, \CORE_7|COMPMUX1|Mux1~1 , CORE_7|COMPMUX1|Mux1~1, processor, 1
instance = comp, \CORE_7|COMPMUX2|Mux1~0 , CORE_7|COMPMUX2|Mux1~0, processor, 1
instance = comp, \CORE_7|COMPMUX2|Mux1~1 , CORE_7|COMPMUX2|Mux1~1, processor, 1
instance = comp, \CORE_7|COMP|value[1]~2 , CORE_7|COMP|value[1]~2, processor, 1
instance = comp, \CORE_7|COMPMUX1|Mux2~0 , CORE_7|COMPMUX1|Mux2~0, processor, 1
instance = comp, \CORE_7|COMPMUX1|Mux2~1 , CORE_7|COMPMUX1|Mux2~1, processor, 1
instance = comp, \CORE_7|COMPMUX2|Mux2~0 , CORE_7|COMPMUX2|Mux2~0, processor, 1
instance = comp, \CORE_7|COMPMUX2|Mux2~1 , CORE_7|COMPMUX2|Mux2~1, processor, 1
instance = comp, \CORE_7|COMP|value[2]~4 , CORE_7|COMP|value[2]~4, processor, 1
instance = comp, \CORE_7|COMPMUX2|Mux3~0 , CORE_7|COMPMUX2|Mux3~0, processor, 1
instance = comp, \CORE_7|COMPMUX2|Mux3~1 , CORE_7|COMPMUX2|Mux3~1, processor, 1
instance = comp, \CORE_7|COMPMUX1|Mux3~0 , CORE_7|COMPMUX1|Mux3~0, processor, 1
instance = comp, \CORE_7|COMPMUX1|Mux3~1 , CORE_7|COMPMUX1|Mux3~1, processor, 1
instance = comp, \CORE_7|COMP|value[3]~6 , CORE_7|COMP|value[3]~6, processor, 1
instance = comp, \CORE_7|COMP|Equal0~0 , CORE_7|COMP|Equal0~0, processor, 1
instance = comp, \CORE_7|COMPMUX1|Mux6~0 , CORE_7|COMPMUX1|Mux6~0, processor, 1
instance = comp, \CORE_7|COMPMUX1|Mux6~1 , CORE_7|COMPMUX1|Mux6~1, processor, 1
instance = comp, \CORE_7|COMPMUX2|Mux6~0 , CORE_7|COMPMUX2|Mux6~0, processor, 1
instance = comp, \CORE_7|COMPMUX2|Mux6~1 , CORE_7|COMPMUX2|Mux6~1, processor, 1
instance = comp, \CORE_7|COMPMUX2|Mux5~0 , CORE_7|COMPMUX2|Mux5~0, processor, 1
instance = comp, \CORE_7|COMPMUX2|Mux5~1 , CORE_7|COMPMUX2|Mux5~1, processor, 1
instance = comp, \CORE_7|COMPMUX1|Mux5~0 , CORE_7|COMPMUX1|Mux5~0, processor, 1
instance = comp, \CORE_7|COMPMUX1|Mux5~1 , CORE_7|COMPMUX1|Mux5~1, processor, 1
instance = comp, \CORE_7|COMPMUX2|Mux4~0 , CORE_7|COMPMUX2|Mux4~0, processor, 1
instance = comp, \CORE_7|COMPMUX2|Mux4~1 , CORE_7|COMPMUX2|Mux4~1, processor, 1
instance = comp, \CORE_7|COMPMUX1|Mux4~0 , CORE_7|COMPMUX1|Mux4~0, processor, 1
instance = comp, \CORE_7|COMPMUX1|Mux4~1 , CORE_7|COMPMUX1|Mux4~1, processor, 1
instance = comp, \CORE_7|COMP|value[4]~8 , CORE_7|COMP|value[4]~8, processor, 1
instance = comp, \CORE_7|COMP|value[5]~10 , CORE_7|COMP|value[5]~10, processor, 1
instance = comp, \CORE_7|COMP|value[6]~12 , CORE_7|COMP|value[6]~12, processor, 1
instance = comp, \CORE_7|COMP|Equal0~1 , CORE_7|COMP|Equal0~1, processor, 1
instance = comp, \CORE_7|COMPMUX2|Mux7~0 , CORE_7|COMPMUX2|Mux7~0, processor, 1
instance = comp, \CORE_7|COMPMUX2|Mux7~1 , CORE_7|COMPMUX2|Mux7~1, processor, 1
instance = comp, \CORE_7|COMPMUX1|Mux7~0 , CORE_7|COMPMUX1|Mux7~0, processor, 1
instance = comp, \CORE_7|COMPMUX1|Mux7~1 , CORE_7|COMPMUX1|Mux7~1, processor, 1
instance = comp, \CORE_7|COMP|value[7]~14 , CORE_7|COMP|value[7]~14, processor, 1
instance = comp, \CORE_7|COMP|Equal0~2 , CORE_7|COMP|Equal0~2, processor, 1
instance = comp, \CORE_7|CU|zFlag , CORE_7|CU|zFlag, processor, 1
instance = comp, \CORE_7|CU|Selector13~23 , CORE_7|CU|Selector13~23, processor, 1
instance = comp, \CORE_7|CU|NEXT_STATE.00100010 , CORE_7|CU|NEXT_STATE.00100010, processor, 1
instance = comp, \CORE_7|CU|WideOr28~0 , CORE_7|CU|WideOr28~0, processor, 1
instance = comp, \CORE_7|CU|NEXT_STATE.00110000 , CORE_7|CU|NEXT_STATE.00110000, processor, 1
instance = comp, \CORE_7|CU|Selector4~5 , CORE_7|CU|Selector4~5, processor, 1
instance = comp, \CORE_7|CU|NEXT_STATE.00100011 , CORE_7|CU|NEXT_STATE.00100011, processor, 1
instance = comp, \CORE_7|CU|NEXT_STATE.00100100 , CORE_7|CU|NEXT_STATE.00100100, processor, 1
instance = comp, \CORE_7|CU|NEXT_STATE.00100101 , CORE_7|CU|NEXT_STATE.00100101, processor, 1
instance = comp, \CORE_7|CU|Selector66~0 , CORE_7|CU|Selector66~0, processor, 1
instance = comp, \CORE_7|CU|jmpMFlag , CORE_7|CU|jmpMFlag, processor, 1
instance = comp, \CORE_7|CU|Selector18~0 , CORE_7|CU|Selector18~0, processor, 1
instance = comp, \CORE_7|CU|NEXT_STATE.00110001 , CORE_7|CU|NEXT_STATE.00110001, processor, 1
instance = comp, \CORE_7|CU|WideOr22~0 , CORE_7|CU|WideOr22~0, processor, 1
instance = comp, \CORE_7|CU|WideOr22~1 , CORE_7|CU|WideOr22~1, processor, 1
instance = comp, \CORE_7|CU|WideOr22~2 , CORE_7|CU|WideOr22~2, processor, 1
instance = comp, \CORE_7|CU|Selector61~1 , CORE_7|CU|Selector61~1, processor, 1
instance = comp, \CORE_7|CU|Selector61~0 , CORE_7|CU|Selector61~0, processor, 1
instance = comp, \CORE_7|CU|Selector61~2 , CORE_7|CU|Selector61~2, processor, 1
instance = comp, \CORE_7|CU|NEXT_STATE.11100000 , CORE_7|CU|NEXT_STATE.11100000, processor, 1
instance = comp, \CORE_7|CU|WideOr22~3 , CORE_7|CU|WideOr22~3, processor, 1
instance = comp, \CORE_7|CU|WideOr22~4 , CORE_7|CU|WideOr22~4, processor, 1
instance = comp, \CORE_7|CU|iROMREAD~0 , CORE_7|CU|iROMREAD~0, processor, 1
instance = comp, \CORE_7|CU|Selector4~2 , CORE_7|CU|Selector4~2, processor, 1
instance = comp, \CORE_7|CU|Selector4~0 , CORE_7|CU|Selector4~0, processor, 1
instance = comp, \CORE_7|CU|Selector8~0 , CORE_7|CU|Selector8~0, processor, 1
instance = comp, \CORE_7|CU|Selector4~1 , CORE_7|CU|Selector4~1, processor, 1
instance = comp, \CORE_7|CU|Selector4~3 , CORE_7|CU|Selector4~3, processor, 1
instance = comp, \CORE_7|CU|Selector4~4 , CORE_7|CU|Selector4~4, processor, 1
instance = comp, \CORE_7|CU|iROMREAD , CORE_7|CU|iROMREAD, processor, 1
instance = comp, \imem_c|imemAV1~2 , imem_c|imemAV1~2, processor, 1
instance = comp, \imem_c|imemAV8~0 , imem_c|imemAV8~0, processor, 1
instance = comp, \imem_c|imemAV8 , imem_c|imemAV8, processor, 1
instance = comp, \CORE_7|CU|Selector8~1 , CORE_7|CU|Selector8~1, processor, 1
instance = comp, \CORE_7|CU|NEXT_STATE.00010000 , CORE_7|CU|NEXT_STATE.00010000, processor, 1
instance = comp, \CORE_7|CU|Selector9~0 , CORE_7|CU|Selector9~0, processor, 1
instance = comp, \CORE_7|CU|NEXT_STATE.00010001 , CORE_7|CU|NEXT_STATE.00010001, processor, 1
instance = comp, \CORE_7|CU|wEN[11]~feeder , CORE_7|CU|wEN[11]~feeder, processor, 1
instance = comp, \CORE_7|CU|wEN[11] , CORE_7|CU|wEN[11], processor, 1
instance = comp, \CORE_7|IR|value[7] , CORE_7|IR|value[7], processor, 1
instance = comp, \CORE_7|CU|Selector63~4 , CORE_7|CU|Selector63~4, processor, 1
instance = comp, \CORE_7|CU|Selector63~3 , CORE_7|CU|Selector63~3, processor, 1
instance = comp, \CORE_7|CU|NEXT_STATE.11110001 , CORE_7|CU|NEXT_STATE.11110001, processor, 1
instance = comp, \CORE_7|CU|NEXT_STATE.11110010 , CORE_7|CU|NEXT_STATE.11110010, processor, 1
instance = comp, \CORE_7|CU|Selector7~0 , CORE_7|CU|Selector7~0, processor, 1
instance = comp, \CORE_7|CU|Selector7~1 , CORE_7|CU|Selector7~1, processor, 1
instance = comp, \CORE_7|CU|coreS , CORE_7|CU|coreS, processor, 1
instance = comp, \dmem_c|MEM_6~0 , dmem_c|MEM_6~0, processor, 1
instance = comp, \imem_c|INS_6[7]~0 , imem_c|INS_6[7]~0, processor, 1
instance = comp, \imem_c|INS_6[7] , imem_c|INS_6[7], processor, 1
instance = comp, \CORE_5|IR|value[7] , CORE_5|IR|value[7], processor, 1
instance = comp, \CORE_5|CU|Selector11~10 , CORE_5|CU|Selector11~10, processor, 1
instance = comp, \CORE_5|CU|Equal0~2 , CORE_5|CU|Equal0~2, processor, 1
instance = comp, \CORE_5|CU|Selector12~0 , CORE_5|CU|Selector12~0, processor, 1
instance = comp, \CORE_5|CU|NEXT_STATE.00100001 , CORE_5|CU|NEXT_STATE.00100001, processor, 1
instance = comp, \CORE_5|CU|Selector13~0 , CORE_5|CU|Selector13~0, processor, 1
instance = comp, \CORE_5|CU|NEXT_STATE.00100010 , CORE_5|CU|NEXT_STATE.00100010, processor, 1
instance = comp, \CORE_5|CU|WideOr28~0 , CORE_5|CU|WideOr28~0, processor, 1
instance = comp, \CORE_5|CU|NEXT_STATE.00110000 , CORE_5|CU|NEXT_STATE.00110000, processor, 1
instance = comp, \CORE_5|CU|Selector7~0 , CORE_5|CU|Selector7~0, processor, 1
instance = comp, \CORE_5|CU|Selector7~1 , CORE_5|CU|Selector7~1, processor, 1
instance = comp, \CORE_5|CU|coreS , CORE_5|CU|coreS, processor, 1
instance = comp, \dmem_c|always0~5 , dmem_c|always0~5, processor, 1
instance = comp, \dmem_c|always0~10 , dmem_c|always0~10, processor, 1
instance = comp, \imem_c|NEXT_STATE_IC~8 , imem_c|NEXT_STATE_IC~8, processor, 1
instance = comp, \imem_c|NEXT_STATE_IC~9 , imem_c|NEXT_STATE_IC~9, processor, 1
instance = comp, \imem_c|NEXT_STATE_IC~7 , imem_c|NEXT_STATE_IC~7, processor, 1
instance = comp, \imem_c|NEXT_STATE_IC~10 , imem_c|NEXT_STATE_IC~10, processor, 1
instance = comp, \imem_c|imemAV1~11 , imem_c|imemAV1~11, processor, 1
instance = comp, \imem_c|NEXT_STATE_IC~11 , imem_c|NEXT_STATE_IC~11, processor, 1
instance = comp, \imem_c|NEXT_STATE_IC~12 , imem_c|NEXT_STATE_IC~12, processor, 1
instance = comp, \imem_c|NEXT_STATE_IC~13 , imem_c|NEXT_STATE_IC~13, processor, 1
instance = comp, \imem_c|NEXT_STATE_IC~14 , imem_c|NEXT_STATE_IC~14, processor, 1
instance = comp, \imem_c|NEXT_STATE_IC.NORMENDI , imem_c|NEXT_STATE_IC.NORMENDI, processor, 1
instance = comp, \imem_c|INS_1[4]~3 , imem_c|INS_1[4]~3, processor, 1
instance = comp, \imem_c|INS_1[6] , imem_c|INS_1[6], processor, 1
instance = comp, \CORE_0|AR|value~6 , CORE_0|AR|value~6, processor, 1
instance = comp, \CORE_0|AR|value[6] , CORE_0|AR|value[6], processor, 1
instance = comp, \CORE_0|CU|wEN[12]~feeder , CORE_0|CU|wEN[12]~feeder, processor, 1
instance = comp, \CORE_0|CU|wEN[12] , CORE_0|CU|wEN[12], processor, 1
instance = comp, \CORE_0|PC|value[6] , CORE_0|PC|value[6], processor, 1
instance = comp, \imem_c|PC_OUT~3 , imem_c|PC_OUT~3, processor, 1
instance = comp, \imem_c|PC_OUT[0]~4 , imem_c|PC_OUT[0]~4, processor, 1
instance = comp, \imem_c|PC_OUT[6] , imem_c|PC_OUT[6], processor, 1
instance = comp, \CORE_0|PC|value[7]~22 , CORE_0|PC|value[7]~22, processor, 1
instance = comp, \CORE_0|PC|value[7] , CORE_0|PC|value[7], processor, 1
instance = comp, \imem_c|PC_OUT[7] , imem_c|PC_OUT[7], processor, 1
instance = comp, \ins_mem|mem_rtl_0|auto_generated|ram_block1a0 , ins_mem|mem_rtl_0|auto_generated|ram_block1a0, processor, 1
instance = comp, \imem_c|INS_1[5]~feeder , imem_c|INS_1[5]~feeder, processor, 1
instance = comp, \imem_c|INS_1[5] , imem_c|INS_1[5], processor, 1
instance = comp, \CORE_0|AR|value~5 , CORE_0|AR|value~5, processor, 1
instance = comp, \CORE_0|AR|value[5] , CORE_0|AR|value[5], processor, 1
instance = comp, \CORE_0|PC|value[5] , CORE_0|PC|value[5], processor, 1
instance = comp, \imem_c|PC_OUT[5]~feeder , imem_c|PC_OUT[5]~feeder, processor, 1
instance = comp, \imem_c|PC_OUT[5] , imem_c|PC_OUT[5], processor, 1
instance = comp, \imem_c|INS_1[4]~feeder , imem_c|INS_1[4]~feeder, processor, 1
instance = comp, \imem_c|INS_1[4] , imem_c|INS_1[4], processor, 1
instance = comp, \CORE_0|AR|value~4 , CORE_0|AR|value~4, processor, 1
instance = comp, \CORE_0|AR|value[4] , CORE_0|AR|value[4], processor, 1
instance = comp, \CORE_0|PC|value[4] , CORE_0|PC|value[4], processor, 1
instance = comp, \imem_c|PC_OUT[4] , imem_c|PC_OUT[4], processor, 1
instance = comp, \imem_c|INS_1[0]~feeder , imem_c|INS_1[0]~feeder, processor, 1
instance = comp, \imem_c|INS_1[0] , imem_c|INS_1[0], processor, 1
instance = comp, \CORE_0|IR|value[0] , CORE_0|IR|value[0], processor, 1
instance = comp, \CORE_0|CU|Equal0~1 , CORE_0|CU|Equal0~1, processor, 1
instance = comp, \CORE_0|CU|Selector50~0 , CORE_0|CU|Selector50~0, processor, 1
instance = comp, \CORE_0|CU|NEXT_STATE.10100001 , CORE_0|CU|NEXT_STATE.10100001, processor, 1
instance = comp, \CORE_0|CU|WideOr17~1 , CORE_0|CU|WideOr17~1, processor, 1
instance = comp, \CORE_0|CU|WideOr17~0 , CORE_0|CU|WideOr17~0, processor, 1
instance = comp, \CORE_0|CU|WideOr17~2 , CORE_0|CU|WideOr17~2, processor, 1
instance = comp, \CORE_0|CU|WideOr17 , CORE_0|CU|WideOr17, processor, 1
instance = comp, \CORE_0|CU|busMUX[0] , CORE_0|CU|busMUX[0], processor, 1
instance = comp, \CORE_0|BUSMUX|Mux3~0 , CORE_0|BUSMUX|Mux3~0, processor, 1
instance = comp, \CORE_0|RT|value~4 , CORE_0|RT|value~4, processor, 1
instance = comp, \CORE_0|RT|value[3] , CORE_0|RT|value[3], processor, 1
instance = comp, \CORE_0|BUSMUX|Mux3~1 , CORE_0|BUSMUX|Mux3~1, processor, 1
instance = comp, \CORE_0|RR|value[3] , CORE_0|RR|value[3], processor, 1
instance = comp, \CORE_0|RC1|value[3] , CORE_0|RC1|value[3], processor, 1
instance = comp, \CORE_0|BUSMUX|Mux3~2 , CORE_0|BUSMUX|Mux3~2, processor, 1
instance = comp, \CORE_0|BUSMUX|Mux3~3 , CORE_0|BUSMUX|Mux3~3, processor, 1
instance = comp, \CORE_0|BUSMUX|Mux3~4 , CORE_0|BUSMUX|Mux3~4, processor, 1
instance = comp, \CORE_0|BUSMUX|Mux3~5 , CORE_0|BUSMUX|Mux3~5, processor, 1
instance = comp, \CORE_0|BUSMUX|Mux3~6 , CORE_0|BUSMUX|Mux3~6, processor, 1
instance = comp, \dmem_c|MEM_1[3] , dmem_c|MEM_1[3], processor, 1
instance = comp, \CORE_0|RP|value[3] , CORE_0|RP|value[3], processor, 1
instance = comp, \CORE_0|BUSMUX|Mux3~7 , CORE_0|BUSMUX|Mux3~7, processor, 1
instance = comp, \CORE_0|BUSMUX|Mux3~8 , CORE_0|BUSMUX|Mux3~8, processor, 1
instance = comp, \CORE_0|BUSMUX|Mux3~9 , CORE_0|BUSMUX|Mux3~9, processor, 1
instance = comp, \CORE_0|RT4|value[3] , CORE_0|RT4|value[3], processor, 1
instance = comp, \CORE_0|BUSMUX|Mux3~10 , CORE_0|BUSMUX|Mux3~10, processor, 1
instance = comp, \CORE_0|BUSMUX|select[3] , CORE_0|BUSMUX|select[3], processor, 1
instance = comp, \CORE_0|AR|value~3 , CORE_0|AR|value~3, processor, 1
instance = comp, \CORE_0|AR|value[3] , CORE_0|AR|value[3], processor, 1
instance = comp, \CORE_0|PC|value[3] , CORE_0|PC|value[3], processor, 1
instance = comp, \imem_c|PC_OUT[3]~feeder , imem_c|PC_OUT[3]~feeder, processor, 1
instance = comp, \imem_c|PC_OUT[3] , imem_c|PC_OUT[3], processor, 1
instance = comp, \imem_c|INS_1[2]~feeder , imem_c|INS_1[2]~feeder, processor, 1
instance = comp, \imem_c|INS_1[2] , imem_c|INS_1[2], processor, 1
instance = comp, \CORE_0|IR|value[2] , CORE_0|IR|value[2], processor, 1
instance = comp, \CORE_0|CU|Selector57~0 , CORE_0|CU|Selector57~0, processor, 1
instance = comp, \CORE_0|CU|NEXT_STATE.11010001 , CORE_0|CU|NEXT_STATE.11010001, processor, 1
instance = comp, \CORE_0|CU|INC[0]~feeder , CORE_0|CU|INC[0]~feeder, processor, 1
instance = comp, \CORE_0|CU|INC[0] , CORE_0|CU|INC[0], processor, 1
instance = comp, \CORE_0|RC3|value[0]~8 , CORE_0|RC3|value[0]~8, processor, 1
instance = comp, \CORE_0|RC3|value[0] , CORE_0|RC3|value[0], processor, 1
instance = comp, \CORE_0|RC3|value[1]~10 , CORE_0|RC3|value[1]~10, processor, 1
instance = comp, \CORE_0|RC3|value[1] , CORE_0|RC3|value[1], processor, 1
instance = comp, \CORE_0|RC3|value[2] , CORE_0|RC3|value[2], processor, 1
instance = comp, \CORE_0|BUSMUX|Mux2~4 , CORE_0|BUSMUX|Mux2~4, processor, 1
instance = comp, \CORE_0|RC1|value[2] , CORE_0|RC1|value[2], processor, 1
instance = comp, \CORE_0|BUSMUX|Mux2~2 , CORE_0|BUSMUX|Mux2~2, processor, 1
instance = comp, \CORE_0|BUSMUX|Mux2~3 , CORE_0|BUSMUX|Mux2~3, processor, 1
instance = comp, \CORE_0|BUSMUX|Mux2~5 , CORE_0|BUSMUX|Mux2~5, processor, 1
instance = comp, \CORE_0|BUSMUX|Mux2~0 , CORE_0|BUSMUX|Mux2~0, processor, 1
instance = comp, \CORE_0|RT|value~3 , CORE_0|RT|value~3, processor, 1
instance = comp, \CORE_0|RT|value[2] , CORE_0|RT|value[2], processor, 1
instance = comp, \CORE_0|BUSMUX|Mux2~1 , CORE_0|BUSMUX|Mux2~1, processor, 1
instance = comp, \CORE_0|BUSMUX|Mux2~6 , CORE_0|BUSMUX|Mux2~6, processor, 1
instance = comp, \CORE_0|RR|value[2] , CORE_0|RR|value[2], processor, 1
instance = comp, \CORE_0|RP|value[2] , CORE_0|RP|value[2], processor, 1
instance = comp, \CORE_0|BUSMUX|Mux2~7 , CORE_0|BUSMUX|Mux2~7, processor, 1
instance = comp, \dmem_c|MEM_1[2] , dmem_c|MEM_1[2], processor, 1
instance = comp, \CORE_0|BUSMUX|Mux2~8 , CORE_0|BUSMUX|Mux2~8, processor, 1
instance = comp, \CORE_0|BUSMUX|Mux2~9 , CORE_0|BUSMUX|Mux2~9, processor, 1
instance = comp, \CORE_0|RT4|value[2] , CORE_0|RT4|value[2], processor, 1
instance = comp, \CORE_0|BUSMUX|Mux2~10 , CORE_0|BUSMUX|Mux2~10, processor, 1
instance = comp, \CORE_0|BUSMUX|select[2] , CORE_0|BUSMUX|select[2], processor, 1
instance = comp, \CORE_0|AR|value~2 , CORE_0|AR|value~2, processor, 1
instance = comp, \CORE_0|AR|value[2] , CORE_0|AR|value[2], processor, 1
instance = comp, \CORE_0|PC|value[2] , CORE_0|PC|value[2], processor, 1
instance = comp, \imem_c|PC_OUT[2] , imem_c|PC_OUT[2], processor, 1
instance = comp, \imem_c|INS_1[1]~feeder , imem_c|INS_1[1]~feeder, processor, 1
instance = comp, \imem_c|INS_1[1] , imem_c|INS_1[1], processor, 1
instance = comp, \CORE_0|IR|value[1] , CORE_0|IR|value[1], processor, 1
instance = comp, \CORE_0|CU|Selector53~1 , CORE_0|CU|Selector53~1, processor, 1
instance = comp, \CORE_0|CU|NEXT_STATE.11000001 , CORE_0|CU|NEXT_STATE.11000001, processor, 1
instance = comp, \CORE_0|CU|busMUX~0 , CORE_0|CU|busMUX~0, processor, 1
instance = comp, \CORE_0|CU|busMUX[4] , CORE_0|CU|busMUX[4], processor, 1
instance = comp, \CORE_0|RT4|value[1] , CORE_0|RT4|value[1], processor, 1
instance = comp, \CORE_0|RC1|value[1] , CORE_0|RC1|value[1], processor, 1
instance = comp, \CORE_0|BUSMUX|Mux1~9 , CORE_0|BUSMUX|Mux1~9, processor, 1
instance = comp, \CORE_0|BUSMUX|Mux1~10 , CORE_0|BUSMUX|Mux1~10, processor, 1
instance = comp, \CORE_0|RR|value[1] , CORE_0|RR|value[1], processor, 1
instance = comp, \CORE_0|BUSMUX|Mux1~7 , CORE_0|BUSMUX|Mux1~7, processor, 1
instance = comp, \CORE_0|BUSMUX|Mux1~11 , CORE_0|BUSMUX|Mux1~11, processor, 1
instance = comp, \CORE_0|BUSMUX|Mux1~8 , CORE_0|BUSMUX|Mux1~8, processor, 1
instance = comp, \CORE_0|BUSMUX|Mux1~12 , CORE_0|BUSMUX|Mux1~12, processor, 1
instance = comp, \CORE_0|RP|value[1] , CORE_0|RP|value[1], processor, 1
instance = comp, \CORE_0|BUSMUX|Mux1~4 , CORE_0|BUSMUX|Mux1~4, processor, 1
instance = comp, \dmem_c|MEM_1[1] , dmem_c|MEM_1[1], processor, 1
instance = comp, \CORE_0|BUSMUX|Mux1~5 , CORE_0|BUSMUX|Mux1~5, processor, 1
instance = comp, \CORE_0|RT|value~2 , CORE_0|RT|value~2, processor, 1
instance = comp, \CORE_0|RT|value[1] , CORE_0|RT|value[1], processor, 1
instance = comp, \CORE_0|BUSMUX|Mux1~2 , CORE_0|BUSMUX|Mux1~2, processor, 1
instance = comp, \CORE_0|BUSMUX|Mux1~3 , CORE_0|BUSMUX|Mux1~3, processor, 1
instance = comp, \CORE_0|BUSMUX|Mux1~6 , CORE_0|BUSMUX|Mux1~6, processor, 1
instance = comp, \CORE_0|BUSMUX|Mux1~14 , CORE_0|BUSMUX|Mux1~14, processor, 1
instance = comp, \CORE_0|BUSMUX|Mux1~13 , CORE_0|BUSMUX|Mux1~13, processor, 1
instance = comp, \CORE_0|BUSMUX|select[1] , CORE_0|BUSMUX|select[1], processor, 1
instance = comp, \CORE_0|AR|value~1 , CORE_0|AR|value~1, processor, 1
instance = comp, \CORE_0|AR|value[1] , CORE_0|AR|value[1], processor, 1
instance = comp, \CORE_0|PC|value[1] , CORE_0|PC|value[1], processor, 1
instance = comp, \imem_c|PC_OUT[1]~feeder , imem_c|PC_OUT[1]~feeder, processor, 1
instance = comp, \imem_c|PC_OUT[1] , imem_c|PC_OUT[1], processor, 1
instance = comp, \imem_c|INS_3[6]~feeder , imem_c|INS_3[6]~feeder, processor, 1
instance = comp, \imem_c|INS_3[6] , imem_c|INS_3[6], processor, 1
instance = comp, \CORE_2|IR|value[6] , CORE_2|IR|value[6], processor, 1
instance = comp, \CORE_2|CU|Selector12~11 , CORE_2|CU|Selector12~11, processor, 1
instance = comp, \CORE_2|CU|Selector12~13 , CORE_2|CU|Selector12~13, processor, 1
instance = comp, \CORE_2|CU|Selector12~27 , CORE_2|CU|Selector12~27, processor, 1
instance = comp, \CORE_2|CU|Selector12~14 , CORE_2|CU|Selector12~14, processor, 1
instance = comp, \CORE_2|CU|Selector12~15 , CORE_2|CU|Selector12~15, processor, 1
instance = comp, \CORE_2|CU|Equal1~1 , CORE_2|CU|Equal1~1, processor, 1
instance = comp, \CORE_2|CU|Selector11~0 , CORE_2|CU|Selector11~0, processor, 1
instance = comp, \CORE_2|CU|NEXT_STATE.00100000 , CORE_2|CU|NEXT_STATE.00100000, processor, 1
instance = comp, \CORE_2|CU|Selector13~0 , CORE_2|CU|Selector13~0, processor, 1
instance = comp, \CORE_2|CU|NEXT_STATE.00100010 , CORE_2|CU|NEXT_STATE.00100010, processor, 1
instance = comp, \CORE_2|CU|WideOr28~0 , CORE_2|CU|WideOr28~0, processor, 1
instance = comp, \CORE_2|CU|NEXT_STATE.00110000 , CORE_2|CU|NEXT_STATE.00110000, processor, 1
instance = comp, \CORE_2|CU|Selector7~0 , CORE_2|CU|Selector7~0, processor, 1
instance = comp, \CORE_2|CU|Selector7~1 , CORE_2|CU|Selector7~1, processor, 1
instance = comp, \CORE_2|CU|coreS , CORE_2|CU|coreS, processor, 1
instance = comp, \dmem_c|always0~1 , dmem_c|always0~1, processor, 1
instance = comp, \dmem_c|Selector21~0 , dmem_c|Selector21~0, processor, 1
instance = comp, \dmem_c|Selector21~1 , dmem_c|Selector21~1, processor, 1
instance = comp, \dmem_c|NEXT_STATE_DC~67 , dmem_c|NEXT_STATE_DC~67, processor, 1
instance = comp, \dmem_c|Selector21~2 , dmem_c|Selector21~2, processor, 1
instance = comp, \dmem_c|NEXT_STATE_DC.AR_2_1 , dmem_c|NEXT_STATE_DC.AR_2_1, processor, 1
instance = comp, \dmem_c|Selector1~0 , dmem_c|Selector1~0, processor, 1
instance = comp, \dmem_c|Selector0~3 , dmem_c|Selector0~3, processor, 1
instance = comp, \dmem_c|Selector0~1 , dmem_c|Selector0~1, processor, 1
instance = comp, \dmem_c|Selector0~5 , dmem_c|Selector0~5, processor, 1
instance = comp, \dmem_c|Selector0~0 , dmem_c|Selector0~0, processor, 1
instance = comp, \dmem_c|Selector0~9 , dmem_c|Selector0~9, processor, 1
instance = comp, \dmem_c|memAV1 , dmem_c|memAV1, processor, 1
instance = comp, \CORE_0|CU|memAVREG , CORE_0|CU|memAVREG, processor, 1
instance = comp, \CORE_0|CU|Selector22~2 , CORE_0|CU|Selector22~2, processor, 1
instance = comp, \CORE_0|CU|Selector22~3 , CORE_0|CU|Selector22~3, processor, 1
instance = comp, \CORE_0|CU|Selector22~4 , CORE_0|CU|Selector22~4, processor, 1
instance = comp, \CORE_0|CU|NEXT_STATE.01000011 , CORE_0|CU|NEXT_STATE.01000011, processor, 1
instance = comp, \CORE_0|CU|WideOr16~0 , CORE_0|CU|WideOr16~0, processor, 1
instance = comp, \CORE_0|CU|WideOr16~1 , CORE_0|CU|WideOr16~1, processor, 1
instance = comp, \CORE_0|CU|WideOr22~3 , CORE_0|CU|WideOr22~3, processor, 1
instance = comp, \CORE_0|CU|WideOr22~2 , CORE_0|CU|WideOr22~2, processor, 1
instance = comp, \CORE_0|CU|WideOr22~4 , CORE_0|CU|WideOr22~4, processor, 1
instance = comp, \CORE_0|CU|WideOr22~1 , CORE_0|CU|WideOr22~1, processor, 1
instance = comp, \CORE_0|CU|WideOr22~0 , CORE_0|CU|WideOr22~0, processor, 1
instance = comp, \CORE_0|CU|WideOr22~5 , CORE_0|CU|WideOr22~5, processor, 1
instance = comp, \imem_c|imemAV1~4 , imem_c|imemAV1~4, processor, 1
instance = comp, \imem_c|imemAV1~5 , imem_c|imemAV1~5, processor, 1
instance = comp, \imem_c|imemAV1~6 , imem_c|imemAV1~6, processor, 1
instance = comp, \imem_c|imemAV1~7 , imem_c|imemAV1~7, processor, 1
instance = comp, \imem_c|imemAV1~9 , imem_c|imemAV1~9, processor, 1
instance = comp, \imem_c|imemAV1~10 , imem_c|imemAV1~10, processor, 1
instance = comp, \imem_c|imemAV1~12 , imem_c|imemAV1~12, processor, 1
instance = comp, \imem_c|imemAV1 , imem_c|imemAV1, processor, 1
instance = comp, \CORE_0|CU|Selector8~1 , CORE_0|CU|Selector8~1, processor, 1
instance = comp, \CORE_0|CU|NEXT_STATE.00010000 , CORE_0|CU|NEXT_STATE.00010000, processor, 1
instance = comp, \CORE_0|CU|Selector9~0 , CORE_0|CU|Selector9~0, processor, 1
instance = comp, \CORE_0|CU|NEXT_STATE.00010001 , CORE_0|CU|NEXT_STATE.00010001, processor, 1
instance = comp, \CORE_0|CU|WideOr18~0 , CORE_0|CU|WideOr18~0, processor, 1
instance = comp, \CORE_0|CU|INC[5] , CORE_0|CU|INC[5], processor, 1
instance = comp, \CORE_0|PC|value[0] , CORE_0|PC|value[0], processor, 1
instance = comp, \imem_c|PC_OUT[0]~feeder , imem_c|PC_OUT[0]~feeder, processor, 1
instance = comp, \imem_c|PC_OUT[0] , imem_c|PC_OUT[0], processor, 1
instance = comp, \imem_c|INS_7[7]~feeder , imem_c|INS_7[7]~feeder, processor, 1
instance = comp, \imem_c|INS_7[7] , imem_c|INS_7[7], processor, 1
instance = comp, \CORE_6|IR|value[7] , CORE_6|IR|value[7], processor, 1
instance = comp, \CORE_6|CU|Selector12~10 , CORE_6|CU|Selector12~10, processor, 1
instance = comp, \CORE_6|CU|Equal1~1 , CORE_6|CU|Equal1~1, processor, 1
instance = comp, \CORE_6|CU|Selector11~0 , CORE_6|CU|Selector11~0, processor, 1
instance = comp, \CORE_6|CU|NEXT_STATE.00100000 , CORE_6|CU|NEXT_STATE.00100000, processor, 1
instance = comp, \CORE_6|CU|compMUX~0 , CORE_6|CU|compMUX~0, processor, 1
instance = comp, \CORE_6|CU|compMUX[2] , CORE_6|CU|compMUX[2], processor, 1
instance = comp, \CORE_6|CU|compMUX[1]~feeder , CORE_6|CU|compMUX[1]~feeder, processor, 1
instance = comp, \CORE_6|CU|compMUX[1] , CORE_6|CU|compMUX[1], processor, 1
instance = comp, \CORE_6|COMPMUX2|Mux5~0 , CORE_6|COMPMUX2|Mux5~0, processor, 1
instance = comp, \CORE_6|COMPMUX2|Mux5~1 , CORE_6|COMPMUX2|Mux5~1, processor, 1
instance = comp, \CORE_6|COMPMUX1|Mux5~0 , CORE_6|COMPMUX1|Mux5~0, processor, 1
instance = comp, \CORE_6|COMPMUX1|Mux5~1 , CORE_6|COMPMUX1|Mux5~1, processor, 1
instance = comp, \CORE_6|COMPMUX2|Mux4~0 , CORE_6|COMPMUX2|Mux4~0, processor, 1
instance = comp, \CORE_6|COMPMUX2|Mux4~1 , CORE_6|COMPMUX2|Mux4~1, processor, 1
instance = comp, \CORE_6|COMPMUX1|Mux4~0 , CORE_6|COMPMUX1|Mux4~0, processor, 1
instance = comp, \CORE_6|COMPMUX1|Mux4~1 , CORE_6|COMPMUX1|Mux4~1, processor, 1
instance = comp, \CORE_6|COMPMUX2|Mux3~0 , CORE_6|COMPMUX2|Mux3~0, processor, 1
instance = comp, \CORE_6|COMPMUX2|Mux3~1 , CORE_6|COMPMUX2|Mux3~1, processor, 1
instance = comp, \CORE_6|COMPMUX1|Mux3~0 , CORE_6|COMPMUX1|Mux3~0, processor, 1
instance = comp, \CORE_6|COMPMUX1|Mux3~1 , CORE_6|COMPMUX1|Mux3~1, processor, 1
instance = comp, \CORE_6|COMPMUX2|Mux2~0 , CORE_6|COMPMUX2|Mux2~0, processor, 1
instance = comp, \CORE_6|COMPMUX2|Mux2~1 , CORE_6|COMPMUX2|Mux2~1, processor, 1
instance = comp, \CORE_6|COMPMUX1|Mux2~0 , CORE_6|COMPMUX1|Mux2~0, processor, 1
instance = comp, \CORE_6|COMPMUX1|Mux2~1 , CORE_6|COMPMUX1|Mux2~1, processor, 1
instance = comp, \CORE_6|COMPMUX1|Mux1~0 , CORE_6|COMPMUX1|Mux1~0, processor, 1
instance = comp, \CORE_6|COMPMUX1|Mux1~1 , CORE_6|COMPMUX1|Mux1~1, processor, 1
instance = comp, \CORE_6|COMPMUX2|Mux1~0 , CORE_6|COMPMUX2|Mux1~0, processor, 1
instance = comp, \CORE_6|COMPMUX2|Mux1~1 , CORE_6|COMPMUX2|Mux1~1, processor, 1
instance = comp, \CORE_6|COMPMUX1|Mux0~0 , CORE_6|COMPMUX1|Mux0~0, processor, 1
instance = comp, \CORE_6|COMPMUX1|Mux0~1 , CORE_6|COMPMUX1|Mux0~1, processor, 1
instance = comp, \CORE_6|COMPMUX2|Mux0~0 , CORE_6|COMPMUX2|Mux0~0, processor, 1
instance = comp, \CORE_6|COMPMUX2|Mux0~1 , CORE_6|COMPMUX2|Mux0~1, processor, 1
instance = comp, \CORE_6|COMP|value[0]~0 , CORE_6|COMP|value[0]~0, processor, 1
instance = comp, \CORE_6|COMP|value[1]~2 , CORE_6|COMP|value[1]~2, processor, 1
instance = comp, \CORE_6|COMP|value[2]~4 , CORE_6|COMP|value[2]~4, processor, 1
instance = comp, \CORE_6|COMP|value[3]~6 , CORE_6|COMP|value[3]~6, processor, 1
instance = comp, \CORE_6|COMP|value[4]~8 , CORE_6|COMP|value[4]~8, processor, 1
instance = comp, \CORE_6|COMP|value[5]~10 , CORE_6|COMP|value[5]~10, processor, 1
instance = comp, \CORE_6|COMP|Equal0~1 , CORE_6|COMP|Equal0~1, processor, 1
instance = comp, \CORE_6|COMPMUX1|Mux7~0 , CORE_6|COMPMUX1|Mux7~0, processor, 1
instance = comp, \CORE_6|COMPMUX1|Mux7~1 , CORE_6|COMPMUX1|Mux7~1, processor, 1
instance = comp, \CORE_6|COMPMUX2|Mux7~0 , CORE_6|COMPMUX2|Mux7~0, processor, 1
instance = comp, \CORE_6|COMPMUX2|Mux7~1 , CORE_6|COMPMUX2|Mux7~1, processor, 1
instance = comp, \CORE_6|COMPMUX2|Mux6~0 , CORE_6|COMPMUX2|Mux6~0, processor, 1
instance = comp, \CORE_6|COMPMUX2|Mux6~1 , CORE_6|COMPMUX2|Mux6~1, processor, 1
instance = comp, \CORE_6|COMPMUX1|Mux6~0 , CORE_6|COMPMUX1|Mux6~0, processor, 1
instance = comp, \CORE_6|COMPMUX1|Mux6~1 , CORE_6|COMPMUX1|Mux6~1, processor, 1
instance = comp, \CORE_6|COMP|value[6]~12 , CORE_6|COMP|value[6]~12, processor, 1
instance = comp, \CORE_6|COMP|value[7]~14 , CORE_6|COMP|value[7]~14, processor, 1
instance = comp, \CORE_6|COMP|Equal0~0 , CORE_6|COMP|Equal0~0, processor, 1
instance = comp, \CORE_6|COMP|Equal0~2 , CORE_6|COMP|Equal0~2, processor, 1
instance = comp, \CORE_6|CU|zFlag , CORE_6|CU|zFlag, processor, 1
instance = comp, \CORE_6|CU|Selector18~0 , CORE_6|CU|Selector18~0, processor, 1
instance = comp, \CORE_6|CU|NEXT_STATE.00110001 , CORE_6|CU|NEXT_STATE.00110001, processor, 1
instance = comp, \CORE_6|CU|iROMREAD~0 , CORE_6|CU|iROMREAD~0, processor, 1
instance = comp, \CORE_6|CU|Selector4~2 , CORE_6|CU|Selector4~2, processor, 1
instance = comp, \CORE_6|CU|Selector4~3 , CORE_6|CU|Selector4~3, processor, 1
instance = comp, \CORE_6|CU|Selector4~4 , CORE_6|CU|Selector4~4, processor, 1
instance = comp, \CORE_6|CU|iROMREAD , CORE_6|CU|iROMREAD, processor, 1
instance = comp, \imem_c|rEN~3 , imem_c|rEN~3, processor, 1
instance = comp, \imem_c|rEN~1 , imem_c|rEN~1, processor, 1
instance = comp, \imem_c|rEN~2 , imem_c|rEN~2, processor, 1
instance = comp, \imem_c|rEN~4 , imem_c|rEN~4, processor, 1
instance = comp, \imem_c|rEN~0 , imem_c|rEN~0, processor, 1
instance = comp, \imem_c|rEN~5 , imem_c|rEN~5, processor, 1
instance = comp, \imem_c|rEN , imem_c|rEN, processor, 1
instance = comp, \imem_c|INS_1[3]~feeder , imem_c|INS_1[3]~feeder, processor, 1
instance = comp, \imem_c|INS_1[3] , imem_c|INS_1[3], processor, 1
instance = comp, \CORE_0|IR|value[3] , CORE_0|IR|value[3], processor, 1
instance = comp, \CORE_0|CU|WideOr1~0 , CORE_0|CU|WideOr1~0, processor, 1
instance = comp, \CORE_0|CU|Selector36~10 , CORE_0|CU|Selector36~10, processor, 1
instance = comp, \CORE_0|CU|Selector36~11 , CORE_0|CU|Selector36~11, processor, 1
instance = comp, \CORE_0|CU|Selector36~12 , CORE_0|CU|Selector36~12, processor, 1
instance = comp, \CORE_0|CU|Selector36~13 , CORE_0|CU|Selector36~13, processor, 1
instance = comp, \CORE_0|CU|Selector36~14 , CORE_0|CU|Selector36~14, processor, 1
instance = comp, \CORE_0|CU|Selector63~1 , CORE_0|CU|Selector63~1, processor, 1
instance = comp, \CORE_0|CU|Selector63~2 , CORE_0|CU|Selector63~2, processor, 1
instance = comp, \CORE_0|CU|NEXT_STATE.11110001 , CORE_0|CU|NEXT_STATE.11110001, processor, 1
instance = comp, \CORE_0|CU|NEXT_STATE.11110010 , CORE_0|CU|NEXT_STATE.11110010, processor, 1
instance = comp, \CORE_0|CU|Selector7~0 , CORE_0|CU|Selector7~0, processor, 1
instance = comp, \CORE_0|CU|Selector7~1 , CORE_0|CU|Selector7~1, processor, 1
instance = comp, \CORE_0|CU|coreS , CORE_0|CU|coreS, processor, 1
instance = comp, \proc_state~0 , proc_state~0, processor, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
