Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  2 16:23:58 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.405        0.000                      0                 1531        0.085        0.000                      0                 1531       54.305        0.000                       0                   563  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.405        0.000                      0                 1527        0.085        0.000                      0                 1527       54.305        0.000                       0                   563  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  104.708        0.000                      0                    4        0.994        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.405ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        105.129ns  (logic 60.261ns (57.321%)  route 44.868ns (42.679%))
  Logic Levels:           318  (CARRY4=286 LUT2=1 LUT3=23 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.550     5.134    sm/clk_IBUF_BUFG
    SLICE_X44Y27         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDSE (Prop_fdse_C_Q)         0.456     5.590 r  sm/D_states_q_reg[7]/Q
                         net (fo=167, routed)         3.422     9.013    sm/D_states_q[7]
    SLICE_X55Y27         LUT3 (Prop_lut3_I2_O)        0.152     9.165 f  sm/ram_reg_i_88/O
                         net (fo=2, routed)           0.550     9.715    sm/ram_reg_i_88_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I5_O)        0.326    10.041 r  sm/ram_reg_i_68/O
                         net (fo=1, routed)           0.433    10.475    sm/ram_reg_i_68_n_0
    SLICE_X58Y27         LUT5 (Prop_lut5_I4_O)        0.124    10.599 r  sm/ram_reg_i_34/O
                         net (fo=35, routed)          1.405    12.003    L_reg/M_sm_ra1[2]
    SLICE_X52Y18         LUT3 (Prop_lut3_I1_O)        0.148    12.151 r  L_reg/D_registers_q[7][31]_i_65/O
                         net (fo=45, routed)          0.991    13.142    sm/M_alum_a[31]
    SLICE_X49Y18         LUT2 (Prop_lut2_I1_O)        0.328    13.470 r  sm/D_registers_q[7][31]_i_207/O
                         net (fo=1, routed)           0.000    13.470    alum/S[0]
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.002 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.002    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.116 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.116    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.230 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.230    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.344 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.344    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.458 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.458    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.572 r  alum/D_registers_q_reg[7][31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    14.572    alum/D_registers_q_reg[7][31]_i_173_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.686 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.009    14.695    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.809 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.809    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.080 r  alum/D_registers_q_reg[7][31]_i_87/CO[0]
                         net (fo=37, routed)          1.058    16.138    alum/temp_out0[31]
    SLICE_X50Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.982 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.982    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.099 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    17.099    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.216 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.216    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.333 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.333    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.450 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.450    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.567 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.567    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.684 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.009    17.693    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.810 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.810    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.967 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.986    18.953    alum/temp_out0[30]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.332    19.285 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    19.285    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.835 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.835    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.949 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.949    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.063 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.063    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.177 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.177    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.291 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.291    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.405 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.405    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.519 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.009    20.528    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.642 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.642    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.799 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.046    21.845    alum/temp_out0[29]
    SLICE_X45Y20         LUT3 (Prop_lut3_I0_O)        0.329    22.174 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    22.174    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.724 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.724    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.838 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.838    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.952 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.952    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.066 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.066    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.180 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.009    23.189    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.303 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.303    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.417 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.417    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.531 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.531    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.688 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.203    24.891    alum/temp_out0[28]
    SLICE_X38Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    25.691 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.691    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.808 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.808    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.925 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.925    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.042 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.042    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.159 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.009    26.168    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.285 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.285    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.402 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.402    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.519 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.519    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.676 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.997    27.673    alum/temp_out0[27]
    SLICE_X32Y19         LUT3 (Prop_lut3_I0_O)        0.332    28.005 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.005    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.555 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.555    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.669 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.669    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.783 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.783    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.897 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.897    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.011 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.011    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.125 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    29.134    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.248 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.248    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.362 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.362    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.519 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.088    30.607    alum/temp_out0[26]
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.329    30.936 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.936    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.486 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.486    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.600 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.600    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.714 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.714    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.828 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.828    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.942 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.942    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.056 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    32.065    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.179 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.179    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.293 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.293    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.450 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.971    33.421    alum/temp_out0[25]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    33.750 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.750    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.300 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.300    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.414 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.414    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.528 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.528    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.642 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.642    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.756 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.756    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.870 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    34.879    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.993 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.993    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.107 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.107    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.264 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.027    36.291    alum/temp_out0[24]
    SLICE_X47Y20         LUT3 (Prop_lut3_I0_O)        0.329    36.620 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.620    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.170 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.170    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.284 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.284    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.398 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.398    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.512 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.512    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.626 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.009    37.635    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.749 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.749    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.863 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.863    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.977 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.977    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.134 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.914    39.048    alum/temp_out0[23]
    SLICE_X46Y20         LUT3 (Prop_lut3_I0_O)        0.329    39.377 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.377    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.910 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.910    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.027 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.027    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.144 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.144    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.261 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.261    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.378 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.009    40.387    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.504 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.504    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.621 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.621    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.738 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.738    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.895 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.375    42.270    alum/temp_out0[22]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.332    42.602 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.602    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.135 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.135    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.252 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.252    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.369 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.369    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.486 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.486    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.603 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.603    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.720 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.720    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.837 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.837    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.954 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.954    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.111 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.915    45.026    alum/temp_out0[21]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.332    45.358 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    45.358    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.908 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.908    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.022 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    46.022    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.136 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.136    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.250 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.250    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.364 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.364    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.478 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.478    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.592 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.592    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.749 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.981    47.731    alum/temp_out0[20]
    SLICE_X45Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.516 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.516    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.630 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.630    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.744 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.744    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.858 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.858    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.972 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.972    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.086 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.086    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.200 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.200    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.314 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.314    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.471 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.046    50.517    alum/temp_out0[19]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    50.846 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.846    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.396 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.396    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.510 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.510    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.624 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.624    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.738 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.738    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.852 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.852    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.966 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.966    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.080 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.080    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.194 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.194    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.351 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.212    53.563    alum/temp_out0[18]
    SLICE_X44Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    54.348 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.348    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.462 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.462    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.576 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.576    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.690 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.690    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.804 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.804    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.918 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.918    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.032 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.032    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.146 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.146    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.303 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.998    56.301    alum/temp_out0[17]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329    56.630 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.630    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.180 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.180    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.294 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.294    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.408 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.408    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.522 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.522    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.636 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.636    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.750 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.750    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.864 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.864    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.978 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.978    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.135 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.140    59.275    alum/temp_out0[16]
    SLICE_X38Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    60.075 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.075    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.192 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.192    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.309 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.309    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.426 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.426    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.543 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.543    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.660 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.660    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.777 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.777    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.894 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.894    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.051 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.877    61.928    alum/temp_out0[15]
    SLICE_X37Y12         LUT3 (Prop_lut3_I0_O)        0.332    62.260 r  alum/D_registers_q[7][14]_i_55/O
                         net (fo=1, routed)           0.000    62.260    alum/D_registers_q[7][14]_i_55_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.810 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.810    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.924 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.924    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.038 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.038    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.152 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.152    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.266 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.266    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.380 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.380    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.494 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.494    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.651 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.854    64.505    alum/temp_out0[14]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    64.834 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.834    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.384 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.384    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.498 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.498    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.612 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.612    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.726 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.726    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.840 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.840    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.954 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.954    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.068 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.068    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.182 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.182    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.339 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.961    67.300    alum/temp_out0[13]
    SLICE_X35Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    68.085 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.085    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.199 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.199    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.313 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.313    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.427 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.427    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.541 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.541    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.655 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.655    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.769 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.769    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.883 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.883    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.040 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.930    69.970    alum/temp_out0[12]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.329    70.299 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.299    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.849 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.849    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.963 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.963    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.077 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.077    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.191 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.191    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.305 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.305    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.419 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.419    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.533 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.533    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.647 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.647    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.804 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.017    72.820    alum/temp_out0[11]
    SLICE_X42Y13         LUT3 (Prop_lut3_I0_O)        0.329    73.149 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.149    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.682 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.682    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.799 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.799    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.916 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.916    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.033 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.033    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.150 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.150    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.267 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.267    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.384 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.384    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.501 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.501    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.658 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.758    75.417    alum/temp_out0[10]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.332    75.749 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.749    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.299 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.299    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.413 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.413    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.527 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.527    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.641 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.641    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.755 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.755    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.869 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.869    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.983 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.009    76.992    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.106 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.106    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.263 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.966    78.229    alum/temp_out0[9]
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.329    78.558 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.558    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.108 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.108    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.222 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.222    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.336 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.336    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.450 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.450    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.564 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.564    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.678 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.678    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.792 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.792    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.906 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.009    79.915    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.072 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.077    81.149    alum/temp_out0[8]
    SLICE_X31Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.934 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.934    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.048 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.048    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.162 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.162    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.276 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.276    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.390 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.390    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.504 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.504    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.618 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.618    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.732 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.009    82.741    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.898 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.163    84.060    alum/temp_out0[7]
    SLICE_X31Y8          LUT3 (Prop_lut3_I0_O)        0.329    84.389 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.389    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.939 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.939    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.053 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.053    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.167 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.167    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.281 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.281    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.395 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.395    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.509 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.509    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.623 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.623    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.737 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.737    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.894 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.901    86.795    alum/temp_out0[6]
    SLICE_X30Y8          LUT3 (Prop_lut3_I0_O)        0.329    87.124 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.124    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.657 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.657    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.774 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.774    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.891 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.891    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.008 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.008    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.125 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.125    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.242 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.242    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.359 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.359    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.476 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.476    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.633 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.956    89.589    alum/temp_out0[5]
    SLICE_X28Y9          LUT3 (Prop_lut3_I0_O)        0.332    89.921 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.921    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.471 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.471    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.585 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.585    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.699 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.699    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.813 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.813    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.927 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.927    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.041 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.041    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.155 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.155    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.269 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.269    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.426 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.836    92.263    alum/temp_out0[4]
    SLICE_X29Y10         LUT3 (Prop_lut3_I0_O)        0.329    92.592 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.592    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.142 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.142    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.256 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.256    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.370 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.370    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.484 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.484    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.598 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.598    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.712 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.712    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.826 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.826    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.940 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.940    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.097 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.160    95.257    alum/temp_out0[3]
    SLICE_X32Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    96.042 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.042    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.156 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.156    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.270 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.270    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.384 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.384    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.498 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.498    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.612 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.612    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.726 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.726    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.840 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.840    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.997 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.024    98.021    alum/temp_out0[2]
    SLICE_X34Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    98.821 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.821    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.938 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.938    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.055 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.055    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.172 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.172    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.289 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.289    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.406 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.406    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.523 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.523    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.640 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.640    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.797 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.052   100.849    alum/temp_out0[1]
    SLICE_X33Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   101.637 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   101.637    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.751 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.751    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.865 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.865    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.979 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.979    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.093 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.093    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.207 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.207    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.321 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.321    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.435 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.435    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.592 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.688   103.281    sm/temp_out0[0]
    SLICE_X41Y10         LUT5 (Prop_lut5_I4_O)        0.329   103.610 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   103.610    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X41Y10         MUXF7 (Prop_muxf7_I0_O)      0.212   103.822 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.823   104.645    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I0_O)        0.299   104.944 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.198   106.142    sm/M_alum_out[0]
    SLICE_X55Y32         LUT6 (Prop_lut6_I5_O)        0.124   106.266 r  sm/ram_reg_i_27/O
                         net (fo=1, routed)           0.905   107.171    display/M_sm_bra[0]
    SLICE_X56Y45         LUT6 (Prop_lut6_I5_O)        0.124   107.295 r  display/ram_reg_i_17__0/O
                         net (fo=2, routed)           2.127   109.422    display/brams/override_address
    SLICE_X48Y4          LUT4 (Prop_lut4_I0_O)        0.124   109.546 r  display/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.716   110.263    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.494   116.009    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.269    
                         clock uncertainty           -0.035   116.234    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.668    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.668    
                         arrival time                        -110.263    
  -------------------------------------------------------------------
                         slack                                  5.405    

Slack (MET) :             5.602ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.932ns  (logic 60.261ns (57.429%)  route 44.671ns (42.571%))
  Logic Levels:           318  (CARRY4=286 LUT2=1 LUT3=23 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.550     5.134    sm/clk_IBUF_BUFG
    SLICE_X44Y27         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDSE (Prop_fdse_C_Q)         0.456     5.590 r  sm/D_states_q_reg[7]/Q
                         net (fo=167, routed)         3.422     9.013    sm/D_states_q[7]
    SLICE_X55Y27         LUT3 (Prop_lut3_I2_O)        0.152     9.165 f  sm/ram_reg_i_88/O
                         net (fo=2, routed)           0.550     9.715    sm/ram_reg_i_88_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I5_O)        0.326    10.041 r  sm/ram_reg_i_68/O
                         net (fo=1, routed)           0.433    10.475    sm/ram_reg_i_68_n_0
    SLICE_X58Y27         LUT5 (Prop_lut5_I4_O)        0.124    10.599 r  sm/ram_reg_i_34/O
                         net (fo=35, routed)          1.405    12.003    L_reg/M_sm_ra1[2]
    SLICE_X52Y18         LUT3 (Prop_lut3_I1_O)        0.148    12.151 r  L_reg/D_registers_q[7][31]_i_65/O
                         net (fo=45, routed)          0.991    13.142    sm/M_alum_a[31]
    SLICE_X49Y18         LUT2 (Prop_lut2_I1_O)        0.328    13.470 r  sm/D_registers_q[7][31]_i_207/O
                         net (fo=1, routed)           0.000    13.470    alum/S[0]
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.002 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.002    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.116 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.116    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.230 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.230    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.344 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.344    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.458 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.458    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.572 r  alum/D_registers_q_reg[7][31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    14.572    alum/D_registers_q_reg[7][31]_i_173_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.686 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.009    14.695    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.809 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.809    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.080 r  alum/D_registers_q_reg[7][31]_i_87/CO[0]
                         net (fo=37, routed)          1.058    16.138    alum/temp_out0[31]
    SLICE_X50Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.982 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.982    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.099 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    17.099    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.216 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.216    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.333 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.333    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.450 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.450    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.567 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.567    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.684 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.009    17.693    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.810 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.810    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.967 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.986    18.953    alum/temp_out0[30]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.332    19.285 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    19.285    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.835 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.835    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.949 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.949    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.063 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.063    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.177 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.177    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.291 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.291    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.405 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.405    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.519 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.009    20.528    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.642 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.642    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.799 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.046    21.845    alum/temp_out0[29]
    SLICE_X45Y20         LUT3 (Prop_lut3_I0_O)        0.329    22.174 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    22.174    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.724 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.724    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.838 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.838    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.952 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.952    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.066 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.066    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.180 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.009    23.189    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.303 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.303    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.417 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.417    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.531 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.531    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.688 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.203    24.891    alum/temp_out0[28]
    SLICE_X38Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    25.691 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.691    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.808 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.808    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.925 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.925    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.042 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.042    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.159 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.009    26.168    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.285 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.285    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.402 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.402    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.519 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.519    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.676 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.997    27.673    alum/temp_out0[27]
    SLICE_X32Y19         LUT3 (Prop_lut3_I0_O)        0.332    28.005 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.005    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.555 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.555    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.669 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.669    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.783 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.783    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.897 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.897    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.011 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.011    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.125 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    29.134    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.248 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.248    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.362 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.362    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.519 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.088    30.607    alum/temp_out0[26]
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.329    30.936 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.936    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.486 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.486    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.600 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.600    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.714 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.714    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.828 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.828    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.942 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.942    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.056 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    32.065    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.179 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.179    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.293 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.293    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.450 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.971    33.421    alum/temp_out0[25]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    33.750 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.750    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.300 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.300    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.414 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.414    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.528 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.528    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.642 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.642    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.756 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.756    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.870 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    34.879    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.993 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.993    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.107 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.107    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.264 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.027    36.291    alum/temp_out0[24]
    SLICE_X47Y20         LUT3 (Prop_lut3_I0_O)        0.329    36.620 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.620    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.170 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.170    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.284 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.284    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.398 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.398    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.512 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.512    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.626 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.009    37.635    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.749 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.749    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.863 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.863    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.977 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.977    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.134 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.914    39.048    alum/temp_out0[23]
    SLICE_X46Y20         LUT3 (Prop_lut3_I0_O)        0.329    39.377 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.377    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.910 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.910    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.027 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.027    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.144 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.144    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.261 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.261    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.378 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.009    40.387    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.504 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.504    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.621 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.621    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.738 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.738    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.895 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.375    42.270    alum/temp_out0[22]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.332    42.602 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.602    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.135 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.135    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.252 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.252    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.369 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.369    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.486 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.486    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.603 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.603    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.720 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.720    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.837 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.837    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.954 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.954    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.111 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.915    45.026    alum/temp_out0[21]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.332    45.358 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    45.358    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.908 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.908    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.022 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    46.022    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.136 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.136    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.250 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.250    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.364 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.364    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.478 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.478    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.592 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.592    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.749 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.981    47.731    alum/temp_out0[20]
    SLICE_X45Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.516 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.516    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.630 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.630    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.744 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.744    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.858 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.858    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.972 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.972    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.086 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.086    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.200 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.200    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.314 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.314    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.471 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.046    50.517    alum/temp_out0[19]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    50.846 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.846    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.396 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.396    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.510 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.510    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.624 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.624    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.738 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.738    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.852 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.852    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.966 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.966    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.080 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.080    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.194 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.194    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.351 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.212    53.563    alum/temp_out0[18]
    SLICE_X44Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    54.348 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.348    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.462 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.462    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.576 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.576    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.690 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.690    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.804 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.804    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.918 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.918    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.032 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.032    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.146 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.146    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.303 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.998    56.301    alum/temp_out0[17]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329    56.630 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.630    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.180 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.180    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.294 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.294    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.408 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.408    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.522 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.522    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.636 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.636    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.750 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.750    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.864 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.864    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.978 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.978    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.135 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.140    59.275    alum/temp_out0[16]
    SLICE_X38Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    60.075 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.075    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.192 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.192    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.309 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.309    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.426 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.426    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.543 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.543    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.660 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.660    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.777 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.777    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.894 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.894    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.051 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.877    61.928    alum/temp_out0[15]
    SLICE_X37Y12         LUT3 (Prop_lut3_I0_O)        0.332    62.260 r  alum/D_registers_q[7][14]_i_55/O
                         net (fo=1, routed)           0.000    62.260    alum/D_registers_q[7][14]_i_55_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.810 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.810    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.924 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.924    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.038 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.038    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.152 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.152    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.266 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.266    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.380 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.380    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.494 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.494    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.651 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.854    64.505    alum/temp_out0[14]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    64.834 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.834    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.384 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.384    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.498 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.498    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.612 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.612    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.726 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.726    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.840 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.840    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.954 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.954    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.068 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.068    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.182 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.182    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.339 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.961    67.300    alum/temp_out0[13]
    SLICE_X35Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    68.085 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.085    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.199 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.199    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.313 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.313    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.427 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.427    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.541 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.541    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.655 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.655    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.769 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.769    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.883 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.883    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.040 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.930    69.970    alum/temp_out0[12]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.329    70.299 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.299    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.849 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.849    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.963 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.963    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.077 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.077    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.191 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.191    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.305 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.305    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.419 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.419    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.533 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.533    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.647 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.647    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.804 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.017    72.820    alum/temp_out0[11]
    SLICE_X42Y13         LUT3 (Prop_lut3_I0_O)        0.329    73.149 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.149    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.682 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.682    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.799 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.799    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.916 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.916    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.033 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.033    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.150 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.150    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.267 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.267    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.384 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.384    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.501 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.501    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.658 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.758    75.417    alum/temp_out0[10]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.332    75.749 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.749    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.299 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.299    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.413 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.413    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.527 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.527    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.641 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.641    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.755 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.755    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.869 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.869    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.983 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.009    76.992    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.106 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.106    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.263 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.966    78.229    alum/temp_out0[9]
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.329    78.558 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.558    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.108 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.108    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.222 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.222    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.336 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.336    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.450 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.450    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.564 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.564    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.678 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.678    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.792 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.792    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.906 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.009    79.915    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.072 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.077    81.149    alum/temp_out0[8]
    SLICE_X31Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.934 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.934    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.048 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.048    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.162 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.162    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.276 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.276    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.390 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.390    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.504 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.504    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.618 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.618    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.732 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.009    82.741    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.898 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.163    84.060    alum/temp_out0[7]
    SLICE_X31Y8          LUT3 (Prop_lut3_I0_O)        0.329    84.389 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.389    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.939 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.939    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.053 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.053    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.167 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.167    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.281 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.281    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.395 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.395    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.509 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.509    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.623 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.623    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.737 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.737    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.894 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.901    86.795    alum/temp_out0[6]
    SLICE_X30Y8          LUT3 (Prop_lut3_I0_O)        0.329    87.124 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.124    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.657 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.657    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.774 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.774    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.891 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.891    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.008 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.008    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.125 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.125    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.242 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.242    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.359 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.359    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.476 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.476    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.633 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.956    89.589    alum/temp_out0[5]
    SLICE_X28Y9          LUT3 (Prop_lut3_I0_O)        0.332    89.921 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.921    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.471 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.471    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.585 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.585    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.699 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.699    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.813 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.813    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.927 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.927    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.041 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.041    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.155 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.155    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.269 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.269    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.426 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.836    92.263    alum/temp_out0[4]
    SLICE_X29Y10         LUT3 (Prop_lut3_I0_O)        0.329    92.592 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.592    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.142 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.142    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.256 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.256    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.370 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.370    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.484 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.484    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.598 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.598    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.712 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.712    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.826 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.826    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.940 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.940    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.097 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.160    95.257    alum/temp_out0[3]
    SLICE_X32Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    96.042 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.042    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.156 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.156    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.270 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.270    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.384 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.384    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.498 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.498    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.612 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.612    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.726 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.726    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.840 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.840    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.997 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.024    98.021    alum/temp_out0[2]
    SLICE_X34Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    98.821 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.821    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.938 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.938    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.055 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.055    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.172 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.172    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.289 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.289    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.406 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.406    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.523 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.523    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.640 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.640    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.797 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.052   100.849    alum/temp_out0[1]
    SLICE_X33Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   101.637 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   101.637    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.751 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.751    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.865 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.865    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.979 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.979    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.093 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.093    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.207 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.207    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.321 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.321    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.435 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.435    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.592 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.688   103.281    sm/temp_out0[0]
    SLICE_X41Y10         LUT5 (Prop_lut5_I4_O)        0.329   103.610 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   103.610    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X41Y10         MUXF7 (Prop_muxf7_I0_O)      0.212   103.822 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.823   104.645    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I0_O)        0.299   104.944 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.198   106.142    sm/M_alum_out[0]
    SLICE_X55Y32         LUT6 (Prop_lut6_I5_O)        0.124   106.266 r  sm/ram_reg_i_27/O
                         net (fo=1, routed)           0.905   107.171    display/M_sm_bra[0]
    SLICE_X56Y45         LUT6 (Prop_lut6_I5_O)        0.124   107.295 r  display/ram_reg_i_17__0/O
                         net (fo=2, routed)           2.059   109.354    display/brams/override_address
    SLICE_X48Y4          LUT5 (Prop_lut5_I2_O)        0.124   109.478 r  display/ram_reg_i_13/O
                         net (fo=1, routed)           0.587   110.066    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.494   116.009    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.269    
                         clock uncertainty           -0.035   116.234    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.668    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.668    
                         arrival time                        -110.066    
  -------------------------------------------------------------------
                         slack                                  5.602    

Slack (MET) :             7.640ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.313ns  (logic 60.261ns (58.329%)  route 43.052ns (41.671%))
  Logic Levels:           318  (CARRY4=286 LUT2=1 LUT3=23 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 115.952 - 111.111 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.550     5.134    sm/clk_IBUF_BUFG
    SLICE_X44Y27         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDSE (Prop_fdse_C_Q)         0.456     5.590 r  sm/D_states_q_reg[7]/Q
                         net (fo=167, routed)         3.422     9.013    sm/D_states_q[7]
    SLICE_X55Y27         LUT3 (Prop_lut3_I2_O)        0.152     9.165 f  sm/ram_reg_i_88/O
                         net (fo=2, routed)           0.550     9.715    sm/ram_reg_i_88_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I5_O)        0.326    10.041 r  sm/ram_reg_i_68/O
                         net (fo=1, routed)           0.433    10.475    sm/ram_reg_i_68_n_0
    SLICE_X58Y27         LUT5 (Prop_lut5_I4_O)        0.124    10.599 r  sm/ram_reg_i_34/O
                         net (fo=35, routed)          1.405    12.003    L_reg/M_sm_ra1[2]
    SLICE_X52Y18         LUT3 (Prop_lut3_I1_O)        0.148    12.151 r  L_reg/D_registers_q[7][31]_i_65/O
                         net (fo=45, routed)          0.991    13.142    sm/M_alum_a[31]
    SLICE_X49Y18         LUT2 (Prop_lut2_I1_O)        0.328    13.470 r  sm/D_registers_q[7][31]_i_207/O
                         net (fo=1, routed)           0.000    13.470    alum/S[0]
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.002 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.002    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.116 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.116    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.230 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.230    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.344 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.344    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.458 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.458    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.572 r  alum/D_registers_q_reg[7][31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    14.572    alum/D_registers_q_reg[7][31]_i_173_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.686 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.009    14.695    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.809 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.809    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.080 r  alum/D_registers_q_reg[7][31]_i_87/CO[0]
                         net (fo=37, routed)          1.058    16.138    alum/temp_out0[31]
    SLICE_X50Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.982 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.982    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.099 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    17.099    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.216 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.216    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.333 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.333    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.450 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.450    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.567 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.567    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.684 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.009    17.693    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.810 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.810    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.967 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.986    18.953    alum/temp_out0[30]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.332    19.285 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    19.285    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.835 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.835    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.949 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.949    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.063 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.063    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.177 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.177    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.291 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.291    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.405 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.405    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.519 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.009    20.528    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.642 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.642    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.799 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.046    21.845    alum/temp_out0[29]
    SLICE_X45Y20         LUT3 (Prop_lut3_I0_O)        0.329    22.174 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    22.174    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.724 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.724    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.838 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.838    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.952 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.952    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.066 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.066    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.180 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.009    23.189    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.303 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.303    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.417 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.417    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.531 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.531    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.688 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.203    24.891    alum/temp_out0[28]
    SLICE_X38Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    25.691 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.691    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.808 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.808    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.925 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.925    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.042 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.042    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.159 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.009    26.168    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.285 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.285    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.402 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.402    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.519 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.519    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.676 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.997    27.673    alum/temp_out0[27]
    SLICE_X32Y19         LUT3 (Prop_lut3_I0_O)        0.332    28.005 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.005    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.555 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.555    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.669 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.669    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.783 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.783    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.897 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.897    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.011 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.011    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.125 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    29.134    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.248 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.248    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.362 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.362    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.519 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.088    30.607    alum/temp_out0[26]
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.329    30.936 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.936    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.486 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.486    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.600 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.600    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.714 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.714    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.828 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.828    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.942 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.942    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.056 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    32.065    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.179 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.179    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.293 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.293    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.450 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.971    33.421    alum/temp_out0[25]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    33.750 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.750    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.300 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.300    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.414 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.414    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.528 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.528    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.642 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.642    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.756 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.756    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.870 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    34.879    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.993 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.993    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.107 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.107    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.264 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.027    36.291    alum/temp_out0[24]
    SLICE_X47Y20         LUT3 (Prop_lut3_I0_O)        0.329    36.620 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.620    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.170 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.170    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.284 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.284    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.398 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.398    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.512 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.512    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.626 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.009    37.635    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.749 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.749    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.863 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.863    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.977 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.977    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.134 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.914    39.048    alum/temp_out0[23]
    SLICE_X46Y20         LUT3 (Prop_lut3_I0_O)        0.329    39.377 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.377    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.910 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.910    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.027 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.027    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.144 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.144    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.261 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.261    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.378 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.009    40.387    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.504 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.504    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.621 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.621    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.738 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.738    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.895 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.375    42.270    alum/temp_out0[22]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.332    42.602 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.602    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.135 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.135    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.252 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.252    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.369 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.369    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.486 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.486    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.603 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.603    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.720 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.720    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.837 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.837    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.954 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.954    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.111 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.915    45.026    alum/temp_out0[21]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.332    45.358 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    45.358    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.908 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.908    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.022 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    46.022    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.136 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.136    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.250 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.250    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.364 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.364    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.478 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.478    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.592 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.592    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.749 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.981    47.731    alum/temp_out0[20]
    SLICE_X45Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.516 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.516    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.630 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.630    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.744 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.744    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.858 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.858    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.972 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.972    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.086 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.086    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.200 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.200    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.314 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.314    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.471 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.046    50.517    alum/temp_out0[19]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    50.846 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.846    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.396 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.396    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.510 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.510    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.624 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.624    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.738 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.738    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.852 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.852    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.966 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.966    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.080 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.080    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.194 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.194    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.351 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.212    53.563    alum/temp_out0[18]
    SLICE_X44Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    54.348 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.348    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.462 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.462    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.576 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.576    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.690 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.690    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.804 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.804    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.918 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.918    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.032 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.032    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.146 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.146    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.303 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.998    56.301    alum/temp_out0[17]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329    56.630 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.630    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.180 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.180    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.294 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.294    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.408 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.408    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.522 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.522    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.636 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.636    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.750 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.750    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.864 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.864    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.978 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.978    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.135 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.140    59.275    alum/temp_out0[16]
    SLICE_X38Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    60.075 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.075    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.192 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.192    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.309 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.309    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.426 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.426    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.543 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.543    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.660 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.660    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.777 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.777    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.894 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.894    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.051 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.877    61.928    alum/temp_out0[15]
    SLICE_X37Y12         LUT3 (Prop_lut3_I0_O)        0.332    62.260 r  alum/D_registers_q[7][14]_i_55/O
                         net (fo=1, routed)           0.000    62.260    alum/D_registers_q[7][14]_i_55_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.810 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.810    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.924 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.924    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.038 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.038    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.152 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.152    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.266 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.266    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.380 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.380    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.494 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.494    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.651 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.854    64.505    alum/temp_out0[14]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    64.834 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.834    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.384 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.384    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.498 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.498    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.612 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.612    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.726 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.726    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.840 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.840    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.954 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.954    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.068 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.068    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.182 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.182    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.339 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.961    67.300    alum/temp_out0[13]
    SLICE_X35Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    68.085 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.085    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.199 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.199    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.313 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.313    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.427 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.427    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.541 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.541    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.655 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.655    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.769 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.769    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.883 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.883    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.040 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.930    69.970    alum/temp_out0[12]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.329    70.299 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.299    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.849 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.849    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.963 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.963    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.077 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.077    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.191 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.191    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.305 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.305    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.419 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.419    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.533 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.533    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.647 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.647    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.804 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.017    72.820    alum/temp_out0[11]
    SLICE_X42Y13         LUT3 (Prop_lut3_I0_O)        0.329    73.149 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.149    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.682 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.682    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.799 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.799    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.916 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.916    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.033 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.033    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.150 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.150    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.267 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.267    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.384 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.384    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.501 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.501    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.658 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.758    75.417    alum/temp_out0[10]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.332    75.749 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.749    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.299 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.299    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.413 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.413    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.527 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.527    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.641 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.641    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.755 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.755    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.869 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.869    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.983 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.009    76.992    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.106 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.106    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.263 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.966    78.229    alum/temp_out0[9]
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.329    78.558 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.558    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.108 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.108    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.222 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.222    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.336 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.336    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.450 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.450    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.564 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.564    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.678 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.678    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.792 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.792    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.906 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.009    79.915    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.072 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.077    81.149    alum/temp_out0[8]
    SLICE_X31Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.934 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.934    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.048 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.048    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.162 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.162    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.276 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.276    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.390 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.390    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.504 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.504    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.618 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.618    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.732 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.009    82.741    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.898 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.163    84.060    alum/temp_out0[7]
    SLICE_X31Y8          LUT3 (Prop_lut3_I0_O)        0.329    84.389 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.389    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.939 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.939    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.053 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.053    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.167 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.167    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.281 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.281    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.395 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.395    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.509 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.509    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.623 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.623    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.737 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.737    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.894 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.901    86.795    alum/temp_out0[6]
    SLICE_X30Y8          LUT3 (Prop_lut3_I0_O)        0.329    87.124 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.124    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.657 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.657    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.774 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.774    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.891 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.891    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.008 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.008    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.125 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.125    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.242 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.242    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.359 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.359    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.476 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.476    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.633 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.956    89.589    alum/temp_out0[5]
    SLICE_X28Y9          LUT3 (Prop_lut3_I0_O)        0.332    89.921 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.921    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.471 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.471    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.585 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.585    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.699 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.699    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.813 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.813    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.927 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.927    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.041 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.041    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.155 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.155    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.269 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.269    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.426 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.836    92.263    alum/temp_out0[4]
    SLICE_X29Y10         LUT3 (Prop_lut3_I0_O)        0.329    92.592 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.592    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.142 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.142    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.256 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.256    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.370 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.370    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.484 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.484    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.598 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.598    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.712 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.712    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.826 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.826    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.940 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.940    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.097 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.160    95.257    alum/temp_out0[3]
    SLICE_X32Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    96.042 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.042    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.156 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.156    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.270 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.270    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.384 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.384    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.498 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.498    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.612 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.612    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.726 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.726    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.840 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.840    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.997 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.024    98.021    alum/temp_out0[2]
    SLICE_X34Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    98.821 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.821    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.938 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.938    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.055 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.055    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.172 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.172    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.289 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.289    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.406 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.406    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.523 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.523    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.640 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.640    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.797 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.052   100.849    alum/temp_out0[1]
    SLICE_X33Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   101.637 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   101.637    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.751 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.751    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.865 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.865    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.979 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.979    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.093 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.093    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.207 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.207    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.321 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.321    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.435 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.435    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.592 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.688   103.281    sm/temp_out0[0]
    SLICE_X41Y10         LUT5 (Prop_lut5_I4_O)        0.329   103.610 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   103.610    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X41Y10         MUXF7 (Prop_muxf7_I0_O)      0.212   103.822 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.823   104.645    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I0_O)        0.299   104.944 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.053   105.997    sm/M_alum_out[0]
    SLICE_X42Y32         LUT6 (Prop_lut6_I0_O)        0.124   106.121 f  sm/D_states_q[1]_i_17/O
                         net (fo=1, routed)           0.501   106.622    sm/D_states_q[1]_i_17_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I5_O)        0.124   106.746 r  sm/D_states_q[1]_i_3/O
                         net (fo=1, routed)           0.851   107.598    sm/D_states_q[1]_i_3_n_0
    SLICE_X45Y29         LUT6 (Prop_lut6_I1_O)        0.124   107.722 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.725   108.447    sm/D_states_d__0[1]
    SLICE_X45Y28         FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.436   115.952    sm/clk_IBUF_BUFG
    SLICE_X45Y28         FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.273   116.225    
                         clock uncertainty           -0.035   116.190    
    SLICE_X45Y28         FDRE (Setup_fdre_C_D)       -0.103   116.087    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.087    
                         arrival time                        -108.447    
  -------------------------------------------------------------------
                         slack                                  7.640    

Slack (MET) :             7.718ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.308ns  (logic 60.688ns (58.745%)  route 42.620ns (41.255%))
  Logic Levels:           318  (CARRY4=286 LUT2=1 LUT3=24 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 115.953 - 111.111 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.550     5.134    sm/clk_IBUF_BUFG
    SLICE_X44Y27         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDSE (Prop_fdse_C_Q)         0.456     5.590 r  sm/D_states_q_reg[7]/Q
                         net (fo=167, routed)         3.422     9.013    sm/D_states_q[7]
    SLICE_X55Y27         LUT3 (Prop_lut3_I2_O)        0.152     9.165 f  sm/ram_reg_i_88/O
                         net (fo=2, routed)           0.550     9.715    sm/ram_reg_i_88_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I5_O)        0.326    10.041 r  sm/ram_reg_i_68/O
                         net (fo=1, routed)           0.433    10.475    sm/ram_reg_i_68_n_0
    SLICE_X58Y27         LUT5 (Prop_lut5_I4_O)        0.124    10.599 r  sm/ram_reg_i_34/O
                         net (fo=35, routed)          1.405    12.003    L_reg/M_sm_ra1[2]
    SLICE_X52Y18         LUT3 (Prop_lut3_I1_O)        0.148    12.151 r  L_reg/D_registers_q[7][31]_i_65/O
                         net (fo=45, routed)          0.991    13.142    sm/M_alum_a[31]
    SLICE_X49Y18         LUT2 (Prop_lut2_I1_O)        0.328    13.470 r  sm/D_registers_q[7][31]_i_207/O
                         net (fo=1, routed)           0.000    13.470    alum/S[0]
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.002 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.002    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.116 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.116    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.230 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.230    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.344 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.344    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.458 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.458    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.572 r  alum/D_registers_q_reg[7][31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    14.572    alum/D_registers_q_reg[7][31]_i_173_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.686 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.009    14.695    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.809 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.809    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.080 r  alum/D_registers_q_reg[7][31]_i_87/CO[0]
                         net (fo=37, routed)          1.058    16.138    alum/temp_out0[31]
    SLICE_X50Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.982 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.982    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.099 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    17.099    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.216 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.216    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.333 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.333    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.450 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.450    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.567 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.567    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.684 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.009    17.693    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.810 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.810    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.967 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.986    18.953    alum/temp_out0[30]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.332    19.285 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    19.285    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.835 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.835    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.949 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.949    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.063 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.063    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.177 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.177    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.291 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.291    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.405 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.405    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.519 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.009    20.528    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.642 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.642    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.799 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.046    21.845    alum/temp_out0[29]
    SLICE_X45Y20         LUT3 (Prop_lut3_I0_O)        0.329    22.174 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    22.174    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.724 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.724    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.838 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.838    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.952 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.952    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.066 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.066    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.180 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.009    23.189    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.303 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.303    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.417 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.417    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.531 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.531    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.688 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.203    24.891    alum/temp_out0[28]
    SLICE_X38Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    25.691 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.691    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.808 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.808    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.925 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.925    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.042 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.042    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.159 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.009    26.168    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.285 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.285    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.402 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.402    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.519 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.519    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.676 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.997    27.673    alum/temp_out0[27]
    SLICE_X32Y19         LUT3 (Prop_lut3_I0_O)        0.332    28.005 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.005    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.555 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.555    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.669 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.669    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.783 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.783    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.897 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.897    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.011 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.011    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.125 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    29.134    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.248 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.248    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.362 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.362    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.519 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.088    30.607    alum/temp_out0[26]
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.329    30.936 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.936    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.486 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.486    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.600 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.600    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.714 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.714    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.828 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.828    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.942 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.942    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.056 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    32.065    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.179 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.179    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.293 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.293    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.450 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.971    33.421    alum/temp_out0[25]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    33.750 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.750    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.300 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.300    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.414 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.414    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.528 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.528    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.642 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.642    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.756 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.756    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.870 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    34.879    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.993 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.993    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.107 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.107    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.264 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.027    36.291    alum/temp_out0[24]
    SLICE_X47Y20         LUT3 (Prop_lut3_I0_O)        0.329    36.620 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.620    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.170 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.170    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.284 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.284    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.398 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.398    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.512 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.512    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.626 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.009    37.635    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.749 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.749    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.863 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.863    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.977 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.977    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.134 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.914    39.048    alum/temp_out0[23]
    SLICE_X46Y20         LUT3 (Prop_lut3_I0_O)        0.329    39.377 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.377    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.910 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.910    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.027 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.027    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.144 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.144    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.261 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.261    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.378 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.009    40.387    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.504 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.504    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.621 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.621    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.738 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.738    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.895 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.375    42.270    alum/temp_out0[22]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.332    42.602 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.602    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.135 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.135    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.252 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.252    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.369 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.369    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.486 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.486    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.603 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.603    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.720 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.720    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.837 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.837    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.954 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.954    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.111 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.915    45.026    alum/temp_out0[21]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.332    45.358 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    45.358    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.908 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.908    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.022 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    46.022    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.136 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.136    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.250 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.250    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.364 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.364    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.478 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.478    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.592 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.592    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.749 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.981    47.731    alum/temp_out0[20]
    SLICE_X45Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.516 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.516    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.630 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.630    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.744 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.744    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.858 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.858    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.972 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.972    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.086 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.086    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.200 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.200    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.314 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.314    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.471 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.046    50.517    alum/temp_out0[19]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    50.846 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.846    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.396 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.396    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.510 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.510    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.624 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.624    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.738 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.738    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.852 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.852    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.966 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.966    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.080 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.080    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.194 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.194    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.351 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.212    53.563    alum/temp_out0[18]
    SLICE_X44Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    54.348 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.348    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.462 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.462    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.576 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.576    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.690 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.690    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.804 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.804    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.918 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.918    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.032 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.032    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.146 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.146    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.303 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.998    56.301    alum/temp_out0[17]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329    56.630 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.630    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.180 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.180    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.294 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.294    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.408 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.408    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.522 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.522    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.636 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.636    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.750 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.750    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.864 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.864    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.978 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.978    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.135 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.140    59.275    alum/temp_out0[16]
    SLICE_X38Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    60.075 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.075    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.192 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.192    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.309 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.309    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.426 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.426    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.543 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.543    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.660 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.660    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.777 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.777    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.894 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.894    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.051 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.877    61.928    alum/temp_out0[15]
    SLICE_X37Y12         LUT3 (Prop_lut3_I0_O)        0.332    62.260 r  alum/D_registers_q[7][14]_i_55/O
                         net (fo=1, routed)           0.000    62.260    alum/D_registers_q[7][14]_i_55_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.810 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.810    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.924 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.924    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.038 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.038    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.152 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.152    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.266 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.266    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.380 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.380    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.494 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.494    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.651 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.854    64.505    alum/temp_out0[14]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    64.834 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.834    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.384 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.384    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.498 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.498    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.612 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.612    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.726 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.726    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.840 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.840    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.954 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.954    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.068 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.068    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.182 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.182    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.339 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.961    67.300    alum/temp_out0[13]
    SLICE_X35Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    68.085 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.085    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.199 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.199    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.313 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.313    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.427 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.427    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.541 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.541    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.655 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.655    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.769 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.769    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.883 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.883    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.040 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.930    69.970    alum/temp_out0[12]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.329    70.299 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.299    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.849 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.849    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.963 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.963    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.077 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.077    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.191 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.191    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.305 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.305    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.419 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.419    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.533 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.533    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.647 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.647    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.804 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.017    72.820    alum/temp_out0[11]
    SLICE_X42Y13         LUT3 (Prop_lut3_I0_O)        0.329    73.149 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.149    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.682 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.682    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.799 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.799    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.916 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.916    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.033 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.033    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.150 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.150    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.267 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.267    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.384 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.384    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.501 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.501    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.658 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.758    75.417    alum/temp_out0[10]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.332    75.749 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.749    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.299 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.299    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.413 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.413    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.527 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.527    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.641 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.641    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.755 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.755    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.869 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.869    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.983 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.009    76.992    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.106 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.106    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.263 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.966    78.229    alum/temp_out0[9]
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.329    78.558 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.558    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.108 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.108    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.222 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.222    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.336 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.336    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.450 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.450    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.564 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.564    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.678 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.678    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.792 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.792    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.906 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.009    79.915    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.072 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.077    81.149    alum/temp_out0[8]
    SLICE_X31Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.934 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.934    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.048 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.048    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.162 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.162    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.276 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.276    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.390 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.390    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.504 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.504    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.618 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.618    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.732 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.009    82.741    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.898 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.163    84.060    alum/temp_out0[7]
    SLICE_X31Y8          LUT3 (Prop_lut3_I0_O)        0.329    84.389 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.389    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.939 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.939    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.053 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.053    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.167 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.167    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.281 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.281    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.395 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.395    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.509 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.509    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.623 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.623    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.737 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.737    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.894 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.901    86.795    alum/temp_out0[6]
    SLICE_X30Y8          LUT3 (Prop_lut3_I0_O)        0.329    87.124 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.124    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.657 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.657    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.774 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.774    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.891 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.891    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.008 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.008    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.125 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.125    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.242 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.242    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.359 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.359    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.476 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.476    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.633 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.956    89.589    alum/temp_out0[5]
    SLICE_X28Y9          LUT3 (Prop_lut3_I0_O)        0.332    89.921 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.921    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.471 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.471    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.585 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.585    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.699 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.699    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.813 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.813    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.927 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.927    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.041 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.041    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.155 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.155    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.269 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.269    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.426 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.836    92.263    alum/temp_out0[4]
    SLICE_X29Y10         LUT3 (Prop_lut3_I0_O)        0.329    92.592 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.592    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.142 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.142    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.256 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.256    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.370 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.370    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.484 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.484    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.598 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.598    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.712 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.712    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.826 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.826    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.940 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.940    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.097 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.160    95.257    alum/temp_out0[3]
    SLICE_X32Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    96.042 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.042    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.156 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.156    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.270 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.270    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.384 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.384    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.498 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.498    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.612 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.612    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.726 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.726    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.840 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.840    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.997 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.024    98.021    alum/temp_out0[2]
    SLICE_X34Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    98.821 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.821    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.938 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.938    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.055 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.055    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.172 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.172    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.289 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.289    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.406 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.406    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.523 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.523    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.640 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.640    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.797 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.052   100.849    alum/temp_out0[1]
    SLICE_X33Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   101.637 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   101.637    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.751 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.751    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.865 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.865    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.979 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.979    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.093 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.093    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.207 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.207    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.321 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.321    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.435 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.435    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.592 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.688   103.281    sm/temp_out0[0]
    SLICE_X41Y10         LUT5 (Prop_lut5_I4_O)        0.329   103.610 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   103.610    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X41Y10         MUXF7 (Prop_muxf7_I0_O)      0.212   103.822 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.823   104.645    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I0_O)        0.299   104.944 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.787   105.731    sm/M_alum_out[0]
    SLICE_X44Y27         LUT4 (Prop_lut4_I1_O)        0.120   105.851 r  sm/D_states_q[4]_i_21/O
                         net (fo=2, routed)           1.146   106.997    sm/D_states_q[4]_i_21_n_0
    SLICE_X45Y29         LUT3 (Prop_lut3_I0_O)        0.353   107.350 r  sm/D_states_q[4]_i_5/O
                         net (fo=1, routed)           0.298   107.648    sm/D_states_q[4]_i_5_n_0
    SLICE_X45Y30         LUT6 (Prop_lut6_I3_O)        0.326   107.974 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.468   108.442    sm/D_states_d__0[4]
    SLICE_X46Y29         FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.437   115.953    sm/clk_IBUF_BUFG
    SLICE_X46Y29         FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.273   116.226    
                         clock uncertainty           -0.035   116.191    
    SLICE_X46Y29         FDSE (Setup_fdse_C_D)       -0.031   116.160    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.160    
                         arrival time                        -108.442    
  -------------------------------------------------------------------
                         slack                                  7.718    

Slack (MET) :             7.876ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.105ns  (logic 60.261ns (58.446%)  route 42.844ns (41.554%))
  Logic Levels:           318  (CARRY4=286 LUT2=1 LUT3=23 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 115.952 - 111.111 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.550     5.134    sm/clk_IBUF_BUFG
    SLICE_X44Y27         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDSE (Prop_fdse_C_Q)         0.456     5.590 r  sm/D_states_q_reg[7]/Q
                         net (fo=167, routed)         3.422     9.013    sm/D_states_q[7]
    SLICE_X55Y27         LUT3 (Prop_lut3_I2_O)        0.152     9.165 f  sm/ram_reg_i_88/O
                         net (fo=2, routed)           0.550     9.715    sm/ram_reg_i_88_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I5_O)        0.326    10.041 r  sm/ram_reg_i_68/O
                         net (fo=1, routed)           0.433    10.475    sm/ram_reg_i_68_n_0
    SLICE_X58Y27         LUT5 (Prop_lut5_I4_O)        0.124    10.599 r  sm/ram_reg_i_34/O
                         net (fo=35, routed)          1.405    12.003    L_reg/M_sm_ra1[2]
    SLICE_X52Y18         LUT3 (Prop_lut3_I1_O)        0.148    12.151 r  L_reg/D_registers_q[7][31]_i_65/O
                         net (fo=45, routed)          0.991    13.142    sm/M_alum_a[31]
    SLICE_X49Y18         LUT2 (Prop_lut2_I1_O)        0.328    13.470 r  sm/D_registers_q[7][31]_i_207/O
                         net (fo=1, routed)           0.000    13.470    alum/S[0]
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.002 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.002    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.116 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.116    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.230 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.230    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.344 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.344    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.458 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.458    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.572 r  alum/D_registers_q_reg[7][31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    14.572    alum/D_registers_q_reg[7][31]_i_173_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.686 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.009    14.695    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.809 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.809    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.080 r  alum/D_registers_q_reg[7][31]_i_87/CO[0]
                         net (fo=37, routed)          1.058    16.138    alum/temp_out0[31]
    SLICE_X50Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.982 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.982    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.099 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    17.099    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.216 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.216    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.333 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.333    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.450 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.450    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.567 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.567    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.684 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.009    17.693    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.810 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.810    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.967 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.986    18.953    alum/temp_out0[30]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.332    19.285 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    19.285    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.835 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.835    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.949 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.949    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.063 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.063    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.177 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.177    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.291 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.291    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.405 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.405    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.519 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.009    20.528    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.642 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.642    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.799 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.046    21.845    alum/temp_out0[29]
    SLICE_X45Y20         LUT3 (Prop_lut3_I0_O)        0.329    22.174 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    22.174    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.724 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.724    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.838 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.838    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.952 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.952    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.066 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.066    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.180 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.009    23.189    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.303 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.303    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.417 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.417    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.531 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.531    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.688 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.203    24.891    alum/temp_out0[28]
    SLICE_X38Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    25.691 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.691    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.808 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.808    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.925 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.925    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.042 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.042    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.159 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.009    26.168    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.285 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.285    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.402 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.402    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.519 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.519    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.676 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.997    27.673    alum/temp_out0[27]
    SLICE_X32Y19         LUT3 (Prop_lut3_I0_O)        0.332    28.005 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.005    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.555 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.555    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.669 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.669    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.783 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.783    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.897 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.897    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.011 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.011    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.125 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    29.134    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.248 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.248    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.362 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.362    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.519 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.088    30.607    alum/temp_out0[26]
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.329    30.936 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.936    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.486 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.486    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.600 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.600    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.714 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.714    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.828 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.828    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.942 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.942    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.056 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    32.065    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.179 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.179    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.293 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.293    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.450 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.971    33.421    alum/temp_out0[25]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    33.750 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.750    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.300 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.300    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.414 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.414    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.528 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.528    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.642 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.642    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.756 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.756    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.870 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    34.879    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.993 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.993    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.107 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.107    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.264 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.027    36.291    alum/temp_out0[24]
    SLICE_X47Y20         LUT3 (Prop_lut3_I0_O)        0.329    36.620 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.620    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.170 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.170    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.284 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.284    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.398 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.398    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.512 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.512    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.626 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.009    37.635    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.749 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.749    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.863 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.863    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.977 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.977    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.134 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.914    39.048    alum/temp_out0[23]
    SLICE_X46Y20         LUT3 (Prop_lut3_I0_O)        0.329    39.377 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.377    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.910 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.910    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.027 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.027    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.144 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.144    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.261 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.261    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.378 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.009    40.387    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.504 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.504    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.621 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.621    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.738 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.738    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.895 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.375    42.270    alum/temp_out0[22]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.332    42.602 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.602    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.135 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.135    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.252 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.252    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.369 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.369    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.486 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.486    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.603 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.603    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.720 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.720    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.837 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.837    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.954 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.954    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.111 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.915    45.026    alum/temp_out0[21]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.332    45.358 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    45.358    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.908 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.908    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.022 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    46.022    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.136 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.136    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.250 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.250    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.364 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.364    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.478 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.478    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.592 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.592    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.749 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.981    47.731    alum/temp_out0[20]
    SLICE_X45Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.516 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.516    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.630 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.630    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.744 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.744    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.858 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.858    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.972 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.972    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.086 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.086    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.200 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.200    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.314 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.314    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.471 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.046    50.517    alum/temp_out0[19]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    50.846 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.846    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.396 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.396    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.510 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.510    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.624 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.624    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.738 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.738    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.852 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.852    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.966 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.966    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.080 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.080    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.194 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.194    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.351 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.212    53.563    alum/temp_out0[18]
    SLICE_X44Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    54.348 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.348    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.462 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.462    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.576 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.576    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.690 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.690    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.804 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.804    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.918 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.918    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.032 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.032    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.146 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.146    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.303 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.998    56.301    alum/temp_out0[17]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329    56.630 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.630    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.180 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.180    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.294 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.294    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.408 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.408    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.522 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.522    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.636 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.636    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.750 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.750    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.864 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.864    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.978 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.978    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.135 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.140    59.275    alum/temp_out0[16]
    SLICE_X38Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    60.075 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.075    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.192 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.192    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.309 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.309    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.426 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.426    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.543 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.543    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.660 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.660    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.777 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.777    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.894 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.894    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.051 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.877    61.928    alum/temp_out0[15]
    SLICE_X37Y12         LUT3 (Prop_lut3_I0_O)        0.332    62.260 r  alum/D_registers_q[7][14]_i_55/O
                         net (fo=1, routed)           0.000    62.260    alum/D_registers_q[7][14]_i_55_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.810 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.810    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.924 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.924    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.038 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.038    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.152 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.152    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.266 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.266    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.380 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.380    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.494 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.494    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.651 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.854    64.505    alum/temp_out0[14]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    64.834 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.834    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.384 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.384    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.498 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.498    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.612 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.612    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.726 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.726    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.840 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.840    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.954 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.954    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.068 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.068    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.182 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.182    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.339 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.961    67.300    alum/temp_out0[13]
    SLICE_X35Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    68.085 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.085    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.199 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.199    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.313 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.313    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.427 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.427    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.541 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.541    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.655 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.655    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.769 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.769    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.883 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.883    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.040 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.930    69.970    alum/temp_out0[12]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.329    70.299 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.299    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.849 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.849    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.963 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.963    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.077 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.077    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.191 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.191    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.305 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.305    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.419 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.419    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.533 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.533    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.647 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.647    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.804 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.017    72.820    alum/temp_out0[11]
    SLICE_X42Y13         LUT3 (Prop_lut3_I0_O)        0.329    73.149 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.149    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.682 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.682    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.799 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.799    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.916 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.916    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.033 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.033    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.150 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.150    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.267 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.267    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.384 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.384    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.501 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.501    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.658 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.758    75.417    alum/temp_out0[10]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.332    75.749 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.749    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.299 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.299    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.413 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.413    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.527 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.527    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.641 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.641    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.755 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.755    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.869 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.869    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.983 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.009    76.992    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.106 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.106    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.263 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.966    78.229    alum/temp_out0[9]
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.329    78.558 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.558    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.108 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.108    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.222 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.222    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.336 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.336    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.450 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.450    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.564 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.564    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.678 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.678    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.792 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.792    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.906 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.009    79.915    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.072 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.077    81.149    alum/temp_out0[8]
    SLICE_X31Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.934 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.934    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.048 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.048    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.162 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.162    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.276 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.276    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.390 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.390    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.504 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.504    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.618 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.618    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.732 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.009    82.741    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.898 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.163    84.060    alum/temp_out0[7]
    SLICE_X31Y8          LUT3 (Prop_lut3_I0_O)        0.329    84.389 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.389    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.939 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.939    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.053 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.053    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.167 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.167    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.281 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.281    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.395 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.395    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.509 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.509    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.623 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.623    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.737 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.737    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.894 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.901    86.795    alum/temp_out0[6]
    SLICE_X30Y8          LUT3 (Prop_lut3_I0_O)        0.329    87.124 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.124    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.657 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.657    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.774 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.774    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.891 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.891    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.008 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.008    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.125 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.125    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.242 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.242    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.359 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.359    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.476 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.476    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.633 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.956    89.589    alum/temp_out0[5]
    SLICE_X28Y9          LUT3 (Prop_lut3_I0_O)        0.332    89.921 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.921    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.471 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.471    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.585 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.585    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.699 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.699    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.813 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.813    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.927 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.927    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.041 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.041    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.155 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.155    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.269 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.269    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.426 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.836    92.263    alum/temp_out0[4]
    SLICE_X29Y10         LUT3 (Prop_lut3_I0_O)        0.329    92.592 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.592    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.142 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.142    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.256 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.256    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.370 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.370    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.484 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.484    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.598 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.598    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.712 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.712    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.826 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.826    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.940 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.940    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.097 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.160    95.257    alum/temp_out0[3]
    SLICE_X32Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    96.042 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.042    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.156 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.156    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.270 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.270    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.384 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.384    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.498 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.498    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.612 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.612    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.726 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.726    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.840 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.840    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.997 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.024    98.021    alum/temp_out0[2]
    SLICE_X34Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    98.821 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.821    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.938 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.938    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.055 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.055    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.172 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.172    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.289 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.289    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.406 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.406    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.523 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.523    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.640 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.640    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.797 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.052   100.849    alum/temp_out0[1]
    SLICE_X33Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   101.637 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   101.637    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.751 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.751    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.865 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.865    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.979 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.979    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.093 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.093    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.207 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.207    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.321 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.321    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.435 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.435    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.592 f  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.688   103.281    sm/temp_out0[0]
    SLICE_X41Y10         LUT5 (Prop_lut5_I4_O)        0.329   103.610 r  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   103.610    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X41Y10         MUXF7 (Prop_muxf7_I0_O)      0.212   103.822 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.823   104.645    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I0_O)        0.299   104.944 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.047   105.991    sm/M_alum_out[0]
    SLICE_X49Y31         LUT6 (Prop_lut6_I0_O)        0.124   106.115 r  sm/D_states_q[2]_i_12/O
                         net (fo=1, routed)           0.642   106.758    sm/D_states_q[2]_i_12_n_0
    SLICE_X49Y31         LUT6 (Prop_lut6_I1_O)        0.124   106.882 r  sm/D_states_q[2]_i_3/O
                         net (fo=1, routed)           0.902   107.784    sm/D_states_q[2]_i_3_n_0
    SLICE_X42Y31         LUT6 (Prop_lut6_I1_O)        0.124   107.908 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.331   108.239    sm/D_states_d__0[2]
    SLICE_X43Y29         FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.436   115.952    sm/clk_IBUF_BUFG
    SLICE_X43Y29         FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.259   116.211    
                         clock uncertainty           -0.035   116.176    
    SLICE_X43Y29         FDRE (Setup_fdre_C_D)       -0.061   116.115    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.115    
                         arrival time                        -108.239    
  -------------------------------------------------------------------
                         slack                                  7.876    

Slack (MET) :             8.322ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.639ns  (logic 60.261ns (58.712%)  route 42.378ns (41.288%))
  Logic Levels:           318  (CARRY4=286 LUT2=1 LUT3=23 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 115.952 - 111.111 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.550     5.134    sm/clk_IBUF_BUFG
    SLICE_X44Y27         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDSE (Prop_fdse_C_Q)         0.456     5.590 r  sm/D_states_q_reg[7]/Q
                         net (fo=167, routed)         3.422     9.013    sm/D_states_q[7]
    SLICE_X55Y27         LUT3 (Prop_lut3_I2_O)        0.152     9.165 f  sm/ram_reg_i_88/O
                         net (fo=2, routed)           0.550     9.715    sm/ram_reg_i_88_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I5_O)        0.326    10.041 r  sm/ram_reg_i_68/O
                         net (fo=1, routed)           0.433    10.475    sm/ram_reg_i_68_n_0
    SLICE_X58Y27         LUT5 (Prop_lut5_I4_O)        0.124    10.599 r  sm/ram_reg_i_34/O
                         net (fo=35, routed)          1.405    12.003    L_reg/M_sm_ra1[2]
    SLICE_X52Y18         LUT3 (Prop_lut3_I1_O)        0.148    12.151 r  L_reg/D_registers_q[7][31]_i_65/O
                         net (fo=45, routed)          0.991    13.142    sm/M_alum_a[31]
    SLICE_X49Y18         LUT2 (Prop_lut2_I1_O)        0.328    13.470 r  sm/D_registers_q[7][31]_i_207/O
                         net (fo=1, routed)           0.000    13.470    alum/S[0]
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.002 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.002    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.116 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.116    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.230 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.230    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.344 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.344    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.458 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.458    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.572 r  alum/D_registers_q_reg[7][31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    14.572    alum/D_registers_q_reg[7][31]_i_173_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.686 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.009    14.695    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.809 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.809    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.080 r  alum/D_registers_q_reg[7][31]_i_87/CO[0]
                         net (fo=37, routed)          1.058    16.138    alum/temp_out0[31]
    SLICE_X50Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.982 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.982    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.099 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    17.099    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.216 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.216    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.333 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.333    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.450 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.450    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.567 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.567    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.684 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.009    17.693    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.810 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.810    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.967 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.986    18.953    alum/temp_out0[30]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.332    19.285 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    19.285    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.835 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.835    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.949 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.949    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.063 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.063    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.177 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.177    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.291 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.291    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.405 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.405    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.519 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.009    20.528    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.642 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.642    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.799 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.046    21.845    alum/temp_out0[29]
    SLICE_X45Y20         LUT3 (Prop_lut3_I0_O)        0.329    22.174 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    22.174    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.724 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.724    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.838 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.838    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.952 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.952    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.066 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.066    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.180 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.009    23.189    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.303 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.303    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.417 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.417    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.531 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.531    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.688 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.203    24.891    alum/temp_out0[28]
    SLICE_X38Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    25.691 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.691    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.808 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.808    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.925 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.925    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.042 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.042    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.159 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.009    26.168    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.285 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.285    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.402 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.402    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.519 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.519    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.676 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.997    27.673    alum/temp_out0[27]
    SLICE_X32Y19         LUT3 (Prop_lut3_I0_O)        0.332    28.005 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.005    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.555 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.555    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.669 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.669    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.783 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.783    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.897 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.897    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.011 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.011    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.125 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    29.134    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.248 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.248    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.362 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.362    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.519 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.088    30.607    alum/temp_out0[26]
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.329    30.936 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.936    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.486 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.486    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.600 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.600    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.714 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.714    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.828 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.828    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.942 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.942    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.056 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    32.065    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.179 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.179    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.293 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.293    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.450 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.971    33.421    alum/temp_out0[25]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    33.750 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.750    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.300 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.300    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.414 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.414    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.528 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.528    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.642 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.642    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.756 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.756    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.870 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    34.879    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.993 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.993    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.107 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.107    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.264 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.027    36.291    alum/temp_out0[24]
    SLICE_X47Y20         LUT3 (Prop_lut3_I0_O)        0.329    36.620 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.620    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.170 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.170    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.284 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.284    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.398 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.398    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.512 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.512    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.626 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.009    37.635    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.749 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.749    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.863 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.863    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.977 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.977    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.134 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.914    39.048    alum/temp_out0[23]
    SLICE_X46Y20         LUT3 (Prop_lut3_I0_O)        0.329    39.377 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.377    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.910 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.910    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.027 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.027    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.144 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.144    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.261 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.261    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.378 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.009    40.387    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.504 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.504    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.621 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.621    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.738 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.738    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.895 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.375    42.270    alum/temp_out0[22]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.332    42.602 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.602    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.135 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.135    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.252 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.252    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.369 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.369    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.486 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.486    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.603 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.603    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.720 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.720    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.837 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.837    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.954 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.954    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.111 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.915    45.026    alum/temp_out0[21]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.332    45.358 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    45.358    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.908 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.908    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.022 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    46.022    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.136 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.136    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.250 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.250    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.364 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.364    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.478 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.478    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.592 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.592    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.749 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.981    47.731    alum/temp_out0[20]
    SLICE_X45Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.516 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.516    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.630 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.630    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.744 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.744    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.858 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.858    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.972 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.972    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.086 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.086    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.200 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.200    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.314 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.314    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.471 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.046    50.517    alum/temp_out0[19]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    50.846 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.846    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.396 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.396    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.510 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.510    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.624 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.624    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.738 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.738    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.852 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.852    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.966 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.966    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.080 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.080    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.194 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.194    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.351 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.212    53.563    alum/temp_out0[18]
    SLICE_X44Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    54.348 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.348    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.462 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.462    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.576 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.576    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.690 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.690    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.804 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.804    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.918 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.918    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.032 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.032    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.146 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.146    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.303 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.998    56.301    alum/temp_out0[17]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329    56.630 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.630    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.180 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.180    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.294 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.294    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.408 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.408    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.522 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.522    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.636 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.636    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.750 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.750    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.864 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.864    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.978 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.978    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.135 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.140    59.275    alum/temp_out0[16]
    SLICE_X38Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    60.075 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.075    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.192 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.192    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.309 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.309    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.426 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.426    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.543 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.543    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.660 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.660    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.777 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.777    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.894 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.894    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.051 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.877    61.928    alum/temp_out0[15]
    SLICE_X37Y12         LUT3 (Prop_lut3_I0_O)        0.332    62.260 r  alum/D_registers_q[7][14]_i_55/O
                         net (fo=1, routed)           0.000    62.260    alum/D_registers_q[7][14]_i_55_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.810 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.810    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.924 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.924    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.038 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.038    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.152 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.152    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.266 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.266    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.380 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.380    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.494 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.494    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.651 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.854    64.505    alum/temp_out0[14]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    64.834 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.834    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.384 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.384    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.498 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.498    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.612 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.612    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.726 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.726    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.840 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.840    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.954 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.954    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.068 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.068    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.182 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.182    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.339 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.961    67.300    alum/temp_out0[13]
    SLICE_X35Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    68.085 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.085    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.199 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.199    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.313 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.313    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.427 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.427    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.541 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.541    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.655 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.655    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.769 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.769    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.883 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.883    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.040 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.930    69.970    alum/temp_out0[12]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.329    70.299 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.299    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.849 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.849    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.963 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.963    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.077 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.077    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.191 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.191    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.305 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.305    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.419 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.419    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.533 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.533    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.647 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.647    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.804 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.017    72.820    alum/temp_out0[11]
    SLICE_X42Y13         LUT3 (Prop_lut3_I0_O)        0.329    73.149 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.149    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.682 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.682    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.799 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.799    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.916 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.916    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.033 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.033    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.150 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.150    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.267 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.267    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.384 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.384    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.501 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.501    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.658 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.758    75.417    alum/temp_out0[10]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.332    75.749 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.749    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.299 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.299    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.413 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.413    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.527 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.527    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.641 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.641    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.755 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.755    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.869 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.869    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.983 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.009    76.992    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.106 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.106    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.263 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.966    78.229    alum/temp_out0[9]
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.329    78.558 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.558    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.108 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.108    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.222 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.222    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.336 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.336    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.450 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.450    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.564 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.564    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.678 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.678    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.792 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.792    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.906 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.009    79.915    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.072 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.077    81.149    alum/temp_out0[8]
    SLICE_X31Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.934 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.934    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.048 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.048    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.162 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.162    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.276 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.276    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.390 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.390    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.504 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.504    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.618 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.618    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.732 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.009    82.741    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.898 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.163    84.060    alum/temp_out0[7]
    SLICE_X31Y8          LUT3 (Prop_lut3_I0_O)        0.329    84.389 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.389    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.939 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.939    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.053 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.053    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.167 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.167    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.281 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.281    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.395 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.395    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.509 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.509    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.623 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.623    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.737 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.737    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.894 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.901    86.795    alum/temp_out0[6]
    SLICE_X30Y8          LUT3 (Prop_lut3_I0_O)        0.329    87.124 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.124    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.657 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.657    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.774 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.774    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.891 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.891    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.008 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.008    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.125 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.125    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.242 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.242    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.359 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.359    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.476 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.476    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.633 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.956    89.589    alum/temp_out0[5]
    SLICE_X28Y9          LUT3 (Prop_lut3_I0_O)        0.332    89.921 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.921    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.471 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.471    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.585 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.585    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.699 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.699    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.813 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.813    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.927 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.927    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.041 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.041    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.155 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.155    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.269 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.269    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.426 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.836    92.263    alum/temp_out0[4]
    SLICE_X29Y10         LUT3 (Prop_lut3_I0_O)        0.329    92.592 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.592    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.142 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.142    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.256 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.256    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.370 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.370    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.484 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.484    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.598 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.598    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.712 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.712    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.826 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.826    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.940 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.940    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.097 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.160    95.257    alum/temp_out0[3]
    SLICE_X32Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    96.042 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.042    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.156 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.156    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.270 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.270    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.384 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.384    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.498 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.498    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.612 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.612    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.726 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.726    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.840 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.840    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.997 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.024    98.021    alum/temp_out0[2]
    SLICE_X34Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    98.821 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.821    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.938 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.938    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.055 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.055    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.172 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.172    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.289 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.289    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.406 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.406    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.523 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.523    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.640 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.640    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.797 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.052   100.849    alum/temp_out0[1]
    SLICE_X33Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   101.637 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   101.637    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.751 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.751    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.865 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.865    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.979 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.979    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.093 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.093    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.207 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.207    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.321 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.321    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.435 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.435    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.592 f  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.688   103.281    sm/temp_out0[0]
    SLICE_X41Y10         LUT5 (Prop_lut5_I4_O)        0.329   103.610 r  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   103.610    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X41Y10         MUXF7 (Prop_muxf7_I0_O)      0.212   103.822 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.823   104.645    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I0_O)        0.299   104.944 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.897   105.841    sm/M_alum_out[0]
    SLICE_X41Y27         LUT6 (Prop_lut6_I5_O)        0.124   105.965 f  sm/D_states_q[0]_i_15/O
                         net (fo=1, routed)           0.475   106.440    sm/D_states_q[0]_i_15_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I4_O)        0.124   106.564 r  sm/D_states_q[0]_i_7/O
                         net (fo=3, routed)           0.470   107.034    sm/D_states_q[0]_i_7_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I5_O)        0.124   107.158 r  sm/D_states_q[0]_rep__0_i_1/O
                         net (fo=1, routed)           0.615   107.773    sm/D_states_q[0]_rep__0_i_1_n_0
    SLICE_X43Y29         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.436   115.952    sm/clk_IBUF_BUFG
    SLICE_X43Y29         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
                         clock pessimism              0.259   116.211    
                         clock uncertainty           -0.035   116.176    
    SLICE_X43Y29         FDSE (Setup_fdse_C_D)       -0.081   116.095    sm/D_states_q_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                        116.095    
                         arrival time                        -107.773    
  -------------------------------------------------------------------
                         slack                                  8.322    

Slack (MET) :             8.362ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.387ns  (logic 60.163ns (58.761%)  route 42.224ns (41.240%))
  Logic Levels:           317  (CARRY4=286 LUT2=1 LUT3=23 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 115.952 - 111.111 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.550     5.134    sm/clk_IBUF_BUFG
    SLICE_X44Y27         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDSE (Prop_fdse_C_Q)         0.456     5.590 r  sm/D_states_q_reg[7]/Q
                         net (fo=167, routed)         3.422     9.013    sm/D_states_q[7]
    SLICE_X55Y27         LUT3 (Prop_lut3_I2_O)        0.152     9.165 f  sm/ram_reg_i_88/O
                         net (fo=2, routed)           0.550     9.715    sm/ram_reg_i_88_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I5_O)        0.326    10.041 r  sm/ram_reg_i_68/O
                         net (fo=1, routed)           0.433    10.475    sm/ram_reg_i_68_n_0
    SLICE_X58Y27         LUT5 (Prop_lut5_I4_O)        0.124    10.599 r  sm/ram_reg_i_34/O
                         net (fo=35, routed)          1.405    12.003    L_reg/M_sm_ra1[2]
    SLICE_X52Y18         LUT3 (Prop_lut3_I1_O)        0.148    12.151 r  L_reg/D_registers_q[7][31]_i_65/O
                         net (fo=45, routed)          0.991    13.142    sm/M_alum_a[31]
    SLICE_X49Y18         LUT2 (Prop_lut2_I1_O)        0.328    13.470 r  sm/D_registers_q[7][31]_i_207/O
                         net (fo=1, routed)           0.000    13.470    alum/S[0]
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.002 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.002    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.116 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.116    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.230 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.230    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.344 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.344    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.458 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.458    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.572 r  alum/D_registers_q_reg[7][31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    14.572    alum/D_registers_q_reg[7][31]_i_173_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.686 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.009    14.695    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.809 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.809    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.080 r  alum/D_registers_q_reg[7][31]_i_87/CO[0]
                         net (fo=37, routed)          1.058    16.138    alum/temp_out0[31]
    SLICE_X50Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.982 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.982    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.099 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    17.099    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.216 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.216    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.333 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.333    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.450 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.450    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.567 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.567    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.684 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.009    17.693    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.810 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.810    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.967 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.986    18.953    alum/temp_out0[30]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.332    19.285 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    19.285    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.835 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.835    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.949 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.949    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.063 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.063    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.177 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.177    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.291 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.291    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.405 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.405    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.519 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.009    20.528    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.642 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.642    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.799 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.046    21.845    alum/temp_out0[29]
    SLICE_X45Y20         LUT3 (Prop_lut3_I0_O)        0.329    22.174 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    22.174    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.724 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.724    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.838 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.838    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.952 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.952    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.066 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.066    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.180 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.009    23.189    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.303 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.303    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.417 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.417    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.531 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.531    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.688 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.203    24.891    alum/temp_out0[28]
    SLICE_X38Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    25.691 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.691    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.808 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.808    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.925 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.925    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.042 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.042    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.159 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.009    26.168    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.285 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.285    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.402 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.402    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.519 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.519    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.676 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.997    27.673    alum/temp_out0[27]
    SLICE_X32Y19         LUT3 (Prop_lut3_I0_O)        0.332    28.005 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.005    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.555 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.555    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.669 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.669    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.783 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.783    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.897 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.897    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.011 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.011    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.125 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    29.134    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.248 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.248    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.362 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.362    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.519 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.088    30.607    alum/temp_out0[26]
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.329    30.936 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.936    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.486 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.486    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.600 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.600    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.714 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.714    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.828 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.828    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.942 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.942    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.056 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    32.065    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.179 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.179    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.293 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.293    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.450 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.971    33.421    alum/temp_out0[25]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    33.750 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.750    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.300 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.300    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.414 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.414    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.528 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.528    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.642 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.642    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.756 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.756    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.870 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    34.879    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.993 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.993    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.107 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.107    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.264 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.027    36.291    alum/temp_out0[24]
    SLICE_X47Y20         LUT3 (Prop_lut3_I0_O)        0.329    36.620 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.620    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.170 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.170    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.284 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.284    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.398 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.398    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.512 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.512    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.626 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.009    37.635    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.749 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.749    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.863 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.863    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.977 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.977    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.134 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.914    39.048    alum/temp_out0[23]
    SLICE_X46Y20         LUT3 (Prop_lut3_I0_O)        0.329    39.377 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.377    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.910 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.910    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.027 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.027    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.144 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.144    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.261 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.261    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.378 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.009    40.387    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.504 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.504    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.621 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.621    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.738 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.738    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.895 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.375    42.270    alum/temp_out0[22]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.332    42.602 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.602    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.135 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.135    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.252 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.252    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.369 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.369    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.486 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.486    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.603 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.603    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.720 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.720    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.837 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.837    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.954 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.954    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.111 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.915    45.026    alum/temp_out0[21]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.332    45.358 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    45.358    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.908 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.908    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.022 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    46.022    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.136 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.136    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.250 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.250    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.364 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.364    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.478 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.478    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.592 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.592    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.749 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.981    47.731    alum/temp_out0[20]
    SLICE_X45Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.516 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.516    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.630 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.630    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.744 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.744    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.858 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.858    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.972 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.972    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.086 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.086    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.200 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.200    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.314 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.314    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.471 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.046    50.517    alum/temp_out0[19]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    50.846 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.846    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.396 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.396    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.510 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.510    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.624 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.624    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.738 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.738    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.852 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.852    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.966 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.966    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.080 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.080    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.194 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.194    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.351 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.212    53.563    alum/temp_out0[18]
    SLICE_X44Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    54.348 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.348    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.462 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.462    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.576 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.576    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.690 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.690    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.804 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.804    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.918 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.918    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.032 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.032    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.146 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.146    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.303 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.998    56.301    alum/temp_out0[17]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329    56.630 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.630    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.180 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.180    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.294 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.294    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.408 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.408    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.522 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.522    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.636 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.636    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.750 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.750    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.864 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.864    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.978 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.978    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.135 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.140    59.275    alum/temp_out0[16]
    SLICE_X38Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    60.075 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.075    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.192 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.192    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.309 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.309    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.426 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.426    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.543 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.543    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.660 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.660    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.777 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.777    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.894 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.894    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.051 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.877    61.928    alum/temp_out0[15]
    SLICE_X37Y12         LUT3 (Prop_lut3_I0_O)        0.332    62.260 r  alum/D_registers_q[7][14]_i_55/O
                         net (fo=1, routed)           0.000    62.260    alum/D_registers_q[7][14]_i_55_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.810 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.810    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.924 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.924    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.038 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.038    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.152 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.152    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.266 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.266    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.380 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.380    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.494 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.494    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.651 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.854    64.505    alum/temp_out0[14]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    64.834 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.834    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.384 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.384    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.498 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.498    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.612 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.612    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.726 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.726    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.840 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.840    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.954 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.954    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.068 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.068    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.182 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.182    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.339 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.961    67.300    alum/temp_out0[13]
    SLICE_X35Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    68.085 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.085    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.199 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.199    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.313 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.313    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.427 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.427    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.541 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.541    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.655 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.655    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.769 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.769    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.883 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.883    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.040 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.930    69.970    alum/temp_out0[12]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.329    70.299 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.299    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.849 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.849    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.963 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.963    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.077 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.077    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.191 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.191    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.305 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.305    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.419 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.419    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.533 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.533    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.647 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.647    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.804 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.017    72.820    alum/temp_out0[11]
    SLICE_X42Y13         LUT3 (Prop_lut3_I0_O)        0.329    73.149 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.149    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.682 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.682    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.799 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.799    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.916 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.916    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.033 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.033    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.150 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.150    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.267 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.267    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.384 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.384    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.501 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.501    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.658 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.758    75.417    alum/temp_out0[10]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.332    75.749 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.749    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.299 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.299    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.413 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.413    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.527 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.527    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.641 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.641    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.755 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.755    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.869 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.869    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.983 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.009    76.992    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.106 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.106    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.263 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.966    78.229    alum/temp_out0[9]
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.329    78.558 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.558    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.108 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.108    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.222 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.222    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.336 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.336    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.450 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.450    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.564 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.564    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.678 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.678    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.792 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.792    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.906 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.009    79.915    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.072 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.077    81.149    alum/temp_out0[8]
    SLICE_X31Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.934 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.934    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.048 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.048    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.162 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.162    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.276 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.276    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.390 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.390    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.504 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.504    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.618 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.618    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.732 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.009    82.741    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.898 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.163    84.060    alum/temp_out0[7]
    SLICE_X31Y8          LUT3 (Prop_lut3_I0_O)        0.329    84.389 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.389    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.939 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.939    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.053 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.053    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.167 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.167    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.281 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.281    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.395 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.395    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.509 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.509    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.623 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.623    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.737 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.737    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.894 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.901    86.795    alum/temp_out0[6]
    SLICE_X30Y8          LUT3 (Prop_lut3_I0_O)        0.329    87.124 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.124    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.657 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.657    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.774 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.774    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.891 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.891    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.008 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.008    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.125 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.125    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.242 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.242    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.359 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.359    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.476 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.476    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.633 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.956    89.589    alum/temp_out0[5]
    SLICE_X28Y9          LUT3 (Prop_lut3_I0_O)        0.332    89.921 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.921    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.471 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.471    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.585 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.585    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.699 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.699    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.813 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.813    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.927 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.927    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.041 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.041    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.155 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.155    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.269 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.269    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.426 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.836    92.263    alum/temp_out0[4]
    SLICE_X29Y10         LUT3 (Prop_lut3_I0_O)        0.329    92.592 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.592    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.142 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.142    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.256 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.256    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.370 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.370    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.484 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.484    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.598 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.598    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.712 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.712    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.826 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.826    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.940 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.940    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.097 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.160    95.257    alum/temp_out0[3]
    SLICE_X32Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    96.042 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.042    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.156 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.156    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.270 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.270    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.384 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.384    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.498 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.498    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.612 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.612    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.726 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.726    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.840 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.840    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.997 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.024    98.021    alum/temp_out0[2]
    SLICE_X34Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    98.821 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.821    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.938 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.938    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.055 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.055    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.172 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.172    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.289 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.289    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.406 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.406    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.523 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.523    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.640 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.640    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.797 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.052   100.849    alum/temp_out0[1]
    SLICE_X33Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   101.637 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   101.637    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.751 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.751    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.865 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.865    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.979 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.979    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.093 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.093    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.207 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.207    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.321 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.321    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.435 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.435    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.592 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.688   103.281    sm/temp_out0[0]
    SLICE_X41Y10         LUT5 (Prop_lut5_I4_O)        0.329   103.610 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   103.610    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X41Y10         MUXF7 (Prop_muxf7_I0_O)      0.212   103.822 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.823   104.645    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I0_O)        0.299   104.944 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.782   105.726    sm/M_alum_out[0]
    SLICE_X44Y27         LUT5 (Prop_lut5_I0_O)        0.124   105.850 r  sm/D_states_q[7]_i_11/O
                         net (fo=2, routed)           0.754   106.604    sm/D_states_q[7]_i_11_n_0
    SLICE_X46Y29         LUT4 (Prop_lut4_I0_O)        0.150   106.754 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.767   107.521    sm/D_states_d__0[6]
    SLICE_X47Y28         FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.436   115.952    sm/clk_IBUF_BUFG
    SLICE_X47Y28         FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.273   116.225    
                         clock uncertainty           -0.035   116.190    
    SLICE_X47Y28         FDRE (Setup_fdre_C_D)       -0.307   115.883    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        115.883    
                         arrival time                        -107.521    
  -------------------------------------------------------------------
                         slack                                  8.362    

Slack (MET) :             8.374ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.615ns  (logic 60.261ns (58.725%)  route 42.354ns (41.275%))
  Logic Levels:           318  (CARRY4=286 LUT2=2 LUT3=23 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 115.952 - 111.111 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.550     5.134    sm/clk_IBUF_BUFG
    SLICE_X44Y27         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDSE (Prop_fdse_C_Q)         0.456     5.590 r  sm/D_states_q_reg[7]/Q
                         net (fo=167, routed)         3.422     9.013    sm/D_states_q[7]
    SLICE_X55Y27         LUT3 (Prop_lut3_I2_O)        0.152     9.165 f  sm/ram_reg_i_88/O
                         net (fo=2, routed)           0.550     9.715    sm/ram_reg_i_88_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I5_O)        0.326    10.041 r  sm/ram_reg_i_68/O
                         net (fo=1, routed)           0.433    10.475    sm/ram_reg_i_68_n_0
    SLICE_X58Y27         LUT5 (Prop_lut5_I4_O)        0.124    10.599 r  sm/ram_reg_i_34/O
                         net (fo=35, routed)          1.405    12.003    L_reg/M_sm_ra1[2]
    SLICE_X52Y18         LUT3 (Prop_lut3_I1_O)        0.148    12.151 r  L_reg/D_registers_q[7][31]_i_65/O
                         net (fo=45, routed)          0.991    13.142    sm/M_alum_a[31]
    SLICE_X49Y18         LUT2 (Prop_lut2_I1_O)        0.328    13.470 r  sm/D_registers_q[7][31]_i_207/O
                         net (fo=1, routed)           0.000    13.470    alum/S[0]
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.002 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.002    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.116 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.116    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.230 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.230    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.344 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.344    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.458 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.458    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.572 r  alum/D_registers_q_reg[7][31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    14.572    alum/D_registers_q_reg[7][31]_i_173_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.686 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.009    14.695    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.809 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.809    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.080 r  alum/D_registers_q_reg[7][31]_i_87/CO[0]
                         net (fo=37, routed)          1.058    16.138    alum/temp_out0[31]
    SLICE_X50Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.982 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.982    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.099 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    17.099    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.216 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.216    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.333 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.333    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.450 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.450    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.567 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.567    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.684 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.009    17.693    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.810 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.810    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.967 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.986    18.953    alum/temp_out0[30]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.332    19.285 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    19.285    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.835 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.835    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.949 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.949    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.063 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.063    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.177 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.177    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.291 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.291    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.405 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.405    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.519 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.009    20.528    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.642 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.642    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.799 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.046    21.845    alum/temp_out0[29]
    SLICE_X45Y20         LUT3 (Prop_lut3_I0_O)        0.329    22.174 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    22.174    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.724 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.724    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.838 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.838    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.952 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.952    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.066 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.066    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.180 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.009    23.189    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.303 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.303    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.417 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.417    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.531 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.531    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.688 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.203    24.891    alum/temp_out0[28]
    SLICE_X38Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    25.691 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.691    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.808 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.808    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.925 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.925    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.042 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.042    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.159 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.009    26.168    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.285 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.285    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.402 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.402    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.519 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.519    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.676 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.997    27.673    alum/temp_out0[27]
    SLICE_X32Y19         LUT3 (Prop_lut3_I0_O)        0.332    28.005 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.005    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.555 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.555    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.669 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.669    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.783 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.783    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.897 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.897    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.011 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.011    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.125 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    29.134    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.248 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.248    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.362 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.362    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.519 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.088    30.607    alum/temp_out0[26]
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.329    30.936 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.936    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.486 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.486    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.600 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.600    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.714 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.714    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.828 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.828    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.942 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.942    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.056 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    32.065    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.179 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.179    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.293 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.293    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.450 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.971    33.421    alum/temp_out0[25]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    33.750 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.750    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.300 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.300    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.414 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.414    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.528 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.528    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.642 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.642    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.756 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.756    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.870 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    34.879    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.993 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.993    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.107 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.107    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.264 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.027    36.291    alum/temp_out0[24]
    SLICE_X47Y20         LUT3 (Prop_lut3_I0_O)        0.329    36.620 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.620    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.170 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.170    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.284 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.284    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.398 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.398    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.512 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.512    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.626 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.009    37.635    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.749 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.749    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.863 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.863    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.977 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.977    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.134 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.914    39.048    alum/temp_out0[23]
    SLICE_X46Y20         LUT3 (Prop_lut3_I0_O)        0.329    39.377 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.377    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.910 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.910    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.027 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.027    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.144 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.144    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.261 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.261    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.378 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.009    40.387    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.504 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.504    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.621 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.621    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.738 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.738    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.895 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.375    42.270    alum/temp_out0[22]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.332    42.602 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.602    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.135 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.135    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.252 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.252    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.369 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.369    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.486 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.486    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.603 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.603    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.720 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.720    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.837 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.837    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.954 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.954    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.111 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.915    45.026    alum/temp_out0[21]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.332    45.358 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    45.358    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.908 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.908    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.022 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    46.022    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.136 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.136    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.250 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.250    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.364 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.364    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.478 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.478    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.592 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.592    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.749 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.981    47.731    alum/temp_out0[20]
    SLICE_X45Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.516 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.516    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.630 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.630    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.744 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.744    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.858 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.858    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.972 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.972    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.086 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.086    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.200 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.200    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.314 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.314    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.471 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.046    50.517    alum/temp_out0[19]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    50.846 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.846    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.396 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.396    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.510 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.510    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.624 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.624    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.738 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.738    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.852 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.852    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.966 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.966    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.080 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.080    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.194 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.194    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.351 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.212    53.563    alum/temp_out0[18]
    SLICE_X44Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    54.348 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.348    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.462 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.462    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.576 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.576    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.690 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.690    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.804 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.804    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.918 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.918    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.032 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.032    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.146 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.146    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.303 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.998    56.301    alum/temp_out0[17]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329    56.630 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.630    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.180 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.180    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.294 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.294    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.408 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.408    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.522 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.522    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.636 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.636    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.750 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.750    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.864 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.864    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.978 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.978    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.135 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.140    59.275    alum/temp_out0[16]
    SLICE_X38Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    60.075 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.075    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.192 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.192    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.309 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.309    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.426 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.426    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.543 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.543    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.660 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.660    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.777 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.777    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.894 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.894    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.051 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.877    61.928    alum/temp_out0[15]
    SLICE_X37Y12         LUT3 (Prop_lut3_I0_O)        0.332    62.260 r  alum/D_registers_q[7][14]_i_55/O
                         net (fo=1, routed)           0.000    62.260    alum/D_registers_q[7][14]_i_55_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.810 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.810    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.924 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.924    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.038 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.038    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.152 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.152    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.266 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.266    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.380 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.380    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.494 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.494    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.651 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.854    64.505    alum/temp_out0[14]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    64.834 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.834    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.384 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.384    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.498 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.498    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.612 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.612    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.726 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.726    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.840 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.840    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.954 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.954    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.068 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.068    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.182 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.182    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.339 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.961    67.300    alum/temp_out0[13]
    SLICE_X35Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    68.085 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.085    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.199 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.199    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.313 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.313    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.427 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.427    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.541 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.541    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.655 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.655    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.769 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.769    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.883 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.883    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.040 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.930    69.970    alum/temp_out0[12]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.329    70.299 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.299    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.849 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.849    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.963 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.963    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.077 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.077    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.191 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.191    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.305 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.305    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.419 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.419    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.533 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.533    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.647 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.647    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.804 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.017    72.820    alum/temp_out0[11]
    SLICE_X42Y13         LUT3 (Prop_lut3_I0_O)        0.329    73.149 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.149    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.682 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.682    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.799 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.799    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.916 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.916    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.033 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.033    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.150 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.150    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.267 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.267    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.384 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.384    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.501 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.501    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.658 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.758    75.417    alum/temp_out0[10]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.332    75.749 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.749    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.299 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.299    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.413 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.413    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.527 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.527    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.641 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.641    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.755 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.755    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.869 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.869    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.983 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.009    76.992    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.106 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.106    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.263 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.966    78.229    alum/temp_out0[9]
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.329    78.558 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.558    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.108 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.108    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.222 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.222    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.336 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.336    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.450 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.450    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.564 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.564    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.678 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.678    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.792 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.792    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.906 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.009    79.915    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.072 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.077    81.149    alum/temp_out0[8]
    SLICE_X31Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.934 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.934    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.048 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.048    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.162 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.162    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.276 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.276    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.390 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.390    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.504 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.504    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.618 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.618    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.732 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.009    82.741    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.898 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.163    84.060    alum/temp_out0[7]
    SLICE_X31Y8          LUT3 (Prop_lut3_I0_O)        0.329    84.389 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.389    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.939 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.939    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.053 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.053    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.167 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.167    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.281 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.281    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.395 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.395    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.509 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.509    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.623 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.623    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.737 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.737    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.894 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.901    86.795    alum/temp_out0[6]
    SLICE_X30Y8          LUT3 (Prop_lut3_I0_O)        0.329    87.124 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.124    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.657 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.657    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.774 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.774    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.891 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.891    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.008 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.008    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.125 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.125    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.242 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.242    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.359 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.359    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.476 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.476    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.633 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.956    89.589    alum/temp_out0[5]
    SLICE_X28Y9          LUT3 (Prop_lut3_I0_O)        0.332    89.921 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.921    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.471 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.471    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.585 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.585    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.699 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.699    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.813 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.813    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.927 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.927    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.041 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.041    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.155 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.155    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.269 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.269    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.426 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.836    92.263    alum/temp_out0[4]
    SLICE_X29Y10         LUT3 (Prop_lut3_I0_O)        0.329    92.592 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.592    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.142 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.142    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.256 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.256    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.370 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.370    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.484 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.484    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.598 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.598    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.712 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.712    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.826 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.826    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.940 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.940    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.097 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.160    95.257    alum/temp_out0[3]
    SLICE_X32Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    96.042 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.042    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.156 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.156    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.270 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.270    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.384 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.384    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.498 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.498    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.612 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.612    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.726 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.726    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.840 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.840    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.997 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.024    98.021    alum/temp_out0[2]
    SLICE_X34Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    98.821 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.821    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.938 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.938    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.055 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.055    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.172 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.172    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.289 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.289    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.406 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.406    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.523 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.523    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.640 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.640    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.797 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.052   100.849    alum/temp_out0[1]
    SLICE_X33Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   101.637 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   101.637    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.751 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.751    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.865 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.865    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.979 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.979    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.093 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.093    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.207 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.207    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.321 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.321    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.435 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.435    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.592 f  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.688   103.281    sm/temp_out0[0]
    SLICE_X41Y10         LUT5 (Prop_lut5_I4_O)        0.329   103.610 r  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   103.610    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X41Y10         MUXF7 (Prop_muxf7_I0_O)      0.212   103.822 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.823   104.645    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I0_O)        0.299   104.944 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.921   105.865    sm/M_alum_out[0]
    SLICE_X43Y28         LUT2 (Prop_lut2_I1_O)        0.124   105.989 f  sm/D_states_q[4]_i_18/O
                         net (fo=7, routed)           0.632   106.621    sm/D_states_q[4]_i_18_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I0_O)        0.124   106.745 f  sm/D_states_q[3]_i_7/O
                         net (fo=1, routed)           0.407   107.152    sm/D_states_q[3]_i_7_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I5_O)        0.124   107.276 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.473   107.749    sm/D_states_d__0[3]
    SLICE_X44Y28         FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.436   115.952    sm/clk_IBUF_BUFG
    SLICE_X44Y28         FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.273   116.225    
                         clock uncertainty           -0.035   116.190    
    SLICE_X44Y28         FDSE (Setup_fdse_C_D)       -0.067   116.123    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.123    
                         arrival time                        -107.749    
  -------------------------------------------------------------------
                         slack                                  8.374    

Slack (MET) :             8.470ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.504ns  (logic 60.261ns (58.789%)  route 42.243ns (41.211%))
  Logic Levels:           318  (CARRY4=286 LUT2=1 LUT3=23 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 115.952 - 111.111 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.550     5.134    sm/clk_IBUF_BUFG
    SLICE_X44Y27         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDSE (Prop_fdse_C_Q)         0.456     5.590 r  sm/D_states_q_reg[7]/Q
                         net (fo=167, routed)         3.422     9.013    sm/D_states_q[7]
    SLICE_X55Y27         LUT3 (Prop_lut3_I2_O)        0.152     9.165 f  sm/ram_reg_i_88/O
                         net (fo=2, routed)           0.550     9.715    sm/ram_reg_i_88_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I5_O)        0.326    10.041 r  sm/ram_reg_i_68/O
                         net (fo=1, routed)           0.433    10.475    sm/ram_reg_i_68_n_0
    SLICE_X58Y27         LUT5 (Prop_lut5_I4_O)        0.124    10.599 r  sm/ram_reg_i_34/O
                         net (fo=35, routed)          1.405    12.003    L_reg/M_sm_ra1[2]
    SLICE_X52Y18         LUT3 (Prop_lut3_I1_O)        0.148    12.151 r  L_reg/D_registers_q[7][31]_i_65/O
                         net (fo=45, routed)          0.991    13.142    sm/M_alum_a[31]
    SLICE_X49Y18         LUT2 (Prop_lut2_I1_O)        0.328    13.470 r  sm/D_registers_q[7][31]_i_207/O
                         net (fo=1, routed)           0.000    13.470    alum/S[0]
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.002 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.002    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.116 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.116    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.230 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.230    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.344 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.344    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.458 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.458    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.572 r  alum/D_registers_q_reg[7][31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    14.572    alum/D_registers_q_reg[7][31]_i_173_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.686 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.009    14.695    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.809 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.809    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.080 r  alum/D_registers_q_reg[7][31]_i_87/CO[0]
                         net (fo=37, routed)          1.058    16.138    alum/temp_out0[31]
    SLICE_X50Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.982 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.982    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.099 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    17.099    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.216 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.216    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.333 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.333    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.450 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.450    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.567 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.567    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.684 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.009    17.693    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.810 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.810    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.967 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.986    18.953    alum/temp_out0[30]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.332    19.285 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    19.285    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.835 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.835    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.949 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.949    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.063 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.063    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.177 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.177    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.291 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.291    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.405 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.405    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.519 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.009    20.528    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.642 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.642    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.799 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.046    21.845    alum/temp_out0[29]
    SLICE_X45Y20         LUT3 (Prop_lut3_I0_O)        0.329    22.174 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    22.174    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.724 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.724    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.838 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.838    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.952 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.952    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.066 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.066    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.180 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.009    23.189    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.303 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.303    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.417 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.417    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.531 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.531    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.688 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.203    24.891    alum/temp_out0[28]
    SLICE_X38Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    25.691 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.691    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.808 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.808    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.925 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.925    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.042 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.042    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.159 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.009    26.168    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.285 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.285    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.402 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.402    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.519 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.519    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.676 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.997    27.673    alum/temp_out0[27]
    SLICE_X32Y19         LUT3 (Prop_lut3_I0_O)        0.332    28.005 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.005    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.555 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.555    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.669 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.669    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.783 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.783    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.897 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.897    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.011 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.011    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.125 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    29.134    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.248 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.248    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.362 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.362    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.519 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.088    30.607    alum/temp_out0[26]
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.329    30.936 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.936    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.486 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.486    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.600 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.600    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.714 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.714    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.828 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.828    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.942 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.942    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.056 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    32.065    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.179 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.179    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.293 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.293    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.450 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.971    33.421    alum/temp_out0[25]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    33.750 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.750    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.300 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.300    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.414 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.414    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.528 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.528    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.642 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.642    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.756 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.756    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.870 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    34.879    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.993 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.993    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.107 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.107    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.264 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.027    36.291    alum/temp_out0[24]
    SLICE_X47Y20         LUT3 (Prop_lut3_I0_O)        0.329    36.620 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.620    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.170 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.170    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.284 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.284    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.398 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.398    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.512 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.512    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.626 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.009    37.635    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.749 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.749    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.863 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.863    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.977 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.977    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.134 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.914    39.048    alum/temp_out0[23]
    SLICE_X46Y20         LUT3 (Prop_lut3_I0_O)        0.329    39.377 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.377    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.910 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.910    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.027 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.027    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.144 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.144    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.261 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.261    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.378 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.009    40.387    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.504 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.504    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.621 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.621    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.738 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.738    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.895 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.375    42.270    alum/temp_out0[22]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.332    42.602 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.602    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.135 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.135    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.252 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.252    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.369 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.369    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.486 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.486    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.603 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.603    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.720 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.720    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.837 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.837    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.954 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.954    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.111 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.915    45.026    alum/temp_out0[21]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.332    45.358 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    45.358    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.908 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.908    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.022 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    46.022    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.136 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.136    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.250 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.250    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.364 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.364    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.478 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.478    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.592 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.592    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.749 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.981    47.731    alum/temp_out0[20]
    SLICE_X45Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.516 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.516    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.630 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.630    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.744 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.744    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.858 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.858    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.972 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.972    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.086 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.086    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.200 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.200    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.314 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.314    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.471 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.046    50.517    alum/temp_out0[19]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    50.846 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.846    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.396 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.396    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.510 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.510    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.624 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.624    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.738 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.738    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.852 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.852    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.966 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.966    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.080 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.080    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.194 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.194    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.351 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.212    53.563    alum/temp_out0[18]
    SLICE_X44Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    54.348 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.348    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.462 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.462    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.576 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.576    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.690 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.690    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.804 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.804    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.918 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.918    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.032 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.032    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.146 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.146    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.303 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.998    56.301    alum/temp_out0[17]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329    56.630 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.630    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.180 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.180    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.294 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.294    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.408 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.408    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.522 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.522    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.636 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.636    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.750 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.750    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.864 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.864    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.978 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.978    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.135 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.140    59.275    alum/temp_out0[16]
    SLICE_X38Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    60.075 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.075    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.192 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.192    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.309 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.309    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.426 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.426    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.543 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.543    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.660 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.660    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.777 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.777    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.894 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.894    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.051 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.877    61.928    alum/temp_out0[15]
    SLICE_X37Y12         LUT3 (Prop_lut3_I0_O)        0.332    62.260 r  alum/D_registers_q[7][14]_i_55/O
                         net (fo=1, routed)           0.000    62.260    alum/D_registers_q[7][14]_i_55_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.810 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.810    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.924 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.924    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.038 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.038    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.152 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.152    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.266 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.266    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.380 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.380    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.494 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.494    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.651 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.854    64.505    alum/temp_out0[14]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    64.834 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.834    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.384 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.384    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.498 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.498    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.612 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.612    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.726 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.726    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.840 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.840    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.954 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.954    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.068 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.068    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.182 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.182    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.339 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.961    67.300    alum/temp_out0[13]
    SLICE_X35Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    68.085 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.085    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.199 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.199    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.313 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.313    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.427 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.427    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.541 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.541    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.655 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.655    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.769 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.769    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.883 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.883    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.040 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.930    69.970    alum/temp_out0[12]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.329    70.299 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.299    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.849 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.849    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.963 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.963    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.077 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.077    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.191 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.191    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.305 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.305    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.419 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.419    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.533 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.533    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.647 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.647    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.804 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.017    72.820    alum/temp_out0[11]
    SLICE_X42Y13         LUT3 (Prop_lut3_I0_O)        0.329    73.149 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.149    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.682 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.682    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.799 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.799    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.916 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.916    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.033 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.033    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.150 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.150    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.267 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.267    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.384 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.384    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.501 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.501    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.658 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.758    75.417    alum/temp_out0[10]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.332    75.749 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.749    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.299 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.299    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.413 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.413    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.527 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.527    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.641 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.641    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.755 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.755    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.869 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.869    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.983 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.009    76.992    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.106 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.106    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.263 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.966    78.229    alum/temp_out0[9]
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.329    78.558 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.558    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.108 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.108    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.222 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.222    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.336 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.336    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.450 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.450    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.564 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.564    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.678 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.678    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.792 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.792    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.906 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.009    79.915    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.072 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.077    81.149    alum/temp_out0[8]
    SLICE_X31Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.934 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.934    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.048 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.048    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.162 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.162    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.276 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.276    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.390 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.390    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.504 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.504    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.618 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.618    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.732 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.009    82.741    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.898 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.163    84.060    alum/temp_out0[7]
    SLICE_X31Y8          LUT3 (Prop_lut3_I0_O)        0.329    84.389 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.389    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.939 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.939    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.053 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.053    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.167 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.167    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.281 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.281    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.395 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.395    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.509 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.509    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.623 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.623    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.737 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.737    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.894 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.901    86.795    alum/temp_out0[6]
    SLICE_X30Y8          LUT3 (Prop_lut3_I0_O)        0.329    87.124 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.124    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.657 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.657    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.774 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.774    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.891 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.891    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.008 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.008    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.125 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.125    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.242 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.242    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.359 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.359    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.476 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.476    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.633 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.956    89.589    alum/temp_out0[5]
    SLICE_X28Y9          LUT3 (Prop_lut3_I0_O)        0.332    89.921 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.921    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.471 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.471    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.585 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.585    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.699 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.699    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.813 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.813    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.927 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.927    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.041 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.041    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.155 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.155    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.269 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.269    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.426 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.836    92.263    alum/temp_out0[4]
    SLICE_X29Y10         LUT3 (Prop_lut3_I0_O)        0.329    92.592 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.592    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.142 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.142    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.256 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.256    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.370 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.370    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.484 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.484    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.598 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.598    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.712 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.712    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.826 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.826    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.940 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.940    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.097 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.160    95.257    alum/temp_out0[3]
    SLICE_X32Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    96.042 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.042    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.156 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.156    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.270 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.270    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.384 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.384    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.498 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.498    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.612 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.612    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.726 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.726    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.840 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.840    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.997 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.024    98.021    alum/temp_out0[2]
    SLICE_X34Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    98.821 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.821    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.938 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.938    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.055 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.055    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.172 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.172    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.289 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.289    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.406 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.406    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.523 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.523    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.640 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.640    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.797 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.052   100.849    alum/temp_out0[1]
    SLICE_X33Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   101.637 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   101.637    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.751 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.751    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.865 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.865    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.979 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.979    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.093 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.093    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.207 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.207    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.321 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.321    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.435 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.435    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.592 f  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.688   103.281    sm/temp_out0[0]
    SLICE_X41Y10         LUT5 (Prop_lut5_I4_O)        0.329   103.610 r  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   103.610    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X41Y10         MUXF7 (Prop_muxf7_I0_O)      0.212   103.822 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.823   104.645    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I0_O)        0.299   104.944 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.897   105.841    sm/M_alum_out[0]
    SLICE_X41Y27         LUT6 (Prop_lut6_I5_O)        0.124   105.965 f  sm/D_states_q[0]_i_15/O
                         net (fo=1, routed)           0.475   106.440    sm/D_states_q[0]_i_15_n_0
    SLICE_X41Y27         LUT6 (Prop_lut6_I4_O)        0.124   106.564 r  sm/D_states_q[0]_i_7/O
                         net (fo=3, routed)           0.480   107.044    sm/D_states_q[0]_i_7_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I5_O)        0.124   107.168 r  sm/D_states_q[0]_rep_i_1/O
                         net (fo=1, routed)           0.471   107.639    sm/D_states_q[0]_rep_i_1_n_0
    SLICE_X43Y29         FDSE                                         r  sm/D_states_q_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.436   115.952    sm/clk_IBUF_BUFG
    SLICE_X43Y29         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
                         clock pessimism              0.259   116.211    
                         clock uncertainty           -0.035   116.176    
    SLICE_X43Y29         FDSE (Setup_fdse_C_D)       -0.067   116.109    sm/D_states_q_reg[0]_rep
  -------------------------------------------------------------------
                         required time                        116.109    
                         arrival time                        -107.639    
  -------------------------------------------------------------------
                         slack                                  8.470    

Slack (MET) :             8.973ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.036ns  (logic 60.137ns (58.937%)  route 41.899ns (41.063%))
  Logic Levels:           317  (CARRY4=286 LUT2=1 LUT3=23 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 115.950 - 111.111 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.550     5.134    sm/clk_IBUF_BUFG
    SLICE_X44Y27         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         FDSE (Prop_fdse_C_Q)         0.456     5.590 r  sm/D_states_q_reg[7]/Q
                         net (fo=167, routed)         3.422     9.013    sm/D_states_q[7]
    SLICE_X55Y27         LUT3 (Prop_lut3_I2_O)        0.152     9.165 f  sm/ram_reg_i_88/O
                         net (fo=2, routed)           0.550     9.715    sm/ram_reg_i_88_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I5_O)        0.326    10.041 r  sm/ram_reg_i_68/O
                         net (fo=1, routed)           0.433    10.475    sm/ram_reg_i_68_n_0
    SLICE_X58Y27         LUT5 (Prop_lut5_I4_O)        0.124    10.599 r  sm/ram_reg_i_34/O
                         net (fo=35, routed)          1.405    12.003    L_reg/M_sm_ra1[2]
    SLICE_X52Y18         LUT3 (Prop_lut3_I1_O)        0.148    12.151 r  L_reg/D_registers_q[7][31]_i_65/O
                         net (fo=45, routed)          0.991    13.142    sm/M_alum_a[31]
    SLICE_X49Y18         LUT2 (Prop_lut2_I1_O)        0.328    13.470 r  sm/D_registers_q[7][31]_i_207/O
                         net (fo=1, routed)           0.000    13.470    alum/S[0]
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.002 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    14.002    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.116 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    14.116    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.230 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.230    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.344 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    14.344    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.458 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.458    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.572 r  alum/D_registers_q_reg[7][31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    14.572    alum/D_registers_q_reg[7][31]_i_173_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.686 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.009    14.695    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.809 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.809    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.080 r  alum/D_registers_q_reg[7][31]_i_87/CO[0]
                         net (fo=37, routed)          1.058    16.138    alum/temp_out0[31]
    SLICE_X50Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.844    16.982 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.982    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.099 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    17.099    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.216 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.216    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.333 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.333    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.450 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    17.450    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.567 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.567    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.684 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.009    17.693    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.810 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.810    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.967 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.986    18.953    alum/temp_out0[30]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.332    19.285 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    19.285    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.835 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.835    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.949 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.949    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.063 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.063    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.177 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.177    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.291 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    20.291    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.405 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.405    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.519 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.009    20.528    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.642 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.642    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.799 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.046    21.845    alum/temp_out0[29]
    SLICE_X45Y20         LUT3 (Prop_lut3_I0_O)        0.329    22.174 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    22.174    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.724 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.724    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.838 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.838    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.952 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.952    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.066 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.066    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.180 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.009    23.189    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.303 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    23.303    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.417 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.417    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.531 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.531    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.688 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.203    24.891    alum/temp_out0[28]
    SLICE_X38Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    25.691 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.691    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.808 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.808    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.925 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.925    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.042 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    26.042    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.159 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.009    26.168    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.285 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    26.285    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.402 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.402    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.519 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.519    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.676 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          0.997    27.673    alum/temp_out0[27]
    SLICE_X32Y19         LUT3 (Prop_lut3_I0_O)        0.332    28.005 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    28.005    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.555 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.555    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.669 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.669    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.783 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.783    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.897 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.897    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.011 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    29.011    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.125 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.009    29.134    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.248 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.248    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.362 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.362    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X32Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.519 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.088    30.607    alum/temp_out0[26]
    SLICE_X39Y19         LUT3 (Prop_lut3_I0_O)        0.329    30.936 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.936    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.486 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.486    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.600 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.600    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.714 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.714    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.828 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.828    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.942 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.942    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.056 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.009    32.065    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.179 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    32.179    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.293 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.293    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.450 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.971    33.421    alum/temp_out0[25]
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.329    33.750 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.750    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.300 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.300    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.414 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.414    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.528 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.528    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.642 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.642    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.756 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.756    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.870 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.009    34.879    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.993 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.993    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.107 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    35.107    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.264 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.027    36.291    alum/temp_out0[24]
    SLICE_X47Y20         LUT3 (Prop_lut3_I0_O)        0.329    36.620 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.620    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.170 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    37.170    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.284 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    37.284    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.398 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.398    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.512 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.512    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.626 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.009    37.635    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.749 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.749    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.863 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.863    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.977 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.977    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.134 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.914    39.048    alum/temp_out0[23]
    SLICE_X46Y20         LUT3 (Prop_lut3_I0_O)        0.329    39.377 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.377    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.910 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.910    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.027 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    40.027    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.144 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.144    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.261 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.261    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.378 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.009    40.387    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.504 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.504    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.621 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.621    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.738 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.738    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.895 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.375    42.270    alum/temp_out0[22]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.332    42.602 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.602    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    43.135 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.135    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.252 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    43.252    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.369 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    43.369    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.486 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.486    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.603 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.603    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.720 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.720    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.837 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.837    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.954 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.954    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.111 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.915    45.026    alum/temp_out0[21]
    SLICE_X47Y8          LUT3 (Prop_lut3_I0_O)        0.332    45.358 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    45.358    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.908 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.908    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.022 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    46.022    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.136 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    46.136    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.250 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.250    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.364 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.364    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.478 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.478    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.592 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.592    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.749 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.981    47.731    alum/temp_out0[20]
    SLICE_X45Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    48.516 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    48.516    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.630 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.630    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.744 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    48.744    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.858 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.858    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.972 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.972    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.086 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.086    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.200 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.200    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.314 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.314    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.471 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.046    50.517    alum/temp_out0[19]
    SLICE_X48Y10         LUT3 (Prop_lut3_I0_O)        0.329    50.846 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.846    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.396 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.396    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.510 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.510    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.624 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.624    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.738 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.738    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.852 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.852    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.966 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.966    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.080 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.080    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.194 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    52.194    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.351 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.212    53.563    alum/temp_out0[18]
    SLICE_X44Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    54.348 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.348    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.462 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.462    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.576 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.576    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.690 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.690    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.804 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.804    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.918 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.918    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.032 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.032    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.146 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.146    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.303 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.998    56.301    alum/temp_out0[17]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329    56.630 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.630    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    57.180 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.180    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.294 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.294    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.408 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.408    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.522 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.522    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.636 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.636    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.750 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.750    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.864 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.864    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.978 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.978    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.135 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.140    59.275    alum/temp_out0[16]
    SLICE_X38Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    60.075 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.075    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.192 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.192    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.309 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.309    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.426 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.426    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.543 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.543    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.660 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.660    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.777 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.777    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    60.894 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.894    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.051 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.877    61.928    alum/temp_out0[15]
    SLICE_X37Y12         LUT3 (Prop_lut3_I0_O)        0.332    62.260 r  alum/D_registers_q[7][14]_i_55/O
                         net (fo=1, routed)           0.000    62.260    alum/D_registers_q[7][14]_i_55_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.810 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.810    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.924 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.924    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X37Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.038 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.038    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X37Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.152 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.152    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.266 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.266    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.380 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.380    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.494 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.494    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.651 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.854    64.505    alum/temp_out0[14]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    64.834 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.834    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.384 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.384    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.498 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.498    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.612 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.612    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.726 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.726    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.840 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.840    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.954 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.954    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.068 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.068    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.182 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.182    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.339 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.961    67.300    alum/temp_out0[13]
    SLICE_X35Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    68.085 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.085    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.199 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.199    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.313 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.313    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.427 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.427    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.541 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.541    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.655 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.655    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.769 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.769    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.883 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.883    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.040 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.930    69.970    alum/temp_out0[12]
    SLICE_X41Y14         LUT3 (Prop_lut3_I0_O)        0.329    70.299 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.299    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.849 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.849    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.963 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.963    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.077 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.077    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.191 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.191    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.305 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.305    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.419 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.419    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.533 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.533    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.647 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.647    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.804 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.017    72.820    alum/temp_out0[11]
    SLICE_X42Y13         LUT3 (Prop_lut3_I0_O)        0.329    73.149 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.149    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    73.682 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.682    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.799 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.799    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.916 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.916    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.033 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.033    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.150 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.150    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.267 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.267    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.384 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.384    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.501 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.501    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.658 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.758    75.417    alum/temp_out0[10]
    SLICE_X43Y18         LUT3 (Prop_lut3_I0_O)        0.332    75.749 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.749    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.299 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.299    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.413 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.413    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.527 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.527    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.641 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.641    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.755 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.755    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.869 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.869    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.983 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.009    76.992    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.106 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.106    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.263 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.966    78.229    alum/temp_out0[9]
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.329    78.558 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.558    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.108 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.108    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.222 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.222    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.336 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.336    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.450 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.450    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.564 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.564    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.678 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.678    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.792 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.792    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.906 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.009    79.915    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.072 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.077    81.149    alum/temp_out0[8]
    SLICE_X31Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.934 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.934    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.048 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.048    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.162 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.162    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.276 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.276    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.390 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.390    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.504 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.504    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.618 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.618    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.732 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.009    82.741    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.898 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.163    84.060    alum/temp_out0[7]
    SLICE_X31Y8          LUT3 (Prop_lut3_I0_O)        0.329    84.389 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.389    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.939 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.939    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.053 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.053    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.167 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.167    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.281 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.281    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.395 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.395    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.509 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.509    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.623 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.623    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.737 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.737    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.894 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.901    86.795    alum/temp_out0[6]
    SLICE_X30Y8          LUT3 (Prop_lut3_I0_O)        0.329    87.124 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.124    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.657 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.657    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.774 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.774    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.891 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.891    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.008 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.008    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.125 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.125    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.242 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.242    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.359 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.359    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.476 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.476    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.633 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.956    89.589    alum/temp_out0[5]
    SLICE_X28Y9          LUT3 (Prop_lut3_I0_O)        0.332    89.921 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.921    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.471 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.471    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X28Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.585 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.585    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X28Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.699 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.699    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.813 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.813    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.927 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.927    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.041 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.041    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.155 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.155    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X28Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.269 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.269    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X28Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.426 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.836    92.263    alum/temp_out0[4]
    SLICE_X29Y10         LUT3 (Prop_lut3_I0_O)        0.329    92.592 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.592    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X29Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.142 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.142    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.256 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.256    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.370 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.370    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.484 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.484    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.598 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.598    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.712 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.712    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.826 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.826    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.940 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.940    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.097 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.160    95.257    alum/temp_out0[3]
    SLICE_X32Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    96.042 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.042    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X32Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.156 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.156    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.270 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.270    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X32Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.384 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.384    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.498 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.498    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.612 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.612    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.726 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.726    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.840 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    96.840    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.997 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.024    98.021    alum/temp_out0[2]
    SLICE_X34Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    98.821 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    98.821    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X34Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.938 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.938    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.055 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.055    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.172 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.172    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.289 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.289    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.406 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.406    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.523 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.523    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.640 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    99.640    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.797 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.052   100.849    alum/temp_out0[1]
    SLICE_X33Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788   101.637 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   101.637    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.751 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.751    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.865 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.865    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.979 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.979    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.093 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.093    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.207 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.207    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.321 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.321    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.435 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.435    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X33Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.592 f  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.688   103.281    sm/temp_out0[0]
    SLICE_X41Y10         LUT5 (Prop_lut5_I4_O)        0.329   103.610 r  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   103.610    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X41Y10         MUXF7 (Prop_muxf7_I0_O)      0.212   103.822 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.823   104.645    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I0_O)        0.299   104.944 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.782   105.726    sm/M_alum_out[0]
    SLICE_X44Y27         LUT5 (Prop_lut5_I0_O)        0.124   105.850 f  sm/D_states_q[7]_i_11/O
                         net (fo=2, routed)           0.567   106.417    sm/D_states_q[7]_i_11_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I4_O)        0.124   106.541 r  sm/D_states_q[7]_i_2/O
                         net (fo=1, routed)           0.630   107.170    sm/D_states_d__0[7]
    SLICE_X44Y27         FDSE                                         r  sm/D_states_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.434   115.950    sm/clk_IBUF_BUFG
    SLICE_X44Y27         FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.295   116.245    
                         clock uncertainty           -0.035   116.210    
    SLICE_X44Y27         FDSE (Setup_fdse_C_D)       -0.067   116.143    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        116.143    
                         arrival time                        -107.170    
  -------------------------------------------------------------------
                         slack                                  8.973    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.356%)  route 0.269ns (65.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.558     1.502    sr2/clk_IBUF_BUFG
    SLICE_X53Y30         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y30         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.269     1.912    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y31         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.828     2.018    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y31         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.517    
    SLICE_X52Y31         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.827    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.356%)  route 0.269ns (65.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.558     1.502    sr2/clk_IBUF_BUFG
    SLICE_X53Y30         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y30         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.269     1.912    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y31         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.828     2.018    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y31         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.517    
    SLICE_X52Y31         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.827    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.356%)  route 0.269ns (65.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.558     1.502    sr2/clk_IBUF_BUFG
    SLICE_X53Y30         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y30         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.269     1.912    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y31         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.828     2.018    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y31         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.517    
    SLICE_X52Y31         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.827    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.356%)  route 0.269ns (65.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.558     1.502    sr2/clk_IBUF_BUFG
    SLICE_X53Y30         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y30         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.269     1.912    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y31         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.828     2.018    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y31         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.517    
    SLICE_X52Y31         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.827    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.471%)  route 0.307ns (68.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.562     1.506    sr1/clk_IBUF_BUFG
    SLICE_X48Y34         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y34         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.307     1.954    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X52Y33         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.830     2.020    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y33         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.540    
    SLICE_X52Y33         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.849    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.471%)  route 0.307ns (68.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.562     1.506    sr1/clk_IBUF_BUFG
    SLICE_X48Y34         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y34         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.307     1.954    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X52Y33         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.830     2.020    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y33         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.540    
    SLICE_X52Y33         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.849    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.471%)  route 0.307ns (68.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.562     1.506    sr1/clk_IBUF_BUFG
    SLICE_X48Y34         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y34         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.307     1.954    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X52Y33         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.830     2.020    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y33         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.540    
    SLICE_X52Y33         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.849    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.471%)  route 0.307ns (68.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.562     1.506    sr1/clk_IBUF_BUFG
    SLICE_X48Y34         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y34         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.307     1.954    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X52Y33         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.830     2.020    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y33         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.540    
    SLICE_X52Y33         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.849    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 display/D_pixel_idx_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            display/D_pixel_idx_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.186ns (36.791%)  route 0.320ns (63.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.594     1.538    display/clk_IBUF_BUFG
    SLICE_X62Y50         FDRE                                         r  display/D_pixel_idx_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  display/D_pixel_idx_q_reg[0]/Q
                         net (fo=8, routed)           0.320     1.998    display/D_pixel_idx_q[0]
    SLICE_X60Y49         LUT6 (Prop_lut6_I2_O)        0.045     2.043 r  display/D_pixel_idx_q[4]_i_1/O
                         net (fo=1, routed)           0.000     2.043    display/D_pixel_idx_q[4]_i_1_n_0
    SLICE_X60Y49         FDRE                                         r  display/D_pixel_idx_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.865     2.055    display/clk_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  display/D_pixel_idx_q_reg[4]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X60Y49         FDRE (Hold_fdre_C_D)         0.121     1.930    display/D_pixel_idx_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_2063937043[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_2063937043[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.556     1.500    forLoop_idx_0_2063937043[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X33Y31         FDRE                                         r  forLoop_idx_0_2063937043[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  forLoop_idx_0_2063937043[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.697    forLoop_idx_0_2063937043[1].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X33Y31         FDRE                                         r  forLoop_idx_0_2063937043[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.823     2.013    forLoop_idx_0_2063937043[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X33Y31         FDRE                                         r  forLoop_idx_0_2063937043[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X33Y31         FDRE (Hold_fdre_C_D)         0.075     1.575    forLoop_idx_0_2063937043[1].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y1    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X54Y10   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X55Y19   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X57Y13   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X57Y13   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X57Y17   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X57Y17   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X57Y17   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y33   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y33   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y33   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y33   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y33   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y33   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y33   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y33   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y31   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y31   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y33   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y33   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y33   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y33   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y33   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y33   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y33   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y33   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y31   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y31   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      104.708ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.994ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             104.708ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 0.930ns (15.561%)  route 5.046ns (84.439%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 115.956 - 111.111 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X48Y26         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  sm/D_states_q_reg[5]/Q
                         net (fo=231, routed)         3.082     8.675    sm/D_states_q[5]
    SLICE_X54Y30         LUT2 (Prop_lut2_I0_O)        0.146     8.821 r  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           1.083     9.904    sm/D_stage_q[3]_i_3_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I5_O)        0.328    10.232 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.881    11.113    fifo_reset_cond/AS[0]
    SLICE_X47Y32         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.440   115.956    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X47Y32         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   116.215    
                         clock uncertainty           -0.035   116.180    
    SLICE_X47Y32         FDPE (Recov_fdpe_C_PRE)     -0.359   115.821    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.821    
                         arrival time                         -11.113    
  -------------------------------------------------------------------
                         slack                                104.708    

Slack (MET) :             104.708ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 0.930ns (15.561%)  route 5.046ns (84.439%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 115.956 - 111.111 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X48Y26         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  sm/D_states_q_reg[5]/Q
                         net (fo=231, routed)         3.082     8.675    sm/D_states_q[5]
    SLICE_X54Y30         LUT2 (Prop_lut2_I0_O)        0.146     8.821 r  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           1.083     9.904    sm/D_stage_q[3]_i_3_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I5_O)        0.328    10.232 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.881    11.113    fifo_reset_cond/AS[0]
    SLICE_X47Y32         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.440   115.956    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X47Y32         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   116.215    
                         clock uncertainty           -0.035   116.180    
    SLICE_X47Y32         FDPE (Recov_fdpe_C_PRE)     -0.359   115.821    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.821    
                         arrival time                         -11.113    
  -------------------------------------------------------------------
                         slack                                104.708    

Slack (MET) :             104.708ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 0.930ns (15.561%)  route 5.046ns (84.439%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 115.956 - 111.111 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X48Y26         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  sm/D_states_q_reg[5]/Q
                         net (fo=231, routed)         3.082     8.675    sm/D_states_q[5]
    SLICE_X54Y30         LUT2 (Prop_lut2_I0_O)        0.146     8.821 r  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           1.083     9.904    sm/D_stage_q[3]_i_3_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I5_O)        0.328    10.232 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.881    11.113    fifo_reset_cond/AS[0]
    SLICE_X47Y32         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.440   115.956    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X47Y32         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   116.215    
                         clock uncertainty           -0.035   116.180    
    SLICE_X47Y32         FDPE (Recov_fdpe_C_PRE)     -0.359   115.821    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.821    
                         arrival time                         -11.113    
  -------------------------------------------------------------------
                         slack                                104.708    

Slack (MET) :             104.708ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 0.930ns (15.561%)  route 5.046ns (84.439%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 115.956 - 111.111 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X48Y26         FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDRE (Prop_fdre_C_Q)         0.456     5.592 r  sm/D_states_q_reg[5]/Q
                         net (fo=231, routed)         3.082     8.675    sm/D_states_q[5]
    SLICE_X54Y30         LUT2 (Prop_lut2_I0_O)        0.146     8.821 r  sm/D_stage_q[3]_i_3/O
                         net (fo=3, routed)           1.083     9.904    sm/D_stage_q[3]_i_3_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I5_O)        0.328    10.232 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.881    11.113    fifo_reset_cond/AS[0]
    SLICE_X47Y32         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.440   115.956    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X47Y32         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   116.215    
                         clock uncertainty           -0.035   116.180    
    SLICE_X47Y32         FDPE (Recov_fdpe_C_PRE)     -0.359   115.821    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.821    
                         arrival time                         -11.113    
  -------------------------------------------------------------------
                         slack                                104.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.994ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.186ns (19.852%)  route 0.751ns (80.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.554     1.498    sm/clk_IBUF_BUFG
    SLICE_X43Y29         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDSE (Prop_fdse_C_Q)         0.141     1.639 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=120, routed)         0.348     1.987    sm/D_states_q_reg[0]_rep__0_1
    SLICE_X47Y30         LUT6 (Prop_lut6_I3_O)        0.045     2.032 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.403     2.435    fifo_reset_cond/AS[0]
    SLICE_X47Y32         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.826     2.016    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X47Y32         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.536    
    SLICE_X47Y32         FDPE (Remov_fdpe_C_PRE)     -0.095     1.441    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             0.994ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.186ns (19.852%)  route 0.751ns (80.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.554     1.498    sm/clk_IBUF_BUFG
    SLICE_X43Y29         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDSE (Prop_fdse_C_Q)         0.141     1.639 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=120, routed)         0.348     1.987    sm/D_states_q_reg[0]_rep__0_1
    SLICE_X47Y30         LUT6 (Prop_lut6_I3_O)        0.045     2.032 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.403     2.435    fifo_reset_cond/AS[0]
    SLICE_X47Y32         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.826     2.016    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X47Y32         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.536    
    SLICE_X47Y32         FDPE (Remov_fdpe_C_PRE)     -0.095     1.441    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             0.994ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.186ns (19.852%)  route 0.751ns (80.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.554     1.498    sm/clk_IBUF_BUFG
    SLICE_X43Y29         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDSE (Prop_fdse_C_Q)         0.141     1.639 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=120, routed)         0.348     1.987    sm/D_states_q_reg[0]_rep__0_1
    SLICE_X47Y30         LUT6 (Prop_lut6_I3_O)        0.045     2.032 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.403     2.435    fifo_reset_cond/AS[0]
    SLICE_X47Y32         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.826     2.016    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X47Y32         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.536    
    SLICE_X47Y32         FDPE (Remov_fdpe_C_PRE)     -0.095     1.441    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             0.994ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.186ns (19.852%)  route 0.751ns (80.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.554     1.498    sm/clk_IBUF_BUFG
    SLICE_X43Y29         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDSE (Prop_fdse_C_Q)         0.141     1.639 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=120, routed)         0.348     1.987    sm/D_states_q_reg[0]_rep__0_1
    SLICE_X47Y30         LUT6 (Prop_lut6_I3_O)        0.045     2.032 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.403     2.435    fifo_reset_cond/AS[0]
    SLICE_X47Y32         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.826     2.016    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X47Y32         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.536    
    SLICE_X47Y32         FDPE (Remov_fdpe_C_PRE)     -0.095     1.441    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.994    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.765ns  (logic 11.363ns (30.088%)  route 26.402ns (69.912%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=6 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X52Y11         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.518     5.670 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          1.610     7.281    L_reg/M_sm_timer[3]
    SLICE_X54Y7          LUT5 (Prop_lut5_I4_O)        0.124     7.405 r  L_reg/L_004e72ae_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.658     8.063    L_reg/L_004e72ae_remainder0_carry__1_i_8__1_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.187 f  L_reg/L_004e72ae_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.406     9.593    L_reg/L_004e72ae_remainder0_carry__1_i_7__1_n_0
    SLICE_X55Y4          LUT3 (Prop_lut3_I2_O)        0.152     9.745 f  L_reg/L_004e72ae_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.784    10.530    L_reg/L_004e72ae_remainder0_carry_i_20__1_n_0
    SLICE_X55Y3          LUT5 (Prop_lut5_I4_O)        0.352    10.882 r  L_reg/L_004e72ae_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.874    11.756    L_reg/L_004e72ae_remainder0_carry_i_10__1_n_0
    SLICE_X54Y3          LUT4 (Prop_lut4_I1_O)        0.326    12.082 r  L_reg/L_004e72ae_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.082    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X54Y3          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.725 f  timerseg_driver/decimal_renderer/L_004e72ae_remainder0_carry/O[3]
                         net (fo=1, routed)           0.864    13.589    L_reg/L_004e72ae_remainder0_3[3]
    SLICE_X55Y3          LUT4 (Prop_lut4_I1_O)        0.307    13.896 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.465    15.361    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X52Y3          LUT2 (Prop_lut2_I1_O)        0.124    15.485 r  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           1.114    16.599    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X51Y5          LUT6 (Prop_lut6_I0_O)        0.124    16.723 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.797    17.520    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X51Y4          LUT3 (Prop_lut3_I1_O)        0.152    17.672 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.949    18.620    L_reg/i__carry_i_20__4_n_0
    SLICE_X52Y3          LUT3 (Prop_lut3_I1_O)        0.348    18.968 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.304    20.272    L_reg/i__carry_i_11__3_n_0
    SLICE_X50Y0          LUT2 (Prop_lut2_I1_O)        0.328    20.600 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.332    20.932    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X50Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.452 r  timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.452    timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__0/i__carry_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.569 r  timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.569    timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.808 f  timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.115    22.924    L_reg/L_004e72ae_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X49Y3          LUT5 (Prop_lut5_I1_O)        0.301    23.225 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.797    24.022    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X49Y2          LUT5 (Prop_lut5_I0_O)        0.124    24.146 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.858    25.004    L_reg/i__carry_i_14__1_0
    SLICE_X50Y1          LUT3 (Prop_lut3_I0_O)        0.124    25.128 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.298    25.426    L_reg/i__carry_i_25__3_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I0_O)        0.124    25.550 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           1.236    26.785    L_reg/i__carry_i_14__1_n_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I3_O)        0.124    26.909 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.813    27.722    L_reg/i__carry_i_13__3_n_0
    SLICE_X52Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.874 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.658    28.533    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X51Y0          LUT5 (Prop_lut5_I0_O)        0.348    28.881 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.881    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X51Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.431 r  timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.431    timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry_n_0
    SLICE_X51Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.545 r  timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.545    timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.858 r  timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.805    30.662    timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X52Y2          LUT6 (Prop_lut6_I0_O)        0.306    30.968 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.423    31.392    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X52Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.516 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.918    32.433    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X54Y1          LUT3 (Prop_lut3_I1_O)        0.124    32.557 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.667    33.224    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X55Y1          LUT6 (Prop_lut6_I4_O)        0.124    33.348 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.834    34.182    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X57Y1          LUT4 (Prop_lut4_I0_O)        0.152    34.334 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.822    39.157    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    42.917 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    42.917    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.747ns  (logic 11.359ns (30.092%)  route 26.389ns (69.908%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=6 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X52Y11         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.518     5.670 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          1.610     7.281    L_reg/M_sm_timer[3]
    SLICE_X54Y7          LUT5 (Prop_lut5_I4_O)        0.124     7.405 r  L_reg/L_004e72ae_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.658     8.063    L_reg/L_004e72ae_remainder0_carry__1_i_8__1_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.187 f  L_reg/L_004e72ae_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.406     9.593    L_reg/L_004e72ae_remainder0_carry__1_i_7__1_n_0
    SLICE_X55Y4          LUT3 (Prop_lut3_I2_O)        0.152     9.745 f  L_reg/L_004e72ae_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.784    10.530    L_reg/L_004e72ae_remainder0_carry_i_20__1_n_0
    SLICE_X55Y3          LUT5 (Prop_lut5_I4_O)        0.352    10.882 r  L_reg/L_004e72ae_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.874    11.756    L_reg/L_004e72ae_remainder0_carry_i_10__1_n_0
    SLICE_X54Y3          LUT4 (Prop_lut4_I1_O)        0.326    12.082 r  L_reg/L_004e72ae_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.082    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X54Y3          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.725 f  timerseg_driver/decimal_renderer/L_004e72ae_remainder0_carry/O[3]
                         net (fo=1, routed)           0.864    13.589    L_reg/L_004e72ae_remainder0_3[3]
    SLICE_X55Y3          LUT4 (Prop_lut4_I1_O)        0.307    13.896 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.465    15.361    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X52Y3          LUT2 (Prop_lut2_I1_O)        0.124    15.485 r  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           1.114    16.599    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X51Y5          LUT6 (Prop_lut6_I0_O)        0.124    16.723 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.797    17.520    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X51Y4          LUT3 (Prop_lut3_I1_O)        0.152    17.672 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.949    18.620    L_reg/i__carry_i_20__4_n_0
    SLICE_X52Y3          LUT3 (Prop_lut3_I1_O)        0.348    18.968 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.304    20.272    L_reg/i__carry_i_11__3_n_0
    SLICE_X50Y0          LUT2 (Prop_lut2_I1_O)        0.328    20.600 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.332    20.932    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X50Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.452 r  timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.452    timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__0/i__carry_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.569 r  timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.569    timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.808 f  timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.115    22.924    L_reg/L_004e72ae_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X49Y3          LUT5 (Prop_lut5_I1_O)        0.301    23.225 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.797    24.022    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X49Y2          LUT5 (Prop_lut5_I0_O)        0.124    24.146 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.858    25.004    L_reg/i__carry_i_14__1_0
    SLICE_X50Y1          LUT3 (Prop_lut3_I0_O)        0.124    25.128 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.298    25.426    L_reg/i__carry_i_25__3_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I0_O)        0.124    25.550 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           1.236    26.785    L_reg/i__carry_i_14__1_n_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I3_O)        0.124    26.909 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.813    27.722    L_reg/i__carry_i_13__3_n_0
    SLICE_X52Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.874 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.658    28.533    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X51Y0          LUT5 (Prop_lut5_I0_O)        0.348    28.881 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.881    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X51Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.431 r  timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.431    timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry_n_0
    SLICE_X51Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.545 r  timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.545    timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.858 f  timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.805    30.662    timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X52Y2          LUT6 (Prop_lut6_I0_O)        0.306    30.968 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.423    31.392    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X52Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.516 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.918    32.433    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X54Y1          LUT3 (Prop_lut3_I1_O)        0.124    32.557 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.666    33.223    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X55Y1          LUT6 (Prop_lut6_I3_O)        0.124    33.347 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.836    34.183    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X57Y1          LUT4 (Prop_lut4_I2_O)        0.152    34.335 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.808    39.143    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    42.900 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.900    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.579ns  (logic 11.129ns (29.616%)  route 26.450ns (70.384%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=5 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X52Y11         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.518     5.670 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          1.610     7.281    L_reg/M_sm_timer[3]
    SLICE_X54Y7          LUT5 (Prop_lut5_I4_O)        0.124     7.405 r  L_reg/L_004e72ae_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.658     8.063    L_reg/L_004e72ae_remainder0_carry__1_i_8__1_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.187 f  L_reg/L_004e72ae_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.406     9.593    L_reg/L_004e72ae_remainder0_carry__1_i_7__1_n_0
    SLICE_X55Y4          LUT3 (Prop_lut3_I2_O)        0.152     9.745 f  L_reg/L_004e72ae_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.784    10.530    L_reg/L_004e72ae_remainder0_carry_i_20__1_n_0
    SLICE_X55Y3          LUT5 (Prop_lut5_I4_O)        0.352    10.882 r  L_reg/L_004e72ae_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.874    11.756    L_reg/L_004e72ae_remainder0_carry_i_10__1_n_0
    SLICE_X54Y3          LUT4 (Prop_lut4_I1_O)        0.326    12.082 r  L_reg/L_004e72ae_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.082    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X54Y3          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.725 f  timerseg_driver/decimal_renderer/L_004e72ae_remainder0_carry/O[3]
                         net (fo=1, routed)           0.864    13.589    L_reg/L_004e72ae_remainder0_3[3]
    SLICE_X55Y3          LUT4 (Prop_lut4_I1_O)        0.307    13.896 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.465    15.361    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X52Y3          LUT2 (Prop_lut2_I1_O)        0.124    15.485 r  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           1.114    16.599    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X51Y5          LUT6 (Prop_lut6_I0_O)        0.124    16.723 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.797    17.520    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X51Y4          LUT3 (Prop_lut3_I1_O)        0.152    17.672 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.949    18.620    L_reg/i__carry_i_20__4_n_0
    SLICE_X52Y3          LUT3 (Prop_lut3_I1_O)        0.348    18.968 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.304    20.272    L_reg/i__carry_i_11__3_n_0
    SLICE_X50Y0          LUT2 (Prop_lut2_I1_O)        0.328    20.600 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.332    20.932    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X50Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.452 r  timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.452    timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__0/i__carry_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.569 r  timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.569    timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.808 f  timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.115    22.924    L_reg/L_004e72ae_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X49Y3          LUT5 (Prop_lut5_I1_O)        0.301    23.225 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.797    24.022    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X49Y2          LUT5 (Prop_lut5_I0_O)        0.124    24.146 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.858    25.004    L_reg/i__carry_i_14__1_0
    SLICE_X50Y1          LUT3 (Prop_lut3_I0_O)        0.124    25.128 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.298    25.426    L_reg/i__carry_i_25__3_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I0_O)        0.124    25.550 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           1.236    26.785    L_reg/i__carry_i_14__1_n_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I3_O)        0.124    26.909 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.813    27.722    L_reg/i__carry_i_13__3_n_0
    SLICE_X52Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.874 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.658    28.533    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X51Y0          LUT5 (Prop_lut5_I0_O)        0.348    28.881 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.881    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X51Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.431 r  timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.431    timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry_n_0
    SLICE_X51Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.545 r  timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.545    timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.858 r  timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.805    30.662    timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X52Y2          LUT6 (Prop_lut6_I0_O)        0.306    30.968 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.423    31.392    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X52Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.516 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.728    32.243    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X53Y1          LUT6 (Prop_lut6_I1_O)        0.124    32.367 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.665    33.033    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X53Y1          LUT6 (Prop_lut6_I5_O)        0.124    33.157 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.026    34.182    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X57Y1          LUT4 (Prop_lut4_I3_O)        0.124    34.306 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.870    39.176    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    42.731 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    42.731    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.465ns  (logic 11.118ns (29.676%)  route 26.347ns (70.324%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=6 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X52Y11         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.518     5.670 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          1.610     7.281    L_reg/M_sm_timer[3]
    SLICE_X54Y7          LUT5 (Prop_lut5_I4_O)        0.124     7.405 r  L_reg/L_004e72ae_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.658     8.063    L_reg/L_004e72ae_remainder0_carry__1_i_8__1_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.187 f  L_reg/L_004e72ae_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.406     9.593    L_reg/L_004e72ae_remainder0_carry__1_i_7__1_n_0
    SLICE_X55Y4          LUT3 (Prop_lut3_I2_O)        0.152     9.745 f  L_reg/L_004e72ae_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.784    10.530    L_reg/L_004e72ae_remainder0_carry_i_20__1_n_0
    SLICE_X55Y3          LUT5 (Prop_lut5_I4_O)        0.352    10.882 r  L_reg/L_004e72ae_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.874    11.756    L_reg/L_004e72ae_remainder0_carry_i_10__1_n_0
    SLICE_X54Y3          LUT4 (Prop_lut4_I1_O)        0.326    12.082 r  L_reg/L_004e72ae_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.082    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X54Y3          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.725 f  timerseg_driver/decimal_renderer/L_004e72ae_remainder0_carry/O[3]
                         net (fo=1, routed)           0.864    13.589    L_reg/L_004e72ae_remainder0_3[3]
    SLICE_X55Y3          LUT4 (Prop_lut4_I1_O)        0.307    13.896 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.465    15.361    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X52Y3          LUT2 (Prop_lut2_I1_O)        0.124    15.485 r  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           1.114    16.599    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X51Y5          LUT6 (Prop_lut6_I0_O)        0.124    16.723 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.797    17.520    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X51Y4          LUT3 (Prop_lut3_I1_O)        0.152    17.672 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.949    18.620    L_reg/i__carry_i_20__4_n_0
    SLICE_X52Y3          LUT3 (Prop_lut3_I1_O)        0.348    18.968 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.304    20.272    L_reg/i__carry_i_11__3_n_0
    SLICE_X50Y0          LUT2 (Prop_lut2_I1_O)        0.328    20.600 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.332    20.932    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X50Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.452 r  timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.452    timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__0/i__carry_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.569 r  timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.569    timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.808 f  timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.115    22.924    L_reg/L_004e72ae_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X49Y3          LUT5 (Prop_lut5_I1_O)        0.301    23.225 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.797    24.022    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X49Y2          LUT5 (Prop_lut5_I0_O)        0.124    24.146 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.858    25.004    L_reg/i__carry_i_14__1_0
    SLICE_X50Y1          LUT3 (Prop_lut3_I0_O)        0.124    25.128 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.298    25.426    L_reg/i__carry_i_25__3_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I0_O)        0.124    25.550 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           1.236    26.785    L_reg/i__carry_i_14__1_n_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I3_O)        0.124    26.909 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.813    27.722    L_reg/i__carry_i_13__3_n_0
    SLICE_X52Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.874 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.658    28.533    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X51Y0          LUT5 (Prop_lut5_I0_O)        0.348    28.881 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.881    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X51Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.431 r  timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.431    timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry_n_0
    SLICE_X51Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.545 r  timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.545    timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.858 f  timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.805    30.662    timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X52Y2          LUT6 (Prop_lut6_I0_O)        0.306    30.968 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.423    31.392    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X52Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.516 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.918    32.433    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X54Y1          LUT3 (Prop_lut3_I1_O)        0.124    32.557 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.666    33.223    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X55Y1          LUT6 (Prop_lut6_I3_O)        0.124    33.347 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.836    34.183    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X57Y1          LUT4 (Prop_lut4_I0_O)        0.124    34.307 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.767    39.074    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    42.618 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    42.618    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.009ns  (logic 11.812ns (31.916%)  route 25.197ns (68.084%))
  Logic Levels:           34  (CARRY4=10 LUT2=2 LUT3=5 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X56Y14         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y14         FDRE (Prop_fdre_C_Q)         0.518     5.668 r  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          2.345     8.014    L_reg/M_sm_pac[8]
    SLICE_X63Y8          LUT3 (Prop_lut3_I2_O)        0.124     8.138 r  L_reg/L_004e72ae_remainder0_carry_i_21/O
                         net (fo=4, routed)           0.423     8.560    L_reg/L_004e72ae_remainder0_carry_i_21_n_0
    SLICE_X63Y8          LUT6 (Prop_lut6_I4_O)        0.124     8.684 f  L_reg/L_004e72ae_remainder0_carry_i_18/O
                         net (fo=3, routed)           0.816     9.500    L_reg/L_004e72ae_remainder0_carry_i_18_n_0
    SLICE_X63Y7          LUT3 (Prop_lut3_I1_O)        0.152     9.652 f  L_reg/L_004e72ae_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.794    10.446    L_reg/L_004e72ae_remainder0_carry_i_20_n_0
    SLICE_X65Y7          LUT5 (Prop_lut5_I4_O)        0.326    10.772 r  L_reg/L_004e72ae_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.809    11.581    L_reg/L_004e72ae_remainder0_carry_i_10_n_0
    SLICE_X62Y6          LUT4 (Prop_lut4_I1_O)        0.124    11.705 r  L_reg/L_004e72ae_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.705    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X62Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.255 r  aseg_driver/decimal_renderer/L_004e72ae_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.255    aseg_driver/decimal_renderer/L_004e72ae_remainder0_carry_n_0
    SLICE_X62Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.369 r  aseg_driver/decimal_renderer/L_004e72ae_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.369    aseg_driver/decimal_renderer/L_004e72ae_remainder0_carry__0_n_0
    SLICE_X62Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.703 f  aseg_driver/decimal_renderer/L_004e72ae_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.743    13.446    L_reg/L_004e72ae_remainder0[9]
    SLICE_X63Y6          LUT5 (Prop_lut5_I1_O)        0.303    13.749 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.841    14.590    L_reg/i__carry__1_i_10_n_0
    SLICE_X63Y5          LUT4 (Prop_lut4_I0_O)        0.124    14.714 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           1.182    15.896    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X60Y6          LUT6 (Prop_lut6_I0_O)        0.124    16.020 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.667    16.687    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X61Y6          LUT3 (Prop_lut3_I2_O)        0.152    16.839 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           1.125    17.964    L_reg/i__carry_i_20__0_n_0
    SLICE_X62Y4          LUT3 (Prop_lut3_I1_O)        0.360    18.324 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.841    19.165    L_reg/i__carry_i_11_n_0
    SLICE_X61Y1          LUT2 (Prop_lut2_I1_O)        0.326    19.491 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.611    20.102    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X60Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.622 r  aseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.622    aseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.739 r  aseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.739    aseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.062 r  aseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.999    22.060    L_reg/L_004e72ae_remainder0_inferred__1/i__carry__2[1]
    SLICE_X61Y4          LUT5 (Prop_lut5_I4_O)        0.306    22.366 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.149    22.515    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X61Y4          LUT5 (Prop_lut5_I0_O)        0.124    22.639 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.210    23.849    aseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y1          LUT2 (Prop_lut2_I0_O)        0.124    23.973 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.601    24.574    L_reg/i__carry_i_13_0
    SLICE_X61Y2          LUT5 (Prop_lut5_I0_O)        0.118    24.692 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           1.001    25.693    L_reg/i__carry_i_23_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I0_O)        0.326    26.019 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.677    26.696    L_reg/i__carry_i_13_n_0
    SLICE_X60Y1          LUT3 (Prop_lut3_I1_O)        0.152    26.848 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.660    27.508    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X59Y1          LUT5 (Prop_lut5_I0_O)        0.348    27.856 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.856    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X59Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.406 r  aseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.406    aseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.520 r  aseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.520    aseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.634 r  aseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.634    aseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.856 f  aseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.147    30.003    aseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X58Y3          LUT6 (Prop_lut6_I5_O)        0.299    30.302 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.037    31.339    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X58Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.463 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.840    32.302    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y2          LUT6 (Prop_lut6_I2_O)        0.124    32.426 f  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.701    33.127    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X63Y2          LUT6 (Prop_lut6_I5_O)        0.124    33.251 f  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.674    33.926    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X62Y3          LUT4 (Prop_lut4_I0_O)        0.150    34.076 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.306    38.382    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    42.160 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.160    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.705ns  (logic 11.127ns (30.316%)  route 25.578ns (69.684%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=6 LUT4=2 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X52Y11         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.518     5.670 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          1.610     7.281    L_reg/M_sm_timer[3]
    SLICE_X54Y7          LUT5 (Prop_lut5_I4_O)        0.124     7.405 r  L_reg/L_004e72ae_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.658     8.063    L_reg/L_004e72ae_remainder0_carry__1_i_8__1_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.187 f  L_reg/L_004e72ae_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.406     9.593    L_reg/L_004e72ae_remainder0_carry__1_i_7__1_n_0
    SLICE_X55Y4          LUT3 (Prop_lut3_I2_O)        0.152     9.745 f  L_reg/L_004e72ae_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.784    10.530    L_reg/L_004e72ae_remainder0_carry_i_20__1_n_0
    SLICE_X55Y3          LUT5 (Prop_lut5_I4_O)        0.352    10.882 r  L_reg/L_004e72ae_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.874    11.756    L_reg/L_004e72ae_remainder0_carry_i_10__1_n_0
    SLICE_X54Y3          LUT4 (Prop_lut4_I1_O)        0.326    12.082 r  L_reg/L_004e72ae_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.082    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X54Y3          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.725 f  timerseg_driver/decimal_renderer/L_004e72ae_remainder0_carry/O[3]
                         net (fo=1, routed)           0.864    13.589    L_reg/L_004e72ae_remainder0_3[3]
    SLICE_X55Y3          LUT4 (Prop_lut4_I1_O)        0.307    13.896 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.465    15.361    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X52Y3          LUT2 (Prop_lut2_I1_O)        0.124    15.485 r  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           1.114    16.599    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X51Y5          LUT6 (Prop_lut6_I0_O)        0.124    16.723 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.797    17.520    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X51Y4          LUT3 (Prop_lut3_I1_O)        0.152    17.672 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.949    18.620    L_reg/i__carry_i_20__4_n_0
    SLICE_X52Y3          LUT3 (Prop_lut3_I1_O)        0.348    18.968 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.304    20.272    L_reg/i__carry_i_11__3_n_0
    SLICE_X50Y0          LUT2 (Prop_lut2_I1_O)        0.328    20.600 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.332    20.932    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X50Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.452 r  timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.452    timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__0/i__carry_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.569 r  timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.569    timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.808 f  timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.115    22.924    L_reg/L_004e72ae_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X49Y3          LUT5 (Prop_lut5_I1_O)        0.301    23.225 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.797    24.022    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X49Y2          LUT5 (Prop_lut5_I0_O)        0.124    24.146 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.858    25.004    L_reg/i__carry_i_14__1_0
    SLICE_X50Y1          LUT3 (Prop_lut3_I0_O)        0.124    25.128 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.298    25.426    L_reg/i__carry_i_25__3_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I0_O)        0.124    25.550 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           1.236    26.785    L_reg/i__carry_i_14__1_n_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I3_O)        0.124    26.909 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.813    27.722    L_reg/i__carry_i_13__3_n_0
    SLICE_X52Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.874 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.658    28.533    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X51Y0          LUT5 (Prop_lut5_I0_O)        0.348    28.881 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.881    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X51Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.431 r  timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.431    timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry_n_0
    SLICE_X51Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.545 r  timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.545    timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.858 f  timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.805    30.662    timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X52Y2          LUT6 (Prop_lut6_I0_O)        0.306    30.968 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.423    31.392    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X52Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.516 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.728    32.243    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X53Y1          LUT6 (Prop_lut6_I1_O)        0.124    32.367 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.665    33.033    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X53Y1          LUT6 (Prop_lut6_I5_O)        0.124    33.157 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.959    34.115    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X57Y1          LUT3 (Prop_lut3_I2_O)        0.124    34.239 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.065    38.304    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    41.857 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.857    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.612ns  (logic 11.125ns (30.385%)  route 25.487ns (69.615%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=6 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X52Y11         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.518     5.670 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          1.610     7.281    L_reg/M_sm_timer[3]
    SLICE_X54Y7          LUT5 (Prop_lut5_I4_O)        0.124     7.405 r  L_reg/L_004e72ae_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.658     8.063    L_reg/L_004e72ae_remainder0_carry__1_i_8__1_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.187 f  L_reg/L_004e72ae_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.406     9.593    L_reg/L_004e72ae_remainder0_carry__1_i_7__1_n_0
    SLICE_X55Y4          LUT3 (Prop_lut3_I2_O)        0.152     9.745 f  L_reg/L_004e72ae_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.784    10.530    L_reg/L_004e72ae_remainder0_carry_i_20__1_n_0
    SLICE_X55Y3          LUT5 (Prop_lut5_I4_O)        0.352    10.882 r  L_reg/L_004e72ae_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.874    11.756    L_reg/L_004e72ae_remainder0_carry_i_10__1_n_0
    SLICE_X54Y3          LUT4 (Prop_lut4_I1_O)        0.326    12.082 r  L_reg/L_004e72ae_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.082    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X54Y3          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.725 f  timerseg_driver/decimal_renderer/L_004e72ae_remainder0_carry/O[3]
                         net (fo=1, routed)           0.864    13.589    L_reg/L_004e72ae_remainder0_3[3]
    SLICE_X55Y3          LUT4 (Prop_lut4_I1_O)        0.307    13.896 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.465    15.361    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X52Y3          LUT2 (Prop_lut2_I1_O)        0.124    15.485 r  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           1.114    16.599    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X51Y5          LUT6 (Prop_lut6_I0_O)        0.124    16.723 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.797    17.520    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X51Y4          LUT3 (Prop_lut3_I1_O)        0.152    17.672 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.949    18.620    L_reg/i__carry_i_20__4_n_0
    SLICE_X52Y3          LUT3 (Prop_lut3_I1_O)        0.348    18.968 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.304    20.272    L_reg/i__carry_i_11__3_n_0
    SLICE_X50Y0          LUT2 (Prop_lut2_I1_O)        0.328    20.600 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.332    20.932    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X50Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.452 r  timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.452    timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__0/i__carry_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.569 r  timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.569    timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.808 f  timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.115    22.924    L_reg/L_004e72ae_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X49Y3          LUT5 (Prop_lut5_I1_O)        0.301    23.225 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.797    24.022    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X49Y2          LUT5 (Prop_lut5_I0_O)        0.124    24.146 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.858    25.004    L_reg/i__carry_i_14__1_0
    SLICE_X50Y1          LUT3 (Prop_lut3_I0_O)        0.124    25.128 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.298    25.426    L_reg/i__carry_i_25__3_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I0_O)        0.124    25.550 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           1.236    26.785    L_reg/i__carry_i_14__1_n_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I3_O)        0.124    26.909 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.813    27.722    L_reg/i__carry_i_13__3_n_0
    SLICE_X52Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.874 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.658    28.533    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X51Y0          LUT5 (Prop_lut5_I0_O)        0.348    28.881 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.881    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X51Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.431 r  timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.431    timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry_n_0
    SLICE_X51Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.545 r  timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.545    timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.858 r  timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.805    30.662    timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X52Y2          LUT6 (Prop_lut6_I0_O)        0.306    30.968 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.423    31.392    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X52Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.516 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.918    32.433    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X54Y1          LUT3 (Prop_lut3_I1_O)        0.124    32.557 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.667    33.224    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X55Y1          LUT6 (Prop_lut6_I4_O)        0.124    33.348 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.834    34.182    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X57Y1          LUT4 (Prop_lut4_I1_O)        0.124    34.306 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.907    38.214    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    41.764 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.764    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.528ns  (logic 11.581ns (31.705%)  route 24.947ns (68.295%))
  Logic Levels:           34  (CARRY4=10 LUT2=2 LUT3=6 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X56Y14         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y14         FDRE (Prop_fdre_C_Q)         0.518     5.668 r  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          2.345     8.014    L_reg/M_sm_pac[8]
    SLICE_X63Y8          LUT3 (Prop_lut3_I2_O)        0.124     8.138 r  L_reg/L_004e72ae_remainder0_carry_i_21/O
                         net (fo=4, routed)           0.423     8.560    L_reg/L_004e72ae_remainder0_carry_i_21_n_0
    SLICE_X63Y8          LUT6 (Prop_lut6_I4_O)        0.124     8.684 f  L_reg/L_004e72ae_remainder0_carry_i_18/O
                         net (fo=3, routed)           0.816     9.500    L_reg/L_004e72ae_remainder0_carry_i_18_n_0
    SLICE_X63Y7          LUT3 (Prop_lut3_I1_O)        0.152     9.652 f  L_reg/L_004e72ae_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.794    10.446    L_reg/L_004e72ae_remainder0_carry_i_20_n_0
    SLICE_X65Y7          LUT5 (Prop_lut5_I4_O)        0.326    10.772 r  L_reg/L_004e72ae_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.809    11.581    L_reg/L_004e72ae_remainder0_carry_i_10_n_0
    SLICE_X62Y6          LUT4 (Prop_lut4_I1_O)        0.124    11.705 r  L_reg/L_004e72ae_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.705    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X62Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.255 r  aseg_driver/decimal_renderer/L_004e72ae_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.255    aseg_driver/decimal_renderer/L_004e72ae_remainder0_carry_n_0
    SLICE_X62Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.369 r  aseg_driver/decimal_renderer/L_004e72ae_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.369    aseg_driver/decimal_renderer/L_004e72ae_remainder0_carry__0_n_0
    SLICE_X62Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.703 f  aseg_driver/decimal_renderer/L_004e72ae_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.743    13.446    L_reg/L_004e72ae_remainder0[9]
    SLICE_X63Y6          LUT5 (Prop_lut5_I1_O)        0.303    13.749 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.841    14.590    L_reg/i__carry__1_i_10_n_0
    SLICE_X63Y5          LUT4 (Prop_lut4_I0_O)        0.124    14.714 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           1.182    15.896    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X60Y6          LUT6 (Prop_lut6_I0_O)        0.124    16.020 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.667    16.687    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X61Y6          LUT3 (Prop_lut3_I2_O)        0.152    16.839 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           1.125    17.964    L_reg/i__carry_i_20__0_n_0
    SLICE_X62Y4          LUT3 (Prop_lut3_I1_O)        0.360    18.324 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.841    19.165    L_reg/i__carry_i_11_n_0
    SLICE_X61Y1          LUT2 (Prop_lut2_I1_O)        0.326    19.491 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.611    20.102    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X60Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.622 r  aseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.622    aseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.739 r  aseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.739    aseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.062 r  aseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.999    22.060    L_reg/L_004e72ae_remainder0_inferred__1/i__carry__2[1]
    SLICE_X61Y4          LUT5 (Prop_lut5_I4_O)        0.306    22.366 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.149    22.515    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X61Y4          LUT5 (Prop_lut5_I0_O)        0.124    22.639 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.210    23.849    aseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y1          LUT2 (Prop_lut2_I0_O)        0.124    23.973 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.601    24.574    L_reg/i__carry_i_13_0
    SLICE_X61Y2          LUT5 (Prop_lut5_I0_O)        0.118    24.692 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           1.001    25.693    L_reg/i__carry_i_23_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I0_O)        0.326    26.019 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.677    26.696    L_reg/i__carry_i_13_n_0
    SLICE_X60Y1          LUT3 (Prop_lut3_I1_O)        0.152    26.848 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.660    27.508    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X59Y1          LUT5 (Prop_lut5_I0_O)        0.348    27.856 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.856    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X59Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.406 r  aseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.406    aseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.520 r  aseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.520    aseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.634 r  aseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.634    aseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.856 f  aseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.147    30.003    aseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X58Y3          LUT6 (Prop_lut6_I5_O)        0.299    30.302 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.037    31.339    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X58Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.463 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.583    32.046    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I1_O)        0.124    32.170 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.834    33.004    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X62Y2          LUT6 (Prop_lut6_I5_O)        0.124    33.128 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.971    34.099    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X62Y3          LUT3 (Prop_lut3_I2_O)        0.124    34.223 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.882    38.105    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    41.679 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.679    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.498ns  (logic 11.354ns (31.110%)  route 25.143ns (68.890%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=6 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.568     5.152    L_reg/clk_IBUF_BUFG
    SLICE_X52Y11         FDRE                                         r  L_reg/D_registers_q_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y11         FDRE (Prop_fdre_C_Q)         0.518     5.670 f  L_reg/D_registers_q_reg[6][3]/Q
                         net (fo=17, routed)          1.610     7.281    L_reg/M_sm_timer[3]
    SLICE_X54Y7          LUT5 (Prop_lut5_I4_O)        0.124     7.405 r  L_reg/L_004e72ae_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.658     8.063    L_reg/L_004e72ae_remainder0_carry__1_i_8__1_n_0
    SLICE_X54Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.187 f  L_reg/L_004e72ae_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.406     9.593    L_reg/L_004e72ae_remainder0_carry__1_i_7__1_n_0
    SLICE_X55Y4          LUT3 (Prop_lut3_I2_O)        0.152     9.745 f  L_reg/L_004e72ae_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.784    10.530    L_reg/L_004e72ae_remainder0_carry_i_20__1_n_0
    SLICE_X55Y3          LUT5 (Prop_lut5_I4_O)        0.352    10.882 r  L_reg/L_004e72ae_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.874    11.756    L_reg/L_004e72ae_remainder0_carry_i_10__1_n_0
    SLICE_X54Y3          LUT4 (Prop_lut4_I1_O)        0.326    12.082 r  L_reg/L_004e72ae_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.082    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X54Y3          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.725 f  timerseg_driver/decimal_renderer/L_004e72ae_remainder0_carry/O[3]
                         net (fo=1, routed)           0.864    13.589    L_reg/L_004e72ae_remainder0_3[3]
    SLICE_X55Y3          LUT4 (Prop_lut4_I1_O)        0.307    13.896 r  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.465    15.361    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X52Y3          LUT2 (Prop_lut2_I1_O)        0.124    15.485 r  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           1.114    16.599    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X51Y5          LUT6 (Prop_lut6_I0_O)        0.124    16.723 f  L_reg/i__carry__0_i_19__1/O
                         net (fo=2, routed)           0.797    17.520    L_reg/i__carry__0_i_19__1_n_0
    SLICE_X51Y4          LUT3 (Prop_lut3_I1_O)        0.152    17.672 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.949    18.620    L_reg/i__carry_i_20__4_n_0
    SLICE_X52Y3          LUT3 (Prop_lut3_I1_O)        0.348    18.968 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           1.304    20.272    L_reg/i__carry_i_11__3_n_0
    SLICE_X50Y0          LUT2 (Prop_lut2_I1_O)        0.328    20.600 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.332    20.932    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X50Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.452 r  timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.452    timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__0/i__carry_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.569 r  timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.569    timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.808 f  timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.115    22.924    L_reg/L_004e72ae_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X49Y3          LUT5 (Prop_lut5_I1_O)        0.301    23.225 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.797    24.022    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X49Y2          LUT5 (Prop_lut5_I0_O)        0.124    24.146 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.858    25.004    L_reg/i__carry_i_14__1_0
    SLICE_X50Y1          LUT3 (Prop_lut3_I0_O)        0.124    25.128 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.298    25.426    L_reg/i__carry_i_25__3_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I0_O)        0.124    25.550 f  L_reg/i__carry_i_14__1/O
                         net (fo=8, routed)           1.236    26.785    L_reg/i__carry_i_14__1_n_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I3_O)        0.124    26.909 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.813    27.722    L_reg/i__carry_i_13__3_n_0
    SLICE_X52Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.874 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.658    28.533    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X51Y0          LUT5 (Prop_lut5_I0_O)        0.348    28.881 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.881    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X51Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.431 r  timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.431    timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry_n_0
    SLICE_X51Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.545 r  timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.545    timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.858 r  timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.805    30.662    timerseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X52Y2          LUT6 (Prop_lut6_I0_O)        0.306    30.968 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.423    31.392    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X52Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.516 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.918    32.433    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X54Y1          LUT3 (Prop_lut3_I1_O)        0.124    32.557 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.667    33.224    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X55Y1          LUT6 (Prop_lut6_I4_O)        0.124    33.348 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.834    34.182    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X57Y1          LUT4 (Prop_lut4_I1_O)        0.154    34.336 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.563    37.900    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.750    41.650 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.650    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.209ns  (logic 11.576ns (31.971%)  route 24.633ns (68.029%))
  Logic Levels:           34  (CARRY4=10 LUT2=2 LUT3=5 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X56Y14         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y14         FDRE (Prop_fdre_C_Q)         0.518     5.668 r  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          2.345     8.014    L_reg/M_sm_pac[8]
    SLICE_X63Y8          LUT3 (Prop_lut3_I2_O)        0.124     8.138 r  L_reg/L_004e72ae_remainder0_carry_i_21/O
                         net (fo=4, routed)           0.423     8.560    L_reg/L_004e72ae_remainder0_carry_i_21_n_0
    SLICE_X63Y8          LUT6 (Prop_lut6_I4_O)        0.124     8.684 f  L_reg/L_004e72ae_remainder0_carry_i_18/O
                         net (fo=3, routed)           0.816     9.500    L_reg/L_004e72ae_remainder0_carry_i_18_n_0
    SLICE_X63Y7          LUT3 (Prop_lut3_I1_O)        0.152     9.652 f  L_reg/L_004e72ae_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.794    10.446    L_reg/L_004e72ae_remainder0_carry_i_20_n_0
    SLICE_X65Y7          LUT5 (Prop_lut5_I4_O)        0.326    10.772 r  L_reg/L_004e72ae_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.809    11.581    L_reg/L_004e72ae_remainder0_carry_i_10_n_0
    SLICE_X62Y6          LUT4 (Prop_lut4_I1_O)        0.124    11.705 r  L_reg/L_004e72ae_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.705    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X62Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.255 r  aseg_driver/decimal_renderer/L_004e72ae_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.255    aseg_driver/decimal_renderer/L_004e72ae_remainder0_carry_n_0
    SLICE_X62Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.369 r  aseg_driver/decimal_renderer/L_004e72ae_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.369    aseg_driver/decimal_renderer/L_004e72ae_remainder0_carry__0_n_0
    SLICE_X62Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.703 f  aseg_driver/decimal_renderer/L_004e72ae_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.743    13.446    L_reg/L_004e72ae_remainder0[9]
    SLICE_X63Y6          LUT5 (Prop_lut5_I1_O)        0.303    13.749 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.841    14.590    L_reg/i__carry__1_i_10_n_0
    SLICE_X63Y5          LUT4 (Prop_lut4_I0_O)        0.124    14.714 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           1.182    15.896    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X60Y6          LUT6 (Prop_lut6_I0_O)        0.124    16.020 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.667    16.687    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X61Y6          LUT3 (Prop_lut3_I2_O)        0.152    16.839 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           1.125    17.964    L_reg/i__carry_i_20__0_n_0
    SLICE_X62Y4          LUT3 (Prop_lut3_I1_O)        0.360    18.324 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.841    19.165    L_reg/i__carry_i_11_n_0
    SLICE_X61Y1          LUT2 (Prop_lut2_I1_O)        0.326    19.491 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.611    20.102    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X60Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.622 r  aseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.622    aseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.739 r  aseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.739    aseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.062 r  aseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.999    22.060    L_reg/L_004e72ae_remainder0_inferred__1/i__carry__2[1]
    SLICE_X61Y4          LUT5 (Prop_lut5_I4_O)        0.306    22.366 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.149    22.515    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X61Y4          LUT5 (Prop_lut5_I0_O)        0.124    22.639 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.210    23.849    aseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__0/i__carry__0_0
    SLICE_X63Y1          LUT2 (Prop_lut2_I0_O)        0.124    23.973 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.601    24.574    L_reg/i__carry_i_13_0
    SLICE_X61Y2          LUT5 (Prop_lut5_I0_O)        0.118    24.692 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           1.001    25.693    L_reg/i__carry_i_23_n_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I0_O)        0.326    26.019 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.677    26.696    L_reg/i__carry_i_13_n_0
    SLICE_X60Y1          LUT3 (Prop_lut3_I1_O)        0.152    26.848 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.660    27.508    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X59Y1          LUT5 (Prop_lut5_I0_O)        0.348    27.856 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.856    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X59Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.406 r  aseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.406    aseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.520 r  aseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.520    aseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.634 r  aseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.634    aseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X59Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.856 r  aseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.147    30.003    aseg_driver/decimal_renderer/L_004e72ae_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X58Y3          LUT6 (Prop_lut6_I5_O)        0.299    30.302 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.037    31.339    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X58Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.463 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.840    32.302    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y2          LUT6 (Prop_lut6_I2_O)        0.124    32.426 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.701    33.127    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X63Y2          LUT6 (Prop_lut6_I5_O)        0.124    33.251 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.674    33.926    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X62Y3          LUT4 (Prop_lut4_I1_O)        0.124    34.050 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.741    37.791    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    41.359 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.359    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.765ns  (logic 1.401ns (79.399%)  route 0.364ns (20.601%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.594     1.538    display/clk_IBUF_BUFG
    SLICE_X62Y50         FDRE                                         r  display/D_pixel_idx_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDRE (Prop_fdre_C_Q)         0.128     1.666 r  display/D_pixel_idx_q_reg[10]/Q
                         net (fo=2, routed)           0.364     2.029    mataddr_OBUF[4]
    K2                   OBUF (Prop_obuf_I_O)         1.273     3.303 r  mataddr_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.303    mataddr[4]
    K2                                                                r  mataddr[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.875ns  (logic 1.386ns (73.916%)  route 0.489ns (26.084%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.594     1.538    display/clk_IBUF_BUFG
    SLICE_X62Y50         FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=3, routed)           0.489     2.168    mataddr_OBUF[3]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.412 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.412    mataddr[3]
    H3                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.892ns  (logic 1.372ns (72.490%)  route 0.521ns (27.510%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.594     1.538    display/clk_IBUF_BUFG
    SLICE_X62Y50         FDRE                                         r  display/D_pixel_idx_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  display/D_pixel_idx_q_reg[6]/Q
                         net (fo=6, routed)           0.521     2.199    mataddr_OBUF[0]
    J5                   OBUF (Prop_obuf_I_O)         1.231     3.430 r  mataddr_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.430    mataddr[0]
    J5                                                                r  mataddr[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.902ns  (logic 1.383ns (72.711%)  route 0.519ns (27.289%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.594     1.538    display/clk_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  display/D_pixel_idx_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  display/D_pixel_idx_q_reg[8]/Q
                         net (fo=4, routed)           0.519     2.198    mataddr_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.440 r  mataddr_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.440    mataddr[2]
    J3                                                                r  mataddr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.957ns  (logic 1.396ns (71.332%)  route 0.561ns (28.668%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.595     1.539    display/clk_IBUF_BUFG
    SLICE_X60Y47         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y47         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=11, routed)          0.561     2.264    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.496 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.496    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.962ns  (logic 1.409ns (71.787%)  route 0.554ns (28.213%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.594     1.538    display/clk_IBUF_BUFG
    SLICE_X62Y50         FDRE                                         r  display/D_pixel_idx_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDRE (Prop_fdre_C_Q)         0.128     1.666 r  display/D_pixel_idx_q_reg[7]/Q
                         net (fo=5, routed)           0.554     2.219    mataddr_OBUF[1]
    J4                   OBUF (Prop_obuf_I_O)         1.281     3.500 r  mataddr_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.500    mataddr[1]
    J4                                                                r  mataddr[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.007ns  (logic 1.383ns (68.912%)  route 0.624ns (31.088%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.595     1.539    display/clk_IBUF_BUFG
    SLICE_X58Y47         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.624     2.304    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.545 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.545    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.194ns  (logic 1.350ns (61.518%)  route 0.844ns (38.482%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X53Y33         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.844     2.490    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.698 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.698    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 butt_cond/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.427ns  (logic 1.445ns (59.537%)  route 0.982ns (40.463%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.557     1.501    butt_cond/clk_IBUF_BUFG
    SLICE_X33Y63         FDRE                                         r  butt_cond/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  butt_cond/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.081     1.723    butt_cond/D_ctr_q_reg[6]
    SLICE_X32Y63         LUT6 (Prop_lut6_I5_O)        0.045     1.768 r  butt_cond/led_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.059     1.827    butt_cond/led_OBUF[0]_inst_i_3_n_0
    SLICE_X32Y63         LUT4 (Prop_lut4_I3_O)        0.045     1.872 r  butt_cond/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.842     2.714    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         1.214     3.928 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.928    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.453ns  (logic 1.432ns (58.398%)  route 1.020ns (41.602%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X46Y14         FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y14         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           1.020     2.688    mattop_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.268     3.957 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.957    mattop[2]
    T9                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.620ns  (logic 1.643ns (29.234%)  route 3.977ns (70.766%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.107     4.626    reset_cond/butt_reset_IBUF
    SLICE_X56Y30         LUT1 (Prop_lut1_I0_O)        0.124     4.750 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.869     5.620    reset_cond/M_reset_cond_in
    SLICE_X52Y27         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.438     4.843    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y27         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.382ns  (logic 1.643ns (30.527%)  route 3.739ns (69.473%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.107     4.626    reset_cond/butt_reset_IBUF
    SLICE_X56Y30         LUT1 (Prop_lut1_I0_O)        0.124     4.750 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.631     5.382    reset_cond/M_reset_cond_in
    SLICE_X56Y30         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.442     4.847    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y30         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.382ns  (logic 1.643ns (30.527%)  route 3.739ns (69.473%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.107     4.626    reset_cond/butt_reset_IBUF
    SLICE_X56Y30         LUT1 (Prop_lut1_I0_O)        0.124     4.750 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.631     5.382    reset_cond/M_reset_cond_in
    SLICE_X56Y30         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.442     4.847    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y30         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.382ns  (logic 1.643ns (30.527%)  route 3.739ns (69.473%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           3.107     4.626    reset_cond/butt_reset_IBUF
    SLICE_X56Y30         LUT1 (Prop_lut1_I0_O)        0.124     4.750 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.631     5.382    reset_cond/M_reset_cond_in
    SLICE_X56Y30         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.442     4.847    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y30         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_2063937043[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.402ns  (logic 1.658ns (37.671%)  route 2.744ns (62.329%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.744     4.278    forLoop_idx_0_2063937043[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X46Y35         LUT1 (Prop_lut1_I0_O)        0.124     4.402 r  forLoop_idx_0_2063937043[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     4.402    forLoop_idx_0_2063937043[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X46Y35         FDRE                                         r  forLoop_idx_0_2063937043[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.443     4.848    forLoop_idx_0_2063937043[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X46Y35         FDRE                                         r  forLoop_idx_0_2063937043[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_2063937043[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.402ns  (logic 1.630ns (37.036%)  route 2.772ns (62.964%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.772     4.278    forLoop_idx_0_2063937043[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X40Y38         LUT1 (Prop_lut1_I0_O)        0.124     4.402 r  forLoop_idx_0_2063937043[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     4.402    forLoop_idx_0_2063937043[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X40Y38         FDRE                                         r  forLoop_idx_0_2063937043[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.444     4.849    forLoop_idx_0_2063937043[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X40Y38         FDRE                                         r  forLoop_idx_0_2063937043[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1377307110[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.237ns  (logic 1.639ns (38.673%)  route 2.598ns (61.327%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.598     4.113    forLoop_idx_0_1377307110[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X38Y34         LUT1 (Prop_lut1_I0_O)        0.124     4.237 r  forLoop_idx_0_1377307110[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     4.237    forLoop_idx_0_1377307110[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X38Y34         FDRE                                         r  forLoop_idx_0_1377307110[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.439     4.844    forLoop_idx_0_1377307110[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X38Y34         FDRE                                         r  forLoop_idx_0_1377307110[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1377307110[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.221ns  (logic 1.640ns (38.853%)  route 2.581ns (61.147%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.581     4.097    forLoop_idx_0_1377307110[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X36Y35         LUT1 (Prop_lut1_I0_O)        0.124     4.221 r  forLoop_idx_0_1377307110[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.221    forLoop_idx_0_1377307110[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X36Y35         FDRE                                         r  forLoop_idx_0_1377307110[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.440     4.845    forLoop_idx_0_1377307110[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X36Y35         FDRE                                         r  forLoop_idx_0_1377307110[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_2063937043[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.155ns  (logic 1.624ns (39.093%)  route 2.530ns (60.907%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.530     4.031    forLoop_idx_0_2063937043[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X33Y31         LUT1 (Prop_lut1_I0_O)        0.124     4.155 r  forLoop_idx_0_2063937043[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.155    forLoop_idx_0_2063937043[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X33Y31         FDRE                                         r  forLoop_idx_0_2063937043[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.435     4.840    forLoop_idx_0_2063937043[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X33Y31         FDRE                                         r  forLoop_idx_0_2063937043[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_2063937043[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.137ns  (logic 1.653ns (39.959%)  route 2.484ns (60.041%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.484     4.013    forLoop_idx_0_2063937043[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y29         LUT1 (Prop_lut1_I0_O)        0.124     4.137 r  forLoop_idx_0_2063937043[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     4.137    forLoop_idx_0_2063937043[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X30Y29         FDRE                                         r  forLoop_idx_0_2063937043[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.434     4.839    forLoop_idx_0_2063937043[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y29         FDRE                                         r  forLoop_idx_0_2063937043[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.181ns  (logic 0.330ns (27.935%)  route 0.851ns (72.065%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.851     1.136    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X28Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.181 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.181    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X28Y23         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.818     2.008    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X28Y23         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.403ns  (logic 0.242ns (17.225%)  route 1.161ns (82.775%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           1.161     1.403    butt_cond/sync/D[0]
    SLICE_X32Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.824     2.014    butt_cond/sync/clk_IBUF_BUFG
    SLICE_X32Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_2063937043[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.435ns  (logic 0.313ns (21.796%)  route 1.122ns (78.204%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.122     1.390    forLoop_idx_0_2063937043[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X33Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.435 r  forLoop_idx_0_2063937043[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.435    forLoop_idx_0_2063937043[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X33Y31         FDRE                                         r  forLoop_idx_0_2063937043[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.823     2.013    forLoop_idx_0_2063937043[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X33Y31         FDRE                                         r  forLoop_idx_0_2063937043[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_2063937043[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.441ns  (logic 0.341ns (23.689%)  route 1.100ns (76.311%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.100     1.396    forLoop_idx_0_2063937043[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.441 r  forLoop_idx_0_2063937043[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.441    forLoop_idx_0_2063937043[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X30Y29         FDRE                                         r  forLoop_idx_0_2063937043[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.821     2.011    forLoop_idx_0_2063937043[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y29         FDRE                                         r  forLoop_idx_0_2063937043[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1377307110[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.475ns  (logic 0.327ns (22.165%)  route 1.148ns (77.835%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.148     1.430    forLoop_idx_0_1377307110[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X38Y34         LUT1 (Prop_lut1_I0_O)        0.045     1.475 r  forLoop_idx_0_1377307110[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.475    forLoop_idx_0_1377307110[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X38Y34         FDRE                                         r  forLoop_idx_0_1377307110[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.826     2.016    forLoop_idx_0_1377307110[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X38Y34         FDRE                                         r  forLoop_idx_0_1377307110[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1377307110[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.496ns  (logic 0.329ns (21.968%)  route 1.167ns (78.032%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.167     1.451    forLoop_idx_0_1377307110[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X36Y35         LUT1 (Prop_lut1_I0_O)        0.045     1.496 r  forLoop_idx_0_1377307110[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.496    forLoop_idx_0_1377307110[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X36Y35         FDRE                                         r  forLoop_idx_0_1377307110[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.827     2.017    forLoop_idx_0_1377307110[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X36Y35         FDRE                                         r  forLoop_idx_0_1377307110[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_2063937043[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.551ns  (logic 0.347ns (22.358%)  route 1.204ns (77.642%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.204     1.506    forLoop_idx_0_2063937043[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X46Y35         LUT1 (Prop_lut1_I0_O)        0.045     1.551 r  forLoop_idx_0_2063937043[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.551    forLoop_idx_0_2063937043[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X46Y35         FDRE                                         r  forLoop_idx_0_2063937043[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.829     2.019    forLoop_idx_0_2063937043[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X46Y35         FDRE                                         r  forLoop_idx_0_2063937043[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_2063937043[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.319ns (20.291%)  route 1.253ns (79.709%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     1.526    forLoop_idx_0_2063937043[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X40Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.571 r  forLoop_idx_0_2063937043[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.571    forLoop_idx_0_2063937043[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X40Y38         FDRE                                         r  forLoop_idx_0_2063937043[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.831     2.021    forLoop_idx_0_2063937043[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X40Y38         FDRE                                         r  forLoop_idx_0_2063937043[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.969ns  (logic 0.331ns (16.826%)  route 1.638ns (83.174%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.397     1.684    reset_cond/butt_reset_IBUF
    SLICE_X56Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.729 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.240     1.969    reset_cond/M_reset_cond_in
    SLICE_X56Y30         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.827     2.017    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y30         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.969ns  (logic 0.331ns (16.826%)  route 1.638ns (83.174%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.397     1.684    reset_cond/butt_reset_IBUF
    SLICE_X56Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.729 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.240     1.969    reset_cond/M_reset_cond_in
    SLICE_X56Y30         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.827     2.017    reset_cond/clk_IBUF_BUFG
    SLICE_X56Y30         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C





