digraph test {
    "Input,1,reset" [style=filled, color=yellow];
    "Output,16,address" [style=filled, color=green];
    "Output,1,load" [style=filled, color=green];
    "Output,16,out" [style=filled, color=green];
    "Wire,16,_00_" [style=filled, color=orange];
    "Wire,33,_01_" [style=filled, color=orange];
    "Wire,16,_02_" [style=filled, color=orange];
    "Wire,1,_03_" [style=filled, color=orange];
    "Wire,33,_04_" [style=filled, color=orange];
    "Wire,33,_05_" [style=filled, color=orange];
    "Wire,1,_06_" [style=filled, color=orange];
    "Wire,32,_07_" [style=filled, color=orange];
    "Wire,16,_08_" [style=filled, color=orange];
    "Wire,1,_09_" [style=filled, color=orange];
    "Wire,33,_10_" [style=filled, color=orange];
    "Wire,16,_11_" [style=filled, color=orange];
    "Wire,16,_12_" [style=filled, color=orange];
    "Wire,1,_13_" [style=filled, color=orange];
    "Reg,16,buffer_addr" [style=filled, color=orange];
    "Reg,33,counter" [style=filled, color=orange];
    "Reg,16,data" [style=filled, color=orange];
    "Reg,1,wren" [style=filled, color=orange];
    "Add,Null,Add_1" [style=filled, color=pink];
    "Const,32,Constant_32'D1" [style=filled, color=grey];
    "Div,Null,Div_1" [style=filled, color=pink];
    "Const,32,Constant_32'D16" [style=filled, color=grey];
    "Eq,Null,Eq_1" [style=filled, color=pink];
    "Const,32,Constant_32'D384000" [style=filled, color=grey];
    "Mod,Null,Mod_1" [style=filled, color=pink];
    "Const,32,Constant_32'D50" [style=filled, color=grey];
    "Cond,Null,Cond_1" [style=filled, color=pink];
    "Cond,Null,Cond_2" [style=filled, color=pink];
    "Const,16,Constant_16'H0" [style=filled, color=grey];
    "Cond,Null,Cond_3" [style=filled, color=pink];
    "Const,1,Constant_1'H0" [style=filled, color=grey];
    "Cond,Null,Cond_4" [style=filled, color=pink];
    "Const,1,Constant_1'H1" [style=filled, color=grey];
    "Cond,Null,Cond_5" [style=filled, color=pink];
    "Const,33,Constant_33'H0" [style=filled, color=grey];
    "Cond,Null,Cond_6" [style=filled, color=pink];
    "Cond,Null,Cond_7" [style=filled, color=pink];
    "PartSelect,Null,PartSelect_0" [style=filled, color=pink];
    "Const,Null,Constant_15" [style=filled, color=grey];
    "Const,Null,Constant_0" [style=filled, color=grey];
    "Cond,Null,Cond_8" [style=filled, color=pink];
    "Cond,Null,Cond_9" [style=filled, color=pink];
    "Const,16,Constant_16'Hffff" [style=filled, color=grey];
    "URor,Null,URor_1" [style=filled, color=pink];
    "Input,1,reset" -> "Cond,Null,Cond_2" [label="1"];
    "Input,1,reset" -> "Cond,Null,Cond_4" [label="1"];
    "Input,1,reset" -> "Cond,Null,Cond_6" [label="1"];
    "Input,1,reset" -> "Cond,Null,Cond_8" [label="1"];
    "Wire,16,_00_" -> "Reg,16,buffer_addr" [label="1"];
    "Wire,33,_01_" -> "Reg,33,counter" [label="1"];
    "Wire,16,_02_" -> "Reg,16,data" [label="1"];
    "Wire,1,_03_" -> "Reg,1,wren" [label="1"];
    "Wire,33,_04_" -> "Cond,Null,Cond_5" [label="3"];
    "Wire,33,_05_" -> "PartSelect,Null,PartSelect_0" [label="1"];
    "Wire,1,_06_" -> "Cond,Null,Cond_1" [label="1"];
    "Wire,1,_06_" -> "Cond,Null,Cond_3" [label="1"];
    "Wire,1,_06_" -> "Cond,Null,Cond_5" [label="1"];
    "Wire,1,_06_" -> "Cond,Null,Cond_7" [label="1"];
    "Wire,32,_07_" -> "URor,Null,URor_1" [label="1"];
    "Wire,16,_08_" -> "Cond,Null,Cond_2" [label="3"];
    "Wire,1,_09_" -> "Cond,Null,Cond_4" [label="3"];
    "Wire,33,_10_" -> "Cond,Null,Cond_6" [label="3"];
    "Wire,16,_11_" -> "Cond,Null,Cond_8" [label="3"];
    "Wire,16,_12_" -> "Cond,Null,Cond_1" [label="3"];
    "Wire,1,_13_" -> "Cond,Null,Cond_9" [label="1"];
    "Reg,16,buffer_addr" -> "Mod,Null,Mod_1" [label="1"];
    "Reg,16,buffer_addr" -> "Cond,Null,Cond_7" [label="2"];
    "Reg,16,buffer_addr" -> "Cond,Null,Cond_8" [label="2"];
    "Reg,16,buffer_addr" -> "Output,16,address" [label="1"];
    "Reg,33,counter" -> "Add,Null,Add_1" [label="1"];
    "Reg,33,counter" -> "Div,Null,Div_1" [label="1"];
    "Reg,33,counter" -> "Eq,Null,Eq_1" [label="1"];
    "Reg,16,data" -> "Cond,Null,Cond_1" [label="2"];
    "Reg,16,data" -> "Output,16,out" [label="1"];
    "Reg,1,wren" -> "Cond,Null,Cond_3" [label="3"];
    "Reg,1,wren" -> "Output,1,load" [label="1"];
    "Add,Null,Add_1" -> "Wire,33,_04_" [label="1"];
    "Const,32,Constant_32'D1" -> "Add,Null,Add_1" [label="2"];
    "Div,Null,Div_1" -> "Wire,33,_05_" [label="1"];
    "Const,32,Constant_32'D16" -> "Div,Null,Div_1" [label="2"];
    "Eq,Null,Eq_1" -> "Wire,1,_06_" [label="1"];
    "Const,32,Constant_32'D384000" -> "Eq,Null,Eq_1" [label="2"];
    "Mod,Null,Mod_1" -> "Wire,32,_07_" [label="1"];
    "Const,32,Constant_32'D50" -> "Mod,Null,Mod_1" [label="2"];
    "Cond,Null,Cond_1" -> "Wire,16,_08_" [label="1"];
    "Cond,Null,Cond_2" -> "Wire,16,_02_" [label="1"];
    "Const,16,Constant_16'H0" -> "Cond,Null,Cond_2" [label="2"];
    "Const,16,Constant_16'H0" -> "Cond,Null,Cond_9" [label="2"];
    "Cond,Null,Cond_3" -> "Wire,1,_09_" [label="1"];
    "Const,1,Constant_1'H0" -> "Cond,Null,Cond_3" [label="2"];
    "Cond,Null,Cond_4" -> "Wire,1,_03_" [label="1"];
    "Const,1,Constant_1'H1" -> "Cond,Null,Cond_4" [label="2"];
    "Cond,Null,Cond_5" -> "Wire,33,_10_" [label="1"];
    "Const,33,Constant_33'H0" -> "Cond,Null,Cond_5" [label="2"];
    "Const,33,Constant_33'H0" -> "Cond,Null,Cond_6" [label="2"];
    "Cond,Null,Cond_6" -> "Wire,33,_01_" [label="1"];
    "Cond,Null,Cond_7" -> "Wire,16,_11_" [label="1"];
    "PartSelect,Null,PartSelect_0" -> "Cond,Null,Cond_7" [label="3"];
    "Const,Null,Constant_15" -> "PartSelect,Null,PartSelect_0" [label="2"];
    "Const,Null,Constant_0" -> "PartSelect,Null,PartSelect_0" [label="3"];
    "Cond,Null,Cond_8" -> "Wire,16,_00_" [label="1"];
    "Cond,Null,Cond_9" -> "Wire,16,_12_" [label="1"];
    "Const,16,Constant_16'Hffff" -> "Cond,Null,Cond_9" [label="3"];
    "URor,Null,URor_1" -> "Wire,1,_13_" [label="1"];
}
