{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 22 22:39:30 2012 " "Info: Processing started: Fri Jun 22 22:39:30 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LCD12864 -c LCD12864 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LCD12864 -c LCD12864 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "sys_clk " "Info: Assuming node \"sys_clk\" is an undefined clock" {  } { { "RTL/LCD12864.v" "" { Text "D:/2.3/LCD12864/Project/RTL/LCD12864.v" 24 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sys_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "sys_clk_lcd " "Info: Detected ripple clock \"sys_clk_lcd\" as buffer" {  } { { "RTL/LCD12864.v" "" { Text "D:/2.3/LCD12864/Project/RTL/LCD12864.v" 50 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sys_clk_lcd" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "sys_clk register wait_cnt\[4\] register wait_cnt\[19\] 180.34 MHz 5.545 ns Internal " "Info: Clock \"sys_clk\" has Internal fmax of 180.34 MHz between source register \"wait_cnt\[4\]\" and destination register \"wait_cnt\[19\]\" (period= 5.545 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.277 ns + Longest register register " "Info: + Longest register to register delay is 5.277 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns wait_cnt\[4\] 1 REG LCFF_X15_Y11_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y11_N17; Fanout = 3; REG Node = 'wait_cnt\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { wait_cnt[4] } "NODE_NAME" } } { "RTL/LCD12864.v" "" { Text "D:/2.3/LCD12864/Project/RTL/LCD12864.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.487 ns) + CELL(0.614 ns) 2.101 ns Equal0~241 2 COMB LCCOMB_X14_Y11_N8 1 " "Info: 2: + IC(1.487 ns) + CELL(0.614 ns) = 2.101 ns; Loc. = LCCOMB_X14_Y11_N8; Fanout = 1; COMB Node = 'Equal0~241'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.101 ns" { wait_cnt[4] Equal0~241 } "NODE_NAME" } } { "RTL/LCD12864.v" "" { Text "D:/2.3/LCD12864/Project/RTL/LCD12864.v" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.370 ns) 2.841 ns Equal0~244 3 COMB LCCOMB_X14_Y11_N30 2 " "Info: 3: + IC(0.370 ns) + CELL(0.370 ns) = 2.841 ns; Loc. = LCCOMB_X14_Y11_N30; Fanout = 2; COMB Node = 'Equal0~244'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.740 ns" { Equal0~241 Equal0~244 } "NODE_NAME" } } { "RTL/LCD12864.v" "" { Text "D:/2.3/LCD12864/Project/RTL/LCD12864.v" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 3.416 ns Equal0~247 4 COMB LCCOMB_X14_Y11_N16 24 " "Info: 4: + IC(0.369 ns) + CELL(0.206 ns) = 3.416 ns; Loc. = LCCOMB_X14_Y11_N16; Fanout = 24; COMB Node = 'Equal0~247'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { Equal0~244 Equal0~247 } "NODE_NAME" } } { "RTL/LCD12864.v" "" { Text "D:/2.3/LCD12864/Project/RTL/LCD12864.v" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.855 ns) 5.277 ns wait_cnt\[19\] 5 REG LCFF_X15_Y10_N15 3 " "Info: 5: + IC(1.006 ns) + CELL(0.855 ns) = 5.277 ns; Loc. = LCFF_X15_Y10_N15; Fanout = 3; REG Node = 'wait_cnt\[19\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.861 ns" { Equal0~247 wait_cnt[19] } "NODE_NAME" } } { "RTL/LCD12864.v" "" { Text "D:/2.3/LCD12864/Project/RTL/LCD12864.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.045 ns ( 38.75 % ) " "Info: Total cell delay = 2.045 ns ( 38.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.232 ns ( 61.25 % ) " "Info: Total interconnect delay = 3.232 ns ( 61.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.277 ns" { wait_cnt[4] Equal0~241 Equal0~244 Equal0~247 wait_cnt[19] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.277 ns" { wait_cnt[4] {} Equal0~241 {} Equal0~244 {} Equal0~247 {} wait_cnt[19] {} } { 0.000ns 1.487ns 0.370ns 0.369ns 1.006ns } { 0.000ns 0.614ns 0.370ns 0.206ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.004 ns - Smallest " "Info: - Smallest clock skew is -0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk destination 2.748 ns + Shortest register " "Info: + Shortest clock path from clock \"sys_clk\" to destination register is 2.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns sys_clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'sys_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "RTL/LCD12864.v" "" { Text "D:/2.3/LCD12864/Project/RTL/LCD12864.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns sys_clk~clkctrl 2 COMB CLKCTRL_G2 49 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 49; COMB Node = 'sys_clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { sys_clk sys_clk~clkctrl } "NODE_NAME" } } { "RTL/LCD12864.v" "" { Text "D:/2.3/LCD12864/Project/RTL/LCD12864.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.839 ns) + CELL(0.666 ns) 2.748 ns wait_cnt\[19\] 3 REG LCFF_X15_Y10_N15 3 " "Info: 3: + IC(0.839 ns) + CELL(0.666 ns) = 2.748 ns; Loc. = LCFF_X15_Y10_N15; Fanout = 3; REG Node = 'wait_cnt\[19\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { sys_clk~clkctrl wait_cnt[19] } "NODE_NAME" } } { "RTL/LCD12864.v" "" { Text "D:/2.3/LCD12864/Project/RTL/LCD12864.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.26 % ) " "Info: Total cell delay = 1.766 ns ( 64.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.982 ns ( 35.74 % ) " "Info: Total interconnect delay = 0.982 ns ( 35.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { sys_clk sys_clk~clkctrl wait_cnt[19] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} wait_cnt[19] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk source 2.752 ns - Longest register " "Info: - Longest clock path from clock \"sys_clk\" to source register is 2.752 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns sys_clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'sys_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "RTL/LCD12864.v" "" { Text "D:/2.3/LCD12864/Project/RTL/LCD12864.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns sys_clk~clkctrl 2 COMB CLKCTRL_G2 49 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 49; COMB Node = 'sys_clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { sys_clk sys_clk~clkctrl } "NODE_NAME" } } { "RTL/LCD12864.v" "" { Text "D:/2.3/LCD12864/Project/RTL/LCD12864.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 2.752 ns wait_cnt\[4\] 3 REG LCFF_X15_Y11_N17 3 " "Info: 3: + IC(0.843 ns) + CELL(0.666 ns) = 2.752 ns; Loc. = LCFF_X15_Y11_N17; Fanout = 3; REG Node = 'wait_cnt\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { sys_clk~clkctrl wait_cnt[4] } "NODE_NAME" } } { "RTL/LCD12864.v" "" { Text "D:/2.3/LCD12864/Project/RTL/LCD12864.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.17 % ) " "Info: Total cell delay = 1.766 ns ( 64.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.986 ns ( 35.83 % ) " "Info: Total interconnect delay = 0.986 ns ( 35.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { sys_clk sys_clk~clkctrl wait_cnt[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.752 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} wait_cnt[4] {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { sys_clk sys_clk~clkctrl wait_cnt[19] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} wait_cnt[19] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { sys_clk sys_clk~clkctrl wait_cnt[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.752 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} wait_cnt[4] {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "RTL/LCD12864.v" "" { Text "D:/2.3/LCD12864/Project/RTL/LCD12864.v" 68 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "RTL/LCD12864.v" "" { Text "D:/2.3/LCD12864/Project/RTL/LCD12864.v" 68 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.277 ns" { wait_cnt[4] Equal0~241 Equal0~244 Equal0~247 wait_cnt[19] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.277 ns" { wait_cnt[4] {} Equal0~241 {} Equal0~244 {} Equal0~247 {} wait_cnt[19] {} } { 0.000ns 1.487ns 0.370ns 0.369ns 1.006ns } { 0.000ns 0.614ns 0.370ns 0.206ns 0.855ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { sys_clk sys_clk~clkctrl wait_cnt[19] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} wait_cnt[19] {} } { 0.000ns 0.000ns 0.143ns 0.839ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.752 ns" { sys_clk sys_clk~clkctrl wait_cnt[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.752 ns" { sys_clk {} sys_clk~combout {} sys_clk~clkctrl {} wait_cnt[4] {} } { 0.000ns 0.000ns 0.143ns 0.843ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "sys_clk LCD_EN flag 17.348 ns register " "Info: tco from clock \"sys_clk\" to destination pin \"LCD_EN\" through register \"flag\" is 17.348 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sys_clk source 7.724 ns + Longest register " "Info: + Longest clock path from clock \"sys_clk\" to source register is 7.724 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns sys_clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'sys_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "RTL/LCD12864.v" "" { Text "D:/2.3/LCD12864/Project/RTL/LCD12864.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.868 ns) + CELL(0.970 ns) 3.938 ns sys_clk_lcd 2 REG LCFF_X7_Y12_N15 3 " "Info: 2: + IC(1.868 ns) + CELL(0.970 ns) = 3.938 ns; Loc. = LCFF_X7_Y12_N15; Fanout = 3; REG Node = 'sys_clk_lcd'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.838 ns" { sys_clk sys_clk_lcd } "NODE_NAME" } } { "RTL/LCD12864.v" "" { Text "D:/2.3/LCD12864/Project/RTL/LCD12864.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.261 ns) + CELL(0.000 ns) 6.199 ns sys_clk_lcd~clkctrl 3 COMB CLKCTRL_G3 25 " "Info: 3: + IC(2.261 ns) + CELL(0.000 ns) = 6.199 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'sys_clk_lcd~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.261 ns" { sys_clk_lcd sys_clk_lcd~clkctrl } "NODE_NAME" } } { "RTL/LCD12864.v" "" { Text "D:/2.3/LCD12864/Project/RTL/LCD12864.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(0.666 ns) 7.724 ns flag 4 REG LCFF_X25_Y12_N11 2 " "Info: 4: + IC(0.859 ns) + CELL(0.666 ns) = 7.724 ns; Loc. = LCFF_X25_Y12_N11; Fanout = 2; REG Node = 'flag'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.525 ns" { sys_clk_lcd~clkctrl flag } "NODE_NAME" } } { "RTL/LCD12864.v" "" { Text "D:/2.3/LCD12864/Project/RTL/LCD12864.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 35.42 % ) " "Info: Total cell delay = 2.736 ns ( 35.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.988 ns ( 64.58 % ) " "Info: Total interconnect delay = 4.988 ns ( 64.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.724 ns" { sys_clk sys_clk_lcd sys_clk_lcd~clkctrl flag } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.724 ns" { sys_clk {} sys_clk~combout {} sys_clk_lcd {} sys_clk_lcd~clkctrl {} flag {} } { 0.000ns 0.000ns 1.868ns 2.261ns 0.859ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "RTL/LCD12864.v" "" { Text "D:/2.3/LCD12864/Project/RTL/LCD12864.v" 54 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.320 ns + Longest register pin " "Info: + Longest register to pin delay is 9.320 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns flag 1 REG LCFF_X25_Y12_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y12_N11; Fanout = 2; REG Node = 'flag'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { flag } "NODE_NAME" } } { "RTL/LCD12864.v" "" { Text "D:/2.3/LCD12864/Project/RTL/LCD12864.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.558 ns) + CELL(0.544 ns) 3.102 ns LCD_EN~9 2 COMB LCCOMB_X7_Y12_N2 1 " "Info: 2: + IC(2.558 ns) + CELL(0.544 ns) = 3.102 ns; Loc. = LCCOMB_X7_Y12_N2; Fanout = 1; COMB Node = 'LCD_EN~9'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.102 ns" { flag LCD_EN~9 } "NODE_NAME" } } { "RTL/LCD12864.v" "" { Text "D:/2.3/LCD12864/Project/RTL/LCD12864.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.172 ns) + CELL(3.046 ns) 9.320 ns LCD_EN 3 PIN PIN_99 0 " "Info: 3: + IC(3.172 ns) + CELL(3.046 ns) = 9.320 ns; Loc. = PIN_99; Fanout = 0; PIN Node = 'LCD_EN'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.218 ns" { LCD_EN~9 LCD_EN } "NODE_NAME" } } { "RTL/LCD12864.v" "" { Text "D:/2.3/LCD12864/Project/RTL/LCD12864.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.590 ns ( 38.52 % ) " "Info: Total cell delay = 3.590 ns ( 38.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.730 ns ( 61.48 % ) " "Info: Total interconnect delay = 5.730 ns ( 61.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.320 ns" { flag LCD_EN~9 LCD_EN } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.320 ns" { flag {} LCD_EN~9 {} LCD_EN {} } { 0.000ns 2.558ns 3.172ns } { 0.000ns 0.544ns 3.046ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.724 ns" { sys_clk sys_clk_lcd sys_clk_lcd~clkctrl flag } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.724 ns" { sys_clk {} sys_clk~combout {} sys_clk_lcd {} sys_clk_lcd~clkctrl {} flag {} } { 0.000ns 0.000ns 1.868ns 2.261ns 0.859ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.320 ns" { flag LCD_EN~9 LCD_EN } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.320 ns" { flag {} LCD_EN~9 {} LCD_EN {} } { 0.000ns 2.558ns 3.172ns } { 0.000ns 0.544ns 3.046ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "113 " "Info: Allocated 113 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 22 22:39:31 2012 " "Info: Processing ended: Fri Jun 22 22:39:31 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
