
lab2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005414  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000dc  080055f4  080055f4  000065f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080056d0  080056d0  00007024  2**0
                  CONTENTS
  4 .ARM          00000008  080056d0  080056d0  000066d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080056d8  080056d8  00007024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080056d8  080056d8  000066d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080056dc  080056dc  000066dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000024  20000000  080056e0  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001a2c  20000024  08005704  00007024  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001a50  08005704  00007a50  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007024  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014ea0  00000000  00000000  00007054  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e99  00000000  00000000  0001bef4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001138  00000000  00000000  0001ed90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d36  00000000  00000000  0001fec8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000030c9  00000000  00000000  00020bfe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013977  00000000  00000000  00023cc7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f40c1  00000000  00000000  0003763e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012b6ff  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000470c  00000000  00000000  0012b744  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000051  00000000  00000000  0012fe50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000024 	.word	0x20000024
 80001fc:	00000000 	.word	0x00000000
 8000200:	080055dc 	.word	0x080055dc

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000028 	.word	0x20000028
 800021c:	080055dc 	.word	0x080055dc

08000220 <__aeabi_uldivmod>:
 8000220:	b953      	cbnz	r3, 8000238 <__aeabi_uldivmod+0x18>
 8000222:	b94a      	cbnz	r2, 8000238 <__aeabi_uldivmod+0x18>
 8000224:	2900      	cmp	r1, #0
 8000226:	bf08      	it	eq
 8000228:	2800      	cmpeq	r0, #0
 800022a:	bf1c      	itt	ne
 800022c:	f04f 31ff 	movne.w	r1, #4294967295
 8000230:	f04f 30ff 	movne.w	r0, #4294967295
 8000234:	f000 b96a 	b.w	800050c <__aeabi_idiv0>
 8000238:	f1ad 0c08 	sub.w	ip, sp, #8
 800023c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000240:	f000 f806 	bl	8000250 <__udivmoddi4>
 8000244:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000248:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800024c:	b004      	add	sp, #16
 800024e:	4770      	bx	lr

08000250 <__udivmoddi4>:
 8000250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000254:	9d08      	ldr	r5, [sp, #32]
 8000256:	460c      	mov	r4, r1
 8000258:	2b00      	cmp	r3, #0
 800025a:	d14e      	bne.n	80002fa <__udivmoddi4+0xaa>
 800025c:	4694      	mov	ip, r2
 800025e:	458c      	cmp	ip, r1
 8000260:	4686      	mov	lr, r0
 8000262:	fab2 f282 	clz	r2, r2
 8000266:	d962      	bls.n	800032e <__udivmoddi4+0xde>
 8000268:	b14a      	cbz	r2, 800027e <__udivmoddi4+0x2e>
 800026a:	f1c2 0320 	rsb	r3, r2, #32
 800026e:	4091      	lsls	r1, r2
 8000270:	fa20 f303 	lsr.w	r3, r0, r3
 8000274:	fa0c fc02 	lsl.w	ip, ip, r2
 8000278:	4319      	orrs	r1, r3
 800027a:	fa00 fe02 	lsl.w	lr, r0, r2
 800027e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000282:	fa1f f68c 	uxth.w	r6, ip
 8000286:	fbb1 f4f7 	udiv	r4, r1, r7
 800028a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800028e:	fb07 1114 	mls	r1, r7, r4, r1
 8000292:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000296:	fb04 f106 	mul.w	r1, r4, r6
 800029a:	4299      	cmp	r1, r3
 800029c:	d90a      	bls.n	80002b4 <__udivmoddi4+0x64>
 800029e:	eb1c 0303 	adds.w	r3, ip, r3
 80002a2:	f104 30ff 	add.w	r0, r4, #4294967295
 80002a6:	f080 8112 	bcs.w	80004ce <__udivmoddi4+0x27e>
 80002aa:	4299      	cmp	r1, r3
 80002ac:	f240 810f 	bls.w	80004ce <__udivmoddi4+0x27e>
 80002b0:	3c02      	subs	r4, #2
 80002b2:	4463      	add	r3, ip
 80002b4:	1a59      	subs	r1, r3, r1
 80002b6:	fa1f f38e 	uxth.w	r3, lr
 80002ba:	fbb1 f0f7 	udiv	r0, r1, r7
 80002be:	fb07 1110 	mls	r1, r7, r0, r1
 80002c2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002c6:	fb00 f606 	mul.w	r6, r0, r6
 80002ca:	429e      	cmp	r6, r3
 80002cc:	d90a      	bls.n	80002e4 <__udivmoddi4+0x94>
 80002ce:	eb1c 0303 	adds.w	r3, ip, r3
 80002d2:	f100 31ff 	add.w	r1, r0, #4294967295
 80002d6:	f080 80fc 	bcs.w	80004d2 <__udivmoddi4+0x282>
 80002da:	429e      	cmp	r6, r3
 80002dc:	f240 80f9 	bls.w	80004d2 <__udivmoddi4+0x282>
 80002e0:	4463      	add	r3, ip
 80002e2:	3802      	subs	r0, #2
 80002e4:	1b9b      	subs	r3, r3, r6
 80002e6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002ea:	2100      	movs	r1, #0
 80002ec:	b11d      	cbz	r5, 80002f6 <__udivmoddi4+0xa6>
 80002ee:	40d3      	lsrs	r3, r2
 80002f0:	2200      	movs	r2, #0
 80002f2:	e9c5 3200 	strd	r3, r2, [r5]
 80002f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d905      	bls.n	800030a <__udivmoddi4+0xba>
 80002fe:	b10d      	cbz	r5, 8000304 <__udivmoddi4+0xb4>
 8000300:	e9c5 0100 	strd	r0, r1, [r5]
 8000304:	2100      	movs	r1, #0
 8000306:	4608      	mov	r0, r1
 8000308:	e7f5      	b.n	80002f6 <__udivmoddi4+0xa6>
 800030a:	fab3 f183 	clz	r1, r3
 800030e:	2900      	cmp	r1, #0
 8000310:	d146      	bne.n	80003a0 <__udivmoddi4+0x150>
 8000312:	42a3      	cmp	r3, r4
 8000314:	d302      	bcc.n	800031c <__udivmoddi4+0xcc>
 8000316:	4290      	cmp	r0, r2
 8000318:	f0c0 80f0 	bcc.w	80004fc <__udivmoddi4+0x2ac>
 800031c:	1a86      	subs	r6, r0, r2
 800031e:	eb64 0303 	sbc.w	r3, r4, r3
 8000322:	2001      	movs	r0, #1
 8000324:	2d00      	cmp	r5, #0
 8000326:	d0e6      	beq.n	80002f6 <__udivmoddi4+0xa6>
 8000328:	e9c5 6300 	strd	r6, r3, [r5]
 800032c:	e7e3      	b.n	80002f6 <__udivmoddi4+0xa6>
 800032e:	2a00      	cmp	r2, #0
 8000330:	f040 8090 	bne.w	8000454 <__udivmoddi4+0x204>
 8000334:	eba1 040c 	sub.w	r4, r1, ip
 8000338:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800033c:	fa1f f78c 	uxth.w	r7, ip
 8000340:	2101      	movs	r1, #1
 8000342:	fbb4 f6f8 	udiv	r6, r4, r8
 8000346:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800034a:	fb08 4416 	mls	r4, r8, r6, r4
 800034e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000352:	fb07 f006 	mul.w	r0, r7, r6
 8000356:	4298      	cmp	r0, r3
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0x11c>
 800035a:	eb1c 0303 	adds.w	r3, ip, r3
 800035e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000362:	d202      	bcs.n	800036a <__udivmoddi4+0x11a>
 8000364:	4298      	cmp	r0, r3
 8000366:	f200 80cd 	bhi.w	8000504 <__udivmoddi4+0x2b4>
 800036a:	4626      	mov	r6, r4
 800036c:	1a1c      	subs	r4, r3, r0
 800036e:	fa1f f38e 	uxth.w	r3, lr
 8000372:	fbb4 f0f8 	udiv	r0, r4, r8
 8000376:	fb08 4410 	mls	r4, r8, r0, r4
 800037a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800037e:	fb00 f707 	mul.w	r7, r0, r7
 8000382:	429f      	cmp	r7, r3
 8000384:	d908      	bls.n	8000398 <__udivmoddi4+0x148>
 8000386:	eb1c 0303 	adds.w	r3, ip, r3
 800038a:	f100 34ff 	add.w	r4, r0, #4294967295
 800038e:	d202      	bcs.n	8000396 <__udivmoddi4+0x146>
 8000390:	429f      	cmp	r7, r3
 8000392:	f200 80b0 	bhi.w	80004f6 <__udivmoddi4+0x2a6>
 8000396:	4620      	mov	r0, r4
 8000398:	1bdb      	subs	r3, r3, r7
 800039a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800039e:	e7a5      	b.n	80002ec <__udivmoddi4+0x9c>
 80003a0:	f1c1 0620 	rsb	r6, r1, #32
 80003a4:	408b      	lsls	r3, r1
 80003a6:	fa22 f706 	lsr.w	r7, r2, r6
 80003aa:	431f      	orrs	r7, r3
 80003ac:	fa20 fc06 	lsr.w	ip, r0, r6
 80003b0:	fa04 f301 	lsl.w	r3, r4, r1
 80003b4:	ea43 030c 	orr.w	r3, r3, ip
 80003b8:	40f4      	lsrs	r4, r6
 80003ba:	fa00 f801 	lsl.w	r8, r0, r1
 80003be:	0c38      	lsrs	r0, r7, #16
 80003c0:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003c4:	fbb4 fef0 	udiv	lr, r4, r0
 80003c8:	fa1f fc87 	uxth.w	ip, r7
 80003cc:	fb00 441e 	mls	r4, r0, lr, r4
 80003d0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003d4:	fb0e f90c 	mul.w	r9, lr, ip
 80003d8:	45a1      	cmp	r9, r4
 80003da:	fa02 f201 	lsl.w	r2, r2, r1
 80003de:	d90a      	bls.n	80003f6 <__udivmoddi4+0x1a6>
 80003e0:	193c      	adds	r4, r7, r4
 80003e2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003e6:	f080 8084 	bcs.w	80004f2 <__udivmoddi4+0x2a2>
 80003ea:	45a1      	cmp	r9, r4
 80003ec:	f240 8081 	bls.w	80004f2 <__udivmoddi4+0x2a2>
 80003f0:	f1ae 0e02 	sub.w	lr, lr, #2
 80003f4:	443c      	add	r4, r7
 80003f6:	eba4 0409 	sub.w	r4, r4, r9
 80003fa:	fa1f f983 	uxth.w	r9, r3
 80003fe:	fbb4 f3f0 	udiv	r3, r4, r0
 8000402:	fb00 4413 	mls	r4, r0, r3, r4
 8000406:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800040a:	fb03 fc0c 	mul.w	ip, r3, ip
 800040e:	45a4      	cmp	ip, r4
 8000410:	d907      	bls.n	8000422 <__udivmoddi4+0x1d2>
 8000412:	193c      	adds	r4, r7, r4
 8000414:	f103 30ff 	add.w	r0, r3, #4294967295
 8000418:	d267      	bcs.n	80004ea <__udivmoddi4+0x29a>
 800041a:	45a4      	cmp	ip, r4
 800041c:	d965      	bls.n	80004ea <__udivmoddi4+0x29a>
 800041e:	3b02      	subs	r3, #2
 8000420:	443c      	add	r4, r7
 8000422:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000426:	fba0 9302 	umull	r9, r3, r0, r2
 800042a:	eba4 040c 	sub.w	r4, r4, ip
 800042e:	429c      	cmp	r4, r3
 8000430:	46ce      	mov	lr, r9
 8000432:	469c      	mov	ip, r3
 8000434:	d351      	bcc.n	80004da <__udivmoddi4+0x28a>
 8000436:	d04e      	beq.n	80004d6 <__udivmoddi4+0x286>
 8000438:	b155      	cbz	r5, 8000450 <__udivmoddi4+0x200>
 800043a:	ebb8 030e 	subs.w	r3, r8, lr
 800043e:	eb64 040c 	sbc.w	r4, r4, ip
 8000442:	fa04 f606 	lsl.w	r6, r4, r6
 8000446:	40cb      	lsrs	r3, r1
 8000448:	431e      	orrs	r6, r3
 800044a:	40cc      	lsrs	r4, r1
 800044c:	e9c5 6400 	strd	r6, r4, [r5]
 8000450:	2100      	movs	r1, #0
 8000452:	e750      	b.n	80002f6 <__udivmoddi4+0xa6>
 8000454:	f1c2 0320 	rsb	r3, r2, #32
 8000458:	fa20 f103 	lsr.w	r1, r0, r3
 800045c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000460:	fa24 f303 	lsr.w	r3, r4, r3
 8000464:	4094      	lsls	r4, r2
 8000466:	430c      	orrs	r4, r1
 8000468:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800046c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000470:	fa1f f78c 	uxth.w	r7, ip
 8000474:	fbb3 f0f8 	udiv	r0, r3, r8
 8000478:	fb08 3110 	mls	r1, r8, r0, r3
 800047c:	0c23      	lsrs	r3, r4, #16
 800047e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000482:	fb00 f107 	mul.w	r1, r0, r7
 8000486:	4299      	cmp	r1, r3
 8000488:	d908      	bls.n	800049c <__udivmoddi4+0x24c>
 800048a:	eb1c 0303 	adds.w	r3, ip, r3
 800048e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000492:	d22c      	bcs.n	80004ee <__udivmoddi4+0x29e>
 8000494:	4299      	cmp	r1, r3
 8000496:	d92a      	bls.n	80004ee <__udivmoddi4+0x29e>
 8000498:	3802      	subs	r0, #2
 800049a:	4463      	add	r3, ip
 800049c:	1a5b      	subs	r3, r3, r1
 800049e:	b2a4      	uxth	r4, r4
 80004a0:	fbb3 f1f8 	udiv	r1, r3, r8
 80004a4:	fb08 3311 	mls	r3, r8, r1, r3
 80004a8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004ac:	fb01 f307 	mul.w	r3, r1, r7
 80004b0:	42a3      	cmp	r3, r4
 80004b2:	d908      	bls.n	80004c6 <__udivmoddi4+0x276>
 80004b4:	eb1c 0404 	adds.w	r4, ip, r4
 80004b8:	f101 36ff 	add.w	r6, r1, #4294967295
 80004bc:	d213      	bcs.n	80004e6 <__udivmoddi4+0x296>
 80004be:	42a3      	cmp	r3, r4
 80004c0:	d911      	bls.n	80004e6 <__udivmoddi4+0x296>
 80004c2:	3902      	subs	r1, #2
 80004c4:	4464      	add	r4, ip
 80004c6:	1ae4      	subs	r4, r4, r3
 80004c8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004cc:	e739      	b.n	8000342 <__udivmoddi4+0xf2>
 80004ce:	4604      	mov	r4, r0
 80004d0:	e6f0      	b.n	80002b4 <__udivmoddi4+0x64>
 80004d2:	4608      	mov	r0, r1
 80004d4:	e706      	b.n	80002e4 <__udivmoddi4+0x94>
 80004d6:	45c8      	cmp	r8, r9
 80004d8:	d2ae      	bcs.n	8000438 <__udivmoddi4+0x1e8>
 80004da:	ebb9 0e02 	subs.w	lr, r9, r2
 80004de:	eb63 0c07 	sbc.w	ip, r3, r7
 80004e2:	3801      	subs	r0, #1
 80004e4:	e7a8      	b.n	8000438 <__udivmoddi4+0x1e8>
 80004e6:	4631      	mov	r1, r6
 80004e8:	e7ed      	b.n	80004c6 <__udivmoddi4+0x276>
 80004ea:	4603      	mov	r3, r0
 80004ec:	e799      	b.n	8000422 <__udivmoddi4+0x1d2>
 80004ee:	4630      	mov	r0, r6
 80004f0:	e7d4      	b.n	800049c <__udivmoddi4+0x24c>
 80004f2:	46d6      	mov	lr, sl
 80004f4:	e77f      	b.n	80003f6 <__udivmoddi4+0x1a6>
 80004f6:	4463      	add	r3, ip
 80004f8:	3802      	subs	r0, #2
 80004fa:	e74d      	b.n	8000398 <__udivmoddi4+0x148>
 80004fc:	4606      	mov	r6, r0
 80004fe:	4623      	mov	r3, r4
 8000500:	4608      	mov	r0, r1
 8000502:	e70f      	b.n	8000324 <__udivmoddi4+0xd4>
 8000504:	3e02      	subs	r6, #2
 8000506:	4463      	add	r3, ip
 8000508:	e730      	b.n	800036c <__udivmoddi4+0x11c>
 800050a:	bf00      	nop

0800050c <__aeabi_idiv0>:
 800050c:	4770      	bx	lr
 800050e:	bf00      	nop

08000510 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000510:	b580      	push	{r7, lr}
 8000512:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000514:	f000 fb88 	bl	8000c28 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000518:	f000 f854 	bl	80005c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800051c:	f000 f89e 	bl	800065c <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000520:	f002 faa0 	bl	8002a64 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000524:	4a1d      	ldr	r2, [pc, #116]	@ (800059c <main+0x8c>)
 8000526:	2100      	movs	r1, #0
 8000528:	481d      	ldr	r0, [pc, #116]	@ (80005a0 <main+0x90>)
 800052a:	f002 fae5 	bl	8002af8 <osThreadNew>
 800052e:	4603      	mov	r3, r0
 8000530:	4a1c      	ldr	r2, [pc, #112]	@ (80005a4 <main+0x94>)
 8000532:	6013      	str	r3, [r2, #0]

  /* creation of inputTask */
  inputTaskHandle = osThreadNew(Input_Task, NULL, &inputTask_attributes);
 8000534:	4a1c      	ldr	r2, [pc, #112]	@ (80005a8 <main+0x98>)
 8000536:	2100      	movs	r1, #0
 8000538:	481c      	ldr	r0, [pc, #112]	@ (80005ac <main+0x9c>)
 800053a:	f002 fadd 	bl	8002af8 <osThreadNew>
 800053e:	4603      	mov	r3, r0
 8000540:	4a1b      	ldr	r2, [pc, #108]	@ (80005b0 <main+0xa0>)
 8000542:	6013      	str	r3, [r2, #0]

  /* creation of outputTask */
  outputTaskHandle = osThreadNew(output_Task, NULL, &outputTask_attributes);
 8000544:	4a1b      	ldr	r2, [pc, #108]	@ (80005b4 <main+0xa4>)
 8000546:	2100      	movs	r1, #0
 8000548:	481b      	ldr	r0, [pc, #108]	@ (80005b8 <main+0xa8>)
 800054a:	f002 fad5 	bl	8002af8 <osThreadNew>
 800054e:	4603      	mov	r3, r0
 8000550:	4a1a      	ldr	r2, [pc, #104]	@ (80005bc <main+0xac>)
 8000552:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Initialize led */
  BSP_LED_Init(LED_GREEN);
 8000554:	2000      	movs	r0, #0
 8000556:	f000 f9ef 	bl	8000938 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 800055a:	2101      	movs	r1, #1
 800055c:	2000      	movs	r0, #0
 800055e:	f000 fa21 	bl	80009a4 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 8000562:	4b17      	ldr	r3, [pc, #92]	@ (80005c0 <main+0xb0>)
 8000564:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000568:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 800056a:	4b15      	ldr	r3, [pc, #84]	@ (80005c0 <main+0xb0>)
 800056c:	2200      	movs	r2, #0
 800056e:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 8000570:	4b13      	ldr	r3, [pc, #76]	@ (80005c0 <main+0xb0>)
 8000572:	2200      	movs	r2, #0
 8000574:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 8000576:	4b12      	ldr	r3, [pc, #72]	@ (80005c0 <main+0xb0>)
 8000578:	2200      	movs	r2, #0
 800057a:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 800057c:	4b10      	ldr	r3, [pc, #64]	@ (80005c0 <main+0xb0>)
 800057e:	2200      	movs	r2, #0
 8000580:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 8000582:	490f      	ldr	r1, [pc, #60]	@ (80005c0 <main+0xb0>)
 8000584:	2000      	movs	r0, #0
 8000586:	f000 fa99 	bl	8000abc <BSP_COM_Init>
 800058a:	4603      	mov	r3, r0
 800058c:	2b00      	cmp	r3, #0
 800058e:	d001      	beq.n	8000594 <main+0x84>
  {
    Error_Handler();
 8000590:	f000 f936 	bl	8000800 <Error_Handler>
  }

  /* Start scheduler */
  osKernelStart();
 8000594:	f002 fa8a 	bl	8002aac <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000598:	bf00      	nop
 800059a:	e7fd      	b.n	8000598 <main+0x88>
 800059c:	08005630 	.word	0x08005630
 80005a0:	08000731 	.word	0x08000731
 80005a4:	20000050 	.word	0x20000050
 80005a8:	08005654 	.word	0x08005654
 80005ac:	08000741 	.word	0x08000741
 80005b0:	20000054 	.word	0x20000054
 80005b4:	08005678 	.word	0x08005678
 80005b8:	080007b1 	.word	0x080007b1
 80005bc:	20000058 	.word	0x20000058
 80005c0:	20000040 	.word	0x20000040

080005c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b094      	sub	sp, #80	@ 0x50
 80005c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005ca:	f107 0318 	add.w	r3, r7, #24
 80005ce:	2238      	movs	r2, #56	@ 0x38
 80005d0:	2100      	movs	r1, #0
 80005d2:	4618      	mov	r0, r3
 80005d4:	f004 ffc8 	bl	8005568 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005d8:	1d3b      	adds	r3, r7, #4
 80005da:	2200      	movs	r2, #0
 80005dc:	601a      	str	r2, [r3, #0]
 80005de:	605a      	str	r2, [r3, #4]
 80005e0:	609a      	str	r2, [r3, #8]
 80005e2:	60da      	str	r2, [r3, #12]
 80005e4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80005e6:	2000      	movs	r0, #0
 80005e8:	f000 feb0 	bl	800134c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80005ec:	2302      	movs	r3, #2
 80005ee:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005f0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80005f4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005f6:	2340      	movs	r3, #64	@ 0x40
 80005f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005fa:	2302      	movs	r3, #2
 80005fc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80005fe:	2302      	movs	r3, #2
 8000600:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8000602:	2304      	movs	r3, #4
 8000604:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000606:	2355      	movs	r3, #85	@ 0x55
 8000608:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800060a:	2302      	movs	r3, #2
 800060c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800060e:	2302      	movs	r3, #2
 8000610:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000612:	2302      	movs	r3, #2
 8000614:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000616:	f107 0318 	add.w	r3, r7, #24
 800061a:	4618      	mov	r0, r3
 800061c:	f000 ff4a 	bl	80014b4 <HAL_RCC_OscConfig>
 8000620:	4603      	mov	r3, r0
 8000622:	2b00      	cmp	r3, #0
 8000624:	d001      	beq.n	800062a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000626:	f000 f8eb 	bl	8000800 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800062a:	230f      	movs	r3, #15
 800062c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800062e:	2303      	movs	r3, #3
 8000630:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000632:	2300      	movs	r3, #0
 8000634:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000636:	2300      	movs	r3, #0
 8000638:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800063a:	2300      	movs	r3, #0
 800063c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800063e:	1d3b      	adds	r3, r7, #4
 8000640:	2104      	movs	r1, #4
 8000642:	4618      	mov	r0, r3
 8000644:	f001 fa48 	bl	8001ad8 <HAL_RCC_ClockConfig>
 8000648:	4603      	mov	r3, r0
 800064a:	2b00      	cmp	r3, #0
 800064c:	d001      	beq.n	8000652 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800064e:	f000 f8d7 	bl	8000800 <Error_Handler>
  }
}
 8000652:	bf00      	nop
 8000654:	3750      	adds	r7, #80	@ 0x50
 8000656:	46bd      	mov	sp, r7
 8000658:	bd80      	pop	{r7, pc}
	...

0800065c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b088      	sub	sp, #32
 8000660:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000662:	f107 030c 	add.w	r3, r7, #12
 8000666:	2200      	movs	r2, #0
 8000668:	601a      	str	r2, [r3, #0]
 800066a:	605a      	str	r2, [r3, #4]
 800066c:	609a      	str	r2, [r3, #8]
 800066e:	60da      	str	r2, [r3, #12]
 8000670:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000672:	4b2b      	ldr	r3, [pc, #172]	@ (8000720 <MX_GPIO_Init+0xc4>)
 8000674:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000676:	4a2a      	ldr	r2, [pc, #168]	@ (8000720 <MX_GPIO_Init+0xc4>)
 8000678:	f043 0302 	orr.w	r3, r3, #2
 800067c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800067e:	4b28      	ldr	r3, [pc, #160]	@ (8000720 <MX_GPIO_Init+0xc4>)
 8000680:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000682:	f003 0302 	and.w	r3, r3, #2
 8000686:	60bb      	str	r3, [r7, #8]
 8000688:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800068a:	4b25      	ldr	r3, [pc, #148]	@ (8000720 <MX_GPIO_Init+0xc4>)
 800068c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800068e:	4a24      	ldr	r2, [pc, #144]	@ (8000720 <MX_GPIO_Init+0xc4>)
 8000690:	f043 0304 	orr.w	r3, r3, #4
 8000694:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000696:	4b22      	ldr	r3, [pc, #136]	@ (8000720 <MX_GPIO_Init+0xc4>)
 8000698:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800069a:	f003 0304 	and.w	r3, r3, #4
 800069e:	607b      	str	r3, [r7, #4]
 80006a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80006a2:	4b1f      	ldr	r3, [pc, #124]	@ (8000720 <MX_GPIO_Init+0xc4>)
 80006a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006a6:	4a1e      	ldr	r2, [pc, #120]	@ (8000720 <MX_GPIO_Init+0xc4>)
 80006a8:	f043 0308 	orr.w	r3, r3, #8
 80006ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006ae:	4b1c      	ldr	r3, [pc, #112]	@ (8000720 <MX_GPIO_Init+0xc4>)
 80006b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006b2:	f003 0308 	and.w	r3, r3, #8
 80006b6:	603b      	str	r3, [r7, #0]
 80006b8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, out4_Pin|out3_Pin|out2_Pin|out1_Pin, GPIO_PIN_RESET);
 80006ba:	2200      	movs	r2, #0
 80006bc:	f24e 0102 	movw	r1, #57346	@ 0xe002
 80006c0:	4818      	ldr	r0, [pc, #96]	@ (8000724 <MX_GPIO_Init+0xc8>)
 80006c2:	f000 fe2b 	bl	800131c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : out4_Pin out3_Pin out2_Pin out1_Pin */
  GPIO_InitStruct.Pin = out4_Pin|out3_Pin|out2_Pin|out1_Pin;
 80006c6:	f24e 0302 	movw	r3, #57346	@ 0xe002
 80006ca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006cc:	2301      	movs	r3, #1
 80006ce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006d0:	2300      	movs	r3, #0
 80006d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006d4:	2300      	movs	r3, #0
 80006d6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006d8:	f107 030c 	add.w	r3, r7, #12
 80006dc:	4619      	mov	r1, r3
 80006de:	4811      	ldr	r0, [pc, #68]	@ (8000724 <MX_GPIO_Init+0xc8>)
 80006e0:	f000 fc82 	bl	8000fe8 <HAL_GPIO_Init>

  /*Configure GPIO pins : button2_Pin button3_Pin button4_Pin */
  GPIO_InitStruct.Pin = button2_Pin|button3_Pin|button4_Pin;
 80006e4:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80006e8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006ea:	2300      	movs	r3, #0
 80006ec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80006ee:	2301      	movs	r3, #1
 80006f0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80006f2:	f107 030c 	add.w	r3, r7, #12
 80006f6:	4619      	mov	r1, r3
 80006f8:	480b      	ldr	r0, [pc, #44]	@ (8000728 <MX_GPIO_Init+0xcc>)
 80006fa:	f000 fc75 	bl	8000fe8 <HAL_GPIO_Init>

  /*Configure GPIO pin : button1_Pin */
  GPIO_InitStruct.Pin = button1_Pin;
 80006fe:	2304      	movs	r3, #4
 8000700:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000702:	2300      	movs	r3, #0
 8000704:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000706:	2301      	movs	r3, #1
 8000708:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(button1_GPIO_Port, &GPIO_InitStruct);
 800070a:	f107 030c 	add.w	r3, r7, #12
 800070e:	4619      	mov	r1, r3
 8000710:	4806      	ldr	r0, [pc, #24]	@ (800072c <MX_GPIO_Init+0xd0>)
 8000712:	f000 fc69 	bl	8000fe8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000716:	bf00      	nop
 8000718:	3720      	adds	r7, #32
 800071a:	46bd      	mov	sp, r7
 800071c:	bd80      	pop	{r7, pc}
 800071e:	bf00      	nop
 8000720:	40021000 	.word	0x40021000
 8000724:	48000400 	.word	0x48000400
 8000728:	48000800 	.word	0x48000800
 800072c:	48000c00 	.word	0x48000c00

08000730 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b082      	sub	sp, #8
 8000734:	af00      	add	r7, sp, #0
 8000736:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  osDelay(1);
 8000738:	2001      	movs	r0, #1
 800073a:	f002 fa6f 	bl	8002c1c <osDelay>
 800073e:	e7fb      	b.n	8000738 <StartDefaultTask+0x8>

08000740 <Input_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Input_Task */
void Input_Task(void *argument)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b082      	sub	sp, #8
 8000744:	af00      	add	r7, sp, #0
 8000746:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Input_Task */
  /* Infinite loop */
  for(;;)
  {
	  Button1State=  HAL_GPIO_ReadPin(button1_GPIO_Port, button1_Pin);
 8000748:	2104      	movs	r1, #4
 800074a:	4813      	ldr	r0, [pc, #76]	@ (8000798 <Input_Task+0x58>)
 800074c:	f000 fdce 	bl	80012ec <HAL_GPIO_ReadPin>
 8000750:	4603      	mov	r3, r0
 8000752:	461a      	mov	r2, r3
 8000754:	4b11      	ldr	r3, [pc, #68]	@ (800079c <Input_Task+0x5c>)
 8000756:	701a      	strb	r2, [r3, #0]
	  Button2State=  HAL_GPIO_ReadPin(button2_GPIO_Port, button2_Pin);
 8000758:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800075c:	4810      	ldr	r0, [pc, #64]	@ (80007a0 <Input_Task+0x60>)
 800075e:	f000 fdc5 	bl	80012ec <HAL_GPIO_ReadPin>
 8000762:	4603      	mov	r3, r0
 8000764:	461a      	mov	r2, r3
 8000766:	4b0f      	ldr	r3, [pc, #60]	@ (80007a4 <Input_Task+0x64>)
 8000768:	701a      	strb	r2, [r3, #0]
	  Button3State=  HAL_GPIO_ReadPin(button3_GPIO_Port, button3_Pin);
 800076a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800076e:	480c      	ldr	r0, [pc, #48]	@ (80007a0 <Input_Task+0x60>)
 8000770:	f000 fdbc 	bl	80012ec <HAL_GPIO_ReadPin>
 8000774:	4603      	mov	r3, r0
 8000776:	461a      	mov	r2, r3
 8000778:	4b0b      	ldr	r3, [pc, #44]	@ (80007a8 <Input_Task+0x68>)
 800077a:	701a      	strb	r2, [r3, #0]
	  Button4State=  HAL_GPIO_ReadPin(button4_GPIO_Port, button4_Pin);
 800077c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000780:	4807      	ldr	r0, [pc, #28]	@ (80007a0 <Input_Task+0x60>)
 8000782:	f000 fdb3 	bl	80012ec <HAL_GPIO_ReadPin>
 8000786:	4603      	mov	r3, r0
 8000788:	461a      	mov	r2, r3
 800078a:	4b08      	ldr	r3, [pc, #32]	@ (80007ac <Input_Task+0x6c>)
 800078c:	701a      	strb	r2, [r3, #0]

    osDelay(10);
 800078e:	200a      	movs	r0, #10
 8000790:	f002 fa44 	bl	8002c1c <osDelay>
	  Button1State=  HAL_GPIO_ReadPin(button1_GPIO_Port, button1_Pin);
 8000794:	bf00      	nop
 8000796:	e7d7      	b.n	8000748 <Input_Task+0x8>
 8000798:	48000c00 	.word	0x48000c00
 800079c:	2000005c 	.word	0x2000005c
 80007a0:	48000800 	.word	0x48000800
 80007a4:	2000005d 	.word	0x2000005d
 80007a8:	2000005e 	.word	0x2000005e
 80007ac:	2000005f 	.word	0x2000005f

080007b0 <output_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_output_Task */
void output_Task(void *argument)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b082      	sub	sp, #8
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN output_Task */
  /* Infinite loop */
  for(;;)
  {
	  if (Button1State==GPIO_PIN_RESET)
 80007b8:	4b0f      	ldr	r3, [pc, #60]	@ (80007f8 <output_Task+0x48>)
 80007ba:	781b      	ldrb	r3, [r3, #0]
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d116      	bne.n	80007ee <output_Task+0x3e>
	  {
		  HAL_GPIO_WritePin(out1_GPIO_Port, out1_Pin, 0);
 80007c0:	2200      	movs	r2, #0
 80007c2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80007c6:	480d      	ldr	r0, [pc, #52]	@ (80007fc <output_Task+0x4c>)
 80007c8:	f000 fda8 	bl	800131c <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(out2_GPIO_Port, out2_Pin, 0);
 80007cc:	2200      	movs	r2, #0
 80007ce:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80007d2:	480a      	ldr	r0, [pc, #40]	@ (80007fc <output_Task+0x4c>)
 80007d4:	f000 fda2 	bl	800131c <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(out3_GPIO_Port, out3_Pin, 1);
 80007d8:	2201      	movs	r2, #1
 80007da:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80007de:	4807      	ldr	r0, [pc, #28]	@ (80007fc <output_Task+0x4c>)
 80007e0:	f000 fd9c 	bl	800131c <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(out4_GPIO_Port, out4_Pin, 0);
 80007e4:	2200      	movs	r2, #0
 80007e6:	2102      	movs	r1, #2
 80007e8:	4804      	ldr	r0, [pc, #16]	@ (80007fc <output_Task+0x4c>)
 80007ea:	f000 fd97 	bl	800131c <HAL_GPIO_WritePin>
	  }

    osDelay(100);
 80007ee:	2064      	movs	r0, #100	@ 0x64
 80007f0:	f002 fa14 	bl	8002c1c <osDelay>
	  if (Button1State==GPIO_PIN_RESET)
 80007f4:	e7e0      	b.n	80007b8 <output_Task+0x8>
 80007f6:	bf00      	nop
 80007f8:	2000005c 	.word	0x2000005c
 80007fc:	48000400 	.word	0x48000400

08000800 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000800:	b480      	push	{r7}
 8000802:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000804:	b672      	cpsid	i
}
 8000806:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000808:	bf00      	nop
 800080a:	e7fd      	b.n	8000808 <Error_Handler+0x8>

0800080c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	b082      	sub	sp, #8
 8000810:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000812:	4b12      	ldr	r3, [pc, #72]	@ (800085c <HAL_MspInit+0x50>)
 8000814:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000816:	4a11      	ldr	r2, [pc, #68]	@ (800085c <HAL_MspInit+0x50>)
 8000818:	f043 0301 	orr.w	r3, r3, #1
 800081c:	6613      	str	r3, [r2, #96]	@ 0x60
 800081e:	4b0f      	ldr	r3, [pc, #60]	@ (800085c <HAL_MspInit+0x50>)
 8000820:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000822:	f003 0301 	and.w	r3, r3, #1
 8000826:	607b      	str	r3, [r7, #4]
 8000828:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800082a:	4b0c      	ldr	r3, [pc, #48]	@ (800085c <HAL_MspInit+0x50>)
 800082c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800082e:	4a0b      	ldr	r2, [pc, #44]	@ (800085c <HAL_MspInit+0x50>)
 8000830:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000834:	6593      	str	r3, [r2, #88]	@ 0x58
 8000836:	4b09      	ldr	r3, [pc, #36]	@ (800085c <HAL_MspInit+0x50>)
 8000838:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800083a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800083e:	603b      	str	r3, [r7, #0]
 8000840:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000842:	2200      	movs	r2, #0
 8000844:	210f      	movs	r1, #15
 8000846:	f06f 0001 	mvn.w	r0, #1
 800084a:	f000 fb38 	bl	8000ebe <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800084e:	f000 fe21 	bl	8001494 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000852:	bf00      	nop
 8000854:	3708      	adds	r7, #8
 8000856:	46bd      	mov	sp, r7
 8000858:	bd80      	pop	{r7, pc}
 800085a:	bf00      	nop
 800085c:	40021000 	.word	0x40021000

08000860 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000860:	b480      	push	{r7}
 8000862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000864:	bf00      	nop
 8000866:	e7fd      	b.n	8000864 <NMI_Handler+0x4>

08000868 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000868:	b480      	push	{r7}
 800086a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800086c:	bf00      	nop
 800086e:	e7fd      	b.n	800086c <HardFault_Handler+0x4>

08000870 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000870:	b480      	push	{r7}
 8000872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000874:	bf00      	nop
 8000876:	e7fd      	b.n	8000874 <MemManage_Handler+0x4>

08000878 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000878:	b480      	push	{r7}
 800087a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800087c:	bf00      	nop
 800087e:	e7fd      	b.n	800087c <BusFault_Handler+0x4>

08000880 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000880:	b480      	push	{r7}
 8000882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000884:	bf00      	nop
 8000886:	e7fd      	b.n	8000884 <UsageFault_Handler+0x4>

08000888 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000888:	b480      	push	{r7}
 800088a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800088c:	bf00      	nop
 800088e:	46bd      	mov	sp, r7
 8000890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000894:	4770      	bx	lr

08000896 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000896:	b580      	push	{r7, lr}
 8000898:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800089a:	f000 fa17 	bl	8000ccc <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800089e:	f003 fde5 	bl	800446c <xTaskGetSchedulerState>
 80008a2:	4603      	mov	r3, r0
 80008a4:	2b01      	cmp	r3, #1
 80008a6:	d001      	beq.n	80008ac <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80008a8:	f004 fbde 	bl	8005068 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008ac:	bf00      	nop
 80008ae:	bd80      	pop	{r7, pc}

080008b0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 80008b4:	2000      	movs	r0, #0
 80008b6:	f000 f8e3 	bl	8000a80 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80008ba:	bf00      	nop
 80008bc:	bd80      	pop	{r7, pc}
	...

080008c0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80008c0:	b480      	push	{r7}
 80008c2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80008c4:	4b06      	ldr	r3, [pc, #24]	@ (80008e0 <SystemInit+0x20>)
 80008c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80008ca:	4a05      	ldr	r2, [pc, #20]	@ (80008e0 <SystemInit+0x20>)
 80008cc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80008d0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80008d4:	bf00      	nop
 80008d6:	46bd      	mov	sp, r7
 80008d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008dc:	4770      	bx	lr
 80008de:	bf00      	nop
 80008e0:	e000ed00 	.word	0xe000ed00

080008e4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80008e4:	480d      	ldr	r0, [pc, #52]	@ (800091c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80008e6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 80008e8:	f7ff ffea 	bl	80008c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008ec:	480c      	ldr	r0, [pc, #48]	@ (8000920 <LoopForever+0x6>)
  ldr r1, =_edata
 80008ee:	490d      	ldr	r1, [pc, #52]	@ (8000924 <LoopForever+0xa>)
  ldr r2, =_sidata
 80008f0:	4a0d      	ldr	r2, [pc, #52]	@ (8000928 <LoopForever+0xe>)
  movs r3, #0
 80008f2:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80008f4:	e002      	b.n	80008fc <LoopCopyDataInit>

080008f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008fa:	3304      	adds	r3, #4

080008fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000900:	d3f9      	bcc.n	80008f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000902:	4a0a      	ldr	r2, [pc, #40]	@ (800092c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000904:	4c0a      	ldr	r4, [pc, #40]	@ (8000930 <LoopForever+0x16>)
  movs r3, #0
 8000906:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000908:	e001      	b.n	800090e <LoopFillZerobss>

0800090a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800090a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800090c:	3204      	adds	r2, #4

0800090e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800090e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000910:	d3fb      	bcc.n	800090a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000912:	f004 fe31 	bl	8005578 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000916:	f7ff fdfb 	bl	8000510 <main>

0800091a <LoopForever>:

LoopForever:
    b LoopForever
 800091a:	e7fe      	b.n	800091a <LoopForever>
  ldr   r0, =_estack
 800091c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000920:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000924:	20000024 	.word	0x20000024
  ldr r2, =_sidata
 8000928:	080056e0 	.word	0x080056e0
  ldr r2, =_sbss
 800092c:	20000024 	.word	0x20000024
  ldr r4, =_ebss
 8000930:	20001a50 	.word	0x20001a50

08000934 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000934:	e7fe      	b.n	8000934 <ADC1_2_IRQHandler>
	...

08000938 <BSP_LED_Init>:
  *         This parameter can be one of following parameters:
  *           @arg  LED2
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	b088      	sub	sp, #32
 800093c:	af00      	add	r7, sp, #0
 800093e:	4603      	mov	r3, r0
 8000940:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure;

  /* Enable the GPIO LED Clock */
  LED2_GPIO_CLK_ENABLE();
 8000942:	4b16      	ldr	r3, [pc, #88]	@ (800099c <BSP_LED_Init+0x64>)
 8000944:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000946:	4a15      	ldr	r2, [pc, #84]	@ (800099c <BSP_LED_Init+0x64>)
 8000948:	f043 0301 	orr.w	r3, r3, #1
 800094c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800094e:	4b13      	ldr	r3, [pc, #76]	@ (800099c <BSP_LED_Init+0x64>)
 8000950:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000952:	f003 0301 	and.w	r3, r3, #1
 8000956:	60bb      	str	r3, [r7, #8]
 8000958:	68bb      	ldr	r3, [r7, #8]

  /* Configure the GPIO_LED pin */
  gpio_init_structure.Pin   = LED_PIN[Led];
 800095a:	2320      	movs	r3, #32
 800095c:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 800095e:	2301      	movs	r3, #1
 8000960:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 8000962:	2300      	movs	r3, #0
 8000964:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000966:	2303      	movs	r3, #3
 8000968:	61bb      	str	r3, [r7, #24]

  HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 800096a:	79fb      	ldrb	r3, [r7, #7]
 800096c:	4a0c      	ldr	r2, [pc, #48]	@ (80009a0 <BSP_LED_Init+0x68>)
 800096e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000972:	f107 020c 	add.w	r2, r7, #12
 8000976:	4611      	mov	r1, r2
 8000978:	4618      	mov	r0, r3
 800097a:	f000 fb35 	bl	8000fe8 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 800097e:	79fb      	ldrb	r3, [r7, #7]
 8000980:	4a07      	ldr	r2, [pc, #28]	@ (80009a0 <BSP_LED_Init+0x68>)
 8000982:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000986:	2120      	movs	r1, #32
 8000988:	2200      	movs	r2, #0
 800098a:	4618      	mov	r0, r3
 800098c:	f000 fcc6 	bl	800131c <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8000990:	2300      	movs	r3, #0
}
 8000992:	4618      	mov	r0, r3
 8000994:	3720      	adds	r7, #32
 8000996:	46bd      	mov	sp, r7
 8000998:	bd80      	pop	{r7, pc}
 800099a:	bf00      	nop
 800099c:	40021000 	.word	0x40021000
 80009a0:	20000004 	.word	0x20000004

080009a4 <BSP_PB_Init>:
  *           @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                  with interrupt generation capability
  * @retval BSP status
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b088      	sub	sp, #32
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	4603      	mov	r3, r0
 80009ac:	460a      	mov	r2, r1
 80009ae:	71fb      	strb	r3, [r7, #7]
 80009b0:	4613      	mov	r3, r2
 80009b2:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {USER_BUTTON_EXTI_LINE};

  /* Enable the BUTTON Clock */
  USER_BUTTON_GPIO_CLK_ENABLE();
 80009b4:	4b2c      	ldr	r3, [pc, #176]	@ (8000a68 <BSP_PB_Init+0xc4>)
 80009b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009b8:	4a2b      	ldr	r2, [pc, #172]	@ (8000a68 <BSP_PB_Init+0xc4>)
 80009ba:	f043 0304 	orr.w	r3, r3, #4
 80009be:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009c0:	4b29      	ldr	r3, [pc, #164]	@ (8000a68 <BSP_PB_Init+0xc4>)
 80009c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009c4:	f003 0304 	and.w	r3, r3, #4
 80009c8:	60bb      	str	r3, [r7, #8]
 80009ca:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN[Button];
 80009cc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80009d0:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 80009d2:	2302      	movs	r3, #2
 80009d4:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80009d6:	2302      	movs	r3, #2
 80009d8:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 80009da:	79bb      	ldrb	r3, [r7, #6]
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d10c      	bne.n	80009fa <BSP_PB_Init+0x56>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 80009e0:	2300      	movs	r3, #0
 80009e2:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 80009e4:	79fb      	ldrb	r3, [r7, #7]
 80009e6:	4a21      	ldr	r2, [pc, #132]	@ (8000a6c <BSP_PB_Init+0xc8>)
 80009e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009ec:	f107 020c 	add.w	r2, r7, #12
 80009f0:	4611      	mov	r1, r2
 80009f2:	4618      	mov	r0, r3
 80009f4:	f000 faf8 	bl	8000fe8 <HAL_GPIO_Init>
 80009f8:	e031      	b.n	8000a5e <BSP_PB_Init+0xba>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 80009fa:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80009fe:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8000a00:	79fb      	ldrb	r3, [r7, #7]
 8000a02:	4a1a      	ldr	r2, [pc, #104]	@ (8000a6c <BSP_PB_Init+0xc8>)
 8000a04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a08:	f107 020c 	add.w	r2, r7, #12
 8000a0c:	4611      	mov	r1, r2
 8000a0e:	4618      	mov	r0, r3
 8000a10:	f000 faea 	bl	8000fe8 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8000a14:	79fb      	ldrb	r3, [r7, #7]
 8000a16:	00db      	lsls	r3, r3, #3
 8000a18:	4a15      	ldr	r2, [pc, #84]	@ (8000a70 <BSP_PB_Init+0xcc>)
 8000a1a:	441a      	add	r2, r3
 8000a1c:	79fb      	ldrb	r3, [r7, #7]
 8000a1e:	4915      	ldr	r1, [pc, #84]	@ (8000a74 <BSP_PB_Init+0xd0>)
 8000a20:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000a24:	4619      	mov	r1, r3
 8000a26:	4610      	mov	r0, r2
 8000a28:	f000 fa9a 	bl	8000f60 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8000a2c:	79fb      	ldrb	r3, [r7, #7]
 8000a2e:	00db      	lsls	r3, r3, #3
 8000a30:	4a0f      	ldr	r2, [pc, #60]	@ (8000a70 <BSP_PB_Init+0xcc>)
 8000a32:	1898      	adds	r0, r3, r2
 8000a34:	79fb      	ldrb	r3, [r7, #7]
 8000a36:	4a10      	ldr	r2, [pc, #64]	@ (8000a78 <BSP_PB_Init+0xd4>)
 8000a38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a3c:	461a      	mov	r2, r3
 8000a3e:	2100      	movs	r1, #0
 8000a40:	f000 fa71 	bl	8000f26 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8000a44:	2028      	movs	r0, #40	@ 0x28
 8000a46:	79fb      	ldrb	r3, [r7, #7]
 8000a48:	4a0c      	ldr	r2, [pc, #48]	@ (8000a7c <BSP_PB_Init+0xd8>)
 8000a4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a4e:	2200      	movs	r2, #0
 8000a50:	4619      	mov	r1, r3
 8000a52:	f000 fa34 	bl	8000ebe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8000a56:	2328      	movs	r3, #40	@ 0x28
 8000a58:	4618      	mov	r0, r3
 8000a5a:	f000 fa4a 	bl	8000ef2 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8000a5e:	2300      	movs	r3, #0
}
 8000a60:	4618      	mov	r0, r3
 8000a62:	3720      	adds	r7, #32
 8000a64:	46bd      	mov	sp, r7
 8000a66:	bd80      	pop	{r7, pc}
 8000a68:	40021000 	.word	0x40021000
 8000a6c:	20000008 	.word	0x20000008
 8000a70:	20000060 	.word	0x20000060
 8000a74:	080056b4 	.word	0x080056b4
 8000a78:	20000010 	.word	0x20000010
 8000a7c:	20000014 	.word	0x20000014

08000a80 <BSP_PB_IRQHandler>:
  * @brief  This function handles Push-Button interrupt requests.
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b082      	sub	sp, #8
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	4603      	mov	r3, r0
 8000a88:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8000a8a:	79fb      	ldrb	r3, [r7, #7]
 8000a8c:	00db      	lsls	r3, r3, #3
 8000a8e:	4a04      	ldr	r2, [pc, #16]	@ (8000aa0 <BSP_PB_IRQHandler+0x20>)
 8000a90:	4413      	add	r3, r2
 8000a92:	4618      	mov	r0, r3
 8000a94:	f000 fa78 	bl	8000f88 <HAL_EXTI_IRQHandler>
}
 8000a98:	bf00      	nop
 8000a9a:	3708      	adds	r7, #8
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	bd80      	pop	{r7, pc}
 8000aa0:	20000060 	.word	0x20000060

08000aa4 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None.
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	b083      	sub	sp, #12
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	4603      	mov	r3, r0
 8000aac:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8000aae:	bf00      	nop
 8000ab0:	370c      	adds	r7, #12
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab8:	4770      	bx	lr
	...

08000abc <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b084      	sub	sp, #16
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	6039      	str	r1, [r7, #0]
 8000ac6:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	60fb      	str	r3, [r7, #12]

  if(COM > COMn)
 8000acc:	79fb      	ldrb	r3, [r7, #7]
 8000ace:	2b01      	cmp	r3, #1
 8000ad0:	d903      	bls.n	8000ada <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000ad2:	f06f 0301 	mvn.w	r3, #1
 8000ad6:	60fb      	str	r3, [r7, #12]
 8000ad8:	e018      	b.n	8000b0c <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8000ada:	79fb      	ldrb	r3, [r7, #7]
 8000adc:	2294      	movs	r2, #148	@ 0x94
 8000ade:	fb02 f303 	mul.w	r3, r2, r3
 8000ae2:	4a0d      	ldr	r2, [pc, #52]	@ (8000b18 <BSP_COM_Init+0x5c>)
 8000ae4:	4413      	add	r3, r2
 8000ae6:	4618      	mov	r0, r3
 8000ae8:	f000 f852 	bl	8000b90 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_LPUART1_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8000aec:	79fb      	ldrb	r3, [r7, #7]
 8000aee:	2294      	movs	r2, #148	@ 0x94
 8000af0:	fb02 f303 	mul.w	r3, r2, r3
 8000af4:	4a08      	ldr	r2, [pc, #32]	@ (8000b18 <BSP_COM_Init+0x5c>)
 8000af6:	4413      	add	r3, r2
 8000af8:	6839      	ldr	r1, [r7, #0]
 8000afa:	4618      	mov	r0, r3
 8000afc:	f000 f80e 	bl	8000b1c <MX_LPUART1_Init>
 8000b00:	4603      	mov	r3, r0
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d002      	beq.n	8000b0c <BSP_COM_Init+0x50>
    {
      return BSP_ERROR_PERIPH_FAILURE;
 8000b06:	f06f 0303 	mvn.w	r3, #3
 8000b0a:	e000      	b.n	8000b0e <BSP_COM_Init+0x52>
    }
  }

  return ret;
 8000b0c:	68fb      	ldr	r3, [r7, #12]
}
 8000b0e:	4618      	mov	r0, r3
 8000b10:	3710      	adds	r7, #16
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd80      	pop	{r7, pc}
 8000b16:	bf00      	nop
 8000b18:	20000068 	.word	0x20000068

08000b1c <MX_LPUART1_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_LPUART1_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b082      	sub	sp, #8
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
 8000b24:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 8000b26:	4b15      	ldr	r3, [pc, #84]	@ (8000b7c <MX_LPUART1_Init+0x60>)
 8000b28:	681a      	ldr	r2, [r3, #0]
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 8000b2e:	683b      	ldr	r3, [r7, #0]
 8000b30:	681a      	ldr	r2, [r3, #0]
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	220c      	movs	r2, #12
 8000b3a:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 8000b3c:	683b      	ldr	r3, [r7, #0]
 8000b3e:	895b      	ldrh	r3, [r3, #10]
 8000b40:	461a      	mov	r2, r3
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = COM_Init->WordLength;
 8000b46:	683b      	ldr	r3, [r7, #0]
 8000b48:	685a      	ldr	r2, [r3, #4]
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 8000b4e:	683b      	ldr	r3, [r7, #0]
 8000b50:	891b      	ldrh	r3, [r3, #8]
 8000b52:	461a      	mov	r2, r3
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8000b58:	683b      	ldr	r3, [r7, #0]
 8000b5a:	899b      	ldrh	r3, [r3, #12]
 8000b5c:	461a      	mov	r2, r3
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000b68:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 8000b6a:	6878      	ldr	r0, [r7, #4]
 8000b6c:	f001 f9d0 	bl	8001f10 <HAL_UART_Init>
 8000b70:	4603      	mov	r3, r0
}
 8000b72:	4618      	mov	r0, r3
 8000b74:	3708      	adds	r7, #8
 8000b76:	46bd      	mov	sp, r7
 8000b78:	bd80      	pop	{r7, pc}
 8000b7a:	bf00      	nop
 8000b7c:	2000000c 	.word	0x2000000c

08000b80 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8000b84:	2000      	movs	r0, #0
 8000b86:	f7ff ff8d 	bl	8000aa4 <BSP_PB_Callback>
}
 8000b8a:	bf00      	nop
 8000b8c:	bd80      	pop	{r7, pc}
	...

08000b90 <COM1_MspInit>:
  * @brief  Initializes COM1 MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b08a      	sub	sp, #40	@ 0x28
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8000b98:	4b22      	ldr	r3, [pc, #136]	@ (8000c24 <COM1_MspInit+0x94>)
 8000b9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b9c:	4a21      	ldr	r2, [pc, #132]	@ (8000c24 <COM1_MspInit+0x94>)
 8000b9e:	f043 0301 	orr.w	r3, r3, #1
 8000ba2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ba4:	4b1f      	ldr	r3, [pc, #124]	@ (8000c24 <COM1_MspInit+0x94>)
 8000ba6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ba8:	f003 0301 	and.w	r3, r3, #1
 8000bac:	613b      	str	r3, [r7, #16]
 8000bae:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 8000bb0:	4b1c      	ldr	r3, [pc, #112]	@ (8000c24 <COM1_MspInit+0x94>)
 8000bb2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bb4:	4a1b      	ldr	r2, [pc, #108]	@ (8000c24 <COM1_MspInit+0x94>)
 8000bb6:	f043 0301 	orr.w	r3, r3, #1
 8000bba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bbc:	4b19      	ldr	r3, [pc, #100]	@ (8000c24 <COM1_MspInit+0x94>)
 8000bbe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bc0:	f003 0301 	and.w	r3, r3, #1
 8000bc4:	60fb      	str	r3, [r7, #12]
 8000bc6:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8000bc8:	4b16      	ldr	r3, [pc, #88]	@ (8000c24 <COM1_MspInit+0x94>)
 8000bca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000bcc:	4a15      	ldr	r2, [pc, #84]	@ (8000c24 <COM1_MspInit+0x94>)
 8000bce:	f043 0301 	orr.w	r3, r3, #1
 8000bd2:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8000bd4:	4b13      	ldr	r3, [pc, #76]	@ (8000c24 <COM1_MspInit+0x94>)
 8000bd6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000bd8:	f003 0301 	and.w	r3, r3, #1
 8000bdc:	60bb      	str	r3, [r7, #8]
 8000bde:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin       = COM1_TX_PIN;
 8000be0:	2304      	movs	r3, #4
 8000be2:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8000be4:	2302      	movs	r3, #2
 8000be6:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 8000be8:	2302      	movs	r3, #2
 8000bea:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8000bec:	2301      	movs	r3, #1
 8000bee:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8000bf0:	230c      	movs	r3, #12
 8000bf2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8000bf4:	f107 0314 	add.w	r3, r7, #20
 8000bf8:	4619      	mov	r1, r3
 8000bfa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bfe:	f000 f9f3 	bl	8000fe8 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 8000c02:	2308      	movs	r3, #8
 8000c04:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8000c06:	2302      	movs	r3, #2
 8000c08:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 8000c0a:	230c      	movs	r3, #12
 8000c0c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8000c0e:	f107 0314 	add.w	r3, r7, #20
 8000c12:	4619      	mov	r1, r3
 8000c14:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c18:	f000 f9e6 	bl	8000fe8 <HAL_GPIO_Init>
}
 8000c1c:	bf00      	nop
 8000c1e:	3728      	adds	r7, #40	@ 0x28
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd80      	pop	{r7, pc}
 8000c24:	40021000 	.word	0x40021000

08000c28 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b082      	sub	sp, #8
 8000c2c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000c2e:	2300      	movs	r3, #0
 8000c30:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c32:	2003      	movs	r0, #3
 8000c34:	f000 f938 	bl	8000ea8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c38:	200f      	movs	r0, #15
 8000c3a:	f000 f80d 	bl	8000c58 <HAL_InitTick>
 8000c3e:	4603      	mov	r3, r0
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d002      	beq.n	8000c4a <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000c44:	2301      	movs	r3, #1
 8000c46:	71fb      	strb	r3, [r7, #7]
 8000c48:	e001      	b.n	8000c4e <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000c4a:	f7ff fddf 	bl	800080c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000c4e:	79fb      	ldrb	r3, [r7, #7]

}
 8000c50:	4618      	mov	r0, r3
 8000c52:	3708      	adds	r7, #8
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bd80      	pop	{r7, pc}

08000c58 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b084      	sub	sp, #16
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000c60:	2300      	movs	r3, #0
 8000c62:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000c64:	4b16      	ldr	r3, [pc, #88]	@ (8000cc0 <HAL_InitTick+0x68>)
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d022      	beq.n	8000cb2 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000c6c:	4b15      	ldr	r3, [pc, #84]	@ (8000cc4 <HAL_InitTick+0x6c>)
 8000c6e:	681a      	ldr	r2, [r3, #0]
 8000c70:	4b13      	ldr	r3, [pc, #76]	@ (8000cc0 <HAL_InitTick+0x68>)
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000c78:	fbb1 f3f3 	udiv	r3, r1, r3
 8000c7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c80:	4618      	mov	r0, r3
 8000c82:	f000 f944 	bl	8000f0e <HAL_SYSTICK_Config>
 8000c86:	4603      	mov	r3, r0
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d10f      	bne.n	8000cac <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	2b0f      	cmp	r3, #15
 8000c90:	d809      	bhi.n	8000ca6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c92:	2200      	movs	r2, #0
 8000c94:	6879      	ldr	r1, [r7, #4]
 8000c96:	f04f 30ff 	mov.w	r0, #4294967295
 8000c9a:	f000 f910 	bl	8000ebe <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000c9e:	4a0a      	ldr	r2, [pc, #40]	@ (8000cc8 <HAL_InitTick+0x70>)
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	6013      	str	r3, [r2, #0]
 8000ca4:	e007      	b.n	8000cb6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000ca6:	2301      	movs	r3, #1
 8000ca8:	73fb      	strb	r3, [r7, #15]
 8000caa:	e004      	b.n	8000cb6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000cac:	2301      	movs	r3, #1
 8000cae:	73fb      	strb	r3, [r7, #15]
 8000cb0:	e001      	b.n	8000cb6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000cb2:	2301      	movs	r3, #1
 8000cb4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000cb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8000cb8:	4618      	mov	r0, r3
 8000cba:	3710      	adds	r7, #16
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bd80      	pop	{r7, pc}
 8000cc0:	2000001c 	.word	0x2000001c
 8000cc4:	20000000 	.word	0x20000000
 8000cc8:	20000018 	.word	0x20000018

08000ccc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000cd0:	4b05      	ldr	r3, [pc, #20]	@ (8000ce8 <HAL_IncTick+0x1c>)
 8000cd2:	681a      	ldr	r2, [r3, #0]
 8000cd4:	4b05      	ldr	r3, [pc, #20]	@ (8000cec <HAL_IncTick+0x20>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	4413      	add	r3, r2
 8000cda:	4a03      	ldr	r2, [pc, #12]	@ (8000ce8 <HAL_IncTick+0x1c>)
 8000cdc:	6013      	str	r3, [r2, #0]
}
 8000cde:	bf00      	nop
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce6:	4770      	bx	lr
 8000ce8:	200000fc 	.word	0x200000fc
 8000cec:	2000001c 	.word	0x2000001c

08000cf0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	af00      	add	r7, sp, #0
  return uwTick;
 8000cf4:	4b03      	ldr	r3, [pc, #12]	@ (8000d04 <HAL_GetTick+0x14>)
 8000cf6:	681b      	ldr	r3, [r3, #0]
}
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d00:	4770      	bx	lr
 8000d02:	bf00      	nop
 8000d04:	200000fc 	.word	0x200000fc

08000d08 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	b085      	sub	sp, #20
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	f003 0307 	and.w	r3, r3, #7
 8000d16:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d18:	4b0c      	ldr	r3, [pc, #48]	@ (8000d4c <__NVIC_SetPriorityGrouping+0x44>)
 8000d1a:	68db      	ldr	r3, [r3, #12]
 8000d1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d1e:	68ba      	ldr	r2, [r7, #8]
 8000d20:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000d24:	4013      	ands	r3, r2
 8000d26:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d28:	68fb      	ldr	r3, [r7, #12]
 8000d2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d2c:	68bb      	ldr	r3, [r7, #8]
 8000d2e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d30:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000d34:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d38:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d3a:	4a04      	ldr	r2, [pc, #16]	@ (8000d4c <__NVIC_SetPriorityGrouping+0x44>)
 8000d3c:	68bb      	ldr	r3, [r7, #8]
 8000d3e:	60d3      	str	r3, [r2, #12]
}
 8000d40:	bf00      	nop
 8000d42:	3714      	adds	r7, #20
 8000d44:	46bd      	mov	sp, r7
 8000d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4a:	4770      	bx	lr
 8000d4c:	e000ed00 	.word	0xe000ed00

08000d50 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d50:	b480      	push	{r7}
 8000d52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d54:	4b04      	ldr	r3, [pc, #16]	@ (8000d68 <__NVIC_GetPriorityGrouping+0x18>)
 8000d56:	68db      	ldr	r3, [r3, #12]
 8000d58:	0a1b      	lsrs	r3, r3, #8
 8000d5a:	f003 0307 	and.w	r3, r3, #7
}
 8000d5e:	4618      	mov	r0, r3
 8000d60:	46bd      	mov	sp, r7
 8000d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d66:	4770      	bx	lr
 8000d68:	e000ed00 	.word	0xe000ed00

08000d6c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	b083      	sub	sp, #12
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	4603      	mov	r3, r0
 8000d74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	db0b      	blt.n	8000d96 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d7e:	79fb      	ldrb	r3, [r7, #7]
 8000d80:	f003 021f 	and.w	r2, r3, #31
 8000d84:	4907      	ldr	r1, [pc, #28]	@ (8000da4 <__NVIC_EnableIRQ+0x38>)
 8000d86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d8a:	095b      	lsrs	r3, r3, #5
 8000d8c:	2001      	movs	r0, #1
 8000d8e:	fa00 f202 	lsl.w	r2, r0, r2
 8000d92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000d96:	bf00      	nop
 8000d98:	370c      	adds	r7, #12
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da0:	4770      	bx	lr
 8000da2:	bf00      	nop
 8000da4:	e000e100 	.word	0xe000e100

08000da8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000da8:	b480      	push	{r7}
 8000daa:	b083      	sub	sp, #12
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	4603      	mov	r3, r0
 8000db0:	6039      	str	r1, [r7, #0]
 8000db2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000db4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	db0a      	blt.n	8000dd2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dbc:	683b      	ldr	r3, [r7, #0]
 8000dbe:	b2da      	uxtb	r2, r3
 8000dc0:	490c      	ldr	r1, [pc, #48]	@ (8000df4 <__NVIC_SetPriority+0x4c>)
 8000dc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dc6:	0112      	lsls	r2, r2, #4
 8000dc8:	b2d2      	uxtb	r2, r2
 8000dca:	440b      	add	r3, r1
 8000dcc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000dd0:	e00a      	b.n	8000de8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dd2:	683b      	ldr	r3, [r7, #0]
 8000dd4:	b2da      	uxtb	r2, r3
 8000dd6:	4908      	ldr	r1, [pc, #32]	@ (8000df8 <__NVIC_SetPriority+0x50>)
 8000dd8:	79fb      	ldrb	r3, [r7, #7]
 8000dda:	f003 030f 	and.w	r3, r3, #15
 8000dde:	3b04      	subs	r3, #4
 8000de0:	0112      	lsls	r2, r2, #4
 8000de2:	b2d2      	uxtb	r2, r2
 8000de4:	440b      	add	r3, r1
 8000de6:	761a      	strb	r2, [r3, #24]
}
 8000de8:	bf00      	nop
 8000dea:	370c      	adds	r7, #12
 8000dec:	46bd      	mov	sp, r7
 8000dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df2:	4770      	bx	lr
 8000df4:	e000e100 	.word	0xe000e100
 8000df8:	e000ed00 	.word	0xe000ed00

08000dfc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	b089      	sub	sp, #36	@ 0x24
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	60f8      	str	r0, [r7, #12]
 8000e04:	60b9      	str	r1, [r7, #8]
 8000e06:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e08:	68fb      	ldr	r3, [r7, #12]
 8000e0a:	f003 0307 	and.w	r3, r3, #7
 8000e0e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e10:	69fb      	ldr	r3, [r7, #28]
 8000e12:	f1c3 0307 	rsb	r3, r3, #7
 8000e16:	2b04      	cmp	r3, #4
 8000e18:	bf28      	it	cs
 8000e1a:	2304      	movcs	r3, #4
 8000e1c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e1e:	69fb      	ldr	r3, [r7, #28]
 8000e20:	3304      	adds	r3, #4
 8000e22:	2b06      	cmp	r3, #6
 8000e24:	d902      	bls.n	8000e2c <NVIC_EncodePriority+0x30>
 8000e26:	69fb      	ldr	r3, [r7, #28]
 8000e28:	3b03      	subs	r3, #3
 8000e2a:	e000      	b.n	8000e2e <NVIC_EncodePriority+0x32>
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e30:	f04f 32ff 	mov.w	r2, #4294967295
 8000e34:	69bb      	ldr	r3, [r7, #24]
 8000e36:	fa02 f303 	lsl.w	r3, r2, r3
 8000e3a:	43da      	mvns	r2, r3
 8000e3c:	68bb      	ldr	r3, [r7, #8]
 8000e3e:	401a      	ands	r2, r3
 8000e40:	697b      	ldr	r3, [r7, #20]
 8000e42:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e44:	f04f 31ff 	mov.w	r1, #4294967295
 8000e48:	697b      	ldr	r3, [r7, #20]
 8000e4a:	fa01 f303 	lsl.w	r3, r1, r3
 8000e4e:	43d9      	mvns	r1, r3
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e54:	4313      	orrs	r3, r2
         );
}
 8000e56:	4618      	mov	r0, r3
 8000e58:	3724      	adds	r7, #36	@ 0x24
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e60:	4770      	bx	lr
	...

08000e64 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b082      	sub	sp, #8
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	3b01      	subs	r3, #1
 8000e70:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000e74:	d301      	bcc.n	8000e7a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e76:	2301      	movs	r3, #1
 8000e78:	e00f      	b.n	8000e9a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e7a:	4a0a      	ldr	r2, [pc, #40]	@ (8000ea4 <SysTick_Config+0x40>)
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	3b01      	subs	r3, #1
 8000e80:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e82:	210f      	movs	r1, #15
 8000e84:	f04f 30ff 	mov.w	r0, #4294967295
 8000e88:	f7ff ff8e 	bl	8000da8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e8c:	4b05      	ldr	r3, [pc, #20]	@ (8000ea4 <SysTick_Config+0x40>)
 8000e8e:	2200      	movs	r2, #0
 8000e90:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e92:	4b04      	ldr	r3, [pc, #16]	@ (8000ea4 <SysTick_Config+0x40>)
 8000e94:	2207      	movs	r2, #7
 8000e96:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e98:	2300      	movs	r3, #0
}
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	3708      	adds	r7, #8
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bd80      	pop	{r7, pc}
 8000ea2:	bf00      	nop
 8000ea4:	e000e010 	.word	0xe000e010

08000ea8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b082      	sub	sp, #8
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000eb0:	6878      	ldr	r0, [r7, #4]
 8000eb2:	f7ff ff29 	bl	8000d08 <__NVIC_SetPriorityGrouping>
}
 8000eb6:	bf00      	nop
 8000eb8:	3708      	adds	r7, #8
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bd80      	pop	{r7, pc}

08000ebe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ebe:	b580      	push	{r7, lr}
 8000ec0:	b086      	sub	sp, #24
 8000ec2:	af00      	add	r7, sp, #0
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	60b9      	str	r1, [r7, #8]
 8000ec8:	607a      	str	r2, [r7, #4]
 8000eca:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000ecc:	f7ff ff40 	bl	8000d50 <__NVIC_GetPriorityGrouping>
 8000ed0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ed2:	687a      	ldr	r2, [r7, #4]
 8000ed4:	68b9      	ldr	r1, [r7, #8]
 8000ed6:	6978      	ldr	r0, [r7, #20]
 8000ed8:	f7ff ff90 	bl	8000dfc <NVIC_EncodePriority>
 8000edc:	4602      	mov	r2, r0
 8000ede:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ee2:	4611      	mov	r1, r2
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	f7ff ff5f 	bl	8000da8 <__NVIC_SetPriority>
}
 8000eea:	bf00      	nop
 8000eec:	3718      	adds	r7, #24
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd80      	pop	{r7, pc}

08000ef2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ef2:	b580      	push	{r7, lr}
 8000ef4:	b082      	sub	sp, #8
 8000ef6:	af00      	add	r7, sp, #0
 8000ef8:	4603      	mov	r3, r0
 8000efa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000efc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f00:	4618      	mov	r0, r3
 8000f02:	f7ff ff33 	bl	8000d6c <__NVIC_EnableIRQ>
}
 8000f06:	bf00      	nop
 8000f08:	3708      	adds	r7, #8
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd80      	pop	{r7, pc}

08000f0e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f0e:	b580      	push	{r7, lr}
 8000f10:	b082      	sub	sp, #8
 8000f12:	af00      	add	r7, sp, #0
 8000f14:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f16:	6878      	ldr	r0, [r7, #4]
 8000f18:	f7ff ffa4 	bl	8000e64 <SysTick_Config>
 8000f1c:	4603      	mov	r3, r0
}
 8000f1e:	4618      	mov	r0, r3
 8000f20:	3708      	adds	r7, #8
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}

08000f26 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8000f26:	b480      	push	{r7}
 8000f28:	b087      	sub	sp, #28
 8000f2a:	af00      	add	r7, sp, #0
 8000f2c:	60f8      	str	r0, [r7, #12]
 8000f2e:	460b      	mov	r3, r1
 8000f30:	607a      	str	r2, [r7, #4]
 8000f32:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8000f34:	2300      	movs	r3, #0
 8000f36:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_EXTI_CB(CallbackID));

  switch (CallbackID)
 8000f38:	7afb      	ldrb	r3, [r7, #11]
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d103      	bne.n	8000f46 <HAL_EXTI_RegisterCallback+0x20>
  {
    /* set common callback */
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8000f3e:	68fb      	ldr	r3, [r7, #12]
 8000f40:	687a      	ldr	r2, [r7, #4]
 8000f42:	605a      	str	r2, [r3, #4]
      break;
 8000f44:	e005      	b.n	8000f52 <HAL_EXTI_RegisterCallback+0x2c>

    default:
      hexti->PendingCallback = NULL;
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	2200      	movs	r2, #0
 8000f4a:	605a      	str	r2, [r3, #4]
      status = HAL_ERROR;
 8000f4c:	2301      	movs	r3, #1
 8000f4e:	75fb      	strb	r3, [r7, #23]
      break;
 8000f50:	bf00      	nop
  }

  return status;
 8000f52:	7dfb      	ldrb	r3, [r7, #23]
}
 8000f54:	4618      	mov	r0, r3
 8000f56:	371c      	adds	r7, #28
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5e:	4770      	bx	lr

08000f60 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8000f60:	b480      	push	{r7}
 8000f62:	b083      	sub	sp, #12
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
 8000f68:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d101      	bne.n	8000f74 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8000f70:	2301      	movs	r3, #1
 8000f72:	e003      	b.n	8000f7c <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	683a      	ldr	r2, [r7, #0]
 8000f78:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8000f7a:	2300      	movs	r3, #0
  }
}
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	370c      	adds	r7, #12
 8000f80:	46bd      	mov	sp, r7
 8000f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f86:	4770      	bx	lr

08000f88 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b086      	sub	sp, #24
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	0c1b      	lsrs	r3, r3, #16
 8000f96:	f003 0301 	and.w	r3, r3, #1
 8000f9a:	617b      	str	r3, [r7, #20]
  /* compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	f003 031f 	and.w	r3, r3, #31
 8000fa4:	2201      	movs	r2, #1
 8000fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8000faa:	613b      	str	r3, [r7, #16]

  /* Get pending bit  */
  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));
 8000fac:	697b      	ldr	r3, [r7, #20]
 8000fae:	015a      	lsls	r2, r3, #5
 8000fb0:	4b0c      	ldr	r3, [pc, #48]	@ (8000fe4 <HAL_EXTI_IRQHandler+0x5c>)
 8000fb2:	4413      	add	r3, r2
 8000fb4:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8000fb6:	68fb      	ldr	r3, [r7, #12]
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	693a      	ldr	r2, [r7, #16]
 8000fbc:	4013      	ands	r3, r2
 8000fbe:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 8000fc0:	68bb      	ldr	r3, [r7, #8]
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d009      	beq.n	8000fda <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8000fc6:	68fb      	ldr	r3, [r7, #12]
 8000fc8:	693a      	ldr	r2, [r7, #16]
 8000fca:	601a      	str	r2, [r3, #0]

    /* Call pending callback */
    if (hexti->PendingCallback != NULL)
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	685b      	ldr	r3, [r3, #4]
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d002      	beq.n	8000fda <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	685b      	ldr	r3, [r3, #4]
 8000fd8:	4798      	blx	r3
    }
  }
}
 8000fda:	bf00      	nop
 8000fdc:	3718      	adds	r7, #24
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}
 8000fe2:	bf00      	nop
 8000fe4:	40010414 	.word	0x40010414

08000fe8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	b087      	sub	sp, #28
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
 8000ff0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000ff6:	e15a      	b.n	80012ae <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000ff8:	683b      	ldr	r3, [r7, #0]
 8000ffa:	681a      	ldr	r2, [r3, #0]
 8000ffc:	2101      	movs	r1, #1
 8000ffe:	697b      	ldr	r3, [r7, #20]
 8001000:	fa01 f303 	lsl.w	r3, r1, r3
 8001004:	4013      	ands	r3, r2
 8001006:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	2b00      	cmp	r3, #0
 800100c:	f000 814c 	beq.w	80012a8 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001010:	683b      	ldr	r3, [r7, #0]
 8001012:	685b      	ldr	r3, [r3, #4]
 8001014:	f003 0303 	and.w	r3, r3, #3
 8001018:	2b01      	cmp	r3, #1
 800101a:	d005      	beq.n	8001028 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	685b      	ldr	r3, [r3, #4]
 8001020:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001024:	2b02      	cmp	r3, #2
 8001026:	d130      	bne.n	800108a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	689b      	ldr	r3, [r3, #8]
 800102c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800102e:	697b      	ldr	r3, [r7, #20]
 8001030:	005b      	lsls	r3, r3, #1
 8001032:	2203      	movs	r2, #3
 8001034:	fa02 f303 	lsl.w	r3, r2, r3
 8001038:	43db      	mvns	r3, r3
 800103a:	693a      	ldr	r2, [r7, #16]
 800103c:	4013      	ands	r3, r2
 800103e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001040:	683b      	ldr	r3, [r7, #0]
 8001042:	68da      	ldr	r2, [r3, #12]
 8001044:	697b      	ldr	r3, [r7, #20]
 8001046:	005b      	lsls	r3, r3, #1
 8001048:	fa02 f303 	lsl.w	r3, r2, r3
 800104c:	693a      	ldr	r2, [r7, #16]
 800104e:	4313      	orrs	r3, r2
 8001050:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	693a      	ldr	r2, [r7, #16]
 8001056:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	685b      	ldr	r3, [r3, #4]
 800105c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800105e:	2201      	movs	r2, #1
 8001060:	697b      	ldr	r3, [r7, #20]
 8001062:	fa02 f303 	lsl.w	r3, r2, r3
 8001066:	43db      	mvns	r3, r3
 8001068:	693a      	ldr	r2, [r7, #16]
 800106a:	4013      	ands	r3, r2
 800106c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800106e:	683b      	ldr	r3, [r7, #0]
 8001070:	685b      	ldr	r3, [r3, #4]
 8001072:	091b      	lsrs	r3, r3, #4
 8001074:	f003 0201 	and.w	r2, r3, #1
 8001078:	697b      	ldr	r3, [r7, #20]
 800107a:	fa02 f303 	lsl.w	r3, r2, r3
 800107e:	693a      	ldr	r2, [r7, #16]
 8001080:	4313      	orrs	r3, r2
 8001082:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	693a      	ldr	r2, [r7, #16]
 8001088:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	685b      	ldr	r3, [r3, #4]
 800108e:	f003 0303 	and.w	r3, r3, #3
 8001092:	2b03      	cmp	r3, #3
 8001094:	d017      	beq.n	80010c6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	68db      	ldr	r3, [r3, #12]
 800109a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800109c:	697b      	ldr	r3, [r7, #20]
 800109e:	005b      	lsls	r3, r3, #1
 80010a0:	2203      	movs	r2, #3
 80010a2:	fa02 f303 	lsl.w	r3, r2, r3
 80010a6:	43db      	mvns	r3, r3
 80010a8:	693a      	ldr	r2, [r7, #16]
 80010aa:	4013      	ands	r3, r2
 80010ac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80010ae:	683b      	ldr	r3, [r7, #0]
 80010b0:	689a      	ldr	r2, [r3, #8]
 80010b2:	697b      	ldr	r3, [r7, #20]
 80010b4:	005b      	lsls	r3, r3, #1
 80010b6:	fa02 f303 	lsl.w	r3, r2, r3
 80010ba:	693a      	ldr	r2, [r7, #16]
 80010bc:	4313      	orrs	r3, r2
 80010be:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	693a      	ldr	r2, [r7, #16]
 80010c4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80010c6:	683b      	ldr	r3, [r7, #0]
 80010c8:	685b      	ldr	r3, [r3, #4]
 80010ca:	f003 0303 	and.w	r3, r3, #3
 80010ce:	2b02      	cmp	r3, #2
 80010d0:	d123      	bne.n	800111a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80010d2:	697b      	ldr	r3, [r7, #20]
 80010d4:	08da      	lsrs	r2, r3, #3
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	3208      	adds	r2, #8
 80010da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80010de:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80010e0:	697b      	ldr	r3, [r7, #20]
 80010e2:	f003 0307 	and.w	r3, r3, #7
 80010e6:	009b      	lsls	r3, r3, #2
 80010e8:	220f      	movs	r2, #15
 80010ea:	fa02 f303 	lsl.w	r3, r2, r3
 80010ee:	43db      	mvns	r3, r3
 80010f0:	693a      	ldr	r2, [r7, #16]
 80010f2:	4013      	ands	r3, r2
 80010f4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80010f6:	683b      	ldr	r3, [r7, #0]
 80010f8:	691a      	ldr	r2, [r3, #16]
 80010fa:	697b      	ldr	r3, [r7, #20]
 80010fc:	f003 0307 	and.w	r3, r3, #7
 8001100:	009b      	lsls	r3, r3, #2
 8001102:	fa02 f303 	lsl.w	r3, r2, r3
 8001106:	693a      	ldr	r2, [r7, #16]
 8001108:	4313      	orrs	r3, r2
 800110a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800110c:	697b      	ldr	r3, [r7, #20]
 800110e:	08da      	lsrs	r2, r3, #3
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	3208      	adds	r2, #8
 8001114:	6939      	ldr	r1, [r7, #16]
 8001116:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001120:	697b      	ldr	r3, [r7, #20]
 8001122:	005b      	lsls	r3, r3, #1
 8001124:	2203      	movs	r2, #3
 8001126:	fa02 f303 	lsl.w	r3, r2, r3
 800112a:	43db      	mvns	r3, r3
 800112c:	693a      	ldr	r2, [r7, #16]
 800112e:	4013      	ands	r3, r2
 8001130:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001132:	683b      	ldr	r3, [r7, #0]
 8001134:	685b      	ldr	r3, [r3, #4]
 8001136:	f003 0203 	and.w	r2, r3, #3
 800113a:	697b      	ldr	r3, [r7, #20]
 800113c:	005b      	lsls	r3, r3, #1
 800113e:	fa02 f303 	lsl.w	r3, r2, r3
 8001142:	693a      	ldr	r2, [r7, #16]
 8001144:	4313      	orrs	r3, r2
 8001146:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	693a      	ldr	r2, [r7, #16]
 800114c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800114e:	683b      	ldr	r3, [r7, #0]
 8001150:	685b      	ldr	r3, [r3, #4]
 8001152:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001156:	2b00      	cmp	r3, #0
 8001158:	f000 80a6 	beq.w	80012a8 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800115c:	4b5b      	ldr	r3, [pc, #364]	@ (80012cc <HAL_GPIO_Init+0x2e4>)
 800115e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001160:	4a5a      	ldr	r2, [pc, #360]	@ (80012cc <HAL_GPIO_Init+0x2e4>)
 8001162:	f043 0301 	orr.w	r3, r3, #1
 8001166:	6613      	str	r3, [r2, #96]	@ 0x60
 8001168:	4b58      	ldr	r3, [pc, #352]	@ (80012cc <HAL_GPIO_Init+0x2e4>)
 800116a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800116c:	f003 0301 	and.w	r3, r3, #1
 8001170:	60bb      	str	r3, [r7, #8]
 8001172:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001174:	4a56      	ldr	r2, [pc, #344]	@ (80012d0 <HAL_GPIO_Init+0x2e8>)
 8001176:	697b      	ldr	r3, [r7, #20]
 8001178:	089b      	lsrs	r3, r3, #2
 800117a:	3302      	adds	r3, #2
 800117c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001180:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001182:	697b      	ldr	r3, [r7, #20]
 8001184:	f003 0303 	and.w	r3, r3, #3
 8001188:	009b      	lsls	r3, r3, #2
 800118a:	220f      	movs	r2, #15
 800118c:	fa02 f303 	lsl.w	r3, r2, r3
 8001190:	43db      	mvns	r3, r3
 8001192:	693a      	ldr	r2, [r7, #16]
 8001194:	4013      	ands	r3, r2
 8001196:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800119e:	d01f      	beq.n	80011e0 <HAL_GPIO_Init+0x1f8>
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	4a4c      	ldr	r2, [pc, #304]	@ (80012d4 <HAL_GPIO_Init+0x2ec>)
 80011a4:	4293      	cmp	r3, r2
 80011a6:	d019      	beq.n	80011dc <HAL_GPIO_Init+0x1f4>
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	4a4b      	ldr	r2, [pc, #300]	@ (80012d8 <HAL_GPIO_Init+0x2f0>)
 80011ac:	4293      	cmp	r3, r2
 80011ae:	d013      	beq.n	80011d8 <HAL_GPIO_Init+0x1f0>
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	4a4a      	ldr	r2, [pc, #296]	@ (80012dc <HAL_GPIO_Init+0x2f4>)
 80011b4:	4293      	cmp	r3, r2
 80011b6:	d00d      	beq.n	80011d4 <HAL_GPIO_Init+0x1ec>
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	4a49      	ldr	r2, [pc, #292]	@ (80012e0 <HAL_GPIO_Init+0x2f8>)
 80011bc:	4293      	cmp	r3, r2
 80011be:	d007      	beq.n	80011d0 <HAL_GPIO_Init+0x1e8>
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	4a48      	ldr	r2, [pc, #288]	@ (80012e4 <HAL_GPIO_Init+0x2fc>)
 80011c4:	4293      	cmp	r3, r2
 80011c6:	d101      	bne.n	80011cc <HAL_GPIO_Init+0x1e4>
 80011c8:	2305      	movs	r3, #5
 80011ca:	e00a      	b.n	80011e2 <HAL_GPIO_Init+0x1fa>
 80011cc:	2306      	movs	r3, #6
 80011ce:	e008      	b.n	80011e2 <HAL_GPIO_Init+0x1fa>
 80011d0:	2304      	movs	r3, #4
 80011d2:	e006      	b.n	80011e2 <HAL_GPIO_Init+0x1fa>
 80011d4:	2303      	movs	r3, #3
 80011d6:	e004      	b.n	80011e2 <HAL_GPIO_Init+0x1fa>
 80011d8:	2302      	movs	r3, #2
 80011da:	e002      	b.n	80011e2 <HAL_GPIO_Init+0x1fa>
 80011dc:	2301      	movs	r3, #1
 80011de:	e000      	b.n	80011e2 <HAL_GPIO_Init+0x1fa>
 80011e0:	2300      	movs	r3, #0
 80011e2:	697a      	ldr	r2, [r7, #20]
 80011e4:	f002 0203 	and.w	r2, r2, #3
 80011e8:	0092      	lsls	r2, r2, #2
 80011ea:	4093      	lsls	r3, r2
 80011ec:	693a      	ldr	r2, [r7, #16]
 80011ee:	4313      	orrs	r3, r2
 80011f0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80011f2:	4937      	ldr	r1, [pc, #220]	@ (80012d0 <HAL_GPIO_Init+0x2e8>)
 80011f4:	697b      	ldr	r3, [r7, #20]
 80011f6:	089b      	lsrs	r3, r3, #2
 80011f8:	3302      	adds	r3, #2
 80011fa:	693a      	ldr	r2, [r7, #16]
 80011fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001200:	4b39      	ldr	r3, [pc, #228]	@ (80012e8 <HAL_GPIO_Init+0x300>)
 8001202:	689b      	ldr	r3, [r3, #8]
 8001204:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	43db      	mvns	r3, r3
 800120a:	693a      	ldr	r2, [r7, #16]
 800120c:	4013      	ands	r3, r2
 800120e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001210:	683b      	ldr	r3, [r7, #0]
 8001212:	685b      	ldr	r3, [r3, #4]
 8001214:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001218:	2b00      	cmp	r3, #0
 800121a:	d003      	beq.n	8001224 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800121c:	693a      	ldr	r2, [r7, #16]
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	4313      	orrs	r3, r2
 8001222:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001224:	4a30      	ldr	r2, [pc, #192]	@ (80012e8 <HAL_GPIO_Init+0x300>)
 8001226:	693b      	ldr	r3, [r7, #16]
 8001228:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800122a:	4b2f      	ldr	r3, [pc, #188]	@ (80012e8 <HAL_GPIO_Init+0x300>)
 800122c:	68db      	ldr	r3, [r3, #12]
 800122e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	43db      	mvns	r3, r3
 8001234:	693a      	ldr	r2, [r7, #16]
 8001236:	4013      	ands	r3, r2
 8001238:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800123a:	683b      	ldr	r3, [r7, #0]
 800123c:	685b      	ldr	r3, [r3, #4]
 800123e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001242:	2b00      	cmp	r3, #0
 8001244:	d003      	beq.n	800124e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001246:	693a      	ldr	r2, [r7, #16]
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	4313      	orrs	r3, r2
 800124c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800124e:	4a26      	ldr	r2, [pc, #152]	@ (80012e8 <HAL_GPIO_Init+0x300>)
 8001250:	693b      	ldr	r3, [r7, #16]
 8001252:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001254:	4b24      	ldr	r3, [pc, #144]	@ (80012e8 <HAL_GPIO_Init+0x300>)
 8001256:	685b      	ldr	r3, [r3, #4]
 8001258:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	43db      	mvns	r3, r3
 800125e:	693a      	ldr	r2, [r7, #16]
 8001260:	4013      	ands	r3, r2
 8001262:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001264:	683b      	ldr	r3, [r7, #0]
 8001266:	685b      	ldr	r3, [r3, #4]
 8001268:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800126c:	2b00      	cmp	r3, #0
 800126e:	d003      	beq.n	8001278 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001270:	693a      	ldr	r2, [r7, #16]
 8001272:	68fb      	ldr	r3, [r7, #12]
 8001274:	4313      	orrs	r3, r2
 8001276:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001278:	4a1b      	ldr	r2, [pc, #108]	@ (80012e8 <HAL_GPIO_Init+0x300>)
 800127a:	693b      	ldr	r3, [r7, #16]
 800127c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800127e:	4b1a      	ldr	r3, [pc, #104]	@ (80012e8 <HAL_GPIO_Init+0x300>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	43db      	mvns	r3, r3
 8001288:	693a      	ldr	r2, [r7, #16]
 800128a:	4013      	ands	r3, r2
 800128c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800128e:	683b      	ldr	r3, [r7, #0]
 8001290:	685b      	ldr	r3, [r3, #4]
 8001292:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001296:	2b00      	cmp	r3, #0
 8001298:	d003      	beq.n	80012a2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800129a:	693a      	ldr	r2, [r7, #16]
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	4313      	orrs	r3, r2
 80012a0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80012a2:	4a11      	ldr	r2, [pc, #68]	@ (80012e8 <HAL_GPIO_Init+0x300>)
 80012a4:	693b      	ldr	r3, [r7, #16]
 80012a6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80012a8:	697b      	ldr	r3, [r7, #20]
 80012aa:	3301      	adds	r3, #1
 80012ac:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80012ae:	683b      	ldr	r3, [r7, #0]
 80012b0:	681a      	ldr	r2, [r3, #0]
 80012b2:	697b      	ldr	r3, [r7, #20]
 80012b4:	fa22 f303 	lsr.w	r3, r2, r3
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	f47f ae9d 	bne.w	8000ff8 <HAL_GPIO_Init+0x10>
  }
}
 80012be:	bf00      	nop
 80012c0:	bf00      	nop
 80012c2:	371c      	adds	r7, #28
 80012c4:	46bd      	mov	sp, r7
 80012c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ca:	4770      	bx	lr
 80012cc:	40021000 	.word	0x40021000
 80012d0:	40010000 	.word	0x40010000
 80012d4:	48000400 	.word	0x48000400
 80012d8:	48000800 	.word	0x48000800
 80012dc:	48000c00 	.word	0x48000c00
 80012e0:	48001000 	.word	0x48001000
 80012e4:	48001400 	.word	0x48001400
 80012e8:	40010400 	.word	0x40010400

080012ec <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80012ec:	b480      	push	{r7}
 80012ee:	b085      	sub	sp, #20
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
 80012f4:	460b      	mov	r3, r1
 80012f6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	691a      	ldr	r2, [r3, #16]
 80012fc:	887b      	ldrh	r3, [r7, #2]
 80012fe:	4013      	ands	r3, r2
 8001300:	2b00      	cmp	r3, #0
 8001302:	d002      	beq.n	800130a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001304:	2301      	movs	r3, #1
 8001306:	73fb      	strb	r3, [r7, #15]
 8001308:	e001      	b.n	800130e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800130a:	2300      	movs	r3, #0
 800130c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800130e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001310:	4618      	mov	r0, r3
 8001312:	3714      	adds	r7, #20
 8001314:	46bd      	mov	sp, r7
 8001316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131a:	4770      	bx	lr

0800131c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800131c:	b480      	push	{r7}
 800131e:	b083      	sub	sp, #12
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
 8001324:	460b      	mov	r3, r1
 8001326:	807b      	strh	r3, [r7, #2]
 8001328:	4613      	mov	r3, r2
 800132a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800132c:	787b      	ldrb	r3, [r7, #1]
 800132e:	2b00      	cmp	r3, #0
 8001330:	d003      	beq.n	800133a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001332:	887a      	ldrh	r2, [r7, #2]
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001338:	e002      	b.n	8001340 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800133a:	887a      	ldrh	r2, [r7, #2]
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001340:	bf00      	nop
 8001342:	370c      	adds	r7, #12
 8001344:	46bd      	mov	sp, r7
 8001346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134a:	4770      	bx	lr

0800134c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800134c:	b480      	push	{r7}
 800134e:	b085      	sub	sp, #20
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	2b00      	cmp	r3, #0
 8001358:	d141      	bne.n	80013de <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800135a:	4b4b      	ldr	r3, [pc, #300]	@ (8001488 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001362:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001366:	d131      	bne.n	80013cc <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001368:	4b47      	ldr	r3, [pc, #284]	@ (8001488 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800136a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800136e:	4a46      	ldr	r2, [pc, #280]	@ (8001488 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001370:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001374:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001378:	4b43      	ldr	r3, [pc, #268]	@ (8001488 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001380:	4a41      	ldr	r2, [pc, #260]	@ (8001488 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001382:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001386:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001388:	4b40      	ldr	r3, [pc, #256]	@ (800148c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	2232      	movs	r2, #50	@ 0x32
 800138e:	fb02 f303 	mul.w	r3, r2, r3
 8001392:	4a3f      	ldr	r2, [pc, #252]	@ (8001490 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001394:	fba2 2303 	umull	r2, r3, r2, r3
 8001398:	0c9b      	lsrs	r3, r3, #18
 800139a:	3301      	adds	r3, #1
 800139c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800139e:	e002      	b.n	80013a6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	3b01      	subs	r3, #1
 80013a4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80013a6:	4b38      	ldr	r3, [pc, #224]	@ (8001488 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013a8:	695b      	ldr	r3, [r3, #20]
 80013aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80013ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80013b2:	d102      	bne.n	80013ba <HAL_PWREx_ControlVoltageScaling+0x6e>
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d1f2      	bne.n	80013a0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80013ba:	4b33      	ldr	r3, [pc, #204]	@ (8001488 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013bc:	695b      	ldr	r3, [r3, #20]
 80013be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80013c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80013c6:	d158      	bne.n	800147a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80013c8:	2303      	movs	r3, #3
 80013ca:	e057      	b.n	800147c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80013cc:	4b2e      	ldr	r3, [pc, #184]	@ (8001488 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80013d2:	4a2d      	ldr	r2, [pc, #180]	@ (8001488 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013d4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80013d8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80013dc:	e04d      	b.n	800147a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80013e4:	d141      	bne.n	800146a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80013e6:	4b28      	ldr	r3, [pc, #160]	@ (8001488 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80013ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80013f2:	d131      	bne.n	8001458 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80013f4:	4b24      	ldr	r3, [pc, #144]	@ (8001488 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80013fa:	4a23      	ldr	r2, [pc, #140]	@ (8001488 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001400:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001404:	4b20      	ldr	r3, [pc, #128]	@ (8001488 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800140c:	4a1e      	ldr	r2, [pc, #120]	@ (8001488 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800140e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001412:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001414:	4b1d      	ldr	r3, [pc, #116]	@ (800148c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	2232      	movs	r2, #50	@ 0x32
 800141a:	fb02 f303 	mul.w	r3, r2, r3
 800141e:	4a1c      	ldr	r2, [pc, #112]	@ (8001490 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001420:	fba2 2303 	umull	r2, r3, r2, r3
 8001424:	0c9b      	lsrs	r3, r3, #18
 8001426:	3301      	adds	r3, #1
 8001428:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800142a:	e002      	b.n	8001432 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	3b01      	subs	r3, #1
 8001430:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001432:	4b15      	ldr	r3, [pc, #84]	@ (8001488 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001434:	695b      	ldr	r3, [r3, #20]
 8001436:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800143a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800143e:	d102      	bne.n	8001446 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d1f2      	bne.n	800142c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001446:	4b10      	ldr	r3, [pc, #64]	@ (8001488 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001448:	695b      	ldr	r3, [r3, #20]
 800144a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800144e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001452:	d112      	bne.n	800147a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001454:	2303      	movs	r3, #3
 8001456:	e011      	b.n	800147c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001458:	4b0b      	ldr	r3, [pc, #44]	@ (8001488 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800145a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800145e:	4a0a      	ldr	r2, [pc, #40]	@ (8001488 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001460:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001464:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001468:	e007      	b.n	800147a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800146a:	4b07      	ldr	r3, [pc, #28]	@ (8001488 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001472:	4a05      	ldr	r2, [pc, #20]	@ (8001488 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001474:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001478:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800147a:	2300      	movs	r3, #0
}
 800147c:	4618      	mov	r0, r3
 800147e:	3714      	adds	r7, #20
 8001480:	46bd      	mov	sp, r7
 8001482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001486:	4770      	bx	lr
 8001488:	40007000 	.word	0x40007000
 800148c:	20000000 	.word	0x20000000
 8001490:	431bde83 	.word	0x431bde83

08001494 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8001494:	b480      	push	{r7}
 8001496:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8001498:	4b05      	ldr	r3, [pc, #20]	@ (80014b0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800149a:	689b      	ldr	r3, [r3, #8]
 800149c:	4a04      	ldr	r2, [pc, #16]	@ (80014b0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800149e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80014a2:	6093      	str	r3, [r2, #8]
}
 80014a4:	bf00      	nop
 80014a6:	46bd      	mov	sp, r7
 80014a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ac:	4770      	bx	lr
 80014ae:	bf00      	nop
 80014b0:	40007000 	.word	0x40007000

080014b4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b088      	sub	sp, #32
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d101      	bne.n	80014c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80014c2:	2301      	movs	r3, #1
 80014c4:	e2fe      	b.n	8001ac4 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f003 0301 	and.w	r3, r3, #1
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d075      	beq.n	80015be <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80014d2:	4b97      	ldr	r3, [pc, #604]	@ (8001730 <HAL_RCC_OscConfig+0x27c>)
 80014d4:	689b      	ldr	r3, [r3, #8]
 80014d6:	f003 030c 	and.w	r3, r3, #12
 80014da:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80014dc:	4b94      	ldr	r3, [pc, #592]	@ (8001730 <HAL_RCC_OscConfig+0x27c>)
 80014de:	68db      	ldr	r3, [r3, #12]
 80014e0:	f003 0303 	and.w	r3, r3, #3
 80014e4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80014e6:	69bb      	ldr	r3, [r7, #24]
 80014e8:	2b0c      	cmp	r3, #12
 80014ea:	d102      	bne.n	80014f2 <HAL_RCC_OscConfig+0x3e>
 80014ec:	697b      	ldr	r3, [r7, #20]
 80014ee:	2b03      	cmp	r3, #3
 80014f0:	d002      	beq.n	80014f8 <HAL_RCC_OscConfig+0x44>
 80014f2:	69bb      	ldr	r3, [r7, #24]
 80014f4:	2b08      	cmp	r3, #8
 80014f6:	d10b      	bne.n	8001510 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014f8:	4b8d      	ldr	r3, [pc, #564]	@ (8001730 <HAL_RCC_OscConfig+0x27c>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001500:	2b00      	cmp	r3, #0
 8001502:	d05b      	beq.n	80015bc <HAL_RCC_OscConfig+0x108>
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	685b      	ldr	r3, [r3, #4]
 8001508:	2b00      	cmp	r3, #0
 800150a:	d157      	bne.n	80015bc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800150c:	2301      	movs	r3, #1
 800150e:	e2d9      	b.n	8001ac4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	685b      	ldr	r3, [r3, #4]
 8001514:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001518:	d106      	bne.n	8001528 <HAL_RCC_OscConfig+0x74>
 800151a:	4b85      	ldr	r3, [pc, #532]	@ (8001730 <HAL_RCC_OscConfig+0x27c>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	4a84      	ldr	r2, [pc, #528]	@ (8001730 <HAL_RCC_OscConfig+0x27c>)
 8001520:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001524:	6013      	str	r3, [r2, #0]
 8001526:	e01d      	b.n	8001564 <HAL_RCC_OscConfig+0xb0>
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	685b      	ldr	r3, [r3, #4]
 800152c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001530:	d10c      	bne.n	800154c <HAL_RCC_OscConfig+0x98>
 8001532:	4b7f      	ldr	r3, [pc, #508]	@ (8001730 <HAL_RCC_OscConfig+0x27c>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	4a7e      	ldr	r2, [pc, #504]	@ (8001730 <HAL_RCC_OscConfig+0x27c>)
 8001538:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800153c:	6013      	str	r3, [r2, #0]
 800153e:	4b7c      	ldr	r3, [pc, #496]	@ (8001730 <HAL_RCC_OscConfig+0x27c>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	4a7b      	ldr	r2, [pc, #492]	@ (8001730 <HAL_RCC_OscConfig+0x27c>)
 8001544:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001548:	6013      	str	r3, [r2, #0]
 800154a:	e00b      	b.n	8001564 <HAL_RCC_OscConfig+0xb0>
 800154c:	4b78      	ldr	r3, [pc, #480]	@ (8001730 <HAL_RCC_OscConfig+0x27c>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	4a77      	ldr	r2, [pc, #476]	@ (8001730 <HAL_RCC_OscConfig+0x27c>)
 8001552:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001556:	6013      	str	r3, [r2, #0]
 8001558:	4b75      	ldr	r3, [pc, #468]	@ (8001730 <HAL_RCC_OscConfig+0x27c>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	4a74      	ldr	r2, [pc, #464]	@ (8001730 <HAL_RCC_OscConfig+0x27c>)
 800155e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001562:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	685b      	ldr	r3, [r3, #4]
 8001568:	2b00      	cmp	r3, #0
 800156a:	d013      	beq.n	8001594 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800156c:	f7ff fbc0 	bl	8000cf0 <HAL_GetTick>
 8001570:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001572:	e008      	b.n	8001586 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001574:	f7ff fbbc 	bl	8000cf0 <HAL_GetTick>
 8001578:	4602      	mov	r2, r0
 800157a:	693b      	ldr	r3, [r7, #16]
 800157c:	1ad3      	subs	r3, r2, r3
 800157e:	2b64      	cmp	r3, #100	@ 0x64
 8001580:	d901      	bls.n	8001586 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001582:	2303      	movs	r3, #3
 8001584:	e29e      	b.n	8001ac4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001586:	4b6a      	ldr	r3, [pc, #424]	@ (8001730 <HAL_RCC_OscConfig+0x27c>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800158e:	2b00      	cmp	r3, #0
 8001590:	d0f0      	beq.n	8001574 <HAL_RCC_OscConfig+0xc0>
 8001592:	e014      	b.n	80015be <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001594:	f7ff fbac 	bl	8000cf0 <HAL_GetTick>
 8001598:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800159a:	e008      	b.n	80015ae <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800159c:	f7ff fba8 	bl	8000cf0 <HAL_GetTick>
 80015a0:	4602      	mov	r2, r0
 80015a2:	693b      	ldr	r3, [r7, #16]
 80015a4:	1ad3      	subs	r3, r2, r3
 80015a6:	2b64      	cmp	r3, #100	@ 0x64
 80015a8:	d901      	bls.n	80015ae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80015aa:	2303      	movs	r3, #3
 80015ac:	e28a      	b.n	8001ac4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80015ae:	4b60      	ldr	r3, [pc, #384]	@ (8001730 <HAL_RCC_OscConfig+0x27c>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d1f0      	bne.n	800159c <HAL_RCC_OscConfig+0xe8>
 80015ba:	e000      	b.n	80015be <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f003 0302 	and.w	r3, r3, #2
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d075      	beq.n	80016b6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80015ca:	4b59      	ldr	r3, [pc, #356]	@ (8001730 <HAL_RCC_OscConfig+0x27c>)
 80015cc:	689b      	ldr	r3, [r3, #8]
 80015ce:	f003 030c 	and.w	r3, r3, #12
 80015d2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80015d4:	4b56      	ldr	r3, [pc, #344]	@ (8001730 <HAL_RCC_OscConfig+0x27c>)
 80015d6:	68db      	ldr	r3, [r3, #12]
 80015d8:	f003 0303 	and.w	r3, r3, #3
 80015dc:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80015de:	69bb      	ldr	r3, [r7, #24]
 80015e0:	2b0c      	cmp	r3, #12
 80015e2:	d102      	bne.n	80015ea <HAL_RCC_OscConfig+0x136>
 80015e4:	697b      	ldr	r3, [r7, #20]
 80015e6:	2b02      	cmp	r3, #2
 80015e8:	d002      	beq.n	80015f0 <HAL_RCC_OscConfig+0x13c>
 80015ea:	69bb      	ldr	r3, [r7, #24]
 80015ec:	2b04      	cmp	r3, #4
 80015ee:	d11f      	bne.n	8001630 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80015f0:	4b4f      	ldr	r3, [pc, #316]	@ (8001730 <HAL_RCC_OscConfig+0x27c>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d005      	beq.n	8001608 <HAL_RCC_OscConfig+0x154>
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	68db      	ldr	r3, [r3, #12]
 8001600:	2b00      	cmp	r3, #0
 8001602:	d101      	bne.n	8001608 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8001604:	2301      	movs	r3, #1
 8001606:	e25d      	b.n	8001ac4 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001608:	4b49      	ldr	r3, [pc, #292]	@ (8001730 <HAL_RCC_OscConfig+0x27c>)
 800160a:	685b      	ldr	r3, [r3, #4]
 800160c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	691b      	ldr	r3, [r3, #16]
 8001614:	061b      	lsls	r3, r3, #24
 8001616:	4946      	ldr	r1, [pc, #280]	@ (8001730 <HAL_RCC_OscConfig+0x27c>)
 8001618:	4313      	orrs	r3, r2
 800161a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800161c:	4b45      	ldr	r3, [pc, #276]	@ (8001734 <HAL_RCC_OscConfig+0x280>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	4618      	mov	r0, r3
 8001622:	f7ff fb19 	bl	8000c58 <HAL_InitTick>
 8001626:	4603      	mov	r3, r0
 8001628:	2b00      	cmp	r3, #0
 800162a:	d043      	beq.n	80016b4 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800162c:	2301      	movs	r3, #1
 800162e:	e249      	b.n	8001ac4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	68db      	ldr	r3, [r3, #12]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d023      	beq.n	8001680 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001638:	4b3d      	ldr	r3, [pc, #244]	@ (8001730 <HAL_RCC_OscConfig+0x27c>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	4a3c      	ldr	r2, [pc, #240]	@ (8001730 <HAL_RCC_OscConfig+0x27c>)
 800163e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001642:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001644:	f7ff fb54 	bl	8000cf0 <HAL_GetTick>
 8001648:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800164a:	e008      	b.n	800165e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800164c:	f7ff fb50 	bl	8000cf0 <HAL_GetTick>
 8001650:	4602      	mov	r2, r0
 8001652:	693b      	ldr	r3, [r7, #16]
 8001654:	1ad3      	subs	r3, r2, r3
 8001656:	2b02      	cmp	r3, #2
 8001658:	d901      	bls.n	800165e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800165a:	2303      	movs	r3, #3
 800165c:	e232      	b.n	8001ac4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800165e:	4b34      	ldr	r3, [pc, #208]	@ (8001730 <HAL_RCC_OscConfig+0x27c>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001666:	2b00      	cmp	r3, #0
 8001668:	d0f0      	beq.n	800164c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800166a:	4b31      	ldr	r3, [pc, #196]	@ (8001730 <HAL_RCC_OscConfig+0x27c>)
 800166c:	685b      	ldr	r3, [r3, #4]
 800166e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	691b      	ldr	r3, [r3, #16]
 8001676:	061b      	lsls	r3, r3, #24
 8001678:	492d      	ldr	r1, [pc, #180]	@ (8001730 <HAL_RCC_OscConfig+0x27c>)
 800167a:	4313      	orrs	r3, r2
 800167c:	604b      	str	r3, [r1, #4]
 800167e:	e01a      	b.n	80016b6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001680:	4b2b      	ldr	r3, [pc, #172]	@ (8001730 <HAL_RCC_OscConfig+0x27c>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	4a2a      	ldr	r2, [pc, #168]	@ (8001730 <HAL_RCC_OscConfig+0x27c>)
 8001686:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800168a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800168c:	f7ff fb30 	bl	8000cf0 <HAL_GetTick>
 8001690:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001692:	e008      	b.n	80016a6 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001694:	f7ff fb2c 	bl	8000cf0 <HAL_GetTick>
 8001698:	4602      	mov	r2, r0
 800169a:	693b      	ldr	r3, [r7, #16]
 800169c:	1ad3      	subs	r3, r2, r3
 800169e:	2b02      	cmp	r3, #2
 80016a0:	d901      	bls.n	80016a6 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80016a2:	2303      	movs	r3, #3
 80016a4:	e20e      	b.n	8001ac4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80016a6:	4b22      	ldr	r3, [pc, #136]	@ (8001730 <HAL_RCC_OscConfig+0x27c>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d1f0      	bne.n	8001694 <HAL_RCC_OscConfig+0x1e0>
 80016b2:	e000      	b.n	80016b6 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80016b4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f003 0308 	and.w	r3, r3, #8
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d041      	beq.n	8001746 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	695b      	ldr	r3, [r3, #20]
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d01c      	beq.n	8001704 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80016ca:	4b19      	ldr	r3, [pc, #100]	@ (8001730 <HAL_RCC_OscConfig+0x27c>)
 80016cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80016d0:	4a17      	ldr	r2, [pc, #92]	@ (8001730 <HAL_RCC_OscConfig+0x27c>)
 80016d2:	f043 0301 	orr.w	r3, r3, #1
 80016d6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016da:	f7ff fb09 	bl	8000cf0 <HAL_GetTick>
 80016de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80016e0:	e008      	b.n	80016f4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016e2:	f7ff fb05 	bl	8000cf0 <HAL_GetTick>
 80016e6:	4602      	mov	r2, r0
 80016e8:	693b      	ldr	r3, [r7, #16]
 80016ea:	1ad3      	subs	r3, r2, r3
 80016ec:	2b02      	cmp	r3, #2
 80016ee:	d901      	bls.n	80016f4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80016f0:	2303      	movs	r3, #3
 80016f2:	e1e7      	b.n	8001ac4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80016f4:	4b0e      	ldr	r3, [pc, #56]	@ (8001730 <HAL_RCC_OscConfig+0x27c>)
 80016f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80016fa:	f003 0302 	and.w	r3, r3, #2
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d0ef      	beq.n	80016e2 <HAL_RCC_OscConfig+0x22e>
 8001702:	e020      	b.n	8001746 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001704:	4b0a      	ldr	r3, [pc, #40]	@ (8001730 <HAL_RCC_OscConfig+0x27c>)
 8001706:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800170a:	4a09      	ldr	r2, [pc, #36]	@ (8001730 <HAL_RCC_OscConfig+0x27c>)
 800170c:	f023 0301 	bic.w	r3, r3, #1
 8001710:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001714:	f7ff faec 	bl	8000cf0 <HAL_GetTick>
 8001718:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800171a:	e00d      	b.n	8001738 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800171c:	f7ff fae8 	bl	8000cf0 <HAL_GetTick>
 8001720:	4602      	mov	r2, r0
 8001722:	693b      	ldr	r3, [r7, #16]
 8001724:	1ad3      	subs	r3, r2, r3
 8001726:	2b02      	cmp	r3, #2
 8001728:	d906      	bls.n	8001738 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800172a:	2303      	movs	r3, #3
 800172c:	e1ca      	b.n	8001ac4 <HAL_RCC_OscConfig+0x610>
 800172e:	bf00      	nop
 8001730:	40021000 	.word	0x40021000
 8001734:	20000018 	.word	0x20000018
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001738:	4b8c      	ldr	r3, [pc, #560]	@ (800196c <HAL_RCC_OscConfig+0x4b8>)
 800173a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800173e:	f003 0302 	and.w	r3, r3, #2
 8001742:	2b00      	cmp	r3, #0
 8001744:	d1ea      	bne.n	800171c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f003 0304 	and.w	r3, r3, #4
 800174e:	2b00      	cmp	r3, #0
 8001750:	f000 80a6 	beq.w	80018a0 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001754:	2300      	movs	r3, #0
 8001756:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001758:	4b84      	ldr	r3, [pc, #528]	@ (800196c <HAL_RCC_OscConfig+0x4b8>)
 800175a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800175c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001760:	2b00      	cmp	r3, #0
 8001762:	d101      	bne.n	8001768 <HAL_RCC_OscConfig+0x2b4>
 8001764:	2301      	movs	r3, #1
 8001766:	e000      	b.n	800176a <HAL_RCC_OscConfig+0x2b6>
 8001768:	2300      	movs	r3, #0
 800176a:	2b00      	cmp	r3, #0
 800176c:	d00d      	beq.n	800178a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800176e:	4b7f      	ldr	r3, [pc, #508]	@ (800196c <HAL_RCC_OscConfig+0x4b8>)
 8001770:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001772:	4a7e      	ldr	r2, [pc, #504]	@ (800196c <HAL_RCC_OscConfig+0x4b8>)
 8001774:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001778:	6593      	str	r3, [r2, #88]	@ 0x58
 800177a:	4b7c      	ldr	r3, [pc, #496]	@ (800196c <HAL_RCC_OscConfig+0x4b8>)
 800177c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800177e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001782:	60fb      	str	r3, [r7, #12]
 8001784:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001786:	2301      	movs	r3, #1
 8001788:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800178a:	4b79      	ldr	r3, [pc, #484]	@ (8001970 <HAL_RCC_OscConfig+0x4bc>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001792:	2b00      	cmp	r3, #0
 8001794:	d118      	bne.n	80017c8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001796:	4b76      	ldr	r3, [pc, #472]	@ (8001970 <HAL_RCC_OscConfig+0x4bc>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	4a75      	ldr	r2, [pc, #468]	@ (8001970 <HAL_RCC_OscConfig+0x4bc>)
 800179c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80017a2:	f7ff faa5 	bl	8000cf0 <HAL_GetTick>
 80017a6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80017a8:	e008      	b.n	80017bc <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80017aa:	f7ff faa1 	bl	8000cf0 <HAL_GetTick>
 80017ae:	4602      	mov	r2, r0
 80017b0:	693b      	ldr	r3, [r7, #16]
 80017b2:	1ad3      	subs	r3, r2, r3
 80017b4:	2b02      	cmp	r3, #2
 80017b6:	d901      	bls.n	80017bc <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80017b8:	2303      	movs	r3, #3
 80017ba:	e183      	b.n	8001ac4 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80017bc:	4b6c      	ldr	r3, [pc, #432]	@ (8001970 <HAL_RCC_OscConfig+0x4bc>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d0f0      	beq.n	80017aa <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	689b      	ldr	r3, [r3, #8]
 80017cc:	2b01      	cmp	r3, #1
 80017ce:	d108      	bne.n	80017e2 <HAL_RCC_OscConfig+0x32e>
 80017d0:	4b66      	ldr	r3, [pc, #408]	@ (800196c <HAL_RCC_OscConfig+0x4b8>)
 80017d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80017d6:	4a65      	ldr	r2, [pc, #404]	@ (800196c <HAL_RCC_OscConfig+0x4b8>)
 80017d8:	f043 0301 	orr.w	r3, r3, #1
 80017dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80017e0:	e024      	b.n	800182c <HAL_RCC_OscConfig+0x378>
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	689b      	ldr	r3, [r3, #8]
 80017e6:	2b05      	cmp	r3, #5
 80017e8:	d110      	bne.n	800180c <HAL_RCC_OscConfig+0x358>
 80017ea:	4b60      	ldr	r3, [pc, #384]	@ (800196c <HAL_RCC_OscConfig+0x4b8>)
 80017ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80017f0:	4a5e      	ldr	r2, [pc, #376]	@ (800196c <HAL_RCC_OscConfig+0x4b8>)
 80017f2:	f043 0304 	orr.w	r3, r3, #4
 80017f6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80017fa:	4b5c      	ldr	r3, [pc, #368]	@ (800196c <HAL_RCC_OscConfig+0x4b8>)
 80017fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001800:	4a5a      	ldr	r2, [pc, #360]	@ (800196c <HAL_RCC_OscConfig+0x4b8>)
 8001802:	f043 0301 	orr.w	r3, r3, #1
 8001806:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800180a:	e00f      	b.n	800182c <HAL_RCC_OscConfig+0x378>
 800180c:	4b57      	ldr	r3, [pc, #348]	@ (800196c <HAL_RCC_OscConfig+0x4b8>)
 800180e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001812:	4a56      	ldr	r2, [pc, #344]	@ (800196c <HAL_RCC_OscConfig+0x4b8>)
 8001814:	f023 0301 	bic.w	r3, r3, #1
 8001818:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800181c:	4b53      	ldr	r3, [pc, #332]	@ (800196c <HAL_RCC_OscConfig+0x4b8>)
 800181e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001822:	4a52      	ldr	r2, [pc, #328]	@ (800196c <HAL_RCC_OscConfig+0x4b8>)
 8001824:	f023 0304 	bic.w	r3, r3, #4
 8001828:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	689b      	ldr	r3, [r3, #8]
 8001830:	2b00      	cmp	r3, #0
 8001832:	d016      	beq.n	8001862 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001834:	f7ff fa5c 	bl	8000cf0 <HAL_GetTick>
 8001838:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800183a:	e00a      	b.n	8001852 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800183c:	f7ff fa58 	bl	8000cf0 <HAL_GetTick>
 8001840:	4602      	mov	r2, r0
 8001842:	693b      	ldr	r3, [r7, #16]
 8001844:	1ad3      	subs	r3, r2, r3
 8001846:	f241 3288 	movw	r2, #5000	@ 0x1388
 800184a:	4293      	cmp	r3, r2
 800184c:	d901      	bls.n	8001852 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800184e:	2303      	movs	r3, #3
 8001850:	e138      	b.n	8001ac4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001852:	4b46      	ldr	r3, [pc, #280]	@ (800196c <HAL_RCC_OscConfig+0x4b8>)
 8001854:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001858:	f003 0302 	and.w	r3, r3, #2
 800185c:	2b00      	cmp	r3, #0
 800185e:	d0ed      	beq.n	800183c <HAL_RCC_OscConfig+0x388>
 8001860:	e015      	b.n	800188e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001862:	f7ff fa45 	bl	8000cf0 <HAL_GetTick>
 8001866:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001868:	e00a      	b.n	8001880 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800186a:	f7ff fa41 	bl	8000cf0 <HAL_GetTick>
 800186e:	4602      	mov	r2, r0
 8001870:	693b      	ldr	r3, [r7, #16]
 8001872:	1ad3      	subs	r3, r2, r3
 8001874:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001878:	4293      	cmp	r3, r2
 800187a:	d901      	bls.n	8001880 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800187c:	2303      	movs	r3, #3
 800187e:	e121      	b.n	8001ac4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001880:	4b3a      	ldr	r3, [pc, #232]	@ (800196c <HAL_RCC_OscConfig+0x4b8>)
 8001882:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001886:	f003 0302 	and.w	r3, r3, #2
 800188a:	2b00      	cmp	r3, #0
 800188c:	d1ed      	bne.n	800186a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800188e:	7ffb      	ldrb	r3, [r7, #31]
 8001890:	2b01      	cmp	r3, #1
 8001892:	d105      	bne.n	80018a0 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001894:	4b35      	ldr	r3, [pc, #212]	@ (800196c <HAL_RCC_OscConfig+0x4b8>)
 8001896:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001898:	4a34      	ldr	r2, [pc, #208]	@ (800196c <HAL_RCC_OscConfig+0x4b8>)
 800189a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800189e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f003 0320 	and.w	r3, r3, #32
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d03c      	beq.n	8001926 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	699b      	ldr	r3, [r3, #24]
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d01c      	beq.n	80018ee <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80018b4:	4b2d      	ldr	r3, [pc, #180]	@ (800196c <HAL_RCC_OscConfig+0x4b8>)
 80018b6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80018ba:	4a2c      	ldr	r2, [pc, #176]	@ (800196c <HAL_RCC_OscConfig+0x4b8>)
 80018bc:	f043 0301 	orr.w	r3, r3, #1
 80018c0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018c4:	f7ff fa14 	bl	8000cf0 <HAL_GetTick>
 80018c8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80018ca:	e008      	b.n	80018de <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80018cc:	f7ff fa10 	bl	8000cf0 <HAL_GetTick>
 80018d0:	4602      	mov	r2, r0
 80018d2:	693b      	ldr	r3, [r7, #16]
 80018d4:	1ad3      	subs	r3, r2, r3
 80018d6:	2b02      	cmp	r3, #2
 80018d8:	d901      	bls.n	80018de <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80018da:	2303      	movs	r3, #3
 80018dc:	e0f2      	b.n	8001ac4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80018de:	4b23      	ldr	r3, [pc, #140]	@ (800196c <HAL_RCC_OscConfig+0x4b8>)
 80018e0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80018e4:	f003 0302 	and.w	r3, r3, #2
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d0ef      	beq.n	80018cc <HAL_RCC_OscConfig+0x418>
 80018ec:	e01b      	b.n	8001926 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80018ee:	4b1f      	ldr	r3, [pc, #124]	@ (800196c <HAL_RCC_OscConfig+0x4b8>)
 80018f0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80018f4:	4a1d      	ldr	r2, [pc, #116]	@ (800196c <HAL_RCC_OscConfig+0x4b8>)
 80018f6:	f023 0301 	bic.w	r3, r3, #1
 80018fa:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018fe:	f7ff f9f7 	bl	8000cf0 <HAL_GetTick>
 8001902:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001904:	e008      	b.n	8001918 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001906:	f7ff f9f3 	bl	8000cf0 <HAL_GetTick>
 800190a:	4602      	mov	r2, r0
 800190c:	693b      	ldr	r3, [r7, #16]
 800190e:	1ad3      	subs	r3, r2, r3
 8001910:	2b02      	cmp	r3, #2
 8001912:	d901      	bls.n	8001918 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8001914:	2303      	movs	r3, #3
 8001916:	e0d5      	b.n	8001ac4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001918:	4b14      	ldr	r3, [pc, #80]	@ (800196c <HAL_RCC_OscConfig+0x4b8>)
 800191a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800191e:	f003 0302 	and.w	r3, r3, #2
 8001922:	2b00      	cmp	r3, #0
 8001924:	d1ef      	bne.n	8001906 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	69db      	ldr	r3, [r3, #28]
 800192a:	2b00      	cmp	r3, #0
 800192c:	f000 80c9 	beq.w	8001ac2 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001930:	4b0e      	ldr	r3, [pc, #56]	@ (800196c <HAL_RCC_OscConfig+0x4b8>)
 8001932:	689b      	ldr	r3, [r3, #8]
 8001934:	f003 030c 	and.w	r3, r3, #12
 8001938:	2b0c      	cmp	r3, #12
 800193a:	f000 8083 	beq.w	8001a44 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	69db      	ldr	r3, [r3, #28]
 8001942:	2b02      	cmp	r3, #2
 8001944:	d15e      	bne.n	8001a04 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001946:	4b09      	ldr	r3, [pc, #36]	@ (800196c <HAL_RCC_OscConfig+0x4b8>)
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	4a08      	ldr	r2, [pc, #32]	@ (800196c <HAL_RCC_OscConfig+0x4b8>)
 800194c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001950:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001952:	f7ff f9cd 	bl	8000cf0 <HAL_GetTick>
 8001956:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001958:	e00c      	b.n	8001974 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800195a:	f7ff f9c9 	bl	8000cf0 <HAL_GetTick>
 800195e:	4602      	mov	r2, r0
 8001960:	693b      	ldr	r3, [r7, #16]
 8001962:	1ad3      	subs	r3, r2, r3
 8001964:	2b02      	cmp	r3, #2
 8001966:	d905      	bls.n	8001974 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8001968:	2303      	movs	r3, #3
 800196a:	e0ab      	b.n	8001ac4 <HAL_RCC_OscConfig+0x610>
 800196c:	40021000 	.word	0x40021000
 8001970:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001974:	4b55      	ldr	r3, [pc, #340]	@ (8001acc <HAL_RCC_OscConfig+0x618>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800197c:	2b00      	cmp	r3, #0
 800197e:	d1ec      	bne.n	800195a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001980:	4b52      	ldr	r3, [pc, #328]	@ (8001acc <HAL_RCC_OscConfig+0x618>)
 8001982:	68da      	ldr	r2, [r3, #12]
 8001984:	4b52      	ldr	r3, [pc, #328]	@ (8001ad0 <HAL_RCC_OscConfig+0x61c>)
 8001986:	4013      	ands	r3, r2
 8001988:	687a      	ldr	r2, [r7, #4]
 800198a:	6a11      	ldr	r1, [r2, #32]
 800198c:	687a      	ldr	r2, [r7, #4]
 800198e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001990:	3a01      	subs	r2, #1
 8001992:	0112      	lsls	r2, r2, #4
 8001994:	4311      	orrs	r1, r2
 8001996:	687a      	ldr	r2, [r7, #4]
 8001998:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800199a:	0212      	lsls	r2, r2, #8
 800199c:	4311      	orrs	r1, r2
 800199e:	687a      	ldr	r2, [r7, #4]
 80019a0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80019a2:	0852      	lsrs	r2, r2, #1
 80019a4:	3a01      	subs	r2, #1
 80019a6:	0552      	lsls	r2, r2, #21
 80019a8:	4311      	orrs	r1, r2
 80019aa:	687a      	ldr	r2, [r7, #4]
 80019ac:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80019ae:	0852      	lsrs	r2, r2, #1
 80019b0:	3a01      	subs	r2, #1
 80019b2:	0652      	lsls	r2, r2, #25
 80019b4:	4311      	orrs	r1, r2
 80019b6:	687a      	ldr	r2, [r7, #4]
 80019b8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80019ba:	06d2      	lsls	r2, r2, #27
 80019bc:	430a      	orrs	r2, r1
 80019be:	4943      	ldr	r1, [pc, #268]	@ (8001acc <HAL_RCC_OscConfig+0x618>)
 80019c0:	4313      	orrs	r3, r2
 80019c2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80019c4:	4b41      	ldr	r3, [pc, #260]	@ (8001acc <HAL_RCC_OscConfig+0x618>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	4a40      	ldr	r2, [pc, #256]	@ (8001acc <HAL_RCC_OscConfig+0x618>)
 80019ca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80019ce:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80019d0:	4b3e      	ldr	r3, [pc, #248]	@ (8001acc <HAL_RCC_OscConfig+0x618>)
 80019d2:	68db      	ldr	r3, [r3, #12]
 80019d4:	4a3d      	ldr	r2, [pc, #244]	@ (8001acc <HAL_RCC_OscConfig+0x618>)
 80019d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80019da:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019dc:	f7ff f988 	bl	8000cf0 <HAL_GetTick>
 80019e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019e2:	e008      	b.n	80019f6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019e4:	f7ff f984 	bl	8000cf0 <HAL_GetTick>
 80019e8:	4602      	mov	r2, r0
 80019ea:	693b      	ldr	r3, [r7, #16]
 80019ec:	1ad3      	subs	r3, r2, r3
 80019ee:	2b02      	cmp	r3, #2
 80019f0:	d901      	bls.n	80019f6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80019f2:	2303      	movs	r3, #3
 80019f4:	e066      	b.n	8001ac4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019f6:	4b35      	ldr	r3, [pc, #212]	@ (8001acc <HAL_RCC_OscConfig+0x618>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d0f0      	beq.n	80019e4 <HAL_RCC_OscConfig+0x530>
 8001a02:	e05e      	b.n	8001ac2 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a04:	4b31      	ldr	r3, [pc, #196]	@ (8001acc <HAL_RCC_OscConfig+0x618>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	4a30      	ldr	r2, [pc, #192]	@ (8001acc <HAL_RCC_OscConfig+0x618>)
 8001a0a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001a0e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a10:	f7ff f96e 	bl	8000cf0 <HAL_GetTick>
 8001a14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a16:	e008      	b.n	8001a2a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a18:	f7ff f96a 	bl	8000cf0 <HAL_GetTick>
 8001a1c:	4602      	mov	r2, r0
 8001a1e:	693b      	ldr	r3, [r7, #16]
 8001a20:	1ad3      	subs	r3, r2, r3
 8001a22:	2b02      	cmp	r3, #2
 8001a24:	d901      	bls.n	8001a2a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8001a26:	2303      	movs	r3, #3
 8001a28:	e04c      	b.n	8001ac4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a2a:	4b28      	ldr	r3, [pc, #160]	@ (8001acc <HAL_RCC_OscConfig+0x618>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d1f0      	bne.n	8001a18 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8001a36:	4b25      	ldr	r3, [pc, #148]	@ (8001acc <HAL_RCC_OscConfig+0x618>)
 8001a38:	68da      	ldr	r2, [r3, #12]
 8001a3a:	4924      	ldr	r1, [pc, #144]	@ (8001acc <HAL_RCC_OscConfig+0x618>)
 8001a3c:	4b25      	ldr	r3, [pc, #148]	@ (8001ad4 <HAL_RCC_OscConfig+0x620>)
 8001a3e:	4013      	ands	r3, r2
 8001a40:	60cb      	str	r3, [r1, #12]
 8001a42:	e03e      	b.n	8001ac2 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	69db      	ldr	r3, [r3, #28]
 8001a48:	2b01      	cmp	r3, #1
 8001a4a:	d101      	bne.n	8001a50 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8001a4c:	2301      	movs	r3, #1
 8001a4e:	e039      	b.n	8001ac4 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8001a50:	4b1e      	ldr	r3, [pc, #120]	@ (8001acc <HAL_RCC_OscConfig+0x618>)
 8001a52:	68db      	ldr	r3, [r3, #12]
 8001a54:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a56:	697b      	ldr	r3, [r7, #20]
 8001a58:	f003 0203 	and.w	r2, r3, #3
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	6a1b      	ldr	r3, [r3, #32]
 8001a60:	429a      	cmp	r2, r3
 8001a62:	d12c      	bne.n	8001abe <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001a64:	697b      	ldr	r3, [r7, #20]
 8001a66:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a6e:	3b01      	subs	r3, #1
 8001a70:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a72:	429a      	cmp	r2, r3
 8001a74:	d123      	bne.n	8001abe <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001a76:	697b      	ldr	r3, [r7, #20]
 8001a78:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a80:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001a82:	429a      	cmp	r2, r3
 8001a84:	d11b      	bne.n	8001abe <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001a86:	697b      	ldr	r3, [r7, #20]
 8001a88:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a90:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001a92:	429a      	cmp	r2, r3
 8001a94:	d113      	bne.n	8001abe <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001a96:	697b      	ldr	r3, [r7, #20]
 8001a98:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aa0:	085b      	lsrs	r3, r3, #1
 8001aa2:	3b01      	subs	r3, #1
 8001aa4:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001aa6:	429a      	cmp	r2, r3
 8001aa8:	d109      	bne.n	8001abe <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001aaa:	697b      	ldr	r3, [r7, #20]
 8001aac:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ab4:	085b      	lsrs	r3, r3, #1
 8001ab6:	3b01      	subs	r3, #1
 8001ab8:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001aba:	429a      	cmp	r2, r3
 8001abc:	d001      	beq.n	8001ac2 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8001abe:	2301      	movs	r3, #1
 8001ac0:	e000      	b.n	8001ac4 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8001ac2:	2300      	movs	r3, #0
}
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	3720      	adds	r7, #32
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	bd80      	pop	{r7, pc}
 8001acc:	40021000 	.word	0x40021000
 8001ad0:	019f800c 	.word	0x019f800c
 8001ad4:	feeefffc 	.word	0xfeeefffc

08001ad8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b086      	sub	sp, #24
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
 8001ae0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d101      	bne.n	8001af0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001aec:	2301      	movs	r3, #1
 8001aee:	e11e      	b.n	8001d2e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001af0:	4b91      	ldr	r3, [pc, #580]	@ (8001d38 <HAL_RCC_ClockConfig+0x260>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	f003 030f 	and.w	r3, r3, #15
 8001af8:	683a      	ldr	r2, [r7, #0]
 8001afa:	429a      	cmp	r2, r3
 8001afc:	d910      	bls.n	8001b20 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001afe:	4b8e      	ldr	r3, [pc, #568]	@ (8001d38 <HAL_RCC_ClockConfig+0x260>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f023 020f 	bic.w	r2, r3, #15
 8001b06:	498c      	ldr	r1, [pc, #560]	@ (8001d38 <HAL_RCC_ClockConfig+0x260>)
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	4313      	orrs	r3, r2
 8001b0c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b0e:	4b8a      	ldr	r3, [pc, #552]	@ (8001d38 <HAL_RCC_ClockConfig+0x260>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f003 030f 	and.w	r3, r3, #15
 8001b16:	683a      	ldr	r2, [r7, #0]
 8001b18:	429a      	cmp	r2, r3
 8001b1a:	d001      	beq.n	8001b20 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001b1c:	2301      	movs	r3, #1
 8001b1e:	e106      	b.n	8001d2e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f003 0301 	and.w	r3, r3, #1
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d073      	beq.n	8001c14 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	685b      	ldr	r3, [r3, #4]
 8001b30:	2b03      	cmp	r3, #3
 8001b32:	d129      	bne.n	8001b88 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001b34:	4b81      	ldr	r3, [pc, #516]	@ (8001d3c <HAL_RCC_ClockConfig+0x264>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d101      	bne.n	8001b44 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8001b40:	2301      	movs	r3, #1
 8001b42:	e0f4      	b.n	8001d2e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8001b44:	f000 f99e 	bl	8001e84 <RCC_GetSysClockFreqFromPLLSource>
 8001b48:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8001b4a:	693b      	ldr	r3, [r7, #16]
 8001b4c:	4a7c      	ldr	r2, [pc, #496]	@ (8001d40 <HAL_RCC_ClockConfig+0x268>)
 8001b4e:	4293      	cmp	r3, r2
 8001b50:	d93f      	bls.n	8001bd2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001b52:	4b7a      	ldr	r3, [pc, #488]	@ (8001d3c <HAL_RCC_ClockConfig+0x264>)
 8001b54:	689b      	ldr	r3, [r3, #8]
 8001b56:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d009      	beq.n	8001b72 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d033      	beq.n	8001bd2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d12f      	bne.n	8001bd2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001b72:	4b72      	ldr	r3, [pc, #456]	@ (8001d3c <HAL_RCC_ClockConfig+0x264>)
 8001b74:	689b      	ldr	r3, [r3, #8]
 8001b76:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001b7a:	4a70      	ldr	r2, [pc, #448]	@ (8001d3c <HAL_RCC_ClockConfig+0x264>)
 8001b7c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001b80:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001b82:	2380      	movs	r3, #128	@ 0x80
 8001b84:	617b      	str	r3, [r7, #20]
 8001b86:	e024      	b.n	8001bd2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	2b02      	cmp	r3, #2
 8001b8e:	d107      	bne.n	8001ba0 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b90:	4b6a      	ldr	r3, [pc, #424]	@ (8001d3c <HAL_RCC_ClockConfig+0x264>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d109      	bne.n	8001bb0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001b9c:	2301      	movs	r3, #1
 8001b9e:	e0c6      	b.n	8001d2e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001ba0:	4b66      	ldr	r3, [pc, #408]	@ (8001d3c <HAL_RCC_ClockConfig+0x264>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d101      	bne.n	8001bb0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001bac:	2301      	movs	r3, #1
 8001bae:	e0be      	b.n	8001d2e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8001bb0:	f000 f8ce 	bl	8001d50 <HAL_RCC_GetSysClockFreq>
 8001bb4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8001bb6:	693b      	ldr	r3, [r7, #16]
 8001bb8:	4a61      	ldr	r2, [pc, #388]	@ (8001d40 <HAL_RCC_ClockConfig+0x268>)
 8001bba:	4293      	cmp	r3, r2
 8001bbc:	d909      	bls.n	8001bd2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001bbe:	4b5f      	ldr	r3, [pc, #380]	@ (8001d3c <HAL_RCC_ClockConfig+0x264>)
 8001bc0:	689b      	ldr	r3, [r3, #8]
 8001bc2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001bc6:	4a5d      	ldr	r2, [pc, #372]	@ (8001d3c <HAL_RCC_ClockConfig+0x264>)
 8001bc8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001bcc:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8001bce:	2380      	movs	r3, #128	@ 0x80
 8001bd0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001bd2:	4b5a      	ldr	r3, [pc, #360]	@ (8001d3c <HAL_RCC_ClockConfig+0x264>)
 8001bd4:	689b      	ldr	r3, [r3, #8]
 8001bd6:	f023 0203 	bic.w	r2, r3, #3
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	685b      	ldr	r3, [r3, #4]
 8001bde:	4957      	ldr	r1, [pc, #348]	@ (8001d3c <HAL_RCC_ClockConfig+0x264>)
 8001be0:	4313      	orrs	r3, r2
 8001be2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001be4:	f7ff f884 	bl	8000cf0 <HAL_GetTick>
 8001be8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bea:	e00a      	b.n	8001c02 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bec:	f7ff f880 	bl	8000cf0 <HAL_GetTick>
 8001bf0:	4602      	mov	r2, r0
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	1ad3      	subs	r3, r2, r3
 8001bf6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bfa:	4293      	cmp	r3, r2
 8001bfc:	d901      	bls.n	8001c02 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8001bfe:	2303      	movs	r3, #3
 8001c00:	e095      	b.n	8001d2e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c02:	4b4e      	ldr	r3, [pc, #312]	@ (8001d3c <HAL_RCC_ClockConfig+0x264>)
 8001c04:	689b      	ldr	r3, [r3, #8]
 8001c06:	f003 020c 	and.w	r2, r3, #12
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	685b      	ldr	r3, [r3, #4]
 8001c0e:	009b      	lsls	r3, r3, #2
 8001c10:	429a      	cmp	r2, r3
 8001c12:	d1eb      	bne.n	8001bec <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f003 0302 	and.w	r3, r3, #2
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d023      	beq.n	8001c68 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	f003 0304 	and.w	r3, r3, #4
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d005      	beq.n	8001c38 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001c2c:	4b43      	ldr	r3, [pc, #268]	@ (8001d3c <HAL_RCC_ClockConfig+0x264>)
 8001c2e:	689b      	ldr	r3, [r3, #8]
 8001c30:	4a42      	ldr	r2, [pc, #264]	@ (8001d3c <HAL_RCC_ClockConfig+0x264>)
 8001c32:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001c36:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f003 0308 	and.w	r3, r3, #8
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d007      	beq.n	8001c54 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8001c44:	4b3d      	ldr	r3, [pc, #244]	@ (8001d3c <HAL_RCC_ClockConfig+0x264>)
 8001c46:	689b      	ldr	r3, [r3, #8]
 8001c48:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8001c4c:	4a3b      	ldr	r2, [pc, #236]	@ (8001d3c <HAL_RCC_ClockConfig+0x264>)
 8001c4e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001c52:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c54:	4b39      	ldr	r3, [pc, #228]	@ (8001d3c <HAL_RCC_ClockConfig+0x264>)
 8001c56:	689b      	ldr	r3, [r3, #8]
 8001c58:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	689b      	ldr	r3, [r3, #8]
 8001c60:	4936      	ldr	r1, [pc, #216]	@ (8001d3c <HAL_RCC_ClockConfig+0x264>)
 8001c62:	4313      	orrs	r3, r2
 8001c64:	608b      	str	r3, [r1, #8]
 8001c66:	e008      	b.n	8001c7a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8001c68:	697b      	ldr	r3, [r7, #20]
 8001c6a:	2b80      	cmp	r3, #128	@ 0x80
 8001c6c:	d105      	bne.n	8001c7a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001c6e:	4b33      	ldr	r3, [pc, #204]	@ (8001d3c <HAL_RCC_ClockConfig+0x264>)
 8001c70:	689b      	ldr	r3, [r3, #8]
 8001c72:	4a32      	ldr	r2, [pc, #200]	@ (8001d3c <HAL_RCC_ClockConfig+0x264>)
 8001c74:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001c78:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001c7a:	4b2f      	ldr	r3, [pc, #188]	@ (8001d38 <HAL_RCC_ClockConfig+0x260>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f003 030f 	and.w	r3, r3, #15
 8001c82:	683a      	ldr	r2, [r7, #0]
 8001c84:	429a      	cmp	r2, r3
 8001c86:	d21d      	bcs.n	8001cc4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c88:	4b2b      	ldr	r3, [pc, #172]	@ (8001d38 <HAL_RCC_ClockConfig+0x260>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f023 020f 	bic.w	r2, r3, #15
 8001c90:	4929      	ldr	r1, [pc, #164]	@ (8001d38 <HAL_RCC_ClockConfig+0x260>)
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	4313      	orrs	r3, r2
 8001c96:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001c98:	f7ff f82a 	bl	8000cf0 <HAL_GetTick>
 8001c9c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c9e:	e00a      	b.n	8001cb6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ca0:	f7ff f826 	bl	8000cf0 <HAL_GetTick>
 8001ca4:	4602      	mov	r2, r0
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	1ad3      	subs	r3, r2, r3
 8001caa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	d901      	bls.n	8001cb6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8001cb2:	2303      	movs	r3, #3
 8001cb4:	e03b      	b.n	8001d2e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cb6:	4b20      	ldr	r3, [pc, #128]	@ (8001d38 <HAL_RCC_ClockConfig+0x260>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f003 030f 	and.w	r3, r3, #15
 8001cbe:	683a      	ldr	r2, [r7, #0]
 8001cc0:	429a      	cmp	r2, r3
 8001cc2:	d1ed      	bne.n	8001ca0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f003 0304 	and.w	r3, r3, #4
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d008      	beq.n	8001ce2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001cd0:	4b1a      	ldr	r3, [pc, #104]	@ (8001d3c <HAL_RCC_ClockConfig+0x264>)
 8001cd2:	689b      	ldr	r3, [r3, #8]
 8001cd4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	68db      	ldr	r3, [r3, #12]
 8001cdc:	4917      	ldr	r1, [pc, #92]	@ (8001d3c <HAL_RCC_ClockConfig+0x264>)
 8001cde:	4313      	orrs	r3, r2
 8001ce0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f003 0308 	and.w	r3, r3, #8
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d009      	beq.n	8001d02 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001cee:	4b13      	ldr	r3, [pc, #76]	@ (8001d3c <HAL_RCC_ClockConfig+0x264>)
 8001cf0:	689b      	ldr	r3, [r3, #8]
 8001cf2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	691b      	ldr	r3, [r3, #16]
 8001cfa:	00db      	lsls	r3, r3, #3
 8001cfc:	490f      	ldr	r1, [pc, #60]	@ (8001d3c <HAL_RCC_ClockConfig+0x264>)
 8001cfe:	4313      	orrs	r3, r2
 8001d00:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001d02:	f000 f825 	bl	8001d50 <HAL_RCC_GetSysClockFreq>
 8001d06:	4602      	mov	r2, r0
 8001d08:	4b0c      	ldr	r3, [pc, #48]	@ (8001d3c <HAL_RCC_ClockConfig+0x264>)
 8001d0a:	689b      	ldr	r3, [r3, #8]
 8001d0c:	091b      	lsrs	r3, r3, #4
 8001d0e:	f003 030f 	and.w	r3, r3, #15
 8001d12:	490c      	ldr	r1, [pc, #48]	@ (8001d44 <HAL_RCC_ClockConfig+0x26c>)
 8001d14:	5ccb      	ldrb	r3, [r1, r3]
 8001d16:	f003 031f 	and.w	r3, r3, #31
 8001d1a:	fa22 f303 	lsr.w	r3, r2, r3
 8001d1e:	4a0a      	ldr	r2, [pc, #40]	@ (8001d48 <HAL_RCC_ClockConfig+0x270>)
 8001d20:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001d22:	4b0a      	ldr	r3, [pc, #40]	@ (8001d4c <HAL_RCC_ClockConfig+0x274>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4618      	mov	r0, r3
 8001d28:	f7fe ff96 	bl	8000c58 <HAL_InitTick>
 8001d2c:	4603      	mov	r3, r0
}
 8001d2e:	4618      	mov	r0, r3
 8001d30:	3718      	adds	r7, #24
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bd80      	pop	{r7, pc}
 8001d36:	bf00      	nop
 8001d38:	40022000 	.word	0x40022000
 8001d3c:	40021000 	.word	0x40021000
 8001d40:	04c4b400 	.word	0x04c4b400
 8001d44:	0800569c 	.word	0x0800569c
 8001d48:	20000000 	.word	0x20000000
 8001d4c:	20000018 	.word	0x20000018

08001d50 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d50:	b480      	push	{r7}
 8001d52:	b087      	sub	sp, #28
 8001d54:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001d56:	4b2c      	ldr	r3, [pc, #176]	@ (8001e08 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001d58:	689b      	ldr	r3, [r3, #8]
 8001d5a:	f003 030c 	and.w	r3, r3, #12
 8001d5e:	2b04      	cmp	r3, #4
 8001d60:	d102      	bne.n	8001d68 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001d62:	4b2a      	ldr	r3, [pc, #168]	@ (8001e0c <HAL_RCC_GetSysClockFreq+0xbc>)
 8001d64:	613b      	str	r3, [r7, #16]
 8001d66:	e047      	b.n	8001df8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001d68:	4b27      	ldr	r3, [pc, #156]	@ (8001e08 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001d6a:	689b      	ldr	r3, [r3, #8]
 8001d6c:	f003 030c 	and.w	r3, r3, #12
 8001d70:	2b08      	cmp	r3, #8
 8001d72:	d102      	bne.n	8001d7a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001d74:	4b26      	ldr	r3, [pc, #152]	@ (8001e10 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001d76:	613b      	str	r3, [r7, #16]
 8001d78:	e03e      	b.n	8001df8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8001d7a:	4b23      	ldr	r3, [pc, #140]	@ (8001e08 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001d7c:	689b      	ldr	r3, [r3, #8]
 8001d7e:	f003 030c 	and.w	r3, r3, #12
 8001d82:	2b0c      	cmp	r3, #12
 8001d84:	d136      	bne.n	8001df4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001d86:	4b20      	ldr	r3, [pc, #128]	@ (8001e08 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001d88:	68db      	ldr	r3, [r3, #12]
 8001d8a:	f003 0303 	and.w	r3, r3, #3
 8001d8e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001d90:	4b1d      	ldr	r3, [pc, #116]	@ (8001e08 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001d92:	68db      	ldr	r3, [r3, #12]
 8001d94:	091b      	lsrs	r3, r3, #4
 8001d96:	f003 030f 	and.w	r3, r3, #15
 8001d9a:	3301      	adds	r3, #1
 8001d9c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	2b03      	cmp	r3, #3
 8001da2:	d10c      	bne.n	8001dbe <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001da4:	4a1a      	ldr	r2, [pc, #104]	@ (8001e10 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001da6:	68bb      	ldr	r3, [r7, #8]
 8001da8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dac:	4a16      	ldr	r2, [pc, #88]	@ (8001e08 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001dae:	68d2      	ldr	r2, [r2, #12]
 8001db0:	0a12      	lsrs	r2, r2, #8
 8001db2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001db6:	fb02 f303 	mul.w	r3, r2, r3
 8001dba:	617b      	str	r3, [r7, #20]
      break;
 8001dbc:	e00c      	b.n	8001dd8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001dbe:	4a13      	ldr	r2, [pc, #76]	@ (8001e0c <HAL_RCC_GetSysClockFreq+0xbc>)
 8001dc0:	68bb      	ldr	r3, [r7, #8]
 8001dc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dc6:	4a10      	ldr	r2, [pc, #64]	@ (8001e08 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001dc8:	68d2      	ldr	r2, [r2, #12]
 8001dca:	0a12      	lsrs	r2, r2, #8
 8001dcc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001dd0:	fb02 f303 	mul.w	r3, r2, r3
 8001dd4:	617b      	str	r3, [r7, #20]
      break;
 8001dd6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001dd8:	4b0b      	ldr	r3, [pc, #44]	@ (8001e08 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001dda:	68db      	ldr	r3, [r3, #12]
 8001ddc:	0e5b      	lsrs	r3, r3, #25
 8001dde:	f003 0303 	and.w	r3, r3, #3
 8001de2:	3301      	adds	r3, #1
 8001de4:	005b      	lsls	r3, r3, #1
 8001de6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8001de8:	697a      	ldr	r2, [r7, #20]
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	fbb2 f3f3 	udiv	r3, r2, r3
 8001df0:	613b      	str	r3, [r7, #16]
 8001df2:	e001      	b.n	8001df8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8001df4:	2300      	movs	r3, #0
 8001df6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001df8:	693b      	ldr	r3, [r7, #16]
}
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	371c      	adds	r7, #28
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e04:	4770      	bx	lr
 8001e06:	bf00      	nop
 8001e08:	40021000 	.word	0x40021000
 8001e0c:	00f42400 	.word	0x00f42400
 8001e10:	016e3600 	.word	0x016e3600

08001e14 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e14:	b480      	push	{r7}
 8001e16:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e18:	4b03      	ldr	r3, [pc, #12]	@ (8001e28 <HAL_RCC_GetHCLKFreq+0x14>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
}
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e24:	4770      	bx	lr
 8001e26:	bf00      	nop
 8001e28:	20000000 	.word	0x20000000

08001e2c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001e30:	f7ff fff0 	bl	8001e14 <HAL_RCC_GetHCLKFreq>
 8001e34:	4602      	mov	r2, r0
 8001e36:	4b06      	ldr	r3, [pc, #24]	@ (8001e50 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e38:	689b      	ldr	r3, [r3, #8]
 8001e3a:	0a1b      	lsrs	r3, r3, #8
 8001e3c:	f003 0307 	and.w	r3, r3, #7
 8001e40:	4904      	ldr	r1, [pc, #16]	@ (8001e54 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001e42:	5ccb      	ldrb	r3, [r1, r3]
 8001e44:	f003 031f 	and.w	r3, r3, #31
 8001e48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	bd80      	pop	{r7, pc}
 8001e50:	40021000 	.word	0x40021000
 8001e54:	080056ac 	.word	0x080056ac

08001e58 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001e5c:	f7ff ffda 	bl	8001e14 <HAL_RCC_GetHCLKFreq>
 8001e60:	4602      	mov	r2, r0
 8001e62:	4b06      	ldr	r3, [pc, #24]	@ (8001e7c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001e64:	689b      	ldr	r3, [r3, #8]
 8001e66:	0adb      	lsrs	r3, r3, #11
 8001e68:	f003 0307 	and.w	r3, r3, #7
 8001e6c:	4904      	ldr	r1, [pc, #16]	@ (8001e80 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001e6e:	5ccb      	ldrb	r3, [r1, r3]
 8001e70:	f003 031f 	and.w	r3, r3, #31
 8001e74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e78:	4618      	mov	r0, r3
 8001e7a:	bd80      	pop	{r7, pc}
 8001e7c:	40021000 	.word	0x40021000
 8001e80:	080056ac 	.word	0x080056ac

08001e84 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8001e84:	b480      	push	{r7}
 8001e86:	b087      	sub	sp, #28
 8001e88:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001e8a:	4b1e      	ldr	r3, [pc, #120]	@ (8001f04 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001e8c:	68db      	ldr	r3, [r3, #12]
 8001e8e:	f003 0303 	and.w	r3, r3, #3
 8001e92:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001e94:	4b1b      	ldr	r3, [pc, #108]	@ (8001f04 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001e96:	68db      	ldr	r3, [r3, #12]
 8001e98:	091b      	lsrs	r3, r3, #4
 8001e9a:	f003 030f 	and.w	r3, r3, #15
 8001e9e:	3301      	adds	r3, #1
 8001ea0:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8001ea2:	693b      	ldr	r3, [r7, #16]
 8001ea4:	2b03      	cmp	r3, #3
 8001ea6:	d10c      	bne.n	8001ec2 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001ea8:	4a17      	ldr	r2, [pc, #92]	@ (8001f08 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	fbb2 f3f3 	udiv	r3, r2, r3
 8001eb0:	4a14      	ldr	r2, [pc, #80]	@ (8001f04 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001eb2:	68d2      	ldr	r2, [r2, #12]
 8001eb4:	0a12      	lsrs	r2, r2, #8
 8001eb6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001eba:	fb02 f303 	mul.w	r3, r2, r3
 8001ebe:	617b      	str	r3, [r7, #20]
    break;
 8001ec0:	e00c      	b.n	8001edc <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001ec2:	4a12      	ldr	r2, [pc, #72]	@ (8001f0c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001eca:	4a0e      	ldr	r2, [pc, #56]	@ (8001f04 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001ecc:	68d2      	ldr	r2, [r2, #12]
 8001ece:	0a12      	lsrs	r2, r2, #8
 8001ed0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001ed4:	fb02 f303 	mul.w	r3, r2, r3
 8001ed8:	617b      	str	r3, [r7, #20]
    break;
 8001eda:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001edc:	4b09      	ldr	r3, [pc, #36]	@ (8001f04 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001ede:	68db      	ldr	r3, [r3, #12]
 8001ee0:	0e5b      	lsrs	r3, r3, #25
 8001ee2:	f003 0303 	and.w	r3, r3, #3
 8001ee6:	3301      	adds	r3, #1
 8001ee8:	005b      	lsls	r3, r3, #1
 8001eea:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8001eec:	697a      	ldr	r2, [r7, #20]
 8001eee:	68bb      	ldr	r3, [r7, #8]
 8001ef0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ef4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8001ef6:	687b      	ldr	r3, [r7, #4]
}
 8001ef8:	4618      	mov	r0, r3
 8001efa:	371c      	adds	r7, #28
 8001efc:	46bd      	mov	sp, r7
 8001efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f02:	4770      	bx	lr
 8001f04:	40021000 	.word	0x40021000
 8001f08:	016e3600 	.word	0x016e3600
 8001f0c:	00f42400 	.word	0x00f42400

08001f10 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b082      	sub	sp, #8
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d101      	bne.n	8001f22 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001f1e:	2301      	movs	r3, #1
 8001f20:	e042      	b.n	8001fa8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d106      	bne.n	8001f3a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2200      	movs	r2, #0
 8001f30:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001f34:	6878      	ldr	r0, [r7, #4]
 8001f36:	f000 f83b 	bl	8001fb0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	2224      	movs	r2, #36	@ 0x24
 8001f3e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	681a      	ldr	r2, [r3, #0]
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f022 0201 	bic.w	r2, r2, #1
 8001f50:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d002      	beq.n	8001f60 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8001f5a:	6878      	ldr	r0, [r7, #4]
 8001f5c:	f000 fb2e 	bl	80025bc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001f60:	6878      	ldr	r0, [r7, #4]
 8001f62:	f000 f82f 	bl	8001fc4 <UART_SetConfig>
 8001f66:	4603      	mov	r3, r0
 8001f68:	2b01      	cmp	r3, #1
 8001f6a:	d101      	bne.n	8001f70 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8001f6c:	2301      	movs	r3, #1
 8001f6e:	e01b      	b.n	8001fa8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	685a      	ldr	r2, [r3, #4]
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001f7e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	689a      	ldr	r2, [r3, #8]
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001f8e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	681a      	ldr	r2, [r3, #0]
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f042 0201 	orr.w	r2, r2, #1
 8001f9e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001fa0:	6878      	ldr	r0, [r7, #4]
 8001fa2:	f000 fbad 	bl	8002700 <UART_CheckIdleState>
 8001fa6:	4603      	mov	r3, r0
}
 8001fa8:	4618      	mov	r0, r3
 8001faa:	3708      	adds	r7, #8
 8001fac:	46bd      	mov	sp, r7
 8001fae:	bd80      	pop	{r7, pc}

08001fb0 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	b083      	sub	sp, #12
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8001fb8:	bf00      	nop
 8001fba:	370c      	adds	r7, #12
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc2:	4770      	bx	lr

08001fc4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001fc4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001fc8:	b08c      	sub	sp, #48	@ 0x30
 8001fca:	af00      	add	r7, sp, #0
 8001fcc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001fd4:	697b      	ldr	r3, [r7, #20]
 8001fd6:	689a      	ldr	r2, [r3, #8]
 8001fd8:	697b      	ldr	r3, [r7, #20]
 8001fda:	691b      	ldr	r3, [r3, #16]
 8001fdc:	431a      	orrs	r2, r3
 8001fde:	697b      	ldr	r3, [r7, #20]
 8001fe0:	695b      	ldr	r3, [r3, #20]
 8001fe2:	431a      	orrs	r2, r3
 8001fe4:	697b      	ldr	r3, [r7, #20]
 8001fe6:	69db      	ldr	r3, [r3, #28]
 8001fe8:	4313      	orrs	r3, r2
 8001fea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001fec:	697b      	ldr	r3, [r7, #20]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	681a      	ldr	r2, [r3, #0]
 8001ff2:	4baa      	ldr	r3, [pc, #680]	@ (800229c <UART_SetConfig+0x2d8>)
 8001ff4:	4013      	ands	r3, r2
 8001ff6:	697a      	ldr	r2, [r7, #20]
 8001ff8:	6812      	ldr	r2, [r2, #0]
 8001ffa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001ffc:	430b      	orrs	r3, r1
 8001ffe:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002000:	697b      	ldr	r3, [r7, #20]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	685b      	ldr	r3, [r3, #4]
 8002006:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800200a:	697b      	ldr	r3, [r7, #20]
 800200c:	68da      	ldr	r2, [r3, #12]
 800200e:	697b      	ldr	r3, [r7, #20]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	430a      	orrs	r2, r1
 8002014:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002016:	697b      	ldr	r3, [r7, #20]
 8002018:	699b      	ldr	r3, [r3, #24]
 800201a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800201c:	697b      	ldr	r3, [r7, #20]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a9f      	ldr	r2, [pc, #636]	@ (80022a0 <UART_SetConfig+0x2dc>)
 8002022:	4293      	cmp	r3, r2
 8002024:	d004      	beq.n	8002030 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002026:	697b      	ldr	r3, [r7, #20]
 8002028:	6a1b      	ldr	r3, [r3, #32]
 800202a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800202c:	4313      	orrs	r3, r2
 800202e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002030:	697b      	ldr	r3, [r7, #20]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	689b      	ldr	r3, [r3, #8]
 8002036:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800203a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800203e:	697a      	ldr	r2, [r7, #20]
 8002040:	6812      	ldr	r2, [r2, #0]
 8002042:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002044:	430b      	orrs	r3, r1
 8002046:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002048:	697b      	ldr	r3, [r7, #20]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800204e:	f023 010f 	bic.w	r1, r3, #15
 8002052:	697b      	ldr	r3, [r7, #20]
 8002054:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002056:	697b      	ldr	r3, [r7, #20]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	430a      	orrs	r2, r1
 800205c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800205e:	697b      	ldr	r3, [r7, #20]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	4a90      	ldr	r2, [pc, #576]	@ (80022a4 <UART_SetConfig+0x2e0>)
 8002064:	4293      	cmp	r3, r2
 8002066:	d125      	bne.n	80020b4 <UART_SetConfig+0xf0>
 8002068:	4b8f      	ldr	r3, [pc, #572]	@ (80022a8 <UART_SetConfig+0x2e4>)
 800206a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800206e:	f003 0303 	and.w	r3, r3, #3
 8002072:	2b03      	cmp	r3, #3
 8002074:	d81a      	bhi.n	80020ac <UART_SetConfig+0xe8>
 8002076:	a201      	add	r2, pc, #4	@ (adr r2, 800207c <UART_SetConfig+0xb8>)
 8002078:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800207c:	0800208d 	.word	0x0800208d
 8002080:	0800209d 	.word	0x0800209d
 8002084:	08002095 	.word	0x08002095
 8002088:	080020a5 	.word	0x080020a5
 800208c:	2301      	movs	r3, #1
 800208e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002092:	e116      	b.n	80022c2 <UART_SetConfig+0x2fe>
 8002094:	2302      	movs	r3, #2
 8002096:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800209a:	e112      	b.n	80022c2 <UART_SetConfig+0x2fe>
 800209c:	2304      	movs	r3, #4
 800209e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80020a2:	e10e      	b.n	80022c2 <UART_SetConfig+0x2fe>
 80020a4:	2308      	movs	r3, #8
 80020a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80020aa:	e10a      	b.n	80022c2 <UART_SetConfig+0x2fe>
 80020ac:	2310      	movs	r3, #16
 80020ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80020b2:	e106      	b.n	80022c2 <UART_SetConfig+0x2fe>
 80020b4:	697b      	ldr	r3, [r7, #20]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	4a7c      	ldr	r2, [pc, #496]	@ (80022ac <UART_SetConfig+0x2e8>)
 80020ba:	4293      	cmp	r3, r2
 80020bc:	d138      	bne.n	8002130 <UART_SetConfig+0x16c>
 80020be:	4b7a      	ldr	r3, [pc, #488]	@ (80022a8 <UART_SetConfig+0x2e4>)
 80020c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020c4:	f003 030c 	and.w	r3, r3, #12
 80020c8:	2b0c      	cmp	r3, #12
 80020ca:	d82d      	bhi.n	8002128 <UART_SetConfig+0x164>
 80020cc:	a201      	add	r2, pc, #4	@ (adr r2, 80020d4 <UART_SetConfig+0x110>)
 80020ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020d2:	bf00      	nop
 80020d4:	08002109 	.word	0x08002109
 80020d8:	08002129 	.word	0x08002129
 80020dc:	08002129 	.word	0x08002129
 80020e0:	08002129 	.word	0x08002129
 80020e4:	08002119 	.word	0x08002119
 80020e8:	08002129 	.word	0x08002129
 80020ec:	08002129 	.word	0x08002129
 80020f0:	08002129 	.word	0x08002129
 80020f4:	08002111 	.word	0x08002111
 80020f8:	08002129 	.word	0x08002129
 80020fc:	08002129 	.word	0x08002129
 8002100:	08002129 	.word	0x08002129
 8002104:	08002121 	.word	0x08002121
 8002108:	2300      	movs	r3, #0
 800210a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800210e:	e0d8      	b.n	80022c2 <UART_SetConfig+0x2fe>
 8002110:	2302      	movs	r3, #2
 8002112:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002116:	e0d4      	b.n	80022c2 <UART_SetConfig+0x2fe>
 8002118:	2304      	movs	r3, #4
 800211a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800211e:	e0d0      	b.n	80022c2 <UART_SetConfig+0x2fe>
 8002120:	2308      	movs	r3, #8
 8002122:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002126:	e0cc      	b.n	80022c2 <UART_SetConfig+0x2fe>
 8002128:	2310      	movs	r3, #16
 800212a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800212e:	e0c8      	b.n	80022c2 <UART_SetConfig+0x2fe>
 8002130:	697b      	ldr	r3, [r7, #20]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a5e      	ldr	r2, [pc, #376]	@ (80022b0 <UART_SetConfig+0x2ec>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d125      	bne.n	8002186 <UART_SetConfig+0x1c2>
 800213a:	4b5b      	ldr	r3, [pc, #364]	@ (80022a8 <UART_SetConfig+0x2e4>)
 800213c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002140:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002144:	2b30      	cmp	r3, #48	@ 0x30
 8002146:	d016      	beq.n	8002176 <UART_SetConfig+0x1b2>
 8002148:	2b30      	cmp	r3, #48	@ 0x30
 800214a:	d818      	bhi.n	800217e <UART_SetConfig+0x1ba>
 800214c:	2b20      	cmp	r3, #32
 800214e:	d00a      	beq.n	8002166 <UART_SetConfig+0x1a2>
 8002150:	2b20      	cmp	r3, #32
 8002152:	d814      	bhi.n	800217e <UART_SetConfig+0x1ba>
 8002154:	2b00      	cmp	r3, #0
 8002156:	d002      	beq.n	800215e <UART_SetConfig+0x19a>
 8002158:	2b10      	cmp	r3, #16
 800215a:	d008      	beq.n	800216e <UART_SetConfig+0x1aa>
 800215c:	e00f      	b.n	800217e <UART_SetConfig+0x1ba>
 800215e:	2300      	movs	r3, #0
 8002160:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002164:	e0ad      	b.n	80022c2 <UART_SetConfig+0x2fe>
 8002166:	2302      	movs	r3, #2
 8002168:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800216c:	e0a9      	b.n	80022c2 <UART_SetConfig+0x2fe>
 800216e:	2304      	movs	r3, #4
 8002170:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002174:	e0a5      	b.n	80022c2 <UART_SetConfig+0x2fe>
 8002176:	2308      	movs	r3, #8
 8002178:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800217c:	e0a1      	b.n	80022c2 <UART_SetConfig+0x2fe>
 800217e:	2310      	movs	r3, #16
 8002180:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002184:	e09d      	b.n	80022c2 <UART_SetConfig+0x2fe>
 8002186:	697b      	ldr	r3, [r7, #20]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	4a4a      	ldr	r2, [pc, #296]	@ (80022b4 <UART_SetConfig+0x2f0>)
 800218c:	4293      	cmp	r3, r2
 800218e:	d125      	bne.n	80021dc <UART_SetConfig+0x218>
 8002190:	4b45      	ldr	r3, [pc, #276]	@ (80022a8 <UART_SetConfig+0x2e4>)
 8002192:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002196:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800219a:	2bc0      	cmp	r3, #192	@ 0xc0
 800219c:	d016      	beq.n	80021cc <UART_SetConfig+0x208>
 800219e:	2bc0      	cmp	r3, #192	@ 0xc0
 80021a0:	d818      	bhi.n	80021d4 <UART_SetConfig+0x210>
 80021a2:	2b80      	cmp	r3, #128	@ 0x80
 80021a4:	d00a      	beq.n	80021bc <UART_SetConfig+0x1f8>
 80021a6:	2b80      	cmp	r3, #128	@ 0x80
 80021a8:	d814      	bhi.n	80021d4 <UART_SetConfig+0x210>
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d002      	beq.n	80021b4 <UART_SetConfig+0x1f0>
 80021ae:	2b40      	cmp	r3, #64	@ 0x40
 80021b0:	d008      	beq.n	80021c4 <UART_SetConfig+0x200>
 80021b2:	e00f      	b.n	80021d4 <UART_SetConfig+0x210>
 80021b4:	2300      	movs	r3, #0
 80021b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80021ba:	e082      	b.n	80022c2 <UART_SetConfig+0x2fe>
 80021bc:	2302      	movs	r3, #2
 80021be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80021c2:	e07e      	b.n	80022c2 <UART_SetConfig+0x2fe>
 80021c4:	2304      	movs	r3, #4
 80021c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80021ca:	e07a      	b.n	80022c2 <UART_SetConfig+0x2fe>
 80021cc:	2308      	movs	r3, #8
 80021ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80021d2:	e076      	b.n	80022c2 <UART_SetConfig+0x2fe>
 80021d4:	2310      	movs	r3, #16
 80021d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80021da:	e072      	b.n	80022c2 <UART_SetConfig+0x2fe>
 80021dc:	697b      	ldr	r3, [r7, #20]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	4a35      	ldr	r2, [pc, #212]	@ (80022b8 <UART_SetConfig+0x2f4>)
 80021e2:	4293      	cmp	r3, r2
 80021e4:	d12a      	bne.n	800223c <UART_SetConfig+0x278>
 80021e6:	4b30      	ldr	r3, [pc, #192]	@ (80022a8 <UART_SetConfig+0x2e4>)
 80021e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021ec:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80021f0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80021f4:	d01a      	beq.n	800222c <UART_SetConfig+0x268>
 80021f6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80021fa:	d81b      	bhi.n	8002234 <UART_SetConfig+0x270>
 80021fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002200:	d00c      	beq.n	800221c <UART_SetConfig+0x258>
 8002202:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002206:	d815      	bhi.n	8002234 <UART_SetConfig+0x270>
 8002208:	2b00      	cmp	r3, #0
 800220a:	d003      	beq.n	8002214 <UART_SetConfig+0x250>
 800220c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002210:	d008      	beq.n	8002224 <UART_SetConfig+0x260>
 8002212:	e00f      	b.n	8002234 <UART_SetConfig+0x270>
 8002214:	2300      	movs	r3, #0
 8002216:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800221a:	e052      	b.n	80022c2 <UART_SetConfig+0x2fe>
 800221c:	2302      	movs	r3, #2
 800221e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002222:	e04e      	b.n	80022c2 <UART_SetConfig+0x2fe>
 8002224:	2304      	movs	r3, #4
 8002226:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800222a:	e04a      	b.n	80022c2 <UART_SetConfig+0x2fe>
 800222c:	2308      	movs	r3, #8
 800222e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002232:	e046      	b.n	80022c2 <UART_SetConfig+0x2fe>
 8002234:	2310      	movs	r3, #16
 8002236:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800223a:	e042      	b.n	80022c2 <UART_SetConfig+0x2fe>
 800223c:	697b      	ldr	r3, [r7, #20]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	4a17      	ldr	r2, [pc, #92]	@ (80022a0 <UART_SetConfig+0x2dc>)
 8002242:	4293      	cmp	r3, r2
 8002244:	d13a      	bne.n	80022bc <UART_SetConfig+0x2f8>
 8002246:	4b18      	ldr	r3, [pc, #96]	@ (80022a8 <UART_SetConfig+0x2e4>)
 8002248:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800224c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002250:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002254:	d01a      	beq.n	800228c <UART_SetConfig+0x2c8>
 8002256:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800225a:	d81b      	bhi.n	8002294 <UART_SetConfig+0x2d0>
 800225c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002260:	d00c      	beq.n	800227c <UART_SetConfig+0x2b8>
 8002262:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002266:	d815      	bhi.n	8002294 <UART_SetConfig+0x2d0>
 8002268:	2b00      	cmp	r3, #0
 800226a:	d003      	beq.n	8002274 <UART_SetConfig+0x2b0>
 800226c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002270:	d008      	beq.n	8002284 <UART_SetConfig+0x2c0>
 8002272:	e00f      	b.n	8002294 <UART_SetConfig+0x2d0>
 8002274:	2300      	movs	r3, #0
 8002276:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800227a:	e022      	b.n	80022c2 <UART_SetConfig+0x2fe>
 800227c:	2302      	movs	r3, #2
 800227e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002282:	e01e      	b.n	80022c2 <UART_SetConfig+0x2fe>
 8002284:	2304      	movs	r3, #4
 8002286:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800228a:	e01a      	b.n	80022c2 <UART_SetConfig+0x2fe>
 800228c:	2308      	movs	r3, #8
 800228e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002292:	e016      	b.n	80022c2 <UART_SetConfig+0x2fe>
 8002294:	2310      	movs	r3, #16
 8002296:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800229a:	e012      	b.n	80022c2 <UART_SetConfig+0x2fe>
 800229c:	cfff69f3 	.word	0xcfff69f3
 80022a0:	40008000 	.word	0x40008000
 80022a4:	40013800 	.word	0x40013800
 80022a8:	40021000 	.word	0x40021000
 80022ac:	40004400 	.word	0x40004400
 80022b0:	40004800 	.word	0x40004800
 80022b4:	40004c00 	.word	0x40004c00
 80022b8:	40005000 	.word	0x40005000
 80022bc:	2310      	movs	r3, #16
 80022be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80022c2:	697b      	ldr	r3, [r7, #20]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	4aae      	ldr	r2, [pc, #696]	@ (8002580 <UART_SetConfig+0x5bc>)
 80022c8:	4293      	cmp	r3, r2
 80022ca:	f040 8097 	bne.w	80023fc <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80022ce:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80022d2:	2b08      	cmp	r3, #8
 80022d4:	d823      	bhi.n	800231e <UART_SetConfig+0x35a>
 80022d6:	a201      	add	r2, pc, #4	@ (adr r2, 80022dc <UART_SetConfig+0x318>)
 80022d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022dc:	08002301 	.word	0x08002301
 80022e0:	0800231f 	.word	0x0800231f
 80022e4:	08002309 	.word	0x08002309
 80022e8:	0800231f 	.word	0x0800231f
 80022ec:	0800230f 	.word	0x0800230f
 80022f0:	0800231f 	.word	0x0800231f
 80022f4:	0800231f 	.word	0x0800231f
 80022f8:	0800231f 	.word	0x0800231f
 80022fc:	08002317 	.word	0x08002317
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002300:	f7ff fd94 	bl	8001e2c <HAL_RCC_GetPCLK1Freq>
 8002304:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002306:	e010      	b.n	800232a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002308:	4b9e      	ldr	r3, [pc, #632]	@ (8002584 <UART_SetConfig+0x5c0>)
 800230a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800230c:	e00d      	b.n	800232a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800230e:	f7ff fd1f 	bl	8001d50 <HAL_RCC_GetSysClockFreq>
 8002312:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002314:	e009      	b.n	800232a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002316:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800231a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800231c:	e005      	b.n	800232a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800231e:	2300      	movs	r3, #0
 8002320:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8002322:	2301      	movs	r3, #1
 8002324:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8002328:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800232a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800232c:	2b00      	cmp	r3, #0
 800232e:	f000 8130 	beq.w	8002592 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8002332:	697b      	ldr	r3, [r7, #20]
 8002334:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002336:	4a94      	ldr	r2, [pc, #592]	@ (8002588 <UART_SetConfig+0x5c4>)
 8002338:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800233c:	461a      	mov	r2, r3
 800233e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002340:	fbb3 f3f2 	udiv	r3, r3, r2
 8002344:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002346:	697b      	ldr	r3, [r7, #20]
 8002348:	685a      	ldr	r2, [r3, #4]
 800234a:	4613      	mov	r3, r2
 800234c:	005b      	lsls	r3, r3, #1
 800234e:	4413      	add	r3, r2
 8002350:	69ba      	ldr	r2, [r7, #24]
 8002352:	429a      	cmp	r2, r3
 8002354:	d305      	bcc.n	8002362 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8002356:	697b      	ldr	r3, [r7, #20]
 8002358:	685b      	ldr	r3, [r3, #4]
 800235a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800235c:	69ba      	ldr	r2, [r7, #24]
 800235e:	429a      	cmp	r2, r3
 8002360:	d903      	bls.n	800236a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8002362:	2301      	movs	r3, #1
 8002364:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8002368:	e113      	b.n	8002592 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800236a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800236c:	2200      	movs	r2, #0
 800236e:	60bb      	str	r3, [r7, #8]
 8002370:	60fa      	str	r2, [r7, #12]
 8002372:	697b      	ldr	r3, [r7, #20]
 8002374:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002376:	4a84      	ldr	r2, [pc, #528]	@ (8002588 <UART_SetConfig+0x5c4>)
 8002378:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800237c:	b29b      	uxth	r3, r3
 800237e:	2200      	movs	r2, #0
 8002380:	603b      	str	r3, [r7, #0]
 8002382:	607a      	str	r2, [r7, #4]
 8002384:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002388:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800238c:	f7fd ff48 	bl	8000220 <__aeabi_uldivmod>
 8002390:	4602      	mov	r2, r0
 8002392:	460b      	mov	r3, r1
 8002394:	4610      	mov	r0, r2
 8002396:	4619      	mov	r1, r3
 8002398:	f04f 0200 	mov.w	r2, #0
 800239c:	f04f 0300 	mov.w	r3, #0
 80023a0:	020b      	lsls	r3, r1, #8
 80023a2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80023a6:	0202      	lsls	r2, r0, #8
 80023a8:	6979      	ldr	r1, [r7, #20]
 80023aa:	6849      	ldr	r1, [r1, #4]
 80023ac:	0849      	lsrs	r1, r1, #1
 80023ae:	2000      	movs	r0, #0
 80023b0:	460c      	mov	r4, r1
 80023b2:	4605      	mov	r5, r0
 80023b4:	eb12 0804 	adds.w	r8, r2, r4
 80023b8:	eb43 0905 	adc.w	r9, r3, r5
 80023bc:	697b      	ldr	r3, [r7, #20]
 80023be:	685b      	ldr	r3, [r3, #4]
 80023c0:	2200      	movs	r2, #0
 80023c2:	469a      	mov	sl, r3
 80023c4:	4693      	mov	fp, r2
 80023c6:	4652      	mov	r2, sl
 80023c8:	465b      	mov	r3, fp
 80023ca:	4640      	mov	r0, r8
 80023cc:	4649      	mov	r1, r9
 80023ce:	f7fd ff27 	bl	8000220 <__aeabi_uldivmod>
 80023d2:	4602      	mov	r2, r0
 80023d4:	460b      	mov	r3, r1
 80023d6:	4613      	mov	r3, r2
 80023d8:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80023da:	6a3b      	ldr	r3, [r7, #32]
 80023dc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80023e0:	d308      	bcc.n	80023f4 <UART_SetConfig+0x430>
 80023e2:	6a3b      	ldr	r3, [r7, #32]
 80023e4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80023e8:	d204      	bcs.n	80023f4 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80023ea:	697b      	ldr	r3, [r7, #20]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	6a3a      	ldr	r2, [r7, #32]
 80023f0:	60da      	str	r2, [r3, #12]
 80023f2:	e0ce      	b.n	8002592 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80023f4:	2301      	movs	r3, #1
 80023f6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80023fa:	e0ca      	b.n	8002592 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80023fc:	697b      	ldr	r3, [r7, #20]
 80023fe:	69db      	ldr	r3, [r3, #28]
 8002400:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002404:	d166      	bne.n	80024d4 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8002406:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800240a:	2b08      	cmp	r3, #8
 800240c:	d827      	bhi.n	800245e <UART_SetConfig+0x49a>
 800240e:	a201      	add	r2, pc, #4	@ (adr r2, 8002414 <UART_SetConfig+0x450>)
 8002410:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002414:	08002439 	.word	0x08002439
 8002418:	08002441 	.word	0x08002441
 800241c:	08002449 	.word	0x08002449
 8002420:	0800245f 	.word	0x0800245f
 8002424:	0800244f 	.word	0x0800244f
 8002428:	0800245f 	.word	0x0800245f
 800242c:	0800245f 	.word	0x0800245f
 8002430:	0800245f 	.word	0x0800245f
 8002434:	08002457 	.word	0x08002457
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002438:	f7ff fcf8 	bl	8001e2c <HAL_RCC_GetPCLK1Freq>
 800243c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800243e:	e014      	b.n	800246a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002440:	f7ff fd0a 	bl	8001e58 <HAL_RCC_GetPCLK2Freq>
 8002444:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002446:	e010      	b.n	800246a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002448:	4b4e      	ldr	r3, [pc, #312]	@ (8002584 <UART_SetConfig+0x5c0>)
 800244a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800244c:	e00d      	b.n	800246a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800244e:	f7ff fc7f 	bl	8001d50 <HAL_RCC_GetSysClockFreq>
 8002452:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002454:	e009      	b.n	800246a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002456:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800245a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800245c:	e005      	b.n	800246a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800245e:	2300      	movs	r3, #0
 8002460:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8002462:	2301      	movs	r3, #1
 8002464:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8002468:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800246a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800246c:	2b00      	cmp	r3, #0
 800246e:	f000 8090 	beq.w	8002592 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002472:	697b      	ldr	r3, [r7, #20]
 8002474:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002476:	4a44      	ldr	r2, [pc, #272]	@ (8002588 <UART_SetConfig+0x5c4>)
 8002478:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800247c:	461a      	mov	r2, r3
 800247e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002480:	fbb3 f3f2 	udiv	r3, r3, r2
 8002484:	005a      	lsls	r2, r3, #1
 8002486:	697b      	ldr	r3, [r7, #20]
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	085b      	lsrs	r3, r3, #1
 800248c:	441a      	add	r2, r3
 800248e:	697b      	ldr	r3, [r7, #20]
 8002490:	685b      	ldr	r3, [r3, #4]
 8002492:	fbb2 f3f3 	udiv	r3, r2, r3
 8002496:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002498:	6a3b      	ldr	r3, [r7, #32]
 800249a:	2b0f      	cmp	r3, #15
 800249c:	d916      	bls.n	80024cc <UART_SetConfig+0x508>
 800249e:	6a3b      	ldr	r3, [r7, #32]
 80024a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80024a4:	d212      	bcs.n	80024cc <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80024a6:	6a3b      	ldr	r3, [r7, #32]
 80024a8:	b29b      	uxth	r3, r3
 80024aa:	f023 030f 	bic.w	r3, r3, #15
 80024ae:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80024b0:	6a3b      	ldr	r3, [r7, #32]
 80024b2:	085b      	lsrs	r3, r3, #1
 80024b4:	b29b      	uxth	r3, r3
 80024b6:	f003 0307 	and.w	r3, r3, #7
 80024ba:	b29a      	uxth	r2, r3
 80024bc:	8bfb      	ldrh	r3, [r7, #30]
 80024be:	4313      	orrs	r3, r2
 80024c0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80024c2:	697b      	ldr	r3, [r7, #20]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	8bfa      	ldrh	r2, [r7, #30]
 80024c8:	60da      	str	r2, [r3, #12]
 80024ca:	e062      	b.n	8002592 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80024cc:	2301      	movs	r3, #1
 80024ce:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80024d2:	e05e      	b.n	8002592 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80024d4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80024d8:	2b08      	cmp	r3, #8
 80024da:	d828      	bhi.n	800252e <UART_SetConfig+0x56a>
 80024dc:	a201      	add	r2, pc, #4	@ (adr r2, 80024e4 <UART_SetConfig+0x520>)
 80024de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024e2:	bf00      	nop
 80024e4:	08002509 	.word	0x08002509
 80024e8:	08002511 	.word	0x08002511
 80024ec:	08002519 	.word	0x08002519
 80024f0:	0800252f 	.word	0x0800252f
 80024f4:	0800251f 	.word	0x0800251f
 80024f8:	0800252f 	.word	0x0800252f
 80024fc:	0800252f 	.word	0x0800252f
 8002500:	0800252f 	.word	0x0800252f
 8002504:	08002527 	.word	0x08002527
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002508:	f7ff fc90 	bl	8001e2c <HAL_RCC_GetPCLK1Freq>
 800250c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800250e:	e014      	b.n	800253a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002510:	f7ff fca2 	bl	8001e58 <HAL_RCC_GetPCLK2Freq>
 8002514:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002516:	e010      	b.n	800253a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002518:	4b1a      	ldr	r3, [pc, #104]	@ (8002584 <UART_SetConfig+0x5c0>)
 800251a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800251c:	e00d      	b.n	800253a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800251e:	f7ff fc17 	bl	8001d50 <HAL_RCC_GetSysClockFreq>
 8002522:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002524:	e009      	b.n	800253a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002526:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800252a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800252c:	e005      	b.n	800253a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800252e:	2300      	movs	r3, #0
 8002530:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8002532:	2301      	movs	r3, #1
 8002534:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8002538:	bf00      	nop
    }

    if (pclk != 0U)
 800253a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800253c:	2b00      	cmp	r3, #0
 800253e:	d028      	beq.n	8002592 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002540:	697b      	ldr	r3, [r7, #20]
 8002542:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002544:	4a10      	ldr	r2, [pc, #64]	@ (8002588 <UART_SetConfig+0x5c4>)
 8002546:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800254a:	461a      	mov	r2, r3
 800254c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800254e:	fbb3 f2f2 	udiv	r2, r3, r2
 8002552:	697b      	ldr	r3, [r7, #20]
 8002554:	685b      	ldr	r3, [r3, #4]
 8002556:	085b      	lsrs	r3, r3, #1
 8002558:	441a      	add	r2, r3
 800255a:	697b      	ldr	r3, [r7, #20]
 800255c:	685b      	ldr	r3, [r3, #4]
 800255e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002562:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002564:	6a3b      	ldr	r3, [r7, #32]
 8002566:	2b0f      	cmp	r3, #15
 8002568:	d910      	bls.n	800258c <UART_SetConfig+0x5c8>
 800256a:	6a3b      	ldr	r3, [r7, #32]
 800256c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002570:	d20c      	bcs.n	800258c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002572:	6a3b      	ldr	r3, [r7, #32]
 8002574:	b29a      	uxth	r2, r3
 8002576:	697b      	ldr	r3, [r7, #20]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	60da      	str	r2, [r3, #12]
 800257c:	e009      	b.n	8002592 <UART_SetConfig+0x5ce>
 800257e:	bf00      	nop
 8002580:	40008000 	.word	0x40008000
 8002584:	00f42400 	.word	0x00f42400
 8002588:	080056b8 	.word	0x080056b8
      }
      else
      {
        ret = HAL_ERROR;
 800258c:	2301      	movs	r3, #1
 800258e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8002592:	697b      	ldr	r3, [r7, #20]
 8002594:	2201      	movs	r2, #1
 8002596:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800259a:	697b      	ldr	r3, [r7, #20]
 800259c:	2201      	movs	r2, #1
 800259e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80025a2:	697b      	ldr	r3, [r7, #20]
 80025a4:	2200      	movs	r2, #0
 80025a6:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80025a8:	697b      	ldr	r3, [r7, #20]
 80025aa:	2200      	movs	r2, #0
 80025ac:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80025ae:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80025b2:	4618      	mov	r0, r3
 80025b4:	3730      	adds	r7, #48	@ 0x30
 80025b6:	46bd      	mov	sp, r7
 80025b8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080025bc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80025bc:	b480      	push	{r7}
 80025be:	b083      	sub	sp, #12
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025c8:	f003 0308 	and.w	r3, r3, #8
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d00a      	beq.n	80025e6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	430a      	orrs	r2, r1
 80025e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025ea:	f003 0301 	and.w	r3, r3, #1
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d00a      	beq.n	8002608 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	685b      	ldr	r3, [r3, #4]
 80025f8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	430a      	orrs	r2, r1
 8002606:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800260c:	f003 0302 	and.w	r3, r3, #2
 8002610:	2b00      	cmp	r3, #0
 8002612:	d00a      	beq.n	800262a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	685b      	ldr	r3, [r3, #4]
 800261a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	430a      	orrs	r2, r1
 8002628:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800262e:	f003 0304 	and.w	r3, r3, #4
 8002632:	2b00      	cmp	r3, #0
 8002634:	d00a      	beq.n	800264c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	685b      	ldr	r3, [r3, #4]
 800263c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	430a      	orrs	r2, r1
 800264a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002650:	f003 0310 	and.w	r3, r3, #16
 8002654:	2b00      	cmp	r3, #0
 8002656:	d00a      	beq.n	800266e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	689b      	ldr	r3, [r3, #8]
 800265e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	430a      	orrs	r2, r1
 800266c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002672:	f003 0320 	and.w	r3, r3, #32
 8002676:	2b00      	cmp	r3, #0
 8002678:	d00a      	beq.n	8002690 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	689b      	ldr	r3, [r3, #8]
 8002680:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	430a      	orrs	r2, r1
 800268e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002694:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002698:	2b00      	cmp	r3, #0
 800269a:	d01a      	beq.n	80026d2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	685b      	ldr	r3, [r3, #4]
 80026a2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	430a      	orrs	r2, r1
 80026b0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026b6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80026ba:	d10a      	bne.n	80026d2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	685b      	ldr	r3, [r3, #4]
 80026c2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	430a      	orrs	r2, r1
 80026d0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d00a      	beq.n	80026f4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	430a      	orrs	r2, r1
 80026f2:	605a      	str	r2, [r3, #4]
  }
}
 80026f4:	bf00      	nop
 80026f6:	370c      	adds	r7, #12
 80026f8:	46bd      	mov	sp, r7
 80026fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fe:	4770      	bx	lr

08002700 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b098      	sub	sp, #96	@ 0x60
 8002704:	af02      	add	r7, sp, #8
 8002706:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	2200      	movs	r2, #0
 800270c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002710:	f7fe faee 	bl	8000cf0 <HAL_GetTick>
 8002714:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f003 0308 	and.w	r3, r3, #8
 8002720:	2b08      	cmp	r3, #8
 8002722:	d12f      	bne.n	8002784 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002724:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8002728:	9300      	str	r3, [sp, #0]
 800272a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800272c:	2200      	movs	r2, #0
 800272e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8002732:	6878      	ldr	r0, [r7, #4]
 8002734:	f000 f88e 	bl	8002854 <UART_WaitOnFlagUntilTimeout>
 8002738:	4603      	mov	r3, r0
 800273a:	2b00      	cmp	r3, #0
 800273c:	d022      	beq.n	8002784 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002744:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002746:	e853 3f00 	ldrex	r3, [r3]
 800274a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800274c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800274e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002752:	653b      	str	r3, [r7, #80]	@ 0x50
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	461a      	mov	r2, r3
 800275a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800275c:	647b      	str	r3, [r7, #68]	@ 0x44
 800275e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002760:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002762:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002764:	e841 2300 	strex	r3, r2, [r1]
 8002768:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800276a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800276c:	2b00      	cmp	r3, #0
 800276e:	d1e6      	bne.n	800273e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	2220      	movs	r2, #32
 8002774:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	2200      	movs	r2, #0
 800277c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002780:	2303      	movs	r3, #3
 8002782:	e063      	b.n	800284c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f003 0304 	and.w	r3, r3, #4
 800278e:	2b04      	cmp	r3, #4
 8002790:	d149      	bne.n	8002826 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002792:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8002796:	9300      	str	r3, [sp, #0]
 8002798:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800279a:	2200      	movs	r2, #0
 800279c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80027a0:	6878      	ldr	r0, [r7, #4]
 80027a2:	f000 f857 	bl	8002854 <UART_WaitOnFlagUntilTimeout>
 80027a6:	4603      	mov	r3, r0
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d03c      	beq.n	8002826 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027b4:	e853 3f00 	ldrex	r3, [r3]
 80027b8:	623b      	str	r3, [r7, #32]
   return(result);
 80027ba:	6a3b      	ldr	r3, [r7, #32]
 80027bc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80027c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	461a      	mov	r2, r3
 80027c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80027ca:	633b      	str	r3, [r7, #48]	@ 0x30
 80027cc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027ce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80027d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80027d2:	e841 2300 	strex	r3, r2, [r1]
 80027d6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80027d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d1e6      	bne.n	80027ac <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	3308      	adds	r3, #8
 80027e4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027e6:	693b      	ldr	r3, [r7, #16]
 80027e8:	e853 3f00 	ldrex	r3, [r3]
 80027ec:	60fb      	str	r3, [r7, #12]
   return(result);
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	f023 0301 	bic.w	r3, r3, #1
 80027f4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	3308      	adds	r3, #8
 80027fc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80027fe:	61fa      	str	r2, [r7, #28]
 8002800:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002802:	69b9      	ldr	r1, [r7, #24]
 8002804:	69fa      	ldr	r2, [r7, #28]
 8002806:	e841 2300 	strex	r3, r2, [r1]
 800280a:	617b      	str	r3, [r7, #20]
   return(result);
 800280c:	697b      	ldr	r3, [r7, #20]
 800280e:	2b00      	cmp	r3, #0
 8002810:	d1e5      	bne.n	80027de <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2220      	movs	r2, #32
 8002816:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	2200      	movs	r2, #0
 800281e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002822:	2303      	movs	r3, #3
 8002824:	e012      	b.n	800284c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	2220      	movs	r2, #32
 800282a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	2220      	movs	r2, #32
 8002832:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	2200      	movs	r2, #0
 800283a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2200      	movs	r2, #0
 8002840:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	2200      	movs	r2, #0
 8002846:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800284a:	2300      	movs	r3, #0
}
 800284c:	4618      	mov	r0, r3
 800284e:	3758      	adds	r7, #88	@ 0x58
 8002850:	46bd      	mov	sp, r7
 8002852:	bd80      	pop	{r7, pc}

08002854 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b084      	sub	sp, #16
 8002858:	af00      	add	r7, sp, #0
 800285a:	60f8      	str	r0, [r7, #12]
 800285c:	60b9      	str	r1, [r7, #8]
 800285e:	603b      	str	r3, [r7, #0]
 8002860:	4613      	mov	r3, r2
 8002862:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002864:	e04f      	b.n	8002906 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002866:	69bb      	ldr	r3, [r7, #24]
 8002868:	f1b3 3fff 	cmp.w	r3, #4294967295
 800286c:	d04b      	beq.n	8002906 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800286e:	f7fe fa3f 	bl	8000cf0 <HAL_GetTick>
 8002872:	4602      	mov	r2, r0
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	1ad3      	subs	r3, r2, r3
 8002878:	69ba      	ldr	r2, [r7, #24]
 800287a:	429a      	cmp	r2, r3
 800287c:	d302      	bcc.n	8002884 <UART_WaitOnFlagUntilTimeout+0x30>
 800287e:	69bb      	ldr	r3, [r7, #24]
 8002880:	2b00      	cmp	r3, #0
 8002882:	d101      	bne.n	8002888 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002884:	2303      	movs	r3, #3
 8002886:	e04e      	b.n	8002926 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f003 0304 	and.w	r3, r3, #4
 8002892:	2b00      	cmp	r3, #0
 8002894:	d037      	beq.n	8002906 <UART_WaitOnFlagUntilTimeout+0xb2>
 8002896:	68bb      	ldr	r3, [r7, #8]
 8002898:	2b80      	cmp	r3, #128	@ 0x80
 800289a:	d034      	beq.n	8002906 <UART_WaitOnFlagUntilTimeout+0xb2>
 800289c:	68bb      	ldr	r3, [r7, #8]
 800289e:	2b40      	cmp	r3, #64	@ 0x40
 80028a0:	d031      	beq.n	8002906 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	69db      	ldr	r3, [r3, #28]
 80028a8:	f003 0308 	and.w	r3, r3, #8
 80028ac:	2b08      	cmp	r3, #8
 80028ae:	d110      	bne.n	80028d2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	2208      	movs	r2, #8
 80028b6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80028b8:	68f8      	ldr	r0, [r7, #12]
 80028ba:	f000 f838 	bl	800292e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	2208      	movs	r2, #8
 80028c2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	2200      	movs	r2, #0
 80028ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80028ce:	2301      	movs	r3, #1
 80028d0:	e029      	b.n	8002926 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	69db      	ldr	r3, [r3, #28]
 80028d8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80028dc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80028e0:	d111      	bne.n	8002906 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80028ea:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80028ec:	68f8      	ldr	r0, [r7, #12]
 80028ee:	f000 f81e 	bl	800292e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	2220      	movs	r2, #32
 80028f6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	2200      	movs	r2, #0
 80028fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8002902:	2303      	movs	r3, #3
 8002904:	e00f      	b.n	8002926 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	69da      	ldr	r2, [r3, #28]
 800290c:	68bb      	ldr	r3, [r7, #8]
 800290e:	4013      	ands	r3, r2
 8002910:	68ba      	ldr	r2, [r7, #8]
 8002912:	429a      	cmp	r2, r3
 8002914:	bf0c      	ite	eq
 8002916:	2301      	moveq	r3, #1
 8002918:	2300      	movne	r3, #0
 800291a:	b2db      	uxtb	r3, r3
 800291c:	461a      	mov	r2, r3
 800291e:	79fb      	ldrb	r3, [r7, #7]
 8002920:	429a      	cmp	r2, r3
 8002922:	d0a0      	beq.n	8002866 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002924:	2300      	movs	r3, #0
}
 8002926:	4618      	mov	r0, r3
 8002928:	3710      	adds	r7, #16
 800292a:	46bd      	mov	sp, r7
 800292c:	bd80      	pop	{r7, pc}

0800292e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800292e:	b480      	push	{r7}
 8002930:	b095      	sub	sp, #84	@ 0x54
 8002932:	af00      	add	r7, sp, #0
 8002934:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800293c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800293e:	e853 3f00 	ldrex	r3, [r3]
 8002942:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002944:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002946:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800294a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	461a      	mov	r2, r3
 8002952:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002954:	643b      	str	r3, [r7, #64]	@ 0x40
 8002956:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002958:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800295a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800295c:	e841 2300 	strex	r3, r2, [r1]
 8002960:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002962:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002964:	2b00      	cmp	r3, #0
 8002966:	d1e6      	bne.n	8002936 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	3308      	adds	r3, #8
 800296e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002970:	6a3b      	ldr	r3, [r7, #32]
 8002972:	e853 3f00 	ldrex	r3, [r3]
 8002976:	61fb      	str	r3, [r7, #28]
   return(result);
 8002978:	69fb      	ldr	r3, [r7, #28]
 800297a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800297e:	f023 0301 	bic.w	r3, r3, #1
 8002982:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	3308      	adds	r3, #8
 800298a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800298c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800298e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002990:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002992:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002994:	e841 2300 	strex	r3, r2, [r1]
 8002998:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800299a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800299c:	2b00      	cmp	r3, #0
 800299e:	d1e3      	bne.n	8002968 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80029a4:	2b01      	cmp	r3, #1
 80029a6:	d118      	bne.n	80029da <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	e853 3f00 	ldrex	r3, [r3]
 80029b4:	60bb      	str	r3, [r7, #8]
   return(result);
 80029b6:	68bb      	ldr	r3, [r7, #8]
 80029b8:	f023 0310 	bic.w	r3, r3, #16
 80029bc:	647b      	str	r3, [r7, #68]	@ 0x44
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	461a      	mov	r2, r3
 80029c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80029c6:	61bb      	str	r3, [r7, #24]
 80029c8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029ca:	6979      	ldr	r1, [r7, #20]
 80029cc:	69ba      	ldr	r2, [r7, #24]
 80029ce:	e841 2300 	strex	r3, r2, [r1]
 80029d2:	613b      	str	r3, [r7, #16]
   return(result);
 80029d4:	693b      	ldr	r3, [r7, #16]
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d1e6      	bne.n	80029a8 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	2220      	movs	r2, #32
 80029de:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	2200      	movs	r2, #0
 80029e6:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	2200      	movs	r2, #0
 80029ec:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80029ee:	bf00      	nop
 80029f0:	3754      	adds	r7, #84	@ 0x54
 80029f2:	46bd      	mov	sp, r7
 80029f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f8:	4770      	bx	lr
	...

080029fc <__NVIC_SetPriority>:
{
 80029fc:	b480      	push	{r7}
 80029fe:	b083      	sub	sp, #12
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	4603      	mov	r3, r0
 8002a04:	6039      	str	r1, [r7, #0]
 8002a06:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	db0a      	blt.n	8002a26 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	b2da      	uxtb	r2, r3
 8002a14:	490c      	ldr	r1, [pc, #48]	@ (8002a48 <__NVIC_SetPriority+0x4c>)
 8002a16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a1a:	0112      	lsls	r2, r2, #4
 8002a1c:	b2d2      	uxtb	r2, r2
 8002a1e:	440b      	add	r3, r1
 8002a20:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002a24:	e00a      	b.n	8002a3c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	b2da      	uxtb	r2, r3
 8002a2a:	4908      	ldr	r1, [pc, #32]	@ (8002a4c <__NVIC_SetPriority+0x50>)
 8002a2c:	79fb      	ldrb	r3, [r7, #7]
 8002a2e:	f003 030f 	and.w	r3, r3, #15
 8002a32:	3b04      	subs	r3, #4
 8002a34:	0112      	lsls	r2, r2, #4
 8002a36:	b2d2      	uxtb	r2, r2
 8002a38:	440b      	add	r3, r1
 8002a3a:	761a      	strb	r2, [r3, #24]
}
 8002a3c:	bf00      	nop
 8002a3e:	370c      	adds	r7, #12
 8002a40:	46bd      	mov	sp, r7
 8002a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a46:	4770      	bx	lr
 8002a48:	e000e100 	.word	0xe000e100
 8002a4c:	e000ed00 	.word	0xe000ed00

08002a50 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8002a50:	b580      	push	{r7, lr}
 8002a52:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8002a54:	2100      	movs	r1, #0
 8002a56:	f06f 0004 	mvn.w	r0, #4
 8002a5a:	f7ff ffcf 	bl	80029fc <__NVIC_SetPriority>
#endif
}
 8002a5e:	bf00      	nop
 8002a60:	bd80      	pop	{r7, pc}
	...

08002a64 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8002a64:	b480      	push	{r7}
 8002a66:	b083      	sub	sp, #12
 8002a68:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002a6a:	f3ef 8305 	mrs	r3, IPSR
 8002a6e:	603b      	str	r3, [r7, #0]
  return(result);
 8002a70:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d003      	beq.n	8002a7e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8002a76:	f06f 0305 	mvn.w	r3, #5
 8002a7a:	607b      	str	r3, [r7, #4]
 8002a7c:	e00c      	b.n	8002a98 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8002a7e:	4b0a      	ldr	r3, [pc, #40]	@ (8002aa8 <osKernelInitialize+0x44>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d105      	bne.n	8002a92 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8002a86:	4b08      	ldr	r3, [pc, #32]	@ (8002aa8 <osKernelInitialize+0x44>)
 8002a88:	2201      	movs	r2, #1
 8002a8a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	607b      	str	r3, [r7, #4]
 8002a90:	e002      	b.n	8002a98 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8002a92:	f04f 33ff 	mov.w	r3, #4294967295
 8002a96:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8002a98:	687b      	ldr	r3, [r7, #4]
}
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	370c      	adds	r7, #12
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa4:	4770      	bx	lr
 8002aa6:	bf00      	nop
 8002aa8:	20000100 	.word	0x20000100

08002aac <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b082      	sub	sp, #8
 8002ab0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002ab2:	f3ef 8305 	mrs	r3, IPSR
 8002ab6:	603b      	str	r3, [r7, #0]
  return(result);
 8002ab8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d003      	beq.n	8002ac6 <osKernelStart+0x1a>
    stat = osErrorISR;
 8002abe:	f06f 0305 	mvn.w	r3, #5
 8002ac2:	607b      	str	r3, [r7, #4]
 8002ac4:	e010      	b.n	8002ae8 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8002ac6:	4b0b      	ldr	r3, [pc, #44]	@ (8002af4 <osKernelStart+0x48>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	2b01      	cmp	r3, #1
 8002acc:	d109      	bne.n	8002ae2 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8002ace:	f7ff ffbf 	bl	8002a50 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8002ad2:	4b08      	ldr	r3, [pc, #32]	@ (8002af4 <osKernelStart+0x48>)
 8002ad4:	2202      	movs	r2, #2
 8002ad6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8002ad8:	f001 f87a 	bl	8003bd0 <vTaskStartScheduler>
      stat = osOK;
 8002adc:	2300      	movs	r3, #0
 8002ade:	607b      	str	r3, [r7, #4]
 8002ae0:	e002      	b.n	8002ae8 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8002ae2:	f04f 33ff 	mov.w	r3, #4294967295
 8002ae6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8002ae8:	687b      	ldr	r3, [r7, #4]
}
 8002aea:	4618      	mov	r0, r3
 8002aec:	3708      	adds	r7, #8
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bd80      	pop	{r7, pc}
 8002af2:	bf00      	nop
 8002af4:	20000100 	.word	0x20000100

08002af8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b08e      	sub	sp, #56	@ 0x38
 8002afc:	af04      	add	r7, sp, #16
 8002afe:	60f8      	str	r0, [r7, #12]
 8002b00:	60b9      	str	r1, [r7, #8]
 8002b02:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8002b04:	2300      	movs	r3, #0
 8002b06:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002b08:	f3ef 8305 	mrs	r3, IPSR
 8002b0c:	617b      	str	r3, [r7, #20]
  return(result);
 8002b0e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d17e      	bne.n	8002c12 <osThreadNew+0x11a>
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d07b      	beq.n	8002c12 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8002b1a:	2380      	movs	r3, #128	@ 0x80
 8002b1c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8002b1e:	2318      	movs	r3, #24
 8002b20:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8002b22:	2300      	movs	r3, #0
 8002b24:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8002b26:	f04f 33ff 	mov.w	r3, #4294967295
 8002b2a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d045      	beq.n	8002bbe <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d002      	beq.n	8002b40 <osThreadNew+0x48>
        name = attr->name;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	699b      	ldr	r3, [r3, #24]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d002      	beq.n	8002b4e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	699b      	ldr	r3, [r3, #24]
 8002b4c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8002b4e:	69fb      	ldr	r3, [r7, #28]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d008      	beq.n	8002b66 <osThreadNew+0x6e>
 8002b54:	69fb      	ldr	r3, [r7, #28]
 8002b56:	2b38      	cmp	r3, #56	@ 0x38
 8002b58:	d805      	bhi.n	8002b66 <osThreadNew+0x6e>
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	f003 0301 	and.w	r3, r3, #1
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d001      	beq.n	8002b6a <osThreadNew+0x72>
        return (NULL);
 8002b66:	2300      	movs	r3, #0
 8002b68:	e054      	b.n	8002c14 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	695b      	ldr	r3, [r3, #20]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d003      	beq.n	8002b7a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	695b      	ldr	r3, [r3, #20]
 8002b76:	089b      	lsrs	r3, r3, #2
 8002b78:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	689b      	ldr	r3, [r3, #8]
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d00e      	beq.n	8002ba0 <osThreadNew+0xa8>
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	68db      	ldr	r3, [r3, #12]
 8002b86:	2b5b      	cmp	r3, #91	@ 0x5b
 8002b88:	d90a      	bls.n	8002ba0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d006      	beq.n	8002ba0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	695b      	ldr	r3, [r3, #20]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d002      	beq.n	8002ba0 <osThreadNew+0xa8>
        mem = 1;
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	61bb      	str	r3, [r7, #24]
 8002b9e:	e010      	b.n	8002bc2 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	689b      	ldr	r3, [r3, #8]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d10c      	bne.n	8002bc2 <osThreadNew+0xca>
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	68db      	ldr	r3, [r3, #12]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d108      	bne.n	8002bc2 <osThreadNew+0xca>
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	691b      	ldr	r3, [r3, #16]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d104      	bne.n	8002bc2 <osThreadNew+0xca>
          mem = 0;
 8002bb8:	2300      	movs	r3, #0
 8002bba:	61bb      	str	r3, [r7, #24]
 8002bbc:	e001      	b.n	8002bc2 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8002bc2:	69bb      	ldr	r3, [r7, #24]
 8002bc4:	2b01      	cmp	r3, #1
 8002bc6:	d110      	bne.n	8002bea <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8002bcc:	687a      	ldr	r2, [r7, #4]
 8002bce:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002bd0:	9202      	str	r2, [sp, #8]
 8002bd2:	9301      	str	r3, [sp, #4]
 8002bd4:	69fb      	ldr	r3, [r7, #28]
 8002bd6:	9300      	str	r3, [sp, #0]
 8002bd8:	68bb      	ldr	r3, [r7, #8]
 8002bda:	6a3a      	ldr	r2, [r7, #32]
 8002bdc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002bde:	68f8      	ldr	r0, [r7, #12]
 8002be0:	f000 fe1a 	bl	8003818 <xTaskCreateStatic>
 8002be4:	4603      	mov	r3, r0
 8002be6:	613b      	str	r3, [r7, #16]
 8002be8:	e013      	b.n	8002c12 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8002bea:	69bb      	ldr	r3, [r7, #24]
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d110      	bne.n	8002c12 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8002bf0:	6a3b      	ldr	r3, [r7, #32]
 8002bf2:	b29a      	uxth	r2, r3
 8002bf4:	f107 0310 	add.w	r3, r7, #16
 8002bf8:	9301      	str	r3, [sp, #4]
 8002bfa:	69fb      	ldr	r3, [r7, #28]
 8002bfc:	9300      	str	r3, [sp, #0]
 8002bfe:	68bb      	ldr	r3, [r7, #8]
 8002c00:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002c02:	68f8      	ldr	r0, [r7, #12]
 8002c04:	f000 fe68 	bl	80038d8 <xTaskCreate>
 8002c08:	4603      	mov	r3, r0
 8002c0a:	2b01      	cmp	r3, #1
 8002c0c:	d001      	beq.n	8002c12 <osThreadNew+0x11a>
            hTask = NULL;
 8002c0e:	2300      	movs	r3, #0
 8002c10:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8002c12:	693b      	ldr	r3, [r7, #16]
}
 8002c14:	4618      	mov	r0, r3
 8002c16:	3728      	adds	r7, #40	@ 0x28
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	bd80      	pop	{r7, pc}

08002c1c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b084      	sub	sp, #16
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002c24:	f3ef 8305 	mrs	r3, IPSR
 8002c28:	60bb      	str	r3, [r7, #8]
  return(result);
 8002c2a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d003      	beq.n	8002c38 <osDelay+0x1c>
    stat = osErrorISR;
 8002c30:	f06f 0305 	mvn.w	r3, #5
 8002c34:	60fb      	str	r3, [r7, #12]
 8002c36:	e007      	b.n	8002c48 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8002c38:	2300      	movs	r3, #0
 8002c3a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d002      	beq.n	8002c48 <osDelay+0x2c>
      vTaskDelay(ticks);
 8002c42:	6878      	ldr	r0, [r7, #4]
 8002c44:	f000 ff8e 	bl	8003b64 <vTaskDelay>
    }
  }

  return (stat);
 8002c48:	68fb      	ldr	r3, [r7, #12]
}
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	3710      	adds	r7, #16
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bd80      	pop	{r7, pc}
	...

08002c54 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8002c54:	b480      	push	{r7}
 8002c56:	b085      	sub	sp, #20
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	60f8      	str	r0, [r7, #12]
 8002c5c:	60b9      	str	r1, [r7, #8]
 8002c5e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	4a07      	ldr	r2, [pc, #28]	@ (8002c80 <vApplicationGetIdleTaskMemory+0x2c>)
 8002c64:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8002c66:	68bb      	ldr	r3, [r7, #8]
 8002c68:	4a06      	ldr	r2, [pc, #24]	@ (8002c84 <vApplicationGetIdleTaskMemory+0x30>)
 8002c6a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	2280      	movs	r2, #128	@ 0x80
 8002c70:	601a      	str	r2, [r3, #0]
}
 8002c72:	bf00      	nop
 8002c74:	3714      	adds	r7, #20
 8002c76:	46bd      	mov	sp, r7
 8002c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7c:	4770      	bx	lr
 8002c7e:	bf00      	nop
 8002c80:	20000104 	.word	0x20000104
 8002c84:	20000160 	.word	0x20000160

08002c88 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002c88:	b480      	push	{r7}
 8002c8a:	b085      	sub	sp, #20
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	60f8      	str	r0, [r7, #12]
 8002c90:	60b9      	str	r1, [r7, #8]
 8002c92:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	4a07      	ldr	r2, [pc, #28]	@ (8002cb4 <vApplicationGetTimerTaskMemory+0x2c>)
 8002c98:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8002c9a:	68bb      	ldr	r3, [r7, #8]
 8002c9c:	4a06      	ldr	r2, [pc, #24]	@ (8002cb8 <vApplicationGetTimerTaskMemory+0x30>)
 8002c9e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002ca6:	601a      	str	r2, [r3, #0]
}
 8002ca8:	bf00      	nop
 8002caa:	3714      	adds	r7, #20
 8002cac:	46bd      	mov	sp, r7
 8002cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb2:	4770      	bx	lr
 8002cb4:	20000360 	.word	0x20000360
 8002cb8:	200003bc 	.word	0x200003bc

08002cbc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	b083      	sub	sp, #12
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	f103 0208 	add.w	r2, r3, #8
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	f04f 32ff 	mov.w	r2, #4294967295
 8002cd4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	f103 0208 	add.w	r2, r3, #8
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	f103 0208 	add.w	r2, r3, #8
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	2200      	movs	r2, #0
 8002cee:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002cf0:	bf00      	nop
 8002cf2:	370c      	adds	r7, #12
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfa:	4770      	bx	lr

08002cfc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	b083      	sub	sp, #12
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2200      	movs	r2, #0
 8002d08:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002d0a:	bf00      	nop
 8002d0c:	370c      	adds	r7, #12
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d14:	4770      	bx	lr

08002d16 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002d16:	b480      	push	{r7}
 8002d18:	b085      	sub	sp, #20
 8002d1a:	af00      	add	r7, sp, #0
 8002d1c:	6078      	str	r0, [r7, #4]
 8002d1e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	685b      	ldr	r3, [r3, #4]
 8002d24:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	68fa      	ldr	r2, [r7, #12]
 8002d2a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	689a      	ldr	r2, [r3, #8]
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	689b      	ldr	r3, [r3, #8]
 8002d38:	683a      	ldr	r2, [r7, #0]
 8002d3a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	683a      	ldr	r2, [r7, #0]
 8002d40:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002d42:	683b      	ldr	r3, [r7, #0]
 8002d44:	687a      	ldr	r2, [r7, #4]
 8002d46:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	1c5a      	adds	r2, r3, #1
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	601a      	str	r2, [r3, #0]
}
 8002d52:	bf00      	nop
 8002d54:	3714      	adds	r7, #20
 8002d56:	46bd      	mov	sp, r7
 8002d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5c:	4770      	bx	lr

08002d5e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002d5e:	b480      	push	{r7}
 8002d60:	b085      	sub	sp, #20
 8002d62:	af00      	add	r7, sp, #0
 8002d64:	6078      	str	r0, [r7, #4]
 8002d66:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002d6e:	68bb      	ldr	r3, [r7, #8]
 8002d70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d74:	d103      	bne.n	8002d7e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	691b      	ldr	r3, [r3, #16]
 8002d7a:	60fb      	str	r3, [r7, #12]
 8002d7c:	e00c      	b.n	8002d98 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	3308      	adds	r3, #8
 8002d82:	60fb      	str	r3, [r7, #12]
 8002d84:	e002      	b.n	8002d8c <vListInsert+0x2e>
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	685b      	ldr	r3, [r3, #4]
 8002d8a:	60fb      	str	r3, [r7, #12]
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	685b      	ldr	r3, [r3, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	68ba      	ldr	r2, [r7, #8]
 8002d94:	429a      	cmp	r2, r3
 8002d96:	d2f6      	bcs.n	8002d86 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	685a      	ldr	r2, [r3, #4]
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	685b      	ldr	r3, [r3, #4]
 8002da4:	683a      	ldr	r2, [r7, #0]
 8002da6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	68fa      	ldr	r2, [r7, #12]
 8002dac:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	683a      	ldr	r2, [r7, #0]
 8002db2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	687a      	ldr	r2, [r7, #4]
 8002db8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	1c5a      	adds	r2, r3, #1
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	601a      	str	r2, [r3, #0]
}
 8002dc4:	bf00      	nop
 8002dc6:	3714      	adds	r7, #20
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dce:	4770      	bx	lr

08002dd0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	b085      	sub	sp, #20
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	691b      	ldr	r3, [r3, #16]
 8002ddc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	685b      	ldr	r3, [r3, #4]
 8002de2:	687a      	ldr	r2, [r7, #4]
 8002de4:	6892      	ldr	r2, [r2, #8]
 8002de6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	689b      	ldr	r3, [r3, #8]
 8002dec:	687a      	ldr	r2, [r7, #4]
 8002dee:	6852      	ldr	r2, [r2, #4]
 8002df0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	685b      	ldr	r3, [r3, #4]
 8002df6:	687a      	ldr	r2, [r7, #4]
 8002df8:	429a      	cmp	r2, r3
 8002dfa:	d103      	bne.n	8002e04 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	689a      	ldr	r2, [r3, #8]
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2200      	movs	r2, #0
 8002e08:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	1e5a      	subs	r2, r3, #1
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	681b      	ldr	r3, [r3, #0]
}
 8002e18:	4618      	mov	r0, r3
 8002e1a:	3714      	adds	r7, #20
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e22:	4770      	bx	lr

08002e24 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b084      	sub	sp, #16
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
 8002e2c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d10b      	bne.n	8002e50 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002e38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e3c:	f383 8811 	msr	BASEPRI, r3
 8002e40:	f3bf 8f6f 	isb	sy
 8002e44:	f3bf 8f4f 	dsb	sy
 8002e48:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002e4a:	bf00      	nop
 8002e4c:	bf00      	nop
 8002e4e:	e7fd      	b.n	8002e4c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002e50:	f002 f87a 	bl	8004f48 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	681a      	ldr	r2, [r3, #0]
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e5c:	68f9      	ldr	r1, [r7, #12]
 8002e5e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002e60:	fb01 f303 	mul.w	r3, r1, r3
 8002e64:	441a      	add	r2, r3
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	681a      	ldr	r2, [r3, #0]
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	681a      	ldr	r2, [r3, #0]
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e80:	3b01      	subs	r3, #1
 8002e82:	68f9      	ldr	r1, [r7, #12]
 8002e84:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002e86:	fb01 f303 	mul.w	r3, r1, r3
 8002e8a:	441a      	add	r2, r3
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	22ff      	movs	r2, #255	@ 0xff
 8002e94:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	22ff      	movs	r2, #255	@ 0xff
 8002e9c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d114      	bne.n	8002ed0 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	691b      	ldr	r3, [r3, #16]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d01a      	beq.n	8002ee4 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	3310      	adds	r3, #16
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	f001 f91a 	bl	80040ec <xTaskRemoveFromEventList>
 8002eb8:	4603      	mov	r3, r0
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d012      	beq.n	8002ee4 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002ebe:	4b0d      	ldr	r3, [pc, #52]	@ (8002ef4 <xQueueGenericReset+0xd0>)
 8002ec0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002ec4:	601a      	str	r2, [r3, #0]
 8002ec6:	f3bf 8f4f 	dsb	sy
 8002eca:	f3bf 8f6f 	isb	sy
 8002ece:	e009      	b.n	8002ee4 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	3310      	adds	r3, #16
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	f7ff fef1 	bl	8002cbc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	3324      	adds	r3, #36	@ 0x24
 8002ede:	4618      	mov	r0, r3
 8002ee0:	f7ff feec 	bl	8002cbc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002ee4:	f002 f862 	bl	8004fac <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002ee8:	2301      	movs	r3, #1
}
 8002eea:	4618      	mov	r0, r3
 8002eec:	3710      	adds	r7, #16
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	bd80      	pop	{r7, pc}
 8002ef2:	bf00      	nop
 8002ef4:	e000ed04 	.word	0xe000ed04

08002ef8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b08e      	sub	sp, #56	@ 0x38
 8002efc:	af02      	add	r7, sp, #8
 8002efe:	60f8      	str	r0, [r7, #12]
 8002f00:	60b9      	str	r1, [r7, #8]
 8002f02:	607a      	str	r2, [r7, #4]
 8002f04:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d10b      	bne.n	8002f24 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8002f0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f10:	f383 8811 	msr	BASEPRI, r3
 8002f14:	f3bf 8f6f 	isb	sy
 8002f18:	f3bf 8f4f 	dsb	sy
 8002f1c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002f1e:	bf00      	nop
 8002f20:	bf00      	nop
 8002f22:	e7fd      	b.n	8002f20 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d10b      	bne.n	8002f42 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8002f2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f2e:	f383 8811 	msr	BASEPRI, r3
 8002f32:	f3bf 8f6f 	isb	sy
 8002f36:	f3bf 8f4f 	dsb	sy
 8002f3a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002f3c:	bf00      	nop
 8002f3e:	bf00      	nop
 8002f40:	e7fd      	b.n	8002f3e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d002      	beq.n	8002f4e <xQueueGenericCreateStatic+0x56>
 8002f48:	68bb      	ldr	r3, [r7, #8]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d001      	beq.n	8002f52 <xQueueGenericCreateStatic+0x5a>
 8002f4e:	2301      	movs	r3, #1
 8002f50:	e000      	b.n	8002f54 <xQueueGenericCreateStatic+0x5c>
 8002f52:	2300      	movs	r3, #0
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d10b      	bne.n	8002f70 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8002f58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f5c:	f383 8811 	msr	BASEPRI, r3
 8002f60:	f3bf 8f6f 	isb	sy
 8002f64:	f3bf 8f4f 	dsb	sy
 8002f68:	623b      	str	r3, [r7, #32]
}
 8002f6a:	bf00      	nop
 8002f6c:	bf00      	nop
 8002f6e:	e7fd      	b.n	8002f6c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d102      	bne.n	8002f7c <xQueueGenericCreateStatic+0x84>
 8002f76:	68bb      	ldr	r3, [r7, #8]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d101      	bne.n	8002f80 <xQueueGenericCreateStatic+0x88>
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	e000      	b.n	8002f82 <xQueueGenericCreateStatic+0x8a>
 8002f80:	2300      	movs	r3, #0
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d10b      	bne.n	8002f9e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8002f86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f8a:	f383 8811 	msr	BASEPRI, r3
 8002f8e:	f3bf 8f6f 	isb	sy
 8002f92:	f3bf 8f4f 	dsb	sy
 8002f96:	61fb      	str	r3, [r7, #28]
}
 8002f98:	bf00      	nop
 8002f9a:	bf00      	nop
 8002f9c:	e7fd      	b.n	8002f9a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002f9e:	2350      	movs	r3, #80	@ 0x50
 8002fa0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002fa2:	697b      	ldr	r3, [r7, #20]
 8002fa4:	2b50      	cmp	r3, #80	@ 0x50
 8002fa6:	d00b      	beq.n	8002fc0 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8002fa8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002fac:	f383 8811 	msr	BASEPRI, r3
 8002fb0:	f3bf 8f6f 	isb	sy
 8002fb4:	f3bf 8f4f 	dsb	sy
 8002fb8:	61bb      	str	r3, [r7, #24]
}
 8002fba:	bf00      	nop
 8002fbc:	bf00      	nop
 8002fbe:	e7fd      	b.n	8002fbc <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002fc0:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8002fc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d00d      	beq.n	8002fe8 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002fcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002fce:	2201      	movs	r2, #1
 8002fd0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002fd4:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8002fd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002fda:	9300      	str	r3, [sp, #0]
 8002fdc:	4613      	mov	r3, r2
 8002fde:	687a      	ldr	r2, [r7, #4]
 8002fe0:	68b9      	ldr	r1, [r7, #8]
 8002fe2:	68f8      	ldr	r0, [r7, #12]
 8002fe4:	f000 f805 	bl	8002ff2 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002fe8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8002fea:	4618      	mov	r0, r3
 8002fec:	3730      	adds	r7, #48	@ 0x30
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}

08002ff2 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002ff2:	b580      	push	{r7, lr}
 8002ff4:	b084      	sub	sp, #16
 8002ff6:	af00      	add	r7, sp, #0
 8002ff8:	60f8      	str	r0, [r7, #12]
 8002ffa:	60b9      	str	r1, [r7, #8]
 8002ffc:	607a      	str	r2, [r7, #4]
 8002ffe:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003000:	68bb      	ldr	r3, [r7, #8]
 8003002:	2b00      	cmp	r3, #0
 8003004:	d103      	bne.n	800300e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003006:	69bb      	ldr	r3, [r7, #24]
 8003008:	69ba      	ldr	r2, [r7, #24]
 800300a:	601a      	str	r2, [r3, #0]
 800300c:	e002      	b.n	8003014 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800300e:	69bb      	ldr	r3, [r7, #24]
 8003010:	687a      	ldr	r2, [r7, #4]
 8003012:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003014:	69bb      	ldr	r3, [r7, #24]
 8003016:	68fa      	ldr	r2, [r7, #12]
 8003018:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800301a:	69bb      	ldr	r3, [r7, #24]
 800301c:	68ba      	ldr	r2, [r7, #8]
 800301e:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003020:	2101      	movs	r1, #1
 8003022:	69b8      	ldr	r0, [r7, #24]
 8003024:	f7ff fefe 	bl	8002e24 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8003028:	69bb      	ldr	r3, [r7, #24]
 800302a:	78fa      	ldrb	r2, [r7, #3]
 800302c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003030:	bf00      	nop
 8003032:	3710      	adds	r7, #16
 8003034:	46bd      	mov	sp, r7
 8003036:	bd80      	pop	{r7, pc}

08003038 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b08e      	sub	sp, #56	@ 0x38
 800303c:	af00      	add	r7, sp, #0
 800303e:	60f8      	str	r0, [r7, #12]
 8003040:	60b9      	str	r1, [r7, #8]
 8003042:	607a      	str	r2, [r7, #4]
 8003044:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003046:	2300      	movs	r3, #0
 8003048:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800304e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003050:	2b00      	cmp	r3, #0
 8003052:	d10b      	bne.n	800306c <xQueueGenericSend+0x34>
	__asm volatile
 8003054:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003058:	f383 8811 	msr	BASEPRI, r3
 800305c:	f3bf 8f6f 	isb	sy
 8003060:	f3bf 8f4f 	dsb	sy
 8003064:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003066:	bf00      	nop
 8003068:	bf00      	nop
 800306a:	e7fd      	b.n	8003068 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800306c:	68bb      	ldr	r3, [r7, #8]
 800306e:	2b00      	cmp	r3, #0
 8003070:	d103      	bne.n	800307a <xQueueGenericSend+0x42>
 8003072:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003074:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003076:	2b00      	cmp	r3, #0
 8003078:	d101      	bne.n	800307e <xQueueGenericSend+0x46>
 800307a:	2301      	movs	r3, #1
 800307c:	e000      	b.n	8003080 <xQueueGenericSend+0x48>
 800307e:	2300      	movs	r3, #0
 8003080:	2b00      	cmp	r3, #0
 8003082:	d10b      	bne.n	800309c <xQueueGenericSend+0x64>
	__asm volatile
 8003084:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003088:	f383 8811 	msr	BASEPRI, r3
 800308c:	f3bf 8f6f 	isb	sy
 8003090:	f3bf 8f4f 	dsb	sy
 8003094:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003096:	bf00      	nop
 8003098:	bf00      	nop
 800309a:	e7fd      	b.n	8003098 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	2b02      	cmp	r3, #2
 80030a0:	d103      	bne.n	80030aa <xQueueGenericSend+0x72>
 80030a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030a6:	2b01      	cmp	r3, #1
 80030a8:	d101      	bne.n	80030ae <xQueueGenericSend+0x76>
 80030aa:	2301      	movs	r3, #1
 80030ac:	e000      	b.n	80030b0 <xQueueGenericSend+0x78>
 80030ae:	2300      	movs	r3, #0
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d10b      	bne.n	80030cc <xQueueGenericSend+0x94>
	__asm volatile
 80030b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030b8:	f383 8811 	msr	BASEPRI, r3
 80030bc:	f3bf 8f6f 	isb	sy
 80030c0:	f3bf 8f4f 	dsb	sy
 80030c4:	623b      	str	r3, [r7, #32]
}
 80030c6:	bf00      	nop
 80030c8:	bf00      	nop
 80030ca:	e7fd      	b.n	80030c8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80030cc:	f001 f9ce 	bl	800446c <xTaskGetSchedulerState>
 80030d0:	4603      	mov	r3, r0
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d102      	bne.n	80030dc <xQueueGenericSend+0xa4>
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d101      	bne.n	80030e0 <xQueueGenericSend+0xa8>
 80030dc:	2301      	movs	r3, #1
 80030de:	e000      	b.n	80030e2 <xQueueGenericSend+0xaa>
 80030e0:	2300      	movs	r3, #0
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d10b      	bne.n	80030fe <xQueueGenericSend+0xc6>
	__asm volatile
 80030e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030ea:	f383 8811 	msr	BASEPRI, r3
 80030ee:	f3bf 8f6f 	isb	sy
 80030f2:	f3bf 8f4f 	dsb	sy
 80030f6:	61fb      	str	r3, [r7, #28]
}
 80030f8:	bf00      	nop
 80030fa:	bf00      	nop
 80030fc:	e7fd      	b.n	80030fa <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80030fe:	f001 ff23 	bl	8004f48 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003102:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003104:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003106:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003108:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800310a:	429a      	cmp	r2, r3
 800310c:	d302      	bcc.n	8003114 <xQueueGenericSend+0xdc>
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	2b02      	cmp	r3, #2
 8003112:	d129      	bne.n	8003168 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003114:	683a      	ldr	r2, [r7, #0]
 8003116:	68b9      	ldr	r1, [r7, #8]
 8003118:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800311a:	f000 fa0f 	bl	800353c <prvCopyDataToQueue>
 800311e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003120:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003122:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003124:	2b00      	cmp	r3, #0
 8003126:	d010      	beq.n	800314a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003128:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800312a:	3324      	adds	r3, #36	@ 0x24
 800312c:	4618      	mov	r0, r3
 800312e:	f000 ffdd 	bl	80040ec <xTaskRemoveFromEventList>
 8003132:	4603      	mov	r3, r0
 8003134:	2b00      	cmp	r3, #0
 8003136:	d013      	beq.n	8003160 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003138:	4b3f      	ldr	r3, [pc, #252]	@ (8003238 <xQueueGenericSend+0x200>)
 800313a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800313e:	601a      	str	r2, [r3, #0]
 8003140:	f3bf 8f4f 	dsb	sy
 8003144:	f3bf 8f6f 	isb	sy
 8003148:	e00a      	b.n	8003160 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800314a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800314c:	2b00      	cmp	r3, #0
 800314e:	d007      	beq.n	8003160 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003150:	4b39      	ldr	r3, [pc, #228]	@ (8003238 <xQueueGenericSend+0x200>)
 8003152:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003156:	601a      	str	r2, [r3, #0]
 8003158:	f3bf 8f4f 	dsb	sy
 800315c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003160:	f001 ff24 	bl	8004fac <vPortExitCritical>
				return pdPASS;
 8003164:	2301      	movs	r3, #1
 8003166:	e063      	b.n	8003230 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d103      	bne.n	8003176 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800316e:	f001 ff1d 	bl	8004fac <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003172:	2300      	movs	r3, #0
 8003174:	e05c      	b.n	8003230 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003176:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003178:	2b00      	cmp	r3, #0
 800317a:	d106      	bne.n	800318a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800317c:	f107 0314 	add.w	r3, r7, #20
 8003180:	4618      	mov	r0, r3
 8003182:	f001 f817 	bl	80041b4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003186:	2301      	movs	r3, #1
 8003188:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800318a:	f001 ff0f 	bl	8004fac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800318e:	f000 fd87 	bl	8003ca0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003192:	f001 fed9 	bl	8004f48 <vPortEnterCritical>
 8003196:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003198:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800319c:	b25b      	sxtb	r3, r3
 800319e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031a2:	d103      	bne.n	80031ac <xQueueGenericSend+0x174>
 80031a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031a6:	2200      	movs	r2, #0
 80031a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80031ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031ae:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80031b2:	b25b      	sxtb	r3, r3
 80031b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031b8:	d103      	bne.n	80031c2 <xQueueGenericSend+0x18a>
 80031ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031bc:	2200      	movs	r2, #0
 80031be:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80031c2:	f001 fef3 	bl	8004fac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80031c6:	1d3a      	adds	r2, r7, #4
 80031c8:	f107 0314 	add.w	r3, r7, #20
 80031cc:	4611      	mov	r1, r2
 80031ce:	4618      	mov	r0, r3
 80031d0:	f001 f806 	bl	80041e0 <xTaskCheckForTimeOut>
 80031d4:	4603      	mov	r3, r0
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d124      	bne.n	8003224 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80031da:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80031dc:	f000 faa6 	bl	800372c <prvIsQueueFull>
 80031e0:	4603      	mov	r3, r0
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d018      	beq.n	8003218 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80031e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031e8:	3310      	adds	r3, #16
 80031ea:	687a      	ldr	r2, [r7, #4]
 80031ec:	4611      	mov	r1, r2
 80031ee:	4618      	mov	r0, r3
 80031f0:	f000 ff2a 	bl	8004048 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80031f4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80031f6:	f000 fa31 	bl	800365c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80031fa:	f000 fd5f 	bl	8003cbc <xTaskResumeAll>
 80031fe:	4603      	mov	r3, r0
 8003200:	2b00      	cmp	r3, #0
 8003202:	f47f af7c 	bne.w	80030fe <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8003206:	4b0c      	ldr	r3, [pc, #48]	@ (8003238 <xQueueGenericSend+0x200>)
 8003208:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800320c:	601a      	str	r2, [r3, #0]
 800320e:	f3bf 8f4f 	dsb	sy
 8003212:	f3bf 8f6f 	isb	sy
 8003216:	e772      	b.n	80030fe <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003218:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800321a:	f000 fa1f 	bl	800365c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800321e:	f000 fd4d 	bl	8003cbc <xTaskResumeAll>
 8003222:	e76c      	b.n	80030fe <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003224:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003226:	f000 fa19 	bl	800365c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800322a:	f000 fd47 	bl	8003cbc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800322e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003230:	4618      	mov	r0, r3
 8003232:	3738      	adds	r7, #56	@ 0x38
 8003234:	46bd      	mov	sp, r7
 8003236:	bd80      	pop	{r7, pc}
 8003238:	e000ed04 	.word	0xe000ed04

0800323c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800323c:	b580      	push	{r7, lr}
 800323e:	b090      	sub	sp, #64	@ 0x40
 8003240:	af00      	add	r7, sp, #0
 8003242:	60f8      	str	r0, [r7, #12]
 8003244:	60b9      	str	r1, [r7, #8]
 8003246:	607a      	str	r2, [r7, #4]
 8003248:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800324e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003250:	2b00      	cmp	r3, #0
 8003252:	d10b      	bne.n	800326c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8003254:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003258:	f383 8811 	msr	BASEPRI, r3
 800325c:	f3bf 8f6f 	isb	sy
 8003260:	f3bf 8f4f 	dsb	sy
 8003264:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003266:	bf00      	nop
 8003268:	bf00      	nop
 800326a:	e7fd      	b.n	8003268 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800326c:	68bb      	ldr	r3, [r7, #8]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d103      	bne.n	800327a <xQueueGenericSendFromISR+0x3e>
 8003272:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003274:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003276:	2b00      	cmp	r3, #0
 8003278:	d101      	bne.n	800327e <xQueueGenericSendFromISR+0x42>
 800327a:	2301      	movs	r3, #1
 800327c:	e000      	b.n	8003280 <xQueueGenericSendFromISR+0x44>
 800327e:	2300      	movs	r3, #0
 8003280:	2b00      	cmp	r3, #0
 8003282:	d10b      	bne.n	800329c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8003284:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003288:	f383 8811 	msr	BASEPRI, r3
 800328c:	f3bf 8f6f 	isb	sy
 8003290:	f3bf 8f4f 	dsb	sy
 8003294:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003296:	bf00      	nop
 8003298:	bf00      	nop
 800329a:	e7fd      	b.n	8003298 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800329c:	683b      	ldr	r3, [r7, #0]
 800329e:	2b02      	cmp	r3, #2
 80032a0:	d103      	bne.n	80032aa <xQueueGenericSendFromISR+0x6e>
 80032a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032a6:	2b01      	cmp	r3, #1
 80032a8:	d101      	bne.n	80032ae <xQueueGenericSendFromISR+0x72>
 80032aa:	2301      	movs	r3, #1
 80032ac:	e000      	b.n	80032b0 <xQueueGenericSendFromISR+0x74>
 80032ae:	2300      	movs	r3, #0
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d10b      	bne.n	80032cc <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80032b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032b8:	f383 8811 	msr	BASEPRI, r3
 80032bc:	f3bf 8f6f 	isb	sy
 80032c0:	f3bf 8f4f 	dsb	sy
 80032c4:	623b      	str	r3, [r7, #32]
}
 80032c6:	bf00      	nop
 80032c8:	bf00      	nop
 80032ca:	e7fd      	b.n	80032c8 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80032cc:	f001 ff1c 	bl	8005108 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80032d0:	f3ef 8211 	mrs	r2, BASEPRI
 80032d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032d8:	f383 8811 	msr	BASEPRI, r3
 80032dc:	f3bf 8f6f 	isb	sy
 80032e0:	f3bf 8f4f 	dsb	sy
 80032e4:	61fa      	str	r2, [r7, #28]
 80032e6:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80032e8:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80032ea:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80032ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032ee:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80032f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032f4:	429a      	cmp	r2, r3
 80032f6:	d302      	bcc.n	80032fe <xQueueGenericSendFromISR+0xc2>
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	2b02      	cmp	r3, #2
 80032fc:	d12f      	bne.n	800335e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80032fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003300:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003304:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003308:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800330a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800330c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800330e:	683a      	ldr	r2, [r7, #0]
 8003310:	68b9      	ldr	r1, [r7, #8]
 8003312:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003314:	f000 f912 	bl	800353c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003318:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800331c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003320:	d112      	bne.n	8003348 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003322:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003324:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003326:	2b00      	cmp	r3, #0
 8003328:	d016      	beq.n	8003358 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800332a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800332c:	3324      	adds	r3, #36	@ 0x24
 800332e:	4618      	mov	r0, r3
 8003330:	f000 fedc 	bl	80040ec <xTaskRemoveFromEventList>
 8003334:	4603      	mov	r3, r0
 8003336:	2b00      	cmp	r3, #0
 8003338:	d00e      	beq.n	8003358 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2b00      	cmp	r3, #0
 800333e:	d00b      	beq.n	8003358 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2201      	movs	r2, #1
 8003344:	601a      	str	r2, [r3, #0]
 8003346:	e007      	b.n	8003358 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003348:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800334c:	3301      	adds	r3, #1
 800334e:	b2db      	uxtb	r3, r3
 8003350:	b25a      	sxtb	r2, r3
 8003352:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003354:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8003358:	2301      	movs	r3, #1
 800335a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800335c:	e001      	b.n	8003362 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800335e:	2300      	movs	r3, #0
 8003360:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003362:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003364:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003366:	697b      	ldr	r3, [r7, #20]
 8003368:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800336c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800336e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8003370:	4618      	mov	r0, r3
 8003372:	3740      	adds	r7, #64	@ 0x40
 8003374:	46bd      	mov	sp, r7
 8003376:	bd80      	pop	{r7, pc}

08003378 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b08c      	sub	sp, #48	@ 0x30
 800337c:	af00      	add	r7, sp, #0
 800337e:	60f8      	str	r0, [r7, #12]
 8003380:	60b9      	str	r1, [r7, #8]
 8003382:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003384:	2300      	movs	r3, #0
 8003386:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800338c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800338e:	2b00      	cmp	r3, #0
 8003390:	d10b      	bne.n	80033aa <xQueueReceive+0x32>
	__asm volatile
 8003392:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003396:	f383 8811 	msr	BASEPRI, r3
 800339a:	f3bf 8f6f 	isb	sy
 800339e:	f3bf 8f4f 	dsb	sy
 80033a2:	623b      	str	r3, [r7, #32]
}
 80033a4:	bf00      	nop
 80033a6:	bf00      	nop
 80033a8:	e7fd      	b.n	80033a6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80033aa:	68bb      	ldr	r3, [r7, #8]
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d103      	bne.n	80033b8 <xQueueReceive+0x40>
 80033b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d101      	bne.n	80033bc <xQueueReceive+0x44>
 80033b8:	2301      	movs	r3, #1
 80033ba:	e000      	b.n	80033be <xQueueReceive+0x46>
 80033bc:	2300      	movs	r3, #0
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d10b      	bne.n	80033da <xQueueReceive+0x62>
	__asm volatile
 80033c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80033c6:	f383 8811 	msr	BASEPRI, r3
 80033ca:	f3bf 8f6f 	isb	sy
 80033ce:	f3bf 8f4f 	dsb	sy
 80033d2:	61fb      	str	r3, [r7, #28]
}
 80033d4:	bf00      	nop
 80033d6:	bf00      	nop
 80033d8:	e7fd      	b.n	80033d6 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80033da:	f001 f847 	bl	800446c <xTaskGetSchedulerState>
 80033de:	4603      	mov	r3, r0
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d102      	bne.n	80033ea <xQueueReceive+0x72>
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d101      	bne.n	80033ee <xQueueReceive+0x76>
 80033ea:	2301      	movs	r3, #1
 80033ec:	e000      	b.n	80033f0 <xQueueReceive+0x78>
 80033ee:	2300      	movs	r3, #0
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d10b      	bne.n	800340c <xQueueReceive+0x94>
	__asm volatile
 80033f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80033f8:	f383 8811 	msr	BASEPRI, r3
 80033fc:	f3bf 8f6f 	isb	sy
 8003400:	f3bf 8f4f 	dsb	sy
 8003404:	61bb      	str	r3, [r7, #24]
}
 8003406:	bf00      	nop
 8003408:	bf00      	nop
 800340a:	e7fd      	b.n	8003408 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800340c:	f001 fd9c 	bl	8004f48 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003410:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003412:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003414:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003418:	2b00      	cmp	r3, #0
 800341a:	d01f      	beq.n	800345c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800341c:	68b9      	ldr	r1, [r7, #8]
 800341e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003420:	f000 f8f6 	bl	8003610 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003424:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003426:	1e5a      	subs	r2, r3, #1
 8003428:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800342a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800342c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800342e:	691b      	ldr	r3, [r3, #16]
 8003430:	2b00      	cmp	r3, #0
 8003432:	d00f      	beq.n	8003454 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003434:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003436:	3310      	adds	r3, #16
 8003438:	4618      	mov	r0, r3
 800343a:	f000 fe57 	bl	80040ec <xTaskRemoveFromEventList>
 800343e:	4603      	mov	r3, r0
 8003440:	2b00      	cmp	r3, #0
 8003442:	d007      	beq.n	8003454 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003444:	4b3c      	ldr	r3, [pc, #240]	@ (8003538 <xQueueReceive+0x1c0>)
 8003446:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800344a:	601a      	str	r2, [r3, #0]
 800344c:	f3bf 8f4f 	dsb	sy
 8003450:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003454:	f001 fdaa 	bl	8004fac <vPortExitCritical>
				return pdPASS;
 8003458:	2301      	movs	r3, #1
 800345a:	e069      	b.n	8003530 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d103      	bne.n	800346a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003462:	f001 fda3 	bl	8004fac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003466:	2300      	movs	r3, #0
 8003468:	e062      	b.n	8003530 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800346a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800346c:	2b00      	cmp	r3, #0
 800346e:	d106      	bne.n	800347e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003470:	f107 0310 	add.w	r3, r7, #16
 8003474:	4618      	mov	r0, r3
 8003476:	f000 fe9d 	bl	80041b4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800347a:	2301      	movs	r3, #1
 800347c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800347e:	f001 fd95 	bl	8004fac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003482:	f000 fc0d 	bl	8003ca0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003486:	f001 fd5f 	bl	8004f48 <vPortEnterCritical>
 800348a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800348c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003490:	b25b      	sxtb	r3, r3
 8003492:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003496:	d103      	bne.n	80034a0 <xQueueReceive+0x128>
 8003498:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800349a:	2200      	movs	r2, #0
 800349c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80034a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034a2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80034a6:	b25b      	sxtb	r3, r3
 80034a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034ac:	d103      	bne.n	80034b6 <xQueueReceive+0x13e>
 80034ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034b0:	2200      	movs	r2, #0
 80034b2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80034b6:	f001 fd79 	bl	8004fac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80034ba:	1d3a      	adds	r2, r7, #4
 80034bc:	f107 0310 	add.w	r3, r7, #16
 80034c0:	4611      	mov	r1, r2
 80034c2:	4618      	mov	r0, r3
 80034c4:	f000 fe8c 	bl	80041e0 <xTaskCheckForTimeOut>
 80034c8:	4603      	mov	r3, r0
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d123      	bne.n	8003516 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80034ce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80034d0:	f000 f916 	bl	8003700 <prvIsQueueEmpty>
 80034d4:	4603      	mov	r3, r0
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d017      	beq.n	800350a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80034da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034dc:	3324      	adds	r3, #36	@ 0x24
 80034de:	687a      	ldr	r2, [r7, #4]
 80034e0:	4611      	mov	r1, r2
 80034e2:	4618      	mov	r0, r3
 80034e4:	f000 fdb0 	bl	8004048 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80034e8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80034ea:	f000 f8b7 	bl	800365c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80034ee:	f000 fbe5 	bl	8003cbc <xTaskResumeAll>
 80034f2:	4603      	mov	r3, r0
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d189      	bne.n	800340c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80034f8:	4b0f      	ldr	r3, [pc, #60]	@ (8003538 <xQueueReceive+0x1c0>)
 80034fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80034fe:	601a      	str	r2, [r3, #0]
 8003500:	f3bf 8f4f 	dsb	sy
 8003504:	f3bf 8f6f 	isb	sy
 8003508:	e780      	b.n	800340c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800350a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800350c:	f000 f8a6 	bl	800365c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003510:	f000 fbd4 	bl	8003cbc <xTaskResumeAll>
 8003514:	e77a      	b.n	800340c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003516:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003518:	f000 f8a0 	bl	800365c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800351c:	f000 fbce 	bl	8003cbc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003520:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003522:	f000 f8ed 	bl	8003700 <prvIsQueueEmpty>
 8003526:	4603      	mov	r3, r0
 8003528:	2b00      	cmp	r3, #0
 800352a:	f43f af6f 	beq.w	800340c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800352e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003530:	4618      	mov	r0, r3
 8003532:	3730      	adds	r7, #48	@ 0x30
 8003534:	46bd      	mov	sp, r7
 8003536:	bd80      	pop	{r7, pc}
 8003538:	e000ed04 	.word	0xe000ed04

0800353c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b086      	sub	sp, #24
 8003540:	af00      	add	r7, sp, #0
 8003542:	60f8      	str	r0, [r7, #12]
 8003544:	60b9      	str	r1, [r7, #8]
 8003546:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003548:	2300      	movs	r3, #0
 800354a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003550:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003556:	2b00      	cmp	r3, #0
 8003558:	d10d      	bne.n	8003576 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	2b00      	cmp	r3, #0
 8003560:	d14d      	bne.n	80035fe <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	689b      	ldr	r3, [r3, #8]
 8003566:	4618      	mov	r0, r3
 8003568:	f000 ff9e 	bl	80044a8 <xTaskPriorityDisinherit>
 800356c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	2200      	movs	r2, #0
 8003572:	609a      	str	r2, [r3, #8]
 8003574:	e043      	b.n	80035fe <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d119      	bne.n	80035b0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	6858      	ldr	r0, [r3, #4]
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003584:	461a      	mov	r2, r3
 8003586:	68b9      	ldr	r1, [r7, #8]
 8003588:	f002 f81a 	bl	80055c0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	685a      	ldr	r2, [r3, #4]
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003594:	441a      	add	r2, r3
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	685a      	ldr	r2, [r3, #4]
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	689b      	ldr	r3, [r3, #8]
 80035a2:	429a      	cmp	r2, r3
 80035a4:	d32b      	bcc.n	80035fe <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	681a      	ldr	r2, [r3, #0]
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	605a      	str	r2, [r3, #4]
 80035ae:	e026      	b.n	80035fe <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	68d8      	ldr	r0, [r3, #12]
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035b8:	461a      	mov	r2, r3
 80035ba:	68b9      	ldr	r1, [r7, #8]
 80035bc:	f002 f800 	bl	80055c0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	68da      	ldr	r2, [r3, #12]
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035c8:	425b      	negs	r3, r3
 80035ca:	441a      	add	r2, r3
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	68da      	ldr	r2, [r3, #12]
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	429a      	cmp	r2, r3
 80035da:	d207      	bcs.n	80035ec <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	689a      	ldr	r2, [r3, #8]
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035e4:	425b      	negs	r3, r3
 80035e6:	441a      	add	r2, r3
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2b02      	cmp	r3, #2
 80035f0:	d105      	bne.n	80035fe <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80035f2:	693b      	ldr	r3, [r7, #16]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d002      	beq.n	80035fe <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80035f8:	693b      	ldr	r3, [r7, #16]
 80035fa:	3b01      	subs	r3, #1
 80035fc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80035fe:	693b      	ldr	r3, [r7, #16]
 8003600:	1c5a      	adds	r2, r3, #1
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8003606:	697b      	ldr	r3, [r7, #20]
}
 8003608:	4618      	mov	r0, r3
 800360a:	3718      	adds	r7, #24
 800360c:	46bd      	mov	sp, r7
 800360e:	bd80      	pop	{r7, pc}

08003610 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003610:	b580      	push	{r7, lr}
 8003612:	b082      	sub	sp, #8
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
 8003618:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800361e:	2b00      	cmp	r3, #0
 8003620:	d018      	beq.n	8003654 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	68da      	ldr	r2, [r3, #12]
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800362a:	441a      	add	r2, r3
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	68da      	ldr	r2, [r3, #12]
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	689b      	ldr	r3, [r3, #8]
 8003638:	429a      	cmp	r2, r3
 800363a:	d303      	bcc.n	8003644 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681a      	ldr	r2, [r3, #0]
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	68d9      	ldr	r1, [r3, #12]
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800364c:	461a      	mov	r2, r3
 800364e:	6838      	ldr	r0, [r7, #0]
 8003650:	f001 ffb6 	bl	80055c0 <memcpy>
	}
}
 8003654:	bf00      	nop
 8003656:	3708      	adds	r7, #8
 8003658:	46bd      	mov	sp, r7
 800365a:	bd80      	pop	{r7, pc}

0800365c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800365c:	b580      	push	{r7, lr}
 800365e:	b084      	sub	sp, #16
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003664:	f001 fc70 	bl	8004f48 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800366e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003670:	e011      	b.n	8003696 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003676:	2b00      	cmp	r3, #0
 8003678:	d012      	beq.n	80036a0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	3324      	adds	r3, #36	@ 0x24
 800367e:	4618      	mov	r0, r3
 8003680:	f000 fd34 	bl	80040ec <xTaskRemoveFromEventList>
 8003684:	4603      	mov	r3, r0
 8003686:	2b00      	cmp	r3, #0
 8003688:	d001      	beq.n	800368e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800368a:	f000 fe0d 	bl	80042a8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800368e:	7bfb      	ldrb	r3, [r7, #15]
 8003690:	3b01      	subs	r3, #1
 8003692:	b2db      	uxtb	r3, r3
 8003694:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003696:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800369a:	2b00      	cmp	r3, #0
 800369c:	dce9      	bgt.n	8003672 <prvUnlockQueue+0x16>
 800369e:	e000      	b.n	80036a2 <prvUnlockQueue+0x46>
					break;
 80036a0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	22ff      	movs	r2, #255	@ 0xff
 80036a6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80036aa:	f001 fc7f 	bl	8004fac <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80036ae:	f001 fc4b 	bl	8004f48 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80036b8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80036ba:	e011      	b.n	80036e0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	691b      	ldr	r3, [r3, #16]
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d012      	beq.n	80036ea <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	3310      	adds	r3, #16
 80036c8:	4618      	mov	r0, r3
 80036ca:	f000 fd0f 	bl	80040ec <xTaskRemoveFromEventList>
 80036ce:	4603      	mov	r3, r0
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d001      	beq.n	80036d8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80036d4:	f000 fde8 	bl	80042a8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80036d8:	7bbb      	ldrb	r3, [r7, #14]
 80036da:	3b01      	subs	r3, #1
 80036dc:	b2db      	uxtb	r3, r3
 80036de:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80036e0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	dce9      	bgt.n	80036bc <prvUnlockQueue+0x60>
 80036e8:	e000      	b.n	80036ec <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80036ea:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	22ff      	movs	r2, #255	@ 0xff
 80036f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80036f4:	f001 fc5a 	bl	8004fac <vPortExitCritical>
}
 80036f8:	bf00      	nop
 80036fa:	3710      	adds	r7, #16
 80036fc:	46bd      	mov	sp, r7
 80036fe:	bd80      	pop	{r7, pc}

08003700 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003700:	b580      	push	{r7, lr}
 8003702:	b084      	sub	sp, #16
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003708:	f001 fc1e 	bl	8004f48 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003710:	2b00      	cmp	r3, #0
 8003712:	d102      	bne.n	800371a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003714:	2301      	movs	r3, #1
 8003716:	60fb      	str	r3, [r7, #12]
 8003718:	e001      	b.n	800371e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800371a:	2300      	movs	r3, #0
 800371c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800371e:	f001 fc45 	bl	8004fac <vPortExitCritical>

	return xReturn;
 8003722:	68fb      	ldr	r3, [r7, #12]
}
 8003724:	4618      	mov	r0, r3
 8003726:	3710      	adds	r7, #16
 8003728:	46bd      	mov	sp, r7
 800372a:	bd80      	pop	{r7, pc}

0800372c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b084      	sub	sp, #16
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003734:	f001 fc08 	bl	8004f48 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003740:	429a      	cmp	r2, r3
 8003742:	d102      	bne.n	800374a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003744:	2301      	movs	r3, #1
 8003746:	60fb      	str	r3, [r7, #12]
 8003748:	e001      	b.n	800374e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800374a:	2300      	movs	r3, #0
 800374c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800374e:	f001 fc2d 	bl	8004fac <vPortExitCritical>

	return xReturn;
 8003752:	68fb      	ldr	r3, [r7, #12]
}
 8003754:	4618      	mov	r0, r3
 8003756:	3710      	adds	r7, #16
 8003758:	46bd      	mov	sp, r7
 800375a:	bd80      	pop	{r7, pc}

0800375c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800375c:	b480      	push	{r7}
 800375e:	b085      	sub	sp, #20
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]
 8003764:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003766:	2300      	movs	r3, #0
 8003768:	60fb      	str	r3, [r7, #12]
 800376a:	e014      	b.n	8003796 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800376c:	4a0f      	ldr	r2, [pc, #60]	@ (80037ac <vQueueAddToRegistry+0x50>)
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003774:	2b00      	cmp	r3, #0
 8003776:	d10b      	bne.n	8003790 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003778:	490c      	ldr	r1, [pc, #48]	@ (80037ac <vQueueAddToRegistry+0x50>)
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	683a      	ldr	r2, [r7, #0]
 800377e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8003782:	4a0a      	ldr	r2, [pc, #40]	@ (80037ac <vQueueAddToRegistry+0x50>)
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	00db      	lsls	r3, r3, #3
 8003788:	4413      	add	r3, r2
 800378a:	687a      	ldr	r2, [r7, #4]
 800378c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800378e:	e006      	b.n	800379e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	3301      	adds	r3, #1
 8003794:	60fb      	str	r3, [r7, #12]
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	2b07      	cmp	r3, #7
 800379a:	d9e7      	bls.n	800376c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800379c:	bf00      	nop
 800379e:	bf00      	nop
 80037a0:	3714      	adds	r7, #20
 80037a2:	46bd      	mov	sp, r7
 80037a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a8:	4770      	bx	lr
 80037aa:	bf00      	nop
 80037ac:	200007bc 	.word	0x200007bc

080037b0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b086      	sub	sp, #24
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	60f8      	str	r0, [r7, #12]
 80037b8:	60b9      	str	r1, [r7, #8]
 80037ba:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80037c0:	f001 fbc2 	bl	8004f48 <vPortEnterCritical>
 80037c4:	697b      	ldr	r3, [r7, #20]
 80037c6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80037ca:	b25b      	sxtb	r3, r3
 80037cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037d0:	d103      	bne.n	80037da <vQueueWaitForMessageRestricted+0x2a>
 80037d2:	697b      	ldr	r3, [r7, #20]
 80037d4:	2200      	movs	r2, #0
 80037d6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80037da:	697b      	ldr	r3, [r7, #20]
 80037dc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80037e0:	b25b      	sxtb	r3, r3
 80037e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037e6:	d103      	bne.n	80037f0 <vQueueWaitForMessageRestricted+0x40>
 80037e8:	697b      	ldr	r3, [r7, #20]
 80037ea:	2200      	movs	r2, #0
 80037ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80037f0:	f001 fbdc 	bl	8004fac <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80037f4:	697b      	ldr	r3, [r7, #20]
 80037f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d106      	bne.n	800380a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80037fc:	697b      	ldr	r3, [r7, #20]
 80037fe:	3324      	adds	r3, #36	@ 0x24
 8003800:	687a      	ldr	r2, [r7, #4]
 8003802:	68b9      	ldr	r1, [r7, #8]
 8003804:	4618      	mov	r0, r3
 8003806:	f000 fc45 	bl	8004094 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800380a:	6978      	ldr	r0, [r7, #20]
 800380c:	f7ff ff26 	bl	800365c <prvUnlockQueue>
	}
 8003810:	bf00      	nop
 8003812:	3718      	adds	r7, #24
 8003814:	46bd      	mov	sp, r7
 8003816:	bd80      	pop	{r7, pc}

08003818 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003818:	b580      	push	{r7, lr}
 800381a:	b08e      	sub	sp, #56	@ 0x38
 800381c:	af04      	add	r7, sp, #16
 800381e:	60f8      	str	r0, [r7, #12]
 8003820:	60b9      	str	r1, [r7, #8]
 8003822:	607a      	str	r2, [r7, #4]
 8003824:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003826:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003828:	2b00      	cmp	r3, #0
 800382a:	d10b      	bne.n	8003844 <xTaskCreateStatic+0x2c>
	__asm volatile
 800382c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003830:	f383 8811 	msr	BASEPRI, r3
 8003834:	f3bf 8f6f 	isb	sy
 8003838:	f3bf 8f4f 	dsb	sy
 800383c:	623b      	str	r3, [r7, #32]
}
 800383e:	bf00      	nop
 8003840:	bf00      	nop
 8003842:	e7fd      	b.n	8003840 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003844:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003846:	2b00      	cmp	r3, #0
 8003848:	d10b      	bne.n	8003862 <xTaskCreateStatic+0x4a>
	__asm volatile
 800384a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800384e:	f383 8811 	msr	BASEPRI, r3
 8003852:	f3bf 8f6f 	isb	sy
 8003856:	f3bf 8f4f 	dsb	sy
 800385a:	61fb      	str	r3, [r7, #28]
}
 800385c:	bf00      	nop
 800385e:	bf00      	nop
 8003860:	e7fd      	b.n	800385e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003862:	235c      	movs	r3, #92	@ 0x5c
 8003864:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003866:	693b      	ldr	r3, [r7, #16]
 8003868:	2b5c      	cmp	r3, #92	@ 0x5c
 800386a:	d00b      	beq.n	8003884 <xTaskCreateStatic+0x6c>
	__asm volatile
 800386c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003870:	f383 8811 	msr	BASEPRI, r3
 8003874:	f3bf 8f6f 	isb	sy
 8003878:	f3bf 8f4f 	dsb	sy
 800387c:	61bb      	str	r3, [r7, #24]
}
 800387e:	bf00      	nop
 8003880:	bf00      	nop
 8003882:	e7fd      	b.n	8003880 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003884:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003886:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003888:	2b00      	cmp	r3, #0
 800388a:	d01e      	beq.n	80038ca <xTaskCreateStatic+0xb2>
 800388c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800388e:	2b00      	cmp	r3, #0
 8003890:	d01b      	beq.n	80038ca <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003892:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003894:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003896:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003898:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800389a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800389c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800389e:	2202      	movs	r2, #2
 80038a0:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80038a4:	2300      	movs	r3, #0
 80038a6:	9303      	str	r3, [sp, #12]
 80038a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038aa:	9302      	str	r3, [sp, #8]
 80038ac:	f107 0314 	add.w	r3, r7, #20
 80038b0:	9301      	str	r3, [sp, #4]
 80038b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038b4:	9300      	str	r3, [sp, #0]
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	687a      	ldr	r2, [r7, #4]
 80038ba:	68b9      	ldr	r1, [r7, #8]
 80038bc:	68f8      	ldr	r0, [r7, #12]
 80038be:	f000 f850 	bl	8003962 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80038c2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80038c4:	f000 f8de 	bl	8003a84 <prvAddNewTaskToReadyList>
 80038c8:	e001      	b.n	80038ce <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80038ca:	2300      	movs	r3, #0
 80038cc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80038ce:	697b      	ldr	r3, [r7, #20]
	}
 80038d0:	4618      	mov	r0, r3
 80038d2:	3728      	adds	r7, #40	@ 0x28
 80038d4:	46bd      	mov	sp, r7
 80038d6:	bd80      	pop	{r7, pc}

080038d8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b08c      	sub	sp, #48	@ 0x30
 80038dc:	af04      	add	r7, sp, #16
 80038de:	60f8      	str	r0, [r7, #12]
 80038e0:	60b9      	str	r1, [r7, #8]
 80038e2:	603b      	str	r3, [r7, #0]
 80038e4:	4613      	mov	r3, r2
 80038e6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80038e8:	88fb      	ldrh	r3, [r7, #6]
 80038ea:	009b      	lsls	r3, r3, #2
 80038ec:	4618      	mov	r0, r3
 80038ee:	f001 fc4d 	bl	800518c <pvPortMalloc>
 80038f2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80038f4:	697b      	ldr	r3, [r7, #20]
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d00e      	beq.n	8003918 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80038fa:	205c      	movs	r0, #92	@ 0x5c
 80038fc:	f001 fc46 	bl	800518c <pvPortMalloc>
 8003900:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003902:	69fb      	ldr	r3, [r7, #28]
 8003904:	2b00      	cmp	r3, #0
 8003906:	d003      	beq.n	8003910 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003908:	69fb      	ldr	r3, [r7, #28]
 800390a:	697a      	ldr	r2, [r7, #20]
 800390c:	631a      	str	r2, [r3, #48]	@ 0x30
 800390e:	e005      	b.n	800391c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003910:	6978      	ldr	r0, [r7, #20]
 8003912:	f001 fd09 	bl	8005328 <vPortFree>
 8003916:	e001      	b.n	800391c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003918:	2300      	movs	r3, #0
 800391a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800391c:	69fb      	ldr	r3, [r7, #28]
 800391e:	2b00      	cmp	r3, #0
 8003920:	d017      	beq.n	8003952 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003922:	69fb      	ldr	r3, [r7, #28]
 8003924:	2200      	movs	r2, #0
 8003926:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800392a:	88fa      	ldrh	r2, [r7, #6]
 800392c:	2300      	movs	r3, #0
 800392e:	9303      	str	r3, [sp, #12]
 8003930:	69fb      	ldr	r3, [r7, #28]
 8003932:	9302      	str	r3, [sp, #8]
 8003934:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003936:	9301      	str	r3, [sp, #4]
 8003938:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800393a:	9300      	str	r3, [sp, #0]
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	68b9      	ldr	r1, [r7, #8]
 8003940:	68f8      	ldr	r0, [r7, #12]
 8003942:	f000 f80e 	bl	8003962 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003946:	69f8      	ldr	r0, [r7, #28]
 8003948:	f000 f89c 	bl	8003a84 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800394c:	2301      	movs	r3, #1
 800394e:	61bb      	str	r3, [r7, #24]
 8003950:	e002      	b.n	8003958 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003952:	f04f 33ff 	mov.w	r3, #4294967295
 8003956:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003958:	69bb      	ldr	r3, [r7, #24]
	}
 800395a:	4618      	mov	r0, r3
 800395c:	3720      	adds	r7, #32
 800395e:	46bd      	mov	sp, r7
 8003960:	bd80      	pop	{r7, pc}

08003962 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003962:	b580      	push	{r7, lr}
 8003964:	b088      	sub	sp, #32
 8003966:	af00      	add	r7, sp, #0
 8003968:	60f8      	str	r0, [r7, #12]
 800396a:	60b9      	str	r1, [r7, #8]
 800396c:	607a      	str	r2, [r7, #4]
 800396e:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003970:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003972:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	009b      	lsls	r3, r3, #2
 8003978:	461a      	mov	r2, r3
 800397a:	21a5      	movs	r1, #165	@ 0xa5
 800397c:	f001 fdf4 	bl	8005568 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003980:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003982:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800398a:	3b01      	subs	r3, #1
 800398c:	009b      	lsls	r3, r3, #2
 800398e:	4413      	add	r3, r2
 8003990:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003992:	69bb      	ldr	r3, [r7, #24]
 8003994:	f023 0307 	bic.w	r3, r3, #7
 8003998:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800399a:	69bb      	ldr	r3, [r7, #24]
 800399c:	f003 0307 	and.w	r3, r3, #7
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d00b      	beq.n	80039bc <prvInitialiseNewTask+0x5a>
	__asm volatile
 80039a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039a8:	f383 8811 	msr	BASEPRI, r3
 80039ac:	f3bf 8f6f 	isb	sy
 80039b0:	f3bf 8f4f 	dsb	sy
 80039b4:	617b      	str	r3, [r7, #20]
}
 80039b6:	bf00      	nop
 80039b8:	bf00      	nop
 80039ba:	e7fd      	b.n	80039b8 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80039bc:	68bb      	ldr	r3, [r7, #8]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d01f      	beq.n	8003a02 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80039c2:	2300      	movs	r3, #0
 80039c4:	61fb      	str	r3, [r7, #28]
 80039c6:	e012      	b.n	80039ee <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80039c8:	68ba      	ldr	r2, [r7, #8]
 80039ca:	69fb      	ldr	r3, [r7, #28]
 80039cc:	4413      	add	r3, r2
 80039ce:	7819      	ldrb	r1, [r3, #0]
 80039d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80039d2:	69fb      	ldr	r3, [r7, #28]
 80039d4:	4413      	add	r3, r2
 80039d6:	3334      	adds	r3, #52	@ 0x34
 80039d8:	460a      	mov	r2, r1
 80039da:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80039dc:	68ba      	ldr	r2, [r7, #8]
 80039de:	69fb      	ldr	r3, [r7, #28]
 80039e0:	4413      	add	r3, r2
 80039e2:	781b      	ldrb	r3, [r3, #0]
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d006      	beq.n	80039f6 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80039e8:	69fb      	ldr	r3, [r7, #28]
 80039ea:	3301      	adds	r3, #1
 80039ec:	61fb      	str	r3, [r7, #28]
 80039ee:	69fb      	ldr	r3, [r7, #28]
 80039f0:	2b0f      	cmp	r3, #15
 80039f2:	d9e9      	bls.n	80039c8 <prvInitialiseNewTask+0x66>
 80039f4:	e000      	b.n	80039f8 <prvInitialiseNewTask+0x96>
			{
				break;
 80039f6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80039f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039fa:	2200      	movs	r2, #0
 80039fc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003a00:	e003      	b.n	8003a0a <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003a02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a04:	2200      	movs	r2, #0
 8003a06:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003a0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a0c:	2b37      	cmp	r3, #55	@ 0x37
 8003a0e:	d901      	bls.n	8003a14 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003a10:	2337      	movs	r3, #55	@ 0x37
 8003a12:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003a14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a16:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003a18:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003a1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a1c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003a1e:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003a20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a22:	2200      	movs	r2, #0
 8003a24:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003a26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a28:	3304      	adds	r3, #4
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	f7ff f966 	bl	8002cfc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003a30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a32:	3318      	adds	r3, #24
 8003a34:	4618      	mov	r0, r3
 8003a36:	f7ff f961 	bl	8002cfc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003a3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a3c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003a3e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003a40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a42:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8003a46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a48:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003a4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a4c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003a4e:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003a50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a52:	2200      	movs	r2, #0
 8003a54:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003a56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a58:	2200      	movs	r2, #0
 8003a5a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003a5e:	683a      	ldr	r2, [r7, #0]
 8003a60:	68f9      	ldr	r1, [r7, #12]
 8003a62:	69b8      	ldr	r0, [r7, #24]
 8003a64:	f001 f93e 	bl	8004ce4 <pxPortInitialiseStack>
 8003a68:	4602      	mov	r2, r0
 8003a6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003a6c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003a6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d002      	beq.n	8003a7a <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003a74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a76:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003a78:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003a7a:	bf00      	nop
 8003a7c:	3720      	adds	r7, #32
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	bd80      	pop	{r7, pc}
	...

08003a84 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b082      	sub	sp, #8
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003a8c:	f001 fa5c 	bl	8004f48 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003a90:	4b2d      	ldr	r3, [pc, #180]	@ (8003b48 <prvAddNewTaskToReadyList+0xc4>)
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	3301      	adds	r3, #1
 8003a96:	4a2c      	ldr	r2, [pc, #176]	@ (8003b48 <prvAddNewTaskToReadyList+0xc4>)
 8003a98:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003a9a:	4b2c      	ldr	r3, [pc, #176]	@ (8003b4c <prvAddNewTaskToReadyList+0xc8>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d109      	bne.n	8003ab6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003aa2:	4a2a      	ldr	r2, [pc, #168]	@ (8003b4c <prvAddNewTaskToReadyList+0xc8>)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003aa8:	4b27      	ldr	r3, [pc, #156]	@ (8003b48 <prvAddNewTaskToReadyList+0xc4>)
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	2b01      	cmp	r3, #1
 8003aae:	d110      	bne.n	8003ad2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003ab0:	f000 fc1e 	bl	80042f0 <prvInitialiseTaskLists>
 8003ab4:	e00d      	b.n	8003ad2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003ab6:	4b26      	ldr	r3, [pc, #152]	@ (8003b50 <prvAddNewTaskToReadyList+0xcc>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d109      	bne.n	8003ad2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003abe:	4b23      	ldr	r3, [pc, #140]	@ (8003b4c <prvAddNewTaskToReadyList+0xc8>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ac8:	429a      	cmp	r2, r3
 8003aca:	d802      	bhi.n	8003ad2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003acc:	4a1f      	ldr	r2, [pc, #124]	@ (8003b4c <prvAddNewTaskToReadyList+0xc8>)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003ad2:	4b20      	ldr	r3, [pc, #128]	@ (8003b54 <prvAddNewTaskToReadyList+0xd0>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	3301      	adds	r3, #1
 8003ad8:	4a1e      	ldr	r2, [pc, #120]	@ (8003b54 <prvAddNewTaskToReadyList+0xd0>)
 8003ada:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003adc:	4b1d      	ldr	r3, [pc, #116]	@ (8003b54 <prvAddNewTaskToReadyList+0xd0>)
 8003ade:	681a      	ldr	r2, [r3, #0]
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ae8:	4b1b      	ldr	r3, [pc, #108]	@ (8003b58 <prvAddNewTaskToReadyList+0xd4>)
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	429a      	cmp	r2, r3
 8003aee:	d903      	bls.n	8003af8 <prvAddNewTaskToReadyList+0x74>
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003af4:	4a18      	ldr	r2, [pc, #96]	@ (8003b58 <prvAddNewTaskToReadyList+0xd4>)
 8003af6:	6013      	str	r3, [r2, #0]
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003afc:	4613      	mov	r3, r2
 8003afe:	009b      	lsls	r3, r3, #2
 8003b00:	4413      	add	r3, r2
 8003b02:	009b      	lsls	r3, r3, #2
 8003b04:	4a15      	ldr	r2, [pc, #84]	@ (8003b5c <prvAddNewTaskToReadyList+0xd8>)
 8003b06:	441a      	add	r2, r3
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	3304      	adds	r3, #4
 8003b0c:	4619      	mov	r1, r3
 8003b0e:	4610      	mov	r0, r2
 8003b10:	f7ff f901 	bl	8002d16 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003b14:	f001 fa4a 	bl	8004fac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003b18:	4b0d      	ldr	r3, [pc, #52]	@ (8003b50 <prvAddNewTaskToReadyList+0xcc>)
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d00e      	beq.n	8003b3e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003b20:	4b0a      	ldr	r3, [pc, #40]	@ (8003b4c <prvAddNewTaskToReadyList+0xc8>)
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b2a:	429a      	cmp	r2, r3
 8003b2c:	d207      	bcs.n	8003b3e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003b2e:	4b0c      	ldr	r3, [pc, #48]	@ (8003b60 <prvAddNewTaskToReadyList+0xdc>)
 8003b30:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003b34:	601a      	str	r2, [r3, #0]
 8003b36:	f3bf 8f4f 	dsb	sy
 8003b3a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003b3e:	bf00      	nop
 8003b40:	3708      	adds	r7, #8
 8003b42:	46bd      	mov	sp, r7
 8003b44:	bd80      	pop	{r7, pc}
 8003b46:	bf00      	nop
 8003b48:	20000cd0 	.word	0x20000cd0
 8003b4c:	200007fc 	.word	0x200007fc
 8003b50:	20000cdc 	.word	0x20000cdc
 8003b54:	20000cec 	.word	0x20000cec
 8003b58:	20000cd8 	.word	0x20000cd8
 8003b5c:	20000800 	.word	0x20000800
 8003b60:	e000ed04 	.word	0xe000ed04

08003b64 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b084      	sub	sp, #16
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d018      	beq.n	8003ba8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003b76:	4b14      	ldr	r3, [pc, #80]	@ (8003bc8 <vTaskDelay+0x64>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d00b      	beq.n	8003b96 <vTaskDelay+0x32>
	__asm volatile
 8003b7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b82:	f383 8811 	msr	BASEPRI, r3
 8003b86:	f3bf 8f6f 	isb	sy
 8003b8a:	f3bf 8f4f 	dsb	sy
 8003b8e:	60bb      	str	r3, [r7, #8]
}
 8003b90:	bf00      	nop
 8003b92:	bf00      	nop
 8003b94:	e7fd      	b.n	8003b92 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003b96:	f000 f883 	bl	8003ca0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003b9a:	2100      	movs	r1, #0
 8003b9c:	6878      	ldr	r0, [r7, #4]
 8003b9e:	f000 fcf3 	bl	8004588 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003ba2:	f000 f88b 	bl	8003cbc <xTaskResumeAll>
 8003ba6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d107      	bne.n	8003bbe <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8003bae:	4b07      	ldr	r3, [pc, #28]	@ (8003bcc <vTaskDelay+0x68>)
 8003bb0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003bb4:	601a      	str	r2, [r3, #0]
 8003bb6:	f3bf 8f4f 	dsb	sy
 8003bba:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003bbe:	bf00      	nop
 8003bc0:	3710      	adds	r7, #16
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	bd80      	pop	{r7, pc}
 8003bc6:	bf00      	nop
 8003bc8:	20000cf8 	.word	0x20000cf8
 8003bcc:	e000ed04 	.word	0xe000ed04

08003bd0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b08a      	sub	sp, #40	@ 0x28
 8003bd4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003bda:	2300      	movs	r3, #0
 8003bdc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003bde:	463a      	mov	r2, r7
 8003be0:	1d39      	adds	r1, r7, #4
 8003be2:	f107 0308 	add.w	r3, r7, #8
 8003be6:	4618      	mov	r0, r3
 8003be8:	f7ff f834 	bl	8002c54 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003bec:	6839      	ldr	r1, [r7, #0]
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	68ba      	ldr	r2, [r7, #8]
 8003bf2:	9202      	str	r2, [sp, #8]
 8003bf4:	9301      	str	r3, [sp, #4]
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	9300      	str	r3, [sp, #0]
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	460a      	mov	r2, r1
 8003bfe:	4922      	ldr	r1, [pc, #136]	@ (8003c88 <vTaskStartScheduler+0xb8>)
 8003c00:	4822      	ldr	r0, [pc, #136]	@ (8003c8c <vTaskStartScheduler+0xbc>)
 8003c02:	f7ff fe09 	bl	8003818 <xTaskCreateStatic>
 8003c06:	4603      	mov	r3, r0
 8003c08:	4a21      	ldr	r2, [pc, #132]	@ (8003c90 <vTaskStartScheduler+0xc0>)
 8003c0a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003c0c:	4b20      	ldr	r3, [pc, #128]	@ (8003c90 <vTaskStartScheduler+0xc0>)
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d002      	beq.n	8003c1a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003c14:	2301      	movs	r3, #1
 8003c16:	617b      	str	r3, [r7, #20]
 8003c18:	e001      	b.n	8003c1e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8003c1e:	697b      	ldr	r3, [r7, #20]
 8003c20:	2b01      	cmp	r3, #1
 8003c22:	d102      	bne.n	8003c2a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8003c24:	f000 fd04 	bl	8004630 <xTimerCreateTimerTask>
 8003c28:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003c2a:	697b      	ldr	r3, [r7, #20]
 8003c2c:	2b01      	cmp	r3, #1
 8003c2e:	d116      	bne.n	8003c5e <vTaskStartScheduler+0x8e>
	__asm volatile
 8003c30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c34:	f383 8811 	msr	BASEPRI, r3
 8003c38:	f3bf 8f6f 	isb	sy
 8003c3c:	f3bf 8f4f 	dsb	sy
 8003c40:	613b      	str	r3, [r7, #16]
}
 8003c42:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003c44:	4b13      	ldr	r3, [pc, #76]	@ (8003c94 <vTaskStartScheduler+0xc4>)
 8003c46:	f04f 32ff 	mov.w	r2, #4294967295
 8003c4a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003c4c:	4b12      	ldr	r3, [pc, #72]	@ (8003c98 <vTaskStartScheduler+0xc8>)
 8003c4e:	2201      	movs	r2, #1
 8003c50:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003c52:	4b12      	ldr	r3, [pc, #72]	@ (8003c9c <vTaskStartScheduler+0xcc>)
 8003c54:	2200      	movs	r2, #0
 8003c56:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003c58:	f001 f8d2 	bl	8004e00 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003c5c:	e00f      	b.n	8003c7e <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003c5e:	697b      	ldr	r3, [r7, #20]
 8003c60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c64:	d10b      	bne.n	8003c7e <vTaskStartScheduler+0xae>
	__asm volatile
 8003c66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c6a:	f383 8811 	msr	BASEPRI, r3
 8003c6e:	f3bf 8f6f 	isb	sy
 8003c72:	f3bf 8f4f 	dsb	sy
 8003c76:	60fb      	str	r3, [r7, #12]
}
 8003c78:	bf00      	nop
 8003c7a:	bf00      	nop
 8003c7c:	e7fd      	b.n	8003c7a <vTaskStartScheduler+0xaa>
}
 8003c7e:	bf00      	nop
 8003c80:	3718      	adds	r7, #24
 8003c82:	46bd      	mov	sp, r7
 8003c84:	bd80      	pop	{r7, pc}
 8003c86:	bf00      	nop
 8003c88:	08005618 	.word	0x08005618
 8003c8c:	080042c1 	.word	0x080042c1
 8003c90:	20000cf4 	.word	0x20000cf4
 8003c94:	20000cf0 	.word	0x20000cf0
 8003c98:	20000cdc 	.word	0x20000cdc
 8003c9c:	20000cd4 	.word	0x20000cd4

08003ca0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003ca0:	b480      	push	{r7}
 8003ca2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003ca4:	4b04      	ldr	r3, [pc, #16]	@ (8003cb8 <vTaskSuspendAll+0x18>)
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	3301      	adds	r3, #1
 8003caa:	4a03      	ldr	r2, [pc, #12]	@ (8003cb8 <vTaskSuspendAll+0x18>)
 8003cac:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003cae:	bf00      	nop
 8003cb0:	46bd      	mov	sp, r7
 8003cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb6:	4770      	bx	lr
 8003cb8:	20000cf8 	.word	0x20000cf8

08003cbc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b084      	sub	sp, #16
 8003cc0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003cca:	4b42      	ldr	r3, [pc, #264]	@ (8003dd4 <xTaskResumeAll+0x118>)
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d10b      	bne.n	8003cea <xTaskResumeAll+0x2e>
	__asm volatile
 8003cd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cd6:	f383 8811 	msr	BASEPRI, r3
 8003cda:	f3bf 8f6f 	isb	sy
 8003cde:	f3bf 8f4f 	dsb	sy
 8003ce2:	603b      	str	r3, [r7, #0]
}
 8003ce4:	bf00      	nop
 8003ce6:	bf00      	nop
 8003ce8:	e7fd      	b.n	8003ce6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003cea:	f001 f92d 	bl	8004f48 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003cee:	4b39      	ldr	r3, [pc, #228]	@ (8003dd4 <xTaskResumeAll+0x118>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	3b01      	subs	r3, #1
 8003cf4:	4a37      	ldr	r2, [pc, #220]	@ (8003dd4 <xTaskResumeAll+0x118>)
 8003cf6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003cf8:	4b36      	ldr	r3, [pc, #216]	@ (8003dd4 <xTaskResumeAll+0x118>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d162      	bne.n	8003dc6 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003d00:	4b35      	ldr	r3, [pc, #212]	@ (8003dd8 <xTaskResumeAll+0x11c>)
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d05e      	beq.n	8003dc6 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003d08:	e02f      	b.n	8003d6a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003d0a:	4b34      	ldr	r3, [pc, #208]	@ (8003ddc <xTaskResumeAll+0x120>)
 8003d0c:	68db      	ldr	r3, [r3, #12]
 8003d0e:	68db      	ldr	r3, [r3, #12]
 8003d10:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	3318      	adds	r3, #24
 8003d16:	4618      	mov	r0, r3
 8003d18:	f7ff f85a 	bl	8002dd0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	3304      	adds	r3, #4
 8003d20:	4618      	mov	r0, r3
 8003d22:	f7ff f855 	bl	8002dd0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d2a:	4b2d      	ldr	r3, [pc, #180]	@ (8003de0 <xTaskResumeAll+0x124>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	429a      	cmp	r2, r3
 8003d30:	d903      	bls.n	8003d3a <xTaskResumeAll+0x7e>
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d36:	4a2a      	ldr	r2, [pc, #168]	@ (8003de0 <xTaskResumeAll+0x124>)
 8003d38:	6013      	str	r3, [r2, #0]
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d3e:	4613      	mov	r3, r2
 8003d40:	009b      	lsls	r3, r3, #2
 8003d42:	4413      	add	r3, r2
 8003d44:	009b      	lsls	r3, r3, #2
 8003d46:	4a27      	ldr	r2, [pc, #156]	@ (8003de4 <xTaskResumeAll+0x128>)
 8003d48:	441a      	add	r2, r3
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	3304      	adds	r3, #4
 8003d4e:	4619      	mov	r1, r3
 8003d50:	4610      	mov	r0, r2
 8003d52:	f7fe ffe0 	bl	8002d16 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d5a:	4b23      	ldr	r3, [pc, #140]	@ (8003de8 <xTaskResumeAll+0x12c>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d60:	429a      	cmp	r2, r3
 8003d62:	d302      	bcc.n	8003d6a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8003d64:	4b21      	ldr	r3, [pc, #132]	@ (8003dec <xTaskResumeAll+0x130>)
 8003d66:	2201      	movs	r2, #1
 8003d68:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003d6a:	4b1c      	ldr	r3, [pc, #112]	@ (8003ddc <xTaskResumeAll+0x120>)
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d1cb      	bne.n	8003d0a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d001      	beq.n	8003d7c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003d78:	f000 fb58 	bl	800442c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003d7c:	4b1c      	ldr	r3, [pc, #112]	@ (8003df0 <xTaskResumeAll+0x134>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d010      	beq.n	8003daa <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003d88:	f000 f846 	bl	8003e18 <xTaskIncrementTick>
 8003d8c:	4603      	mov	r3, r0
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d002      	beq.n	8003d98 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8003d92:	4b16      	ldr	r3, [pc, #88]	@ (8003dec <xTaskResumeAll+0x130>)
 8003d94:	2201      	movs	r2, #1
 8003d96:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	3b01      	subs	r3, #1
 8003d9c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d1f1      	bne.n	8003d88 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8003da4:	4b12      	ldr	r3, [pc, #72]	@ (8003df0 <xTaskResumeAll+0x134>)
 8003da6:	2200      	movs	r2, #0
 8003da8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003daa:	4b10      	ldr	r3, [pc, #64]	@ (8003dec <xTaskResumeAll+0x130>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d009      	beq.n	8003dc6 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003db2:	2301      	movs	r3, #1
 8003db4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003db6:	4b0f      	ldr	r3, [pc, #60]	@ (8003df4 <xTaskResumeAll+0x138>)
 8003db8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003dbc:	601a      	str	r2, [r3, #0]
 8003dbe:	f3bf 8f4f 	dsb	sy
 8003dc2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003dc6:	f001 f8f1 	bl	8004fac <vPortExitCritical>

	return xAlreadyYielded;
 8003dca:	68bb      	ldr	r3, [r7, #8]
}
 8003dcc:	4618      	mov	r0, r3
 8003dce:	3710      	adds	r7, #16
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	bd80      	pop	{r7, pc}
 8003dd4:	20000cf8 	.word	0x20000cf8
 8003dd8:	20000cd0 	.word	0x20000cd0
 8003ddc:	20000c90 	.word	0x20000c90
 8003de0:	20000cd8 	.word	0x20000cd8
 8003de4:	20000800 	.word	0x20000800
 8003de8:	200007fc 	.word	0x200007fc
 8003dec:	20000ce4 	.word	0x20000ce4
 8003df0:	20000ce0 	.word	0x20000ce0
 8003df4:	e000ed04 	.word	0xe000ed04

08003df8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003df8:	b480      	push	{r7}
 8003dfa:	b083      	sub	sp, #12
 8003dfc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8003dfe:	4b05      	ldr	r3, [pc, #20]	@ (8003e14 <xTaskGetTickCount+0x1c>)
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8003e04:	687b      	ldr	r3, [r7, #4]
}
 8003e06:	4618      	mov	r0, r3
 8003e08:	370c      	adds	r7, #12
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e10:	4770      	bx	lr
 8003e12:	bf00      	nop
 8003e14:	20000cd4 	.word	0x20000cd4

08003e18 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b086      	sub	sp, #24
 8003e1c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003e1e:	2300      	movs	r3, #0
 8003e20:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003e22:	4b4f      	ldr	r3, [pc, #316]	@ (8003f60 <xTaskIncrementTick+0x148>)
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	f040 8090 	bne.w	8003f4c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003e2c:	4b4d      	ldr	r3, [pc, #308]	@ (8003f64 <xTaskIncrementTick+0x14c>)
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	3301      	adds	r3, #1
 8003e32:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003e34:	4a4b      	ldr	r2, [pc, #300]	@ (8003f64 <xTaskIncrementTick+0x14c>)
 8003e36:	693b      	ldr	r3, [r7, #16]
 8003e38:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003e3a:	693b      	ldr	r3, [r7, #16]
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d121      	bne.n	8003e84 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8003e40:	4b49      	ldr	r3, [pc, #292]	@ (8003f68 <xTaskIncrementTick+0x150>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d00b      	beq.n	8003e62 <xTaskIncrementTick+0x4a>
	__asm volatile
 8003e4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e4e:	f383 8811 	msr	BASEPRI, r3
 8003e52:	f3bf 8f6f 	isb	sy
 8003e56:	f3bf 8f4f 	dsb	sy
 8003e5a:	603b      	str	r3, [r7, #0]
}
 8003e5c:	bf00      	nop
 8003e5e:	bf00      	nop
 8003e60:	e7fd      	b.n	8003e5e <xTaskIncrementTick+0x46>
 8003e62:	4b41      	ldr	r3, [pc, #260]	@ (8003f68 <xTaskIncrementTick+0x150>)
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	60fb      	str	r3, [r7, #12]
 8003e68:	4b40      	ldr	r3, [pc, #256]	@ (8003f6c <xTaskIncrementTick+0x154>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	4a3e      	ldr	r2, [pc, #248]	@ (8003f68 <xTaskIncrementTick+0x150>)
 8003e6e:	6013      	str	r3, [r2, #0]
 8003e70:	4a3e      	ldr	r2, [pc, #248]	@ (8003f6c <xTaskIncrementTick+0x154>)
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	6013      	str	r3, [r2, #0]
 8003e76:	4b3e      	ldr	r3, [pc, #248]	@ (8003f70 <xTaskIncrementTick+0x158>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	3301      	adds	r3, #1
 8003e7c:	4a3c      	ldr	r2, [pc, #240]	@ (8003f70 <xTaskIncrementTick+0x158>)
 8003e7e:	6013      	str	r3, [r2, #0]
 8003e80:	f000 fad4 	bl	800442c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003e84:	4b3b      	ldr	r3, [pc, #236]	@ (8003f74 <xTaskIncrementTick+0x15c>)
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	693a      	ldr	r2, [r7, #16]
 8003e8a:	429a      	cmp	r2, r3
 8003e8c:	d349      	bcc.n	8003f22 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003e8e:	4b36      	ldr	r3, [pc, #216]	@ (8003f68 <xTaskIncrementTick+0x150>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d104      	bne.n	8003ea2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003e98:	4b36      	ldr	r3, [pc, #216]	@ (8003f74 <xTaskIncrementTick+0x15c>)
 8003e9a:	f04f 32ff 	mov.w	r2, #4294967295
 8003e9e:	601a      	str	r2, [r3, #0]
					break;
 8003ea0:	e03f      	b.n	8003f22 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003ea2:	4b31      	ldr	r3, [pc, #196]	@ (8003f68 <xTaskIncrementTick+0x150>)
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	68db      	ldr	r3, [r3, #12]
 8003ea8:	68db      	ldr	r3, [r3, #12]
 8003eaa:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003eac:	68bb      	ldr	r3, [r7, #8]
 8003eae:	685b      	ldr	r3, [r3, #4]
 8003eb0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003eb2:	693a      	ldr	r2, [r7, #16]
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	429a      	cmp	r2, r3
 8003eb8:	d203      	bcs.n	8003ec2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003eba:	4a2e      	ldr	r2, [pc, #184]	@ (8003f74 <xTaskIncrementTick+0x15c>)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003ec0:	e02f      	b.n	8003f22 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003ec2:	68bb      	ldr	r3, [r7, #8]
 8003ec4:	3304      	adds	r3, #4
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	f7fe ff82 	bl	8002dd0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003ecc:	68bb      	ldr	r3, [r7, #8]
 8003ece:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d004      	beq.n	8003ede <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003ed4:	68bb      	ldr	r3, [r7, #8]
 8003ed6:	3318      	adds	r3, #24
 8003ed8:	4618      	mov	r0, r3
 8003eda:	f7fe ff79 	bl	8002dd0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003ede:	68bb      	ldr	r3, [r7, #8]
 8003ee0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ee2:	4b25      	ldr	r3, [pc, #148]	@ (8003f78 <xTaskIncrementTick+0x160>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	429a      	cmp	r2, r3
 8003ee8:	d903      	bls.n	8003ef2 <xTaskIncrementTick+0xda>
 8003eea:	68bb      	ldr	r3, [r7, #8]
 8003eec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003eee:	4a22      	ldr	r2, [pc, #136]	@ (8003f78 <xTaskIncrementTick+0x160>)
 8003ef0:	6013      	str	r3, [r2, #0]
 8003ef2:	68bb      	ldr	r3, [r7, #8]
 8003ef4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ef6:	4613      	mov	r3, r2
 8003ef8:	009b      	lsls	r3, r3, #2
 8003efa:	4413      	add	r3, r2
 8003efc:	009b      	lsls	r3, r3, #2
 8003efe:	4a1f      	ldr	r2, [pc, #124]	@ (8003f7c <xTaskIncrementTick+0x164>)
 8003f00:	441a      	add	r2, r3
 8003f02:	68bb      	ldr	r3, [r7, #8]
 8003f04:	3304      	adds	r3, #4
 8003f06:	4619      	mov	r1, r3
 8003f08:	4610      	mov	r0, r2
 8003f0a:	f7fe ff04 	bl	8002d16 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003f0e:	68bb      	ldr	r3, [r7, #8]
 8003f10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f12:	4b1b      	ldr	r3, [pc, #108]	@ (8003f80 <xTaskIncrementTick+0x168>)
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f18:	429a      	cmp	r2, r3
 8003f1a:	d3b8      	bcc.n	8003e8e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003f20:	e7b5      	b.n	8003e8e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003f22:	4b17      	ldr	r3, [pc, #92]	@ (8003f80 <xTaskIncrementTick+0x168>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f28:	4914      	ldr	r1, [pc, #80]	@ (8003f7c <xTaskIncrementTick+0x164>)
 8003f2a:	4613      	mov	r3, r2
 8003f2c:	009b      	lsls	r3, r3, #2
 8003f2e:	4413      	add	r3, r2
 8003f30:	009b      	lsls	r3, r3, #2
 8003f32:	440b      	add	r3, r1
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	2b01      	cmp	r3, #1
 8003f38:	d901      	bls.n	8003f3e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8003f3a:	2301      	movs	r3, #1
 8003f3c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003f3e:	4b11      	ldr	r3, [pc, #68]	@ (8003f84 <xTaskIncrementTick+0x16c>)
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d007      	beq.n	8003f56 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8003f46:	2301      	movs	r3, #1
 8003f48:	617b      	str	r3, [r7, #20]
 8003f4a:	e004      	b.n	8003f56 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003f4c:	4b0e      	ldr	r3, [pc, #56]	@ (8003f88 <xTaskIncrementTick+0x170>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	3301      	adds	r3, #1
 8003f52:	4a0d      	ldr	r2, [pc, #52]	@ (8003f88 <xTaskIncrementTick+0x170>)
 8003f54:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003f56:	697b      	ldr	r3, [r7, #20]
}
 8003f58:	4618      	mov	r0, r3
 8003f5a:	3718      	adds	r7, #24
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	bd80      	pop	{r7, pc}
 8003f60:	20000cf8 	.word	0x20000cf8
 8003f64:	20000cd4 	.word	0x20000cd4
 8003f68:	20000c88 	.word	0x20000c88
 8003f6c:	20000c8c 	.word	0x20000c8c
 8003f70:	20000ce8 	.word	0x20000ce8
 8003f74:	20000cf0 	.word	0x20000cf0
 8003f78:	20000cd8 	.word	0x20000cd8
 8003f7c:	20000800 	.word	0x20000800
 8003f80:	200007fc 	.word	0x200007fc
 8003f84:	20000ce4 	.word	0x20000ce4
 8003f88:	20000ce0 	.word	0x20000ce0

08003f8c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003f8c:	b480      	push	{r7}
 8003f8e:	b085      	sub	sp, #20
 8003f90:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003f92:	4b28      	ldr	r3, [pc, #160]	@ (8004034 <vTaskSwitchContext+0xa8>)
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d003      	beq.n	8003fa2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003f9a:	4b27      	ldr	r3, [pc, #156]	@ (8004038 <vTaskSwitchContext+0xac>)
 8003f9c:	2201      	movs	r2, #1
 8003f9e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003fa0:	e042      	b.n	8004028 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8003fa2:	4b25      	ldr	r3, [pc, #148]	@ (8004038 <vTaskSwitchContext+0xac>)
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003fa8:	4b24      	ldr	r3, [pc, #144]	@ (800403c <vTaskSwitchContext+0xb0>)
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	60fb      	str	r3, [r7, #12]
 8003fae:	e011      	b.n	8003fd4 <vTaskSwitchContext+0x48>
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d10b      	bne.n	8003fce <vTaskSwitchContext+0x42>
	__asm volatile
 8003fb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fba:	f383 8811 	msr	BASEPRI, r3
 8003fbe:	f3bf 8f6f 	isb	sy
 8003fc2:	f3bf 8f4f 	dsb	sy
 8003fc6:	607b      	str	r3, [r7, #4]
}
 8003fc8:	bf00      	nop
 8003fca:	bf00      	nop
 8003fcc:	e7fd      	b.n	8003fca <vTaskSwitchContext+0x3e>
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	3b01      	subs	r3, #1
 8003fd2:	60fb      	str	r3, [r7, #12]
 8003fd4:	491a      	ldr	r1, [pc, #104]	@ (8004040 <vTaskSwitchContext+0xb4>)
 8003fd6:	68fa      	ldr	r2, [r7, #12]
 8003fd8:	4613      	mov	r3, r2
 8003fda:	009b      	lsls	r3, r3, #2
 8003fdc:	4413      	add	r3, r2
 8003fde:	009b      	lsls	r3, r3, #2
 8003fe0:	440b      	add	r3, r1
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d0e3      	beq.n	8003fb0 <vTaskSwitchContext+0x24>
 8003fe8:	68fa      	ldr	r2, [r7, #12]
 8003fea:	4613      	mov	r3, r2
 8003fec:	009b      	lsls	r3, r3, #2
 8003fee:	4413      	add	r3, r2
 8003ff0:	009b      	lsls	r3, r3, #2
 8003ff2:	4a13      	ldr	r2, [pc, #76]	@ (8004040 <vTaskSwitchContext+0xb4>)
 8003ff4:	4413      	add	r3, r2
 8003ff6:	60bb      	str	r3, [r7, #8]
 8003ff8:	68bb      	ldr	r3, [r7, #8]
 8003ffa:	685b      	ldr	r3, [r3, #4]
 8003ffc:	685a      	ldr	r2, [r3, #4]
 8003ffe:	68bb      	ldr	r3, [r7, #8]
 8004000:	605a      	str	r2, [r3, #4]
 8004002:	68bb      	ldr	r3, [r7, #8]
 8004004:	685a      	ldr	r2, [r3, #4]
 8004006:	68bb      	ldr	r3, [r7, #8]
 8004008:	3308      	adds	r3, #8
 800400a:	429a      	cmp	r2, r3
 800400c:	d104      	bne.n	8004018 <vTaskSwitchContext+0x8c>
 800400e:	68bb      	ldr	r3, [r7, #8]
 8004010:	685b      	ldr	r3, [r3, #4]
 8004012:	685a      	ldr	r2, [r3, #4]
 8004014:	68bb      	ldr	r3, [r7, #8]
 8004016:	605a      	str	r2, [r3, #4]
 8004018:	68bb      	ldr	r3, [r7, #8]
 800401a:	685b      	ldr	r3, [r3, #4]
 800401c:	68db      	ldr	r3, [r3, #12]
 800401e:	4a09      	ldr	r2, [pc, #36]	@ (8004044 <vTaskSwitchContext+0xb8>)
 8004020:	6013      	str	r3, [r2, #0]
 8004022:	4a06      	ldr	r2, [pc, #24]	@ (800403c <vTaskSwitchContext+0xb0>)
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	6013      	str	r3, [r2, #0]
}
 8004028:	bf00      	nop
 800402a:	3714      	adds	r7, #20
 800402c:	46bd      	mov	sp, r7
 800402e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004032:	4770      	bx	lr
 8004034:	20000cf8 	.word	0x20000cf8
 8004038:	20000ce4 	.word	0x20000ce4
 800403c:	20000cd8 	.word	0x20000cd8
 8004040:	20000800 	.word	0x20000800
 8004044:	200007fc 	.word	0x200007fc

08004048 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004048:	b580      	push	{r7, lr}
 800404a:	b084      	sub	sp, #16
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
 8004050:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2b00      	cmp	r3, #0
 8004056:	d10b      	bne.n	8004070 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8004058:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800405c:	f383 8811 	msr	BASEPRI, r3
 8004060:	f3bf 8f6f 	isb	sy
 8004064:	f3bf 8f4f 	dsb	sy
 8004068:	60fb      	str	r3, [r7, #12]
}
 800406a:	bf00      	nop
 800406c:	bf00      	nop
 800406e:	e7fd      	b.n	800406c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004070:	4b07      	ldr	r3, [pc, #28]	@ (8004090 <vTaskPlaceOnEventList+0x48>)
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	3318      	adds	r3, #24
 8004076:	4619      	mov	r1, r3
 8004078:	6878      	ldr	r0, [r7, #4]
 800407a:	f7fe fe70 	bl	8002d5e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800407e:	2101      	movs	r1, #1
 8004080:	6838      	ldr	r0, [r7, #0]
 8004082:	f000 fa81 	bl	8004588 <prvAddCurrentTaskToDelayedList>
}
 8004086:	bf00      	nop
 8004088:	3710      	adds	r7, #16
 800408a:	46bd      	mov	sp, r7
 800408c:	bd80      	pop	{r7, pc}
 800408e:	bf00      	nop
 8004090:	200007fc 	.word	0x200007fc

08004094 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004094:	b580      	push	{r7, lr}
 8004096:	b086      	sub	sp, #24
 8004098:	af00      	add	r7, sp, #0
 800409a:	60f8      	str	r0, [r7, #12]
 800409c:	60b9      	str	r1, [r7, #8]
 800409e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d10b      	bne.n	80040be <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80040a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040aa:	f383 8811 	msr	BASEPRI, r3
 80040ae:	f3bf 8f6f 	isb	sy
 80040b2:	f3bf 8f4f 	dsb	sy
 80040b6:	617b      	str	r3, [r7, #20]
}
 80040b8:	bf00      	nop
 80040ba:	bf00      	nop
 80040bc:	e7fd      	b.n	80040ba <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80040be:	4b0a      	ldr	r3, [pc, #40]	@ (80040e8 <vTaskPlaceOnEventListRestricted+0x54>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	3318      	adds	r3, #24
 80040c4:	4619      	mov	r1, r3
 80040c6:	68f8      	ldr	r0, [r7, #12]
 80040c8:	f7fe fe25 	bl	8002d16 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d002      	beq.n	80040d8 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80040d2:	f04f 33ff 	mov.w	r3, #4294967295
 80040d6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80040d8:	6879      	ldr	r1, [r7, #4]
 80040da:	68b8      	ldr	r0, [r7, #8]
 80040dc:	f000 fa54 	bl	8004588 <prvAddCurrentTaskToDelayedList>
	}
 80040e0:	bf00      	nop
 80040e2:	3718      	adds	r7, #24
 80040e4:	46bd      	mov	sp, r7
 80040e6:	bd80      	pop	{r7, pc}
 80040e8:	200007fc 	.word	0x200007fc

080040ec <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b086      	sub	sp, #24
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	68db      	ldr	r3, [r3, #12]
 80040f8:	68db      	ldr	r3, [r3, #12]
 80040fa:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80040fc:	693b      	ldr	r3, [r7, #16]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d10b      	bne.n	800411a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8004102:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004106:	f383 8811 	msr	BASEPRI, r3
 800410a:	f3bf 8f6f 	isb	sy
 800410e:	f3bf 8f4f 	dsb	sy
 8004112:	60fb      	str	r3, [r7, #12]
}
 8004114:	bf00      	nop
 8004116:	bf00      	nop
 8004118:	e7fd      	b.n	8004116 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800411a:	693b      	ldr	r3, [r7, #16]
 800411c:	3318      	adds	r3, #24
 800411e:	4618      	mov	r0, r3
 8004120:	f7fe fe56 	bl	8002dd0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004124:	4b1d      	ldr	r3, [pc, #116]	@ (800419c <xTaskRemoveFromEventList+0xb0>)
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	2b00      	cmp	r3, #0
 800412a:	d11d      	bne.n	8004168 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800412c:	693b      	ldr	r3, [r7, #16]
 800412e:	3304      	adds	r3, #4
 8004130:	4618      	mov	r0, r3
 8004132:	f7fe fe4d 	bl	8002dd0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004136:	693b      	ldr	r3, [r7, #16]
 8004138:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800413a:	4b19      	ldr	r3, [pc, #100]	@ (80041a0 <xTaskRemoveFromEventList+0xb4>)
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	429a      	cmp	r2, r3
 8004140:	d903      	bls.n	800414a <xTaskRemoveFromEventList+0x5e>
 8004142:	693b      	ldr	r3, [r7, #16]
 8004144:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004146:	4a16      	ldr	r2, [pc, #88]	@ (80041a0 <xTaskRemoveFromEventList+0xb4>)
 8004148:	6013      	str	r3, [r2, #0]
 800414a:	693b      	ldr	r3, [r7, #16]
 800414c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800414e:	4613      	mov	r3, r2
 8004150:	009b      	lsls	r3, r3, #2
 8004152:	4413      	add	r3, r2
 8004154:	009b      	lsls	r3, r3, #2
 8004156:	4a13      	ldr	r2, [pc, #76]	@ (80041a4 <xTaskRemoveFromEventList+0xb8>)
 8004158:	441a      	add	r2, r3
 800415a:	693b      	ldr	r3, [r7, #16]
 800415c:	3304      	adds	r3, #4
 800415e:	4619      	mov	r1, r3
 8004160:	4610      	mov	r0, r2
 8004162:	f7fe fdd8 	bl	8002d16 <vListInsertEnd>
 8004166:	e005      	b.n	8004174 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004168:	693b      	ldr	r3, [r7, #16]
 800416a:	3318      	adds	r3, #24
 800416c:	4619      	mov	r1, r3
 800416e:	480e      	ldr	r0, [pc, #56]	@ (80041a8 <xTaskRemoveFromEventList+0xbc>)
 8004170:	f7fe fdd1 	bl	8002d16 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004174:	693b      	ldr	r3, [r7, #16]
 8004176:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004178:	4b0c      	ldr	r3, [pc, #48]	@ (80041ac <xTaskRemoveFromEventList+0xc0>)
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800417e:	429a      	cmp	r2, r3
 8004180:	d905      	bls.n	800418e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004182:	2301      	movs	r3, #1
 8004184:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004186:	4b0a      	ldr	r3, [pc, #40]	@ (80041b0 <xTaskRemoveFromEventList+0xc4>)
 8004188:	2201      	movs	r2, #1
 800418a:	601a      	str	r2, [r3, #0]
 800418c:	e001      	b.n	8004192 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800418e:	2300      	movs	r3, #0
 8004190:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004192:	697b      	ldr	r3, [r7, #20]
}
 8004194:	4618      	mov	r0, r3
 8004196:	3718      	adds	r7, #24
 8004198:	46bd      	mov	sp, r7
 800419a:	bd80      	pop	{r7, pc}
 800419c:	20000cf8 	.word	0x20000cf8
 80041a0:	20000cd8 	.word	0x20000cd8
 80041a4:	20000800 	.word	0x20000800
 80041a8:	20000c90 	.word	0x20000c90
 80041ac:	200007fc 	.word	0x200007fc
 80041b0:	20000ce4 	.word	0x20000ce4

080041b4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80041b4:	b480      	push	{r7}
 80041b6:	b083      	sub	sp, #12
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80041bc:	4b06      	ldr	r3, [pc, #24]	@ (80041d8 <vTaskInternalSetTimeOutState+0x24>)
 80041be:	681a      	ldr	r2, [r3, #0]
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80041c4:	4b05      	ldr	r3, [pc, #20]	@ (80041dc <vTaskInternalSetTimeOutState+0x28>)
 80041c6:	681a      	ldr	r2, [r3, #0]
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	605a      	str	r2, [r3, #4]
}
 80041cc:	bf00      	nop
 80041ce:	370c      	adds	r7, #12
 80041d0:	46bd      	mov	sp, r7
 80041d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d6:	4770      	bx	lr
 80041d8:	20000ce8 	.word	0x20000ce8
 80041dc:	20000cd4 	.word	0x20000cd4

080041e0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	b088      	sub	sp, #32
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
 80041e8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d10b      	bne.n	8004208 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80041f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041f4:	f383 8811 	msr	BASEPRI, r3
 80041f8:	f3bf 8f6f 	isb	sy
 80041fc:	f3bf 8f4f 	dsb	sy
 8004200:	613b      	str	r3, [r7, #16]
}
 8004202:	bf00      	nop
 8004204:	bf00      	nop
 8004206:	e7fd      	b.n	8004204 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d10b      	bne.n	8004226 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800420e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004212:	f383 8811 	msr	BASEPRI, r3
 8004216:	f3bf 8f6f 	isb	sy
 800421a:	f3bf 8f4f 	dsb	sy
 800421e:	60fb      	str	r3, [r7, #12]
}
 8004220:	bf00      	nop
 8004222:	bf00      	nop
 8004224:	e7fd      	b.n	8004222 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8004226:	f000 fe8f 	bl	8004f48 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800422a:	4b1d      	ldr	r3, [pc, #116]	@ (80042a0 <xTaskCheckForTimeOut+0xc0>)
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	685b      	ldr	r3, [r3, #4]
 8004234:	69ba      	ldr	r2, [r7, #24]
 8004236:	1ad3      	subs	r3, r2, r3
 8004238:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004242:	d102      	bne.n	800424a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004244:	2300      	movs	r3, #0
 8004246:	61fb      	str	r3, [r7, #28]
 8004248:	e023      	b.n	8004292 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681a      	ldr	r2, [r3, #0]
 800424e:	4b15      	ldr	r3, [pc, #84]	@ (80042a4 <xTaskCheckForTimeOut+0xc4>)
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	429a      	cmp	r2, r3
 8004254:	d007      	beq.n	8004266 <xTaskCheckForTimeOut+0x86>
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	685b      	ldr	r3, [r3, #4]
 800425a:	69ba      	ldr	r2, [r7, #24]
 800425c:	429a      	cmp	r2, r3
 800425e:	d302      	bcc.n	8004266 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004260:	2301      	movs	r3, #1
 8004262:	61fb      	str	r3, [r7, #28]
 8004264:	e015      	b.n	8004292 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	697a      	ldr	r2, [r7, #20]
 800426c:	429a      	cmp	r2, r3
 800426e:	d20b      	bcs.n	8004288 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	681a      	ldr	r2, [r3, #0]
 8004274:	697b      	ldr	r3, [r7, #20]
 8004276:	1ad2      	subs	r2, r2, r3
 8004278:	683b      	ldr	r3, [r7, #0]
 800427a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800427c:	6878      	ldr	r0, [r7, #4]
 800427e:	f7ff ff99 	bl	80041b4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004282:	2300      	movs	r3, #0
 8004284:	61fb      	str	r3, [r7, #28]
 8004286:	e004      	b.n	8004292 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8004288:	683b      	ldr	r3, [r7, #0]
 800428a:	2200      	movs	r2, #0
 800428c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800428e:	2301      	movs	r3, #1
 8004290:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004292:	f000 fe8b 	bl	8004fac <vPortExitCritical>

	return xReturn;
 8004296:	69fb      	ldr	r3, [r7, #28]
}
 8004298:	4618      	mov	r0, r3
 800429a:	3720      	adds	r7, #32
 800429c:	46bd      	mov	sp, r7
 800429e:	bd80      	pop	{r7, pc}
 80042a0:	20000cd4 	.word	0x20000cd4
 80042a4:	20000ce8 	.word	0x20000ce8

080042a8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80042a8:	b480      	push	{r7}
 80042aa:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80042ac:	4b03      	ldr	r3, [pc, #12]	@ (80042bc <vTaskMissedYield+0x14>)
 80042ae:	2201      	movs	r2, #1
 80042b0:	601a      	str	r2, [r3, #0]
}
 80042b2:	bf00      	nop
 80042b4:	46bd      	mov	sp, r7
 80042b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ba:	4770      	bx	lr
 80042bc:	20000ce4 	.word	0x20000ce4

080042c0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	b082      	sub	sp, #8
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80042c8:	f000 f852 	bl	8004370 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80042cc:	4b06      	ldr	r3, [pc, #24]	@ (80042e8 <prvIdleTask+0x28>)
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	2b01      	cmp	r3, #1
 80042d2:	d9f9      	bls.n	80042c8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80042d4:	4b05      	ldr	r3, [pc, #20]	@ (80042ec <prvIdleTask+0x2c>)
 80042d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80042da:	601a      	str	r2, [r3, #0]
 80042dc:	f3bf 8f4f 	dsb	sy
 80042e0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80042e4:	e7f0      	b.n	80042c8 <prvIdleTask+0x8>
 80042e6:	bf00      	nop
 80042e8:	20000800 	.word	0x20000800
 80042ec:	e000ed04 	.word	0xe000ed04

080042f0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b082      	sub	sp, #8
 80042f4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80042f6:	2300      	movs	r3, #0
 80042f8:	607b      	str	r3, [r7, #4]
 80042fa:	e00c      	b.n	8004316 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80042fc:	687a      	ldr	r2, [r7, #4]
 80042fe:	4613      	mov	r3, r2
 8004300:	009b      	lsls	r3, r3, #2
 8004302:	4413      	add	r3, r2
 8004304:	009b      	lsls	r3, r3, #2
 8004306:	4a12      	ldr	r2, [pc, #72]	@ (8004350 <prvInitialiseTaskLists+0x60>)
 8004308:	4413      	add	r3, r2
 800430a:	4618      	mov	r0, r3
 800430c:	f7fe fcd6 	bl	8002cbc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	3301      	adds	r3, #1
 8004314:	607b      	str	r3, [r7, #4]
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2b37      	cmp	r3, #55	@ 0x37
 800431a:	d9ef      	bls.n	80042fc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800431c:	480d      	ldr	r0, [pc, #52]	@ (8004354 <prvInitialiseTaskLists+0x64>)
 800431e:	f7fe fccd 	bl	8002cbc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004322:	480d      	ldr	r0, [pc, #52]	@ (8004358 <prvInitialiseTaskLists+0x68>)
 8004324:	f7fe fcca 	bl	8002cbc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004328:	480c      	ldr	r0, [pc, #48]	@ (800435c <prvInitialiseTaskLists+0x6c>)
 800432a:	f7fe fcc7 	bl	8002cbc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800432e:	480c      	ldr	r0, [pc, #48]	@ (8004360 <prvInitialiseTaskLists+0x70>)
 8004330:	f7fe fcc4 	bl	8002cbc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004334:	480b      	ldr	r0, [pc, #44]	@ (8004364 <prvInitialiseTaskLists+0x74>)
 8004336:	f7fe fcc1 	bl	8002cbc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800433a:	4b0b      	ldr	r3, [pc, #44]	@ (8004368 <prvInitialiseTaskLists+0x78>)
 800433c:	4a05      	ldr	r2, [pc, #20]	@ (8004354 <prvInitialiseTaskLists+0x64>)
 800433e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004340:	4b0a      	ldr	r3, [pc, #40]	@ (800436c <prvInitialiseTaskLists+0x7c>)
 8004342:	4a05      	ldr	r2, [pc, #20]	@ (8004358 <prvInitialiseTaskLists+0x68>)
 8004344:	601a      	str	r2, [r3, #0]
}
 8004346:	bf00      	nop
 8004348:	3708      	adds	r7, #8
 800434a:	46bd      	mov	sp, r7
 800434c:	bd80      	pop	{r7, pc}
 800434e:	bf00      	nop
 8004350:	20000800 	.word	0x20000800
 8004354:	20000c60 	.word	0x20000c60
 8004358:	20000c74 	.word	0x20000c74
 800435c:	20000c90 	.word	0x20000c90
 8004360:	20000ca4 	.word	0x20000ca4
 8004364:	20000cbc 	.word	0x20000cbc
 8004368:	20000c88 	.word	0x20000c88
 800436c:	20000c8c 	.word	0x20000c8c

08004370 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004370:	b580      	push	{r7, lr}
 8004372:	b082      	sub	sp, #8
 8004374:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004376:	e019      	b.n	80043ac <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004378:	f000 fde6 	bl	8004f48 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800437c:	4b10      	ldr	r3, [pc, #64]	@ (80043c0 <prvCheckTasksWaitingTermination+0x50>)
 800437e:	68db      	ldr	r3, [r3, #12]
 8004380:	68db      	ldr	r3, [r3, #12]
 8004382:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	3304      	adds	r3, #4
 8004388:	4618      	mov	r0, r3
 800438a:	f7fe fd21 	bl	8002dd0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800438e:	4b0d      	ldr	r3, [pc, #52]	@ (80043c4 <prvCheckTasksWaitingTermination+0x54>)
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	3b01      	subs	r3, #1
 8004394:	4a0b      	ldr	r2, [pc, #44]	@ (80043c4 <prvCheckTasksWaitingTermination+0x54>)
 8004396:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004398:	4b0b      	ldr	r3, [pc, #44]	@ (80043c8 <prvCheckTasksWaitingTermination+0x58>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	3b01      	subs	r3, #1
 800439e:	4a0a      	ldr	r2, [pc, #40]	@ (80043c8 <prvCheckTasksWaitingTermination+0x58>)
 80043a0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80043a2:	f000 fe03 	bl	8004fac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80043a6:	6878      	ldr	r0, [r7, #4]
 80043a8:	f000 f810 	bl	80043cc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80043ac:	4b06      	ldr	r3, [pc, #24]	@ (80043c8 <prvCheckTasksWaitingTermination+0x58>)
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d1e1      	bne.n	8004378 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80043b4:	bf00      	nop
 80043b6:	bf00      	nop
 80043b8:	3708      	adds	r7, #8
 80043ba:	46bd      	mov	sp, r7
 80043bc:	bd80      	pop	{r7, pc}
 80043be:	bf00      	nop
 80043c0:	20000ca4 	.word	0x20000ca4
 80043c4:	20000cd0 	.word	0x20000cd0
 80043c8:	20000cb8 	.word	0x20000cb8

080043cc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	b084      	sub	sp, #16
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d108      	bne.n	80043f0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043e2:	4618      	mov	r0, r3
 80043e4:	f000 ffa0 	bl	8005328 <vPortFree>
				vPortFree( pxTCB );
 80043e8:	6878      	ldr	r0, [r7, #4]
 80043ea:	f000 ff9d 	bl	8005328 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80043ee:	e019      	b.n	8004424 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80043f6:	2b01      	cmp	r3, #1
 80043f8:	d103      	bne.n	8004402 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80043fa:	6878      	ldr	r0, [r7, #4]
 80043fc:	f000 ff94 	bl	8005328 <vPortFree>
	}
 8004400:	e010      	b.n	8004424 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8004408:	2b02      	cmp	r3, #2
 800440a:	d00b      	beq.n	8004424 <prvDeleteTCB+0x58>
	__asm volatile
 800440c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004410:	f383 8811 	msr	BASEPRI, r3
 8004414:	f3bf 8f6f 	isb	sy
 8004418:	f3bf 8f4f 	dsb	sy
 800441c:	60fb      	str	r3, [r7, #12]
}
 800441e:	bf00      	nop
 8004420:	bf00      	nop
 8004422:	e7fd      	b.n	8004420 <prvDeleteTCB+0x54>
	}
 8004424:	bf00      	nop
 8004426:	3710      	adds	r7, #16
 8004428:	46bd      	mov	sp, r7
 800442a:	bd80      	pop	{r7, pc}

0800442c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800442c:	b480      	push	{r7}
 800442e:	b083      	sub	sp, #12
 8004430:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004432:	4b0c      	ldr	r3, [pc, #48]	@ (8004464 <prvResetNextTaskUnblockTime+0x38>)
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	2b00      	cmp	r3, #0
 800443a:	d104      	bne.n	8004446 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800443c:	4b0a      	ldr	r3, [pc, #40]	@ (8004468 <prvResetNextTaskUnblockTime+0x3c>)
 800443e:	f04f 32ff 	mov.w	r2, #4294967295
 8004442:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004444:	e008      	b.n	8004458 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004446:	4b07      	ldr	r3, [pc, #28]	@ (8004464 <prvResetNextTaskUnblockTime+0x38>)
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	68db      	ldr	r3, [r3, #12]
 800444c:	68db      	ldr	r3, [r3, #12]
 800444e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	685b      	ldr	r3, [r3, #4]
 8004454:	4a04      	ldr	r2, [pc, #16]	@ (8004468 <prvResetNextTaskUnblockTime+0x3c>)
 8004456:	6013      	str	r3, [r2, #0]
}
 8004458:	bf00      	nop
 800445a:	370c      	adds	r7, #12
 800445c:	46bd      	mov	sp, r7
 800445e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004462:	4770      	bx	lr
 8004464:	20000c88 	.word	0x20000c88
 8004468:	20000cf0 	.word	0x20000cf0

0800446c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800446c:	b480      	push	{r7}
 800446e:	b083      	sub	sp, #12
 8004470:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004472:	4b0b      	ldr	r3, [pc, #44]	@ (80044a0 <xTaskGetSchedulerState+0x34>)
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	2b00      	cmp	r3, #0
 8004478:	d102      	bne.n	8004480 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800447a:	2301      	movs	r3, #1
 800447c:	607b      	str	r3, [r7, #4]
 800447e:	e008      	b.n	8004492 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004480:	4b08      	ldr	r3, [pc, #32]	@ (80044a4 <xTaskGetSchedulerState+0x38>)
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	2b00      	cmp	r3, #0
 8004486:	d102      	bne.n	800448e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004488:	2302      	movs	r3, #2
 800448a:	607b      	str	r3, [r7, #4]
 800448c:	e001      	b.n	8004492 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800448e:	2300      	movs	r3, #0
 8004490:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004492:	687b      	ldr	r3, [r7, #4]
	}
 8004494:	4618      	mov	r0, r3
 8004496:	370c      	adds	r7, #12
 8004498:	46bd      	mov	sp, r7
 800449a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449e:	4770      	bx	lr
 80044a0:	20000cdc 	.word	0x20000cdc
 80044a4:	20000cf8 	.word	0x20000cf8

080044a8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80044a8:	b580      	push	{r7, lr}
 80044aa:	b086      	sub	sp, #24
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80044b4:	2300      	movs	r3, #0
 80044b6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d058      	beq.n	8004570 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80044be:	4b2f      	ldr	r3, [pc, #188]	@ (800457c <xTaskPriorityDisinherit+0xd4>)
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	693a      	ldr	r2, [r7, #16]
 80044c4:	429a      	cmp	r2, r3
 80044c6:	d00b      	beq.n	80044e0 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80044c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044cc:	f383 8811 	msr	BASEPRI, r3
 80044d0:	f3bf 8f6f 	isb	sy
 80044d4:	f3bf 8f4f 	dsb	sy
 80044d8:	60fb      	str	r3, [r7, #12]
}
 80044da:	bf00      	nop
 80044dc:	bf00      	nop
 80044de:	e7fd      	b.n	80044dc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80044e0:	693b      	ldr	r3, [r7, #16]
 80044e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d10b      	bne.n	8004500 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80044e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044ec:	f383 8811 	msr	BASEPRI, r3
 80044f0:	f3bf 8f6f 	isb	sy
 80044f4:	f3bf 8f4f 	dsb	sy
 80044f8:	60bb      	str	r3, [r7, #8]
}
 80044fa:	bf00      	nop
 80044fc:	bf00      	nop
 80044fe:	e7fd      	b.n	80044fc <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8004500:	693b      	ldr	r3, [r7, #16]
 8004502:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004504:	1e5a      	subs	r2, r3, #1
 8004506:	693b      	ldr	r3, [r7, #16]
 8004508:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800450a:	693b      	ldr	r3, [r7, #16]
 800450c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800450e:	693b      	ldr	r3, [r7, #16]
 8004510:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004512:	429a      	cmp	r2, r3
 8004514:	d02c      	beq.n	8004570 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004516:	693b      	ldr	r3, [r7, #16]
 8004518:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800451a:	2b00      	cmp	r3, #0
 800451c:	d128      	bne.n	8004570 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800451e:	693b      	ldr	r3, [r7, #16]
 8004520:	3304      	adds	r3, #4
 8004522:	4618      	mov	r0, r3
 8004524:	f7fe fc54 	bl	8002dd0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004528:	693b      	ldr	r3, [r7, #16]
 800452a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800452c:	693b      	ldr	r3, [r7, #16]
 800452e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004530:	693b      	ldr	r3, [r7, #16]
 8004532:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004534:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8004538:	693b      	ldr	r3, [r7, #16]
 800453a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800453c:	693b      	ldr	r3, [r7, #16]
 800453e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004540:	4b0f      	ldr	r3, [pc, #60]	@ (8004580 <xTaskPriorityDisinherit+0xd8>)
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	429a      	cmp	r2, r3
 8004546:	d903      	bls.n	8004550 <xTaskPriorityDisinherit+0xa8>
 8004548:	693b      	ldr	r3, [r7, #16]
 800454a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800454c:	4a0c      	ldr	r2, [pc, #48]	@ (8004580 <xTaskPriorityDisinherit+0xd8>)
 800454e:	6013      	str	r3, [r2, #0]
 8004550:	693b      	ldr	r3, [r7, #16]
 8004552:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004554:	4613      	mov	r3, r2
 8004556:	009b      	lsls	r3, r3, #2
 8004558:	4413      	add	r3, r2
 800455a:	009b      	lsls	r3, r3, #2
 800455c:	4a09      	ldr	r2, [pc, #36]	@ (8004584 <xTaskPriorityDisinherit+0xdc>)
 800455e:	441a      	add	r2, r3
 8004560:	693b      	ldr	r3, [r7, #16]
 8004562:	3304      	adds	r3, #4
 8004564:	4619      	mov	r1, r3
 8004566:	4610      	mov	r0, r2
 8004568:	f7fe fbd5 	bl	8002d16 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800456c:	2301      	movs	r3, #1
 800456e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004570:	697b      	ldr	r3, [r7, #20]
	}
 8004572:	4618      	mov	r0, r3
 8004574:	3718      	adds	r7, #24
 8004576:	46bd      	mov	sp, r7
 8004578:	bd80      	pop	{r7, pc}
 800457a:	bf00      	nop
 800457c:	200007fc 	.word	0x200007fc
 8004580:	20000cd8 	.word	0x20000cd8
 8004584:	20000800 	.word	0x20000800

08004588 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004588:	b580      	push	{r7, lr}
 800458a:	b084      	sub	sp, #16
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]
 8004590:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004592:	4b21      	ldr	r3, [pc, #132]	@ (8004618 <prvAddCurrentTaskToDelayedList+0x90>)
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004598:	4b20      	ldr	r3, [pc, #128]	@ (800461c <prvAddCurrentTaskToDelayedList+0x94>)
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	3304      	adds	r3, #4
 800459e:	4618      	mov	r0, r3
 80045a0:	f7fe fc16 	bl	8002dd0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045aa:	d10a      	bne.n	80045c2 <prvAddCurrentTaskToDelayedList+0x3a>
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d007      	beq.n	80045c2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80045b2:	4b1a      	ldr	r3, [pc, #104]	@ (800461c <prvAddCurrentTaskToDelayedList+0x94>)
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	3304      	adds	r3, #4
 80045b8:	4619      	mov	r1, r3
 80045ba:	4819      	ldr	r0, [pc, #100]	@ (8004620 <prvAddCurrentTaskToDelayedList+0x98>)
 80045bc:	f7fe fbab 	bl	8002d16 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80045c0:	e026      	b.n	8004610 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80045c2:	68fa      	ldr	r2, [r7, #12]
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	4413      	add	r3, r2
 80045c8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80045ca:	4b14      	ldr	r3, [pc, #80]	@ (800461c <prvAddCurrentTaskToDelayedList+0x94>)
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	68ba      	ldr	r2, [r7, #8]
 80045d0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80045d2:	68ba      	ldr	r2, [r7, #8]
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	429a      	cmp	r2, r3
 80045d8:	d209      	bcs.n	80045ee <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80045da:	4b12      	ldr	r3, [pc, #72]	@ (8004624 <prvAddCurrentTaskToDelayedList+0x9c>)
 80045dc:	681a      	ldr	r2, [r3, #0]
 80045de:	4b0f      	ldr	r3, [pc, #60]	@ (800461c <prvAddCurrentTaskToDelayedList+0x94>)
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	3304      	adds	r3, #4
 80045e4:	4619      	mov	r1, r3
 80045e6:	4610      	mov	r0, r2
 80045e8:	f7fe fbb9 	bl	8002d5e <vListInsert>
}
 80045ec:	e010      	b.n	8004610 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80045ee:	4b0e      	ldr	r3, [pc, #56]	@ (8004628 <prvAddCurrentTaskToDelayedList+0xa0>)
 80045f0:	681a      	ldr	r2, [r3, #0]
 80045f2:	4b0a      	ldr	r3, [pc, #40]	@ (800461c <prvAddCurrentTaskToDelayedList+0x94>)
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	3304      	adds	r3, #4
 80045f8:	4619      	mov	r1, r3
 80045fa:	4610      	mov	r0, r2
 80045fc:	f7fe fbaf 	bl	8002d5e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004600:	4b0a      	ldr	r3, [pc, #40]	@ (800462c <prvAddCurrentTaskToDelayedList+0xa4>)
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	68ba      	ldr	r2, [r7, #8]
 8004606:	429a      	cmp	r2, r3
 8004608:	d202      	bcs.n	8004610 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800460a:	4a08      	ldr	r2, [pc, #32]	@ (800462c <prvAddCurrentTaskToDelayedList+0xa4>)
 800460c:	68bb      	ldr	r3, [r7, #8]
 800460e:	6013      	str	r3, [r2, #0]
}
 8004610:	bf00      	nop
 8004612:	3710      	adds	r7, #16
 8004614:	46bd      	mov	sp, r7
 8004616:	bd80      	pop	{r7, pc}
 8004618:	20000cd4 	.word	0x20000cd4
 800461c:	200007fc 	.word	0x200007fc
 8004620:	20000cbc 	.word	0x20000cbc
 8004624:	20000c8c 	.word	0x20000c8c
 8004628:	20000c88 	.word	0x20000c88
 800462c:	20000cf0 	.word	0x20000cf0

08004630 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004630:	b580      	push	{r7, lr}
 8004632:	b08a      	sub	sp, #40	@ 0x28
 8004634:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8004636:	2300      	movs	r3, #0
 8004638:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800463a:	f000 fb13 	bl	8004c64 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800463e:	4b1d      	ldr	r3, [pc, #116]	@ (80046b4 <xTimerCreateTimerTask+0x84>)
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	2b00      	cmp	r3, #0
 8004644:	d021      	beq.n	800468a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8004646:	2300      	movs	r3, #0
 8004648:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800464a:	2300      	movs	r3, #0
 800464c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800464e:	1d3a      	adds	r2, r7, #4
 8004650:	f107 0108 	add.w	r1, r7, #8
 8004654:	f107 030c 	add.w	r3, r7, #12
 8004658:	4618      	mov	r0, r3
 800465a:	f7fe fb15 	bl	8002c88 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800465e:	6879      	ldr	r1, [r7, #4]
 8004660:	68bb      	ldr	r3, [r7, #8]
 8004662:	68fa      	ldr	r2, [r7, #12]
 8004664:	9202      	str	r2, [sp, #8]
 8004666:	9301      	str	r3, [sp, #4]
 8004668:	2302      	movs	r3, #2
 800466a:	9300      	str	r3, [sp, #0]
 800466c:	2300      	movs	r3, #0
 800466e:	460a      	mov	r2, r1
 8004670:	4911      	ldr	r1, [pc, #68]	@ (80046b8 <xTimerCreateTimerTask+0x88>)
 8004672:	4812      	ldr	r0, [pc, #72]	@ (80046bc <xTimerCreateTimerTask+0x8c>)
 8004674:	f7ff f8d0 	bl	8003818 <xTaskCreateStatic>
 8004678:	4603      	mov	r3, r0
 800467a:	4a11      	ldr	r2, [pc, #68]	@ (80046c0 <xTimerCreateTimerTask+0x90>)
 800467c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800467e:	4b10      	ldr	r3, [pc, #64]	@ (80046c0 <xTimerCreateTimerTask+0x90>)
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	2b00      	cmp	r3, #0
 8004684:	d001      	beq.n	800468a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8004686:	2301      	movs	r3, #1
 8004688:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800468a:	697b      	ldr	r3, [r7, #20]
 800468c:	2b00      	cmp	r3, #0
 800468e:	d10b      	bne.n	80046a8 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8004690:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004694:	f383 8811 	msr	BASEPRI, r3
 8004698:	f3bf 8f6f 	isb	sy
 800469c:	f3bf 8f4f 	dsb	sy
 80046a0:	613b      	str	r3, [r7, #16]
}
 80046a2:	bf00      	nop
 80046a4:	bf00      	nop
 80046a6:	e7fd      	b.n	80046a4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80046a8:	697b      	ldr	r3, [r7, #20]
}
 80046aa:	4618      	mov	r0, r3
 80046ac:	3718      	adds	r7, #24
 80046ae:	46bd      	mov	sp, r7
 80046b0:	bd80      	pop	{r7, pc}
 80046b2:	bf00      	nop
 80046b4:	20000d2c 	.word	0x20000d2c
 80046b8:	08005620 	.word	0x08005620
 80046bc:	080047fd 	.word	0x080047fd
 80046c0:	20000d30 	.word	0x20000d30

080046c4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b08a      	sub	sp, #40	@ 0x28
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	60f8      	str	r0, [r7, #12]
 80046cc:	60b9      	str	r1, [r7, #8]
 80046ce:	607a      	str	r2, [r7, #4]
 80046d0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80046d2:	2300      	movs	r3, #0
 80046d4:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d10b      	bne.n	80046f4 <xTimerGenericCommand+0x30>
	__asm volatile
 80046dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046e0:	f383 8811 	msr	BASEPRI, r3
 80046e4:	f3bf 8f6f 	isb	sy
 80046e8:	f3bf 8f4f 	dsb	sy
 80046ec:	623b      	str	r3, [r7, #32]
}
 80046ee:	bf00      	nop
 80046f0:	bf00      	nop
 80046f2:	e7fd      	b.n	80046f0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80046f4:	4b19      	ldr	r3, [pc, #100]	@ (800475c <xTimerGenericCommand+0x98>)
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d02a      	beq.n	8004752 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80046fc:	68bb      	ldr	r3, [r7, #8]
 80046fe:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004708:	68bb      	ldr	r3, [r7, #8]
 800470a:	2b05      	cmp	r3, #5
 800470c:	dc18      	bgt.n	8004740 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800470e:	f7ff fead 	bl	800446c <xTaskGetSchedulerState>
 8004712:	4603      	mov	r3, r0
 8004714:	2b02      	cmp	r3, #2
 8004716:	d109      	bne.n	800472c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004718:	4b10      	ldr	r3, [pc, #64]	@ (800475c <xTimerGenericCommand+0x98>)
 800471a:	6818      	ldr	r0, [r3, #0]
 800471c:	f107 0110 	add.w	r1, r7, #16
 8004720:	2300      	movs	r3, #0
 8004722:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004724:	f7fe fc88 	bl	8003038 <xQueueGenericSend>
 8004728:	6278      	str	r0, [r7, #36]	@ 0x24
 800472a:	e012      	b.n	8004752 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800472c:	4b0b      	ldr	r3, [pc, #44]	@ (800475c <xTimerGenericCommand+0x98>)
 800472e:	6818      	ldr	r0, [r3, #0]
 8004730:	f107 0110 	add.w	r1, r7, #16
 8004734:	2300      	movs	r3, #0
 8004736:	2200      	movs	r2, #0
 8004738:	f7fe fc7e 	bl	8003038 <xQueueGenericSend>
 800473c:	6278      	str	r0, [r7, #36]	@ 0x24
 800473e:	e008      	b.n	8004752 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004740:	4b06      	ldr	r3, [pc, #24]	@ (800475c <xTimerGenericCommand+0x98>)
 8004742:	6818      	ldr	r0, [r3, #0]
 8004744:	f107 0110 	add.w	r1, r7, #16
 8004748:	2300      	movs	r3, #0
 800474a:	683a      	ldr	r2, [r7, #0]
 800474c:	f7fe fd76 	bl	800323c <xQueueGenericSendFromISR>
 8004750:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8004752:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004754:	4618      	mov	r0, r3
 8004756:	3728      	adds	r7, #40	@ 0x28
 8004758:	46bd      	mov	sp, r7
 800475a:	bd80      	pop	{r7, pc}
 800475c:	20000d2c 	.word	0x20000d2c

08004760 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004760:	b580      	push	{r7, lr}
 8004762:	b088      	sub	sp, #32
 8004764:	af02      	add	r7, sp, #8
 8004766:	6078      	str	r0, [r7, #4]
 8004768:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800476a:	4b23      	ldr	r3, [pc, #140]	@ (80047f8 <prvProcessExpiredTimer+0x98>)
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	68db      	ldr	r3, [r3, #12]
 8004770:	68db      	ldr	r3, [r3, #12]
 8004772:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004774:	697b      	ldr	r3, [r7, #20]
 8004776:	3304      	adds	r3, #4
 8004778:	4618      	mov	r0, r3
 800477a:	f7fe fb29 	bl	8002dd0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800477e:	697b      	ldr	r3, [r7, #20]
 8004780:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004784:	f003 0304 	and.w	r3, r3, #4
 8004788:	2b00      	cmp	r3, #0
 800478a:	d023      	beq.n	80047d4 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800478c:	697b      	ldr	r3, [r7, #20]
 800478e:	699a      	ldr	r2, [r3, #24]
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	18d1      	adds	r1, r2, r3
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	683a      	ldr	r2, [r7, #0]
 8004798:	6978      	ldr	r0, [r7, #20]
 800479a:	f000 f8d5 	bl	8004948 <prvInsertTimerInActiveList>
 800479e:	4603      	mov	r3, r0
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d020      	beq.n	80047e6 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80047a4:	2300      	movs	r3, #0
 80047a6:	9300      	str	r3, [sp, #0]
 80047a8:	2300      	movs	r3, #0
 80047aa:	687a      	ldr	r2, [r7, #4]
 80047ac:	2100      	movs	r1, #0
 80047ae:	6978      	ldr	r0, [r7, #20]
 80047b0:	f7ff ff88 	bl	80046c4 <xTimerGenericCommand>
 80047b4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80047b6:	693b      	ldr	r3, [r7, #16]
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d114      	bne.n	80047e6 <prvProcessExpiredTimer+0x86>
	__asm volatile
 80047bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047c0:	f383 8811 	msr	BASEPRI, r3
 80047c4:	f3bf 8f6f 	isb	sy
 80047c8:	f3bf 8f4f 	dsb	sy
 80047cc:	60fb      	str	r3, [r7, #12]
}
 80047ce:	bf00      	nop
 80047d0:	bf00      	nop
 80047d2:	e7fd      	b.n	80047d0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80047d4:	697b      	ldr	r3, [r7, #20]
 80047d6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80047da:	f023 0301 	bic.w	r3, r3, #1
 80047de:	b2da      	uxtb	r2, r3
 80047e0:	697b      	ldr	r3, [r7, #20]
 80047e2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80047e6:	697b      	ldr	r3, [r7, #20]
 80047e8:	6a1b      	ldr	r3, [r3, #32]
 80047ea:	6978      	ldr	r0, [r7, #20]
 80047ec:	4798      	blx	r3
}
 80047ee:	bf00      	nop
 80047f0:	3718      	adds	r7, #24
 80047f2:	46bd      	mov	sp, r7
 80047f4:	bd80      	pop	{r7, pc}
 80047f6:	bf00      	nop
 80047f8:	20000d24 	.word	0x20000d24

080047fc <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80047fc:	b580      	push	{r7, lr}
 80047fe:	b084      	sub	sp, #16
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004804:	f107 0308 	add.w	r3, r7, #8
 8004808:	4618      	mov	r0, r3
 800480a:	f000 f859 	bl	80048c0 <prvGetNextExpireTime>
 800480e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004810:	68bb      	ldr	r3, [r7, #8]
 8004812:	4619      	mov	r1, r3
 8004814:	68f8      	ldr	r0, [r7, #12]
 8004816:	f000 f805 	bl	8004824 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800481a:	f000 f8d7 	bl	80049cc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800481e:	bf00      	nop
 8004820:	e7f0      	b.n	8004804 <prvTimerTask+0x8>
	...

08004824 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004824:	b580      	push	{r7, lr}
 8004826:	b084      	sub	sp, #16
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
 800482c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800482e:	f7ff fa37 	bl	8003ca0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004832:	f107 0308 	add.w	r3, r7, #8
 8004836:	4618      	mov	r0, r3
 8004838:	f000 f866 	bl	8004908 <prvSampleTimeNow>
 800483c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800483e:	68bb      	ldr	r3, [r7, #8]
 8004840:	2b00      	cmp	r3, #0
 8004842:	d130      	bne.n	80048a6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004844:	683b      	ldr	r3, [r7, #0]
 8004846:	2b00      	cmp	r3, #0
 8004848:	d10a      	bne.n	8004860 <prvProcessTimerOrBlockTask+0x3c>
 800484a:	687a      	ldr	r2, [r7, #4]
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	429a      	cmp	r2, r3
 8004850:	d806      	bhi.n	8004860 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8004852:	f7ff fa33 	bl	8003cbc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004856:	68f9      	ldr	r1, [r7, #12]
 8004858:	6878      	ldr	r0, [r7, #4]
 800485a:	f7ff ff81 	bl	8004760 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800485e:	e024      	b.n	80048aa <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8004860:	683b      	ldr	r3, [r7, #0]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d008      	beq.n	8004878 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004866:	4b13      	ldr	r3, [pc, #76]	@ (80048b4 <prvProcessTimerOrBlockTask+0x90>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d101      	bne.n	8004874 <prvProcessTimerOrBlockTask+0x50>
 8004870:	2301      	movs	r3, #1
 8004872:	e000      	b.n	8004876 <prvProcessTimerOrBlockTask+0x52>
 8004874:	2300      	movs	r3, #0
 8004876:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004878:	4b0f      	ldr	r3, [pc, #60]	@ (80048b8 <prvProcessTimerOrBlockTask+0x94>)
 800487a:	6818      	ldr	r0, [r3, #0]
 800487c:	687a      	ldr	r2, [r7, #4]
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	1ad3      	subs	r3, r2, r3
 8004882:	683a      	ldr	r2, [r7, #0]
 8004884:	4619      	mov	r1, r3
 8004886:	f7fe ff93 	bl	80037b0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800488a:	f7ff fa17 	bl	8003cbc <xTaskResumeAll>
 800488e:	4603      	mov	r3, r0
 8004890:	2b00      	cmp	r3, #0
 8004892:	d10a      	bne.n	80048aa <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8004894:	4b09      	ldr	r3, [pc, #36]	@ (80048bc <prvProcessTimerOrBlockTask+0x98>)
 8004896:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800489a:	601a      	str	r2, [r3, #0]
 800489c:	f3bf 8f4f 	dsb	sy
 80048a0:	f3bf 8f6f 	isb	sy
}
 80048a4:	e001      	b.n	80048aa <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80048a6:	f7ff fa09 	bl	8003cbc <xTaskResumeAll>
}
 80048aa:	bf00      	nop
 80048ac:	3710      	adds	r7, #16
 80048ae:	46bd      	mov	sp, r7
 80048b0:	bd80      	pop	{r7, pc}
 80048b2:	bf00      	nop
 80048b4:	20000d28 	.word	0x20000d28
 80048b8:	20000d2c 	.word	0x20000d2c
 80048bc:	e000ed04 	.word	0xe000ed04

080048c0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80048c0:	b480      	push	{r7}
 80048c2:	b085      	sub	sp, #20
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80048c8:	4b0e      	ldr	r3, [pc, #56]	@ (8004904 <prvGetNextExpireTime+0x44>)
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d101      	bne.n	80048d6 <prvGetNextExpireTime+0x16>
 80048d2:	2201      	movs	r2, #1
 80048d4:	e000      	b.n	80048d8 <prvGetNextExpireTime+0x18>
 80048d6:	2200      	movs	r2, #0
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d105      	bne.n	80048f0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80048e4:	4b07      	ldr	r3, [pc, #28]	@ (8004904 <prvGetNextExpireTime+0x44>)
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	68db      	ldr	r3, [r3, #12]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	60fb      	str	r3, [r7, #12]
 80048ee:	e001      	b.n	80048f4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80048f0:	2300      	movs	r3, #0
 80048f2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80048f4:	68fb      	ldr	r3, [r7, #12]
}
 80048f6:	4618      	mov	r0, r3
 80048f8:	3714      	adds	r7, #20
 80048fa:	46bd      	mov	sp, r7
 80048fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004900:	4770      	bx	lr
 8004902:	bf00      	nop
 8004904:	20000d24 	.word	0x20000d24

08004908 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8004908:	b580      	push	{r7, lr}
 800490a:	b084      	sub	sp, #16
 800490c:	af00      	add	r7, sp, #0
 800490e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8004910:	f7ff fa72 	bl	8003df8 <xTaskGetTickCount>
 8004914:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8004916:	4b0b      	ldr	r3, [pc, #44]	@ (8004944 <prvSampleTimeNow+0x3c>)
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	68fa      	ldr	r2, [r7, #12]
 800491c:	429a      	cmp	r2, r3
 800491e:	d205      	bcs.n	800492c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8004920:	f000 f93a 	bl	8004b98 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2201      	movs	r2, #1
 8004928:	601a      	str	r2, [r3, #0]
 800492a:	e002      	b.n	8004932 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2200      	movs	r2, #0
 8004930:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8004932:	4a04      	ldr	r2, [pc, #16]	@ (8004944 <prvSampleTimeNow+0x3c>)
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8004938:	68fb      	ldr	r3, [r7, #12]
}
 800493a:	4618      	mov	r0, r3
 800493c:	3710      	adds	r7, #16
 800493e:	46bd      	mov	sp, r7
 8004940:	bd80      	pop	{r7, pc}
 8004942:	bf00      	nop
 8004944:	20000d34 	.word	0x20000d34

08004948 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b086      	sub	sp, #24
 800494c:	af00      	add	r7, sp, #0
 800494e:	60f8      	str	r0, [r7, #12]
 8004950:	60b9      	str	r1, [r7, #8]
 8004952:	607a      	str	r2, [r7, #4]
 8004954:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8004956:	2300      	movs	r3, #0
 8004958:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	68ba      	ldr	r2, [r7, #8]
 800495e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	68fa      	ldr	r2, [r7, #12]
 8004964:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8004966:	68ba      	ldr	r2, [r7, #8]
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	429a      	cmp	r2, r3
 800496c:	d812      	bhi.n	8004994 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800496e:	687a      	ldr	r2, [r7, #4]
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	1ad2      	subs	r2, r2, r3
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	699b      	ldr	r3, [r3, #24]
 8004978:	429a      	cmp	r2, r3
 800497a:	d302      	bcc.n	8004982 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800497c:	2301      	movs	r3, #1
 800497e:	617b      	str	r3, [r7, #20]
 8004980:	e01b      	b.n	80049ba <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004982:	4b10      	ldr	r3, [pc, #64]	@ (80049c4 <prvInsertTimerInActiveList+0x7c>)
 8004984:	681a      	ldr	r2, [r3, #0]
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	3304      	adds	r3, #4
 800498a:	4619      	mov	r1, r3
 800498c:	4610      	mov	r0, r2
 800498e:	f7fe f9e6 	bl	8002d5e <vListInsert>
 8004992:	e012      	b.n	80049ba <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004994:	687a      	ldr	r2, [r7, #4]
 8004996:	683b      	ldr	r3, [r7, #0]
 8004998:	429a      	cmp	r2, r3
 800499a:	d206      	bcs.n	80049aa <prvInsertTimerInActiveList+0x62>
 800499c:	68ba      	ldr	r2, [r7, #8]
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	429a      	cmp	r2, r3
 80049a2:	d302      	bcc.n	80049aa <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80049a4:	2301      	movs	r3, #1
 80049a6:	617b      	str	r3, [r7, #20]
 80049a8:	e007      	b.n	80049ba <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80049aa:	4b07      	ldr	r3, [pc, #28]	@ (80049c8 <prvInsertTimerInActiveList+0x80>)
 80049ac:	681a      	ldr	r2, [r3, #0]
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	3304      	adds	r3, #4
 80049b2:	4619      	mov	r1, r3
 80049b4:	4610      	mov	r0, r2
 80049b6:	f7fe f9d2 	bl	8002d5e <vListInsert>
		}
	}

	return xProcessTimerNow;
 80049ba:	697b      	ldr	r3, [r7, #20]
}
 80049bc:	4618      	mov	r0, r3
 80049be:	3718      	adds	r7, #24
 80049c0:	46bd      	mov	sp, r7
 80049c2:	bd80      	pop	{r7, pc}
 80049c4:	20000d28 	.word	0x20000d28
 80049c8:	20000d24 	.word	0x20000d24

080049cc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80049cc:	b580      	push	{r7, lr}
 80049ce:	b08e      	sub	sp, #56	@ 0x38
 80049d0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80049d2:	e0ce      	b.n	8004b72 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	da19      	bge.n	8004a0e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80049da:	1d3b      	adds	r3, r7, #4
 80049dc:	3304      	adds	r3, #4
 80049de:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80049e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d10b      	bne.n	80049fe <prvProcessReceivedCommands+0x32>
	__asm volatile
 80049e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049ea:	f383 8811 	msr	BASEPRI, r3
 80049ee:	f3bf 8f6f 	isb	sy
 80049f2:	f3bf 8f4f 	dsb	sy
 80049f6:	61fb      	str	r3, [r7, #28]
}
 80049f8:	bf00      	nop
 80049fa:	bf00      	nop
 80049fc:	e7fd      	b.n	80049fa <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80049fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004a04:	6850      	ldr	r0, [r2, #4]
 8004a06:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004a08:	6892      	ldr	r2, [r2, #8]
 8004a0a:	4611      	mov	r1, r2
 8004a0c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	f2c0 80ae 	blt.w	8004b72 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004a1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a1c:	695b      	ldr	r3, [r3, #20]
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d004      	beq.n	8004a2c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004a22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a24:	3304      	adds	r3, #4
 8004a26:	4618      	mov	r0, r3
 8004a28:	f7fe f9d2 	bl	8002dd0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004a2c:	463b      	mov	r3, r7
 8004a2e:	4618      	mov	r0, r3
 8004a30:	f7ff ff6a 	bl	8004908 <prvSampleTimeNow>
 8004a34:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	2b09      	cmp	r3, #9
 8004a3a:	f200 8097 	bhi.w	8004b6c <prvProcessReceivedCommands+0x1a0>
 8004a3e:	a201      	add	r2, pc, #4	@ (adr r2, 8004a44 <prvProcessReceivedCommands+0x78>)
 8004a40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a44:	08004a6d 	.word	0x08004a6d
 8004a48:	08004a6d 	.word	0x08004a6d
 8004a4c:	08004a6d 	.word	0x08004a6d
 8004a50:	08004ae3 	.word	0x08004ae3
 8004a54:	08004af7 	.word	0x08004af7
 8004a58:	08004b43 	.word	0x08004b43
 8004a5c:	08004a6d 	.word	0x08004a6d
 8004a60:	08004a6d 	.word	0x08004a6d
 8004a64:	08004ae3 	.word	0x08004ae3
 8004a68:	08004af7 	.word	0x08004af7
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004a6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a6e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004a72:	f043 0301 	orr.w	r3, r3, #1
 8004a76:	b2da      	uxtb	r2, r3
 8004a78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a7a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004a7e:	68ba      	ldr	r2, [r7, #8]
 8004a80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a82:	699b      	ldr	r3, [r3, #24]
 8004a84:	18d1      	adds	r1, r2, r3
 8004a86:	68bb      	ldr	r3, [r7, #8]
 8004a88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a8a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004a8c:	f7ff ff5c 	bl	8004948 <prvInsertTimerInActiveList>
 8004a90:	4603      	mov	r3, r0
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d06c      	beq.n	8004b70 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004a96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a98:	6a1b      	ldr	r3, [r3, #32]
 8004a9a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004a9c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004a9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004aa0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004aa4:	f003 0304 	and.w	r3, r3, #4
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d061      	beq.n	8004b70 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004aac:	68ba      	ldr	r2, [r7, #8]
 8004aae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ab0:	699b      	ldr	r3, [r3, #24]
 8004ab2:	441a      	add	r2, r3
 8004ab4:	2300      	movs	r3, #0
 8004ab6:	9300      	str	r3, [sp, #0]
 8004ab8:	2300      	movs	r3, #0
 8004aba:	2100      	movs	r1, #0
 8004abc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004abe:	f7ff fe01 	bl	80046c4 <xTimerGenericCommand>
 8004ac2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8004ac4:	6a3b      	ldr	r3, [r7, #32]
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d152      	bne.n	8004b70 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8004aca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ace:	f383 8811 	msr	BASEPRI, r3
 8004ad2:	f3bf 8f6f 	isb	sy
 8004ad6:	f3bf 8f4f 	dsb	sy
 8004ada:	61bb      	str	r3, [r7, #24]
}
 8004adc:	bf00      	nop
 8004ade:	bf00      	nop
 8004ae0:	e7fd      	b.n	8004ade <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004ae2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ae4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004ae8:	f023 0301 	bic.w	r3, r3, #1
 8004aec:	b2da      	uxtb	r2, r3
 8004aee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004af0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8004af4:	e03d      	b.n	8004b72 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004af6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004af8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004afc:	f043 0301 	orr.w	r3, r3, #1
 8004b00:	b2da      	uxtb	r2, r3
 8004b02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b04:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004b08:	68ba      	ldr	r2, [r7, #8]
 8004b0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b0c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004b0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b10:	699b      	ldr	r3, [r3, #24]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d10b      	bne.n	8004b2e <prvProcessReceivedCommands+0x162>
	__asm volatile
 8004b16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b1a:	f383 8811 	msr	BASEPRI, r3
 8004b1e:	f3bf 8f6f 	isb	sy
 8004b22:	f3bf 8f4f 	dsb	sy
 8004b26:	617b      	str	r3, [r7, #20]
}
 8004b28:	bf00      	nop
 8004b2a:	bf00      	nop
 8004b2c:	e7fd      	b.n	8004b2a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004b2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b30:	699a      	ldr	r2, [r3, #24]
 8004b32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b34:	18d1      	adds	r1, r2, r3
 8004b36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b38:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b3a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004b3c:	f7ff ff04 	bl	8004948 <prvInsertTimerInActiveList>
					break;
 8004b40:	e017      	b.n	8004b72 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8004b42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b44:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004b48:	f003 0302 	and.w	r3, r3, #2
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d103      	bne.n	8004b58 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8004b50:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004b52:	f000 fbe9 	bl	8005328 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004b56:	e00c      	b.n	8004b72 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004b58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b5a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004b5e:	f023 0301 	bic.w	r3, r3, #1
 8004b62:	b2da      	uxtb	r2, r3
 8004b64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b66:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8004b6a:	e002      	b.n	8004b72 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8004b6c:	bf00      	nop
 8004b6e:	e000      	b.n	8004b72 <prvProcessReceivedCommands+0x1a6>
					break;
 8004b70:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004b72:	4b08      	ldr	r3, [pc, #32]	@ (8004b94 <prvProcessReceivedCommands+0x1c8>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	1d39      	adds	r1, r7, #4
 8004b78:	2200      	movs	r2, #0
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	f7fe fbfc 	bl	8003378 <xQueueReceive>
 8004b80:	4603      	mov	r3, r0
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	f47f af26 	bne.w	80049d4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8004b88:	bf00      	nop
 8004b8a:	bf00      	nop
 8004b8c:	3730      	adds	r7, #48	@ 0x30
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	bd80      	pop	{r7, pc}
 8004b92:	bf00      	nop
 8004b94:	20000d2c 	.word	0x20000d2c

08004b98 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b088      	sub	sp, #32
 8004b9c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004b9e:	e049      	b.n	8004c34 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004ba0:	4b2e      	ldr	r3, [pc, #184]	@ (8004c5c <prvSwitchTimerLists+0xc4>)
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	68db      	ldr	r3, [r3, #12]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004baa:	4b2c      	ldr	r3, [pc, #176]	@ (8004c5c <prvSwitchTimerLists+0xc4>)
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	68db      	ldr	r3, [r3, #12]
 8004bb0:	68db      	ldr	r3, [r3, #12]
 8004bb2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	3304      	adds	r3, #4
 8004bb8:	4618      	mov	r0, r3
 8004bba:	f7fe f909 	bl	8002dd0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	6a1b      	ldr	r3, [r3, #32]
 8004bc2:	68f8      	ldr	r0, [r7, #12]
 8004bc4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004bcc:	f003 0304 	and.w	r3, r3, #4
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d02f      	beq.n	8004c34 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	699b      	ldr	r3, [r3, #24]
 8004bd8:	693a      	ldr	r2, [r7, #16]
 8004bda:	4413      	add	r3, r2
 8004bdc:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8004bde:	68ba      	ldr	r2, [r7, #8]
 8004be0:	693b      	ldr	r3, [r7, #16]
 8004be2:	429a      	cmp	r2, r3
 8004be4:	d90e      	bls.n	8004c04 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	68ba      	ldr	r2, [r7, #8]
 8004bea:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	68fa      	ldr	r2, [r7, #12]
 8004bf0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004bf2:	4b1a      	ldr	r3, [pc, #104]	@ (8004c5c <prvSwitchTimerLists+0xc4>)
 8004bf4:	681a      	ldr	r2, [r3, #0]
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	3304      	adds	r3, #4
 8004bfa:	4619      	mov	r1, r3
 8004bfc:	4610      	mov	r0, r2
 8004bfe:	f7fe f8ae 	bl	8002d5e <vListInsert>
 8004c02:	e017      	b.n	8004c34 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004c04:	2300      	movs	r3, #0
 8004c06:	9300      	str	r3, [sp, #0]
 8004c08:	2300      	movs	r3, #0
 8004c0a:	693a      	ldr	r2, [r7, #16]
 8004c0c:	2100      	movs	r1, #0
 8004c0e:	68f8      	ldr	r0, [r7, #12]
 8004c10:	f7ff fd58 	bl	80046c4 <xTimerGenericCommand>
 8004c14:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d10b      	bne.n	8004c34 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8004c1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c20:	f383 8811 	msr	BASEPRI, r3
 8004c24:	f3bf 8f6f 	isb	sy
 8004c28:	f3bf 8f4f 	dsb	sy
 8004c2c:	603b      	str	r3, [r7, #0]
}
 8004c2e:	bf00      	nop
 8004c30:	bf00      	nop
 8004c32:	e7fd      	b.n	8004c30 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004c34:	4b09      	ldr	r3, [pc, #36]	@ (8004c5c <prvSwitchTimerLists+0xc4>)
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d1b0      	bne.n	8004ba0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004c3e:	4b07      	ldr	r3, [pc, #28]	@ (8004c5c <prvSwitchTimerLists+0xc4>)
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8004c44:	4b06      	ldr	r3, [pc, #24]	@ (8004c60 <prvSwitchTimerLists+0xc8>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	4a04      	ldr	r2, [pc, #16]	@ (8004c5c <prvSwitchTimerLists+0xc4>)
 8004c4a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004c4c:	4a04      	ldr	r2, [pc, #16]	@ (8004c60 <prvSwitchTimerLists+0xc8>)
 8004c4e:	697b      	ldr	r3, [r7, #20]
 8004c50:	6013      	str	r3, [r2, #0]
}
 8004c52:	bf00      	nop
 8004c54:	3718      	adds	r7, #24
 8004c56:	46bd      	mov	sp, r7
 8004c58:	bd80      	pop	{r7, pc}
 8004c5a:	bf00      	nop
 8004c5c:	20000d24 	.word	0x20000d24
 8004c60:	20000d28 	.word	0x20000d28

08004c64 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004c64:	b580      	push	{r7, lr}
 8004c66:	b082      	sub	sp, #8
 8004c68:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004c6a:	f000 f96d 	bl	8004f48 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004c6e:	4b15      	ldr	r3, [pc, #84]	@ (8004cc4 <prvCheckForValidListAndQueue+0x60>)
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d120      	bne.n	8004cb8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8004c76:	4814      	ldr	r0, [pc, #80]	@ (8004cc8 <prvCheckForValidListAndQueue+0x64>)
 8004c78:	f7fe f820 	bl	8002cbc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004c7c:	4813      	ldr	r0, [pc, #76]	@ (8004ccc <prvCheckForValidListAndQueue+0x68>)
 8004c7e:	f7fe f81d 	bl	8002cbc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004c82:	4b13      	ldr	r3, [pc, #76]	@ (8004cd0 <prvCheckForValidListAndQueue+0x6c>)
 8004c84:	4a10      	ldr	r2, [pc, #64]	@ (8004cc8 <prvCheckForValidListAndQueue+0x64>)
 8004c86:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004c88:	4b12      	ldr	r3, [pc, #72]	@ (8004cd4 <prvCheckForValidListAndQueue+0x70>)
 8004c8a:	4a10      	ldr	r2, [pc, #64]	@ (8004ccc <prvCheckForValidListAndQueue+0x68>)
 8004c8c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004c8e:	2300      	movs	r3, #0
 8004c90:	9300      	str	r3, [sp, #0]
 8004c92:	4b11      	ldr	r3, [pc, #68]	@ (8004cd8 <prvCheckForValidListAndQueue+0x74>)
 8004c94:	4a11      	ldr	r2, [pc, #68]	@ (8004cdc <prvCheckForValidListAndQueue+0x78>)
 8004c96:	2110      	movs	r1, #16
 8004c98:	200a      	movs	r0, #10
 8004c9a:	f7fe f92d 	bl	8002ef8 <xQueueGenericCreateStatic>
 8004c9e:	4603      	mov	r3, r0
 8004ca0:	4a08      	ldr	r2, [pc, #32]	@ (8004cc4 <prvCheckForValidListAndQueue+0x60>)
 8004ca2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004ca4:	4b07      	ldr	r3, [pc, #28]	@ (8004cc4 <prvCheckForValidListAndQueue+0x60>)
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d005      	beq.n	8004cb8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004cac:	4b05      	ldr	r3, [pc, #20]	@ (8004cc4 <prvCheckForValidListAndQueue+0x60>)
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	490b      	ldr	r1, [pc, #44]	@ (8004ce0 <prvCheckForValidListAndQueue+0x7c>)
 8004cb2:	4618      	mov	r0, r3
 8004cb4:	f7fe fd52 	bl	800375c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004cb8:	f000 f978 	bl	8004fac <vPortExitCritical>
}
 8004cbc:	bf00      	nop
 8004cbe:	46bd      	mov	sp, r7
 8004cc0:	bd80      	pop	{r7, pc}
 8004cc2:	bf00      	nop
 8004cc4:	20000d2c 	.word	0x20000d2c
 8004cc8:	20000cfc 	.word	0x20000cfc
 8004ccc:	20000d10 	.word	0x20000d10
 8004cd0:	20000d24 	.word	0x20000d24
 8004cd4:	20000d28 	.word	0x20000d28
 8004cd8:	20000dd8 	.word	0x20000dd8
 8004cdc:	20000d38 	.word	0x20000d38
 8004ce0:	08005628 	.word	0x08005628

08004ce4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004ce4:	b480      	push	{r7}
 8004ce6:	b085      	sub	sp, #20
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	60f8      	str	r0, [r7, #12]
 8004cec:	60b9      	str	r1, [r7, #8]
 8004cee:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	3b04      	subs	r3, #4
 8004cf4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004cfc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	3b04      	subs	r3, #4
 8004d02:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004d04:	68bb      	ldr	r3, [r7, #8]
 8004d06:	f023 0201 	bic.w	r2, r3, #1
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	3b04      	subs	r3, #4
 8004d12:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004d14:	4a0c      	ldr	r2, [pc, #48]	@ (8004d48 <pxPortInitialiseStack+0x64>)
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	3b14      	subs	r3, #20
 8004d1e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004d20:	687a      	ldr	r2, [r7, #4]
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	3b04      	subs	r3, #4
 8004d2a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	f06f 0202 	mvn.w	r2, #2
 8004d32:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	3b20      	subs	r3, #32
 8004d38:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004d3a:	68fb      	ldr	r3, [r7, #12]
}
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	3714      	adds	r7, #20
 8004d40:	46bd      	mov	sp, r7
 8004d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d46:	4770      	bx	lr
 8004d48:	08004d4d 	.word	0x08004d4d

08004d4c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004d4c:	b480      	push	{r7}
 8004d4e:	b085      	sub	sp, #20
 8004d50:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004d52:	2300      	movs	r3, #0
 8004d54:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004d56:	4b13      	ldr	r3, [pc, #76]	@ (8004da4 <prvTaskExitError+0x58>)
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d5e:	d00b      	beq.n	8004d78 <prvTaskExitError+0x2c>
	__asm volatile
 8004d60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d64:	f383 8811 	msr	BASEPRI, r3
 8004d68:	f3bf 8f6f 	isb	sy
 8004d6c:	f3bf 8f4f 	dsb	sy
 8004d70:	60fb      	str	r3, [r7, #12]
}
 8004d72:	bf00      	nop
 8004d74:	bf00      	nop
 8004d76:	e7fd      	b.n	8004d74 <prvTaskExitError+0x28>
	__asm volatile
 8004d78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d7c:	f383 8811 	msr	BASEPRI, r3
 8004d80:	f3bf 8f6f 	isb	sy
 8004d84:	f3bf 8f4f 	dsb	sy
 8004d88:	60bb      	str	r3, [r7, #8]
}
 8004d8a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004d8c:	bf00      	nop
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d0fc      	beq.n	8004d8e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004d94:	bf00      	nop
 8004d96:	bf00      	nop
 8004d98:	3714      	adds	r7, #20
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da0:	4770      	bx	lr
 8004da2:	bf00      	nop
 8004da4:	20000020 	.word	0x20000020
	...

08004db0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004db0:	4b07      	ldr	r3, [pc, #28]	@ (8004dd0 <pxCurrentTCBConst2>)
 8004db2:	6819      	ldr	r1, [r3, #0]
 8004db4:	6808      	ldr	r0, [r1, #0]
 8004db6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004dba:	f380 8809 	msr	PSP, r0
 8004dbe:	f3bf 8f6f 	isb	sy
 8004dc2:	f04f 0000 	mov.w	r0, #0
 8004dc6:	f380 8811 	msr	BASEPRI, r0
 8004dca:	4770      	bx	lr
 8004dcc:	f3af 8000 	nop.w

08004dd0 <pxCurrentTCBConst2>:
 8004dd0:	200007fc 	.word	0x200007fc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004dd4:	bf00      	nop
 8004dd6:	bf00      	nop

08004dd8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004dd8:	4808      	ldr	r0, [pc, #32]	@ (8004dfc <prvPortStartFirstTask+0x24>)
 8004dda:	6800      	ldr	r0, [r0, #0]
 8004ddc:	6800      	ldr	r0, [r0, #0]
 8004dde:	f380 8808 	msr	MSP, r0
 8004de2:	f04f 0000 	mov.w	r0, #0
 8004de6:	f380 8814 	msr	CONTROL, r0
 8004dea:	b662      	cpsie	i
 8004dec:	b661      	cpsie	f
 8004dee:	f3bf 8f4f 	dsb	sy
 8004df2:	f3bf 8f6f 	isb	sy
 8004df6:	df00      	svc	0
 8004df8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004dfa:	bf00      	nop
 8004dfc:	e000ed08 	.word	0xe000ed08

08004e00 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004e00:	b580      	push	{r7, lr}
 8004e02:	b086      	sub	sp, #24
 8004e04:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004e06:	4b47      	ldr	r3, [pc, #284]	@ (8004f24 <xPortStartScheduler+0x124>)
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	4a47      	ldr	r2, [pc, #284]	@ (8004f28 <xPortStartScheduler+0x128>)
 8004e0c:	4293      	cmp	r3, r2
 8004e0e:	d10b      	bne.n	8004e28 <xPortStartScheduler+0x28>
	__asm volatile
 8004e10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e14:	f383 8811 	msr	BASEPRI, r3
 8004e18:	f3bf 8f6f 	isb	sy
 8004e1c:	f3bf 8f4f 	dsb	sy
 8004e20:	613b      	str	r3, [r7, #16]
}
 8004e22:	bf00      	nop
 8004e24:	bf00      	nop
 8004e26:	e7fd      	b.n	8004e24 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004e28:	4b3e      	ldr	r3, [pc, #248]	@ (8004f24 <xPortStartScheduler+0x124>)
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	4a3f      	ldr	r2, [pc, #252]	@ (8004f2c <xPortStartScheduler+0x12c>)
 8004e2e:	4293      	cmp	r3, r2
 8004e30:	d10b      	bne.n	8004e4a <xPortStartScheduler+0x4a>
	__asm volatile
 8004e32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e36:	f383 8811 	msr	BASEPRI, r3
 8004e3a:	f3bf 8f6f 	isb	sy
 8004e3e:	f3bf 8f4f 	dsb	sy
 8004e42:	60fb      	str	r3, [r7, #12]
}
 8004e44:	bf00      	nop
 8004e46:	bf00      	nop
 8004e48:	e7fd      	b.n	8004e46 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004e4a:	4b39      	ldr	r3, [pc, #228]	@ (8004f30 <xPortStartScheduler+0x130>)
 8004e4c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004e4e:	697b      	ldr	r3, [r7, #20]
 8004e50:	781b      	ldrb	r3, [r3, #0]
 8004e52:	b2db      	uxtb	r3, r3
 8004e54:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004e56:	697b      	ldr	r3, [r7, #20]
 8004e58:	22ff      	movs	r2, #255	@ 0xff
 8004e5a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004e5c:	697b      	ldr	r3, [r7, #20]
 8004e5e:	781b      	ldrb	r3, [r3, #0]
 8004e60:	b2db      	uxtb	r3, r3
 8004e62:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004e64:	78fb      	ldrb	r3, [r7, #3]
 8004e66:	b2db      	uxtb	r3, r3
 8004e68:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004e6c:	b2da      	uxtb	r2, r3
 8004e6e:	4b31      	ldr	r3, [pc, #196]	@ (8004f34 <xPortStartScheduler+0x134>)
 8004e70:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004e72:	4b31      	ldr	r3, [pc, #196]	@ (8004f38 <xPortStartScheduler+0x138>)
 8004e74:	2207      	movs	r2, #7
 8004e76:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004e78:	e009      	b.n	8004e8e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8004e7a:	4b2f      	ldr	r3, [pc, #188]	@ (8004f38 <xPortStartScheduler+0x138>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	3b01      	subs	r3, #1
 8004e80:	4a2d      	ldr	r2, [pc, #180]	@ (8004f38 <xPortStartScheduler+0x138>)
 8004e82:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004e84:	78fb      	ldrb	r3, [r7, #3]
 8004e86:	b2db      	uxtb	r3, r3
 8004e88:	005b      	lsls	r3, r3, #1
 8004e8a:	b2db      	uxtb	r3, r3
 8004e8c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004e8e:	78fb      	ldrb	r3, [r7, #3]
 8004e90:	b2db      	uxtb	r3, r3
 8004e92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e96:	2b80      	cmp	r3, #128	@ 0x80
 8004e98:	d0ef      	beq.n	8004e7a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004e9a:	4b27      	ldr	r3, [pc, #156]	@ (8004f38 <xPortStartScheduler+0x138>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f1c3 0307 	rsb	r3, r3, #7
 8004ea2:	2b04      	cmp	r3, #4
 8004ea4:	d00b      	beq.n	8004ebe <xPortStartScheduler+0xbe>
	__asm volatile
 8004ea6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004eaa:	f383 8811 	msr	BASEPRI, r3
 8004eae:	f3bf 8f6f 	isb	sy
 8004eb2:	f3bf 8f4f 	dsb	sy
 8004eb6:	60bb      	str	r3, [r7, #8]
}
 8004eb8:	bf00      	nop
 8004eba:	bf00      	nop
 8004ebc:	e7fd      	b.n	8004eba <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004ebe:	4b1e      	ldr	r3, [pc, #120]	@ (8004f38 <xPortStartScheduler+0x138>)
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	021b      	lsls	r3, r3, #8
 8004ec4:	4a1c      	ldr	r2, [pc, #112]	@ (8004f38 <xPortStartScheduler+0x138>)
 8004ec6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004ec8:	4b1b      	ldr	r3, [pc, #108]	@ (8004f38 <xPortStartScheduler+0x138>)
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004ed0:	4a19      	ldr	r2, [pc, #100]	@ (8004f38 <xPortStartScheduler+0x138>)
 8004ed2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	b2da      	uxtb	r2, r3
 8004ed8:	697b      	ldr	r3, [r7, #20]
 8004eda:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004edc:	4b17      	ldr	r3, [pc, #92]	@ (8004f3c <xPortStartScheduler+0x13c>)
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	4a16      	ldr	r2, [pc, #88]	@ (8004f3c <xPortStartScheduler+0x13c>)
 8004ee2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004ee6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004ee8:	4b14      	ldr	r3, [pc, #80]	@ (8004f3c <xPortStartScheduler+0x13c>)
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	4a13      	ldr	r2, [pc, #76]	@ (8004f3c <xPortStartScheduler+0x13c>)
 8004eee:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8004ef2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004ef4:	f000 f8da 	bl	80050ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004ef8:	4b11      	ldr	r3, [pc, #68]	@ (8004f40 <xPortStartScheduler+0x140>)
 8004efa:	2200      	movs	r2, #0
 8004efc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004efe:	f000 f8f9 	bl	80050f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004f02:	4b10      	ldr	r3, [pc, #64]	@ (8004f44 <xPortStartScheduler+0x144>)
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	4a0f      	ldr	r2, [pc, #60]	@ (8004f44 <xPortStartScheduler+0x144>)
 8004f08:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8004f0c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004f0e:	f7ff ff63 	bl	8004dd8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004f12:	f7ff f83b 	bl	8003f8c <vTaskSwitchContext>
	prvTaskExitError();
 8004f16:	f7ff ff19 	bl	8004d4c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004f1a:	2300      	movs	r3, #0
}
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	3718      	adds	r7, #24
 8004f20:	46bd      	mov	sp, r7
 8004f22:	bd80      	pop	{r7, pc}
 8004f24:	e000ed00 	.word	0xe000ed00
 8004f28:	410fc271 	.word	0x410fc271
 8004f2c:	410fc270 	.word	0x410fc270
 8004f30:	e000e400 	.word	0xe000e400
 8004f34:	20000e28 	.word	0x20000e28
 8004f38:	20000e2c 	.word	0x20000e2c
 8004f3c:	e000ed20 	.word	0xe000ed20
 8004f40:	20000020 	.word	0x20000020
 8004f44:	e000ef34 	.word	0xe000ef34

08004f48 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004f48:	b480      	push	{r7}
 8004f4a:	b083      	sub	sp, #12
 8004f4c:	af00      	add	r7, sp, #0
	__asm volatile
 8004f4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f52:	f383 8811 	msr	BASEPRI, r3
 8004f56:	f3bf 8f6f 	isb	sy
 8004f5a:	f3bf 8f4f 	dsb	sy
 8004f5e:	607b      	str	r3, [r7, #4]
}
 8004f60:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004f62:	4b10      	ldr	r3, [pc, #64]	@ (8004fa4 <vPortEnterCritical+0x5c>)
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	3301      	adds	r3, #1
 8004f68:	4a0e      	ldr	r2, [pc, #56]	@ (8004fa4 <vPortEnterCritical+0x5c>)
 8004f6a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004f6c:	4b0d      	ldr	r3, [pc, #52]	@ (8004fa4 <vPortEnterCritical+0x5c>)
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	2b01      	cmp	r3, #1
 8004f72:	d110      	bne.n	8004f96 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004f74:	4b0c      	ldr	r3, [pc, #48]	@ (8004fa8 <vPortEnterCritical+0x60>)
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	b2db      	uxtb	r3, r3
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d00b      	beq.n	8004f96 <vPortEnterCritical+0x4e>
	__asm volatile
 8004f7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f82:	f383 8811 	msr	BASEPRI, r3
 8004f86:	f3bf 8f6f 	isb	sy
 8004f8a:	f3bf 8f4f 	dsb	sy
 8004f8e:	603b      	str	r3, [r7, #0]
}
 8004f90:	bf00      	nop
 8004f92:	bf00      	nop
 8004f94:	e7fd      	b.n	8004f92 <vPortEnterCritical+0x4a>
	}
}
 8004f96:	bf00      	nop
 8004f98:	370c      	adds	r7, #12
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa0:	4770      	bx	lr
 8004fa2:	bf00      	nop
 8004fa4:	20000020 	.word	0x20000020
 8004fa8:	e000ed04 	.word	0xe000ed04

08004fac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004fac:	b480      	push	{r7}
 8004fae:	b083      	sub	sp, #12
 8004fb0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004fb2:	4b12      	ldr	r3, [pc, #72]	@ (8004ffc <vPortExitCritical+0x50>)
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d10b      	bne.n	8004fd2 <vPortExitCritical+0x26>
	__asm volatile
 8004fba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fbe:	f383 8811 	msr	BASEPRI, r3
 8004fc2:	f3bf 8f6f 	isb	sy
 8004fc6:	f3bf 8f4f 	dsb	sy
 8004fca:	607b      	str	r3, [r7, #4]
}
 8004fcc:	bf00      	nop
 8004fce:	bf00      	nop
 8004fd0:	e7fd      	b.n	8004fce <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004fd2:	4b0a      	ldr	r3, [pc, #40]	@ (8004ffc <vPortExitCritical+0x50>)
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	3b01      	subs	r3, #1
 8004fd8:	4a08      	ldr	r2, [pc, #32]	@ (8004ffc <vPortExitCritical+0x50>)
 8004fda:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004fdc:	4b07      	ldr	r3, [pc, #28]	@ (8004ffc <vPortExitCritical+0x50>)
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d105      	bne.n	8004ff0 <vPortExitCritical+0x44>
 8004fe4:	2300      	movs	r3, #0
 8004fe6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	f383 8811 	msr	BASEPRI, r3
}
 8004fee:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004ff0:	bf00      	nop
 8004ff2:	370c      	adds	r7, #12
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffa:	4770      	bx	lr
 8004ffc:	20000020 	.word	0x20000020

08005000 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005000:	f3ef 8009 	mrs	r0, PSP
 8005004:	f3bf 8f6f 	isb	sy
 8005008:	4b15      	ldr	r3, [pc, #84]	@ (8005060 <pxCurrentTCBConst>)
 800500a:	681a      	ldr	r2, [r3, #0]
 800500c:	f01e 0f10 	tst.w	lr, #16
 8005010:	bf08      	it	eq
 8005012:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005016:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800501a:	6010      	str	r0, [r2, #0]
 800501c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005020:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8005024:	f380 8811 	msr	BASEPRI, r0
 8005028:	f3bf 8f4f 	dsb	sy
 800502c:	f3bf 8f6f 	isb	sy
 8005030:	f7fe ffac 	bl	8003f8c <vTaskSwitchContext>
 8005034:	f04f 0000 	mov.w	r0, #0
 8005038:	f380 8811 	msr	BASEPRI, r0
 800503c:	bc09      	pop	{r0, r3}
 800503e:	6819      	ldr	r1, [r3, #0]
 8005040:	6808      	ldr	r0, [r1, #0]
 8005042:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005046:	f01e 0f10 	tst.w	lr, #16
 800504a:	bf08      	it	eq
 800504c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005050:	f380 8809 	msr	PSP, r0
 8005054:	f3bf 8f6f 	isb	sy
 8005058:	4770      	bx	lr
 800505a:	bf00      	nop
 800505c:	f3af 8000 	nop.w

08005060 <pxCurrentTCBConst>:
 8005060:	200007fc 	.word	0x200007fc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005064:	bf00      	nop
 8005066:	bf00      	nop

08005068 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005068:	b580      	push	{r7, lr}
 800506a:	b082      	sub	sp, #8
 800506c:	af00      	add	r7, sp, #0
	__asm volatile
 800506e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005072:	f383 8811 	msr	BASEPRI, r3
 8005076:	f3bf 8f6f 	isb	sy
 800507a:	f3bf 8f4f 	dsb	sy
 800507e:	607b      	str	r3, [r7, #4]
}
 8005080:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005082:	f7fe fec9 	bl	8003e18 <xTaskIncrementTick>
 8005086:	4603      	mov	r3, r0
 8005088:	2b00      	cmp	r3, #0
 800508a:	d003      	beq.n	8005094 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800508c:	4b06      	ldr	r3, [pc, #24]	@ (80050a8 <xPortSysTickHandler+0x40>)
 800508e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005092:	601a      	str	r2, [r3, #0]
 8005094:	2300      	movs	r3, #0
 8005096:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	f383 8811 	msr	BASEPRI, r3
}
 800509e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80050a0:	bf00      	nop
 80050a2:	3708      	adds	r7, #8
 80050a4:	46bd      	mov	sp, r7
 80050a6:	bd80      	pop	{r7, pc}
 80050a8:	e000ed04 	.word	0xe000ed04

080050ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80050ac:	b480      	push	{r7}
 80050ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80050b0:	4b0b      	ldr	r3, [pc, #44]	@ (80050e0 <vPortSetupTimerInterrupt+0x34>)
 80050b2:	2200      	movs	r2, #0
 80050b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80050b6:	4b0b      	ldr	r3, [pc, #44]	@ (80050e4 <vPortSetupTimerInterrupt+0x38>)
 80050b8:	2200      	movs	r2, #0
 80050ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80050bc:	4b0a      	ldr	r3, [pc, #40]	@ (80050e8 <vPortSetupTimerInterrupt+0x3c>)
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	4a0a      	ldr	r2, [pc, #40]	@ (80050ec <vPortSetupTimerInterrupt+0x40>)
 80050c2:	fba2 2303 	umull	r2, r3, r2, r3
 80050c6:	099b      	lsrs	r3, r3, #6
 80050c8:	4a09      	ldr	r2, [pc, #36]	@ (80050f0 <vPortSetupTimerInterrupt+0x44>)
 80050ca:	3b01      	subs	r3, #1
 80050cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80050ce:	4b04      	ldr	r3, [pc, #16]	@ (80050e0 <vPortSetupTimerInterrupt+0x34>)
 80050d0:	2207      	movs	r2, #7
 80050d2:	601a      	str	r2, [r3, #0]
}
 80050d4:	bf00      	nop
 80050d6:	46bd      	mov	sp, r7
 80050d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050dc:	4770      	bx	lr
 80050de:	bf00      	nop
 80050e0:	e000e010 	.word	0xe000e010
 80050e4:	e000e018 	.word	0xe000e018
 80050e8:	20000000 	.word	0x20000000
 80050ec:	10624dd3 	.word	0x10624dd3
 80050f0:	e000e014 	.word	0xe000e014

080050f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80050f4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8005104 <vPortEnableVFP+0x10>
 80050f8:	6801      	ldr	r1, [r0, #0]
 80050fa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80050fe:	6001      	str	r1, [r0, #0]
 8005100:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005102:	bf00      	nop
 8005104:	e000ed88 	.word	0xe000ed88

08005108 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005108:	b480      	push	{r7}
 800510a:	b085      	sub	sp, #20
 800510c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800510e:	f3ef 8305 	mrs	r3, IPSR
 8005112:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	2b0f      	cmp	r3, #15
 8005118:	d915      	bls.n	8005146 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800511a:	4a18      	ldr	r2, [pc, #96]	@ (800517c <vPortValidateInterruptPriority+0x74>)
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	4413      	add	r3, r2
 8005120:	781b      	ldrb	r3, [r3, #0]
 8005122:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005124:	4b16      	ldr	r3, [pc, #88]	@ (8005180 <vPortValidateInterruptPriority+0x78>)
 8005126:	781b      	ldrb	r3, [r3, #0]
 8005128:	7afa      	ldrb	r2, [r7, #11]
 800512a:	429a      	cmp	r2, r3
 800512c:	d20b      	bcs.n	8005146 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800512e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005132:	f383 8811 	msr	BASEPRI, r3
 8005136:	f3bf 8f6f 	isb	sy
 800513a:	f3bf 8f4f 	dsb	sy
 800513e:	607b      	str	r3, [r7, #4]
}
 8005140:	bf00      	nop
 8005142:	bf00      	nop
 8005144:	e7fd      	b.n	8005142 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005146:	4b0f      	ldr	r3, [pc, #60]	@ (8005184 <vPortValidateInterruptPriority+0x7c>)
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800514e:	4b0e      	ldr	r3, [pc, #56]	@ (8005188 <vPortValidateInterruptPriority+0x80>)
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	429a      	cmp	r2, r3
 8005154:	d90b      	bls.n	800516e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8005156:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800515a:	f383 8811 	msr	BASEPRI, r3
 800515e:	f3bf 8f6f 	isb	sy
 8005162:	f3bf 8f4f 	dsb	sy
 8005166:	603b      	str	r3, [r7, #0]
}
 8005168:	bf00      	nop
 800516a:	bf00      	nop
 800516c:	e7fd      	b.n	800516a <vPortValidateInterruptPriority+0x62>
	}
 800516e:	bf00      	nop
 8005170:	3714      	adds	r7, #20
 8005172:	46bd      	mov	sp, r7
 8005174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005178:	4770      	bx	lr
 800517a:	bf00      	nop
 800517c:	e000e3f0 	.word	0xe000e3f0
 8005180:	20000e28 	.word	0x20000e28
 8005184:	e000ed0c 	.word	0xe000ed0c
 8005188:	20000e2c 	.word	0x20000e2c

0800518c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800518c:	b580      	push	{r7, lr}
 800518e:	b08a      	sub	sp, #40	@ 0x28
 8005190:	af00      	add	r7, sp, #0
 8005192:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005194:	2300      	movs	r3, #0
 8005196:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005198:	f7fe fd82 	bl	8003ca0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800519c:	4b5c      	ldr	r3, [pc, #368]	@ (8005310 <pvPortMalloc+0x184>)
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d101      	bne.n	80051a8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80051a4:	f000 f924 	bl	80053f0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80051a8:	4b5a      	ldr	r3, [pc, #360]	@ (8005314 <pvPortMalloc+0x188>)
 80051aa:	681a      	ldr	r2, [r3, #0]
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	4013      	ands	r3, r2
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	f040 8095 	bne.w	80052e0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d01e      	beq.n	80051fa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80051bc:	2208      	movs	r2, #8
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	4413      	add	r3, r2
 80051c2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	f003 0307 	and.w	r3, r3, #7
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d015      	beq.n	80051fa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	f023 0307 	bic.w	r3, r3, #7
 80051d4:	3308      	adds	r3, #8
 80051d6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	f003 0307 	and.w	r3, r3, #7
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d00b      	beq.n	80051fa <pvPortMalloc+0x6e>
	__asm volatile
 80051e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051e6:	f383 8811 	msr	BASEPRI, r3
 80051ea:	f3bf 8f6f 	isb	sy
 80051ee:	f3bf 8f4f 	dsb	sy
 80051f2:	617b      	str	r3, [r7, #20]
}
 80051f4:	bf00      	nop
 80051f6:	bf00      	nop
 80051f8:	e7fd      	b.n	80051f6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d06f      	beq.n	80052e0 <pvPortMalloc+0x154>
 8005200:	4b45      	ldr	r3, [pc, #276]	@ (8005318 <pvPortMalloc+0x18c>)
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	687a      	ldr	r2, [r7, #4]
 8005206:	429a      	cmp	r2, r3
 8005208:	d86a      	bhi.n	80052e0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800520a:	4b44      	ldr	r3, [pc, #272]	@ (800531c <pvPortMalloc+0x190>)
 800520c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800520e:	4b43      	ldr	r3, [pc, #268]	@ (800531c <pvPortMalloc+0x190>)
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005214:	e004      	b.n	8005220 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8005216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005218:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800521a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005220:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005222:	685b      	ldr	r3, [r3, #4]
 8005224:	687a      	ldr	r2, [r7, #4]
 8005226:	429a      	cmp	r2, r3
 8005228:	d903      	bls.n	8005232 <pvPortMalloc+0xa6>
 800522a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	2b00      	cmp	r3, #0
 8005230:	d1f1      	bne.n	8005216 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005232:	4b37      	ldr	r3, [pc, #220]	@ (8005310 <pvPortMalloc+0x184>)
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005238:	429a      	cmp	r2, r3
 800523a:	d051      	beq.n	80052e0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800523c:	6a3b      	ldr	r3, [r7, #32]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	2208      	movs	r2, #8
 8005242:	4413      	add	r3, r2
 8005244:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005246:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005248:	681a      	ldr	r2, [r3, #0]
 800524a:	6a3b      	ldr	r3, [r7, #32]
 800524c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800524e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005250:	685a      	ldr	r2, [r3, #4]
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	1ad2      	subs	r2, r2, r3
 8005256:	2308      	movs	r3, #8
 8005258:	005b      	lsls	r3, r3, #1
 800525a:	429a      	cmp	r2, r3
 800525c:	d920      	bls.n	80052a0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800525e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	4413      	add	r3, r2
 8005264:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005266:	69bb      	ldr	r3, [r7, #24]
 8005268:	f003 0307 	and.w	r3, r3, #7
 800526c:	2b00      	cmp	r3, #0
 800526e:	d00b      	beq.n	8005288 <pvPortMalloc+0xfc>
	__asm volatile
 8005270:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005274:	f383 8811 	msr	BASEPRI, r3
 8005278:	f3bf 8f6f 	isb	sy
 800527c:	f3bf 8f4f 	dsb	sy
 8005280:	613b      	str	r3, [r7, #16]
}
 8005282:	bf00      	nop
 8005284:	bf00      	nop
 8005286:	e7fd      	b.n	8005284 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005288:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800528a:	685a      	ldr	r2, [r3, #4]
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	1ad2      	subs	r2, r2, r3
 8005290:	69bb      	ldr	r3, [r7, #24]
 8005292:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005294:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005296:	687a      	ldr	r2, [r7, #4]
 8005298:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800529a:	69b8      	ldr	r0, [r7, #24]
 800529c:	f000 f90a 	bl	80054b4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80052a0:	4b1d      	ldr	r3, [pc, #116]	@ (8005318 <pvPortMalloc+0x18c>)
 80052a2:	681a      	ldr	r2, [r3, #0]
 80052a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052a6:	685b      	ldr	r3, [r3, #4]
 80052a8:	1ad3      	subs	r3, r2, r3
 80052aa:	4a1b      	ldr	r2, [pc, #108]	@ (8005318 <pvPortMalloc+0x18c>)
 80052ac:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80052ae:	4b1a      	ldr	r3, [pc, #104]	@ (8005318 <pvPortMalloc+0x18c>)
 80052b0:	681a      	ldr	r2, [r3, #0]
 80052b2:	4b1b      	ldr	r3, [pc, #108]	@ (8005320 <pvPortMalloc+0x194>)
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	429a      	cmp	r2, r3
 80052b8:	d203      	bcs.n	80052c2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80052ba:	4b17      	ldr	r3, [pc, #92]	@ (8005318 <pvPortMalloc+0x18c>)
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	4a18      	ldr	r2, [pc, #96]	@ (8005320 <pvPortMalloc+0x194>)
 80052c0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80052c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052c4:	685a      	ldr	r2, [r3, #4]
 80052c6:	4b13      	ldr	r3, [pc, #76]	@ (8005314 <pvPortMalloc+0x188>)
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	431a      	orrs	r2, r3
 80052cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052ce:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80052d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052d2:	2200      	movs	r2, #0
 80052d4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80052d6:	4b13      	ldr	r3, [pc, #76]	@ (8005324 <pvPortMalloc+0x198>)
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	3301      	adds	r3, #1
 80052dc:	4a11      	ldr	r2, [pc, #68]	@ (8005324 <pvPortMalloc+0x198>)
 80052de:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80052e0:	f7fe fcec 	bl	8003cbc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80052e4:	69fb      	ldr	r3, [r7, #28]
 80052e6:	f003 0307 	and.w	r3, r3, #7
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d00b      	beq.n	8005306 <pvPortMalloc+0x17a>
	__asm volatile
 80052ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052f2:	f383 8811 	msr	BASEPRI, r3
 80052f6:	f3bf 8f6f 	isb	sy
 80052fa:	f3bf 8f4f 	dsb	sy
 80052fe:	60fb      	str	r3, [r7, #12]
}
 8005300:	bf00      	nop
 8005302:	bf00      	nop
 8005304:	e7fd      	b.n	8005302 <pvPortMalloc+0x176>
	return pvReturn;
 8005306:	69fb      	ldr	r3, [r7, #28]
}
 8005308:	4618      	mov	r0, r3
 800530a:	3728      	adds	r7, #40	@ 0x28
 800530c:	46bd      	mov	sp, r7
 800530e:	bd80      	pop	{r7, pc}
 8005310:	20001a38 	.word	0x20001a38
 8005314:	20001a4c 	.word	0x20001a4c
 8005318:	20001a3c 	.word	0x20001a3c
 800531c:	20001a30 	.word	0x20001a30
 8005320:	20001a40 	.word	0x20001a40
 8005324:	20001a44 	.word	0x20001a44

08005328 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005328:	b580      	push	{r7, lr}
 800532a:	b086      	sub	sp, #24
 800532c:	af00      	add	r7, sp, #0
 800532e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2b00      	cmp	r3, #0
 8005338:	d04f      	beq.n	80053da <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800533a:	2308      	movs	r3, #8
 800533c:	425b      	negs	r3, r3
 800533e:	697a      	ldr	r2, [r7, #20]
 8005340:	4413      	add	r3, r2
 8005342:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005344:	697b      	ldr	r3, [r7, #20]
 8005346:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005348:	693b      	ldr	r3, [r7, #16]
 800534a:	685a      	ldr	r2, [r3, #4]
 800534c:	4b25      	ldr	r3, [pc, #148]	@ (80053e4 <vPortFree+0xbc>)
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	4013      	ands	r3, r2
 8005352:	2b00      	cmp	r3, #0
 8005354:	d10b      	bne.n	800536e <vPortFree+0x46>
	__asm volatile
 8005356:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800535a:	f383 8811 	msr	BASEPRI, r3
 800535e:	f3bf 8f6f 	isb	sy
 8005362:	f3bf 8f4f 	dsb	sy
 8005366:	60fb      	str	r3, [r7, #12]
}
 8005368:	bf00      	nop
 800536a:	bf00      	nop
 800536c:	e7fd      	b.n	800536a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800536e:	693b      	ldr	r3, [r7, #16]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	2b00      	cmp	r3, #0
 8005374:	d00b      	beq.n	800538e <vPortFree+0x66>
	__asm volatile
 8005376:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800537a:	f383 8811 	msr	BASEPRI, r3
 800537e:	f3bf 8f6f 	isb	sy
 8005382:	f3bf 8f4f 	dsb	sy
 8005386:	60bb      	str	r3, [r7, #8]
}
 8005388:	bf00      	nop
 800538a:	bf00      	nop
 800538c:	e7fd      	b.n	800538a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800538e:	693b      	ldr	r3, [r7, #16]
 8005390:	685a      	ldr	r2, [r3, #4]
 8005392:	4b14      	ldr	r3, [pc, #80]	@ (80053e4 <vPortFree+0xbc>)
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	4013      	ands	r3, r2
 8005398:	2b00      	cmp	r3, #0
 800539a:	d01e      	beq.n	80053da <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800539c:	693b      	ldr	r3, [r7, #16]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d11a      	bne.n	80053da <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80053a4:	693b      	ldr	r3, [r7, #16]
 80053a6:	685a      	ldr	r2, [r3, #4]
 80053a8:	4b0e      	ldr	r3, [pc, #56]	@ (80053e4 <vPortFree+0xbc>)
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	43db      	mvns	r3, r3
 80053ae:	401a      	ands	r2, r3
 80053b0:	693b      	ldr	r3, [r7, #16]
 80053b2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80053b4:	f7fe fc74 	bl	8003ca0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80053b8:	693b      	ldr	r3, [r7, #16]
 80053ba:	685a      	ldr	r2, [r3, #4]
 80053bc:	4b0a      	ldr	r3, [pc, #40]	@ (80053e8 <vPortFree+0xc0>)
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	4413      	add	r3, r2
 80053c2:	4a09      	ldr	r2, [pc, #36]	@ (80053e8 <vPortFree+0xc0>)
 80053c4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80053c6:	6938      	ldr	r0, [r7, #16]
 80053c8:	f000 f874 	bl	80054b4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80053cc:	4b07      	ldr	r3, [pc, #28]	@ (80053ec <vPortFree+0xc4>)
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	3301      	adds	r3, #1
 80053d2:	4a06      	ldr	r2, [pc, #24]	@ (80053ec <vPortFree+0xc4>)
 80053d4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80053d6:	f7fe fc71 	bl	8003cbc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80053da:	bf00      	nop
 80053dc:	3718      	adds	r7, #24
 80053de:	46bd      	mov	sp, r7
 80053e0:	bd80      	pop	{r7, pc}
 80053e2:	bf00      	nop
 80053e4:	20001a4c 	.word	0x20001a4c
 80053e8:	20001a3c 	.word	0x20001a3c
 80053ec:	20001a48 	.word	0x20001a48

080053f0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80053f0:	b480      	push	{r7}
 80053f2:	b085      	sub	sp, #20
 80053f4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80053f6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80053fa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80053fc:	4b27      	ldr	r3, [pc, #156]	@ (800549c <prvHeapInit+0xac>)
 80053fe:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	f003 0307 	and.w	r3, r3, #7
 8005406:	2b00      	cmp	r3, #0
 8005408:	d00c      	beq.n	8005424 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	3307      	adds	r3, #7
 800540e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	f023 0307 	bic.w	r3, r3, #7
 8005416:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005418:	68ba      	ldr	r2, [r7, #8]
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	1ad3      	subs	r3, r2, r3
 800541e:	4a1f      	ldr	r2, [pc, #124]	@ (800549c <prvHeapInit+0xac>)
 8005420:	4413      	add	r3, r2
 8005422:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005428:	4a1d      	ldr	r2, [pc, #116]	@ (80054a0 <prvHeapInit+0xb0>)
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800542e:	4b1c      	ldr	r3, [pc, #112]	@ (80054a0 <prvHeapInit+0xb0>)
 8005430:	2200      	movs	r2, #0
 8005432:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	68ba      	ldr	r2, [r7, #8]
 8005438:	4413      	add	r3, r2
 800543a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800543c:	2208      	movs	r2, #8
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	1a9b      	subs	r3, r3, r2
 8005442:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	f023 0307 	bic.w	r3, r3, #7
 800544a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	4a15      	ldr	r2, [pc, #84]	@ (80054a4 <prvHeapInit+0xb4>)
 8005450:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005452:	4b14      	ldr	r3, [pc, #80]	@ (80054a4 <prvHeapInit+0xb4>)
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	2200      	movs	r2, #0
 8005458:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800545a:	4b12      	ldr	r3, [pc, #72]	@ (80054a4 <prvHeapInit+0xb4>)
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	2200      	movs	r2, #0
 8005460:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005466:	683b      	ldr	r3, [r7, #0]
 8005468:	68fa      	ldr	r2, [r7, #12]
 800546a:	1ad2      	subs	r2, r2, r3
 800546c:	683b      	ldr	r3, [r7, #0]
 800546e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005470:	4b0c      	ldr	r3, [pc, #48]	@ (80054a4 <prvHeapInit+0xb4>)
 8005472:	681a      	ldr	r2, [r3, #0]
 8005474:	683b      	ldr	r3, [r7, #0]
 8005476:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005478:	683b      	ldr	r3, [r7, #0]
 800547a:	685b      	ldr	r3, [r3, #4]
 800547c:	4a0a      	ldr	r2, [pc, #40]	@ (80054a8 <prvHeapInit+0xb8>)
 800547e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005480:	683b      	ldr	r3, [r7, #0]
 8005482:	685b      	ldr	r3, [r3, #4]
 8005484:	4a09      	ldr	r2, [pc, #36]	@ (80054ac <prvHeapInit+0xbc>)
 8005486:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005488:	4b09      	ldr	r3, [pc, #36]	@ (80054b0 <prvHeapInit+0xc0>)
 800548a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800548e:	601a      	str	r2, [r3, #0]
}
 8005490:	bf00      	nop
 8005492:	3714      	adds	r7, #20
 8005494:	46bd      	mov	sp, r7
 8005496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549a:	4770      	bx	lr
 800549c:	20000e30 	.word	0x20000e30
 80054a0:	20001a30 	.word	0x20001a30
 80054a4:	20001a38 	.word	0x20001a38
 80054a8:	20001a40 	.word	0x20001a40
 80054ac:	20001a3c 	.word	0x20001a3c
 80054b0:	20001a4c 	.word	0x20001a4c

080054b4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80054b4:	b480      	push	{r7}
 80054b6:	b085      	sub	sp, #20
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80054bc:	4b28      	ldr	r3, [pc, #160]	@ (8005560 <prvInsertBlockIntoFreeList+0xac>)
 80054be:	60fb      	str	r3, [r7, #12]
 80054c0:	e002      	b.n	80054c8 <prvInsertBlockIntoFreeList+0x14>
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	60fb      	str	r3, [r7, #12]
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	687a      	ldr	r2, [r7, #4]
 80054ce:	429a      	cmp	r2, r3
 80054d0:	d8f7      	bhi.n	80054c2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	685b      	ldr	r3, [r3, #4]
 80054da:	68ba      	ldr	r2, [r7, #8]
 80054dc:	4413      	add	r3, r2
 80054de:	687a      	ldr	r2, [r7, #4]
 80054e0:	429a      	cmp	r2, r3
 80054e2:	d108      	bne.n	80054f6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	685a      	ldr	r2, [r3, #4]
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	685b      	ldr	r3, [r3, #4]
 80054ec:	441a      	add	r2, r3
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	685b      	ldr	r3, [r3, #4]
 80054fe:	68ba      	ldr	r2, [r7, #8]
 8005500:	441a      	add	r2, r3
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	429a      	cmp	r2, r3
 8005508:	d118      	bne.n	800553c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	681a      	ldr	r2, [r3, #0]
 800550e:	4b15      	ldr	r3, [pc, #84]	@ (8005564 <prvInsertBlockIntoFreeList+0xb0>)
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	429a      	cmp	r2, r3
 8005514:	d00d      	beq.n	8005532 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	685a      	ldr	r2, [r3, #4]
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	685b      	ldr	r3, [r3, #4]
 8005520:	441a      	add	r2, r3
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	681a      	ldr	r2, [r3, #0]
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	601a      	str	r2, [r3, #0]
 8005530:	e008      	b.n	8005544 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005532:	4b0c      	ldr	r3, [pc, #48]	@ (8005564 <prvInsertBlockIntoFreeList+0xb0>)
 8005534:	681a      	ldr	r2, [r3, #0]
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	601a      	str	r2, [r3, #0]
 800553a:	e003      	b.n	8005544 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	681a      	ldr	r2, [r3, #0]
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005544:	68fa      	ldr	r2, [r7, #12]
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	429a      	cmp	r2, r3
 800554a:	d002      	beq.n	8005552 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	687a      	ldr	r2, [r7, #4]
 8005550:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005552:	bf00      	nop
 8005554:	3714      	adds	r7, #20
 8005556:	46bd      	mov	sp, r7
 8005558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555c:	4770      	bx	lr
 800555e:	bf00      	nop
 8005560:	20001a30 	.word	0x20001a30
 8005564:	20001a38 	.word	0x20001a38

08005568 <memset>:
 8005568:	4402      	add	r2, r0
 800556a:	4603      	mov	r3, r0
 800556c:	4293      	cmp	r3, r2
 800556e:	d100      	bne.n	8005572 <memset+0xa>
 8005570:	4770      	bx	lr
 8005572:	f803 1b01 	strb.w	r1, [r3], #1
 8005576:	e7f9      	b.n	800556c <memset+0x4>

08005578 <__libc_init_array>:
 8005578:	b570      	push	{r4, r5, r6, lr}
 800557a:	4d0d      	ldr	r5, [pc, #52]	@ (80055b0 <__libc_init_array+0x38>)
 800557c:	4c0d      	ldr	r4, [pc, #52]	@ (80055b4 <__libc_init_array+0x3c>)
 800557e:	1b64      	subs	r4, r4, r5
 8005580:	10a4      	asrs	r4, r4, #2
 8005582:	2600      	movs	r6, #0
 8005584:	42a6      	cmp	r6, r4
 8005586:	d109      	bne.n	800559c <__libc_init_array+0x24>
 8005588:	4d0b      	ldr	r5, [pc, #44]	@ (80055b8 <__libc_init_array+0x40>)
 800558a:	4c0c      	ldr	r4, [pc, #48]	@ (80055bc <__libc_init_array+0x44>)
 800558c:	f000 f826 	bl	80055dc <_init>
 8005590:	1b64      	subs	r4, r4, r5
 8005592:	10a4      	asrs	r4, r4, #2
 8005594:	2600      	movs	r6, #0
 8005596:	42a6      	cmp	r6, r4
 8005598:	d105      	bne.n	80055a6 <__libc_init_array+0x2e>
 800559a:	bd70      	pop	{r4, r5, r6, pc}
 800559c:	f855 3b04 	ldr.w	r3, [r5], #4
 80055a0:	4798      	blx	r3
 80055a2:	3601      	adds	r6, #1
 80055a4:	e7ee      	b.n	8005584 <__libc_init_array+0xc>
 80055a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80055aa:	4798      	blx	r3
 80055ac:	3601      	adds	r6, #1
 80055ae:	e7f2      	b.n	8005596 <__libc_init_array+0x1e>
 80055b0:	080056d8 	.word	0x080056d8
 80055b4:	080056d8 	.word	0x080056d8
 80055b8:	080056d8 	.word	0x080056d8
 80055bc:	080056dc 	.word	0x080056dc

080055c0 <memcpy>:
 80055c0:	440a      	add	r2, r1
 80055c2:	4291      	cmp	r1, r2
 80055c4:	f100 33ff 	add.w	r3, r0, #4294967295
 80055c8:	d100      	bne.n	80055cc <memcpy+0xc>
 80055ca:	4770      	bx	lr
 80055cc:	b510      	push	{r4, lr}
 80055ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 80055d2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80055d6:	4291      	cmp	r1, r2
 80055d8:	d1f9      	bne.n	80055ce <memcpy+0xe>
 80055da:	bd10      	pop	{r4, pc}

080055dc <_init>:
 80055dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055de:	bf00      	nop
 80055e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80055e2:	bc08      	pop	{r3}
 80055e4:	469e      	mov	lr, r3
 80055e6:	4770      	bx	lr

080055e8 <_fini>:
 80055e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055ea:	bf00      	nop
 80055ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80055ee:	bc08      	pop	{r3}
 80055f0:	469e      	mov	lr, r3
 80055f2:	4770      	bx	lr
