#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x561b0fcc0a60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x561b0fd2b220 .scope module, "xip_engine_tb" "xip_engine_tb" 3 4;
 .timescale -9 -12;
v0x561b0fdc3cc0_0 .net "addr_bytes_w", 1 0, v0x561b0fdbf6d0_0;  1 drivers
L_0x7fbe78510060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561b0fdc3df0_0 .net "addr_lanes_w", 1 0, L_0x7fbe78510060;  1 drivers
v0x561b0fdc3f00_0 .net "addr_w", 31 0, L_0x561b0fdc7c50;  1 drivers
v0x561b0fdc3ff0_0 .var "araddr", 31 0;
v0x561b0fdc40b0_0 .net "arready", 0 0, v0x561b0fdbfbb0_0;  1 drivers
v0x561b0fdc41a0_0 .var "arvalid", 0 0;
v0x561b0fdc4240_0 .var "awaddr", 31 0;
v0x561b0fdc4310_0 .net "awready", 0 0, v0x561b0fdbfed0_0;  1 drivers
v0x561b0fdc43e0_0 .var "awvalid", 0 0;
v0x561b0fdc44b0_0 .var "bready", 0 0;
v0x561b0fdc4580_0 .net "bresp", 1 0, v0x561b0fdc0110_0;  1 drivers
v0x561b0fdc4650_0 .net "bvalid", 0 0, v0x561b0fdc0370_0;  1 drivers
v0x561b0fdc4720_0 .var "clk", 0 0;
v0x561b0fdc47c0_0 .var "clk_div", 2 0;
v0x561b0fdc4890_0 .net "clk_div_w", 31 0, L_0x561b0fdd7dd0;  1 drivers
L_0x7fbe78510018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561b0fdc4930_0 .net "cmd_lanes_w", 1 0, L_0x7fbe78510018;  1 drivers
v0x561b0fdc4a20_0 .var "cpha", 0 0;
v0x561b0fdc4ac0_0 .net "cpha_w", 0 0, v0x561b0fdc0a50_0;  1 drivers
v0x561b0fdc4bb0_0 .var "cpol", 0 0;
v0x561b0fdc4c50_0 .net "cpol_w", 0 0, v0x561b0fdc0c80_0;  1 drivers
v0x561b0fdc4d40_0 .var "cs_auto", 0 0;
v0x561b0fdc4de0_0 .net "cs_auto_w", 0 0, L_0x561b0fdc7920;  1 drivers
v0x561b0fdc4ed0_0 .net "cs_n", 0 0, v0x561b0fdbaf90_0;  1 drivers
v0x561b0fdc4fc0_0 .net "data_lanes_w", 1 0, L_0x561b0fd25c30;  1 drivers
v0x561b0fdc50b0_0 .net "dir_w", 0 0, L_0x561b0fdb3fe0;  1 drivers
v0x561b0fdc51a0_0 .net "dummy_w", 3 0, v0x561b0fdc1370_0;  1 drivers
v0x561b0fdc5290_0 .net "fifo_rx_re_w", 0 0, v0x561b0fdc1500_0;  1 drivers
v0x561b0fdc5380_0 .net "fsm_done", 0 0, L_0x561b0fddb200;  1 drivers
v0x561b0fdc5470_0 .net "fsm_rx_data", 31 0, v0x561b0fdbcad0_0;  1 drivers
v0x561b0fdc5560_0 .net "fsm_rx_wen", 0 0, v0x561b0fdbcc70_0;  1 drivers
v0x561b0fdc5650_0 .net "fsm_tx_ren", 0 0, L_0x561b0fde1150;  1 drivers
RS_0x7fbe78559768 .resolv tri, L_0x561b0fdd9d10, L_0x561b0fde18a0;
v0x561b0fdc5740_0 .net8 "io0", 0 0, RS_0x7fbe78559768;  2 drivers
RS_0x7fbe78559798 .resolv tri, L_0x561b0fdda090, L_0x561b0fde1c30;
v0x561b0fdc5830_0 .net8 "io1", 0 0, RS_0x7fbe78559798;  2 drivers
RS_0x7fbe785597c8 .resolv tri, L_0x561b0fdda460, L_0x561b0fde1f00;
v0x561b0fdc5920_0 .net8 "io2", 0 0, RS_0x7fbe785597c8;  2 drivers
RS_0x7fbe785597f8 .resolv tri, L_0x561b0fdda880, L_0x561b0fde2290;
v0x561b0fdc5a10_0 .net8 "io3", 0 0, RS_0x7fbe785597f8;  2 drivers
L_0x7fbe785100a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x561b0fdc5b00_0 .net "len_w", 31 0, L_0x7fbe785100a8;  1 drivers
v0x561b0fdc5bf0_0 .net "mode_bits_w", 7 0, L_0x561b0fdc7bb0;  1 drivers
v0x561b0fdc5ce0_0 .net "mode_en_w", 0 0, v0x561b0fdc1990_0;  1 drivers
v0x561b0fdc5dd0_0 .net "opcode_w", 7 0, L_0x561b0fdc7ab0;  1 drivers
v0x561b0fdc5ec0_0 .var "quad_en", 0 0;
v0x561b0fdc5f60_0 .net "quad_w", 0 0, L_0x561b0fdb4050;  1 drivers
v0x561b0fdc6050_0 .net "rdata", 31 0, v0x561b0fdc1e10_0;  1 drivers
v0x561b0fdc60f0_0 .var "resetn", 0 0;
v0x561b0fdc6190_0 .var "rready", 0 0;
v0x561b0fdc6230_0 .net "rresp", 1 0, v0x561b0fdc20a0_0;  1 drivers
v0x561b0fdc62d0_0 .net "rvalid", 0 0, v0x561b0fdc2180_0;  1 drivers
v0x561b0fdc6370_0 .net "rx_empty", 0 0, L_0x561b0fdd8c60;  1 drivers
v0x561b0fdc6410_0 .net "rx_full", 0 0, L_0x561b0fdd86c0;  1 drivers
v0x561b0fdc6500_0 .net "rx_level", 4 0, L_0x561b0fdd8e60;  1 drivers
v0x561b0fdc65a0_0 .net "rx_word", 31 0, L_0x561b0fdd8df0;  1 drivers
v0x561b0fdc6690_0 .net "sclk", 0 0, L_0x561b0fdd93b0;  1 drivers
v0x561b0fdc6780_0 .net "tx_data_w", 31 0, v0x561b0fdc23a0_0;  1 drivers
v0x561b0fdc6870_0 .net "tx_empty_w", 0 0, v0x561b0fdc2490_0;  1 drivers
v0x561b0fdc6960_0 .var "wdata", 31 0;
v0x561b0fdc6a00_0 .net "wready", 0 0, v0x561b0fdc2850_0;  1 drivers
v0x561b0fdc6aa0_0 .var "wstrb", 3 0;
v0x561b0fdc6b40_0 .var "wvalid", 0 0;
v0x561b0fdc6be0_0 .var "x", 31 0;
v0x561b0fdc6c80_0 .var "xip_addr_bytes", 1 0;
v0x561b0fdc6d20_0 .var "xip_cont_read", 0 0;
v0x561b0fdc6dc0_0 .net "xip_cont_w", 0 0, L_0x561b0fdc7a10;  1 drivers
v0x561b0fdc6eb0_0 .var "xip_data_lanes", 1 0;
v0x561b0fdc6f50_0 .var "xip_dummy", 3 0;
v0x561b0fdc6ff0_0 .var "xip_en", 0 0;
v0x561b0fdc7090_0 .var "xip_mode_bits", 7 0;
v0x561b0fdc7540_0 .var "xip_mode_en", 0 0;
v0x561b0fdc75e0_0 .var "xip_read_op", 7 0;
v0x561b0fdc7680_0 .net "xip_start", 0 0, v0x561b0fdc2240_0;  1 drivers
v0x561b0fdc7770_0 .var "xip_write_en", 0 0;
v0x561b0fdc7810_0 .var "xip_write_op", 7 0;
S_0x561b0fd29280 .scope task, "axi_read" "axi_read" 3 79, 3 79 0, S_0x561b0fd2b220;
 .timescale -9 -12;
v0x561b0fd7bc30_0 .var "addr", 31 0;
v0x561b0fd45170_0 .var "data", 31 0;
E_0x561b0fced080 .event posedge, v0x561b0fd3d8a0_0;
TD_xip_engine_tb.axi_read ;
    %load/vec4 v0x561b0fd7bc30_0;
    %assign/vec4 v0x561b0fdc3ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b0fdc41a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b0fdc6190_0, 0;
    %wait E_0x561b0fced080;
T_0.0 ;
    %load/vec4 v0x561b0fdc40b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_0.1, 8;
    %wait E_0x561b0fced080;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b0fdc41a0_0, 0;
T_0.2 ;
    %load/vec4 v0x561b0fdc62d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_0.3, 8;
    %wait E_0x561b0fced080;
    %jmp T_0.2;
T_0.3 ;
    %wait E_0x561b0fced080;
    %load/vec4 v0x561b0fdc6050_0;
    %store/vec4 v0x561b0fd45170_0, 0, 32;
    %vpi_call/w 3 88 "$display", "[TB] sample rdata=%08h u_xip=%08h", v0x561b0fdc6050_0, v0x561b0fdc1e10_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b0fdc6190_0, 0;
    %wait E_0x561b0fced080;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b0fdc6190_0, 0;
    %end;
S_0x561b0fd29660 .scope module, "dev" "qspi_device" 3 71, 4 10 0, S_0x561b0fd2b220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "qspi_sclk";
    .port_info 1 /INPUT 1 "qspi_cs_n";
    .port_info 2 /INOUT 1 "qspi_io0";
    .port_info 3 /INOUT 1 "qspi_io1";
    .port_info 4 /INOUT 1 "qspi_io2";
    .port_info 5 /INOUT 1 "qspi_io3";
P_0x561b0fb3dc90 .param/l "ADDR_BITS" 0 4 20, +C4<00000000000000000000000000011000>;
P_0x561b0fb3dcd0 .param/l "CS_HIGH_MIN_NS" 0 4 55, +C4<00000000000000000000000000000000>;
P_0x561b0fb3dd10 .param/l "ERASE_TIME" 0 4 23, +C4<00000000000000000000000001100100>;
P_0x561b0fb3dd50 .param/l "MEM_SIZE" 0 4 19, +C4<00000000000100000000000000000000>;
P_0x561b0fb3dd90 .param/l "PAGE_SIZE" 0 4 21, +C4<00000000000000000000000100000000>;
P_0x561b0fb3ddd0 .param/l "SECTOR_SIZE" 0 4 22, +C4<00000000000000000001000000000000>;
P_0x561b0fb3de10 .param/l "ST_ADDR" 1 4 65, C4<0010>;
P_0x561b0fb3de50 .param/l "ST_CMD" 1 4 64, C4<0001>;
P_0x561b0fb3de90 .param/l "ST_DATA_READ" 1 4 68, C4<0101>;
P_0x561b0fb3ded0 .param/l "ST_DATA_WRITE" 1 4 69, C4<0110>;
P_0x561b0fb3df10 .param/l "ST_DUMMY" 1 4 67, C4<0100>;
P_0x561b0fb3df50 .param/l "ST_ERASE" 1 4 70, C4<0111>;
P_0x561b0fb3df90 .param/l "ST_IDLE" 1 4 63, C4<0000>;
P_0x561b0fb3dfd0 .param/l "ST_ID_READ" 1 4 72, C4<1001>;
P_0x561b0fb3e010 .param/l "ST_MODE" 1 4 66, C4<0011>;
P_0x561b0fb3e050 .param/l "ST_STATUS" 1 4 71, C4<1000>;
v0x561b0fcaa130_0 .net *"_ivl_11", 0 0, L_0x561b0fde1a10;  1 drivers
v0x561b0fb27c90_0 .net *"_ivl_13", 0 0, L_0x561b0fde1b00;  1 drivers
o0x7fbe78559168 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b0fd36870_0 name=_ivl_14
v0x561b0fd609b0_0 .net *"_ivl_19", 0 0, L_0x561b0fde1d70;  1 drivers
v0x561b0fd2de30_0 .net *"_ivl_21", 0 0, L_0x561b0fde1e60;  1 drivers
o0x7fbe785591f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b0fd2a530_0 name=_ivl_22
v0x561b0fd275a0_0 .net *"_ivl_27", 0 0, L_0x561b0fde2050;  1 drivers
v0x561b0fd28a50_0 .net *"_ivl_29", 0 0, L_0x561b0fde20f0;  1 drivers
v0x561b0fd45010_0 .net *"_ivl_3", 0 0, L_0x561b0fde1700;  1 drivers
o0x7fbe785592b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b0fd40190_0 name=_ivl_30
v0x561b0fd3f8a0_0 .net *"_ivl_5", 0 0, L_0x561b0fde17a0;  1 drivers
o0x7fbe78559318 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b0fd3f3b0_0 name=_ivl_6
v0x561b0fd3dd60_0 .var "addr_reg", 23 0;
v0x561b0fd2da10_0 .var "bit_cnt", 31 0;
v0x561b0fd2daf0_0 .var "byte_cnt", 31 0;
v0x561b0fd2c3b0_0 .var "cmd_reg", 7 0;
v0x561b0fd2c470_0 .var "continuous_read", 0 0;
v0x561b0fd37080_0 .var "cs_high_accum_t", 63 0;
v0x561b0fd37160_0 .var "cs_high_last_t", 63 0;
v0x561b0fd28f30_0 .var "cs_high_start_t", 63 0;
v0x561b0fd29010_0 .var "dummy_cycles", 4 0;
v0x561b0fd287b0_0 .var "erase_counter", 31 0;
v0x561b0fd28890_0 .var "id_idx", 1 0;
v0x561b0fd28460_0 .var "id_reg", 23 0;
v0x561b0fd28540_0 .net "io_di", 3 0, L_0x561b0fde1660;  1 drivers
v0x561b0fd27370_0 .var "io_do", 3 0;
v0x561b0fd27450_0 .var "io_oe", 3 0;
v0x561b0fd3fd50_0 .var "lanes", 3 0;
v0x561b0fd3fe30_0 .var "last_cmd_wren", 0 0;
v0x561b0fd37530 .array "memory", 1048575 0, 7 0;
v0x561b0fd375d0_0 .var "mode_bits", 7 0;
v0x561b0fd37820_0 .var "nxt_addr_reg", 31 0;
v0x561b0fd37900_0 .var "nxt_bit_cnt", 31 0;
v0x561b0fd455e0_0 .var "nxt_cmd_reg", 7 0;
v0x561b0fd456c0_0 .net "qspi_cs_n", 0 0, v0x561b0fdbaf90_0;  alias, 1 drivers
v0x561b0fd44870_0 .net8 "qspi_io0", 0 0, RS_0x7fbe78559768;  alias, 2 drivers
v0x561b0fd44930_0 .net8 "qspi_io1", 0 0, RS_0x7fbe78559798;  alias, 2 drivers
v0x561b0fd43710_0 .net8 "qspi_io2", 0 0, RS_0x7fbe785597c8;  alias, 2 drivers
v0x561b0fd437b0_0 .net8 "qspi_io3", 0 0, RS_0x7fbe785597f8;  alias, 2 drivers
v0x561b0fd425b0_0 .net "qspi_sclk", 0 0, L_0x561b0fdd93b0;  alias, 1 drivers
v0x561b0fd42670_0 .var "shift_in", 7 0;
v0x561b0fd41450_0 .var "shift_out", 7 0;
v0x561b0fd41530_0 .var "state", 3 0;
v0x561b0fd3ee50_0 .var "status_reg", 7 0;
v0x561b0fd3ef10_0 .var "wip", 0 0;
E_0x561b0fcee020/0 .event edge, v0x561b0fd3ef10_0, v0x561b0fd42670_0, v0x561b0fd28540_0, v0x561b0fd2da10_0;
E_0x561b0fcee020/1 .event edge, v0x561b0fd3dd60_0, v0x561b0fd3fd50_0;
E_0x561b0fcee020 .event/or E_0x561b0fcee020/0, E_0x561b0fcee020/1;
E_0x561b0fd279e0 .event posedge, v0x561b0fd456c0_0, v0x561b0fd425b0_0;
E_0x561b0fb1b390 .event negedge, v0x561b0fd456c0_0;
E_0x561b0fdb3af0 .event posedge, v0x561b0fd456c0_0;
E_0x561b0fdb3ea0 .event posedge, v0x561b0fd425b0_0;
L_0x561b0fde1660 .concat [ 1 1 1 1], RS_0x7fbe78559768, RS_0x7fbe78559798, RS_0x7fbe785597c8, RS_0x7fbe785597f8;
L_0x561b0fde1700 .part v0x561b0fd27450_0, 0, 1;
L_0x561b0fde17a0 .part v0x561b0fd27370_0, 0, 1;
L_0x561b0fde18a0 .functor MUXZ 1, o0x7fbe78559318, L_0x561b0fde17a0, L_0x561b0fde1700, C4<>;
L_0x561b0fde1a10 .part v0x561b0fd27450_0, 1, 1;
L_0x561b0fde1b00 .part v0x561b0fd27370_0, 1, 1;
L_0x561b0fde1c30 .functor MUXZ 1, o0x7fbe78559168, L_0x561b0fde1b00, L_0x561b0fde1a10, C4<>;
L_0x561b0fde1d70 .part v0x561b0fd27450_0, 2, 1;
L_0x561b0fde1e60 .part v0x561b0fd27370_0, 2, 1;
L_0x561b0fde1f00 .functor MUXZ 1, o0x7fbe785591f8, L_0x561b0fde1e60, L_0x561b0fde1d70, C4<>;
L_0x561b0fde2050 .part v0x561b0fd27450_0, 3, 1;
L_0x561b0fde20f0 .part v0x561b0fd27370_0, 3, 1;
L_0x561b0fde2290 .functor MUXZ 1, o0x7fbe785592b8, L_0x561b0fde20f0, L_0x561b0fde2050, C4<>;
S_0x561b0fd29a40 .scope begin, "$unm_blk_215" "$unm_blk_215" 4 84, 4 84 0, S_0x561b0fd29660;
 .timescale 0 0;
v0x561b0fd43570_0 .var/i "i", 31 0;
S_0x561b0fd29e20 .scope begin, "$unm_blk_241" "$unm_blk_241" 4 210, 4 210 0, S_0x561b0fd29660;
 .timescale 0 0;
v0x561b0fd42410_0 .var/i "j", 31 0;
S_0x561b0fd2a200 .scope begin, "$unm_blk_252" "$unm_blk_252" 4 255, 4 255 0, S_0x561b0fd29660;
 .timescale 0 0;
v0x561b0fd412b0_0 .var/i "j", 31 0;
S_0x561b0fd2aa60 .scope module, "u_frx" "fifo_rx" 3 53, 5 2 0, S_0x561b0fd2b220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "wr_en_i";
    .port_info 3 /INPUT 32 "wr_data_i";
    .port_info 4 /OUTPUT 1 "full_o";
    .port_info 5 /OUTPUT 5 "level_o";
    .port_info 6 /INPUT 1 "rd_en_i";
    .port_info 7 /OUTPUT 32 "rd_data_o";
    .port_info 8 /OUTPUT 1 "empty_o";
P_0x561b0fd44da0 .param/l "DEPTH" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x561b0fd44de0 .param/l "WIDTH" 0 5 3, +C4<00000000000000000000000000100000>;
L_0x561b0fdd8df0 .functor BUFZ 32, v0x561b0fdb4770_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561b0fdd8e60 .functor BUFZ 5, v0x561b0fd7bcf0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x7fbe785101c8 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x561b0fd3e700_0 .net/2u *"_ivl_0", 4 0, L_0x7fbe785101c8;  1 drivers
L_0x7fbe78510210 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x561b0fd3d7e0_0 .net/2u *"_ivl_4", 4 0, L_0x7fbe78510210;  1 drivers
v0x561b0fd3d8a0_0 .net "clk", 0 0, v0x561b0fdc4720_0;  1 drivers
v0x561b0fd7bcf0_0 .var "count", 4 0;
v0x561b0fd7bdd0_0 .net "empty_o", 0 0, L_0x561b0fdd8c60;  alias, 1 drivers
v0x561b0fd47b20_0 .net "full_o", 0 0, L_0x561b0fdd86c0;  alias, 1 drivers
v0x561b0fd47be0_0 .net "level_o", 4 0, L_0x561b0fdd8e60;  alias, 1 drivers
v0x561b0fd5cbb0 .array "mem", 15 0, 31 0;
v0x561b0fd5cc70_0 .net "rd_data_o", 31 0, L_0x561b0fdd8df0;  alias, 1 drivers
v0x561b0fdb4770_0 .var "rd_data_r", 31 0;
v0x561b0fdb4850_0 .net "rd_en_i", 0 0, v0x561b0fdc1500_0;  alias, 1 drivers
v0x561b0fdb4910_0 .var "rd_ptr", 3 0;
v0x561b0fdb49f0_0 .net "resetn", 0 0, v0x561b0fdc60f0_0;  1 drivers
v0x561b0fdb4ab0_0 .net "wr_data_i", 31 0, v0x561b0fdbcad0_0;  alias, 1 drivers
v0x561b0fca5430_0 .net "wr_en_i", 0 0, v0x561b0fdbcc70_0;  alias, 1 drivers
v0x561b0fca54f0_0 .var "wr_ptr", 3 0;
E_0x561b0fcebe70/0 .event negedge, v0x561b0fdb49f0_0;
E_0x561b0fcebe70/1 .event posedge, v0x561b0fd3d8a0_0;
E_0x561b0fcebe70 .event/or E_0x561b0fcebe70/0, E_0x561b0fcebe70/1;
L_0x561b0fdd86c0 .cmp/eq 5, v0x561b0fd7bcf0_0, L_0x7fbe785101c8;
L_0x561b0fdd8c60 .cmp/eq 5, v0x561b0fd7bcf0_0, L_0x7fbe78510210;
S_0x561b0fd2ae40 .scope module, "u_fsm" "qspi_fsm" 3 59, 6 7 0, S_0x561b0fd2b220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 2 "cmd_lanes_sel";
    .port_info 5 /INPUT 2 "addr_lanes_sel";
    .port_info 6 /INPUT 2 "data_lanes_sel";
    .port_info 7 /INPUT 2 "addr_bytes_sel";
    .port_info 8 /INPUT 1 "mode_en";
    .port_info 9 /INPUT 4 "dummy_cycles";
    .port_info 10 /INPUT 1 "dir";
    .port_info 11 /INPUT 1 "quad_en";
    .port_info 12 /INPUT 1 "cs_auto";
    .port_info 13 /INPUT 2 "cs_delay";
    .port_info 14 /INPUT 1 "xip_cont_read";
    .port_info 15 /INPUT 8 "cmd_opcode";
    .port_info 16 /INPUT 8 "mode_bits";
    .port_info 17 /INPUT 32 "addr";
    .port_info 18 /INPUT 32 "len_bytes";
    .port_info 19 /INPUT 32 "clk_div";
    .port_info 20 /INPUT 1 "cpol";
    .port_info 21 /INPUT 1 "cpha";
    .port_info 22 /INPUT 32 "tx_data_fifo";
    .port_info 23 /INPUT 1 "tx_empty";
    .port_info 24 /OUTPUT 1 "tx_ren";
    .port_info 25 /OUTPUT 32 "rx_data_fifo";
    .port_info 26 /OUTPUT 1 "rx_wen";
    .port_info 27 /INPUT 1 "rx_full";
    .port_info 28 /OUTPUT 1 "sclk";
    .port_info 29 /OUTPUT 1 "cs_n";
    .port_info 30 /INOUT 1 "io0";
    .port_info 31 /INOUT 1 "io1";
    .port_info 32 /INOUT 1 "io2";
    .port_info 33 /INOUT 1 "io3";
P_0x561b0fdb28c0 .param/l "ADDR_BIT" 1 6 229, C4<0011>;
P_0x561b0fdb2900 .param/l "ADDR_WIDTH" 0 6 8, +C4<00000000000000000000000000100000>;
P_0x561b0fdb2940 .param/l "CMD_BIT" 1 6 228, C4<0010>;
P_0x561b0fdb2980 .param/l "CS_DELAY_SHIFT" 1 6 256, +C4<00000000000000000000000000000100>;
P_0x561b0fdb29c0 .param/l "CS_DONE" 1 6 234, C4<1000>;
P_0x561b0fdb2a00 .param/l "CS_HOLD" 1 6 233, C4<0111>;
P_0x561b0fdb2a40 .param/l "CS_SETUP" 1 6 227, C4<0001>;
P_0x561b0fdb2a80 .param/l "DATA_BIT" 1 6 232, C4<0110>;
P_0x561b0fdb2ac0 .param/l "DUMMY_BIT" 1 6 231, C4<0101>;
P_0x561b0fdb2b00 .param/l "ERASE" 1 6 235, C4<1001>;
P_0x561b0fdb2b40 .param/l "IDLE" 1 6 226, C4<0000>;
P_0x561b0fdb2b80 .param/l "MODE_BIT" 1 6 230, C4<0100>;
P_0x561b0fdb2bc0 .param/l "POST_WRITE_HOLD_CYCLES" 1 6 252, +C4<00000000000000000000000001000000>;
P_0x561b0fdb2c00 .param/l "RD_SETUP" 1 6 237, C4<1011>;
P_0x561b0fdb2c40 .param/l "WR_SETUP" 1 6 236, C4<1010>;
L_0x561b0fdd9450 .functor XNOR 1, v0x561b0fdbd2f0_0, v0x561b0fdc0c80_0, C4<0>, C4<0>;
L_0x561b0fdd94c0 .functor AND 1, v0x561b0fdbcff0_0, L_0x561b0fdd9450, C4<1>, C4<1>;
L_0x561b0fdd9560 .functor XOR 1, v0x561b0fdbd2f0_0, v0x561b0fdc0c80_0, C4<0>, C4<0>;
L_0x561b0fdd9620 .functor AND 1, v0x561b0fdbcff0_0, L_0x561b0fdd9560, C4<1>, C4<1>;
L_0x561b0fdd9930 .functor BUFZ 1, L_0x561b0fdd9760, C4<0>, C4<0>, C4<0>;
L_0x561b0fdd9f30 .functor AND 1, L_0x561b0fddaca0, L_0x561b0fddadc0, C4<1>, C4<1>;
L_0x561b0fddb200 .functor OR 1, L_0x561b0fdd9f30, L_0x561b0fddb0c0, C4<0>, C4<0>;
L_0x561b0fddb760 .functor AND 1, L_0x561b0fddb490, L_0x561b0fddb530, C4<1>, C4<1>;
L_0x561b0fddb9f0 .functor AND 1, L_0x561b0fddb760, L_0x561b0fddb8c0, C4<1>, C4<1>;
L_0x561b0fddbce0 .functor AND 1, L_0x561b0fddb9f0, L_0x561b0fddbab0, C4<1>, C4<1>;
L_0x561b0fddbf80 .functor AND 1, L_0x561b0fddbce0, L_0x561b0fddbe50, C4<1>, C4<1>;
L_0x561b0fddc040 .functor AND 1, L_0x561b0fddbf80, L_0x561b0fdd9930, C4<1>, C4<1>;
L_0x561b0fddc460 .functor AND 1, L_0x561b0fddc040, L_0x561b0fddc520, C4<1>, C4<1>;
L_0x561b0fddc8c0 .functor AND 1, L_0x561b0fddc460, L_0x561b0fddc820, C4<1>, C4<1>;
L_0x561b0fddc150 .functor AND 1, L_0x561b0fddca50, L_0x561b0fdd9930, C4<1>, C4<1>;
L_0x561b0fddcee0 .functor AND 1, L_0x561b0fddc150, L_0x561b0fddd130, C4<1>, C4<1>;
L_0x561b0fddd540 .functor AND 1, L_0x561b0fddcee0, L_0x561b0fddd350, C4<1>, C4<1>;
L_0x561b0fddd740 .functor AND 1, L_0x561b0fddd540, L_0x561b0fddd650, C4<1>, C4<1>;
L_0x561b0fdddb40 .functor AND 1, L_0x561b0fddd740, L_0x561b0fddd8f0, C4<1>, C4<1>;
L_0x561b0fdddcf0 .functor AND 1, L_0x561b0fdddb40, L_0x561b0fdddc50, C4<1>, C4<1>;
L_0x561b0fddde60 .functor OR 1, L_0x561b0fddc8c0, L_0x561b0fdddcf0, C4<0>, C4<0>;
L_0x561b0fdde130 .functor AND 1, L_0x561b0fddd850, L_0x561b0fdd9930, C4<1>, C4<1>;
L_0x561b0fdde480 .functor AND 1, L_0x561b0fdde130, L_0x561b0fdde6c0, C4<1>, C4<1>;
L_0x561b0fddeb20 .functor AND 1, L_0x561b0fdde480, L_0x561b0fdde8a0, C4<1>, C4<1>;
L_0x561b0fddedf0 .functor AND 1, L_0x561b0fddeb20, L_0x561b0fdded00, C4<1>, C4<1>;
L_0x561b0fddf140 .functor AND 1, L_0x561b0fddedf0, L_0x561b0fddef00, C4<1>, C4<1>;
L_0x561b0fddf330 .functor OR 1, L_0x561b0fddde60, L_0x561b0fddf140, C4<0>, C4<0>;
L_0x561b0fddf530 .functor AND 1, L_0x561b0fddf440, L_0x561b0fdd9930, C4<1>, C4<1>;
L_0x561b0fddf980 .functor AND 1, L_0x561b0fddf530, L_0x561b0fddf6e0, C4<1>, C4<1>;
L_0x561b0fddfb80 .functor AND 1, L_0x561b0fddf980, L_0x561b0fddfa90, C4<1>, C4<1>;
L_0x561b0fddfff0 .functor AND 1, L_0x561b0fddfb80, L_0x561b0fddfd90, C4<1>, C4<1>;
L_0x561b0fde0100 .functor OR 1, L_0x561b0fddf330, L_0x561b0fddfff0, C4<0>, C4<0>;
L_0x561b0fde07b0 .functor AND 1, L_0x561b0fde0320, L_0x561b0fde08b0, C4<1>, C4<1>;
L_0x561b0fde0d10 .functor AND 1, L_0x561b0fde07b0, L_0x561b0fde0dd0, C4<1>, C4<1>;
L_0x561b0fde1310 .functor AND 1, L_0x561b0fde0d10, L_0x561b0fde1270, C4<1>, C4<1>;
L_0x561b0fde1420 .functor OR 1, L_0x561b0fde0100, L_0x561b0fde1310, C4<0>, C4<0>;
L_0x561b0fde1150 .functor AND 1, L_0x561b0fddb310, L_0x561b0fde1420, C4<1>, C4<1>;
L_0x7fbe78510258 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x561b0fba0730_0 .net/2u *"_ivl_0", 1 0, L_0x7fbe78510258;  1 drivers
L_0x7fbe78510330 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x561b0fc20700_0 .net/2u *"_ivl_10", 5 0, L_0x7fbe78510330;  1 drivers
L_0x7fbe78510528 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x561b0fb7f330_0 .net/2u *"_ivl_100", 5 0, L_0x7fbe78510528;  1 drivers
v0x561b0fb96180_0 .net *"_ivl_102", 0 0, L_0x561b0fddb530;  1 drivers
v0x561b0fb96240_0 .net *"_ivl_105", 0 0, L_0x561b0fddb760;  1 drivers
v0x561b0fb96350_0 .net *"_ivl_107", 0 0, L_0x561b0fddb8c0;  1 drivers
v0x561b0fb96410_0 .net *"_ivl_109", 0 0, L_0x561b0fddb9f0;  1 drivers
L_0x7fbe78510570 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x561b0fb964d0_0 .net/2u *"_ivl_110", 3 0, L_0x7fbe78510570;  1 drivers
v0x561b0fcb5100_0 .net *"_ivl_112", 0 0, L_0x561b0fddbab0;  1 drivers
v0x561b0fcb51c0_0 .net *"_ivl_115", 0 0, L_0x561b0fddbce0;  1 drivers
L_0x7fbe785105b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561b0fcb5280_0 .net/2u *"_ivl_116", 31 0, L_0x7fbe785105b8;  1 drivers
v0x561b0fcb5360_0 .net *"_ivl_118", 0 0, L_0x561b0fddbe50;  1 drivers
L_0x7fbe78510378 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x561b0fcb5420_0 .net/2u *"_ivl_12", 5 0, L_0x7fbe78510378;  1 drivers
v0x561b0fcb5500_0 .net *"_ivl_121", 0 0, L_0x561b0fddbf80;  1 drivers
v0x561b0fc600a0_0 .net *"_ivl_123", 0 0, L_0x561b0fddc040;  1 drivers
L_0x7fbe78510600 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x561b0fc60160_0 .net/2u *"_ivl_124", 2 0, L_0x7fbe78510600;  1 drivers
v0x561b0fc60240_0 .net *"_ivl_126", 5 0, L_0x561b0fddc1c0;  1 drivers
v0x561b0fc60320_0 .net *"_ivl_128", 5 0, L_0x561b0fddc3c0;  1 drivers
L_0x7fbe78510648 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x561b0fc60400_0 .net/2u *"_ivl_130", 5 0, L_0x7fbe78510648;  1 drivers
v0x561b0fbaa550_0 .net *"_ivl_132", 0 0, L_0x561b0fddc520;  1 drivers
v0x561b0fbaa610_0 .net *"_ivl_135", 0 0, L_0x561b0fddc460;  1 drivers
v0x561b0fbaa6d0_0 .net *"_ivl_137", 0 0, L_0x561b0fddc820;  1 drivers
v0x561b0fbaa790_0 .net *"_ivl_139", 0 0, L_0x561b0fddc8c0;  1 drivers
v0x561b0fbaa850_0 .net *"_ivl_14", 5 0, L_0x561b0fdd9060;  1 drivers
L_0x7fbe78510690 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x561b0fbaa930_0 .net/2u *"_ivl_140", 3 0, L_0x7fbe78510690;  1 drivers
v0x561b0fbfe580_0 .net *"_ivl_142", 0 0, L_0x561b0fddca50;  1 drivers
v0x561b0fbfe640_0 .net *"_ivl_145", 0 0, L_0x561b0fddc150;  1 drivers
L_0x7fbe785106d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x561b0fbfe700_0 .net/2u *"_ivl_146", 2 0, L_0x7fbe785106d8;  1 drivers
v0x561b0fbfe7e0_0 .net *"_ivl_148", 5 0, L_0x561b0fddcd00;  1 drivers
v0x561b0fbfe8c0_0 .net *"_ivl_150", 5 0, L_0x561b0fddce40;  1 drivers
v0x561b0fbfe9a0_0 .net *"_ivl_152", 0 0, L_0x561b0fddd130;  1 drivers
v0x561b0fcf3be0_0 .net *"_ivl_155", 0 0, L_0x561b0fddcee0;  1 drivers
v0x561b0fcf3c80_0 .net *"_ivl_157", 0 0, L_0x561b0fddd350;  1 drivers
v0x561b0fcf3f50_0 .net *"_ivl_159", 0 0, L_0x561b0fddd540;  1 drivers
L_0x7fbe78510720 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x561b0fce8ed0_0 .net/2u *"_ivl_160", 3 0, L_0x7fbe78510720;  1 drivers
v0x561b0fce8fb0_0 .net *"_ivl_162", 0 0, L_0x561b0fddd650;  1 drivers
v0x561b0fce9070_0 .net *"_ivl_165", 0 0, L_0x561b0fddd740;  1 drivers
L_0x7fbe78510768 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561b0fce9130_0 .net/2u *"_ivl_166", 31 0, L_0x7fbe78510768;  1 drivers
v0x561b0fce9210_0 .net *"_ivl_168", 0 0, L_0x561b0fddd8f0;  1 drivers
v0x561b0fce92d0_0 .net *"_ivl_171", 0 0, L_0x561b0fdddb40;  1 drivers
v0x561b0fdb5290_0 .net *"_ivl_173", 0 0, L_0x561b0fdddc50;  1 drivers
v0x561b0fdb5330_0 .net *"_ivl_175", 0 0, L_0x561b0fdddcf0;  1 drivers
v0x561b0fdb53d0_0 .net *"_ivl_177", 0 0, L_0x561b0fddde60;  1 drivers
L_0x7fbe785107b0 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x561b0fdb5470_0 .net/2u *"_ivl_178", 3 0, L_0x7fbe785107b0;  1 drivers
v0x561b0fdb5510_0 .net *"_ivl_180", 0 0, L_0x561b0fddd850;  1 drivers
v0x561b0fdb55b0_0 .net *"_ivl_183", 0 0, L_0x561b0fdde130;  1 drivers
L_0x7fbe785107f8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x561b0fdb5650_0 .net/2u *"_ivl_184", 2 0, L_0x7fbe785107f8;  1 drivers
v0x561b0fdb56f0_0 .net *"_ivl_186", 5 0, L_0x561b0fdde340;  1 drivers
v0x561b0fdb5790_0 .net *"_ivl_188", 5 0, L_0x561b0fdde3e0;  1 drivers
L_0x7fbe78510840 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x561b0fdb5850_0 .net/2u *"_ivl_190", 5 0, L_0x7fbe78510840;  1 drivers
v0x561b0fdb5930_0 .net *"_ivl_192", 0 0, L_0x561b0fdde6c0;  1 drivers
v0x561b0fdb59f0_0 .net *"_ivl_195", 0 0, L_0x561b0fdde480;  1 drivers
L_0x7fbe78510888 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x561b0fdb5ab0_0 .net/2u *"_ivl_196", 3 0, L_0x7fbe78510888;  1 drivers
v0x561b0fdb5b90_0 .net *"_ivl_198", 0 0, L_0x561b0fdde8a0;  1 drivers
v0x561b0fdb5c50_0 .net *"_ivl_2", 0 0, L_0x561b0fdd8f20;  1 drivers
v0x561b0fdb5d10_0 .net *"_ivl_20", 0 0, L_0x561b0fdd9450;  1 drivers
v0x561b0fdb5dd0_0 .net *"_ivl_201", 0 0, L_0x561b0fddeb20;  1 drivers
L_0x7fbe785108d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561b0fdb5e90_0 .net/2u *"_ivl_202", 31 0, L_0x7fbe785108d0;  1 drivers
v0x561b0fdb5f70_0 .net *"_ivl_204", 0 0, L_0x561b0fdded00;  1 drivers
v0x561b0fdb6030_0 .net *"_ivl_207", 0 0, L_0x561b0fddedf0;  1 drivers
v0x561b0fdb60f0_0 .net *"_ivl_209", 0 0, L_0x561b0fddef00;  1 drivers
v0x561b0fdb61b0_0 .net *"_ivl_211", 0 0, L_0x561b0fddf140;  1 drivers
v0x561b0fdb6270_0 .net *"_ivl_213", 0 0, L_0x561b0fddf330;  1 drivers
L_0x7fbe78510918 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x561b0fdb6330_0 .net/2u *"_ivl_214", 3 0, L_0x7fbe78510918;  1 drivers
v0x561b0fdb6410_0 .net *"_ivl_216", 0 0, L_0x561b0fddf440;  1 drivers
v0x561b0fdb68e0_0 .net *"_ivl_219", 0 0, L_0x561b0fddf530;  1 drivers
L_0x7fbe78510960 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x561b0fdb69a0_0 .net/2u *"_ivl_220", 3 0, L_0x7fbe78510960;  1 drivers
v0x561b0fdb6a80_0 .net *"_ivl_222", 0 0, L_0x561b0fddf6e0;  1 drivers
v0x561b0fdb6b40_0 .net *"_ivl_225", 0 0, L_0x561b0fddf980;  1 drivers
L_0x7fbe785109a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561b0fdb6c00_0 .net/2u *"_ivl_226", 31 0, L_0x7fbe785109a8;  1 drivers
v0x561b0fdb6ce0_0 .net *"_ivl_228", 0 0, L_0x561b0fddfa90;  1 drivers
v0x561b0fdb6da0_0 .net *"_ivl_231", 0 0, L_0x561b0fddfb80;  1 drivers
v0x561b0fdb6e60_0 .net *"_ivl_233", 0 0, L_0x561b0fddfd90;  1 drivers
v0x561b0fdb6f20_0 .net *"_ivl_235", 0 0, L_0x561b0fddfff0;  1 drivers
v0x561b0fdb6fe0_0 .net *"_ivl_237", 0 0, L_0x561b0fde0100;  1 drivers
L_0x7fbe785109f0 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x561b0fdb70a0_0 .net/2u *"_ivl_238", 3 0, L_0x7fbe785109f0;  1 drivers
v0x561b0fdb7180_0 .net *"_ivl_24", 0 0, L_0x561b0fdd9560;  1 drivers
v0x561b0fdb7240_0 .net *"_ivl_240", 0 0, L_0x561b0fde0320;  1 drivers
L_0x7fbe78510a38 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x561b0fdb7300_0 .net/2u *"_ivl_242", 2 0, L_0x7fbe78510a38;  1 drivers
v0x561b0fdb73e0_0 .net *"_ivl_244", 5 0, L_0x561b0fde0410;  1 drivers
v0x561b0fdb74c0_0 .net *"_ivl_246", 5 0, L_0x561b0fde0710;  1 drivers
L_0x7fbe78510a80 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x561b0fdb75a0_0 .net/2u *"_ivl_248", 5 0, L_0x7fbe78510a80;  1 drivers
v0x561b0fdb7680_0 .net *"_ivl_250", 0 0, L_0x561b0fde08b0;  1 drivers
v0x561b0fdb7740_0 .net *"_ivl_253", 0 0, L_0x561b0fde07b0;  1 drivers
L_0x7fbe78510ac8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x561b0fdb7800_0 .net/2u *"_ivl_254", 31 0, L_0x7fbe78510ac8;  1 drivers
v0x561b0fdb78e0_0 .net *"_ivl_256", 31 0, L_0x561b0fde0c70;  1 drivers
v0x561b0fdb79c0_0 .net *"_ivl_258", 0 0, L_0x561b0fde0dd0;  1 drivers
v0x561b0fdb7a80_0 .net *"_ivl_261", 0 0, L_0x561b0fde0d10;  1 drivers
v0x561b0fdb7b40_0 .net *"_ivl_263", 0 0, L_0x561b0fde1270;  1 drivers
v0x561b0fdb7c00_0 .net *"_ivl_265", 0 0, L_0x561b0fde1310;  1 drivers
v0x561b0fdb7cc0_0 .net *"_ivl_267", 0 0, L_0x561b0fde1420;  1 drivers
v0x561b0fdb7d80_0 .net *"_ivl_37", 0 0, L_0x561b0fdd9ae0;  1 drivers
v0x561b0fdb7e60_0 .net *"_ivl_39", 0 0, L_0x561b0fdd9bb0;  1 drivers
L_0x7fbe785102a0 .functor BUFT 1, C4<011000>, C4<0>, C4<0>, C4<0>;
v0x561b0fdb7f40_0 .net/2u *"_ivl_4", 5 0, L_0x7fbe785102a0;  1 drivers
o0x7fbe7855b1a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b0fdb8020_0 name=_ivl_40
v0x561b0fdb8100_0 .net *"_ivl_45", 0 0, L_0x561b0fdd9e40;  1 drivers
v0x561b0fdb81e0_0 .net *"_ivl_47", 0 0, L_0x561b0fdd9fa0;  1 drivers
o0x7fbe7855b238 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b0fdb82c0_0 name=_ivl_48
v0x561b0fdb83a0_0 .net *"_ivl_53", 0 0, L_0x561b0fdda290;  1 drivers
v0x561b0fdb8480_0 .net *"_ivl_55", 0 0, L_0x561b0fdda330;  1 drivers
o0x7fbe7855b2c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b0fdb8560_0 name=_ivl_56
L_0x7fbe785102e8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x561b0fdb8640_0 .net/2u *"_ivl_6", 1 0, L_0x7fbe785102e8;  1 drivers
v0x561b0fdb8720_0 .net *"_ivl_61", 0 0, L_0x561b0fdda5e0;  1 drivers
v0x561b0fdb8800_0 .net *"_ivl_63", 0 0, L_0x561b0fdda7b0;  1 drivers
o0x7fbe7855b388 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x561b0fdb88e0_0 name=_ivl_64
L_0x7fbe78510b58 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x561b0fdb89c0_0 .net *"_ivl_70", 7 0, L_0x7fbe78510b58;  1 drivers
v0x561b0fdb8aa0_0 .net *"_ivl_74", 3 0, L_0x561b0fdda710;  1 drivers
L_0x7fbe785103c0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x561b0fdb8b80_0 .net *"_ivl_76", 3 0, L_0x7fbe785103c0;  1 drivers
L_0x7fbe78510408 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x561b0fdb8c60_0 .net/2u *"_ivl_78", 3 0, L_0x7fbe78510408;  1 drivers
v0x561b0fdb8d40_0 .net *"_ivl_8", 0 0, L_0x561b0fdd8fc0;  1 drivers
v0x561b0fdb8e00_0 .net *"_ivl_80", 0 0, L_0x561b0fddaca0;  1 drivers
L_0x7fbe78510450 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x561b0fdb8ec0_0 .net/2u *"_ivl_82", 7 0, L_0x7fbe78510450;  1 drivers
v0x561b0fdb8fa0_0 .net *"_ivl_84", 0 0, L_0x561b0fddadc0;  1 drivers
v0x561b0fdb9060_0 .net *"_ivl_87", 0 0, L_0x561b0fdd9f30;  1 drivers
L_0x7fbe78510498 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x561b0fdb9120_0 .net/2u *"_ivl_88", 3 0, L_0x7fbe78510498;  1 drivers
v0x561b0fdb9200_0 .net *"_ivl_90", 0 0, L_0x561b0fddb0c0;  1 drivers
v0x561b0fdb92c0_0 .net *"_ivl_95", 0 0, L_0x561b0fddb310;  1 drivers
L_0x7fbe785104e0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x561b0fdb9380_0 .net/2u *"_ivl_96", 3 0, L_0x7fbe785104e0;  1 drivers
v0x561b0fdb9460_0 .net *"_ivl_98", 0 0, L_0x561b0fddb490;  1 drivers
v0x561b0fdb9520_0 .net "addr", 31 0, L_0x561b0fdc7c50;  alias, 1 drivers
v0x561b0fdb9600_0 .net "addr_bits", 5 0, L_0x561b0fdd91f0;  1 drivers
v0x561b0fdb96e0_0 .net "addr_bytes_sel", 1 0, v0x561b0fdbf6d0_0;  alias, 1 drivers
v0x561b0fdb97c0_0 .var "addr_lanes_eff", 2 0;
v0x561b0fdb98a0_0 .net "addr_lanes_sel", 1 0, L_0x7fbe78510060;  alias, 1 drivers
v0x561b0fdb9980_0 .var "bit_cnt", 5 0;
v0x561b0fdb9a60_0 .var "bit_cnt_n", 5 0;
v0x561b0fdb9b40_0 .net "bit_tick", 0 0, L_0x561b0fdd9930;  1 drivers
v0x561b0fdb9c00_0 .var "byte_cnt", 31 0;
v0x561b0fdb9ce0_0 .var "byte_cnt_n", 31 0;
v0x561b0fdba5d0_0 .net "clk", 0 0, v0x561b0fdc4720_0;  alias, 1 drivers
v0x561b0fdba670_0 .net "clk_div", 31 0, L_0x561b0fdd7dd0;  alias, 1 drivers
v0x561b0fdba730_0 .var "cmd_lanes_eff", 2 0;
v0x561b0fdba810_0 .net "cmd_lanes_sel", 1 0, L_0x7fbe78510018;  alias, 1 drivers
v0x561b0fdba8f0_0 .net "cmd_opcode", 7 0, L_0x561b0fdc7ab0;  alias, 1 drivers
v0x561b0fdba9d0_0 .net "cpha", 0 0, v0x561b0fdc0a50_0;  alias, 1 drivers
v0x561b0fdbaa90_0 .net "cpol", 0 0, v0x561b0fdc0c80_0;  alias, 1 drivers
v0x561b0fdbab50_0 .net "cs_auto", 0 0, L_0x561b0fdc7920;  alias, 1 drivers
v0x561b0fdbac10_0 .var "cs_cnt", 7 0;
v0x561b0fdbacf0_0 .var "cs_cnt_n", 7 0;
L_0x7fbe78510b10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561b0fdbadd0_0 .net "cs_delay", 1 0, L_0x7fbe78510b10;  1 drivers
v0x561b0fdbaeb0_0 .net "cs_delay_cycles", 7 0, L_0x561b0fddaac0;  1 drivers
v0x561b0fdbaf90_0 .var "cs_n", 0 0;
v0x561b0fdbb060_0 .var "cs_n_n", 0 0;
v0x561b0fdbb100_0 .var "data_lanes_eff", 2 0;
v0x561b0fdbb1e0_0 .net "data_lanes_sel", 1 0, L_0x561b0fd25c30;  alias, 1 drivers
v0x561b0fdbb2c0_0 .net "dir", 0 0, L_0x561b0fdb3fe0;  alias, 1 drivers
v0x561b0fdbb380_0 .net "done", 0 0, L_0x561b0fddb200;  alias, 1 drivers
v0x561b0fdbb440_0 .var "dummy_cnt", 3 0;
v0x561b0fdbb520_0 .var "dummy_cnt_n", 3 0;
v0x561b0fdbb600_0 .net "dummy_cycles", 3 0, v0x561b0fdc1370_0;  alias, 1 drivers
v0x561b0fdbb6e0_0 .var "in_bits", 3 0;
v0x561b0fdbb7c0_0 .net8 "io0", 0 0, RS_0x7fbe78559768;  alias, 2 drivers
v0x561b0fdbb890_0 .net8 "io1", 0 0, RS_0x7fbe78559798;  alias, 2 drivers
v0x561b0fdbb960_0 .net8 "io2", 0 0, RS_0x7fbe785597c8;  alias, 2 drivers
v0x561b0fdbba30_0 .net8 "io3", 0 0, RS_0x7fbe785597f8;  alias, 2 drivers
v0x561b0fdbbb00_0 .net "io_di", 3 0, L_0x561b0fdd99f0;  1 drivers
v0x561b0fdbbba0_0 .var "io_oe", 3 0;
v0x561b0fdbbc40_0 .var "io_oe_n", 3 0;
v0x561b0fdbbd20_0 .var "is_write_cmd", 0 0;
v0x561b0fdbbde0_0 .var "is_write_cmd_n", 0 0;
v0x561b0fdbbea0_0 .var "lanes", 2 0;
v0x561b0fdbbf80_0 .var "lanes_n", 2 0;
v0x561b0fdbc060_0 .net "leading_edge", 0 0, L_0x561b0fdd94c0;  1 drivers
v0x561b0fdbc120_0 .net "len_bytes", 31 0, L_0x7fbe785100a8;  alias, 1 drivers
v0x561b0fdbc200_0 .net "mode_bits", 7 0, L_0x561b0fdc7bb0;  alias, 1 drivers
v0x561b0fdbc2e0_0 .net "mode_en", 0 0, v0x561b0fdc1990_0;  alias, 1 drivers
v0x561b0fdbc3a0_0 .var "out_bits", 3 0;
v0x561b0fdbc480_0 .var "post_hold_write", 0 0;
v0x561b0fdbc540_0 .var "post_hold_write_n", 0 0;
v0x561b0fdbc600_0 .net "quad_en", 0 0, L_0x561b0fdb4050;  alias, 1 drivers
v0x561b0fdbc6c0_0 .var "rd_warmup", 0 0;
v0x561b0fdbc780_0 .var "rd_warmup_cnt", 3 0;
v0x561b0fdbc860_0 .var "rd_warmup_cnt_n", 3 0;
v0x561b0fdbc940_0 .var "rd_warmup_n", 0 0;
v0x561b0fdbca00_0 .net "resetn", 0 0, v0x561b0fdc60f0_0;  alias, 1 drivers
v0x561b0fdbcad0_0 .var "rx_data_fifo", 31 0;
v0x561b0fdbcba0_0 .net "rx_full", 0 0, L_0x561b0fdd86c0;  alias, 1 drivers
v0x561b0fdbcc70_0 .var "rx_wen", 0 0;
v0x561b0fdbcd40_0 .net "sample_pulse", 0 0, L_0x561b0fdd9760;  1 drivers
v0x561b0fdbcde0_0 .net "sclk", 0 0, L_0x561b0fdd93b0;  alias, 1 drivers
v0x561b0fdbceb0_0 .var "sclk_armed", 0 0;
v0x561b0fdbcf50_0 .var "sclk_cnt", 31 0;
v0x561b0fdbcff0_0 .var "sclk_edge", 0 0;
v0x561b0fdbd0b0_0 .var "sclk_en", 0 0;
v0x561b0fdbd170_0 .var "sclk_en_n", 0 0;
v0x561b0fdbd230_0 .var "sclk_q", 0 0;
v0x561b0fdbd2f0_0 .var "sclk_q_prev", 0 0;
v0x561b0fdbd3b0_0 .net "shift_pulse", 0 0, L_0x561b0fdd9890;  1 drivers
v0x561b0fdbd470_0 .var "shreg", 31 0;
v0x561b0fdbd550_0 .var "shreg_n", 31 0;
v0x561b0fdbd630_0 .net "start", 0 0, v0x561b0fdc2240_0;  alias, 1 drivers
v0x561b0fdbd6f0_0 .var "state", 3 0;
v0x561b0fdbd7d0_0 .var "state_n", 3 0;
v0x561b0fdbd8b0_0 .net "trailing_edge", 0 0, L_0x561b0fdd9620;  1 drivers
v0x561b0fdbd970_0 .net "tx_data_fifo", 31 0, v0x561b0fdc23a0_0;  alias, 1 drivers
v0x561b0fdbda50_0 .net "tx_empty", 0 0, v0x561b0fdc2490_0;  alias, 1 drivers
v0x561b0fdbdb10_0 .net "tx_ren", 0 0, L_0x561b0fde1150;  alias, 1 drivers
v0x561b0fdbdbd0_0 .net "xip_cont_read", 0 0, L_0x561b0fdc7a10;  alias, 1 drivers
E_0x561b0fd3d940/0 .event edge, v0x561b0fdbd6f0_0, v0x561b0fdbbea0_0, v0x561b0fdbd470_0, v0x561b0fdb9980_0;
E_0x561b0fd3d940/1 .event edge, v0x561b0fdb9c00_0, v0x561b0fdbb440_0, v0x561b0fd456c0_0, v0x561b0fdbac10_0;
E_0x561b0fd3d940/2 .event edge, v0x561b0fdbbd20_0, v0x561b0fdbc480_0, v0x561b0fdbc6c0_0, v0x561b0fdbc780_0;
E_0x561b0fd3d940/3 .event edge, v0x561b0fdbd630_0, v0x561b0fdba730_0, v0x561b0fdba8f0_0, v0x561b0fdbadd0_0;
E_0x561b0fd3d940/4 .event edge, v0x561b0fdbb2c0_0, v0x561b0fdbcd40_0, v0x561b0fdb9b40_0, v0x561b0fdb9a60_0;
E_0x561b0fd3d940/5 .event edge, v0x561b0fdb9600_0, v0x561b0fdb97c0_0, v0x561b0fdb96e0_0, v0x561b0fdb9520_0;
E_0x561b0fd3d940/6 .event edge, v0x561b0fdbc2e0_0, v0x561b0fdbb100_0, v0x561b0fdbc200_0, v0x561b0fdbb600_0;
E_0x561b0fd3d940/7 .event edge, v0x561b0fdbc120_0, v0x561b0fdbaeb0_0, v0x561b0fdbd3b0_0, v0x561b0fdbd970_0;
E_0x561b0fd3d940/8 .event edge, v0x561b0fdbb6e0_0, v0x561b0fd47b20_0, v0x561b0fdbd550_0, v0x561b0fdb9ce0_0;
E_0x561b0fd3d940/9 .event edge, v0x561b0fdbdbd0_0, v0x561b0fdbab50_0, v0x561b0fdbda50_0;
E_0x561b0fd3d940 .event/or E_0x561b0fd3d940/0, E_0x561b0fd3d940/1, E_0x561b0fd3d940/2, E_0x561b0fd3d940/3, E_0x561b0fd3d940/4, E_0x561b0fd3d940/5, E_0x561b0fd3d940/6, E_0x561b0fd3d940/7, E_0x561b0fd3d940/8, E_0x561b0fd3d940/9;
E_0x561b0fc4f0c0 .event edge, v0x561b0fdbbea0_0, v0x561b0fdbd470_0, v0x561b0fdbbb00_0;
E_0x561b0fc42550/0 .event edge, v0x561b0fdba8f0_0, v0x561b0fdbc600_0, v0x561b0fdba810_0, v0x561b0fdb98a0_0;
E_0x561b0fc42550/1 .event edge, v0x561b0fdbb1e0_0;
E_0x561b0fc42550 .event/or E_0x561b0fc42550/0, E_0x561b0fc42550/1;
L_0x561b0fdd8f20 .cmp/eq 2, v0x561b0fdbf6d0_0, L_0x7fbe78510258;
L_0x561b0fdd8fc0 .cmp/eq 2, v0x561b0fdbf6d0_0, L_0x7fbe785102e8;
L_0x561b0fdd9060 .functor MUXZ 6, L_0x7fbe78510378, L_0x7fbe78510330, L_0x561b0fdd8fc0, C4<>;
L_0x561b0fdd91f0 .functor MUXZ 6, L_0x561b0fdd9060, L_0x7fbe785102a0, L_0x561b0fdd8f20, C4<>;
L_0x561b0fdd93b0 .functor MUXZ 1, v0x561b0fdc0c80_0, v0x561b0fdbd230_0, v0x561b0fdbd0b0_0, C4<>;
L_0x561b0fdd9760 .functor MUXZ 1, L_0x561b0fdd94c0, L_0x561b0fdd9620, v0x561b0fdc0a50_0, C4<>;
L_0x561b0fdd9890 .functor MUXZ 1, L_0x561b0fdd9620, L_0x561b0fdd94c0, v0x561b0fdc0a50_0, C4<>;
L_0x561b0fdd99f0 .concat [ 1 1 1 1], RS_0x7fbe78559768, RS_0x7fbe78559798, RS_0x7fbe785597c8, RS_0x7fbe785597f8;
L_0x561b0fdd9ae0 .part v0x561b0fdbbba0_0, 0, 1;
L_0x561b0fdd9bb0 .part v0x561b0fdbc3a0_0, 0, 1;
L_0x561b0fdd9d10 .functor MUXZ 1, o0x7fbe7855b1a8, L_0x561b0fdd9bb0, L_0x561b0fdd9ae0, C4<>;
L_0x561b0fdd9e40 .part v0x561b0fdbbba0_0, 1, 1;
L_0x561b0fdd9fa0 .part v0x561b0fdbc3a0_0, 1, 1;
L_0x561b0fdda090 .functor MUXZ 1, o0x7fbe7855b238, L_0x561b0fdd9fa0, L_0x561b0fdd9e40, C4<>;
L_0x561b0fdda290 .part v0x561b0fdbbba0_0, 2, 1;
L_0x561b0fdda330 .part v0x561b0fdbc3a0_0, 2, 1;
L_0x561b0fdda460 .functor MUXZ 1, o0x7fbe7855b2c8, L_0x561b0fdda330, L_0x561b0fdda290, C4<>;
L_0x561b0fdda5e0 .part v0x561b0fdbbba0_0, 3, 1;
L_0x561b0fdda7b0 .part v0x561b0fdbc3a0_0, 3, 1;
L_0x561b0fdda880 .functor MUXZ 1, o0x7fbe7855b388, L_0x561b0fdda7b0, L_0x561b0fdda5e0, C4<>;
L_0x561b0fdda710 .part L_0x7fbe78510b58, 0, 4;
L_0x561b0fddaac0 .concat [ 4 4 0 0], L_0x7fbe785103c0, L_0x561b0fdda710;
L_0x561b0fddaca0 .cmp/eq 4, v0x561b0fdbd6f0_0, L_0x7fbe78510408;
L_0x561b0fddadc0 .cmp/eq 8, v0x561b0fdbac10_0, L_0x7fbe78510450;
L_0x561b0fddb0c0 .cmp/eq 4, v0x561b0fdbd6f0_0, L_0x7fbe78510498;
L_0x561b0fddb310 .reduce/nor L_0x561b0fdb3fe0;
L_0x561b0fddb490 .cmp/eq 4, v0x561b0fdbd6f0_0, L_0x7fbe785104e0;
L_0x561b0fddb530 .cmp/eq 6, L_0x561b0fdd91f0, L_0x7fbe78510528;
L_0x561b0fddb8c0 .reduce/nor v0x561b0fdc1990_0;
L_0x561b0fddbab0 .cmp/eq 4, v0x561b0fdc1370_0, L_0x7fbe78510570;
L_0x561b0fddbe50 .cmp/ne 32, L_0x7fbe785100a8, L_0x7fbe785105b8;
L_0x561b0fddc1c0 .concat [ 3 3 0 0], v0x561b0fdbbea0_0, L_0x7fbe78510600;
L_0x561b0fddc3c0 .arith/sum 6, v0x561b0fdb9980_0, L_0x561b0fddc1c0;
L_0x561b0fddc520 .cmp/ge 6, L_0x561b0fddc3c0, L_0x7fbe78510648;
L_0x561b0fddc820 .reduce/nor v0x561b0fdc2490_0;
L_0x561b0fddca50 .cmp/eq 4, v0x561b0fdbd6f0_0, L_0x7fbe78510690;
L_0x561b0fddcd00 .concat [ 3 3 0 0], v0x561b0fdbbea0_0, L_0x7fbe785106d8;
L_0x561b0fddce40 .arith/sum 6, v0x561b0fdb9980_0, L_0x561b0fddcd00;
L_0x561b0fddd130 .cmp/ge 6, L_0x561b0fddce40, L_0x561b0fdd91f0;
L_0x561b0fddd350 .reduce/nor v0x561b0fdc1990_0;
L_0x561b0fddd650 .cmp/eq 4, v0x561b0fdc1370_0, L_0x7fbe78510720;
L_0x561b0fddd8f0 .cmp/ne 32, L_0x7fbe785100a8, L_0x7fbe78510768;
L_0x561b0fdddc50 .reduce/nor v0x561b0fdc2490_0;
L_0x561b0fddd850 .cmp/eq 4, v0x561b0fdbd6f0_0, L_0x7fbe785107b0;
L_0x561b0fdde340 .concat [ 3 3 0 0], v0x561b0fdbbea0_0, L_0x7fbe785107f8;
L_0x561b0fdde3e0 .arith/sum 6, v0x561b0fdb9980_0, L_0x561b0fdde340;
L_0x561b0fdde6c0 .cmp/ge 6, L_0x561b0fdde3e0, L_0x7fbe78510840;
L_0x561b0fdde8a0 .cmp/eq 4, v0x561b0fdc1370_0, L_0x7fbe78510888;
L_0x561b0fdded00 .cmp/ne 32, L_0x7fbe785100a8, L_0x7fbe785108d0;
L_0x561b0fddef00 .reduce/nor v0x561b0fdc2490_0;
L_0x561b0fddf440 .cmp/eq 4, v0x561b0fdbd6f0_0, L_0x7fbe78510918;
L_0x561b0fddf6e0 .cmp/eq 4, v0x561b0fdbb440_0, L_0x7fbe78510960;
L_0x561b0fddfa90 .cmp/ne 32, L_0x7fbe785100a8, L_0x7fbe785109a8;
L_0x561b0fddfd90 .reduce/nor v0x561b0fdc2490_0;
L_0x561b0fde0320 .cmp/eq 4, v0x561b0fdbd6f0_0, L_0x7fbe785109f0;
L_0x561b0fde0410 .concat [ 3 3 0 0], v0x561b0fdbbea0_0, L_0x7fbe78510a38;
L_0x561b0fde0710 .arith/sum 6, v0x561b0fdb9980_0, L_0x561b0fde0410;
L_0x561b0fde08b0 .cmp/ge 6, L_0x561b0fde0710, L_0x7fbe78510a80;
L_0x561b0fde0c70 .arith/sum 32, v0x561b0fdb9c00_0, L_0x7fbe78510ac8;
L_0x561b0fde0dd0 .cmp/gt 32, L_0x7fbe785100a8, L_0x561b0fde0c70;
L_0x561b0fde1270 .reduce/nor v0x561b0fdc2490_0;
S_0x561b0fb7efa0 .scope function.vec4.s3, "lane_decode" "lane_decode" 6 63, 6 63 0, S_0x561b0fd2ae40;
 .timescale 0 0;
; Variable lane_decode is vec4 return value of scope S_0x561b0fb7efa0
v0x561b0fb7f250_0 .var "sel", 1 0;
TD_xip_engine_tb.u_fsm.lane_decode ;
    %load/vec4 v0x561b0fb7f250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %load/vec4 v0x561b0fdbc600_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.8, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_1.9, 8;
T_1.8 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_1.9, 8;
 ; End of false expr.
    %blend;
T_1.9;
    %ret/vec4 0, 0, 3;  Assign to lane_decode (store_vec4_to_lval)
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 1, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to lane_decode (store_vec4_to_lval)
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 2, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to lane_decode (store_vec4_to_lval)
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %end;
S_0x561b0fc20320 .scope function.vec4.s4, "lane_mask" "lane_mask" 6 74, 6 74 0, S_0x561b0fd2ae40;
 .timescale 0 0;
; Variable lane_mask is vec4 return value of scope S_0x561b0fc20320
v0x561b0fc20600_0 .var "lanes", 2 0;
TD_xip_engine_tb.u_fsm.lane_mask ;
    %load/vec4 v0x561b0fc20600_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %pushi/vec4 0, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_2.14;
T_2.10 ;
    %pushi/vec4 1, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_2.14;
T_2.11 ;
    %pushi/vec4 3, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_2.14;
T_2.12 ;
    %pushi/vec4 15, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_2.14;
T_2.14 ;
    %pop/vec4 1;
    %end;
S_0x561b0fba0360 .scope function.vec4.s8, "rev8" "rev8" 6 185, 6 185 0, S_0x561b0fd2ae40;
 .timescale 0 0;
v0x561b0fba0570_0 .var "b", 7 0;
; Variable rev8 is vec4 return value of scope S_0x561b0fba0360
TD_xip_engine_tb.u_fsm.rev8 ;
    %load/vec4 v0x561b0fba0570_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x561b0fba0570_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561b0fba0570_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561b0fba0570_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561b0fba0570_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561b0fba0570_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561b0fba0570_0;
    %parti/s 1, 6, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561b0fba0570_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 8;  Assign to rev8 (store_vec4_to_lval)
    %end;
S_0x561b0fdbe0d0 .scope module, "u_xip" "xip_engine" 3 33, 7 18 0, S_0x561b0fd2b220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "xip_en_i";
    .port_info 3 /INPUT 2 "xip_addr_bytes_i";
    .port_info 4 /INPUT 2 "xip_data_lanes_i";
    .port_info 5 /INPUT 4 "xip_dummy_cycles_i";
    .port_info 6 /INPUT 1 "xip_cont_read_i";
    .port_info 7 /INPUT 1 "xip_mode_en_i";
    .port_info 8 /INPUT 1 "xip_write_en_i";
    .port_info 9 /INPUT 8 "xip_read_op_i";
    .port_info 10 /INPUT 8 "xip_mode_bits_i";
    .port_info 11 /INPUT 8 "xip_write_op_i";
    .port_info 12 /INPUT 3 "clk_div_i";
    .port_info 13 /INPUT 1 "cpol_i";
    .port_info 14 /INPUT 1 "cpha_i";
    .port_info 15 /INPUT 1 "quad_en_i";
    .port_info 16 /INPUT 1 "cs_auto_i";
    .port_info 17 /INPUT 1 "cmd_busy_i";
    .port_info 18 /INPUT 32 "awaddr_i";
    .port_info 19 /INPUT 1 "awvalid_i";
    .port_info 20 /OUTPUT 1 "awready_o";
    .port_info 21 /INPUT 32 "wdata_i";
    .port_info 22 /INPUT 4 "wstrb_i";
    .port_info 23 /INPUT 1 "wvalid_i";
    .port_info 24 /OUTPUT 1 "wready_o";
    .port_info 25 /OUTPUT 2 "bresp_o";
    .port_info 26 /OUTPUT 1 "bvalid_o";
    .port_info 27 /INPUT 1 "bready_i";
    .port_info 28 /INPUT 32 "araddr_i";
    .port_info 29 /INPUT 1 "arvalid_i";
    .port_info 30 /OUTPUT 1 "arready_o";
    .port_info 31 /OUTPUT 32 "rdata_o";
    .port_info 32 /OUTPUT 2 "rresp_o";
    .port_info 33 /OUTPUT 1 "rvalid_o";
    .port_info 34 /INPUT 1 "rready_i";
    .port_info 35 /INPUT 32 "fifo_rx_data_i";
    .port_info 36 /OUTPUT 1 "fifo_rx_re_o";
    .port_info 37 /OUTPUT 1 "start_o";
    .port_info 38 /INPUT 1 "done_i";
    .port_info 39 /INPUT 1 "tx_ren_i";
    .port_info 40 /OUTPUT 32 "tx_data_o";
    .port_info 41 /OUTPUT 1 "tx_empty_o";
    .port_info 42 /OUTPUT 2 "cmd_lanes_o";
    .port_info 43 /OUTPUT 2 "addr_lanes_o";
    .port_info 44 /OUTPUT 2 "data_lanes_o";
    .port_info 45 /OUTPUT 2 "addr_bytes_o";
    .port_info 46 /OUTPUT 1 "mode_en_o";
    .port_info 47 /OUTPUT 4 "dummy_cycles_o";
    .port_info 48 /OUTPUT 1 "dir_o";
    .port_info 49 /OUTPUT 1 "quad_en_o";
    .port_info 50 /OUTPUT 1 "cs_auto_o";
    .port_info 51 /OUTPUT 1 "xip_cont_read_o";
    .port_info 52 /OUTPUT 8 "opcode_o";
    .port_info 53 /OUTPUT 8 "mode_bits_o";
    .port_info 54 /OUTPUT 32 "addr_o";
    .port_info 55 /OUTPUT 32 "len_o";
    .port_info 56 /OUTPUT 32 "clk_div_o";
    .port_info 57 /OUTPUT 1 "cpol_o";
    .port_info 58 /OUTPUT 1 "cpha_o";
    .port_info 59 /OUTPUT 1 "busy_o";
    .port_info 60 /OUTPUT 1 "xip_active_o";
P_0x561b0fdbe2b0 .param/l "ADDR_WIDTH" 0 7 19, +C4<00000000000000000000000000100000>;
P_0x561b0fdbe2f0 .param/l "S_IDLE" 1 7 136, C4<000>;
P_0x561b0fdbe330 .param/l "S_RD_CAP" 1 7 142, C4<110>;
P_0x561b0fdbe370 .param/l "S_RD_POP" 1 7 138, C4<010>;
P_0x561b0fdbe3b0 .param/l "S_RD_RESP" 1 7 139, C4<011>;
P_0x561b0fdbe3f0 .param/l "S_RD_WAIT" 1 7 137, C4<001>;
P_0x561b0fdbe430 .param/l "S_RD_WAIT2" 1 7 143, C4<111>;
P_0x561b0fdbe470 .param/l "S_WR_RESP" 1 7 141, C4<101>;
P_0x561b0fdbe4b0 .param/l "S_WR_WAIT" 1 7 140, C4<100>;
L_0x561b0fd13a00 .functor BUFZ 1, v0x561b0fdc02b0_0, C4<0>, C4<0>, C4<0>;
L_0x561b0fd25c30 .functor BUFZ 2, v0x561b0fdc1040_0, C4<00>, C4<00>, C4<00>;
L_0x561b0fdb3fe0 .functor NOT 1, v0x561b0fdc15a0_0, C4<0>, C4<0>, C4<0>;
L_0x561b0fdb4050 .functor BUFZ 1, v0x561b0fdc1d70_0, C4<0>, C4<0>, C4<0>;
L_0x561b0fdc7920 .functor BUFZ 1, v0x561b0fdc0eb0_0, C4<0>, C4<0>, C4<0>;
L_0x561b0fdc7a10 .functor BUFZ 1, v0x561b0fdc2de0_0, C4<0>, C4<0>, C4<0>;
L_0x561b0fdc7ab0 .functor BUFZ 8, v0x561b0fdc1b20_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x561b0fdc7bb0 .functor BUFZ 8, v0x561b0fdc1800_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x561b0fdc7c50 .functor BUFZ 32, v0x561b0fdbf950_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561b0fdd7dd0 .functor BUFZ 32, v0x561b0fdc0670_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561b0fdd80f0 .functor AND 1, L_0x561b0fdd7ff0, v0x561b0fdc6ff0_0, C4<1>, C4<1>;
L_0x561b0fdd8330 .functor AND 1, L_0x561b0fdd80f0, L_0x561b0fdd8290, C4<1>, C4<1>;
L_0x561b0fdd8600 .functor AND 1, L_0x561b0fdd84c0, v0x561b0fdc6ff0_0, C4<1>, C4<1>;
L_0x561b0fdd8760 .functor AND 1, L_0x561b0fdd8600, v0x561b0fdc7770_0, C4<1>, C4<1>;
L_0x561b0fdd8990 .functor AND 1, L_0x561b0fdd8760, L_0x561b0fdd8870, C4<1>, C4<1>;
L_0x561b0fdd8b50 .functor BUFZ 1, L_0x561b0fdd8990, C4<0>, C4<0>, C4<0>;
L_0x7fbe785100f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x561b0fdbeeb0_0 .net/2u *"_ivl_36", 2 0, L_0x7fbe785100f0;  1 drivers
v0x561b0fdbef90_0 .net *"_ivl_38", 0 0, L_0x561b0fdd7ff0;  1 drivers
v0x561b0fdbf050_0 .net *"_ivl_41", 0 0, L_0x561b0fdd80f0;  1 drivers
v0x561b0fdbf120_0 .net *"_ivl_43", 0 0, L_0x561b0fdd8290;  1 drivers
L_0x7fbe78510138 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x561b0fdbf1e0_0 .net/2u *"_ivl_46", 2 0, L_0x7fbe78510138;  1 drivers
v0x561b0fdbf310_0 .net *"_ivl_48", 0 0, L_0x561b0fdd84c0;  1 drivers
v0x561b0fdbf3d0_0 .net *"_ivl_51", 0 0, L_0x561b0fdd8600;  1 drivers
v0x561b0fdbf490_0 .net *"_ivl_53", 0 0, L_0x561b0fdd8760;  1 drivers
v0x561b0fdbf550_0 .net *"_ivl_55", 0 0, L_0x561b0fdd8870;  1 drivers
v0x561b0fdbf610_0 .net "addr_bytes_o", 1 0, v0x561b0fdbf6d0_0;  alias, 1 drivers
v0x561b0fdbf6d0_0 .var "addr_bytes_r", 1 0;
v0x561b0fdbf790_0 .net "addr_lanes_o", 1 0, L_0x7fbe78510060;  alias, 1 drivers
v0x561b0fdbf880_0 .net "addr_o", 31 0, L_0x561b0fdc7c50;  alias, 1 drivers
v0x561b0fdbf950_0 .var "addr_r", 31 0;
v0x561b0fdbfa10_0 .net "ar_ready_w", 0 0, L_0x561b0fdd8330;  1 drivers
v0x561b0fdbfad0_0 .net "araddr_i", 31 0, v0x561b0fdc3ff0_0;  1 drivers
v0x561b0fdbfbb0_0 .var "arready_o", 0 0;
v0x561b0fdbfc70_0 .net "arvalid_i", 0 0, v0x561b0fdc41a0_0;  1 drivers
v0x561b0fdbfd30_0 .net "aw_ready_w", 0 0, L_0x561b0fdd8990;  1 drivers
v0x561b0fdbfdf0_0 .net "awaddr_i", 31 0, v0x561b0fdc4240_0;  1 drivers
v0x561b0fdbfed0_0 .var "awready_o", 0 0;
v0x561b0fdbff90_0 .net "awvalid_i", 0 0, v0x561b0fdc43e0_0;  1 drivers
v0x561b0fdc0050_0 .net "bready_i", 0 0, v0x561b0fdc44b0_0;  1 drivers
v0x561b0fdc0110_0 .var "bresp_o", 1 0;
v0x561b0fdc01f0_0 .net "busy_o", 0 0, L_0x561b0fd13a00;  1 drivers
v0x561b0fdc02b0_0 .var "busy_r", 0 0;
v0x561b0fdc0370_0 .var "bvalid_o", 0 0;
v0x561b0fdc0430_0 .net "clk", 0 0, v0x561b0fdc4720_0;  alias, 1 drivers
v0x561b0fdc04d0_0 .net "clk_div_i", 2 0, v0x561b0fdc47c0_0;  1 drivers
v0x561b0fdc05b0_0 .net "clk_div_o", 31 0, L_0x561b0fdd7dd0;  alias, 1 drivers
v0x561b0fdc0670_0 .var "clk_div_r", 31 0;
L_0x7fbe78510180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561b0fdc0730_0 .net "cmd_busy_i", 0 0, L_0x7fbe78510180;  1 drivers
v0x561b0fdc07f0_0 .net "cmd_lanes_o", 1 0, L_0x7fbe78510018;  alias, 1 drivers
v0x561b0fdc08e0_0 .net "cpha_i", 0 0, v0x561b0fdc4a20_0;  1 drivers
v0x561b0fdc0980_0 .net "cpha_o", 0 0, v0x561b0fdc0a50_0;  alias, 1 drivers
v0x561b0fdc0a50_0 .var "cpha_r", 0 0;
v0x561b0fdc0af0_0 .net "cpol_i", 0 0, v0x561b0fdc4bb0_0;  1 drivers
v0x561b0fdc0bb0_0 .net "cpol_o", 0 0, v0x561b0fdc0c80_0;  alias, 1 drivers
v0x561b0fdc0c80_0 .var "cpol_r", 0 0;
v0x561b0fdc0d20_0 .net "cs_auto_i", 0 0, v0x561b0fdc4d40_0;  1 drivers
v0x561b0fdc0de0_0 .net "cs_auto_o", 0 0, L_0x561b0fdc7920;  alias, 1 drivers
v0x561b0fdc0eb0_0 .var "cs_auto_r", 0 0;
v0x561b0fdc0f50_0 .net "data_lanes_o", 1 0, L_0x561b0fd25c30;  alias, 1 drivers
v0x561b0fdc1040_0 .var "data_lanes_r", 1 0;
v0x561b0fdc1100_0 .net "dir_o", 0 0, L_0x561b0fdb3fe0;  alias, 1 drivers
v0x561b0fdc11d0_0 .net "done_i", 0 0, L_0x561b0fddb200;  alias, 1 drivers
v0x561b0fdc12a0_0 .net "dummy_cycles_o", 3 0, v0x561b0fdc1370_0;  alias, 1 drivers
v0x561b0fdc1370_0 .var "dummy_cycles_r", 3 0;
v0x561b0fdc1410_0 .net "fifo_rx_data_i", 31 0, L_0x561b0fdd8df0;  alias, 1 drivers
v0x561b0fdc1500_0 .var "fifo_rx_re_o", 0 0;
v0x561b0fdc15a0_0 .var "is_write_r", 0 0;
v0x561b0fdc1640_0 .net "len_o", 31 0, L_0x7fbe785100a8;  alias, 1 drivers
v0x561b0fdc1730_0 .net "mode_bits_o", 7 0, L_0x561b0fdc7bb0;  alias, 1 drivers
v0x561b0fdc1800_0 .var "mode_bits_r", 7 0;
v0x561b0fdc18c0_0 .net "mode_en_o", 0 0, v0x561b0fdc1990_0;  alias, 1 drivers
v0x561b0fdc1990_0 .var "mode_en_r", 0 0;
v0x561b0fdc1a30_0 .net "opcode_o", 7 0, L_0x561b0fdc7ab0;  alias, 1 drivers
v0x561b0fdc1b20_0 .var "opcode_r", 7 0;
v0x561b0fdc1be0_0 .net "quad_en_i", 0 0, v0x561b0fdc5ec0_0;  1 drivers
v0x561b0fdc1ca0_0 .net "quad_en_o", 0 0, L_0x561b0fdb4050;  alias, 1 drivers
v0x561b0fdc1d70_0 .var "quad_en_r", 0 0;
v0x561b0fdc1e10_0 .var "rdata_o", 31 0;
v0x561b0fdc1ef0_0 .net "resetn", 0 0, v0x561b0fdc60f0_0;  alias, 1 drivers
v0x561b0fdc1fe0_0 .net "rready_i", 0 0, v0x561b0fdc6190_0;  1 drivers
v0x561b0fdc20a0_0 .var "rresp_o", 1 0;
v0x561b0fdc2180_0 .var "rvalid_o", 0 0;
v0x561b0fdc2240_0 .var "start_o", 0 0;
v0x561b0fdc22e0_0 .var "state", 2 0;
v0x561b0fdc23a0_0 .var "tx_data_o", 31 0;
v0x561b0fdc2490_0 .var "tx_empty_o", 0 0;
v0x561b0fdc2560_0 .net "tx_ren_i", 0 0, L_0x561b0fde1150;  alias, 1 drivers
v0x561b0fdc2630_0 .net "w_ready_w", 0 0, L_0x561b0fdd8b50;  1 drivers
v0x561b0fdc26d0_0 .net "wdata_i", 31 0, v0x561b0fdc6960_0;  1 drivers
v0x561b0fdc2770_0 .var "wdata_r", 31 0;
v0x561b0fdc2850_0 .var "wready_o", 0 0;
v0x561b0fdc2910_0 .net "wstrb_i", 3 0, v0x561b0fdc6aa0_0;  1 drivers
v0x561b0fdc29f0_0 .net "wvalid_i", 0 0, v0x561b0fdc6b40_0;  1 drivers
v0x561b0fdc2ab0_0 .var "xip_active_o", 0 0;
v0x561b0fdc2b70_0 .net "xip_addr_bytes_i", 1 0, v0x561b0fdc6c80_0;  1 drivers
v0x561b0fdc2c50_0 .net "xip_cont_read_i", 0 0, v0x561b0fdc6d20_0;  1 drivers
v0x561b0fdc2d10_0 .net "xip_cont_read_o", 0 0, L_0x561b0fdc7a10;  alias, 1 drivers
v0x561b0fdc2de0_0 .var "xip_cont_read_r", 0 0;
v0x561b0fdc2e80_0 .net "xip_data_lanes_i", 1 0, v0x561b0fdc6eb0_0;  1 drivers
v0x561b0fdc2f60_0 .net "xip_dummy_cycles_i", 3 0, v0x561b0fdc6f50_0;  1 drivers
v0x561b0fdc3040_0 .net "xip_en_i", 0 0, v0x561b0fdc6ff0_0;  1 drivers
v0x561b0fdc3100_0 .net "xip_mode_bits_i", 7 0, v0x561b0fdc7090_0;  1 drivers
v0x561b0fdc31e0_0 .net "xip_mode_en_i", 0 0, v0x561b0fdc7540_0;  1 drivers
v0x561b0fdc32a0_0 .net "xip_read_op_i", 7 0, v0x561b0fdc75e0_0;  1 drivers
v0x561b0fdc3380_0 .net "xip_write_en_i", 0 0, v0x561b0fdc7770_0;  1 drivers
v0x561b0fdc3440_0 .net "xip_write_op_i", 7 0, v0x561b0fdc7810_0;  1 drivers
L_0x561b0fdd7ff0 .cmp/eq 3, v0x561b0fdc22e0_0, L_0x7fbe785100f0;
L_0x561b0fdd8290 .reduce/nor L_0x7fbe78510180;
L_0x561b0fdd84c0 .cmp/eq 3, v0x561b0fdc22e0_0, L_0x7fbe78510138;
L_0x561b0fdd8870 .reduce/nor L_0x7fbe78510180;
    .scope S_0x561b0fdbe0d0;
T_4 ;
    %wait E_0x561b0fced080;
    %load/vec4 v0x561b0fdc1ef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561b0fdc22e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b0fdc02b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b0fdc2240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b0fdc1500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b0fdbfbb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b0fdbfed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b0fdc2850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b0fdc2180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b0fdc0370_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561b0fdc0110_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561b0fdc20a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561b0fdc23a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b0fdc2490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b0fdc2ab0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b0fdc2240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b0fdc1500_0, 0;
    %load/vec4 v0x561b0fdc22e0_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x561b0fdc2180_0, 0;
    %load/vec4 v0x561b0fdc22e0_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x561b0fdc0370_0, 0;
    %load/vec4 v0x561b0fdbfa10_0;
    %assign/vec4 v0x561b0fdbfbb0_0, 0;
    %load/vec4 v0x561b0fdbfd30_0;
    %assign/vec4 v0x561b0fdbfed0_0, 0;
    %load/vec4 v0x561b0fdc2630_0;
    %assign/vec4 v0x561b0fdc2850_0, 0;
    %load/vec4 v0x561b0fdc22e0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x561b0fdc2ab0_0, 0;
    %load/vec4 v0x561b0fdc22e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561b0fdc22e0_0, 0;
    %jmp T_4.11;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b0fdc02b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b0fdc2490_0, 0;
    %load/vec4 v0x561b0fdbfc70_0;
    %load/vec4 v0x561b0fdbfa10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %load/vec4 v0x561b0fdbfad0_0;
    %assign/vec4 v0x561b0fdbf950_0, 0;
    %load/vec4 v0x561b0fdc32a0_0;
    %assign/vec4 v0x561b0fdc1b20_0, 0;
    %load/vec4 v0x561b0fdc3100_0;
    %assign/vec4 v0x561b0fdc1800_0, 0;
    %load/vec4 v0x561b0fdc2b70_0;
    %assign/vec4 v0x561b0fdbf6d0_0, 0;
    %load/vec4 v0x561b0fdc2e80_0;
    %assign/vec4 v0x561b0fdc1040_0, 0;
    %load/vec4 v0x561b0fdc2f60_0;
    %assign/vec4 v0x561b0fdc1370_0, 0;
    %load/vec4 v0x561b0fdc31e0_0;
    %assign/vec4 v0x561b0fdc1990_0, 0;
    %load/vec4 v0x561b0fdc2c50_0;
    %assign/vec4 v0x561b0fdc2de0_0, 0;
    %pushi/vec4 0, 0, 29;
    %load/vec4 v0x561b0fdc04d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561b0fdc0670_0, 0;
    %load/vec4 v0x561b0fdc0af0_0;
    %assign/vec4 v0x561b0fdc0c80_0, 0;
    %load/vec4 v0x561b0fdc08e0_0;
    %assign/vec4 v0x561b0fdc0a50_0, 0;
    %load/vec4 v0x561b0fdc1be0_0;
    %assign/vec4 v0x561b0fdc1d70_0, 0;
    %load/vec4 v0x561b0fdc0d20_0;
    %assign/vec4 v0x561b0fdc0eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b0fdc15a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b0fdc02b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b0fdc2240_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x561b0fdc22e0_0, 0;
    %jmp T_4.13;
T_4.12 ;
    %load/vec4 v0x561b0fdbff90_0;
    %load/vec4 v0x561b0fdc29f0_0;
    %and;
    %load/vec4 v0x561b0fdbfd30_0;
    %and;
    %load/vec4 v0x561b0fdc2630_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %load/vec4 v0x561b0fdbfdf0_0;
    %assign/vec4 v0x561b0fdbf950_0, 0;
    %load/vec4 v0x561b0fdc26d0_0;
    %assign/vec4 v0x561b0fdc2770_0, 0;
    %load/vec4 v0x561b0fdc3440_0;
    %assign/vec4 v0x561b0fdc1b20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561b0fdc1800_0, 0;
    %load/vec4 v0x561b0fdc2b70_0;
    %assign/vec4 v0x561b0fdbf6d0_0, 0;
    %load/vec4 v0x561b0fdc2e80_0;
    %assign/vec4 v0x561b0fdc1040_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561b0fdc1370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b0fdc1990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b0fdc2de0_0, 0;
    %pushi/vec4 0, 0, 29;
    %load/vec4 v0x561b0fdc04d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561b0fdc0670_0, 0;
    %load/vec4 v0x561b0fdc0af0_0;
    %assign/vec4 v0x561b0fdc0c80_0, 0;
    %load/vec4 v0x561b0fdc08e0_0;
    %assign/vec4 v0x561b0fdc0a50_0, 0;
    %load/vec4 v0x561b0fdc1be0_0;
    %assign/vec4 v0x561b0fdc1d70_0, 0;
    %load/vec4 v0x561b0fdc0d20_0;
    %assign/vec4 v0x561b0fdc0eb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b0fdc15a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b0fdc02b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b0fdc2240_0, 0;
    %load/vec4 v0x561b0fdc26d0_0;
    %assign/vec4 v0x561b0fdc23a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b0fdc2490_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x561b0fdc22e0_0, 0;
T_4.14 ;
T_4.13 ;
    %jmp T_4.11;
T_4.3 ;
    %load/vec4 v0x561b0fdc11d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.16, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x561b0fdc22e0_0, 0;
T_4.16 ;
    %jmp T_4.11;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b0fdc1500_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x561b0fdc22e0_0, 0;
    %jmp T_4.11;
T_4.5 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x561b0fdc22e0_0, 0;
    %jmp T_4.11;
T_4.6 ;
    %load/vec4 v0x561b0fdc1410_0;
    %assign/vec4 v0x561b0fdc1e10_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x561b0fdc22e0_0, 0;
    %jmp T_4.11;
T_4.7 ;
    %load/vec4 v0x561b0fdc2180_0;
    %load/vec4 v0x561b0fdc1fe0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b0fdc02b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561b0fdc22e0_0, 0;
T_4.18 ;
    %jmp T_4.11;
T_4.8 ;
    %load/vec4 v0x561b0fdc2560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.20, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b0fdc2490_0, 0;
T_4.20 ;
    %load/vec4 v0x561b0fdc11d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.22, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561b0fdc0110_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x561b0fdc22e0_0, 0;
T_4.22 ;
    %jmp T_4.11;
T_4.9 ;
    %load/vec4 v0x561b0fdc0370_0;
    %load/vec4 v0x561b0fdc0050_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b0fdc02b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561b0fdc22e0_0, 0;
T_4.24 ;
    %jmp T_4.11;
T_4.11 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x561b0fd2aa60;
T_5 ;
    %wait E_0x561b0fcebe70;
    %load/vec4 v0x561b0fdb49f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561b0fca54f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561b0fdb4910_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561b0fd7bcf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561b0fdb4770_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x561b0fca5430_0;
    %load/vec4 v0x561b0fd47b20_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x561b0fdb4ab0_0;
    %load/vec4 v0x561b0fca54f0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561b0fd5cbb0, 0, 4;
    %load/vec4 v0x561b0fca54f0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x561b0fca54f0_0, 0;
T_5.2 ;
    %load/vec4 v0x561b0fdb4850_0;
    %load/vec4 v0x561b0fd7bdd0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x561b0fdb4910_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x561b0fd5cbb0, 4;
    %assign/vec4 v0x561b0fdb4770_0, 0;
    %load/vec4 v0x561b0fdb4910_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x561b0fdb4910_0, 0;
T_5.4 ;
    %load/vec4 v0x561b0fca5430_0;
    %load/vec4 v0x561b0fd47b20_0;
    %nor/r;
    %and;
    %load/vec4 v0x561b0fdb4850_0;
    %load/vec4 v0x561b0fd7bdd0_0;
    %nor/r;
    %and;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %load/vec4 v0x561b0fd7bcf0_0;
    %assign/vec4 v0x561b0fd7bcf0_0, 0;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v0x561b0fd7bcf0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x561b0fd7bcf0_0, 0;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v0x561b0fd7bcf0_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x561b0fd7bcf0_0, 0;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x561b0fd2ae40;
T_6 ;
    %wait E_0x561b0fc42550;
    %load/vec4 v0x561b0fdba8f0_0;
    %dup/vec4;
    %pushi/vec4 59, 0, 8;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 187, 0, 8;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 107, 0, 8;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 235, 0, 8;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %load/vec4 v0x561b0fdba810_0;
    %store/vec4 v0x561b0fb7f250_0, 0, 2;
    %callf/vec4 TD_xip_engine_tb.u_fsm.lane_decode, S_0x561b0fb7efa0;
    %store/vec4 v0x561b0fdba730_0, 0, 3;
    %load/vec4 v0x561b0fdb98a0_0;
    %store/vec4 v0x561b0fb7f250_0, 0, 2;
    %callf/vec4 TD_xip_engine_tb.u_fsm.lane_decode, S_0x561b0fb7efa0;
    %store/vec4 v0x561b0fdb97c0_0, 0, 3;
    %load/vec4 v0x561b0fdbb1e0_0;
    %store/vec4 v0x561b0fb7f250_0, 0, 2;
    %callf/vec4 TD_xip_engine_tb.u_fsm.lane_decode, S_0x561b0fb7efa0;
    %store/vec4 v0x561b0fdbb100_0, 0, 3;
    %jmp T_6.5;
T_6.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x561b0fdba730_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x561b0fdb97c0_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x561b0fdbb100_0, 0, 3;
    %jmp T_6.5;
T_6.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x561b0fdba730_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x561b0fdb97c0_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x561b0fdbb100_0, 0, 3;
    %jmp T_6.5;
T_6.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x561b0fdba730_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x561b0fdb97c0_0, 0, 3;
    %load/vec4 v0x561b0fdbc600_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.6, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_6.7, 8;
T_6.6 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_6.7, 8;
 ; End of false expr.
    %blend;
T_6.7;
    %store/vec4 v0x561b0fdbb100_0, 0, 3;
    %jmp T_6.5;
T_6.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x561b0fdba730_0, 0, 3;
    %load/vec4 v0x561b0fdbc600_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.8, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %store/vec4 v0x561b0fdb97c0_0, 0, 3;
    %load/vec4 v0x561b0fdbc600_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.10, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_6.11, 8;
T_6.10 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_6.11, 8;
 ; End of false expr.
    %blend;
T_6.11;
    %store/vec4 v0x561b0fdbb100_0, 0, 3;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x561b0fd2ae40;
T_7 ;
    %wait E_0x561b0fcebe70;
    %load/vec4 v0x561b0fdbca00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561b0fdbcf50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b0fdbd230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b0fdbd2f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b0fdbcff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b0fdbceb0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b0fdbcff0_0, 0;
    %load/vec4 v0x561b0fdbd0b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561b0fdbcf50_0, 0;
    %load/vec4 v0x561b0fdbaa90_0;
    %assign/vec4 v0x561b0fdbd230_0, 0;
    %load/vec4 v0x561b0fdbaa90_0;
    %assign/vec4 v0x561b0fdbd2f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b0fdbceb0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x561b0fdbceb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b0fdbceb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561b0fdbcf50_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x561b0fdba670_0;
    %load/vec4 v0x561b0fdbcf50_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_7.6, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561b0fdbcf50_0, 0;
    %load/vec4 v0x561b0fdbd230_0;
    %assign/vec4 v0x561b0fdbd2f0_0, 0;
    %load/vec4 v0x561b0fdbd230_0;
    %inv;
    %assign/vec4 v0x561b0fdbd230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b0fdbcff0_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0x561b0fdbcf50_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x561b0fdbcf50_0, 0;
T_7.7 ;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x561b0fd2ae40;
T_8 ;
    %wait E_0x561b0fc4f0c0;
    %load/vec4 v0x561b0fdbbea0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561b0fdbc3a0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561b0fdbb6e0_0, 0, 4;
    %jmp T_8.4;
T_8.0 ;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x561b0fdbd470_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561b0fdbc3a0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x561b0fdbbb00_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561b0fdbb6e0_0, 0, 4;
    %jmp T_8.4;
T_8.1 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x561b0fdbd470_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561b0fdbd470_0;
    %parti/s 1, 30, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561b0fdbc3a0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x561b0fdbbb00_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561b0fdbb6e0_0, 0, 4;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x561b0fdbd470_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x561b0fdbc3a0_0, 0, 4;
    %load/vec4 v0x561b0fdbbb00_0;
    %store/vec4 v0x561b0fdbb6e0_0, 0, 4;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x561b0fd2ae40;
T_9 ;
    %wait E_0x561b0fcebe70;
    %load/vec4 v0x561b0fdbca00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561b0fdbd6f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b0fdbaf90_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x561b0fdbbea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561b0fdbd470_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x561b0fdb9980_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561b0fdb9c00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561b0fdbb440_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561b0fdbbba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b0fdbd0b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561b0fdbac10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b0fdbc6c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561b0fdbc780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b0fdbbd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b0fdbc480_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x561b0fdbd7d0_0;
    %assign/vec4 v0x561b0fdbd6f0_0, 0;
    %load/vec4 v0x561b0fdbb060_0;
    %assign/vec4 v0x561b0fdbaf90_0, 0;
    %load/vec4 v0x561b0fdbbf80_0;
    %assign/vec4 v0x561b0fdbbea0_0, 0;
    %load/vec4 v0x561b0fdbd550_0;
    %assign/vec4 v0x561b0fdbd470_0, 0;
    %load/vec4 v0x561b0fdb9a60_0;
    %assign/vec4 v0x561b0fdb9980_0, 0;
    %load/vec4 v0x561b0fdb9ce0_0;
    %assign/vec4 v0x561b0fdb9c00_0, 0;
    %load/vec4 v0x561b0fdbb520_0;
    %assign/vec4 v0x561b0fdbb440_0, 0;
    %load/vec4 v0x561b0fdbbc40_0;
    %assign/vec4 v0x561b0fdbbba0_0, 0;
    %load/vec4 v0x561b0fdbd170_0;
    %assign/vec4 v0x561b0fdbd0b0_0, 0;
    %load/vec4 v0x561b0fdbacf0_0;
    %assign/vec4 v0x561b0fdbac10_0, 0;
    %load/vec4 v0x561b0fdbc940_0;
    %assign/vec4 v0x561b0fdbc6c0_0, 0;
    %load/vec4 v0x561b0fdbc860_0;
    %assign/vec4 v0x561b0fdbc780_0, 0;
    %load/vec4 v0x561b0fdbbde0_0;
    %assign/vec4 v0x561b0fdbbd20_0, 0;
    %load/vec4 v0x561b0fdbc540_0;
    %assign/vec4 v0x561b0fdbc480_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x561b0fd2ae40;
T_10 ;
    %wait E_0x561b0fd3d940;
    %load/vec4 v0x561b0fdbd6f0_0;
    %store/vec4 v0x561b0fdbd7d0_0, 0, 4;
    %load/vec4 v0x561b0fdbbea0_0;
    %store/vec4 v0x561b0fdbbf80_0, 0, 3;
    %load/vec4 v0x561b0fdbd470_0;
    %store/vec4 v0x561b0fdbd550_0, 0, 32;
    %load/vec4 v0x561b0fdb9980_0;
    %store/vec4 v0x561b0fdb9a60_0, 0, 6;
    %load/vec4 v0x561b0fdb9c00_0;
    %store/vec4 v0x561b0fdb9ce0_0, 0, 32;
    %load/vec4 v0x561b0fdbb440_0;
    %store/vec4 v0x561b0fdbb520_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561b0fdbbc40_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b0fdbd170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b0fdbcc70_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b0fdbcad0_0, 0, 32;
    %load/vec4 v0x561b0fdbaf90_0;
    %store/vec4 v0x561b0fdbb060_0, 0, 1;
    %load/vec4 v0x561b0fdbac10_0;
    %store/vec4 v0x561b0fdbacf0_0, 0, 8;
    %load/vec4 v0x561b0fdbbd20_0;
    %store/vec4 v0x561b0fdbbde0_0, 0, 1;
    %load/vec4 v0x561b0fdbc480_0;
    %store/vec4 v0x561b0fdbc540_0, 0, 1;
    %load/vec4 v0x561b0fdbc6c0_0;
    %store/vec4 v0x561b0fdbc940_0, 0, 1;
    %load/vec4 v0x561b0fdbc780_0;
    %store/vec4 v0x561b0fdbc860_0, 0, 4;
    %load/vec4 v0x561b0fdbd6f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561b0fdbd7d0_0, 0, 4;
    %jmp T_10.13;
T_10.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b0fdbb060_0, 0, 1;
    %load/vec4 v0x561b0fdbd630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.14, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x561b0fdbd7d0_0, 0, 4;
    %load/vec4 v0x561b0fdba730_0;
    %store/vec4 v0x561b0fdbbf80_0, 0, 3;
    %load/vec4 v0x561b0fdba8f0_0;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x561b0fdbd550_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x561b0fdb9a60_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x561b0fdbadd0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561b0fdbacf0_0, 0, 8;
    %load/vec4 v0x561b0fdbb2c0_0;
    %inv;
    %store/vec4 v0x561b0fdbbde0_0, 0, 1;
    %load/vec4 v0x561b0fdbb2c0_0;
    %inv;
    %load/vec4 v0x561b0fdba8f0_0;
    %pushi/vec4 6, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x561b0fdba8f0_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x561b0fdba8f0_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x561b0fdba8f0_0;
    %pushi/vec4 32, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x561b0fdba8f0_0;
    %pushi/vec4 216, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x561b0fdba8f0_0;
    %pushi/vec4 199, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x561b0fdba8f0_0;
    %pushi/vec4 96, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %store/vec4 v0x561b0fdbc540_0, 0, 1;
T_10.14 ;
    %jmp T_10.13;
T_10.1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561b0fdbbc40_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b0fdbb060_0, 0, 1;
    %load/vec4 v0x561b0fdbac10_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.16, 4;
    %load/vec4 v0x561b0fdbac10_0;
    %subi 1, 0, 8;
    %store/vec4 v0x561b0fdbacf0_0, 0, 8;
    %jmp T_10.17;
T_10.16 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x561b0fdbd7d0_0, 0, 4;
T_10.17 ;
    %jmp T_10.13;
T_10.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b0fdbd170_0, 0, 1;
    %load/vec4 v0x561b0fdbbea0_0;
    %store/vec4 v0x561b0fc20600_0, 0, 3;
    %callf/vec4 TD_xip_engine_tb.u_fsm.lane_mask, S_0x561b0fc20320;
    %store/vec4 v0x561b0fdbbc40_0, 0, 4;
    %load/vec4 v0x561b0fdbcd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.18, 8;
    %load/vec4 v0x561b0fdbd470_0;
    %ix/getv 4, v0x561b0fdbbea0_0;
    %shiftl 4;
    %store/vec4 v0x561b0fdbd550_0, 0, 32;
T_10.18 ;
    %load/vec4 v0x561b0fdb9b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.20, 8;
    %load/vec4 v0x561b0fdb9980_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x561b0fdbbea0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x561b0fdb9a60_0, 0, 6;
    %load/vec4 v0x561b0fdb9a60_0;
    %cmpi/u 8, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_10.22, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x561b0fdb9a60_0, 0, 6;
    %load/vec4 v0x561b0fdb9600_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.24, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x561b0fdbd7d0_0, 0, 4;
    %load/vec4 v0x561b0fdb97c0_0;
    %store/vec4 v0x561b0fdbbf80_0, 0, 3;
    %load/vec4 v0x561b0fdb96e0_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_10.26, 8;
    %load/vec4 v0x561b0fdb9520_0;
    %parti/s 24, 0, 2;
    %concati/vec4 0, 0, 8;
    %jmp/1 T_10.27, 8;
T_10.26 ; End of true expr.
    %load/vec4 v0x561b0fdb96e0_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_10.28, 9;
    %load/vec4 v0x561b0fdb9520_0;
    %jmp/1 T_10.29, 9;
T_10.28 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.29, 9;
 ; End of false expr.
    %blend;
T_10.29;
    %jmp/0 T_10.27, 8;
 ; End of false expr.
    %blend;
T_10.27;
    %store/vec4 v0x561b0fdbd550_0, 0, 32;
    %jmp T_10.25;
T_10.24 ;
    %load/vec4 v0x561b0fdbc2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.30, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x561b0fdbd7d0_0, 0, 4;
    %load/vec4 v0x561b0fdbb100_0;
    %store/vec4 v0x561b0fdbbf80_0, 0, 3;
    %load/vec4 v0x561b0fdbc200_0;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x561b0fdbd550_0, 0, 32;
    %jmp T_10.31;
T_10.30 ;
    %load/vec4 v0x561b0fdbb600_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.32, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x561b0fdbd7d0_0, 0, 4;
    %load/vec4 v0x561b0fdbb100_0;
    %store/vec4 v0x561b0fdbbf80_0, 0, 3;
    %load/vec4 v0x561b0fdbb600_0;
    %store/vec4 v0x561b0fdbb520_0, 0, 4;
    %jmp T_10.33;
T_10.32 ;
    %load/vec4 v0x561b0fdbc120_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.34, 4;
    %load/vec4 v0x561b0fdbb100_0;
    %store/vec4 v0x561b0fdbbf80_0, 0, 3;
    %load/vec4 v0x561b0fdbb2c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.36, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_10.37, 8;
T_10.36 ; End of true expr.
    %load/vec4 v0x561b0fdbb100_0;
    %store/vec4 v0x561b0fc20600_0, 0, 3;
    %callf/vec4 TD_xip_engine_tb.u_fsm.lane_mask, S_0x561b0fc20320;
    %jmp/0 T_10.37, 8;
 ; End of false expr.
    %blend;
T_10.37;
    %store/vec4 v0x561b0fdbbc40_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b0fdb9ce0_0, 0, 32;
    %load/vec4 v0x561b0fdbb2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.38, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x561b0fdbd7d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b0fdbc940_0, 0, 1;
    %jmp T_10.39;
T_10.38 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x561b0fdbd7d0_0, 0, 4;
T_10.39 ;
    %jmp T_10.35;
T_10.34 ;
    %load/vec4 v0x561b0fdba8f0_0;
    %cmpi/e 32, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561b0fdba8f0_0;
    %cmpi/e 216, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561b0fdba8f0_0;
    %cmpi/e 199, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561b0fdba8f0_0;
    %cmpi/e 96, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_10.40, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x561b0fdbd7d0_0, 0, 4;
    %jmp T_10.41;
T_10.40 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x561b0fdbd7d0_0, 0, 4;
    %load/vec4 v0x561b0fdbaeb0_0;
    %load/vec4 v0x561b0fdbc480_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.42, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_10.43, 8;
T_10.42 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_10.43, 8;
 ; End of false expr.
    %blend;
T_10.43;
    %add;
    %store/vec4 v0x561b0fdbacf0_0, 0, 8;
T_10.41 ;
T_10.35 ;
T_10.33 ;
T_10.31 ;
T_10.25 ;
T_10.22 ;
T_10.20 ;
    %jmp T_10.13;
T_10.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b0fdbd170_0, 0, 1;
    %load/vec4 v0x561b0fdbbea0_0;
    %store/vec4 v0x561b0fc20600_0, 0, 3;
    %callf/vec4 TD_xip_engine_tb.u_fsm.lane_mask, S_0x561b0fc20320;
    %store/vec4 v0x561b0fdbbc40_0, 0, 4;
    %load/vec4 v0x561b0fdbd3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.44, 8;
    %load/vec4 v0x561b0fdbd470_0;
    %ix/getv 4, v0x561b0fdbbea0_0;
    %shiftl 4;
    %store/vec4 v0x561b0fdbd550_0, 0, 32;
T_10.44 ;
    %load/vec4 v0x561b0fdb9b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.46, 8;
    %load/vec4 v0x561b0fdb9980_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x561b0fdbbea0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x561b0fdb9a60_0, 0, 6;
    %load/vec4 v0x561b0fdb9600_0;
    %load/vec4 v0x561b0fdb9a60_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_10.48, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x561b0fdb9a60_0, 0, 6;
    %load/vec4 v0x561b0fdbc2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.50, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x561b0fdbd7d0_0, 0, 4;
    %load/vec4 v0x561b0fdbb100_0;
    %store/vec4 v0x561b0fdbbf80_0, 0, 3;
    %load/vec4 v0x561b0fdbc200_0;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x561b0fdbd550_0, 0, 32;
    %jmp T_10.51;
T_10.50 ;
    %load/vec4 v0x561b0fdbb600_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.52, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x561b0fdbd7d0_0, 0, 4;
    %load/vec4 v0x561b0fdbb100_0;
    %store/vec4 v0x561b0fdbbf80_0, 0, 3;
    %load/vec4 v0x561b0fdbb600_0;
    %store/vec4 v0x561b0fdbb520_0, 0, 4;
    %jmp T_10.53;
T_10.52 ;
    %load/vec4 v0x561b0fdbc120_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.54, 4;
    %load/vec4 v0x561b0fdbb100_0;
    %store/vec4 v0x561b0fdbbf80_0, 0, 3;
    %load/vec4 v0x561b0fdbb2c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.56, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_10.57, 8;
T_10.56 ; End of true expr.
    %load/vec4 v0x561b0fdbb100_0;
    %store/vec4 v0x561b0fc20600_0, 0, 3;
    %callf/vec4 TD_xip_engine_tb.u_fsm.lane_mask, S_0x561b0fc20320;
    %jmp/0 T_10.57, 8;
 ; End of false expr.
    %blend;
T_10.57;
    %store/vec4 v0x561b0fdbbc40_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b0fdb9ce0_0, 0, 32;
    %load/vec4 v0x561b0fdbb2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.58, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x561b0fdbd7d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b0fdbc940_0, 0, 1;
    %jmp T_10.59;
T_10.58 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x561b0fdbd7d0_0, 0, 4;
T_10.59 ;
    %jmp T_10.55;
T_10.54 ;
    %load/vec4 v0x561b0fdba8f0_0;
    %cmpi/e 32, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561b0fdba8f0_0;
    %cmpi/e 216, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_10.60, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x561b0fdbd7d0_0, 0, 4;
    %jmp T_10.61;
T_10.60 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x561b0fdbd7d0_0, 0, 4;
    %load/vec4 v0x561b0fdbaeb0_0;
    %load/vec4 v0x561b0fdbc480_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.62, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_10.63, 8;
T_10.62 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_10.63, 8;
 ; End of false expr.
    %blend;
T_10.63;
    %add;
    %store/vec4 v0x561b0fdbacf0_0, 0, 8;
T_10.61 ;
T_10.55 ;
T_10.53 ;
T_10.51 ;
T_10.48 ;
T_10.46 ;
    %jmp T_10.13;
T_10.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b0fdbd170_0, 0, 1;
    %load/vec4 v0x561b0fdbbea0_0;
    %store/vec4 v0x561b0fc20600_0, 0, 3;
    %callf/vec4 TD_xip_engine_tb.u_fsm.lane_mask, S_0x561b0fc20320;
    %store/vec4 v0x561b0fdbbc40_0, 0, 4;
    %load/vec4 v0x561b0fdbd3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.64, 8;
    %load/vec4 v0x561b0fdbd470_0;
    %ix/getv 4, v0x561b0fdbbea0_0;
    %shiftl 4;
    %store/vec4 v0x561b0fdbd550_0, 0, 32;
T_10.64 ;
    %load/vec4 v0x561b0fdb9b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.66, 8;
    %load/vec4 v0x561b0fdb9980_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x561b0fdbbea0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x561b0fdb9a60_0, 0, 6;
    %load/vec4 v0x561b0fdb9a60_0;
    %cmpi/u 8, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_10.68, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x561b0fdb9a60_0, 0, 6;
    %load/vec4 v0x561b0fdbb600_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.70, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x561b0fdbd7d0_0, 0, 4;
    %load/vec4 v0x561b0fdbb100_0;
    %store/vec4 v0x561b0fdbbf80_0, 0, 3;
    %load/vec4 v0x561b0fdbb600_0;
    %store/vec4 v0x561b0fdbb520_0, 0, 4;
    %jmp T_10.71;
T_10.70 ;
    %load/vec4 v0x561b0fdbc120_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.72, 4;
    %load/vec4 v0x561b0fdbb100_0;
    %store/vec4 v0x561b0fdbbf80_0, 0, 3;
    %load/vec4 v0x561b0fdbb2c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.74, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_10.75, 8;
T_10.74 ; End of true expr.
    %load/vec4 v0x561b0fdbb100_0;
    %store/vec4 v0x561b0fc20600_0, 0, 3;
    %callf/vec4 TD_xip_engine_tb.u_fsm.lane_mask, S_0x561b0fc20320;
    %jmp/0 T_10.75, 8;
 ; End of false expr.
    %blend;
T_10.75;
    %store/vec4 v0x561b0fdbbc40_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b0fdb9ce0_0, 0, 32;
    %load/vec4 v0x561b0fdbb2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.76, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x561b0fdbd7d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b0fdbc940_0, 0, 1;
    %jmp T_10.77;
T_10.76 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x561b0fdbd7d0_0, 0, 4;
T_10.77 ;
    %jmp T_10.73;
T_10.72 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x561b0fdbd7d0_0, 0, 4;
    %load/vec4 v0x561b0fdbaeb0_0;
    %load/vec4 v0x561b0fdbc480_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.78, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_10.79, 8;
T_10.78 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_10.79, 8;
 ; End of false expr.
    %blend;
T_10.79;
    %add;
    %store/vec4 v0x561b0fdbacf0_0, 0, 8;
T_10.73 ;
T_10.71 ;
T_10.68 ;
T_10.66 ;
    %jmp T_10.13;
T_10.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b0fdbd170_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561b0fdbbc40_0, 0, 4;
    %load/vec4 v0x561b0fdba8f0_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_10.80, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x561b0fdbc860_0, 0, 4;
    %jmp T_10.81;
T_10.80 ;
    %load/vec4 v0x561b0fdba8f0_0;
    %cmpi/e 5, 0, 8;
    %jmp/0xz  T_10.82, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x561b0fdbc860_0, 0, 4;
    %jmp T_10.83;
T_10.82 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561b0fdbc860_0, 0, 4;
T_10.83 ;
T_10.81 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x561b0fdbd7d0_0, 0, 4;
    %jmp T_10.13;
T_10.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b0fdbd170_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561b0fdbbc40_0, 0, 4;
    %load/vec4 v0x561b0fdb9b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.84, 8;
    %load/vec4 v0x561b0fdbb440_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.86, 4;
    %load/vec4 v0x561b0fdbb440_0;
    %subi 1, 0, 4;
    %store/vec4 v0x561b0fdbb520_0, 0, 4;
T_10.86 ;
    %load/vec4 v0x561b0fdbb440_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.88, 4;
    %load/vec4 v0x561b0fdbc120_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.90, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x561b0fdbd7d0_0, 0, 4;
    %load/vec4 v0x561b0fdbb100_0;
    %store/vec4 v0x561b0fdbbf80_0, 0, 3;
    %load/vec4 v0x561b0fdbb2c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.92, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_10.93, 8;
T_10.92 ; End of true expr.
    %load/vec4 v0x561b0fdbd970_0;
    %jmp/0 T_10.93, 8;
 ; End of false expr.
    %blend;
T_10.93;
    %store/vec4 v0x561b0fdbd550_0, 0, 32;
    %load/vec4 v0x561b0fdbb2c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.94, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_10.95, 8;
T_10.94 ; End of true expr.
    %load/vec4 v0x561b0fdbb100_0;
    %store/vec4 v0x561b0fc20600_0, 0, 3;
    %callf/vec4 TD_xip_engine_tb.u_fsm.lane_mask, S_0x561b0fc20320;
    %jmp/0 T_10.95, 8;
 ; End of false expr.
    %blend;
T_10.95;
    %store/vec4 v0x561b0fdbbc40_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b0fdb9ce0_0, 0, 32;
    %load/vec4 v0x561b0fdbb2c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.96, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_10.97, 8;
T_10.96 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_10.97, 8;
 ; End of false expr.
    %blend;
T_10.97;
    %store/vec4 v0x561b0fdbc940_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561b0fdbc860_0, 0, 4;
    %jmp T_10.91;
T_10.90 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x561b0fdbd7d0_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x561b0fdbadd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561b0fdbc480_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.98, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_10.99, 8;
T_10.98 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_10.99, 8;
 ; End of false expr.
    %blend;
T_10.99;
    %add;
    %store/vec4 v0x561b0fdbacf0_0, 0, 8;
T_10.91 ;
T_10.88 ;
T_10.84 ;
    %jmp T_10.13;
T_10.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b0fdbd170_0, 0, 1;
    %load/vec4 v0x561b0fdbb2c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.100, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_10.101, 8;
T_10.100 ; End of true expr.
    %load/vec4 v0x561b0fdbbea0_0;
    %store/vec4 v0x561b0fc20600_0, 0, 3;
    %callf/vec4 TD_xip_engine_tb.u_fsm.lane_mask, S_0x561b0fc20320;
    %jmp/0 T_10.101, 8;
 ; End of false expr.
    %blend;
T_10.101;
    %store/vec4 v0x561b0fdbbc40_0, 0, 4;
    %load/vec4 v0x561b0fdbb2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.102, 8;
    %load/vec4 v0x561b0fdbc780_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b0fdbc6c0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.104, 8;
    %load/vec4 v0x561b0fdbcd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.106, 8;
    %load/vec4 v0x561b0fdbbea0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.108, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.109, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.110, 6;
    %load/vec4 v0x561b0fdbd470_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x561b0fdbd550_0, 0, 32;
    %jmp T_10.112;
T_10.108 ;
    %load/vec4 v0x561b0fdbd470_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x561b0fdbb6e0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %or;
    %store/vec4 v0x561b0fdbd550_0, 0, 32;
    %jmp T_10.112;
T_10.109 ;
    %load/vec4 v0x561b0fdbd470_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 0, 0, 30;
    %load/vec4 v0x561b0fdbb6e0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %or;
    %store/vec4 v0x561b0fdbd550_0, 0, 32;
    %jmp T_10.112;
T_10.110 ;
    %load/vec4 v0x561b0fdbd470_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0x561b0fdbb6e0_0;
    %concat/vec4; draw_concat_vec4
    %or;
    %store/vec4 v0x561b0fdbd550_0, 0, 32;
    %jmp T_10.112;
T_10.112 ;
    %pop/vec4 1;
T_10.106 ;
T_10.104 ;
    %load/vec4 v0x561b0fdb9b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.113, 8;
    %load/vec4 v0x561b0fdbc780_0;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_10.115, 4;
    %load/vec4 v0x561b0fdbc780_0;
    %subi 1, 0, 4;
    %store/vec4 v0x561b0fdbc860_0, 0, 4;
    %jmp T_10.116;
T_10.115 ;
    %load/vec4 v0x561b0fdbc6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.117, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b0fdbc940_0, 0, 1;
    %jmp T_10.118;
T_10.117 ;
    %load/vec4 v0x561b0fdb9980_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x561b0fdbbea0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x561b0fdb9a60_0, 0, 6;
    %load/vec4 v0x561b0fdb9a60_0;
    %cmpi/u 32, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_10.119, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x561b0fdb9a60_0, 0, 6;
    %load/vec4 v0x561b0fdb9c00_0;
    %addi 4, 0, 32;
    %store/vec4 v0x561b0fdb9ce0_0, 0, 32;
    %load/vec4 v0x561b0fdbcba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.121, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b0fdbcc70_0, 0, 1;
    %load/vec4 v0x561b0fdba8f0_0;
    %cmpi/e 5, 0, 8;
    %jmp/0xz  T_10.123, 4;
    %load/vec4 v0x561b0fdbd550_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x561b0fba0570_0, 0, 8;
    %callf/vec4 TD_xip_engine_tb.u_fsm.rev8, S_0x561b0fba0360;
    %load/vec4 v0x561b0fdbd550_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x561b0fba0570_0, 0, 8;
    %callf/vec4 TD_xip_engine_tb.u_fsm.rev8, S_0x561b0fba0360;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561b0fdbd550_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x561b0fba0570_0, 0, 8;
    %callf/vec4 TD_xip_engine_tb.u_fsm.rev8, S_0x561b0fba0360;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561b0fdbd550_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x561b0fba0570_0, 0, 8;
    %callf/vec4 TD_xip_engine_tb.u_fsm.rev8, S_0x561b0fba0360;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561b0fdbcad0_0, 0, 32;
    %jmp T_10.124;
T_10.123 ;
    %load/vec4 v0x561b0fdbd550_0;
    %store/vec4 v0x561b0fdbcad0_0, 0, 32;
T_10.124 ;
T_10.121 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b0fdbd550_0, 0, 32;
T_10.119 ;
    %load/vec4 v0x561b0fdbc120_0;
    %load/vec4 v0x561b0fdb9ce0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_10.125, 5;
    %load/vec4 v0x561b0fdbdbd0_0;
    %load/vec4 v0x561b0fdbab50_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.127, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x561b0fdbd7d0_0, 0, 4;
    %jmp T_10.128;
T_10.127 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x561b0fdbd7d0_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x561b0fdbadd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561b0fdbc480_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.129, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_10.130, 8;
T_10.129 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_10.130, 8;
 ; End of false expr.
    %blend;
T_10.130;
    %add;
    %store/vec4 v0x561b0fdbacf0_0, 0, 8;
T_10.128 ;
T_10.125 ;
T_10.118 ;
T_10.116 ;
T_10.113 ;
    %jmp T_10.103;
T_10.102 ;
    %load/vec4 v0x561b0fdbd3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.131, 8;
    %load/vec4 v0x561b0fdbd470_0;
    %ix/getv 4, v0x561b0fdbbea0_0;
    %shiftl 4;
    %store/vec4 v0x561b0fdbd550_0, 0, 32;
T_10.131 ;
    %load/vec4 v0x561b0fdb9b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.133, 8;
    %load/vec4 v0x561b0fdb9980_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x561b0fdbbea0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x561b0fdb9a60_0, 0, 6;
    %load/vec4 v0x561b0fdb9a60_0;
    %cmpi/u 32, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_10.135, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x561b0fdb9a60_0, 0, 6;
    %load/vec4 v0x561b0fdb9c00_0;
    %addi 4, 0, 32;
    %store/vec4 v0x561b0fdb9ce0_0, 0, 32;
    %load/vec4 v0x561b0fdb9c00_0;
    %addi 4, 0, 32;
    %load/vec4 v0x561b0fdbc120_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x561b0fdbda50_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.137, 8;
    %load/vec4 v0x561b0fdbd970_0;
    %store/vec4 v0x561b0fdbd550_0, 0, 32;
    %jmp T_10.138;
T_10.137 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b0fdbd550_0, 0, 32;
T_10.138 ;
T_10.135 ;
    %load/vec4 v0x561b0fdbc120_0;
    %load/vec4 v0x561b0fdb9ce0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_10.139, 5;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x561b0fdbd7d0_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x561b0fdbadd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561b0fdbc480_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.141, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_10.142, 8;
T_10.141 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_10.142, 8;
 ; End of false expr.
    %blend;
T_10.142;
    %add;
    %store/vec4 v0x561b0fdbacf0_0, 0, 8;
T_10.139 ;
T_10.133 ;
T_10.103 ;
    %jmp T_10.13;
T_10.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b0fdbd170_0, 0, 1;
    %load/vec4 v0x561b0fdbbea0_0;
    %store/vec4 v0x561b0fc20600_0, 0, 3;
    %callf/vec4 TD_xip_engine_tb.u_fsm.lane_mask, S_0x561b0fc20320;
    %store/vec4 v0x561b0fdbbc40_0, 0, 4;
    %load/vec4 v0x561b0fdbd970_0;
    %store/vec4 v0x561b0fdbd550_0, 0, 32;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x561b0fdbd7d0_0, 0, 4;
    %jmp T_10.13;
T_10.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b0fdbb060_0, 0, 1;
    %load/vec4 v0x561b0fdbab50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.143, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x561b0fdbd7d0_0, 0, 4;
    %load/vec4 v0x561b0fdbadd0_0;
    %pad/u 8;
    %store/vec4 v0x561b0fdbacf0_0, 0, 8;
T_10.143 ;
    %jmp T_10.13;
T_10.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b0fdbb060_0, 0, 1;
    %load/vec4 v0x561b0fdbac10_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.145, 4;
    %load/vec4 v0x561b0fdbac10_0;
    %subi 1, 0, 8;
    %store/vec4 v0x561b0fdbacf0_0, 0, 8;
    %jmp T_10.146;
T_10.145 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561b0fdbd7d0_0, 0, 4;
T_10.146 ;
    %jmp T_10.13;
T_10.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b0fdbb060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b0fdbd170_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x561b0fdbd7d0_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x561b0fdbadd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x561b0fdbc480_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.147, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_10.148, 8;
T_10.147 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_10.148, 8;
 ; End of false expr.
    %blend;
T_10.148;
    %add;
    %store/vec4 v0x561b0fdbacf0_0, 0, 8;
    %jmp T_10.13;
T_10.13 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x561b0fd29660;
T_11 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561b0fd3ee50_0, 0, 8;
    %pushi/vec4 12722199, 0, 24;
    %store/vec4 v0x561b0fd28460_0, 0, 24;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561b0fd2c3b0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561b0fd455e0_0, 0, 8;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x561b0fd3dd60_0, 0, 24;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561b0fd375d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561b0fd42670_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561b0fd41450_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561b0fd3fd50_0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x561b0fd29010_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b0fd2c470_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x561b0fd28f30_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x561b0fd37160_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x561b0fd37080_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b0fd3fe30_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561b0fd41530_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561b0fd28890_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b0fd2da10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b0fd37900_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b0fd37820_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b0fd2daf0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b0fd3ef10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b0fd287b0_0, 0, 32;
    %end;
    .thread T_11, $init;
    .scope S_0x561b0fd29660;
T_12 ;
    %fork t_1, S_0x561b0fd29a40;
    %jmp t_0;
    .scope S_0x561b0fd29a40;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b0fd43570_0, 0, 32;
T_12.0 ;
    %load/vec4 v0x561b0fd43570_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 4, v0x561b0fd43570_0;
    %store/vec4a v0x561b0fd37530, 4, 0;
    %load/vec4 v0x561b0fd43570_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561b0fd43570_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b0fd3ef10_0, 0, 1;
    %end;
    .scope S_0x561b0fd29660;
t_0 %join;
    %end;
    .thread T_12;
    .scope S_0x561b0fd29660;
T_13 ;
    %wait E_0x561b0fdb3ea0;
    %load/vec4 v0x561b0fd3ef10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x561b0fd287b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x561b0fd287b0_0, 0;
    %load/vec4 v0x561b0fd287b0_0;
    %cmpi/u 100, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_13.2, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b0fd3ef10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561b0fd287b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561b0fd3ee50_0, 4, 5;
T_13.2 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x561b0fd29660;
T_14 ;
    %wait E_0x561b0fdb3af0;
    %vpi_func 4 106 "$time" 64 {0 0 0};
    %assign/vec4 v0x561b0fd28f30_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x561b0fd29660;
T_15 ;
    %wait E_0x561b0fb1b390;
    %vpi_func 4 109 "$time" 64 {0 0 0};
    %load/vec4 v0x561b0fd28f30_0;
    %sub;
    %assign/vec4 v0x561b0fd37160_0, 0;
    %load/vec4 v0x561b0fd3fe30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x561b0fd37080_0;
    %vpi_func 4 111 "$time" 64 {0 0 0};
    %load/vec4 v0x561b0fd28f30_0;
    %sub;
    %add;
    %assign/vec4 v0x561b0fd37080_0, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x561b0fd29660;
T_16 ;
    %wait E_0x561b0fd279e0;
    %load/vec4 v0x561b0fd456c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561b0fd41530_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561b0fd27450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b0fd2c470_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561b0fd42670_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x561b0fd41530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_16.11, 6;
    %jmp T_16.12;
T_16.2 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x561b0fd41530_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x561b0fd2da10_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x561b0fd3fd50_0, 0;
    %load/vec4 v0x561b0fd42670_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x561b0fd28540_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561b0fd42670_0, 0;
    %jmp T_16.12;
T_16.3 ;
    %load/vec4 v0x561b0fd42670_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x561b0fd28540_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561b0fd42670_0, 0;
    %load/vec4 v0x561b0fd2da10_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x561b0fd2da10_0, 0;
    %load/vec4 v0x561b0fd2da10_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_16.13, 4;
    %load/vec4 v0x561b0fd42670_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x561b0fd28540_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561b0fd2c3b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561b0fd2da10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561b0fd2daf0_0, 0;
    %load/vec4 v0x561b0fd455e0_0;
    %dup/vec4;
    %pushi/vec4 159, 0, 8;
    %cmp/u;
    %jmp/1 T_16.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_16.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_16.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_16.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_16.19, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_16.20, 6;
    %dup/vec4;
    %pushi/vec4 59, 0, 8;
    %cmp/u;
    %jmp/1 T_16.21, 6;
    %dup/vec4;
    %pushi/vec4 187, 0, 8;
    %cmp/u;
    %jmp/1 T_16.22, 6;
    %dup/vec4;
    %pushi/vec4 107, 0, 8;
    %cmp/u;
    %jmp/1 T_16.23, 6;
    %dup/vec4;
    %pushi/vec4 235, 0, 8;
    %cmp/u;
    %jmp/1 T_16.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_16.25, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_16.26, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 8;
    %cmp/u;
    %jmp/1 T_16.27, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_16.28, 6;
    %dup/vec4;
    %pushi/vec4 216, 0, 8;
    %cmp/u;
    %jmp/1 T_16.29, 6;
    %dup/vec4;
    %pushi/vec4 199, 0, 8;
    %cmp/u;
    %jmp/1 T_16.30, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561b0fd41530_0, 0;
    %jmp T_16.32;
T_16.15 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x561b0fd41530_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x561b0fd3fd50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561b0fd29010_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561b0fd28890_0, 0;
    %load/vec4 v0x561b0fd28460_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x561b0fd41450_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561b0fd27450_0, 0;
    %jmp T_16.32;
T_16.16 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x561b0fd41530_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x561b0fd3fd50_0, 0;
    %load/vec4 v0x561b0fd3ee50_0;
    %assign/vec4 v0x561b0fd41450_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561b0fd27450_0, 0;
    %jmp T_16.32;
T_16.17 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561b0fd3ee50_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b0fd3fe30_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x561b0fd37080_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561b0fd41530_0, 0;
    %jmp T_16.32;
T_16.18 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x561b0fd3ee50_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561b0fd41530_0, 0;
    %jmp T_16.32;
T_16.19 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561b0fd41530_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x561b0fd3dd60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561b0fd42670_0, 0;
    %load/vec4 v0x561b0fd455e0_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561b0fd455e0_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561b0fd455e0_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561b0fd455e0_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_16.33, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_16.34, 8;
T_16.33 ; End of true expr.
    %load/vec4 v0x561b0fd455e0_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_16.35, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_16.36, 9;
T_16.35 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_16.36, 9;
 ; End of false expr.
    %blend;
T_16.36;
    %jmp/0 T_16.34, 8;
 ; End of false expr.
    %blend;
T_16.34;
    %assign/vec4 v0x561b0fd3fd50_0, 0;
    %load/vec4 v0x561b0fd455e0_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_16.37, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_16.38, 8;
T_16.37 ; End of true expr.
    %load/vec4 v0x561b0fd455e0_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_16.39, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_16.40, 9;
T_16.39 ; End of true expr.
    %load/vec4 v0x561b0fd455e0_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x561b0fd455e0_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_16.41, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_16.42, 10;
T_16.41 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_16.42, 10;
 ; End of false expr.
    %blend;
T_16.42;
    %jmp/0 T_16.40, 9;
 ; End of false expr.
    %blend;
T_16.40;
    %jmp/0 T_16.38, 8;
 ; End of false expr.
    %blend;
T_16.38;
    %assign/vec4 v0x561b0fd29010_0, 0;
    %jmp T_16.32;
T_16.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561b0fd41530_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x561b0fd3dd60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561b0fd42670_0, 0;
    %load/vec4 v0x561b0fd455e0_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561b0fd455e0_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561b0fd455e0_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561b0fd455e0_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_16.43, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_16.44, 8;
T_16.43 ; End of true expr.
    %load/vec4 v0x561b0fd455e0_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_16.45, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_16.46, 9;
T_16.45 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_16.46, 9;
 ; End of false expr.
    %blend;
T_16.46;
    %jmp/0 T_16.44, 8;
 ; End of false expr.
    %blend;
T_16.44;
    %assign/vec4 v0x561b0fd3fd50_0, 0;
    %load/vec4 v0x561b0fd455e0_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_16.47, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_16.48, 8;
T_16.47 ; End of true expr.
    %load/vec4 v0x561b0fd455e0_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_16.49, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_16.50, 9;
T_16.49 ; End of true expr.
    %load/vec4 v0x561b0fd455e0_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x561b0fd455e0_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_16.51, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_16.52, 10;
T_16.51 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_16.52, 10;
 ; End of false expr.
    %blend;
T_16.52;
    %jmp/0 T_16.50, 9;
 ; End of false expr.
    %blend;
T_16.50;
    %jmp/0 T_16.48, 8;
 ; End of false expr.
    %blend;
T_16.48;
    %assign/vec4 v0x561b0fd29010_0, 0;
    %jmp T_16.32;
T_16.21 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561b0fd41530_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x561b0fd3dd60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561b0fd42670_0, 0;
    %load/vec4 v0x561b0fd455e0_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561b0fd455e0_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561b0fd455e0_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561b0fd455e0_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_16.53, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_16.54, 8;
T_16.53 ; End of true expr.
    %load/vec4 v0x561b0fd455e0_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_16.55, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_16.56, 9;
T_16.55 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_16.56, 9;
 ; End of false expr.
    %blend;
T_16.56;
    %jmp/0 T_16.54, 8;
 ; End of false expr.
    %blend;
T_16.54;
    %assign/vec4 v0x561b0fd3fd50_0, 0;
    %load/vec4 v0x561b0fd455e0_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_16.57, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_16.58, 8;
T_16.57 ; End of true expr.
    %load/vec4 v0x561b0fd455e0_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_16.59, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_16.60, 9;
T_16.59 ; End of true expr.
    %load/vec4 v0x561b0fd455e0_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x561b0fd455e0_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_16.61, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_16.62, 10;
T_16.61 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_16.62, 10;
 ; End of false expr.
    %blend;
T_16.62;
    %jmp/0 T_16.60, 9;
 ; End of false expr.
    %blend;
T_16.60;
    %jmp/0 T_16.58, 8;
 ; End of false expr.
    %blend;
T_16.58;
    %assign/vec4 v0x561b0fd29010_0, 0;
    %jmp T_16.32;
T_16.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561b0fd41530_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x561b0fd3dd60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561b0fd42670_0, 0;
    %load/vec4 v0x561b0fd455e0_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561b0fd455e0_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561b0fd455e0_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561b0fd455e0_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_16.63, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_16.64, 8;
T_16.63 ; End of true expr.
    %load/vec4 v0x561b0fd455e0_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_16.65, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_16.66, 9;
T_16.65 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_16.66, 9;
 ; End of false expr.
    %blend;
T_16.66;
    %jmp/0 T_16.64, 8;
 ; End of false expr.
    %blend;
T_16.64;
    %assign/vec4 v0x561b0fd3fd50_0, 0;
    %load/vec4 v0x561b0fd455e0_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_16.67, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_16.68, 8;
T_16.67 ; End of true expr.
    %load/vec4 v0x561b0fd455e0_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_16.69, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_16.70, 9;
T_16.69 ; End of true expr.
    %load/vec4 v0x561b0fd455e0_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x561b0fd455e0_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_16.71, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_16.72, 10;
T_16.71 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_16.72, 10;
 ; End of false expr.
    %blend;
T_16.72;
    %jmp/0 T_16.70, 9;
 ; End of false expr.
    %blend;
T_16.70;
    %jmp/0 T_16.68, 8;
 ; End of false expr.
    %blend;
T_16.68;
    %assign/vec4 v0x561b0fd29010_0, 0;
    %jmp T_16.32;
T_16.23 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561b0fd41530_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x561b0fd3dd60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561b0fd42670_0, 0;
    %load/vec4 v0x561b0fd455e0_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561b0fd455e0_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561b0fd455e0_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561b0fd455e0_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_16.73, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_16.74, 8;
T_16.73 ; End of true expr.
    %load/vec4 v0x561b0fd455e0_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_16.75, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_16.76, 9;
T_16.75 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_16.76, 9;
 ; End of false expr.
    %blend;
T_16.76;
    %jmp/0 T_16.74, 8;
 ; End of false expr.
    %blend;
T_16.74;
    %assign/vec4 v0x561b0fd3fd50_0, 0;
    %load/vec4 v0x561b0fd455e0_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_16.77, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_16.78, 8;
T_16.77 ; End of true expr.
    %load/vec4 v0x561b0fd455e0_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_16.79, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_16.80, 9;
T_16.79 ; End of true expr.
    %load/vec4 v0x561b0fd455e0_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x561b0fd455e0_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_16.81, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_16.82, 10;
T_16.81 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_16.82, 10;
 ; End of false expr.
    %blend;
T_16.82;
    %jmp/0 T_16.80, 9;
 ; End of false expr.
    %blend;
T_16.80;
    %jmp/0 T_16.78, 8;
 ; End of false expr.
    %blend;
T_16.78;
    %assign/vec4 v0x561b0fd29010_0, 0;
    %jmp T_16.32;
T_16.24 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561b0fd41530_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x561b0fd3dd60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561b0fd42670_0, 0;
    %load/vec4 v0x561b0fd455e0_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561b0fd455e0_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561b0fd455e0_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561b0fd455e0_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_16.83, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_16.84, 8;
T_16.83 ; End of true expr.
    %load/vec4 v0x561b0fd455e0_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_16.85, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_16.86, 9;
T_16.85 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_16.86, 9;
 ; End of false expr.
    %blend;
T_16.86;
    %jmp/0 T_16.84, 8;
 ; End of false expr.
    %blend;
T_16.84;
    %assign/vec4 v0x561b0fd3fd50_0, 0;
    %load/vec4 v0x561b0fd455e0_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_16.87, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_16.88, 8;
T_16.87 ; End of true expr.
    %load/vec4 v0x561b0fd455e0_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_16.89, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_16.90, 9;
T_16.89 ; End of true expr.
    %load/vec4 v0x561b0fd455e0_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x561b0fd455e0_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_16.91, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_16.92, 10;
T_16.91 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_16.92, 10;
 ; End of false expr.
    %blend;
T_16.92;
    %jmp/0 T_16.90, 9;
 ; End of false expr.
    %blend;
T_16.90;
    %jmp/0 T_16.88, 8;
 ; End of false expr.
    %blend;
T_16.88;
    %assign/vec4 v0x561b0fd29010_0, 0;
    %jmp T_16.32;
T_16.25 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561b0fd29010_0, 0;
    %load/vec4 v0x561b0fd3ee50_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.93, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x561b0fd3dd60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561b0fd42670_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561b0fd41530_0, 0;
    %load/vec4 v0x561b0fd455e0_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561b0fd455e0_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_16.95, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_16.96, 8;
T_16.95 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_16.96, 8;
 ; End of false expr.
    %blend;
T_16.96;
    %assign/vec4 v0x561b0fd3fd50_0, 0;
    %load/vec4 v0x561b0fd3fe30_0;
    %load/vec4 v0x561b0fd37080_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.97, 8;
    %vpi_call/w 4 183 "$fatal", 32'sb00000000000000000000000000000001, "[QSPI_DEV] CS# high time too short between WREN and PROGRAM (got %0t ns, need %0d ns)", v0x561b0fd37080_0, P_0x561b0fb3dcd0 {0 0 0};
T_16.97 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b0fd3fe30_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x561b0fd37080_0, 0;
    %jmp T_16.94;
T_16.93 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561b0fd41530_0, 0;
T_16.94 ;
    %jmp T_16.32;
T_16.26 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561b0fd29010_0, 0;
    %load/vec4 v0x561b0fd3ee50_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.99, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x561b0fd3dd60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561b0fd42670_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561b0fd41530_0, 0;
    %load/vec4 v0x561b0fd455e0_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561b0fd455e0_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_16.101, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_16.102, 8;
T_16.101 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_16.102, 8;
 ; End of false expr.
    %blend;
T_16.102;
    %assign/vec4 v0x561b0fd3fd50_0, 0;
    %load/vec4 v0x561b0fd3fe30_0;
    %load/vec4 v0x561b0fd37080_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.103, 8;
    %vpi_call/w 4 183 "$fatal", 32'sb00000000000000000000000000000001, "[QSPI_DEV] CS# high time too short between WREN and PROGRAM (got %0t ns, need %0d ns)", v0x561b0fd37080_0, P_0x561b0fb3dcd0 {0 0 0};
T_16.103 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b0fd3fe30_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x561b0fd37080_0, 0;
    %jmp T_16.100;
T_16.99 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561b0fd41530_0, 0;
T_16.100 ;
    %jmp T_16.32;
T_16.27 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561b0fd29010_0, 0;
    %load/vec4 v0x561b0fd3ee50_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.105, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x561b0fd3dd60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561b0fd42670_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561b0fd41530_0, 0;
    %load/vec4 v0x561b0fd455e0_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561b0fd455e0_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_16.107, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_16.108, 8;
T_16.107 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_16.108, 8;
 ; End of false expr.
    %blend;
T_16.108;
    %assign/vec4 v0x561b0fd3fd50_0, 0;
    %load/vec4 v0x561b0fd3fe30_0;
    %load/vec4 v0x561b0fd37080_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.109, 8;
    %vpi_call/w 4 183 "$fatal", 32'sb00000000000000000000000000000001, "[QSPI_DEV] CS# high time too short between WREN and PROGRAM (got %0t ns, need %0d ns)", v0x561b0fd37080_0, P_0x561b0fb3dcd0 {0 0 0};
T_16.109 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b0fd3fe30_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x561b0fd37080_0, 0;
    %jmp T_16.106;
T_16.105 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561b0fd41530_0, 0;
T_16.106 ;
    %jmp T_16.32;
T_16.28 ;
    %load/vec4 v0x561b0fd3ee50_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.111, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x561b0fd3dd60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561b0fd42670_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x561b0fd3fd50_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561b0fd41530_0, 0;
    %load/vec4 v0x561b0fd3fe30_0;
    %load/vec4 v0x561b0fd37080_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.113, 8;
    %vpi_call/w 4 201 "$fatal", 32'sb00000000000000000000000000000001, "[QSPI_DEV] CS# high time too short between WREN and ERASE (got %0t ns, need %0d ns)", v0x561b0fd37080_0, P_0x561b0fb3dcd0 {0 0 0};
T_16.113 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b0fd3fe30_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x561b0fd37080_0, 0;
    %jmp T_16.112;
T_16.111 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561b0fd41530_0, 0;
T_16.112 ;
    %jmp T_16.32;
T_16.29 ;
    %load/vec4 v0x561b0fd3ee50_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.115, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x561b0fd3dd60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561b0fd42670_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x561b0fd3fd50_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561b0fd41530_0, 0;
    %load/vec4 v0x561b0fd3fe30_0;
    %load/vec4 v0x561b0fd37080_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.117, 8;
    %vpi_call/w 4 201 "$fatal", 32'sb00000000000000000000000000000001, "[QSPI_DEV] CS# high time too short between WREN and ERASE (got %0t ns, need %0d ns)", v0x561b0fd37080_0, P_0x561b0fb3dcd0 {0 0 0};
T_16.117 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561b0fd3fe30_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x561b0fd37080_0, 0;
    %jmp T_16.116;
T_16.115 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561b0fd41530_0, 0;
T_16.116 ;
    %jmp T_16.32;
T_16.30 ;
    %load/vec4 v0x561b0fd3ee50_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.119, 8;
    %fork t_3, S_0x561b0fd29e20;
    %jmp t_2;
    .scope S_0x561b0fd29e20;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b0fd42410_0, 0, 32;
T_16.121 ;
    %load/vec4 v0x561b0fd42410_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz T_16.122, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 4, v0x561b0fd42410_0;
    %store/vec4a v0x561b0fd37530, 4, 0;
    %load/vec4 v0x561b0fd42410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561b0fd42410_0, 0, 32;
    %jmp T_16.121;
T_16.122 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b0fd3ef10_0, 0;
    %end;
    .scope S_0x561b0fd29660;
t_2 %join;
    %jmp T_16.120;
T_16.119 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561b0fd41530_0, 0;
T_16.120 ;
    %jmp T_16.32;
T_16.32 ;
    %pop/vec4 1;
T_16.13 ;
    %jmp T_16.12;
T_16.4 ;
    %load/vec4 v0x561b0fd2c3b0_0;
    %cmpi/e 32, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561b0fd2c3b0_0;
    %cmpi/e 216, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_16.123, 4;
    %load/vec4 v0x561b0fd3fd50_0;
    %cmpi/ne 1, 0, 4;
    %jmp/0xz  T_16.125, 4;
    %vpi_call/w 4 230 "$fatal", 32'sb00000000000000000000000000000001, "[QSPI_DEV] Erase address phase must use single lane (lanes=%0d)", v0x561b0fd3fd50_0 {0 0 0};
T_16.125 ;
T_16.123 ;
    %load/vec4 v0x561b0fd3fd50_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_16.127, 4;
    %load/vec4 v0x561b0fd42670_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x561b0fd28540_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561b0fd42670_0, 0;
    %jmp T_16.128;
T_16.127 ;
    %load/vec4 v0x561b0fd3fd50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_16.129, 4;
    %load/vec4 v0x561b0fd42670_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x561b0fd28540_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561b0fd42670_0, 0;
    %jmp T_16.130;
T_16.129 ;
    %load/vec4 v0x561b0fd3fd50_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_16.131, 4;
    %load/vec4 v0x561b0fd42670_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x561b0fd28540_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561b0fd42670_0, 0;
T_16.131 ;
T_16.130 ;
T_16.128 ;
    %load/vec4 v0x561b0fd2da10_0;
    %load/vec4 v0x561b0fd3fd50_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x561b0fd2da10_0, 0;
    %load/vec4 v0x561b0fd2da10_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b0fd3fd50_0;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x561b0fd2da10_0;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b0fd3fd50_0;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x561b0fd2da10_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b0fd3fd50_0;
    %pushi/vec4 4, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_16.133, 8;
    %load/vec4 v0x561b0fd3dd60_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x561b0fd3fd50_0;
    %cmpi/e 1, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_16.135, 8;
    %load/vec4 v0x561b0fd42670_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x561b0fd28540_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_16.136, 8;
T_16.135 ; End of true expr.
    %load/vec4 v0x561b0fd3fd50_0;
    %cmpi/e 2, 0, 4;
    %flag_mov 9, 4;
    %jmp/0 T_16.137, 9;
    %load/vec4 v0x561b0fd42670_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x561b0fd28540_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_16.138, 9;
T_16.137 ; End of true expr.
    %load/vec4 v0x561b0fd42670_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x561b0fd28540_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_16.138, 9;
 ; End of false expr.
    %blend;
T_16.138;
    %jmp/0 T_16.136, 8;
 ; End of false expr.
    %blend;
T_16.136;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561b0fd3dd60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561b0fd2da10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561b0fd42670_0, 0;
    %load/vec4 v0x561b0fd2daf0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x561b0fd2daf0_0, 0;
    %load/vec4 v0x561b0fd2daf0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_16.139, 4;
    %load/vec4 v0x561b0fd2c3b0_0;
    %cmpi/e 235, 0, 8;
    %jmp/0xz  T_16.141, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x561b0fd41530_0, 0;
    %jmp T_16.142;
T_16.141 ;
    %load/vec4 v0x561b0fd2c3b0_0;
    %cmpi/e 32, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561b0fd2c3b0_0;
    %cmpi/e 216, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_16.143, 4;
    %fork t_5, S_0x561b0fd2a200;
    %jmp t_4;
    .scope S_0x561b0fd2a200;
t_5 ;
    %load/vec4 v0x561b0fd2c3b0_0;
    %cmpi/e 32, 0, 8;
    %jmp/0xz  T_16.145, 4;
    %load/vec4 v0x561b0fd37820_0;
    %store/vec4 v0x561b0fd412b0_0, 0, 32;
T_16.147 ;
    %load/vec4 v0x561b0fd412b0_0;
    %load/vec4 v0x561b0fd37820_0;
    %addi 4096, 0, 32;
    %cmp/u;
    %jmp/0xz T_16.148, 5;
    %load/vec4 v0x561b0fd412b0_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz  T_16.149, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 3, v0x561b0fd412b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561b0fd37530, 0, 4;
T_16.149 ;
    %load/vec4 v0x561b0fd412b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561b0fd412b0_0, 0, 32;
    %jmp T_16.147;
T_16.148 ;
    %jmp T_16.146;
T_16.145 ;
    %load/vec4 v0x561b0fd2c3b0_0;
    %cmpi/e 216, 0, 8;
    %jmp/0xz  T_16.151, 4;
    %load/vec4 v0x561b0fd37820_0;
    %store/vec4 v0x561b0fd412b0_0, 0, 32;
T_16.153 ;
    %load/vec4 v0x561b0fd412b0_0;
    %load/vec4 v0x561b0fd37820_0;
    %addi 65536, 0, 32;
    %cmp/u;
    %jmp/0xz T_16.154, 5;
    %load/vec4 v0x561b0fd412b0_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz  T_16.155, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 3, v0x561b0fd412b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561b0fd37530, 0, 4;
T_16.155 ;
    %load/vec4 v0x561b0fd412b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561b0fd412b0_0, 0, 32;
    %jmp T_16.153;
T_16.154 ;
T_16.151 ;
T_16.146 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b0fd3ef10_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x561b0fd41530_0, 0;
    %end;
    .scope S_0x561b0fd29660;
t_4 %join;
    %jmp T_16.144;
T_16.143 ;
    %load/vec4 v0x561b0fd29010_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_16.157, 5;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x561b0fd41530_0, 0;
    %jmp T_16.158;
T_16.157 ;
    %load/vec4 v0x561b0fd2c3b0_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561b0fd2c3b0_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561b0fd2c3b0_0;
    %cmpi/e 56, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_16.159, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_16.160, 8;
T_16.159 ; End of true expr.
    %pushi/vec4 5, 0, 4;
    %jmp/0 T_16.160, 8;
 ; End of false expr.
    %blend;
T_16.160;
    %assign/vec4 v0x561b0fd41530_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561b0fd2da10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561b0fd2daf0_0, 0;
    %load/vec4 v0x561b0fd2c3b0_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561b0fd2c3b0_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561b0fd2c3b0_0;
    %cmpi/e 56, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_16.161, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561b0fd27450_0, 0;
    %jmp T_16.162;
T_16.161 ;
    %load/vec4 v0x561b0fd2c3b0_0;
    %cmpi/e 107, 0, 8;
    %jmp/0xz  T_16.163, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x561b0fd27450_0, 0;
    %jmp T_16.164;
T_16.163 ;
    %load/vec4 v0x561b0fd3fd50_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_16.165, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561b0fd27450_0, 0;
    %jmp T_16.166;
T_16.165 ;
    %load/vec4 v0x561b0fd3fd50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_16.167, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x561b0fd27450_0, 0;
    %jmp T_16.168;
T_16.167 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x561b0fd27450_0, 0;
T_16.168 ;
T_16.166 ;
T_16.164 ;
T_16.162 ;
    %load/vec4 v0x561b0fd2c3b0_0;
    %cmpi/e 50, 0, 8;
    %jmp/0xz  T_16.169, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x561b0fd3fd50_0, 0;
T_16.169 ;
    %ix/getv 4, v0x561b0fd3dd60_0;
    %load/vec4a v0x561b0fd37530, 4;
    %assign/vec4 v0x561b0fd41450_0, 0;
T_16.158 ;
T_16.144 ;
T_16.142 ;
T_16.139 ;
T_16.133 ;
    %jmp T_16.12;
T_16.5 ;
    %load/vec4 v0x561b0fd3fd50_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_16.171, 4;
    %load/vec4 v0x561b0fd42670_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x561b0fd28540_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561b0fd42670_0, 0;
    %jmp T_16.172;
T_16.171 ;
    %load/vec4 v0x561b0fd3fd50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_16.173, 4;
    %load/vec4 v0x561b0fd42670_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x561b0fd28540_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561b0fd42670_0, 0;
    %jmp T_16.174;
T_16.173 ;
    %load/vec4 v0x561b0fd3fd50_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_16.175, 4;
    %load/vec4 v0x561b0fd42670_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x561b0fd28540_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561b0fd42670_0, 0;
T_16.175 ;
T_16.174 ;
T_16.172 ;
    %load/vec4 v0x561b0fd2da10_0;
    %load/vec4 v0x561b0fd3fd50_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x561b0fd2da10_0, 0;
    %load/vec4 v0x561b0fd2da10_0;
    %load/vec4 v0x561b0fd3fd50_0;
    %pad/u 32;
    %add;
    %cmpi/u 8, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_16.177, 5;
    %load/vec4 v0x561b0fd42670_0;
    %assign/vec4 v0x561b0fd375d0_0, 0;
    %load/vec4 v0x561b0fd42670_0;
    %pushi/vec4 160, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x561b0fd2c470_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x561b0fd41530_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561b0fd2da10_0, 0;
T_16.177 ;
    %jmp T_16.12;
T_16.6 ;
    %load/vec4 v0x561b0fd2da10_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x561b0fd2da10_0, 0;
    %load/vec4 v0x561b0fd2da10_0;
    %load/vec4 v0x561b0fd29010_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_16.179, 4;
    %load/vec4 v0x561b0fd2c3b0_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561b0fd2c3b0_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561b0fd2c3b0_0;
    %cmpi/e 56, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_16.181, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_16.182, 8;
T_16.181 ; End of true expr.
    %pushi/vec4 5, 0, 4;
    %jmp/0 T_16.182, 8;
 ; End of false expr.
    %blend;
T_16.182;
    %assign/vec4 v0x561b0fd41530_0, 0;
    %load/vec4 v0x561b0fd2c3b0_0;
    %cmpi/e 107, 0, 8;
    %jmp/0xz  T_16.183, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x561b0fd3fd50_0, 0;
    %jmp T_16.184;
T_16.183 ;
    %load/vec4 v0x561b0fd2c3b0_0;
    %cmpi/e 59, 0, 8;
    %jmp/0xz  T_16.185, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561b0fd3fd50_0, 0;
T_16.185 ;
T_16.184 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561b0fd2da10_0, 0;
    %load/vec4 v0x561b0fd2c3b0_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561b0fd2c3b0_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x561b0fd2c3b0_0;
    %cmpi/e 56, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_16.187, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561b0fd27450_0, 0;
    %jmp T_16.188;
T_16.187 ;
    %load/vec4 v0x561b0fd2c3b0_0;
    %cmpi/e 107, 0, 8;
    %jmp/0xz  T_16.189, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x561b0fd27450_0, 0;
    %jmp T_16.190;
T_16.189 ;
    %load/vec4 v0x561b0fd3fd50_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_16.191, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561b0fd27450_0, 0;
    %jmp T_16.192;
T_16.191 ;
    %load/vec4 v0x561b0fd3fd50_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_16.193, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x561b0fd27450_0, 0;
    %jmp T_16.194;
T_16.193 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x561b0fd27450_0, 0;
T_16.194 ;
T_16.192 ;
T_16.190 ;
T_16.188 ;
    %ix/getv 4, v0x561b0fd3dd60_0;
    %load/vec4a v0x561b0fd37530, 4;
    %assign/vec4 v0x561b0fd41450_0, 0;
T_16.179 ;
    %jmp T_16.12;
T_16.7 ;
    %load/vec4 v0x561b0fd3fd50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.195, 4;
    %load/vec4 v0x561b0fd41450_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561b0fd27370_0, 4, 1;
    %load/vec4 v0x561b0fd41450_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x561b0fd41450_0, 0;
    %load/vec4 v0x561b0fd2da10_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x561b0fd2da10_0, 0;
    %jmp T_16.196;
T_16.195 ;
    %load/vec4 v0x561b0fd3fd50_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_16.197, 4;
    %load/vec4 v0x561b0fd41450_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561b0fd27370_0, 4, 1;
    %load/vec4 v0x561b0fd41450_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561b0fd27370_0, 4, 1;
    %load/vec4 v0x561b0fd41450_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x561b0fd41450_0, 0;
    %load/vec4 v0x561b0fd2da10_0;
    %addi 2, 0, 32;
    %assign/vec4 v0x561b0fd2da10_0, 0;
    %jmp T_16.198;
T_16.197 ;
    %load/vec4 v0x561b0fd3fd50_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_16.199, 4;
    %load/vec4 v0x561b0fd41450_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561b0fd27370_0, 4, 1;
    %load/vec4 v0x561b0fd41450_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561b0fd27370_0, 4, 1;
    %load/vec4 v0x561b0fd41450_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561b0fd27370_0, 4, 1;
    %load/vec4 v0x561b0fd41450_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561b0fd27370_0, 4, 1;
    %load/vec4 v0x561b0fd41450_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x561b0fd41450_0, 0;
    %load/vec4 v0x561b0fd2da10_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x561b0fd2da10_0, 0;
T_16.199 ;
T_16.198 ;
T_16.196 ;
    %load/vec4 v0x561b0fd2da10_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b0fd3fd50_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x561b0fd2da10_0;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b0fd3fd50_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x561b0fd2da10_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b0fd3fd50_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_16.201, 8;
    %load/vec4 v0x561b0fd3dd60_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x561b0fd3dd60_0, 0;
    %load/vec4 v0x561b0fd3dd60_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x561b0fd37530, 4;
    %assign/vec4 v0x561b0fd41450_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561b0fd2da10_0, 0;
    %load/vec4 v0x561b0fd2c470_0;
    %nor/r;
    %load/vec4 v0x561b0fd2daf0_0;
    %pushi/vec4 1048576, 0, 32;
    %load/vec4 v0x561b0fd3dd60_0;
    %pad/u 32;
    %sub;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.203, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561b0fd41530_0, 0;
T_16.203 ;
    %load/vec4 v0x561b0fd2daf0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x561b0fd2daf0_0, 0;
T_16.201 ;
    %jmp T_16.12;
T_16.8 ;
    %load/vec4 v0x561b0fd3fd50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.205, 4;
    %load/vec4 v0x561b0fd42670_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x561b0fd28540_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561b0fd42670_0, 0;
    %jmp T_16.206;
T_16.205 ;
    %load/vec4 v0x561b0fd3fd50_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_16.207, 4;
    %load/vec4 v0x561b0fd42670_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x561b0fd28540_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561b0fd42670_0, 0;
    %jmp T_16.208;
T_16.207 ;
    %load/vec4 v0x561b0fd3fd50_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_16.209, 4;
    %load/vec4 v0x561b0fd42670_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x561b0fd28540_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x561b0fd42670_0, 0;
T_16.209 ;
T_16.208 ;
T_16.206 ;
    %load/vec4 v0x561b0fd2da10_0;
    %load/vec4 v0x561b0fd3fd50_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x561b0fd2da10_0, 0;
    %load/vec4 v0x561b0fd2da10_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b0fd3fd50_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x561b0fd2da10_0;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b0fd3fd50_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x561b0fd2da10_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x561b0fd3fd50_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_16.211, 8;
    %load/vec4 v0x561b0fd3dd60_0;
    %pad/u 32;
    %cmpi/u 1048576, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x561b0fd3dd60_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %mod;
    %pushi/vec4 255, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.213, 8;
    %load/vec4 v0x561b0fd3fd50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_16.215, 8;
    %load/vec4 v0x561b0fd42670_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x561b0fd28540_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_16.216, 8;
T_16.215 ; End of true expr.
    %load/vec4 v0x561b0fd3fd50_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_16.217, 9;
    %load/vec4 v0x561b0fd42670_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x561b0fd28540_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_16.218, 9;
T_16.217 ; End of true expr.
    %load/vec4 v0x561b0fd42670_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x561b0fd28540_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_16.218, 9;
 ; End of false expr.
    %blend;
T_16.218;
    %jmp/0 T_16.216, 8;
 ; End of false expr.
    %blend;
T_16.216;
    %ix/getv 3, v0x561b0fd3dd60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561b0fd37530, 0, 4;
    %load/vec4 v0x561b0fd3dd60_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x561b0fd3dd60_0, 0;
T_16.213 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561b0fd2da10_0, 0;
    %load/vec4 v0x561b0fd2daf0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x561b0fd2daf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561b0fd3ef10_0, 0;
T_16.211 ;
    %jmp T_16.12;
T_16.9 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561b0fd41530_0, 0;
    %jmp T_16.12;
T_16.10 ;
    %load/vec4 v0x561b0fd41450_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561b0fd27370_0, 4, 1;
    %load/vec4 v0x561b0fd41450_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x561b0fd41450_0, 0;
    %load/vec4 v0x561b0fd2da10_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x561b0fd2da10_0, 0;
    %load/vec4 v0x561b0fd2da10_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_16.219, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561b0fd2da10_0, 0;
    %load/vec4 v0x561b0fd3ee50_0;
    %assign/vec4 v0x561b0fd41450_0, 0;
T_16.219 ;
    %jmp T_16.12;
T_16.11 ;
    %load/vec4 v0x561b0fd41450_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561b0fd27370_0, 4, 1;
    %load/vec4 v0x561b0fd41450_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x561b0fd41450_0, 0;
    %load/vec4 v0x561b0fd2da10_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x561b0fd2da10_0, 0;
    %load/vec4 v0x561b0fd2da10_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_16.221, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561b0fd2da10_0, 0;
    %load/vec4 v0x561b0fd28890_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_16.223, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x561b0fd28890_0, 0;
    %load/vec4 v0x561b0fd28460_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x561b0fd41450_0, 0;
    %jmp T_16.224;
T_16.223 ;
    %load/vec4 v0x561b0fd28890_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_16.225, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x561b0fd28890_0, 0;
    %load/vec4 v0x561b0fd28460_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x561b0fd41450_0, 0;
    %jmp T_16.226;
T_16.225 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561b0fd41530_0, 0;
T_16.226 ;
T_16.224 ;
T_16.221 ;
    %jmp T_16.12;
T_16.12 ;
    %pop/vec4 1;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x561b0fd29660;
T_17 ;
    %wait E_0x561b0fcee020;
    %load/vec4 v0x561b0fd3ef10_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561b0fd3ee50_0, 4, 1;
    %load/vec4 v0x561b0fd42670_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x561b0fd28540_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561b0fd455e0_0, 0, 8;
    %load/vec4 v0x561b0fd2da10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561b0fd37900_0, 0, 32;
    %load/vec4 v0x561b0fd3dd60_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x561b0fd3fd50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_17.0, 8;
    %load/vec4 v0x561b0fd42670_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x561b0fd28540_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_17.1, 8;
T_17.0 ; End of true expr.
    %load/vec4 v0x561b0fd3fd50_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_17.2, 9;
    %load/vec4 v0x561b0fd42670_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x561b0fd28540_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_17.3, 9;
T_17.2 ; End of true expr.
    %load/vec4 v0x561b0fd42670_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x561b0fd28540_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_17.3, 9;
 ; End of false expr.
    %blend;
T_17.3;
    %jmp/0 T_17.1, 8;
 ; End of false expr.
    %blend;
T_17.1;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x561b0fd37820_0, 0, 32;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x561b0fd2b220;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b0fdc4720_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x561b0fd2b220;
T_19 ;
    %delay 5000, 0;
    %load/vec4 v0x561b0fdc4720_0;
    %inv;
    %store/vec4 v0x561b0fdc4720_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x561b0fd2b220;
T_20 ;
    %vpi_call/w 3 95 "$dumpfile", "xip_engine_tb.vcd" {0 0 0};
    %vpi_call/w 3 95 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x561b0fd2b220 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b0fdc60f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b0fdc4240_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b0fdc43e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b0fdc6960_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561b0fdc6aa0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b0fdc6b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b0fdc44b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b0fdc3ff0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b0fdc41a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b0fdc6190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b0fdc6ff0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561b0fdc6c80_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561b0fdc6eb0_0, 0, 2;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x561b0fdc6f50_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b0fdc6d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b0fdc7540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b0fdc7770_0, 0, 1;
    %pushi/vec4 11, 0, 8;
    %store/vec4 v0x561b0fdc75e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561b0fdc7090_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x561b0fdc7810_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561b0fdc47c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b0fdc4bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b0fdc4a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561b0fdc5ec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b0fdc4d40_0, 0, 1;
    %pushi/vec4 8, 0, 32;
T_20.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_20.1, 5;
    %jmp/1 T_20.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561b0fced080;
    %jmp T_20.0;
T_20.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b0fdc60f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561b0fdc6ff0_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_20.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_20.3, 5;
    %jmp/1 T_20.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561b0fced080;
    %jmp T_20.2;
T_20.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561b0fd7bc30_0, 0, 32;
    %fork TD_xip_engine_tb.axi_read, S_0x561b0fd29280;
    %join;
    %load/vec4 v0x561b0fd45170_0;
    %store/vec4 v0x561b0fdc6be0_0, 0, 32;
    %vpi_call/w 3 105 "$display", "[TB] AXI read x=%08h rvalid=%b", v0x561b0fdc6be0_0, v0x561b0fdc62d0_0 {0 0 0};
    %load/vec4 v0x561b0fdc6be0_0;
    %pushi/vec4 4294967295, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %load/vec4 v0x561b0fdc6be0_0;
    %pushi/vec4 2147483647, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %vpi_call/w 3 106 "$fatal", 32'sb00000000000000000000000000000001, "XIP read mismatch: %08h", v0x561b0fdc6be0_0 {0 0 0};
T_20.4 ;
    %vpi_call/w 3 107 "$display", "xip_engine_tb: PASS (test passed)" {0 0 0};
    %vpi_call/w 3 108 "$finish" {0 0 0};
    %end;
    .thread T_20;
    .scope S_0x561b0fd2b220;
T_21 ;
    %delay 1000000000, 0;
    %vpi_call/w 3 111 "$display", "[xip_engine_tb] Global timeout reached \342\200\224 finishing." {0 0 0};
    %vpi_call/w 3 111 "$finish" {0 0 0};
    %end;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "tb/xip_engine_tb.v";
    "src/qspi_device.v";
    "src/fifo_rx.v";
    "src/qspi_fsm.v";
    "src/xip_engine.v";
