`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2019/04/19 17:14:25
// Design Name: 
// Module Name: VGA_top_tb
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module VGA_top_tb(

    );
    reg [3:0]R;
    reg [3:0]G;
    reg [3:0]B;
    reg draw;
    reg up;
    reg left;
    reg right;
    reg down;
    reg clk;
    reg rst;
    wire [3:0]VGA_R;
    wire [3:0]VGA_G;
    wire [3:0]VGA_B;
    wire VS;
    wire HS;
    
    
endmodule
