#-----------------------------------------------------------
# PlanAhead v14.2 (64-bit)
# Build 194362 by xbuild on Fri Jul 20 18:52:11 MDT 2012
# Start of session at: Wed Dec 14 19:21:36 2016
# Process ID: 1092
# Log file: D:/FPGA/IEEE/Lab19/planAhead_run_2/planAhead.log
# Journal file: D:/FPGA/IEEE/Lab19/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
start_gui
source D:/FPGA/IEEE/Lab19/pa.fromHdl.tcl
startgroup
set_property package_pin G3 [get_ports {SW2[0]}]
endgroup
startgroup
set_property package_pin F3 [get_ports {SW2[1]}]
endgroup
startgroup
set_property package_pin E2 [get_ports {SW2[2]}]
endgroup
startgroup
set_property package_pin N3 [get_ports {SW2[3]}]
endgroup
save_design
