// Seed: 1726146728
module module_0 (
    input wand id_0,
    input wand id_1,
    input tri id_2
    , id_11,
    input supply1 id_3,
    output tri id_4,
    input uwire id_5,
    output tri id_6,
    output supply0 id_7,
    input wand id_8,
    input uwire id_9
);
  assign id_7 = 1;
  assign module_1.type_7 = 0;
  wire id_12;
  assign id_11 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    output tri id_2,
    input logic id_3,
    output logic id_4
);
  always id_4 = #1 id_3(1);
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1
  );
endmodule
