# do run.do
# Model Technology ModelSim SE-64 vlog 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 19:13:54 on Mar 30,2017
# vlog ../lib/gscl45nm.v 
# -- Compiling module AND2X1
# -- Compiling module AND2X2
# -- Compiling module AOI21X1
# -- Compiling module AOI22X1
# -- Compiling module BUFX2
# -- Compiling module BUFX4
# -- Compiling module CLKBUF1
# -- Compiling module CLKBUF2
# -- Compiling module CLKBUF3
# -- Compiling module DFFNEGX1
# -- Compiling module DFFPOSX1
# -- Compiling module DFFSR
# -- Compiling module FAX1
# -- Compiling module HAX1
# -- Compiling module INVX1
# -- Compiling module INVX2
# -- Compiling module INVX4
# -- Compiling module INVX8
# -- Compiling module LATCH
# -- Compiling module MUX2X1
# -- Compiling module NAND2X1
# -- Compiling module NAND3X1
# -- Compiling module NOR2X1
# -- Compiling module NOR3X1
# -- Compiling module OAI21X1
# -- Compiling module OAI22X1
# -- Compiling module OR2X1
# -- Compiling module OR2X2
# -- Compiling module TBUFX1
# -- Compiling module TBUFX2
# -- Compiling module XNOR2X1
# -- Compiling module XOR2X1
# -- Compiling UDP udp_dff
# -- Compiling UDP udp_tlat
# -- Compiling UDP udp_rslat
# -- Compiling UDP udp_mux2
# 
# Top level modules:
# 	AND2X1
# 	AND2X2
# 	AOI21X1
# 	AOI22X1
# 	BUFX2
# 	BUFX4
# 	CLKBUF1
# 	CLKBUF2
# 	CLKBUF3
# 	DFFNEGX1
# 	DFFPOSX1
# 	DFFSR
# 	FAX1
# 	HAX1
# 	INVX1
# 	INVX2
# 	INVX4
# 	INVX8
# 	LATCH
# 	MUX2X1
# 	NAND2X1
# 	NAND3X1
# 	NOR2X1
# 	NOR3X1
# 	OAI21X1
# 	OAI22X1
# 	OR2X1
# 	OR2X2
# 	TBUFX1
# 	TBUFX2
# 	XNOR2X1
# 	XOR2X1
# End time: 19:13:55 on Mar 30,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 19:13:55 on Mar 30,2017
# vlog ../verilog/fpu.v ../verilog/pre_norm.v ../verilog/primitives.v ../verilog/post_norm.v ../verilog/except.v ../verilog/pre_norm_fmul.v 
# -- Compiling module fpu
# -- Compiling module pre_norm
# -- Compiling module add_sub27
# -- Compiling module mul_r2
# -- Compiling module div_r2
# -- Compiling module post_norm
# -- Compiling module delay1
# -- Compiling module delay2
# -- Compiling module delay3
# -- Compiling module except
# -- Compiling module pre_norm_fmul
# ** Error: (vlog-13069) ../verilog/pre_norm_fmul.v(150): near "EOF": syntax error, unexpected end of source code.
# End time: 19:13:55 on Mar 30,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /misc/linuxws/packages/mentor_2016/modelsim10.6/modeltech/linux_x86_64/vlog failed.
# Error in macro ./run.do line 14
# /misc/linuxws/packages/mentor_2016/modelsim10.6/modeltech/linux_x86_64/vlog failed.
#     while executing
# "vlog		../verilog/fpu.v		\
# 		../verilog/pre_norm.v	\
# 		../verilog/primitives.v	\
# 		../verilog/post_norm.v	\
# 		../verilog/except.v	\
# 		../verilog/pre_no..."
