// Seed: 3128171331
module module_0 (
    output tri1 id_0,
    input supply0 id_1,
    input tri id_2,
    output wor id_3,
    output tri1 id_4
);
  wire [-1 : "" ===  -1 'd0] id_6;
  assign module_1.id_8 = 0;
  assign id_3 = "" << id_2;
endmodule
module module_1 (
    input tri0 id_0,
    output wand id_1,
    input wire id_2,
    output tri id_3,
    input supply1 id_4,
    input supply1 id_5,
    output tri0 id_6,
    output wand id_7,
    input tri0 id_8,
    input supply1 id_9,
    output wand id_10,
    output uwire id_11,
    output tri1 id_12,
    input tri1 id_13,
    output tri0 id_14,
    input supply1 id_15,
    output wor id_16,
    output tri id_17,
    input tri1 id_18,
    output wor id_19
);
  initial assume (id_9);
  or primCall (id_6, id_4, id_18, id_0, id_8, id_13, id_5, id_15, id_9, id_2);
  module_0 modCall_1 (
      id_14,
      id_2,
      id_2,
      id_11,
      id_6
  );
endmodule
