#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Feb 19 12:42:24 2018
# Process ID: 4126
# Current directory: /home/sean/ipassurance/dt/pci_mini_dt/pci_mini_dt.runs/impl_1
# Command line: vivado -log top.vdi -applog -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: /home/sean/ipassurance/dt/pci_mini_dt/pci_mini_dt.runs/impl_1/top.vdi
# Journal file: /home/sean/ipassurance/dt/pci_mini_dt/pci_mini_dt.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 267 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'top' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sean/ipassurance/dt/pci_mini_dt/pci_mini_dt.srcs/constrs_1/imports/new/constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [/home/sean/ipassurance/dt/pci_mini_dt/pci_mini_dt.srcs/constrs_1/imports/new/constr.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/ipassurance/dt/pci_mini_dt/pci_mini_dt.srcs/constrs_1/imports/new/constr.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [/home/sean/ipassurance/dt/pci_mini_dt/pci_mini_dt.srcs/constrs_1/imports/new/constr.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/ipassurance/dt/pci_mini_dt/pci_mini_dt.srcs/constrs_1/imports/new/constr.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [/home/sean/ipassurance/dt/pci_mini_dt/pci_mini_dt.srcs/constrs_1/imports/new/constr.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/ipassurance/dt/pci_mini_dt/pci_mini_dt.srcs/constrs_1/imports/new/constr.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [/home/sean/ipassurance/dt/pci_mini_dt/pci_mini_dt.srcs/constrs_1/imports/new/constr.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/ipassurance/dt/pci_mini_dt/pci_mini_dt.srcs/constrs_1/imports/new/constr.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [/home/sean/ipassurance/dt/pci_mini_dt/pci_mini_dt.srcs/constrs_1/imports/new/constr.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/ipassurance/dt/pci_mini_dt/pci_mini_dt.srcs/constrs_1/imports/new/constr.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [/home/sean/ipassurance/dt/pci_mini_dt/pci_mini_dt.srcs/constrs_1/imports/new/constr.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/ipassurance/dt/pci_mini_dt/pci_mini_dt.srcs/constrs_1/imports/new/constr.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [/home/sean/ipassurance/dt/pci_mini_dt/pci_mini_dt.srcs/constrs_1/imports/new/constr.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/ipassurance/dt/pci_mini_dt/pci_mini_dt.srcs/constrs_1/imports/new/constr.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [/home/sean/ipassurance/dt/pci_mini_dt/pci_mini_dt.srcs/constrs_1/imports/new/constr.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/ipassurance/dt/pci_mini_dt/pci_mini_dt.srcs/constrs_1/imports/new/constr.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [/home/sean/ipassurance/dt/pci_mini_dt/pci_mini_dt.srcs/constrs_1/imports/new/constr.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/ipassurance/dt/pci_mini_dt/pci_mini_dt.srcs/constrs_1/imports/new/constr.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [/home/sean/ipassurance/dt/pci_mini_dt/pci_mini_dt.srcs/constrs_1/imports/new/constr.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/ipassurance/dt/pci_mini_dt/pci_mini_dt.srcs/constrs_1/imports/new/constr.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [/home/sean/ipassurance/dt/pci_mini_dt/pci_mini_dt.srcs/constrs_1/imports/new/constr.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/ipassurance/dt/pci_mini_dt/pci_mini_dt.srcs/constrs_1/imports/new/constr.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [/home/sean/ipassurance/dt/pci_mini_dt/pci_mini_dt.srcs/constrs_1/imports/new/constr.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/ipassurance/dt/pci_mini_dt/pci_mini_dt.srcs/constrs_1/imports/new/constr.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [/home/sean/ipassurance/dt/pci_mini_dt/pci_mini_dt.srcs/constrs_1/imports/new/constr.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/ipassurance/dt/pci_mini_dt/pci_mini_dt.srcs/constrs_1/imports/new/constr.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [/home/sean/ipassurance/dt/pci_mini_dt/pci_mini_dt.srcs/constrs_1/imports/new/constr.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/ipassurance/dt/pci_mini_dt/pci_mini_dt.srcs/constrs_1/imports/new/constr.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [/home/sean/ipassurance/dt/pci_mini_dt/pci_mini_dt.srcs/constrs_1/imports/new/constr.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/ipassurance/dt/pci_mini_dt/pci_mini_dt.srcs/constrs_1/imports/new/constr.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [/home/sean/ipassurance/dt/pci_mini_dt/pci_mini_dt.srcs/constrs_1/imports/new/constr.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/sean/ipassurance/dt/pci_mini_dt/pci_mini_dt.srcs/constrs_1/imports/new/constr.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/sean/ipassurance/dt/pci_mini_dt/pci_mini_dt.srcs/constrs_1/imports/new/constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 14 instances

INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1372.539 ; gain = 68.031 ; free physical = 7146 ; free virtual = 29489
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: f9338b3b

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b4c9b719

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.35 . Memory (MB): peak = 1731.969 ; gain = 0.000 ; free physical = 6598 ; free virtual = 28965

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 22 cells.
Phase 2 Constant Propagation | Checksum: 12ffb9b62

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.53 . Memory (MB): peak = 1731.969 ; gain = 0.000 ; free physical = 6596 ; free virtual = 28963

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 988 unconnected nets.
INFO: [Opt 31-11] Eliminated 286 unconnected cells.
Phase 3 Sweep | Checksum: b890f78c

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.84 . Memory (MB): peak = 1731.969 ; gain = 0.000 ; free physical = 6440 ; free virtual = 28807

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1731.969 ; gain = 0.000 ; free physical = 6415 ; free virtual = 28783
Ending Logic Optimization Task | Checksum: b890f78c

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.88 . Memory (MB): peak = 1731.969 ; gain = 0.000 ; free physical = 6373 ; free virtual = 28741

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 2 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 1639cf66a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6456 ; free virtual = 28824
Ending Power Optimization Task | Checksum: 1639cf66a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2075.176 ; gain = 343.207 ; free physical = 6455 ; free virtual = 28823
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 17 Warnings, 16 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2075.176 ; gain = 770.668 ; free physical = 6455 ; free virtual = 28823
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6454 ; free virtual = 28823
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sean/ipassurance/dt/pci_mini_dt/pci_mini_dt.runs/impl_1/top_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/DC_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/DC_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/DC_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/DC_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/DC_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/DC_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/DC_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/DC_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/ctrl_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/ctrl_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/ctrl_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/ctrl_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/ctrl_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/ctrl_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/ctrl_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/ctrl_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/divisor_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/divisor_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/divisor_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/divisor_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/divisor_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/divisor_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/divisor_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/divisor_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/period_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/period_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/period_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/period_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/period_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/period_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/period_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[10] (net: potato_0/imem_address[8]) which is driven by a register (pwm_0/period_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/DC_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/DC_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/DC_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/DC_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/DC_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/DC_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/DC_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/DC_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/ctrl_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/ctrl_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/ctrl_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/ctrl_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/ctrl_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/ctrl_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/ctrl_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/ctrl_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/divisor_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/divisor_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/divisor_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/divisor_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/divisor_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/divisor_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/divisor_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/divisor_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/period_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/period_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/period_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/period_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/period_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/period_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/period_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[11] (net: potato_0/imem_address[9]) which is driven by a register (pwm_0/period_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/DC_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/DC_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/DC_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/DC_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/DC_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/DC_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/DC_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/DC_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/ctrl_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/ctrl_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/ctrl_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/ctrl_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/ctrl_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/ctrl_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/ctrl_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/ctrl_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/divisor_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/divisor_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/divisor_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/divisor_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/divisor_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/divisor_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/divisor_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/divisor_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/period_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/period_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/period_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/period_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/period_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/period_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/period_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[12] (net: potato_0/imem_address[10]) which is driven by a register (pwm_0/period_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[6] (net: potato_0/imem_address[4]) which is driven by a register (pwm_0/DC_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[6] (net: potato_0/imem_address[4]) which is driven by a register (pwm_0/DC_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[6] (net: potato_0/imem_address[4]) which is driven by a register (pwm_0/DC_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 potato_0/icache/cache_memory_reg_0 has an input control pin potato_0/icache/cache_memory_reg_0/ADDRARDADDR[6] (net: potato_0/imem_address[4]) which is driven by a register (pwm_0/DC_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Common 17-14] Message 'DRC 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 448 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6449 ; free virtual = 28818
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6447 ; free virtual = 28817

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 075e6775

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6447 ; free virtual = 28817

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 075e6775

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6447 ; free virtual = 28817

Phase 1.1.1.6 IOLockPlacementChecker

Phase 1.1.1.4 ClockRegionPlacementChecker

Phase 1.1.1.5 IOBufferPlacementChecker
Phase 1.1.1.6 IOLockPlacementChecker | Checksum: 075e6775

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6447 ; free virtual = 28817

Phase 1.1.1.7 CheckerForMandatoryPrePlacedCells
Phase 1.1.1.7 CheckerForMandatoryPrePlacedCells | Checksum: 075e6775

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6447 ; free virtual = 28817

Phase 1.1.1.8 CascadeElementConstraintsChecker
Phase 1.1.1.4 ClockRegionPlacementChecker | Checksum: 075e6775

Phase 1.1.1.3 DSPChecker

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6447 ; free virtual = 28817

Phase 1.1.1.9 CheckerForUnsupportedConstraints
Phase 1.1.1.5 IOBufferPlacementChecker | Checksum: 075e6775

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6447 ; free virtual = 28817

Phase 1.1.1.10 DisallowedInsts
Phase 1.1.1.8 CascadeElementConstraintsChecker | Checksum: 075e6775

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6447 ; free virtual = 28817

Phase 1.1.1.11 HdioRelatedChecker
Phase 1.1.1.3 DSPChecker | Checksum: 075e6775

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6447 ; free virtual = 28817

Phase 1.1.1.12 V7IOVoltageChecker
Phase 1.1.1.10 DisallowedInsts | Checksum: 075e6775

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6447 ; free virtual = 28817

Phase 1.1.1.13 Laguna PBlock Checker
Phase 1.1.1.12 V7IOVoltageChecker | Checksum: 075e6775

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6447 ; free virtual = 28817

Phase 1.1.1.14 OverlappingPBlocksChecker
Phase 1.1.1.13 Laguna PBlock Checker | Checksum: 075e6775

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6447 ; free virtual = 28817

Phase 1.1.1.15 ShapePlacementValidityChecker
Phase 1.1.1.14 OverlappingPBlocksChecker | Checksum: 075e6775

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6447 ; free virtual = 28817
Phase 1.1.1.11 HdioRelatedChecker | Checksum: 075e6775

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6447 ; free virtual = 28817
Phase 1.1.1.9 CheckerForUnsupportedConstraints | Checksum: 075e6775

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6447 ; free virtual = 28817

Phase 1.1.1.16 ShapesExcludeCompatibilityChecker
Phase 1.1.1.16 ShapesExcludeCompatibilityChecker | Checksum: 075e6775

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6447 ; free virtual = 28817

Phase 1.1.1.17 IOStdCompatabilityChecker
Phase 1.1.1.17 IOStdCompatabilityChecker | Checksum: 075e6775

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6447 ; free virtual = 28817
Phase 1.1.1.15 ShapePlacementValidityChecker | Checksum: 075e6775

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6456 ; free virtual = 28826
WARNING: [Place 30-568] A LUT 'clk_i_2' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	pwm_0/down_clocking_odd_0/clk_reg {FDCE}
WARNING: [Place 30-879] Found overlapping PBlocks. The use of overlapping PBlocks is not recommended as it may lead to legalization errors or unplaced instances.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.18 IO and Clk Clean Up

Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.18.1 Constructing HAPIClkRuleMgr | Checksum: 075e6775

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6027 ; free virtual = 28398
Phase 1.1.1.18 IO and Clk Clean Up | Checksum: 075e6775

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 5985 ; free virtual = 28355

Phase 1.1.1.19 Implementation Feasibility check On IDelay
Phase 1.1.1.19 Implementation Feasibility check On IDelay | Checksum: 075e6775

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 5953 ; free virtual = 28323

Phase 1.1.1.20 Commit IO Placement
Phase 1.1.1.20 Commit IO Placement | Checksum: 6f6143ba

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 5951 ; free virtual = 28322
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: 6f6143ba

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 5950 ; free virtual = 28320
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: aef5cfbd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 5948 ; free virtual = 28318

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: d0bacce1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 5606 ; free virtual = 27976

Phase 1.2.1.2 Init Lut Pin Assignment
Phase 1.2.1.2 Init Lut Pin Assignment | Checksum: d0bacce1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 5543 ; free virtual = 27913
Phase 1.2.1 Place Init Design | Checksum: 1a074a5b7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6439 ; free virtual = 28809
Phase 1.2 Build Placer Netlist Model | Checksum: 1a074a5b7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6439 ; free virtual = 28809

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1a074a5b7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6439 ; free virtual = 28809
Phase 1 Placer Initialization | Checksum: 1a074a5b7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6439 ; free virtual = 28809

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 2021fea4b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6833 ; free virtual = 29203

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2021fea4b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6833 ; free virtual = 29203

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12b701bc2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 5920 ; free virtual = 28291

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e2cf0762

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 5693 ; free virtual = 28064

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1e2cf0762

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 5672 ; free virtual = 28043

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1066cdb1f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 5359 ; free virtual = 27730

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1add56058

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6830 ; free virtual = 29201

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 99e13418

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6832 ; free virtual = 29203

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 90d76588

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6832 ; free virtual = 29203

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 90d76588

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6832 ; free virtual = 29203

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: de4c0fc6

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6829 ; free virtual = 29200
Phase 3 Detail Placement | Checksum: de4c0fc6

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6829 ; free virtual = 29200

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: bd71f389

Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6827 ; free virtual = 29198

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.563. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: c1c3fd5b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6822 ; free virtual = 29207
Phase 4.1 Post Commit Optimization | Checksum: c1c3fd5b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6822 ; free virtual = 29208

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: c1c3fd5b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6822 ; free virtual = 29208

Phase 4.3 Uram Pipeline Register Optimization
Phase 4.3 Uram Pipeline Register Optimization | Checksum: c1c3fd5b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6822 ; free virtual = 29208

Phase 4.4 Post Placement Cleanup
Phase 4.4 Post Placement Cleanup | Checksum: c1c3fd5b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6822 ; free virtual = 29208

Phase 4.5 Placer Reporting
Phase 4.5 Placer Reporting | Checksum: c1c3fd5b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6822 ; free virtual = 29208

Phase 4.6 Final Placement Cleanup
Phase 4.6 Final Placement Cleanup | Checksum: 1438931dc

Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6822 ; free virtual = 29208
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1438931dc

Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6822 ; free virtual = 29208
Ending Placer Task | Checksum: f1f94ac3

Time (s): cpu = 00:00:37 ; elapsed = 00:00:23 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6821 ; free virtual = 29207
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 119 Warnings, 16 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:23 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6821 ; free virtual = 29207
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6809 ; free virtual = 29204
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6307 ; free virtual = 28697
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6081 ; free virtual = 28471
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 5873 ; free virtual = 28263
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 4338d474 ConstDB: 0 ShapeSum: aec0764f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: b0223cf2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6757 ; free virtual = 29131

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: b0223cf2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6757 ; free virtual = 29131

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: b0223cf2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6738 ; free virtual = 29112

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: b0223cf2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6738 ; free virtual = 29112
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 27d1091b5

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6724 ; free virtual = 29090
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.059 | TNS=-1.059 | WHS=-0.767 | THS=-242.899|

Phase 2 Router Initialization | Checksum: 1fccffb5e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6724 ; free virtual = 29090

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 136115c34

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6723 ; free virtual = 29090

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1391
 Number of Nodes with overlaps = 331
 Number of Nodes with overlaps = 162
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 29422481d

Time (s): cpu = 00:01:13 ; elapsed = 00:00:26 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6720 ; free virtual = 29087
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.741 | TNS=-284.318| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 1c53568e0

Time (s): cpu = 00:01:13 ; elapsed = 00:00:26 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6720 ; free virtual = 29086

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 1811b63fa

Time (s): cpu = 00:01:13 ; elapsed = 00:00:26 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6720 ; free virtual = 29086
Phase 4.1.2 GlobIterForTiming | Checksum: ed130fb5

Time (s): cpu = 00:01:13 ; elapsed = 00:00:26 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6720 ; free virtual = 29086
Phase 4.1 Global Iteration 0 | Checksum: ed130fb5

Time (s): cpu = 00:01:13 ; elapsed = 00:00:26 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6720 ; free virtual = 29086

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 138
 Number of Nodes with overlaps = 154
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 965a34bd

Time (s): cpu = 00:01:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6729 ; free virtual = 29096
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.586 | TNS=-321.398| WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: 18103059d

Time (s): cpu = 00:01:28 ; elapsed = 00:00:30 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6650 ; free virtual = 29017

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: 16966cd8c

Time (s): cpu = 00:01:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6273 ; free virtual = 28640
Phase 4.2.2 GlobIterForTiming | Checksum: 14d5d238f

Time (s): cpu = 00:01:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6038 ; free virtual = 28405
Phase 4.2 Global Iteration 1 | Checksum: 14d5d238f

Time (s): cpu = 00:01:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6018 ; free virtual = 28385

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 123
 Number of Nodes with overlaps = 102
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 1024fc295

Time (s): cpu = 00:01:39 ; elapsed = 00:00:33 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6720 ; free virtual = 29086
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.490 | TNS=-269.985| WHS=N/A    | THS=N/A    |


Phase 4.3.2 GlobIterForTiming

Phase 4.3.2.1 Update Timing
Phase 4.3.2.1 Update Timing | Checksum: 1dbac56af

Time (s): cpu = 00:01:40 ; elapsed = 00:00:33 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6667 ; free virtual = 29034

Phase 4.3.2.2 Fast Budgeting
Phase 4.3.2.2 Fast Budgeting | Checksum: 1cf3168b3

Time (s): cpu = 00:01:40 ; elapsed = 00:00:34 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6261 ; free virtual = 28628
Phase 4.3.2 GlobIterForTiming | Checksum: 1992065d6

Time (s): cpu = 00:01:40 ; elapsed = 00:00:34 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6011 ; free virtual = 28377
Phase 4.3 Global Iteration 2 | Checksum: 1992065d6

Time (s): cpu = 00:01:40 ; elapsed = 00:00:34 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 5990 ; free virtual = 28357

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 140
 Number of Nodes with overlaps = 77
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.4.1 Update Timing
Phase 4.4.1 Update Timing | Checksum: 1a27a1dc1

Time (s): cpu = 00:01:49 ; elapsed = 00:00:36 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6719 ; free virtual = 29086
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.725 | TNS=-419.491| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 170aa3e9d

Time (s): cpu = 00:01:49 ; elapsed = 00:00:36 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6719 ; free virtual = 29086
Phase 4 Rip-up And Reroute | Checksum: 170aa3e9d

Time (s): cpu = 00:01:49 ; elapsed = 00:00:36 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6719 ; free virtual = 29086

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 16ff8f297

Time (s): cpu = 00:01:50 ; elapsed = 00:00:36 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6711 ; free virtual = 29078
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.432 | TNS=-240.399| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 15a3b23b7

Time (s): cpu = 00:01:51 ; elapsed = 00:00:37 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6254 ; free virtual = 28621

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15a3b23b7

Time (s): cpu = 00:01:51 ; elapsed = 00:00:37 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6234 ; free virtual = 28601
Phase 5 Delay and Skew Optimization | Checksum: 15a3b23b7

Time (s): cpu = 00:01:51 ; elapsed = 00:00:37 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 6215 ; free virtual = 28582

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13c8cefc1

Time (s): cpu = 00:01:52 ; elapsed = 00:00:37 . Memory (MB): peak = 2075.176 ; gain = 0.000 ; free physical = 5895 ; free virtual = 28262
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.383 | TNS=-212.595| WHS=-0.657 | THS=-19.975|


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 237533f91

Time (s): cpu = 00:04:23 ; elapsed = 00:01:27 . Memory (MB): peak = 3831.398 ; gain = 1756.223 ; free physical = 4753 ; free virtual = 27145
Phase 6.1 Hold Fix Iter | Checksum: 237533f91

Time (s): cpu = 00:04:23 ; elapsed = 00:01:27 . Memory (MB): peak = 3831.398 ; gain = 1756.223 ; free physical = 4753 ; free virtual = 27145

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.383 | TNS=-212.595| WHS=-0.006 | THS=-0.006 |

Phase 6.2 Additional Hold Fix | Checksum: 16dd642c4

Time (s): cpu = 00:04:24 ; elapsed = 00:01:27 . Memory (MB): peak = 3831.398 ; gain = 1756.223 ; free physical = 4751 ; free virtual = 27144
Phase 6 Post Hold Fix | Checksum: 16dd642c4

Time (s): cpu = 00:04:24 ; elapsed = 00:01:27 . Memory (MB): peak = 3831.398 ; gain = 1756.223 ; free physical = 4753 ; free virtual = 27145

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.65605 %
  Global Horizontal Routing Utilization  = 1.961 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 65.7658%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 72.0721%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 69.1176%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 95.5882%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X46Y115 -> INT_L_X46Y115
   INT_R_X47Y114 -> INT_R_X47Y114
   INT_L_X44Y113 -> INT_L_X44Y113
   INT_R_X45Y113 -> INT_R_X45Y113
Phase 7 Route finalize | Checksum: 14cf3abd1

Time (s): cpu = 00:04:24 ; elapsed = 00:01:27 . Memory (MB): peak = 3831.398 ; gain = 1756.223 ; free physical = 4753 ; free virtual = 27145

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14cf3abd1

Time (s): cpu = 00:04:24 ; elapsed = 00:01:27 . Memory (MB): peak = 3831.398 ; gain = 1756.223 ; free physical = 4753 ; free virtual = 27145

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1eceee09d

Time (s): cpu = 00:04:24 ; elapsed = 00:01:27 . Memory (MB): peak = 3831.398 ; gain = 1756.223 ; free physical = 4762 ; free virtual = 27154

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 25f2c2341

Time (s): cpu = 00:04:25 ; elapsed = 00:01:28 . Memory (MB): peak = 3831.398 ; gain = 1756.223 ; free physical = 4762 ; free virtual = 27154
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.383 | TNS=-212.595| WHS=0.053  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 25f2c2341

Time (s): cpu = 00:04:25 ; elapsed = 00:01:28 . Memory (MB): peak = 3831.398 ; gain = 1756.223 ; free physical = 4762 ; free virtual = 27154
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:25 ; elapsed = 00:01:28 . Memory (MB): peak = 3831.398 ; gain = 1756.223 ; free physical = 4762 ; free virtual = 27154

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 120 Warnings, 16 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:26 ; elapsed = 00:01:28 . Memory (MB): peak = 3831.398 ; gain = 1756.223 ; free physical = 4762 ; free virtual = 27154
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3863.414 ; gain = 0.000 ; free physical = 4752 ; free virtual = 27152
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sean/ipassurance/dt/pci_mini_dt/pci_mini_dt.runs/impl_1/top_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
INFO: [Common 17-206] Exiting Vivado at Mon Feb 19 12:44:40 2018...
