{"Source Block": ["oh/src/common/hdl/oh_pwr_buf.v@20:30@HdlStmAssign", "   output [DW-1:0] out;    // buffered output signal\n   \n`ifdef TARGET_SIM   \n   assign out = ((vdd===1'b1) && (vss===1'b0)) ? in : 1'bX;\n`else\n   assign out = in;\n`endif\n   \nendmodule // oh_buf\n\n///////////////////////////////////////////////////////////////////////////////\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[25, "   assign out = in;\n"]], "Add": [[25, "   assign out[DW-1:0] = in[DW-1:0];\n"]]}}