
final.out:     file format elf32-powerpc


Disassembly of section gci_1:

803fa3e8 <testTrig>:
803fa3e8:	94 21 ff e8 	stwu    r1,-24(r1)
803fa3ec:	7c 08 02 a6 	mflr    r0
803fa3f0:	90 01 00 1c 	stw     r0,28(r1)
803fa3f4:	93 e1 00 14 	stw     r31,20(r1)
803fa3f8:	7c 3f 0b 78 	mr      r31,r1
803fa3fc:	90 7f 00 08 	stw     r3,8(r31)
803fa400:	3d 20 80 30 	lis     r9,-32720
803fa404:	c0 29 05 50 	lfs     f1,1360(r9)
803fa408:	4b f0 5e 8d 	bl      80300294 <sin>
803fa40c:	fc 00 08 90 	fmr     f0,f1
803fa410:	3d 20 80 30 	lis     r9,-32720
803fa414:	c1 a9 05 50 	lfs     f13,1360(r9)
803fa418:	ff 80 68 00 	fcmpu   cr7,f0,f13
803fa41c:	40 9c 00 4c 	bge     cr7,803fa468 <testTrig+0x80>
803fa420:	3d 20 80 30 	lis     r9,-32720
803fa424:	c0 29 05 50 	lfs     f1,1360(r9)
803fa428:	4b f0 5e 6d 	bl      80300294 <sin>
803fa42c:	fc 00 08 90 	fmr     f0,f1
803fa430:	3d 20 80 30 	lis     r9,-32720
803fa434:	c9 a9 05 18 	lfd     f13,1304(r9)
803fa438:	fd ad 00 28 	fsub    f13,f13,f0
803fa43c:	3d 20 80 30 	lis     r9,-32720
803fa440:	c8 09 05 20 	lfd     f0,1312(r9)
803fa444:	ff 8d 00 00 	fcmpu   cr7,f13,f0
803fa448:	7d 20 00 26 	mfcr    r9
803fa44c:	55 29 ef fe 	rlwinm  r9,r9,29,31,31
803fa450:	55 29 06 3e 	clrlwi  r9,r9,24
803fa454:	69 29 00 01 	xori    r9,r9,1
803fa458:	55 29 06 3e 	clrlwi  r9,r9,24
803fa45c:	55 29 07 fe 	clrlwi  r9,r9,31
803fa460:	55 29 06 3e 	clrlwi  r9,r9,24
803fa464:	48 00 00 40 	b       803fa4a4 <testTrig+0xbc>
803fa468:	3d 20 80 30 	lis     r9,-32720
803fa46c:	c0 29 05 50 	lfs     f1,1360(r9)
803fa470:	4b f0 5e 25 	bl      80300294 <sin>
803fa474:	fc 00 08 90 	fmr     f0,f1
803fa478:	fd a0 00 90 	fmr     f13,f0
803fa47c:	3d 20 80 30 	lis     r9,-32720
803fa480:	c8 09 05 20 	lfd     f0,1312(r9)
803fa484:	ff 8d 00 00 	fcmpu   cr7,f13,f0
803fa488:	7d 20 00 26 	mfcr    r9
803fa48c:	55 29 ef fe 	rlwinm  r9,r9,29,31,31
803fa490:	55 29 06 3e 	clrlwi  r9,r9,24
803fa494:	69 29 00 01 	xori    r9,r9,1
803fa498:	55 29 06 3e 	clrlwi  r9,r9,24
803fa49c:	55 29 07 fe 	clrlwi  r9,r9,31
803fa4a0:	55 29 06 3e 	clrlwi  r9,r9,24
803fa4a4:	2f 89 00 00 	cmpwi   cr7,r9,0
803fa4a8:	41 9e 00 18 	beq     cr7,803fa4c0 <testTrig+0xd8>
803fa4ac:	3d 20 80 37 	lis     r9,-32713
803fa4b0:	81 29 79 a0 	lwz     r9,31136(r9)
803fa4b4:	3d 40 ff ff 	lis     r10,-1
803fa4b8:	91 49 00 00 	stw     r10,0(r9)
803fa4bc:	48 00 00 30 	b       803fa4ec <testTrig+0x104>
803fa4c0:	3d 20 80 37 	lis     r9,-32713
803fa4c4:	81 29 79 a0 	lwz     r9,31136(r9)
803fa4c8:	81 49 00 00 	lwz     r10,0(r9)
803fa4cc:	3d 20 ff ff 	lis     r9,-1
803fa4d0:	7f 8a 48 00 	cmpw    cr7,r10,r9
803fa4d4:	41 9e 00 18 	beq     cr7,803fa4ec <testTrig+0x104>
803fa4d8:	3d 20 80 37 	lis     r9,-32713
803fa4dc:	81 29 79 a0 	lwz     r9,31136(r9)
803fa4e0:	39 40 00 00 	li      r10,0
803fa4e4:	61 4a aa aa 	ori     r10,r10,43690
803fa4e8:	91 49 00 00 	stw     r10,0(r9)
803fa4ec:	3d 20 80 37 	lis     r9,-32713
803fa4f0:	81 29 79 a0 	lwz     r9,31136(r9)
803fa4f4:	39 49 00 04 	addi    r10,r9,4
803fa4f8:	3d 20 80 37 	lis     r9,-32713
803fa4fc:	91 49 79 a0 	stw     r10,31136(r9)
803fa500:	3d 20 80 30 	lis     r9,-32720
803fa504:	c0 09 05 28 	lfs     f0,1320(r9)
803fa508:	fc 20 00 90 	fmr     f1,f0
803fa50c:	4b f0 5d 89 	bl      80300294 <sin>
803fa510:	fc 00 08 90 	fmr     f0,f1
803fa514:	fd a0 00 90 	fmr     f13,f0
803fa518:	3d 20 80 30 	lis     r9,-32720
803fa51c:	c8 09 05 30 	lfd     f0,1328(r9)
803fa520:	ff 8d 00 00 	fcmpu   cr7,f13,f0
803fa524:	40 9c 00 50 	bge     cr7,803fa574 <testTrig+0x18c>
803fa528:	3d 20 80 30 	lis     r9,-32720
803fa52c:	c0 09 05 28 	lfs     f0,1320(r9)
803fa530:	fc 20 00 90 	fmr     f1,f0
803fa534:	4b f0 5d 61 	bl      80300294 <sin>
803fa538:	fc 00 08 90 	fmr     f0,f1
803fa53c:	3d 20 80 30 	lis     r9,-32720
803fa540:	c9 a9 05 30 	lfd     f13,1328(r9)
803fa544:	fd ad 00 28 	fsub    f13,f13,f0
803fa548:	3d 20 80 30 	lis     r9,-32720
803fa54c:	c8 09 05 20 	lfd     f0,1312(r9)
803fa550:	ff 8d 00 00 	fcmpu   cr7,f13,f0
803fa554:	7d 20 00 26 	mfcr    r9
803fa558:	55 29 ef fe 	rlwinm  r9,r9,29,31,31
803fa55c:	55 29 06 3e 	clrlwi  r9,r9,24
803fa560:	69 29 00 01 	xori    r9,r9,1
803fa564:	55 29 06 3e 	clrlwi  r9,r9,24
803fa568:	55 29 07 fe 	clrlwi  r9,r9,31
803fa56c:	55 29 06 3e 	clrlwi  r9,r9,24
803fa570:	48 00 00 50 	b       803fa5c0 <testTrig+0x1d8>
803fa574:	3d 20 80 30 	lis     r9,-32720
803fa578:	c0 09 05 28 	lfs     f0,1320(r9)
803fa57c:	fc 20 00 90 	fmr     f1,f0
803fa580:	4b f0 5d 15 	bl      80300294 <sin>
803fa584:	fc 00 08 90 	fmr     f0,f1
803fa588:	fd a0 00 90 	fmr     f13,f0
803fa58c:	3d 20 80 30 	lis     r9,-32720
803fa590:	c8 09 05 30 	lfd     f0,1328(r9)
803fa594:	fd ad 00 28 	fsub    f13,f13,f0
803fa598:	3d 20 80 30 	lis     r9,-32720
803fa59c:	c8 09 05 20 	lfd     f0,1312(r9)
803fa5a0:	ff 8d 00 00 	fcmpu   cr7,f13,f0
803fa5a4:	7d 20 00 26 	mfcr    r9
803fa5a8:	55 29 ef fe 	rlwinm  r9,r9,29,31,31
803fa5ac:	55 29 06 3e 	clrlwi  r9,r9,24
803fa5b0:	69 29 00 01 	xori    r9,r9,1
803fa5b4:	55 29 06 3e 	clrlwi  r9,r9,24
803fa5b8:	55 29 07 fe 	clrlwi  r9,r9,31
803fa5bc:	55 29 06 3e 	clrlwi  r9,r9,24
803fa5c0:	2f 89 00 00 	cmpwi   cr7,r9,0
803fa5c4:	41 9e 00 18 	beq     cr7,803fa5dc <testTrig+0x1f4>
803fa5c8:	3d 20 80 37 	lis     r9,-32713
803fa5cc:	81 29 79 a0 	lwz     r9,31136(r9)
803fa5d0:	3d 40 ff ff 	lis     r10,-1
803fa5d4:	91 49 00 00 	stw     r10,0(r9)
803fa5d8:	48 00 00 30 	b       803fa608 <testTrig+0x220>
803fa5dc:	3d 20 80 37 	lis     r9,-32713
803fa5e0:	81 29 79 a0 	lwz     r9,31136(r9)
803fa5e4:	81 49 00 00 	lwz     r10,0(r9)
803fa5e8:	3d 20 ff ff 	lis     r9,-1
803fa5ec:	7f 8a 48 00 	cmpw    cr7,r10,r9
803fa5f0:	41 9e 00 18 	beq     cr7,803fa608 <testTrig+0x220>
803fa5f4:	3d 20 80 37 	lis     r9,-32713
803fa5f8:	81 29 79 a0 	lwz     r9,31136(r9)
803fa5fc:	39 40 00 00 	li      r10,0
803fa600:	61 4a aa aa 	ori     r10,r10,43690
803fa604:	91 49 00 00 	stw     r10,0(r9)
803fa608:	3d 20 80 37 	lis     r9,-32713
803fa60c:	81 29 79 a0 	lwz     r9,31136(r9)
803fa610:	39 49 00 04 	addi    r10,r9,4
803fa614:	3d 20 80 37 	lis     r9,-32713
803fa618:	91 49 79 a0 	stw     r10,31136(r9)
803fa61c:	3d 20 80 30 	lis     r9,-32720
803fa620:	c0 09 05 38 	lfs     f0,1336(r9)
803fa624:	fc 20 00 90 	fmr     f1,f0
803fa628:	4b f0 5c 6d 	bl      80300294 <sin>
803fa62c:	fd a0 08 90 	fmr     f13,f1
803fa630:	3d 20 80 30 	lis     r9,-32720
803fa634:	c0 09 05 3c 	lfs     f0,1340(r9)
803fa638:	ff 8d 00 00 	fcmpu   cr7,f13,f0
803fa63c:	40 9c 00 50 	bge     cr7,803fa68c <testTrig+0x2a4>
803fa640:	3d 20 80 30 	lis     r9,-32720
803fa644:	c0 09 05 38 	lfs     f0,1336(r9)
803fa648:	fc 20 00 90 	fmr     f1,f0
803fa64c:	4b f0 5c 49 	bl      80300294 <sin>
803fa650:	fc 00 08 90 	fmr     f0,f1
803fa654:	3d 20 80 30 	lis     r9,-32720
803fa658:	c9 a9 05 40 	lfd     f13,1344(r9)
803fa65c:	fd ad 00 28 	fsub    f13,f13,f0
803fa660:	3d 20 80 30 	lis     r9,-32720
803fa664:	c8 09 05 20 	lfd     f0,1312(r9)
803fa668:	ff 8d 00 00 	fcmpu   cr7,f13,f0
803fa66c:	7d 20 00 26 	mfcr    r9
803fa670:	55 29 ef fe 	rlwinm  r9,r9,29,31,31
803fa674:	55 29 06 3e 	clrlwi  r9,r9,24
803fa678:	69 29 00 01 	xori    r9,r9,1
803fa67c:	55 29 06 3e 	clrlwi  r9,r9,24
803fa680:	55 29 07 fe 	clrlwi  r9,r9,31
803fa684:	55 29 06 3e 	clrlwi  r9,r9,24
803fa688:	48 00 00 50 	b       803fa6d8 <testTrig+0x2f0>
803fa68c:	3d 20 80 30 	lis     r9,-32720
803fa690:	c0 09 05 38 	lfs     f0,1336(r9)
803fa694:	fc 20 00 90 	fmr     f1,f0
803fa698:	4b f0 5b fd 	bl      80300294 <sin>
803fa69c:	fc 00 08 90 	fmr     f0,f1
803fa6a0:	fd a0 00 90 	fmr     f13,f0
803fa6a4:	3d 20 80 30 	lis     r9,-32720
803fa6a8:	c8 09 05 40 	lfd     f0,1344(r9)
803fa6ac:	fd ad 00 28 	fsub    f13,f13,f0
803fa6b0:	3d 20 80 30 	lis     r9,-32720
803fa6b4:	c8 09 05 20 	lfd     f0,1312(r9)
803fa6b8:	ff 8d 00 00 	fcmpu   cr7,f13,f0
803fa6bc:	7d 20 00 26 	mfcr    r9
803fa6c0:	55 29 ef fe 	rlwinm  r9,r9,29,31,31
803fa6c4:	55 29 06 3e 	clrlwi  r9,r9,24
803fa6c8:	69 29 00 01 	xori    r9,r9,1
803fa6cc:	55 29 06 3e 	clrlwi  r9,r9,24
803fa6d0:	55 29 07 fe 	clrlwi  r9,r9,31
803fa6d4:	55 29 06 3e 	clrlwi  r9,r9,24
803fa6d8:	2f 89 00 00 	cmpwi   cr7,r9,0
803fa6dc:	41 9e 00 18 	beq     cr7,803fa6f4 <testTrig+0x30c>
803fa6e0:	3d 20 80 37 	lis     r9,-32713
803fa6e4:	81 29 79 a0 	lwz     r9,31136(r9)
803fa6e8:	3d 40 ff ff 	lis     r10,-1
803fa6ec:	91 49 00 00 	stw     r10,0(r9)
803fa6f0:	48 00 00 30 	b       803fa720 <testTrig+0x338>
803fa6f4:	3d 20 80 37 	lis     r9,-32713
803fa6f8:	81 29 79 a0 	lwz     r9,31136(r9)
803fa6fc:	81 49 00 00 	lwz     r10,0(r9)
803fa700:	3d 20 ff ff 	lis     r9,-1
803fa704:	7f 8a 48 00 	cmpw    cr7,r10,r9
803fa708:	41 9e 00 18 	beq     cr7,803fa720 <testTrig+0x338>
803fa70c:	3d 20 80 37 	lis     r9,-32713
803fa710:	81 29 79 a0 	lwz     r9,31136(r9)
803fa714:	39 40 00 00 	li      r10,0
803fa718:	61 4a aa aa 	ori     r10,r10,43690
803fa71c:	91 49 00 00 	stw     r10,0(r9)
803fa720:	3d 20 80 37 	lis     r9,-32713
803fa724:	81 29 79 a0 	lwz     r9,31136(r9)
803fa728:	39 49 00 04 	addi    r10,r9,4
803fa72c:	3d 20 80 37 	lis     r9,-32713
803fa730:	91 49 79 a0 	stw     r10,31136(r9)
803fa734:	3d 20 80 30 	lis     r9,-32720
803fa738:	c0 09 05 48 	lfs     f0,1352(r9)
803fa73c:	fc 20 00 90 	fmr     f1,f0
803fa740:	4b f0 5b 55 	bl      80300294 <sin>
803fa744:	fc 00 08 90 	fmr     f0,f1
803fa748:	fd a0 00 90 	fmr     f13,f0
803fa74c:	3d 20 80 30 	lis     r9,-32720
803fa750:	c8 09 05 30 	lfd     f0,1328(r9)
803fa754:	ff 8d 00 00 	fcmpu   cr7,f13,f0
803fa758:	40 9c 00 50 	bge     cr7,803fa7a8 <testTrig+0x3c0>
803fa75c:	3d 20 80 30 	lis     r9,-32720
803fa760:	c0 09 05 48 	lfs     f0,1352(r9)
803fa764:	fc 20 00 90 	fmr     f1,f0
803fa768:	4b f0 5b 2d 	bl      80300294 <sin>
803fa76c:	fc 00 08 90 	fmr     f0,f1
803fa770:	3d 20 80 30 	lis     r9,-32720
803fa774:	c9 a9 05 30 	lfd     f13,1328(r9)
803fa778:	fd ad 00 28 	fsub    f13,f13,f0
803fa77c:	3d 20 80 30 	lis     r9,-32720
803fa780:	c8 09 05 20 	lfd     f0,1312(r9)
803fa784:	ff 8d 00 00 	fcmpu   cr7,f13,f0
803fa788:	7d 20 00 26 	mfcr    r9
803fa78c:	55 29 ef fe 	rlwinm  r9,r9,29,31,31
803fa790:	55 29 06 3e 	clrlwi  r9,r9,24
803fa794:	69 29 00 01 	xori    r9,r9,1
803fa798:	55 29 06 3e 	clrlwi  r9,r9,24
803fa79c:	55 29 07 fe 	clrlwi  r9,r9,31
803fa7a0:	55 29 06 3e 	clrlwi  r9,r9,24
803fa7a4:	48 00 00 50 	b       803fa7f4 <testTrig+0x40c>
803fa7a8:	3d 20 80 30 	lis     r9,-32720
803fa7ac:	c0 09 05 48 	lfs     f0,1352(r9)
803fa7b0:	fc 20 00 90 	fmr     f1,f0
803fa7b4:	4b f0 5a e1 	bl      80300294 <sin>
803fa7b8:	fc 00 08 90 	fmr     f0,f1
803fa7bc:	fd a0 00 90 	fmr     f13,f0
803fa7c0:	3d 20 80 30 	lis     r9,-32720
803fa7c4:	c8 09 05 30 	lfd     f0,1328(r9)
803fa7c8:	fd ad 00 28 	fsub    f13,f13,f0
803fa7cc:	3d 20 80 30 	lis     r9,-32720
803fa7d0:	c8 09 05 20 	lfd     f0,1312(r9)
803fa7d4:	ff 8d 00 00 	fcmpu   cr7,f13,f0
803fa7d8:	7d 20 00 26 	mfcr    r9
803fa7dc:	55 29 ef fe 	rlwinm  r9,r9,29,31,31
803fa7e0:	55 29 06 3e 	clrlwi  r9,r9,24
803fa7e4:	69 29 00 01 	xori    r9,r9,1
803fa7e8:	55 29 06 3e 	clrlwi  r9,r9,24
803fa7ec:	55 29 07 fe 	clrlwi  r9,r9,31
803fa7f0:	55 29 06 3e 	clrlwi  r9,r9,24
803fa7f4:	2f 89 00 00 	cmpwi   cr7,r9,0
803fa7f8:	41 9e 00 18 	beq     cr7,803fa810 <testTrig+0x428>
803fa7fc:	3d 20 80 37 	lis     r9,-32713
803fa800:	81 29 79 a0 	lwz     r9,31136(r9)
803fa804:	3d 40 ff ff 	lis     r10,-1
803fa808:	91 49 00 00 	stw     r10,0(r9)
803fa80c:	48 00 00 30 	b       803fa83c <testTrig+0x454>
803fa810:	3d 20 80 37 	lis     r9,-32713
803fa814:	81 29 79 a0 	lwz     r9,31136(r9)
803fa818:	81 49 00 00 	lwz     r10,0(r9)
803fa81c:	3d 20 ff ff 	lis     r9,-1
803fa820:	7f 8a 48 00 	cmpw    cr7,r10,r9
803fa824:	41 9e 00 18 	beq     cr7,803fa83c <testTrig+0x454>
803fa828:	3d 20 80 37 	lis     r9,-32713
803fa82c:	81 29 79 a0 	lwz     r9,31136(r9)
803fa830:	39 40 00 00 	li      r10,0
803fa834:	61 4a aa aa 	ori     r10,r10,43690
803fa838:	91 49 00 00 	stw     r10,0(r9)
803fa83c:	3d 20 80 37 	lis     r9,-32713
803fa840:	81 29 79 a0 	lwz     r9,31136(r9)
803fa844:	39 49 00 04 	addi    r10,r9,4
803fa848:	3d 20 80 37 	lis     r9,-32713
803fa84c:	91 49 79 a0 	stw     r10,31136(r9)
803fa850:	3d 20 80 30 	lis     r9,-32720
803fa854:	c0 09 05 4c 	lfs     f0,1356(r9)
803fa858:	fc 20 00 90 	fmr     f1,f0
803fa85c:	4b f0 5a 39 	bl      80300294 <sin>
803fa860:	fc 00 08 90 	fmr     f0,f1
803fa864:	3d 20 80 30 	lis     r9,-32720
803fa868:	c1 a9 05 50 	lfs     f13,1360(r9)
803fa86c:	ff 80 68 00 	fcmpu   cr7,f0,f13
803fa870:	40 9c 00 50 	bge     cr7,803fa8c0 <testTrig+0x4d8>
803fa874:	3d 20 80 30 	lis     r9,-32720
803fa878:	c0 09 05 4c 	lfs     f0,1356(r9)
803fa87c:	fc 20 00 90 	fmr     f1,f0
803fa880:	4b f0 5a 15 	bl      80300294 <sin>
803fa884:	fc 00 08 90 	fmr     f0,f1
803fa888:	3d 20 80 30 	lis     r9,-32720
803fa88c:	c9 a9 05 18 	lfd     f13,1304(r9)
803fa890:	fd ad 00 28 	fsub    f13,f13,f0
803fa894:	3d 20 80 30 	lis     r9,-32720
803fa898:	c8 09 05 20 	lfd     f0,1312(r9)
803fa89c:	ff 8d 00 00 	fcmpu   cr7,f13,f0
803fa8a0:	7d 20 00 26 	mfcr    r9
803fa8a4:	55 29 ef fe 	rlwinm  r9,r9,29,31,31
803fa8a8:	55 29 06 3e 	clrlwi  r9,r9,24
803fa8ac:	69 29 00 01 	xori    r9,r9,1
803fa8b0:	55 29 06 3e 	clrlwi  r9,r9,24
803fa8b4:	55 29 07 fe 	clrlwi  r9,r9,31
803fa8b8:	55 29 06 3e 	clrlwi  r9,r9,24
803fa8bc:	48 00 00 44 	b       803fa900 <testTrig+0x518>
803fa8c0:	3d 20 80 30 	lis     r9,-32720
803fa8c4:	c0 09 05 4c 	lfs     f0,1356(r9)
803fa8c8:	fc 20 00 90 	fmr     f1,f0
803fa8cc:	4b f0 59 c9 	bl      80300294 <sin>
803fa8d0:	fc 00 08 90 	fmr     f0,f1
803fa8d4:	fd a0 00 90 	fmr     f13,f0
803fa8d8:	3d 20 80 30 	lis     r9,-32720
803fa8dc:	c8 09 05 20 	lfd     f0,1312(r9)
803fa8e0:	ff 8d 00 00 	fcmpu   cr7,f13,f0
803fa8e4:	7d 20 00 26 	mfcr    r9
803fa8e8:	55 29 ef fe 	rlwinm  r9,r9,29,31,31
803fa8ec:	55 29 06 3e 	clrlwi  r9,r9,24
803fa8f0:	69 29 00 01 	xori    r9,r9,1
803fa8f4:	55 29 06 3e 	clrlwi  r9,r9,24
803fa8f8:	55 29 07 fe 	clrlwi  r9,r9,31
803fa8fc:	55 29 06 3e 	clrlwi  r9,r9,24
803fa900:	2f 89 00 00 	cmpwi   cr7,r9,0
803fa904:	41 9e 00 18 	beq     cr7,803fa91c <testTrig+0x534>
803fa908:	3d 20 80 37 	lis     r9,-32713
803fa90c:	81 29 79 a0 	lwz     r9,31136(r9)
803fa910:	3d 40 ff ff 	lis     r10,-1
803fa914:	91 49 00 00 	stw     r10,0(r9)
803fa918:	48 00 00 30 	b       803fa948 <testTrig+0x560>
803fa91c:	3d 20 80 37 	lis     r9,-32713
803fa920:	81 29 79 a0 	lwz     r9,31136(r9)
803fa924:	81 49 00 00 	lwz     r10,0(r9)
803fa928:	3d 20 ff ff 	lis     r9,-1
803fa92c:	7f 8a 48 00 	cmpw    cr7,r10,r9
803fa930:	41 9e 00 18 	beq     cr7,803fa948 <testTrig+0x560>
803fa934:	3d 20 80 37 	lis     r9,-32713
803fa938:	81 29 79 a0 	lwz     r9,31136(r9)
803fa93c:	39 40 00 00 	li      r10,0
803fa940:	61 4a aa aa 	ori     r10,r10,43690
803fa944:	91 49 00 00 	stw     r10,0(r9)
803fa948:	3d 20 80 37 	lis     r9,-32713
803fa94c:	81 29 79 a0 	lwz     r9,31136(r9)
803fa950:	39 49 00 04 	addi    r10,r9,4
803fa954:	3d 20 80 37 	lis     r9,-32713
803fa958:	91 49 79 a0 	stw     r10,31136(r9)
803fa95c:	39 7f 00 18 	addi    r11,r31,24
803fa960:	80 0b 00 04 	lwz     r0,4(r11)
803fa964:	7c 08 03 a6 	mtlr    r0
803fa968:	83 eb ff fc 	lwz     r31,-4(r11)
803fa96c:	7d 61 5b 78 	mr      r1,r11
803fa970:	4e 80 00 20 	blr

803fa974 <testMath>:
803fa974:	94 21 ff e8 	stwu    r1,-24(r1)
803fa978:	7c 08 02 a6 	mflr    r0
803fa97c:	90 01 00 1c 	stw     r0,28(r1)
803fa980:	93 e1 00 14 	stw     r31,20(r1)
803fa984:	7c 3f 0b 78 	mr      r31,r1
803fa988:	90 7f 00 08 	stw     r3,8(r31)
803fa98c:	80 7f 00 08 	lwz     r3,8(r31)
803fa990:	4b ff fa 59 	bl      803fa3e8 <testTrig>
803fa994:	39 7f 00 18 	addi    r11,r31,24
803fa998:	80 0b 00 04 	lwz     r0,4(r11)
803fa99c:	7c 08 03 a6 	mtlr    r0
803fa9a0:	83 eb ff fc 	lwz     r31,-4(r11)
803fa9a4:	7d 61 5b 78 	mr      r1,r11
803fa9a8:	4e 80 00 20 	blr

Disassembly of section gci_2:

80300514 <gci_2>:
	...
80300520:	3f 50 62 4d 	addis   r26,r16,25165
80300524:	d2 f1 a9 fc 	stfs    f23,-22020(r17)
80300528:	42 34 00 00 	bc      17,4*cr5+lt,80300528 <_main+0xf0>
8030052c:	00 00 00 00 	.long 0x0
80300530:	3f e6 9f be 	addis   r31,r6,-24642
80300534:	76 c8 b4 39 	andis.  r8,r22,46137
80300538:	42 b4 00 00 	.long 0x42b40000
8030053c:	3f 80 00 00 	lis     r28,0
80300540:	3f f0 00 00 	addis   r31,r16,0
80300544:	00 00 00 00 	.long 0x0
80300548:	43 07 00 00 	bc-     24,4*cr1+so,80300548 <_main+0x110>
8030054c:	43 34 00 00 	bc+     24,4*cr5+lt,8030054c <_main+0x114>
80300550:	00 00 00 00 	.long 0x0

Disassembly of section gci_3:

80300554 <gci_3>:
80300554:	41 00 00 00 	bdnzt   lt,80300554 <_main+0x11c>
80300558:	0f 67 6e 75 	twi     27,r7,28277
8030055c:	00 01 00 00 	.long 0x10000
80300560:	00 07 04 01 	.long 0x70401

Disassembly of section gci_4:

80300438 <_main>:
80300438:	94 21 ff e0 	stwu    r1,-32(r1)
8030043c:	7c 08 02 a6 	mflr    r0
80300440:	90 01 00 24 	stw     r0,36(r1)
80300444:	93 e1 00 1c 	stw     r31,28(r1)
80300448:	7c 3f 0b 78 	mr      r31,r1
8030044c:	3d 20 80 40 	lis     r9,-32704
80300450:	81 29 aa 04 	lwz     r9,-22012(r9)
80300454:	81 49 00 00 	lwz     r10,0(r9)
80300458:	3d 20 ab cd 	lis     r9,-21555
8030045c:	61 29 ab cd 	ori     r9,r9,43981
80300460:	7f 8a 48 00 	cmpw    cr7,r10,r9
80300464:	41 9e 00 5c 	beq     cr7,803004c0 <_main+0x88>
80300468:	39 20 00 01 	li      r9,1
8030046c:	91 3f 00 08 	stw     r9,8(r31)
80300470:	48 00 00 30 	b       803004a0 <_main+0x68>
80300474:	3d 20 80 40 	lis     r9,-32704
80300478:	81 49 aa 04 	lwz     r10,-22012(r9)
8030047c:	81 3f 00 08 	lwz     r9,8(r31)
80300480:	55 29 10 3a 	rlwinm  r9,r9,2,0,29
80300484:	7d 2a 4a 14 	add     r9,r10,r9
80300488:	3d 40 0e ee 	lis     r10,3822
8030048c:	61 4a e0 00 	ori     r10,r10,57344
80300490:	91 49 00 00 	stw     r10,0(r9)
80300494:	81 3f 00 08 	lwz     r9,8(r31)
80300498:	39 29 00 01 	addi    r9,r9,1
8030049c:	91 3f 00 08 	stw     r9,8(r31)
803004a0:	81 3f 00 08 	lwz     r9,8(r31)
803004a4:	2b 89 00 03 	cmplwi  cr7,r9,3
803004a8:	40 9d ff cc 	ble     cr7,80300474 <_main+0x3c>
803004ac:	3d 20 80 40 	lis     r9,-32704
803004b0:	81 29 aa 04 	lwz     r9,-22012(r9)
803004b4:	3d 40 ab cd 	lis     r10,-21555
803004b8:	61 4a ab cd 	ori     r10,r10,43981
803004bc:	91 49 00 00 	stw     r10,0(r9)
803004c0:	3d 20 80 37 	lis     r9,-32713
803004c4:	3d 40 80 00 	lis     r10,-32768
803004c8:	61 4a 18 04 	ori     r10,r10,6148
803004cc:	91 49 79 a0 	stw     r10,31136(r9)
803004d0:	3d 20 80 37 	lis     r9,-32713
803004d4:	81 29 79 9c 	lwz     r9,31132(r9)
803004d8:	7d 23 4b 78 	mr      r3,r9
803004dc:	48 0f a4 99 	bl      803fa974 <testMath>
803004e0:	3d 20 80 37 	lis     r9,-32713
803004e4:	81 29 79 9c 	lwz     r9,31132(r9)
803004e8:	39 49 00 01 	addi    r10,r9,1
803004ec:	3d 20 80 37 	lis     r9,-32713
803004f0:	91 49 79 9c 	stw     r10,31132(r9)
803004f4:	7d 23 4b 78 	mr      r3,r9
803004f8:	39 7f 00 20 	addi    r11,r31,32
803004fc:	80 0b 00 04 	lwz     r0,4(r11)
80300500:	7c 08 03 a6 	mtlr    r0
80300504:	83 eb ff fc 	lwz     r31,-4(r11)
80300508:	7d 61 5b 78 	mr      r1,r11
8030050c:	4e 80 00 20 	blr

Disassembly of section gci_5:

803faa04 <init_key>:
803faa04:	80 00 18 00 	lwz     r0,6144(0)

Disassembly of section gci_9:

803001dc <abs>:
803001dc:	94 21 ff e8 	stwu    r1,-24(r1)
803001e0:	93 e1 00 14 	stw     r31,20(r1)
803001e4:	7c 3f 0b 78 	mr      r31,r1
803001e8:	d0 3f 00 08 	stfs    f1,8(r31)
803001ec:	c0 1f 00 08 	lfs     f0,8(r31)
803001f0:	3d 20 80 40 	lis     r9,-32704
803001f4:	c1 a9 a9 b0 	lfs     f13,-22096(r9)
803001f8:	ff 80 68 00 	fcmpu   cr7,f0,f13
803001fc:	40 9c 00 10 	bge     cr7,8030020c <abs+0x30>
80300200:	c0 1f 00 08 	lfs     f0,8(r31)
80300204:	fc 00 00 50 	fneg    f0,f0
80300208:	48 00 00 08 	b       80300210 <abs+0x34>
8030020c:	c0 1f 00 08 	lfs     f0,8(r31)
80300210:	fc 20 00 90 	fmr     f1,f0
80300214:	39 7f 00 18 	addi    r11,r31,24
80300218:	83 eb ff fc 	lwz     r31,-4(r11)
8030021c:	7d 61 5b 78 	mr      r1,r11
80300220:	4e 80 00 20 	blr

80300224 <sign>:
80300224:	94 21 ff e8 	stwu    r1,-24(r1)
80300228:	93 e1 00 14 	stw     r31,20(r1)
8030022c:	7c 3f 0b 78 	mr      r31,r1
80300230:	d0 3f 00 08 	stfs    f1,8(r31)
80300234:	c0 1f 00 08 	lfs     f0,8(r31)
80300238:	3d 20 80 40 	lis     r9,-32704
8030023c:	c1 a9 a9 b0 	lfs     f13,-22096(r9)
80300240:	ff 80 68 00 	fcmpu   cr7,f0,f13
80300244:	4f dd f3 82 	cror    4*cr7+eq,4*cr7+gt,4*cr7+eq
80300248:	7d 20 00 26 	mfcr    r9
8030024c:	55 29 ff fe 	rlwinm  r9,r9,31,31,31
80300250:	55 29 06 3e 	clrlwi  r9,r9,24
80300254:	7d 2a 4b 78 	mr      r10,r9
80300258:	c0 1f 00 08 	lfs     f0,8(r31)
8030025c:	3d 20 80 40 	lis     r9,-32704
80300260:	c1 a9 a9 b0 	lfs     f13,-22096(r9)
80300264:	ff 80 68 00 	fcmpu   cr7,f0,f13
80300268:	7d 20 00 26 	mfcr    r9
8030026c:	55 29 ef fe 	rlwinm  r9,r9,29,31,31
80300270:	55 29 06 3e 	clrlwi  r9,r9,24
80300274:	7d 29 50 50 	subf    r9,r9,r10
80300278:	55 29 06 3e 	clrlwi  r9,r9,24
8030027c:	7d 29 07 74 	extsb   r9,r9
80300280:	7d 23 4b 78 	mr      r3,r9
80300284:	39 7f 00 18 	addi    r11,r31,24
80300288:	83 eb ff fc 	lwz     r31,-4(r11)
8030028c:	7d 61 5b 78 	mr      r1,r11
80300290:	4e 80 00 20 	blr

80300294 <sin>:
80300294:	94 21 ff d0 	stwu    r1,-48(r1)
80300298:	93 e1 00 2c 	stw     r31,44(r1)
8030029c:	7c 3f 0b 78 	mr      r31,r1
803002a0:	d0 3f 00 18 	stfs    f1,24(r31)
803002a4:	c1 bf 00 18 	lfs     f13,24(r31)
803002a8:	3d 20 80 40 	lis     r9,-32704
803002ac:	c8 09 a9 b8 	lfd     f0,-22088(r9)
803002b0:	fc 0d 00 32 	fmul    f0,f13,f0
803002b4:	fc 00 00 18 	frsp    f0,f0
803002b8:	d0 1f 00 18 	stfs    f0,24(r31)
803002bc:	39 20 00 01 	li      r9,1
803002c0:	91 3f 00 08 	stw     r9,8(r31)
803002c4:	c0 1f 00 18 	lfs     f0,24(r31)
803002c8:	3d 20 80 40 	lis     r9,-32704
803002cc:	c1 a9 a9 b0 	lfs     f13,-22096(r9)
803002d0:	ff 80 68 00 	fcmpu   cr7,f0,f13
803002d4:	41 9c 00 08 	blt     cr7,803002dc <sin+0x48>
803002d8:	48 00 00 30 	b       80300308 <sin+0x74>
803002dc:	c0 1f 00 18 	lfs     f0,24(r31)
803002e0:	fc 00 00 50 	fneg    f0,f0
803002e4:	d0 1f 00 18 	stfs    f0,24(r31)
803002e8:	39 20 ff ff 	li      r9,-1
803002ec:	91 3f 00 08 	stw     r9,8(r31)
803002f0:	48 00 00 18 	b       80300308 <sin+0x74>
803002f4:	c1 bf 00 18 	lfs     f13,24(r31)
803002f8:	3d 20 80 40 	lis     r9,-32704
803002fc:	c0 09 a9 c0 	lfs     f0,-22080(r9)
80300300:	ec 0d 00 28 	fsubs   f0,f13,f0
80300304:	d0 1f 00 18 	stfs    f0,24(r31)
80300308:	c1 bf 00 18 	lfs     f13,24(r31)
8030030c:	3d 20 80 40 	lis     r9,-32704
80300310:	c0 09 a9 c4 	lfs     f0,-22076(r9)
80300314:	ff 8d 00 00 	fcmpu   cr7,f13,f0
80300318:	41 9d ff dc 	bgt     cr7,803002f4 <sin+0x60>
8030031c:	c0 1f 00 18 	lfs     f0,24(r31)
80300320:	3d 20 80 40 	lis     r9,-32704
80300324:	c1 a9 a9 b0 	lfs     f13,-22096(r9)
80300328:	ff 80 68 00 	fcmpu   cr7,f0,f13
8030032c:	40 9c 00 1c 	bge     cr7,80300348 <sin+0xb4>
80300330:	c0 1f 00 18 	lfs     f0,24(r31)
80300334:	fc 00 00 50 	fneg    f0,f0
80300338:	d0 1f 00 18 	stfs    f0,24(r31)
8030033c:	81 3f 00 08 	lwz     r9,8(r31)
80300340:	7d 29 00 d0 	neg     r9,r9
80300344:	91 3f 00 08 	stw     r9,8(r31)
80300348:	c1 bf 00 18 	lfs     f13,24(r31)
8030034c:	3d 20 80 40 	lis     r9,-32704
80300350:	c8 09 a9 c8 	lfd     f0,-22072(r9)
80300354:	fd ad 00 32 	fmul    f13,f13,f0
80300358:	c1 9f 00 18 	lfs     f12,24(r31)
8030035c:	3d 20 80 40 	lis     r9,-32704
80300360:	c8 09 a9 d0 	lfd     f0,-22064(r9)
80300364:	fd 8c 00 32 	fmul    f12,f12,f0
80300368:	c0 1f 00 18 	lfs     f0,24(r31)
8030036c:	fc 0c 00 32 	fmul    f0,f12,f0
80300370:	fc 0d 00 28 	fsub    f0,f13,f0
80300374:	fc 00 00 18 	frsp    f0,f0
80300378:	d0 1f 00 0c 	stfs    f0,12(r31)
8030037c:	81 5f 00 08 	lwz     r10,8(r31)
80300380:	3d 20 43 30 	lis     r9,17200
80300384:	3d 00 80 40 	lis     r8,-32704
80300388:	c8 08 a9 d8 	lfd     f0,-22056(r8)
8030038c:	6d 4a 80 00 	xoris   r10,r10,32768
80300390:	91 5f 00 24 	stw     r10,36(r31)
80300394:	91 3f 00 20 	stw     r9,32(r31)
80300398:	c9 bf 00 20 	lfd     f13,32(r31)
8030039c:	fd ad 00 28 	fsub    f13,f13,f0
803003a0:	3d 20 80 40 	lis     r9,-32704
803003a4:	c8 09 a9 e0 	lfd     f0,-22048(r9)
803003a8:	fd ad 00 32 	fmul    f13,f13,f0
803003ac:	c1 9f 00 0c 	lfs     f12,12(r31)
803003b0:	c0 1f 00 0c 	lfs     f0,12(r31)
803003b4:	ed 8c 00 32 	fmuls   f12,f12,f0
803003b8:	c0 1f 00 0c 	lfs     f0,12(r31)
803003bc:	ec 0c 00 28 	fsubs   f0,f12,f0
803003c0:	fd ad 00 32 	fmul    f13,f13,f0
803003c4:	c0 1f 00 0c 	lfs     f0,12(r31)
803003c8:	fc 0d 00 2a 	fadd    f0,f13,f0
803003cc:	fc 00 00 18 	frsp    f0,f0
803003d0:	fc 20 00 90 	fmr     f1,f0
803003d4:	39 7f 00 30 	addi    r11,r31,48
803003d8:	83 eb ff fc 	lwz     r31,-4(r11)
803003dc:	7d 61 5b 78 	mr      r1,r11
803003e0:	4e 80 00 20 	blr

803003e4 <cos>:
803003e4:	94 21 ff e8 	stwu    r1,-24(r1)
803003e8:	7c 08 02 a6 	mflr    r0
803003ec:	90 01 00 1c 	stw     r0,28(r1)
803003f0:	93 e1 00 14 	stw     r31,20(r1)
803003f4:	7c 3f 0b 78 	mr      r31,r1
803003f8:	d0 3f 00 08 	stfs    f1,8(r31)
803003fc:	c1 bf 00 08 	lfs     f13,8(r31)
80300400:	3d 20 80 40 	lis     r9,-32704
80300404:	c0 09 a9 e8 	lfs     f0,-22040(r9)
80300408:	ec 0d 00 2a 	fadds   f0,f13,f0
8030040c:	fc 20 00 90 	fmr     f1,f0
80300410:	4b ff fe 85 	bl      80300294 <sin>
80300414:	fc 00 08 90 	fmr     f0,f1
80300418:	fc 20 00 90 	fmr     f1,f0
8030041c:	39 7f 00 18 	addi    r11,r31,24
80300420:	80 0b 00 04 	lwz     r0,4(r11)
80300424:	7c 08 03 a6 	mtlr    r0
80300428:	83 eb ff fc 	lwz     r31,-4(r11)
8030042c:	7d 61 5b 78 	mr      r1,r11
80300430:	4e 80 00 20 	blr

Disassembly of section gci_10:

803fa9b0 <gci_10>:
	...
803fa9b8:	3f 91 df 46 	addis   r28,r17,-8378
803fa9bc:	a2 52 9e 84 	lhz     r18,-24956(r18)
803fa9c0:	43 b4 00 00 	.long 0x43b40000
803fa9c4:	43 34 00 00 	bc+     24,4*cr5+lt,803fa9c4 <testMath+0x50>
803fa9c8:	3f f4 5f 30 	addis   r31,r20,24368
803fa9cc:	6c 84 62 a6 	xoris   r4,r4,25254
803fa9d0:	3f d9 f0 2f 	addis   r30,r25,-4049
803fa9d4:	62 99 27 59 	ori     r25,r20,10073
803fa9d8:	43 30 00 00 	bc+     24,4*cr4+lt,803fa9d8 <testMath+0x64>
803fa9dc:	80 00 00 00 	lwz     r0,0(0)
803fa9e0:	3f cc cc cc 	addis   r30,r12,-13108
803fa9e4:	cc cc cc cd 	lfdu    f6,-13107(r12)
803fa9e8:	42 b4 00 00 	.long 0x42b40000

Disassembly of section gci_11:

803fa9f0 <gci_11>:
803fa9f0:	41 00 00 00 	bdnzt   lt,803fa9f0 <testMath+0x7c>
803fa9f4:	0f 67 6e 75 	twi     27,r7,28277
803fa9f8:	00 01 00 00 	.long 0x10000
803fa9fc:	00 07 04 01 	.long 0x70401

Disassembly of section gci_12:

8022887c <stack_setup>:
8022887c:	48 0d 7b bd 	bl      80300438 <_main>
80228880:	60 00 00 00 	nop
80228884:	48 14 f1 18 	b       8037799c <runs>

Disassembly of section gci_13:

80377998 <inject_point>:
80377998:	4b eb 0e e5 	bl      8022887c <stack_setup>

Disassembly of section .bss:

8037799c <runs>:
8037799c:	00 00 00 00 	.long 0x0

Disassembly of section .sbss:

803779a0 <outputAddress>:
803779a0:	00 00 00 00 	.long 0x0

Disassembly of section .comment:

00000000 <.comment>:
   0:	47 43 43 3a 	.long 0x4743433a
   4:	20 28 64 65 	subfic  r1,r8,25701
   8:	76 6b 69 74 	andis.  r11,r19,26996
   c:	50 50 43 20 	rlwimi  r16,r2,8,12,16
  10:	72 65 6c 65 	andi.   r5,r19,27749
  14:	61 73 65 20 	ori     r19,r11,25888
  18:	32 37 29 20 	addic   r17,r23,10528
  1c:	34 2e 38 2e 	addic.  r1,r14,14382
  20:	Address 0x00000020 is out of bounds.

