// Seed: 256769848
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  assign module_1.id_8 = 0;
  input wire id_1;
  wire id_11;
  assign id_8#(
      .id_1(-1 & 1),
      .id_7(1)
  ) = id_1;
  struct packed {logic id_12;} id_13;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    input tri0 id_2,
    input wire id_3,
    input tri1 id_4,
    input wand id_5,
    input uwire id_6,
    input wor id_7
    , id_22,
    input tri1 id_8
    , id_23,
    input supply1 id_9,
    output tri1 id_10,
    output supply0 id_11,
    input supply1 id_12,
    output supply0 id_13,
    input supply0 id_14,
    output supply0 id_15,
    input uwire id_16,
    input tri0 id_17,
    input tri1 id_18,
    input wand id_19,
    inout tri0 id_20
);
  assign id_11 = 1;
  module_0 modCall_1 (
      id_22,
      id_23,
      id_23,
      id_22,
      id_22,
      id_23,
      id_22,
      id_23,
      id_23,
      id_23
  );
endmodule
