	/*-------------------------------------+
    | autogenerated by tb_gen.py on       |
    | Sun Dec 19 09:53:34 2021            |
    +-------------------------------------*/
test_no =                 1;
posit_expected =          8'b00111100;
sign =                    0;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00011100;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 2;
posit_expected =          8'b01001101;
sign =                    0;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00001101;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 3;
posit_expected =          8'b00011010;
sign =                    0;
reg_s =                   0;
reg_len =                 3;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00001010;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 4;
posit_expected =          8'b10111000;
sign =                    1;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00001000;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 5;
posit_expected =          8'b01100101;
sign =                    0;
reg_s =                   1;
reg_len =                 3;
regime_bits =             8'b00000110;
exp =                     8'b00000000;
mant =                    8'b00000101;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 6;
posit_expected =          8'b01111010;
sign =                    0;
reg_s =                   1;
reg_len =                 5;
regime_bits =             8'b00011110;
exp =                     8'b00000000;
mant =                    8'b00000010;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 7;
posit_expected =          8'b00100111;
sign =                    0;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00000111;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 8;
posit_expected =          8'b00010111;
sign =                    0;
reg_s =                   0;
reg_len =                 3;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00000111;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 9;
posit_expected =          8'b00010001;
sign =                    0;
reg_s =                   0;
reg_len =                 3;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00000001;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 10;
posit_expected =          8'b00000101;
sign =                    0;
reg_s =                   0;
reg_len =                 5;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00000001;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 11;
posit_expected =          8'b01100110;
sign =                    0;
reg_s =                   1;
reg_len =                 3;
regime_bits =             8'b00000110;
exp =                     8'b00000000;
mant =                    8'b00000110;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 12;
posit_expected =          8'b10001100;
sign =                    1;
reg_s =                   1;
reg_len =                 4;
regime_bits =             8'b00001110;
exp =                     8'b00000000;
mant =                    8'b00000100;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 13;
posit_expected =          8'b11101010;
sign =                    1;
reg_s =                   0;
reg_len =                 3;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00000110;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 14;
posit_expected =          8'b01001010;
sign =                    0;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00001010;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 15;
posit_expected =          8'b11001100;
sign =                    1;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00010100;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 16;
posit_expected =          8'b11000011;
sign =                    1;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00011101;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 17;
posit_expected =          8'b00001111;
sign =                    0;
reg_s =                   0;
reg_len =                 4;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00000111;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 18;
posit_expected =          8'b00111000;
sign =                    0;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00011000;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 19;
posit_expected =          8'b10000101;
sign =                    1;
reg_s =                   1;
reg_len =                 5;
regime_bits =             8'b00011110;
exp =                     8'b00000000;
mant =                    8'b00000011;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 20;
posit_expected =          8'b10001001;
sign =                    1;
reg_s =                   1;
reg_len =                 4;
regime_bits =             8'b00001110;
exp =                     8'b00000000;
mant =                    8'b00000111;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 21;
posit_expected =          8'b01011100;
sign =                    0;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00011100;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 22;
posit_expected =          8'b01000110;
sign =                    0;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00000110;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 23;
posit_expected =          8'b11000111;
sign =                    1;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00011001;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 24;
posit_expected =          8'b00101100;
sign =                    0;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00001100;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 25;
posit_expected =          8'b11010011;
sign =                    1;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00001101;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 26;
posit_expected =          8'b00011011;
sign =                    0;
reg_s =                   0;
reg_len =                 3;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00001011;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 27;
posit_expected =          8'b01000011;
sign =                    0;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00000011;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 28;
posit_expected =          8'b00110110;
sign =                    0;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00010110;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 29;
posit_expected =          8'b00000110;
sign =                    0;
reg_s =                   0;
reg_len =                 5;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00000010;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 30;
posit_expected =          8'b11010100;
sign =                    1;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00001100;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 31;
posit_expected =          8'b10100100;
sign =                    1;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00011100;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 32;
posit_expected =          8'b11001110;
sign =                    1;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00010010;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 33;
posit_expected =          8'b01000010;
sign =                    0;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00000010;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 34;
posit_expected =          8'b11110000;
sign =                    1;
reg_s =                   0;
reg_len =                 3;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00000000;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 35;
posit_expected =          8'b01000101;
sign =                    0;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00000101;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 36;
posit_expected =          8'b00110001;
sign =                    0;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00010001;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 37;
posit_expected =          8'b00101010;
sign =                    0;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00001010;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 38;
posit_expected =          8'b01001111;
sign =                    0;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00001111;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 39;
posit_expected =          8'b11110001;
sign =                    1;
reg_s =                   0;
reg_len =                 4;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00000111;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 40;
posit_expected =          8'b10100000;
sign =                    1;
reg_s =                   1;
reg_len =                 3;
regime_bits =             8'b00000110;
exp =                     8'b00000000;
mant =                    8'b00000000;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 41;
posit_expected =          8'b10111011;
sign =                    1;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00000101;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 42;
posit_expected =          8'b01011111;
sign =                    0;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00011111;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 43;
posit_expected =          8'b00010110;
sign =                    0;
reg_s =                   0;
reg_len =                 3;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00000110;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 44;
posit_expected =          8'b10011011;
sign =                    1;
reg_s =                   1;
reg_len =                 3;
regime_bits =             8'b00000110;
exp =                     8'b00000000;
mant =                    8'b00000101;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 45;
posit_expected =          8'b01010110;
sign =                    0;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00010110;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 46;
posit_expected =          8'b10101011;
sign =                    1;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00010101;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 47;
posit_expected =          8'b01100011;
sign =                    0;
reg_s =                   1;
reg_len =                 3;
regime_bits =             8'b00000110;
exp =                     8'b00000000;
mant =                    8'b00000011;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 48;
posit_expected =          8'b10000001;
sign =                    1;
reg_s =                   1;
reg_len =                 8;
regime_bits =             8'b11111110;
exp =                     8'b00000000;
mant =                    8'b00000000;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 49;
posit_expected =          8'b00111111;
sign =                    0;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00011111;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 50;
posit_expected =          8'b00101101;
sign =                    0;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00001101;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 51;
posit_expected =          8'b11011111;
sign =                    1;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00000001;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 52;
posit_expected =          8'b01111001;
sign =                    0;
reg_s =                   1;
reg_len =                 5;
regime_bits =             8'b00011110;
exp =                     8'b00000000;
mant =                    8'b00000001;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 53;
posit_expected =          8'b01000111;
sign =                    0;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00000111;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 54;
posit_expected =          8'b11100001;
sign =                    1;
reg_s =                   0;
reg_len =                 3;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00001111;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 55;
posit_expected =          8'b11110011;
sign =                    1;
reg_s =                   0;
reg_len =                 4;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00000101;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 56;
posit_expected =          8'b01001100;
sign =                    0;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00001100;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 57;
posit_expected =          8'b00000001;
sign =                    0;
reg_s =                   0;
reg_len =                 7;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00000000;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 58;
posit_expected =          8'b11011000;
sign =                    1;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00001000;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 59;
posit_expected =          8'b10010010;
sign =                    1;
reg_s =                   1;
reg_len =                 3;
regime_bits =             8'b00000110;
exp =                     8'b00000000;
mant =                    8'b00001110;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 60;
posit_expected =          8'b10110100;
sign =                    1;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00001100;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 61;
posit_expected =          8'b11011001;
sign =                    1;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00000111;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 62;
posit_expected =          8'b10000010;
sign =                    1;
reg_s =                   1;
reg_len =                 7;
regime_bits =             8'b01111110;
exp =                     8'b00000000;
mant =                    8'b00000000;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 63;
posit_expected =          8'b11011011;
sign =                    1;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00000101;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 64;
posit_expected =          8'b01101001;
sign =                    0;
reg_s =                   1;
reg_len =                 3;
regime_bits =             8'b00000110;
exp =                     8'b00000000;
mant =                    8'b00001001;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 65;
posit_expected =          8'b01101100;
sign =                    0;
reg_s =                   1;
reg_len =                 3;
regime_bits =             8'b00000110;
exp =                     8'b00000000;
mant =                    8'b00001100;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 66;
posit_expected =          8'b10011001;
sign =                    1;
reg_s =                   1;
reg_len =                 3;
regime_bits =             8'b00000110;
exp =                     8'b00000000;
mant =                    8'b00000111;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 67;
posit_expected =          8'b01001001;
sign =                    0;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00001001;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 68;
posit_expected =          8'b01101110;
sign =                    0;
reg_s =                   1;
reg_len =                 3;
regime_bits =             8'b00000110;
exp =                     8'b00000000;
mant =                    8'b00001110;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 69;
posit_expected =          8'b01110011;
sign =                    0;
reg_s =                   1;
reg_len =                 4;
regime_bits =             8'b00001110;
exp =                     8'b00000000;
mant =                    8'b00000011;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 70;
posit_expected =          8'b00101001;
sign =                    0;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00001001;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 71;
posit_expected =          8'b00111011;
sign =                    0;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00011011;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 72;
posit_expected =          8'b01001110;
sign =                    0;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00001110;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 73;
posit_expected =          8'b11011110;
sign =                    1;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00000010;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 74;
posit_expected =          8'b00001011;
sign =                    0;
reg_s =                   0;
reg_len =                 4;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00000011;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 75;
posit_expected =          8'b00010100;
sign =                    0;
reg_s =                   0;
reg_len =                 3;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00000100;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 76;
posit_expected =          8'b10110101;
sign =                    1;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00001011;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 77;
posit_expected =          8'b01110110;
sign =                    0;
reg_s =                   1;
reg_len =                 4;
regime_bits =             8'b00001110;
exp =                     8'b00000000;
mant =                    8'b00000110;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 78;
posit_expected =          8'b11010111;
sign =                    1;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00001001;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 79;
posit_expected =          8'b11001010;
sign =                    1;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00010110;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 80;
posit_expected =          8'b10000100;
sign =                    1;
reg_s =                   1;
reg_len =                 6;
regime_bits =             8'b00111110;
exp =                     8'b00000000;
mant =                    8'b00000000;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 81;
posit_expected =          8'b10001000;
sign =                    1;
reg_s =                   1;
reg_len =                 5;
regime_bits =             8'b00011110;
exp =                     8'b00000000;
mant =                    8'b00000000;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 82;
posit_expected =          8'b10100101;
sign =                    1;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00011011;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 83;
posit_expected =          8'b01111000;
sign =                    0;
reg_s =                   1;
reg_len =                 5;
regime_bits =             8'b00011110;
exp =                     8'b00000000;
mant =                    8'b00000000;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 84;
posit_expected =          8'b01010111;
sign =                    0;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00010111;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 85;
posit_expected =          8'b00100101;
sign =                    0;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00000101;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 86;
posit_expected =          8'b00110010;
sign =                    0;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00010010;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 87;
posit_expected =          8'b11110110;
sign =                    1;
reg_s =                   0;
reg_len =                 4;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00000010;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 88;
posit_expected =          8'b10111111;
sign =                    1;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00000001;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 89;
posit_expected =          8'b00110011;
sign =                    0;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00010011;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 90;
posit_expected =          8'b10100010;
sign =                    1;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00011110;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 91;
posit_expected =          8'b10100001;
sign =                    1;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00011111;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 92;
posit_expected =          8'b01110000;
sign =                    0;
reg_s =                   1;
reg_len =                 4;
regime_bits =             8'b00001110;
exp =                     8'b00000000;
mant =                    8'b00000000;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 93;
posit_expected =          8'b11101001;
sign =                    1;
reg_s =                   0;
reg_len =                 3;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00000111;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 94;
posit_expected =          8'b00101111;
sign =                    0;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00001111;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 95;
posit_expected =          8'b01011011;
sign =                    0;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00011011;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 96;
posit_expected =          8'b01101111;
sign =                    0;
reg_s =                   1;
reg_len =                 3;
regime_bits =             8'b00000110;
exp =                     8'b00000000;
mant =                    8'b00001111;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 97;
posit_expected =          8'b10010110;
sign =                    1;
reg_s =                   1;
reg_len =                 3;
regime_bits =             8'b00000110;
exp =                     8'b00000000;
mant =                    8'b00001010;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 98;
posit_expected =          8'b01010010;
sign =                    0;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00010010;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 99;
posit_expected =          8'b10001110;
sign =                    1;
reg_s =                   1;
reg_len =                 4;
regime_bits =             8'b00001110;
exp =                     8'b00000000;
mant =                    8'b00000010;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 100;
posit_expected =          8'b10101001;
sign =                    1;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00010111;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 101;
posit_expected =          8'b10011101;
sign =                    1;
reg_s =                   1;
reg_len =                 3;
regime_bits =             8'b00000110;
exp =                     8'b00000000;
mant =                    8'b00000011;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 102;
posit_expected =          8'b00011001;
sign =                    0;
reg_s =                   0;
reg_len =                 3;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00001001;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 103;
posit_expected =          8'b11101110;
sign =                    1;
reg_s =                   0;
reg_len =                 3;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00000010;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 104;
posit_expected =          8'b00111010;
sign =                    0;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00011010;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 105;
posit_expected =          8'b10110000;
sign =                    1;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00010000;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 106;
posit_expected =          8'b10010101;
sign =                    1;
reg_s =                   1;
reg_len =                 3;
regime_bits =             8'b00000110;
exp =                     8'b00000000;
mant =                    8'b00001011;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 107;
posit_expected =          8'b11111110;
sign =                    1;
reg_s =                   0;
reg_len =                 6;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00000000;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 108;
posit_expected =          8'b00011111;
sign =                    0;
reg_s =                   0;
reg_len =                 3;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00001111;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 109;
posit_expected =          8'b01010100;
sign =                    0;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00010100;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 110;
posit_expected =          8'b11001101;
sign =                    1;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00010011;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 111;
posit_expected =          8'b11000101;
sign =                    1;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00011011;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 112;
posit_expected =          8'b01110101;
sign =                    0;
reg_s =                   1;
reg_len =                 4;
regime_bits =             8'b00001110;
exp =                     8'b00000000;
mant =                    8'b00000101;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 113;
posit_expected =          8'b11100010;
sign =                    1;
reg_s =                   0;
reg_len =                 3;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00001110;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 114;
posit_expected =          8'b00001010;
sign =                    0;
reg_s =                   0;
reg_len =                 4;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00000010;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 115;
posit_expected =          8'b10110001;
sign =                    1;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00001111;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 116;
posit_expected =          8'b00010101;
sign =                    0;
reg_s =                   0;
reg_len =                 3;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00000101;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 117;
posit_expected =          8'b10111100;
sign =                    1;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00000100;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 118;
posit_expected =          8'b01010011;
sign =                    0;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00010011;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 119;
posit_expected =          8'b00000100;
sign =                    0;
reg_s =                   0;
reg_len =                 5;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00000000;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 120;
posit_expected =          8'b10011010;
sign =                    1;
reg_s =                   1;
reg_len =                 3;
regime_bits =             8'b00000110;
exp =                     8'b00000000;
mant =                    8'b00000110;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 121;
posit_expected =          8'b10001010;
sign =                    1;
reg_s =                   1;
reg_len =                 4;
regime_bits =             8'b00001110;
exp =                     8'b00000000;
mant =                    8'b00000110;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 122;
posit_expected =          8'b10000111;
sign =                    1;
reg_s =                   1;
reg_len =                 5;
regime_bits =             8'b00011110;
exp =                     8'b00000000;
mant =                    8'b00000001;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 123;
posit_expected =          8'b11111000;
sign =                    1;
reg_s =                   0;
reg_len =                 4;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00000000;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 124;
posit_expected =          8'b10100111;
sign =                    1;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00011001;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 125;
posit_expected =          8'b00010011;
sign =                    0;
reg_s =                   0;
reg_len =                 3;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00000011;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 126;
posit_expected =          8'b01001011;
sign =                    0;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00001011;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 127;
posit_expected =          8'b11000000;
sign =                    1;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00000000;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 128;
posit_expected =          8'b01110001;
sign =                    0;
reg_s =                   1;
reg_len =                 4;
regime_bits =             8'b00001110;
exp =                     8'b00000000;
mant =                    8'b00000001;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 129;
posit_expected =          8'b10101010;
sign =                    1;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00010110;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 130;
posit_expected =          8'b10101000;
sign =                    1;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00011000;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 131;
posit_expected =          8'b00100000;
sign =                    0;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00000000;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 132;
posit_expected =          8'b00110000;
sign =                    0;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00010000;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 133;
posit_expected =          8'b11101000;
sign =                    1;
reg_s =                   0;
reg_len =                 3;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00001000;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 134;
posit_expected =          8'b11101111;
sign =                    1;
reg_s =                   0;
reg_len =                 3;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00000001;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 135;
posit_expected =          8'b11011010;
sign =                    1;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00000110;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 136;
posit_expected =          8'b10000110;
sign =                    1;
reg_s =                   1;
reg_len =                 5;
regime_bits =             8'b00011110;
exp =                     8'b00000000;
mant =                    8'b00000010;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 137;
posit_expected =          8'b11000110;
sign =                    1;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00011010;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 138;
posit_expected =          8'b00101110;
sign =                    0;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00001110;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 139;
posit_expected =          8'b11110101;
sign =                    1;
reg_s =                   0;
reg_len =                 4;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00000011;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 140;
posit_expected =          8'b10010111;
sign =                    1;
reg_s =                   1;
reg_len =                 3;
regime_bits =             8'b00000110;
exp =                     8'b00000000;
mant =                    8'b00001001;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 141;
posit_expected =          8'b10001011;
sign =                    1;
reg_s =                   1;
reg_len =                 4;
regime_bits =             8'b00001110;
exp =                     8'b00000000;
mant =                    8'b00000101;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 142;
posit_expected =          8'b10001111;
sign =                    1;
reg_s =                   1;
reg_len =                 4;
regime_bits =             8'b00001110;
exp =                     8'b00000000;
mant =                    8'b00000001;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 143;
posit_expected =          8'b01100100;
sign =                    0;
reg_s =                   1;
reg_len =                 3;
regime_bits =             8'b00000110;
exp =                     8'b00000000;
mant =                    8'b00000100;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 144;
posit_expected =          8'b11110100;
sign =                    1;
reg_s =                   0;
reg_len =                 4;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00000100;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 145;
posit_expected =          8'b01111111;
sign =                    0;
reg_s =                   1;
reg_len =                 8;
regime_bits =             8'b11111110;
exp =                     8'b00000000;
mant =                    8'b00000000;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 146;
posit_expected =          8'b01111110;
sign =                    0;
reg_s =                   1;
reg_len =                 7;
regime_bits =             8'b01111110;
exp =                     8'b00000000;
mant =                    8'b00000000;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 147;
posit_expected =          8'b01110111;
sign =                    0;
reg_s =                   1;
reg_len =                 4;
regime_bits =             8'b00001110;
exp =                     8'b00000000;
mant =                    8'b00000111;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 148;
posit_expected =          8'b00001100;
sign =                    0;
reg_s =                   0;
reg_len =                 4;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00000100;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 149;
posit_expected =          8'b11101101;
sign =                    1;
reg_s =                   0;
reg_len =                 3;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00000011;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 150;
posit_expected =          8'b11111100;
sign =                    1;
reg_s =                   0;
reg_len =                 5;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00000000;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 151;
posit_expected =          8'b11100011;
sign =                    1;
reg_s =                   0;
reg_len =                 3;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00001101;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 152;
posit_expected =          8'b10000011;
sign =                    1;
reg_s =                   1;
reg_len =                 6;
regime_bits =             8'b00111110;
exp =                     8'b00000000;
mant =                    8'b00000001;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 153;
posit_expected =          8'b00001110;
sign =                    0;
reg_s =                   0;
reg_len =                 4;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00000110;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 154;
posit_expected =          8'b00000111;
sign =                    0;
reg_s =                   0;
reg_len =                 5;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00000011;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 155;
posit_expected =          8'b11111010;
sign =                    1;
reg_s =                   0;
reg_len =                 5;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00000010;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 156;
posit_expected =          8'b10100011;
sign =                    1;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00011101;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 157;
posit_expected =          8'b01011110;
sign =                    0;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00011110;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 158;
posit_expected =          8'b01110010;
sign =                    0;
reg_s =                   1;
reg_len =                 4;
regime_bits =             8'b00001110;
exp =                     8'b00000000;
mant =                    8'b00000010;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 159;
posit_expected =          8'b11111001;
sign =                    1;
reg_s =                   0;
reg_len =                 5;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00000011;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 160;
posit_expected =          8'b11010010;
sign =                    1;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00001110;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 161;
posit_expected =          8'b11000001;
sign =                    1;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00011111;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 162;
posit_expected =          8'b11111101;
sign =                    1;
reg_s =                   0;
reg_len =                 6;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00000001;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 163;
posit_expected =          8'b01110100;
sign =                    0;
reg_s =                   1;
reg_len =                 4;
regime_bits =             8'b00001110;
exp =                     8'b00000000;
mant =                    8'b00000100;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 164;
posit_expected =          8'b11011100;
sign =                    1;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00000100;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 165;
posit_expected =          8'b00111110;
sign =                    0;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00011110;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 166;
posit_expected =          8'b10010000;
sign =                    1;
reg_s =                   1;
reg_len =                 4;
regime_bits =             8'b00001110;
exp =                     8'b00000000;
mant =                    8'b00000000;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 167;
posit_expected =          8'b10010011;
sign =                    1;
reg_s =                   1;
reg_len =                 3;
regime_bits =             8'b00000110;
exp =                     8'b00000000;
mant =                    8'b00001101;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 168;
posit_expected =          8'b10111001;
sign =                    1;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00000111;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 169;
posit_expected =          8'b10101110;
sign =                    1;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00010010;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 170;
posit_expected =          8'b10011000;
sign =                    1;
reg_s =                   1;
reg_len =                 3;
regime_bits =             8'b00000110;
exp =                     8'b00000000;
mant =                    8'b00001000;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 171;
posit_expected =          8'b11100100;
sign =                    1;
reg_s =                   0;
reg_len =                 3;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00001100;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 172;
posit_expected =          8'b01101101;
sign =                    0;
reg_s =                   1;
reg_len =                 3;
regime_bits =             8'b00000110;
exp =                     8'b00000000;
mant =                    8'b00001101;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 173;
posit_expected =          8'b00110100;
sign =                    0;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00010100;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 174;
posit_expected =          8'b10111101;
sign =                    1;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00000011;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 175;
posit_expected =          8'b00111101;
sign =                    0;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00011101;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 176;
posit_expected =          8'b01010001;
sign =                    0;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00010001;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 177;
posit_expected =          8'b00011110;
sign =                    0;
reg_s =                   0;
reg_len =                 3;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00001110;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 178;
posit_expected =          8'b01101010;
sign =                    0;
reg_s =                   1;
reg_len =                 3;
regime_bits =             8'b00000110;
exp =                     8'b00000000;
mant =                    8'b00001010;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 179;
posit_expected =          8'b11101100;
sign =                    1;
reg_s =                   0;
reg_len =                 3;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00000100;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 180;
posit_expected =          8'b01011010;
sign =                    0;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00011010;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 181;
posit_expected =          8'b11010101;
sign =                    1;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00001011;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 182;
posit_expected =          8'b00011100;
sign =                    0;
reg_s =                   0;
reg_len =                 3;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00001100;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 183;
posit_expected =          8'b00110101;
sign =                    0;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00010101;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 184;
posit_expected =          8'b01011101;
sign =                    0;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00011101;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 185;
posit_expected =          8'b01011000;
sign =                    0;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00011000;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 186;
posit_expected =          8'b01101000;
sign =                    0;
reg_s =                   1;
reg_len =                 3;
regime_bits =             8'b00000110;
exp =                     8'b00000000;
mant =                    8'b00001000;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 187;
posit_expected =          8'b11100101;
sign =                    1;
reg_s =                   0;
reg_len =                 3;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00001011;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 188;
posit_expected =          8'b11011101;
sign =                    1;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00000011;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 189;
posit_expected =          8'b00011000;
sign =                    0;
reg_s =                   0;
reg_len =                 3;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00001000;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 190;
posit_expected =          8'b01011001;
sign =                    0;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00011001;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 191;
posit_expected =          8'b01000001;
sign =                    0;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00000001;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 192;
posit_expected =          8'b01111100;
sign =                    0;
reg_s =                   1;
reg_len =                 6;
regime_bits =             8'b00111110;
exp =                     8'b00000000;
mant =                    8'b00000000;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 193;
posit_expected =          8'b00010000;
sign =                    0;
reg_s =                   0;
reg_len =                 3;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00000000;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 194;
posit_expected =          8'b01010101;
sign =                    0;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00010101;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 195;
posit_expected =          8'b00100001;
sign =                    0;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00000001;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 196;
posit_expected =          8'b00001101;
sign =                    0;
reg_s =                   0;
reg_len =                 4;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00000101;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 197;
posit_expected =          8'b10000000;
sign =                    1;
reg_s =                   'bx;
reg_len =                 'bx;
regime_bits =             8'b00000000;
exp =                     8'b00000000;
mant =                    8'b00000000;
is_zero =                 0;
is_inf =                  1;
#10;

test_no =                 198;
posit_expected =          8'b10011111;
sign =                    1;
reg_s =                   1;
reg_len =                 3;
regime_bits =             8'b00000110;
exp =                     8'b00000000;
mant =                    8'b00000001;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 199;
posit_expected =          8'b01100111;
sign =                    0;
reg_s =                   1;
reg_len =                 3;
regime_bits =             8'b00000110;
exp =                     8'b00000000;
mant =                    8'b00000111;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 200;
posit_expected =          8'b00110111;
sign =                    0;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00010111;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 201;
posit_expected =          8'b11001111;
sign =                    1;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00010001;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 202;
posit_expected =          8'b00001001;
sign =                    0;
reg_s =                   0;
reg_len =                 4;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00000001;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 203;
posit_expected =          8'b11001011;
sign =                    1;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00010101;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 204;
posit_expected =          8'b00000011;
sign =                    0;
reg_s =                   0;
reg_len =                 6;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00000001;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 205;
posit_expected =          8'b01100000;
sign =                    0;
reg_s =                   1;
reg_len =                 3;
regime_bits =             8'b00000110;
exp =                     8'b00000000;
mant =                    8'b00000000;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 206;
posit_expected =          8'b00100100;
sign =                    0;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00000100;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 207;
posit_expected =          8'b11010000;
sign =                    1;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00010000;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 208;
posit_expected =          8'b10111010;
sign =                    1;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00000110;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 209;
posit_expected =          8'b11000010;
sign =                    1;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00011110;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 210;
posit_expected =          8'b11010001;
sign =                    1;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00001111;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 211;
posit_expected =          8'b10010001;
sign =                    1;
reg_s =                   1;
reg_len =                 3;
regime_bits =             8'b00000110;
exp =                     8'b00000000;
mant =                    8'b00001111;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 212;
posit_expected =          8'b00000010;
sign =                    0;
reg_s =                   0;
reg_len =                 6;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00000000;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 213;
posit_expected =          8'b10101101;
sign =                    1;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00010011;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 214;
posit_expected =          8'b10110110;
sign =                    1;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00001010;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 215;
posit_expected =          8'b11110010;
sign =                    1;
reg_s =                   0;
reg_len =                 4;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00000110;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 216;
posit_expected =          8'b01000100;
sign =                    0;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00000100;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 217;
posit_expected =          8'b11111011;
sign =                    1;
reg_s =                   0;
reg_len =                 5;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00000001;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 218;
posit_expected =          8'b11100000;
sign =                    1;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00000000;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 219;
posit_expected =          8'b10001101;
sign =                    1;
reg_s =                   1;
reg_len =                 4;
regime_bits =             8'b00001110;
exp =                     8'b00000000;
mant =                    8'b00000011;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 220;
posit_expected =          8'b01100001;
sign =                    0;
reg_s =                   1;
reg_len =                 3;
regime_bits =             8'b00000110;
exp =                     8'b00000000;
mant =                    8'b00000001;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 221;
posit_expected =          8'b00010010;
sign =                    0;
reg_s =                   0;
reg_len =                 3;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00000010;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 222;
posit_expected =          8'b10110111;
sign =                    1;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00001001;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 223;
posit_expected =          8'b11100110;
sign =                    1;
reg_s =                   0;
reg_len =                 3;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00001010;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 224;
posit_expected =          8'b10011110;
sign =                    1;
reg_s =                   1;
reg_len =                 3;
regime_bits =             8'b00000110;
exp =                     8'b00000000;
mant =                    8'b00000010;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 225;
posit_expected =          8'b11001000;
sign =                    1;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00011000;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 226;
posit_expected =          8'b10011100;
sign =                    1;
reg_s =                   1;
reg_len =                 3;
regime_bits =             8'b00000110;
exp =                     8'b00000000;
mant =                    8'b00000100;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 227;
posit_expected =          8'b11000100;
sign =                    1;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00011100;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 228;
posit_expected =          8'b11010110;
sign =                    1;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00001010;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 229;
posit_expected =          8'b00100011;
sign =                    0;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00000011;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 230;
posit_expected =          8'b10101111;
sign =                    1;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00010001;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 231;
posit_expected =          8'b00001000;
sign =                    0;
reg_s =                   0;
reg_len =                 4;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00000000;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 232;
posit_expected =          8'b11101011;
sign =                    1;
reg_s =                   0;
reg_len =                 3;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00000101;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 233;
posit_expected =          8'b01101011;
sign =                    0;
reg_s =                   1;
reg_len =                 3;
regime_bits =             8'b00000110;
exp =                     8'b00000000;
mant =                    8'b00001011;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 234;
posit_expected =          8'b01010000;
sign =                    0;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00010000;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 235;
posit_expected =          8'b00101011;
sign =                    0;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00001011;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 236;
posit_expected =          8'b11100111;
sign =                    1;
reg_s =                   0;
reg_len =                 3;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00001001;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 237;
posit_expected =          8'b00011101;
sign =                    0;
reg_s =                   0;
reg_len =                 3;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00001101;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 238;
posit_expected =          8'b10110010;
sign =                    1;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00001110;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 239;
posit_expected =          8'b11001001;
sign =                    1;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00010111;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 240;
posit_expected =          8'b01000000;
sign =                    0;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00000000;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 241;
posit_expected =          8'b10010100;
sign =                    1;
reg_s =                   1;
reg_len =                 3;
regime_bits =             8'b00000110;
exp =                     8'b00000000;
mant =                    8'b00001100;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 242;
posit_expected =          8'b10101100;
sign =                    1;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00010100;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 243;
posit_expected =          8'b11110111;
sign =                    1;
reg_s =                   0;
reg_len =                 4;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00000001;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 244;
posit_expected =          8'b00000000;
sign =                    0;
reg_s =                   'bx;
reg_len =                 'bx;
regime_bits =             8'b00000000;
exp =                     8'b00000000;
mant =                    8'b00000000;
is_zero =                 1;
is_inf =                  0;
#10;

test_no =                 245;
posit_expected =          8'b10111110;
sign =                    1;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00000010;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 246;
posit_expected =          8'b01111011;
sign =                    0;
reg_s =                   1;
reg_len =                 5;
regime_bits =             8'b00011110;
exp =                     8'b00000000;
mant =                    8'b00000011;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 247;
posit_expected =          8'b01001000;
sign =                    0;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00001000;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 248;
posit_expected =          8'b00100010;
sign =                    0;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00000010;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 249;
posit_expected =          8'b10100110;
sign =                    1;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00011010;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 250;
posit_expected =          8'b01111101;
sign =                    0;
reg_s =                   1;
reg_len =                 6;
regime_bits =             8'b00111110;
exp =                     8'b00000000;
mant =                    8'b00000001;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 251;
posit_expected =          8'b10110011;
sign =                    1;
reg_s =                   1;
reg_len =                 2;
regime_bits =             8'b00000010;
exp =                     8'b00000000;
mant =                    8'b00001101;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 252;
posit_expected =          8'b00101000;
sign =                    0;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00001000;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 253;
posit_expected =          8'b00100110;
sign =                    0;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00000110;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 254;
posit_expected =          8'b00111001;
sign =                    0;
reg_s =                   0;
reg_len =                 2;
regime_bits =             8'b00000001;
exp =                     8'b00000000;
mant =                    8'b00011001;
is_zero =                 0;
is_inf =                  0;
#10;

test_no =                 255;
posit_expected =          8'b01100010;
sign =                    0;
reg_s =                   1;
reg_len =                 3;
regime_bits =             8'b00000110;
exp =                     8'b00000000;
mant =                    8'b00000010;
is_zero =                 0;
is_inf =                  0;
#10;

