// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module snax_MX_tensor_core_ReqRspManager(	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7
  input         clock,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7
                reset,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7
  output        io_reqRspIO_req_ready,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
  input         io_reqRspIO_req_valid,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
  input  [31:0] io_reqRspIO_req_bits_addr,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
  input         io_reqRspIO_req_bits_write,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
  input  [31:0] io_reqRspIO_req_bits_data,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
  input  [3:0]  io_reqRspIO_req_bits_strb,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
  input         io_reqRspIO_rsp_ready,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
  output        io_reqRspIO_rsp_valid,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
  output [31:0] io_reqRspIO_rsp_bits_data,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
  input         io_readWriteRegIO_ready,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
  output        io_readWriteRegIO_valid,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
  output [31:0] io_readWriteRegIO_bits_0,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_1,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_2,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_3,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_4,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_5,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_6,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_7,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_8,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_9,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_10,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_11,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_12,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_13,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_14,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_15,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_16,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_17,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_18,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_19,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_20,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_21,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_22,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_23,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_24,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_25,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_27,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_28,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_29,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_30,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_31,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_32,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_33,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_34,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_35,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_36,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_37,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_38,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_39,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_40,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_41,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_42,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readWriteRegIO_bits_43,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
  input  [31:0] io_readOnlyReg_0,	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
                io_readOnlyReg_1	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:70:19
);

  wire              io_reqRspIO_req_ready_0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:197:21, :198:27, :199:24
  reg  [31:0]       regs_0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]       regs_1;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]       regs_2;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]       regs_3;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]       regs_4;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]       regs_5;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]       regs_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]       regs_7;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]       regs_8;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]       regs_9;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]       regs_10;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]       regs_11;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]       regs_12;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]       regs_13;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]       regs_14;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]       regs_15;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]       regs_16;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]       regs_17;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]       regs_18;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]       regs_19;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]       regs_20;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]       regs_21;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]       regs_22;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]       regs_23;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]       regs_24;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]       regs_25;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]       regs_26;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]       regs_27;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]       regs_28;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]       regs_29;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]       regs_30;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]       regs_31;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]       regs_32;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]       regs_33;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]       regs_34;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]       regs_35;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]       regs_36;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]       regs_37;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]       regs_38;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]       regs_39;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]       regs_40;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]       regs_41;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]       regs_42;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]       regs_43;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  reg  [31:0]       regs_44;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21
  wire              _writeReg_T = io_reqRspIO_req_ready_0 & io_reqRspIO_req_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/reqRspManager/ReqRspManager.scala:197:21, :198:27, :199:24
  wire              readReg = _writeReg_T & ~io_reqRspIO_req_bits_write;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/reqRspManager/ReqRspManager.scala:82:{40,43}
  wire              writeReg = _writeReg_T & io_reqRspIO_req_bits_write;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/reqRspManager/ReqRspManager.scala:83:40
  wire              _check_acc_status_T =
    io_reqRspIO_req_valid & io_reqRspIO_req_bits_write;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:84:40
  wire              _io_readWriteRegIO_valid_T = io_reqRspIO_req_bits_addr == 32'h2C;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:86:32
  wire [31:0]       remainingMask =
    {{8{io_reqRspIO_req_bits_strb[3]}},
     {8{io_reqRspIO_req_bits_strb[2]}},
     {8{io_reqRspIO_req_bits_strb[1]}},
     {8{io_reqRspIO_req_bits_strb[0]}}};	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:89:12, :103:40
  wire [32:0]       _GEN = {1'h0, io_reqRspIO_req_bits_addr};	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:82:43, :127:46
  wire              _GEN_0 = _GEN < 33'h2D;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:127:46, :129:29
  reg               readRegBusy;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:144:28
  reg  [31:0]       readRegBuffer;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:148:30
  `ifndef SYNTHESIS	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:132:15
    always @(posedge clock) begin	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:132:15
      if (writeReg & ~_GEN_0 & ~reset & (|remainingMask)) begin	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:83:40, :103:40, :129:{29,50}, :132:15, :133:16
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:132:15
          $error("Assertion failed: csr write address overflow! Address: %d, Max: 44, Config: %d\n    at ReqRspManager.scala:132 assert(\n",
                 _GEN, io_reqRspIO_req_bits_data);	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:127:46, :132:15
        if (`STOP_COND_)	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:132:15
          $fatal;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:132:15
      end
      if (readReg & ~reset & io_reqRspIO_req_bits_addr > 32'h5D) begin	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:82:40, :132:15, :166:11, :167:33
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:166:11
          $error("Assertion failed: csr read address overflow! Max allowed address is 46\n    at ReqRspManager.scala:166 assert(\n");	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:166:11
        if (`STOP_COND_)	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:166:11
          $fatal;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:166:11
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire [63:0][31:0] _GEN_1 =
    {{regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {regs_0},
     {io_readOnlyReg_1},
     {io_readOnlyReg_0},
     {regs_44},
     {regs_43},
     {regs_42},
     {regs_41},
     {regs_40},
     {regs_39},
     {regs_38},
     {regs_37},
     {regs_36},
     {regs_35},
     {regs_34},
     {regs_33},
     {regs_32},
     {regs_31},
     {regs_30},
     {regs_29},
     {regs_28},
     {regs_27},
     {regs_26},
     {regs_25},
     {regs_24},
     {regs_23},
     {regs_22},
     {regs_21},
     {regs_20},
     {regs_19},
     {regs_18},
     {regs_17},
     {regs_16},
     {regs_15},
     {regs_14},
     {regs_13},
     {regs_12},
     {regs_11},
     {regs_10},
     {regs_9},
     {regs_8},
     {regs_7},
     {regs_6},
     {regs_5},
     {regs_4},
     {regs_3},
     {regs_2},
     {regs_1},
     {regs_0}};	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :170:33
  wire [31:0]       _GEN_2 = _GEN_1[io_reqRspIO_req_bits_addr[5:0]];	// <stdin>:908:43, src/main/scala/snax/reqRspManager/ReqRspManager.scala:170:33
  wire              io_reqRspIO_rsp_valid_0 = readReg | readRegBusy;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:82:40, :144:28, :165:17, :171:33, :172:27
  assign io_reqRspIO_req_ready_0 =
    ~readRegBusy
    & (~(_check_acc_status_T & _io_readWriteRegIO_valid_T & io_reqRspIO_req_bits_strb[0]
         & io_reqRspIO_req_bits_data[0] | _check_acc_status_T & _io_readWriteRegIO_valid_T
         & io_reqRspIO_req_bits_strb[0] & io_reqRspIO_req_bits_data[0])
       | io_readWriteRegIO_ready);	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:84:40, :86:32, :89:{12,78}, :91:30, :97:78, :144:28, :197:21, :198:27, :199:24, :200:27, :201:32, :202:27, :204:27
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7
    if (reset) begin	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7
      regs_0 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_1 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_2 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_3 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_4 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_5 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_6 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_7 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_8 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_9 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_10 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_11 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_12 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_13 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_14 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_15 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_16 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_17 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_18 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_19 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_20 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_21 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_22 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_23 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_24 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_25 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_26 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_27 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_28 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_29 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_30 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_31 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_32 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_33 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_34 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_35 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_36 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_37 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_38 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_39 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_40 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_41 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_42 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_43 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      regs_44 <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
      readRegBusy <= 1'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:82:43, :144:28
      readRegBuffer <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:29, :148:30
    end
    else begin	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7
      automatic logic [63:0][31:0] _GEN_3;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:130:55
      automatic logic [31:0]       _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:130:64
      _GEN_3 =
        {{regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_0},
         {regs_44},
         {regs_43},
         {regs_42},
         {regs_41},
         {regs_40},
         {regs_39},
         {regs_38},
         {regs_37},
         {regs_36},
         {regs_35},
         {regs_34},
         {regs_33},
         {regs_32},
         {regs_31},
         {regs_30},
         {regs_29},
         {regs_28},
         {regs_27},
         {regs_26},
         {regs_25},
         {regs_24},
         {regs_23},
         {regs_22},
         {regs_21},
         {regs_20},
         {regs_19},
         {regs_18},
         {regs_17},
         {regs_16},
         {regs_15},
         {regs_14},
         {regs_13},
         {regs_12},
         {regs_11},
         {regs_10},
         {regs_9},
         {regs_8},
         {regs_7},
         {regs_6},
         {regs_5},
         {regs_4},
         {regs_3},
         {regs_2},
         {regs_1},
         {regs_0}};	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:55
      _regs_T_6 =
        _GEN_3[io_reqRspIO_req_bits_addr[5:0]] & ~remainingMask
        | io_reqRspIO_req_bits_data & remainingMask;	// <stdin>:780:26, src/main/scala/snax/reqRspManager/ReqRspManager.scala:103:40, :130:{55,57,64,76}
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h0)	// <stdin>:777:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_0 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h1)	// <stdin>:777:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_1 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h2)	// <stdin>:777:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_2 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h3)	// <stdin>:777:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_3 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h4)	// <stdin>:777:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_4 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h5)	// <stdin>:777:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_5 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h6)	// <stdin>:777:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_6 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h7)	// <stdin>:777:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_7 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h8)	// <stdin>:777:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_8 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h9)	// <stdin>:777:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_9 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'hA)	// <stdin>:777:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_10 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'hB)	// <stdin>:777:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_11 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'hC)	// <stdin>:777:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_12 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'hD)	// <stdin>:777:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_13 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'hE)	// <stdin>:777:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_14 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'hF)	// <stdin>:777:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_15 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h10)	// <stdin>:777:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_16 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h11)	// <stdin>:777:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_17 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h12)	// <stdin>:777:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_18 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h13)	// <stdin>:777:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_19 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h14)	// <stdin>:777:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_20 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h15)	// <stdin>:777:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_21 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h16)	// <stdin>:777:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_22 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h17)	// <stdin>:777:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_23 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h18)	// <stdin>:777:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_24 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h19)	// <stdin>:777:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_25 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h1A)	// <stdin>:777:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_26 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h1B)	// <stdin>:777:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_27 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h1C)	// <stdin>:777:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_28 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h1D)	// <stdin>:777:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_29 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h1E)	// <stdin>:777:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_30 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h1F)	// <stdin>:777:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_31 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h20)	// <stdin>:777:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_32 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h21)	// <stdin>:777:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_33 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h22)	// <stdin>:777:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_34 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h23)	// <stdin>:777:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_35 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h24)	// <stdin>:777:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_36 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h25)	// <stdin>:777:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_37 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h26)	// <stdin>:777:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_38 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h27)	// <stdin>:777:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_39 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h28)	// <stdin>:777:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_40 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h29)	// <stdin>:777:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_41 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h2A)	// <stdin>:777:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_42 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h2B)	// <stdin>:777:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_43 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      if (writeReg & _GEN_0 & io_reqRspIO_req_bits_addr[5:0] == 6'h2C)	// <stdin>:777:21, src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21, :83:40, :102:18, :129:{29,50}, :130:30
        regs_44 <= _regs_T_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:21, :130:64
      readRegBusy <= io_reqRspIO_rsp_valid_0 & ~io_reqRspIO_rsp_ready;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:144:28, :145:{40,43}, :165:17, :171:33, :172:27
      if (readReg)	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:82:40
        readRegBuffer <= _GEN_2;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:148:30, :170:33
      else if (readRegBusy) begin	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:144:28
      end
      else	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:144:28
        readRegBuffer <= 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:29, :148:30
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7
      automatic logic [31:0] _RANDOM[0:46];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7
        for (logic [5:0] i = 6'h0; i < 6'h2F; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7
        end	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7
        regs_0 = _RANDOM[6'h0];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_1 = _RANDOM[6'h1];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_2 = _RANDOM[6'h2];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_3 = _RANDOM[6'h3];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_4 = _RANDOM[6'h4];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_5 = _RANDOM[6'h5];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_6 = _RANDOM[6'h6];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_7 = _RANDOM[6'h7];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_8 = _RANDOM[6'h8];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_9 = _RANDOM[6'h9];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_10 = _RANDOM[6'hA];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_11 = _RANDOM[6'hB];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_12 = _RANDOM[6'hC];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_13 = _RANDOM[6'hD];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_14 = _RANDOM[6'hE];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_15 = _RANDOM[6'hF];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_16 = _RANDOM[6'h10];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_17 = _RANDOM[6'h11];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_18 = _RANDOM[6'h12];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_19 = _RANDOM[6'h13];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_20 = _RANDOM[6'h14];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_21 = _RANDOM[6'h15];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_22 = _RANDOM[6'h16];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_23 = _RANDOM[6'h17];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_24 = _RANDOM[6'h18];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_25 = _RANDOM[6'h19];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_26 = _RANDOM[6'h1A];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_27 = _RANDOM[6'h1B];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_28 = _RANDOM[6'h1C];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_29 = _RANDOM[6'h1D];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_30 = _RANDOM[6'h1E];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_31 = _RANDOM[6'h1F];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_32 = _RANDOM[6'h20];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_33 = _RANDOM[6'h21];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_34 = _RANDOM[6'h22];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_35 = _RANDOM[6'h23];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_36 = _RANDOM[6'h24];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_37 = _RANDOM[6'h25];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_38 = _RANDOM[6'h26];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_39 = _RANDOM[6'h27];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_40 = _RANDOM[6'h28];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_41 = _RANDOM[6'h29];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_42 = _RANDOM[6'h2A];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_43 = _RANDOM[6'h2B];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        regs_44 = _RANDOM[6'h2C];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
        readRegBusy = _RANDOM[6'h2D][0];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :144:28
        readRegBuffer = {_RANDOM[6'h2D][31:1], _RANDOM[6'h2E][0]};	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :144:28, :148:30
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7
        regs_0 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_1 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_2 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_3 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_4 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_5 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_6 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_7 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_8 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_9 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_10 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_11 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_12 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_13 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_14 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_15 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_16 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_17 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_18 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_19 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_20 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_21 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_22 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_23 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_24 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_25 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_26 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_27 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_28 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_29 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_30 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_31 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_32 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_33 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_34 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_35 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_36 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_37 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_38 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_39 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_40 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_41 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_42 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_43 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        regs_44 = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:{21,29}
        readRegBusy = 1'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:82:43, :144:28
        readRegBuffer = 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:79:29, :148:30
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_reqRspIO_req_ready = io_reqRspIO_req_ready_0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :197:21, :198:27, :199:24
  assign io_reqRspIO_rsp_valid = io_reqRspIO_rsp_valid_0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :165:17, :171:33, :172:27
  assign io_reqRspIO_rsp_bits_data =
    readReg ? _GEN_2 : readRegBusy ? readRegBuffer : 32'h0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:29, :82:40, :144:28, :148:30, :165:17, :170:33, :172:27, :173:31, :177:31
  assign io_readWriteRegIO_valid =
    writeReg & _io_readWriteRegIO_valid_T & io_reqRspIO_req_bits_strb[0]
    & io_reqRspIO_req_bits_data[0];	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :83:40, :86:32, :89:12, :91:30, :189:78
  assign io_readWriteRegIO_bits_0 = regs_0;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_1 = regs_1;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_2 = regs_2;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_3 = regs_3;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_4 = regs_4;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_5 = regs_5;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_6 = regs_6;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_7 = regs_7;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_8 = regs_8;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_9 = regs_9;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_10 = regs_10;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_11 = regs_11;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_12 = regs_12;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_13 = regs_13;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_14 = regs_14;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_15 = regs_15;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_16 = regs_16;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_17 = regs_17;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_18 = regs_18;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_19 = regs_19;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_20 = regs_20;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_21 = regs_21;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_22 = regs_22;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_23 = regs_23;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_24 = regs_24;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_25 = regs_25;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_27 = regs_27;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_28 = regs_28;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_29 = regs_29;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_30 = regs_30;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_31 = regs_31;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_32 = regs_32;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_33 = regs_33;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_34 = regs_34;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_35 = regs_35;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_36 = regs_36;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_37 = regs_37;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_38 = regs_38;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_39 = regs_39;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_40 = regs_40;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_41 = regs_41;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_42 = regs_42;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
  assign io_readWriteRegIO_bits_43 = regs_43;	// src/main/scala/snax/reqRspManager/ReqRspManager.scala:59:7, :79:21
endmodule

module snax_MX_tensor_core__C0_Reader_AddressGenUnitCounter_SmallCounter(	// src/main/scala/snax/utils/Counter.scala:102:35
  input         clock,	// src/main/scala/snax/utils/Counter.scala:102:35
                reset,	// src/main/scala/snax/utils/Counter.scala:102:35
                io_tick,	// src/main/scala/snax/utils/Counter.scala:14:21
                io_reset,	// src/main/scala/snax/utils/Counter.scala:14:21
  input  [16:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:14:21
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:14:21
);

  reg  [16:0] value;	// src/main/scala/snax/utils/Counter.scala:24:26
  wire [16:0] _io_lastVal_T = io_ceil - 17'h1;	// src/main/scala/snax/utils/Counter.scala:30:42
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/Counter.scala:102:35
    if (reset)	// src/main/scala/snax/utils/Counter.scala:102:35
      value <= 17'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_reset)	// src/main/scala/snax/utils/Counter.scala:14:21
      value <= 17'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_tick) begin	// src/main/scala/snax/utils/Counter.scala:14:21
      if (value < _io_lastVal_T)	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{32,42}
        value <= value + 17'h1;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{42,55}
      else	// src/main/scala/snax/utils/Counter.scala:30:32
        value <= 17'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/Counter.scala:102:35
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/Counter.scala:102:35
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/Counter.scala:102:35
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:102:35
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:102:35
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/Counter.scala:102:35
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/Counter.scala:102:35
        value = _RANDOM[/*Zero width*/ 1'b0][16:0];	// src/main/scala/snax/utils/Counter.scala:24:26, :102:35
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/Counter.scala:102:35
        value = 17'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_lastVal = value == _io_lastVal_T & io_tick;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:42, :39:{26,64}, :102:35
endmodule

module snax_MX_tensor_core__C0_Reader_AddressGenUnitCounter(	// src/main/scala/snax/utils/Counter.scala:83:7
  input         clock,	// src/main/scala/snax/utils/Counter.scala:83:7
                reset,	// src/main/scala/snax/utils/Counter.scala:83:7
                io_tick,	// src/main/scala/snax/utils/Counter.scala:87:32
                io_reset,	// src/main/scala/snax/utils/Counter.scala:87:32
  input  [16:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:87:32
  input  [15:0] io_step,	// src/main/scala/snax/utils/Counter.scala:87:32
  output [16:0] io_value,	// src/main/scala/snax/utils/Counter.scala:87:32
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:87:32
);

  wire        _smallCounter_io_lastVal;	// src/main/scala/snax/utils/Counter.scala:102:30
  reg  [16:0] value;	// src/main/scala/snax/utils/Counter.scala:97:37
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/Counter.scala:83:7
    if (reset)	// src/main/scala/snax/utils/Counter.scala:83:7
      value <= 17'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    else if (io_reset | _smallCounter_io_lastVal & io_tick)	// src/main/scala/snax/utils/Counter.scala:102:30, :115:{18,33}
      value <= 17'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    else if (io_tick)	// src/main/scala/snax/utils/Counter.scala:87:32
      value <= value + {1'h0, io_step};	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37, :117:28
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/Counter.scala:83:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/Counter.scala:83:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/Counter.scala:83:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:83:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:83:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/Counter.scala:83:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/Counter.scala:83:7
        value = _RANDOM[/*Zero width*/ 1'b0][16:0];	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/Counter.scala:83:7
        value = 17'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  snax_MX_tensor_core__C0_Reader_AddressGenUnitCounter_SmallCounter smallCounter (	// src/main/scala/snax/utils/Counter.scala:102:30
    .clock      (clock),
    .reset      (reset),
    .io_tick    (io_tick),
    .io_reset   (io_reset),
    .io_ceil    (io_ceil),
    .io_lastVal (_smallCounter_io_lastVal)
  );
  assign io_value = value;	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37
  assign io_lastVal = _smallCounter_io_lastVal;	// src/main/scala/snax/utils/Counter.scala:83:7, :102:30
endmodule

// VCS coverage exclude_file
module ram_3x17(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input  [1:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [16:0] R0_data,
  input  [1:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [16:0] W0_data
);

  reg [16:0] Memory[0:2];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [31:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i] = _RANDOM_MEM[16:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 17'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue_W17_D3_Hoddmeb(	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  input         clock,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                reset,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [16:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [16:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire       io_enq_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}
  reg  [1:0] enq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [1:0] deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg        maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire       ptr_match = enq_ptr_value == deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire       empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire       do_enq = io_enq_ready_0 & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :286:16, :306:{24,39}
  assign io_enq_ready_0 = io_deq_ready | ~(ptr_match & maybe_full);	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24, :286:{16,19}, :306:{24,39}
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      enq_ptr_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      deq_ptr_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
    end
    else begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (enq_ptr_value == 2'h2)	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24
          enq_ptr_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
        else	// src/main/scala/chisel3/util/Counter.scala:73:24
          enq_ptr_value <= enq_ptr_value + 2'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      end
      if (do_deq) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (deq_ptr_value == 2'h2)	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24
          deq_ptr_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
        else	// src/main/scala/chisel3/util/Counter.scala:73:24
          deq_ptr_value <= deq_ptr_value + 2'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      end
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][1:0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][3:2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][4];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        enq_ptr_value = 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
        deq_ptr_value = 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
        maybe_full = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_3x17 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (deq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (enq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_enq_ready = io_enq_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}, src/main/scala/snax/utils/ComplexQueue.scala:57:28
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:19, src/main/scala/snax/utils/ComplexQueue.scala:57:28
endmodule

module snax_MX_tensor_core__C0_Reader_AddressBufferFIFO(	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:119:9
  input         clock,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:119:9
                reset,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:119:9
  output        io_in_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_in_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [67:0] io_in_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_out_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output        io_out_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [16:0] io_out_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_out_1_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output        io_out_1_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [16:0] io_out_1_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_out_2_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output        io_out_2_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [16:0] io_out_2_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_out_3_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output        io_out_3_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [16:0] io_out_3_bits	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
);

  wire _queues_3_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_2_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_1_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_0_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire enq_all_ready =
    _queues_0_io_enq_ready & _queues_1_io_enq_ready & _queues_2_io_enq_ready
    & _queues_3_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23, :69:61
  wire _queues_3_io_enq_valid_T = enq_all_ready & io_in_0_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:69:61, :72:57
  Queue_W17_D3_Hoddmeb queues_0 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_0_io_enq_ready),
    .io_enq_valid (_queues_3_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[16:0]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_0_ready),
    .io_deq_valid (io_out_0_valid),
    .io_deq_bits  (io_out_0_bits)
  );
  Queue_W17_D3_Hoddmeb queues_1 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_1_io_enq_ready),
    .io_enq_valid (_queues_3_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[33:17]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_1_ready),
    .io_deq_valid (io_out_1_valid),
    .io_deq_bits  (io_out_1_bits)
  );
  Queue_W17_D3_Hoddmeb queues_2 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_2_io_enq_ready),
    .io_enq_valid (_queues_3_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[50:34]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_2_ready),
    .io_deq_valid (io_out_2_valid),
    .io_deq_bits  (io_out_2_bits)
  );
  Queue_W17_D3_Hoddmeb queues_3 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_3_io_enq_ready),
    .io_enq_valid (_queues_3_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[67:51]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_3_ready),
    .io_deq_valid (io_out_3_valid),
    .io_deq_bits  (io_out_3_bits)
  );
  assign io_in_0_ready = enq_all_ready;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:119:9, src/main/scala/snax/utils/ComplexQueue.scala:69:61
endmodule

module snax_MX_tensor_core__C0_Reader_AddressGenUnit(	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
  input         clock,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
                reset,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
  input  [16:0] io_cfg_ptr,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_spatialStrides_0,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_0,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_1,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_2,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_3,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_0,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_1,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_2,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_3,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_start,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_busy,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_bufferEmpty,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_0_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_0_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [16:0] io_addr_0_bits,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_1_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_1_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [16:0] io_addr_1_bits,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_2_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_2_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [16:0] io_addr_2_bits,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_3_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_3_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [16:0] io_addr_3_bits	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
);

  wire        _outputBuffer_io_in_0_ready;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:28
  wire        _outputBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:28
  wire        _outputBuffer_io_out_1_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:28
  wire        _outputBuffer_io_out_2_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:28
  wire        _outputBuffer_io_out_3_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:28
  wire [16:0] _counters_3_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25
  wire        _counters_3_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25
  wire [16:0] _counters_2_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25
  wire        _counters_2_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25
  wire [16:0] _counters_1_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25
  wire        _counters_1_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25
  wire [16:0] _counters_0_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25
  wire        _counters_0_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25
  wire [16:0] _temporalOffset_T_4 =
    _counters_0_io_value + _counters_1_io_value + _counters_2_io_value
    + _counters_3_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25, :130:71
  reg         currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:216:38
  wire        counters_tick = currentState & _outputBuffer_io_in_0_ready;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:28, :216:38, :234:28
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    if (reset)	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      currentState <= 1'h0;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :216:38
    else	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      currentState <=
        io_start & (|io_cfg_temporalBounds_0) & (|io_cfg_temporalBounds_1)
        & (|io_cfg_temporalBounds_2) & (|io_cfg_temporalBounds_3)
        | ~(_counters_0_io_lastVal & _counters_1_io_lastVal & _counters_2_io_lastVal
            & _counters_3_io_lastVal & _outputBuffer_io_in_0_ready & currentState)
        & currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25, :118:28, :216:38, :217:{17,48,73}, :218:18, :220:46, :221:5, :222:18, :224:18
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        currentState = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :216:38
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        currentState = 1'h0;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :216:38
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  snax_MX_tensor_core__C0_Reader_AddressGenUnitCounter counters_0 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:234:28
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_0),
    .io_step    (io_cfg_temporalStrides_0[15:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:113:21
    .io_value   (_counters_0_io_value),
    .io_lastVal (_counters_0_io_lastVal)
  );
  snax_MX_tensor_core__C0_Reader_AddressGenUnitCounter counters_1 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_0_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25, :234:28, :240:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_1),
    .io_step    (io_cfg_temporalStrides_1[15:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:113:21
    .io_value   (_counters_1_io_value),
    .io_lastVal (_counters_1_io_lastVal)
  );
  snax_MX_tensor_core__C0_Reader_AddressGenUnitCounter counters_2 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_1_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25, :234:28, :240:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_2),
    .io_step    (io_cfg_temporalStrides_2[15:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:113:21
    .io_value   (_counters_2_io_value),
    .io_lastVal (_counters_2_io_lastVal)
  );
  snax_MX_tensor_core__C0_Reader_AddressGenUnitCounter counters_3 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_2_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25, :234:28, :240:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_3),
    .io_step    (io_cfg_temporalStrides_3[15:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:113:21
    .io_value   (_counters_3_io_value),
    .io_lastVal (_counters_3_io_lastVal)
  );
  snax_MX_tensor_core__C0_Reader_AddressBufferFIFO outputBuffer (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:28
    .clock          (clock),
    .reset          (reset),
    .io_in_0_ready  (_outputBuffer_io_in_0_ready),
    .io_in_0_valid  (currentState),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:216:38
    .io_in_0_bits
      ({io_cfg_ptr + _temporalOffset_T_4 + io_cfg_spatialStrides_0 * 17'h3,
        io_cfg_ptr + _temporalOffset_T_4 + {io_cfg_spatialStrides_0[15:0], 1'h0},
        io_cfg_ptr + _temporalOffset_T_4 + io_cfg_spatialStrides_0,
        io_cfg_ptr + _temporalOffset_T_4}),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :130:71, :134:67, :141:37, :152:27, :196:28
    .io_out_0_ready (io_addr_0_ready),
    .io_out_0_valid (_outputBuffer_io_out_0_valid),
    .io_out_0_bits  (io_addr_0_bits),
    .io_out_1_ready (io_addr_1_ready),
    .io_out_1_valid (_outputBuffer_io_out_1_valid),
    .io_out_1_bits  (io_addr_1_bits),
    .io_out_2_ready (io_addr_2_ready),
    .io_out_2_valid (_outputBuffer_io_out_2_valid),
    .io_out_2_bits  (io_addr_2_bits),
    .io_out_3_ready (io_addr_3_ready),
    .io_out_3_valid (_outputBuffer_io_out_3_valid),
    .io_out_3_bits  (io_addr_3_bits)
  );
  assign io_busy = currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :216:38
  assign io_bufferEmpty =
    ~(_outputBuffer_io_out_0_valid | _outputBuffer_io_out_1_valid
      | _outputBuffer_io_out_2_valid | _outputBuffer_io_out_3_valid);	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :118:28, :212:{21,70}
  assign io_addr_0_valid = _outputBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :118:28
  assign io_addr_1_valid = _outputBuffer_io_out_1_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :118:28
  assign io_addr_2_valid = _outputBuffer_io_out_2_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :118:28
  assign io_addr_3_valid = _outputBuffer_io_out_3_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :118:28
endmodule

module snax_MX_tensor_core__C0_Reader_DataRequestor(	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  output        io_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input  [16:0] io_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output        io_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output [16:0] io_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_enable,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
                io_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output        io_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
);

  wire io_out_tcdmReq_valid_0;	// src/main/scala/snax/readerWriter/DataRequestor.scala:69:19, :70:26, :76:26
  wire io_in_addr_ready_0 =
    io_enable ? io_out_tcdmReq_ready & io_out_tcdmReq_valid_0 : io_reqrspLink_rspReady;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:45:19, :46:22, :48:22, :69:19, :70:26, :76:26
  assign io_out_tcdmReq_valid_0 = io_enable & io_in_addr_valid & io_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/DataRequestor.scala:69:19, :70:26, :76:26
  assign io_in_addr_ready = io_in_addr_ready_0;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7, :45:19, :46:22, :48:22
  assign io_out_tcdmReq_valid = io_out_tcdmReq_valid_0;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7, :69:19, :70:26, :76:26
  assign io_out_tcdmReq_bits_addr = io_in_addr_bits;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  assign io_reqrspLink_reqSubmit = io_in_addr_ready_0 & io_in_addr_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:32:7, :45:19, :46:22, :48:22
endmodule

module snax_MX_tensor_core__C0_Reader_DataRequestors(	// src/main/scala/snax/readerWriter/DataRequestor.scala:81:7
  output        io_0_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [16:0] io_0_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_0_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [16:0] io_0_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_enable,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
                io_0_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_0_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
                io_1_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_1_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [16:0] io_1_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_1_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_1_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [16:0] io_1_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_1_enable,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
                io_1_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_1_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
                io_2_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_2_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [16:0] io_2_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_2_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_2_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [16:0] io_2_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_2_enable,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
                io_2_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_2_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
                io_3_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_3_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [16:0] io_3_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_3_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_3_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [16:0] io_3_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_3_enable,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
                io_3_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_3_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
);

  snax_MX_tensor_core__C0_Reader_DataRequestor DataRequestor_0 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_0_in_addr_ready),
    .io_in_addr_valid         (io_0_in_addr_valid),
    .io_in_addr_bits          (io_0_in_addr_bits),
    .io_out_tcdmReq_ready     (io_0_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_0_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_0_out_tcdmReq_bits_addr),
    .io_enable                (io_0_enable),
    .io_reqrspLink_rspReady   (io_0_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit  (io_0_reqrspLink_reqSubmit)
  );
  snax_MX_tensor_core__C0_Reader_DataRequestor DataRequestor_1 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_1_in_addr_ready),
    .io_in_addr_valid         (io_1_in_addr_valid),
    .io_in_addr_bits          (io_1_in_addr_bits),
    .io_out_tcdmReq_ready     (io_1_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_1_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_1_out_tcdmReq_bits_addr),
    .io_enable                (io_1_enable),
    .io_reqrspLink_rspReady   (io_1_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit  (io_1_reqrspLink_reqSubmit)
  );
  snax_MX_tensor_core__C0_Reader_DataRequestor DataRequestor_2 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_2_in_addr_ready),
    .io_in_addr_valid         (io_2_in_addr_valid),
    .io_in_addr_bits          (io_2_in_addr_bits),
    .io_out_tcdmReq_ready     (io_2_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_2_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_2_out_tcdmReq_bits_addr),
    .io_enable                (io_2_enable),
    .io_reqrspLink_rspReady   (io_2_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit  (io_2_reqrspLink_reqSubmit)
  );
  snax_MX_tensor_core__C0_Reader_DataRequestor DataRequestor_3 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_3_in_addr_ready),
    .io_in_addr_valid         (io_3_in_addr_valid),
    .io_in_addr_bits          (io_3_in_addr_bits),
    .io_out_tcdmReq_ready     (io_3_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_3_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_3_out_tcdmReq_bits_addr),
    .io_enable                (io_3_enable),
    .io_reqrspLink_rspReady   (io_3_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit  (io_3_reqrspLink_reqSubmit)
  );
endmodule

module snax_MX_tensor_core__C0_Reader_FifoUtilizationCounter(	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
  input  clock,	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
         reset,	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
         io_tickUp,	// src/main/scala/snax/utils/Counter.scala:44:14
         io_tickDown,	// src/main/scala/snax/utils/Counter.scala:44:14
  output io_lastVal	// src/main/scala/snax/utils/Counter.scala:44:14
);

  reg [1:0] value;	// src/main/scala/snax/utils/Counter.scala:60:26
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    if (reset)	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      value <= 2'h0;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:16
    else if (io_tickUp ^ io_tickDown) begin	// src/main/scala/snax/utils/Counter.scala:56:24
      if (io_tickUp) begin	// src/main/scala/snax/utils/Counter.scala:44:14
        if (value != 2'h3)	// src/main/scala/snax/utils/Counter.scala:60:26, :69:{23,33}, :71:51, :79:36
          value <= value + 2'h1;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:46
        else	// src/main/scala/snax/utils/Counter.scala:69:23
          value <= 2'h0;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:16
      end
      else if (|value)	// src/main/scala/snax/utils/Counter.scala:60:26, :71:23
        value <= value - 2'h1;	// src/main/scala/snax/utils/Counter.scala:60:26, :71:36
      else	// src/main/scala/snax/utils/Counter.scala:71:23
        value <= 2'h3;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:33, :71:51, :79:36
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        value = _RANDOM[/*Zero width*/ 1'b0][1:0];	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43, src/main/scala/snax/utils/Counter.scala:60:26
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        value = 2'h0;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:16
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_lastVal = &value;	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43, src/main/scala/snax/utils/Counter.scala:60:26, :79:24
endmodule

module snax_MX_tensor_core__C0_Reader_DataResponser(	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
  input         clock,	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
                reset,	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
                io_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  input  [63:0] io_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  output        io_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  output [63:0] io_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  input         io_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
                io_enable,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  output        io_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  input         io_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
);

  wire _fifoUtilizationCounter_io_lastVal;	// src/main/scala/snax/readerWriter/DataResponser.scala:44:38
  snax_MX_tensor_core__C0_Reader_FifoUtilizationCounter fifoUtilizationCounter (	// src/main/scala/snax/readerWriter/DataResponser.scala:44:38
    .clock       (clock),
    .reset       (reset),
    .io_tickUp   (io_reqrspLink_reqSubmit),
    .io_tickDown (io_out_dataFifoPopped),
    .io_lastVal  (_fifoUtilizationCounter_io_lastVal)
  );
  assign io_out_data_valid = io_enable ? io_in_tcdmRsp_valid : io_reqrspLink_reqSubmit;	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7, :33:19, :34:23, :37:23
  assign io_out_data_bits = io_enable ? io_in_tcdmRsp_bits_data : 64'h0;	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7, :33:19, :35:23, :38:22
  assign io_reqrspLink_rspReady =
    ~_fifoUtilizationCounter_io_lastVal | io_out_dataFifoPopped;	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7, :44:38, :51:{41,76}
endmodule

module snax_MX_tensor_core__C0_Reader_DataResponsers(	// src/main/scala/snax/readerWriter/DataResponser.scala:56:7
  input         clock,	// src/main/scala/snax/readerWriter/DataResponser.scala:56:7
                reset,	// src/main/scala/snax/readerWriter/DataResponser.scala:56:7
                io_0_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input  [63:0] io_0_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_0_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output [63:0] io_0_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_0_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
                io_0_enable,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_0_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_0_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
                io_1_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input  [63:0] io_1_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_1_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output [63:0] io_1_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_1_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
                io_1_enable,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_1_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_1_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
                io_2_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input  [63:0] io_2_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_2_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output [63:0] io_2_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_2_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
                io_2_enable,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_2_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_2_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
                io_3_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input  [63:0] io_3_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_3_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output [63:0] io_3_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_3_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
                io_3_enable,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_3_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_3_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
);

  snax_MX_tensor_core__C0_Reader_DataResponser DataResponser_0 (	// src/main/scala/snax/readerWriter/DataResponser.scala:69:24
    .clock                   (clock),
    .reset                   (reset),
    .io_in_tcdmRsp_valid     (io_0_in_tcdmRsp_valid),
    .io_in_tcdmRsp_bits_data (io_0_in_tcdmRsp_bits_data),
    .io_out_data_valid       (io_0_out_data_valid),
    .io_out_data_bits        (io_0_out_data_bits),
    .io_out_dataFifoPopped   (io_0_out_dataFifoPopped),
    .io_enable               (io_0_enable),
    .io_reqrspLink_rspReady  (io_0_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit (io_0_reqrspLink_reqSubmit)
  );
  snax_MX_tensor_core__C0_Reader_DataResponser DataResponser_1 (	// src/main/scala/snax/readerWriter/DataResponser.scala:69:24
    .clock                   (clock),
    .reset                   (reset),
    .io_in_tcdmRsp_valid     (io_1_in_tcdmRsp_valid),
    .io_in_tcdmRsp_bits_data (io_1_in_tcdmRsp_bits_data),
    .io_out_data_valid       (io_1_out_data_valid),
    .io_out_data_bits        (io_1_out_data_bits),
    .io_out_dataFifoPopped   (io_1_out_dataFifoPopped),
    .io_enable               (io_1_enable),
    .io_reqrspLink_rspReady  (io_1_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit (io_1_reqrspLink_reqSubmit)
  );
  snax_MX_tensor_core__C0_Reader_DataResponser DataResponser_2 (	// src/main/scala/snax/readerWriter/DataResponser.scala:69:24
    .clock                   (clock),
    .reset                   (reset),
    .io_in_tcdmRsp_valid     (io_2_in_tcdmRsp_valid),
    .io_in_tcdmRsp_bits_data (io_2_in_tcdmRsp_bits_data),
    .io_out_data_valid       (io_2_out_data_valid),
    .io_out_data_bits        (io_2_out_data_bits),
    .io_out_dataFifoPopped   (io_2_out_dataFifoPopped),
    .io_enable               (io_2_enable),
    .io_reqrspLink_rspReady  (io_2_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit (io_2_reqrspLink_reqSubmit)
  );
  snax_MX_tensor_core__C0_Reader_DataResponser DataResponser_3 (	// src/main/scala/snax/readerWriter/DataResponser.scala:69:24
    .clock                   (clock),
    .reset                   (reset),
    .io_in_tcdmRsp_valid     (io_3_in_tcdmRsp_valid),
    .io_in_tcdmRsp_bits_data (io_3_in_tcdmRsp_bits_data),
    .io_out_data_valid       (io_3_out_data_valid),
    .io_out_data_bits        (io_3_out_data_bits),
    .io_out_dataFifoPopped   (io_3_out_dataFifoPopped),
    .io_enable               (io_3_enable),
    .io_reqrspLink_rspReady  (io_3_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit (io_3_reqrspLink_reqSubmit)
  );
endmodule

// VCS coverage exclude_file
module ram_3x64(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input  [1:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [63:0] R0_data,
  input  [1:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [63:0] W0_data
);

  reg [63:0] Memory[0:2];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [63:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h3; i += 2'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h40; j += 7'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i] = _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 64'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue_W64_D3_Hqpmsbc(	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  input         clock,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                reset,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [63:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [63:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire       io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}
  reg  [1:0] enq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [1:0] deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg        maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire       ptr_match = enq_ptr_value == deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire       empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire       do_enq = io_enq_ready & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :286:16, :306:{24,39}
  assign io_enq_ready = io_deq_ready | ~(ptr_match & maybe_full);	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24, :286:{16,19}, :306:{24,39}
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      enq_ptr_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      deq_ptr_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
    end
    else begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (enq_ptr_value == 2'h2)	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24
          enq_ptr_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
        else	// src/main/scala/chisel3/util/Counter.scala:73:24
          enq_ptr_value <= enq_ptr_value + 2'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      end
      if (do_deq) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (deq_ptr_value == 2'h2)	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24
          deq_ptr_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
        else	// src/main/scala/chisel3/util/Counter.scala:73:24
          deq_ptr_value <= deq_ptr_value + 2'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      end
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][1:0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][3:2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][4];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        enq_ptr_value = 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
        deq_ptr_value = 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
        maybe_full = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_3x64 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (deq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (enq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:19, src/main/scala/snax/utils/ComplexQueue.scala:57:28
endmodule

module snax_MX_tensor_core__C0_Reader_DataBuffer(	// src/main/scala/snax/readerWriter/Reader.scala:54:9
  input          clock,	// src/main/scala/snax/readerWriter/Reader.scala:54:9
                 reset,	// src/main/scala/snax/readerWriter/Reader.scala:54:9
                 io_in_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [63:0]  io_in_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_in_1_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [63:0]  io_in_1_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_in_2_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [63:0]  io_in_2_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_in_3_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [63:0]  io_in_3_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [255:0] io_out_0_bits	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
);

  wire        _queues_3_io_deq_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire [63:0] _queues_3_io_deq_bits;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire        _queues_2_io_deq_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire [63:0] _queues_2_io_deq_bits;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire        _queues_1_io_deq_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire [63:0] _queues_1_io_deq_bits;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire        _queues_0_io_deq_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire [63:0] _queues_0_io_deq_bits;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire        deq_all_valid =
    _queues_0_io_deq_valid & _queues_1_io_deq_valid & _queues_2_io_deq_valid
    & _queues_3_io_deq_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23, :89:61
  wire        _queues_3_io_deq_ready_T = deq_all_valid & io_out_0_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:89:61, :92:57
  Queue_W64_D3_Hqpmsbc queues_0 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (io_in_0_valid),
    .io_enq_bits  (io_in_0_bits),
    .io_deq_ready (_queues_3_io_deq_ready_T),	// src/main/scala/snax/utils/ComplexQueue.scala:92:57
    .io_deq_valid (_queues_0_io_deq_valid),
    .io_deq_bits  (_queues_0_io_deq_bits)
  );
  Queue_W64_D3_Hqpmsbc queues_1 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (io_in_1_valid),
    .io_enq_bits  (io_in_1_bits),
    .io_deq_ready (_queues_3_io_deq_ready_T),	// src/main/scala/snax/utils/ComplexQueue.scala:92:57
    .io_deq_valid (_queues_1_io_deq_valid),
    .io_deq_bits  (_queues_1_io_deq_bits)
  );
  Queue_W64_D3_Hqpmsbc queues_2 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (io_in_2_valid),
    .io_enq_bits  (io_in_2_bits),
    .io_deq_ready (_queues_3_io_deq_ready_T),	// src/main/scala/snax/utils/ComplexQueue.scala:92:57
    .io_deq_valid (_queues_2_io_deq_valid),
    .io_deq_bits  (_queues_2_io_deq_bits)
  );
  Queue_W64_D3_Hqpmsbc queues_3 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (io_in_3_valid),
    .io_enq_bits  (io_in_3_bits),
    .io_deq_ready (_queues_3_io_deq_ready_T),	// src/main/scala/snax/utils/ComplexQueue.scala:92:57
    .io_deq_valid (_queues_3_io_deq_valid),
    .io_deq_bits  (_queues_3_io_deq_bits)
  );
  assign io_out_0_valid = deq_all_valid;	// src/main/scala/snax/readerWriter/Reader.scala:54:9, src/main/scala/snax/utils/ComplexQueue.scala:89:61
  assign io_out_0_bits =
    {_queues_3_io_deq_bits,
     _queues_2_io_deq_bits,
     _queues_1_io_deq_bits,
     _queues_0_io_deq_bits};	// src/main/scala/snax/readerWriter/Reader.scala:54:9, src/main/scala/snax/utils/ComplexQueue.scala:57:23, :95:10
endmodule

module snax_MX_tensor_core__C0_Reader_DataRepeatCounter(	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
  input         clock,	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
                reset,	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
                io_tick,	// src/main/scala/snax/utils/Counter.scala:14:21
                io_reset,	// src/main/scala/snax/utils/Counter.scala:14:21
  input  [16:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:14:21
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:14:21
);

  reg  [16:0] value;	// src/main/scala/snax/utils/Counter.scala:24:26
  wire [16:0] _io_lastVal_T = io_ceil - 17'h1;	// src/main/scala/snax/utils/Counter.scala:30:42
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    if (reset)	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      value <= 17'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_reset)	// src/main/scala/snax/utils/Counter.scala:14:21
      value <= 17'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_tick) begin	// src/main/scala/snax/utils/Counter.scala:14:21
      if (value < _io_lastVal_T)	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{32,42}
        value <= value + 17'h1;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{42,55}
      else	// src/main/scala/snax/utils/Counter.scala:30:32
        value <= 17'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        value = _RANDOM[/*Zero width*/ 1'b0][16:0];	// src/main/scala/snax/utils/Counter.scala:24:26, src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        value = 17'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_lastVal = value == _io_lastVal_T & io_tick;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:42, :39:{26,64}, src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
endmodule

module snax_MX_tensor_core__C0_Reader_RepeatHandshake(	// src/main/scala/snax/readerWriter/Reader.scala:131:9
  input          clock,	// src/main/scala/snax/readerWriter/Reader.scala:131:9
                 reset,	// src/main/scala/snax/readerWriter/Reader.scala:131:9
  output         io_in_ready,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input          io_in_valid,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input  [255:0] io_in_bits,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input          io_out_ready,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  output         io_out_valid,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  output [255:0] io_out_bits,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input  [16:0]  io_repeat_times,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input          io_start	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
);

  wire _dataRepeatCounter_io_lastVal;	// src/main/scala/snax/utils/HandShakeRepeater.scala:15:33
  wire _io_in_ready_T = io_out_ready & io_in_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
  snax_MX_tensor_core__C0_Reader_DataRepeatCounter dataRepeatCounter (	// src/main/scala/snax/utils/HandShakeRepeater.scala:15:33
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_io_in_ready_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_reset   (io_start),
    .io_ceil    (io_repeat_times),
    .io_lastVal (_dataRepeatCounter_io_lastVal)
  );
  assign io_in_ready = _io_in_ready_T & _dataRepeatCounter_io_lastVal;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/Reader.scala:131:9, src/main/scala/snax/utils/HandShakeRepeater.scala:15:33, :24:30
  assign io_out_valid = io_in_valid;	// src/main/scala/snax/readerWriter/Reader.scala:131:9
  assign io_out_bits = io_in_bits;	// src/main/scala/snax/readerWriter/Reader.scala:131:9
endmodule

module snax_MX_tensor_core__C0_Reader(	// src/main/scala/snax/readerWriter/Reader.scala:10:7
  input          clock,	// src/main/scala/snax/readerWriter/Reader.scala:10:7
                 reset,	// src/main/scala/snax/readerWriter/Reader.scala:10:7
  input  [16:0]  io_aguCfg_ptr,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
                 io_aguCfg_spatialStrides_0,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
                 io_aguCfg_temporalBounds_0,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
                 io_aguCfg_temporalBounds_1,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
                 io_aguCfg_temporalBounds_2,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
                 io_aguCfg_temporalBounds_3,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
                 io_aguCfg_temporalStrides_0,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
                 io_aguCfg_temporalStrides_1,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
                 io_aguCfg_temporalStrides_2,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
                 io_aguCfg_temporalStrides_3,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  input  [3:0]   io_readerwriterCfg_enabledChannel,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  input          io_start,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  output         io_busy,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  input          io_tcdmReq_0_ready,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  output         io_tcdmReq_0_valid,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  output [16:0]  io_tcdmReq_0_bits_addr,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  input          io_tcdmReq_1_ready,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  output         io_tcdmReq_1_valid,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  output [16:0]  io_tcdmReq_1_bits_addr,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  input          io_tcdmReq_2_ready,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  output         io_tcdmReq_2_valid,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  output [16:0]  io_tcdmReq_2_bits_addr,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  input          io_tcdmReq_3_ready,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  output         io_tcdmReq_3_valid,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  output [16:0]  io_tcdmReq_3_bits_addr,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  input          io_tcdmRsp_0_valid,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  input  [63:0]  io_tcdmRsp_0_bits_data,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  input          io_tcdmRsp_1_valid,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  input  [63:0]  io_tcdmRsp_1_bits_data,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  input          io_tcdmRsp_2_valid,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  input  [63:0]  io_tcdmRsp_2_bits_data,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  input          io_tcdmRsp_3_valid,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  input  [63:0]  io_tcdmRsp_3_bits_data,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  input          io_data_ready,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  output         io_data_valid,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  output [255:0] io_data_bits	// src/main/scala/snax/readerWriter/Reader.scala:21:14
);

  wire         _outputDataRepeat_io_in_ready;	// src/main/scala/snax/readerWriter/Reader.scala:130:32
  wire         _dataBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/Reader.scala:53:26
  wire [255:0] _dataBuffer_io_out_0_bits;	// src/main/scala/snax/readerWriter/Reader.scala:53:26
  wire         _responsers_io_0_out_data_valid;	// src/main/scala/snax/readerWriter/Reader.scala:43:26
  wire [63:0]  _responsers_io_0_out_data_bits;	// src/main/scala/snax/readerWriter/Reader.scala:43:26
  wire         _responsers_io_0_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/Reader.scala:43:26
  wire         _responsers_io_1_out_data_valid;	// src/main/scala/snax/readerWriter/Reader.scala:43:26
  wire [63:0]  _responsers_io_1_out_data_bits;	// src/main/scala/snax/readerWriter/Reader.scala:43:26
  wire         _responsers_io_1_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/Reader.scala:43:26
  wire         _responsers_io_2_out_data_valid;	// src/main/scala/snax/readerWriter/Reader.scala:43:26
  wire [63:0]  _responsers_io_2_out_data_bits;	// src/main/scala/snax/readerWriter/Reader.scala:43:26
  wire         _responsers_io_2_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/Reader.scala:43:26
  wire         _responsers_io_3_out_data_valid;	// src/main/scala/snax/readerWriter/Reader.scala:43:26
  wire [63:0]  _responsers_io_3_out_data_bits;	// src/main/scala/snax/readerWriter/Reader.scala:43:26
  wire         _responsers_io_3_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/Reader.scala:43:26
  wire         _requestors_io_0_in_addr_ready;	// src/main/scala/snax/readerWriter/Reader.scala:32:26
  wire         _requestors_io_0_reqrspLink_reqSubmit;	// src/main/scala/snax/readerWriter/Reader.scala:32:26
  wire         _requestors_io_1_in_addr_ready;	// src/main/scala/snax/readerWriter/Reader.scala:32:26
  wire         _requestors_io_1_reqrspLink_reqSubmit;	// src/main/scala/snax/readerWriter/Reader.scala:32:26
  wire         _requestors_io_2_in_addr_ready;	// src/main/scala/snax/readerWriter/Reader.scala:32:26
  wire         _requestors_io_2_reqrspLink_reqSubmit;	// src/main/scala/snax/readerWriter/Reader.scala:32:26
  wire         _requestors_io_3_in_addr_ready;	// src/main/scala/snax/readerWriter/Reader.scala:32:26
  wire         _requestors_io_3_reqrspLink_reqSubmit;	// src/main/scala/snax/readerWriter/Reader.scala:32:26
  wire         _addressgen_io_busy;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _addressgen_io_bufferEmpty;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _addressgen_io_addr_0_valid;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire [16:0]  _addressgen_io_addr_0_bits;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _addressgen_io_addr_1_valid;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire [16:0]  _addressgen_io_addr_1_bits;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _addressgen_io_addr_2_valid;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire [16:0]  _addressgen_io_addr_2_bits;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _addressgen_io_addr_3_valid;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire [16:0]  _addressgen_io_addr_3_bits;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _outputDataRepeat_io_repeat_times_T = io_aguCfg_temporalStrides_0 == 17'h0;	// src/main/scala/snax/readerWriter/Reader.scala:67:37
  wire         _responsers_io_3_out_dataFifoPopped_T =
    _outputDataRepeat_io_in_ready & _dataBuffer_io_out_0_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/Reader.scala:53:26, :130:32
  snax_MX_tensor_core__C0_Reader_AddressGenUnit addressgen (	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .clock                    (clock),
    .reset                    (reset),
    .io_cfg_ptr               (io_aguCfg_ptr),
    .io_cfg_spatialStrides_0  (io_aguCfg_spatialStrides_0),
    .io_cfg_temporalBounds_0
      (_outputDataRepeat_io_repeat_times_T ? 17'h1 : io_aguCfg_temporalBounds_0),	// src/main/scala/snax/readerWriter/Reader.scala:64:23, :67:{37,46}, :68:41
    .io_cfg_temporalBounds_1  (io_aguCfg_temporalBounds_1),
    .io_cfg_temporalBounds_2  (io_aguCfg_temporalBounds_2),
    .io_cfg_temporalBounds_3  (io_aguCfg_temporalBounds_3),
    .io_cfg_temporalStrides_0 (io_aguCfg_temporalStrides_0),
    .io_cfg_temporalStrides_1 (io_aguCfg_temporalStrides_1),
    .io_cfg_temporalStrides_2 (io_aguCfg_temporalStrides_2),
    .io_cfg_temporalStrides_3 (io_aguCfg_temporalStrides_3),
    .io_start                 (io_start),
    .io_busy                  (_addressgen_io_busy),
    .io_bufferEmpty           (_addressgen_io_bufferEmpty),
    .io_addr_0_ready          (_requestors_io_0_in_addr_ready),	// src/main/scala/snax/readerWriter/Reader.scala:32:26
    .io_addr_0_valid          (_addressgen_io_addr_0_valid),
    .io_addr_0_bits           (_addressgen_io_addr_0_bits),
    .io_addr_1_ready          (_requestors_io_1_in_addr_ready),	// src/main/scala/snax/readerWriter/Reader.scala:32:26
    .io_addr_1_valid          (_addressgen_io_addr_1_valid),
    .io_addr_1_bits           (_addressgen_io_addr_1_bits),
    .io_addr_2_ready          (_requestors_io_2_in_addr_ready),	// src/main/scala/snax/readerWriter/Reader.scala:32:26
    .io_addr_2_valid          (_addressgen_io_addr_2_valid),
    .io_addr_2_bits           (_addressgen_io_addr_2_bits),
    .io_addr_3_ready          (_requestors_io_3_in_addr_ready),	// src/main/scala/snax/readerWriter/Reader.scala:32:26
    .io_addr_3_valid          (_addressgen_io_addr_3_valid),
    .io_addr_3_bits           (_addressgen_io_addr_3_bits)
  );
  snax_MX_tensor_core__C0_Reader_DataRequestors requestors (	// src/main/scala/snax/readerWriter/Reader.scala:32:26
    .io_0_in_addr_ready         (_requestors_io_0_in_addr_ready),
    .io_0_in_addr_valid         (_addressgen_io_addr_0_valid),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_0_in_addr_bits          (_addressgen_io_addr_0_bits),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_0_out_tcdmReq_ready     (io_tcdmReq_0_ready),
    .io_0_out_tcdmReq_valid     (io_tcdmReq_0_valid),
    .io_0_out_tcdmReq_bits_addr (io_tcdmReq_0_bits_addr),
    .io_0_enable                (io_readerwriterCfg_enabledChannel[0]),	// src/main/scala/snax/readerWriter/Reader.scala:80:57
    .io_0_reqrspLink_rspReady   (_responsers_io_0_reqrspLink_rspReady),	// src/main/scala/snax/readerWriter/Reader.scala:43:26
    .io_0_reqrspLink_reqSubmit  (_requestors_io_0_reqrspLink_reqSubmit),
    .io_1_in_addr_ready         (_requestors_io_1_in_addr_ready),
    .io_1_in_addr_valid         (_addressgen_io_addr_1_valid),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_1_in_addr_bits          (_addressgen_io_addr_1_bits),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_1_out_tcdmReq_ready     (io_tcdmReq_1_ready),
    .io_1_out_tcdmReq_valid     (io_tcdmReq_1_valid),
    .io_1_out_tcdmReq_bits_addr (io_tcdmReq_1_bits_addr),
    .io_1_enable                (io_readerwriterCfg_enabledChannel[1]),	// src/main/scala/snax/readerWriter/Reader.scala:80:57
    .io_1_reqrspLink_rspReady   (_responsers_io_1_reqrspLink_rspReady),	// src/main/scala/snax/readerWriter/Reader.scala:43:26
    .io_1_reqrspLink_reqSubmit  (_requestors_io_1_reqrspLink_reqSubmit),
    .io_2_in_addr_ready         (_requestors_io_2_in_addr_ready),
    .io_2_in_addr_valid         (_addressgen_io_addr_2_valid),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_2_in_addr_bits          (_addressgen_io_addr_2_bits),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_2_out_tcdmReq_ready     (io_tcdmReq_2_ready),
    .io_2_out_tcdmReq_valid     (io_tcdmReq_2_valid),
    .io_2_out_tcdmReq_bits_addr (io_tcdmReq_2_bits_addr),
    .io_2_enable                (io_readerwriterCfg_enabledChannel[2]),	// src/main/scala/snax/readerWriter/Reader.scala:80:57
    .io_2_reqrspLink_rspReady   (_responsers_io_2_reqrspLink_rspReady),	// src/main/scala/snax/readerWriter/Reader.scala:43:26
    .io_2_reqrspLink_reqSubmit  (_requestors_io_2_reqrspLink_reqSubmit),
    .io_3_in_addr_ready         (_requestors_io_3_in_addr_ready),
    .io_3_in_addr_valid         (_addressgen_io_addr_3_valid),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_3_in_addr_bits          (_addressgen_io_addr_3_bits),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_3_out_tcdmReq_ready     (io_tcdmReq_3_ready),
    .io_3_out_tcdmReq_valid     (io_tcdmReq_3_valid),
    .io_3_out_tcdmReq_bits_addr (io_tcdmReq_3_bits_addr),
    .io_3_enable                (io_readerwriterCfg_enabledChannel[3]),	// src/main/scala/snax/readerWriter/Reader.scala:80:57
    .io_3_reqrspLink_rspReady   (_responsers_io_3_reqrspLink_rspReady),	// src/main/scala/snax/readerWriter/Reader.scala:43:26
    .io_3_reqrspLink_reqSubmit  (_requestors_io_3_reqrspLink_reqSubmit)
  );
  snax_MX_tensor_core__C0_Reader_DataResponsers responsers (	// src/main/scala/snax/readerWriter/Reader.scala:43:26
    .clock                     (clock),
    .reset                     (reset),
    .io_0_in_tcdmRsp_valid     (io_tcdmRsp_0_valid),
    .io_0_in_tcdmRsp_bits_data (io_tcdmRsp_0_bits_data),
    .io_0_out_data_valid       (_responsers_io_0_out_data_valid),
    .io_0_out_data_bits        (_responsers_io_0_out_data_bits),
    .io_0_out_dataFifoPopped   (_responsers_io_3_out_dataFifoPopped_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_0_enable               (io_readerwriterCfg_enabledChannel[0]),	// src/main/scala/snax/readerWriter/Reader.scala:80:57
    .io_0_reqrspLink_rspReady  (_responsers_io_0_reqrspLink_rspReady),
    .io_0_reqrspLink_reqSubmit (_requestors_io_0_reqrspLink_reqSubmit),	// src/main/scala/snax/readerWriter/Reader.scala:32:26
    .io_1_in_tcdmRsp_valid     (io_tcdmRsp_1_valid),
    .io_1_in_tcdmRsp_bits_data (io_tcdmRsp_1_bits_data),
    .io_1_out_data_valid       (_responsers_io_1_out_data_valid),
    .io_1_out_data_bits        (_responsers_io_1_out_data_bits),
    .io_1_out_dataFifoPopped   (_responsers_io_3_out_dataFifoPopped_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_1_enable               (io_readerwriterCfg_enabledChannel[1]),	// src/main/scala/snax/readerWriter/Reader.scala:80:57
    .io_1_reqrspLink_rspReady  (_responsers_io_1_reqrspLink_rspReady),
    .io_1_reqrspLink_reqSubmit (_requestors_io_1_reqrspLink_reqSubmit),	// src/main/scala/snax/readerWriter/Reader.scala:32:26
    .io_2_in_tcdmRsp_valid     (io_tcdmRsp_2_valid),
    .io_2_in_tcdmRsp_bits_data (io_tcdmRsp_2_bits_data),
    .io_2_out_data_valid       (_responsers_io_2_out_data_valid),
    .io_2_out_data_bits        (_responsers_io_2_out_data_bits),
    .io_2_out_dataFifoPopped   (_responsers_io_3_out_dataFifoPopped_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_2_enable               (io_readerwriterCfg_enabledChannel[2]),	// src/main/scala/snax/readerWriter/Reader.scala:80:57
    .io_2_reqrspLink_rspReady  (_responsers_io_2_reqrspLink_rspReady),
    .io_2_reqrspLink_reqSubmit (_requestors_io_2_reqrspLink_reqSubmit),	// src/main/scala/snax/readerWriter/Reader.scala:32:26
    .io_3_in_tcdmRsp_valid     (io_tcdmRsp_3_valid),
    .io_3_in_tcdmRsp_bits_data (io_tcdmRsp_3_bits_data),
    .io_3_out_data_valid       (_responsers_io_3_out_data_valid),
    .io_3_out_data_bits        (_responsers_io_3_out_data_bits),
    .io_3_out_dataFifoPopped   (_responsers_io_3_out_dataFifoPopped_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_3_enable               (io_readerwriterCfg_enabledChannel[3]),	// src/main/scala/snax/readerWriter/Reader.scala:80:57
    .io_3_reqrspLink_rspReady  (_responsers_io_3_reqrspLink_rspReady),
    .io_3_reqrspLink_reqSubmit (_requestors_io_3_reqrspLink_reqSubmit)	// src/main/scala/snax/readerWriter/Reader.scala:32:26
  );
  snax_MX_tensor_core__C0_Reader_DataBuffer dataBuffer (	// src/main/scala/snax/readerWriter/Reader.scala:53:26
    .clock          (clock),
    .reset          (reset),
    .io_in_0_valid  (_responsers_io_0_out_data_valid),	// src/main/scala/snax/readerWriter/Reader.scala:43:26
    .io_in_0_bits   (_responsers_io_0_out_data_bits),	// src/main/scala/snax/readerWriter/Reader.scala:43:26
    .io_in_1_valid  (_responsers_io_1_out_data_valid),	// src/main/scala/snax/readerWriter/Reader.scala:43:26
    .io_in_1_bits   (_responsers_io_1_out_data_bits),	// src/main/scala/snax/readerWriter/Reader.scala:43:26
    .io_in_2_valid  (_responsers_io_2_out_data_valid),	// src/main/scala/snax/readerWriter/Reader.scala:43:26
    .io_in_2_bits   (_responsers_io_2_out_data_bits),	// src/main/scala/snax/readerWriter/Reader.scala:43:26
    .io_in_3_valid  (_responsers_io_3_out_data_valid),	// src/main/scala/snax/readerWriter/Reader.scala:43:26
    .io_in_3_bits   (_responsers_io_3_out_data_bits),	// src/main/scala/snax/readerWriter/Reader.scala:43:26
    .io_out_0_ready (_outputDataRepeat_io_in_ready),	// src/main/scala/snax/readerWriter/Reader.scala:130:32
    .io_out_0_valid (_dataBuffer_io_out_0_valid),
    .io_out_0_bits  (_dataBuffer_io_out_0_bits)
  );
  snax_MX_tensor_core__C0_Reader_RepeatHandshake outputDataRepeat (	// src/main/scala/snax/readerWriter/Reader.scala:130:32
    .clock           (clock),
    .reset           (reset),
    .io_in_ready     (_outputDataRepeat_io_in_ready),
    .io_in_valid     (_dataBuffer_io_out_0_valid),	// src/main/scala/snax/readerWriter/Reader.scala:53:26
    .io_in_bits      (_dataBuffer_io_out_0_bits),	// src/main/scala/snax/readerWriter/Reader.scala:53:26
    .io_out_ready    (io_data_ready),
    .io_out_valid    (io_data_valid),
    .io_out_bits     (io_data_bits),
    .io_repeat_times
      (_outputDataRepeat_io_repeat_times_T ? io_aguCfg_temporalBounds_0 : 17'h1),	// src/main/scala/snax/readerWriter/Reader.scala:67:37, :68:41, :140:42
    .io_start        (io_start)
  );
  assign io_busy = _addressgen_io_busy | ~_addressgen_io_bufferEmpty;	// src/main/scala/snax/readerWriter/Reader.scala:10:7, :24:26, :161:{33,36}
endmodule

module snax_MX_tensor_core__C1_Reader_AddressGenUnitCounter_SmallCounter(	// src/main/scala/snax/utils/Counter.scala:102:35
  input         clock,	// src/main/scala/snax/utils/Counter.scala:102:35
                reset,	// src/main/scala/snax/utils/Counter.scala:102:35
                io_tick,	// src/main/scala/snax/utils/Counter.scala:14:21
                io_reset,	// src/main/scala/snax/utils/Counter.scala:14:21
  input  [16:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:14:21
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:14:21
);

  reg  [16:0] value;	// src/main/scala/snax/utils/Counter.scala:24:26
  wire [16:0] _io_lastVal_T = io_ceil - 17'h1;	// src/main/scala/snax/utils/Counter.scala:30:42
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/Counter.scala:102:35
    if (reset)	// src/main/scala/snax/utils/Counter.scala:102:35
      value <= 17'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_reset)	// src/main/scala/snax/utils/Counter.scala:14:21
      value <= 17'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_tick) begin	// src/main/scala/snax/utils/Counter.scala:14:21
      if (value < _io_lastVal_T)	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{32,42}
        value <= value + 17'h1;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{42,55}
      else	// src/main/scala/snax/utils/Counter.scala:30:32
        value <= 17'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/Counter.scala:102:35
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/Counter.scala:102:35
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/Counter.scala:102:35
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:102:35
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:102:35
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/Counter.scala:102:35
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/Counter.scala:102:35
        value = _RANDOM[/*Zero width*/ 1'b0][16:0];	// src/main/scala/snax/utils/Counter.scala:24:26, :102:35
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/Counter.scala:102:35
        value = 17'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_lastVal = value == _io_lastVal_T & io_tick;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:42, :39:{26,64}, :102:35
endmodule

module snax_MX_tensor_core__C1_Reader_AddressGenUnitCounter(	// src/main/scala/snax/utils/Counter.scala:83:7
  input         clock,	// src/main/scala/snax/utils/Counter.scala:83:7
                reset,	// src/main/scala/snax/utils/Counter.scala:83:7
                io_tick,	// src/main/scala/snax/utils/Counter.scala:87:32
                io_reset,	// src/main/scala/snax/utils/Counter.scala:87:32
  input  [16:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:87:32
  input  [15:0] io_step,	// src/main/scala/snax/utils/Counter.scala:87:32
  output [16:0] io_value,	// src/main/scala/snax/utils/Counter.scala:87:32
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:87:32
);

  wire        _smallCounter_io_lastVal;	// src/main/scala/snax/utils/Counter.scala:102:30
  reg  [16:0] value;	// src/main/scala/snax/utils/Counter.scala:97:37
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/Counter.scala:83:7
    if (reset)	// src/main/scala/snax/utils/Counter.scala:83:7
      value <= 17'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    else if (io_reset | _smallCounter_io_lastVal & io_tick)	// src/main/scala/snax/utils/Counter.scala:102:30, :115:{18,33}
      value <= 17'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    else if (io_tick)	// src/main/scala/snax/utils/Counter.scala:87:32
      value <= value + {1'h0, io_step};	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37, :117:28
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/Counter.scala:83:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/Counter.scala:83:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/Counter.scala:83:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:83:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:83:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/Counter.scala:83:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/Counter.scala:83:7
        value = _RANDOM[/*Zero width*/ 1'b0][16:0];	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/Counter.scala:83:7
        value = 17'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  snax_MX_tensor_core__C1_Reader_AddressGenUnitCounter_SmallCounter smallCounter (	// src/main/scala/snax/utils/Counter.scala:102:30
    .clock      (clock),
    .reset      (reset),
    .io_tick    (io_tick),
    .io_reset   (io_reset),
    .io_ceil    (io_ceil),
    .io_lastVal (_smallCounter_io_lastVal)
  );
  assign io_value = value;	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37
  assign io_lastVal = _smallCounter_io_lastVal;	// src/main/scala/snax/utils/Counter.scala:83:7, :102:30
endmodule

module Queue_W17_D3_Hpjph7n(	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  input         clock,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                reset,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [16:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [16:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire       io_enq_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}
  reg  [1:0] enq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [1:0] deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg        maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire       ptr_match = enq_ptr_value == deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire       empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire       do_enq = io_enq_ready_0 & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :286:16, :306:{24,39}
  assign io_enq_ready_0 = io_deq_ready | ~(ptr_match & maybe_full);	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24, :286:{16,19}, :306:{24,39}
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      enq_ptr_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      deq_ptr_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
    end
    else begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (enq_ptr_value == 2'h2)	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24
          enq_ptr_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
        else	// src/main/scala/chisel3/util/Counter.scala:73:24
          enq_ptr_value <= enq_ptr_value + 2'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      end
      if (do_deq) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (deq_ptr_value == 2'h2)	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24
          deq_ptr_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
        else	// src/main/scala/chisel3/util/Counter.scala:73:24
          deq_ptr_value <= deq_ptr_value + 2'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      end
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][1:0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][3:2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][4];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        enq_ptr_value = 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
        deq_ptr_value = 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
        maybe_full = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_3x17 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (deq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (enq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_enq_ready = io_enq_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}, src/main/scala/snax/utils/ComplexQueue.scala:57:28
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:19, src/main/scala/snax/utils/ComplexQueue.scala:57:28
endmodule

module snax_MX_tensor_core__C1_Reader_AddressBufferFIFO(	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:119:9
  input         clock,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:119:9
                reset,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:119:9
  output        io_in_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_in_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [67:0] io_in_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_out_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output        io_out_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [16:0] io_out_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_out_1_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output        io_out_1_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [16:0] io_out_1_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_out_2_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output        io_out_2_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [16:0] io_out_2_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_out_3_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output        io_out_3_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [16:0] io_out_3_bits	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
);

  wire _queues_3_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_2_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_1_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_0_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire enq_all_ready =
    _queues_0_io_enq_ready & _queues_1_io_enq_ready & _queues_2_io_enq_ready
    & _queues_3_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23, :69:61
  wire _queues_3_io_enq_valid_T = enq_all_ready & io_in_0_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:69:61, :72:57
  Queue_W17_D3_Hpjph7n queues_0 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_0_io_enq_ready),
    .io_enq_valid (_queues_3_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[16:0]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_0_ready),
    .io_deq_valid (io_out_0_valid),
    .io_deq_bits  (io_out_0_bits)
  );
  Queue_W17_D3_Hpjph7n queues_1 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_1_io_enq_ready),
    .io_enq_valid (_queues_3_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[33:17]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_1_ready),
    .io_deq_valid (io_out_1_valid),
    .io_deq_bits  (io_out_1_bits)
  );
  Queue_W17_D3_Hpjph7n queues_2 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_2_io_enq_ready),
    .io_enq_valid (_queues_3_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[50:34]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_2_ready),
    .io_deq_valid (io_out_2_valid),
    .io_deq_bits  (io_out_2_bits)
  );
  Queue_W17_D3_Hpjph7n queues_3 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_3_io_enq_ready),
    .io_enq_valid (_queues_3_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[67:51]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_3_ready),
    .io_deq_valid (io_out_3_valid),
    .io_deq_bits  (io_out_3_bits)
  );
  assign io_in_0_ready = enq_all_ready;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:119:9, src/main/scala/snax/utils/ComplexQueue.scala:69:61
endmodule

module snax_MX_tensor_core__C1_Reader_AddressGenUnit(	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
  input         clock,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
                reset,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
  input  [16:0] io_cfg_ptr,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_spatialStrides_0,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_0,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_1,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_2,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_3,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_0,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_1,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_2,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_3,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_start,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_busy,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_bufferEmpty,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_0_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_0_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [16:0] io_addr_0_bits,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_1_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_1_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [16:0] io_addr_1_bits,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_2_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_2_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [16:0] io_addr_2_bits,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_3_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_3_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [16:0] io_addr_3_bits	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
);

  wire        _outputBuffer_io_in_0_ready;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:28
  wire        _outputBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:28
  wire        _outputBuffer_io_out_1_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:28
  wire        _outputBuffer_io_out_2_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:28
  wire        _outputBuffer_io_out_3_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:28
  wire [16:0] _counters_3_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25
  wire        _counters_3_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25
  wire [16:0] _counters_2_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25
  wire        _counters_2_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25
  wire [16:0] _counters_1_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25
  wire        _counters_1_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25
  wire [16:0] _counters_0_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25
  wire        _counters_0_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25
  wire [16:0] _temporalOffset_T_4 =
    _counters_0_io_value + _counters_1_io_value + _counters_2_io_value
    + _counters_3_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25, :130:71
  reg         currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:216:38
  wire        counters_tick = currentState & _outputBuffer_io_in_0_ready;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:28, :216:38, :234:28
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    if (reset)	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      currentState <= 1'h0;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :216:38
    else	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      currentState <=
        io_start & (|io_cfg_temporalBounds_0) & (|io_cfg_temporalBounds_1)
        & (|io_cfg_temporalBounds_2) & (|io_cfg_temporalBounds_3)
        | ~(_counters_0_io_lastVal & _counters_1_io_lastVal & _counters_2_io_lastVal
            & _counters_3_io_lastVal & _outputBuffer_io_in_0_ready & currentState)
        & currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25, :118:28, :216:38, :217:{17,48,73}, :218:18, :220:46, :221:5, :222:18, :224:18
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        currentState = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :216:38
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        currentState = 1'h0;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :216:38
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  snax_MX_tensor_core__C1_Reader_AddressGenUnitCounter counters_0 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:234:28
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_0),
    .io_step    (io_cfg_temporalStrides_0[15:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:113:21
    .io_value   (_counters_0_io_value),
    .io_lastVal (_counters_0_io_lastVal)
  );
  snax_MX_tensor_core__C1_Reader_AddressGenUnitCounter counters_1 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_0_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25, :234:28, :240:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_1),
    .io_step    (io_cfg_temporalStrides_1[15:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:113:21
    .io_value   (_counters_1_io_value),
    .io_lastVal (_counters_1_io_lastVal)
  );
  snax_MX_tensor_core__C1_Reader_AddressGenUnitCounter counters_2 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_1_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25, :234:28, :240:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_2),
    .io_step    (io_cfg_temporalStrides_2[15:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:113:21
    .io_value   (_counters_2_io_value),
    .io_lastVal (_counters_2_io_lastVal)
  );
  snax_MX_tensor_core__C1_Reader_AddressGenUnitCounter counters_3 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_2_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25, :234:28, :240:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_3),
    .io_step    (io_cfg_temporalStrides_3[15:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:113:21
    .io_value   (_counters_3_io_value),
    .io_lastVal (_counters_3_io_lastVal)
  );
  snax_MX_tensor_core__C1_Reader_AddressBufferFIFO outputBuffer (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:28
    .clock          (clock),
    .reset          (reset),
    .io_in_0_ready  (_outputBuffer_io_in_0_ready),
    .io_in_0_valid  (currentState),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:216:38
    .io_in_0_bits
      ({io_cfg_ptr + _temporalOffset_T_4 + io_cfg_spatialStrides_0 * 17'h3,
        io_cfg_ptr + _temporalOffset_T_4 + {io_cfg_spatialStrides_0[15:0], 1'h0},
        io_cfg_ptr + _temporalOffset_T_4 + io_cfg_spatialStrides_0,
        io_cfg_ptr + _temporalOffset_T_4}),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :130:71, :134:67, :141:37, :152:27, :196:28
    .io_out_0_ready (io_addr_0_ready),
    .io_out_0_valid (_outputBuffer_io_out_0_valid),
    .io_out_0_bits  (io_addr_0_bits),
    .io_out_1_ready (io_addr_1_ready),
    .io_out_1_valid (_outputBuffer_io_out_1_valid),
    .io_out_1_bits  (io_addr_1_bits),
    .io_out_2_ready (io_addr_2_ready),
    .io_out_2_valid (_outputBuffer_io_out_2_valid),
    .io_out_2_bits  (io_addr_2_bits),
    .io_out_3_ready (io_addr_3_ready),
    .io_out_3_valid (_outputBuffer_io_out_3_valid),
    .io_out_3_bits  (io_addr_3_bits)
  );
  assign io_busy = currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :216:38
  assign io_bufferEmpty =
    ~(_outputBuffer_io_out_0_valid | _outputBuffer_io_out_1_valid
      | _outputBuffer_io_out_2_valid | _outputBuffer_io_out_3_valid);	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :118:28, :212:{21,70}
  assign io_addr_0_valid = _outputBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :118:28
  assign io_addr_1_valid = _outputBuffer_io_out_1_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :118:28
  assign io_addr_2_valid = _outputBuffer_io_out_2_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :118:28
  assign io_addr_3_valid = _outputBuffer_io_out_3_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :118:28
endmodule

module snax_MX_tensor_core__C1_Reader_DataRequestor(	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  output        io_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input  [16:0] io_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output        io_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output [16:0] io_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_enable,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
                io_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output        io_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
);

  wire io_out_tcdmReq_valid_0;	// src/main/scala/snax/readerWriter/DataRequestor.scala:69:19, :70:26, :76:26
  wire io_in_addr_ready_0 =
    io_enable ? io_out_tcdmReq_ready & io_out_tcdmReq_valid_0 : io_reqrspLink_rspReady;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:45:19, :46:22, :48:22, :69:19, :70:26, :76:26
  assign io_out_tcdmReq_valid_0 = io_enable & io_in_addr_valid & io_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/DataRequestor.scala:69:19, :70:26, :76:26
  assign io_in_addr_ready = io_in_addr_ready_0;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7, :45:19, :46:22, :48:22
  assign io_out_tcdmReq_valid = io_out_tcdmReq_valid_0;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7, :69:19, :70:26, :76:26
  assign io_out_tcdmReq_bits_addr = io_in_addr_bits;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  assign io_reqrspLink_reqSubmit = io_in_addr_ready_0 & io_in_addr_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:32:7, :45:19, :46:22, :48:22
endmodule

module snax_MX_tensor_core__C1_Reader_DataRequestors(	// src/main/scala/snax/readerWriter/DataRequestor.scala:81:7
  output        io_0_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [16:0] io_0_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_0_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [16:0] io_0_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_enable,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
                io_0_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_0_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
                io_1_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_1_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [16:0] io_1_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_1_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_1_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [16:0] io_1_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_1_enable,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
                io_1_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_1_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
                io_2_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_2_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [16:0] io_2_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_2_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_2_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [16:0] io_2_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_2_enable,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
                io_2_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_2_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
                io_3_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_3_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [16:0] io_3_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_3_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_3_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [16:0] io_3_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_3_enable,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
                io_3_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_3_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
);

  snax_MX_tensor_core__C1_Reader_DataRequestor DataRequestor_0 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_0_in_addr_ready),
    .io_in_addr_valid         (io_0_in_addr_valid),
    .io_in_addr_bits          (io_0_in_addr_bits),
    .io_out_tcdmReq_ready     (io_0_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_0_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_0_out_tcdmReq_bits_addr),
    .io_enable                (io_0_enable),
    .io_reqrspLink_rspReady   (io_0_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit  (io_0_reqrspLink_reqSubmit)
  );
  snax_MX_tensor_core__C1_Reader_DataRequestor DataRequestor_1 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_1_in_addr_ready),
    .io_in_addr_valid         (io_1_in_addr_valid),
    .io_in_addr_bits          (io_1_in_addr_bits),
    .io_out_tcdmReq_ready     (io_1_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_1_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_1_out_tcdmReq_bits_addr),
    .io_enable                (io_1_enable),
    .io_reqrspLink_rspReady   (io_1_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit  (io_1_reqrspLink_reqSubmit)
  );
  snax_MX_tensor_core__C1_Reader_DataRequestor DataRequestor_2 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_2_in_addr_ready),
    .io_in_addr_valid         (io_2_in_addr_valid),
    .io_in_addr_bits          (io_2_in_addr_bits),
    .io_out_tcdmReq_ready     (io_2_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_2_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_2_out_tcdmReq_bits_addr),
    .io_enable                (io_2_enable),
    .io_reqrspLink_rspReady   (io_2_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit  (io_2_reqrspLink_reqSubmit)
  );
  snax_MX_tensor_core__C1_Reader_DataRequestor DataRequestor_3 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_3_in_addr_ready),
    .io_in_addr_valid         (io_3_in_addr_valid),
    .io_in_addr_bits          (io_3_in_addr_bits),
    .io_out_tcdmReq_ready     (io_3_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_3_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_3_out_tcdmReq_bits_addr),
    .io_enable                (io_3_enable),
    .io_reqrspLink_rspReady   (io_3_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit  (io_3_reqrspLink_reqSubmit)
  );
endmodule

module snax_MX_tensor_core__C1_Reader_FifoUtilizationCounter(	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
  input  clock,	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
         reset,	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
         io_tickUp,	// src/main/scala/snax/utils/Counter.scala:44:14
         io_tickDown,	// src/main/scala/snax/utils/Counter.scala:44:14
  output io_lastVal	// src/main/scala/snax/utils/Counter.scala:44:14
);

  reg [1:0] value;	// src/main/scala/snax/utils/Counter.scala:60:26
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    if (reset)	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      value <= 2'h0;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:16
    else if (io_tickUp ^ io_tickDown) begin	// src/main/scala/snax/utils/Counter.scala:56:24
      if (io_tickUp) begin	// src/main/scala/snax/utils/Counter.scala:44:14
        if (value != 2'h3)	// src/main/scala/snax/utils/Counter.scala:60:26, :69:{23,33}, :71:51, :79:36
          value <= value + 2'h1;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:46
        else	// src/main/scala/snax/utils/Counter.scala:69:23
          value <= 2'h0;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:16
      end
      else if (|value)	// src/main/scala/snax/utils/Counter.scala:60:26, :71:23
        value <= value - 2'h1;	// src/main/scala/snax/utils/Counter.scala:60:26, :71:36
      else	// src/main/scala/snax/utils/Counter.scala:71:23
        value <= 2'h3;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:33, :71:51, :79:36
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        value = _RANDOM[/*Zero width*/ 1'b0][1:0];	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43, src/main/scala/snax/utils/Counter.scala:60:26
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        value = 2'h0;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:16
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_lastVal = &value;	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43, src/main/scala/snax/utils/Counter.scala:60:26, :79:24
endmodule

module snax_MX_tensor_core__C1_Reader_DataResponser(	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
  input         clock,	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
                reset,	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
                io_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  input  [63:0] io_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  output        io_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  output [63:0] io_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  input         io_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
                io_enable,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  output        io_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  input         io_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
);

  wire _fifoUtilizationCounter_io_lastVal;	// src/main/scala/snax/readerWriter/DataResponser.scala:44:38
  snax_MX_tensor_core__C1_Reader_FifoUtilizationCounter fifoUtilizationCounter (	// src/main/scala/snax/readerWriter/DataResponser.scala:44:38
    .clock       (clock),
    .reset       (reset),
    .io_tickUp   (io_reqrspLink_reqSubmit),
    .io_tickDown (io_out_dataFifoPopped),
    .io_lastVal  (_fifoUtilizationCounter_io_lastVal)
  );
  assign io_out_data_valid = io_enable ? io_in_tcdmRsp_valid : io_reqrspLink_reqSubmit;	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7, :33:19, :34:23, :37:23
  assign io_out_data_bits = io_enable ? io_in_tcdmRsp_bits_data : 64'h0;	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7, :33:19, :35:23, :38:22
  assign io_reqrspLink_rspReady =
    ~_fifoUtilizationCounter_io_lastVal | io_out_dataFifoPopped;	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7, :44:38, :51:{41,76}
endmodule

module snax_MX_tensor_core__C1_Reader_DataResponsers(	// src/main/scala/snax/readerWriter/DataResponser.scala:56:7
  input         clock,	// src/main/scala/snax/readerWriter/DataResponser.scala:56:7
                reset,	// src/main/scala/snax/readerWriter/DataResponser.scala:56:7
                io_0_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input  [63:0] io_0_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_0_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output [63:0] io_0_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_0_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
                io_0_enable,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_0_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_0_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
                io_1_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input  [63:0] io_1_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_1_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output [63:0] io_1_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_1_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
                io_1_enable,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_1_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_1_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
                io_2_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input  [63:0] io_2_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_2_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output [63:0] io_2_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_2_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
                io_2_enable,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_2_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_2_reqrspLink_reqSubmit,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
                io_3_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input  [63:0] io_3_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_3_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output [63:0] io_3_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_3_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
                io_3_enable,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_3_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_3_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
);

  snax_MX_tensor_core__C1_Reader_DataResponser DataResponser_0 (	// src/main/scala/snax/readerWriter/DataResponser.scala:69:24
    .clock                   (clock),
    .reset                   (reset),
    .io_in_tcdmRsp_valid     (io_0_in_tcdmRsp_valid),
    .io_in_tcdmRsp_bits_data (io_0_in_tcdmRsp_bits_data),
    .io_out_data_valid       (io_0_out_data_valid),
    .io_out_data_bits        (io_0_out_data_bits),
    .io_out_dataFifoPopped   (io_0_out_dataFifoPopped),
    .io_enable               (io_0_enable),
    .io_reqrspLink_rspReady  (io_0_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit (io_0_reqrspLink_reqSubmit)
  );
  snax_MX_tensor_core__C1_Reader_DataResponser DataResponser_1 (	// src/main/scala/snax/readerWriter/DataResponser.scala:69:24
    .clock                   (clock),
    .reset                   (reset),
    .io_in_tcdmRsp_valid     (io_1_in_tcdmRsp_valid),
    .io_in_tcdmRsp_bits_data (io_1_in_tcdmRsp_bits_data),
    .io_out_data_valid       (io_1_out_data_valid),
    .io_out_data_bits        (io_1_out_data_bits),
    .io_out_dataFifoPopped   (io_1_out_dataFifoPopped),
    .io_enable               (io_1_enable),
    .io_reqrspLink_rspReady  (io_1_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit (io_1_reqrspLink_reqSubmit)
  );
  snax_MX_tensor_core__C1_Reader_DataResponser DataResponser_2 (	// src/main/scala/snax/readerWriter/DataResponser.scala:69:24
    .clock                   (clock),
    .reset                   (reset),
    .io_in_tcdmRsp_valid     (io_2_in_tcdmRsp_valid),
    .io_in_tcdmRsp_bits_data (io_2_in_tcdmRsp_bits_data),
    .io_out_data_valid       (io_2_out_data_valid),
    .io_out_data_bits        (io_2_out_data_bits),
    .io_out_dataFifoPopped   (io_2_out_dataFifoPopped),
    .io_enable               (io_2_enable),
    .io_reqrspLink_rspReady  (io_2_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit (io_2_reqrspLink_reqSubmit)
  );
  snax_MX_tensor_core__C1_Reader_DataResponser DataResponser_3 (	// src/main/scala/snax/readerWriter/DataResponser.scala:69:24
    .clock                   (clock),
    .reset                   (reset),
    .io_in_tcdmRsp_valid     (io_3_in_tcdmRsp_valid),
    .io_in_tcdmRsp_bits_data (io_3_in_tcdmRsp_bits_data),
    .io_out_data_valid       (io_3_out_data_valid),
    .io_out_data_bits        (io_3_out_data_bits),
    .io_out_dataFifoPopped   (io_3_out_dataFifoPopped),
    .io_enable               (io_3_enable),
    .io_reqrspLink_rspReady  (io_3_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit (io_3_reqrspLink_reqSubmit)
  );
endmodule

module Queue_W64_D3_Hdorill(	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  input         clock,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                reset,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [63:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [63:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire       io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}
  reg  [1:0] enq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [1:0] deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg        maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire       ptr_match = enq_ptr_value == deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire       empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire       do_enq = io_enq_ready & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :286:16, :306:{24,39}
  assign io_enq_ready = io_deq_ready | ~(ptr_match & maybe_full);	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24, :286:{16,19}, :306:{24,39}
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      enq_ptr_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      deq_ptr_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
    end
    else begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (enq_ptr_value == 2'h2)	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24
          enq_ptr_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
        else	// src/main/scala/chisel3/util/Counter.scala:73:24
          enq_ptr_value <= enq_ptr_value + 2'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      end
      if (do_deq) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (deq_ptr_value == 2'h2)	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24
          deq_ptr_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
        else	// src/main/scala/chisel3/util/Counter.scala:73:24
          deq_ptr_value <= deq_ptr_value + 2'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      end
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][1:0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][3:2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][4];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        enq_ptr_value = 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
        deq_ptr_value = 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
        maybe_full = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_3x64 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (deq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (enq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:19, src/main/scala/snax/utils/ComplexQueue.scala:57:28
endmodule

module snax_MX_tensor_core__C1_Reader_DataBuffer(	// src/main/scala/snax/readerWriter/Reader.scala:54:9
  input          clock,	// src/main/scala/snax/readerWriter/Reader.scala:54:9
                 reset,	// src/main/scala/snax/readerWriter/Reader.scala:54:9
                 io_in_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [63:0]  io_in_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_in_1_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [63:0]  io_in_1_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_in_2_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [63:0]  io_in_2_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_in_3_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [63:0]  io_in_3_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [255:0] io_out_0_bits	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
);

  wire        _queues_3_io_deq_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire [63:0] _queues_3_io_deq_bits;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire        _queues_2_io_deq_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire [63:0] _queues_2_io_deq_bits;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire        _queues_1_io_deq_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire [63:0] _queues_1_io_deq_bits;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire        _queues_0_io_deq_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire [63:0] _queues_0_io_deq_bits;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire        deq_all_valid =
    _queues_0_io_deq_valid & _queues_1_io_deq_valid & _queues_2_io_deq_valid
    & _queues_3_io_deq_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23, :89:61
  wire        _queues_3_io_deq_ready_T = deq_all_valid & io_out_0_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:89:61, :92:57
  Queue_W64_D3_Hdorill queues_0 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (io_in_0_valid),
    .io_enq_bits  (io_in_0_bits),
    .io_deq_ready (_queues_3_io_deq_ready_T),	// src/main/scala/snax/utils/ComplexQueue.scala:92:57
    .io_deq_valid (_queues_0_io_deq_valid),
    .io_deq_bits  (_queues_0_io_deq_bits)
  );
  Queue_W64_D3_Hdorill queues_1 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (io_in_1_valid),
    .io_enq_bits  (io_in_1_bits),
    .io_deq_ready (_queues_3_io_deq_ready_T),	// src/main/scala/snax/utils/ComplexQueue.scala:92:57
    .io_deq_valid (_queues_1_io_deq_valid),
    .io_deq_bits  (_queues_1_io_deq_bits)
  );
  Queue_W64_D3_Hdorill queues_2 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (io_in_2_valid),
    .io_enq_bits  (io_in_2_bits),
    .io_deq_ready (_queues_3_io_deq_ready_T),	// src/main/scala/snax/utils/ComplexQueue.scala:92:57
    .io_deq_valid (_queues_2_io_deq_valid),
    .io_deq_bits  (_queues_2_io_deq_bits)
  );
  Queue_W64_D3_Hdorill queues_3 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (io_in_3_valid),
    .io_enq_bits  (io_in_3_bits),
    .io_deq_ready (_queues_3_io_deq_ready_T),	// src/main/scala/snax/utils/ComplexQueue.scala:92:57
    .io_deq_valid (_queues_3_io_deq_valid),
    .io_deq_bits  (_queues_3_io_deq_bits)
  );
  assign io_out_0_valid = deq_all_valid;	// src/main/scala/snax/readerWriter/Reader.scala:54:9, src/main/scala/snax/utils/ComplexQueue.scala:89:61
  assign io_out_0_bits =
    {_queues_3_io_deq_bits,
     _queues_2_io_deq_bits,
     _queues_1_io_deq_bits,
     _queues_0_io_deq_bits};	// src/main/scala/snax/readerWriter/Reader.scala:54:9, src/main/scala/snax/utils/ComplexQueue.scala:57:23, :95:10
endmodule

module snax_MX_tensor_core__C1_Reader_DataRepeatCounter(	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
  input         clock,	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
                reset,	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
                io_tick,	// src/main/scala/snax/utils/Counter.scala:14:21
                io_reset,	// src/main/scala/snax/utils/Counter.scala:14:21
  input  [16:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:14:21
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:14:21
);

  reg  [16:0] value;	// src/main/scala/snax/utils/Counter.scala:24:26
  wire [16:0] _io_lastVal_T = io_ceil - 17'h1;	// src/main/scala/snax/utils/Counter.scala:30:42
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    if (reset)	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      value <= 17'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_reset)	// src/main/scala/snax/utils/Counter.scala:14:21
      value <= 17'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_tick) begin	// src/main/scala/snax/utils/Counter.scala:14:21
      if (value < _io_lastVal_T)	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{32,42}
        value <= value + 17'h1;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{42,55}
      else	// src/main/scala/snax/utils/Counter.scala:30:32
        value <= 17'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        value = _RANDOM[/*Zero width*/ 1'b0][16:0];	// src/main/scala/snax/utils/Counter.scala:24:26, src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        value = 17'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_lastVal = value == _io_lastVal_T & io_tick;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:42, :39:{26,64}, src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
endmodule

module snax_MX_tensor_core__C1_Reader_RepeatHandshake(	// src/main/scala/snax/readerWriter/Reader.scala:131:9
  input          clock,	// src/main/scala/snax/readerWriter/Reader.scala:131:9
                 reset,	// src/main/scala/snax/readerWriter/Reader.scala:131:9
  output         io_in_ready,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input          io_in_valid,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input  [255:0] io_in_bits,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input          io_out_ready,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  output         io_out_valid,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  output [255:0] io_out_bits,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input  [16:0]  io_repeat_times,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input          io_start	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
);

  wire _dataRepeatCounter_io_lastVal;	// src/main/scala/snax/utils/HandShakeRepeater.scala:15:33
  wire _io_in_ready_T = io_out_ready & io_in_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
  snax_MX_tensor_core__C1_Reader_DataRepeatCounter dataRepeatCounter (	// src/main/scala/snax/utils/HandShakeRepeater.scala:15:33
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_io_in_ready_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_reset   (io_start),
    .io_ceil    (io_repeat_times),
    .io_lastVal (_dataRepeatCounter_io_lastVal)
  );
  assign io_in_ready = _io_in_ready_T & _dataRepeatCounter_io_lastVal;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/Reader.scala:131:9, src/main/scala/snax/utils/HandShakeRepeater.scala:15:33, :24:30
  assign io_out_valid = io_in_valid;	// src/main/scala/snax/readerWriter/Reader.scala:131:9
  assign io_out_bits = io_in_bits;	// src/main/scala/snax/readerWriter/Reader.scala:131:9
endmodule

module snax_MX_tensor_core__C1_Reader(	// src/main/scala/snax/readerWriter/Reader.scala:10:7
  input          clock,	// src/main/scala/snax/readerWriter/Reader.scala:10:7
                 reset,	// src/main/scala/snax/readerWriter/Reader.scala:10:7
  input  [16:0]  io_aguCfg_ptr,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
                 io_aguCfg_spatialStrides_0,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
                 io_aguCfg_temporalBounds_0,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
                 io_aguCfg_temporalBounds_1,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
                 io_aguCfg_temporalBounds_2,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
                 io_aguCfg_temporalBounds_3,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
                 io_aguCfg_temporalStrides_0,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
                 io_aguCfg_temporalStrides_1,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
                 io_aguCfg_temporalStrides_2,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
                 io_aguCfg_temporalStrides_3,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  input  [3:0]   io_readerwriterCfg_enabledChannel,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  input          io_start,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  output         io_busy,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  input          io_tcdmReq_0_ready,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  output         io_tcdmReq_0_valid,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  output [16:0]  io_tcdmReq_0_bits_addr,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  input          io_tcdmReq_1_ready,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  output         io_tcdmReq_1_valid,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  output [16:0]  io_tcdmReq_1_bits_addr,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  input          io_tcdmReq_2_ready,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  output         io_tcdmReq_2_valid,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  output [16:0]  io_tcdmReq_2_bits_addr,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  input          io_tcdmReq_3_ready,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  output         io_tcdmReq_3_valid,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  output [16:0]  io_tcdmReq_3_bits_addr,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  input          io_tcdmRsp_0_valid,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  input  [63:0]  io_tcdmRsp_0_bits_data,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  input          io_tcdmRsp_1_valid,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  input  [63:0]  io_tcdmRsp_1_bits_data,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  input          io_tcdmRsp_2_valid,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  input  [63:0]  io_tcdmRsp_2_bits_data,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  input          io_tcdmRsp_3_valid,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  input  [63:0]  io_tcdmRsp_3_bits_data,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  input          io_data_ready,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  output         io_data_valid,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  output [255:0] io_data_bits	// src/main/scala/snax/readerWriter/Reader.scala:21:14
);

  wire         _outputDataRepeat_io_in_ready;	// src/main/scala/snax/readerWriter/Reader.scala:130:32
  wire         _dataBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/Reader.scala:53:26
  wire [255:0] _dataBuffer_io_out_0_bits;	// src/main/scala/snax/readerWriter/Reader.scala:53:26
  wire         _responsers_io_0_out_data_valid;	// src/main/scala/snax/readerWriter/Reader.scala:43:26
  wire [63:0]  _responsers_io_0_out_data_bits;	// src/main/scala/snax/readerWriter/Reader.scala:43:26
  wire         _responsers_io_0_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/Reader.scala:43:26
  wire         _responsers_io_1_out_data_valid;	// src/main/scala/snax/readerWriter/Reader.scala:43:26
  wire [63:0]  _responsers_io_1_out_data_bits;	// src/main/scala/snax/readerWriter/Reader.scala:43:26
  wire         _responsers_io_1_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/Reader.scala:43:26
  wire         _responsers_io_2_out_data_valid;	// src/main/scala/snax/readerWriter/Reader.scala:43:26
  wire [63:0]  _responsers_io_2_out_data_bits;	// src/main/scala/snax/readerWriter/Reader.scala:43:26
  wire         _responsers_io_2_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/Reader.scala:43:26
  wire         _responsers_io_3_out_data_valid;	// src/main/scala/snax/readerWriter/Reader.scala:43:26
  wire [63:0]  _responsers_io_3_out_data_bits;	// src/main/scala/snax/readerWriter/Reader.scala:43:26
  wire         _responsers_io_3_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/Reader.scala:43:26
  wire         _requestors_io_0_in_addr_ready;	// src/main/scala/snax/readerWriter/Reader.scala:32:26
  wire         _requestors_io_0_reqrspLink_reqSubmit;	// src/main/scala/snax/readerWriter/Reader.scala:32:26
  wire         _requestors_io_1_in_addr_ready;	// src/main/scala/snax/readerWriter/Reader.scala:32:26
  wire         _requestors_io_1_reqrspLink_reqSubmit;	// src/main/scala/snax/readerWriter/Reader.scala:32:26
  wire         _requestors_io_2_in_addr_ready;	// src/main/scala/snax/readerWriter/Reader.scala:32:26
  wire         _requestors_io_2_reqrspLink_reqSubmit;	// src/main/scala/snax/readerWriter/Reader.scala:32:26
  wire         _requestors_io_3_in_addr_ready;	// src/main/scala/snax/readerWriter/Reader.scala:32:26
  wire         _requestors_io_3_reqrspLink_reqSubmit;	// src/main/scala/snax/readerWriter/Reader.scala:32:26
  wire         _addressgen_io_busy;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _addressgen_io_bufferEmpty;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _addressgen_io_addr_0_valid;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire [16:0]  _addressgen_io_addr_0_bits;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _addressgen_io_addr_1_valid;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire [16:0]  _addressgen_io_addr_1_bits;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _addressgen_io_addr_2_valid;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire [16:0]  _addressgen_io_addr_2_bits;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _addressgen_io_addr_3_valid;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire [16:0]  _addressgen_io_addr_3_bits;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire         _outputDataRepeat_io_repeat_times_T = io_aguCfg_temporalStrides_0 == 17'h0;	// src/main/scala/snax/readerWriter/Reader.scala:67:37
  wire         _responsers_io_3_out_dataFifoPopped_T =
    _outputDataRepeat_io_in_ready & _dataBuffer_io_out_0_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/Reader.scala:53:26, :130:32
  snax_MX_tensor_core__C1_Reader_AddressGenUnit addressgen (	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .clock                    (clock),
    .reset                    (reset),
    .io_cfg_ptr               (io_aguCfg_ptr),
    .io_cfg_spatialStrides_0  (io_aguCfg_spatialStrides_0),
    .io_cfg_temporalBounds_0
      (_outputDataRepeat_io_repeat_times_T ? 17'h1 : io_aguCfg_temporalBounds_0),	// src/main/scala/snax/readerWriter/Reader.scala:64:23, :67:{37,46}, :68:41
    .io_cfg_temporalBounds_1  (io_aguCfg_temporalBounds_1),
    .io_cfg_temporalBounds_2  (io_aguCfg_temporalBounds_2),
    .io_cfg_temporalBounds_3  (io_aguCfg_temporalBounds_3),
    .io_cfg_temporalStrides_0 (io_aguCfg_temporalStrides_0),
    .io_cfg_temporalStrides_1 (io_aguCfg_temporalStrides_1),
    .io_cfg_temporalStrides_2 (io_aguCfg_temporalStrides_2),
    .io_cfg_temporalStrides_3 (io_aguCfg_temporalStrides_3),
    .io_start                 (io_start),
    .io_busy                  (_addressgen_io_busy),
    .io_bufferEmpty           (_addressgen_io_bufferEmpty),
    .io_addr_0_ready          (_requestors_io_0_in_addr_ready),	// src/main/scala/snax/readerWriter/Reader.scala:32:26
    .io_addr_0_valid          (_addressgen_io_addr_0_valid),
    .io_addr_0_bits           (_addressgen_io_addr_0_bits),
    .io_addr_1_ready          (_requestors_io_1_in_addr_ready),	// src/main/scala/snax/readerWriter/Reader.scala:32:26
    .io_addr_1_valid          (_addressgen_io_addr_1_valid),
    .io_addr_1_bits           (_addressgen_io_addr_1_bits),
    .io_addr_2_ready          (_requestors_io_2_in_addr_ready),	// src/main/scala/snax/readerWriter/Reader.scala:32:26
    .io_addr_2_valid          (_addressgen_io_addr_2_valid),
    .io_addr_2_bits           (_addressgen_io_addr_2_bits),
    .io_addr_3_ready          (_requestors_io_3_in_addr_ready),	// src/main/scala/snax/readerWriter/Reader.scala:32:26
    .io_addr_3_valid          (_addressgen_io_addr_3_valid),
    .io_addr_3_bits           (_addressgen_io_addr_3_bits)
  );
  snax_MX_tensor_core__C1_Reader_DataRequestors requestors (	// src/main/scala/snax/readerWriter/Reader.scala:32:26
    .io_0_in_addr_ready         (_requestors_io_0_in_addr_ready),
    .io_0_in_addr_valid         (_addressgen_io_addr_0_valid),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_0_in_addr_bits          (_addressgen_io_addr_0_bits),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_0_out_tcdmReq_ready     (io_tcdmReq_0_ready),
    .io_0_out_tcdmReq_valid     (io_tcdmReq_0_valid),
    .io_0_out_tcdmReq_bits_addr (io_tcdmReq_0_bits_addr),
    .io_0_enable                (io_readerwriterCfg_enabledChannel[0]),	// src/main/scala/snax/readerWriter/Reader.scala:80:57
    .io_0_reqrspLink_rspReady   (_responsers_io_0_reqrspLink_rspReady),	// src/main/scala/snax/readerWriter/Reader.scala:43:26
    .io_0_reqrspLink_reqSubmit  (_requestors_io_0_reqrspLink_reqSubmit),
    .io_1_in_addr_ready         (_requestors_io_1_in_addr_ready),
    .io_1_in_addr_valid         (_addressgen_io_addr_1_valid),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_1_in_addr_bits          (_addressgen_io_addr_1_bits),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_1_out_tcdmReq_ready     (io_tcdmReq_1_ready),
    .io_1_out_tcdmReq_valid     (io_tcdmReq_1_valid),
    .io_1_out_tcdmReq_bits_addr (io_tcdmReq_1_bits_addr),
    .io_1_enable                (io_readerwriterCfg_enabledChannel[1]),	// src/main/scala/snax/readerWriter/Reader.scala:80:57
    .io_1_reqrspLink_rspReady   (_responsers_io_1_reqrspLink_rspReady),	// src/main/scala/snax/readerWriter/Reader.scala:43:26
    .io_1_reqrspLink_reqSubmit  (_requestors_io_1_reqrspLink_reqSubmit),
    .io_2_in_addr_ready         (_requestors_io_2_in_addr_ready),
    .io_2_in_addr_valid         (_addressgen_io_addr_2_valid),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_2_in_addr_bits          (_addressgen_io_addr_2_bits),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_2_out_tcdmReq_ready     (io_tcdmReq_2_ready),
    .io_2_out_tcdmReq_valid     (io_tcdmReq_2_valid),
    .io_2_out_tcdmReq_bits_addr (io_tcdmReq_2_bits_addr),
    .io_2_enable                (io_readerwriterCfg_enabledChannel[2]),	// src/main/scala/snax/readerWriter/Reader.scala:80:57
    .io_2_reqrspLink_rspReady   (_responsers_io_2_reqrspLink_rspReady),	// src/main/scala/snax/readerWriter/Reader.scala:43:26
    .io_2_reqrspLink_reqSubmit  (_requestors_io_2_reqrspLink_reqSubmit),
    .io_3_in_addr_ready         (_requestors_io_3_in_addr_ready),
    .io_3_in_addr_valid         (_addressgen_io_addr_3_valid),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_3_in_addr_bits          (_addressgen_io_addr_3_bits),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_3_out_tcdmReq_ready     (io_tcdmReq_3_ready),
    .io_3_out_tcdmReq_valid     (io_tcdmReq_3_valid),
    .io_3_out_tcdmReq_bits_addr (io_tcdmReq_3_bits_addr),
    .io_3_enable                (io_readerwriterCfg_enabledChannel[3]),	// src/main/scala/snax/readerWriter/Reader.scala:80:57
    .io_3_reqrspLink_rspReady   (_responsers_io_3_reqrspLink_rspReady),	// src/main/scala/snax/readerWriter/Reader.scala:43:26
    .io_3_reqrspLink_reqSubmit  (_requestors_io_3_reqrspLink_reqSubmit)
  );
  snax_MX_tensor_core__C1_Reader_DataResponsers responsers (	// src/main/scala/snax/readerWriter/Reader.scala:43:26
    .clock                     (clock),
    .reset                     (reset),
    .io_0_in_tcdmRsp_valid     (io_tcdmRsp_0_valid),
    .io_0_in_tcdmRsp_bits_data (io_tcdmRsp_0_bits_data),
    .io_0_out_data_valid       (_responsers_io_0_out_data_valid),
    .io_0_out_data_bits        (_responsers_io_0_out_data_bits),
    .io_0_out_dataFifoPopped   (_responsers_io_3_out_dataFifoPopped_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_0_enable               (io_readerwriterCfg_enabledChannel[0]),	// src/main/scala/snax/readerWriter/Reader.scala:80:57
    .io_0_reqrspLink_rspReady  (_responsers_io_0_reqrspLink_rspReady),
    .io_0_reqrspLink_reqSubmit (_requestors_io_0_reqrspLink_reqSubmit),	// src/main/scala/snax/readerWriter/Reader.scala:32:26
    .io_1_in_tcdmRsp_valid     (io_tcdmRsp_1_valid),
    .io_1_in_tcdmRsp_bits_data (io_tcdmRsp_1_bits_data),
    .io_1_out_data_valid       (_responsers_io_1_out_data_valid),
    .io_1_out_data_bits        (_responsers_io_1_out_data_bits),
    .io_1_out_dataFifoPopped   (_responsers_io_3_out_dataFifoPopped_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_1_enable               (io_readerwriterCfg_enabledChannel[1]),	// src/main/scala/snax/readerWriter/Reader.scala:80:57
    .io_1_reqrspLink_rspReady  (_responsers_io_1_reqrspLink_rspReady),
    .io_1_reqrspLink_reqSubmit (_requestors_io_1_reqrspLink_reqSubmit),	// src/main/scala/snax/readerWriter/Reader.scala:32:26
    .io_2_in_tcdmRsp_valid     (io_tcdmRsp_2_valid),
    .io_2_in_tcdmRsp_bits_data (io_tcdmRsp_2_bits_data),
    .io_2_out_data_valid       (_responsers_io_2_out_data_valid),
    .io_2_out_data_bits        (_responsers_io_2_out_data_bits),
    .io_2_out_dataFifoPopped   (_responsers_io_3_out_dataFifoPopped_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_2_enable               (io_readerwriterCfg_enabledChannel[2]),	// src/main/scala/snax/readerWriter/Reader.scala:80:57
    .io_2_reqrspLink_rspReady  (_responsers_io_2_reqrspLink_rspReady),
    .io_2_reqrspLink_reqSubmit (_requestors_io_2_reqrspLink_reqSubmit),	// src/main/scala/snax/readerWriter/Reader.scala:32:26
    .io_3_in_tcdmRsp_valid     (io_tcdmRsp_3_valid),
    .io_3_in_tcdmRsp_bits_data (io_tcdmRsp_3_bits_data),
    .io_3_out_data_valid       (_responsers_io_3_out_data_valid),
    .io_3_out_data_bits        (_responsers_io_3_out_data_bits),
    .io_3_out_dataFifoPopped   (_responsers_io_3_out_dataFifoPopped_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_3_enable               (io_readerwriterCfg_enabledChannel[3]),	// src/main/scala/snax/readerWriter/Reader.scala:80:57
    .io_3_reqrspLink_rspReady  (_responsers_io_3_reqrspLink_rspReady),
    .io_3_reqrspLink_reqSubmit (_requestors_io_3_reqrspLink_reqSubmit)	// src/main/scala/snax/readerWriter/Reader.scala:32:26
  );
  snax_MX_tensor_core__C1_Reader_DataBuffer dataBuffer (	// src/main/scala/snax/readerWriter/Reader.scala:53:26
    .clock          (clock),
    .reset          (reset),
    .io_in_0_valid  (_responsers_io_0_out_data_valid),	// src/main/scala/snax/readerWriter/Reader.scala:43:26
    .io_in_0_bits   (_responsers_io_0_out_data_bits),	// src/main/scala/snax/readerWriter/Reader.scala:43:26
    .io_in_1_valid  (_responsers_io_1_out_data_valid),	// src/main/scala/snax/readerWriter/Reader.scala:43:26
    .io_in_1_bits   (_responsers_io_1_out_data_bits),	// src/main/scala/snax/readerWriter/Reader.scala:43:26
    .io_in_2_valid  (_responsers_io_2_out_data_valid),	// src/main/scala/snax/readerWriter/Reader.scala:43:26
    .io_in_2_bits   (_responsers_io_2_out_data_bits),	// src/main/scala/snax/readerWriter/Reader.scala:43:26
    .io_in_3_valid  (_responsers_io_3_out_data_valid),	// src/main/scala/snax/readerWriter/Reader.scala:43:26
    .io_in_3_bits   (_responsers_io_3_out_data_bits),	// src/main/scala/snax/readerWriter/Reader.scala:43:26
    .io_out_0_ready (_outputDataRepeat_io_in_ready),	// src/main/scala/snax/readerWriter/Reader.scala:130:32
    .io_out_0_valid (_dataBuffer_io_out_0_valid),
    .io_out_0_bits  (_dataBuffer_io_out_0_bits)
  );
  snax_MX_tensor_core__C1_Reader_RepeatHandshake outputDataRepeat (	// src/main/scala/snax/readerWriter/Reader.scala:130:32
    .clock           (clock),
    .reset           (reset),
    .io_in_ready     (_outputDataRepeat_io_in_ready),
    .io_in_valid     (_dataBuffer_io_out_0_valid),	// src/main/scala/snax/readerWriter/Reader.scala:53:26
    .io_in_bits      (_dataBuffer_io_out_0_bits),	// src/main/scala/snax/readerWriter/Reader.scala:53:26
    .io_out_ready    (io_data_ready),
    .io_out_valid    (io_data_valid),
    .io_out_bits     (io_data_bits),
    .io_repeat_times
      (_outputDataRepeat_io_repeat_times_T ? io_aguCfg_temporalBounds_0 : 17'h1),	// src/main/scala/snax/readerWriter/Reader.scala:67:37, :68:41, :140:42
    .io_start        (io_start)
  );
  assign io_busy = _addressgen_io_busy | ~_addressgen_io_bufferEmpty;	// src/main/scala/snax/readerWriter/Reader.scala:10:7, :24:26, :161:{33,36}
endmodule

module snax_MX_tensor_core__C2_Reader_AddressGenUnitCounter_SmallCounter(	// src/main/scala/snax/utils/Counter.scala:102:35
  input         clock,	// src/main/scala/snax/utils/Counter.scala:102:35
                reset,	// src/main/scala/snax/utils/Counter.scala:102:35
                io_tick,	// src/main/scala/snax/utils/Counter.scala:14:21
                io_reset,	// src/main/scala/snax/utils/Counter.scala:14:21
  input  [16:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:14:21
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:14:21
);

  reg  [16:0] value;	// src/main/scala/snax/utils/Counter.scala:24:26
  wire [16:0] _io_lastVal_T = io_ceil - 17'h1;	// src/main/scala/snax/utils/Counter.scala:30:42
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/Counter.scala:102:35
    if (reset)	// src/main/scala/snax/utils/Counter.scala:102:35
      value <= 17'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_reset)	// src/main/scala/snax/utils/Counter.scala:14:21
      value <= 17'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_tick) begin	// src/main/scala/snax/utils/Counter.scala:14:21
      if (value < _io_lastVal_T)	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{32,42}
        value <= value + 17'h1;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{42,55}
      else	// src/main/scala/snax/utils/Counter.scala:30:32
        value <= 17'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/Counter.scala:102:35
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/Counter.scala:102:35
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/Counter.scala:102:35
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:102:35
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:102:35
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/Counter.scala:102:35
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/Counter.scala:102:35
        value = _RANDOM[/*Zero width*/ 1'b0][16:0];	// src/main/scala/snax/utils/Counter.scala:24:26, :102:35
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/Counter.scala:102:35
        value = 17'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_lastVal = value == _io_lastVal_T & io_tick;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:42, :39:{26,64}, :102:35
endmodule

module snax_MX_tensor_core__C2_Reader_AddressGenUnitCounter(	// src/main/scala/snax/utils/Counter.scala:83:7
  input         clock,	// src/main/scala/snax/utils/Counter.scala:83:7
                reset,	// src/main/scala/snax/utils/Counter.scala:83:7
                io_tick,	// src/main/scala/snax/utils/Counter.scala:87:32
                io_reset,	// src/main/scala/snax/utils/Counter.scala:87:32
  input  [16:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:87:32
  input  [15:0] io_step,	// src/main/scala/snax/utils/Counter.scala:87:32
  output [16:0] io_value,	// src/main/scala/snax/utils/Counter.scala:87:32
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:87:32
);

  wire        _smallCounter_io_lastVal;	// src/main/scala/snax/utils/Counter.scala:102:30
  reg  [16:0] value;	// src/main/scala/snax/utils/Counter.scala:97:37
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/Counter.scala:83:7
    if (reset)	// src/main/scala/snax/utils/Counter.scala:83:7
      value <= 17'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    else if (io_reset | _smallCounter_io_lastVal & io_tick)	// src/main/scala/snax/utils/Counter.scala:102:30, :115:{18,33}
      value <= 17'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    else if (io_tick)	// src/main/scala/snax/utils/Counter.scala:87:32
      value <= value + {1'h0, io_step};	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37, :117:28
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/Counter.scala:83:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/Counter.scala:83:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/Counter.scala:83:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:83:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:83:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/Counter.scala:83:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/Counter.scala:83:7
        value = _RANDOM[/*Zero width*/ 1'b0][16:0];	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/Counter.scala:83:7
        value = 17'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  snax_MX_tensor_core__C2_Reader_AddressGenUnitCounter_SmallCounter smallCounter (	// src/main/scala/snax/utils/Counter.scala:102:30
    .clock      (clock),
    .reset      (reset),
    .io_tick    (io_tick),
    .io_reset   (io_reset),
    .io_ceil    (io_ceil),
    .io_lastVal (_smallCounter_io_lastVal)
  );
  assign io_value = value;	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37
  assign io_lastVal = _smallCounter_io_lastVal;	// src/main/scala/snax/utils/Counter.scala:83:7, :102:30
endmodule

module Queue_W17_D3_H18j9ce(	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  input         clock,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                reset,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [16:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [16:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire       io_enq_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}
  reg  [1:0] enq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [1:0] deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg        maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire       ptr_match = enq_ptr_value == deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire       empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire       do_enq = io_enq_ready_0 & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :286:16, :306:{24,39}
  assign io_enq_ready_0 = io_deq_ready | ~(ptr_match & maybe_full);	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24, :286:{16,19}, :306:{24,39}
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      enq_ptr_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      deq_ptr_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
    end
    else begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (enq_ptr_value == 2'h2)	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24
          enq_ptr_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
        else	// src/main/scala/chisel3/util/Counter.scala:73:24
          enq_ptr_value <= enq_ptr_value + 2'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      end
      if (do_deq) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (deq_ptr_value == 2'h2)	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24
          deq_ptr_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
        else	// src/main/scala/chisel3/util/Counter.scala:73:24
          deq_ptr_value <= deq_ptr_value + 2'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      end
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][1:0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][3:2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][4];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        enq_ptr_value = 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
        deq_ptr_value = 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
        maybe_full = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_3x17 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (deq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (enq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_enq_ready = io_enq_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}, src/main/scala/snax/utils/ComplexQueue.scala:57:28
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:19, src/main/scala/snax/utils/ComplexQueue.scala:57:28
endmodule

module snax_MX_tensor_core__C2_Reader_AddressBufferFIFO(	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:119:9
  input         clock,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:119:9
                reset,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:119:9
  output        io_in_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_in_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [16:0] io_in_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_out_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output        io_out_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [16:0] io_out_0_bits	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
);

  Queue_W17_D3_H18j9ce queues_0 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (io_in_0_ready),
    .io_enq_valid (io_in_0_valid),
    .io_enq_bits  (io_in_0_bits),
    .io_deq_ready (io_out_0_ready),
    .io_deq_valid (io_out_0_valid),
    .io_deq_bits  (io_out_0_bits)
  );
endmodule

module snax_MX_tensor_core__C2_Reader_AddressGenUnit(	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
  input         clock,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
                reset,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
  input  [16:0] io_cfg_ptr,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_0,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_1,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_2,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_3,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_0,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_1,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_2,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_3,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_start,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_busy,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_bufferEmpty,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_0_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_0_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [16:0] io_addr_0_bits	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
);

  wire        _outputBuffer_io_in_0_ready;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:28
  wire        _outputBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:28
  wire [16:0] _counters_3_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25
  wire        _counters_3_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25
  wire [16:0] _counters_2_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25
  wire        _counters_2_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25
  wire [16:0] _counters_1_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25
  wire        _counters_1_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25
  wire [16:0] _counters_0_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25
  wire        _counters_0_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25
  reg         currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:216:38
  wire        counters_tick = currentState & _outputBuffer_io_in_0_ready;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:28, :216:38, :234:28
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    if (reset)	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      currentState <= 1'h0;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :216:38
    else	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      currentState <=
        io_start & (|io_cfg_temporalBounds_0) & (|io_cfg_temporalBounds_1)
        & (|io_cfg_temporalBounds_2) & (|io_cfg_temporalBounds_3)
        | ~(_counters_0_io_lastVal & _counters_1_io_lastVal & _counters_2_io_lastVal
            & _counters_3_io_lastVal & _outputBuffer_io_in_0_ready & currentState)
        & currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25, :118:28, :216:38, :217:{17,48,73}, :218:18, :220:46, :221:5, :222:18, :224:18
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        currentState = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :216:38
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        currentState = 1'h0;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :216:38
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  snax_MX_tensor_core__C2_Reader_AddressGenUnitCounter counters_0 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:234:28
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_0),
    .io_step    (io_cfg_temporalStrides_0[15:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:113:21
    .io_value   (_counters_0_io_value),
    .io_lastVal (_counters_0_io_lastVal)
  );
  snax_MX_tensor_core__C2_Reader_AddressGenUnitCounter counters_1 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_0_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25, :234:28, :240:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_1),
    .io_step    (io_cfg_temporalStrides_1[15:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:113:21
    .io_value   (_counters_1_io_value),
    .io_lastVal (_counters_1_io_lastVal)
  );
  snax_MX_tensor_core__C2_Reader_AddressGenUnitCounter counters_2 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_1_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25, :234:28, :240:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_2),
    .io_step    (io_cfg_temporalStrides_2[15:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:113:21
    .io_value   (_counters_2_io_value),
    .io_lastVal (_counters_2_io_lastVal)
  );
  snax_MX_tensor_core__C2_Reader_AddressGenUnitCounter counters_3 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_2_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25, :234:28, :240:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_3),
    .io_step    (io_cfg_temporalStrides_3[15:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:113:21
    .io_value   (_counters_3_io_value),
    .io_lastVal (_counters_3_io_lastVal)
  );
  snax_MX_tensor_core__C2_Reader_AddressBufferFIFO outputBuffer (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:28
    .clock          (clock),
    .reset          (reset),
    .io_in_0_ready  (_outputBuffer_io_in_0_ready),
    .io_in_0_valid  (currentState),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:216:38
    .io_in_0_bits
      (io_cfg_ptr + _counters_0_io_value + _counters_1_io_value + _counters_2_io_value
       + _counters_3_io_value),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25, :152:27
    .io_out_0_ready (io_addr_0_ready),
    .io_out_0_valid (_outputBuffer_io_out_0_valid),
    .io_out_0_bits  (io_addr_0_bits)
  );
  assign io_busy = currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :216:38
  assign io_bufferEmpty = ~_outputBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :118:28, :212:21
  assign io_addr_0_valid = _outputBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :118:28
endmodule

module snax_MX_tensor_core__C2_Reader_DataRequestor(	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  output        io_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input  [16:0] io_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output        io_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output [16:0] io_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_enable,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
                io_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output        io_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
);

  wire io_out_tcdmReq_valid_0;	// src/main/scala/snax/readerWriter/DataRequestor.scala:69:19, :70:26, :76:26
  wire io_in_addr_ready_0 =
    io_enable ? io_out_tcdmReq_ready & io_out_tcdmReq_valid_0 : io_reqrspLink_rspReady;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:45:19, :46:22, :48:22, :69:19, :70:26, :76:26
  assign io_out_tcdmReq_valid_0 = io_enable & io_in_addr_valid & io_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/DataRequestor.scala:69:19, :70:26, :76:26
  assign io_in_addr_ready = io_in_addr_ready_0;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7, :45:19, :46:22, :48:22
  assign io_out_tcdmReq_valid = io_out_tcdmReq_valid_0;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7, :69:19, :70:26, :76:26
  assign io_out_tcdmReq_bits_addr = io_in_addr_bits;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  assign io_reqrspLink_reqSubmit = io_in_addr_ready_0 & io_in_addr_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:32:7, :45:19, :46:22, :48:22
endmodule

module snax_MX_tensor_core__C2_Reader_DataRequestors(	// src/main/scala/snax/readerWriter/DataRequestor.scala:81:7
  output        io_0_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [16:0] io_0_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_0_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [16:0] io_0_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_enable,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
                io_0_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_0_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
);

  snax_MX_tensor_core__C2_Reader_DataRequestor DataRequestor_0 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_0_in_addr_ready),
    .io_in_addr_valid         (io_0_in_addr_valid),
    .io_in_addr_bits          (io_0_in_addr_bits),
    .io_out_tcdmReq_ready     (io_0_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_0_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_0_out_tcdmReq_bits_addr),
    .io_enable                (io_0_enable),
    .io_reqrspLink_rspReady   (io_0_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit  (io_0_reqrspLink_reqSubmit)
  );
endmodule

module snax_MX_tensor_core__C2_Reader_FifoUtilizationCounter(	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
  input  clock,	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
         reset,	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
         io_tickUp,	// src/main/scala/snax/utils/Counter.scala:44:14
         io_tickDown,	// src/main/scala/snax/utils/Counter.scala:44:14
  output io_lastVal	// src/main/scala/snax/utils/Counter.scala:44:14
);

  reg [1:0] value;	// src/main/scala/snax/utils/Counter.scala:60:26
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    if (reset)	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      value <= 2'h0;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:16
    else if (io_tickUp ^ io_tickDown) begin	// src/main/scala/snax/utils/Counter.scala:56:24
      if (io_tickUp) begin	// src/main/scala/snax/utils/Counter.scala:44:14
        if (value != 2'h3)	// src/main/scala/snax/utils/Counter.scala:60:26, :69:{23,33}, :71:51, :79:36
          value <= value + 2'h1;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:46
        else	// src/main/scala/snax/utils/Counter.scala:69:23
          value <= 2'h0;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:16
      end
      else if (|value)	// src/main/scala/snax/utils/Counter.scala:60:26, :71:23
        value <= value - 2'h1;	// src/main/scala/snax/utils/Counter.scala:60:26, :71:36
      else	// src/main/scala/snax/utils/Counter.scala:71:23
        value <= 2'h3;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:33, :71:51, :79:36
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        value = _RANDOM[/*Zero width*/ 1'b0][1:0];	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43, src/main/scala/snax/utils/Counter.scala:60:26
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
        value = 2'h0;	// src/main/scala/snax/utils/Counter.scala:60:26, :69:16
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_lastVal = &value;	// src/main/scala/snax/readerWriter/DataResponser.scala:44:43, src/main/scala/snax/utils/Counter.scala:60:26, :79:24
endmodule

module snax_MX_tensor_core__C2_Reader_DataResponser(	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
  input         clock,	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
                reset,	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7
                io_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  input  [63:0] io_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  output        io_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  output [63:0] io_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  input         io_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
                io_enable,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  output        io_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
  input         io_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataResponser.scala:32:32
);

  wire _fifoUtilizationCounter_io_lastVal;	// src/main/scala/snax/readerWriter/DataResponser.scala:44:38
  snax_MX_tensor_core__C2_Reader_FifoUtilizationCounter fifoUtilizationCounter (	// src/main/scala/snax/readerWriter/DataResponser.scala:44:38
    .clock       (clock),
    .reset       (reset),
    .io_tickUp   (io_reqrspLink_reqSubmit),
    .io_tickDown (io_out_dataFifoPopped),
    .io_lastVal  (_fifoUtilizationCounter_io_lastVal)
  );
  assign io_out_data_valid = io_enable ? io_in_tcdmRsp_valid : io_reqrspLink_reqSubmit;	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7, :33:19, :34:23, :37:23
  assign io_out_data_bits = io_enable ? io_in_tcdmRsp_bits_data : 64'h0;	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7, :33:19, :35:23, :38:22
  assign io_reqrspLink_rspReady =
    ~_fifoUtilizationCounter_io_lastVal | io_out_dataFifoPopped;	// src/main/scala/snax/readerWriter/DataResponser.scala:28:7, :44:38, :51:{41,76}
endmodule

module snax_MX_tensor_core__C2_Reader_DataResponsers(	// src/main/scala/snax/readerWriter/DataResponser.scala:56:7
  input         clock,	// src/main/scala/snax/readerWriter/DataResponser.scala:56:7
                reset,	// src/main/scala/snax/readerWriter/DataResponser.scala:56:7
                io_0_in_tcdmRsp_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input  [63:0] io_0_in_tcdmRsp_bits_data,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_0_out_data_valid,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output [63:0] io_0_out_data_bits,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_0_out_dataFifoPopped,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
                io_0_enable,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  output        io_0_reqrspLink_rspReady,	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
  input         io_0_reqrspLink_reqSubmit	// src/main/scala/snax/readerWriter/DataResponser.scala:63:32
);

  snax_MX_tensor_core__C2_Reader_DataResponser DataResponser_0 (	// src/main/scala/snax/readerWriter/DataResponser.scala:69:24
    .clock                   (clock),
    .reset                   (reset),
    .io_in_tcdmRsp_valid     (io_0_in_tcdmRsp_valid),
    .io_in_tcdmRsp_bits_data (io_0_in_tcdmRsp_bits_data),
    .io_out_data_valid       (io_0_out_data_valid),
    .io_out_data_bits        (io_0_out_data_bits),
    .io_out_dataFifoPopped   (io_0_out_dataFifoPopped),
    .io_enable               (io_0_enable),
    .io_reqrspLink_rspReady  (io_0_reqrspLink_rspReady),
    .io_reqrspLink_reqSubmit (io_0_reqrspLink_reqSubmit)
  );
endmodule

module Queue_W64_D3_Hq7pk9f(	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  input         clock,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                reset,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [63:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [63:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire       io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}
  reg  [1:0] enq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [1:0] deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg        maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire       ptr_match = enq_ptr_value == deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire       empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire       do_enq = io_enq_ready & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :286:16, :306:{24,39}
  assign io_enq_ready = io_deq_ready | ~(ptr_match & maybe_full);	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24, :286:{16,19}, :306:{24,39}
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      enq_ptr_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      deq_ptr_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
    end
    else begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (enq_ptr_value == 2'h2)	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24
          enq_ptr_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
        else	// src/main/scala/chisel3/util/Counter.scala:73:24
          enq_ptr_value <= enq_ptr_value + 2'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      end
      if (do_deq) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (deq_ptr_value == 2'h2)	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24
          deq_ptr_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
        else	// src/main/scala/chisel3/util/Counter.scala:73:24
          deq_ptr_value <= deq_ptr_value + 2'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      end
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][1:0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][3:2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][4];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        enq_ptr_value = 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
        deq_ptr_value = 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
        maybe_full = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_3x64 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (deq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (enq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:19, src/main/scala/snax/utils/ComplexQueue.scala:57:28
endmodule

module snax_MX_tensor_core__C2_Reader_DataBuffer(	// src/main/scala/snax/readerWriter/Reader.scala:54:9
  input         clock,	// src/main/scala/snax/readerWriter/Reader.scala:54:9
                reset,	// src/main/scala/snax/readerWriter/Reader.scala:54:9
                io_in_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [63:0] io_in_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input         io_out_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output        io_out_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [63:0] io_out_0_bits	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
);

  Queue_W64_D3_Hq7pk9f queues_0 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_valid (io_in_0_valid),
    .io_enq_bits  (io_in_0_bits),
    .io_deq_ready (io_out_0_ready),
    .io_deq_valid (io_out_0_valid),
    .io_deq_bits  (io_out_0_bits)
  );
endmodule

module snax_MX_tensor_core__C2_Reader_DataRepeatCounter(	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
  input         clock,	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
                reset,	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
                io_tick,	// src/main/scala/snax/utils/Counter.scala:14:21
                io_reset,	// src/main/scala/snax/utils/Counter.scala:14:21
  input  [16:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:14:21
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:14:21
);

  reg  [16:0] value;	// src/main/scala/snax/utils/Counter.scala:24:26
  wire [16:0] _io_lastVal_T = io_ceil - 17'h1;	// src/main/scala/snax/utils/Counter.scala:30:42
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    if (reset)	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      value <= 17'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_reset)	// src/main/scala/snax/utils/Counter.scala:14:21
      value <= 17'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_tick) begin	// src/main/scala/snax/utils/Counter.scala:14:21
      if (value < _io_lastVal_T)	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{32,42}
        value <= value + 17'h1;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{42,55}
      else	// src/main/scala/snax/utils/Counter.scala:30:32
        value <= 17'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        value = _RANDOM[/*Zero width*/ 1'b0][16:0];	// src/main/scala/snax/utils/Counter.scala:24:26, src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
        value = 17'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_lastVal = value == _io_lastVal_T & io_tick;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:42, :39:{26,64}, src/main/scala/snax/utils/HandShakeRepeater.scala:16:9
endmodule

module snax_MX_tensor_core__C2_Reader_RepeatHandshake(	// src/main/scala/snax/readerWriter/Reader.scala:131:9
  input         clock,	// src/main/scala/snax/readerWriter/Reader.scala:131:9
                reset,	// src/main/scala/snax/readerWriter/Reader.scala:131:9
  output        io_in_ready,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input         io_in_valid,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input  [63:0] io_in_bits,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input         io_out_ready,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  output        io_out_valid,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  output [63:0] io_out_bits,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input  [16:0] io_repeat_times,	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
  input         io_start	// src/main/scala/snax/utils/HandShakeRepeater.scala:8:14
);

  wire _dataRepeatCounter_io_lastVal;	// src/main/scala/snax/utils/HandShakeRepeater.scala:15:33
  wire _io_in_ready_T = io_out_ready & io_in_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
  snax_MX_tensor_core__C2_Reader_DataRepeatCounter dataRepeatCounter (	// src/main/scala/snax/utils/HandShakeRepeater.scala:15:33
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_io_in_ready_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_reset   (io_start),
    .io_ceil    (io_repeat_times),
    .io_lastVal (_dataRepeatCounter_io_lastVal)
  );
  assign io_in_ready = _io_in_ready_T & _dataRepeatCounter_io_lastVal;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/Reader.scala:131:9, src/main/scala/snax/utils/HandShakeRepeater.scala:15:33, :24:30
  assign io_out_valid = io_in_valid;	// src/main/scala/snax/readerWriter/Reader.scala:131:9
  assign io_out_bits = io_in_bits;	// src/main/scala/snax/readerWriter/Reader.scala:131:9
endmodule

module snax_MX_tensor_core__C2_Reader(	// src/main/scala/snax/readerWriter/Reader.scala:10:7
  input         clock,	// src/main/scala/snax/readerWriter/Reader.scala:10:7
                reset,	// src/main/scala/snax/readerWriter/Reader.scala:10:7
  input  [16:0] io_aguCfg_ptr,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
                io_aguCfg_temporalBounds_0,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
                io_aguCfg_temporalBounds_1,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
                io_aguCfg_temporalBounds_2,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
                io_aguCfg_temporalBounds_3,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
                io_aguCfg_temporalStrides_0,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
                io_aguCfg_temporalStrides_1,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
                io_aguCfg_temporalStrides_2,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
                io_aguCfg_temporalStrides_3,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  input         io_readerwriterCfg_enabledChannel,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
                io_start,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  output        io_busy,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  input         io_tcdmReq_0_ready,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  output        io_tcdmReq_0_valid,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  output [16:0] io_tcdmReq_0_bits_addr,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  input         io_tcdmRsp_0_valid,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  input  [63:0] io_tcdmRsp_0_bits_data,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  input         io_data_ready,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  output        io_data_valid,	// src/main/scala/snax/readerWriter/Reader.scala:21:14
  output [63:0] io_data_bits	// src/main/scala/snax/readerWriter/Reader.scala:21:14
);

  wire        _outputDataRepeat_io_in_ready;	// src/main/scala/snax/readerWriter/Reader.scala:130:32
  wire        _dataBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/Reader.scala:53:26
  wire [63:0] _dataBuffer_io_out_0_bits;	// src/main/scala/snax/readerWriter/Reader.scala:53:26
  wire        _responsers_io_0_out_data_valid;	// src/main/scala/snax/readerWriter/Reader.scala:43:26
  wire [63:0] _responsers_io_0_out_data_bits;	// src/main/scala/snax/readerWriter/Reader.scala:43:26
  wire        _responsers_io_0_reqrspLink_rspReady;	// src/main/scala/snax/readerWriter/Reader.scala:43:26
  wire        _requestors_io_0_in_addr_ready;	// src/main/scala/snax/readerWriter/Reader.scala:32:26
  wire        _requestors_io_0_reqrspLink_reqSubmit;	// src/main/scala/snax/readerWriter/Reader.scala:32:26
  wire        _addressgen_io_busy;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire        _addressgen_io_bufferEmpty;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire        _addressgen_io_addr_0_valid;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire [16:0] _addressgen_io_addr_0_bits;	// src/main/scala/snax/readerWriter/Reader.scala:24:26
  wire        _outputDataRepeat_io_repeat_times_T = io_aguCfg_temporalStrides_0 == 17'h0;	// src/main/scala/snax/readerWriter/Reader.scala:67:37
  snax_MX_tensor_core__C2_Reader_AddressGenUnit addressgen (	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .clock                    (clock),
    .reset                    (reset),
    .io_cfg_ptr               (io_aguCfg_ptr),
    .io_cfg_temporalBounds_0
      (_outputDataRepeat_io_repeat_times_T ? 17'h1 : io_aguCfg_temporalBounds_0),	// src/main/scala/snax/readerWriter/Reader.scala:64:23, :67:{37,46}, :68:41
    .io_cfg_temporalBounds_1  (io_aguCfg_temporalBounds_1),
    .io_cfg_temporalBounds_2  (io_aguCfg_temporalBounds_2),
    .io_cfg_temporalBounds_3  (io_aguCfg_temporalBounds_3),
    .io_cfg_temporalStrides_0 (io_aguCfg_temporalStrides_0),
    .io_cfg_temporalStrides_1 (io_aguCfg_temporalStrides_1),
    .io_cfg_temporalStrides_2 (io_aguCfg_temporalStrides_2),
    .io_cfg_temporalStrides_3 (io_aguCfg_temporalStrides_3),
    .io_start                 (io_start),
    .io_busy                  (_addressgen_io_busy),
    .io_bufferEmpty           (_addressgen_io_bufferEmpty),
    .io_addr_0_ready          (_requestors_io_0_in_addr_ready),	// src/main/scala/snax/readerWriter/Reader.scala:32:26
    .io_addr_0_valid          (_addressgen_io_addr_0_valid),
    .io_addr_0_bits           (_addressgen_io_addr_0_bits)
  );
  snax_MX_tensor_core__C2_Reader_DataRequestors requestors (	// src/main/scala/snax/readerWriter/Reader.scala:32:26
    .io_0_in_addr_ready         (_requestors_io_0_in_addr_ready),
    .io_0_in_addr_valid         (_addressgen_io_addr_0_valid),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_0_in_addr_bits          (_addressgen_io_addr_0_bits),	// src/main/scala/snax/readerWriter/Reader.scala:24:26
    .io_0_out_tcdmReq_ready     (io_tcdmReq_0_ready),
    .io_0_out_tcdmReq_valid     (io_tcdmReq_0_valid),
    .io_0_out_tcdmReq_bits_addr (io_tcdmReq_0_bits_addr),
    .io_0_enable                (io_readerwriterCfg_enabledChannel),
    .io_0_reqrspLink_rspReady   (_responsers_io_0_reqrspLink_rspReady),	// src/main/scala/snax/readerWriter/Reader.scala:43:26
    .io_0_reqrspLink_reqSubmit  (_requestors_io_0_reqrspLink_reqSubmit)
  );
  snax_MX_tensor_core__C2_Reader_DataResponsers responsers (	// src/main/scala/snax/readerWriter/Reader.scala:43:26
    .clock                     (clock),
    .reset                     (reset),
    .io_0_in_tcdmRsp_valid     (io_tcdmRsp_0_valid),
    .io_0_in_tcdmRsp_bits_data (io_tcdmRsp_0_bits_data),
    .io_0_out_data_valid       (_responsers_io_0_out_data_valid),
    .io_0_out_data_bits        (_responsers_io_0_out_data_bits),
    .io_0_out_dataFifoPopped
      (_outputDataRepeat_io_in_ready & _dataBuffer_io_out_0_valid),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/Reader.scala:53:26, :130:32
    .io_0_enable               (io_readerwriterCfg_enabledChannel),
    .io_0_reqrspLink_rspReady  (_responsers_io_0_reqrspLink_rspReady),
    .io_0_reqrspLink_reqSubmit (_requestors_io_0_reqrspLink_reqSubmit)	// src/main/scala/snax/readerWriter/Reader.scala:32:26
  );
  snax_MX_tensor_core__C2_Reader_DataBuffer dataBuffer (	// src/main/scala/snax/readerWriter/Reader.scala:53:26
    .clock          (clock),
    .reset          (reset),
    .io_in_0_valid  (_responsers_io_0_out_data_valid),	// src/main/scala/snax/readerWriter/Reader.scala:43:26
    .io_in_0_bits   (_responsers_io_0_out_data_bits),	// src/main/scala/snax/readerWriter/Reader.scala:43:26
    .io_out_0_ready (_outputDataRepeat_io_in_ready),	// src/main/scala/snax/readerWriter/Reader.scala:130:32
    .io_out_0_valid (_dataBuffer_io_out_0_valid),
    .io_out_0_bits  (_dataBuffer_io_out_0_bits)
  );
  snax_MX_tensor_core__C2_Reader_RepeatHandshake outputDataRepeat (	// src/main/scala/snax/readerWriter/Reader.scala:130:32
    .clock           (clock),
    .reset           (reset),
    .io_in_ready     (_outputDataRepeat_io_in_ready),
    .io_in_valid     (_dataBuffer_io_out_0_valid),	// src/main/scala/snax/readerWriter/Reader.scala:53:26
    .io_in_bits      (_dataBuffer_io_out_0_bits),	// src/main/scala/snax/readerWriter/Reader.scala:53:26
    .io_out_ready    (io_data_ready),
    .io_out_valid    (io_data_valid),
    .io_out_bits     (io_data_bits),
    .io_repeat_times
      (_outputDataRepeat_io_repeat_times_T ? io_aguCfg_temporalBounds_0 : 17'h1),	// src/main/scala/snax/readerWriter/Reader.scala:67:37, :68:41, :140:42
    .io_start        (io_start)
  );
  assign io_busy = _addressgen_io_busy | ~_addressgen_io_bufferEmpty;	// src/main/scala/snax/readerWriter/Reader.scala:10:7, :24:26, :161:{33,36}
endmodule

module snax_MX_tensor_core__C0_Writer_AddressGenUnitCounter_SmallCounter(	// src/main/scala/snax/utils/Counter.scala:102:35
  input         clock,	// src/main/scala/snax/utils/Counter.scala:102:35
                reset,	// src/main/scala/snax/utils/Counter.scala:102:35
                io_tick,	// src/main/scala/snax/utils/Counter.scala:14:21
                io_reset,	// src/main/scala/snax/utils/Counter.scala:14:21
  input  [16:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:14:21
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:14:21
);

  reg  [16:0] value;	// src/main/scala/snax/utils/Counter.scala:24:26
  wire [16:0] _io_lastVal_T = io_ceil - 17'h1;	// src/main/scala/snax/utils/Counter.scala:30:42
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/Counter.scala:102:35
    if (reset)	// src/main/scala/snax/utils/Counter.scala:102:35
      value <= 17'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_reset)	// src/main/scala/snax/utils/Counter.scala:14:21
      value <= 17'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    else if (io_tick) begin	// src/main/scala/snax/utils/Counter.scala:14:21
      if (value < _io_lastVal_T)	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{32,42}
        value <= value + 17'h1;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:{42,55}
      else	// src/main/scala/snax/utils/Counter.scala:30:32
        value <= 17'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/Counter.scala:102:35
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/Counter.scala:102:35
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/Counter.scala:102:35
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:102:35
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:102:35
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/Counter.scala:102:35
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/Counter.scala:102:35
        value = _RANDOM[/*Zero width*/ 1'b0][16:0];	// src/main/scala/snax/utils/Counter.scala:24:26, :102:35
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/Counter.scala:102:35
        value = 17'h0;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:25
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:102:35
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_lastVal = value == _io_lastVal_T & io_tick;	// src/main/scala/snax/utils/Counter.scala:24:26, :30:42, :39:{26,64}, :102:35
endmodule

module snax_MX_tensor_core__C0_Writer_AddressGenUnitCounter(	// src/main/scala/snax/utils/Counter.scala:83:7
  input         clock,	// src/main/scala/snax/utils/Counter.scala:83:7
                reset,	// src/main/scala/snax/utils/Counter.scala:83:7
                io_tick,	// src/main/scala/snax/utils/Counter.scala:87:32
                io_reset,	// src/main/scala/snax/utils/Counter.scala:87:32
  input  [16:0] io_ceil,	// src/main/scala/snax/utils/Counter.scala:87:32
  input  [15:0] io_step,	// src/main/scala/snax/utils/Counter.scala:87:32
  output [16:0] io_value,	// src/main/scala/snax/utils/Counter.scala:87:32
  output        io_lastVal	// src/main/scala/snax/utils/Counter.scala:87:32
);

  wire        _smallCounter_io_lastVal;	// src/main/scala/snax/utils/Counter.scala:102:30
  reg  [16:0] value;	// src/main/scala/snax/utils/Counter.scala:97:37
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/Counter.scala:83:7
    if (reset)	// src/main/scala/snax/utils/Counter.scala:83:7
      value <= 17'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    else if (io_reset | _smallCounter_io_lastVal & io_tick)	// src/main/scala/snax/utils/Counter.scala:102:30, :115:{18,33}
      value <= 17'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    else if (io_tick)	// src/main/scala/snax/utils/Counter.scala:87:32
      value <= value + {1'h0, io_step};	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37, :117:28
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/Counter.scala:83:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/Counter.scala:83:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/Counter.scala:83:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:83:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/Counter.scala:83:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/Counter.scala:83:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/Counter.scala:83:7
        value = _RANDOM[/*Zero width*/ 1'b0][16:0];	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/utils/Counter.scala:83:7
        value = 17'h0;	// src/main/scala/snax/utils/Counter.scala:97:37, :114:10
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/Counter.scala:83:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  snax_MX_tensor_core__C0_Writer_AddressGenUnitCounter_SmallCounter smallCounter (	// src/main/scala/snax/utils/Counter.scala:102:30
    .clock      (clock),
    .reset      (reset),
    .io_tick    (io_tick),
    .io_reset   (io_reset),
    .io_ceil    (io_ceil),
    .io_lastVal (_smallCounter_io_lastVal)
  );
  assign io_value = value;	// src/main/scala/snax/utils/Counter.scala:83:7, :97:37
  assign io_lastVal = _smallCounter_io_lastVal;	// src/main/scala/snax/utils/Counter.scala:83:7, :102:30
endmodule

// VCS coverage exclude_file
module ram_2x17(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input         R0_addr,
                R0_en,
                R0_clk,
  output [16:0] R0_data,
  input         W0_addr,
                W0_en,
                W0_clk,
  input  [16:0] W0_data
);

  reg [16:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [31:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[0]] = _RANDOM_MEM[16:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 17'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue_W17_D2_H93m3t1(	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  input         clock,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                reset,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [16:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [16:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire io_enq_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}
  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire do_enq = io_enq_ready_0 & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :286:16, :306:{24,39}
  assign io_enq_ready_0 = io_deq_ready | ~(ptr_match & maybe_full);	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24, :286:{16,19}, :306:{24,39}
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
    end
    else begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x17 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_enq_ready = io_enq_ready_0;	// src/main/scala/chisel3/util/Decoupled.scala:286:16, :306:{24,39}, src/main/scala/snax/utils/ComplexQueue.scala:57:28
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:19, src/main/scala/snax/utils/ComplexQueue.scala:57:28
endmodule

module snax_MX_tensor_core__C0_Writer_AddressBufferFIFO(	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:119:9
  input          clock,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:119:9
                 reset,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:119:9
  output         io_in_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_in_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [152:0] io_in_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [16:0]  io_out_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_1_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_1_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [16:0]  io_out_1_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_2_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_2_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [16:0]  io_out_2_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_3_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_3_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [16:0]  io_out_3_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_4_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_4_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [16:0]  io_out_4_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_5_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_5_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [16:0]  io_out_5_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_6_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_6_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [16:0]  io_out_6_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_7_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_7_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [16:0]  io_out_7_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_8_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_8_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [16:0]  io_out_8_bits	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
);

  wire _queues_8_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_7_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_6_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_5_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_4_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_3_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_2_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_1_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_0_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire enq_all_ready =
    _queues_0_io_enq_ready & _queues_1_io_enq_ready & _queues_2_io_enq_ready
    & _queues_3_io_enq_ready & _queues_4_io_enq_ready & _queues_5_io_enq_ready
    & _queues_6_io_enq_ready & _queues_7_io_enq_ready & _queues_8_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23, :69:61
  wire _queues_8_io_enq_valid_T = enq_all_ready & io_in_0_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:69:61, :72:57
  Queue_W17_D2_H93m3t1 queues_0 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_0_io_enq_ready),
    .io_enq_valid (_queues_8_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[16:0]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_0_ready),
    .io_deq_valid (io_out_0_valid),
    .io_deq_bits  (io_out_0_bits)
  );
  Queue_W17_D2_H93m3t1 queues_1 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_1_io_enq_ready),
    .io_enq_valid (_queues_8_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[33:17]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_1_ready),
    .io_deq_valid (io_out_1_valid),
    .io_deq_bits  (io_out_1_bits)
  );
  Queue_W17_D2_H93m3t1 queues_2 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_2_io_enq_ready),
    .io_enq_valid (_queues_8_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[50:34]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_2_ready),
    .io_deq_valid (io_out_2_valid),
    .io_deq_bits  (io_out_2_bits)
  );
  Queue_W17_D2_H93m3t1 queues_3 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_3_io_enq_ready),
    .io_enq_valid (_queues_8_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[67:51]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_3_ready),
    .io_deq_valid (io_out_3_valid),
    .io_deq_bits  (io_out_3_bits)
  );
  Queue_W17_D2_H93m3t1 queues_4 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_4_io_enq_ready),
    .io_enq_valid (_queues_8_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[84:68]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_4_ready),
    .io_deq_valid (io_out_4_valid),
    .io_deq_bits  (io_out_4_bits)
  );
  Queue_W17_D2_H93m3t1 queues_5 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_5_io_enq_ready),
    .io_enq_valid (_queues_8_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[101:85]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_5_ready),
    .io_deq_valid (io_out_5_valid),
    .io_deq_bits  (io_out_5_bits)
  );
  Queue_W17_D2_H93m3t1 queues_6 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_6_io_enq_ready),
    .io_enq_valid (_queues_8_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[118:102]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_6_ready),
    .io_deq_valid (io_out_6_valid),
    .io_deq_bits  (io_out_6_bits)
  );
  Queue_W17_D2_H93m3t1 queues_7 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_7_io_enq_ready),
    .io_enq_valid (_queues_8_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[135:119]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_7_ready),
    .io_deq_valid (io_out_7_valid),
    .io_deq_bits  (io_out_7_bits)
  );
  Queue_W17_D2_H93m3t1 queues_8 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_8_io_enq_ready),
    .io_enq_valid (_queues_8_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[152:136]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_8_ready),
    .io_deq_valid (io_out_8_valid),
    .io_deq_bits  (io_out_8_bits)
  );
  assign io_in_0_ready = enq_all_ready;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:119:9, src/main/scala/snax/utils/ComplexQueue.scala:69:61
endmodule

module snax_MX_tensor_core__C0_Writer_AddressGenUnit(	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
  input         clock,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
                reset,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
  input  [16:0] io_cfg_ptr,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_spatialStrides_0,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_0,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalBounds_1,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_0,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_cfg_temporalStrides_1,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_start,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_busy,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
                io_bufferEmpty,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_0_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_0_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [16:0] io_addr_0_bits,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_1_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_1_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [16:0] io_addr_1_bits,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_2_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_2_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [16:0] io_addr_2_bits,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_3_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_3_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [16:0] io_addr_3_bits,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_4_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_4_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [16:0] io_addr_4_bits,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_5_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_5_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [16:0] io_addr_5_bits,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_6_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_6_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [16:0] io_addr_6_bits,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_7_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_7_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [16:0] io_addr_7_bits,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  input         io_addr_8_ready,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output        io_addr_8_valid,	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
  output [16:0] io_addr_8_bits	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:78:14
);

  wire        _outputBuffer_io_in_0_ready;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:28
  wire        _outputBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:28
  wire        _outputBuffer_io_out_1_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:28
  wire        _outputBuffer_io_out_2_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:28
  wire        _outputBuffer_io_out_3_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:28
  wire        _outputBuffer_io_out_4_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:28
  wire        _outputBuffer_io_out_5_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:28
  wire        _outputBuffer_io_out_6_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:28
  wire        _outputBuffer_io_out_7_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:28
  wire        _outputBuffer_io_out_8_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:28
  wire [16:0] _counters_1_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25
  wire        _counters_1_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25
  wire [16:0] _counters_0_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25
  wire        _counters_0_io_lastVal;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25
  wire [16:0] _temporalOffset_T = _counters_0_io_value + _counters_1_io_value;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25, :130:71
  reg         currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:216:38
  wire        counters_tick = currentState & _outputBuffer_io_in_0_ready;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:28, :216:38, :234:28
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    if (reset)	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      currentState <= 1'h0;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :216:38
    else	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      currentState <=
        io_start & (|io_cfg_temporalBounds_0) & (|io_cfg_temporalBounds_1)
        | ~(_counters_0_io_lastVal & _counters_1_io_lastVal & _outputBuffer_io_in_0_ready
            & currentState) & currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25, :118:28, :216:38, :217:{17,48,73}, :218:18, :220:46, :221:5, :222:18, :224:18
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        currentState = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :216:38
      `endif // RANDOMIZE_REG_INIT
      if (reset)	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
        currentState = 1'h0;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :216:38
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  snax_MX_tensor_core__C0_Writer_AddressGenUnitCounter counters_0 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:234:28
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_0),
    .io_step    (io_cfg_temporalStrides_0[15:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:113:21
    .io_value   (_counters_0_io_value),
    .io_lastVal (_counters_0_io_lastVal)
  );
  snax_MX_tensor_core__C0_Writer_AddressGenUnitCounter counters_1 (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25
    .clock      (clock),
    .reset      (reset),
    .io_tick    (_counters_0_io_lastVal & counters_tick),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:103:25, :234:28, :240:33
    .io_reset   (io_start),
    .io_ceil    (io_cfg_temporalBounds_1),
    .io_step    (io_cfg_temporalStrides_1[15:0]),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:113:21
    .io_value   (_counters_1_io_value),
    .io_lastVal (_counters_1_io_lastVal)
  );
  snax_MX_tensor_core__C0_Writer_AddressBufferFIFO outputBuffer (	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:118:28
    .clock          (clock),
    .reset          (reset),
    .io_in_0_ready  (_outputBuffer_io_in_0_ready),
    .io_in_0_valid  (currentState),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:216:38
    .io_in_0_bits
      ({io_cfg_ptr + _temporalOffset_T + {io_cfg_spatialStrides_0[13:0], 3'h0},
        io_cfg_ptr + _temporalOffset_T + io_cfg_spatialStrides_0 * 17'h7,
        io_cfg_ptr + _temporalOffset_T + io_cfg_spatialStrides_0 * 17'h6,
        io_cfg_ptr + _temporalOffset_T + io_cfg_spatialStrides_0 * 17'h5,
        io_cfg_ptr + _temporalOffset_T + {io_cfg_spatialStrides_0[14:0], 2'h0},
        io_cfg_ptr + _temporalOffset_T + io_cfg_spatialStrides_0 * 17'h3,
        io_cfg_ptr + _temporalOffset_T + {io_cfg_spatialStrides_0[15:0], 1'h0},
        io_cfg_ptr + _temporalOffset_T + io_cfg_spatialStrides_0,
        io_cfg_ptr + _temporalOffset_T}),	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :130:71, :134:67, :141:37, :152:27, :196:28
    .io_out_0_ready (io_addr_0_ready),
    .io_out_0_valid (_outputBuffer_io_out_0_valid),
    .io_out_0_bits  (io_addr_0_bits),
    .io_out_1_ready (io_addr_1_ready),
    .io_out_1_valid (_outputBuffer_io_out_1_valid),
    .io_out_1_bits  (io_addr_1_bits),
    .io_out_2_ready (io_addr_2_ready),
    .io_out_2_valid (_outputBuffer_io_out_2_valid),
    .io_out_2_bits  (io_addr_2_bits),
    .io_out_3_ready (io_addr_3_ready),
    .io_out_3_valid (_outputBuffer_io_out_3_valid),
    .io_out_3_bits  (io_addr_3_bits),
    .io_out_4_ready (io_addr_4_ready),
    .io_out_4_valid (_outputBuffer_io_out_4_valid),
    .io_out_4_bits  (io_addr_4_bits),
    .io_out_5_ready (io_addr_5_ready),
    .io_out_5_valid (_outputBuffer_io_out_5_valid),
    .io_out_5_bits  (io_addr_5_bits),
    .io_out_6_ready (io_addr_6_ready),
    .io_out_6_valid (_outputBuffer_io_out_6_valid),
    .io_out_6_bits  (io_addr_6_bits),
    .io_out_7_ready (io_addr_7_ready),
    .io_out_7_valid (_outputBuffer_io_out_7_valid),
    .io_out_7_bits  (io_addr_7_bits),
    .io_out_8_ready (io_addr_8_ready),
    .io_out_8_valid (_outputBuffer_io_out_8_valid),
    .io_out_8_bits  (io_addr_8_bits)
  );
  assign io_busy = currentState;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :216:38
  assign io_bufferEmpty =
    ~(_outputBuffer_io_out_0_valid | _outputBuffer_io_out_1_valid
      | _outputBuffer_io_out_2_valid | _outputBuffer_io_out_3_valid
      | _outputBuffer_io_out_4_valid | _outputBuffer_io_out_5_valid
      | _outputBuffer_io_out_6_valid | _outputBuffer_io_out_7_valid
      | _outputBuffer_io_out_8_valid);	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :118:28, :212:{21,70}
  assign io_addr_0_valid = _outputBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :118:28
  assign io_addr_1_valid = _outputBuffer_io_out_1_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :118:28
  assign io_addr_2_valid = _outputBuffer_io_out_2_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :118:28
  assign io_addr_3_valid = _outputBuffer_io_out_3_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :118:28
  assign io_addr_4_valid = _outputBuffer_io_out_4_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :118:28
  assign io_addr_5_valid = _outputBuffer_io_out_5_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :118:28
  assign io_addr_6_valid = _outputBuffer_io_out_6_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :118:28
  assign io_addr_7_valid = _outputBuffer_io_out_7_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :118:28
  assign io_addr_8_valid = _outputBuffer_io_out_8_valid;	// src/main/scala/snax/readerWriter/AddressGenUnit.scala:75:7, :118:28
endmodule

module snax_MX_tensor_core__C0_Writer_DataRequestor(	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  output        io_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input  [16:0] io_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output        io_in_data_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_in_data_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input  [63:0] io_in_data_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output        io_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output [16:0] io_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  output [63:0] io_out_tcdmReq_bits_data,	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
  input         io_enable	// src/main/scala/snax/readerWriter/DataRequestor.scala:41:14
);

  wire io_out_tcdmReq_valid_0;	// src/main/scala/snax/readerWriter/DataRequestor.scala:69:19, :70:26, :76:26
  wire io_in_data_ready_0 = ~io_enable | io_out_tcdmReq_ready & io_out_tcdmReq_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/readerWriter/DataRequestor.scala:45:19, :46:22, :48:22, :69:19, :70:26, :76:26
  assign io_out_tcdmReq_valid_0 = io_enable & io_in_addr_valid & io_in_data_valid;	// src/main/scala/snax/readerWriter/DataRequestor.scala:69:19, :70:26, :76:26
  assign io_in_addr_ready = io_in_data_ready_0;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7, :45:19, :46:22, :48:22
  assign io_in_data_ready = io_in_data_ready_0;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7, :45:19, :46:22, :48:22
  assign io_out_tcdmReq_valid = io_out_tcdmReq_valid_0;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7, :69:19, :70:26, :76:26
  assign io_out_tcdmReq_bits_addr = io_in_addr_bits;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
  assign io_out_tcdmReq_bits_data = io_in_data_bits;	// src/main/scala/snax/readerWriter/DataRequestor.scala:32:7
endmodule

module snax_MX_tensor_core__C0_Writer_DataRequestors(	// src/main/scala/snax/readerWriter/DataRequestor.scala:81:7
  output        io_0_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [16:0] io_0_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_0_in_data_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_in_data_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [63:0] io_0_in_data_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_0_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [16:0] io_0_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [63:0] io_0_out_tcdmReq_bits_data,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_0_enable,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_1_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_1_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [16:0] io_1_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_1_in_data_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_1_in_data_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [63:0] io_1_in_data_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_1_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_1_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [16:0] io_1_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [63:0] io_1_out_tcdmReq_bits_data,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_1_enable,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_2_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_2_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [16:0] io_2_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_2_in_data_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_2_in_data_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [63:0] io_2_in_data_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_2_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_2_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [16:0] io_2_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [63:0] io_2_out_tcdmReq_bits_data,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_2_enable,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_3_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_3_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [16:0] io_3_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_3_in_data_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_3_in_data_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [63:0] io_3_in_data_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_3_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_3_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [16:0] io_3_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [63:0] io_3_out_tcdmReq_bits_data,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_3_enable,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_4_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_4_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [16:0] io_4_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_4_in_data_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_4_in_data_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [63:0] io_4_in_data_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_4_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_4_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [16:0] io_4_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [63:0] io_4_out_tcdmReq_bits_data,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_4_enable,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_5_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_5_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [16:0] io_5_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_5_in_data_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_5_in_data_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [63:0] io_5_in_data_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_5_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_5_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [16:0] io_5_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [63:0] io_5_out_tcdmReq_bits_data,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_5_enable,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_6_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_6_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [16:0] io_6_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_6_in_data_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_6_in_data_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [63:0] io_6_in_data_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_6_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_6_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [16:0] io_6_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [63:0] io_6_out_tcdmReq_bits_data,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_6_enable,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_7_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_7_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [16:0] io_7_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_7_in_data_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_7_in_data_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [63:0] io_7_in_data_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_7_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_7_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [16:0] io_7_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [63:0] io_7_out_tcdmReq_bits_data,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_7_enable,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_8_in_addr_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_8_in_addr_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [16:0] io_8_in_addr_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_8_in_data_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_8_in_data_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input  [63:0] io_8_in_data_bits,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_8_out_tcdmReq_ready,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output        io_8_out_tcdmReq_valid,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [16:0] io_8_out_tcdmReq_bits_addr,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  output [63:0] io_8_out_tcdmReq_bits_data,	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
  input         io_8_enable	// src/main/scala/snax/readerWriter/DataRequestor.scala:90:32
);

  snax_MX_tensor_core__C0_Writer_DataRequestor DataRequestor_0 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_0_in_addr_ready),
    .io_in_addr_valid         (io_0_in_addr_valid),
    .io_in_addr_bits          (io_0_in_addr_bits),
    .io_in_data_ready         (io_0_in_data_ready),
    .io_in_data_valid         (io_0_in_data_valid),
    .io_in_data_bits          (io_0_in_data_bits),
    .io_out_tcdmReq_ready     (io_0_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_0_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_0_out_tcdmReq_bits_addr),
    .io_out_tcdmReq_bits_data (io_0_out_tcdmReq_bits_data),
    .io_enable                (io_0_enable)
  );
  snax_MX_tensor_core__C0_Writer_DataRequestor DataRequestor_1 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_1_in_addr_ready),
    .io_in_addr_valid         (io_1_in_addr_valid),
    .io_in_addr_bits          (io_1_in_addr_bits),
    .io_in_data_ready         (io_1_in_data_ready),
    .io_in_data_valid         (io_1_in_data_valid),
    .io_in_data_bits          (io_1_in_data_bits),
    .io_out_tcdmReq_ready     (io_1_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_1_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_1_out_tcdmReq_bits_addr),
    .io_out_tcdmReq_bits_data (io_1_out_tcdmReq_bits_data),
    .io_enable                (io_1_enable)
  );
  snax_MX_tensor_core__C0_Writer_DataRequestor DataRequestor_2 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_2_in_addr_ready),
    .io_in_addr_valid         (io_2_in_addr_valid),
    .io_in_addr_bits          (io_2_in_addr_bits),
    .io_in_data_ready         (io_2_in_data_ready),
    .io_in_data_valid         (io_2_in_data_valid),
    .io_in_data_bits          (io_2_in_data_bits),
    .io_out_tcdmReq_ready     (io_2_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_2_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_2_out_tcdmReq_bits_addr),
    .io_out_tcdmReq_bits_data (io_2_out_tcdmReq_bits_data),
    .io_enable                (io_2_enable)
  );
  snax_MX_tensor_core__C0_Writer_DataRequestor DataRequestor_3 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_3_in_addr_ready),
    .io_in_addr_valid         (io_3_in_addr_valid),
    .io_in_addr_bits          (io_3_in_addr_bits),
    .io_in_data_ready         (io_3_in_data_ready),
    .io_in_data_valid         (io_3_in_data_valid),
    .io_in_data_bits          (io_3_in_data_bits),
    .io_out_tcdmReq_ready     (io_3_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_3_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_3_out_tcdmReq_bits_addr),
    .io_out_tcdmReq_bits_data (io_3_out_tcdmReq_bits_data),
    .io_enable                (io_3_enable)
  );
  snax_MX_tensor_core__C0_Writer_DataRequestor DataRequestor_4 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_4_in_addr_ready),
    .io_in_addr_valid         (io_4_in_addr_valid),
    .io_in_addr_bits          (io_4_in_addr_bits),
    .io_in_data_ready         (io_4_in_data_ready),
    .io_in_data_valid         (io_4_in_data_valid),
    .io_in_data_bits          (io_4_in_data_bits),
    .io_out_tcdmReq_ready     (io_4_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_4_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_4_out_tcdmReq_bits_addr),
    .io_out_tcdmReq_bits_data (io_4_out_tcdmReq_bits_data),
    .io_enable                (io_4_enable)
  );
  snax_MX_tensor_core__C0_Writer_DataRequestor DataRequestor_5 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_5_in_addr_ready),
    .io_in_addr_valid         (io_5_in_addr_valid),
    .io_in_addr_bits          (io_5_in_addr_bits),
    .io_in_data_ready         (io_5_in_data_ready),
    .io_in_data_valid         (io_5_in_data_valid),
    .io_in_data_bits          (io_5_in_data_bits),
    .io_out_tcdmReq_ready     (io_5_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_5_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_5_out_tcdmReq_bits_addr),
    .io_out_tcdmReq_bits_data (io_5_out_tcdmReq_bits_data),
    .io_enable                (io_5_enable)
  );
  snax_MX_tensor_core__C0_Writer_DataRequestor DataRequestor_6 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_6_in_addr_ready),
    .io_in_addr_valid         (io_6_in_addr_valid),
    .io_in_addr_bits          (io_6_in_addr_bits),
    .io_in_data_ready         (io_6_in_data_ready),
    .io_in_data_valid         (io_6_in_data_valid),
    .io_in_data_bits          (io_6_in_data_bits),
    .io_out_tcdmReq_ready     (io_6_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_6_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_6_out_tcdmReq_bits_addr),
    .io_out_tcdmReq_bits_data (io_6_out_tcdmReq_bits_data),
    .io_enable                (io_6_enable)
  );
  snax_MX_tensor_core__C0_Writer_DataRequestor DataRequestor_7 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_7_in_addr_ready),
    .io_in_addr_valid         (io_7_in_addr_valid),
    .io_in_addr_bits          (io_7_in_addr_bits),
    .io_in_data_ready         (io_7_in_data_ready),
    .io_in_data_valid         (io_7_in_data_valid),
    .io_in_data_bits          (io_7_in_data_bits),
    .io_out_tcdmReq_ready     (io_7_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_7_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_7_out_tcdmReq_bits_addr),
    .io_out_tcdmReq_bits_data (io_7_out_tcdmReq_bits_data),
    .io_enable                (io_7_enable)
  );
  snax_MX_tensor_core__C0_Writer_DataRequestor DataRequestor_8 (	// src/main/scala/snax/readerWriter/DataRequestor.scala:98:24
    .io_in_addr_ready         (io_8_in_addr_ready),
    .io_in_addr_valid         (io_8_in_addr_valid),
    .io_in_addr_bits          (io_8_in_addr_bits),
    .io_in_data_ready         (io_8_in_data_ready),
    .io_in_data_valid         (io_8_in_data_valid),
    .io_in_data_bits          (io_8_in_data_bits),
    .io_out_tcdmReq_ready     (io_8_out_tcdmReq_ready),
    .io_out_tcdmReq_valid     (io_8_out_tcdmReq_valid),
    .io_out_tcdmReq_bits_addr (io_8_out_tcdmReq_bits_addr),
    .io_out_tcdmReq_bits_data (io_8_out_tcdmReq_bits_data),
    .io_enable                (io_8_enable)
  );
endmodule

// VCS coverage exclude_file
module ram_2x64(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input         R0_addr,
                R0_en,
                R0_clk,
  output [63:0] R0_data,
  input         W0_addr,
                W0_en,
                W0_clk,
  input  [63:0] W0_data
);

  reg [63:0] Memory[0:1];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [63:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h40; j += 7'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[0]] = _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 64'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue_W64_D2_Hmq1uov(	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  input         clock,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
                reset,	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [63:0] io_enq_bits,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [63:0] io_deq_bits	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  reg  wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  wire do_enq = ~full & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :262:24, :286:19
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
    end
    else begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      if (do_enq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap <= wrap - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (do_deq)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        wrap_1 <= wrap_1 - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(do_enq == do_deq))	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16
        maybe_full <= do_enq;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        wrap_1 = 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/snax/utils/ComplexQueue.scala:57:28
        maybe_full = 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, src/main/scala/snax/utils/ComplexQueue.scala:57:28
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x64 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/snax/utils/ComplexQueue.scala:57:28
    .R0_clk  (clock),
    .R0_data (io_deq_bits),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data (io_enq_bits)
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:262:24, :286:19, src/main/scala/snax/utils/ComplexQueue.scala:57:28
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:261:25, :285:19, src/main/scala/snax/utils/ComplexQueue.scala:57:28
endmodule

module snax_MX_tensor_core__C0_Writer_DataBuffer(	// src/main/scala/snax/readerWriter/Writer.scala:37:9
  input          clock,	// src/main/scala/snax/readerWriter/Writer.scala:37:9
                 reset,	// src/main/scala/snax/readerWriter/Writer.scala:37:9
  output         io_in_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_in_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input  [575:0] io_in_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_0_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_0_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [63:0]  io_out_0_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_1_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_1_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [63:0]  io_out_1_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_2_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_2_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [63:0]  io_out_2_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_3_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_3_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [63:0]  io_out_3_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_4_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_4_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [63:0]  io_out_4_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_5_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_5_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [63:0]  io_out_5_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_6_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_6_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [63:0]  io_out_6_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_7_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_7_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [63:0]  io_out_7_bits,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  input          io_out_8_ready,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output         io_out_8_valid,	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
  output [63:0]  io_out_8_bits	// src/main/scala/snax/utils/ComplexQueue.scala:37:14
);

  wire _queues_8_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_7_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_6_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_5_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_4_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_3_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_2_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_1_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire _queues_0_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
  wire enq_all_ready =
    _queues_0_io_enq_ready & _queues_1_io_enq_ready & _queues_2_io_enq_ready
    & _queues_3_io_enq_ready & _queues_4_io_enq_ready & _queues_5_io_enq_ready
    & _queues_6_io_enq_ready & _queues_7_io_enq_ready & _queues_8_io_enq_ready;	// src/main/scala/snax/utils/ComplexQueue.scala:57:23, :69:61
  wire _queues_8_io_enq_valid_T = enq_all_ready & io_in_0_valid;	// src/main/scala/snax/utils/ComplexQueue.scala:69:61, :72:57
  Queue_W64_D2_Hmq1uov queues_0 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_0_io_enq_ready),
    .io_enq_valid (_queues_8_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[63:0]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_0_ready),
    .io_deq_valid (io_out_0_valid),
    .io_deq_bits  (io_out_0_bits)
  );
  Queue_W64_D2_Hmq1uov queues_1 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_1_io_enq_ready),
    .io_enq_valid (_queues_8_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[127:64]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_1_ready),
    .io_deq_valid (io_out_1_valid),
    .io_deq_bits  (io_out_1_bits)
  );
  Queue_W64_D2_Hmq1uov queues_2 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_2_io_enq_ready),
    .io_enq_valid (_queues_8_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[191:128]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_2_ready),
    .io_deq_valid (io_out_2_valid),
    .io_deq_bits  (io_out_2_bits)
  );
  Queue_W64_D2_Hmq1uov queues_3 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_3_io_enq_ready),
    .io_enq_valid (_queues_8_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[255:192]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_3_ready),
    .io_deq_valid (io_out_3_valid),
    .io_deq_bits  (io_out_3_bits)
  );
  Queue_W64_D2_Hmq1uov queues_4 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_4_io_enq_ready),
    .io_enq_valid (_queues_8_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[319:256]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_4_ready),
    .io_deq_valid (io_out_4_valid),
    .io_deq_bits  (io_out_4_bits)
  );
  Queue_W64_D2_Hmq1uov queues_5 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_5_io_enq_ready),
    .io_enq_valid (_queues_8_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[383:320]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_5_ready),
    .io_deq_valid (io_out_5_valid),
    .io_deq_bits  (io_out_5_bits)
  );
  Queue_W64_D2_Hmq1uov queues_6 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_6_io_enq_ready),
    .io_enq_valid (_queues_8_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[447:384]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_6_ready),
    .io_deq_valid (io_out_6_valid),
    .io_deq_bits  (io_out_6_bits)
  );
  Queue_W64_D2_Hmq1uov queues_7 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_7_io_enq_ready),
    .io_enq_valid (_queues_8_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[511:448]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_7_ready),
    .io_deq_valid (io_out_7_valid),
    .io_deq_bits  (io_out_7_bits)
  );
  Queue_W64_D2_Hmq1uov queues_8 (	// src/main/scala/snax/utils/ComplexQueue.scala:57:23
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_queues_8_io_enq_ready),
    .io_enq_valid (_queues_8_io_enq_valid_T),	// src/main/scala/snax/utils/ComplexQueue.scala:72:57
    .io_enq_bits  (io_in_0_bits[575:512]),	// src/main/scala/snax/utils/ComplexQueue.scala:77:16
    .io_deq_ready (io_out_8_ready),
    .io_deq_valid (io_out_8_valid),
    .io_deq_bits  (io_out_8_bits)
  );
  assign io_in_0_ready = enq_all_ready;	// src/main/scala/snax/readerWriter/Writer.scala:37:9, src/main/scala/snax/utils/ComplexQueue.scala:69:61
endmodule

module snax_MX_tensor_core__C0_Writer(	// src/main/scala/snax/readerWriter/Writer.scala:8:7
  input          clock,	// src/main/scala/snax/readerWriter/Writer.scala:8:7
                 reset,	// src/main/scala/snax/readerWriter/Writer.scala:8:7
  input  [16:0]  io_aguCfg_ptr,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
                 io_aguCfg_spatialStrides_0,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
                 io_aguCfg_temporalBounds_0,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
                 io_aguCfg_temporalBounds_1,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
                 io_aguCfg_temporalStrides_0,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
                 io_aguCfg_temporalStrides_1,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  input  [8:0]   io_readerwriterCfg_enabledChannel,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  input          io_start,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output         io_busy,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  input          io_tcdmReq_0_ready,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output         io_tcdmReq_0_valid,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output [16:0]  io_tcdmReq_0_bits_addr,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output [63:0]  io_tcdmReq_0_bits_data,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  input          io_tcdmReq_1_ready,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output         io_tcdmReq_1_valid,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output [16:0]  io_tcdmReq_1_bits_addr,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output [63:0]  io_tcdmReq_1_bits_data,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  input          io_tcdmReq_2_ready,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output         io_tcdmReq_2_valid,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output [16:0]  io_tcdmReq_2_bits_addr,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output [63:0]  io_tcdmReq_2_bits_data,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  input          io_tcdmReq_3_ready,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output         io_tcdmReq_3_valid,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output [16:0]  io_tcdmReq_3_bits_addr,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output [63:0]  io_tcdmReq_3_bits_data,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  input          io_tcdmReq_4_ready,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output         io_tcdmReq_4_valid,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output [16:0]  io_tcdmReq_4_bits_addr,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output [63:0]  io_tcdmReq_4_bits_data,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  input          io_tcdmReq_5_ready,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output         io_tcdmReq_5_valid,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output [16:0]  io_tcdmReq_5_bits_addr,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output [63:0]  io_tcdmReq_5_bits_data,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  input          io_tcdmReq_6_ready,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output         io_tcdmReq_6_valid,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output [16:0]  io_tcdmReq_6_bits_addr,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output [63:0]  io_tcdmReq_6_bits_data,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  input          io_tcdmReq_7_ready,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output         io_tcdmReq_7_valid,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output [16:0]  io_tcdmReq_7_bits_addr,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output [63:0]  io_tcdmReq_7_bits_data,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  input          io_tcdmReq_8_ready,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output         io_tcdmReq_8_valid,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output [16:0]  io_tcdmReq_8_bits_addr,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output [63:0]  io_tcdmReq_8_bits_data,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  output         io_data_ready,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  input          io_data_valid,	// src/main/scala/snax/readerWriter/Writer.scala:14:14
  input  [575:0] io_data_bits	// src/main/scala/snax/readerWriter/Writer.scala:14:14
);

  wire        _dataBuffer_io_out_0_valid;	// src/main/scala/snax/readerWriter/Writer.scala:36:26
  wire [63:0] _dataBuffer_io_out_0_bits;	// src/main/scala/snax/readerWriter/Writer.scala:36:26
  wire        _dataBuffer_io_out_1_valid;	// src/main/scala/snax/readerWriter/Writer.scala:36:26
  wire [63:0] _dataBuffer_io_out_1_bits;	// src/main/scala/snax/readerWriter/Writer.scala:36:26
  wire        _dataBuffer_io_out_2_valid;	// src/main/scala/snax/readerWriter/Writer.scala:36:26
  wire [63:0] _dataBuffer_io_out_2_bits;	// src/main/scala/snax/readerWriter/Writer.scala:36:26
  wire        _dataBuffer_io_out_3_valid;	// src/main/scala/snax/readerWriter/Writer.scala:36:26
  wire [63:0] _dataBuffer_io_out_3_bits;	// src/main/scala/snax/readerWriter/Writer.scala:36:26
  wire        _dataBuffer_io_out_4_valid;	// src/main/scala/snax/readerWriter/Writer.scala:36:26
  wire [63:0] _dataBuffer_io_out_4_bits;	// src/main/scala/snax/readerWriter/Writer.scala:36:26
  wire        _dataBuffer_io_out_5_valid;	// src/main/scala/snax/readerWriter/Writer.scala:36:26
  wire [63:0] _dataBuffer_io_out_5_bits;	// src/main/scala/snax/readerWriter/Writer.scala:36:26
  wire        _dataBuffer_io_out_6_valid;	// src/main/scala/snax/readerWriter/Writer.scala:36:26
  wire [63:0] _dataBuffer_io_out_6_bits;	// src/main/scala/snax/readerWriter/Writer.scala:36:26
  wire        _dataBuffer_io_out_7_valid;	// src/main/scala/snax/readerWriter/Writer.scala:36:26
  wire [63:0] _dataBuffer_io_out_7_bits;	// src/main/scala/snax/readerWriter/Writer.scala:36:26
  wire        _dataBuffer_io_out_8_valid;	// src/main/scala/snax/readerWriter/Writer.scala:36:26
  wire [63:0] _dataBuffer_io_out_8_bits;	// src/main/scala/snax/readerWriter/Writer.scala:36:26
  wire        _requestors_io_0_in_addr_ready;	// src/main/scala/snax/readerWriter/Writer.scala:26:26
  wire        _requestors_io_0_in_data_ready;	// src/main/scala/snax/readerWriter/Writer.scala:26:26
  wire        _requestors_io_1_in_addr_ready;	// src/main/scala/snax/readerWriter/Writer.scala:26:26
  wire        _requestors_io_1_in_data_ready;	// src/main/scala/snax/readerWriter/Writer.scala:26:26
  wire        _requestors_io_2_in_addr_ready;	// src/main/scala/snax/readerWriter/Writer.scala:26:26
  wire        _requestors_io_2_in_data_ready;	// src/main/scala/snax/readerWriter/Writer.scala:26:26
  wire        _requestors_io_3_in_addr_ready;	// src/main/scala/snax/readerWriter/Writer.scala:26:26
  wire        _requestors_io_3_in_data_ready;	// src/main/scala/snax/readerWriter/Writer.scala:26:26
  wire        _requestors_io_4_in_addr_ready;	// src/main/scala/snax/readerWriter/Writer.scala:26:26
  wire        _requestors_io_4_in_data_ready;	// src/main/scala/snax/readerWriter/Writer.scala:26:26
  wire        _requestors_io_5_in_addr_ready;	// src/main/scala/snax/readerWriter/Writer.scala:26:26
  wire        _requestors_io_5_in_data_ready;	// src/main/scala/snax/readerWriter/Writer.scala:26:26
  wire        _requestors_io_6_in_addr_ready;	// src/main/scala/snax/readerWriter/Writer.scala:26:26
  wire        _requestors_io_6_in_data_ready;	// src/main/scala/snax/readerWriter/Writer.scala:26:26
  wire        _requestors_io_7_in_addr_ready;	// src/main/scala/snax/readerWriter/Writer.scala:26:26
  wire        _requestors_io_7_in_data_ready;	// src/main/scala/snax/readerWriter/Writer.scala:26:26
  wire        _requestors_io_8_in_addr_ready;	// src/main/scala/snax/readerWriter/Writer.scala:26:26
  wire        _requestors_io_8_in_data_ready;	// src/main/scala/snax/readerWriter/Writer.scala:26:26
  wire        _addressgen_io_busy;	// src/main/scala/snax/readerWriter/Writer.scala:17:26
  wire        _addressgen_io_bufferEmpty;	// src/main/scala/snax/readerWriter/Writer.scala:17:26
  wire        _addressgen_io_addr_0_valid;	// src/main/scala/snax/readerWriter/Writer.scala:17:26
  wire [16:0] _addressgen_io_addr_0_bits;	// src/main/scala/snax/readerWriter/Writer.scala:17:26
  wire        _addressgen_io_addr_1_valid;	// src/main/scala/snax/readerWriter/Writer.scala:17:26
  wire [16:0] _addressgen_io_addr_1_bits;	// src/main/scala/snax/readerWriter/Writer.scala:17:26
  wire        _addressgen_io_addr_2_valid;	// src/main/scala/snax/readerWriter/Writer.scala:17:26
  wire [16:0] _addressgen_io_addr_2_bits;	// src/main/scala/snax/readerWriter/Writer.scala:17:26
  wire        _addressgen_io_addr_3_valid;	// src/main/scala/snax/readerWriter/Writer.scala:17:26
  wire [16:0] _addressgen_io_addr_3_bits;	// src/main/scala/snax/readerWriter/Writer.scala:17:26
  wire        _addressgen_io_addr_4_valid;	// src/main/scala/snax/readerWriter/Writer.scala:17:26
  wire [16:0] _addressgen_io_addr_4_bits;	// src/main/scala/snax/readerWriter/Writer.scala:17:26
  wire        _addressgen_io_addr_5_valid;	// src/main/scala/snax/readerWriter/Writer.scala:17:26
  wire [16:0] _addressgen_io_addr_5_bits;	// src/main/scala/snax/readerWriter/Writer.scala:17:26
  wire        _addressgen_io_addr_6_valid;	// src/main/scala/snax/readerWriter/Writer.scala:17:26
  wire [16:0] _addressgen_io_addr_6_bits;	// src/main/scala/snax/readerWriter/Writer.scala:17:26
  wire        _addressgen_io_addr_7_valid;	// src/main/scala/snax/readerWriter/Writer.scala:17:26
  wire [16:0] _addressgen_io_addr_7_bits;	// src/main/scala/snax/readerWriter/Writer.scala:17:26
  wire        _addressgen_io_addr_8_valid;	// src/main/scala/snax/readerWriter/Writer.scala:17:26
  wire [16:0] _addressgen_io_addr_8_bits;	// src/main/scala/snax/readerWriter/Writer.scala:17:26
  snax_MX_tensor_core__C0_Writer_AddressGenUnit addressgen (	// src/main/scala/snax/readerWriter/Writer.scala:17:26
    .clock                    (clock),
    .reset                    (reset),
    .io_cfg_ptr               (io_aguCfg_ptr),
    .io_cfg_spatialStrides_0  (io_aguCfg_spatialStrides_0),
    .io_cfg_temporalBounds_0  (io_aguCfg_temporalBounds_0),
    .io_cfg_temporalBounds_1  (io_aguCfg_temporalBounds_1),
    .io_cfg_temporalStrides_0 (io_aguCfg_temporalStrides_0),
    .io_cfg_temporalStrides_1 (io_aguCfg_temporalStrides_1),
    .io_start                 (io_start),
    .io_busy                  (_addressgen_io_busy),
    .io_bufferEmpty           (_addressgen_io_bufferEmpty),
    .io_addr_0_ready          (_requestors_io_0_in_addr_ready),	// src/main/scala/snax/readerWriter/Writer.scala:26:26
    .io_addr_0_valid          (_addressgen_io_addr_0_valid),
    .io_addr_0_bits           (_addressgen_io_addr_0_bits),
    .io_addr_1_ready          (_requestors_io_1_in_addr_ready),	// src/main/scala/snax/readerWriter/Writer.scala:26:26
    .io_addr_1_valid          (_addressgen_io_addr_1_valid),
    .io_addr_1_bits           (_addressgen_io_addr_1_bits),
    .io_addr_2_ready          (_requestors_io_2_in_addr_ready),	// src/main/scala/snax/readerWriter/Writer.scala:26:26
    .io_addr_2_valid          (_addressgen_io_addr_2_valid),
    .io_addr_2_bits           (_addressgen_io_addr_2_bits),
    .io_addr_3_ready          (_requestors_io_3_in_addr_ready),	// src/main/scala/snax/readerWriter/Writer.scala:26:26
    .io_addr_3_valid          (_addressgen_io_addr_3_valid),
    .io_addr_3_bits           (_addressgen_io_addr_3_bits),
    .io_addr_4_ready          (_requestors_io_4_in_addr_ready),	// src/main/scala/snax/readerWriter/Writer.scala:26:26
    .io_addr_4_valid          (_addressgen_io_addr_4_valid),
    .io_addr_4_bits           (_addressgen_io_addr_4_bits),
    .io_addr_5_ready          (_requestors_io_5_in_addr_ready),	// src/main/scala/snax/readerWriter/Writer.scala:26:26
    .io_addr_5_valid          (_addressgen_io_addr_5_valid),
    .io_addr_5_bits           (_addressgen_io_addr_5_bits),
    .io_addr_6_ready          (_requestors_io_6_in_addr_ready),	// src/main/scala/snax/readerWriter/Writer.scala:26:26
    .io_addr_6_valid          (_addressgen_io_addr_6_valid),
    .io_addr_6_bits           (_addressgen_io_addr_6_bits),
    .io_addr_7_ready          (_requestors_io_7_in_addr_ready),	// src/main/scala/snax/readerWriter/Writer.scala:26:26
    .io_addr_7_valid          (_addressgen_io_addr_7_valid),
    .io_addr_7_bits           (_addressgen_io_addr_7_bits),
    .io_addr_8_ready          (_requestors_io_8_in_addr_ready),	// src/main/scala/snax/readerWriter/Writer.scala:26:26
    .io_addr_8_valid          (_addressgen_io_addr_8_valid),
    .io_addr_8_bits           (_addressgen_io_addr_8_bits)
  );
  snax_MX_tensor_core__C0_Writer_DataRequestors requestors (	// src/main/scala/snax/readerWriter/Writer.scala:26:26
    .io_0_in_addr_ready         (_requestors_io_0_in_addr_ready),
    .io_0_in_addr_valid         (_addressgen_io_addr_0_valid),	// src/main/scala/snax/readerWriter/Writer.scala:17:26
    .io_0_in_addr_bits          (_addressgen_io_addr_0_bits),	// src/main/scala/snax/readerWriter/Writer.scala:17:26
    .io_0_in_data_ready         (_requestors_io_0_in_data_ready),
    .io_0_in_data_valid         (_dataBuffer_io_out_0_valid),	// src/main/scala/snax/readerWriter/Writer.scala:36:26
    .io_0_in_data_bits          (_dataBuffer_io_out_0_bits),	// src/main/scala/snax/readerWriter/Writer.scala:36:26
    .io_0_out_tcdmReq_ready     (io_tcdmReq_0_ready),
    .io_0_out_tcdmReq_valid     (io_tcdmReq_0_valid),
    .io_0_out_tcdmReq_bits_addr (io_tcdmReq_0_bits_addr),
    .io_0_out_tcdmReq_bits_data (io_tcdmReq_0_bits_data),
    .io_0_enable                (io_readerwriterCfg_enabledChannel[0]),	// src/main/scala/snax/readerWriter/Writer.scala:59:57
    .io_1_in_addr_ready         (_requestors_io_1_in_addr_ready),
    .io_1_in_addr_valid         (_addressgen_io_addr_1_valid),	// src/main/scala/snax/readerWriter/Writer.scala:17:26
    .io_1_in_addr_bits          (_addressgen_io_addr_1_bits),	// src/main/scala/snax/readerWriter/Writer.scala:17:26
    .io_1_in_data_ready         (_requestors_io_1_in_data_ready),
    .io_1_in_data_valid         (_dataBuffer_io_out_1_valid),	// src/main/scala/snax/readerWriter/Writer.scala:36:26
    .io_1_in_data_bits          (_dataBuffer_io_out_1_bits),	// src/main/scala/snax/readerWriter/Writer.scala:36:26
    .io_1_out_tcdmReq_ready     (io_tcdmReq_1_ready),
    .io_1_out_tcdmReq_valid     (io_tcdmReq_1_valid),
    .io_1_out_tcdmReq_bits_addr (io_tcdmReq_1_bits_addr),
    .io_1_out_tcdmReq_bits_data (io_tcdmReq_1_bits_data),
    .io_1_enable                (io_readerwriterCfg_enabledChannel[1]),	// src/main/scala/snax/readerWriter/Writer.scala:59:57
    .io_2_in_addr_ready         (_requestors_io_2_in_addr_ready),
    .io_2_in_addr_valid         (_addressgen_io_addr_2_valid),	// src/main/scala/snax/readerWriter/Writer.scala:17:26
    .io_2_in_addr_bits          (_addressgen_io_addr_2_bits),	// src/main/scala/snax/readerWriter/Writer.scala:17:26
    .io_2_in_data_ready         (_requestors_io_2_in_data_ready),
    .io_2_in_data_valid         (_dataBuffer_io_out_2_valid),	// src/main/scala/snax/readerWriter/Writer.scala:36:26
    .io_2_in_data_bits          (_dataBuffer_io_out_2_bits),	// src/main/scala/snax/readerWriter/Writer.scala:36:26
    .io_2_out_tcdmReq_ready     (io_tcdmReq_2_ready),
    .io_2_out_tcdmReq_valid     (io_tcdmReq_2_valid),
    .io_2_out_tcdmReq_bits_addr (io_tcdmReq_2_bits_addr),
    .io_2_out_tcdmReq_bits_data (io_tcdmReq_2_bits_data),
    .io_2_enable                (io_readerwriterCfg_enabledChannel[2]),	// src/main/scala/snax/readerWriter/Writer.scala:59:57
    .io_3_in_addr_ready         (_requestors_io_3_in_addr_ready),
    .io_3_in_addr_valid         (_addressgen_io_addr_3_valid),	// src/main/scala/snax/readerWriter/Writer.scala:17:26
    .io_3_in_addr_bits          (_addressgen_io_addr_3_bits),	// src/main/scala/snax/readerWriter/Writer.scala:17:26
    .io_3_in_data_ready         (_requestors_io_3_in_data_ready),
    .io_3_in_data_valid         (_dataBuffer_io_out_3_valid),	// src/main/scala/snax/readerWriter/Writer.scala:36:26
    .io_3_in_data_bits          (_dataBuffer_io_out_3_bits),	// src/main/scala/snax/readerWriter/Writer.scala:36:26
    .io_3_out_tcdmReq_ready     (io_tcdmReq_3_ready),
    .io_3_out_tcdmReq_valid     (io_tcdmReq_3_valid),
    .io_3_out_tcdmReq_bits_addr (io_tcdmReq_3_bits_addr),
    .io_3_out_tcdmReq_bits_data (io_tcdmReq_3_bits_data),
    .io_3_enable                (io_readerwriterCfg_enabledChannel[3]),	// src/main/scala/snax/readerWriter/Writer.scala:59:57
    .io_4_in_addr_ready         (_requestors_io_4_in_addr_ready),
    .io_4_in_addr_valid         (_addressgen_io_addr_4_valid),	// src/main/scala/snax/readerWriter/Writer.scala:17:26
    .io_4_in_addr_bits          (_addressgen_io_addr_4_bits),	// src/main/scala/snax/readerWriter/Writer.scala:17:26
    .io_4_in_data_ready         (_requestors_io_4_in_data_ready),
    .io_4_in_data_valid         (_dataBuffer_io_out_4_valid),	// src/main/scala/snax/readerWriter/Writer.scala:36:26
    .io_4_in_data_bits          (_dataBuffer_io_out_4_bits),	// src/main/scala/snax/readerWriter/Writer.scala:36:26
    .io_4_out_tcdmReq_ready     (io_tcdmReq_4_ready),
    .io_4_out_tcdmReq_valid     (io_tcdmReq_4_valid),
    .io_4_out_tcdmReq_bits_addr (io_tcdmReq_4_bits_addr),
    .io_4_out_tcdmReq_bits_data (io_tcdmReq_4_bits_data),
    .io_4_enable                (io_readerwriterCfg_enabledChannel[4]),	// src/main/scala/snax/readerWriter/Writer.scala:59:57
    .io_5_in_addr_ready         (_requestors_io_5_in_addr_ready),
    .io_5_in_addr_valid         (_addressgen_io_addr_5_valid),	// src/main/scala/snax/readerWriter/Writer.scala:17:26
    .io_5_in_addr_bits          (_addressgen_io_addr_5_bits),	// src/main/scala/snax/readerWriter/Writer.scala:17:26
    .io_5_in_data_ready         (_requestors_io_5_in_data_ready),
    .io_5_in_data_valid         (_dataBuffer_io_out_5_valid),	// src/main/scala/snax/readerWriter/Writer.scala:36:26
    .io_5_in_data_bits          (_dataBuffer_io_out_5_bits),	// src/main/scala/snax/readerWriter/Writer.scala:36:26
    .io_5_out_tcdmReq_ready     (io_tcdmReq_5_ready),
    .io_5_out_tcdmReq_valid     (io_tcdmReq_5_valid),
    .io_5_out_tcdmReq_bits_addr (io_tcdmReq_5_bits_addr),
    .io_5_out_tcdmReq_bits_data (io_tcdmReq_5_bits_data),
    .io_5_enable                (io_readerwriterCfg_enabledChannel[5]),	// src/main/scala/snax/readerWriter/Writer.scala:59:57
    .io_6_in_addr_ready         (_requestors_io_6_in_addr_ready),
    .io_6_in_addr_valid         (_addressgen_io_addr_6_valid),	// src/main/scala/snax/readerWriter/Writer.scala:17:26
    .io_6_in_addr_bits          (_addressgen_io_addr_6_bits),	// src/main/scala/snax/readerWriter/Writer.scala:17:26
    .io_6_in_data_ready         (_requestors_io_6_in_data_ready),
    .io_6_in_data_valid         (_dataBuffer_io_out_6_valid),	// src/main/scala/snax/readerWriter/Writer.scala:36:26
    .io_6_in_data_bits          (_dataBuffer_io_out_6_bits),	// src/main/scala/snax/readerWriter/Writer.scala:36:26
    .io_6_out_tcdmReq_ready     (io_tcdmReq_6_ready),
    .io_6_out_tcdmReq_valid     (io_tcdmReq_6_valid),
    .io_6_out_tcdmReq_bits_addr (io_tcdmReq_6_bits_addr),
    .io_6_out_tcdmReq_bits_data (io_tcdmReq_6_bits_data),
    .io_6_enable                (io_readerwriterCfg_enabledChannel[6]),	// src/main/scala/snax/readerWriter/Writer.scala:59:57
    .io_7_in_addr_ready         (_requestors_io_7_in_addr_ready),
    .io_7_in_addr_valid         (_addressgen_io_addr_7_valid),	// src/main/scala/snax/readerWriter/Writer.scala:17:26
    .io_7_in_addr_bits          (_addressgen_io_addr_7_bits),	// src/main/scala/snax/readerWriter/Writer.scala:17:26
    .io_7_in_data_ready         (_requestors_io_7_in_data_ready),
    .io_7_in_data_valid         (_dataBuffer_io_out_7_valid),	// src/main/scala/snax/readerWriter/Writer.scala:36:26
    .io_7_in_data_bits          (_dataBuffer_io_out_7_bits),	// src/main/scala/snax/readerWriter/Writer.scala:36:26
    .io_7_out_tcdmReq_ready     (io_tcdmReq_7_ready),
    .io_7_out_tcdmReq_valid     (io_tcdmReq_7_valid),
    .io_7_out_tcdmReq_bits_addr (io_tcdmReq_7_bits_addr),
    .io_7_out_tcdmReq_bits_data (io_tcdmReq_7_bits_data),
    .io_7_enable                (io_readerwriterCfg_enabledChannel[7]),	// src/main/scala/snax/readerWriter/Writer.scala:59:57
    .io_8_in_addr_ready         (_requestors_io_8_in_addr_ready),
    .io_8_in_addr_valid         (_addressgen_io_addr_8_valid),	// src/main/scala/snax/readerWriter/Writer.scala:17:26
    .io_8_in_addr_bits          (_addressgen_io_addr_8_bits),	// src/main/scala/snax/readerWriter/Writer.scala:17:26
    .io_8_in_data_ready         (_requestors_io_8_in_data_ready),
    .io_8_in_data_valid         (_dataBuffer_io_out_8_valid),	// src/main/scala/snax/readerWriter/Writer.scala:36:26
    .io_8_in_data_bits          (_dataBuffer_io_out_8_bits),	// src/main/scala/snax/readerWriter/Writer.scala:36:26
    .io_8_out_tcdmReq_ready     (io_tcdmReq_8_ready),
    .io_8_out_tcdmReq_valid     (io_tcdmReq_8_valid),
    .io_8_out_tcdmReq_bits_addr (io_tcdmReq_8_bits_addr),
    .io_8_out_tcdmReq_bits_data (io_tcdmReq_8_bits_data),
    .io_8_enable                (io_readerwriterCfg_enabledChannel[8])	// src/main/scala/snax/readerWriter/Writer.scala:59:57
  );
  snax_MX_tensor_core__C0_Writer_DataBuffer dataBuffer (	// src/main/scala/snax/readerWriter/Writer.scala:36:26
    .clock          (clock),
    .reset          (reset),
    .io_in_0_ready  (io_data_ready),
    .io_in_0_valid  (io_data_valid),
    .io_in_0_bits   (io_data_bits),
    .io_out_0_ready (_requestors_io_0_in_data_ready),	// src/main/scala/snax/readerWriter/Writer.scala:26:26
    .io_out_0_valid (_dataBuffer_io_out_0_valid),
    .io_out_0_bits  (_dataBuffer_io_out_0_bits),
    .io_out_1_ready (_requestors_io_1_in_data_ready),	// src/main/scala/snax/readerWriter/Writer.scala:26:26
    .io_out_1_valid (_dataBuffer_io_out_1_valid),
    .io_out_1_bits  (_dataBuffer_io_out_1_bits),
    .io_out_2_ready (_requestors_io_2_in_data_ready),	// src/main/scala/snax/readerWriter/Writer.scala:26:26
    .io_out_2_valid (_dataBuffer_io_out_2_valid),
    .io_out_2_bits  (_dataBuffer_io_out_2_bits),
    .io_out_3_ready (_requestors_io_3_in_data_ready),	// src/main/scala/snax/readerWriter/Writer.scala:26:26
    .io_out_3_valid (_dataBuffer_io_out_3_valid),
    .io_out_3_bits  (_dataBuffer_io_out_3_bits),
    .io_out_4_ready (_requestors_io_4_in_data_ready),	// src/main/scala/snax/readerWriter/Writer.scala:26:26
    .io_out_4_valid (_dataBuffer_io_out_4_valid),
    .io_out_4_bits  (_dataBuffer_io_out_4_bits),
    .io_out_5_ready (_requestors_io_5_in_data_ready),	// src/main/scala/snax/readerWriter/Writer.scala:26:26
    .io_out_5_valid (_dataBuffer_io_out_5_valid),
    .io_out_5_bits  (_dataBuffer_io_out_5_bits),
    .io_out_6_ready (_requestors_io_6_in_data_ready),	// src/main/scala/snax/readerWriter/Writer.scala:26:26
    .io_out_6_valid (_dataBuffer_io_out_6_valid),
    .io_out_6_bits  (_dataBuffer_io_out_6_bits),
    .io_out_7_ready (_requestors_io_7_in_data_ready),	// src/main/scala/snax/readerWriter/Writer.scala:26:26
    .io_out_7_valid (_dataBuffer_io_out_7_valid),
    .io_out_7_bits  (_dataBuffer_io_out_7_bits),
    .io_out_8_ready (_requestors_io_8_in_data_ready),	// src/main/scala/snax/readerWriter/Writer.scala:26:26
    .io_out_8_valid (_dataBuffer_io_out_8_valid),
    .io_out_8_bits  (_dataBuffer_io_out_8_bits)
  );
  assign io_busy = _addressgen_io_busy | ~_addressgen_io_bufferEmpty;	// src/main/scala/snax/readerWriter/Writer.scala:8:7, :17:26, :104:{33,36}
endmodule

module snax_MX_tensor_core__DataPathExtensionHost(	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:37:7
  output         io_data_in_ready,	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:46:32
  input          io_data_in_valid,	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:46:32
  input  [255:0] io_data_in_bits,	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:46:32
  input          io_data_out_ready,	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:46:32
  output         io_data_out_valid,	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:46:32
  output [255:0] io_data_out_bits	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:46:32
);

  assign io_data_in_ready = io_data_out_ready;	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:37:7
  assign io_data_out_valid = io_data_in_valid;	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:37:7
  assign io_data_out_bits = io_data_in_bits;	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:37:7
endmodule

module snax_MX_tensor_core__DataPathExtensionHost_2(	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:37:7
  output        io_data_in_ready,	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:46:32
  input         io_data_in_valid,	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:46:32
  input  [63:0] io_data_in_bits,	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:46:32
  input         io_data_out_ready,	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:46:32
  output        io_data_out_valid,	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:46:32
  output [63:0] io_data_out_bits	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:46:32
);

  assign io_data_in_ready = io_data_out_ready;	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:37:7
  assign io_data_out_valid = io_data_in_valid;	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:37:7
  assign io_data_out_bits = io_data_in_bits;	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:37:7
endmodule

module snax_MX_tensor_core__DataPathExtensionHost_3(	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:37:7
  output         io_data_in_ready,	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:46:32
  input          io_data_in_valid,	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:46:32
  input  [575:0] io_data_in_bits,	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:46:32
  input          io_data_out_ready,	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:46:32
  output         io_data_out_valid,	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:46:32
  output [575:0] io_data_out_bits	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:46:32
);

  assign io_data_in_ready = io_data_out_ready;	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:37:7
  assign io_data_out_valid = io_data_in_valid;	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:37:7
  assign io_data_out_bits = io_data_in_bits;	// src/main/scala/snax/DataPathExtension/DataPathExtensionHost.scala:37:7
endmodule

module snax_MX_tensor_core_Streamer(	// src/main/scala/snax/streamer/Streamer.scala:80:7
  input          clock,	// src/main/scala/snax/streamer/Streamer.scala:80:7
                 reset,	// src/main/scala/snax/streamer/Streamer.scala:80:7
  output         io_csr_req_ready,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input          io_csr_req_valid,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input  [31:0]  io_csr_req_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input          io_csr_req_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input  [31:0]  io_csr_req_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input  [3:0]   io_csr_req_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input          io_csr_rsp_ready,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output         io_csr_rsp_valid,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output [31:0]  io_csr_rsp_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input          io_data_streamer2accelerator_data_2_ready,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output         io_data_streamer2accelerator_data_2_valid,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output [63:0]  io_data_streamer2accelerator_data_2_bits,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input          io_data_streamer2accelerator_data_1_ready,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output         io_data_streamer2accelerator_data_1_valid,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output [255:0] io_data_streamer2accelerator_data_1_bits,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input          io_data_streamer2accelerator_data_0_ready,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output         io_data_streamer2accelerator_data_0_valid,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output [255:0] io_data_streamer2accelerator_data_0_bits,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output         io_data_accelerator2streamer_data_0_ready,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input          io_data_accelerator2streamer_data_0_valid,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input  [575:0] io_data_accelerator2streamer_data_0_bits,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input          io_data_tcdm_req_0_ready,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output         io_data_tcdm_req_0_valid,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output [16:0]  io_data_tcdm_req_0_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output         io_data_tcdm_req_0_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output [63:0]  io_data_tcdm_req_0_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output [7:0]   io_data_tcdm_req_0_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input          io_data_tcdm_req_1_ready,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output         io_data_tcdm_req_1_valid,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output [16:0]  io_data_tcdm_req_1_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output         io_data_tcdm_req_1_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output [63:0]  io_data_tcdm_req_1_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output [7:0]   io_data_tcdm_req_1_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input          io_data_tcdm_req_2_ready,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output         io_data_tcdm_req_2_valid,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output [16:0]  io_data_tcdm_req_2_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output         io_data_tcdm_req_2_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output [63:0]  io_data_tcdm_req_2_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output [7:0]   io_data_tcdm_req_2_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input          io_data_tcdm_req_3_ready,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output         io_data_tcdm_req_3_valid,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output [16:0]  io_data_tcdm_req_3_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output         io_data_tcdm_req_3_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output [63:0]  io_data_tcdm_req_3_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output [7:0]   io_data_tcdm_req_3_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input          io_data_tcdm_req_4_ready,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output         io_data_tcdm_req_4_valid,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output [16:0]  io_data_tcdm_req_4_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output         io_data_tcdm_req_4_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output [63:0]  io_data_tcdm_req_4_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output [7:0]   io_data_tcdm_req_4_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input          io_data_tcdm_req_5_ready,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output         io_data_tcdm_req_5_valid,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output [16:0]  io_data_tcdm_req_5_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output         io_data_tcdm_req_5_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output [63:0]  io_data_tcdm_req_5_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output [7:0]   io_data_tcdm_req_5_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input          io_data_tcdm_req_6_ready,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output         io_data_tcdm_req_6_valid,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output [16:0]  io_data_tcdm_req_6_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output         io_data_tcdm_req_6_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output [63:0]  io_data_tcdm_req_6_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output [7:0]   io_data_tcdm_req_6_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input          io_data_tcdm_req_7_ready,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output         io_data_tcdm_req_7_valid,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output [16:0]  io_data_tcdm_req_7_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output         io_data_tcdm_req_7_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output [63:0]  io_data_tcdm_req_7_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output [7:0]   io_data_tcdm_req_7_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input          io_data_tcdm_req_8_ready,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output         io_data_tcdm_req_8_valid,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output [16:0]  io_data_tcdm_req_8_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output         io_data_tcdm_req_8_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output [63:0]  io_data_tcdm_req_8_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output [7:0]   io_data_tcdm_req_8_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input          io_data_tcdm_req_9_ready,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output         io_data_tcdm_req_9_valid,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output [16:0]  io_data_tcdm_req_9_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output         io_data_tcdm_req_9_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output [63:0]  io_data_tcdm_req_9_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output [7:0]   io_data_tcdm_req_9_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input          io_data_tcdm_req_10_ready,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output         io_data_tcdm_req_10_valid,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output [16:0]  io_data_tcdm_req_10_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output         io_data_tcdm_req_10_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output [63:0]  io_data_tcdm_req_10_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output [7:0]   io_data_tcdm_req_10_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input          io_data_tcdm_req_11_ready,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output         io_data_tcdm_req_11_valid,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output [16:0]  io_data_tcdm_req_11_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output         io_data_tcdm_req_11_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output [63:0]  io_data_tcdm_req_11_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output [7:0]   io_data_tcdm_req_11_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input          io_data_tcdm_req_12_ready,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output         io_data_tcdm_req_12_valid,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output [16:0]  io_data_tcdm_req_12_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output         io_data_tcdm_req_12_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output [63:0]  io_data_tcdm_req_12_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output [7:0]   io_data_tcdm_req_12_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input          io_data_tcdm_req_13_ready,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output         io_data_tcdm_req_13_valid,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output [16:0]  io_data_tcdm_req_13_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output         io_data_tcdm_req_13_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output [63:0]  io_data_tcdm_req_13_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output [7:0]   io_data_tcdm_req_13_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input          io_data_tcdm_req_14_ready,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output         io_data_tcdm_req_14_valid,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output [16:0]  io_data_tcdm_req_14_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output         io_data_tcdm_req_14_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output [63:0]  io_data_tcdm_req_14_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output [7:0]   io_data_tcdm_req_14_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input          io_data_tcdm_req_15_ready,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output         io_data_tcdm_req_15_valid,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output [16:0]  io_data_tcdm_req_15_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output         io_data_tcdm_req_15_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output [63:0]  io_data_tcdm_req_15_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output [7:0]   io_data_tcdm_req_15_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input          io_data_tcdm_req_16_ready,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output         io_data_tcdm_req_16_valid,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output [16:0]  io_data_tcdm_req_16_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output         io_data_tcdm_req_16_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output [63:0]  io_data_tcdm_req_16_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output [7:0]   io_data_tcdm_req_16_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input          io_data_tcdm_req_17_ready,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output         io_data_tcdm_req_17_valid,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output [16:0]  io_data_tcdm_req_17_bits_addr,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output         io_data_tcdm_req_17_bits_write,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output [63:0]  io_data_tcdm_req_17_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  output [7:0]   io_data_tcdm_req_17_bits_strb,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input          io_data_tcdm_rsp_0_valid,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input  [63:0]  io_data_tcdm_rsp_0_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input          io_data_tcdm_rsp_1_valid,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input  [63:0]  io_data_tcdm_rsp_1_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input          io_data_tcdm_rsp_2_valid,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input  [63:0]  io_data_tcdm_rsp_2_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input          io_data_tcdm_rsp_3_valid,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input  [63:0]  io_data_tcdm_rsp_3_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input          io_data_tcdm_rsp_4_valid,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input  [63:0]  io_data_tcdm_rsp_4_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input          io_data_tcdm_rsp_5_valid,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input  [63:0]  io_data_tcdm_rsp_5_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input          io_data_tcdm_rsp_6_valid,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input  [63:0]  io_data_tcdm_rsp_6_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input          io_data_tcdm_rsp_7_valid,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input  [63:0]  io_data_tcdm_rsp_7_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input          io_data_tcdm_rsp_8_valid,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input  [63:0]  io_data_tcdm_rsp_8_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input          io_data_tcdm_rsp_9_valid,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input  [63:0]  io_data_tcdm_rsp_9_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input          io_data_tcdm_rsp_10_valid,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input  [63:0]  io_data_tcdm_rsp_10_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input          io_data_tcdm_rsp_11_valid,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input  [63:0]  io_data_tcdm_rsp_11_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input          io_data_tcdm_rsp_12_valid,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input  [63:0]  io_data_tcdm_rsp_12_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input          io_data_tcdm_rsp_13_valid,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input  [63:0]  io_data_tcdm_rsp_13_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input          io_data_tcdm_rsp_14_valid,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input  [63:0]  io_data_tcdm_rsp_14_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input          io_data_tcdm_rsp_15_valid,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input  [63:0]  io_data_tcdm_rsp_15_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input          io_data_tcdm_rsp_16_valid,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input  [63:0]  io_data_tcdm_rsp_16_bits_data,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input          io_data_tcdm_rsp_17_valid,	// src/main/scala/snax/streamer/Streamer.scala:84:14
  input  [63:0]  io_data_tcdm_rsp_17_bits_data	// src/main/scala/snax/streamer/Streamer.scala:84:14
);

  reg          cstate;	// src/main/scala/snax/streamer/Streamer.scala:247:38
  wire         _writerDatapathExtention_0_io_data_out_valid;	// src/main/scala/snax/streamer/Streamer.scala:210:11
  wire [575:0] _writerDatapathExtention_0_io_data_out_bits;	// src/main/scala/snax/streamer/Streamer.scala:210:11
  wire         _readerDatapathExtention_2_io_data_in_ready;	// src/main/scala/snax/streamer/Streamer.scala:197:11
  wire         _readerDatapathExtention_1_io_data_in_ready;	// src/main/scala/snax/streamer/Streamer.scala:197:11
  wire         _readerDatapathExtention_0_io_data_in_ready;	// src/main/scala/snax/streamer/Streamer.scala:197:11
  wire         _writer_0_io_busy;	// src/main/scala/snax/streamer/Streamer.scala:176:11
  wire         _writer_0_io_data_ready;	// src/main/scala/snax/streamer/Streamer.scala:176:11
  wire         _reader_2_io_busy;	// src/main/scala/snax/streamer/Streamer.scala:165:11
  wire         _reader_2_io_data_valid;	// src/main/scala/snax/streamer/Streamer.scala:165:11
  wire [63:0]  _reader_2_io_data_bits;	// src/main/scala/snax/streamer/Streamer.scala:165:11
  wire         _reader_1_io_busy;	// src/main/scala/snax/streamer/Streamer.scala:165:11
  wire         _reader_1_io_data_valid;	// src/main/scala/snax/streamer/Streamer.scala:165:11
  wire [255:0] _reader_1_io_data_bits;	// src/main/scala/snax/streamer/Streamer.scala:165:11
  wire         _reader_0_io_busy;	// src/main/scala/snax/streamer/Streamer.scala:165:11
  wire         _reader_0_io_data_valid;	// src/main/scala/snax/streamer/Streamer.scala:165:11
  wire [255:0] _reader_0_io_data_bits;	// src/main/scala/snax/streamer/Streamer.scala:165:11
  wire         _csrManager_io_readWriteRegIO_valid;	// src/main/scala/snax/streamer/Streamer.scala:146:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_0;	// src/main/scala/snax/streamer/Streamer.scala:146:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_1;	// src/main/scala/snax/streamer/Streamer.scala:146:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_2;	// src/main/scala/snax/streamer/Streamer.scala:146:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_3;	// src/main/scala/snax/streamer/Streamer.scala:146:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_4;	// src/main/scala/snax/streamer/Streamer.scala:146:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_5;	// src/main/scala/snax/streamer/Streamer.scala:146:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_6;	// src/main/scala/snax/streamer/Streamer.scala:146:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_7;	// src/main/scala/snax/streamer/Streamer.scala:146:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_8;	// src/main/scala/snax/streamer/Streamer.scala:146:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_9;	// src/main/scala/snax/streamer/Streamer.scala:146:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_10;	// src/main/scala/snax/streamer/Streamer.scala:146:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_11;	// src/main/scala/snax/streamer/Streamer.scala:146:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_12;	// src/main/scala/snax/streamer/Streamer.scala:146:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_13;	// src/main/scala/snax/streamer/Streamer.scala:146:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_14;	// src/main/scala/snax/streamer/Streamer.scala:146:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_15;	// src/main/scala/snax/streamer/Streamer.scala:146:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_16;	// src/main/scala/snax/streamer/Streamer.scala:146:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_17;	// src/main/scala/snax/streamer/Streamer.scala:146:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_18;	// src/main/scala/snax/streamer/Streamer.scala:146:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_19;	// src/main/scala/snax/streamer/Streamer.scala:146:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_20;	// src/main/scala/snax/streamer/Streamer.scala:146:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_21;	// src/main/scala/snax/streamer/Streamer.scala:146:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_22;	// src/main/scala/snax/streamer/Streamer.scala:146:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_23;	// src/main/scala/snax/streamer/Streamer.scala:146:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_24;	// src/main/scala/snax/streamer/Streamer.scala:146:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_25;	// src/main/scala/snax/streamer/Streamer.scala:146:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_27;	// src/main/scala/snax/streamer/Streamer.scala:146:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_28;	// src/main/scala/snax/streamer/Streamer.scala:146:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_29;	// src/main/scala/snax/streamer/Streamer.scala:146:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_30;	// src/main/scala/snax/streamer/Streamer.scala:146:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_31;	// src/main/scala/snax/streamer/Streamer.scala:146:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_32;	// src/main/scala/snax/streamer/Streamer.scala:146:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_33;	// src/main/scala/snax/streamer/Streamer.scala:146:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_34;	// src/main/scala/snax/streamer/Streamer.scala:146:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_35;	// src/main/scala/snax/streamer/Streamer.scala:146:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_36;	// src/main/scala/snax/streamer/Streamer.scala:146:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_37;	// src/main/scala/snax/streamer/Streamer.scala:146:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_38;	// src/main/scala/snax/streamer/Streamer.scala:146:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_39;	// src/main/scala/snax/streamer/Streamer.scala:146:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_40;	// src/main/scala/snax/streamer/Streamer.scala:146:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_41;	// src/main/scala/snax/streamer/Streamer.scala:146:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_42;	// src/main/scala/snax/streamer/Streamer.scala:146:26
  wire [31:0]  _csrManager_io_readWriteRegIO_bits_43;	// src/main/scala/snax/streamer/Streamer.scala:146:26
  wire         streamer_config_fire = ~cstate & _csrManager_io_readWriteRegIO_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:146:26, :247:38, :277:34
  wire         streamer_finish =
    ~(_reader_0_io_busy | _reader_1_io_busy | _reader_2_io_busy | _writer_0_io_busy);	// src/main/scala/snax/streamer/Streamer.scala:165:11, :176:11, :241:34, :280:22, :283:21
  reg          streamerIdle2Busy_REG;	// src/main/scala/snax/streamer/Streamer.scala:358:49
  reg  [31:0]  performance_counter;	// src/main/scala/snax/streamer/Streamer.scala:360:36
  reg  [31:0]  csrCfgReg_0;	// src/main/scala/snax/streamer/Streamer.scala:372:26
  reg  [31:0]  csrCfgReg_1;	// src/main/scala/snax/streamer/Streamer.scala:372:26
  reg  [31:0]  csrCfgReg_2;	// src/main/scala/snax/streamer/Streamer.scala:372:26
  reg  [31:0]  csrCfgReg_3;	// src/main/scala/snax/streamer/Streamer.scala:372:26
  reg  [31:0]  csrCfgReg_4;	// src/main/scala/snax/streamer/Streamer.scala:372:26
  reg  [31:0]  csrCfgReg_5;	// src/main/scala/snax/streamer/Streamer.scala:372:26
  reg  [31:0]  csrCfgReg_6;	// src/main/scala/snax/streamer/Streamer.scala:372:26
  reg  [31:0]  csrCfgReg_7;	// src/main/scala/snax/streamer/Streamer.scala:372:26
  reg  [31:0]  csrCfgReg_8;	// src/main/scala/snax/streamer/Streamer.scala:372:26
  reg  [31:0]  csrCfgReg_9;	// src/main/scala/snax/streamer/Streamer.scala:372:26
  reg  [31:0]  csrCfgReg_10;	// src/main/scala/snax/streamer/Streamer.scala:372:26
  reg  [31:0]  csrCfgReg_11;	// src/main/scala/snax/streamer/Streamer.scala:372:26
  reg  [31:0]  csrCfgReg_12;	// src/main/scala/snax/streamer/Streamer.scala:372:26
  reg  [31:0]  csrCfgReg_13;	// src/main/scala/snax/streamer/Streamer.scala:372:26
  reg  [31:0]  csrCfgReg_14;	// src/main/scala/snax/streamer/Streamer.scala:372:26
  reg  [31:0]  csrCfgReg_15;	// src/main/scala/snax/streamer/Streamer.scala:372:26
  reg  [31:0]  csrCfgReg_16;	// src/main/scala/snax/streamer/Streamer.scala:372:26
  reg  [31:0]  csrCfgReg_17;	// src/main/scala/snax/streamer/Streamer.scala:372:26
  reg  [31:0]  csrCfgReg_18;	// src/main/scala/snax/streamer/Streamer.scala:372:26
  reg  [31:0]  csrCfgReg_19;	// src/main/scala/snax/streamer/Streamer.scala:372:26
  reg  [31:0]  csrCfgReg_20;	// src/main/scala/snax/streamer/Streamer.scala:372:26
  reg  [31:0]  csrCfgReg_21;	// src/main/scala/snax/streamer/Streamer.scala:372:26
  reg  [31:0]  csrCfgReg_22;	// src/main/scala/snax/streamer/Streamer.scala:372:26
  reg  [31:0]  csrCfgReg_23;	// src/main/scala/snax/streamer/Streamer.scala:372:26
  reg  [31:0]  csrCfgReg_24;	// src/main/scala/snax/streamer/Streamer.scala:372:26
  reg  [31:0]  csrCfgReg_25;	// src/main/scala/snax/streamer/Streamer.scala:372:26
  reg  [31:0]  csrCfgReg_27;	// src/main/scala/snax/streamer/Streamer.scala:372:26
  reg  [31:0]  csrCfgReg_28;	// src/main/scala/snax/streamer/Streamer.scala:372:26
  reg  [31:0]  csrCfgReg_29;	// src/main/scala/snax/streamer/Streamer.scala:372:26
  reg  [31:0]  csrCfgReg_30;	// src/main/scala/snax/streamer/Streamer.scala:372:26
  reg  [31:0]  csrCfgReg_31;	// src/main/scala/snax/streamer/Streamer.scala:372:26
  reg  [31:0]  csrCfgReg_32;	// src/main/scala/snax/streamer/Streamer.scala:372:26
  reg  [31:0]  csrCfgReg_33;	// src/main/scala/snax/streamer/Streamer.scala:372:26
  reg  [31:0]  csrCfgReg_34;	// src/main/scala/snax/streamer/Streamer.scala:372:26
  reg  [31:0]  csrCfgReg_35;	// src/main/scala/snax/streamer/Streamer.scala:372:26
  reg  [31:0]  csrCfgReg_36;	// src/main/scala/snax/streamer/Streamer.scala:372:26
  reg  [31:0]  csrCfgReg_37;	// src/main/scala/snax/streamer/Streamer.scala:372:26
  reg  [31:0]  csrCfgReg_38;	// src/main/scala/snax/streamer/Streamer.scala:372:26
  reg  [31:0]  csrCfgReg_39;	// src/main/scala/snax/streamer/Streamer.scala:372:26
  reg  [31:0]  csrCfgReg_40;	// src/main/scala/snax/streamer/Streamer.scala:372:26
  reg  [31:0]  csrCfgReg_41;	// src/main/scala/snax/streamer/Streamer.scala:372:26
  reg  [31:0]  csrCfgReg_42;	// src/main/scala/snax/streamer/Streamer.scala:372:26
  reg  [31:0]  csrCfgReg_43;	// src/main/scala/snax/streamer/Streamer.scala:372:26
  always @(posedge clock or posedge reset) begin	// src/main/scala/snax/streamer/Streamer.scala:80:7
    if (reset) begin	// src/main/scala/snax/streamer/Streamer.scala:80:7
      cstate <= 1'h0;	// src/main/scala/snax/streamer/Streamer.scala:80:7, :165:11, :197:11, :210:11, :247:38, :294:25
      performance_counter <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36
      csrCfgReg_0 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
      csrCfgReg_1 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
      csrCfgReg_2 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
      csrCfgReg_3 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
      csrCfgReg_4 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
      csrCfgReg_5 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
      csrCfgReg_6 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
      csrCfgReg_7 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
      csrCfgReg_8 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
      csrCfgReg_9 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
      csrCfgReg_10 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
      csrCfgReg_11 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
      csrCfgReg_12 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
      csrCfgReg_13 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
      csrCfgReg_14 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
      csrCfgReg_15 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
      csrCfgReg_16 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
      csrCfgReg_17 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
      csrCfgReg_18 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
      csrCfgReg_19 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
      csrCfgReg_20 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
      csrCfgReg_21 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
      csrCfgReg_22 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
      csrCfgReg_23 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
      csrCfgReg_24 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
      csrCfgReg_25 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
      csrCfgReg_27 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
      csrCfgReg_28 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
      csrCfgReg_29 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
      csrCfgReg_30 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
      csrCfgReg_31 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
      csrCfgReg_32 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
      csrCfgReg_33 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
      csrCfgReg_34 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
      csrCfgReg_35 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
      csrCfgReg_36 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
      csrCfgReg_37 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
      csrCfgReg_38 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
      csrCfgReg_39 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
      csrCfgReg_40 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
      csrCfgReg_41 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
      csrCfgReg_42 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
      csrCfgReg_43 <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
    end
    else begin	// src/main/scala/snax/streamer/Streamer.scala:80:7
      if (cstate)	// src/main/scala/snax/streamer/Streamer.scala:247:38
        cstate <= cstate & ~streamer_finish;	// src/main/scala/snax/streamer/Streamer.scala:241:34, :247:38, :248:39, :254:18, :257:16, :264:29, :265:16, :267:16
      else	// src/main/scala/snax/streamer/Streamer.scala:247:38
        cstate <= streamer_config_fire;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:247:38
      if (cstate & ~streamerIdle2Busy_REG)	// src/main/scala/snax/streamer/Streamer.scala:247:38, :358:{38,41,49}
        performance_counter <= 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36
      else if (cstate)	// src/main/scala/snax/streamer/Streamer.scala:247:38
        performance_counter <= performance_counter + 32'h1;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :364:48
      if (streamer_config_fire) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        csrCfgReg_0 <= _csrManager_io_readWriteRegIO_bits_0;	// src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26
        csrCfgReg_1 <= _csrManager_io_readWriteRegIO_bits_1;	// src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26
        csrCfgReg_2 <= _csrManager_io_readWriteRegIO_bits_2;	// src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26
        csrCfgReg_3 <= _csrManager_io_readWriteRegIO_bits_3;	// src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26
        csrCfgReg_4 <= _csrManager_io_readWriteRegIO_bits_4;	// src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26
        csrCfgReg_5 <= _csrManager_io_readWriteRegIO_bits_5;	// src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26
        csrCfgReg_6 <= _csrManager_io_readWriteRegIO_bits_6;	// src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26
        csrCfgReg_7 <= _csrManager_io_readWriteRegIO_bits_7;	// src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26
        csrCfgReg_8 <= _csrManager_io_readWriteRegIO_bits_8;	// src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26
        csrCfgReg_9 <= _csrManager_io_readWriteRegIO_bits_9;	// src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26
        csrCfgReg_10 <= _csrManager_io_readWriteRegIO_bits_10;	// src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26
        csrCfgReg_11 <= _csrManager_io_readWriteRegIO_bits_11;	// src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26
        csrCfgReg_12 <= _csrManager_io_readWriteRegIO_bits_12;	// src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26
        csrCfgReg_13 <= _csrManager_io_readWriteRegIO_bits_13;	// src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26
        csrCfgReg_14 <= _csrManager_io_readWriteRegIO_bits_14;	// src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26
        csrCfgReg_15 <= _csrManager_io_readWriteRegIO_bits_15;	// src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26
        csrCfgReg_16 <= _csrManager_io_readWriteRegIO_bits_16;	// src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26
        csrCfgReg_17 <= _csrManager_io_readWriteRegIO_bits_17;	// src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26
        csrCfgReg_18 <= _csrManager_io_readWriteRegIO_bits_18;	// src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26
        csrCfgReg_19 <= _csrManager_io_readWriteRegIO_bits_19;	// src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26
        csrCfgReg_20 <= _csrManager_io_readWriteRegIO_bits_20;	// src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26
        csrCfgReg_21 <= _csrManager_io_readWriteRegIO_bits_21;	// src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26
        csrCfgReg_22 <= _csrManager_io_readWriteRegIO_bits_22;	// src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26
        csrCfgReg_23 <= _csrManager_io_readWriteRegIO_bits_23;	// src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26
        csrCfgReg_24 <= _csrManager_io_readWriteRegIO_bits_24;	// src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26
        csrCfgReg_25 <= _csrManager_io_readWriteRegIO_bits_25;	// src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26
        csrCfgReg_27 <= _csrManager_io_readWriteRegIO_bits_27;	// src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26
        csrCfgReg_28 <= _csrManager_io_readWriteRegIO_bits_28;	// src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26
        csrCfgReg_29 <= _csrManager_io_readWriteRegIO_bits_29;	// src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26
        csrCfgReg_30 <= _csrManager_io_readWriteRegIO_bits_30;	// src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26
        csrCfgReg_31 <= _csrManager_io_readWriteRegIO_bits_31;	// src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26
        csrCfgReg_32 <= _csrManager_io_readWriteRegIO_bits_32;	// src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26
        csrCfgReg_33 <= _csrManager_io_readWriteRegIO_bits_33;	// src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26
        csrCfgReg_34 <= _csrManager_io_readWriteRegIO_bits_34;	// src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26
        csrCfgReg_35 <= _csrManager_io_readWriteRegIO_bits_35;	// src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26
        csrCfgReg_36 <= _csrManager_io_readWriteRegIO_bits_36;	// src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26
        csrCfgReg_37 <= _csrManager_io_readWriteRegIO_bits_37;	// src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26
        csrCfgReg_38 <= _csrManager_io_readWriteRegIO_bits_38;	// src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26
        csrCfgReg_39 <= _csrManager_io_readWriteRegIO_bits_39;	// src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26
        csrCfgReg_40 <= _csrManager_io_readWriteRegIO_bits_40;	// src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26
        csrCfgReg_41 <= _csrManager_io_readWriteRegIO_bits_41;	// src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26
        csrCfgReg_42 <= _csrManager_io_readWriteRegIO_bits_42;	// src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26
        csrCfgReg_43 <= _csrManager_io_readWriteRegIO_bits_43;	// src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26
      end
    end
  end // always @(posedge, posedge)
  always @(posedge clock)	// src/main/scala/snax/streamer/Streamer.scala:80:7
    streamerIdle2Busy_REG <= cstate;	// src/main/scala/snax/streamer/Streamer.scala:247:38, :358:49
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/snax/streamer/Streamer.scala:80:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/streamer/Streamer.scala:80:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/snax/streamer/Streamer.scala:80:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/snax/streamer/Streamer.scala:80:7
      automatic logic [31:0] _RANDOM[0:45];	// src/main/scala/snax/streamer/Streamer.scala:80:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/snax/streamer/Streamer.scala:80:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/snax/streamer/Streamer.scala:80:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/snax/streamer/Streamer.scala:80:7
        for (logic [5:0] i = 6'h0; i < 6'h2E; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/snax/streamer/Streamer.scala:80:7
        end	// src/main/scala/snax/streamer/Streamer.scala:80:7
        cstate = _RANDOM[6'h0][0];	// src/main/scala/snax/streamer/Streamer.scala:80:7, :247:38
        streamerIdle2Busy_REG = _RANDOM[6'h0][1];	// src/main/scala/snax/streamer/Streamer.scala:80:7, :247:38, :358:49
        performance_counter = {_RANDOM[6'h0][31:2], _RANDOM[6'h1][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:80:7, :247:38, :360:36
        csrCfgReg_0 = {_RANDOM[6'h1][31:2], _RANDOM[6'h2][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:80:7, :360:36, :372:26
        csrCfgReg_1 = {_RANDOM[6'h2][31:2], _RANDOM[6'h3][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:80:7, :372:26
        csrCfgReg_2 = {_RANDOM[6'h3][31:2], _RANDOM[6'h4][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:80:7, :372:26
        csrCfgReg_3 = {_RANDOM[6'h4][31:2], _RANDOM[6'h5][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:80:7, :372:26
        csrCfgReg_4 = {_RANDOM[6'h5][31:2], _RANDOM[6'h6][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:80:7, :372:26
        csrCfgReg_5 = {_RANDOM[6'h6][31:2], _RANDOM[6'h7][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:80:7, :372:26
        csrCfgReg_6 = {_RANDOM[6'h7][31:2], _RANDOM[6'h8][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:80:7, :372:26
        csrCfgReg_7 = {_RANDOM[6'h8][31:2], _RANDOM[6'h9][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:80:7, :372:26
        csrCfgReg_8 = {_RANDOM[6'h9][31:2], _RANDOM[6'hA][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:80:7, :372:26
        csrCfgReg_9 = {_RANDOM[6'hA][31:2], _RANDOM[6'hB][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:80:7, :372:26
        csrCfgReg_10 = {_RANDOM[6'hB][31:2], _RANDOM[6'hC][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:80:7, :372:26
        csrCfgReg_11 = {_RANDOM[6'hC][31:2], _RANDOM[6'hD][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:80:7, :372:26
        csrCfgReg_12 = {_RANDOM[6'hD][31:2], _RANDOM[6'hE][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:80:7, :372:26
        csrCfgReg_13 = {_RANDOM[6'hE][31:2], _RANDOM[6'hF][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:80:7, :372:26
        csrCfgReg_14 = {_RANDOM[6'hF][31:2], _RANDOM[6'h10][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:80:7, :372:26
        csrCfgReg_15 = {_RANDOM[6'h10][31:2], _RANDOM[6'h11][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:80:7, :372:26
        csrCfgReg_16 = {_RANDOM[6'h11][31:2], _RANDOM[6'h12][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:80:7, :372:26
        csrCfgReg_17 = {_RANDOM[6'h12][31:2], _RANDOM[6'h13][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:80:7, :372:26
        csrCfgReg_18 = {_RANDOM[6'h13][31:2], _RANDOM[6'h14][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:80:7, :372:26
        csrCfgReg_19 = {_RANDOM[6'h14][31:2], _RANDOM[6'h15][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:80:7, :372:26
        csrCfgReg_20 = {_RANDOM[6'h15][31:2], _RANDOM[6'h16][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:80:7, :372:26
        csrCfgReg_21 = {_RANDOM[6'h16][31:2], _RANDOM[6'h17][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:80:7, :372:26
        csrCfgReg_22 = {_RANDOM[6'h17][31:2], _RANDOM[6'h18][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:80:7, :372:26
        csrCfgReg_23 = {_RANDOM[6'h18][31:2], _RANDOM[6'h19][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:80:7, :372:26
        csrCfgReg_24 = {_RANDOM[6'h19][31:2], _RANDOM[6'h1A][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:80:7, :372:26
        csrCfgReg_25 = {_RANDOM[6'h1A][31:2], _RANDOM[6'h1B][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:80:7, :372:26
        csrCfgReg_27 = {_RANDOM[6'h1C][31:2], _RANDOM[6'h1D][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:80:7, :372:26
        csrCfgReg_28 = {_RANDOM[6'h1D][31:2], _RANDOM[6'h1E][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:80:7, :372:26
        csrCfgReg_29 = {_RANDOM[6'h1E][31:2], _RANDOM[6'h1F][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:80:7, :372:26
        csrCfgReg_30 = {_RANDOM[6'h1F][31:2], _RANDOM[6'h20][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:80:7, :372:26
        csrCfgReg_31 = {_RANDOM[6'h20][31:2], _RANDOM[6'h21][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:80:7, :372:26
        csrCfgReg_32 = {_RANDOM[6'h21][31:2], _RANDOM[6'h22][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:80:7, :372:26
        csrCfgReg_33 = {_RANDOM[6'h22][31:2], _RANDOM[6'h23][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:80:7, :372:26
        csrCfgReg_34 = {_RANDOM[6'h23][31:2], _RANDOM[6'h24][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:80:7, :372:26
        csrCfgReg_35 = {_RANDOM[6'h24][31:2], _RANDOM[6'h25][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:80:7, :372:26
        csrCfgReg_36 = {_RANDOM[6'h25][31:2], _RANDOM[6'h26][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:80:7, :372:26
        csrCfgReg_37 = {_RANDOM[6'h26][31:2], _RANDOM[6'h27][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:80:7, :372:26
        csrCfgReg_38 = {_RANDOM[6'h27][31:2], _RANDOM[6'h28][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:80:7, :372:26
        csrCfgReg_39 = {_RANDOM[6'h28][31:2], _RANDOM[6'h29][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:80:7, :372:26
        csrCfgReg_40 = {_RANDOM[6'h29][31:2], _RANDOM[6'h2A][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:80:7, :372:26
        csrCfgReg_41 = {_RANDOM[6'h2A][31:2], _RANDOM[6'h2B][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:80:7, :372:26
        csrCfgReg_42 = {_RANDOM[6'h2B][31:2], _RANDOM[6'h2C][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:80:7, :372:26
        csrCfgReg_43 = {_RANDOM[6'h2C][31:2], _RANDOM[6'h2D][1:0]};	// src/main/scala/snax/streamer/Streamer.scala:80:7, :372:26
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/snax/streamer/Streamer.scala:80:7
        cstate = 1'h0;	// src/main/scala/snax/streamer/Streamer.scala:80:7, :165:11, :197:11, :210:11, :247:38, :294:25
        performance_counter = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36
        csrCfgReg_0 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
        csrCfgReg_1 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
        csrCfgReg_2 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
        csrCfgReg_3 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
        csrCfgReg_4 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
        csrCfgReg_5 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
        csrCfgReg_6 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
        csrCfgReg_7 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
        csrCfgReg_8 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
        csrCfgReg_9 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
        csrCfgReg_10 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
        csrCfgReg_11 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
        csrCfgReg_12 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
        csrCfgReg_13 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
        csrCfgReg_14 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
        csrCfgReg_15 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
        csrCfgReg_16 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
        csrCfgReg_17 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
        csrCfgReg_18 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
        csrCfgReg_19 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
        csrCfgReg_20 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
        csrCfgReg_21 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
        csrCfgReg_22 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
        csrCfgReg_23 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
        csrCfgReg_24 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
        csrCfgReg_25 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
        csrCfgReg_27 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
        csrCfgReg_28 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
        csrCfgReg_29 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
        csrCfgReg_30 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
        csrCfgReg_31 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
        csrCfgReg_32 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
        csrCfgReg_33 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
        csrCfgReg_34 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
        csrCfgReg_35 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
        csrCfgReg_36 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
        csrCfgReg_37 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
        csrCfgReg_38 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
        csrCfgReg_39 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
        csrCfgReg_40 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
        csrCfgReg_41 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
        csrCfgReg_42 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
        csrCfgReg_43 = 32'h0;	// src/main/scala/snax/streamer/Streamer.scala:360:36, :372:26
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/snax/streamer/Streamer.scala:80:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/snax/streamer/Streamer.scala:80:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  snax_MX_tensor_core_ReqRspManager csrManager (	// src/main/scala/snax/streamer/Streamer.scala:146:26
    .clock                      (clock),
    .reset                      (reset),
    .io_reqRspIO_req_ready      (io_csr_req_ready),
    .io_reqRspIO_req_valid      (io_csr_req_valid),
    .io_reqRspIO_req_bits_addr  (io_csr_req_bits_addr),
    .io_reqRspIO_req_bits_write (io_csr_req_bits_write),
    .io_reqRspIO_req_bits_data  (io_csr_req_bits_data),
    .io_reqRspIO_req_bits_strb  (io_csr_req_bits_strb),
    .io_reqRspIO_rsp_ready      (io_csr_rsp_ready),
    .io_reqRspIO_rsp_valid      (io_csr_rsp_valid),
    .io_reqRspIO_rsp_bits_data  (io_csr_rsp_bits_data),
    .io_readWriteRegIO_ready    (~cstate),	// src/main/scala/snax/streamer/Streamer.scala:247:38, :277:34
    .io_readWriteRegIO_valid    (_csrManager_io_readWriteRegIO_valid),
    .io_readWriteRegIO_bits_0   (_csrManager_io_readWriteRegIO_bits_0),
    .io_readWriteRegIO_bits_1   (_csrManager_io_readWriteRegIO_bits_1),
    .io_readWriteRegIO_bits_2   (_csrManager_io_readWriteRegIO_bits_2),
    .io_readWriteRegIO_bits_3   (_csrManager_io_readWriteRegIO_bits_3),
    .io_readWriteRegIO_bits_4   (_csrManager_io_readWriteRegIO_bits_4),
    .io_readWriteRegIO_bits_5   (_csrManager_io_readWriteRegIO_bits_5),
    .io_readWriteRegIO_bits_6   (_csrManager_io_readWriteRegIO_bits_6),
    .io_readWriteRegIO_bits_7   (_csrManager_io_readWriteRegIO_bits_7),
    .io_readWriteRegIO_bits_8   (_csrManager_io_readWriteRegIO_bits_8),
    .io_readWriteRegIO_bits_9   (_csrManager_io_readWriteRegIO_bits_9),
    .io_readWriteRegIO_bits_10  (_csrManager_io_readWriteRegIO_bits_10),
    .io_readWriteRegIO_bits_11  (_csrManager_io_readWriteRegIO_bits_11),
    .io_readWriteRegIO_bits_12  (_csrManager_io_readWriteRegIO_bits_12),
    .io_readWriteRegIO_bits_13  (_csrManager_io_readWriteRegIO_bits_13),
    .io_readWriteRegIO_bits_14  (_csrManager_io_readWriteRegIO_bits_14),
    .io_readWriteRegIO_bits_15  (_csrManager_io_readWriteRegIO_bits_15),
    .io_readWriteRegIO_bits_16  (_csrManager_io_readWriteRegIO_bits_16),
    .io_readWriteRegIO_bits_17  (_csrManager_io_readWriteRegIO_bits_17),
    .io_readWriteRegIO_bits_18  (_csrManager_io_readWriteRegIO_bits_18),
    .io_readWriteRegIO_bits_19  (_csrManager_io_readWriteRegIO_bits_19),
    .io_readWriteRegIO_bits_20  (_csrManager_io_readWriteRegIO_bits_20),
    .io_readWriteRegIO_bits_21  (_csrManager_io_readWriteRegIO_bits_21),
    .io_readWriteRegIO_bits_22  (_csrManager_io_readWriteRegIO_bits_22),
    .io_readWriteRegIO_bits_23  (_csrManager_io_readWriteRegIO_bits_23),
    .io_readWriteRegIO_bits_24  (_csrManager_io_readWriteRegIO_bits_24),
    .io_readWriteRegIO_bits_25  (_csrManager_io_readWriteRegIO_bits_25),
    .io_readWriteRegIO_bits_27  (_csrManager_io_readWriteRegIO_bits_27),
    .io_readWriteRegIO_bits_28  (_csrManager_io_readWriteRegIO_bits_28),
    .io_readWriteRegIO_bits_29  (_csrManager_io_readWriteRegIO_bits_29),
    .io_readWriteRegIO_bits_30  (_csrManager_io_readWriteRegIO_bits_30),
    .io_readWriteRegIO_bits_31  (_csrManager_io_readWriteRegIO_bits_31),
    .io_readWriteRegIO_bits_32  (_csrManager_io_readWriteRegIO_bits_32),
    .io_readWriteRegIO_bits_33  (_csrManager_io_readWriteRegIO_bits_33),
    .io_readWriteRegIO_bits_34  (_csrManager_io_readWriteRegIO_bits_34),
    .io_readWriteRegIO_bits_35  (_csrManager_io_readWriteRegIO_bits_35),
    .io_readWriteRegIO_bits_36  (_csrManager_io_readWriteRegIO_bits_36),
    .io_readWriteRegIO_bits_37  (_csrManager_io_readWriteRegIO_bits_37),
    .io_readWriteRegIO_bits_38  (_csrManager_io_readWriteRegIO_bits_38),
    .io_readWriteRegIO_bits_39  (_csrManager_io_readWriteRegIO_bits_39),
    .io_readWriteRegIO_bits_40  (_csrManager_io_readWriteRegIO_bits_40),
    .io_readWriteRegIO_bits_41  (_csrManager_io_readWriteRegIO_bits_41),
    .io_readWriteRegIO_bits_42  (_csrManager_io_readWriteRegIO_bits_42),
    .io_readWriteRegIO_bits_43  (_csrManager_io_readWriteRegIO_bits_43),
    .io_readOnlyReg_0           ({31'h0, cstate}),	// src/main/scala/snax/streamer/Streamer.scala:247:38, :368:32
    .io_readOnlyReg_1           (performance_counter)	// src/main/scala/snax/streamer/Streamer.scala:360:36
  );
  snax_MX_tensor_core__C0_Reader reader_0 (	// src/main/scala/snax/streamer/Streamer.scala:165:11
    .clock                             (clock),
    .reset                             (reset),
    .io_aguCfg_ptr
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_0[16:0]
         : csrCfgReg_0[16:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26, :374:30, :375:15
    .io_aguCfg_spatialStrides_0
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_2[16:0]
         : csrCfgReg_2[16:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26, :374:30, :375:15
    .io_aguCfg_temporalBounds_0
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_3[16:0]
         : csrCfgReg_3[16:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26, :374:30, :375:15
    .io_aguCfg_temporalBounds_1
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_4[16:0]
         : csrCfgReg_4[16:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26, :374:30, :375:15
    .io_aguCfg_temporalBounds_2
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_5[16:0]
         : csrCfgReg_5[16:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26, :374:30, :375:15
    .io_aguCfg_temporalBounds_3
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_6[16:0]
         : csrCfgReg_6[16:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26, :374:30, :375:15
    .io_aguCfg_temporalStrides_0
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_7[16:0]
         : csrCfgReg_7[16:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26, :374:30, :375:15
    .io_aguCfg_temporalStrides_1
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_8[16:0]
         : csrCfgReg_8[16:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26, :374:30, :375:15
    .io_aguCfg_temporalStrides_2
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_9[16:0]
         : csrCfgReg_9[16:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26, :374:30, :375:15
    .io_aguCfg_temporalStrides_3
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_10[16:0]
         : csrCfgReg_10[16:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26, :374:30, :375:15
    .io_readerwriterCfg_enabledChannel
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_11[3:0]
         : csrCfgReg_11[3:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26, :374:30, :375:15
    .io_start                          (streamer_config_fire),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_busy                           (_reader_0_io_busy),
    .io_tcdmReq_0_ready                (io_data_tcdm_req_0_ready),
    .io_tcdmReq_0_valid                (io_data_tcdm_req_0_valid),
    .io_tcdmReq_0_bits_addr            (io_data_tcdm_req_0_bits_addr),
    .io_tcdmReq_1_ready                (io_data_tcdm_req_1_ready),
    .io_tcdmReq_1_valid                (io_data_tcdm_req_1_valid),
    .io_tcdmReq_1_bits_addr            (io_data_tcdm_req_1_bits_addr),
    .io_tcdmReq_2_ready                (io_data_tcdm_req_2_ready),
    .io_tcdmReq_2_valid                (io_data_tcdm_req_2_valid),
    .io_tcdmReq_2_bits_addr            (io_data_tcdm_req_2_bits_addr),
    .io_tcdmReq_3_ready                (io_data_tcdm_req_3_ready),
    .io_tcdmReq_3_valid                (io_data_tcdm_req_3_valid),
    .io_tcdmReq_3_bits_addr            (io_data_tcdm_req_3_bits_addr),
    .io_tcdmRsp_0_valid                (io_data_tcdm_rsp_0_valid),
    .io_tcdmRsp_0_bits_data            (io_data_tcdm_rsp_0_bits_data),
    .io_tcdmRsp_1_valid                (io_data_tcdm_rsp_1_valid),
    .io_tcdmRsp_1_bits_data            (io_data_tcdm_rsp_1_bits_data),
    .io_tcdmRsp_2_valid                (io_data_tcdm_rsp_2_valid),
    .io_tcdmRsp_2_bits_data            (io_data_tcdm_rsp_2_bits_data),
    .io_tcdmRsp_3_valid                (io_data_tcdm_rsp_3_valid),
    .io_tcdmRsp_3_bits_data            (io_data_tcdm_rsp_3_bits_data),
    .io_data_ready                     (_readerDatapathExtention_0_io_data_in_ready),	// src/main/scala/snax/streamer/Streamer.scala:197:11
    .io_data_valid                     (_reader_0_io_data_valid),
    .io_data_bits                      (_reader_0_io_data_bits)
  );
  snax_MX_tensor_core__C1_Reader reader_1 (	// src/main/scala/snax/streamer/Streamer.scala:165:11
    .clock                             (clock),
    .reset                             (reset),
    .io_aguCfg_ptr
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_12[16:0]
         : csrCfgReg_12[16:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26, :374:30, :375:15
    .io_aguCfg_spatialStrides_0
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_14[16:0]
         : csrCfgReg_14[16:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26, :374:30, :375:15
    .io_aguCfg_temporalBounds_0
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_15[16:0]
         : csrCfgReg_15[16:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26, :374:30, :375:15
    .io_aguCfg_temporalBounds_1
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_16[16:0]
         : csrCfgReg_16[16:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26, :374:30, :375:15
    .io_aguCfg_temporalBounds_2
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_17[16:0]
         : csrCfgReg_17[16:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26, :374:30, :375:15
    .io_aguCfg_temporalBounds_3
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_18[16:0]
         : csrCfgReg_18[16:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26, :374:30, :375:15
    .io_aguCfg_temporalStrides_0
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_19[16:0]
         : csrCfgReg_19[16:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26, :374:30, :375:15
    .io_aguCfg_temporalStrides_1
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_20[16:0]
         : csrCfgReg_20[16:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26, :374:30, :375:15
    .io_aguCfg_temporalStrides_2
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_21[16:0]
         : csrCfgReg_21[16:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26, :374:30, :375:15
    .io_aguCfg_temporalStrides_3
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_22[16:0]
         : csrCfgReg_22[16:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26, :374:30, :375:15
    .io_readerwriterCfg_enabledChannel
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_23[3:0]
         : csrCfgReg_23[3:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26, :374:30, :375:15
    .io_start                          (streamer_config_fire),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_busy                           (_reader_1_io_busy),
    .io_tcdmReq_0_ready                (io_data_tcdm_req_4_ready),
    .io_tcdmReq_0_valid                (io_data_tcdm_req_4_valid),
    .io_tcdmReq_0_bits_addr            (io_data_tcdm_req_4_bits_addr),
    .io_tcdmReq_1_ready                (io_data_tcdm_req_5_ready),
    .io_tcdmReq_1_valid                (io_data_tcdm_req_5_valid),
    .io_tcdmReq_1_bits_addr            (io_data_tcdm_req_5_bits_addr),
    .io_tcdmReq_2_ready                (io_data_tcdm_req_6_ready),
    .io_tcdmReq_2_valid                (io_data_tcdm_req_6_valid),
    .io_tcdmReq_2_bits_addr            (io_data_tcdm_req_6_bits_addr),
    .io_tcdmReq_3_ready                (io_data_tcdm_req_7_ready),
    .io_tcdmReq_3_valid                (io_data_tcdm_req_7_valid),
    .io_tcdmReq_3_bits_addr            (io_data_tcdm_req_7_bits_addr),
    .io_tcdmRsp_0_valid                (io_data_tcdm_rsp_4_valid),
    .io_tcdmRsp_0_bits_data            (io_data_tcdm_rsp_4_bits_data),
    .io_tcdmRsp_1_valid                (io_data_tcdm_rsp_5_valid),
    .io_tcdmRsp_1_bits_data            (io_data_tcdm_rsp_5_bits_data),
    .io_tcdmRsp_2_valid                (io_data_tcdm_rsp_6_valid),
    .io_tcdmRsp_2_bits_data            (io_data_tcdm_rsp_6_bits_data),
    .io_tcdmRsp_3_valid                (io_data_tcdm_rsp_7_valid),
    .io_tcdmRsp_3_bits_data            (io_data_tcdm_rsp_7_bits_data),
    .io_data_ready                     (_readerDatapathExtention_1_io_data_in_ready),	// src/main/scala/snax/streamer/Streamer.scala:197:11
    .io_data_valid                     (_reader_1_io_data_valid),
    .io_data_bits                      (_reader_1_io_data_bits)
  );
  snax_MX_tensor_core__C2_Reader reader_2 (	// src/main/scala/snax/streamer/Streamer.scala:165:11
    .clock                             (clock),
    .reset                             (reset),
    .io_aguCfg_ptr
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_24[16:0]
         : csrCfgReg_24[16:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26, :374:30, :375:15
    .io_aguCfg_temporalBounds_0
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_27[16:0]
         : csrCfgReg_27[16:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26, :374:30, :375:15
    .io_aguCfg_temporalBounds_1
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_28[16:0]
         : csrCfgReg_28[16:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26, :374:30, :375:15
    .io_aguCfg_temporalBounds_2
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_29[16:0]
         : csrCfgReg_29[16:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26, :374:30, :375:15
    .io_aguCfg_temporalBounds_3
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_30[16:0]
         : csrCfgReg_30[16:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26, :374:30, :375:15
    .io_aguCfg_temporalStrides_0
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_31[16:0]
         : csrCfgReg_31[16:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26, :374:30, :375:15
    .io_aguCfg_temporalStrides_1
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_32[16:0]
         : csrCfgReg_32[16:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26, :374:30, :375:15
    .io_aguCfg_temporalStrides_2
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_33[16:0]
         : csrCfgReg_33[16:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26, :374:30, :375:15
    .io_aguCfg_temporalStrides_3
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_34[16:0]
         : csrCfgReg_34[16:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26, :374:30, :375:15
    .io_readerwriterCfg_enabledChannel
      (streamer_config_fire ? _csrManager_io_readWriteRegIO_bits_35[0] : csrCfgReg_35[0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26, :374:30, :375:15
    .io_start                          (streamer_config_fire),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_busy                           (_reader_2_io_busy),
    .io_tcdmReq_0_ready                (io_data_tcdm_req_8_ready),
    .io_tcdmReq_0_valid                (io_data_tcdm_req_8_valid),
    .io_tcdmReq_0_bits_addr            (io_data_tcdm_req_8_bits_addr),
    .io_tcdmRsp_0_valid                (io_data_tcdm_rsp_8_valid),
    .io_tcdmRsp_0_bits_data            (io_data_tcdm_rsp_8_bits_data),
    .io_data_ready                     (_readerDatapathExtention_2_io_data_in_ready),	// src/main/scala/snax/streamer/Streamer.scala:197:11
    .io_data_valid                     (_reader_2_io_data_valid),
    .io_data_bits                      (_reader_2_io_data_bits)
  );
  snax_MX_tensor_core__C0_Writer writer_0 (	// src/main/scala/snax/streamer/Streamer.scala:176:11
    .clock                             (clock),
    .reset                             (reset),
    .io_aguCfg_ptr
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_36[16:0]
         : csrCfgReg_36[16:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26, :374:30, :375:15
    .io_aguCfg_spatialStrides_0
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_38[16:0]
         : csrCfgReg_38[16:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26, :374:30, :375:15
    .io_aguCfg_temporalBounds_0
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_39[16:0]
         : csrCfgReg_39[16:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26, :374:30, :375:15
    .io_aguCfg_temporalBounds_1
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_40[16:0]
         : csrCfgReg_40[16:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26, :374:30, :375:15
    .io_aguCfg_temporalStrides_0
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_41[16:0]
         : csrCfgReg_41[16:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26, :374:30, :375:15
    .io_aguCfg_temporalStrides_1
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_42[16:0]
         : csrCfgReg_42[16:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26, :374:30, :375:15
    .io_readerwriterCfg_enabledChannel
      (streamer_config_fire
         ? _csrManager_io_readWriteRegIO_bits_43[8:0]
         : csrCfgReg_43[8:0]),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/snax/streamer/Streamer.scala:146:26, :372:26, :374:30, :375:15
    .io_start                          (streamer_config_fire),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_busy                           (_writer_0_io_busy),
    .io_tcdmReq_0_ready                (io_data_tcdm_req_9_ready),
    .io_tcdmReq_0_valid                (io_data_tcdm_req_9_valid),
    .io_tcdmReq_0_bits_addr            (io_data_tcdm_req_9_bits_addr),
    .io_tcdmReq_0_bits_data            (io_data_tcdm_req_9_bits_data),
    .io_tcdmReq_1_ready                (io_data_tcdm_req_10_ready),
    .io_tcdmReq_1_valid                (io_data_tcdm_req_10_valid),
    .io_tcdmReq_1_bits_addr            (io_data_tcdm_req_10_bits_addr),
    .io_tcdmReq_1_bits_data            (io_data_tcdm_req_10_bits_data),
    .io_tcdmReq_2_ready                (io_data_tcdm_req_11_ready),
    .io_tcdmReq_2_valid                (io_data_tcdm_req_11_valid),
    .io_tcdmReq_2_bits_addr            (io_data_tcdm_req_11_bits_addr),
    .io_tcdmReq_2_bits_data            (io_data_tcdm_req_11_bits_data),
    .io_tcdmReq_3_ready                (io_data_tcdm_req_12_ready),
    .io_tcdmReq_3_valid                (io_data_tcdm_req_12_valid),
    .io_tcdmReq_3_bits_addr            (io_data_tcdm_req_12_bits_addr),
    .io_tcdmReq_3_bits_data            (io_data_tcdm_req_12_bits_data),
    .io_tcdmReq_4_ready                (io_data_tcdm_req_13_ready),
    .io_tcdmReq_4_valid                (io_data_tcdm_req_13_valid),
    .io_tcdmReq_4_bits_addr            (io_data_tcdm_req_13_bits_addr),
    .io_tcdmReq_4_bits_data            (io_data_tcdm_req_13_bits_data),
    .io_tcdmReq_5_ready                (io_data_tcdm_req_14_ready),
    .io_tcdmReq_5_valid                (io_data_tcdm_req_14_valid),
    .io_tcdmReq_5_bits_addr            (io_data_tcdm_req_14_bits_addr),
    .io_tcdmReq_5_bits_data            (io_data_tcdm_req_14_bits_data),
    .io_tcdmReq_6_ready                (io_data_tcdm_req_15_ready),
    .io_tcdmReq_6_valid                (io_data_tcdm_req_15_valid),
    .io_tcdmReq_6_bits_addr            (io_data_tcdm_req_15_bits_addr),
    .io_tcdmReq_6_bits_data            (io_data_tcdm_req_15_bits_data),
    .io_tcdmReq_7_ready                (io_data_tcdm_req_16_ready),
    .io_tcdmReq_7_valid                (io_data_tcdm_req_16_valid),
    .io_tcdmReq_7_bits_addr            (io_data_tcdm_req_16_bits_addr),
    .io_tcdmReq_7_bits_data            (io_data_tcdm_req_16_bits_data),
    .io_tcdmReq_8_ready                (io_data_tcdm_req_17_ready),
    .io_tcdmReq_8_valid                (io_data_tcdm_req_17_valid),
    .io_tcdmReq_8_bits_addr            (io_data_tcdm_req_17_bits_addr),
    .io_tcdmReq_8_bits_data            (io_data_tcdm_req_17_bits_data),
    .io_data_ready                     (_writer_0_io_data_ready),
    .io_data_valid                     (_writerDatapathExtention_0_io_data_out_valid),	// src/main/scala/snax/streamer/Streamer.scala:210:11
    .io_data_bits                      (_writerDatapathExtention_0_io_data_out_bits)	// src/main/scala/snax/streamer/Streamer.scala:210:11
  );
  snax_MX_tensor_core__DataPathExtensionHost readerDatapathExtention_0 (	// src/main/scala/snax/streamer/Streamer.scala:197:11
    .io_data_in_ready  (_readerDatapathExtention_0_io_data_in_ready),
    .io_data_in_valid  (_reader_0_io_data_valid),	// src/main/scala/snax/streamer/Streamer.scala:165:11
    .io_data_in_bits   (_reader_0_io_data_bits),	// src/main/scala/snax/streamer/Streamer.scala:165:11
    .io_data_out_ready (io_data_streamer2accelerator_data_0_ready),
    .io_data_out_valid (io_data_streamer2accelerator_data_0_valid),
    .io_data_out_bits  (io_data_streamer2accelerator_data_0_bits)
  );
  snax_MX_tensor_core__DataPathExtensionHost readerDatapathExtention_1 (	// src/main/scala/snax/streamer/Streamer.scala:197:11
    .io_data_in_ready  (_readerDatapathExtention_1_io_data_in_ready),
    .io_data_in_valid  (_reader_1_io_data_valid),	// src/main/scala/snax/streamer/Streamer.scala:165:11
    .io_data_in_bits   (_reader_1_io_data_bits),	// src/main/scala/snax/streamer/Streamer.scala:165:11
    .io_data_out_ready (io_data_streamer2accelerator_data_1_ready),
    .io_data_out_valid (io_data_streamer2accelerator_data_1_valid),
    .io_data_out_bits  (io_data_streamer2accelerator_data_1_bits)
  );
  snax_MX_tensor_core__DataPathExtensionHost_2 readerDatapathExtention_2 (	// src/main/scala/snax/streamer/Streamer.scala:197:11
    .io_data_in_ready  (_readerDatapathExtention_2_io_data_in_ready),
    .io_data_in_valid  (_reader_2_io_data_valid),	// src/main/scala/snax/streamer/Streamer.scala:165:11
    .io_data_in_bits   (_reader_2_io_data_bits),	// src/main/scala/snax/streamer/Streamer.scala:165:11
    .io_data_out_ready (io_data_streamer2accelerator_data_2_ready),
    .io_data_out_valid (io_data_streamer2accelerator_data_2_valid),
    .io_data_out_bits  (io_data_streamer2accelerator_data_2_bits)
  );
  snax_MX_tensor_core__DataPathExtensionHost_3 writerDatapathExtention_0 (	// src/main/scala/snax/streamer/Streamer.scala:210:11
    .io_data_in_ready  (io_data_accelerator2streamer_data_0_ready),
    .io_data_in_valid  (io_data_accelerator2streamer_data_0_valid),
    .io_data_in_bits   (io_data_accelerator2streamer_data_0_bits),
    .io_data_out_ready (_writer_0_io_data_ready),	// src/main/scala/snax/streamer/Streamer.scala:176:11
    .io_data_out_valid (_writerDatapathExtention_0_io_data_out_valid),
    .io_data_out_bits  (_writerDatapathExtention_0_io_data_out_bits)
  );
  assign io_data_tcdm_req_0_bits_write = 1'h0;	// src/main/scala/snax/streamer/Streamer.scala:80:7, :165:11, :197:11, :210:11, :294:25
  assign io_data_tcdm_req_0_bits_data = 64'h0;	// src/main/scala/snax/streamer/Streamer.scala:80:7, :165:11
  assign io_data_tcdm_req_0_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:80:7, :165:11, :176:11
  assign io_data_tcdm_req_1_bits_write = 1'h0;	// src/main/scala/snax/streamer/Streamer.scala:80:7, :165:11, :197:11, :210:11, :294:25
  assign io_data_tcdm_req_1_bits_data = 64'h0;	// src/main/scala/snax/streamer/Streamer.scala:80:7, :165:11
  assign io_data_tcdm_req_1_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:80:7, :165:11, :176:11
  assign io_data_tcdm_req_2_bits_write = 1'h0;	// src/main/scala/snax/streamer/Streamer.scala:80:7, :165:11, :197:11, :210:11, :294:25
  assign io_data_tcdm_req_2_bits_data = 64'h0;	// src/main/scala/snax/streamer/Streamer.scala:80:7, :165:11
  assign io_data_tcdm_req_2_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:80:7, :165:11, :176:11
  assign io_data_tcdm_req_3_bits_write = 1'h0;	// src/main/scala/snax/streamer/Streamer.scala:80:7, :165:11, :197:11, :210:11, :294:25
  assign io_data_tcdm_req_3_bits_data = 64'h0;	// src/main/scala/snax/streamer/Streamer.scala:80:7, :165:11
  assign io_data_tcdm_req_3_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:80:7, :165:11, :176:11
  assign io_data_tcdm_req_4_bits_write = 1'h0;	// src/main/scala/snax/streamer/Streamer.scala:80:7, :165:11, :197:11, :210:11, :294:25
  assign io_data_tcdm_req_4_bits_data = 64'h0;	// src/main/scala/snax/streamer/Streamer.scala:80:7, :165:11
  assign io_data_tcdm_req_4_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:80:7, :165:11, :176:11
  assign io_data_tcdm_req_5_bits_write = 1'h0;	// src/main/scala/snax/streamer/Streamer.scala:80:7, :165:11, :197:11, :210:11, :294:25
  assign io_data_tcdm_req_5_bits_data = 64'h0;	// src/main/scala/snax/streamer/Streamer.scala:80:7, :165:11
  assign io_data_tcdm_req_5_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:80:7, :165:11, :176:11
  assign io_data_tcdm_req_6_bits_write = 1'h0;	// src/main/scala/snax/streamer/Streamer.scala:80:7, :165:11, :197:11, :210:11, :294:25
  assign io_data_tcdm_req_6_bits_data = 64'h0;	// src/main/scala/snax/streamer/Streamer.scala:80:7, :165:11
  assign io_data_tcdm_req_6_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:80:7, :165:11, :176:11
  assign io_data_tcdm_req_7_bits_write = 1'h0;	// src/main/scala/snax/streamer/Streamer.scala:80:7, :165:11, :197:11, :210:11, :294:25
  assign io_data_tcdm_req_7_bits_data = 64'h0;	// src/main/scala/snax/streamer/Streamer.scala:80:7, :165:11
  assign io_data_tcdm_req_7_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:80:7, :165:11, :176:11
  assign io_data_tcdm_req_8_bits_write = 1'h0;	// src/main/scala/snax/streamer/Streamer.scala:80:7, :165:11, :197:11, :210:11, :294:25
  assign io_data_tcdm_req_8_bits_data = 64'h0;	// src/main/scala/snax/streamer/Streamer.scala:80:7, :165:11
  assign io_data_tcdm_req_8_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:80:7, :165:11, :176:11
  assign io_data_tcdm_req_9_bits_write = 1'h1;	// src/main/scala/snax/streamer/Streamer.scala:80:7, :176:11
  assign io_data_tcdm_req_9_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:80:7, :165:11, :176:11
  assign io_data_tcdm_req_10_bits_write = 1'h1;	// src/main/scala/snax/streamer/Streamer.scala:80:7, :176:11
  assign io_data_tcdm_req_10_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:80:7, :165:11, :176:11
  assign io_data_tcdm_req_11_bits_write = 1'h1;	// src/main/scala/snax/streamer/Streamer.scala:80:7, :176:11
  assign io_data_tcdm_req_11_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:80:7, :165:11, :176:11
  assign io_data_tcdm_req_12_bits_write = 1'h1;	// src/main/scala/snax/streamer/Streamer.scala:80:7, :176:11
  assign io_data_tcdm_req_12_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:80:7, :165:11, :176:11
  assign io_data_tcdm_req_13_bits_write = 1'h1;	// src/main/scala/snax/streamer/Streamer.scala:80:7, :176:11
  assign io_data_tcdm_req_13_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:80:7, :165:11, :176:11
  assign io_data_tcdm_req_14_bits_write = 1'h1;	// src/main/scala/snax/streamer/Streamer.scala:80:7, :176:11
  assign io_data_tcdm_req_14_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:80:7, :165:11, :176:11
  assign io_data_tcdm_req_15_bits_write = 1'h1;	// src/main/scala/snax/streamer/Streamer.scala:80:7, :176:11
  assign io_data_tcdm_req_15_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:80:7, :165:11, :176:11
  assign io_data_tcdm_req_16_bits_write = 1'h1;	// src/main/scala/snax/streamer/Streamer.scala:80:7, :176:11
  assign io_data_tcdm_req_16_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:80:7, :165:11, :176:11
  assign io_data_tcdm_req_17_bits_write = 1'h1;	// src/main/scala/snax/streamer/Streamer.scala:80:7, :176:11
  assign io_data_tcdm_req_17_bits_strb = 8'hFF;	// src/main/scala/snax/streamer/Streamer.scala:80:7, :165:11, :176:11
endmodule

