{"result": {"query": ":facetid:toc:\"db/conf/fpga/fpga2000.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "174.53"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "41", "@dc": "41", "@oc": "41", "@id": "40547731", "text": ":facetid:toc:db/conf/fpga/fpga2000.bht"}}, "hits": {"@total": "41", "@computed": "41", "@sent": "41", "@first": "0", "hit": [{"@score": "1", "@id": "6069655", "info": {"authors": {"author": [{"@pid": "21/3875", "text": "Elias Ahmed"}, {"@pid": "r/JonathanRose", "text": "Jonathan Rose"}]}, "title": "The effect of LUT and cluster size on deep-submicron FPGA performance and density.", "venue": "FPGA", "pages": "3-12", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/AhmedR00", "doi": "10.1145/329166.329171", "ee": "https://doi.org/10.1145/329166.329171", "url": "https://dblp.org/rec/conf/fpga/AhmedR00"}, "url": "URL#6069655"}, {"@score": "1", "@id": "6069656", "info": {"authors": {"author": [{"@pid": "84/6337", "text": "Cesare Alippi"}, {"@pid": "16/4949", "text": "William Fornaciari"}, {"@pid": "p/LauraPozzi", "text": "Laura Pozzi"}, {"@pid": "06/1101", "text": "Mariagiovanna Sami"}]}, "title": "Determining the optimum extended instruction-set architecture for application specific reconfigurable VLIW CPUs (poster abstract).", "venue": "FPGA", "pages": "218", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/AlippiFPS00", "doi": "10.1145/329166.329214", "ee": "https://doi.org/10.1145/329166.329214", "url": "https://dblp.org/rec/conf/fpga/AlippiFPS00"}, "url": "URL#6069656"}, {"@score": "1", "@id": "6069657", "info": {"authors": {"author": [{"@pid": "82/2089", "text": "V. S. Balakrishnan"}, {"@pid": "80/292", "text": "Hardy J. Pottinger"}, {"@pid": "40/2827", "text": "Fikret Er\u00e7al"}, {"@pid": "00/6948", "text": "Mukesh Agarwal"}]}, "title": "Design and implementation of an FPGA based processor for compressed images (poster abstract).", "venue": "FPGA", "pages": "218", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/BalakrishnanPEA00", "doi": "10.1145/329166.329213", "ee": "https://doi.org/10.1145/329166.329213", "url": "https://dblp.org/rec/conf/fpga/BalakrishnanPEA00"}, "url": "URL#6069657"}, {"@score": "1", "@id": "6069658", "info": {"authors": {"author": [{"@pid": "76/1530", "text": "Vaughn Betz"}, {"@pid": "r/JonathanRose", "text": "Jonathan Rose"}]}, "title": "Automatic generation of FPGA routing architectures from high-level descriptions.", "venue": "FPGA", "pages": "175-184", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/BetzR00", "doi": "10.1145/329166.329203", "ee": "https://doi.org/10.1145/329166.329203", "url": "https://dblp.org/rec/conf/fpga/BetzR00"}, "url": "URL#6069658"}, {"@score": "1", "@id": "6069659", "info": {"authors": {"author": [{"@pid": "80/1661", "text": "Ian Brynjolfson"}, {"@pid": "75/1586", "text": "Zeljko Zilic"}]}, "title": "FPGA clock management for low power applications (poster abstract).", "venue": "FPGA", "pages": "219", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/BrynjolfsonZ00", "doi": "10.1145/329166.329216", "ee": "https://doi.org/10.1145/329166.329216", "url": "https://dblp.org/rec/conf/fpga/BrynjolfsonZ00"}, "url": "URL#6069659"}, {"@score": "1", "@id": "6069660", "info": {"authors": {"author": [{"@pid": "36/2354", "text": "Pak K. Chan"}, {"@pid": "s/MartineDFSchlag", "text": "Martine D. F. Schlag"}]}, "title": "New parallelization and convergence results for NC: a negotiation-based FPGA router.", "venue": "FPGA", "pages": "165-174", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ChanS00", "doi": "10.1145/329166.329201", "ee": "https://doi.org/10.1145/329166.329201", "url": "https://dblp.org/rec/conf/fpga/ChanS00"}, "url": "URL#6069660"}, {"@score": "1", "@id": "6069661", "info": {"authors": {"author": [{"@pid": "c/JasonCong", "text": "Jason Cong"}, {"@pid": "33/5763-1", "text": "Hui Huang 0001"}, {"@pid": "78/713-5", "text": "Xin Yuan 0005"}]}, "title": "Technology mapping for k/m-macrocell based FPGAs.", "venue": "FPGA", "pages": "51-59", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/CongHY00", "doi": "10.1145/329166.329179", "ee": "https://doi.org/10.1145/329166.329179", "url": "https://dblp.org/rec/conf/fpga/CongHY00"}, "url": "URL#6069661"}, {"@score": "1", "@id": "6069662", "info": {"authors": {"author": [{"@pid": "c/JasonCong", "text": "Jason Cong"}, {"@pid": "24/2271", "text": "Kenneth Yan"}]}, "title": "Synthesis for FPGAs with embedded memory blocks.", "venue": "FPGA", "pages": "75-82", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/CongY00", "doi": "10.1145/329166.329183", "ee": "https://doi.org/10.1145/329166.329183", "url": "https://dblp.org/rec/conf/fpga/CongY00"}, "url": "URL#6069662"}, {"@score": "1", "@id": "6069663", "info": {"authors": {"author": [{"@pid": "46/547", "text": "Adam J. Elbirt"}, {"@pid": "p/ChristofPaar", "text": "Christof Paar"}]}, "title": "An FPGA implementation and performance evaluation of the Serpent block cipher.", "venue": "FPGA", "pages": "33-40", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ElbirtP00", "doi": "10.1145/329166.329176", "ee": "https://doi.org/10.1145/329166.329176", "url": "https://dblp.org/rec/conf/fpga/ElbirtP00"}, "url": "URL#6069663"}, {"@score": "1", "@id": "6069664", "info": {"authors": {"author": [{"@pid": "16/4949", "text": "William Fornaciari"}, {"@pid": "62/577", "text": "Vincenzo Piuri"}, {"@pid": "15/2620", "text": "Luigi Ripamonti"}]}, "title": "Virtualization of FPGA via segmentation (poster abstract).", "venue": "FPGA", "pages": "222", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/FornaciariPR00", "doi": "10.1145/329166.329226", "ee": "https://doi.org/10.1145/329166.329226", "url": "https://dblp.org/rec/conf/fpga/FornaciariPR00"}, "url": "URL#6069664"}, {"@score": "1", "@id": "6069665", "info": {"authors": {"author": [{"@pid": "99/289", "text": "Andr\u00e9s D. Garc\u00eda"}, {"@pid": "52/4689", "text": "Jean-Luc Danger"}, {"@pid": "b/WaynePBurleson", "text": "Wayne P. Burleson"}]}, "title": "Low power digital design in FPGAs (poster abstract): a study of pipeline architectures implemented in a FPGA using a low supply voltage to reduce power consumption.", "venue": "FPGA", "pages": "220", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/GarciaDB00", "doi": "10.1145/329166.329220", "ee": "https://doi.org/10.1145/329166.329220", "url": "https://dblp.org/rec/conf/fpga/GarciaDB00"}, "url": "URL#6069665"}, {"@score": "1", "@id": "6069666", "info": {"authors": {"author": [{"@pid": "h/RWHartenstein", "text": "Reiner W. Hartenstein"}, {"@pid": "11/284", "text": "Michael Herz"}, {"@pid": "93/9155", "text": "Thomas Hoffmann 0001"}, {"@pid": "75/1465", "text": "Ulrich Nageldinger"}]}, "title": "Synthesis and domain-specific optimization of KressArray-based reconfigurable computing engines (poster abstract).", "venue": "FPGA", "pages": "222", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HartensteinHHN00", "doi": "10.1145/329166.329224", "ee": "https://doi.org/10.1145/329166.329224", "url": "https://dblp.org/rec/conf/fpga/HartensteinHHN00"}, "url": "URL#6069666"}, {"@score": "1", "@id": "6069667", "info": {"authors": {"author": [{"@pid": "71/1152", "text": "Frank Heile"}, {"@pid": "89/1674", "text": "Andrew Leaver"}, {"@pid": "79/5841", "text": "Kerry Veenstra"}]}, "title": "Programmable memory blocks supporting content-addressable memory.", "venue": "FPGA", "pages": "13-21", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/HeileLV00", "doi": "10.1145/329166.329173", "ee": "https://doi.org/10.1145/329166.329173", "url": "https://dblp.org/rec/conf/fpga/HeileLV00"}, "url": "URL#6069667"}, {"@score": "1", "@id": "6069668", "info": {"authors": {"author": {"@pid": "18/1956", "text": "Lorenz Huelsbergen"}}, "title": "A representation for dynamic graphs in reconfigurable hardware and its application to fundamental graph algorithms.", "venue": "FPGA", "pages": "105-115", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Huelsbergen00", "doi": "10.1145/329166.329190", "ee": "https://doi.org/10.1145/329166.329190", "url": "https://dblp.org/rec/conf/fpga/Huelsbergen00"}, "url": "URL#6069668"}, {"@score": "1", "@id": "6069669", "info": {"authors": {"author": [{"@pid": "11/2973", "text": "Piyush Jamkhandi"}, {"@pid": "m/AmarMukherjee", "text": "Amar Mukherjee"}, {"@pid": "27/6354", "text": "Kunal Mukherjee"}, {"@pid": "74/880", "text": "Robert Franceschini"}]}, "title": "Novel hardware-software architecture for the recursive merge filtering algorithm (poster abstract).", "venue": "FPGA", "pages": "220", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/JamkhandiMMF00", "doi": "10.1145/329166.329218", "ee": "https://doi.org/10.1145/329166.329218", "url": "https://dblp.org/rec/conf/fpga/JamkhandiMMF00"}, "url": "URL#6069669"}, {"@score": "1", "@id": "6069670", "info": {"authors": {"author": [{"@pid": "27/4406", "text": "Alireza Kaviani"}, {"@pid": "b/StephenDeanBrown", "text": "Stephen Dean Brown"}]}, "title": "Technology mapping issues for an FPGA with lookup tables and PLA-like blocks.", "venue": "FPGA", "pages": "60-66", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KavianiB00", "doi": "10.1145/329166.329180", "ee": "https://doi.org/10.1145/329166.329180", "url": "https://dblp.org/rec/conf/fpga/KavianiB00"}, "url": "URL#6069670"}, {"@score": "1", "@id": "6069671", "info": {"authors": {"author": [{"@pid": "45/6619", "text": "Hea Joung Kim"}, {"@pid": "90/2954", "text": "William H. Mangione-Smith"}]}, "title": "Factoring large numbers with programmable hardware.", "venue": "FPGA", "pages": "41-48", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KimM00", "doi": "10.1145/329166.329177", "ee": "https://doi.org/10.1145/329166.329177", "url": "https://dblp.org/rec/conf/fpga/KimM00"}, "url": "URL#6069671"}, {"@score": "1", "@id": "6069672", "info": {"authors": {"author": [{"@pid": "54/1079", "text": "Huesung Kim"}, {"@pid": "s/ArunKSomani", "text": "Arun K. Somani"}, {"@pid": "32/1851", "text": "Akhilesh Tyagi"}]}, "title": "A reconfigurable multi-function computing cache architecture.", "venue": "FPGA", "pages": "85-94", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KimST00", "doi": "10.1145/329166.329185", "ee": "https://doi.org/10.1145/329166.329185", "url": "https://dblp.org/rec/conf/fpga/KimST00"}, "url": "URL#6069672"}, {"@score": "1", "@id": "6069673", "info": {"authors": {"author": [{"@pid": "64/2898", "text": "S. Kumar"}, {"@pid": "68/3288", "text": "Luiz Pires"}, {"@pid": "66/1821", "text": "Subburajan Ponnuswamy"}, {"@pid": "60/3752", "text": "C. Nanavati"}, {"@pid": "84/6228", "text": "J. Golusky"}, {"@pid": "69/788", "text": "M. Vojta"}, {"@pid": "63/6841", "text": "S. Wadi"}, {"@pid": "76/6559", "text": "D. Pandalai"}, {"@pid": "98/6563", "text": "Henk A. E. Spaanenburg"}]}, "title": "A benchmark suite for evaluating configurable computing systems--status, reflections, and future directions.", "venue": "FPGA", "pages": "126-134", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/KumarPPNGVWPS00", "doi": "10.1145/329166.329193", "ee": "https://doi.org/10.1145/329166.329193", "url": "https://dblp.org/rec/conf/fpga/KumarPPNGVWPS00"}, "url": "URL#6069673"}, {"@score": "1", "@id": "6069674", "info": {"authors": {"author": [{"@pid": "16/1774", "text": "Vijay Lakamraju"}, {"@pid": "23/2353", "text": "Russell Tessier"}]}, "title": "Tolerating operational faults in cluster-based FPGAs.", "venue": "FPGA", "pages": "187-194", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LakamrajuT00", "doi": "10.1145/329166.329205", "ee": "https://doi.org/10.1145/329166.329205", "url": "https://dblp.org/rec/conf/fpga/LakamrajuT00"}, "url": "URL#6069674"}, {"@score": "1", "@id": "6069675", "info": {"authors": {"author": [{"@pid": "75/702", "text": "Hyuk-Jun Lee"}, {"@pid": "f/MichaelJFlynn", "text": "Michael J. Flynn"}]}, "title": "Coarse-grained carry architecture for FPGA (poster abstract).", "venue": "FPGA", "pages": "217", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LeeF00", "doi": "10.1145/329166.329211", "ee": "https://doi.org/10.1145/329166.329211", "url": "https://dblp.org/rec/conf/fpga/LeeF00"}, "url": "URL#6069675"}, {"@score": "1", "@id": "6069676", "info": {"authors": {"author": [{"@pid": "93/6343", "text": "Guy G. Lemieux"}, {"@pid": "39/3656", "text": "Paul Leventis"}, {"@pid": "57/1113", "text": "David M. Lewis"}]}, "title": "Generating highly-routable sparse crossbars for PLDs.", "venue": "FPGA", "pages": "155-164", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LemieuxLL00", "doi": "10.1145/329166.329199", "ee": "https://doi.org/10.1145/329166.329199", "url": "https://dblp.org/rec/conf/fpga/LemieuxLL00"}, "url": "URL#6069676"}, {"@score": "1", "@id": "6069677", "info": {"authors": {"author": [{"@pid": "73/4455", "text": "Yu-Chung Lin"}, {"@pid": "79/2517", "text": "Su-Feng Tseng"}, {"@pid": "24/171", "text": "Tsai-Ming Hsieh"}]}, "title": "Cost minimization of partitioned circuits with complex resource constraints in FPGAs (poster abstract).", "venue": "FPGA", "pages": "217", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LinTH00", "doi": "10.1145/329166.329212", "ee": "https://doi.org/10.1145/329166.329212", "url": "https://dblp.org/rec/conf/fpga/LinTH00"}, "url": "URL#6069677"}, {"@score": "1", "@id": "6069678", "info": {"authors": {"author": [{"@pid": "31/1714", "text": "John W. Lockwood"}, {"@pid": "t/JonathanSTurner", "text": "Jonathan S. Turner"}, {"@pid": "59/6398", "text": "David E. Taylor"}]}, "title": "Field programmable port extender (FPX) for distributed routing and queuing.", "venue": "FPGA", "pages": "137-144", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/LockwoodTT00", "doi": "10.1145/329166.329196", "ee": "https://doi.org/10.1145/329166.329196", "url": "https://dblp.org/rec/conf/fpga/LockwoodTT00"}, "url": "URL#6069678"}, {"@score": "1", "@id": "6069679", "info": {"authors": {"author": [{"@pid": "66/3420", "text": "Alexander Marquardt"}, {"@pid": "76/1530", "text": "Vaughn Betz"}, {"@pid": "r/JonathanRose", "text": "Jonathan Rose"}]}, "title": "Timing-driven placement for FPGAs.", "venue": "FPGA", "pages": "203-213", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/MarquardtBR00", "doi": "10.1145/329166.329208", "ee": "https://doi.org/10.1145/329166.329208", "url": "https://dblp.org/rec/conf/fpga/MarquardtBR00"}, "url": "URL#6069679"}, {"@score": "1", "@id": "6069680", "info": {"authors": {"author": [{"@pid": "72/5189", "text": "Rob McCready"}, {"@pid": "r/JonathanRose", "text": "Jonathan Rose"}]}, "title": "Real-time, frame-rate face detection on a configurable hardware system (poster abstract).", "venue": "FPGA", "pages": "221", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/McCreadyR00", "doi": "10.1145/329166.329221", "ee": "https://doi.org/10.1145/329166.329221", "url": "https://dblp.org/rec/conf/fpga/McCreadyR00"}, "url": "URL#6069680"}, {"@score": "1", "@id": "6069681", "info": {"authors": {"author": [{"@pid": "84/871", "text": "F. S. Ogrenci"}, {"@pid": "k/AggelosKAggelos", "text": "Aggelos K. Katsaggelos"}, {"@pid": "s/MajidSarrafzadeh", "text": "Majid Sarrafzadeh"}]}, "title": "FPGA implementation and analysis of image restoration.", "venue": "FPGA", "pages": "219", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/OgrenciKS00", "doi": "10.1145/329166.329217", "ee": "https://doi.org/10.1145/329166.329217", "url": "https://dblp.org/rec/conf/fpga/OgrenciKS00"}, "url": "URL#6069681"}, {"@score": "1", "@id": "6069682", "info": {"authors": {"author": [{"@pid": "03/4345", "text": "Abdelkrim Kamel Oudjida"}, {"@pid": "49/6371", "text": "Sabrina Titri"}, {"@pid": "70/2182", "text": "Mustapha Hamerlain"}]}, "title": "Synthesizing full-systolic arrays for matrix product on Xilinx&apos;s XC4000(E, EX) FPGAs (poster abstract).", "venue": "FPGA", "pages": "222", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/OudjidaTH00", "doi": "10.1145/329166.329225", "ee": "https://doi.org/10.1145/329166.329225", "url": "https://dblp.org/rec/conf/fpga/OudjidaTH00"}, "url": "URL#6069682"}, {"@score": "1", "@id": "6069683", "info": {"authors": {"author": [{"@pid": "92/2041", "text": "Eric K. Pauer"}, {"@pid": "27/2495", "text": "Paul D. Fiore"}, {"@pid": "91/4205", "text": "John M. Smith"}, {"@pid": "50/6694", "text": "Cory S. Myers"}]}, "title": "Algorithm analysis and mapping environment for adaptive computing systems (poster abstract).", "venue": "FPGA", "pages": "217", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/PauerFSM00", "doi": "10.1145/329166.329209", "ee": "https://doi.org/10.1145/329166.329209", "url": "https://dblp.org/rec/conf/fpga/PauerFSM00"}, "url": "URL#6069683"}, {"@score": "1", "@id": "6069684", "info": {"authors": {"author": [{"@pid": "s/HermanSchmit", "text": "Herman Schmit"}, {"@pid": "43/440", "text": "Ray Andraka"}, {"@pid": "27/4938", "text": "Philip Friedin"}, {"@pid": "31/353", "text": "Satnam Singh"}, {"@pid": "80/5543", "text": "Tim Southgate"}]}, "title": "The John Henry Syndrome (panel session)(abstract only): humans vs. machines as FPGA designers.", "venue": "FPGA", "pages": "101", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SchmitAFSS00", "doi": "10.1145/329166.329188", "ee": "https://doi.org/10.1145/329166.329188", "url": "https://dblp.org/rec/conf/fpga/SchmitAFSS00"}, "url": "URL#6069684"}, {"@score": "1", "@id": "6069685", "info": {"authors": {"author": [{"@pid": "s/HermanSchmit", "text": "Herman Schmit"}, {"@pid": "80/375", "text": "David Whelihan"}, {"@pid": "57/284", "text": "Peter Kamarchik"}, {"@pid": "83/1556", "text": "Frank Gennari"}]}, "title": "Scalable interconnect and power distribution for island-style FPGAs (poster abstract).", "venue": "FPGA", "pages": "221", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SchmitWKG00", "doi": "10.1145/329166.329223", "ee": "https://doi.org/10.1145/329166.329223", "url": "https://dblp.org/rec/conf/fpga/SchmitWKG00"}, "url": "URL#6069685"}, {"@score": "1", "@id": "6069686", "info": {"authors": {"author": [{"@pid": "39/2524", "text": "Barry Shackleford"}, {"@pid": "21/3592", "text": "Etsuko Okushi"}, {"@pid": "18/2634", "text": "Mitsuhiro Yasuda"}, {"@pid": "79/2746", "text": "Hisao Koizumi"}, {"@pid": "20/6312", "text": "Katsuhiko Seo"}, {"@pid": "82/5902", "text": "Takashi Iwamoto"}, {"@pid": "43/4149", "text": "Hiroto Yasuura"}]}, "title": "An FPGA-based genetic algorithm machine (poster abstract).", "venue": "FPGA", "pages": "218", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ShacklefordOYKSIY00", "doi": "10.1145/329166.329215", "ee": "https://doi.org/10.1145/329166.329215", "url": "https://dblp.org/rec/conf/fpga/ShacklefordOYKSIY00"}, "url": "URL#6069686"}, {"@score": "1", "@id": "6069687", "info": {"authors": {"author": [{"@pid": "18/1885", "text": "Ali M. Shankiti"}, {"@pid": "l/MiriamLeeser", "text": "Miriam Leeser"}]}, "title": "Implementing a RAKE receiver for wireless communications on an FPGA-based computer system.", "venue": "FPGA", "pages": "145-151", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/ShankitiL00", "doi": "10.1145/329166.329198", "ee": "https://doi.org/10.1145/329166.329198", "url": "https://dblp.org/rec/conf/fpga/ShankitiL00"}, "url": "URL#6069687"}, {"@score": "1", "@id": "6069688", "info": {"authors": {"author": [{"@pid": "39/4980-1", "text": "Amit Singh 0001"}, {"@pid": "05/5802", "text": "Luca Macchiarulo"}, {"@pid": "93/5356-1", "text": "Arindam Mukherjee 0001"}, {"@pid": "05/1100", "text": "Malgorzata Marek-Sadowska"}]}, "title": "A novel high throughput reconfigurable FPGA architecture.", "venue": "FPGA", "pages": "22-29", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SinghMMM00", "doi": "10.1145/329166.329174", "ee": "https://doi.org/10.1145/329166.329174", "url": "https://dblp.org/rec/conf/fpga/SinghMMM00"}, "url": "URL#6069688"}, {"@score": "1", "@id": "6069689", "info": {"authors": {"author": [{"@pid": "49/5923", "text": "G\u00e1bor Szed\u00f6"}, {"@pid": "48/2825", "text": "Sandeep Neema"}, {"@pid": "25/4854", "text": "Jason Scott"}, {"@pid": "09/5995", "text": "Ted Bapty"}]}, "title": "Reconfigurable target recognition system (poster abstract).", "venue": "FPGA", "pages": "221", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/SzedoNSB00", "doi": "10.1145/329166.329222", "ee": "https://doi.org/10.1145/329166.329222", "url": "https://dblp.org/rec/conf/fpga/SzedoNSB00"}, "url": "URL#6069689"}, {"@score": "1", "@id": "6069690", "info": {"authors": {"author": [{"@pid": "58/6380", "text": "Karlheinz Wei\u00df"}, {"@pid": "08/5170", "text": "Carsten Oetker"}, {"@pid": "38/5786", "text": "Igor Katchan"}, {"@pid": "26/4935", "text": "Thorsten Steckstor"}, {"@pid": "r/WRosenstiel", "text": "Wolfgang Rosenstiel"}]}, "title": "Power estimation approach for SRAM-based FPGAs.", "venue": "FPGA", "pages": "195-202", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WeissOKSR00", "doi": "10.1145/329166.329207", "ee": "https://doi.org/10.1145/329166.329207", "url": "https://dblp.org/rec/conf/fpga/WeissOKSR00"}, "url": "URL#6069690"}, {"@score": "1", "@id": "6069691", "info": {"authors": {"author": {"@pid": "w/StevenJEWilton", "text": "Steven J. E. Wilton"}}, "title": "Heterogeneous technology mapping for FPGAs with dual-port embedded memory arrays.", "venue": "FPGA", "pages": "67-74", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/Wilton00", "doi": "10.1145/329166.329182", "ee": "https://doi.org/10.1145/329166.329182", "url": "https://dblp.org/rec/conf/fpga/Wilton00"}, "url": "URL#6069691"}, {"@score": "1", "@id": "6069692", "info": {"authors": {"author": [{"@pid": "52/827", "text": "Michael J. Wirthlin"}, {"@pid": "46/1921", "text": "Paul S. Graham"}]}, "title": "Improving the performance and efficiency of an adaptive amplification operation using configurable hardware (poster abstract).", "venue": "FPGA", "pages": "219", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/WirthlinG00", "doi": "10.1145/329166.329219", "ee": "https://doi.org/10.1145/329166.329219", "url": "https://dblp.org/rec/conf/fpga/WirthlinG00"}, "url": "URL#6069692"}, {"@score": "1", "@id": "6069693", "info": {"authors": {"author": [{"@pid": "72/4843", "text": "Moritoshi Yasunaga"}, {"@pid": "31/1283", "text": "Jung Hwan Kim"}, {"@pid": "78/254", "text": "Ikuo Yoshihara"}]}, "title": "The application of genetic algorithms to the design of reconfigurable reasoning VLSI chips.", "venue": "FPGA", "pages": "116-125", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/YasunagaKY00", "doi": "10.1145/329166.329191", "ee": "https://doi.org/10.1145/329166.329191", "url": "https://dblp.org/rec/conf/fpga/YasunagaKY00"}, "url": "URL#6069693"}, {"@score": "1", "@id": "6069694", "info": {"authors": {"author": [{"@pid": "89/6304", "text": "Zhi Alex Ye"}, {"@pid": "27/2065", "text": "U. Nagaraj Shenoy"}, {"@pid": "b/PrithvirajBanerjee", "text": "Prithviraj Banerjee"}]}, "title": "A C compiler for a processor with a reconfigurable functional unit.", "venue": "FPGA", "pages": "95-100", "year": "2000", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/fpga/YeSB00", "doi": "10.1145/329166.329187", "ee": "https://doi.org/10.1145/329166.329187", "url": "https://dblp.org/rec/conf/fpga/YeSB00"}, "url": "URL#6069694"}, {"@score": "1", "@id": "6099567", "info": {"authors": {"author": [{"@pid": "98/1488", "text": "Steve Trimberger"}, {"@pid": "h/ScottHauck", "text": "Scott Hauck"}]}, "title": "Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays, FPGA 2000, Monterey, CA, USA, February 10-11, 2000", "venue": "FPGA", "publisher": "ACM", "year": "2000", "type": "Editorship", "key": "conf/fpga/2000", "doi": "10.1145/329166", "ee": "https://doi.org/10.1145/329166", "url": "https://dblp.org/rec/conf/fpga/2000"}, "url": "URL#6099567"}]}}}