<profile>

<section name = "Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_84_4'" level="0">
<item name = "Date">Mon Aug 12 18:54:36 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">gramSchmidt</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.356 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">333, 333, 1.665 us, 1.665 us, 333, 333, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_84_4">331, 331, 22, 10, 1, 32, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 19, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 140, -</column>
<column name="Register">-, -, 172, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln84_fu_142_p2">+, 0, 0, 12, 11, 6</column>
<column name="or_ln85_fu_115_p2">or, 0, 0, 5, 5, 5</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">59, 11, 1, 11</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i">9, 2, 11, 22</column>
<column name="ap_sig_allocacmp_nrm_load">9, 2, 32, 64</column>
<column name="i_1_fu_52">9, 2, 11, 22</column>
<column name="nrm_fu_48">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="a_load_reg_199">32, 0, 32, 0</column>
<column name="ap_CS_fsm">10, 0, 10, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="i_1_fu_52">11, 0, 11, 0</column>
<column name="i_reg_179">11, 0, 11, 0</column>
<column name="mul_reg_205">32, 0, 32, 0</column>
<column name="nrm_1_reg_215">32, 0, 32, 0</column>
<column name="nrm_fu_48">32, 0, 32, 0</column>
<column name="or_ln85_reg_189">5, 0, 5, 0</column>
<column name="tmp_reg_185">1, 0, 1, 0</column>
<column name="tmp_reg_185_pp0_iter1_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_84_4, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_84_4, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_84_4, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_84_4, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_84_4, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_84_4, return value</column>
<column name="grp_fu_182_p_din0">out, 32, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_84_4, return value</column>
<column name="grp_fu_182_p_din1">out, 32, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_84_4, return value</column>
<column name="grp_fu_182_p_opcode">out, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_84_4, return value</column>
<column name="grp_fu_182_p_dout0">in, 32, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_84_4, return value</column>
<column name="grp_fu_182_p_ce">out, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_84_4, return value</column>
<column name="grp_fu_189_p_din0">out, 32, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_84_4, return value</column>
<column name="grp_fu_189_p_din1">out, 32, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_84_4, return value</column>
<column name="grp_fu_189_p_dout0">in, 32, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_84_4, return value</column>
<column name="grp_fu_189_p_ce">out, 1, ap_ctrl_hs, main_Pipeline_VITIS_LOOP_84_4, return value</column>
<column name="zext_ln90_4">in, 5, ap_none, zext_ln90_4, scalar</column>
<column name="a_address0">out, 10, ap_memory, a, array</column>
<column name="a_ce0">out, 1, ap_memory, a, array</column>
<column name="a_q0">in, 32, ap_memory, a, array</column>
<column name="nrm_out">out, 32, ap_vld, nrm_out, pointer</column>
<column name="nrm_out_ap_vld">out, 1, ap_vld, nrm_out, pointer</column>
</table>
</item>
</section>
</profile>
