#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* P23 */
#define P23__0__DR CYREG_GPIO_PRT2_DR
#define P23__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define P23__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define P23__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define P23__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define P23__0__HSIOM_MASK 0x0000F000u
#define P23__0__HSIOM_SHIFT 12u
#define P23__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define P23__0__INTR CYREG_GPIO_PRT2_INTR
#define P23__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define P23__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define P23__0__MASK 0x08u
#define P23__0__PC CYREG_GPIO_PRT2_PC
#define P23__0__PC2 CYREG_GPIO_PRT2_PC2
#define P23__0__PORT 2u
#define P23__0__PS CYREG_GPIO_PRT2_PS
#define P23__0__SHIFT 3u
#define P23__DR CYREG_GPIO_PRT2_DR
#define P23__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define P23__DR_INV CYREG_GPIO_PRT2_DR_INV
#define P23__DR_SET CYREG_GPIO_PRT2_DR_SET
#define P23__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define P23__INTR CYREG_GPIO_PRT2_INTR
#define P23__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define P23__INTSTAT CYREG_GPIO_PRT2_INTR
#define P23__MASK 0x08u
#define P23__PC CYREG_GPIO_PRT2_PC
#define P23__PC2 CYREG_GPIO_PRT2_PC2
#define P23__PORT 2u
#define P23__PS CYREG_GPIO_PRT2_PS
#define P23__SHIFT 3u

/* P25 */
#define P25__0__DR CYREG_GPIO_PRT2_DR
#define P25__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define P25__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define P25__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define P25__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define P25__0__HSIOM_MASK 0x00F00000u
#define P25__0__HSIOM_SHIFT 20u
#define P25__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define P25__0__INTR CYREG_GPIO_PRT2_INTR
#define P25__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define P25__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define P25__0__MASK 0x20u
#define P25__0__PC CYREG_GPIO_PRT2_PC
#define P25__0__PC2 CYREG_GPIO_PRT2_PC2
#define P25__0__PORT 2u
#define P25__0__PS CYREG_GPIO_PRT2_PS
#define P25__0__SHIFT 5u
#define P25__DR CYREG_GPIO_PRT2_DR
#define P25__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define P25__DR_INV CYREG_GPIO_PRT2_DR_INV
#define P25__DR_SET CYREG_GPIO_PRT2_DR_SET
#define P25__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define P25__INTR CYREG_GPIO_PRT2_INTR
#define P25__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define P25__INTSTAT CYREG_GPIO_PRT2_INTR
#define P25__MASK 0x20u
#define P25__PC CYREG_GPIO_PRT2_PC
#define P25__PC2 CYREG_GPIO_PRT2_PC2
#define P25__PORT 2u
#define P25__PS CYREG_GPIO_PRT2_PS
#define P25__SHIFT 5u

/* P26 */
#define P26__0__DR CYREG_GPIO_PRT2_DR
#define P26__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define P26__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define P26__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define P26__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define P26__0__HSIOM_MASK 0x0F000000u
#define P26__0__HSIOM_SHIFT 24u
#define P26__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define P26__0__INTR CYREG_GPIO_PRT2_INTR
#define P26__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define P26__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define P26__0__MASK 0x40u
#define P26__0__PC CYREG_GPIO_PRT2_PC
#define P26__0__PC2 CYREG_GPIO_PRT2_PC2
#define P26__0__PORT 2u
#define P26__0__PS CYREG_GPIO_PRT2_PS
#define P26__0__SHIFT 6u
#define P26__DR CYREG_GPIO_PRT2_DR
#define P26__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define P26__DR_INV CYREG_GPIO_PRT2_DR_INV
#define P26__DR_SET CYREG_GPIO_PRT2_DR_SET
#define P26__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define P26__INTR CYREG_GPIO_PRT2_INTR
#define P26__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define P26__INTSTAT CYREG_GPIO_PRT2_INTR
#define P26__MASK 0x40u
#define P26__PC CYREG_GPIO_PRT2_PC
#define P26__PC2 CYREG_GPIO_PRT2_PC2
#define P26__PORT 2u
#define P26__PS CYREG_GPIO_PRT2_PS
#define P26__SHIFT 6u

/* P27 */
#define P27__0__DR CYREG_GPIO_PRT2_DR
#define P27__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define P27__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define P27__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define P27__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define P27__0__HSIOM_MASK 0xF0000000u
#define P27__0__HSIOM_SHIFT 28u
#define P27__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define P27__0__INTR CYREG_GPIO_PRT2_INTR
#define P27__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define P27__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define P27__0__MASK 0x80u
#define P27__0__PC CYREG_GPIO_PRT2_PC
#define P27__0__PC2 CYREG_GPIO_PRT2_PC2
#define P27__0__PORT 2u
#define P27__0__PS CYREG_GPIO_PRT2_PS
#define P27__0__SHIFT 7u
#define P27__DR CYREG_GPIO_PRT2_DR
#define P27__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define P27__DR_INV CYREG_GPIO_PRT2_DR_INV
#define P27__DR_SET CYREG_GPIO_PRT2_DR_SET
#define P27__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define P27__INTR CYREG_GPIO_PRT2_INTR
#define P27__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define P27__INTSTAT CYREG_GPIO_PRT2_INTR
#define P27__MASK 0x80u
#define P27__PC CYREG_GPIO_PRT2_PC
#define P27__PC2 CYREG_GPIO_PRT2_PC2
#define P27__PORT 2u
#define P27__PS CYREG_GPIO_PRT2_PS
#define P27__SHIFT 7u

/* PWM_cy_m0s8_tcpwm_1 */
#define PWM_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT0_CC
#define PWM_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT0_CC_BUFF
#define PWM_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT0_COUNTER
#define PWM_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT0_CTRL
#define PWM_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT0_INTR
#define PWM_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT0_INTR_MASK
#define PWM_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT0_INTR_MASKED
#define PWM_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT0_INTR_SET
#define PWM_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT0_PERIOD
#define PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT0_PERIOD_BUFF
#define PWM_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT0_STATUS
#define PWM_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0u
#define PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8u
#define PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24u
#define PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16u
#define PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0u
#define PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0u
#define PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define PWM_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT0_TR_CTRL0
#define PWM_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT0_TR_CTRL1
#define PWM_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT0_TR_CTRL2

/* LED9 */
#define LED9__0__DR CYREG_GPIO_PRT3_DR
#define LED9__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define LED9__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define LED9__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define LED9__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define LED9__0__HSIOM_MASK 0x000F0000u
#define LED9__0__HSIOM_SHIFT 16u
#define LED9__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define LED9__0__INTR CYREG_GPIO_PRT3_INTR
#define LED9__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define LED9__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define LED9__0__MASK 0x10u
#define LED9__0__PC CYREG_GPIO_PRT3_PC
#define LED9__0__PC2 CYREG_GPIO_PRT3_PC2
#define LED9__0__PORT 3u
#define LED9__0__PS CYREG_GPIO_PRT3_PS
#define LED9__0__SHIFT 4u
#define LED9__DR CYREG_GPIO_PRT3_DR
#define LED9__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define LED9__DR_INV CYREG_GPIO_PRT3_DR_INV
#define LED9__DR_SET CYREG_GPIO_PRT3_DR_SET
#define LED9__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define LED9__INTR CYREG_GPIO_PRT3_INTR
#define LED9__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define LED9__INTSTAT CYREG_GPIO_PRT3_INTR
#define LED9__MASK 0x10u
#define LED9__PC CYREG_GPIO_PRT3_PC
#define LED9__PC2 CYREG_GPIO_PRT3_PC2
#define LED9__PORT 3u
#define LED9__PS CYREG_GPIO_PRT3_PS
#define LED9__SHIFT 4u

/* LED10 */
#define LED10__0__DR CYREG_GPIO_PRT3_DR
#define LED10__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define LED10__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define LED10__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define LED10__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define LED10__0__HSIOM_MASK 0x00F00000u
#define LED10__0__HSIOM_SHIFT 20u
#define LED10__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define LED10__0__INTR CYREG_GPIO_PRT3_INTR
#define LED10__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define LED10__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define LED10__0__MASK 0x20u
#define LED10__0__PC CYREG_GPIO_PRT3_PC
#define LED10__0__PC2 CYREG_GPIO_PRT3_PC2
#define LED10__0__PORT 3u
#define LED10__0__PS CYREG_GPIO_PRT3_PS
#define LED10__0__SHIFT 5u
#define LED10__DR CYREG_GPIO_PRT3_DR
#define LED10__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define LED10__DR_INV CYREG_GPIO_PRT3_DR_INV
#define LED10__DR_SET CYREG_GPIO_PRT3_DR_SET
#define LED10__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define LED10__INTR CYREG_GPIO_PRT3_INTR
#define LED10__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define LED10__INTSTAT CYREG_GPIO_PRT3_INTR
#define LED10__MASK 0x20u
#define LED10__PC CYREG_GPIO_PRT3_PC
#define LED10__PC2 CYREG_GPIO_PRT3_PC2
#define LED10__PORT 3u
#define LED10__PS CYREG_GPIO_PRT3_PS
#define LED10__SHIFT 5u

/* LED11 */
#define LED11__0__DR CYREG_GPIO_PRT3_DR
#define LED11__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define LED11__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define LED11__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define LED11__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define LED11__0__HSIOM_MASK 0x0F000000u
#define LED11__0__HSIOM_SHIFT 24u
#define LED11__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define LED11__0__INTR CYREG_GPIO_PRT3_INTR
#define LED11__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define LED11__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define LED11__0__MASK 0x40u
#define LED11__0__PC CYREG_GPIO_PRT3_PC
#define LED11__0__PC2 CYREG_GPIO_PRT3_PC2
#define LED11__0__PORT 3u
#define LED11__0__PS CYREG_GPIO_PRT3_PS
#define LED11__0__SHIFT 6u
#define LED11__DR CYREG_GPIO_PRT3_DR
#define LED11__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define LED11__DR_INV CYREG_GPIO_PRT3_DR_INV
#define LED11__DR_SET CYREG_GPIO_PRT3_DR_SET
#define LED11__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define LED11__INTR CYREG_GPIO_PRT3_INTR
#define LED11__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define LED11__INTSTAT CYREG_GPIO_PRT3_INTR
#define LED11__MASK 0x40u
#define LED11__PC CYREG_GPIO_PRT3_PC
#define LED11__PC2 CYREG_GPIO_PRT3_PC2
#define LED11__PORT 3u
#define LED11__PS CYREG_GPIO_PRT3_PS
#define LED11__SHIFT 6u

/* Clock_1 */
#define Clock_1__CTRL_REGISTER CYREG_PERI_PCLK_CTL3
#define Clock_1__DIV_ID 0x00000041u
#define Clock_1__DIV_REGISTER CYREG_PERI_DIV_16_CTL1
#define Clock_1__PA_DIV_ID 0x000000FFu

/* SmartIO_cy_m0s8_prgio */
#define SmartIO_cy_m0s8_prgio__CTL CYREG_PRGIO_PRT0_CTL
#define SmartIO_cy_m0s8_prgio__DATA CYREG_PRGIO_PRT0_DATA
#define SmartIO_cy_m0s8_prgio__DU_CTL CYREG_PRGIO_PRT0_DU_CTL
#define SmartIO_cy_m0s8_prgio__DU_SEL CYREG_PRGIO_PRT0_DU_SEL
#define SmartIO_cy_m0s8_prgio__LUT_CTL0 CYREG_PRGIO_PRT0_LUT_CTL0
#define SmartIO_cy_m0s8_prgio__LUT_CTL1 CYREG_PRGIO_PRT0_LUT_CTL1
#define SmartIO_cy_m0s8_prgio__LUT_CTL2 CYREG_PRGIO_PRT0_LUT_CTL2
#define SmartIO_cy_m0s8_prgio__LUT_CTL3 CYREG_PRGIO_PRT0_LUT_CTL3
#define SmartIO_cy_m0s8_prgio__LUT_CTL4 CYREG_PRGIO_PRT0_LUT_CTL4
#define SmartIO_cy_m0s8_prgio__LUT_CTL5 CYREG_PRGIO_PRT0_LUT_CTL5
#define SmartIO_cy_m0s8_prgio__LUT_CTL6 CYREG_PRGIO_PRT0_LUT_CTL6
#define SmartIO_cy_m0s8_prgio__LUT_CTL7 CYREG_PRGIO_PRT0_LUT_CTL7
#define SmartIO_cy_m0s8_prgio__LUT_SEL0 CYREG_PRGIO_PRT0_LUT_SEL0
#define SmartIO_cy_m0s8_prgio__LUT_SEL1 CYREG_PRGIO_PRT0_LUT_SEL1
#define SmartIO_cy_m0s8_prgio__LUT_SEL2 CYREG_PRGIO_PRT0_LUT_SEL2
#define SmartIO_cy_m0s8_prgio__LUT_SEL3 CYREG_PRGIO_PRT0_LUT_SEL3
#define SmartIO_cy_m0s8_prgio__LUT_SEL4 CYREG_PRGIO_PRT0_LUT_SEL4
#define SmartIO_cy_m0s8_prgio__LUT_SEL5 CYREG_PRGIO_PRT0_LUT_SEL5
#define SmartIO_cy_m0s8_prgio__LUT_SEL6 CYREG_PRGIO_PRT0_LUT_SEL6
#define SmartIO_cy_m0s8_prgio__LUT_SEL7 CYREG_PRGIO_PRT0_LUT_SEL7
#define SmartIO_cy_m0s8_prgio__SYNC_CTL CYREG_PRGIO_PRT0_SYNC_CTL

/* SmartIO_internalPin_o4 */
#define SmartIO_internalPin_o4__0__DR CYREG_GPIO_PRT2_DR
#define SmartIO_internalPin_o4__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SmartIO_internalPin_o4__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SmartIO_internalPin_o4__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SmartIO_internalPin_o4__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define SmartIO_internalPin_o4__0__HSIOM_MASK 0x000F0000u
#define SmartIO_internalPin_o4__0__HSIOM_SHIFT 16u
#define SmartIO_internalPin_o4__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SmartIO_internalPin_o4__0__INTR CYREG_GPIO_PRT2_INTR
#define SmartIO_internalPin_o4__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SmartIO_internalPin_o4__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define SmartIO_internalPin_o4__0__MASK 0x10u
#define SmartIO_internalPin_o4__0__PC CYREG_GPIO_PRT2_PC
#define SmartIO_internalPin_o4__0__PC2 CYREG_GPIO_PRT2_PC2
#define SmartIO_internalPin_o4__0__PORT 2u
#define SmartIO_internalPin_o4__0__PS CYREG_GPIO_PRT2_PS
#define SmartIO_internalPin_o4__0__SHIFT 4u
#define SmartIO_internalPin_o4__DR CYREG_GPIO_PRT2_DR
#define SmartIO_internalPin_o4__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SmartIO_internalPin_o4__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SmartIO_internalPin_o4__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SmartIO_internalPin_o4__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SmartIO_internalPin_o4__INTR CYREG_GPIO_PRT2_INTR
#define SmartIO_internalPin_o4__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SmartIO_internalPin_o4__INTSTAT CYREG_GPIO_PRT2_INTR
#define SmartIO_internalPin_o4__MASK 0x10u
#define SmartIO_internalPin_o4__PC CYREG_GPIO_PRT2_PC
#define SmartIO_internalPin_o4__PC2 CYREG_GPIO_PRT2_PC2
#define SmartIO_internalPin_o4__PORT 2u
#define SmartIO_internalPin_o4__PS CYREG_GPIO_PRT2_PS
#define SmartIO_internalPin_o4__SHIFT 4u

/* CapSense_CintA */
#define CapSense_CintA__0__DR CYREG_GPIO_PRT4_DR
#define CapSense_CintA__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CapSense_CintA__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CapSense_CintA__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CapSense_CintA__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define CapSense_CintA__0__HSIOM_MASK 0x00000F00u
#define CapSense_CintA__0__HSIOM_SHIFT 8u
#define CapSense_CintA__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_CintA__0__INTR CYREG_GPIO_PRT4_INTR
#define CapSense_CintA__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_CintA__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define CapSense_CintA__0__MASK 0x04u
#define CapSense_CintA__0__PC CYREG_GPIO_PRT4_PC
#define CapSense_CintA__0__PC2 CYREG_GPIO_PRT4_PC2
#define CapSense_CintA__0__PORT 4u
#define CapSense_CintA__0__PS CYREG_GPIO_PRT4_PS
#define CapSense_CintA__0__SHIFT 2u
#define CapSense_CintA__DR CYREG_GPIO_PRT4_DR
#define CapSense_CintA__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CapSense_CintA__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CapSense_CintA__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CapSense_CintA__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_CintA__INTR CYREG_GPIO_PRT4_INTR
#define CapSense_CintA__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_CintA__INTSTAT CYREG_GPIO_PRT4_INTR
#define CapSense_CintA__MASK 0x04u
#define CapSense_CintA__PC CYREG_GPIO_PRT4_PC
#define CapSense_CintA__PC2 CYREG_GPIO_PRT4_PC2
#define CapSense_CintA__PORT 4u
#define CapSense_CintA__PS CYREG_GPIO_PRT4_PS
#define CapSense_CintA__SHIFT 2u

/* CapSense_CintB */
#define CapSense_CintB__0__DR CYREG_GPIO_PRT4_DR
#define CapSense_CintB__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CapSense_CintB__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CapSense_CintB__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CapSense_CintB__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define CapSense_CintB__0__HSIOM_MASK 0x0000F000u
#define CapSense_CintB__0__HSIOM_SHIFT 12u
#define CapSense_CintB__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_CintB__0__INTR CYREG_GPIO_PRT4_INTR
#define CapSense_CintB__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_CintB__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define CapSense_CintB__0__MASK 0x08u
#define CapSense_CintB__0__PC CYREG_GPIO_PRT4_PC
#define CapSense_CintB__0__PC2 CYREG_GPIO_PRT4_PC2
#define CapSense_CintB__0__PORT 4u
#define CapSense_CintB__0__PS CYREG_GPIO_PRT4_PS
#define CapSense_CintB__0__SHIFT 3u
#define CapSense_CintB__DR CYREG_GPIO_PRT4_DR
#define CapSense_CintB__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define CapSense_CintB__DR_INV CYREG_GPIO_PRT4_DR_INV
#define CapSense_CintB__DR_SET CYREG_GPIO_PRT4_DR_SET
#define CapSense_CintB__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_CintB__INTR CYREG_GPIO_PRT4_INTR
#define CapSense_CintB__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define CapSense_CintB__INTSTAT CYREG_GPIO_PRT4_INTR
#define CapSense_CintB__MASK 0x08u
#define CapSense_CintB__PC CYREG_GPIO_PRT4_PC
#define CapSense_CintB__PC2 CYREG_GPIO_PRT4_PC2
#define CapSense_CintB__PORT 4u
#define CapSense_CintB__PS CYREG_GPIO_PRT4_PS
#define CapSense_CintB__SHIFT 3u

/* CapSense_CSD */
#define CapSense_CSD__ADC_CTL CYREG_CSD_ADC_CTL
#define CapSense_CSD__CSD_CONFIG CYREG_CSD_CONFIG
#define CapSense_CSD__CSD_INTR CYREG_CSD_INTR
#define CapSense_CSD__CSD_INTR_SET CYREG_CSD_INTR_SET
#define CapSense_CSD__CSD_NUMBER 0u
#define CapSense_CSD__CSD_STATUS CYREG_CSD_STATUS
#define CapSense_CSD__CSDCMP CYREG_CSD_CSDCMP
#define CapSense_CSD__HSCMP CYREG_CSD_HSCMP
#define CapSense_CSD__INTR_MASK CYREG_CSD_INTR_MASK
#define CapSense_CSD__REFGEN CYREG_CSD_REFGEN
#define CapSense_CSD__RESULT_VAL1 CYREG_CSD_RESULT_VAL1
#define CapSense_CSD__RESULT_VAL2 CYREG_CSD_RESULT_VAL2
#define CapSense_CSD__SENSE_DUTY CYREG_CSD_SENSE_DUTY
#define CapSense_CSD__SENSE_PERIOD CYREG_CSD_SENSE_PERIOD
#define CapSense_CSD__SEQ_INIT_CNT CYREG_CSD_SEQ_INIT_CNT
#define CapSense_CSD__SEQ_NORM_CNT CYREG_CSD_SEQ_NORM_CNT
#define CapSense_CSD__SEQ_START CYREG_CSD_SEQ_START
#define CapSense_CSD__SEQ_TIME CYREG_CSD_SEQ_TIME
#define CapSense_CSD__SW_AMUXBUF_SEL CYREG_CSD_SW_AMUXBUF_SEL
#define CapSense_CSD__SW_BYP_SEL CYREG_CSD_SW_BYP_SEL
#define CapSense_CSD__SW_CMP_N_SEL CYREG_CSD_SW_CMP_N_SEL
#define CapSense_CSD__SW_CMP_P_SEL CYREG_CSD_SW_CMP_P_SEL
#define CapSense_CSD__SW_DSI_SEL CYREG_CSD_SW_DSI_SEL
#define CapSense_CSD__SW_FW_MOD_SEL CYREG_CSD_SW_FW_MOD_SEL
#define CapSense_CSD__SW_FW_TANK_SEL CYREG_CSD_SW_FW_TANK_SEL
#define CapSense_CSD__SW_HS_N_SEL CYREG_CSD_SW_HS_N_SEL
#define CapSense_CSD__SW_HS_P_SEL CYREG_CSD_SW_HS_P_SEL
#define CapSense_CSD__SW_REFGEN_SEL CYREG_CSD_SW_REFGEN_SEL
#define CapSense_CSD__SW_RES CYREG_CSD_SW_RES
#define CapSense_CSD__SW_SHIELD_SEL CYREG_CSD_SW_SHIELD_SEL

/* CapSense_IDACMod */
#define CapSense_IDACMod__CONFIG CYREG_CSD_CONFIG
#define CapSense_IDACMod__IDAC CYREG_CSD_IDACA
#define CapSense_IDACMod__POSITION 0u

/* CapSense_ISR */
#define CapSense_ISR__INTC_CLR_EN_REG CYREG_CM0P_ICER
#define CapSense_ISR__INTC_CLR_PD_REG CYREG_CM0P_ICPR
#define CapSense_ISR__INTC_MASK 0x400u
#define CapSense_ISR__INTC_NUMBER 10u
#define CapSense_ISR__INTC_PRIOR_MASK 0xC00000u
#define CapSense_ISR__INTC_PRIOR_NUM 3u
#define CapSense_ISR__INTC_PRIOR_REG CYREG_CM0P_IPR2
#define CapSense_ISR__INTC_SET_EN_REG CYREG_CM0P_ISER
#define CapSense_ISR__INTC_SET_PD_REG CYREG_CM0P_ISPR

/* CapSense_ModClk */
#define CapSense_ModClk__CTRL_REGISTER CYREG_PERI_PCLK_CTL2
#define CapSense_ModClk__DIV_ID 0x00000040u
#define CapSense_ModClk__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define CapSense_ModClk__PA_DIV_ID 0x000000FFu

/* CapSense_Rx */
#define CapSense_Rx__0__DR CYREG_GPIO_PRT1_DR
#define CapSense_Rx__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define CapSense_Rx__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define CapSense_Rx__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define CapSense_Rx__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define CapSense_Rx__0__HSIOM_MASK 0x0F000000u
#define CapSense_Rx__0__HSIOM_SHIFT 24u
#define CapSense_Rx__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Rx__0__INTR CYREG_GPIO_PRT1_INTR
#define CapSense_Rx__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Rx__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define CapSense_Rx__0__MASK 0x40u
#define CapSense_Rx__0__PC CYREG_GPIO_PRT1_PC
#define CapSense_Rx__0__PC2 CYREG_GPIO_PRT1_PC2
#define CapSense_Rx__0__PORT 1u
#define CapSense_Rx__0__PS CYREG_GPIO_PRT1_PS
#define CapSense_Rx__0__SHIFT 6u
#define CapSense_Rx__1__DR CYREG_GPIO_PRT1_DR
#define CapSense_Rx__1__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define CapSense_Rx__1__DR_INV CYREG_GPIO_PRT1_DR_INV
#define CapSense_Rx__1__DR_SET CYREG_GPIO_PRT1_DR_SET
#define CapSense_Rx__1__HSIOM CYREG_HSIOM_PORT_SEL1
#define CapSense_Rx__1__HSIOM_MASK 0x00F00000u
#define CapSense_Rx__1__HSIOM_SHIFT 20u
#define CapSense_Rx__1__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Rx__1__INTR CYREG_GPIO_PRT1_INTR
#define CapSense_Rx__1__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Rx__1__INTSTAT CYREG_GPIO_PRT1_INTR
#define CapSense_Rx__1__MASK 0x20u
#define CapSense_Rx__1__PC CYREG_GPIO_PRT1_PC
#define CapSense_Rx__1__PC2 CYREG_GPIO_PRT1_PC2
#define CapSense_Rx__1__PORT 1u
#define CapSense_Rx__1__PS CYREG_GPIO_PRT1_PS
#define CapSense_Rx__1__SHIFT 5u
#define CapSense_Rx__2__DR CYREG_GPIO_PRT1_DR
#define CapSense_Rx__2__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define CapSense_Rx__2__DR_INV CYREG_GPIO_PRT1_DR_INV
#define CapSense_Rx__2__DR_SET CYREG_GPIO_PRT1_DR_SET
#define CapSense_Rx__2__HSIOM CYREG_HSIOM_PORT_SEL1
#define CapSense_Rx__2__HSIOM_MASK 0x000F0000u
#define CapSense_Rx__2__HSIOM_SHIFT 16u
#define CapSense_Rx__2__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Rx__2__INTR CYREG_GPIO_PRT1_INTR
#define CapSense_Rx__2__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Rx__2__INTSTAT CYREG_GPIO_PRT1_INTR
#define CapSense_Rx__2__MASK 0x10u
#define CapSense_Rx__2__PC CYREG_GPIO_PRT1_PC
#define CapSense_Rx__2__PC2 CYREG_GPIO_PRT1_PC2
#define CapSense_Rx__2__PORT 1u
#define CapSense_Rx__2__PS CYREG_GPIO_PRT1_PS
#define CapSense_Rx__2__SHIFT 4u
#define CapSense_Rx__Button0_Rx0__DR CYREG_GPIO_PRT1_DR
#define CapSense_Rx__Button0_Rx0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define CapSense_Rx__Button0_Rx0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define CapSense_Rx__Button0_Rx0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define CapSense_Rx__Button0_Rx0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Rx__Button0_Rx0__INTR CYREG_GPIO_PRT1_INTR
#define CapSense_Rx__Button0_Rx0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Rx__Button0_Rx0__INTSTAT CYREG_GPIO_PRT1_INTR
#define CapSense_Rx__Button0_Rx0__MASK 0x40u
#define CapSense_Rx__Button0_Rx0__PC CYREG_GPIO_PRT1_PC
#define CapSense_Rx__Button0_Rx0__PC2 CYREG_GPIO_PRT1_PC2
#define CapSense_Rx__Button0_Rx0__PORT 1u
#define CapSense_Rx__Button0_Rx0__PS CYREG_GPIO_PRT1_PS
#define CapSense_Rx__Button0_Rx0__SHIFT 6u
#define CapSense_Rx__Button1_Rx0__DR CYREG_GPIO_PRT1_DR
#define CapSense_Rx__Button1_Rx0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define CapSense_Rx__Button1_Rx0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define CapSense_Rx__Button1_Rx0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define CapSense_Rx__Button1_Rx0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Rx__Button1_Rx0__INTR CYREG_GPIO_PRT1_INTR
#define CapSense_Rx__Button1_Rx0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Rx__Button1_Rx0__INTSTAT CYREG_GPIO_PRT1_INTR
#define CapSense_Rx__Button1_Rx0__MASK 0x20u
#define CapSense_Rx__Button1_Rx0__PC CYREG_GPIO_PRT1_PC
#define CapSense_Rx__Button1_Rx0__PC2 CYREG_GPIO_PRT1_PC2
#define CapSense_Rx__Button1_Rx0__PORT 1u
#define CapSense_Rx__Button1_Rx0__PS CYREG_GPIO_PRT1_PS
#define CapSense_Rx__Button1_Rx0__SHIFT 5u
#define CapSense_Rx__Button2_Rx0__DR CYREG_GPIO_PRT1_DR
#define CapSense_Rx__Button2_Rx0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define CapSense_Rx__Button2_Rx0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define CapSense_Rx__Button2_Rx0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define CapSense_Rx__Button2_Rx0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Rx__Button2_Rx0__INTR CYREG_GPIO_PRT1_INTR
#define CapSense_Rx__Button2_Rx0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Rx__Button2_Rx0__INTSTAT CYREG_GPIO_PRT1_INTR
#define CapSense_Rx__Button2_Rx0__MASK 0x10u
#define CapSense_Rx__Button2_Rx0__PC CYREG_GPIO_PRT1_PC
#define CapSense_Rx__Button2_Rx0__PC2 CYREG_GPIO_PRT1_PC2
#define CapSense_Rx__Button2_Rx0__PORT 1u
#define CapSense_Rx__Button2_Rx0__PS CYREG_GPIO_PRT1_PS
#define CapSense_Rx__Button2_Rx0__SHIFT 4u
#define CapSense_Rx__DR CYREG_GPIO_PRT1_DR
#define CapSense_Rx__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define CapSense_Rx__DR_INV CYREG_GPIO_PRT1_DR_INV
#define CapSense_Rx__DR_SET CYREG_GPIO_PRT1_DR_SET
#define CapSense_Rx__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Rx__INTR CYREG_GPIO_PRT1_INTR
#define CapSense_Rx__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Rx__INTSTAT CYREG_GPIO_PRT1_INTR
#define CapSense_Rx__PC CYREG_GPIO_PRT1_PC
#define CapSense_Rx__PC2 CYREG_GPIO_PRT1_PC2
#define CapSense_Rx__PORT 1u
#define CapSense_Rx__PS CYREG_GPIO_PRT1_PS

/* CapSense_Tx */
#define CapSense_Tx__0__DR CYREG_GPIO_PRT1_DR
#define CapSense_Tx__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define CapSense_Tx__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define CapSense_Tx__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define CapSense_Tx__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define CapSense_Tx__0__HSIOM_MASK 0x0000F000u
#define CapSense_Tx__0__HSIOM_SHIFT 12u
#define CapSense_Tx__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Tx__0__INTR CYREG_GPIO_PRT1_INTR
#define CapSense_Tx__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Tx__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define CapSense_Tx__0__MASK 0x08u
#define CapSense_Tx__0__PC CYREG_GPIO_PRT1_PC
#define CapSense_Tx__0__PC2 CYREG_GPIO_PRT1_PC2
#define CapSense_Tx__0__PORT 1u
#define CapSense_Tx__0__PS CYREG_GPIO_PRT1_PS
#define CapSense_Tx__0__SHIFT 3u
#define CapSense_Tx__Button0_Tx__DR CYREG_GPIO_PRT1_DR
#define CapSense_Tx__Button0_Tx__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define CapSense_Tx__Button0_Tx__DR_INV CYREG_GPIO_PRT1_DR_INV
#define CapSense_Tx__Button0_Tx__DR_SET CYREG_GPIO_PRT1_DR_SET
#define CapSense_Tx__Button0_Tx__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Tx__Button0_Tx__INTR CYREG_GPIO_PRT1_INTR
#define CapSense_Tx__Button0_Tx__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Tx__Button0_Tx__INTSTAT CYREG_GPIO_PRT1_INTR
#define CapSense_Tx__Button0_Tx__MASK 0x08u
#define CapSense_Tx__Button0_Tx__PC CYREG_GPIO_PRT1_PC
#define CapSense_Tx__Button0_Tx__PC2 CYREG_GPIO_PRT1_PC2
#define CapSense_Tx__Button0_Tx__PORT 1u
#define CapSense_Tx__Button0_Tx__PS CYREG_GPIO_PRT1_PS
#define CapSense_Tx__Button0_Tx__SHIFT 3u
#define CapSense_Tx__DR CYREG_GPIO_PRT1_DR
#define CapSense_Tx__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define CapSense_Tx__DR_INV CYREG_GPIO_PRT1_DR_INV
#define CapSense_Tx__DR_SET CYREG_GPIO_PRT1_DR_SET
#define CapSense_Tx__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Tx__INTR CYREG_GPIO_PRT1_INTR
#define CapSense_Tx__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define CapSense_Tx__INTSTAT CYREG_GPIO_PRT1_INTR
#define CapSense_Tx__MASK 0x08u
#define CapSense_Tx__PC CYREG_GPIO_PRT1_PC
#define CapSense_Tx__PC2 CYREG_GPIO_PRT1_PC2
#define CapSense_Tx__PORT 1u
#define CapSense_Tx__PS CYREG_GPIO_PRT1_PS
#define CapSense_Tx__SHIFT 3u

/* Miscellaneous */
#define CY_PROJECT_NAME "SmartIOCountUp"
#define CY_VERSION "PSoC Creator  3.3 SP2.3"
#define CYDEV_BANDGAP_VOLTAGE 1.200
#define CYDEV_BCLK__HFCLK__HZ 24000000U
#define CYDEV_BCLK__HFCLK__KHZ 24000U
#define CYDEV_BCLK__HFCLK__MHZ 24U
#define CYDEV_BCLK__SYSCLK__HZ 24000000U
#define CYDEV_BCLK__SYSCLK__KHZ 24000U
#define CYDEV_BCLK__SYSCLK__MHZ 24U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 19u
#define CYDEV_CHIP_DIE_PSOC4A 11u
#define CYDEV_CHIP_DIE_PSOC5LP 18u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x190111A9u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 11u
#define CYDEV_CHIP_MEMBER_4C 16u
#define CYDEV_CHIP_MEMBER_4D 7u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 12u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 10u
#define CYDEV_CHIP_MEMBER_4I 15u
#define CYDEV_CHIP_MEMBER_4J 8u
#define CYDEV_CHIP_MEMBER_4K 9u
#define CYDEV_CHIP_MEMBER_4L 14u
#define CYDEV_CHIP_MEMBER_4M 13u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 18u
#define CYDEV_CHIP_MEMBER_5B 17u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4J
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4J_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 8u
#define CYDEV_DFT_SELECT_CLK1 9u
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0400
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_WDT_GENERATE_ISR 0u
#define CYIPBLOCK_m0s8cpussv3_VERSION 1
#define CYIPBLOCK_m0s8csdv2_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8wco_VERSION 1
#define CYIPBLOCK_s8srsslt_VERSION 1
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
