0.7
2020.2
Oct 14 2022
05:20:55
c:/Users/Warre/ip_repo/hdmi_text_controller_1_0/src/VGA_controller.sv,1730303941,systemVerilog,,c:/Users/Warre/ip_repo/hdmi_text_controller_1_0/src/color_mapper.sv,,vga_controller,,uvm,../../../../../../../ip_repo/hdmi_text_controller_1_0/src/clk_wiz_0,,,,,
c:/Users/Warre/ip_repo/hdmi_text_controller_1_0/src/clk_wiz_0/clk_wiz_0.v,1730402994,verilog,,,,clk_wiz_0,,uvm,../../../../../../../ip_repo/hdmi_text_controller_1_0/src/clk_wiz_0,,,,,
c:/Users/Warre/ip_repo/hdmi_text_controller_1_0/src/clk_wiz_0/clk_wiz_0_clk_wiz.v,1730402994,verilog,,c:/Users/Warre/ip_repo/hdmi_text_controller_1_0/src/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,uvm,../../../../../../../ip_repo/hdmi_text_controller_1_0/src/clk_wiz_0,,,,,
c:/Users/Warre/ip_repo/hdmi_text_controller_1_0/src/color_mapper.sv,1730396461,systemVerilog,,c:/Users/Warre/ip_repo/hdmi_text_controller_1_0/src/font_rom.sv,,color_mapper,,uvm,../../../../../../../ip_repo/hdmi_text_controller_1_0/src/clk_wiz_0,,,,,
c:/Users/Warre/ip_repo/hdmi_text_controller_1_0/src/font_rom.sv,1730303940,systemVerilog,,c:/Users/Warre/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv,,font_rom,,uvm,../../../../../../../ip_repo/hdmi_text_controller_1_0/src/clk_wiz_0,,,,,
c:/Users/Warre/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv,1730396463,systemVerilog,,c:/Users/Warre/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_AXI.sv,,hdmi_text_controller_v1_0,,uvm,../../../../../../../ip_repo/hdmi_text_controller_1_0/src/clk_wiz_0,,,,,
c:/Users/Warre/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_AXI.sv,1730404985,systemVerilog,,c:/Users/Warre/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv,,hdmi_text_controller_v1_0_AXI,,uvm,../../../../../../../ip_repo/hdmi_text_controller_1_0/src/clk_wiz_0,,,,,
c:/Users/Warre/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_tb.sv,1730404007,systemVerilog,,,,hdmi_text_controller_tb,,uvm,../../../../../../../ip_repo/hdmi_text_controller_1_0/src/clk_wiz_0,,,,,
c:/Users/Warre/ip_repo/hdmi_text_controller_1_0/src/hdmi_tx_0/hdl/encode.v,1730403300,verilog,,c:/Users/Warre/ip_repo/hdmi_text_controller_1_0/src/hdmi_tx_0/hdl/serdes_10_to_1.v,,encode,,uvm,../../../../../../../ip_repo/hdmi_text_controller_1_0/src/clk_wiz_0,,,,,
c:/Users/Warre/ip_repo/hdmi_text_controller_1_0/src/hdmi_tx_0/hdl/hdmi_tx_v1_0.v,1730403300,verilog,,c:/Users/Warre/ip_repo/hdmi_text_controller_1_0/src/hdmi_tx_0/sim/hdmi_tx_0.v,,hdmi_tx_v1_0,,uvm,../../../../../../../ip_repo/hdmi_text_controller_1_0/src/clk_wiz_0,,,,,
c:/Users/Warre/ip_repo/hdmi_text_controller_1_0/src/hdmi_tx_0/hdl/serdes_10_to_1.v,1730403300,verilog,,c:/Users/Warre/ip_repo/hdmi_text_controller_1_0/src/hdmi_tx_0/hdl/srldelay.v,,serdes_10_to_1,,uvm,../../../../../../../ip_repo/hdmi_text_controller_1_0/src/clk_wiz_0,,,,,
c:/Users/Warre/ip_repo/hdmi_text_controller_1_0/src/hdmi_tx_0/hdl/srldelay.v,1730403300,verilog,,c:/Users/Warre/ip_repo/hdmi_text_controller_1_0/src/hdmi_tx_0/hdl/hdmi_tx_v1_0.v,,srldelay,,uvm,../../../../../../../ip_repo/hdmi_text_controller_1_0/src/clk_wiz_0,,,,,
c:/Users/Warre/ip_repo/hdmi_text_controller_1_0/src/hdmi_tx_0/sim/hdmi_tx_0.v,1730403300,verilog,,c:/Users/Warre/ip_repo/hdmi_text_controller_1_0/src/clk_wiz_0/clk_wiz_0_clk_wiz.v,,hdmi_tx_0,,uvm,../../../../../../../ip_repo/hdmi_text_controller_1_0/src/clk_wiz_0,,,,,
c:/Users/Warre/lab_7.1/lab_7.1.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
