;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 121, 10
	ADD 210, 30
	SUB @-127, 100
	DJN -1, @-20
	SUB @127, 106
	DAT #12, <10
	JMN <-127, 100
	JMN @12, #209
	SUB -207, <-120
	SUB -207, <-120
	SUB -207, <-120
	SUB @121, 106
	JMP -7, @-20
	SPL 0, <-7
	SUB -100, 0
	DJN -1, @-0
	CMP @121, 106
	SUB <800, @0
	SUB -207, <-120
	SUB -207, <-120
	SUB -207, <-120
	SUB @127, 106
	DAT #130, #9
	SUB -207, <-120
	SUB @127, 106
	SUB #72, @200
	CMP 12, @10
	JMZ 300, 90
	SUB <0, @2
	SUB 600, 632
	CMP -1, <-0
	MOV -7, <-20
	ADD -1, <-20
	SUB @121, 106
	SUB -100, 0
	SUB @-127, 100
	JMZ 300, 90
	SUB #1, <-1
	SUB -0, @0
	SPL @300, 90
	SUB -207, <-120
	SUB -207, <-120
	SUB -0, @0
	SPL 0, <402
	SPL 0, <402
	SUB #72, @200
	SUB @127, 106
