// megafunction wizard: %RAM: 1-PORT%
// GENERATION: STANDARD
// VERSION: WM1.0
// MODULE: altsyncram 

// ============================================================
// File Name: image_02.v
// Megafunction Name(s):
// 			altsyncram
//
// Simulation Library Files(s):
// 			altera_mf
// ============================================================
// ************************************************************
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
//
// 20.1.0 Build 711 06/05/2020 SJ Lite Edition
// ************************************************************


//Copyright (C) 2020  Intel Corporation. All rights reserved.
//Your use of Intel Corporation's design tools, logic functions 
//and other software and tools, and any partner logic 
//functions, and any output files from any of the foregoing 
//(including device programming or simulation files), and any 
//associated documentation or information are expressly subject 
//to the terms and conditions of the Intel Program License 
//Subscription Agreement, the Intel Quartus Prime License Agreement,
//the Intel FPGA IP License Agreement, or other applicable license
//agreement, including, without limitation, that your use is for
//the sole purpose of programming logic devices manufactured by
//Intel and sold by Intel or its authorized distributors.  Please
//refer to the applicable agreement for further details, at
//https://fpgasoftware.intel.com/eula.


//altsyncram CLOCK_ENABLE_INPUT_A="BYPASS" CLOCK_ENABLE_OUTPUT_A="BYPASS" DEVICE_FAMILY="Cyclone V" ENABLE_RUNTIME_MOD="YES" INIT_FILE="./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif" INSTANCE_NAME="img2" NUMWORDS_A=19200 OPERATION_MODE="SINGLE_PORT" OUTDATA_ACLR_A="NONE" OUTDATA_REG_A="CLOCK0" POWER_UP_UNINITIALIZED="FALSE" read_during_write_mode_port_a="NEW_DATA_NO_NBE_READ" WIDTH_A=24 WIDTH_BYTEENA_A=1 WIDTHAD_A=15 address_a clock0 data_a q_a wren_a
//VERSION_BEGIN 20.1 cbx_altera_syncram_nd_impl 2020:06:05:12:04:51:SJ cbx_altsyncram 2020:06:05:12:04:51:SJ cbx_cycloneii 2020:06:05:12:04:51:SJ cbx_lpm_add_sub 2020:06:05:12:04:51:SJ cbx_lpm_compare 2020:06:05:12:04:51:SJ cbx_lpm_decode 2020:06:05:12:04:51:SJ cbx_lpm_mux 2020:06:05:12:04:51:SJ cbx_mgl 2020:06:05:12:11:10:SJ cbx_nadder 2020:06:05:12:04:51:SJ cbx_stratix 2020:06:05:12:04:51:SJ cbx_stratixii 2020:06:05:12:04:51:SJ cbx_stratixiii 2020:06:05:12:04:51:SJ cbx_stratixv 2020:06:05:12:04:51:SJ cbx_util_mgl 2020:06:05:12:04:51:SJ  VERSION_END
// synthesis VERILOG_INPUT_VERSION VERILOG_2001
// altera message_off 10463



//altsyncram ADDRESS_ACLR_B="NONE" ADDRESS_REG_B="CLOCK1" CLOCK_ENABLE_INPUT_A="BYPASS" CLOCK_ENABLE_OUTPUT_A="BYPASS" DEVICE_FAMILY="Cyclone V" ENABLE_RUNTIME_MOD="NO" INDATA_ACLR_B="NONE" INDATA_REG_B="CLOCK1" INIT_FILE="./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif" NUMWORDS_A=19200 NUMWORDS_B=19200 OPERATION_MODE="BIDIR_DUAL_PORT" OUTDATA_ACLR_A="NONE" OUTDATA_ACLR_B="NONE" OUTDATA_REG_A="CLOCK0" OUTDATA_REG_B="UNREGISTERED" RDCONTROL_REG_B="CLOCK1" read_during_write_mode_port_a="NEW_DATA_NO_NBE_READ" WIDTH_A=24 WIDTH_B=24 WIDTH_BYTEENA_A=1 WIDTHAD_A=15 WIDTHAD_B=15 WRCONTROL_ACLR_B="NONE" WRCONTROL_WRADDRESS_REG_B="CLOCK1" address_a address_b clock0 clock1 data_a data_b q_a q_b wren_a wren_b
//VERSION_BEGIN 20.1 cbx_altera_syncram_nd_impl 2020:06:05:12:04:51:SJ cbx_altsyncram 2020:06:05:12:04:51:SJ cbx_cycloneii 2020:06:05:12:04:51:SJ cbx_lpm_add_sub 2020:06:05:12:04:51:SJ cbx_lpm_compare 2020:06:05:12:04:51:SJ cbx_lpm_decode 2020:06:05:12:04:51:SJ cbx_lpm_mux 2020:06:05:12:04:51:SJ cbx_mgl 2020:06:05:12:11:10:SJ cbx_nadder 2020:06:05:12:04:51:SJ cbx_stratix 2020:06:05:12:04:51:SJ cbx_stratixii 2020:06:05:12:04:51:SJ cbx_stratixiii 2020:06:05:12:04:51:SJ cbx_stratixv 2020:06:05:12:04:51:SJ cbx_util_mgl 2020:06:05:12:04:51:SJ  VERSION_END


//lpm_decode DEVICE_FAMILY="Cyclone V" LPM_DECODES=3 LPM_WIDTH=2 data enable eq
//VERSION_BEGIN 20.1 cbx_cycloneii 2020:06:05:12:04:51:SJ cbx_lpm_add_sub 2020:06:05:12:04:51:SJ cbx_lpm_compare 2020:06:05:12:04:51:SJ cbx_lpm_decode 2020:06:05:12:04:51:SJ cbx_mgl 2020:06:05:12:11:10:SJ cbx_nadder 2020:06:05:12:04:51:SJ cbx_stratix 2020:06:05:12:04:51:SJ cbx_stratixii 2020:06:05:12:04:51:SJ  VERSION_END

//synthesis_resources = lut 4 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  image_02_decode
	( 
	data,
	enable,
	eq) /* synthesis synthesis_clearbox=1 */;
	input   [1:0]  data;
	input   enable;
	output   [2:0]  eq;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [1:0]  data;
	tri1   enable;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [1:0]  data_wire;
	wire  enable_wire;
	wire  [2:0]  eq_node;
	wire  [3:0]  eq_wire;
	wire  [2:0]  w_anode939w;
	wire  [2:0]  w_anode952w;
	wire  [2:0]  w_anode960w;
	wire  [2:0]  w_anode968w;

	assign
		data_wire = data,
		enable_wire = enable,
		eq = eq_node,
		eq_node = eq_wire[2:0],
		eq_wire = {w_anode968w[2], w_anode960w[2], w_anode952w[2], w_anode939w[2]},
		w_anode939w = {(w_anode939w[1] & (~ data_wire[1])), (w_anode939w[0] & (~ data_wire[0])), enable_wire},
		w_anode952w = {(w_anode952w[1] & (~ data_wire[1])), (w_anode952w[0] & data_wire[0]), enable_wire},
		w_anode960w = {(w_anode960w[1] & data_wire[1]), (w_anode960w[0] & (~ data_wire[0])), enable_wire},
		w_anode968w = {(w_anode968w[1] & data_wire[1]), (w_anode968w[0] & data_wire[0]), enable_wire};
endmodule //image_02_decode


//lpm_decode DEVICE_FAMILY="Cyclone V" LPM_DECODES=3 LPM_WIDTH=2 data eq
//VERSION_BEGIN 20.1 cbx_cycloneii 2020:06:05:12:04:51:SJ cbx_lpm_add_sub 2020:06:05:12:04:51:SJ cbx_lpm_compare 2020:06:05:12:04:51:SJ cbx_lpm_decode 2020:06:05:12:04:51:SJ cbx_mgl 2020:06:05:12:11:10:SJ cbx_nadder 2020:06:05:12:04:51:SJ cbx_stratix 2020:06:05:12:04:51:SJ cbx_stratixii 2020:06:05:12:04:51:SJ  VERSION_END

//synthesis_resources = lut 4 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  image_02_decode1
	( 
	data,
	eq) /* synthesis synthesis_clearbox=1 */;
	input   [1:0]  data;
	output   [2:0]  eq;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [1:0]  data;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [1:0]  data_wire;
	wire  [2:0]  eq_node;
	wire  [3:0]  eq_wire;
	wire  [2:0]  w_anode1000w;
	wire  [2:0]  w_anode1009w;
	wire  [2:0]  w_anode977w;
	wire  [2:0]  w_anode991w;

	assign
		data_wire = data,
		eq = eq_node,
		eq_node = eq_wire[2:0],
		eq_wire = {w_anode1009w[2], w_anode1000w[2], w_anode991w[2], w_anode977w[2]},
		w_anode1000w = {(w_anode1000w[1] & data_wire[1]), (w_anode1000w[0] & (~ data_wire[0])), 1'b1},
		w_anode1009w = {(w_anode1009w[1] & data_wire[1]), (w_anode1009w[0] & data_wire[0]), 1'b1},
		w_anode977w = {(w_anode977w[1] & (~ data_wire[1])), (w_anode977w[0] & (~ data_wire[0])), 1'b1},
		w_anode991w = {(w_anode991w[1] & (~ data_wire[1])), (w_anode991w[0] & data_wire[0]), 1'b1};
endmodule //image_02_decode1


//lpm_mux DEVICE_FAMILY="Cyclone V" LPM_SIZE=3 LPM_WIDTH=24 LPM_WIDTHS=2 data result sel
//VERSION_BEGIN 20.1 cbx_lpm_mux 2020:06:05:12:04:51:SJ cbx_mgl 2020:06:05:12:11:10:SJ  VERSION_END

//synthesis_resources = lut 48 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  image_02_mux
	( 
	data,
	result,
	sel) /* synthesis synthesis_clearbox=1 */;
	input   [71:0]  data;
	output   [23:0]  result;
	input   [1:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [71:0]  data;
	tri0   [1:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [23:0]  data0_wire;
	wire  [23:0]  data1_wire;
	wire  [23:0]  data2_wire;
	wire  [23:0]  result_node;

	assign
		data0_wire = (data[23:0] & {24{(~ sel[0])}}),
		data1_wire = (data[47:24] & {24{sel[0]}}),
		data2_wire = (data[71:48] & {24{sel[1]}}),
		result = result_node,
		result_node = (((data0_wire | data1_wire) & {24{(~ sel[1])}}) | data2_wire);
endmodule //image_02_mux

//synthesis_resources = lut 112 M10K 60 reg 6 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
(* ALTERA_ATTRIBUTE = {"OPTIMIZE_POWER_DURING_SYNTHESIS=NORMAL_COMPILATION"} *)
module  image_02_altsyncram1
	( 
	address_a,
	address_b,
	clock0,
	clock1,
	data_a,
	data_b,
	q_a,
	q_b,
	wren_a,
	wren_b) /* synthesis synthesis_clearbox=1 */;
	input   [14:0]  address_a;
	input   [14:0]  address_b;
	input   clock0;
	input   clock1;
	input   [23:0]  data_a;
	input   [23:0]  data_b;
	output   [23:0]  q_a;
	output   [23:0]  q_b;
	input   wren_a;
	input   wren_b;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri1   [14:0]  address_b;
	tri1   clock0;
	tri1   clock1;
	tri1   [23:0]  data_a;
	tri1   [23:0]  data_b;
	tri0   wren_a;
	tri0   wren_b;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	reg	[1:0]	address_reg_a;
	reg	[1:0]	address_reg_b;
	reg	[1:0]	out_address_reg_a;
	wire  [2:0]   wire_decode4_eq;
	wire  [2:0]   wire_decode5_eq;
	wire  [2:0]   wire_rden_decode_a_eq;
	wire  [2:0]   wire_rden_decode_b_eq;
	wire  [23:0]   wire_mux6_result;
	wire  [23:0]   wire_mux7_result;
	wire  [0:0]   wire_ram_block3a_0portadataout;
	wire  [0:0]   wire_ram_block3a_1portadataout;
	wire  [0:0]   wire_ram_block3a_2portadataout;
	wire  [0:0]   wire_ram_block3a_3portadataout;
	wire  [0:0]   wire_ram_block3a_4portadataout;
	wire  [0:0]   wire_ram_block3a_5portadataout;
	wire  [0:0]   wire_ram_block3a_6portadataout;
	wire  [0:0]   wire_ram_block3a_7portadataout;
	wire  [0:0]   wire_ram_block3a_8portadataout;
	wire  [0:0]   wire_ram_block3a_9portadataout;
	wire  [0:0]   wire_ram_block3a_10portadataout;
	wire  [0:0]   wire_ram_block3a_11portadataout;
	wire  [0:0]   wire_ram_block3a_12portadataout;
	wire  [0:0]   wire_ram_block3a_13portadataout;
	wire  [0:0]   wire_ram_block3a_14portadataout;
	wire  [0:0]   wire_ram_block3a_15portadataout;
	wire  [0:0]   wire_ram_block3a_16portadataout;
	wire  [0:0]   wire_ram_block3a_17portadataout;
	wire  [0:0]   wire_ram_block3a_18portadataout;
	wire  [0:0]   wire_ram_block3a_19portadataout;
	wire  [0:0]   wire_ram_block3a_20portadataout;
	wire  [0:0]   wire_ram_block3a_21portadataout;
	wire  [0:0]   wire_ram_block3a_22portadataout;
	wire  [0:0]   wire_ram_block3a_23portadataout;
	wire  [0:0]   wire_ram_block3a_24portadataout;
	wire  [0:0]   wire_ram_block3a_25portadataout;
	wire  [0:0]   wire_ram_block3a_26portadataout;
	wire  [0:0]   wire_ram_block3a_27portadataout;
	wire  [0:0]   wire_ram_block3a_28portadataout;
	wire  [0:0]   wire_ram_block3a_29portadataout;
	wire  [0:0]   wire_ram_block3a_30portadataout;
	wire  [0:0]   wire_ram_block3a_31portadataout;
	wire  [0:0]   wire_ram_block3a_32portadataout;
	wire  [0:0]   wire_ram_block3a_33portadataout;
	wire  [0:0]   wire_ram_block3a_34portadataout;
	wire  [0:0]   wire_ram_block3a_35portadataout;
	wire  [0:0]   wire_ram_block3a_36portadataout;
	wire  [0:0]   wire_ram_block3a_37portadataout;
	wire  [0:0]   wire_ram_block3a_38portadataout;
	wire  [0:0]   wire_ram_block3a_39portadataout;
	wire  [0:0]   wire_ram_block3a_40portadataout;
	wire  [0:0]   wire_ram_block3a_41portadataout;
	wire  [0:0]   wire_ram_block3a_42portadataout;
	wire  [0:0]   wire_ram_block3a_43portadataout;
	wire  [0:0]   wire_ram_block3a_44portadataout;
	wire  [0:0]   wire_ram_block3a_45portadataout;
	wire  [0:0]   wire_ram_block3a_46portadataout;
	wire  [0:0]   wire_ram_block3a_47portadataout;
	wire  [0:0]   wire_ram_block3a_48portadataout;
	wire  [0:0]   wire_ram_block3a_49portadataout;
	wire  [0:0]   wire_ram_block3a_50portadataout;
	wire  [0:0]   wire_ram_block3a_51portadataout;
	wire  [0:0]   wire_ram_block3a_52portadataout;
	wire  [0:0]   wire_ram_block3a_53portadataout;
	wire  [0:0]   wire_ram_block3a_54portadataout;
	wire  [0:0]   wire_ram_block3a_55portadataout;
	wire  [0:0]   wire_ram_block3a_56portadataout;
	wire  [0:0]   wire_ram_block3a_57portadataout;
	wire  [0:0]   wire_ram_block3a_58portadataout;
	wire  [0:0]   wire_ram_block3a_59portadataout;
	wire  [0:0]   wire_ram_block3a_60portadataout;
	wire  [0:0]   wire_ram_block3a_61portadataout;
	wire  [0:0]   wire_ram_block3a_62portadataout;
	wire  [0:0]   wire_ram_block3a_63portadataout;
	wire  [0:0]   wire_ram_block3a_64portadataout;
	wire  [0:0]   wire_ram_block3a_65portadataout;
	wire  [0:0]   wire_ram_block3a_66portadataout;
	wire  [0:0]   wire_ram_block3a_67portadataout;
	wire  [0:0]   wire_ram_block3a_68portadataout;
	wire  [0:0]   wire_ram_block3a_69portadataout;
	wire  [0:0]   wire_ram_block3a_70portadataout;
	wire  [0:0]   wire_ram_block3a_71portadataout;
	wire  [0:0]   wire_ram_block3a_0portbdataout;
	wire  [0:0]   wire_ram_block3a_1portbdataout;
	wire  [0:0]   wire_ram_block3a_2portbdataout;
	wire  [0:0]   wire_ram_block3a_3portbdataout;
	wire  [0:0]   wire_ram_block3a_4portbdataout;
	wire  [0:0]   wire_ram_block3a_5portbdataout;
	wire  [0:0]   wire_ram_block3a_6portbdataout;
	wire  [0:0]   wire_ram_block3a_7portbdataout;
	wire  [0:0]   wire_ram_block3a_8portbdataout;
	wire  [0:0]   wire_ram_block3a_9portbdataout;
	wire  [0:0]   wire_ram_block3a_10portbdataout;
	wire  [0:0]   wire_ram_block3a_11portbdataout;
	wire  [0:0]   wire_ram_block3a_12portbdataout;
	wire  [0:0]   wire_ram_block3a_13portbdataout;
	wire  [0:0]   wire_ram_block3a_14portbdataout;
	wire  [0:0]   wire_ram_block3a_15portbdataout;
	wire  [0:0]   wire_ram_block3a_16portbdataout;
	wire  [0:0]   wire_ram_block3a_17portbdataout;
	wire  [0:0]   wire_ram_block3a_18portbdataout;
	wire  [0:0]   wire_ram_block3a_19portbdataout;
	wire  [0:0]   wire_ram_block3a_20portbdataout;
	wire  [0:0]   wire_ram_block3a_21portbdataout;
	wire  [0:0]   wire_ram_block3a_22portbdataout;
	wire  [0:0]   wire_ram_block3a_23portbdataout;
	wire  [0:0]   wire_ram_block3a_24portbdataout;
	wire  [0:0]   wire_ram_block3a_25portbdataout;
	wire  [0:0]   wire_ram_block3a_26portbdataout;
	wire  [0:0]   wire_ram_block3a_27portbdataout;
	wire  [0:0]   wire_ram_block3a_28portbdataout;
	wire  [0:0]   wire_ram_block3a_29portbdataout;
	wire  [0:0]   wire_ram_block3a_30portbdataout;
	wire  [0:0]   wire_ram_block3a_31portbdataout;
	wire  [0:0]   wire_ram_block3a_32portbdataout;
	wire  [0:0]   wire_ram_block3a_33portbdataout;
	wire  [0:0]   wire_ram_block3a_34portbdataout;
	wire  [0:0]   wire_ram_block3a_35portbdataout;
	wire  [0:0]   wire_ram_block3a_36portbdataout;
	wire  [0:0]   wire_ram_block3a_37portbdataout;
	wire  [0:0]   wire_ram_block3a_38portbdataout;
	wire  [0:0]   wire_ram_block3a_39portbdataout;
	wire  [0:0]   wire_ram_block3a_40portbdataout;
	wire  [0:0]   wire_ram_block3a_41portbdataout;
	wire  [0:0]   wire_ram_block3a_42portbdataout;
	wire  [0:0]   wire_ram_block3a_43portbdataout;
	wire  [0:0]   wire_ram_block3a_44portbdataout;
	wire  [0:0]   wire_ram_block3a_45portbdataout;
	wire  [0:0]   wire_ram_block3a_46portbdataout;
	wire  [0:0]   wire_ram_block3a_47portbdataout;
	wire  [0:0]   wire_ram_block3a_48portbdataout;
	wire  [0:0]   wire_ram_block3a_49portbdataout;
	wire  [0:0]   wire_ram_block3a_50portbdataout;
	wire  [0:0]   wire_ram_block3a_51portbdataout;
	wire  [0:0]   wire_ram_block3a_52portbdataout;
	wire  [0:0]   wire_ram_block3a_53portbdataout;
	wire  [0:0]   wire_ram_block3a_54portbdataout;
	wire  [0:0]   wire_ram_block3a_55portbdataout;
	wire  [0:0]   wire_ram_block3a_56portbdataout;
	wire  [0:0]   wire_ram_block3a_57portbdataout;
	wire  [0:0]   wire_ram_block3a_58portbdataout;
	wire  [0:0]   wire_ram_block3a_59portbdataout;
	wire  [0:0]   wire_ram_block3a_60portbdataout;
	wire  [0:0]   wire_ram_block3a_61portbdataout;
	wire  [0:0]   wire_ram_block3a_62portbdataout;
	wire  [0:0]   wire_ram_block3a_63portbdataout;
	wire  [0:0]   wire_ram_block3a_64portbdataout;
	wire  [0:0]   wire_ram_block3a_65portbdataout;
	wire  [0:0]   wire_ram_block3a_66portbdataout;
	wire  [0:0]   wire_ram_block3a_67portbdataout;
	wire  [0:0]   wire_ram_block3a_68portbdataout;
	wire  [0:0]   wire_ram_block3a_69portbdataout;
	wire  [0:0]   wire_ram_block3a_70portbdataout;
	wire  [0:0]   wire_ram_block3a_71portbdataout;
	wire  [1:0]  address_a_sel;
	wire  [14:0]  address_a_wire;
	wire  [1:0]  address_b_sel;
	wire  [14:0]  address_b_wire;
	wire  [1:0]  w_addr_val_b4w;
	wire  [1:0]  w_addr_val_b8w;
	wire  [1:0]  wren_decode_addr_sel_a;
	wire  [1:0]  wren_decode_addr_sel_b;

	// synopsys translate_off
	initial
		address_reg_a = 0;
	// synopsys translate_on
	always @ ( posedge clock0)
		  address_reg_a <= address_a_sel;
	// synopsys translate_off
	initial
		address_reg_b = 0;
	// synopsys translate_on
	always @ ( posedge clock1)
		  address_reg_b <= address_b_sel;
	// synopsys translate_off
	initial
		out_address_reg_a = 0;
	// synopsys translate_on
	always @ ( posedge clock0)
		  out_address_reg_a <= address_reg_a;
	image_02_decode   decode4
	( 
	.data(address_a_wire[14:13]),
	.enable(wren_a),
	.eq(wire_decode4_eq));
	image_02_decode   decode5
	( 
	.data(w_addr_val_b4w),
	.enable(wren_b),
	.eq(wire_decode5_eq));
	image_02_decode1   rden_decode_a
	( 
	.data(wren_decode_addr_sel_a),
	.eq(wire_rden_decode_a_eq));
	image_02_decode1   rden_decode_b
	( 
	.data(w_addr_val_b8w),
	.eq(wire_rden_decode_b_eq));
	image_02_mux   mux6
	( 
	.data({wire_ram_block3a_71portadataout[0], wire_ram_block3a_70portadataout[0], wire_ram_block3a_69portadataout[0], wire_ram_block3a_68portadataout[0], wire_ram_block3a_67portadataout[0], wire_ram_block3a_66portadataout[0], wire_ram_block3a_65portadataout[0], wire_ram_block3a_64portadataout[0], wire_ram_block3a_63portadataout[0], wire_ram_block3a_62portadataout[0], wire_ram_block3a_61portadataout[0], wire_ram_block3a_60portadataout[0], wire_ram_block3a_59portadataout[0], wire_ram_block3a_58portadataout[0], wire_ram_block3a_57portadataout[0], wire_ram_block3a_56portadataout[0], wire_ram_block3a_55portadataout[0], wire_ram_block3a_54portadataout[0], wire_ram_block3a_53portadataout[0], wire_ram_block3a_52portadataout[0], wire_ram_block3a_51portadataout[0], wire_ram_block3a_50portadataout[0], wire_ram_block3a_49portadataout[0], wire_ram_block3a_48portadataout[0], wire_ram_block3a_47portadataout[0], wire_ram_block3a_46portadataout[0], wire_ram_block3a_45portadataout[0], wire_ram_block3a_44portadataout[0], wire_ram_block3a_43portadataout[0], wire_ram_block3a_42portadataout[0], wire_ram_block3a_41portadataout[0], wire_ram_block3a_40portadataout[0], wire_ram_block3a_39portadataout[0], wire_ram_block3a_38portadataout[0], wire_ram_block3a_37portadataout[0], wire_ram_block3a_36portadataout[0], wire_ram_block3a_35portadataout[0], wire_ram_block3a_34portadataout[0], wire_ram_block3a_33portadataout[0], wire_ram_block3a_32portadataout[0], wire_ram_block3a_31portadataout[0], wire_ram_block3a_30portadataout[0], wire_ram_block3a_29portadataout[0], wire_ram_block3a_28portadataout[0], wire_ram_block3a_27portadataout[0], wire_ram_block3a_26portadataout[0], wire_ram_block3a_25portadataout[0], wire_ram_block3a_24portadataout[0], wire_ram_block3a_23portadataout[0], wire_ram_block3a_22portadataout[0], wire_ram_block3a_21portadataout[0], wire_ram_block3a_20portadataout[0], wire_ram_block3a_19portadataout[0], wire_ram_block3a_18portadataout[0], wire_ram_block3a_17portadataout[0], wire_ram_block3a_16portadataout[0], wire_ram_block3a_15portadataout[0]
, wire_ram_block3a_14portadataout[0], wire_ram_block3a_13portadataout[0], wire_ram_block3a_12portadataout[0], wire_ram_block3a_11portadataout[0], wire_ram_block3a_10portadataout[0], wire_ram_block3a_9portadataout[0], wire_ram_block3a_8portadataout[0], wire_ram_block3a_7portadataout[0], wire_ram_block3a_6portadataout[0], wire_ram_block3a_5portadataout[0], wire_ram_block3a_4portadataout[0], wire_ram_block3a_3portadataout[0], wire_ram_block3a_2portadataout[0], wire_ram_block3a_1portadataout[0], wire_ram_block3a_0portadataout[0]}),
	.result(wire_mux6_result),
	.sel(out_address_reg_a));
	image_02_mux   mux7
	( 
	.data({wire_ram_block3a_71portbdataout[0], wire_ram_block3a_70portbdataout[0], wire_ram_block3a_69portbdataout[0], wire_ram_block3a_68portbdataout[0], wire_ram_block3a_67portbdataout[0], wire_ram_block3a_66portbdataout[0], wire_ram_block3a_65portbdataout[0], wire_ram_block3a_64portbdataout[0], wire_ram_block3a_63portbdataout[0], wire_ram_block3a_62portbdataout[0], wire_ram_block3a_61portbdataout[0], wire_ram_block3a_60portbdataout[0], wire_ram_block3a_59portbdataout[0], wire_ram_block3a_58portbdataout[0], wire_ram_block3a_57portbdataout[0], wire_ram_block3a_56portbdataout[0], wire_ram_block3a_55portbdataout[0], wire_ram_block3a_54portbdataout[0], wire_ram_block3a_53portbdataout[0], wire_ram_block3a_52portbdataout[0], wire_ram_block3a_51portbdataout[0], wire_ram_block3a_50portbdataout[0], wire_ram_block3a_49portbdataout[0], wire_ram_block3a_48portbdataout[0], wire_ram_block3a_47portbdataout[0], wire_ram_block3a_46portbdataout[0], wire_ram_block3a_45portbdataout[0], wire_ram_block3a_44portbdataout[0], wire_ram_block3a_43portbdataout[0], wire_ram_block3a_42portbdataout[0], wire_ram_block3a_41portbdataout[0], wire_ram_block3a_40portbdataout[0], wire_ram_block3a_39portbdataout[0], wire_ram_block3a_38portbdataout[0], wire_ram_block3a_37portbdataout[0], wire_ram_block3a_36portbdataout[0], wire_ram_block3a_35portbdataout[0], wire_ram_block3a_34portbdataout[0], wire_ram_block3a_33portbdataout[0], wire_ram_block3a_32portbdataout[0], wire_ram_block3a_31portbdataout[0], wire_ram_block3a_30portbdataout[0], wire_ram_block3a_29portbdataout[0], wire_ram_block3a_28portbdataout[0], wire_ram_block3a_27portbdataout[0], wire_ram_block3a_26portbdataout[0], wire_ram_block3a_25portbdataout[0], wire_ram_block3a_24portbdataout[0], wire_ram_block3a_23portbdataout[0], wire_ram_block3a_22portbdataout[0], wire_ram_block3a_21portbdataout[0], wire_ram_block3a_20portbdataout[0], wire_ram_block3a_19portbdataout[0], wire_ram_block3a_18portbdataout[0], wire_ram_block3a_17portbdataout[0], wire_ram_block3a_16portbdataout[0], wire_ram_block3a_15portbdataout[0]
, wire_ram_block3a_14portbdataout[0], wire_ram_block3a_13portbdataout[0], wire_ram_block3a_12portbdataout[0], wire_ram_block3a_11portbdataout[0], wire_ram_block3a_10portbdataout[0], wire_ram_block3a_9portbdataout[0], wire_ram_block3a_8portbdataout[0], wire_ram_block3a_7portbdataout[0], wire_ram_block3a_6portbdataout[0], wire_ram_block3a_5portbdataout[0], wire_ram_block3a_4portbdataout[0], wire_ram_block3a_3portbdataout[0], wire_ram_block3a_2portbdataout[0], wire_ram_block3a_1portbdataout[0], wire_ram_block3a_0portbdataout[0]}),
	.result(wire_mux7_result),
	.sel(address_reg_b));
	cyclonev_ram_block   ram_block3a_0
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block3a_0portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[0]}),
	.portbdataout(wire_ram_block3a_0portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_0.clk0_core_clock_enable = "ena0",
		ram_block3a_0.clk0_input_clock_enable = "none",
		ram_block3a_0.clk0_output_clock_enable = "none",
		ram_block3a_0.clk1_core_clock_enable = "ena1",
		ram_block3a_0.clk1_input_clock_enable = "none",
		ram_block3a_0.connectivity_checking = "OFF",
		ram_block3a_0.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_0.init_file_layout = "port_a",
		ram_block3a_0.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_0.mem_init0 = 2048'h20F12458B647F315978D77C050E6CC90062FAF9E1DF46C98AFBFA4D6DD488E4EC65F038617EA7899C09E09B7F68FD30B3125CEF2B3A2BD84A4969B64F1817C22CD5790EAA7C43E47BF3505421447D22D4C53C38D651473185CF8A7EEB7A94A15B67076196A5FF6B32A23CF3C2FA7F3A6473EC8E6FBAA9E9BC61D86BE7A397A2E93B97D33130D75B3F2E14DF412A1A5BB32E744347C2F6B270C6FDEF677EEF79C829CFA68B74182E56A4D2552187954414D3F985D46828880D3355589A56F65D31AB3D51C836492261086E373AC8DB787243854E9427F64B19DF584F4AB0A7C24801B9980A312D8466B2FF227AFB755CFC67FA1B8212D09B21CC8D2E36DC53FFC,
		ram_block3a_0.mem_init1 = 2048'hDAD3E7756AF34F6A2C9F1F19E5C0474B545E2AB7E8EA2ABDFEB1C8E5819ADCD0E03BA47C0D74DBD9E8730C9D3C53554C7D5193C4E0CCBFFD3A9080EA2D3D3D583D0EF03FF2A0EF8640FDBEB8B5A8860A2AA3226DC1A76D79116BB320F9732A56FBD534C930DE8A972D1E75668CC7E10E95B05749FDD987D39E8A1697F213E589C2195AF674610F8EE415A3A5605FCD7F9FC9FFEC10FEF759EF6F3D667019D1939C43DF387265D57628306793938EDA34996144B31FB2D94EC4AD5A3EE5B499F9A799018A7B0A21EA2B75DFD2AA516ADBED59B99B3C397701C648C46AAD733AB0F9BE31D40CD6D6D416016B6FB23A66A07428E6C135C66C0763ED9D8C040E87D7,
		ram_block3a_0.mem_init2 = 2048'h0465C02AE7B34562C9B00A12880A5EE4A708D0F06FB765D6419760B8D5BC355F9364E86EEB5960583C02E76CF4E6B5387E6C4E878A48D775BC19E643AAE4C4941ED8924A220C053F088A4A2922A47B73288CBA887813EB50C7CEF9FEE3D9A109AA216C6417729D57BE9FB88CCDCED7A38B53C94CC22953F1F97ED157D4ACBD065A8AC44E80D868F89E44F604F81873C48931C13BB85E0D14FE4C8F14E0C6F5A40D000836B715DF47D96605B5D36C9A480FEC65756787E897D28277D46B9382C5E58B91996EABEA526EAE0CA7AEA17998260BFD1E3A136CEC523952641FFD2D33CC5286DBFBA78E6570A9817AC895A81B127FCAAE731082C8D7CDE2FFA0795AC6,
		ram_block3a_0.mem_init3 = 2048'h89C9D47B722F0F246CC2C35806A430067806F7F5DBCF02E2C6274EDF3EDDBE2B37D4B8ACA470C8A7EE8BD1C099600EDF0AA7E4CBB6D72A44750C4199A1B704FBC0D91FF53F50D111C779D356AC302E4427C6C42B9E773B86CD56B1147F08FF479AB10D54EE0421C8051995279D66C539BB1425427DFF1BC1287CEB263C4F2B21C3C6D9C47A2F47EC5DF6CD733262A67612C890324F41FDB558A2077E035F9FDCEE33E6DE49788960E4D00E6035504C2E4778AC7288197D5C00C0E32B405DB446CC68DC873AD48C0F47A58F4E861FC7E72AA72F125D41F739C699879F7A8C2C6FC43D248D48744EFEE061AC1604799932E1C66F8979F50680D2804ED0E0587A67,
		ram_block3a_0.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_0.operation_mode = "bidir_dual_port",
		ram_block3a_0.port_a_address_width = 13,
		ram_block3a_0.port_a_data_out_clear = "none",
		ram_block3a_0.port_a_data_out_clock = "clock0",
		ram_block3a_0.port_a_data_width = 1,
		ram_block3a_0.port_a_first_address = 0,
		ram_block3a_0.port_a_first_bit_number = 0,
		ram_block3a_0.port_a_last_address = 8191,
		ram_block3a_0.port_a_logical_ram_depth = 19200,
		ram_block3a_0.port_a_logical_ram_width = 24,
		ram_block3a_0.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_0.port_b_address_clock = "clock1",
		ram_block3a_0.port_b_address_width = 13,
		ram_block3a_0.port_b_data_in_clock = "clock1",
		ram_block3a_0.port_b_data_out_clear = "none",
		ram_block3a_0.port_b_data_width = 1,
		ram_block3a_0.port_b_first_address = 0,
		ram_block3a_0.port_b_first_bit_number = 0,
		ram_block3a_0.port_b_last_address = 8191,
		ram_block3a_0.port_b_logical_ram_depth = 19200,
		ram_block3a_0.port_b_logical_ram_width = 24,
		ram_block3a_0.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_0.port_b_read_enable_clock = "clock1",
		ram_block3a_0.port_b_write_enable_clock = "clock1",
		ram_block3a_0.ram_block_type = "AUTO",
		ram_block3a_0.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_1
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block3a_1portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[1]}),
	.portbdataout(wire_ram_block3a_1portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_1.clk0_core_clock_enable = "ena0",
		ram_block3a_1.clk0_input_clock_enable = "none",
		ram_block3a_1.clk0_output_clock_enable = "none",
		ram_block3a_1.clk1_core_clock_enable = "ena1",
		ram_block3a_1.clk1_input_clock_enable = "none",
		ram_block3a_1.connectivity_checking = "OFF",
		ram_block3a_1.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_1.init_file_layout = "port_a",
		ram_block3a_1.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_1.mem_init0 = 2048'h2606DCFF07D679FFD948770595DBD9A9266BC0373D8E94EEAA45D8A661C23A04165FD7550FED39EFFD3EB877D43A5005D84ECD1E91863B44AFF0A96FFDA17C28CC2C36EAF4C08193E20940B398C7D23C3FDA370811E8B15D8C62E4F64FE1CC59946BF8194C1E6EDF3862C7E2B7A56BF04AAF59C2749C7F99C60A66865A793EBEECBCE850534EC935876725605AADB5AB769BD53BC19C4E82407E3DF606EE7185714C7A569EC0D6D5E9C8BE9422EF68ACD3C7FFBF190080F74CBC738BA82762967F3FC25B60A4FAEF9703C440344B16A760B99880027F69A3B5CB12946308BD043310963616CED8CF6B1817231F83459AB29FF2638364EB59DC89706A7D153BBB,
		ram_block3a_1.mem_init1 = 2048'hD9FA57244A6130B8A0B1D682F5AFE7A5D262A6B72DF20A376534DA7194DCE0D0D0FBE054921066096FFE9BCEF793C5CCBE832008D4DFD16D3C32325366FC95341D27D03FA589FB0A406C2FBF7679B20BA3A272EE03260F38CBD2B392D1635FD2743738C070C7B60F9ADC567C480584DDBDFCCF6FFE10FBCA7C807CC7FB687F9B2B01D37434426CCEE1F4ADAF6443CD7B7DBBF6C32E6175A331473E06EA097B139FC15C170074E3620113AFDFF9CA34120F62783317B2F37FDEEF4DB2A1F5A8A129E0F3CB517E5FF22B73859AB1E73592BF1B52A9B84AB458C9FAFECABAF76F842AFD71D4007BFEF116307B6D8EC3FDCC778C4B8177E975C7ADF69D88C65360E7,
		ram_block3a_1.mem_init2 = 2048'h818D6A1ED7D4423AED1E2033D3E867E143EA3C9E2B1F7086E2DA7B98F500066F1266C04BE3EF5DB420C3A1E18D60B1385804568A8A22139F5CA7BF1BA80295A3DCBE980662740CA27A0D30AF0366B5B2005A8CFE2F97C75BD67C8B66E2499007DDFFE319F44A6D83323F191CCAF607B21B52B1BDFDBB4FF4F1DC4797D9503E87FB8E84784817A0C963FE4C366908833286BD8000DDDC45B07E0DC90D17FECE24071208A3311CD626E1662A15C4034C42F3DCD0410543D896F94F57547FF6912476E250A3F35F9E86DB8044263FE910E927E64D1BC3D14CEBFDCA0C60B47B2E988CA033DBF3AF8668544DA20FFAF2920F996B95B6F3C86054EFB5C041207C26FF,
		ram_block3a_1.mem_init3 = 2048'h650BBCDBE745891488437379958C233EB0C037D4D4FECFF07E6FC777BA4F760FE1588ACDDC7C4CDF49BF1B63A82A1E934B3659533EEEA39F090DC45E03A727B90BD811CF2F57DA594E1FDA104E33E72507C05750200935086812F91F1B2ACC719E1389D10EAC20C32D17AD2888844A2E26186338155F84CD8B2CA9A4061D2423C711AC07F2BFA32FB9B655E21A0EA6B524F810B0CE034C07E9D2C0402E0F05BD8E4274144FF84CC0D0B1E681ED662844E788A00CAA89750437340D284839222BE47A320678A44D2781A8CE0D940F11A41EC32347B7079438C03B162FCE1EFFB7CC0306477ECC20331B2B255F5BBA620F3185BB926D472CE4944DA0943FFE3386,
		ram_block3a_1.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_1.operation_mode = "bidir_dual_port",
		ram_block3a_1.port_a_address_width = 13,
		ram_block3a_1.port_a_data_out_clear = "none",
		ram_block3a_1.port_a_data_out_clock = "clock0",
		ram_block3a_1.port_a_data_width = 1,
		ram_block3a_1.port_a_first_address = 0,
		ram_block3a_1.port_a_first_bit_number = 1,
		ram_block3a_1.port_a_last_address = 8191,
		ram_block3a_1.port_a_logical_ram_depth = 19200,
		ram_block3a_1.port_a_logical_ram_width = 24,
		ram_block3a_1.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_1.port_b_address_clock = "clock1",
		ram_block3a_1.port_b_address_width = 13,
		ram_block3a_1.port_b_data_in_clock = "clock1",
		ram_block3a_1.port_b_data_out_clear = "none",
		ram_block3a_1.port_b_data_width = 1,
		ram_block3a_1.port_b_first_address = 0,
		ram_block3a_1.port_b_first_bit_number = 1,
		ram_block3a_1.port_b_last_address = 8191,
		ram_block3a_1.port_b_logical_ram_depth = 19200,
		ram_block3a_1.port_b_logical_ram_width = 24,
		ram_block3a_1.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_1.port_b_read_enable_clock = "clock1",
		ram_block3a_1.port_b_write_enable_clock = "clock1",
		ram_block3a_1.ram_block_type = "AUTO",
		ram_block3a_1.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_2
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block3a_2portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[2]}),
	.portbdataout(wire_ram_block3a_2portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_2.clk0_core_clock_enable = "ena0",
		ram_block3a_2.clk0_input_clock_enable = "none",
		ram_block3a_2.clk0_output_clock_enable = "none",
		ram_block3a_2.clk1_core_clock_enable = "ena1",
		ram_block3a_2.clk1_input_clock_enable = "none",
		ram_block3a_2.connectivity_checking = "OFF",
		ram_block3a_2.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_2.init_file_layout = "port_a",
		ram_block3a_2.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_2.mem_init0 = 2048'h27F7F9282B453BDADA7C7DDD48065C31166F1FCF3FFEF9290863D4BC2251147CBBADB76C17EF91DFFC9EBD20762252AF9A09CD66B31E1FD88FF73C6FFDA17E291C8C3FA610D16406C81C99EF4B78203D7FDEA88BA1FF8B5E2862B0E4333D8EDE166040E7FE481E87282CE659BFA57BFEF33D4606F2BEFF99C613E4C678786AAA67E33FE8C4E939B6E5F06543348806FFF6EBC74F46845700430F0F2E43E271DC001C045E1001E60168319DDB4E7B1125FE390801000080804023F788A02763939FD3F41FB3E4F2E79002D83F9FC90DA304B001BA599F2D2935C1F366EB080225B30F91033742D8376239D73CEFA39BFDE33D9DB99C64A4D97809D6585589A7B8,
		ram_block3a_2.mem_init1 = 2048'hDBFB4A72AABB7FEDFAFEFFB93DEFE7DEC3DAADB7EFFA06A75A6D3F8F015E1FE018FBE0CF83D0FF19EFFF8C5B6ED933B1BBD61BC89CDFF1DFA380B11BE7FDD4B0D43CBFC1A50F5749887DBF5FF7F1B103A3A36239C676203329CDAAA6097777D6E7DD39C070C7284F025F77A0C8D16EC64DF0E36E6FD07ADA7C8064AFE6875D859A599BFE346174CCF9C4A8A7614384907A4B9EEE1CA105DA89730AE7FA3CF9139441A3CAA20658B648B337FFC9EFF2769F75F93B15B2DB1FACEE2F3FFF3CB0C919FDF3CB537B79E22AB198A504E76D6F61481A99187BF646C9FAFD6ABB70227520FD8A7A40D99EF1F639EF6D8FFDF828628B30FD34F1CC4761F29D88865ECFE3,
		ram_block3a_2.mem_init2 = 2048'h2FE4A9BEE3D3BFF21D11EC772DD6BC41E3EB3E1E1E20755EE25989205D0BEB7E3DF0EC2BE3EFFCB05F9911FBECD741F0980F3C8EE1C87F47FCA69E1B6F9E07B3CF99E34A3009FC7F64D9FE3B23E6B7CDAC16F27E69196DB31007F17EC994BF73FFFFCE7F96C6FCD7E478B59C4886DE3BADDDFF39FFBADF77790BD7DFC52FF38A5A1DCB7E93C1EEDDFFFEFE0A8D0D9BCF8A02FF4C1BD28DBFA3D8CF59F7FFFE208F3E88EFA4D1EDF205784FB79F57CC56FFFC73C0773FC1FFD48369E867F907E7BBC2D01BFFFFBFF5DEFD5AD3AE62EFF81FEBF51DDBF36C77FFFB3F3FBAFE4BEF757EED8A1BABAE6D5CEBB977FAF7AD0E9EFBFFA85910EAF117F9F1FEB1DB3FF7,
		ram_block3a_2.mem_init3 = 2048'hFBC70103BA79FE988CC3FA91A59D9F7CFF1F90E17806524B92FCFEB892D7FE23C14D36EFFD2384F7A4C68553CCE9FE3F7BC75933FEEF39FFFD22901FBFAF483BCC59EF7D4F91D951CFFE7FFFF2AF6A76BDC22C1A9CF9F82D01D6F81F7FCB77F7D283F9EDF39C5C0ACDE9BD1C25C88A5F9EDD677FDF47B6CDF25D533ECCE5AC3D6BCE3877FE3FFFFFFF6ABDF333A7493F4C40849C6FCAFC77E8139F7EAF32DFFDFEAA0F9E9408DCFDF1DAEE69FF3706FBABB47EDCFA00490C9C04FD1CF1C6385BC57B0EF132BDC9EFC46C65CEC407DD5D07DC2B1BD6E73B172E2567BFFA863726BC04E4BC69D5B833EBAA83E2BF668D3FF5423E739D4064BCADD5BB88FFFF3C06,
		ram_block3a_2.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_2.operation_mode = "bidir_dual_port",
		ram_block3a_2.port_a_address_width = 13,
		ram_block3a_2.port_a_data_out_clear = "none",
		ram_block3a_2.port_a_data_out_clock = "clock0",
		ram_block3a_2.port_a_data_width = 1,
		ram_block3a_2.port_a_first_address = 0,
		ram_block3a_2.port_a_first_bit_number = 2,
		ram_block3a_2.port_a_last_address = 8191,
		ram_block3a_2.port_a_logical_ram_depth = 19200,
		ram_block3a_2.port_a_logical_ram_width = 24,
		ram_block3a_2.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_2.port_b_address_clock = "clock1",
		ram_block3a_2.port_b_address_width = 13,
		ram_block3a_2.port_b_data_in_clock = "clock1",
		ram_block3a_2.port_b_data_out_clear = "none",
		ram_block3a_2.port_b_data_width = 1,
		ram_block3a_2.port_b_first_address = 0,
		ram_block3a_2.port_b_first_bit_number = 2,
		ram_block3a_2.port_b_last_address = 8191,
		ram_block3a_2.port_b_logical_ram_depth = 19200,
		ram_block3a_2.port_b_logical_ram_width = 24,
		ram_block3a_2.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_2.port_b_read_enable_clock = "clock1",
		ram_block3a_2.port_b_write_enable_clock = "clock1",
		ram_block3a_2.ram_block_type = "AUTO",
		ram_block3a_2.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_3
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block3a_3portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[3]}),
	.portbdataout(wire_ram_block3a_3portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_3.clk0_core_clock_enable = "ena0",
		ram_block3a_3.clk0_input_clock_enable = "none",
		ram_block3a_3.clk0_output_clock_enable = "none",
		ram_block3a_3.clk1_core_clock_enable = "ena1",
		ram_block3a_3.clk1_input_clock_enable = "none",
		ram_block3a_3.connectivity_checking = "OFF",
		ram_block3a_3.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_3.init_file_layout = "port_a",
		ram_block3a_3.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_3.mem_init0 = 2048'h24000027A397FBFDD43877854003C992D66E003B3D80002FA89F543250768D04020BC99717EFF91FFFC20027B479D2BAD818DF868CBF18038FF7C94FFDABB5200C863FA6D0C44906E51A040267FFF23D7FA98E9C21BC4B5B286074E447E2881271DBFEFFFE5802FF2820CB7F3FA57BFF4A12002AC88000672BE3E5041301797EFFFFFFFB37EFF9B1D57765401081B4FBF0F7C77F408446079F7FFFA221EE67DC03DC00401034F20163FD83D45E2FF069D001080100008080402040F7DDE81C6C1813F2D5803A0D3C67EF3F7FBFC9045FE4B000B87BFF2D697D7FF3F6EB080003B30090B2E62EB16D037B3A346E0DD7029E70C03FBFB5CBDB8009518955D19FB8,
		ram_block3a_3.mem_init1 = 2048'h8010C32183F90028895016402DEFE742D062A6A21840824DC1FD000110B8005108FBE0439028C60E50000C7C85590000F80004008CDFF143B831800C380258B821BC9001A24041A1187DBF02F43880080C9C727E91F70030E780A21819748FDBF03C20CD2E7A34B381DD57D00E0101181DFC2F03F81942C5876F7ED3EDC14DF183B1D06CF46B473CF435A0A0805FD5D8A508F1E2C1784608D97734CEF1AC51053837E7EF04866FC04033250D99E0120890F2403C3BAEE32C806E4F7261F4838B59F001BC558881FDD70FE7E98887DCA06378554B987C2537C803047F016FE5E5E87DF9D24078D352D63930BC82002027206FE1F5A4A1FF87E1F10D2AD65C201B,
		ram_block3a_3.mem_init2 = 2048'h01AEA803C3D800320BFA10733438C4C2161811F1423E782445C8003055FA13EE3432C22A9E11415000BB646415D000301FEA17C3A42A936C0218071B103ED64C099080123BFE0C63303F00800C3039FF525EFA00AB11010B1FFC8B02A01D00000021407F155EFC282E30100C47FE0522BD7F0108000841F7E03FD713B13020125F9EB04BDC2F1068000441809A6DF2004E00801017DF1413FA25B1E80000462F957E2A202C50843A0D7E4007DC2E31C80002CD3C05FFE282544280006FFF101BFC2A01C002028008217C6100362000A80FEFF533DE28CCE00008002041FE08004C00008A1BAF9640583180620000801A3179802079E000080FFDF543B06104E0,
		ram_block3a_3.mem_init3 = 2048'h019F007B317F03600A2E03802EB44004303F27D0517FC27B10FC4C039A2C041846D04098847F4CE7009E01738BEA1F42CE12A10070562004010F11D8039C000B03D819A54F13C10040681200001D016407A0042A02FF3C214413C10453580441927189C001BC000A15FE81200039D10C32402000257D8AC2023C012E12FE002143394B0478C50228013D862C1262003E12FA20B04E290F0479280040013D84840BE2041E13FA28E0D4B907006C008000013CA1230A02410D13F60969D03980006860800030BC881006EA040F827F09A512B9C2021461901000BF86014A8C2427837A04A0F83D40301860800201FC000025C42A330BB20CA13439C28A20403006,
		ram_block3a_3.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_3.operation_mode = "bidir_dual_port",
		ram_block3a_3.port_a_address_width = 13,
		ram_block3a_3.port_a_data_out_clear = "none",
		ram_block3a_3.port_a_data_out_clock = "clock0",
		ram_block3a_3.port_a_data_width = 1,
		ram_block3a_3.port_a_first_address = 0,
		ram_block3a_3.port_a_first_bit_number = 3,
		ram_block3a_3.port_a_last_address = 8191,
		ram_block3a_3.port_a_logical_ram_depth = 19200,
		ram_block3a_3.port_a_logical_ram_width = 24,
		ram_block3a_3.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_3.port_b_address_clock = "clock1",
		ram_block3a_3.port_b_address_width = 13,
		ram_block3a_3.port_b_data_in_clock = "clock1",
		ram_block3a_3.port_b_data_out_clear = "none",
		ram_block3a_3.port_b_data_width = 1,
		ram_block3a_3.port_b_first_address = 0,
		ram_block3a_3.port_b_first_bit_number = 3,
		ram_block3a_3.port_b_last_address = 8191,
		ram_block3a_3.port_b_logical_ram_depth = 19200,
		ram_block3a_3.port_b_logical_ram_width = 24,
		ram_block3a_3.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_3.port_b_read_enable_clock = "clock1",
		ram_block3a_3.port_b_write_enable_clock = "clock1",
		ram_block3a_3.ram_block_type = "AUTO",
		ram_block3a_3.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_4
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block3a_4portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[4]}),
	.portbdataout(wire_ram_block3a_4portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_4.clk0_core_clock_enable = "ena0",
		ram_block3a_4.clk0_input_clock_enable = "none",
		ram_block3a_4.clk0_output_clock_enable = "none",
		ram_block3a_4.clk1_core_clock_enable = "ena1",
		ram_block3a_4.clk1_input_clock_enable = "none",
		ram_block3a_4.connectivity_checking = "OFF",
		ram_block3a_4.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_4.init_file_layout = "port_a",
		ram_block3a_4.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_4.mem_init0 = 2048'h27F7FC27B397F1199C18774440024800666F7FCF3FFEFC2FB83FDA4E984F0A040208410407EFF607FD3EBC27E458D10008035D0780039804AFF7896FFDA136202CBDBCE870C4CA07AC1B40067FFFE23D7FEF8F8821A00A3FE861F0E457E1C81567FBFEFFFE4FFEFF2820CF80BFA57BFEFA1F8026F3BEFFFFEFFC07FE7B797FEAFFFFFFFBF7EFF9B5B7601DFFFEAE01A806EFC77F40844607DF7FFFEEE4EE6183F3DC00401000F6F5EBFD802D61E8F17ECFFFFFFF5FDFBFF7BFBFF7FFFDEF7FFFFFFE4FB4D7FEFFFFF7EFFF7FBFC904030049DDC7800CE0FF4541040424E6FF27B3008FB2160A80074B0F132B4F31D7FFFFFFFFC00031C9DBFFCD5FF94781AFFF,
		ram_block3a_4.mem_init1 = 2048'hDBFB436003BB0028D8901609FDEFE77DD3CA6AA7FFFA030401BD0001B0180051F8FBE07D93C83A0FFFFF0F7F459B000078800008FCDFF17DBB81340FFFFF59D4E1BE900121804109F87DBF3CF7E9340BAFBF70A151B60031A000A218F977FFDEFBDD3CCD7EFF3263319E57F088010018FDF8E76CFBD9BECFFFEF799F1D825ED0C221507CF46B27BFF1C5ACAFE15FDC31DD0BFFC3427F8418F974DE2EF39D3D0FBEF7F815F48657E240102519F9E3F4FE9BD0FC3735BEF95D7CAF4F1261B4809D79F7F9FB5BEB7DE7F37FF89E7C679C03E3585019B879F778C3F0FC6FB03FF80A781DF8F240F8D254F63AFFFC87FFFC27682FFC0BF4B1FD07E1F00D0CC65FEFEB,
		ram_block3a_4.mem_init2 = 2048'h016E2802CBD8002BEFFDE45473D83CC7F7FB1110C2FF74044DD00029FDFDEFDD33F22C67FFFF4110003BF4601FC00038FFED67ADE3C87CA7FEBF0760405EE6001B90800B6BF9FFBF72DEFEA72FF630FFC05EFE003B11010ACFFDF1FCE3DCBF27FFFF407FD47EF8003A10100CDFFFD8B8BFDEFF6DFFBB41F7E01FD313B520200BEF9EFF7CD7CEFE6DFFFE40BE88CDF20026208009EFDDDDBCF7CCFF25F7FF4621455E88203450842BFD7E2FB5D34CFF86FFFE400005BF90827C0200087FFF07FDF3CB5183FFFF8000017D7C002E6000A93FEFC1BDD3C96C67FFFB0020017E08002C00008BFBAF9E2C50C9BA67FAF7800A117B802069C00009FFFDF37CB1C97AE7,
		ram_block3a_4.mem_init3 = 2048'h011E8073EF7CFCFC8FEFFA89E48D8004309F87D0519E4273EEFFF4FD9AF4FC0F804D8088843FC4E701FE0153FFE9EE3D49F67C03B06FA004012FE5D802BF003BCFD9E91FCBD49E05E06F9200003F054407A00432BEF9F40FC3D3B803334B8441923381D0037C0002FDF9AD5E83D99E0BB74D2000057F8140007C0136FEFDAC7FC1D93E07B8CF8228017F8420126600367EF8A49FCFC93E07BCCB8040017F84840E620406DFF8E49F57D92E05BF078000017CA0000F804114BFF4E51F53D93E07AC0B800030FC880002EC0416C67FC59F17D92E07D7779010003F86014E84243EEF7DE49E7FDD3E37E38B8002013E800025C02A2AEFF5649E73D9BC8EFFFF3006,
		ram_block3a_4.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_4.operation_mode = "bidir_dual_port",
		ram_block3a_4.port_a_address_width = 13,
		ram_block3a_4.port_a_data_out_clear = "none",
		ram_block3a_4.port_a_data_out_clock = "clock0",
		ram_block3a_4.port_a_data_width = 1,
		ram_block3a_4.port_a_first_address = 0,
		ram_block3a_4.port_a_first_bit_number = 4,
		ram_block3a_4.port_a_last_address = 8191,
		ram_block3a_4.port_a_logical_ram_depth = 19200,
		ram_block3a_4.port_a_logical_ram_width = 24,
		ram_block3a_4.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_4.port_b_address_clock = "clock1",
		ram_block3a_4.port_b_address_width = 13,
		ram_block3a_4.port_b_data_in_clock = "clock1",
		ram_block3a_4.port_b_data_out_clear = "none",
		ram_block3a_4.port_b_data_width = 1,
		ram_block3a_4.port_b_first_address = 0,
		ram_block3a_4.port_b_first_bit_number = 4,
		ram_block3a_4.port_b_last_address = 8191,
		ram_block3a_4.port_b_logical_ram_depth = 19200,
		ram_block3a_4.port_b_logical_ram_width = 24,
		ram_block3a_4.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_4.port_b_read_enable_clock = "clock1",
		ram_block3a_4.port_b_write_enable_clock = "clock1",
		ram_block3a_4.ram_block_type = "AUTO",
		ram_block3a_4.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_5
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block3a_5portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[5]}),
	.portbdataout(wire_ram_block3a_5portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_5.clk0_core_clock_enable = "ena0",
		ram_block3a_5.clk0_input_clock_enable = "none",
		ram_block3a_5.clk0_output_clock_enable = "none",
		ram_block3a_5.clk1_core_clock_enable = "ena1",
		ram_block3a_5.clk1_input_clock_enable = "none",
		ram_block3a_5.connectivity_checking = "OFF",
		ram_block3a_5.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_5.init_file_layout = "port_a",
		ram_block3a_5.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_5.mem_init0 = 2048'h220002201344FBF7DC3DAF85BDFFC81A866E00033D8002281841DEFED85BBD84FFFF811E07EF1017FC8202202447D3BF98094E077FBF981E0FF7B84FFD8132204CE5BFEE70C1AC06EC1B801E9FFFE03D7FA0708FC19F8B7FE86000E4981F081E87FBFEFFFE4FFEFF2820CFFFBFA57BFE45A0002ECFBEFFFFEFFFE7FE7B797FFEFFFFFFFBF7EFF9B782F77DFFFEAFB7FFF69FC77F40844607DF7FFFBE50E0F7DFF3DC00401000F6F5EBFD80037FE80E9CE0010801000080800020408080200000181240709020002400020000041FFFFFE4F9DDFFFBFFEDE545410004200000000C1F9FB203EA80074B7CF2B86F81D7FFFFFFFFFFBFCC26200008FFF9447D1B38,
		ram_block3a_5.mem_init1 = 2048'h8010432003850028C71016073DEFE700D05A20AA0840027F018000018D18005718FBE0009018000040000DFFC5900000AF8000069CDFF141B8110200200059FCE1819001F6804107187DBF41F4390200008072FFD1830031DF00A2161977FF93F81D20C0204236FFB18557F0AF0100161DFC1F01F81900C004007FFFFDBD54B1BA3ED076346B1F8DF815A2A00443DDEFFD38F7C33C6F441219740B86F80D13011001FFFFF431C0222830251719E018009847423011A2FB7FFC5068D31F3B009799F4018A510D03E00201FFFFFC5803C31D07901318782404C000066A0020FFFFF85E07D21C57925E163A202E820022202008FFFFF4EE47C70E0F8D06065D0007,
		ram_block3a_5.mem_init2 = 2048'h0145A802CBA000251FF80450740886C0020811FFC2006C04480000275DF80FCC342380E28201417C000024601C6000361FE80780E40A10E400000600000002001C7080053BFC0422740E00A0002031004000860038B101011FFC8700E40E00200021418054620C0038D0100E5FFE0021B95C01680008413860680F13B0C020075F9E8049D01C00680004403E88F80A0021C080071FDD0411F21E8168000047AF05016820239084271D7F0005D01C0008000040FD4583B482738200067FFF8001F0090348020280000103000035E000AB1FEFE111D2184C68000800200178080067C0008B1BAF8C005019806A0000800A114C8020670000071FFDF040B05900E8,
		ram_block3a_5.mem_init3 = 2048'h01C000652F7E00008E02008004A48004308070F051C442640EFE44009E040600204080888420008701C201608FE805814C0700083066A004014010180385002C0FD809454B1082086068920000000C24078404250EFD3400401380083348844192018620030200050DFC8501000982083740200005458040020401200EFC042141090A043CC5822801618420131A00310EF804914E090E043CC08040014184840F1A04000FF8048154890608354080000140A0000F1841050FF00509500902082820800030C0880006040401967F05851689020A34E19010000186014E3424279F7804807C0D0238000080020160800025282A251FF004807409828020403006,
		ram_block3a_5.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_5.operation_mode = "bidir_dual_port",
		ram_block3a_5.port_a_address_width = 13,
		ram_block3a_5.port_a_data_out_clear = "none",
		ram_block3a_5.port_a_data_out_clock = "clock0",
		ram_block3a_5.port_a_data_width = 1,
		ram_block3a_5.port_a_first_address = 0,
		ram_block3a_5.port_a_first_bit_number = 5,
		ram_block3a_5.port_a_last_address = 8191,
		ram_block3a_5.port_a_logical_ram_depth = 19200,
		ram_block3a_5.port_a_logical_ram_width = 24,
		ram_block3a_5.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_5.port_b_address_clock = "clock1",
		ram_block3a_5.port_b_address_width = 13,
		ram_block3a_5.port_b_data_in_clock = "clock1",
		ram_block3a_5.port_b_data_out_clear = "none",
		ram_block3a_5.port_b_data_width = 1,
		ram_block3a_5.port_b_first_address = 0,
		ram_block3a_5.port_b_first_bit_number = 5,
		ram_block3a_5.port_b_last_address = 8191,
		ram_block3a_5.port_b_logical_ram_depth = 19200,
		ram_block3a_5.port_b_logical_ram_width = 24,
		ram_block3a_5.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_5.port_b_read_enable_clock = "clock1",
		ram_block3a_5.port_b_write_enable_clock = "clock1",
		ram_block3a_5.ram_block_type = "AUTO",
		ram_block3a_5.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_6
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block3a_6portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[6]}),
	.portbdataout(wire_ram_block3a_6portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_6.clk0_core_clock_enable = "ena0",
		ram_block3a_6.clk0_input_clock_enable = "none",
		ram_block3a_6.clk0_output_clock_enable = "none",
		ram_block3a_6.clk1_core_clock_enable = "ena1",
		ram_block3a_6.clk1_input_clock_enable = "none",
		ram_block3a_6.connectivity_checking = "OFF",
		ram_block3a_6.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_6.init_file_layout = "port_a",
		ram_block3a_6.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_6.mem_init0 = 2048'hFC0003D01E84111093E824DA00027DB11599801E878003D807C1200027F007FA02087FF51F009018C30203F0138038006378C9FA00023FD104106F74438133E81B64C0A18F14E7D8EC1B1DF3004012480C70031FFF7FF01817BFF73AE000CEF10040400148100100D77F3200405BE501FFBFDFC240800001020004041000282A008020000000077182600540108000A800807C80BF7FB9F0000E0C2280E061800002FFFEFFF5820160003FFF7FE80083400108010000808000204080802000001812401B60200024000200000409040300000080000C2033B5410004200000000000800DF7EA80074B7FFFA79E01D7FFFFFFFFFFBFFDEFFBFFCDFFF9440103FF,
		ram_block3a_6.mem_init1 = 2048'h8010BE77EA01FFFF207FFFE022001980604623320840EF84FE00FFFF40FEFFF007003680680403D0400092003E10F7FD28F7BFC083048EC1400603F02000A4101C00FFFE606FFFE007A82080142203800080002006026FEA00FFBBB102A00212401621602042C8030E04380E09D6EFD107300100081003F0040000830200A48E82C01BF530C0640C8006A34000430400028810CC81AF37F106C8008700081391170100000281401501903FF1060C10004050C3F01FA2C10C0380683E01303BF1060C018B790903F00781808003C0001D01407FF116842403AC0007DA0F20200023DC007C0050FFF11082202FFA0023C03F8800012760440100003DA01582000E,
		ram_block3a_6.mem_init2 = 2048'hAE8557BFF78FFFC009100B51880605200208FE103FC063FEE007FB805500004D9824800A8201FC7C7F8063FFE447FDD0180004C18804111C0000FE003FC001FFC81FFB6020000423880800180020FF007EC084FEE81FEFE000048300080000580021AF0077A20DFFC81FBDAC40860021095001180008DF3079A805DFC81FFFA24A088049080000580004BE003F0803FFD03FFF60005304110A0081100000BDAF7F006AFFA01DFFC200810005A80200D00000BFFD77438FFFD02FFFE060008001280600F00202FFFFFE807FF7A42BFFC8001269112A07CED000087F7FFEF86FFF847EFFEA14927E00780683120000FF3FBEC87FBEE138EAE0010007C020460310,
		ram_block3a_6.mem_init3 = 2048'hFE007D8120020000600201783FC47F7EFF4060EDFE449FC000244401720404B837807EFFFD20C09FEE83DF8088000F80B40201F82EC63BFFFD40F017BC857FC8004007C5BF1781D87F887FFFFF81EC3FBD80FF4000013B80AC1E81982CA87FF7DEC17FFDFC80FDC005008980BC0601F82A80677FFF853FCFF905FBE000040BA1ED0689F430257FFFFFA17FFF3A03EFF000400310FE028DF428205F7EAE015FFDFB03FFC000080B00E08287E824206EFFEF807FFFF803FD4400000A08E806807820007EF77B804DFFC007EFE080070A042A86837A1C417F3FEF8177BFF206FFC680000701C80480D800006FFFFEA07F3FF107FFC009000F01880401782040FFFB,
		ram_block3a_6.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_6.operation_mode = "bidir_dual_port",
		ram_block3a_6.port_a_address_width = 13,
		ram_block3a_6.port_a_data_out_clear = "none",
		ram_block3a_6.port_a_data_out_clock = "clock0",
		ram_block3a_6.port_a_data_width = 1,
		ram_block3a_6.port_a_first_address = 0,
		ram_block3a_6.port_a_first_bit_number = 6,
		ram_block3a_6.port_a_last_address = 8191,
		ram_block3a_6.port_a_logical_ram_depth = 19200,
		ram_block3a_6.port_a_logical_ram_width = 24,
		ram_block3a_6.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_6.port_b_address_clock = "clock1",
		ram_block3a_6.port_b_address_width = 13,
		ram_block3a_6.port_b_data_in_clock = "clock1",
		ram_block3a_6.port_b_data_out_clear = "none",
		ram_block3a_6.port_b_data_width = 1,
		ram_block3a_6.port_b_first_address = 0,
		ram_block3a_6.port_b_first_bit_number = 6,
		ram_block3a_6.port_b_last_address = 8191,
		ram_block3a_6.port_b_logical_ram_depth = 19200,
		ram_block3a_6.port_b_logical_ram_width = 24,
		ram_block3a_6.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_6.port_b_read_enable_clock = "clock1",
		ram_block3a_6.port_b_write_enable_clock = "clock1",
		ram_block3a_6.ram_block_type = "AUTO",
		ram_block3a_6.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_7
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block3a_7portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[7]}),
	.portbdataout(wire_ram_block3a_7portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_7.clk0_core_clock_enable = "ena0",
		ram_block3a_7.clk0_input_clock_enable = "none",
		ram_block3a_7.clk0_output_clock_enable = "none",
		ram_block3a_7.clk1_core_clock_enable = "ena1",
		ram_block3a_7.clk1_input_clock_enable = "none",
		ram_block3a_7.connectivity_checking = "OFF",
		ram_block3a_7.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_7.init_file_layout = "port_a",
		ram_block3a_7.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_7.mem_init0 = 2048'hFC0001F00F847BFFDFE8245E00027DA007FF000FBF8001F81F817EFEFFF000FE02083FE40FEFD03FFF0201F017C07BBFFB7C53FE00023FC00FF7F87FFF8131E03FC47FEFFFD51FDF93245DE20FFFF27D7FFFFF9FFFFFFB7FFFFFF7FEFFFFCEF007FBFEFFFE5FFFFFFF7FFFFFFFFFFFFFFFBFDFE247BEFFFFEFFFE7FE7B797FFEFFFFFFFBF7EFFFF081F77DFFFEAFB7FFF6FFFFFFFFFFFFF7DF7FFFE280E06180000000401000820160000000801FFF01C001080100008080002040808020000018124013E0200024000200000409040300000080000C2027FD41000420000000000080000216F9F82208122FFFBF09008210800000000000000850023FFDBF3F,
		ram_block3a_7.mem_init1 = 2048'h80107F77EB81FFFFC07FFFF02FEFFF81F05EA1B208406FFFFF81FFFFC07EFFE00FFBF681F81C81D040001FFFFF91F7FDE877BFC08FDFFFC1F81781F020007DFCFD81FFFFA0EFFFE00FFDBF81F43B8180008072FFD7836FFB80FFBBA00BF7FF93F81F21E020427EFFBF857FFE88D7EFC00FFCFF01F81981F004007FFFFF81FFFF03FFDBE434E81F8DF817A1E000435DFFFF89F8EF01F0F7E00FF80F07F81D919116017FFFF680F01701B07FE10FE81600D84741F017A2FB7FFF80081F01F03BE10FF80189790E01F00F01FFFFFF80003E01003FE11EFC2403E80005FA0FA07FFFFBDC007E0050BFF016B8202FFE0021E02F887FFFF7C0444700003DA007DE0007,
		ram_block3a_7.mem_init2 = 2048'hAF84FFBFFF87FFF00FFC0F10F81E85E002087FFFFF807FFEEC0FFBB05DFC0FCCB83700E282017D90FFC017FFFC47FDF01FEC0F80E80E10F400007F007FC007FFD81FFB702BFC07A2F81E003000207E003EC082FEF81FEFF00FFC8100E81E007000216E0037C209FFF01FBDBC4FFE0020B95E017800085F3079C803DFF01FFFB24F9E8048D81E007800047F007FC803FFF01FFF700FDE0410FA1E817000007F20FF400AFFB03DFFF20DFF0005F81E005000007FFD7783FFFFF02FFFF06FFF8000F80F01F00202FFFFFF807FF7A42BFFF80FFFF110FA1F4CF000087F7FFFF96FFFE43EFFFA1FBFFE01781F01720000FF3FBFC9FFBEC178EAF00FFDF7C1B05F01F0,
		ram_block3a_7.mem_init3 = 2048'hFFC0FDF12F7C0000EC0201F01FE47F7EFFC000DDFF84DFF00EFC4700FE0404B017C07EFFFD60409FEF82DFF08FE80780F80701F03EE63BFFFD00F01FBF847FF80FD80F85FB1781D05FE87FFFFF80EB5FBF80FF700EFD3F80E81F81901FE87FF7DE81FFFDFF00FDC00DFC8DC0B81F81F81FC0677FFF85BFCFFB05FBF00EFC0FE1E91F89F41EE57FFFFFA0FFFF3B03EFF00EF80790FE0B8DF41DE05F7EAF00DFFDFE03FFD00FF80FC0F09B87E01C606EFFEF80FFFFFE03FD540FF40F48F81F807008607EF77B81CDFFC603EFF0867F0FC43A9F837214017F3FEF81F7BFFC06FFF68F7C07C0F81D80F000006FFFFFA1FF3FF507FFF00FF40FC0F81D81F020407FFF,
		ram_block3a_7.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_7.operation_mode = "bidir_dual_port",
		ram_block3a_7.port_a_address_width = 13,
		ram_block3a_7.port_a_data_out_clear = "none",
		ram_block3a_7.port_a_data_out_clock = "clock0",
		ram_block3a_7.port_a_data_width = 1,
		ram_block3a_7.port_a_first_address = 0,
		ram_block3a_7.port_a_first_bit_number = 7,
		ram_block3a_7.port_a_last_address = 8191,
		ram_block3a_7.port_a_logical_ram_depth = 19200,
		ram_block3a_7.port_a_logical_ram_width = 24,
		ram_block3a_7.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_7.port_b_address_clock = "clock1",
		ram_block3a_7.port_b_address_width = 13,
		ram_block3a_7.port_b_data_in_clock = "clock1",
		ram_block3a_7.port_b_data_out_clear = "none",
		ram_block3a_7.port_b_data_width = 1,
		ram_block3a_7.port_b_first_address = 0,
		ram_block3a_7.port_b_first_bit_number = 7,
		ram_block3a_7.port_b_last_address = 8191,
		ram_block3a_7.port_b_logical_ram_depth = 19200,
		ram_block3a_7.port_b_logical_ram_width = 24,
		ram_block3a_7.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_7.port_b_read_enable_clock = "clock1",
		ram_block3a_7.port_b_write_enable_clock = "clock1",
		ram_block3a_7.ram_block_type = "AUTO",
		ram_block3a_7.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_8
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[8]}),
	.portadataout(wire_ram_block3a_8portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[8]}),
	.portbdataout(wire_ram_block3a_8portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_8.clk0_core_clock_enable = "ena0",
		ram_block3a_8.clk0_input_clock_enable = "none",
		ram_block3a_8.clk0_output_clock_enable = "none",
		ram_block3a_8.clk1_core_clock_enable = "ena1",
		ram_block3a_8.clk1_input_clock_enable = "none",
		ram_block3a_8.connectivity_checking = "OFF",
		ram_block3a_8.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_8.init_file_layout = "port_a",
		ram_block3a_8.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_8.mem_init0 = 2048'h20452D478A1453D6DBAD7D0144F36CBA97991C1E1DF2DDAF8F395E0E9542A64C9B3CC3F707C55579C09AA92126AA70064139D0F2230F3D1C87F08E64F1A1302EBD7796A5B7C5EE40D421854F32F9D22D4C4F809C8534287D18F8B3EC959F4A1875DAF6796A444DE92B620AA43FA7F3A7490F4886C6949E8B4FB365AE7A487CFAC5BA7C5813CA75B7E0E065C4D88405FB64C06D41170DA977080E8F32B3E4E3D9D0C4767AF135E225EBB1281EBF8DB9177B99C88F04CF818150277498DC64572D181F77B9A52236659763A8782F19B7F3A03194B1D96C65E7755392A628E8E522320A803D0766F9A12A4F5E25EF270D099F7B898A8A81E68B020CFA5B3C593FB9,
		ram_block3a_8.mem_init1 = 2048'hC9336670AA49CF6A8DDF1F0965C5159347F62DBF0F522AD63EB8C8E569FADCC0103BA0D5CF8460C75B829CE15E52F54CAF9193C68CCCBF45BE22B6F3F6C43C18D886F03E6620EF45BAFDBE597669308183A330E9D4176D79D96BB38739722B1F763F29C16673EC0B265C7FC40C47E150E5B4D34E7E91EAC7ADC57A930518CCC8E39CDAEC3063246DE174ACA0E143D559215BBDCD77E7B76A0F64BB6EB1B9B9839047FC6326F36B7468B3A79BFB8EF4D689C37BBB1FAEF36F5257181F7F7599E1CF955BAE738D5DE222F3E294CD11EF4A096CF9991038F619EDE07D6E31FBF66938BC9E5410D796D81609A46DB615E90E7C6F9273A57055C788C91DA61400EAE7,
		ram_block3a_8.mem_init2 = 2048'h04A4082AF3CB455B2F5DF176B69647058719D2F3EF0369D64F8360837545C65CB1E08C0ECA6160DCDC73A16CF546B512B9A72FCAE98A39E6BC1106722AD88A941E5C926570E50C32F22B788404B0B9064800B6887FBBEB708ABDADD00818B31F56E9EFC7D722885FB8F7B88E45C78BA129DB9FE9F299D333F958D757C96CBD22CF89ED4ACB2ED24C06AC7526C85C6BC4A921C10C16D3559087FCFBC11770F728ED484836B0D5DF4E0CFB0035AF517686D08EA4D867BBC897FD0277E473E893BE28E911A2B3BAAA506F3648A7BF2179BA260A7935DA56CC53F43972681D7E6D23F5B286DA55B6542C7C5F316EFAE5E90F11CBC2AE71D082CA9BCC837EB1CD67B6,
		ram_block3a_8.mem_init3 = 2048'h8957344BB02A0D2CEAE2397157B41006788B10E5DB3E82DB3CA7749532774EA2C74CD8ACA467CCB7EEEE51F0EEABAF4005C3C1C3E6762A4475465199A1B504BC4B4969C77B968118D6E93356AC3B0A6427C6447E042573054ED3F91F2E285F479A938D74EC04A18DDD488146AE4B573E1ED965427D5598C1293CEB2AC0352729412049D7DA0567EC5F3D4D73326BA67D1EF0B51DDE83CCF699C1C77E023D9FDCEB53E6D60B08F21AE7900689C7708C2E4704AC528E8A7D0C3904817CDB8D3439C5385C873BE80C0F43C58F268227D6D437B3EE0B9E813739C73FC79F7CBC2C3F9B4765527F254A1801C9EC1604A4D932E5A46FA08F014C9F4FB40542FC54FA77,
		ram_block3a_8.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_8.operation_mode = "bidir_dual_port",
		ram_block3a_8.port_a_address_width = 13,
		ram_block3a_8.port_a_data_out_clear = "none",
		ram_block3a_8.port_a_data_out_clock = "clock0",
		ram_block3a_8.port_a_data_width = 1,
		ram_block3a_8.port_a_first_address = 0,
		ram_block3a_8.port_a_first_bit_number = 8,
		ram_block3a_8.port_a_last_address = 8191,
		ram_block3a_8.port_a_logical_ram_depth = 19200,
		ram_block3a_8.port_a_logical_ram_width = 24,
		ram_block3a_8.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_8.port_b_address_clock = "clock1",
		ram_block3a_8.port_b_address_width = 13,
		ram_block3a_8.port_b_data_in_clock = "clock1",
		ram_block3a_8.port_b_data_out_clear = "none",
		ram_block3a_8.port_b_data_width = 1,
		ram_block3a_8.port_b_first_address = 0,
		ram_block3a_8.port_b_first_bit_number = 8,
		ram_block3a_8.port_b_last_address = 8191,
		ram_block3a_8.port_b_logical_ram_depth = 19200,
		ram_block3a_8.port_b_logical_ram_width = 24,
		ram_block3a_8.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_8.port_b_read_enable_clock = "clock1",
		ram_block3a_8.port_b_write_enable_clock = "clock1",
		ram_block3a_8.ram_block_type = "AUTO",
		ram_block3a_8.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_9
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[9]}),
	.portadataout(wire_ram_block3a_9portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[9]}),
	.portbdataout(wire_ram_block3a_9portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_9.clk0_core_clock_enable = "ena0",
		ram_block3a_9.clk0_input_clock_enable = "none",
		ram_block3a_9.clk0_output_clock_enable = "none",
		ram_block3a_9.clk1_core_clock_enable = "ena1",
		ram_block3a_9.clk1_input_clock_enable = "none",
		ram_block3a_9.connectivity_checking = "OFF",
		ram_block3a_9.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_9.init_file_layout = "port_a",
		ram_block3a_9.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_9.mem_init0 = 2048'hF9F0FB0C3A94DB3A96AC6E9945FACC18A40CC3AA87F4FB3C1539D2260E75ADFAE60C09FF17C79970C2C2A7B013E4D0834336DEE322039C1D27F75954438BB3EF3BF500E46B15624CCF155D73354020494C2B948EEF17433FB3BD032AA5D20AFE04FA46E7FA43FC15467CF39BD85BEB0E430F860AD4B68077AA5C05AC50496F6A87C2E880642737F585F055E39E8404EF72A3C52E5E8C60F5DC6FBF7A45ECE79B425EF4649A848221E04D3A64658D912DD1BF2F71040F80C08FAF4498FCE3168E1816E29914FEF7FFD702117824CFF4D78449C58893EFA1AF954F0444E706FD06131D81BA4222F8356B49BB2C2EA755198E70ABD32FE5A39323C958412F8D377D,
		ram_block3a_9.mem_init1 = 2048'h9331EB236335CF6FDF1E3F6F2244498CE246A92FFD5027ED9AC0258F81DA1F751F0036486A5CF8CFFB8098AF0E1B32317CF49FC68F04AE51C796B2A337CAD118A41BBFC1F6A645A50DB9B0C717EBB40923AD30ED408760E372EDAAB912B4A3574BDF2D61206FA6672F853320E9926B42A73035078F517FCBE40B44DB3101BD852B7298F670E97F9D98D7AF4C005F157F7F0BB9ECEBAC866AC6F6AD87120CBF95333354515445D2A72030352FE623D0AAC6647DF439B2F11EDE230DBF67FBB3CD9611219871BD7DEDD30FF59D7331487D47799D599AB4273FAA03BD5F99A7ABF9611C03DA447DF35D108BE8BCF6FE3A2D382F9BF964B4574349020D0CC58D673A,
		ram_block3a_9.mem_init2 = 2048'h2E6695A3EFE7BDFC1B521632E44AE60276E8117E1661777C4F098004DD4C0B4F362020ABFFF1603CFF5B967E77D74CF4DDE81CE6E864D5FF42B0265A97E65A5C0A9DE37468F8046E22DC061D2BF0B9FB1E0E8400FE9929A812BEFD8E61C805B6B9F9CCFDF7F29D7CCC10B49C48CE53AAA95061280D9851B1686B975BADBFE112EE1A954CC0FFECE9FF24F086BEFD9ACD7442FF532D5A4D9CBE72C769F7F1F5A07D290A7CA611ADEF2D386805BA1FC74AFCF86F6D37C7E7EB59C2A8A4602990632E85C372DFF7A17B25AE7BD1B562EF98101271182A274E4797F913374BFF49774EDECCAA528634007810080F02E5EC3E377C62284DF08AB9114C0741A0791B4F,
		ram_block3a_9.mem_init3 = 2048'h9A23C145A73C018C650F8078BEEC5C447F2EC2F97BB4D274B6B744C4DA9684B3A68DB4BAA5648CA7A6A7C583FDA85C00381384ABF077B864F521A591BC9D586A44C10B675B17C680F16897EFB11BAC5EBDA42C3336E3B2808113818F7448B7C7D273740CF150DD41EDEAA58391B580DFAB102447EF353B4270145362729683ABCDC64CF792F5FEF847B12E3D337649723AF2861F6F63ECF6CD309F7E81505EC47EDB8FCA9F0A9B29F0D266E1D52106BB0970FFF35C08C91DAD00E34FE06EA269C4118CF132A008D84787258286270FC40ED0637BFF113B172FA32791708C2426A74626634EDDA4B4FB084AA2A4E35D30E5466E4D3B422F62984C67763FE5BC7B,
		ram_block3a_9.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_9.operation_mode = "bidir_dual_port",
		ram_block3a_9.port_a_address_width = 13,
		ram_block3a_9.port_a_data_out_clear = "none",
		ram_block3a_9.port_a_data_out_clock = "clock0",
		ram_block3a_9.port_a_data_width = 1,
		ram_block3a_9.port_a_first_address = 0,
		ram_block3a_9.port_a_first_bit_number = 9,
		ram_block3a_9.port_a_last_address = 8191,
		ram_block3a_9.port_a_logical_ram_depth = 19200,
		ram_block3a_9.port_a_logical_ram_width = 24,
		ram_block3a_9.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_9.port_b_address_clock = "clock1",
		ram_block3a_9.port_b_address_width = 13,
		ram_block3a_9.port_b_data_in_clock = "clock1",
		ram_block3a_9.port_b_data_out_clear = "none",
		ram_block3a_9.port_b_data_width = 1,
		ram_block3a_9.port_b_first_address = 0,
		ram_block3a_9.port_b_first_bit_number = 9,
		ram_block3a_9.port_b_last_address = 8191,
		ram_block3a_9.port_b_logical_ram_depth = 19200,
		ram_block3a_9.port_b_logical_ram_width = 24,
		ram_block3a_9.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_9.port_b_read_enable_clock = "clock1",
		ram_block3a_9.port_b_write_enable_clock = "clock1",
		ram_block3a_9.ram_block_type = "AUTO",
		ram_block3a_9.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_10
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[10]}),
	.portadataout(wire_ram_block3a_10portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[10]}),
	.portbdataout(wire_ram_block3a_10portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_10.clk0_core_clock_enable = "ena0",
		ram_block3a_10.clk0_input_clock_enable = "none",
		ram_block3a_10.clk0_output_clock_enable = "none",
		ram_block3a_10.clk1_core_clock_enable = "ena1",
		ram_block3a_10.clk1_input_clock_enable = "none",
		ram_block3a_10.connectivity_checking = "OFF",
		ram_block3a_10.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_10.init_file_layout = "port_a",
		ram_block3a_10.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_10.mem_init0 = 2048'hFE0002279354D33690CC65C438065829E7FBE027BD88021F9D5958CC6468B6847FFDFF9507285AAFFE5E1AA855C47193C93DC387EF1F9BC3AC106B7FFFABFDE22F7EBCED1BC5FE489613C4AE1C40007C3FF1341D4FE8CA1E1BFFA3EC85138C3E61FA46014C07FF856F70D23FE7FFFBF14D82C00669887FFFEFE007D478482BFA60A13F60E0260F77936035C0B0AA01E806E3E760A0879972030E8C3EB5EC7787C21CF7C0FFB1C2D5680119B74B1FF04641BFEFFF5BD0BFF7FFAF43E7812F6C70181A6B5E6020082420EFFF7824090FF380F004BA380FA12FD5FF000420EEFD01B20390BB779E81866B0FD3301F8385FCEE5D941A2DF96C59A4C871896F81A33D,
		ram_block3a_10.mem_init1 = 2048'h80DAE2210BA1B0AA24B0D6DA2FABFF80E46664B208EAA36FC0A51A01693C00C32FFBF680EC2407D0447F0C7A64930180EDA28400BFDFDFC1643607B4283F54D434A69001E5E953A33FEC2F40F423858A0C9E206682A340F06920A2063BE3D613E83734EC3EDEBAD3A5865C200803058BAFF0D300681104F41DEE73CB2366DE815BA8937FF4CB678DE437A6EFE05F4D6E792BDFE2992247BA4FC49906E808579FB7777C74A4E1F2130813A7DF2FC9D800587146F73DBEC16C2F8178D29D37238DCFEB0D8F758E85EFFA3FC7DFC7C0A1C23F1757C99ACC2509E618045FAAFFBDE069FC00701C73DFFC16B0B32DFA0622077AEF9F7FA4D8570726061DAC57D3402B,
		ram_block3a_10.mem_init2 = 2048'h0186BC1FCBB8023F29BA0B11F6304644020ABD7E0A417A26ED500937F5BC106CB630C286820F5CDC80FAC7E59F500D36FA0C05E0EC2C922C000E9E21B86E75EFCC7C8027630A0463B238008600263E7E721E867EBE11450B01448900A404002C0027427C557288AB2898110E53B705A1397C0178002A4FB0713B8B97E8803282FB888548141200D8005E4F081BCD6B02F550800333D7C591661681D0000E4F2777686AB32D10C43731C62005E03603980306DC3405C3A696DB43C1567FD7100274A7035902029E8CFB8221023F2000FA3FFFC5916625CE50080A0C20F1780A8806A021BA7FBBDE417001817A0012C03AB9699DA05560605637B1F7C0A06044F8,
		ram_block3a_10.mem_init3 = 2048'h61D000292C43058CEF0203985FE4433CB00E52E853374278246F4644D21D069C47C0C2DDDC6408B702A3C1C0FC420F434E1685903EDEA19F0941A45E03B6105D4C5805071F1487DD7E1EDA1043B8650C05E404052C193A80061680901B1AC47192F18FC102CE8107F5108DC312294488170C633835F78DCF824D0164784C0FEB47380E845EEF032FB9F397EE126E00743048139E5E290E85590A00402F5285BD8F4B845400F81FCAD698868414668040A350212FAF12C11532F60F4F5A30862E004A820031C0C93787A7445C805F03061AAC872E341710100101062FCAAE373EA83E07C15E3446BF106249421B21D00F31287A2E29B60FC15A31C4E4204A307F,
		ram_block3a_10.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_10.operation_mode = "bidir_dual_port",
		ram_block3a_10.port_a_address_width = 13,
		ram_block3a_10.port_a_data_out_clear = "none",
		ram_block3a_10.port_a_data_out_clock = "clock0",
		ram_block3a_10.port_a_data_width = 1,
		ram_block3a_10.port_a_first_address = 0,
		ram_block3a_10.port_a_first_bit_number = 10,
		ram_block3a_10.port_a_last_address = 8191,
		ram_block3a_10.port_a_logical_ram_depth = 19200,
		ram_block3a_10.port_a_logical_ram_width = 24,
		ram_block3a_10.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_10.port_b_address_clock = "clock1",
		ram_block3a_10.port_b_address_width = 13,
		ram_block3a_10.port_b_data_in_clock = "clock1",
		ram_block3a_10.port_b_data_out_clear = "none",
		ram_block3a_10.port_b_data_width = 1,
		ram_block3a_10.port_b_first_address = 0,
		ram_block3a_10.port_b_first_bit_number = 10,
		ram_block3a_10.port_b_last_address = 8191,
		ram_block3a_10.port_b_logical_ram_depth = 19200,
		ram_block3a_10.port_b_logical_ram_width = 24,
		ram_block3a_10.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_10.port_b_read_enable_clock = "clock1",
		ram_block3a_10.port_b_write_enable_clock = "clock1",
		ram_block3a_10.ram_block_type = "AUTO",
		ram_block3a_10.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_11
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[11]}),
	.portadataout(wire_ram_block3a_11portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[11]}),
	.portbdataout(wire_ram_block3a_11portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_11.clk0_core_clock_enable = "ena0",
		ram_block3a_11.clk0_input_clock_enable = "none",
		ram_block3a_11.clk0_output_clock_enable = "none",
		ram_block3a_11.clk1_core_clock_enable = "ena1",
		ram_block3a_11.clk1_input_clock_enable = "none",
		ram_block3a_11.connectivity_checking = "OFF",
		ram_block3a_11.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_11.init_file_layout = "port_a",
		ram_block3a_11.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_11.mem_init0 = 2048'h23F7FDDF8E54B9DAD34867DA8003FC2BC4091FE607FEFDCF8279AE7CABE62D7A820BFFF70F0058C0C27EBD7042439B297250D2FA1CBEBFD304107D64418BFB29D80E43EA24144C938D161DF3AC4000080C77651F9143F17CC42280323DCF4ED3E7FA4601480FFC02902F22C080016501F82F5FCA7EBEFFFFEFFFE7FC78482FEE00802000E0260131B2E00D7F7EAFB5BBF6F05C9FFF7FFF80000E8C6663EC77803202F7E0FF8182F5E800B80FA0BC8FC86E411801000080800030F7FFFDEF7FFFFFF266D633FEFFFFF7EFFF782409040F64F004B83BEFA16945FF000420000227B200900AA66EE912634B3E3B8FB30DFDEFDFBFE22FD14BDBD808D7F3042D233A,
		ram_block3a_11.mem_init1 = 2048'hDBFB9E776B037FFD733FFFF1F00001BD43E22937FFFACEFEBE80FFFF84FEFFE1D00020BC03E03917FFFF93A37E90F7FD6A573FC8D00480FD03A03157FFFFA574FC81FFFE224FFFE9D02820BD17F1330BAFBF42B946832F2B675FBBA8D023F29F47F5394D7EFF4A431B84302ECED4EFCC4530C16C0FD1B9DFFDEF058BD340378E03EF1BFCF04B5FFE8DE5A907E55F0CB75BC91FCDC5A6B7D9604CBA2F0B89B917B4F71B9AF680D23601907FFD400E367E0FC5F9373DBEC34CFC80285F81383BFF600CF3FF5F7DFBEFFAFF80B63460A09F83307FFBB407F77181F9FFDFBE3FF80E729C01FC00F0FFFF30007FFF8FF9FDCF67EFFE89E74054C10001BDAE5402AFDE,
		ram_block3a_11.mem_init2 = 2048'hAE4743BFF78FFFC0D917FC14C5E67D23F7FB7F7EBF806DFEE717FB885501FC5D95E52E43FFFFFCF07F3A55FFFD77F1D818056DCCCFE0FCBFFEBFFE007FAE51FFDE1BFB482003F7FE84E8FE9B2FF6FE7EFE8E80FEEA1FEFE8C007F97C83D2BF33FFFFAF7CB79289FFD85FBDACC086DB398BF0FFFDFFBBDFB079FB81DFE44FFFAF4A0DFA7C87F2FEDDFFFEBF827F6D63FFC4BFFF6CC0519C3C83F0FF95F7FFBC2F1F68AAEFBCBDFFCAC0010FB58371FDDEFFFEBEFD77C3BBFFF0EFFFF8600097FEA760D17BFFFFFFFFFF813FF7BCEBFFD90002493C87E3EC7FFFFB7F7FFF796FFFB57EFFDB90823C2D54C63B17FAF7BF1FBFCA7FBEC3F8EAF9C10005FC21E63B17,
		ram_block3a_11.mem_init3 = 2048'hFE50FD99E402F97086EFF8718FADFF7EFFEE92C5FDB51FC8C424F7B836EFFE3BB78D7EFFFD6488BFEDC29F308C03E5FD35F7F873AEFF3BFFFD21C1D7BCB76F888441E75DABD19851CF9F7FFFFEBAEB17BDE2FF409403F10EADDEB81B2CBB7FF7DEF3703DFE007CC01503BD1CADE75A7B8E9D677FFFB73C4FF945FBA09007AC35E9E6FA77B6FFFFFFFFF37FFF3BE3EFB15042A410EFE3FE77ADDBDF7EAE125FFDFF427F90C00AE41565C2EE69BF77EEFFEF107FFFF8837D558002F45969E6B853857BFEF77A814DFFC282EFF0D007D45C2FE6EB53D7C77F3FEE0377BFF49EFFD6D007E41C69E4F853F3CB27FFFE22AF3FF103BFD0D9076C1D69E47912FFFF7F82,
		ram_block3a_11.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_11.operation_mode = "bidir_dual_port",
		ram_block3a_11.port_a_address_width = 13,
		ram_block3a_11.port_a_data_out_clear = "none",
		ram_block3a_11.port_a_data_out_clock = "clock0",
		ram_block3a_11.port_a_data_width = 1,
		ram_block3a_11.port_a_first_address = 0,
		ram_block3a_11.port_a_first_bit_number = 11,
		ram_block3a_11.port_a_last_address = 8191,
		ram_block3a_11.port_a_logical_ram_depth = 19200,
		ram_block3a_11.port_a_logical_ram_width = 24,
		ram_block3a_11.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_11.port_b_address_clock = "clock1",
		ram_block3a_11.port_b_address_width = 13,
		ram_block3a_11.port_b_data_in_clock = "clock1",
		ram_block3a_11.port_b_data_out_clear = "none",
		ram_block3a_11.port_b_data_width = 1,
		ram_block3a_11.port_b_first_address = 0,
		ram_block3a_11.port_b_first_bit_number = 11,
		ram_block3a_11.port_b_last_address = 8191,
		ram_block3a_11.port_b_logical_ram_depth = 19200,
		ram_block3a_11.port_b_logical_ram_width = 24,
		ram_block3a_11.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_11.port_b_read_enable_clock = "clock1",
		ram_block3a_11.port_b_write_enable_clock = "clock1",
		ram_block3a_11.ram_block_type = "AUTO",
		ram_block3a_11.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_12
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[12]}),
	.portadataout(wire_ram_block3a_12portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[12]}),
	.portbdataout(wire_ram_block3a_12portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_12.clk0_core_clock_enable = "ena0",
		ram_block3a_12.clk0_input_clock_enable = "none",
		ram_block3a_12.clk0_output_clock_enable = "none",
		ram_block3a_12.clk1_core_clock_enable = "ena1",
		ram_block3a_12.clk1_input_clock_enable = "none",
		ram_block3a_12.connectivity_checking = "OFF",
		ram_block3a_12.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_12.init_file_layout = "port_a",
		ram_block3a_12.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_12.mem_init0 = 2048'h23F7FC0792149BF4D02867410002499874097FD607FEFC0F90B98EFCC85F2A000208410417005718C0BEBC20506093BE900B5003000318042410096441813220283D83EEA004CB01CC1340063C4010080C670508011C017CC021842015C1481577FA46014817FC00002002FF80016100F80F800673BEFFFFEFFFE7FC78482FFE00802000E0260135F2777DFFFEAFB7FFF690440000040000000E8C6EE4EC61DFF200085E107482F5E80007FD3F8B815F5FFFFFFF5FDFBFF7FFBFF7FFFDEF7FFFFFFFDFB557FEFFFFF7EFFF78240904030009D9C7C01C6CFF7D41F7F6EFEEFF27B2008FBA160A906A4B3F132F2F3D05FDEFDFBFFD901549DBFFCC5FF11651337F,
		ram_block3a_12.mem_init1 = 2048'hDBFB02608343002850D01609F000013F43D2EC27FFFA030540C00001A0180041F000203E03D0FC07FFFF0323C4D20000E8800008F004807F0390B407FFFF017CE0829000A1804109F028203E17F1B40BAFBF02FFC0C200212080A208F023F21E4BD53C4D7EFF06DFB1C7102088000008E534C96F0BD1FCCFFDEF07EBF10317A14230907CF04B27BF81D5AC0FE15F0DE9790B1FE14226C41860475AEE03A97D0FB6F71FFAF4807A22003325196003F6FE0BE2FC3F37BEC36EFCC10832017000996007F9FB5BE97DF7F67F87F7F4E0C02383105019B001F77E8BF2FC4FB17FBFFFF07C00F000F0D2583003FFFC87FFFC07682F9DFFE410550100000D084403EFEA,
		ram_block3a_12.mem_init2 = 2048'h00C68002CB880019E915E4374BC0BC07F7FB119182C164044D180019F507EC7F1BE0EC4FFFFF401000BAD4601F400018F80775AEC3C27FE7FEBF067B404E60001A1080197005F7BE0AC9FE872FF6317EC00E84003A110119D005F3FE0BC1BF67FFFF007CD4328C001C30101CD087DCBA0BD1FF6DFFBB41B0601B8513A410201BFA08FF7F0FC3FE4DFFFE00BE08CD62002C208019F053DDBF0FC1FF4DF7FF0421C54888203410841BF0006FB78F42FFC6FFFE01000583D08278020008700007FC2BC15103FFFF800001013C002C600089300275BE0BD16CC7FFFB002001F808006400008BF0821C6C58F03A07FAF7800A114A002051C00009F100037F21D07E07,
		ram_block3a_12.mem_init3 = 2048'h00918001F401FEFC87EFF909C49D8004308EA2C051D48240F427FCFE12F4FC0FC01D8088842480A701E20120FC01F43F83F67D03E06FA0040121F5D001B70008C441F1BF8FD7DF05E00F9200003A052405A00408B405F82E83D2F907600B84419233081002C00008F505AD7E83C11F0F870D2000053703C002440128F005AC7FC3C03F07D0CF822801730420126600387040A43FCFC13F07CCEB8040005204840EC20418C008EC7FC7E02F05D707800001D020000D80411CA000EC3FC3C03E07C46B800030C0080006840419C007CC3E07C02E07D7171010008306014484241FE005E43ECFC43E17EBAB000200E2800021042A19E905643EC7C03E06FFFF3002,
		ram_block3a_12.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_12.operation_mode = "bidir_dual_port",
		ram_block3a_12.port_a_address_width = 13,
		ram_block3a_12.port_a_data_out_clear = "none",
		ram_block3a_12.port_a_data_out_clock = "clock0",
		ram_block3a_12.port_a_data_width = 1,
		ram_block3a_12.port_a_first_address = 0,
		ram_block3a_12.port_a_first_bit_number = 12,
		ram_block3a_12.port_a_last_address = 8191,
		ram_block3a_12.port_a_logical_ram_depth = 19200,
		ram_block3a_12.port_a_logical_ram_width = 24,
		ram_block3a_12.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_12.port_b_address_clock = "clock1",
		ram_block3a_12.port_b_address_width = 13,
		ram_block3a_12.port_b_data_in_clock = "clock1",
		ram_block3a_12.port_b_data_out_clear = "none",
		ram_block3a_12.port_b_data_width = 1,
		ram_block3a_12.port_b_first_address = 0,
		ram_block3a_12.port_b_first_bit_number = 12,
		ram_block3a_12.port_b_last_address = 8191,
		ram_block3a_12.port_b_logical_ram_depth = 19200,
		ram_block3a_12.port_b_logical_ram_width = 24,
		ram_block3a_12.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_12.port_b_read_enable_clock = "clock1",
		ram_block3a_12.port_b_write_enable_clock = "clock1",
		ram_block3a_12.ram_block_type = "AUTO",
		ram_block3a_12.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_13
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[13]}),
	.portadataout(wire_ram_block3a_13portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[13]}),
	.portbdataout(wire_ram_block3a_13portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_13.clk0_core_clock_enable = "ena0",
		ram_block3a_13.clk0_input_clock_enable = "none",
		ram_block3a_13.clk0_output_clock_enable = "none",
		ram_block3a_13.clk1_core_clock_enable = "ena1",
		ram_block3a_13.clk1_input_clock_enable = "none",
		ram_block3a_13.connectivity_checking = "OFF",
		ram_block3a_13.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_13.init_file_layout = "port_a",
		ram_block3a_13.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_13.mem_init0 = 2048'h2600020032C79BFED02DBF81FDFFC8128408000A0580020830478EFCC85B9D80FFFF811E0700B010C1820227805F93BF90094303FFBF981E8410384441A13620486583EE2001AC00CC13801EDC4002080C28FA0FE13F817CC0207020DA3F881E87FA46014807FC00002002FF8001610047B0000E4FBEFFFFEFFFE7FC78482FFE00802000E026013787F77DFFFEAFB7FFF6F0440000040000000E8C3E50E2F7DFF2000040100082F5E80000033F887EBC600108010000808000204080802000001812407010200024000200079FDFFFFFE4F9DDFFFBFFEDE545410004200000000D1F9FBA03EA80024B7CF2B82F8105FDEFDFBFFFBFECA6200009FFF105FD97B8,
		ram_block3a_13.mem_init1 = 2048'h80100220033D00284F101607300001404052222A0840027F00BD00019D1800471000204100100208400001A3C4990000BF80000690048041001002082000017CE0BD9000F68041071028204114310200008002FFC0B700215F00A2061023F25348152040204206DFB19D1020AF00000605343901081102C0060007EBF13D1CE13A3F9076304B1F8D8815A20004430DFF793817C13C36441280440F860819130118011FFAF437C5E268302517800018000857423011A2C36EFC7E2FD37FBF80978004018A510F03E0030187F7F45F1FC37D4F9013100024048000064A0020BFFFF05FFFD05C5F9256D002202E8200220020089FFFE44FEFC1EFFF8D0684010006,
		ram_block3a_13.mem_init2 = 2048'h006D8002CBF000071910041044108600020811FF823E7C0448C0000755000C4C143180C28201407C000104601CE0001618000581C40210E400000700001084001DF0800730040C2304180080002031814050FC0039B10103100487000412002000210183542E7C001AD0100E508600210D5201680008417FE06C5D13A1E020075A088049001000480004003E08F89A0023C080071051041102128148000005AF0517682023D084071001000580100008000000FD45BFB4827782000670008000200303C802028000017F400037E0008B1002611002104C4800080020017E08006FC0008B10820E005010000A0000800A117D00204F0000071100004020500008,
		ram_block3a_13.mem_init3 = 2048'h00CE0017240200008602020024A48004309175E051CE0257042644011604060020008088843B44C701DE01338C000F81040700082066A004014E1010018D001F044001450B1082086008920000050C6405840417040530010012800820088441920107E0023E0007050485010011020807002000050D0040023C01360004042141100A0414C58228016D0420131A0037004004114E010E040CC08040006C04840F3A040610080401449006081D408000016C20000D18410510040409401002080020800030FC0800066C0407900704040690020A34811010003D060144342407900004004C14021800000002007C800021E82A07190004004410020820403002,
		ram_block3a_13.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_13.operation_mode = "bidir_dual_port",
		ram_block3a_13.port_a_address_width = 13,
		ram_block3a_13.port_a_data_out_clear = "none",
		ram_block3a_13.port_a_data_out_clock = "clock0",
		ram_block3a_13.port_a_data_width = 1,
		ram_block3a_13.port_a_first_address = 0,
		ram_block3a_13.port_a_first_bit_number = 13,
		ram_block3a_13.port_a_last_address = 8191,
		ram_block3a_13.port_a_logical_ram_depth = 19200,
		ram_block3a_13.port_a_logical_ram_width = 24,
		ram_block3a_13.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_13.port_b_address_clock = "clock1",
		ram_block3a_13.port_b_address_width = 13,
		ram_block3a_13.port_b_data_in_clock = "clock1",
		ram_block3a_13.port_b_data_out_clear = "none",
		ram_block3a_13.port_b_data_width = 1,
		ram_block3a_13.port_b_first_address = 0,
		ram_block3a_13.port_b_first_bit_number = 13,
		ram_block3a_13.port_b_last_address = 8191,
		ram_block3a_13.port_b_logical_ram_depth = 19200,
		ram_block3a_13.port_b_logical_ram_width = 24,
		ram_block3a_13.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_13.port_b_read_enable_clock = "clock1",
		ram_block3a_13.port_b_write_enable_clock = "clock1",
		ram_block3a_13.ram_block_type = "AUTO",
		ram_block3a_13.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_14
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[14]}),
	.portadataout(wire_ram_block3a_14portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[14]}),
	.portbdataout(wire_ram_block3a_14portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_14.clk0_core_clock_enable = "ena0",
		ram_block3a_14.clk0_input_clock_enable = "none",
		ram_block3a_14.clk0_output_clock_enable = "none",
		ram_block3a_14.clk1_core_clock_enable = "ena1",
		ram_block3a_14.clk1_input_clock_enable = "none",
		ram_block3a_14.connectivity_checking = "OFF",
		ram_block3a_14.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_14.init_file_layout = "port_a",
		ram_block3a_14.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_14.mem_init0 = 2048'hFC0003F01F8471119FF824DE00027DB117FF801FBF8003F80FC1700237F007FE02087FF51FEF901FFF0203F0378078006B78C5FE00023FD10FF7EF7FFF8133E81FE4FCA1DFD4E7DECC131DF303FFF27D7FF0039FFFFFFA1B3FFFF7FEE000CEF10041F8FFFE5803FFFF7FFF007FFFFFFFFFBFDFE2C0800001020004061331782AFFFFFFFB17C9FFF182600540108000A8008FFFFFFFFFFFF7DF7F7FA280E0618001DEFFFEFFF5F60163FDBFFF3F880083C00108010000808000204080802000001812401BE0200024000200000409040300000080000C2033B54100042000000000008005F7EA80024B7FFFA7DE0105FDEFDFBFFFBFFDEFFBFFCDFFF104010BFF,
		ram_block3a_14.mem_init1 = 2048'h8010FF77EA81FFFFA07FFFE02FEFFF80F04E23B20840EF84FF00FFFF40FEFFE00FFBF680F80C03D040009E5C3F10F7FD28F7BFC08FDFFFC1F80703F02000FC901D00FFFF606FFFE00FFDBF80F42A03800080702017026FFA80FFBBA10BF40F92F01E21E02042F8230E047FDE09D7EFC11FF80700F81803F0040078970E80E49E02C05BF534E0640CF006A3E00043D4008688F0CE81E637F11FF80087F00C13911701E0050281401501903FF11FEC1000D050C3F01FA2F91D0380283E01303BF11FFC018B790903F00781F8880BC0001D01407FF11EFC2403EC0007FA0F2060002BDC007E0050FFF116BA202FFA0023E03F88600137C0440700003DA017DE000F,
		ram_block3a_14.mem_init2 = 2048'hAF857FBFF78FFFE00FF80B11B80E05E00208FE107FC063FEE007FBA05DF803CDB826802A8201FD7C7F8043FFE447FDF01FE806C1A80C111C0000FE003FC003FFC81FFB602BF80423F80E00380020FF007EC086FEE81FEFE00FFC8300E80C00580021EF0077E20DFFE81FBDAC4FFE0021B95C01180008DF3079A807DFD81FFFA24F9E8049D80C00780004FE00BF0803FFD03FFF600FDF0411FA0C81300000FFAF7F006AFFA01DFFE20DFF0005F80E00D00000FFFD77438FFFD02FFFE06FFF8000F80E00F00202FFFFFE807FF7A42BFFE80FFFE910FA0FCEF000087F7FFEF86FFF847EFFEA1FBFFE00780F03720000FF3FBEC8FFBEC138EAE00FFDF7C0B04F03F0,
		ram_block3a_14.mem_init3 = 2048'hFF007DE12B7E0000680201F83FC47F7EFF4060FDFE44DFE00AFC4401FA0404B837C07EFFFD20C09FEE83DFC08BE80F80FC0201F83EC63BFFFD40F01FBE857FE80BD80FC5FF1781D87FE87FFFFF81EC3FBF80FF600AF93F80EC1F81983FE87FF7DEC1FFFDFD80FDC00DF88980BC0E81F81AC0677FFFC5BFCFF905FBE00EFC0BA1ED0F89F418257FFFFFA1FFFF3A03EFF00EF80390FE0A8DF418205F7EAF00DFFDFB03FFC00FF80B80F08B87E804206EFFEF80FFFFFA03FD440FF00B08F80F807808007EF77B80CDFFC007EFE0867F0B853A8F837A1C21FF3FEF81F7BFF806FFE68F780781F80D80F80000EFFFFFA07F3FF507FFE00FF00F81B80D81F82040FFFF,
		ram_block3a_14.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_14.operation_mode = "bidir_dual_port",
		ram_block3a_14.port_a_address_width = 13,
		ram_block3a_14.port_a_data_out_clear = "none",
		ram_block3a_14.port_a_data_out_clock = "clock0",
		ram_block3a_14.port_a_data_width = 1,
		ram_block3a_14.port_a_first_address = 0,
		ram_block3a_14.port_a_first_bit_number = 14,
		ram_block3a_14.port_a_last_address = 8191,
		ram_block3a_14.port_a_logical_ram_depth = 19200,
		ram_block3a_14.port_a_logical_ram_width = 24,
		ram_block3a_14.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_14.port_b_address_clock = "clock1",
		ram_block3a_14.port_b_address_width = 13,
		ram_block3a_14.port_b_data_in_clock = "clock1",
		ram_block3a_14.port_b_data_out_clear = "none",
		ram_block3a_14.port_b_data_width = 1,
		ram_block3a_14.port_b_first_address = 0,
		ram_block3a_14.port_b_first_bit_number = 14,
		ram_block3a_14.port_b_last_address = 8191,
		ram_block3a_14.port_b_logical_ram_depth = 19200,
		ram_block3a_14.port_b_logical_ram_width = 24,
		ram_block3a_14.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_14.port_b_read_enable_clock = "clock1",
		ram_block3a_14.port_b_write_enable_clock = "clock1",
		ram_block3a_14.ram_block_type = "AUTO",
		ram_block3a_14.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_15
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[15]}),
	.portadataout(wire_ram_block3a_15portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[15]}),
	.portbdataout(wire_ram_block3a_15portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_15.clk0_core_clock_enable = "ena0",
		ram_block3a_15.clk0_input_clock_enable = "none",
		ram_block3a_15.clk0_output_clock_enable = "none",
		ram_block3a_15.clk1_core_clock_enable = "ena1",
		ram_block3a_15.clk1_input_clock_enable = "none",
		ram_block3a_15.connectivity_checking = "OFF",
		ram_block3a_15.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_15.init_file_layout = "port_a",
		ram_block3a_15.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_15.mem_init0 = 2048'hFC0001F00F847BFFDFE8245E00027DA007FF000FBF8001F81F817EFEFFF000FE02083FE40FEFD03FFF0201F017C07BBFFB7C5BFE00023FC00FF7F87FFF8131E03FC47FEFFFD51FDFB32C5DE20FFFF27D7FFFFF9FFFFFFB7FFFFFF7FEFFFFCEF007FBFEFFFE5FFFFFFF7FFFFFFFFFFFFFFFBFDFE247BEFFFFEFFFE7FE7B797FFEFFFFFFFBF7EFFFF081F77DFFFEAFB7FFF6FFFFFFFFFFFFF7DF7FFFE280E06180000000401000820160000000C07FFF01C001080100008080002040808020000018124013E0200024000200000409040300000080000C2027FD41000420000000000080000216F9FD2208122FFFBFDB029230C000000000000008500A7FFDBF3F,
		ram_block3a_15.mem_init1 = 2048'h80107F77EB81FFFFC07FFFF02FEFFF81F05EA1B208406FFFFF81FFFFC07EFFF00FFBF681F81C81D040001FFFFF91F7FDE877BFC08FDFFFC1F81781F020007DFCFD81FFFFA0EFFFE00FFDBF81F43B8180008072FFD7836FFB80FFBBB00BF7FF93F81F21E020427EFFBF857FFE88D7EFD00FFCFF01F81981F004007FFFFF81FFFF83FFDBE434E81F8DF817A1E000435DFFFF89F8EF01F9F7E00FF80F07F81D919116017FFFF680F01701B07FE10FE81600D84741F017A2FB7FFF80481F01F03BE10FF80189790E01F00F01FFFFFF80003E01003FE11EFC2403E80005FA0FA07FFFFBDC007E0050BFF016B8202FFE0021E02F887FFFF7E0444700003DA007DE0007,
		ram_block3a_15.mem_init2 = 2048'hAF84FFBFFF87FFF00FFC0F50F81E85E002087FFFFF807FFEEC0FFBB05DFC0FCCB83700E282017D90FFC037FFFC47FDF01FEC0F80E80E10F400007F007FC007FFD81FFB702BFC07A2F81E003000207E003EC082FEF81FEFF00FFC8100E81E007000216E0037C209FFF01FBDBC4FFE0020B95E017800085F3079C803DFF01FFFB24F9E8048D81E007800047F007FC803FFF01FFF700FDE0410FA1E817000007F20FF400AFFB03DFFF20DFF0005F81E005000007FFD7783FFFFF02FFFF06FFF8001F80F01F00202FFFFFF807FF7A42BFFF80FFFF111FA1F4CF000087F7FFFF96FFFE43EFFFA1FBFFE01781F81720000FF3FBFC9FFBEE178EAF00FFDF7C1B05F01F0,
		ram_block3a_15.mem_init3 = 2048'hFFC0FDF12F7C0000EC0201F01FE47F7EFFC000DDFF84DFF00EFC4700FE0404B017C07EFFFD60409FEF82DFF08FE80780F80701F03EE63BFFFD00F01FBF847FF80FD80F85FB1781D05FE87FFFFF80EB5FBF80FF700EFD3F80E81F81901FE87FF7DE81FFFDFF00FDC00DFC8DC0B81F81F83FC0677FFF85BFCFFB05FBF00EFC0FE1E91F89F43EE57FFFFFA0FFFF3B03EFF00EF80790FE0B8DF43DE05F7EAF01DFFDFE03FFD00FF80FC0F09B87E03C606EFFEF80FFFFFE03FD540FF40F48F81F807028607EF77B81CDFFC603EFF0867F0FC43A9F837214417F3FEF81F7BFFE06FFF68F7C07C0F81D80F000006FFFFFA1FF3FF507FFF00FF40FC0F81D81F020407FFF,
		ram_block3a_15.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_15.operation_mode = "bidir_dual_port",
		ram_block3a_15.port_a_address_width = 13,
		ram_block3a_15.port_a_data_out_clear = "none",
		ram_block3a_15.port_a_data_out_clock = "clock0",
		ram_block3a_15.port_a_data_width = 1,
		ram_block3a_15.port_a_first_address = 0,
		ram_block3a_15.port_a_first_bit_number = 15,
		ram_block3a_15.port_a_last_address = 8191,
		ram_block3a_15.port_a_logical_ram_depth = 19200,
		ram_block3a_15.port_a_logical_ram_width = 24,
		ram_block3a_15.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_15.port_b_address_clock = "clock1",
		ram_block3a_15.port_b_address_width = 13,
		ram_block3a_15.port_b_data_in_clock = "clock1",
		ram_block3a_15.port_b_data_out_clear = "none",
		ram_block3a_15.port_b_data_width = 1,
		ram_block3a_15.port_b_first_address = 0,
		ram_block3a_15.port_b_first_bit_number = 15,
		ram_block3a_15.port_b_last_address = 8191,
		ram_block3a_15.port_b_logical_ram_depth = 19200,
		ram_block3a_15.port_b_logical_ram_width = 24,
		ram_block3a_15.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_15.port_b_read_enable_clock = "clock1",
		ram_block3a_15.port_b_write_enable_clock = "clock1",
		ram_block3a_15.ram_block_type = "AUTO",
		ram_block3a_15.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_16
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[16]}),
	.portadataout(wire_ram_block3a_16portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[16]}),
	.portbdataout(wire_ram_block3a_16portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_16.clk0_core_clock_enable = "ena0",
		ram_block3a_16.clk0_input_clock_enable = "none",
		ram_block3a_16.clk0_output_clock_enable = "none",
		ram_block3a_16.clk1_core_clock_enable = "ena1",
		ram_block3a_16.clk1_input_clock_enable = "none",
		ram_block3a_16.connectivity_checking = "OFF",
		ram_block3a_16.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_16.init_file_layout = "port_a",
		ram_block3a_16.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_16.mem_init0 = 2048'hFEF392BBBF8711B59C5C665A20F6F90A662C83EBA786164BB8455C3CC2F585B4FE2CFD271763FA06FE66B3EFC1B619800A48DB0EB6369A9E2411695F4F897EE69A3626AD4C11E99DEE2F9826C4C420583F197A1FEBCBD85A07274632791E8CB0B473C0E7DC5BA4950C35FA5FC0597958698D172E64AE23F5AB3AE5C61A187C7EFACDA0E37443CF32E0F24545528E97EF50FDD562595C4BE0167EADA2B4E2E19613C8F4D416F1A695EA708A058A6BA719CA9B7B1313859BC1752DC3F8F0A433671812C07174FACBBE1007D10C9DD9860704F944FDC92FE8398DEDC544A70E1D261B068B3E3346E1DC233E5FAABFB9DFC7931CE7160E4924AB88CDD6887DA123FE,
		ram_block3a_16.mem_init1 = 2048'h9AF85B27035120BD9330F6D6E02BA568F46A673B5FE087962304371BB45C2356DFC072863C789F07C27C9202249A22B0AAA62C00FF17C9C58196002A668298F8881B9FC3B6CF518A1F2821F495A8830A85AC30AE558302A3D894AA36AAA6975BC1F625487CD6C85FBDDF17384E010E81957C79084CD805C815AB138F02B8BFFDA3DF116F70C067EF8196A60E045F158F43D857C177FD04830CD162C74A19D51D32B10DD93230FC2029126D7DCE60B0A242E7DB7439B2EB6C01B45FF23DBB82A7E46049885D9BB7EDCF0DE9919B109742EB10F62B1EC96512A59B25FB97246934601C2DD84456DB7C30BA73ECDFA9ABC9320ABC856690EDC1627F0D2A97DDE766,
		ram_block3a_16.mem_init2 = 2048'hAB8EAF97C3B8BABC6F5623745F64450262DADEFC52BC7C2CE8409B045D4824CD3E75E6EFBB6D5C18435027F306E148F4BDA777A5A24ABCDC422E5F433540702BD99BE91330FB64EB28CEBC1A0326F4DD96CCC276BDBD05B2C216E52CCFDFBEA15927014994AE99A87E18152CC98653222F5573CDA9BACF7D707CC99B809362BE7F1BDD4ECCB91CD89BFE4C3CBE98023B2CDEBE63B8DB941A82039D1C606F4C28170D08E93D38A49AD1312A17B56099C0EB1CDB685547F7EA508F883A66629341346DD000CA4695AF91C80E5024AA86EB23FE7D1373426CE412F80D37E17A28FC562C79CA74830E607C503027F896963ABF7975305F48687BD73CF1D330572D1B,
		ram_block3a_16.mem_init3 = 2048'h77AC4903601EE618E3639191DDCDCF7CB732E5E074C59F71F27666731A34D494308966DBDD6800BF01D20F13CF08C631FB96492068CEB1BF892C25961E8E7B7B4C41519D9B908DC1548EFEA9531C607F9DA03F19009BF4A943DAC18452AB44F1D621F29911785C4BC5E0B11901049FCD8B18623D87ED244ED11411FE6C95AE3FEFC8E9B416B7BA3BA1B0B6AC1B2B49B86C7027BAEF21BC651878D840AD5844A51F931D10C30867E562D1476D0437E2D1A978F3AD7F89C15DAB06E54ED97A383F003B427071E009F0812264F0C227846D369C227A7DB7D81629833623CE9CF78FD744857B58143EF6C9E203EBFAFBA60D25CBBA065B01255B2169A8A02FFB34FA,
		ram_block3a_16.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_16.operation_mode = "bidir_dual_port",
		ram_block3a_16.port_a_address_width = 13,
		ram_block3a_16.port_a_data_out_clear = "none",
		ram_block3a_16.port_a_data_out_clock = "clock0",
		ram_block3a_16.port_a_data_width = 1,
		ram_block3a_16.port_a_first_address = 0,
		ram_block3a_16.port_a_first_bit_number = 16,
		ram_block3a_16.port_a_last_address = 8191,
		ram_block3a_16.port_a_logical_ram_depth = 19200,
		ram_block3a_16.port_a_logical_ram_width = 24,
		ram_block3a_16.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_16.port_b_address_clock = "clock1",
		ram_block3a_16.port_b_address_width = 13,
		ram_block3a_16.port_b_data_in_clock = "clock1",
		ram_block3a_16.port_b_data_out_clear = "none",
		ram_block3a_16.port_b_data_width = 1,
		ram_block3a_16.port_b_first_address = 0,
		ram_block3a_16.port_b_first_bit_number = 16,
		ram_block3a_16.port_b_last_address = 8191,
		ram_block3a_16.port_b_logical_ram_depth = 19200,
		ram_block3a_16.port_b_logical_ram_width = 24,
		ram_block3a_16.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_16.port_b_read_enable_clock = "clock1",
		ram_block3a_16.port_b_write_enable_clock = "clock1",
		ram_block3a_16.ram_block_type = "AUTO",
		ram_block3a_16.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_17
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[17]}),
	.portadataout(wire_ram_block3a_17portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[17]}),
	.portbdataout(wire_ram_block3a_17portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_17.clk0_core_clock_enable = "ena0",
		ram_block3a_17.clk0_input_clock_enable = "none",
		ram_block3a_17.clk0_output_clock_enable = "none",
		ram_block3a_17.clk1_core_clock_enable = "ena1",
		ram_block3a_17.clk1_input_clock_enable = "none",
		ram_block3a_17.connectivity_checking = "OFF",
		ram_block3a_17.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_17.init_file_layout = "port_a",
		ram_block3a_17.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_17.mem_init0 = 2048'h27F061B40F571B13DAFD64C5E1FE5D29E418405725FCDD6C057D1A14ACC0AC4E0218F5C5070F3776FDA2317FF2D01907297959EE58331EDD8792284F4D83BD28F94F20ACA70493D1902685EAA87800197F14EF9D05DC123FB4BA4338DBD48E5004DBC6016E565B993A6903B91803EB56FC321106D99AE3F382D404AC50796F2E7D8F69031026F9F0C06025629486B4EB62EC6D9016EC2872D46F8EB605EA73DCB29A70DE1471C681EAF81BAA5069685FD0F7BF3F0257AFC375B47080FCA436FDF816D6F8F5B663BDE00E3100040FFEDF80C985C58BFE2977DF6316642F00FD063A0A81099722E02563099ABE5FBF93CEFF7CDFE5A86C03A85689F0736D2D2F7B,
		ram_block3a_17.mem_init1 = 2048'hD819726462C7FFFA8D7EDFBDF86FB766C662EF233F48A2155A84129575DE3C64C0C064E00E186FC7FE4D08F4AC5110807CD2B3C0E417E7C31A26B693346150700101B001F7E9550974B9B18B566A310B238112B0C046626032F9A281F833F757DA343965224354171947341AAA8365DD85781947DA9978EC062145E716020DEB2B4919EF306A769F8DA5A902004315DF1C4AFEEE697866C18263668E4B987F991C8345E6D085D03520B06D53244DB29A865375B011A2E92CC8434C5FE77991D70A7D65BB796F97E00E03DE9534B15999A5219B13387EB63D8CF0D7FE0FA374F0295C6CD000DDBA561032693EAE5070C4222F65332634FF4123860D22C65C62BE,
		ram_block3a_17.mem_init2 = 2048'h852D6A36FBDF07704B5F1010662244C7F7EABC92C69D6F54EB591B08D54D0FFCB230008BBE7DFCF85C5BD1ED7D660418D9ED6EE9A60212CCFCAE9F4102CE2937CB1E8A7F70F59CF7A61C7A972EE63D708896D6767E9D2D03C21D91C2220185A6FF6F8DF8772E88D4BA18B1AC508F8B212B7B8F9D43AADDB0F88F9DD3A11CA3B76A19A149C81BE269635E7CA289FD1AF610BCC1282CDBCC15B20BE32563CEFD286F6CEAB5BE598D7320114805F6096682EBECF44867C39083590F20B87E7390BDB2A2533B37BFB4D4B4274481B5A869F90BF7F93ED69E4CEBFD091E20AB7C4BAB1492B5CA589EDE4C5C388A327A87BA0E9BCC9F38F3F8E2EAC77C164D20431F78,
		ram_block3a_17.mem_init3 = 2048'hED08880DF3611388220E09F9D7BC133CF89E27F15FF5CF5D786D468116D60E21968C32E9FC6C0C8FA6F6CBA0F8C805C2C1C78189E87EA9DF7D0C8197A29723394BC09B4DCB10C24059EE9B46E21FC8052584971A2E873222061FF11246EA377796530695E0AA810AFDE2952328D0901E925D267A6D9F1C4CA24443AC56F6093B4B144C47FEC5A6EBE7339CB13A7600FA4EF284BEDE01CC87B981877E2C5A1EE56B5A96C2430A99C5D6C2C6602646A46AA158AC5E2B8B494413020C0DF0ECA41A21322E8172C04928C3A5455BD2275F6C0EE86F1A5E67B311062397B3FA94F78FF34227D7CAFDAA53EBAA094B5EB8FB3DF181FE626B4604A4F2CD7518F7CEF883,
		ram_block3a_17.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_17.operation_mode = "bidir_dual_port",
		ram_block3a_17.port_a_address_width = 13,
		ram_block3a_17.port_a_data_out_clear = "none",
		ram_block3a_17.port_a_data_out_clock = "clock0",
		ram_block3a_17.port_a_data_width = 1,
		ram_block3a_17.port_a_first_address = 0,
		ram_block3a_17.port_a_first_bit_number = 17,
		ram_block3a_17.port_a_last_address = 8191,
		ram_block3a_17.port_a_logical_ram_depth = 19200,
		ram_block3a_17.port_a_logical_ram_width = 24,
		ram_block3a_17.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_17.port_b_address_clock = "clock1",
		ram_block3a_17.port_b_address_width = 13,
		ram_block3a_17.port_b_data_in_clock = "clock1",
		ram_block3a_17.port_b_data_out_clear = "none",
		ram_block3a_17.port_b_data_width = 1,
		ram_block3a_17.port_b_first_address = 0,
		ram_block3a_17.port_b_first_bit_number = 17,
		ram_block3a_17.port_b_last_address = 8191,
		ram_block3a_17.port_b_logical_ram_depth = 19200,
		ram_block3a_17.port_b_logical_ram_width = 24,
		ram_block3a_17.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_17.port_b_read_enable_clock = "clock1",
		ram_block3a_17.port_b_write_enable_clock = "clock1",
		ram_block3a_17.ram_block_type = "AUTO",
		ram_block3a_17.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_18
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[18]}),
	.portadataout(wire_ram_block3a_18portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[18]}),
	.portbdataout(wire_ram_block3a_18portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_18.clk0_core_clock_enable = "ena0",
		ram_block3a_18.clk0_input_clock_enable = "none",
		ram_block3a_18.clk0_output_clock_enable = "none",
		ram_block3a_18.clk1_core_clock_enable = "ena1",
		ram_block3a_18.clk1_input_clock_enable = "none",
		ram_block3a_18.connectivity_checking = "OFF",
		ram_block3a_18.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_18.init_file_layout = "port_a",
		ram_block3a_18.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_18.mem_init0 = 2048'hF807FA87961799D2989C66809C03C928F7FFE0629D82E64FBD1D1E2244E8A8807FFE8BB51FEC78A9C37E8AE7B5D43B2CE174DA8B4C92191D27F44B74F3ABF1E2EF749FAB9FC56FD9D632C43303C0006C0CE55F1C4F205B7A1FFDE3FCD6EF081E6643C6014811FF393771D2C1E7FFFBA1F132D122FABC1C0F6FEFE4EC18782B2A18AC3E03F026C774A6F76540B8A704BBF0F0670FA00791770B0E8CBE42E671DD7198F0DE9435C6756201860C917B9E98FEF13F1F03D6BFC375BC47FF816B4C01F8174B32C62E9C67F7EFF100040905FF64F004FE2BEDA96735E10006E0EEFD01BA01800AC262E0750A39F3A2DFA5C125E251DC002E71638A87C8764855A1B37F,
		ram_block3a_18.mem_init1 = 2048'hDBF2F2650AE3803A6490164A27805761E7FEE2AEFCF2231D802108115D3820C31F3BB6A167FCF0CE7DF20ED547130100EDA0A406BFCC9EC1EBA1B7B3FFFE55D0D5A69000E4A043AFBFEC2E81B7F9308BAFBE20E843A242F06930A21623E0029367FD38ED7EFE9C3F2284583A0A02011647B83B002F58FAE7FFCE0DB3FFA5D6AB5BEE127434CA1E0FFC66AAEDE45F1401A7AA9EC0996AA70B8FC34D86B829FF97BBF7120F5621703308B3AF9F6B89BE0051D47EF73DBEE31DC60118921DB7238F6F81798E77FB7FFFF63FB0A078C0B0429F2F55DB3E85E509EDF3FECFACFFA016B9BC6DF21C53D7FED681322FF2FFFAE770EFA6C166D8FC850C019DAA8583402F,
		ram_block3a_18.mem_init2 = 2048'h808F560BDFA0003F9F52F77289E8FD44020811114ADD6A264900123F5540E86F19F1EE66C383C0F400FAF2649F700D3E1DE41FA2CDC2FF7F0290073AB86E52CC0D7E883C20F2076348CE06BB01F03A70F28EC208BE154118161C81004DD3034380F10378553E8C2B0A90103E548F052109F20129FC38C3B0E1BF8117F080302F7E1E8048CFE800EDFCE443329A8D6B30C5EC803B3CD9C59193FB81A997F04720F56C8A322578C43335F02785D37A031617F24C344543B696FB4EC14A7193170073E9037BFFFA8A086A0325023FA800BB0417C19327D8EED7FFFA00205078080076A010DA97BFEE0178DEB367FA70923A30E980B0C76800140181F0C021D530EF,
		ram_block3a_18.mem_init3 = 2048'h04DB0871A3020784E90203186E840004301E77E857764F618AA7444C561D069FA780009C846C08BF02F3CBF09BE2074F0E128193E6F6A004014DA45800B4334C83C015E51FD3839DD678921001BC250D05E4972D92853A028FD7889F3958044196718D5003E4810D15E49D038DD7889F36C0210035FD89C3030D01E892F40723CBDBFA97DC0F032C1971076E1B6E00FD0AF013935FCAFE979CEA40400358859C8F4B945497081FF85788AE05C500200003D821238A93C15597000C38D130844FCC48A00071C088170187040586270C5523B0864BB77190100181160D46BEE4978F426422E93442131340080B4139F20225A5EA2C9F466C228D20CB90204030FF,
		ram_block3a_18.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_18.operation_mode = "bidir_dual_port",
		ram_block3a_18.port_a_address_width = 13,
		ram_block3a_18.port_a_data_out_clear = "none",
		ram_block3a_18.port_a_data_out_clock = "clock0",
		ram_block3a_18.port_a_data_width = 1,
		ram_block3a_18.port_a_first_address = 0,
		ram_block3a_18.port_a_first_bit_number = 18,
		ram_block3a_18.port_a_last_address = 8191,
		ram_block3a_18.port_a_logical_ram_depth = 19200,
		ram_block3a_18.port_a_logical_ram_width = 24,
		ram_block3a_18.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_18.port_b_address_clock = "clock1",
		ram_block3a_18.port_b_address_width = 13,
		ram_block3a_18.port_b_data_in_clock = "clock1",
		ram_block3a_18.port_b_data_out_clear = "none",
		ram_block3a_18.port_b_data_width = 1,
		ram_block3a_18.port_b_first_address = 0,
		ram_block3a_18.port_b_first_bit_number = 18,
		ram_block3a_18.port_b_last_address = 8191,
		ram_block3a_18.port_b_logical_ram_depth = 19200,
		ram_block3a_18.port_b_logical_ram_width = 24,
		ram_block3a_18.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_18.port_b_read_enable_clock = "clock1",
		ram_block3a_18.port_b_write_enable_clock = "clock1",
		ram_block3a_18.ram_block_type = "AUTO",
		ram_block3a_18.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_19
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[19]}),
	.portadataout(wire_ram_block3a_19portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[19]}),
	.portbdataout(wire_ram_block3a_19portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_19.clk0_core_clock_enable = "ena0",
		ram_block3a_19.clk0_input_clock_enable = "none",
		ram_block3a_19.clk0_output_clock_enable = "none",
		ram_block3a_19.clk1_core_clock_enable = "ena1",
		ram_block3a_19.clk1_input_clock_enable = "none",
		ram_block3a_19.connectivity_checking = "OFF",
		ram_block3a_19.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_19.init_file_layout = "port_a",
		ram_block3a_19.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_19.mem_init0 = 2048'h23F7FD5F8A57FBF4DB5865DA00027D3B44091FA607FEF99FA27DEEB0AB66257A82097FE70F0078C0C35EBD37E253D3BA5210CAF2400EBFDF8C107D64418BFB29180E43AEA0144D02F2089DF3B04000080C732E1F9143E178C022C02267234EF3E643C60148180006C02E22FE80016501481F4ECA7BBEFFFFEFFFE4EC18782F3E188C2003F026C130A0601DFF7EA7B6FFF093DCFFFFFFFF80000E8CA2D6E0F183F0580F7EFBF4F20161FD81F8CF2F7ED06F0FC8E15C0880B48A23F7FFFDEF7FFE1FFA46F613FEFFFFF7EFF100040904030009D983D01FA93995E1000420000227BA009F05D3F2F0900A0CD339AFB109E5E3DFFFF82E51487107CD718955F19FF8,
		ram_block3a_19.mem_init1 = 2048'hDBFB8E336A417FED733FFFE1F800095D43E62B27FFFACE94BE00FFEF90FEDFF1F800209C8BE43907FFFF91897E10F7FD6A571FC8D80480FD07B63153FFFFA578DC01FFFE224FFFE1D82820FD17F2B70BAFBF42FEC6022D2B674FBBA8C823F29F4FF63D4D7EFF6883BE043034CCD4EFC8ED38096C0FD8BDCFFFEF77C3F2003CC403AF9BEC304A3E7C8DF4AD07E15F45C922C816EDC5E157E82048832F0B89B917BC7767EA52406016011077FDC00DB67E07E4F9373DBED32EC300485F81783BFDC00F73FF5FFFF9EFFEFFC7E9F360B09F03607FF91007F77183F1FD4FBA3FE7E7329C6C7C00D0FFFD3000FFFD8FFFFD0F6FEFC5F76540FC4300003DA80402AFDA,
		ram_block3a_19.mem_init2 = 2048'h2E4E81BFE78FFFD0F9BFF41533F67F23F7FB7F10FF1C7DFEE317E990FDBDEC5D33E52EC3FFFF7CFCFF3A51FFFD57F1D0FA0D6F8CA7CCFC1FFEBFFF007FAE55FFDF19F3406B0BF7FE36D8FE9F2FF6FE707E0EC4FEEA1BEFE8C9E7F17C23DFBF0FFFFFEE78B7DE89FFDA5FBD8CCBF6DBB93BFCFF8DFFBB5FB0F93F83DFEC4FFF82CB8DFF7C97E4FECDFFFEBFB0FF2D63CFF413FF44C3579DBCEFE5FFC5F7FFBC279F6C2AEFBCD5FFCEC80F0FB5AB65FDC6FFFEBEFD3743ABFFF0E3FFE4680C97FCABE4D16BFFFFFFFFFE003BF7BC63FFC8380A4D3E8FC6ECEFFFFB7F7FFEF96FFFA57EEFABF8822C2D54C7390FFAF7ED1FBECA7FAE41F0EAE9F90002FCA1CE7B07,
		ram_block3a_19.mem_init3 = 2048'hFA58F599E802FB7C82EFF8719FCDBF7EFFFEB7C5F9F512D9E024F7BCB2EFFE3BF7CDBEFFFD6C88B7ED929530E803EDFD35F7FC73BEFF3BFFFD2DC1D7BDB74C98C859F75FABD59C51EF9F3FFFFEBEEB16BDE26C58B87BF18CADDEB81B2CBBBFF7DA73702DFE207CC8FD1BADDCBFCE1E7B8F9D277FFFBF3C4FF945FB38F80FACFDEDC6FE77B41FBFFFFF737FFF33E3EF39604AA41CEFC2FE77ECDBDF7EAE1A5FFDFF426F80C8FAE41FE5D2EEE9A717CEFFEF187FFFFC027D05A8F6F71E63E6BA73853BDEF73A814DFFC482EFE1D05FD7DE37E6EA77D7E7FF3FEE0367BFF48E3F67F83BE7DD7FE4FCFFF3CB67F6BE3A8D3FF1823FC0F9B767DC33F47D74FFFF7F02,
		ram_block3a_19.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_19.operation_mode = "bidir_dual_port",
		ram_block3a_19.port_a_address_width = 13,
		ram_block3a_19.port_a_data_out_clear = "none",
		ram_block3a_19.port_a_data_out_clock = "clock0",
		ram_block3a_19.port_a_data_width = 1,
		ram_block3a_19.port_a_first_address = 0,
		ram_block3a_19.port_a_first_bit_number = 19,
		ram_block3a_19.port_a_last_address = 8191,
		ram_block3a_19.port_a_logical_ram_depth = 19200,
		ram_block3a_19.port_a_logical_ram_width = 24,
		ram_block3a_19.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_19.port_b_address_clock = "clock1",
		ram_block3a_19.port_b_address_width = 13,
		ram_block3a_19.port_b_data_in_clock = "clock1",
		ram_block3a_19.port_b_data_out_clear = "none",
		ram_block3a_19.port_b_data_width = 1,
		ram_block3a_19.port_b_first_address = 0,
		ram_block3a_19.port_b_first_bit_number = 19,
		ram_block3a_19.port_b_last_address = 8191,
		ram_block3a_19.port_b_logical_ram_depth = 19200,
		ram_block3a_19.port_b_logical_ram_width = 24,
		ram_block3a_19.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_19.port_b_read_enable_clock = "clock1",
		ram_block3a_19.port_b_write_enable_clock = "clock1",
		ram_block3a_19.ram_block_type = "AUTO",
		ram_block3a_19.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_20
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[20]}),
	.portadataout(wire_ram_block3a_20portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[20]}),
	.portbdataout(wire_ram_block3a_20portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_20.clk0_core_clock_enable = "ena0",
		ram_block3a_20.clk0_input_clock_enable = "none",
		ram_block3a_20.clk0_output_clock_enable = "none",
		ram_block3a_20.clk1_core_clock_enable = "ena1",
		ram_block3a_20.clk1_input_clock_enable = "none",
		ram_block3a_20.connectivity_checking = "OFF",
		ram_block3a_20.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_20.init_file_layout = "port_a",
		ram_block3a_20.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_20.mem_init0 = 2048'h23F7FC0792179BFED838674100024898F4097FD607FEFC0FB0BD8EB0C85F2A000208411417007718C1BEBC27F07093BF900B5803400318082410096441813220283D83AE2004CA01BE3BC006304010080C670F08011C0178C021C42057E148157643C60148000000002002FF80016100F81F800677BEFFFFEFFFE4EC18782F3E188C2003F026C134E1F77DFFFEA7B6FFF0F0440000040000000E8CAEC5E067DFF006FFFEFFF5820160003FFA1F1F004F5FFFFFFF5FDFBFF7FFBFF7FFFDEF7FFFFFFFFF9577FEFFFFF7EFF1000409040300000080000C64EF3D5FF7F6EFEEFF27BA0080BFC7FAE097430BD2AF2F3F01E5E3DFFFFF919549FBF8097FF947A1AFBF,
		ram_block3a_20.mem_init1 = 2048'hDBFB02608203002850D01619F00001FF43D2EE37FFFA036F40400001B0180041F000203E03D0FC17FFFF0301C4520000E8800008F004807F0390B403FFFF0178C0029000A1804109F028203E17F0B40BAFBF02FEC04300212080A208E023F21E4BD43C4D7EFF049FB047103088000008E53C016F0BD8FCDFFFEF07E3F04314A14230906C304A663F81D4AC0FE15F05DF200A16E1426044082043E2EE03A97D0FBEF707EA5000E822003325196001B6FE03E3FC3F37BEC32EC041283201700099600779FB5BED7DF7F27F87E1F0E0D023830050193001F77E8BFAFC5FB17FA7F7B07C6CF000D0D2583003FFFC87FFFC07682F87F76410FD0100000D0C1403EFEA,
		ram_block3a_20.mem_init2 = 2048'h00CE8002CB880019E915EC378FC0BC07F7FB11FFC2DD640449180019F507FC7F9FE0EC4FFFFF401000BAD0601F400018F80777EE8BE27F47FEBF077B404E60001B1080197005F7BE8AE9FE872FF63170C00EC4003A110119D005FBFE8BC0BF57FFFF0078D43E8C001E30101CD087DCBA8BD1FF1DFFBB41B0E05F8513A410201BFA08FF7F0FD1FE5DFFFE008E888D62002C208019F053DDBF0FD0FF5DF7FF0421454C88203450841BF0006FB78F52FFDEFFFE01000503D08278020018700007FE2FC15113FFFF800000813C002C600099300275BC0BF06C57FFFB002000F808006400009BF0820C6C58F03A17FAF7800A104A002051C00019F100067F21F07E17,
		ram_block3a_20.mem_init3 = 2048'h00998001F001FCFC83EFF909C4BDC004309E87C051948241F027FCFE12F4FC0FC01DC088842C80A701F20120F801F43F83F67D03E06FA004012DF5D001B70008C041E1BF8FD7DF05E00FD200003E052405A00400B005F82E83D2F907600BC44192B3081002E00000F505AD7E83E05F0F870D6000053F03C002440120F005AC7FC3E03F07D22FC22801F30420126600306040A43FCFE03F07CDEB8040005A04840EC20408C008EC7FC7E02F05CF67800001D820000D80410CA000EC7ECBC03E07C42B800030C0080004840408C007CC3E0FC02F07D7379010008306014484240EE001E43ECFC43E17EBAB000200FA800021842A09E9056C3F8FC03E04FFFF3002,
		ram_block3a_20.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_20.operation_mode = "bidir_dual_port",
		ram_block3a_20.port_a_address_width = 13,
		ram_block3a_20.port_a_data_out_clear = "none",
		ram_block3a_20.port_a_data_out_clock = "clock0",
		ram_block3a_20.port_a_data_width = 1,
		ram_block3a_20.port_a_first_address = 0,
		ram_block3a_20.port_a_first_bit_number = 20,
		ram_block3a_20.port_a_last_address = 8191,
		ram_block3a_20.port_a_logical_ram_depth = 19200,
		ram_block3a_20.port_a_logical_ram_width = 24,
		ram_block3a_20.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_20.port_b_address_clock = "clock1",
		ram_block3a_20.port_b_address_width = 13,
		ram_block3a_20.port_b_data_in_clock = "clock1",
		ram_block3a_20.port_b_data_out_clear = "none",
		ram_block3a_20.port_b_data_width = 1,
		ram_block3a_20.port_b_first_address = 0,
		ram_block3a_20.port_b_first_bit_number = 20,
		ram_block3a_20.port_b_last_address = 8191,
		ram_block3a_20.port_b_logical_ram_depth = 19200,
		ram_block3a_20.port_b_logical_ram_width = 24,
		ram_block3a_20.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_20.port_b_read_enable_clock = "clock1",
		ram_block3a_20.port_b_write_enable_clock = "clock1",
		ram_block3a_20.ram_block_type = "AUTO",
		ram_block3a_20.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_21
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[21]}),
	.portadataout(wire_ram_block3a_21portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[21]}),
	.portbdataout(wire_ram_block3a_21portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_21.clk0_core_clock_enable = "ena0",
		ram_block3a_21.clk0_input_clock_enable = "none",
		ram_block3a_21.clk0_output_clock_enable = "none",
		ram_block3a_21.clk1_core_clock_enable = "ena1",
		ram_block3a_21.clk1_input_clock_enable = "none",
		ram_block3a_21.connectivity_checking = "OFF",
		ram_block3a_21.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_21.init_file_layout = "port_a",
		ram_block3a_21.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_21.mem_init0 = 2048'h2600020032C49BFED83DBF81FDFFC8128408000A0580020810438EB0C85B9D80FFFF811E07009010C0820220204F93BF90094B03BFBF98168410384441A13620486583AE2001AC00FE3B001ED04002080C28F00FE13F8178C0203020981F881E8643C60148000000002002FF8001610047A0000E4FBEFFFFEFFFE4EC18782F3E188C2003F026C13695F77DFFFEA7B6FFF0F0440000040000000E8CFE70EEF7DFF000004010008201600000061F08FFBC60010801000080800020408080200000181240701020002400020E7FBFDFFFFFE4F9DDFFFBFFEDE50541000420000000051F9FBFC21AE0974B7C32382F8101E5E3DFFFFFBFECA6000008DFF9445D1B38,
		ram_block3a_21.mem_init1 = 2048'h80100220023D00284F101607300001004052202A0840027F003D00018D180047100020410010020840000181C4190000BF800006900480410010020C20000178C03D9000F68041071028204114300200008002FEC03700215F00A2060023F253481420402042049FB01D1030AF000006053CF901081802C0040007E3F03D1FE13A3F9066F04A1E0D8814A200044305DF20391EC13C70C402C040178608191301100107EA50B7D7E268302517800258000057423011A2C32EC0FE2FD37FBF80978004818A510F03E0030187E1F05F0FC37D5F9013900024048000064A0020A7F7B05F93D05C7F9256D002202E82002200200887F7644F47C1EFFF8D06C4010006,
		ram_block3a_21.mem_init2 = 2048'h00658002CBF000071910041004108600020811FFC2227C044CC0000755000C4C143180C28201407C000100601CE00016180007818402104400000600001084001CF0800730040C23041800800020318F4050BC0039B1010310048700041200000021018754227C0018D0100E508600210D5201080008417F60685D13A1E020075A088049001200480004003E88B89A0023C080071051041102128148000005AF05136820239084071001000580100008000000FD453FB4827782000670008000200303C802028000007F400037E0008B1002611002114C4800080020007E08006FC0008B10821E005010000A0000800A107D00204F0000071100014020500008,
		ram_block3a_21.mem_init3 = 2048'h00C60017200200008202020024A48004308170E051CE0256002644011604060020008088843344C701CE013388000F81040700082066A00401421010018D001F004001450B1082086008920000010C6405840417000530010012800820088441920107E0021E000705048501001002080700200005050040023C01360004042141100A0414058228016D0420131A0037104004114E000E040CC08040006404840F3A041610080401449006080D408000016420000D18411510040408401002080060800030FC0800046C0417900704040690020A34A19010003D060144342417900404004C140218000000020064800021682A17190004000410020A20403002,
		ram_block3a_21.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_21.operation_mode = "bidir_dual_port",
		ram_block3a_21.port_a_address_width = 13,
		ram_block3a_21.port_a_data_out_clear = "none",
		ram_block3a_21.port_a_data_out_clock = "clock0",
		ram_block3a_21.port_a_data_width = 1,
		ram_block3a_21.port_a_first_address = 0,
		ram_block3a_21.port_a_first_bit_number = 21,
		ram_block3a_21.port_a_last_address = 8191,
		ram_block3a_21.port_a_logical_ram_depth = 19200,
		ram_block3a_21.port_a_logical_ram_width = 24,
		ram_block3a_21.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_21.port_b_address_clock = "clock1",
		ram_block3a_21.port_b_address_width = 13,
		ram_block3a_21.port_b_data_in_clock = "clock1",
		ram_block3a_21.port_b_data_out_clear = "none",
		ram_block3a_21.port_b_data_width = 1,
		ram_block3a_21.port_b_first_address = 0,
		ram_block3a_21.port_b_first_bit_number = 21,
		ram_block3a_21.port_b_last_address = 8191,
		ram_block3a_21.port_b_logical_ram_depth = 19200,
		ram_block3a_21.port_b_logical_ram_width = 24,
		ram_block3a_21.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_21.port_b_read_enable_clock = "clock1",
		ram_block3a_21.port_b_write_enable_clock = "clock1",
		ram_block3a_21.ram_block_type = "AUTO",
		ram_block3a_21.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_22
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[22]}),
	.portadataout(wire_ram_block3a_22portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[22]}),
	.portbdataout(wire_ram_block3a_22portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_22.clk0_core_clock_enable = "ena0",
		ram_block3a_22.clk0_input_clock_enable = "none",
		ram_block3a_22.clk0_output_clock_enable = "none",
		ram_block3a_22.clk1_core_clock_enable = "ena1",
		ram_block3a_22.clk1_input_clock_enable = "none",
		ram_block3a_22.connectivity_checking = "OFF",
		ram_block3a_22.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_22.init_file_layout = "port_a",
		ram_block3a_22.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_22.mem_init0 = 2048'hFC0003F01F84711197E824DE00027DB117FF801FBF8003F80FC1704E37F007FE02087FF51FEF901FFF0203F0178078006B78CDFE00023FD10FF7EF7FFF8133E81FE4FCE1DFD4E7DEFE3B1DF30FFFF27D7FF0039FFFFFFA1F3FFFF7FEE000CEF101F878FFFE5FFFFFFF7FFF007FFFFFFFFFBFDFE2C080000102000716730178EAE7F3FFF807C93FF080600540108801A8068FFFFFFFFFFFF7DF7F7F2280E0618003DEFFFEFFF5F6F5EBFDBFFE1F080083C00108010000808000204080802000001812401BE0200024000200000409040300000080000C2033F5410004200000000000800037FAE0974B7FFFA7DE0101E5E3DFFFFFBFFDEFFBFFCDFFF9440103FF,
		ram_block3a_22.mem_init1 = 2048'h8010FF77EB81FFFFA07FFFE02FEFFF80F04E23B20840EF84FF80FFFF40FEFFE00FFBF680F80C03D040009E7E3F90F7FD28F7BFC08FDFFFC1F80703F02000FC943D80FFFF606FFFE00FFDBF80F42B03800080702117826FFA80FFBBA11BF40F92F01F21E02042FA630F847FCE09D7EFC11FF00700F81103F00400789F0F80E49E02C05BE534E1658CF007A3E00043DC20DF88F1CE81A037E11FFC0887F00C13911701F815A681401501903FF11FEC1000D850C3F01FA2F95D3F80283E01303BF11FFC018B790903F00781F89E0FC0001D01407FF11EFC2403EC0007FA0F2078086BDC007E0050FFF116BA202FFA0023E03F887809B7C0440700003DA017DE000F,
		ram_block3a_22.mem_init2 = 2048'hAF857FBFF78FFFE00FF80B11F80E05E00208FE103FC063FEE007FBA05DF803CDB826802A8201FD7C7F8047FFE447FDF01FE804C1E80C11BC0000FE003FC003FFC81FFB602BF80423F80E00380020FF007EC086FEE81FEFE00FFC8300E80C00780021EF0077E20DFFE81FBDAC4FFE0021B95C01780008DF3079A807DFD81FFFA24F9E8049D80C00780004FE003F4803FFD03FFF600FDF0411FA0C81300000FFAF7F006AFFA01DFFE20DFF0005F80E00D00000FFFD77C38FFFD02FFFE06FFF8000F80E00F00202FFFFFF807FF7A42BFFE80FFFE910FA0FCEF000087F7FFFF86FFF847EFFEA1FBFFE00780F03720000FF3FBFC8FFBEC138EAE00FFDF7C0B04F03F0,
		ram_block3a_22.mem_init3 = 2048'hFF007DE12F7E00006C0201F83FC47F7EFF4060FDFE44DFE00EFC4401FA0404B837C07EFFFD20C09FEE83DFC08FE80F80FC0201F83EC63BFFFD40F01FBE857FE80FD80FC5FF1781D87FE87FFFFF81EC3FBF80FF600EF93F80EC1F81983FE87FF7DEC1FFFDFD80FDC00DF88980BC0F81F81AC0677FFFC5BFCFF905FBE00EFC0BA1ED0F89F418E57FFFFFA1FFFF3A03EFF00EF80390FE0B8DF418205F7EAF00DFFDFB03FFC00FF80B80F08B87E814206EFFEF80FFFFFA03FD440FF00B09F80F807808007EF77B80CDFFC207EFE0867F0B853A8F837A1C017F3FEF81F7BFF806FFE68F780781F80D80F80000EFFFFFA07F3FF507FFE00FF00F81F80D81F82040FFFF,
		ram_block3a_22.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_22.operation_mode = "bidir_dual_port",
		ram_block3a_22.port_a_address_width = 13,
		ram_block3a_22.port_a_data_out_clear = "none",
		ram_block3a_22.port_a_data_out_clock = "clock0",
		ram_block3a_22.port_a_data_width = 1,
		ram_block3a_22.port_a_first_address = 0,
		ram_block3a_22.port_a_first_bit_number = 22,
		ram_block3a_22.port_a_last_address = 8191,
		ram_block3a_22.port_a_logical_ram_depth = 19200,
		ram_block3a_22.port_a_logical_ram_width = 24,
		ram_block3a_22.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_22.port_b_address_clock = "clock1",
		ram_block3a_22.port_b_address_width = 13,
		ram_block3a_22.port_b_data_in_clock = "clock1",
		ram_block3a_22.port_b_data_out_clear = "none",
		ram_block3a_22.port_b_data_width = 1,
		ram_block3a_22.port_b_first_address = 0,
		ram_block3a_22.port_b_first_bit_number = 22,
		ram_block3a_22.port_b_last_address = 8191,
		ram_block3a_22.port_b_logical_ram_depth = 19200,
		ram_block3a_22.port_b_logical_ram_width = 24,
		ram_block3a_22.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_22.port_b_read_enable_clock = "clock1",
		ram_block3a_22.port_b_write_enable_clock = "clock1",
		ram_block3a_22.ram_block_type = "AUTO",
		ram_block3a_22.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_23
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[0]),
	.ena1(wire_rden_decode_b_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[23]}),
	.portadataout(wire_ram_block3a_23portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[0]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[23]}),
	.portbdataout(wire_ram_block3a_23portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[0])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_23.clk0_core_clock_enable = "ena0",
		ram_block3a_23.clk0_input_clock_enable = "none",
		ram_block3a_23.clk0_output_clock_enable = "none",
		ram_block3a_23.clk1_core_clock_enable = "ena1",
		ram_block3a_23.clk1_input_clock_enable = "none",
		ram_block3a_23.connectivity_checking = "OFF",
		ram_block3a_23.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_23.init_file_layout = "port_a",
		ram_block3a_23.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_23.mem_init0 = 2048'hFC0001F00F847BFFDFE8245E00027DA007FF000FBF8001F81F817EFEFFF000FE02083FE40FEFD03FFF0201F017C07BBFFB7C53FE00023FC00FF7F87FFF8131E03FC47FEFFFD51FDF81045DE20FFFF27D7FFFFF9FFFFFFB7FFFFFF7FEFFFFCEF007FBFEFFFE5FFFFFFF7FFFFFFFFFFFFFFFBFDFE247BEFFFFEFFFE7FE7B797FFEFFFFFFFBF7EFFFF183F77DFFFEAFB7FFF6FFFFFFFFFFFFF7DF7FFFE280E06180000000401000820160000001E0FFFF01C001080100008080002040808020000018124013E0200024000200000409040300000080000C2027FD4100042000000000008000020699682208122FFFBFDF1A9E30800000000000000850023FFDBF3F,
		ram_block3a_23.mem_init1 = 2048'h80107F77EB81FFFFC07FFFF02FEFFF81F05EA1B208406FFFFF81FFFFC07EFFF00FFBF681F81C81D040001FFFFF91F7FDE877BFC08FDFFFC1F81781F020007DFCFD81FFFFA0EFFFE00FFDBF81F43B8180008072FFD7836FFB80FFBBB00BF7FF93F81F21E020427EFFBF857FFE88D7EFD00FFCFF01F81981F004007FFFFF81FFFF83FFDBF434E81F8DF817A1E000435DFFFF89F8EF01FFF7F00FF80F07F81D919116017FFFF680F01701B07FE10FE81600D84741F017A2FB7FFF80481F01F03BE10FF80189790E01F00F01FFFFFF80003E01003FE11EFC2403E80005FA0FA07FFFFBDC007E0050BFF016B8202FFE0021E02F887FFFF7E0444700003DA007DE0007,
		ram_block3a_23.mem_init2 = 2048'hAF84FFBFFF87FFF00FFC0F50F81E85E002087FFFFF807FFEEC0FFBB05DFC0FCCB83700E282017D90FFC037FFFC47FDF01FEC0F80E80E10F400007F007FC007FFD81FFB702BFC07A2F81E003000207E003EC082FEF81FEFF00FFC8100E81E007000216E0037C209FFF01FBDBC4FFE0020B95E017800085F3079C803DFF01FFFB24F9E8048D81E007800047F007FC803FFF01FFF700FDE0410FA1E817000007F20FF400AFFB03DFFF20DFF0005F81E005000007FFD7783FFFFF02FFFF06FFF8001F80F01F00202FFFFFF807FF7A42BFFF80FFFF111FA1F4CF000087F7FFFF96FFFE43EFFFA1FBFFE01781F81720000FF3FBFC9FFBEE178EAF00FFDF7C1B05F01F0,
		ram_block3a_23.mem_init3 = 2048'hFFC0FDF12F7C0000EC0201F01FE47F7EFFC000DDFF84DFF00EFC4700FE0404B017C07EFFFD60409FEF82DFF08FE80780F80701F03EE63BFFFD00F01FBF847FF80FD80F85FB1781D05FE87FFFFF80EB5FBF80FF700EFD3F80E81F81901FE87FF7DE81FFFDFF00FDC00DFC8DC0B81F81F83FC0677FFF85BFCFFB05FBF00EFC0FE1E91F89F43EE57FFFFFA0FFFF3B03EFF00EF80790FE0B8DF43DE05F7EAF01DFFDFE03FFD00FF80FC0F09B87E03C606EFFEF80FFFFFE03FD540FF40F48F81F807028607EF77B81CDFFC603EFF0867F0FC43A9F837214417F3FEF81F7BFFE06FFF68F7C07C0F81D80F000006FFFFFA1FF3FF507FFF00FF40FC0F81D81F020407FFF,
		ram_block3a_23.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_23.operation_mode = "bidir_dual_port",
		ram_block3a_23.port_a_address_width = 13,
		ram_block3a_23.port_a_data_out_clear = "none",
		ram_block3a_23.port_a_data_out_clock = "clock0",
		ram_block3a_23.port_a_data_width = 1,
		ram_block3a_23.port_a_first_address = 0,
		ram_block3a_23.port_a_first_bit_number = 23,
		ram_block3a_23.port_a_last_address = 8191,
		ram_block3a_23.port_a_logical_ram_depth = 19200,
		ram_block3a_23.port_a_logical_ram_width = 24,
		ram_block3a_23.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_23.port_b_address_clock = "clock1",
		ram_block3a_23.port_b_address_width = 13,
		ram_block3a_23.port_b_data_in_clock = "clock1",
		ram_block3a_23.port_b_data_out_clear = "none",
		ram_block3a_23.port_b_data_width = 1,
		ram_block3a_23.port_b_first_address = 0,
		ram_block3a_23.port_b_first_bit_number = 23,
		ram_block3a_23.port_b_last_address = 8191,
		ram_block3a_23.port_b_logical_ram_depth = 19200,
		ram_block3a_23.port_b_logical_ram_width = 24,
		ram_block3a_23.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_23.port_b_read_enable_clock = "clock1",
		ram_block3a_23.port_b_write_enable_clock = "clock1",
		ram_block3a_23.ram_block_type = "AUTO",
		ram_block3a_23.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_24
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block3a_24portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[0]}),
	.portbdataout(wire_ram_block3a_24portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_24.clk0_core_clock_enable = "ena0",
		ram_block3a_24.clk0_input_clock_enable = "none",
		ram_block3a_24.clk0_output_clock_enable = "none",
		ram_block3a_24.clk1_core_clock_enable = "ena1",
		ram_block3a_24.clk1_input_clock_enable = "none",
		ram_block3a_24.connectivity_checking = "OFF",
		ram_block3a_24.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_24.init_file_layout = "port_a",
		ram_block3a_24.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_24.mem_init0 = 2048'h650941C6C8FCBA15E27AC8F4CFFDC28746F161B0A44C7F4A81C550E1C7FD5ED84795BE69B34B0E5E4AC271FECD3DCAF2674CAFF616C7541A87DE383D1D8732AE96CD3551CF8FDA1336882BF6DE45BC99A0321B29F6BA585F4A11799D1675585824C77392759022D241D6B9D1AAF3EE85C633683D4F93DBEC68D72B9445B4954C494557E128C4C6CC9657A2AAC279553AD99F1C1C1785B77C770ECB2D70DD2F44FDDE42A50D3869C4D7C696A9A49503DB0BF1F0EF7340F56C8204022808C70473D02D94EA683BC71AA4B83D86703AA2590209CFF549BA3326018D8D1EECC721B9A930EFE9878C4B6D681D350D8CBC488A7BBB3B2FD72DE24C1CB71EE5B46A347F,
		ram_block3a_24.mem_init1 = 2048'h0EF8D2708B8715D83A4930FFC1FE833AC025EA1352974B79BD94D097F7E0B0F3A17DF4589A22C44B02D0F49693FB6D1A9239B43A7C20BB58ABCFFB640A59760B3D49AD5996E802A69131FA01012801BF5A384A7D5EDEB6991124433ED73037B4CF55A2C842731B528FB92EE2FA8D1F7FAD716ABC67CC21C9319A6FDD8012F786DBB5123670DBEE5C5DCF439A7BA79978600E7F5B07A34B710A0F72B681214EEDD9C90A96FE13FF7D612F8614D640AC9DC4F1FB4F604345AD258741B4DF30E13289EB779FE37A4297064A549B36888D341C16FB45E996925D012D7087EBCC4DDA061732CB0B0C7D52FB3861810506C76FD5F29BD87C6C32EBA8D48809945C078F,
		ram_block3a_24.mem_init2 = 2048'hE1C735144BE49D23BB0A6F06CCDE6C61866F8127E12C9D2CB4AADD05FECFE807D4BBD2EBF874613BDE4397B68EEC7BE6F7614ED6AFE7C9E1719FF4B3DEE75D445870D1654FA88B7228C043A08E212CA027E4D3669B996B4D68744C638D85D08EF0081027543862022ED278A6A8EACA9B29F01CC9E704AFF60009EE4A02BFFBF75A433C725F60235E03A4C03088C5C88ABB28E38A6440BD8D4A518CC05929AC02C4CE5986D4CB16584F5F337824E83AA788C742FD0D05AE91A3E12C574FEA41352BF872C6CB48DD45DC8C9483DA9B024A2B4B2868E908086B66B10DE886BEBDA3008B6D15C1C72490A986B4C93A1DB51A5701576AC462B49CEF4B83B4A22B8A65,
		ram_block3a_24.mem_init3 = 2048'hF03D5F38263C1AA3C6AFC6C4931257AD904E24454EE26AC6B14A9A7A674BE4F3FDEC52A167A8D9E24DAC331831285B65E64B04BFDABC6B1B59E4D471432E0CD3D150CF9D33820A8F9C1EB00E120D85679005EAA16C15E38C620748C73FB41200B83FCEF4F99F4616D858180A0887D1437B8F617A4CF10F2518B665F5459587FFEBF22297B39DE04163978BDA5C0213C87368E679502FE849FFF443CDD015C966C42A87C1468A3AED44C808EBBF788C6905D58F6600BD7F5D4DABD3D3CC5250B0920C7B647AF8E615063F07B75272AD4143FBC9936CCE9C1932B562422BFD88666A368FFD033BCE06648D409CD3980D580CFD9EB21ACCB82B2EB60088CF65CA44,
		ram_block3a_24.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_24.operation_mode = "bidir_dual_port",
		ram_block3a_24.port_a_address_width = 13,
		ram_block3a_24.port_a_data_out_clear = "none",
		ram_block3a_24.port_a_data_out_clock = "clock0",
		ram_block3a_24.port_a_data_width = 1,
		ram_block3a_24.port_a_first_address = 8192,
		ram_block3a_24.port_a_first_bit_number = 0,
		ram_block3a_24.port_a_last_address = 16383,
		ram_block3a_24.port_a_logical_ram_depth = 19200,
		ram_block3a_24.port_a_logical_ram_width = 24,
		ram_block3a_24.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_24.port_b_address_clock = "clock1",
		ram_block3a_24.port_b_address_width = 13,
		ram_block3a_24.port_b_data_in_clock = "clock1",
		ram_block3a_24.port_b_data_out_clear = "none",
		ram_block3a_24.port_b_data_width = 1,
		ram_block3a_24.port_b_first_address = 8192,
		ram_block3a_24.port_b_first_bit_number = 0,
		ram_block3a_24.port_b_last_address = 16383,
		ram_block3a_24.port_b_logical_ram_depth = 19200,
		ram_block3a_24.port_b_logical_ram_width = 24,
		ram_block3a_24.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_24.port_b_read_enable_clock = "clock1",
		ram_block3a_24.port_b_write_enable_clock = "clock1",
		ram_block3a_24.ram_block_type = "AUTO",
		ram_block3a_24.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_25
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block3a_25portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[1]}),
	.portbdataout(wire_ram_block3a_25portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_25.clk0_core_clock_enable = "ena0",
		ram_block3a_25.clk0_input_clock_enable = "none",
		ram_block3a_25.clk0_output_clock_enable = "none",
		ram_block3a_25.clk1_core_clock_enable = "ena1",
		ram_block3a_25.clk1_input_clock_enable = "none",
		ram_block3a_25.connectivity_checking = "OFF",
		ram_block3a_25.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_25.init_file_layout = "port_a",
		ram_block3a_25.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_25.mem_init0 = 2048'hC6C7E9AA3A47EB939DFAC16DC839D0074B5FBB99066035CC33C510274DED4F8381101B6F07087F3247963BBA6330FF37FE6DEFE3170BD91EACFCAC510D46F892AEC0DF94378FD85036121CF0CE5BD4CC693BE300366525D919876475156DE1D812292695D178688460FD05D1FAEDFD44A62EF49DBFE85E2DEAF772F40CF8855F71577F200F56B6A8FEFA06A622365A3E8C6F11BEB3B9947AF58F2A7D36F73740860CFF756665E77DDF7822ABA2316D2F4BDD90363F95662FC08401AA3F066416C82E146A4867E7BF3CD8FD336F4FDFBB0A815184F06A2A6512A1712C6CF9A2D0BB300EEC2DC25D61820A1CBB8C742E4B5F405B1DBB3EF40FAF76E5DADA6C6EE1,
		ram_block3a_25.mem_init1 = 2048'h3C3C99470DB7EF51DE792AAD184D67ECC5A066D77A1619AF0F10389E33D670B7E8E5F6FCAAC06662215067C2FF13A2172689E80EB0E40BDC6BA033636811B7EBBFADAD6CF155DAB6B0E72A8D03C5B2B758D9E8B79EF4FBBFBBA2D237D823CC94C92DC68453DE95DA88E924EAF17F606697954CD7E37D450F563AECFD80900496DFF73335F3C898CCDAC6524AD8F5807C200CA5AB371CADDF16C41094836064897D0BCF40BB87EB4F6629CCBBEBF7025C68D26C1F9DA30DBBF94797BB62A8B4BD4C0B2C07A001C0075CE8F0EB6FCB601FF6456895528AB7BC82130BC301150CBD6EDEA24C9F687D70F5D710A1A5BDC0E425661B25C6B43267A82E499F9ED0B9EF,
		ram_block3a_25.mem_init2 = 2048'h2E0236AB53792F61D801B11C414A5DE002E3DC6FEE251E119D267AB1B0854D855CE26149FA760299E04B9F360BB4F796C1204794EF27C7C87DDFCDD8DE4D3DAB57557075E1A8B520E4C01981EE018C9335CE79E2B30B3023A039FF69CD0CDCA601333CC71248120C129361AAA8607199E9A22C1B6E045A86003C28CBDADA6AC342CA85D95D3262FECA8452F880D2BEFBB76BE386F0FAA5244066FC4159312D0AC4D89D8DDDCE1A082A64114825F91CF6DBAB47A0ED04F351C1A419A1001B71096EBF50C2F85D50086020E48B1C035A9C10091F0864C75A8B00A5DB610A0ECF4700B0429F81873738E690E8CB47092E19D8B4632FC23BAEDEC0CF73B081218083,
		ram_block3a_25.mem_init3 = 2048'h6B67A4D437B99C91C5675495EEB9453F8044B65DECC468C63044AA59246A65B40458828DC16F5CCB6308FC28A4904F55C04850392C6C5BFB00ED5431C78E215164860FFBA8A99893313F480E123FCDF7D78BCFB324ED97EB260F47DBB3681258B83CAB035DAC760E9AC819C14F8FC8C37C3BA0216AF9842418BEDFF340558F464BBA86B2F2284654029988BA5E3F47CA32EFEFCB53ECF0D9F1D546C4311063168F89574664287BD1EF6121CBB9BFBB6AE30039132807753264A967C3CFFA0387923E4827322A2E0186FC279049A4E359E6D89429FC9E9C39B3B16682C4758ED208B57BFD46AE071560B8809D41D0C71981789EF0D05CF22CE83A1089E53182A5,
		ram_block3a_25.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_25.operation_mode = "bidir_dual_port",
		ram_block3a_25.port_a_address_width = 13,
		ram_block3a_25.port_a_data_out_clear = "none",
		ram_block3a_25.port_a_data_out_clock = "clock0",
		ram_block3a_25.port_a_data_width = 1,
		ram_block3a_25.port_a_first_address = 8192,
		ram_block3a_25.port_a_first_bit_number = 1,
		ram_block3a_25.port_a_last_address = 16383,
		ram_block3a_25.port_a_logical_ram_depth = 19200,
		ram_block3a_25.port_a_logical_ram_width = 24,
		ram_block3a_25.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_25.port_b_address_clock = "clock1",
		ram_block3a_25.port_b_address_width = 13,
		ram_block3a_25.port_b_data_in_clock = "clock1",
		ram_block3a_25.port_b_data_out_clear = "none",
		ram_block3a_25.port_b_data_width = 1,
		ram_block3a_25.port_b_first_address = 8192,
		ram_block3a_25.port_b_first_bit_number = 1,
		ram_block3a_25.port_b_last_address = 16383,
		ram_block3a_25.port_b_logical_ram_depth = 19200,
		ram_block3a_25.port_b_logical_ram_width = 24,
		ram_block3a_25.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_25.port_b_read_enable_clock = "clock1",
		ram_block3a_25.port_b_write_enable_clock = "clock1",
		ram_block3a_25.ram_block_type = "AUTO",
		ram_block3a_25.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_26
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block3a_26portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[2]}),
	.portbdataout(wire_ram_block3a_26portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_26.clk0_core_clock_enable = "ena0",
		ram_block3a_26.clk0_input_clock_enable = "none",
		ram_block3a_26.clk0_output_clock_enable = "none",
		ram_block3a_26.clk1_core_clock_enable = "ena1",
		ram_block3a_26.clk1_input_clock_enable = "none",
		ram_block3a_26.connectivity_checking = "OFF",
		ram_block3a_26.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_26.init_file_layout = "port_a",
		ram_block3a_26.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_26.mem_init0 = 2048'h4F47615FFBD7A811807A6A80303C626BC65F7BDE0EA4357FB2C50221426D56187D021AB1B341BF664EB0F117E3FCF230618DF76CF80120A0AFD8BC540F860307E77DFF90010FD82F5B040802F9FFFCDF915A0007F6FFFDD90446602BFFA1C02A39EF779739751003E07FFED1A4CF2C3BCF436C000FFFFFBF92CF8E97C0FDD5DF2401185FF7C2440306C326C68AFFB503C85B79B3DED00B0E8FEE4722C05E77161EFE5742E47690C5EFBA9D77BED00640233730649ED67DF4406C03983F865BE7DB6B607BBCD9633CADFB93D26258839D3ACE9EF77FEFF2AE4C27C11FADFE7BF12B0FE1C38F8F3F1FFB2FE154523281738AFE8B11803FF98F8F971FBFFF4F61F6,
		ram_block3a_26.mem_init1 = 2048'h0E3C8F4FDF8DF8512E41E9FEA84248DA4A207A0543160FAFFFE8F8B3278EBAC6886275F08360628101D0EF86FFEBE0B33E89076F982187D08AC037210851FFB7BFF3A5293ECC0DE6B024A78382402FB72058E8BF9EFAFB81BE160777D02481B6C962DA803A9D89DA88FB2EE4BDBCC737809245EBE38A6405331B788D801A02651FBD6735941882C1DF58420538A7805C000C24A6871CCB11B80E0A1B0746648BF9333E6080072F27A72FE651CA450E5340F0681EF85B5D682007E7EAC2EB2491E80B046388E840775830F18A8608E0181657B98BC082E03F08BB00DFEC8E0CD8921F3DA46F087C4CE21095A60D724D2FF5E4F340443C23C27006434118539FC8,
		ram_block3a_26.mem_init2 = 2048'hEFE677B361BF397FF0007CD74C29EC6006DFE26FEFC6FF72872E792E38852C665AA0406BFA4EFF71FE80FFF611FC7ECE01207E4FEDA7C0697BEB2D23D985FD6C01F440AF51B48C7BE2C00623EA3C5424220EFD64B11998EDE03BCE82C184F2B6063F11216F99796EA091400DF02FCE1AEF800C116828EF637FDFE08B009B4E054A438A5A1A203E540C38C2D5FD95FA8B412BB38DD8BAAF0E0340A0415FBC6F96FBDDD20F338A06EB0AD816122EE022F5DFAF4FF7FEC7F05F33E0CCEF08CEC6F3E8D06AC4FF4DFDF7FD82F6CFAA4586CEB8C280EA62C0620907A59FE7FFCFF1253EC78D8F990CA4B8A280820D060D9713AFCD7C0FEE67A4CEC84249AA8A01E005,
		ram_block3a_26.mem_init3 = 2048'h401C3B9BE23C9110C42F5E8880BC100C507BB64C9C7CE981B00693182423ADC0047CEA723789D5D00937FF3AA41A8C9EC421DD8A08DD7B9EFF85D02A78ADCD739458AC17A4E1321C01DF7BA8F5C5D360F89D027384767817E267F03C335C715F47877EFFE13C097EA057FC17CBC7F83E09BF99F8972174DBEC3C013FEA137115CFF2B6840F3DC11BEF673411C03C02B3A848801857AC8EC20F79EE29E72CE30164B27737EC28045C6380C7ED6FD0F95BF7E4FFF042BD771FBC07C116C3D220907F4048DF4AECED5D623E07870838E08A67D0F88901C19413BFE5E6667BB45BCFB83EF85E47E006240047C147FFF0C19B513F9DEF7046E9CF67B1E09C07CFC3AF,
		ram_block3a_26.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_26.operation_mode = "bidir_dual_port",
		ram_block3a_26.port_a_address_width = 13,
		ram_block3a_26.port_a_data_out_clear = "none",
		ram_block3a_26.port_a_data_out_clock = "clock0",
		ram_block3a_26.port_a_data_width = 1,
		ram_block3a_26.port_a_first_address = 8192,
		ram_block3a_26.port_a_first_bit_number = 2,
		ram_block3a_26.port_a_last_address = 16383,
		ram_block3a_26.port_a_logical_ram_depth = 19200,
		ram_block3a_26.port_a_logical_ram_width = 24,
		ram_block3a_26.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_26.port_b_address_clock = "clock1",
		ram_block3a_26.port_b_address_width = 13,
		ram_block3a_26.port_b_data_in_clock = "clock1",
		ram_block3a_26.port_b_data_out_clear = "none",
		ram_block3a_26.port_b_data_width = 1,
		ram_block3a_26.port_b_first_address = 8192,
		ram_block3a_26.port_b_first_bit_number = 2,
		ram_block3a_26.port_b_last_address = 16383,
		ram_block3a_26.port_b_logical_ram_depth = 19200,
		ram_block3a_26.port_b_logical_ram_width = 24,
		ram_block3a_26.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_26.port_b_read_enable_clock = "clock1",
		ram_block3a_26.port_b_write_enable_clock = "clock1",
		ram_block3a_26.ram_block_type = "AUTO",
		ram_block3a_26.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_27
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block3a_27portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[3]}),
	.portbdataout(wire_ram_block3a_27portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_27.clk0_core_clock_enable = "ena0",
		ram_block3a_27.clk0_input_clock_enable = "none",
		ram_block3a_27.clk0_output_clock_enable = "none",
		ram_block3a_27.clk1_core_clock_enable = "ena1",
		ram_block3a_27.clk1_input_clock_enable = "none",
		ram_block3a_27.connectivity_checking = "OFF",
		ram_block3a_27.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_27.init_file_layout = "port_a",
		ram_block3a_27.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_27.mem_init0 = 2048'hCC3D42FFFBC6EB11807A6270003F3B03C4561BF68C1C75FFB3C79221406D57980105BA21B16A3F4E4D0EF9FFE3FCE230600DEBE01000F000AF7CBC6C8C05FBBFE7FDFF90010FD80012000800FFFFFCCE8017FF7FF6FFFDD9000760011421C0083FEF778E939D7EDFE07FFFD1A0CFEC008603FC000FFFFFA681FFF787C0FDD3DF6006580000450A0006FCA6CE03FFC047C86B14B452BDC000050F0A2000F6776705FEE8E3E47EAAD4F31840202010894003D9F06F05D7CC65C00C0283A0080000802CF8EA08B7231F37FB1116621883890400C084407BFB44000F813F2DFC2091A98001D0218049010047FDD0005E805B11FE0A670320C38C04104080106F3FE0,
		ram_block3a_27.mem_init1 = 2048'hBC7CF73FDFBBFBF1FF43C89FC17A23EFC020E00CFE56FFDFFFFEFA13F6C2D837C75A73E58200C008BE505FFEFFFBE313BF8DC8BFC71A75D58AA0EB28FB918FDFBFFDA609FF81C0B6CD3C75968000A0BE7E98C0FF9EFCFC81BF83C297BF3E77B6C3109689FC1D79DA88FB2480FDC59037EF1A67EEE8180C0F745BE0CD801A0265DF918A95F7A173ECD4585A07FBA7A05C000F24A287A2E891B6C0FB9E8C206C83FDA39E6080062D65A730A5F1EFF4E9FECFD0680BFD835D88200787E5429023D1D7ECEFEF8B14405F5EE0F0EA06080017164427C1D3FFF7DE8B0700DFEF840E98021E00090F4EF600E5FF858E8E0FC18FF5F61E80443C2C66200782819A5F2FD6,
		ram_block3a_27.mem_init2 = 2048'hEFEB77B47E3F395F9FFFE3DBC8484C43D83FFFBFEFFFFF71BE2E789FDFFFCBEBD8E0406448FEFF2FFEDFFFF67EBC7EDFF6CDFFD36DC7E478013F6DE8BFFBFF6F5EB4407EE64A737760A04C221AFCA48717F4FF66FED8A05F06EC3FE741E4BCB6F8FC39877FE17F0FBFD0F81E379E33AF69E05F11F06CFB977FE1E2EB5AD87A17B5A273AF9060C255D0FC029DFDC9FECBFE6AE38E677837EF88404040A1FC0F9EFFC1D38FFECA061AEF3A336FACE002F400EF4FBFFFD9FB9FF3E2EC1FC77873EE6890C2C4004C7DBFFDBCF68FFFC3CE3EF73877EB6080C200E8E55FAFFFFBFBA77F43E41FD76C77A5A0804204FA4D773BFFF97BAF6F63A41E875A33A780614204,
		ram_block3a_27.mem_init3 = 2048'h7BFDA39FE1DC3DF3CBC7FE71FF3CA787907EBA4D3F7C6987A30D897B2FC35CC7FD3C656FF7ECD3F2AFBEFE2AB19D89FFC3E14C2BFFBCFBFFFFECD1E2FE2EF1F3C3BE2FFBAB410A9FFEBEFBAEF7F9D0E0FE9EEFF3C3BFFFFBE1C74FFFBE3DF35FFFB8F3FFFDBF7F7ED69FFDDBC847C7FF7E7E79FBFFFCFFFFFEBEFFFFD7CFFFFFCA7200B7FEFC3F5FEFF9BBFBDE3E77FBE7EFEFF3506C003BFEBD41EDF739E8F7EE3B8DF7C3A7FFF1E040ADDFFEBD18BBF7F1FD076E3DB4FFD19137D3C052758FFE3E683F7AF9ED21E63C07F757EC9FFBE250E007FC9F953FBFF9E6A3FEB48D3FC6B487FFC2600723663FD33FFFE8C1C8DCBF9C9F9FF847EBE83000BBED3FC9CB,
		ram_block3a_27.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_27.operation_mode = "bidir_dual_port",
		ram_block3a_27.port_a_address_width = 13,
		ram_block3a_27.port_a_data_out_clear = "none",
		ram_block3a_27.port_a_data_out_clock = "clock0",
		ram_block3a_27.port_a_data_width = 1,
		ram_block3a_27.port_a_first_address = 8192,
		ram_block3a_27.port_a_first_bit_number = 3,
		ram_block3a_27.port_a_last_address = 16383,
		ram_block3a_27.port_a_logical_ram_depth = 19200,
		ram_block3a_27.port_a_logical_ram_width = 24,
		ram_block3a_27.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_27.port_b_address_clock = "clock1",
		ram_block3a_27.port_b_address_width = 13,
		ram_block3a_27.port_b_data_in_clock = "clock1",
		ram_block3a_27.port_b_data_out_clear = "none",
		ram_block3a_27.port_b_data_width = 1,
		ram_block3a_27.port_b_first_address = 8192,
		ram_block3a_27.port_b_first_bit_number = 3,
		ram_block3a_27.port_b_last_address = 16383,
		ram_block3a_27.port_b_logical_ram_depth = 19200,
		ram_block3a_27.port_b_logical_ram_width = 24,
		ram_block3a_27.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_27.port_b_read_enable_clock = "clock1",
		ram_block3a_27.port_b_write_enable_clock = "clock1",
		ram_block3a_27.ram_block_type = "AUTO",
		ram_block3a_27.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_28
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block3a_28portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[4]}),
	.portbdataout(wire_ram_block3a_28portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_28.clk0_core_clock_enable = "ena0",
		ram_block3a_28.clk0_input_clock_enable = "none",
		ram_block3a_28.clk0_output_clock_enable = "none",
		ram_block3a_28.clk1_core_clock_enable = "ena1",
		ram_block3a_28.clk1_input_clock_enable = "none",
		ram_block3a_28.connectivity_checking = "OFF",
		ram_block3a_28.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_28.init_file_layout = "port_a",
		ram_block3a_28.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_28.mem_init0 = 2048'hA3FCC1DFFBC7A111807A42940031AE03C2C31BD7E6FCB77FB3C5C021406D4E9001041E21B146BF4623FEF1FFE3FCC230600DE7C010000000AF7EBC45C3D7FBBFE7FDFF90010FD80012000800FFFFFCCFED7FFF7FF6FFFDD9000760011421C0083FEF7787FFFD7EDFE07FFFD1A0CFEC008603FC000FFFFFA7EFFFFAF7C0FDD7DF600758000046060006FFA6E6EFFFE30FC87B11B832A04000050E832000D6F767EFFEDCF7E43367DCF326C020200502C0038FF067EBD767B3C00C0288200000008021FFEA0881A33FABFABFE5620FFE8F400F0084406FFAE400AF013FEDFE7BFAA93FEEC7C19F8901003FFD3000FE8073EFFDFB7B843FFE8FE4178080106F7FB0,
		ram_block3a_28.mem_init1 = 2048'hBE80F83FDFBF0BC87F7BEBDFD9FCEBFFA78F7ED3FFBAF93FFFFF0A8C77BEFAD7CFFCF3FDE7EE66E7BFE0FCBEFFFA039C3FBDEFDFCFBCFBDDEBEF3F77FBA97C3FBFFE171E7FBDCFF6CDB8FB9F87CD1CC37EAD6F3F9EFE0F9E3FB7EFF7DF3AFBBEA74FE8D5FF21665A88FACF0FFDBDC777CFFA6BF7C7C701F777A3770D8019F7D6DFFFE7D5C7D2FFF5F3D79BF3FB79AF1C000EFD1E87BF07B18EC9F7B7C37783EFFD5C09808007F01E273F1F91C7E3E3F7E3F3BFCBFDDC01682006783E421BF751D7EFF7F7E3FBEF9F5E8B0C8A0608ED7F1617FF41D3FFF7EFC3B07BD7EF9758D8021FBFEE0F2EFC00EFFFA5A7E3FB6EDFF5E0F280443C3FCA2037DA01945F0FC7,
		ram_block3a_28.mem_init2 = 2048'hEFEE2C017F00C73FF7FFAFD725EFF387DE02807FEFFC100ABF1187FFF7FFEFE7376FF783FB44005FFEDC9429FF83C17FFFEDE7D7076D43C77E0B103BFFFD0091DF91FFBFFFF6FF770FEF8DC1FF01081737FC1150FF874F9FFEFBFFE72C6F39C4FF01B6277FF88060BF8E419FEFCDFBBF0F635CE3FF00F6177FFC30525AA57DF7EF80FFFF5F673EE7DF00C01DFDDC8A9CFFB0EAAFEFFABFEF4BCF3CB5FF20E81EFFDC0BB0FF360BFBEFBE377F4F693E87DF1342BFFFDC8BB1F39CE3FFCFBEF7FF0F5F3AB2FFF0F03FFDBC0693FF3DC2FEFFFAFFEB074F3AF3EF19D12FFFFE0B997F3DE39FDFEEF7BDE70E3ED3FFB1FC3BFFFC8B826F3FA2DECFDEFBBFE3CE2AF3,
		ram_block3a_28.mem_init3 = 2048'h7BC6345FF7CDB9F38FEA7D0DFF81180F8C7E02D43F43E8879360397FEFCC7CF3FD80E60FF7EE63C82F01FF6A859C15FF27EE5CB3FF04FBFFFFEE11F27F0CF5F3E7BF2BFF0FEE3A9FFF16FBAEF7FFA3E0FF80EFF3E7BFFFFF27EA7FFFBF80F35FFFBE03FFFC807F7EF69FFDDF2FC8FFFF7F8AF9FBFFFC07FFFF91FFFFF79FFFFF2FF936B7FF88FF5FEFFF03FBDE0177FBF7AFEFFB37EB7EFBFF91EFEDF73C43F7EF80FFF7F7EFFFFD07E93CFFFF900FFBF7F40FF76E832FFFE5BFF7DFC7FD19BFFF004BFF7AFE051DE68747F747ECFFF307FF011FFD809C3FBFFF5227FF0B18FFE6B6BFFF07EFFE076600007FFFFA3E1BDD20E6FFF7FE5FEF07BFFF2FEE00812F,
		ram_block3a_28.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_28.operation_mode = "bidir_dual_port",
		ram_block3a_28.port_a_address_width = 13,
		ram_block3a_28.port_a_data_out_clear = "none",
		ram_block3a_28.port_a_data_out_clock = "clock0",
		ram_block3a_28.port_a_data_width = 1,
		ram_block3a_28.port_a_first_address = 8192,
		ram_block3a_28.port_a_first_bit_number = 4,
		ram_block3a_28.port_a_last_address = 16383,
		ram_block3a_28.port_a_logical_ram_depth = 19200,
		ram_block3a_28.port_a_logical_ram_width = 24,
		ram_block3a_28.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_28.port_b_address_clock = "clock1",
		ram_block3a_28.port_b_address_width = 13,
		ram_block3a_28.port_b_data_in_clock = "clock1",
		ram_block3a_28.port_b_data_out_clear = "none",
		ram_block3a_28.port_b_data_width = 1,
		ram_block3a_28.port_b_first_address = 8192,
		ram_block3a_28.port_b_first_bit_number = 4,
		ram_block3a_28.port_b_last_address = 16383,
		ram_block3a_28.port_b_logical_ram_depth = 19200,
		ram_block3a_28.port_b_logical_ram_width = 24,
		ram_block3a_28.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_28.port_b_read_enable_clock = "clock1",
		ram_block3a_28.port_b_write_enable_clock = "clock1",
		ram_block3a_28.ram_block_type = "AUTO",
		ram_block3a_28.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_29
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block3a_29portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[5]}),
	.portbdataout(wire_ram_block3a_29portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_29.clk0_core_clock_enable = "ena0",
		ram_block3a_29.clk0_input_clock_enable = "none",
		ram_block3a_29.clk0_output_clock_enable = "none",
		ram_block3a_29.clk1_core_clock_enable = "ena1",
		ram_block3a_29.clk1_input_clock_enable = "none",
		ram_block3a_29.connectivity_checking = "OFF",
		ram_block3a_29.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_29.init_file_layout = "port_a",
		ram_block3a_29.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_29.mem_init0 = 2048'h0FFDC31FFBCEA211807A61A8003B8003C3E35BF00EFC7F7FB3C75421406D5E000103A221B0433F720FFEF1FFE3FCC230600DE04010000000AF40BC700FD7FBBFE7FDFF90010FD80012000800FFFFFCD80D7FFF7FF6FFFDD9000760011421C0083FEF77901FFD7EDFE07FFFD1A0CFEC008603FC000FFFFFB40FFFFFF7C0FDD7DF600758000047FE0006FFA6E20FFFFF7FC87F7DBFF2BDC000050DEF2000F9F7700FFEF87FE46C1FDFF32EC02020150FC003F1F0740FD7C42FC0C4028000000000803C00EA08E1A3282FFB91036348828900208084405A22E4008181282DFE2093AB0000C001A089010060003000D000640FFE0A038620C08C0430808010482030,
		ram_block3a_29.mem_init1 = 2048'hBE80F03FDFBF0BC07F43E0BFD07C07F80FA07E07FF92F93FFFFE0A807782F037C03C77F08FE06607BFC0F4BEFFFA03903F89E03FD07C07D00BE03F27FB81F43FBFFE07087F81C0B6D07C279007C03E877E89E03F9EFE0F803F83E237D07E07B48F40BE85FF00F85A88FA0FC0FD87F037D03C47F04FD020077703F00D801805045F910215D03807F05FC01207FB61803C000E268287808031800C03B00F70008BFD4008208004200527600451C24003F04FF0281BFD8001082007002042402011C0080FF38BF040375E80008A0609001216442001C08287FC0BB00087EFB40998021E00040F287680EC1045A00FF9402FF5F01600443C2042201C0B0194D08FF0,
		ram_block3a_29.mem_init2 = 2048'hEFEE24037F8001FFE0003FD885C84007DE8280FFEFFC1001BF80007FF0850FE897E04007FBC4007FFEDC9421FF00403FE0004FD887C5404F7F8B003BFFFD0000DF10403FE000077887C01803FF80801737FC1140FF00E01FE0300FE885C41486FF80B0077FF803803F80E03FE01007B08FC05E03FF00E2177FFC20025A816817E00203F097403E47DF80C01DFDDC8288FF20EA8FE07827E483E03C05FFA0E81EFFDC0B80FF000A1BEA3C137087E03E87DF8342BFFFDC8B91F382E81FC03C43F087F03A86FFC0F03FFDBC0683FF03CA1EF03803E88FC03A03EF81D12FFFFE0B817F03E81FD12C27B02F803E07FF81F43BFFFC0B826F23A81EC05E07B08BE02A07,
		ram_block3a_29.mem_init3 = 2048'h7B84C01FF01411F08FE25C05FF00002F807C00C4BF416B87A0000178AFE07DF7FD00EC4FF7EC47A2AF01F20AA03CEDFC87C05C03FF04FB1FFFEC11DDFF0CF053E03EC3F98FC03A9FFF16FBAEF7FD83E0FF80EFF3E03FFFF8A7C27FFFBF00F35FFFBC03FFFD807F7EF01FFDD88FC0FFFF7F0AF9FBFFFC07FFFF90FFFFF01FFFFC8FF036B7FF08FF5FEFFD03FBDE0077FBF02FEFF817E87EFBFF11EFEDF73C43F7EF80FFF7F02FFFF887C003FFFF10FFFBF7F40FF76E81FFFFF03FF7DAC7D00ABFFF807BFF7AFC06FDE6843FF75022FFF887D0017FFD80913FBFFD4257FF800BFFF0377FFC87E00637668001FFFFF8001BDDA087FFE0403FE887B0001FEF8080EF,
		ram_block3a_29.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_29.operation_mode = "bidir_dual_port",
		ram_block3a_29.port_a_address_width = 13,
		ram_block3a_29.port_a_data_out_clear = "none",
		ram_block3a_29.port_a_data_out_clock = "clock0",
		ram_block3a_29.port_a_data_width = 1,
		ram_block3a_29.port_a_first_address = 8192,
		ram_block3a_29.port_a_first_bit_number = 5,
		ram_block3a_29.port_a_last_address = 16383,
		ram_block3a_29.port_a_logical_ram_depth = 19200,
		ram_block3a_29.port_a_logical_ram_width = 24,
		ram_block3a_29.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_29.port_b_address_clock = "clock1",
		ram_block3a_29.port_b_address_width = 13,
		ram_block3a_29.port_b_data_in_clock = "clock1",
		ram_block3a_29.port_b_data_out_clear = "none",
		ram_block3a_29.port_b_data_width = 1,
		ram_block3a_29.port_b_first_address = 8192,
		ram_block3a_29.port_b_first_bit_number = 5,
		ram_block3a_29.port_b_last_address = 16383,
		ram_block3a_29.port_b_logical_ram_depth = 19200,
		ram_block3a_29.port_b_logical_ram_width = 24,
		ram_block3a_29.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_29.port_b_read_enable_clock = "clock1",
		ram_block3a_29.port_b_write_enable_clock = "clock1",
		ram_block3a_29.ram_block_type = "AUTO",
		ram_block3a_29.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_30
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block3a_30portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[6]}),
	.portbdataout(wire_ram_block3a_30portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_30.clk0_core_clock_enable = "ena0",
		ram_block3a_30.clk0_input_clock_enable = "none",
		ram_block3a_30.clk0_output_clock_enable = "none",
		ram_block3a_30.clk1_core_clock_enable = "ena1",
		ram_block3a_30.clk1_input_clock_enable = "none",
		ram_block3a_30.connectivity_checking = "OFF",
		ram_block3a_30.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_30.init_file_layout = "port_a",
		ram_block3a_30.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_30.mem_init0 = 2048'h000341E2083EABCFFFE4E06DFFFE67EE1E3C65100400FFC80CF796FFEFF3DE5BFFD7BFFF4701C20200001A121D23FFDFFFE21FFFFFEFFDBF00FE6180000400029C40145DFF970EFF7FBFFFF708411308001200001520006FFFD01DFFFFFF3BFBC0012040111000001390003E7EF13FFFEF7E63BDF200426400C702841D8081001D5027FFFFF800FFFE001902023000029D8B10500FC03F7EFFFC02FFF7502800040C50201F200027CFCE3FFFBEE0043F6B0117A400004420170401383FC0FFF7DB60007BFD014488201091003C0883793EC05FF7FF8A228F5F217FC82C002090790001782FC07F7FFB00000FDF10EF8000000A007820C14C3FD07FFFFF68202F,
		ram_block3a_30.mem_init1 = 2048'h0C00880009830440084110A02040040800006004421309090102040000811028A04074008200400400404C8211020C5000881020204005300A80632408010C0040020848008210AAA06024000020408600084820701200800080123CB062041481208284008000465F020400A284002820524400402020050082703373A400442191121A2000040050500A0000A1A033FFF024827800A01E300800500000008549C00817FFB22004F820042EA240041040D0280C00400177FDF70020FF80202E300808038008401F004000F7FFDF0011FDC420FF3082800C000C009B007409EFFEE38003F8E875FE98101880000640340D7013FDFEC6204FFFFC03DE0E503000,
		ram_block3a_30.mem_init2 = 2048'h20022400400001019000200000084000000280262004100084000000108508001020400048440040800094200000404610004E0005054040000B0000980100010010002450000020008004000A002000000411409000E001102C0C0000043E840001B021000007800081E020303C040009002C01600012220000268200809821102A04001000404400001830808084C8802132A0500025040040420401210822C0C00400900112280A4014000460008400035AA00C00845181811021004844000010408400414800400004C388001228004004080000400000010920020A054100001001814424002000400402010C10000004424022B004A042052080004004,
		ram_block3a_30.mem_init3 = 2048'h8004F01020181208880262048000F0145CC006C44CC0E8C0002E02002C0007F404011FF0000840C1C1813A1800038E04000003BC08054BE20084143F808C0DF10001EC01080000000017001010018457900002250004000020024000320110000000060040000000900018000800C002080B00200020040008100131500101040A300080020900000201041040000280300880001028000000104000000040000400050050000040000000C928100808010009000001241010010102C050188012004804022804010204078010208000025000010080981032A142C2000000021035005C02200600000002044100000800208480104040080030000804008000,
		ram_block3a_30.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_30.operation_mode = "bidir_dual_port",
		ram_block3a_30.port_a_address_width = 13,
		ram_block3a_30.port_a_data_out_clear = "none",
		ram_block3a_30.port_a_data_out_clock = "clock0",
		ram_block3a_30.port_a_data_width = 1,
		ram_block3a_30.port_a_first_address = 8192,
		ram_block3a_30.port_a_first_bit_number = 6,
		ram_block3a_30.port_a_last_address = 16383,
		ram_block3a_30.port_a_logical_ram_depth = 19200,
		ram_block3a_30.port_a_logical_ram_width = 24,
		ram_block3a_30.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_30.port_b_address_clock = "clock1",
		ram_block3a_30.port_b_address_width = 13,
		ram_block3a_30.port_b_data_in_clock = "clock1",
		ram_block3a_30.port_b_data_out_clear = "none",
		ram_block3a_30.port_b_data_width = 1,
		ram_block3a_30.port_b_first_address = 8192,
		ram_block3a_30.port_b_first_bit_number = 6,
		ram_block3a_30.port_b_last_address = 16383,
		ram_block3a_30.port_b_logical_ram_depth = 19200,
		ram_block3a_30.port_b_logical_ram_width = 24,
		ram_block3a_30.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_30.port_b_read_enable_clock = "clock1",
		ram_block3a_30.port_b_write_enable_clock = "clock1",
		ram_block3a_30.ram_block_type = "AUTO",
		ram_block3a_30.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_31
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block3a_31portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[7]}),
	.portbdataout(wire_ram_block3a_31portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_31.clk0_core_clock_enable = "ena0",
		ram_block3a_31.clk0_input_clock_enable = "none",
		ram_block3a_31.clk0_output_clock_enable = "none",
		ram_block3a_31.clk1_core_clock_enable = "ena1",
		ram_block3a_31.clk1_input_clock_enable = "none",
		ram_block3a_31.connectivity_checking = "OFF",
		ram_block3a_31.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_31.init_file_layout = "port_a",
		ram_block3a_31.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_31.mem_init0 = 2048'h0FFFC0FFFBFCA3DFFFFEE01DFFFC1FEFDF00FFF00EFCFFFFBFF7D6FFEFFFDFDBFFD7BFFFF76FFF720FFEFBFFFFFFFFFFFFEFFFFFFFEFFDBFAFFEFDF00FD7FBBFFFFDFFDDFF9FDEFF7FBFFFF7FFFFFFD80D7FFF7FF7FFFDFFFFD77DFFFFFFFBFBFFEF77D01FFD7EDFF3FFFFFFFEFFFFFFEF7FFFBDFFFFFFF40FFFFFF7DDFDD7DF7D577FFFFFFFFEFFFEFFBFE20FFFFF7FDDFF7DFFFFFDFF7EFFFFEFFFF7FFFF700FFEE01FFF7FFFFCBFF0FFFFBEF403FF6BFFF7F40FD7C42FD7E401B01FC07FF7DB7801FBFDE167B82FFB11077F0883F91EE05FF7FFFA226F5F817FF82DFF2093FB0001F00FE07F7FFB60007FDFD06FF00FFE0A01FE20C1CC1FF07FFFFF48203F,
		ram_block3a_31.mem_init1 = 2048'hBE80F01FDFBD07C0FF41F09FE07E03F80FA07E03FF93F91FFFFC0680F781F01FE03E73F08FE06603BFC0F49EFFFA07D0BF09F01FE03E03F00BE03F23FB81F41FFFFC0748FF01D0BEE03E239007E03E837E89E03FFEFC0780BF01F21FF03C03B48F60BC81FF81F05EDFF807C0FF05F01FE03C43F04FE00C037782E01FF3BE0784FF91E23FE03803F05FC00207FBA1801FFFFE2702FF80403FA01007F00F700087FD800837FFB62004FF20043FF24007F04FF0280FFDC0013FFDF60021FFC0207FF00807F38BF8400F5EE000FFFFDF0011FFC4207FF88287FC0BBC009FEFE408FFFEFF8003FFE874FEF8101DA00FFE407FFDF013FDFEFE2047FFF401DF9C503FF0,
		ram_block3a_31.mem_init2 = 2048'hEFEE24077F8001FFE0003FD00DE84007DE82807FEFFE1003BF80007FF0850FE01FE0400FFBC4003FFEDE9421FF80403FE00047D00FE540477F8B003BFFFF0000DF90003FE00007700FE01803FF80C03737FE1340FF80403FE0280FE00DE43C86FF80A0077FF80380BF80F01FE01C03B00FE03E03FF00F2177FFE26C2DA81F817E02803F01F603E47DF80D01DFDDE86C87FA1F28FE03A27E40BE03E01FFA1E81EFFDE07807F81121BEA3E13700FE03E87DF8352BFFFDE87D17381F01FC03E43F00FF03A82FFC1F01FFDBE06C37F81D21EE03A03E80FC03A03EF81D12FFFFC07C17F81F01FC12E27B02F803E03FF81F41BFFFC07C2EF23B01EE05E03B08BE02A03,
		ram_block3a_31.mem_init3 = 2048'h7B84601FF00C13F087E27E01FF81F01FDCFE02C47FC0E887B00E037027E03F87FD81F83FF7EE47E06F80FD7AB03F73F407E01FBFFF85FBFFFFEE15FFFF8DFDF3F03FEFF107E03A9FFF97FBBEF7FF87F7FF81EFF7F03FFFF027E27FFFBF81F35FFFBE07FFFD817F7EE01FFDD00FC0FFFF7F8BF9FBFFFC07FFFF91FFFFE01FFFF407F036B7FF89FF5FEFFF07FBDE0177FBE02FEFF01FE83EFBFF91EFEDF73C43F7EF81FFF7E02FFFF00FE03FFFFF91FFFBF7F40FF76E81FFFFE03FF7D2CFF007BFFF807BFF7AFE07FDE6847FF7403EFFF007F000FFFD80953FBFFF4237FF8007FFE034FFFC07E00637668001FFFFFA000BDDA085FFE0403FE80FB0001FEF8080EF,
		ram_block3a_31.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_31.operation_mode = "bidir_dual_port",
		ram_block3a_31.port_a_address_width = 13,
		ram_block3a_31.port_a_data_out_clear = "none",
		ram_block3a_31.port_a_data_out_clock = "clock0",
		ram_block3a_31.port_a_data_width = 1,
		ram_block3a_31.port_a_first_address = 8192,
		ram_block3a_31.port_a_first_bit_number = 7,
		ram_block3a_31.port_a_last_address = 16383,
		ram_block3a_31.port_a_logical_ram_depth = 19200,
		ram_block3a_31.port_a_logical_ram_width = 24,
		ram_block3a_31.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_31.port_b_address_clock = "clock1",
		ram_block3a_31.port_b_address_width = 13,
		ram_block3a_31.port_b_data_in_clock = "clock1",
		ram_block3a_31.port_b_data_out_clear = "none",
		ram_block3a_31.port_b_data_width = 1,
		ram_block3a_31.port_b_first_address = 8192,
		ram_block3a_31.port_b_first_bit_number = 7,
		ram_block3a_31.port_b_last_address = 16383,
		ram_block3a_31.port_b_logical_ram_depth = 19200,
		ram_block3a_31.port_b_logical_ram_width = 24,
		ram_block3a_31.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_31.port_b_read_enable_clock = "clock1",
		ram_block3a_31.port_b_write_enable_clock = "clock1",
		ram_block3a_31.ram_block_type = "AUTO",
		ram_block3a_31.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_32
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[8]}),
	.portadataout(wire_ram_block3a_32portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[8]}),
	.portbdataout(wire_ram_block3a_32portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_32.clk0_core_clock_enable = "ena0",
		ram_block3a_32.clk0_input_clock_enable = "none",
		ram_block3a_32.clk0_output_clock_enable = "none",
		ram_block3a_32.clk1_core_clock_enable = "ena1",
		ram_block3a_32.clk1_input_clock_enable = "none",
		ram_block3a_32.connectivity_checking = "OFF",
		ram_block3a_32.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_32.init_file_layout = "port_a",
		ram_block3a_32.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_32.mem_init0 = 2048'hAE5A4FD6C94CFA0DE27A60D4CFFBB58747C6E1189C5435F81BF7542DC7FD479047939E69B3220E6A6CBC72B74D2FEEF2674C94C616C7DC1A87D63849DFC4F306F7CD3F51CF8FDC1336882BF6DE41BC88A1530349B6BB5C5F4A11799D16757859A4C7738A7D1D40C001D6B951AAF3FE85C633783C4F90DBF6DDFFC7E405B495CC49554BE128C7F86C9666A2860238783EC99B353A7789B77C770DCBED717AAF72A77EFE006D6889FF97DE76A9A484011B0B15B0B70AC1C5BAC30DF219889DE473D036FFEA6907071E3D389175377D964D5A498FF549AAA2E6018F8D6E6DD2FB952B92EBE82FCCCB6D68621D4D8CFCE8B9803E8B571729F30E4C359EE5B44D6B3F,
		ram_block3a_32.mem_init1 = 2048'h3EF4F5700B832760BB6338AFD86224C92012E70ECFD23D392D93241337B2B0B3CEDB70458E92C222A7D257AE5BFB895712A8842A7784DBD12BB1F727EB2B560B3D4F1C5B15230DB6D4A6A81D80B8428A2A68E1FD56D88B929103CABEB635029CEF35E0980F0421C28EBA2DE7BA166B3FFD156CACF8052DB322B2758D801015759BB1E2D6176ACA18D2D72A226179BC58600EFFAB0617C871088CA813CB704CE5F905ECB6FE12FA5CE1601F14AF63A89C63D37D896047494D2587C37B5FD2A592BE0C6727919AE22F46AA918B368A69161C45FD05FAE3A23C0B1803DBE6065DDA061218EB0B0E76D2F8DC30A8321965EFD56676187C6E3CC7A8D6128984520727,
		ram_block3a_32.mem_init2 = 2048'hE1CF35A54BF991A3F4D5331281FC7104DA6783E7E1269F20B41257A551A50C83BDF0548C5AF628DBDE4F97B70E787D66F8A4EE89475F455B3B4F7CB3DEE9F3FAD8D42265407E6F25A8FF85A06AF15CA027F6DFF29A9191472667AC4D1546F1866AF42AC75631ECACAED3F1B527BB36BDFDF22C41F9467FE60008E283C2DB498575E8C5D49A77CC579F10D2B888D4C2ACFBFAF2836BABA72741D3D78007ECEFB2C4DE5E3CD46417584A28322DADF92485D4E34BBD0D0FB45163A2080F4019C4C4E81A4AA03441DDD5DC88649B5A55167AE4C0A3C806CB30C1C379416896BAEF5F433FC70DD76F672023160E87C205353A4705EF6BC576B88CC0CABB238BA52191,
		ram_block3a_32.mem_init3 = 2048'h30D44C182379380386AB57D89B386F25886222EC8ECFEB86A86918173750EE93D52172C9006EC3E08D543B582CAAE56EB45844B15895CBBB5BE4D195C60D1973F6E0EF831BAD8A83DFB7D1AE103BC3E391CCEEA177F58390A01F7AF33FC45302B03EEEF4D8444616CE881810681FE94E6DAEE87B39B085251A9265F544CD87DE4379A295B70CFA414F8D0DDA5C4313C869C8E679502E2849F5DD48C5A00C4966C45A07C1634A3AECA0F8C5EBBD170D5975D49F6202536F5D04AB53D3C05C609092505B2C0AEEED1506D43FB715BEED62227C61337DD6951932AD66E6AB99CC66ACBF6FFE5739A62660D243DCC380A4CB0CB6BFB23576482FC6BFC608A69888C4,
		ram_block3a_32.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_32.operation_mode = "bidir_dual_port",
		ram_block3a_32.port_a_address_width = 13,
		ram_block3a_32.port_a_data_out_clear = "none",
		ram_block3a_32.port_a_data_out_clock = "clock0",
		ram_block3a_32.port_a_data_width = 1,
		ram_block3a_32.port_a_first_address = 8192,
		ram_block3a_32.port_a_first_bit_number = 8,
		ram_block3a_32.port_a_last_address = 16383,
		ram_block3a_32.port_a_logical_ram_depth = 19200,
		ram_block3a_32.port_a_logical_ram_width = 24,
		ram_block3a_32.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_32.port_b_address_clock = "clock1",
		ram_block3a_32.port_b_address_width = 13,
		ram_block3a_32.port_b_data_in_clock = "clock1",
		ram_block3a_32.port_b_data_out_clear = "none",
		ram_block3a_32.port_b_data_width = 1,
		ram_block3a_32.port_b_first_address = 8192,
		ram_block3a_32.port_b_first_bit_number = 8,
		ram_block3a_32.port_b_last_address = 16383,
		ram_block3a_32.port_b_logical_ram_depth = 19200,
		ram_block3a_32.port_b_logical_ram_width = 24,
		ram_block3a_32.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_32.port_b_read_enable_clock = "clock1",
		ram_block3a_32.port_b_write_enable_clock = "clock1",
		ram_block3a_32.ram_block_type = "AUTO",
		ram_block3a_32.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_33
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[9]}),
	.portadataout(wire_ram_block3a_33portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[9]}),
	.portbdataout(wire_ram_block3a_33portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_33.clk0_core_clock_enable = "ena0",
		ram_block3a_33.clk0_input_clock_enable = "none",
		ram_block3a_33.clk0_output_clock_enable = "none",
		ram_block3a_33.clk1_core_clock_enable = "ena1",
		ram_block3a_33.clk1_input_clock_enable = "none",
		ram_block3a_33.connectivity_checking = "OFF",
		ram_block3a_33.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_33.init_file_layout = "port_a",
		ram_block3a_33.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_33.mem_init0 = 2048'h9F5F691E38BFF84DE2644A9037F710EA9530C5BF3C18F5F827C516EDE273D6507FC786B1F06282360FBC535A1F2DFAF86182034CF8E4A4A1034471C5848580BA95FD3459C9170CAF5BADEB06B9E13B5C11730338153AD86FE650198BFEB33A2A6DC77105D11C06D81312FABE24D32EBBCF536B214217E3F56DCF1EC41185D3000C1018DFF0EA7A570614B96EC2F94B62999B71516ED06B040F7E4262C17EE8546CBEC53B7D6E40BDA38E3D743CC069D023F1B7ACDDC3FEA5562E380A5084FBE1936176FBBD0BC00DBF3393F0760DFF6914010EF74F9F728E4D854FBDED97A39FE990E95FC3E22B1F794FFC8453DC41A5B73A0A1CC324C34F84949AA5356F7AFE,
		ram_block3a_33.mem_init1 = 2048'hBC2089580B8DFAF8A86BC182C9C3ACFEAD39688FCE57592901E8E0BF84D39838C9FD70DCA258438286C0E4CE31EAE67F99A8099150FA37544BF86F268BF9D5D440502D690DA009AA99F874968178AC830A9ECFF8701EE3A58431273C993DF59EED68B88C06E6D3C65FD02581EED56609201B4BC06290680750A26B93732EE15461D7133A30B1A23DD0506B123B23A753DFF0E43749000850B65F75F61107088979DE4C57C431AE15B971CC24BAF763BB4DD27C4FF8FB590424B79A2A5FC8A1E28DE8D3AB8B0D61871A68F496961E8D321DD6B3ABB382D60F01037B930A8F0BCA9223908F688C758E8EF28C860F0DE31C2DF696587C4C26CA77DE42C0125D06C1,
		ram_block3a_33.mem_init2 = 2048'hE1E675916CD8739F830B6AD98D2871A5DE5FED3621D7FF6AA6B1846E7EDFAE419D2852C3585EBFC69E9DFFF2741BCD0F6649465257254E52774B2D03B9BDF87A88703E6E4E002262F4E093009E5C24D4022CDBF0DC86575D483DACAA656C74ACF75C3FA16FB1E22D2D8DC987E03EBA1279437E91EF4C07937FCEFA0BC0A00B9748C9BF32554308D4C7981ADDFD84C6DD882332A2D4A9BD0D9A6BCB85FFE80F26FBC4403DB2140E1B0FB5142364613A840C0753EF1EDD80913394FC3F8FEF522BE692B984CCF56167DD9C1697EBF58A5A3B33972B8A4389A9E805896E87F839D57E702A01D90625B52C88038BFA219D12474830A76C7BA4048FC3B52CA0CA4085,
		ram_block3a_33.mem_init3 = 2048'h1067D3BBE034152B928BC410813DD017D4FA38F55FC4EAE19B483323BF914FA22C3D1745C169D2F24D243A4A2DAFDEA703B99E17ACADDB9300EDD02AB9ADD9D395F9C0070F4F3283B17FCA06103DD9C4BB092665C4D66815E7EFC9E3B37CD05AB03EFAFCE1A20970E4D7FC1CBFCFC8C26B3F282319F0F7DBED73213DE79B71B7DFFB16B1FA1C46542FF9B751C26232B1F2C8803A57EF6ED9FE5C4BC00638E8E167E12DB1F8C784658F482FCBBE54D91875F0FBE444E1FEDD9197911EC75830879E164A8C0AECEEFD62A617E713FADC900778AD89E0D1993E3EFDE2E63BE00D2F12BD045CD669DF35621552E6FF3AE5995CE6C78F4AD0EDCDC2B9FF29AC5FC04A,
		ram_block3a_33.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_33.operation_mode = "bidir_dual_port",
		ram_block3a_33.port_a_address_width = 13,
		ram_block3a_33.port_a_data_out_clear = "none",
		ram_block3a_33.port_a_data_out_clock = "clock0",
		ram_block3a_33.port_a_data_width = 1,
		ram_block3a_33.port_a_first_address = 8192,
		ram_block3a_33.port_a_first_bit_number = 9,
		ram_block3a_33.port_a_last_address = 16383,
		ram_block3a_33.port_a_logical_ram_depth = 19200,
		ram_block3a_33.port_a_logical_ram_width = 24,
		ram_block3a_33.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_33.port_b_address_clock = "clock1",
		ram_block3a_33.port_b_address_width = 13,
		ram_block3a_33.port_b_data_in_clock = "clock1",
		ram_block3a_33.port_b_data_out_clear = "none",
		ram_block3a_33.port_b_data_width = 1,
		ram_block3a_33.port_b_first_address = 8192,
		ram_block3a_33.port_b_first_bit_number = 9,
		ram_block3a_33.port_b_last_address = 16383,
		ram_block3a_33.port_b_logical_ram_depth = 19200,
		ram_block3a_33.port_b_logical_ram_width = 24,
		ram_block3a_33.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_33.port_b_read_enable_clock = "clock1",
		ram_block3a_33.port_b_write_enable_clock = "clock1",
		ram_block3a_33.ram_block_type = "AUTO",
		ram_block3a_33.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_34
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[10]}),
	.portadataout(wire_ram_block3a_34portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[10]}),
	.portbdataout(wire_ram_block3a_34portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_34.clk0_core_clock_enable = "ena0",
		ram_block3a_34.clk0_input_clock_enable = "none",
		ram_block3a_34.clk0_output_clock_enable = "none",
		ram_block3a_34.clk1_core_clock_enable = "ena1",
		ram_block3a_34.clk1_input_clock_enable = "none",
		ram_block3a_34.connectivity_checking = "OFF",
		ram_block3a_34.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_34.init_file_layout = "port_a",
		ram_block3a_34.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_34.mem_init0 = 2048'hE3D96A43FBECF84DE27E401007F95F8353E1BFF1E4D8FD4FBFF7C4EDE07FC64803C59E2143093F4A70FC3397FFF3F2F8600FE76010E58401ACDEEDB9D8D78007F640DFD9C91FDC8012A9EB04C85FD78875730307F7E525FFE21679A11533FA08542926D8351006C7F37D04FFA0DD2E80861267204FE85E6C39C713C7D1F887DF2811188007690C5406C79FAA4636505BD9CB18F2B290600A859E6FE001D7BF01640CD110FD3CB07ECF34E023A210EC9003F717ED4015C72CD74C0183BF0B2006C83CFDEA09AFE31920D853E1742DFFF97EA11084707FF3A4012D4FC96C68A3996B10E9DC4DF09D018257FC9001BC00E93CC10A1EC120C38C4F12859ADA6F3A28,
		ram_block3a_34.mem_init1 = 2048'h0C409117DD8502C18F5923BC51C1E40D45AFFCD67332097FFF030880A3F33A2EC7B97425C6EEC6EA3960C4FAFF030890A729070ECFFA73358BCFFB7E79815473FFA18D1E33600FAEEDFC701D05CDC2FA7429E077FEF007BE3A31269FFF797014897F82D9F9FBE44EDFE9C4CEB356263EFF596C13C4FF0CF5747AF40FF335F4E43FD3B6FF87EB62E870D793F5F87DB81FDFFFFDEFCF232D5106D1E050415783EBFD588B97C436B10C3E200515F7F2E07865D3ABDEFDFC450C24B61C3BDF70F35357EFD05BE19FCF975CCB0C9E161E0C741F84F6217BFFB1DC41807BC7ED975F9A023EA08B0F8EFFC2ECFE398863816237FDF217187C7628CA27DD93811A5C99D9,
		ram_block3a_34.mem_init2 = 2048'h2E07758E4D580BE1F7FF360DF01FCE04001FEE7FEE15FF64A5900AC077FF8A0DF43FE70AE95EBF77E01DFFF0659843877FEDC604AF3FEFC4060F1DE0F83DF8FA8911F1654FE2E6340DFF41C00F1C2CE0203EDFF0FDC340315EFC6E0C847F11CC061F2BA10021E5AD0DC0D8896790700C89506FE36E0EE7A2001CEAAAC0C74881578A750CD974ADE6065882988094C0AC89E1ABADC7323505495C3CF007288B32C0D4480C91CE0B094F41342505781CF405C357B8EC1D88F1018E2301C70B700D8F3D58F405C1D110601C04C349CD0A6C4711F709EF4C58F0014191297A3E098141C9211FD747650DED1E9ED603418D11B88400A2C36BAA1EC7C3F5A5C15F8AF4,
		ram_block3a_34.mem_init3 = 2048'hD065E73023C8B478C6AEFFF481BE1A141CC036D50F446E80336FA238E7A627C4047C6D323788DFE08504FD78A1B50834F78E538208FDFBDEFF84D424C08C14D103E14C11BFA8101C01BFBBA8F7C5DF60D00926375BE41002379A581C333CB35D4F85F6034082000ECA80180B0F98D83F19FF91F8E629FF000893213353D901AC27B80686035DC11BE207BB504002328267A880203FA8A0C2011DE829F105E3E004815F8657AF8070FF9928ED6996BB2B8315FD140403BDD22D91510AD7DF7C9073164AB7722DECA102C75FE01FE2BC2877FF280901979D15B3A5E2834041C6E22EBDFC5C87BE07040097512541D2E2C80DE6BEE07FF42409B33E001C459FCAE5,
		ram_block3a_34.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_34.operation_mode = "bidir_dual_port",
		ram_block3a_34.port_a_address_width = 13,
		ram_block3a_34.port_a_data_out_clear = "none",
		ram_block3a_34.port_a_data_out_clock = "clock0",
		ram_block3a_34.port_a_data_width = 1,
		ram_block3a_34.port_a_first_address = 8192,
		ram_block3a_34.port_a_first_bit_number = 10,
		ram_block3a_34.port_a_last_address = 16383,
		ram_block3a_34.port_a_logical_ram_depth = 19200,
		ram_block3a_34.port_a_logical_ram_width = 24,
		ram_block3a_34.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_34.port_b_address_clock = "clock1",
		ram_block3a_34.port_b_address_width = 13,
		ram_block3a_34.port_b_data_in_clock = "clock1",
		ram_block3a_34.port_b_data_out_clear = "none",
		ram_block3a_34.port_b_data_width = 1,
		ram_block3a_34.port_b_first_address = 8192,
		ram_block3a_34.port_b_first_bit_number = 10,
		ram_block3a_34.port_b_last_address = 16383,
		ram_block3a_34.port_b_logical_ram_depth = 19200,
		ram_block3a_34.port_b_logical_ram_width = 24,
		ram_block3a_34.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_34.port_b_read_enable_clock = "clock1",
		ram_block3a_34.port_b_write_enable_clock = "clock1",
		ram_block3a_34.ram_block_type = "AUTO",
		ram_block3a_34.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_35
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[11]}),
	.portadataout(wire_ram_block3a_35portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[11]}),
	.portbdataout(wire_ram_block3a_35portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_35.clk0_core_clock_enable = "ena0",
		ram_block3a_35.clk0_input_clock_enable = "none",
		ram_block3a_35.clk0_output_clock_enable = "none",
		ram_block3a_35.clk1_core_clock_enable = "ena1",
		ram_block3a_35.clk1_input_clock_enable = "none",
		ram_block3a_35.connectivity_checking = "OFF",
		ram_block3a_35.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_35.init_file_layout = "port_a",
		ram_block3a_35.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_35.mem_init0 = 2048'h8FDAE3020815E0939DE0C99DF833D96E0A0961188CD8774800C780334FE14E03FD1783FF062BC20A0CFC10120120DF17FFE0145FFF0B89BE00C420088CD780028C40141437870A7F7F161CF30841100905730300142000491DC0047FFFED01FB84012009951006C0009000107EE13D7FEF6E609DB200422D0DC71BA40C8087001541277FFFD3FCABFE07802AA6307B7A8C1F791B8FC05F7EFFECE73FF6592001940CD69C062955158FE2DFFFBEE58C2F6B27102DB401F43A00EC013B9FCE5FF7DB67F8FBFC074499B410BD03294A821F3ECE1FF7FF9BF32F5EAD7119AC0378F23BAF06738F8F3F7FFB6FFCAFDE3C6F39D400FB67BD3FFE4FBFF73FFFFF6F7A37,
		ram_block3a_35.mem_init1 = 2048'h0CC08940098506E0894330E06944680D0580FC0A43D30969010204A081CE38E0EF3CF40D86E0C60E01C0C4EA110204F0811C38C07F3FFB1D0BC0FF2A09C1D46000020168015C10E2FD3BF81505E0BF8E0049686010120380000513F4FF38F8148570E88C0180E05208000D60A06C41406FBC60114CF0690100C27831008007E601BDEBB007B9EC395CD01A0800A1A03020032722303E2B3E0ECEE6310D40088D4900A800BB816206603F470AA7F1E03949D0281C00404153F9466025E23B276C3FEFC41B898C402700100183EFC9E01EF4172E1F13FF901D09800083006C0AEDFEC33F6DF82EFE7C96FE50890F814C640572F765C6843F43F825CBDE06DC9008,
		ram_block3a_35.mem_init2 = 2048'h200775874D980521E7FF3E0D89A84020005FEFF62015FF62A51001A077FFAE0D9DA0400A495EBF16801DFFF1E558402777EDC60C8FA56456074F8DD3F83DFA7A095000E557F6EE2C8DE052020F5D74B0203EDF70DDC118B146F7EC0485E45286075FABE10031E44D0DC3D8216FF1FC0489C06F0B6F4C03E2001EE62A40C38C615FC1F90491408E4E075892F88096C08C89613281DF82BD0581E09E0407688B02C0D6440C914112E94FC430258DE01E84054343E80C1F8CD1018330E1CF8EF40D0FB09A800541C140401E04C349C01AA84FD27F090FC09A0801C18168023C0DC141C43881DFC4E50D2D809C0A03C18510000404E2C166B0C4EF46792D81C08800,
		ram_block3a_35.mem_init3 = 2048'h10659B5037E1B66086A2C0FC81BD523440413C45CFC4E8C0130B122427A885B004FD1F90000BD6A9C5053118058776240780919C087DCB020087D419818D1CD137A0800507A09000017F80101007D757918926216784000427A2D80033FC90000007FE0041020000E6C0180C0F80D80209FF80200021FF00091221317FD901AC0FB09680035DC0000207BF50400332807F8880281FA8FEC0015CE8000005EBE005817F806F8F806C8FA05AE92954EF080115FBF40481E7D02DBFD106C7F076B013D65984022FEE7D020427E01FF0FC2007D030F901D7911432A7E2D7010096E23EB67C5C87A0071400D752E44110E0DB0DA685E06FF6BC0D8BB0002C05DFCA64,
		ram_block3a_35.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_35.operation_mode = "bidir_dual_port",
		ram_block3a_35.port_a_address_width = 13,
		ram_block3a_35.port_a_data_out_clear = "none",
		ram_block3a_35.port_a_data_out_clock = "clock0",
		ram_block3a_35.port_a_data_width = 1,
		ram_block3a_35.port_a_first_address = 8192,
		ram_block3a_35.port_a_first_bit_number = 11,
		ram_block3a_35.port_a_last_address = 16383,
		ram_block3a_35.port_a_logical_ram_depth = 19200,
		ram_block3a_35.port_a_logical_ram_width = 24,
		ram_block3a_35.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_35.port_b_address_clock = "clock1",
		ram_block3a_35.port_b_address_width = 13,
		ram_block3a_35.port_b_data_in_clock = "clock1",
		ram_block3a_35.port_b_data_out_clear = "none",
		ram_block3a_35.port_b_data_width = 1,
		ram_block3a_35.port_b_first_address = 8192,
		ram_block3a_35.port_b_first_bit_number = 11,
		ram_block3a_35.port_b_last_address = 16383,
		ram_block3a_35.port_b_logical_ram_depth = 19200,
		ram_block3a_35.port_b_logical_ram_width = 24,
		ram_block3a_35.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_35.port_b_read_enable_clock = "clock1",
		ram_block3a_35.port_b_write_enable_clock = "clock1",
		ram_block3a_35.ram_block_type = "AUTO",
		ram_block3a_35.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_36
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[12]}),
	.portadataout(wire_ram_block3a_36portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[12]}),
	.portbdataout(wire_ram_block3a_36portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_36.clk0_core_clock_enable = "ena0",
		ram_block3a_36.clk0_input_clock_enable = "none",
		ram_block3a_36.clk0_output_clock_enable = "none",
		ram_block3a_36.clk1_core_clock_enable = "ena1",
		ram_block3a_36.clk1_input_clock_enable = "none",
		ram_block3a_36.connectivity_checking = "OFF",
		ram_block3a_36.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_36.init_file_layout = "port_a",
		ram_block3a_36.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_36.mem_init0 = 2048'hEFD9C1220805AA01806060F4003D8C0206950131ECD8B7C800C5D22140615F0801042621000682326CFC18120120E21060000C601000700000462031CCD78002844014100107080012000800084110196573030014200049000000011421000804012011F51006C00010001020C12C0086026000020042356DC71EE400808700000100000042040006078022E630670A881B151C629DC000050D8B200070A011E40CF4940465CD1C833EC0202015018003571035E4016FF6000C0008000000008029FFEA08718009A411BFF3201FFF0F400FC084400FF2A400AD8109EC027BFB293FEF47E19FC901003FFC6000BC0021E403FB7A863FFF0FE417C080106F7A70,
		ram_block3a_36.mem_init1 = 2048'h0CBC8E000985F2D9097B23C059C6E80D6DAF7CD643BE0FA90103F09F01BE3AC0CFBEF00DEEEE46E601F0C7AA1103E09F013C2FE04FBCFF1D6BCF3F7609B9D7A00003B11F813C0FE2CDBCFC1D05CD3CF6003DEFA01012F39F80352FF4DF3CFC1CED4FFED4013C7FC20801ED8FA03C57404FF86C196CCF05F900BAF7C10003F5D701FFE7D037D2EC317CDFDBF400FFAF500002FD9E003FC7303EC9EC394D57E7ED49FF1FE08001FD7FA03FBF608FE7EC316DD3FFC8005F1DC02007FFFE429BF7C017EFD813E98BEFC7006BFCE20608ED7E1457FE8113FF901D498F7B8B00175CC80203BFEE086EFC008EFE20816F85EF540564FA0044043FEE2035DA000C5C2031,
		ram_block3a_36.mem_init2 = 2048'h20062E314D27FF61EFFF6E0569AFFFC400A290762016101BA52FFFE07FFFAE057DAFF7E649E44076801E942FE527FFA77FEDDE046FAFC3EE07BB7013F83F05848935BFA55FFEEE246DEF81E20FA18810203C3146DD9FEFD15EF3EC0465EF95F607A1A42100301B620D9E61817FC3F80469C34CF36F200E02001D309340BD0FE14FA2FD0451474CF607A480188095B4DB89BA2BA1CF82BD0541CF5CF407B58C82C0D5983391BC0FE94F84342565E91CF405BF4EA80C1CF8BF01FC2FE1CFCEF40D679F58F405FCCC80401CF49F493E06E84FD2FF0967CF58F001BD8FA8023DF9BF413E2781DFC6E50D658E5CD603BD8E100005F08F413EA6C4CFC6F92DE9EF48F4,
		ram_block3a_36.mem_init3 = 2048'h105E14D037D1B060C6AF430C8181BD841C4080DC0F7BE9803364B024E78F04B404800660000A629A05BB314835849C24E78F10980884CB0200861010012E14D127A10405A7AF1000019680001007A3409116262167840004E7AF58003381900000060200413D0000E680180CEF8FD802098A802000200700093D2131779901ACE7BB16800328C00002070350403D328077C8802877AF7EC00130E800000443E005BA7F8077CF806C67A999E929391F0801140BF404BF3FD035BFD10ECFFF18B013286B84022E041D02BF47E007E0FC28E7FFC1190188981432A7560701BF11E226B63C5C47AFFE240028816441121F1B0D39FEE067F61C0D6BBFFFBC052080A4,
		ram_block3a_36.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_36.operation_mode = "bidir_dual_port",
		ram_block3a_36.port_a_address_width = 13,
		ram_block3a_36.port_a_data_out_clear = "none",
		ram_block3a_36.port_a_data_out_clock = "clock0",
		ram_block3a_36.port_a_data_width = 1,
		ram_block3a_36.port_a_first_address = 8192,
		ram_block3a_36.port_a_first_bit_number = 12,
		ram_block3a_36.port_a_last_address = 16383,
		ram_block3a_36.port_a_logical_ram_depth = 19200,
		ram_block3a_36.port_a_logical_ram_width = 24,
		ram_block3a_36.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_36.port_b_address_clock = "clock1",
		ram_block3a_36.port_b_address_width = 13,
		ram_block3a_36.port_b_data_in_clock = "clock1",
		ram_block3a_36.port_b_data_out_clear = "none",
		ram_block3a_36.port_b_data_width = 1,
		ram_block3a_36.port_b_first_address = 8192,
		ram_block3a_36.port_b_first_bit_number = 12,
		ram_block3a_36.port_b_last_address = 16383,
		ram_block3a_36.port_b_logical_ram_depth = 19200,
		ram_block3a_36.port_b_logical_ram_width = 24,
		ram_block3a_36.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_36.port_b_read_enable_clock = "clock1",
		ram_block3a_36.port_b_write_enable_clock = "clock1",
		ram_block3a_36.ram_block_type = "AUTO",
		ram_block3a_36.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_37
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[13]}),
	.portadataout(wire_ram_block3a_37portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[13]}),
	.portbdataout(wire_ram_block3a_37portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_37.clk0_core_clock_enable = "ena0",
		ram_block3a_37.clk0_input_clock_enable = "none",
		ram_block3a_37.clk0_output_clock_enable = "none",
		ram_block3a_37.clk1_core_clock_enable = "ena1",
		ram_block3a_37.clk1_input_clock_enable = "none",
		ram_block3a_37.connectivity_checking = "OFF",
		ram_block3a_37.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_37.init_file_layout = "port_a",
		ram_block3a_37.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_37.mem_init0 = 2048'h0FD9C3C2080CA301806063A8003BA20203A141360CD87F4800C7542140615E900103BA21010302360CFC10120120C210600003C010000000007820340CD780028440141001070800120008000841101E8573030014200049000000011421000804012016151006C00010001020C12C0086026000020042368DC71FE400808700000100000043FC000607802606307F7A881F7D1FE29DC000050FEF20007FA016040CF01C047E3D1F832EC02020150D80037910360401C42E00C4000020000000803C00EA0861801E241191072148820900208084403A2AA40083811E2C0220932B00004001A08901006001200092803604020A028620C00C04308080104825B0,
		ram_block3a_37.mem_init1 = 2048'h0C808000098502C0094328A05044040A8DA07C06439209290102008001823020C07C74008EE0460601C0CCAA1102009001082020507C07108BC03F260981DC2000020108010000A2D07C241285C03E860009E0201012038000012234D07C04168D40BE840101F84208000DC0A0067000503E4416CCD020010002F001000007048191021010381434DCC012040061803000022682000080B0000C10368D5000894940082080022005206004C082400036CDD02818000001202007002042402000000828178980402F0000008206090013144421410082E01E898000D30034098802020004082876808D11C0868F8340A40570168044042042201E0B0004D38036,
		ram_block3a_37.mem_init2 = 2048'h200624034D8001E1F000BE0A81884004008280F620141001A580006070854E0A95A0400649C40076801C9421E580406760006E0B8785404E078B0013F83D0001899000254000162B85C014020F808010203C1140DD00E01140381C0B8DC43C860780A001003003808D80E021601C040B89E04E036F001202001C2042408118014002010B99600C46078080188094888889202A81C000250E89E01C0407A08802C0D4080091020A094A06102A8DE01C84058342A80C1C889101822801C00C40028FB0188405C0C000401C048349020A084010030A8FC0180001818128023C098141022801D1043500AD801C0603818410000400824122A804C046052289E00804,
		ram_block3a_37.mem_init3 = 2048'h1004E0103018186386A2600481000024004202C48F416B8020000823A7A005B404000C40000846E285013C282024EC2787A010200804CBE20084103F810C11712020E8038780100001168000100583409100262160040003A7825800330090000004020041000000E000180B8F80D802090A80200020070009102131701901AF87B016800388C00002050350400032807008802B17A87EC00190E800000443E005807F80700F8069878027E92990FF0801140BF40481FFD0303FD10BC7D00BB013807B84022C07FD02843FE0102EFC2B87D001790180951432A54277018003E23037FC5F87A00634008001E44110001B0DA087E070487C0A83B0001C058081E4,
		ram_block3a_37.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_37.operation_mode = "bidir_dual_port",
		ram_block3a_37.port_a_address_width = 13,
		ram_block3a_37.port_a_data_out_clear = "none",
		ram_block3a_37.port_a_data_out_clock = "clock0",
		ram_block3a_37.port_a_data_width = 1,
		ram_block3a_37.port_a_first_address = 8192,
		ram_block3a_37.port_a_first_bit_number = 13,
		ram_block3a_37.port_a_last_address = 16383,
		ram_block3a_37.port_a_logical_ram_depth = 19200,
		ram_block3a_37.port_a_logical_ram_width = 24,
		ram_block3a_37.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_37.port_b_address_clock = "clock1",
		ram_block3a_37.port_b_address_width = 13,
		ram_block3a_37.port_b_data_in_clock = "clock1",
		ram_block3a_37.port_b_data_out_clear = "none",
		ram_block3a_37.port_b_data_width = 1,
		ram_block3a_37.port_b_first_address = 8192,
		ram_block3a_37.port_b_first_bit_number = 13,
		ram_block3a_37.port_b_last_address = 16383,
		ram_block3a_37.port_b_logical_ram_depth = 19200,
		ram_block3a_37.port_b_logical_ram_width = 24,
		ram_block3a_37.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_37.port_b_read_enable_clock = "clock1",
		ram_block3a_37.port_b_write_enable_clock = "clock1",
		ram_block3a_37.ram_block_type = "AUTO",
		ram_block3a_37.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_38
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[14]}),
	.portadataout(wire_ram_block3a_38portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[14]}),
	.portbdataout(wire_ram_block3a_38portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_38.clk0_core_clock_enable = "ena0",
		ram_block3a_38.clk0_input_clock_enable = "none",
		ram_block3a_38.clk0_output_clock_enable = "none",
		ram_block3a_38.clk1_core_clock_enable = "ena1",
		ram_block3a_38.clk1_input_clock_enable = "none",
		ram_block3a_38.connectivity_checking = "OFF",
		ram_block3a_38.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_38.init_file_layout = "port_a",
		ram_block3a_38.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_38.mem_init0 = 2048'h002741FFFBFCABDFFFFEE06DFFFE67EFDE7E7FD00624FFFFBFF796FFEFFFDE5BFFD7BFFFF741FF420302FBFFFFFFFFFFFFEFFFFFFFEFFDBFAFFEFDC003047BBFFFFDFFDDFF9FDEFF7FBFFFF7FFFFFFC8081EFC7FF7FFFDFFFFD77DFFFFFFFBFBFBEF77C01BFD781FF3FFFFFFFEFFFFFFEF7FFFBDFFFFFFE402FFE297DDFDD1DF7D567FFFFFFC02FFFEF83FC20BFF8007DDEB10F01FE03F7EFFFC02FFF7D07F600FFE5843FF2002E7BFCE3FFFBEE0067F6B81F7E40BD64421D70403B83FC0FFF7DB60007BFD8167A82BFA91007E0883F93EC05FF7FFCA22CF5F217FE82DFC2090F90001F82FC07F7FFB00001FDF50EFC00BFC0A017820C1CC3FD07FFFFF68202F,
		ram_block3a_38.mem_init1 = 2048'hBE00F83FDFB90D407E41D0BFA07807F802006205FE13F91FFFFE0E007681D03FA04077F083006005BE407C96FFFA0F503E09D03FA04005F00AA06325FA012C1FFFFE0E487E03D0BEA0602780022040877E88483FFEFE0C803F02D23FB06007B483208285FE80005EDFF80600FF05801FA05247E0432020037783703FF3BC00447F91121FE00007C053500A03FBA1A03FFFFC2482FF80A01FB00803D002200087FDC00817FFB62004FF20043FE24007D042F0280FFDC0017FFDF70020FF80203FF0080FE38278400F5EC000FFFFDF0011FFC420FFF08287EC023C009FEFF409FFFEFF8003FFE875FEF8101DA0007E403FFDF013FDFEFE204FFFFC03DF9E503FC0,
		ram_block3a_38.mem_init2 = 2048'hEFEA24007200011F900021D004484003DE02802FEFEC10009E00001F908509E012604001FA440049FEC094201A00405E90004FD005454041780B00289FC100015610403EF000017002800C01FA00200717C41140B200E00FB02C0FE000043E84F801A0277FC807803281E03EB03C07B00F003C01F000F2377FE026821A80F837B02A06F016007245D8005835FDC886C8F621F2AE707827E402406205F921683EFFC80780FE01123AAA78175006602287DA035AB7FFC087517381D03F007847F000506286FA41783FFDA006C33E01D23EB06804E800006203EE015927FFC807413E01D01F816C26B022006205FE017C3BFFF80F426E23B01EA05A07B082006207,
		ram_block3a_38.mem_init3 = 2048'hEB84F01FE01C139881427E05FE00F01FDCFC06C47CC0E8C7802E035824407FB7FD01FFFFF7EC41C1EB81F81A801B8FDC00404FBFFF057BFFFFEC15FFFE8CEDF3C01FEFF900402A9FFE177BBEF7F984F7FE80CBF7803FFFF8204267FFBE01735FFFB807FFFC807F7E801FFDD00840E7FF7E0B79FBFFFC04FFFE90DFFFD007FF54027020B7FE093F5FEFF904BBDE0047FBB02FEFD01068003BFE1147EDF7384017EE008577D0207FD0004000DFFE1008FBF7E00D036A01243FD00127D2C050188FFE00487F7AF80401E6040797502083D002500007FC80983BBFF942C2FE00081FD03503FC026006036600021FFFE80008D020849F904043E80430000BEE00800B,
		ram_block3a_38.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_38.operation_mode = "bidir_dual_port",
		ram_block3a_38.port_a_address_width = 13,
		ram_block3a_38.port_a_data_out_clear = "none",
		ram_block3a_38.port_a_data_out_clock = "clock0",
		ram_block3a_38.port_a_data_width = 1,
		ram_block3a_38.port_a_first_address = 8192,
		ram_block3a_38.port_a_first_bit_number = 14,
		ram_block3a_38.port_a_last_address = 16383,
		ram_block3a_38.port_a_logical_ram_depth = 19200,
		ram_block3a_38.port_a_logical_ram_width = 24,
		ram_block3a_38.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_38.port_b_address_clock = "clock1",
		ram_block3a_38.port_b_address_width = 13,
		ram_block3a_38.port_b_data_in_clock = "clock1",
		ram_block3a_38.port_b_data_out_clear = "none",
		ram_block3a_38.port_b_data_width = 1,
		ram_block3a_38.port_b_first_address = 8192,
		ram_block3a_38.port_b_first_bit_number = 14,
		ram_block3a_38.port_b_last_address = 16383,
		ram_block3a_38.port_b_logical_ram_depth = 19200,
		ram_block3a_38.port_b_logical_ram_width = 24,
		ram_block3a_38.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_38.port_b_read_enable_clock = "clock1",
		ram_block3a_38.port_b_write_enable_clock = "clock1",
		ram_block3a_38.ram_block_type = "AUTO",
		ram_block3a_38.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_39
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[15]}),
	.portadataout(wire_ram_block3a_39portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[15]}),
	.portbdataout(wire_ram_block3a_39portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_39.clk0_core_clock_enable = "ena0",
		ram_block3a_39.clk0_input_clock_enable = "none",
		ram_block3a_39.clk0_output_clock_enable = "none",
		ram_block3a_39.clk1_core_clock_enable = "ena1",
		ram_block3a_39.clk1_input_clock_enable = "none",
		ram_block3a_39.connectivity_checking = "OFF",
		ram_block3a_39.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_39.init_file_layout = "port_a",
		ram_block3a_39.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_39.mem_init0 = 2048'h0FFFC0FFFBFEA3DFFFFEE01DFFFC1FEFDF00FFF00EFCFFFFBFF7D6FFEFFFDFDBFFD7BFFFF76FFF720FFEFBFFFFFFFFFFFFEFFFFFFFEFFDBFAFFEFDF00FD7FBBFFFFDFFDDFF9FDEFF7FBFFFF7FFFFFFD80D7FFF7FF7FFFDFFFFD77DFFFFFFFBFBFFEF77D01FFD7EDFF3FFFFFFFEFFFFFFEF7FFFBDFFFFFFF40FFFFFF7DDFDD7DF7D577FFFFFFFFEFFFEFFBFE20FFFFF7FDDFF7DFFFFFDFF7EFFFFEFFFF7FFFF700FFEE03FFF7FFFFCFFF0FFFFBEF403FF6BFFF7F40FD7C42FD7E401B01FC07FF7DB7801FBFDE167B82FFB11077F0883F91EE05FF7FFFA226F5F817FF82DFF2093FB0001F00FE07F7FFB60007FDFD06FF00FFE0A01FE20C1CC1FF07FFFFF48203F,
		ram_block3a_39.mem_init1 = 2048'hBE80F01FDFBF07C0FF41F09FE07E03F80FA07E03FF93F91FFFFC0680F781F01FE03E73F08FE06603BFC0F49EFFFA07D0BF89F01FE03E03F00BE03F23FB81F41FFFFC0748FF81D0BEE03E239007E03E837E89E03FFEFC0780BF81F21FF03E03B48F60BC81FF81F05EDFFA07C0FF85F03FE03C43F04FE00C077782E01FF3BE0784FF91E23FE03803F05FC00207FBA1801FFFFE2702FF80403FA01007F00F700087FD800837FFB62004FF20043FF24007F04FF0280FFDC0013FFDF60021FFC0207FF00807F38BF8401F5EE000FFFFDF0011FFC4207FF88287FC0BBC009FEFE408FFFEFF8003FFE874FEF8101DA00FFE407FFDF013FDFEFE2047FFF401DF9C503FF0,
		ram_block3a_39.mem_init2 = 2048'hEFEE24077F8001FFE0003FD00DE84007DE82807FEFFE1003BF80007FF0850FE01FE0400FFBC4003FFEDE9421FF80403FE00047D00FE540477F8B003BFFFF0000DF90003FE00007700FE01803FF80C03737FE1340FF80403FE0280FE00DE43C86FF80B0077FF80380BF80F01FE01C03B00FE03E03FF00F2177FFE26C2DA81F817E02803F01F603E47DF80D01DFDDE86C87FA1F28FE03A27E40BE03E01FFA1E81EFFDE07807F81121BEA3E13700FE03E87DF8352BFFFDE87D1F381F01FC03E43F00FF03A82FFC1F01FFDBE06C3FF81D21EE03A03E80FC03A03EF81D12FFFFE07C17F81F01FC12E27B02F803E03FF81F41BFFFC07C2EF23B01EE05E03B08BE02A03,
		ram_block3a_39.mem_init3 = 2048'h7B84601FF00C13F08FE27E01FF81F01FDCFE02C47FC0E887B00E03702FE03FC7FD81F83FF7EE47E06F80FF7AB03F73F407E01FBFFF85FBFFFFEE15FFFF8DFDF3F03FEFF10FE03A9FFF97FBBEF7FF87F7FF81EFF7F03FFFF027E27FFFBF81F35FFFBE07FFFD817F7EF01FFDD00FC0FFFF7F8BF9FBFFFC07FFFF91FFFFE01FFFF40FF036B7FF89FF5FEFFF07FBDE0177FBE02FEFF01FE83EFBFF91EFEDF73C43F7EF81FFF7E02FFFF00FE03FFFFF91FFFBF7F40FF76E81FFFFE03FF7D2CFF007BFFF807BFF7AFE07FDE6847FF7403EFFF007F000FFFD80953FBFFF4237FF8007FFE034FFFC07E00637668001FFFFFA000BDDA085FFE0403FE80FB0001FEF8080EF,
		ram_block3a_39.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_39.operation_mode = "bidir_dual_port",
		ram_block3a_39.port_a_address_width = 13,
		ram_block3a_39.port_a_data_out_clear = "none",
		ram_block3a_39.port_a_data_out_clock = "clock0",
		ram_block3a_39.port_a_data_width = 1,
		ram_block3a_39.port_a_first_address = 8192,
		ram_block3a_39.port_a_first_bit_number = 15,
		ram_block3a_39.port_a_last_address = 16383,
		ram_block3a_39.port_a_logical_ram_depth = 19200,
		ram_block3a_39.port_a_logical_ram_width = 24,
		ram_block3a_39.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_39.port_b_address_clock = "clock1",
		ram_block3a_39.port_b_address_width = 13,
		ram_block3a_39.port_b_data_in_clock = "clock1",
		ram_block3a_39.port_b_data_out_clear = "none",
		ram_block3a_39.port_b_data_width = 1,
		ram_block3a_39.port_b_first_address = 8192,
		ram_block3a_39.port_b_first_bit_number = 15,
		ram_block3a_39.port_b_last_address = 16383,
		ram_block3a_39.port_b_logical_ram_depth = 19200,
		ram_block3a_39.port_b_logical_ram_width = 24,
		ram_block3a_39.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_39.port_b_read_enable_clock = "clock1",
		ram_block3a_39.port_b_write_enable_clock = "clock1",
		ram_block3a_39.ram_block_type = "AUTO",
		ram_block3a_39.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_40
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[16]}),
	.portadataout(wire_ram_block3a_40portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[16]}),
	.portbdataout(wire_ram_block3a_40portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_40.clk0_core_clock_enable = "ena0",
		ram_block3a_40.clk0_input_clock_enable = "none",
		ram_block3a_40.clk0_output_clock_enable = "none",
		ram_block3a_40.clk1_core_clock_enable = "ena1",
		ram_block3a_40.clk1_input_clock_enable = "none",
		ram_block3a_40.connectivity_checking = "OFF",
		ram_block3a_40.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_40.init_file_layout = "port_a",
		ram_block3a_40.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_40.mem_init0 = 2048'h08444326490FB2539DE46879303CAA6A984A9FB36C40F75B95C7C0F36863DE8BB9460FB7442DF30A50BCB19393BDF31DF8A369F9F928E5A52860E59985D712938C70D49C311708EC5B37DC0129FF53C9C85A7E495565A1E9B5C60463FDAB83AA5B29241D73985C1C723946BE74CD2D7AAF4EE781B26F667D3ACF63A458C9C31A3402341ED77D00736EBA9D2246F51666DC7B54F44AE5C8028DFEC6728650F030772C6DB076746A27CB1E19763A652824637FD76EDE9746AE15E783BA070AFB848B2C407B9C67E0BDA85015666E58F2EB2C869086F69AAB0D5E8333CE2CED6BFAF9A78FFB41E21D139303045253DA8750384D1B7CEF23FA4C97B3619A5B6D36F0,
		ram_block3a_40.mem_init1 = 2048'hBEAABC639DBD51D0CD7BE0A000D4A98E4B0E6C88CF3A191F936E509041AE589CC0D5F4B0CA98E6A0A6D0F682B5020096ACAD5855993D35B86BAA7B79EADBADF4C2B63748292051FAE93474838101BCAA22EF47A2B83667A4AE01CF75F120E116FB6FA88DBD3624DE5940CC8EE5A64C20A23345634029640112BBE90B73A94577E5D3AF39E37A2C415CC1E3479AF1B9779FF1AC6AF99B299EAACC473402112AE3ED4DDC2181A6EF1D3E6C27CBEBC543136DD2FF4B68404D52F876953BE2CA646D36EA9BFBEA92EF6746B89CB6CF5C8575F7C66B7B63FAC6CF0B9D7ADFEBA50BEDFAEBA380FCE87CAC971BCCAFCC1E4BB6C5E4B3E5C69420EE772EC1560ADDB8A0,
		ram_block3a_40.mem_init2 = 2048'h2E233584759AAD1DBB2EB8C57D28FD0652429AFE2EDC9C158E9A555A9E8FEFE1DDB9E25868E42E64A09596F7F0187A1F5F49DF53FDA76B54361B9C28B91779FE4751C93F6FAEDC22F5D0D6804F1D4457100C1BF6F483F5EB60340F29346411FE6A2AB24129C1E7AF9191518E2842B9817DE15D8BF80C07D37FFEE8B2D8DBAB658763203A1733FEC59E9C8A35F58BCAED853AB2884CBB3F84C3D354E107F16D0EFBCFD5AD7BC21A18AF453733C4F834F6554B43E2FEDFB539D198FA598FAA514F6C5BCBC635C6F922613676DFECC9DE2CDAF0DE2BA3C0B1B3C6FD8D277B4C53DD7F3323938BAD27B8AE10E881C35BB431C8F9DCCEEB2AA0D6CE4BC1BCCBEEC987,
		ram_block3a_40.mem_init3 = 2048'h8B36ECF7B4C090E1C527E5CD9C3880A544FD3E5D3C74EA812B0F224424AB65D1D58516A9076AF2F123DDFD0AB104D69577AF1AA759F44BAB19EDD44C3FAE64D1613FA87DB420B09DDE77B326123FF6D4FE090777A93E1C4FF3F6ECF5BE719302B336A28B65EE3968E057FDC3D845C75E6BCB28EB3BB90EDAECF29B3BCA5B7905FF713495BF297A534A518D31C24366B3AE2F898B346E3EC9FE1AE8C1C7344A912E63FD36FC85C55CDC885DCBAADF294A93201BD56C2B3CB2918D250FCAD952909E644987723EECCDE27707C01274D28953D1F5C37CCF9416BFF96626D78C561BCA34307C12614732602FD1E77D7AA41AD0219ECC6AC0E7EA02B3C4ABE5A0884B,
		ram_block3a_40.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_40.operation_mode = "bidir_dual_port",
		ram_block3a_40.port_a_address_width = 13,
		ram_block3a_40.port_a_data_out_clear = "none",
		ram_block3a_40.port_a_data_out_clock = "clock0",
		ram_block3a_40.port_a_data_width = 1,
		ram_block3a_40.port_a_first_address = 8192,
		ram_block3a_40.port_a_first_bit_number = 16,
		ram_block3a_40.port_a_last_address = 16383,
		ram_block3a_40.port_a_logical_ram_depth = 19200,
		ram_block3a_40.port_a_logical_ram_width = 24,
		ram_block3a_40.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_40.port_b_address_clock = "clock1",
		ram_block3a_40.port_b_address_width = 13,
		ram_block3a_40.port_b_data_in_clock = "clock1",
		ram_block3a_40.port_b_data_out_clear = "none",
		ram_block3a_40.port_b_data_width = 1,
		ram_block3a_40.port_b_first_address = 8192,
		ram_block3a_40.port_b_first_bit_number = 16,
		ram_block3a_40.port_b_last_address = 16383,
		ram_block3a_40.port_b_logical_ram_depth = 19200,
		ram_block3a_40.port_b_logical_ram_width = 24,
		ram_block3a_40.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_40.port_b_read_enable_clock = "clock1",
		ram_block3a_40.port_b_write_enable_clock = "clock1",
		ram_block3a_40.ram_block_type = "AUTO",
		ram_block3a_40.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_41
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[17]}),
	.portadataout(wire_ram_block3a_41portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[17]}),
	.portbdataout(wire_ram_block3a_41portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_41.clk0_core_clock_enable = "ena0",
		ram_block3a_41.clk0_input_clock_enable = "none",
		ram_block3a_41.clk0_output_clock_enable = "none",
		ram_block3a_41.clk1_core_clock_enable = "ena1",
		ram_block3a_41.clk1_input_clock_enable = "none",
		ram_block3a_41.connectivity_checking = "OFF",
		ram_block3a_41.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_41.init_file_layout = "port_a",
		ram_block3a_41.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_41.mem_init0 = 2048'hBF45ED1638ECF01FFFE0C3A907F31A820D155B1CBE04F77BA2F5943FCA71569BC7812B27B40F730255BC317F8DBEEBF5F92156F511CC85042B64B42D9E9461BB9DCDF4D5F9070C43129A3F07985F785EA0721E30547F79CF53961DE91739B98836EF750F9F1D060C613BBC1070DF2FC1E61FECA0F278C7BFEECF7EC449CC911B38122CC127D682646ECC2462A67F416A8DEB55B2E6A82306878C4BF0477CB8320C5EE8DD6F3220AEEB80442226A04EB4437970AC31556E3143477A93D7C140659825F96A29F720BCBF7395F23C1DF6AD40A89EF5F94F7A8713837D0D2DFE7090398F0740E39EBF0DEA3FFDF6009246BCD373CA0F2A3CC20FF7D27BBF7E4F6EBE,
		ram_block3a_41.mem_init1 = 2048'hBC6CC76F9FB7AF79AC6B2992E87687BECC08668DCE1F191F9386AC1FC4FBD034EE0C76B9CB7E468087E25CFE95EA64DF353845C4E8A0F3B14AC0B7208BDBAFC082E22E1927724DE280A3F28882C891F702EF43BAD83A78912AB37E7DB073E214ED14A29D863D0BDA0E930F81AB4E6109DD326663CC844417007AE7690085B1D705B5439394906E68785C421A716383744001FF77B00564DE340CE2BA9266CEAF79D24EB6C5977614A731DEAF8662A8D8C5D3781DF0394516FCC75E2AFF88218F980B4B43900864271A4AF0A25F496953FE046051C9C3825C0B061897020E09EF6ACA138B9C6C7CA2861B40A9EF0DE745356633BDFEDE26E220F6839608D0BE39,
		ram_block3a_41.mem_init2 = 2048'hEFC2748C58F95D83B819AE17F528C1C75CD3F86E2F0DFE19ACB98EB411FD4D8A3FA84450CB7EBEA2BE0DFEF2843BC6D659C4F75EB7BFC652431FACCB98ABFC7F4FB17EF451CAC63FBBA80320BFEC4C1312249FF6B8043FB5907A8F06357CDB8CF7CBAF414679E12FBC8CC18B78BF131E5B712F03EF6A6FD2003EF01B98A2AFE327014017523359CDC7DC0238888AC69C0C21BAAFEFFB25059A432AE5FF65CB3AC0CACE3C59BE026A4BD91278CE6008F68CA743FDEC088DB9A3B00E0F01ED470C4AF3DBC2CCF47D1DFCAA04D3CF454A3E10F3B1088340EB82EA871169CEBD275140EC0A13C18634002080C182FB254433CFB52C23463FAC1681DAF3A8CAE0A182,
		ram_block3a_41.mem_init3 = 2048'h1B957B5C6124904B8BCFE761843D52A750753844EEE6EBC0B92782072703BFE62D1C9325E66CFDC2EF4DF768910A78366021C421AD3DDBB300E6D84484CFBD53F306287BBB09329FB03E480E1233F1D0D58A273363AC747A342F5DF7B239505AB33DF2F7C4E03018BAC019D31F9DFEC2689BE8A31FF977010971BB375AC909BE57B982B1F2B846462F9FBE704062568262AF89B15FACD059F0D9EBC1C109E2704D81D5875C4241789F7018EBBC1E5D0AF7D5F93128CB367F38BBB51BDCD9628792BE6B8F7AFEE73582671FA719A2CE00C6F9B909E99D9118B3A3E6E7EDA65BB638B7747C46A94E1562BDC345C340E6488CE0C7C280488A2ECAB9C72EECB1C9E1,
		ram_block3a_41.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_41.operation_mode = "bidir_dual_port",
		ram_block3a_41.port_a_address_width = 13,
		ram_block3a_41.port_a_data_out_clear = "none",
		ram_block3a_41.port_a_data_out_clock = "clock0",
		ram_block3a_41.port_a_data_width = 1,
		ram_block3a_41.port_a_first_address = 8192,
		ram_block3a_41.port_a_first_bit_number = 17,
		ram_block3a_41.port_a_last_address = 16383,
		ram_block3a_41.port_a_logical_ram_depth = 19200,
		ram_block3a_41.port_a_logical_ram_width = 24,
		ram_block3a_41.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_41.port_b_address_clock = "clock1",
		ram_block3a_41.port_b_address_width = 13,
		ram_block3a_41.port_b_data_in_clock = "clock1",
		ram_block3a_41.port_b_data_out_clear = "none",
		ram_block3a_41.port_b_data_width = 1,
		ram_block3a_41.port_b_first_address = 8192,
		ram_block3a_41.port_b_first_bit_number = 17,
		ram_block3a_41.port_b_last_address = 16383,
		ram_block3a_41.port_b_logical_ram_depth = 19200,
		ram_block3a_41.port_b_logical_ram_width = 24,
		ram_block3a_41.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_41.port_b_read_enable_clock = "clock1",
		ram_block3a_41.port_b_write_enable_clock = "clock1",
		ram_block3a_41.ram_block_type = "AUTO",
		ram_block3a_41.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_42
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[18]}),
	.portadataout(wire_ram_block3a_42portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[18]}),
	.portbdataout(wire_ram_block3a_42portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_42.clk0_core_clock_enable = "ena0",
		ram_block3a_42.clk0_input_clock_enable = "none",
		ram_block3a_42.clk0_output_clock_enable = "none",
		ram_block3a_42.clk1_core_clock_enable = "ena1",
		ram_block3a_42.clk1_input_clock_enable = "none",
		ram_block3a_42.connectivity_checking = "OFF",
		ram_block3a_42.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_42.init_file_layout = "port_a",
		ram_block3a_42.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_42.mem_init0 = 2048'hE83C425BFBF7B05FFFFE413907F955835BC0A5F1EC3C35FC3FF584FFE87FC6C383C5B72747044E6E43029A7E7F62F3FDF82EA7D111ED850584FE69ED1116FBBEFE401F5DF91FDCC012BBFF05C841979C8D12E17FB7A0047FF3907DC1143B7B88460122D01DF078D3935400FFF0D12FC0A61EE3A0FF805A64F5F78EB799B087C418133C80007D74746E4F9BAE6FB0A42BDDAB3C53B2B06008051D83F007FAAF457F8C6628FF3B6C67C73A4021A034EE7443C1D7E57F81DD60D664010BB84FC002C028FAEA093BC3892F99D3157D2AF2696E204084C00FFB6513297FE9AD032096790001C04D90C9010007FC8201F806D093822A02E920C68C4C342480906F3E28,
		ram_block3a_42.mem_init1 = 2048'hBED0A84049B503E08B7913BC6852E4AC2C3FE7D3CEF37F996D0600A0E3BB722AEE5A71A1AE0EE1EF86F0F7FA7B02887083B95F4A783871B1AA93AB7F8A0116637D008F7E11F157EED03C71890411B0FB02B94C2576D0879E103076DED07C613CA737E29986A16446DFE9E6AEB286183E7CDC6150EF0F25170362EC97F3B7F2673BBDEAFE246AEF58FF47FA1DF3FD945BDFFDFF2F7F1DEBDF0412E3B84527E2A9FDDC89D7C5B3790C387F8DDECE45E9D862F37C1EFD3E411EFCF7983B7F00735E580BD8FBE3626C175CAB0CBE5F5C8C35FDD4667129C3B1FC483B18C3EDAC0FBF6AF7238B9BEEF7E2E41B7981A87EC23FFDF4D2BDFEE628EA27FD129712DC21D1,
		ram_block3a_42.mem_init2 = 2048'h2003743D5D98056190386215699F7E268213F8B7E01FFE16AD18039039FD2B88793FE7A5FBFEBE77C01DFEF1E558409779ECCF14E53DE3FB79DF9C08F83FFCFE4ED0B17561EAC664619FDDE3FBCC6C03303E9FF6DD036091F0798D64ED9F31FEF9C9AB010069E4AF1D80D0816090912CA9B25DF3F1427782002CE83B1885F8F12F02CAECD05483F4D9E04A588098C0EDCD213BA17762AFEE40DCC194F960AF1AC0D8C80D98841718AB2713322CF90085DA035FB80C1A899901CA3131093CC29E209C42B0FA41E178403804C34D395A38482A74CAE98F62F9EC41C968323C03E141B9311DC92C74A8EA9E22D9FFC1A410303408C2C17BBA1CE846B5A2A8BF60F1,
		ram_block3a_42.mem_init3 = 2048'hDB05C77433383443D7E2FEE585BE1A84DCC836742FC46E80232822033FB477F4055DED52718BFDE027AD30580D35083F77965392097CFB7EFF85D160C52E30D157076477B7A60000007EB828F5C5F07095CB27254F2C0477F7964C0832F8B35D4C87FA0045023006CE0019D7DF96CE3F19DA9178E0217F000913BB317E5909BFD7B206860378C119E207BF7040027680766F89BA57AF10C2011848283005E9F00DC18F80444FC175D79128ED699F3B390115F9052C4B6DF01839751ED75E4E90733E68B4023DE76182C72FE00824BE3A577E4809099D901532A1E2738484527218344C7E573EB72400BDD2A44190E3B98D20BFA00042462C533E380A07B1C844,
		ram_block3a_42.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_42.operation_mode = "bidir_dual_port",
		ram_block3a_42.port_a_address_width = 13,
		ram_block3a_42.port_a_data_out_clear = "none",
		ram_block3a_42.port_a_data_out_clock = "clock0",
		ram_block3a_42.port_a_data_width = 1,
		ram_block3a_42.port_a_first_address = 8192,
		ram_block3a_42.port_a_first_bit_number = 18,
		ram_block3a_42.port_a_last_address = 16383,
		ram_block3a_42.port_a_logical_ram_depth = 19200,
		ram_block3a_42.port_a_logical_ram_width = 24,
		ram_block3a_42.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_42.port_b_address_clock = "clock1",
		ram_block3a_42.port_b_address_width = 13,
		ram_block3a_42.port_b_data_in_clock = "clock1",
		ram_block3a_42.port_b_data_out_clear = "none",
		ram_block3a_42.port_b_data_width = 1,
		ram_block3a_42.port_b_first_address = 8192,
		ram_block3a_42.port_b_first_bit_number = 18,
		ram_block3a_42.port_b_last_address = 16383,
		ram_block3a_42.port_b_logical_ram_depth = 19200,
		ram_block3a_42.port_b_logical_ram_width = 24,
		ram_block3a_42.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_42.port_b_read_enable_clock = "clock1",
		ram_block3a_42.port_b_write_enable_clock = "clock1",
		ram_block3a_42.ram_block_type = "AUTO",
		ram_block3a_42.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_43
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[19]}),
	.portadataout(wire_ram_block3a_43portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[19]}),
	.portbdataout(wire_ram_block3a_43portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_43.clk0_core_clock_enable = "ena0",
		ram_block3a_43.clk0_input_clock_enable = "none",
		ram_block3a_43.clk0_output_clock_enable = "none",
		ram_block3a_43.clk1_core_clock_enable = "ena1",
		ram_block3a_43.clk1_input_clock_enable = "none",
		ram_block3a_43.connectivity_checking = "OFF",
		ram_block3a_43.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_43.init_file_layout = "port_a",
		ram_block3a_43.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_43.mem_init0 = 2048'h8C01CB02081DA8818060C8B4F833D96E022961388C00BF4800C5C02147E14E807D17A2F9022F822A240073920121DE1267C014CEFE0388BA00E42028441600028440141007870A3F7F0408F20841101974120000142000490C40003FFFE5007B8601201975100000009000102EE13C3FCF62E01D0200423D04C70AE4048087000543037FFFC7F48B960F802A8630202A883F7D1B8FE05F7EFFEE8B2FF05E2011840C478C0425C50D8FE67FFFBEC58D8B2B11503D840177B600E4013B9F8E7FF7DB77FD7BFC174409B410BFE3214F8F0F2ECF1FF77FABFBAE4CA94109EC03FBFB29BFEE6F8FEF3F7FFB2FFCADDE386918F800FB7B953FFF4FBFF79FFFFF6F7E37,
		ram_block3a_43.mem_init1 = 2048'h0CC0985009B507E0894330E078D5685C0420E40C72D30909010704A0C18670E0EE9DF4598600C40C38C0C4EA110304F0810C788078FDF9590AACBF2C7861847000030368014C58A2D0FBF811040CED8E7C49C830101203A0000453B4D039E8948D18E8CC7842705208000F20A03D67404CBD68814C0061E1744268310000036501FF5FB00418E0895C401BE008A18830200126A2001C27B00C17E479041009CD4900A800BA01A206603F47C09643E81944D0ABDC0080414121066025C24BA760380BCC0B8011C3A7005001A3A68BE01F1417BE4F01C3900D08006383007F5AC89603BC6D684EFE5C9E1B10888C006C640560F3C044043F63F805CBC8065CB038,
		ram_block3a_43.mem_init2 = 2048'h200374055DD803A180382E0509A840220053F8B6201DFE12AD9801F011FD2F8819A05000497EBED6801DFEF165D8413751ECC70C85A56852015F0C3BF83FFE7ECF5000F559FECE3C818052020B4D3453303E9F76DD013831C8738D0C85845686014B2B410079E44F1D83D02168F19D1489804D0B614083C2003EE4BA98832C010F49CC149820A24C01400278809AC08C0DA132815FC2AD0488C0A00401E08B2AC0DAC40C19011AE80BC414208CE02084008353E80C1A8D99018730E1098DC40C8090A28400C0D148403A04C34D045AE868C3FC080180820800C19168023E07C141843881C987F4182080820C03C19C1000340CC2C126B0C4E8C7793880808204,
		ram_block3a_43.mem_init3 = 2048'h1B059B143721B65887EAC0ED85BD52A440433CC4EFC4E8C0034B121CE7A895B005DD9F90000BF4A9E70C3918252776248788919C09FCCBA20087D059850F3CD17746A0650FA8900000FE83901007F847958B2721774C046427AADC0032F890000007FA0045823000E64019C42F88DE0209DA802000217F000992BB31765909AC27B896800378C0000207BF70400376807E0F89A837A8CEC00159E8000005EBF00D01FF805C2FC16CA7A87AE9295C6F080115FFF52C0967F00837F506C7F044B013FE4B84023FE6FD828477E0082AFE2027D010F909DD9C1432A3E257854502F2183FFC7C07A0071400FDD3E44112E01B8D6085E010429E2C2BB0003E05F1C8E4,
		ram_block3a_43.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_43.operation_mode = "bidir_dual_port",
		ram_block3a_43.port_a_address_width = 13,
		ram_block3a_43.port_a_data_out_clear = "none",
		ram_block3a_43.port_a_data_out_clock = "clock0",
		ram_block3a_43.port_a_data_width = 1,
		ram_block3a_43.port_a_first_address = 8192,
		ram_block3a_43.port_a_first_bit_number = 19,
		ram_block3a_43.port_a_last_address = 16383,
		ram_block3a_43.port_a_logical_ram_depth = 19200,
		ram_block3a_43.port_a_logical_ram_width = 24,
		ram_block3a_43.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_43.port_b_address_clock = "clock1",
		ram_block3a_43.port_b_address_width = 13,
		ram_block3a_43.port_b_data_in_clock = "clock1",
		ram_block3a_43.port_b_data_out_clear = "none",
		ram_block3a_43.port_b_data_width = 1,
		ram_block3a_43.port_b_first_address = 8192,
		ram_block3a_43.port_b_first_bit_number = 19,
		ram_block3a_43.port_b_last_address = 16383,
		ram_block3a_43.port_b_logical_ram_depth = 19200,
		ram_block3a_43.port_b_logical_ram_width = 24,
		ram_block3a_43.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_43.port_b_read_enable_clock = "clock1",
		ram_block3a_43.port_b_write_enable_clock = "clock1",
		ram_block3a_43.ram_block_type = "AUTO",
		ram_block3a_43.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_44
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[20]}),
	.portadataout(wire_ram_block3a_44portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[20]}),
	.portbdataout(wire_ram_block3a_44portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_44.clk0_core_clock_enable = "ena0",
		ram_block3a_44.clk0_input_clock_enable = "none",
		ram_block3a_44.clk0_output_clock_enable = "none",
		ram_block3a_44.clk1_core_clock_enable = "ena1",
		ram_block3a_44.clk1_input_clock_enable = "none",
		ram_block3a_44.connectivity_checking = "OFF",
		ram_block3a_44.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_44.init_file_layout = "port_a",
		ram_block3a_44.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_44.mem_init0 = 2048'hEC03E1220805EA01806060D4003D8C0206950131EC00F7C800C7D22140615F880104062100028222640018120120E21060000CE0100070000066202144160002844014100107080012000800084110196412000014200049000000011421000806012011751000000010001020C12C008602E0000200423564C70FE4008087000003000000460C00060F8022E6303C5A883B111C62BDC000050DEF200071A011E40C6484046DDD0C833E40202015018003715035E401EFFE00040008000000008029FF6A08618019A411BFF3201FFF1F500FC084401FFAA400A98119EC027BFB2B3FEF57E19FC901007FFC6000B80000E003FB7E863FFF0FE417C080106F7E70,
		ram_block3a_44.mem_init1 = 2048'h0CBC8F0009B5F3D9097B23C058D6E80C6C2F64D442BE0FC90107F09F41FE72C0CE9EF009EE0E44E400F0C7AA1103E09F013C6FE048BEFD196A8F7F74083987A00003B31F813C4FE2E0BCFC09042D3EF6003DCFE01012F39F80346FF4F03CEC1CED2FFED400BCFFC20801EFCFA07C57406CF86C096C3F0DF9003AE7C10003F15601FF47D03473EC017C4FDBF400FF8F500000FC9E001DCFB03C01EC314417E7ED49FF1FE08001FD7FA03FBFA0AE57E41164D3FFC8001F1DC02007FFFE42ABF7C0100BD003E007EFC7006BFCC20608ED7F1457FEC101C3900D480F7B8B00175CC80203BFEE082EFC008E1B2081EC04EF540576FE8044043FCE2035DA000C5C0031,
		ram_block3a_44.mem_init2 = 2048'h20022FB35D27FF6188387E0DE9AFFFC600AE8736201E116BAD27FFF019FD2F80F9AFF7EC49C44176801E952FE527FFB759ECDF0465AFC7EA01AB71DBF83D0180CF35BFB559F6CE24618F81E20BB188B3303C7140DD5FCFD1D8778D04658F95F601B5A48100781B601DDE698178C3990469836EF3612C0E22003D328318FD2FE11F22CC04500740F401BC10988099B4DB0DFA2BA14FC2AD0440EF42F401BD8C8AC0D9183319FC0FE80B84142064E902F400FF4EA80C19F9F701FC2FE109CCC40C68BF40F400FDCC884038F49F4DFE46E848C2FC08698F40F000BD8FA8023DF3BF417E2781C986F408688E40D403BD8F100035F8AF417EA6C4C8C6F928E8AF40F4,
		ram_block3a_44.mem_init3 = 2048'h1B3E14D43711B040C7EF431D8581BD141C4080DD2F7BE9802364B004E78F14B405A08660000A409A27B3314835049C24E78F10980985CB220086145005AC34D167072465A7AF1000009780001007844095142721670C0464E7AF5C003285900000060600453D3000E60019C4EF8FDE0209AF802000208700093DBB31761909ACEFBB1680030DC00002070370403D7680764F89A87FAF5EC00134E800000443F00D3AFF80544FC16C6FA999E929319F0801140BF52C37BFF0103FF50ECFFF28B013007B84023E0C1D82BF47E01030FE28E7FFE1190982991432A3568785BB95F200363C7CC7AFFE240002016441121FDB8DBFFEE008423E2CEBBFFFBE050E82A4,
		ram_block3a_44.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_44.operation_mode = "bidir_dual_port",
		ram_block3a_44.port_a_address_width = 13,
		ram_block3a_44.port_a_data_out_clear = "none",
		ram_block3a_44.port_a_data_out_clock = "clock0",
		ram_block3a_44.port_a_data_width = 1,
		ram_block3a_44.port_a_first_address = 8192,
		ram_block3a_44.port_a_first_bit_number = 20,
		ram_block3a_44.port_a_last_address = 16383,
		ram_block3a_44.port_a_logical_ram_depth = 19200,
		ram_block3a_44.port_a_logical_ram_width = 24,
		ram_block3a_44.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_44.port_b_address_clock = "clock1",
		ram_block3a_44.port_b_address_width = 13,
		ram_block3a_44.port_b_data_in_clock = "clock1",
		ram_block3a_44.port_b_data_out_clear = "none",
		ram_block3a_44.port_b_data_width = 1,
		ram_block3a_44.port_b_first_address = 8192,
		ram_block3a_44.port_b_first_bit_number = 20,
		ram_block3a_44.port_b_last_address = 16383,
		ram_block3a_44.port_b_logical_ram_depth = 19200,
		ram_block3a_44.port_b_logical_ram_width = 24,
		ram_block3a_44.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_44.port_b_read_enable_clock = "clock1",
		ram_block3a_44.port_b_write_enable_clock = "clock1",
		ram_block3a_44.ram_block_type = "AUTO",
		ram_block3a_44.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_45
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[21]}),
	.portadataout(wire_ram_block3a_45portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[21]}),
	.portbdataout(wire_ram_block3a_45portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_45.clk0_core_clock_enable = "ena0",
		ram_block3a_45.clk0_input_clock_enable = "none",
		ram_block3a_45.clk0_output_clock_enable = "none",
		ram_block3a_45.clk1_core_clock_enable = "ena1",
		ram_block3a_45.clk1_input_clock_enable = "none",
		ram_block3a_45.connectivity_checking = "OFF",
		ram_block3a_45.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_45.init_file_layout = "port_a",
		ram_block3a_45.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_45.mem_init0 = 2048'h0C01C3C2080CA301806063A8003BA20203A141360C007F4800C7542140615E100103BA2101030226040010120120C210600003401000000000582024841600028440141001070800120008000841101E8412000014200049000000011421000806012016951000000010001020C12C008602E0000200423684C70FE400808700000300000047FC00060F802606303C7A883F7D1FE2BDC000050FEF20007FA016040C600C047E3D0F832E402020150D80037F50360401C42E00CC000020000000803C006A0861801E241191072148820900208084403A22A40087811E2C0220932B00004001A08901006001200096801700020A028620C00C04308080104821B0,
		ram_block3a_45.mem_init1 = 2048'h0C80800009B503C0094328A05154040B8C206404429209090106008041827820C15C74048E00440400C0CCAA1102009001086020577C05148A803F2408018C2000020308010040A2DD7C240684003E860009C0201012038000006234DF7C14168D00BE840001F84208000FC0A0067000533E4406CC1020010082E001000003848191A21013B81404DC5012040061A030000027820022803002C410368410008949400820800220052060044083E00016C4D0281800400120200700204250200007EC28078008402F00000082060900121444210112BEE00E880000D30034098802020004082876808DF4C0860C0240A40570160044042042201E0B0004D38036,
		ram_block3a_45.mem_init2 = 2048'h200224035D8001E197C7BE0A81884006008280B6201C1001AD8000701687CF8F91A0400449C40076801C9421E580407746016F0B8D85404A018B001BF83D0001CF9000354600362B89A014020B808013303C1140DD80E011C6B87D0B8DA43C860180A021007803809D80E021671C650B89A04E0361001202003C2042188138010082300B9820004401800018809888880D202A814040350F88E0000401A0880AC0D8080019020A080E06302F8CE00084008342A80C18899101822801060E700388B0008400C0C008403804834D024A084700000B8980000000818128023C038141022801C7442405A880000403818410003408824122A804C746052788A00004,
		ram_block3a_45.mem_init3 = 2048'h1B44E01430D8184387E2600585000024004202C4AF416B8030000803A7A015B405008C40000844E2A7013C2820A4EC2787A010200904CBC20084107F850C31716086C86387801000001680001005804095002721608C0463A7825C00320090000004020045003000E08019C38F80DE02090A8020002007000910BB31719909AF87B016800388C0000205037040007680718F89AB17A85EC00190E800000443F00D00FF80538FC169878027E92990FF0801140BF52C01FFF015BFF50BC7D01BB013807B84023C07FD82843FE017EEFE2B87D001790980951432A14277858003F216B7FC7F87A00634008001E44110001B8DA087E017FC7E2B83B0001E058081E4,
		ram_block3a_45.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_45.operation_mode = "bidir_dual_port",
		ram_block3a_45.port_a_address_width = 13,
		ram_block3a_45.port_a_data_out_clear = "none",
		ram_block3a_45.port_a_data_out_clock = "clock0",
		ram_block3a_45.port_a_data_width = 1,
		ram_block3a_45.port_a_first_address = 8192,
		ram_block3a_45.port_a_first_bit_number = 21,
		ram_block3a_45.port_a_last_address = 16383,
		ram_block3a_45.port_a_logical_ram_depth = 19200,
		ram_block3a_45.port_a_logical_ram_width = 24,
		ram_block3a_45.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_45.port_b_address_clock = "clock1",
		ram_block3a_45.port_b_address_width = 13,
		ram_block3a_45.port_b_data_in_clock = "clock1",
		ram_block3a_45.port_b_data_out_clear = "none",
		ram_block3a_45.port_b_data_width = 1,
		ram_block3a_45.port_b_first_address = 8192,
		ram_block3a_45.port_b_first_bit_number = 21,
		ram_block3a_45.port_b_last_address = 16383,
		ram_block3a_45.port_b_logical_ram_depth = 19200,
		ram_block3a_45.port_b_logical_ram_width = 24,
		ram_block3a_45.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_45.port_b_read_enable_clock = "clock1",
		ram_block3a_45.port_b_write_enable_clock = "clock1",
		ram_block3a_45.ram_block_type = "AUTO",
		ram_block3a_45.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_46
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[22]}),
	.portadataout(wire_ram_block3a_46portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[22]}),
	.portbdataout(wire_ram_block3a_46portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_46.clk0_core_clock_enable = "ena0",
		ram_block3a_46.clk0_input_clock_enable = "none",
		ram_block3a_46.clk0_output_clock_enable = "none",
		ram_block3a_46.clk1_core_clock_enable = "ena1",
		ram_block3a_46.clk1_input_clock_enable = "none",
		ram_block3a_46.connectivity_checking = "OFF",
		ram_block3a_46.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_46.init_file_layout = "port_a",
		ram_block3a_46.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_46.mem_init0 = 2048'h03FF41FFFBFCABDFFFFEE06DFFFE67EFDE7E7FD006FCFFFFBFF796FFEFFFDE5BFFD7BFFFF741FF520BFEFBFFFFFFFFFFFFEFFFFFFFEFFDBFAFFEFDD00BC5FBBFFFFDFFDDFF9FDEFF7FBFFFF7FFFFFFC8097FFF7FF7FFFDFFFFD77DFFFFFFFBFBF9EF77C01BFD7EDFF3FFFFFFFEFFFFFFEF7F7FBDFFFFFFE40BFFF297DDFDD1DF7D547FFFFFF802FFFEF03FC20BFFC307DDCB10F01FC03F7EFFFC02FFF7D07F600FFEC853FF2002F7BFCEBFFFBEE0067F6B81B7E40BD64421D70403B83FC0FFF7DB6000FBFD8167A82BFA91007E0883F93EC05FF7FFCA22CF5F217FE82DFC2090F90001F82FC07F7FFB00001FDF50EFE00FFC0A017820C1CC3FD07FFFFF68202F,
		ram_block3a_46.mem_init1 = 2048'hBE00F83FDF890C407E41D0BFA06807F803807A07FF13F93FFFFA0E003681903FA06077F083E06207BF407C96FFFA0F503E09903FA04007F00BE06327FB817C1FFFFE0C487E0390BEA060279003E040877E88683FFEFE0C803F03923FB06007B483608285FF80005EDFF80400FF05801FA05247F043E020037783603FF3BC04447F91121FE00007F053D00A03FBA1A03FFFFE2482FF80A01FB00003D00B600087FDC00817FFB62004FF20043FE24007F04BF0280FFDC0017FFDF70020FF80203FF0080FF38BF8400F5EC000FFFFDF0011FFC420FFF08287FC03BC009FEFF409FFFEFF8003FFE875FEF8101DA003FF403FFDF013FDFEFE204FFFFC03DF9E503FC0,
		ram_block3a_46.mem_init2 = 2048'hEFEE24006200011FF00021D004484001DE02806FEFE410009600000FF085086016604003FA440049FEC094201A00404EB0004ED0074540457E0B00209FC100011010402EF000017006C00C01FE00200407C41140B200E00F302C0EE000443E84FE01A0277F8007802281E03EB03C06B00F403C01FE00F2377FC026824280D837F02A07F017407E47DE00D835FDC486C87221F2AEF03827E403407E05FF216836FFC407807601123BEA78175007603E87DF035AB7FFC486517381D03FC07847F007507A86FF417837FD8406C33A01923EB07807E806407A03EF015927FFC80D413E01D01F916C27B027007E07FE017C3BFFC807426E23B01EA05A07B083406A07,
		ram_block3a_46.mem_init3 = 2048'hE084F01BE01C13B880027E04FA00F01FDCFC06C45CC0E8C7802E037824406FB7FC017FFFF7EC43C1C981F81A801B8FDC00404FBFFE057BFFFFEC15BFFA8CCDF38039EF9900402A9FFF177BBEF7F987F7FA80CAF78037FB98204263FFBF01735FFFB807FFF8804F7E801FFC180840E1FF7E0B79FBFFFC04FFFE9045FFD007F754027020B7FE093F5FEFF9049BDE0003FBB028E6501068203BFE1147EDF7384007E6800577F0203ED0004000DFFE1008FBF7E00D024281241FF00103D2C050188FFE00487F7AE8040166040797502081D002500007F480983BBFFD42C27A00080FF03503DC026006036600021FFFE800085020849FF04041C804300009EE00800B,
		ram_block3a_46.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_46.operation_mode = "bidir_dual_port",
		ram_block3a_46.port_a_address_width = 13,
		ram_block3a_46.port_a_data_out_clear = "none",
		ram_block3a_46.port_a_data_out_clock = "clock0",
		ram_block3a_46.port_a_data_width = 1,
		ram_block3a_46.port_a_first_address = 8192,
		ram_block3a_46.port_a_first_bit_number = 22,
		ram_block3a_46.port_a_last_address = 16383,
		ram_block3a_46.port_a_logical_ram_depth = 19200,
		ram_block3a_46.port_a_logical_ram_width = 24,
		ram_block3a_46.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_46.port_b_address_clock = "clock1",
		ram_block3a_46.port_b_address_width = 13,
		ram_block3a_46.port_b_data_in_clock = "clock1",
		ram_block3a_46.port_b_data_out_clear = "none",
		ram_block3a_46.port_b_data_width = 1,
		ram_block3a_46.port_b_first_address = 8192,
		ram_block3a_46.port_b_first_bit_number = 22,
		ram_block3a_46.port_b_last_address = 16383,
		ram_block3a_46.port_b_logical_ram_depth = 19200,
		ram_block3a_46.port_b_logical_ram_width = 24,
		ram_block3a_46.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_46.port_b_read_enable_clock = "clock1",
		ram_block3a_46.port_b_write_enable_clock = "clock1",
		ram_block3a_46.ram_block_type = "AUTO",
		ram_block3a_46.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_47
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[1]),
	.ena1(wire_rden_decode_b_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[23]}),
	.portadataout(wire_ram_block3a_47portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[1]),
	.portbaddr({address_b_wire[12:0]}),
	.portbdatain({data_b[23]}),
	.portbdataout(wire_ram_block3a_47portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[1])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_47.clk0_core_clock_enable = "ena0",
		ram_block3a_47.clk0_input_clock_enable = "none",
		ram_block3a_47.clk0_output_clock_enable = "none",
		ram_block3a_47.clk1_core_clock_enable = "ena1",
		ram_block3a_47.clk1_input_clock_enable = "none",
		ram_block3a_47.connectivity_checking = "OFF",
		ram_block3a_47.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_47.init_file_layout = "port_a",
		ram_block3a_47.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_47.mem_init0 = 2048'h0FFFC0FFFBFEA3DFFFFEE01DFFFC1FEFDF00FFF00EFCFFFFBFF7D6FFEFFFDFDBFFD7BFFFF76FFF720FFEFBFFFFFFFFFFFFEFFFFFFFEFFDBFAFFEFDF00FD7FBBFFFFDFFDDFF9FDEFF7FBFFFF7FFFFFFD80D7FFF7FF7FFFDFFFFD77DFFFFFFFBFBFFEF77D01FFD7EDFF3FFFFFFFEFFFFFFEF7FFFBDFFFFFFF40FFFFFF7DDFDD7DF7D577FFFFFFFFEFFFEFFBFE20FFFFF7FDDFF7DFFFFFDFF7EFFFFEFFFF7FFFF700FFEF03FFF7FFFFCFFF0FFFFBEF403FF6BFFF7F40FD7C42FD7E401B01FC07FF7DB7801FBFDE167B82FFB11077F0883F91EE05FF7FFFA226F5F817FF82DFF2093FB0001F00FE07F7FFB60007FDFD06FF00FFE0A01FE20C1CC1FF07FFFFF48203F,
		ram_block3a_47.mem_init1 = 2048'hBE80F01FDFBF07C0FF41F09FE07E03F80FA07E03FF93F91FFFFC0680F781F01FE03E73F08FE06603BFC0F49EFFFA07D0BF89F01FE03E03F00BE03F23FB81F41FFFFC0748FF81D0BEE03E239007E03E837E89E03FFEFC0780BF81F21FF03E03B48F60BC81FF81F05EDFFA07C0FF85F03FE03C43F04FE00C077782F01FF3BE0784FF91E23FE03803F05FC00207FBA1801FFFFE2702FF80403FA01807F00F700087FD800837FFB62004FF20043FF24007F04FF0280FFDC0013FFDF60021FFC0207FF00807F38BF8401F5EE000FFFFDF0011FFC4207FF88287FC0BBC009FEFE408FFFEFF8003FFE874FEF8101DA00FFE407FFDF013FDFEFE2047FFF401DF9C503FF0,
		ram_block3a_47.mem_init2 = 2048'hEFEE24077F8001FFE0003FD00DE84007DE82807FEFFE1003BF80007FF0850FE01FE0400FFBC4003FFEDE9421FF80403FE00047D00FE540477F8B003BFFFF0000DF90003FE00007700FE01803FF80C03737FE1340FF80403FE0280FE00DE43C86FF80B0077FF80380BF80F01FE01C03B00FE03E03FF00F2177FFE26C2DA81F817E02803F01F603E47DF80D01DFDDE86C8FFA1F28FE03A27E40BE03E01FFA1E81EFFDE0780FF81121BEA3E13700FE03E87DF8352BFFFDE87D1F381F01FC03E43F00FF03A82FFC1F01FFDBE06C3FF81D21EE03A03E80FC03A03EF81D12FFFFE07C17F81F01FC12E27B02F803E03FF81F41BFFFC07C2EF23B01EE05E03B08BE02A03,
		ram_block3a_47.mem_init3 = 2048'h7B84601FF00C13F08FE27E01FF81F01FDCFE02C47FC0E887B00E03702FE03FC7FD81F83FF7EE47E06F80FF7AB03F73F407E01FBFFF85FBFFFFEE15FFFF8DFDF3F03FEFF10FE03A9FFF97FBBEF7FF87F7FF81EFF7F03FFFF027E27FFFBF81F35FFFBE07FFFD817F7EF01FFDD00FC0FFFF7F8BF9FBFFFC07FFFF91FFFFE01FFFF40FF036B7FF89FF5FEFFF07FBDE0177FBE02FEFF01FE83EFBFF91EFEDF73C43F7EF81FFF7E02FFFF00FE03FFFFF91FFFBF7F40FF76E81FFFFE03FF7D2CFF007BFFF807BFF7AFE07FDE6847FF7403EFFF007F000FFFD80953FBFFF4237FF8007FFE034FFFC07E00637668001FFFFFA000BDDA085FFE0403FE80FB0001FEF8080EF,
		ram_block3a_47.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_47.operation_mode = "bidir_dual_port",
		ram_block3a_47.port_a_address_width = 13,
		ram_block3a_47.port_a_data_out_clear = "none",
		ram_block3a_47.port_a_data_out_clock = "clock0",
		ram_block3a_47.port_a_data_width = 1,
		ram_block3a_47.port_a_first_address = 8192,
		ram_block3a_47.port_a_first_bit_number = 23,
		ram_block3a_47.port_a_last_address = 16383,
		ram_block3a_47.port_a_logical_ram_depth = 19200,
		ram_block3a_47.port_a_logical_ram_width = 24,
		ram_block3a_47.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_47.port_b_address_clock = "clock1",
		ram_block3a_47.port_b_address_width = 13,
		ram_block3a_47.port_b_data_in_clock = "clock1",
		ram_block3a_47.port_b_data_out_clear = "none",
		ram_block3a_47.port_b_data_width = 1,
		ram_block3a_47.port_b_first_address = 8192,
		ram_block3a_47.port_b_first_bit_number = 23,
		ram_block3a_47.port_b_last_address = 16383,
		ram_block3a_47.port_b_logical_ram_depth = 19200,
		ram_block3a_47.port_b_logical_ram_width = 24,
		ram_block3a_47.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_47.port_b_read_enable_clock = "clock1",
		ram_block3a_47.port_b_write_enable_clock = "clock1",
		ram_block3a_47.ram_block_type = "AUTO",
		ram_block3a_47.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_48
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block3a_48portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[0]}),
	.portbdataout(wire_ram_block3a_48portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_48.clk0_core_clock_enable = "ena0",
		ram_block3a_48.clk0_input_clock_enable = "none",
		ram_block3a_48.clk0_output_clock_enable = "none",
		ram_block3a_48.clk1_core_clock_enable = "ena1",
		ram_block3a_48.clk1_input_clock_enable = "none",
		ram_block3a_48.connectivity_checking = "OFF",
		ram_block3a_48.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_48.init_file_layout = "port_a",
		ram_block3a_48.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_48.mem_init0 = 2048'h75D52554BEF06DDBF31D6E9AF9794009AD7304240F9F06E4F75A96A0CC7ABA23FC9B7AA77519E92FD6437FFA6224366D3523F60B4AC5F959591857023FC1146CF1D1499FCD6DD720B67EF9F9B40CC0E75949B8AB4FBFC80292E909FC8BA0F904FDB03226DECF0CE7CD06410816FF22CCD497F61B13F3CF95D34290FB2C90D4C605BC0090168EF30DCFCCDD3E5FC03CE0B3D538390F6280FB9A26C4433FE0F58FDE58B8791BE27F4D112818B738E752D71BF013CBCD26F64DACB8AA8959BBACB7FBCA3AD1DF32CADC7185FF10F5BEC78C9CC1F53835064EC13C593F46604974DDF697680791EEF8DCFA0318CA2AD87806279B68A955AF3D97BD04FC5306605F8E,
		ram_block3a_48.mem_init1 = 768'hC5B062FC76056D744E8FC48EF6A88F9B61A108D393FF025CD3B5CA790B6054EE8895335779644EB656A1A2028583BBF6FC88C2909B7260735F2A89FA98874024040000001088010400100C69A9CB367A28A1A8CBBACF8E7C357C412BA3528EAB,
		ram_block3a_48.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_48.operation_mode = "bidir_dual_port",
		ram_block3a_48.port_a_address_width = 12,
		ram_block3a_48.port_a_data_out_clear = "none",
		ram_block3a_48.port_a_data_out_clock = "clock0",
		ram_block3a_48.port_a_data_width = 1,
		ram_block3a_48.port_a_first_address = 16384,
		ram_block3a_48.port_a_first_bit_number = 0,
		ram_block3a_48.port_a_last_address = 19199,
		ram_block3a_48.port_a_logical_ram_depth = 19200,
		ram_block3a_48.port_a_logical_ram_width = 24,
		ram_block3a_48.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_48.port_b_address_clock = "clock1",
		ram_block3a_48.port_b_address_width = 12,
		ram_block3a_48.port_b_data_in_clock = "clock1",
		ram_block3a_48.port_b_data_out_clear = "none",
		ram_block3a_48.port_b_data_width = 1,
		ram_block3a_48.port_b_first_address = 16384,
		ram_block3a_48.port_b_first_bit_number = 0,
		ram_block3a_48.port_b_last_address = 19199,
		ram_block3a_48.port_b_logical_ram_depth = 19200,
		ram_block3a_48.port_b_logical_ram_width = 24,
		ram_block3a_48.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_48.port_b_read_enable_clock = "clock1",
		ram_block3a_48.port_b_write_enable_clock = "clock1",
		ram_block3a_48.ram_block_type = "AUTO",
		ram_block3a_48.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_49
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block3a_49portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[1]}),
	.portbdataout(wire_ram_block3a_49portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_49.clk0_core_clock_enable = "ena0",
		ram_block3a_49.clk0_input_clock_enable = "none",
		ram_block3a_49.clk0_output_clock_enable = "none",
		ram_block3a_49.clk1_core_clock_enable = "ena1",
		ram_block3a_49.clk1_input_clock_enable = "none",
		ram_block3a_49.connectivity_checking = "OFF",
		ram_block3a_49.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_49.init_file_layout = "port_a",
		ram_block3a_49.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_49.mem_init0 = 2048'hE74F7904859F515A705F2E521BBC525D2074C743289F0643D53396E0CC78B2A306BB70A0C539FD600C17BEE6F61BCA1D7D210A7A3E81FD11271E748001E1986435CC2898BD7109F33AFED2F9BB449A6221AE0039E1855CA2FEF17AFCEB10DB201D62E961AE4981ACEF0662887EDF774C70B39EDF3FF907B0077A47C2EE86D7A655D4148890D6B3DE47C4FF980F544A08E1C185386FD0D053E2B165C28596F1B8A64783D951C07E5C3828D5BEFDF3C6DD97821DD85B81776DC29613883A6BEF79CB6A383084A35A7D6AB43B00CFB91FE07F310FA2A034107B7F15A77E486C74F1669778009B4E0ECEDA8860C74E9EDE16000B624A4C21839D7D7520F866746641,
		ram_block3a_49.mem_init1 = 768'h9CF46217CEFF017426AFEADF719E7FE39CF05A4152D1824E04358F58B053E41B8A9D21D335225EA640BFC1168223F3EDFCB7C209707C00313FD79FFACC844024040000001088010400100C6EF3491B78808C9D7DB5DEAC18F56C4DAF85730F63,
		ram_block3a_49.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_49.operation_mode = "bidir_dual_port",
		ram_block3a_49.port_a_address_width = 12,
		ram_block3a_49.port_a_data_out_clear = "none",
		ram_block3a_49.port_a_data_out_clock = "clock0",
		ram_block3a_49.port_a_data_width = 1,
		ram_block3a_49.port_a_first_address = 16384,
		ram_block3a_49.port_a_first_bit_number = 1,
		ram_block3a_49.port_a_last_address = 19199,
		ram_block3a_49.port_a_logical_ram_depth = 19200,
		ram_block3a_49.port_a_logical_ram_width = 24,
		ram_block3a_49.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_49.port_b_address_clock = "clock1",
		ram_block3a_49.port_b_address_width = 12,
		ram_block3a_49.port_b_data_in_clock = "clock1",
		ram_block3a_49.port_b_data_out_clear = "none",
		ram_block3a_49.port_b_data_width = 1,
		ram_block3a_49.port_b_first_address = 16384,
		ram_block3a_49.port_b_first_bit_number = 1,
		ram_block3a_49.port_b_last_address = 19199,
		ram_block3a_49.port_b_logical_ram_depth = 19200,
		ram_block3a_49.port_b_logical_ram_width = 24,
		ram_block3a_49.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_49.port_b_read_enable_clock = "clock1",
		ram_block3a_49.port_b_write_enable_clock = "clock1",
		ram_block3a_49.ram_block_type = "AUTO",
		ram_block3a_49.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_50
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block3a_50portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[2]}),
	.portbdataout(wire_ram_block3a_50portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_50.clk0_core_clock_enable = "ena0",
		ram_block3a_50.clk0_input_clock_enable = "none",
		ram_block3a_50.clk0_output_clock_enable = "none",
		ram_block3a_50.clk1_core_clock_enable = "ena1",
		ram_block3a_50.clk1_input_clock_enable = "none",
		ram_block3a_50.connectivity_checking = "OFF",
		ram_block3a_50.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_50.init_file_layout = "port_a",
		ram_block3a_50.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_50.mem_init0 = 2048'hF7D76414B47F415BF0704EF010D54F3FBD765C60089F0690E3006D1EB3F862D3FEBBCC21D1F9FD3FDFE300F0F400020013E1027A7E81FFE6E710745F7E01906799C04B9882C1DFF03E7EDC067024C61FFE3F8033E78006628105FDFCC90CEB57C602D31FF0B580A7EF0773A8051F24CC6785C2F48015878FDB3BD0DBE681F066022514809242825CC0159D97D740780BE7C1FDB808530C53B6312C068236F3C7F3C030525BC27FD4002F0DA0E87346DE912E9D47C380380ECE9603E8047F9F015AEB3BF4801BDB6B97B41C90C7B81FF0006E7FA0B4357FF9A487AFA4C260551BE6967804817A0F4CFB08FACF4ADE5610E60F73494429A59D01BCEF286A827E9E,
		ram_block3a_50.mem_init1 = 768'hA482EA0FFEFF007F0595E90477901A8B7CDA90D4C1FFFFBFD7CE500BBF4007FC31E531D3301FBEA236BFF79657CC7C9FFC8031DFFF800007FFFF9FEE3C8E0024040000001088010400100C20E6C3974A18E0E5DDFFC5B7E6DDEC269A03C2ADA6,
		ram_block3a_50.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_50.operation_mode = "bidir_dual_port",
		ram_block3a_50.port_a_address_width = 12,
		ram_block3a_50.port_a_data_out_clear = "none",
		ram_block3a_50.port_a_data_out_clock = "clock0",
		ram_block3a_50.port_a_data_width = 1,
		ram_block3a_50.port_a_first_address = 16384,
		ram_block3a_50.port_a_first_bit_number = 2,
		ram_block3a_50.port_a_last_address = 19199,
		ram_block3a_50.port_a_logical_ram_depth = 19200,
		ram_block3a_50.port_a_logical_ram_width = 24,
		ram_block3a_50.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_50.port_b_address_clock = "clock1",
		ram_block3a_50.port_b_address_width = 12,
		ram_block3a_50.port_b_data_in_clock = "clock1",
		ram_block3a_50.port_b_data_out_clear = "none",
		ram_block3a_50.port_b_data_width = 1,
		ram_block3a_50.port_b_first_address = 16384,
		ram_block3a_50.port_b_first_bit_number = 2,
		ram_block3a_50.port_b_last_address = 19199,
		ram_block3a_50.port_b_logical_ram_depth = 19200,
		ram_block3a_50.port_b_logical_ram_width = 24,
		ram_block3a_50.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_50.port_b_read_enable_clock = "clock1",
		ram_block3a_50.port_b_write_enable_clock = "clock1",
		ram_block3a_50.ram_block_type = "AUTO",
		ram_block3a_50.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_51
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block3a_51portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[3]}),
	.portbdataout(wire_ram_block3a_51portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_51.clk0_core_clock_enable = "ena0",
		ram_block3a_51.clk0_input_clock_enable = "none",
		ram_block3a_51.clk0_output_clock_enable = "none",
		ram_block3a_51.clk1_core_clock_enable = "ena1",
		ram_block3a_51.clk1_input_clock_enable = "none",
		ram_block3a_51.connectivity_checking = "OFF",
		ram_block3a_51.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_51.init_file_layout = "port_a",
		ram_block3a_51.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_51.mem_init0 = 2048'hE4277D16B7103CE64F900EF010125FFE1D68040F27E77856B4FFFFFEFFE6F90004854021C10E427FDFF7FF56E8FFFE7D7FFFFF0781F69100181FC7DF7FFE3E0F103D887FFFFE010FC3FF20001FEF01FFFFC87E9368BE988FFFFB040F89FD09C03FFE28FFFE435DE7687E00A77FE7347B0E7700903FF3057FDD23CFFB6879B6D157C440DB143FC1844FD59BBFDA5106EBE019FDBB6FE7DD7BB206AC023FE4F13FFA7FABFB58227FCFB90FDC1FBA0D66D45FB29C5FDB77C76749EE03EBFF7FFF5E1B0D7BF07FF3DABFEA4BEF90C5781FF5FF1FFFBFB5857FF9DF47EF1EF11179F3695640039BBF0FD7D0B0FBCF6EBE5656C5E8FBAB4BF18797FC3D87F702F47A9E,
		ram_block3a_51.mem_init1 = 768'hDDF6EAFFFEFF0074F8056804779EE6FB033CE22593FFFFFFD7FFDF7BBF400408008531D330000182C6BFF796D7EFFFFFFC8000001000000100008979BEC80024040000001088010400100C0FFC61305938909549605FC400F5DC682E2C5B7C83,
		ram_block3a_51.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_51.operation_mode = "bidir_dual_port",
		ram_block3a_51.port_a_address_width = 12,
		ram_block3a_51.port_a_data_out_clear = "none",
		ram_block3a_51.port_a_data_out_clock = "clock0",
		ram_block3a_51.port_a_data_width = 1,
		ram_block3a_51.port_a_first_address = 16384,
		ram_block3a_51.port_a_first_bit_number = 3,
		ram_block3a_51.port_a_last_address = 19199,
		ram_block3a_51.port_a_logical_ram_depth = 19200,
		ram_block3a_51.port_a_logical_ram_width = 24,
		ram_block3a_51.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_51.port_b_address_clock = "clock1",
		ram_block3a_51.port_b_address_width = 12,
		ram_block3a_51.port_b_data_in_clock = "clock1",
		ram_block3a_51.port_b_data_out_clear = "none",
		ram_block3a_51.port_b_data_width = 1,
		ram_block3a_51.port_b_first_address = 16384,
		ram_block3a_51.port_b_first_bit_number = 3,
		ram_block3a_51.port_b_last_address = 19199,
		ram_block3a_51.port_b_logical_ram_depth = 19200,
		ram_block3a_51.port_b_logical_ram_width = 24,
		ram_block3a_51.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_51.port_b_read_enable_clock = "clock1",
		ram_block3a_51.port_b_write_enable_clock = "clock1",
		ram_block3a_51.ram_block_type = "AUTO",
		ram_block3a_51.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_52
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block3a_52portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[4]}),
	.portbdataout(wire_ram_block3a_52portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_52.clk0_core_clock_enable = "ena0",
		ram_block3a_52.clk0_input_clock_enable = "none",
		ram_block3a_52.clk0_output_clock_enable = "none",
		ram_block3a_52.clk1_core_clock_enable = "ena1",
		ram_block3a_52.clk1_input_clock_enable = "none",
		ram_block3a_52.connectivity_checking = "OFF",
		ram_block3a_52.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_52.init_file_layout = "port_a",
		ram_block3a_52.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_52.mem_init0 = 2048'h74077D4785FF7DFFFFFF660AFBFFC00800FFDF6F2FFF7EEF83FFFFFEFFFEFBF3FEBFFEAE75FFFF7FDFF7FFF6C6FFFE7D7FFFFF7FFFF7FFFFFF1FF7DF7FFFBE6FF5FDF3FFFFFFDFFFFFFFFFFFFFEFDFFFFFFFFEBF87BF006FFFFD03FFF7FDF137FFFC23FFFE81DDEB8F7EE70F7FF761FF81F7E2DFBFFB04FFDF1F9FF786FC804757E403DB92FF881FCFC4F93FDECE1EE787DD001B6FD001FB8EB705D1BFD31F7FFA7FDBF333E08257B92000BF04FF593FDFEC135FD0F7E767A7F0BC8FFFEB803FA3EE100CFF8C299FF1FFFF90AFEFE405FF80011F20B60046FF9935FEEB7D75F7AFDF4B779B8A905FD1BA01026E88C876E3FFFBEF2FEF3847FD05F81F0FF60221,
		ram_block3a_52.mem_init1 = 768'hE88062000400FD7FFFBFE804779EFE84FFFF02D4D090020800040008003FF7FFBBFE263EFD7FFFB2A040000200000084537FF3DFFFFFE9F7FFFF9FFA08800024040000001088010400100C0083C11F39019098FDFFDFFFFF15E4231BAFC2FF8E,
		ram_block3a_52.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_52.operation_mode = "bidir_dual_port",
		ram_block3a_52.port_a_address_width = 12,
		ram_block3a_52.port_a_data_out_clear = "none",
		ram_block3a_52.port_a_data_out_clock = "clock0",
		ram_block3a_52.port_a_data_width = 1,
		ram_block3a_52.port_a_first_address = 16384,
		ram_block3a_52.port_a_first_bit_number = 4,
		ram_block3a_52.port_a_last_address = 19199,
		ram_block3a_52.port_a_logical_ram_depth = 19200,
		ram_block3a_52.port_a_logical_ram_width = 24,
		ram_block3a_52.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_52.port_b_address_clock = "clock1",
		ram_block3a_52.port_b_address_width = 12,
		ram_block3a_52.port_b_data_in_clock = "clock1",
		ram_block3a_52.port_b_data_out_clear = "none",
		ram_block3a_52.port_b_data_width = 1,
		ram_block3a_52.port_b_first_address = 16384,
		ram_block3a_52.port_b_first_bit_number = 4,
		ram_block3a_52.port_b_last_address = 19199,
		ram_block3a_52.port_b_logical_ram_depth = 19200,
		ram_block3a_52.port_b_logical_ram_width = 24,
		ram_block3a_52.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_52.port_b_read_enable_clock = "clock1",
		ram_block3a_52.port_b_write_enable_clock = "clock1",
		ram_block3a_52.ram_block_type = "AUTO",
		ram_block3a_52.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_53
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block3a_53portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[5]}),
	.portbdataout(wire_ram_block3a_53portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_53.clk0_core_clock_enable = "ena0",
		ram_block3a_53.clk0_input_clock_enable = "none",
		ram_block3a_53.clk0_output_clock_enable = "none",
		ram_block3a_53.clk1_core_clock_enable = "ena1",
		ram_block3a_53.clk1_input_clock_enable = "none",
		ram_block3a_53.connectivity_checking = "OFF",
		ram_block3a_53.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_53.init_file_layout = "port_a",
		ram_block3a_53.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_53.mem_init0 = 2048'h63FC20C587FF7DFFFFFF6EFAFBFFDFFFBDFFDF6F2FFF7ED083FFFFFEFFFEFBF3FEBFFEAFF5FFFF7FDFF7FFF0C6FFFE7D7FFFFF7FFFF7FFFFFF1FF7DF7FFFBE6C9DFDFBFFFFFFDFFFFFFFFFFFFFEFDFFFFFFFFEB18FBFDEEFFFFFFFFFFFFDFBF7FFFEDBFFFEFFDDE08F7FC3EF7FFF67FFFFF7FF7FBFFD8BFFDF4E5FF28EFC807757FC03DBD2FFE817CFDC99BFDFC03EE087DD001B6FF001FB82B7E407BFE011FFFF400BF01BE0024FB92000BF81FFC015DFC0105FDC000F648FF0008FFFAB807F82EF9000FFE0083FFC0007908FF8040DFF80013F21B70040FF81251EF80055F1AFD658039B8A005FD8BB00026E884016E80863E80FE11807FD84E03F4AF60200,
		ram_block3a_53.mem_init1 = 768'h0880620004000074000507DF80E001FFFFFFF82B0090020800040008000004080084201230000082200000020000008450000000100000010000896B08800024040000001088010400100C00802FBF0801EF60422044840015FC5C0A007BFF82,
		ram_block3a_53.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_53.operation_mode = "bidir_dual_port",
		ram_block3a_53.port_a_address_width = 12,
		ram_block3a_53.port_a_data_out_clear = "none",
		ram_block3a_53.port_a_data_out_clock = "clock0",
		ram_block3a_53.port_a_data_width = 1,
		ram_block3a_53.port_a_first_address = 16384,
		ram_block3a_53.port_a_first_bit_number = 5,
		ram_block3a_53.port_a_last_address = 19199,
		ram_block3a_53.port_a_logical_ram_depth = 19200,
		ram_block3a_53.port_a_logical_ram_width = 24,
		ram_block3a_53.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_53.port_b_address_clock = "clock1",
		ram_block3a_53.port_b_address_width = 12,
		ram_block3a_53.port_b_data_in_clock = "clock1",
		ram_block3a_53.port_b_data_out_clear = "none",
		ram_block3a_53.port_b_data_width = 1,
		ram_block3a_53.port_b_first_address = 16384,
		ram_block3a_53.port_b_first_bit_number = 5,
		ram_block3a_53.port_b_last_address = 19199,
		ram_block3a_53.port_b_logical_ram_depth = 19200,
		ram_block3a_53.port_b_logical_ram_width = 24,
		ram_block3a_53.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_53.port_b_read_enable_clock = "clock1",
		ram_block3a_53.port_b_write_enable_clock = "clock1",
		ram_block3a_53.ram_block_type = "AUTO",
		ram_block3a_53.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_54
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block3a_54portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[6]}),
	.portbdataout(wire_ram_block3a_54portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_54.clk0_core_clock_enable = "ena0",
		ram_block3a_54.clk0_input_clock_enable = "none",
		ram_block3a_54.clk0_output_clock_enable = "none",
		ram_block3a_54.clk1_core_clock_enable = "ena1",
		ram_block3a_54.clk1_input_clock_enable = "none",
		ram_block3a_54.connectivity_checking = "OFF",
		ram_block3a_54.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_54.init_file_layout = "port_a",
		ram_block3a_54.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_54.mem_init0 = 2048'hF7FF7D848610004240100600101040080060040000870020840004008060200004814020410840200403004048000200112102020080910000104400000010141800001880400100027E00001004000200080009088000028001000C8100010004000000800100A80806810004073048000103D000110400011300CA0800804000000280520280044000991002C040088005003808500053030004040000118082400058180002540020000000014016110010404000000C08800088002B80400208100000000808000000008D18040000400100A0050040040125244800560928364000810A0044D30000020AC860000004600808211C050004C00067000380,
		ram_block3a_54.mem_init1 = 768'h04806200040000740005000400800080000000101090020800040008000004080084201230000082200000020000008450000000100000010000896A08800024040000001088010400100C008001100880FFFDFFFFDFFFFFF904000A0042086F,
		ram_block3a_54.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_54.operation_mode = "bidir_dual_port",
		ram_block3a_54.port_a_address_width = 12,
		ram_block3a_54.port_a_data_out_clear = "none",
		ram_block3a_54.port_a_data_out_clock = "clock0",
		ram_block3a_54.port_a_data_width = 1,
		ram_block3a_54.port_a_first_address = 16384,
		ram_block3a_54.port_a_first_bit_number = 6,
		ram_block3a_54.port_a_last_address = 19199,
		ram_block3a_54.port_a_logical_ram_depth = 19200,
		ram_block3a_54.port_a_logical_ram_width = 24,
		ram_block3a_54.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_54.port_b_address_clock = "clock1",
		ram_block3a_54.port_b_address_width = 12,
		ram_block3a_54.port_b_data_in_clock = "clock1",
		ram_block3a_54.port_b_data_out_clear = "none",
		ram_block3a_54.port_b_data_width = 1,
		ram_block3a_54.port_b_first_address = 16384,
		ram_block3a_54.port_b_first_bit_number = 6,
		ram_block3a_54.port_b_last_address = 19199,
		ram_block3a_54.port_b_logical_ram_depth = 19200,
		ram_block3a_54.port_b_logical_ram_width = 24,
		ram_block3a_54.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_54.port_b_read_enable_clock = "clock1",
		ram_block3a_54.port_b_write_enable_clock = "clock1",
		ram_block3a_54.ram_block_type = "AUTO",
		ram_block3a_54.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_55
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block3a_55portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[7]}),
	.portbdataout(wire_ram_block3a_55portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_55.clk0_core_clock_enable = "ena0",
		ram_block3a_55.clk0_input_clock_enable = "none",
		ram_block3a_55.clk0_output_clock_enable = "none",
		ram_block3a_55.clk1_core_clock_enable = "ena1",
		ram_block3a_55.clk1_input_clock_enable = "none",
		ram_block3a_55.connectivity_checking = "OFF",
		ram_block3a_55.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_55.init_file_layout = "port_a",
		ram_block3a_55.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_55.mem_init0 = 2048'hF7FF7DC487FF7DFFFFFF6EFAFBFFDFFFBDFFDF6F2FFF7EE087FFFFFEFFFEFBF3FEBFFEAFF5FFFF7FDFF7FFF046FFFE7D7FFFFF7FFFF7FFFFFF1FF7DF7FFFBE7415FDFBFFFFFFDFFFFFFFFFFFFFEFDFFFFFFFFEB107BFDEEFFFFFFFFFFFFDFBF7FFFEFBFFFEFFDDE00F7F00EF7FFF27FFFFF7FC3FBFFF03FFDF62DFF206FE803757F801DB90FFF00FCFD898BFDF403EE087D9001B6FE000FB83B7C403BFF0117FFE401BF013E0024FB900003F81FFC015DFE0105FDC000F6407F0008FFFEB803F83EF1001FFC0083FF800079087E80405FF80013FA1B60040FFC1251EF00053F127F640079B8A005FD1BA00026E884016E00063E807E13C07FD84E01F6FF60300,
		ram_block3a_55.mem_init1 = 768'h008062000400007400050004008000800000000F0090020800040008000004080084201230000086000000020000008450000000100000010000896948800024040000001088010400100C008001100901FFFDFFFFDFFFFFFDFC7FFFAFFBFFEF,
		ram_block3a_55.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_55.operation_mode = "bidir_dual_port",
		ram_block3a_55.port_a_address_width = 12,
		ram_block3a_55.port_a_data_out_clear = "none",
		ram_block3a_55.port_a_data_out_clock = "clock0",
		ram_block3a_55.port_a_data_width = 1,
		ram_block3a_55.port_a_first_address = 16384,
		ram_block3a_55.port_a_first_bit_number = 7,
		ram_block3a_55.port_a_last_address = 19199,
		ram_block3a_55.port_a_logical_ram_depth = 19200,
		ram_block3a_55.port_a_logical_ram_width = 24,
		ram_block3a_55.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_55.port_b_address_clock = "clock1",
		ram_block3a_55.port_b_address_width = 12,
		ram_block3a_55.port_b_data_in_clock = "clock1",
		ram_block3a_55.port_b_data_out_clear = "none",
		ram_block3a_55.port_b_data_width = 1,
		ram_block3a_55.port_b_first_address = 16384,
		ram_block3a_55.port_b_first_bit_number = 7,
		ram_block3a_55.port_b_last_address = 19199,
		ram_block3a_55.port_b_logical_ram_depth = 19200,
		ram_block3a_55.port_b_logical_ram_width = 24,
		ram_block3a_55.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_55.port_b_read_enable_clock = "clock1",
		ram_block3a_55.port_b_write_enable_clock = "clock1",
		ram_block3a_55.ram_block_type = "AUTO",
		ram_block3a_55.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_56
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[8]}),
	.portadataout(wire_ram_block3a_56portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[8]}),
	.portbdataout(wire_ram_block3a_56portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_56.clk0_core_clock_enable = "ena0",
		ram_block3a_56.clk0_input_clock_enable = "none",
		ram_block3a_56.clk0_output_clock_enable = "none",
		ram_block3a_56.clk1_core_clock_enable = "ena1",
		ram_block3a_56.clk1_input_clock_enable = "none",
		ram_block3a_56.connectivity_checking = "OFF",
		ram_block3a_56.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_56.init_file_layout = "port_a",
		ram_block3a_56.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_56.mem_init0 = 2048'hF4CC25479CF8686758B64E9ADB1BCC0D31E6C7240F9F06FAC74C17E0C87869815E8746A151EFE92FD6437E48E620366D3F375F0FAFF2993FA21A46023FE1140571D1689FCC5F5FA6E2FF3B467DCD80E75959B80F73B0888293ED00ECA1609BA175B0C226DE990CEE3906B08816F734DCD647B8B393FD4295D34790CA5484E42605A45C801007C3054FD1B93E5F6F04CEE3CD6D990F4395FBBE214CD13FE697AFDE6778F97B8222DD11081924B97151D41BE2914BC4511E2EFCA21DED593FBD566A095834DF50BABC5E5A0B809DB926C09C9903E5A5B41C6FBC2FFD0677187CE1AEB7672791CFE8CCF3821A0A2A9C78560F6EEBCA35AF3E459D5DD0F326003EAE,
		ram_block3a_56.mem_init1 = 768'h0CA2EA2C565A057D51A5AF5545FE56EDD0D13221D3FFDBFA85744649AD2D049911ED26FAB44A32922487D592050E2296F4B9F3D770840195B4B79FEB7E8F2824040000001489670606904D64B6EF132834DA80EFBED584D1B514451B22738806,
		ram_block3a_56.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_56.operation_mode = "bidir_dual_port",
		ram_block3a_56.port_a_address_width = 12,
		ram_block3a_56.port_a_data_out_clear = "none",
		ram_block3a_56.port_a_data_out_clock = "clock0",
		ram_block3a_56.port_a_data_width = 1,
		ram_block3a_56.port_a_first_address = 16384,
		ram_block3a_56.port_a_first_bit_number = 8,
		ram_block3a_56.port_a_last_address = 19199,
		ram_block3a_56.port_a_logical_ram_depth = 19200,
		ram_block3a_56.port_a_logical_ram_width = 24,
		ram_block3a_56.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_56.port_b_address_clock = "clock1",
		ram_block3a_56.port_b_address_width = 12,
		ram_block3a_56.port_b_data_in_clock = "clock1",
		ram_block3a_56.port_b_data_out_clear = "none",
		ram_block3a_56.port_b_data_width = 1,
		ram_block3a_56.port_b_first_address = 16384,
		ram_block3a_56.port_b_first_bit_number = 8,
		ram_block3a_56.port_b_last_address = 19199,
		ram_block3a_56.port_b_logical_ram_depth = 19200,
		ram_block3a_56.port_b_logical_ram_width = 24,
		ram_block3a_56.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_56.port_b_read_enable_clock = "clock1",
		ram_block3a_56.port_b_write_enable_clock = "clock1",
		ram_block3a_56.ram_block_type = "AUTO",
		ram_block3a_56.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_57
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[9]}),
	.portadataout(wire_ram_block3a_57portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[9]}),
	.portbdataout(wire_ram_block3a_57portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_57.clk0_core_clock_enable = "ena0",
		ram_block3a_57.clk0_input_clock_enable = "none",
		ram_block3a_57.clk0_output_clock_enable = "none",
		ram_block3a_57.clk1_core_clock_enable = "ena1",
		ram_block3a_57.clk1_input_clock_enable = "none",
		ram_block3a_57.connectivity_checking = "OFF",
		ram_block3a_57.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_57.init_file_layout = "port_a",
		ram_block3a_57.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_57.mem_init0 = 2048'h70BC24D4FC772DDB671606523B164DAFACF1C44C07E778A0F2C3EC1EB7E6F0039E9D4AAFE1E9F57FD7E343C464E0366011E9FE063FB5FDB7BA13C75F7E3E3614D431D07FC3E651063F7F72FFF0AE059FDE59FE0DA2B3804F800F79ECB7FDD9F6E69C2A9ED0B95CED6C7FA6E70527657C72F79A30001D854FD94E98FBC8798071022852D3527FE654C80EBCB7D3E4D4E9E2111C9B08761F7B7EB78D83BA73F967DB5F10FB7A62A35F81070D82417D7FB7597E91C7C227902D7DF2B18FC56F8F08C26B30197B6CB96A8721C810D55DCC95805E1F9B34047FEB04DDAD24C00D732BE9776453815BFFC6D3B098C72ADC6000EE9E782A73FF9255801DCF802BF23F4B,
		ram_block3a_57.mem_init1 = 768'h4D8062E2D67A1D7CE325069672901FB78D33509811FFC20884845F39A32307FAAA8D30F67037EF8232182012850038955C0703D7DF1FE07374BF9F686DCC102404000000108891D400140D079AAB900905AB15F4AFD6F4E4D5EC40DB0BF38F47,
		ram_block3a_57.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_57.operation_mode = "bidir_dual_port",
		ram_block3a_57.port_a_address_width = 12,
		ram_block3a_57.port_a_data_out_clear = "none",
		ram_block3a_57.port_a_data_out_clock = "clock0",
		ram_block3a_57.port_a_data_width = 1,
		ram_block3a_57.port_a_first_address = 16384,
		ram_block3a_57.port_a_first_bit_number = 9,
		ram_block3a_57.port_a_last_address = 19199,
		ram_block3a_57.port_a_logical_ram_depth = 19200,
		ram_block3a_57.port_a_logical_ram_width = 24,
		ram_block3a_57.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_57.port_b_address_clock = "clock1",
		ram_block3a_57.port_b_address_width = 12,
		ram_block3a_57.port_b_data_in_clock = "clock1",
		ram_block3a_57.port_b_data_out_clear = "none",
		ram_block3a_57.port_b_data_width = 1,
		ram_block3a_57.port_b_first_address = 16384,
		ram_block3a_57.port_b_first_bit_number = 9,
		ram_block3a_57.port_b_last_address = 19199,
		ram_block3a_57.port_b_logical_ram_depth = 19200,
		ram_block3a_57.port_b_logical_ram_width = 24,
		ram_block3a_57.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_57.port_b_read_enable_clock = "clock1",
		ram_block3a_57.port_b_write_enable_clock = "clock1",
		ram_block3a_57.ram_block_type = "AUTO",
		ram_block3a_57.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_58
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[10]}),
	.portadataout(wire_ram_block3a_58portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[10]}),
	.portbdataout(wire_ram_block3a_58portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_58.clk0_core_clock_enable = "ena0",
		ram_block3a_58.clk0_input_clock_enable = "none",
		ram_block3a_58.clk0_output_clock_enable = "none",
		ram_block3a_58.clk1_core_clock_enable = "ena1",
		ram_block3a_58.clk1_input_clock_enable = "none",
		ram_block3a_58.connectivity_checking = "OFF",
		ram_block3a_58.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_58.init_file_layout = "port_a",
		ram_block3a_58.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_58.mem_init0 = 2048'hE76F60C78C1F6DFEFFF9660AFB10DD6E1DE95F6C0FFF7E2885C00400806020001E8142AEE1E9FD200C0343FC54E036601121FE063F8091BFA213F700003FB67C99F198FFC0478F063F7E83FFF08FC382206E7E3995B284AF800BFFECFD001157E49ED181A005DCE81F7E334F043F76FC650106D780194BC0033248E636F9A3B700080AD05402880FC808BBB007CF2CE495DD00BB0863DC7B4B810D92B84115A0AB7F48F811E05E478127DC20AA01407CD94C92C041F7A02483FC0E8FC16FFF20230AD00BFB68B98904FFD400A7EE0719803F9F41B6041FE62455AD04757D7E313FFE5B07811EFFD4D8819B026AAC687001F9EA6907E9678D81DDB7A043003B69,
		ram_block3a_58.mem_init1 = 768'h84F6EAE12485FD763325EE1477E01DF083C5986893FFC20884045F79A05F040C008D371FFC001FB2900000128500389453FF0008101FE9F10B4089EB4A89A024040000001088010400100C27F86D1749A99A6CC42E4E87011D5418DE86FBAD82,
		ram_block3a_58.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_58.operation_mode = "bidir_dual_port",
		ram_block3a_58.port_a_address_width = 12,
		ram_block3a_58.port_a_data_out_clear = "none",
		ram_block3a_58.port_a_data_out_clock = "clock0",
		ram_block3a_58.port_a_data_width = 1,
		ram_block3a_58.port_a_first_address = 16384,
		ram_block3a_58.port_a_first_bit_number = 10,
		ram_block3a_58.port_a_last_address = 19199,
		ram_block3a_58.port_a_logical_ram_depth = 19200,
		ram_block3a_58.port_a_logical_ram_width = 24,
		ram_block3a_58.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_58.port_b_address_clock = "clock1",
		ram_block3a_58.port_b_address_width = 12,
		ram_block3a_58.port_b_data_in_clock = "clock1",
		ram_block3a_58.port_b_data_out_clear = "none",
		ram_block3a_58.port_b_data_width = 1,
		ram_block3a_58.port_b_first_address = 16384,
		ram_block3a_58.port_b_first_bit_number = 10,
		ram_block3a_58.port_b_last_address = 19199,
		ram_block3a_58.port_b_logical_ram_depth = 19200,
		ram_block3a_58.port_b_logical_ram_width = 24,
		ram_block3a_58.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_58.port_b_read_enable_clock = "clock1",
		ram_block3a_58.port_b_write_enable_clock = "clock1",
		ram_block3a_58.ram_block_type = "AUTO",
		ram_block3a_58.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_59
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[11]}),
	.portadataout(wire_ram_block3a_59portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[11]}),
	.portbdataout(wire_ram_block3a_59portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_59.clk0_core_clock_enable = "ena0",
		ram_block3a_59.clk0_input_clock_enable = "none",
		ram_block3a_59.clk0_output_clock_enable = "none",
		ram_block3a_59.clk1_core_clock_enable = "ena1",
		ram_block3a_59.clk1_input_clock_enable = "none",
		ram_block3a_59.connectivity_checking = "OFF",
		ram_block3a_59.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_59.init_file_layout = "port_a",
		ram_block3a_59.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_59.mem_init0 = 2048'h73F4200684FF6DFFFFFF6EFAFB10DDEFBDE1DF6C0FFF7E81C3C00400806020001E8142AFE1E9FD20040343E456E036601121FE063F8091BFA213F700003FB66C3DF1E3FFC047DF063F7E03FFF08FDF82007FFE2107B3C6EF800FFBECC3001937E49CD38080BDDCE08F7F400F043F33FCF1013F7F801582C0035A18E286FFE2B7003155D01602B25FC800DE3007417CE087D9009B0877DDFB87814C45B85213E08EFF18F813E002578127DDA04701E01FD910914044F7B82C87F8008BC1AFFFA0C20A5004FB60B8C811FFD0008FC8041180FF9F2134061FE024C5EDE47B717C2DAFD67807815F0FC4FB829B022AECC04023E7E86C07F13A0D819DEF906E023E08,
		ram_block3a_59.mem_init1 = 768'hE5F6EAE00400007FF31F81CF80801CF07FC618F2C3FFC20884045F79A000F7FFBBF62012317FFFA680000012850038945000F3DFFFE00007FFFF9FEF6ACE4024040000001088010400100C679BA39F2BA0F5E9EF6E458401F5F44F8E2D628B4E,
		ram_block3a_59.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_59.operation_mode = "bidir_dual_port",
		ram_block3a_59.port_a_address_width = 12,
		ram_block3a_59.port_a_data_out_clear = "none",
		ram_block3a_59.port_a_data_out_clock = "clock0",
		ram_block3a_59.port_a_data_width = 1,
		ram_block3a_59.port_a_first_address = 16384,
		ram_block3a_59.port_a_first_bit_number = 11,
		ram_block3a_59.port_a_last_address = 19199,
		ram_block3a_59.port_a_logical_ram_depth = 19200,
		ram_block3a_59.port_a_logical_ram_width = 24,
		ram_block3a_59.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_59.port_b_address_clock = "clock1",
		ram_block3a_59.port_b_address_width = 12,
		ram_block3a_59.port_b_data_in_clock = "clock1",
		ram_block3a_59.port_b_data_out_clear = "none",
		ram_block3a_59.port_b_data_width = 1,
		ram_block3a_59.port_b_first_address = 16384,
		ram_block3a_59.port_b_first_bit_number = 11,
		ram_block3a_59.port_b_last_address = 19199,
		ram_block3a_59.port_b_logical_ram_depth = 19200,
		ram_block3a_59.port_b_logical_ram_width = 24,
		ram_block3a_59.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_59.port_b_read_enable_clock = "clock1",
		ram_block3a_59.port_b_write_enable_clock = "clock1",
		ram_block3a_59.ram_block_type = "AUTO",
		ram_block3a_59.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_60
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[12]}),
	.portadataout(wire_ram_block3a_60portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[12]}),
	.portbdataout(wire_ram_block3a_60portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_60.clk0_core_clock_enable = "ena0",
		ram_block3a_60.clk0_input_clock_enable = "none",
		ram_block3a_60.clk0_output_clock_enable = "none",
		ram_block3a_60.clk1_core_clock_enable = "ena1",
		ram_block3a_60.clk1_input_clock_enable = "none",
		ram_block3a_60.connectivity_checking = "OFF",
		ram_block3a_60.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_60.init_file_layout = "port_a",
		ram_block3a_60.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_60.mem_init0 = 2048'hF0042057B6FF6DFFFFFF6EFAFB10DDEFBDE1DF6C0FFF7EB9B7C00400806020001E8142AFE1E9FD20040343E46EE036601121FE063F8091BFA213F700003FB66CF5F1FBFFC047DF063F7E03FFF08FDF82007FFE2DEFB3186F800D07ECFF001BF7E49E0B8080C3DCECEF7EE7AF043765FC8F01225F801901C0033E58EEEEFC9407002003D01202C99FC811F8B006DE1CECE7DDFD3B085001FB3E81A5D3B877FF608A7F78F07BE2FFDF812800A0BC015FFFD94E1F404BF7A024EFF6BFEFC1BB8060BA0B3BFCFB1F4BA81BFFD000EFDFFFE1808061A1A107605F249B37E46B7D7425EFDF4B77812A9044D18261CF2A9ADE6027F7E86C67EFBDD58125F8600F0242B7,
		ram_block3a_60.mem_init1 = 768'h0880621FFEFFFD7FF33F800400801C8FFFC7E0D110903FFF53FF800A1F7FF7FFBBFF37FFFD7FFFB226FFF78652EFC7EFFFFFF3DFFFFFE9F7FFFF9FEA5C800024040000001088010400100C08E7813F6999900DE42E448401F9147CCE005B8B2F,
		ram_block3a_60.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_60.operation_mode = "bidir_dual_port",
		ram_block3a_60.port_a_address_width = 12,
		ram_block3a_60.port_a_data_out_clear = "none",
		ram_block3a_60.port_a_data_out_clock = "clock0",
		ram_block3a_60.port_a_data_width = 1,
		ram_block3a_60.port_a_first_address = 16384,
		ram_block3a_60.port_a_first_bit_number = 12,
		ram_block3a_60.port_a_last_address = 19199,
		ram_block3a_60.port_a_logical_ram_depth = 19200,
		ram_block3a_60.port_a_logical_ram_width = 24,
		ram_block3a_60.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_60.port_b_address_clock = "clock1",
		ram_block3a_60.port_b_address_width = 12,
		ram_block3a_60.port_b_data_in_clock = "clock1",
		ram_block3a_60.port_b_data_out_clear = "none",
		ram_block3a_60.port_b_data_width = 1,
		ram_block3a_60.port_b_first_address = 16384,
		ram_block3a_60.port_b_first_bit_number = 12,
		ram_block3a_60.port_b_last_address = 19199,
		ram_block3a_60.port_b_logical_ram_depth = 19200,
		ram_block3a_60.port_b_logical_ram_width = 24,
		ram_block3a_60.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_60.port_b_read_enable_clock = "clock1",
		ram_block3a_60.port_b_write_enable_clock = "clock1",
		ram_block3a_60.ram_block_type = "AUTO",
		ram_block3a_60.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_61
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[13]}),
	.portadataout(wire_ram_block3a_61portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[13]}),
	.portbdataout(wire_ram_block3a_61portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_61.clk0_core_clock_enable = "ena0",
		ram_block3a_61.clk0_input_clock_enable = "none",
		ram_block3a_61.clk0_output_clock_enable = "none",
		ram_block3a_61.clk1_core_clock_enable = "ena1",
		ram_block3a_61.clk1_input_clock_enable = "none",
		ram_block3a_61.connectivity_checking = "OFF",
		ram_block3a_61.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_61.init_file_layout = "port_a",
		ram_block3a_61.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_61.mem_init0 = 2048'h67FF7DC586FF6DFFFFFF6EFAFB10DDEFBDE1DF6C0FFF7E9683C00400806020001E8142AFE1E9FD20040343E246E036601121FE063F8091BFA213F700003FB66F9DF1FBFFC047DF063F7E03FFF08FDF82007FFE238FB3DEEF800FFFECFF001BF7E49EFB8080FFDCE38F7FC3EF043F67FCFF013FFF801F8FC0034FD8E38EFC8037003803D05202E817C81898B007C03CE387DD001B087001FB0281E407B86011E08F4088F31BE0024F812000A08101C015D96010404C0048278FF0008FC1EB8060830B9000FB6008281C0028008FD8040980800121210700402481250478005423AFD65803810A0044D88300022A8840002800706B07E118058184E0204A020200,
		ram_block3a_61.mem_init1 = 768'h08806200040000740C856FDFF7FEE3FFFFC7FA2F0090020800040008000004080084201230000082200000020000008450000000100000010000897B48800024040000001088010400100C00806FBF1881EFF05BF1DFFFFE11147F3BAFFB8B02,
		ram_block3a_61.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_61.operation_mode = "bidir_dual_port",
		ram_block3a_61.port_a_address_width = 12,
		ram_block3a_61.port_a_data_out_clear = "none",
		ram_block3a_61.port_a_data_out_clock = "clock0",
		ram_block3a_61.port_a_data_width = 1,
		ram_block3a_61.port_a_first_address = 16384,
		ram_block3a_61.port_a_first_bit_number = 13,
		ram_block3a_61.port_a_last_address = 19199,
		ram_block3a_61.port_a_logical_ram_depth = 19200,
		ram_block3a_61.port_a_logical_ram_width = 24,
		ram_block3a_61.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_61.port_b_address_clock = "clock1",
		ram_block3a_61.port_b_address_width = 12,
		ram_block3a_61.port_b_data_in_clock = "clock1",
		ram_block3a_61.port_b_data_out_clear = "none",
		ram_block3a_61.port_b_data_width = 1,
		ram_block3a_61.port_b_first_address = 16384,
		ram_block3a_61.port_b_first_bit_number = 13,
		ram_block3a_61.port_b_last_address = 19199,
		ram_block3a_61.port_b_logical_ram_depth = 19200,
		ram_block3a_61.port_b_logical_ram_width = 24,
		ram_block3a_61.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_61.port_b_read_enable_clock = "clock1",
		ram_block3a_61.port_b_write_enable_clock = "clock1",
		ram_block3a_61.ram_block_type = "AUTO",
		ram_block3a_61.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_62
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[14]}),
	.portadataout(wire_ram_block3a_62portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[14]}),
	.portbdataout(wire_ram_block3a_62portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_62.clk0_core_clock_enable = "ena0",
		ram_block3a_62.clk0_input_clock_enable = "none",
		ram_block3a_62.clk0_output_clock_enable = "none",
		ram_block3a_62.clk1_core_clock_enable = "ena1",
		ram_block3a_62.clk1_input_clock_enable = "none",
		ram_block3a_62.connectivity_checking = "OFF",
		ram_block3a_62.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_62.init_file_layout = "port_a",
		ram_block3a_62.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_62.mem_init0 = 2048'hF7FF7D84871010424010060010FF4218007E040320870060843FFFFEFFFEFBF3E4BFFC20551E427FDFF7BC50C81FCA1D7FFF037BC0F7FF405D1C44DF7FC01814180C0018BFF801F9C2FFFC001F64007FFF880099088C0002FFF1001F81FDE1001F60007FFE0101A8080681007FC7304B00F7C3D03FF1043FDD1307DA0800800057C4028BD2FF800447C4981FDAC04208800500386FD00053833604040780119FF2400358180002543820001F00FF40161780105FD000074C088000883E2B805F02EC10000480081FE00007908D3804047F40011EA0B50040DF01253EC80057D9283640009B8A005FD33800024EC86016C00C638800211C077C04C01F67F40380,
		ram_block3a_62.mem_init1 = 768'h04806200040000740005000400800080003800101090020800040008000004080084201230000082200000020000008450000000100000010000896A48800024040000001088010400100C008001100800FFFDFFFFDFFFFFFDEC000A00427CEF,
		ram_block3a_62.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_62.operation_mode = "bidir_dual_port",
		ram_block3a_62.port_a_address_width = 12,
		ram_block3a_62.port_a_data_out_clear = "none",
		ram_block3a_62.port_a_data_out_clock = "clock0",
		ram_block3a_62.port_a_data_width = 1,
		ram_block3a_62.port_a_first_address = 16384,
		ram_block3a_62.port_a_first_bit_number = 14,
		ram_block3a_62.port_a_last_address = 19199,
		ram_block3a_62.port_a_logical_ram_depth = 19200,
		ram_block3a_62.port_a_logical_ram_width = 24,
		ram_block3a_62.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_62.port_b_address_clock = "clock1",
		ram_block3a_62.port_b_address_width = 12,
		ram_block3a_62.port_b_data_in_clock = "clock1",
		ram_block3a_62.port_b_data_out_clear = "none",
		ram_block3a_62.port_b_data_width = 1,
		ram_block3a_62.port_b_first_address = 16384,
		ram_block3a_62.port_b_first_bit_number = 14,
		ram_block3a_62.port_b_last_address = 19199,
		ram_block3a_62.port_b_logical_ram_depth = 19200,
		ram_block3a_62.port_b_logical_ram_width = 24,
		ram_block3a_62.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_62.port_b_read_enable_clock = "clock1",
		ram_block3a_62.port_b_write_enable_clock = "clock1",
		ram_block3a_62.ram_block_type = "AUTO",
		ram_block3a_62.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_63
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[15]}),
	.portadataout(wire_ram_block3a_63portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[15]}),
	.portbdataout(wire_ram_block3a_63portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_63.clk0_core_clock_enable = "ena0",
		ram_block3a_63.clk0_input_clock_enable = "none",
		ram_block3a_63.clk0_output_clock_enable = "none",
		ram_block3a_63.clk1_core_clock_enable = "ena1",
		ram_block3a_63.clk1_input_clock_enable = "none",
		ram_block3a_63.connectivity_checking = "OFF",
		ram_block3a_63.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_63.init_file_layout = "port_a",
		ram_block3a_63.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_63.mem_init0 = 2048'hF7FF7DC487FF7DFFFFFF6EFAFBFFDFFFBDFFDF6F2FFF7EE087FFFFFEFFFEFBF3FEBFFEAFF5FFFF7FDFF7FFF046FFFE7D7FFFFF7FFFF7FFFFFF1FF7DF7FFFBE7415FDFBFFFFFFDFFFFFFFFFFFFFEFDFFFFFFFFEB107BFDEEFFFFFFFFFFFFDFBF7FFFEFBFFFEFFDDE00F7F00EF7FFF27FFFFF7FC3FBFFF03FFDF62DFF206FE807757F801DB90FFF00FCFD899BFDF403EE087D9001B6FE000FB83B7C403BFF0117FFE401BF013E0024FB900003F81FFC015DFE0105FDC000F6407F0008FFFEB803F83EF1001FFC0083FF800079087E80405FF80013FA1B60040FFC1251EF00053F127F640079B8A005FD1BA00026E884016E00063E80FE13C07FD84E01F6FF60300,
		ram_block3a_63.mem_init1 = 768'h008062000400007400050004008000800000000F0090020800040008000004080084201230000086000000020000008450000000100000010000896908800024040000001088010400100C008001100901FFFDFFFFDFFFFFFDFC7FFFAFFBFFEF,
		ram_block3a_63.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_63.operation_mode = "bidir_dual_port",
		ram_block3a_63.port_a_address_width = 12,
		ram_block3a_63.port_a_data_out_clear = "none",
		ram_block3a_63.port_a_data_out_clock = "clock0",
		ram_block3a_63.port_a_data_width = 1,
		ram_block3a_63.port_a_first_address = 16384,
		ram_block3a_63.port_a_first_bit_number = 15,
		ram_block3a_63.port_a_last_address = 19199,
		ram_block3a_63.port_a_logical_ram_depth = 19200,
		ram_block3a_63.port_a_logical_ram_width = 24,
		ram_block3a_63.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_63.port_b_address_clock = "clock1",
		ram_block3a_63.port_b_address_width = 12,
		ram_block3a_63.port_b_data_in_clock = "clock1",
		ram_block3a_63.port_b_data_out_clear = "none",
		ram_block3a_63.port_b_data_width = 1,
		ram_block3a_63.port_b_first_address = 16384,
		ram_block3a_63.port_b_first_bit_number = 15,
		ram_block3a_63.port_b_last_address = 19199,
		ram_block3a_63.port_b_logical_ram_depth = 19200,
		ram_block3a_63.port_b_logical_ram_width = 24,
		ram_block3a_63.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_63.port_b_read_enable_clock = "clock1",
		ram_block3a_63.port_b_write_enable_clock = "clock1",
		ram_block3a_63.ram_block_type = "AUTO",
		ram_block3a_63.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_64
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[16]}),
	.portadataout(wire_ram_block3a_64portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[16]}),
	.portbdataout(wire_ram_block3a_64portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_64.clk0_core_clock_enable = "ena0",
		ram_block3a_64.clk0_input_clock_enable = "none",
		ram_block3a_64.clk0_output_clock_enable = "none",
		ram_block3a_64.clk1_core_clock_enable = "ena1",
		ram_block3a_64.clk1_input_clock_enable = "none",
		ram_block3a_64.connectivity_checking = "OFF",
		ram_block3a_64.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_64.init_file_layout = "port_a",
		ram_block3a_64.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_64.mem_init0 = 2048'hE33579D5F5190CD2E6D56E1813B04B9A117C1F4B20E77844B4B7FD5EB37CB9B03C83702E651AF6700DB78142C0DFCA1059BDA733A6D2993EAA14F5DD402EB83DB82CB2F8B3F183A912FFAA0673A6DF1AA69A86210C8E14EFEC1B142CD565C1D14C4823D9A0B9D1E98E7F87876D27215CF09182F78C1FC96A0D228FD32674D3F152794FD81202FE5D4012FB11864D1269841110BA68E291D3AFA32DD680353D70AFD5DBF27860DF4EA82819131B6D793C552099D45907790D57D4128AA62FBCA6CA2DF83E2060BAEB8DA77500C75C2749636903A6A4945C634681F54CC9555513AD5752208B7FA844F2021A874EDE6A70E3B5712D5673518D615C943322732B7D,
		ram_block3a_64.mem_init1 = 768'h20A26AD92C9BB0753CAF6086D6A00CF51D03805553FFC209049FC158AA7E676D8A9E3077F93769820290A10213476E8FF546B18E997EC827750B9DF869861C24040000001088011470100D47892B977831FF1D416CC5B7E719447D4F0EFB7806,
		ram_block3a_64.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_64.operation_mode = "bidir_dual_port",
		ram_block3a_64.port_a_address_width = 12,
		ram_block3a_64.port_a_data_out_clear = "none",
		ram_block3a_64.port_a_data_out_clock = "clock0",
		ram_block3a_64.port_a_data_width = 1,
		ram_block3a_64.port_a_first_address = 16384,
		ram_block3a_64.port_a_first_bit_number = 16,
		ram_block3a_64.port_a_last_address = 19199,
		ram_block3a_64.port_a_logical_ram_depth = 19200,
		ram_block3a_64.port_a_logical_ram_width = 24,
		ram_block3a_64.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_64.port_b_address_clock = "clock1",
		ram_block3a_64.port_b_address_width = 12,
		ram_block3a_64.port_b_data_in_clock = "clock1",
		ram_block3a_64.port_b_data_out_clear = "none",
		ram_block3a_64.port_b_data_width = 1,
		ram_block3a_64.port_b_first_address = 16384,
		ram_block3a_64.port_b_first_bit_number = 16,
		ram_block3a_64.port_b_last_address = 19199,
		ram_block3a_64.port_b_logical_ram_depth = 19200,
		ram_block3a_64.port_b_logical_ram_width = 24,
		ram_block3a_64.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_64.port_b_read_enable_clock = "clock1",
		ram_block3a_64.port_b_write_enable_clock = "clock1",
		ram_block3a_64.ram_block_type = "AUTO",
		ram_block3a_64.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_65
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[17]}),
	.portadataout(wire_ram_block3a_65portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[17]}),
	.portbdataout(wire_ram_block3a_65portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_65.clk0_core_clock_enable = "ena0",
		ram_block3a_65.clk0_input_clock_enable = "none",
		ram_block3a_65.clk0_output_clock_enable = "none",
		ram_block3a_65.clk1_core_clock_enable = "ena1",
		ram_block3a_65.clk1_input_clock_enable = "none",
		ram_block3a_65.connectivity_checking = "OFF",
		ram_block3a_65.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_65.init_file_layout = "port_a",
		ram_block3a_65.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_65.mem_init0 = 2048'h738F7D55AF7631C3C1D70650D8B54F7D8C795F07278700BDB070044080FC60333C9FF226E5D8E32FDE57C162CC3FFE7059215E37F7B5F3B7B41776823E309E671C1D629FF047118F2F7F7CFFFA8C9A8778EFB8BB76BC9422EC116EECE1F851A6ECD01947F0598DEB7A07A0C06C3F207C7A6511F00C110E25D55717C7EA00A1A0504D5C88127FB2D548079E3657E7B6CCC605ECB968F70EFB7FB1AC963A72FBB7F2C3FBD15202DE5D29270D199D817E161D6E9153D040196C5EAEB38D63EF8FC9A24A10135B4CB9491584CC908718CF9CE33E1FD9B0241FEBC7B1A7AC735556BDE03758538BBBDFD6D23398C76EFC50602714E88F59A3EBDDE15DDB9043032E5B,
		ram_block3a_65.mem_init1 = 768'h81806226F6F8147DFA1F861CE09069BD7DF0405AD1FFC2180415DF78A61D949E209F3253B50366B2B00F000241073E84573E025F706F2195D60B9D696C852024040000001088010400100C46CCA79449958C716F325CBCF5BDAC46EA04D3FF4B,
		ram_block3a_65.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_65.operation_mode = "bidir_dual_port",
		ram_block3a_65.port_a_address_width = 12,
		ram_block3a_65.port_a_data_out_clear = "none",
		ram_block3a_65.port_a_data_out_clock = "clock0",
		ram_block3a_65.port_a_data_width = 1,
		ram_block3a_65.port_a_first_address = 16384,
		ram_block3a_65.port_a_first_bit_number = 17,
		ram_block3a_65.port_a_last_address = 19199,
		ram_block3a_65.port_a_logical_ram_depth = 19200,
		ram_block3a_65.port_a_logical_ram_width = 24,
		ram_block3a_65.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_65.port_b_address_clock = "clock1",
		ram_block3a_65.port_b_address_width = 12,
		ram_block3a_65.port_b_data_in_clock = "clock1",
		ram_block3a_65.port_b_data_out_clear = "none",
		ram_block3a_65.port_b_data_width = 1,
		ram_block3a_65.port_b_first_address = 16384,
		ram_block3a_65.port_b_first_bit_number = 17,
		ram_block3a_65.port_b_last_address = 19199,
		ram_block3a_65.port_b_logical_ram_depth = 19200,
		ram_block3a_65.port_b_logical_ram_width = 24,
		ram_block3a_65.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_65.port_b_read_enable_clock = "clock1",
		ram_block3a_65.port_b_write_enable_clock = "clock1",
		ram_block3a_65.ram_block_type = "AUTO",
		ram_block3a_65.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_66
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[18]}),
	.portadataout(wire_ram_block3a_66portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[18]}),
	.portbdataout(wire_ram_block3a_66portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_66.clk0_core_clock_enable = "ena0",
		ram_block3a_66.clk0_input_clock_enable = "none",
		ram_block3a_66.clk0_output_clock_enable = "none",
		ram_block3a_66.clk1_core_clock_enable = "ena1",
		ram_block3a_66.clk1_input_clock_enable = "none",
		ram_block3a_66.connectivity_checking = "OFF",
		ram_block3a_66.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_66.init_file_layout = "port_a",
		ram_block3a_66.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_66.mem_init0 = 2048'hE46C39C59D1F7DFE7FD76608FBB2400E00E1C46F2FFF7E0AC5F00440806220303C814CA05118FF200417C1E874FFFE705921FE37F780FD405817C780003F3E6C59FDBA7FF0460F8F3F7EF000128F198200C87EB511BE908FEC1BF9ECBD01EBA00CDE30C080455DE41D7E334F6C2772FC6303F0F80C1F43E00762CFD614F9A237504D06D85403EF054800993002CF6ECFB1DD009B68E3DC7B4B86E491B84115F08BC05BDB39E02247A907DC39F77FC7FDDD4C955055C0210F99F00C8FE3EFFFA162ECD009FB28BA280684D010CDEF0411E31F9F61B7B71FE66719A50C65555A5B67FE7F038B3EFFD4F93B9B032EAC48500913EA0B57E53205E09DA7C023362B7A,
		ram_block3a_66.mem_init1 = 768'hE8F6EAE1FEFBF17DF5BF01C7009EF4F1FC2512DD93FFC208D3E5DF78A17C07FFBBE433D3B07F60B69000000200873E8458FE03DFFF8FE98337F78BE84AC1A024040000001088010400100C67AA65130828E1E9F0BE4FBCFE39D419BA23EA2D8A,
		ram_block3a_66.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_66.operation_mode = "bidir_dual_port",
		ram_block3a_66.port_a_address_width = 12,
		ram_block3a_66.port_a_data_out_clear = "none",
		ram_block3a_66.port_a_data_out_clock = "clock0",
		ram_block3a_66.port_a_data_width = 1,
		ram_block3a_66.port_a_first_address = 16384,
		ram_block3a_66.port_a_first_bit_number = 18,
		ram_block3a_66.port_a_last_address = 19199,
		ram_block3a_66.port_a_logical_ram_depth = 19200,
		ram_block3a_66.port_a_logical_ram_width = 24,
		ram_block3a_66.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_66.port_b_address_clock = "clock1",
		ram_block3a_66.port_b_address_width = 12,
		ram_block3a_66.port_b_data_in_clock = "clock1",
		ram_block3a_66.port_b_data_out_clear = "none",
		ram_block3a_66.port_b_data_width = 1,
		ram_block3a_66.port_b_first_address = 16384,
		ram_block3a_66.port_b_first_bit_number = 18,
		ram_block3a_66.port_b_last_address = 19199,
		ram_block3a_66.port_b_logical_ram_depth = 19200,
		ram_block3a_66.port_b_logical_ram_width = 24,
		ram_block3a_66.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_66.port_b_read_enable_clock = "clock1",
		ram_block3a_66.port_b_write_enable_clock = "clock1",
		ram_block3a_66.ram_block_type = "AUTO",
		ram_block3a_66.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_67
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[19]}),
	.portadataout(wire_ram_block3a_67portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[19]}),
	.portbdataout(wire_ram_block3a_67portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_67.clk0_core_clock_enable = "ena0",
		ram_block3a_67.clk0_input_clock_enable = "none",
		ram_block3a_67.clk0_output_clock_enable = "none",
		ram_block3a_67.clk1_core_clock_enable = "ena1",
		ram_block3a_67.clk1_input_clock_enable = "none",
		ram_block3a_67.connectivity_checking = "OFF",
		ram_block3a_67.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_67.init_file_layout = "port_a",
		ram_block3a_67.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_67.mem_init0 = 2048'h73F4390485FF7DFFFFD76EF8FBB040080061DF6F2FFF7EA1C3F00440806020303C8140204118FF200417C1F056FFFE705921FE37F78091000017F780003FBE7CBDFDC1FFF047DF8F3F7E0000128FC78200FFFEA987BFD6EFEC1FFBECC30009600CDC13C080FDDDE88F7F400F6C3F37FCF50131780C1582E0075A1FCA86FFE2B7507451D81602B2554808FEB006417EC087D9009B68F7DDFB87806547B85213F08E401BD013E00257A927DDB95301E01FDD1093D054C0390CA7F8008BE32FFF21C3095004FB20B9481984D000BFC80411E3FF9F2134061FE06781E5EC6B595C0DB7D678038B7F0FC4FB029B022EECE040230FE80C27F93E0DE19DEFB02E022E19,
		ram_block3a_67.mem_init1 = 768'h01F6EAE004040D7DF03F6FDFF7E0038EFC19E0DA03FFC2080005DF78A003F7FFBBFF243E7D7F60A60000000200073E845001F3DFFFF00077F7FF9FEC6AC64024040000001088010400100C278BAB9F2AA1EFED6B61DFC700318C30AE02D30B46,
		ram_block3a_67.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_67.operation_mode = "bidir_dual_port",
		ram_block3a_67.port_a_address_width = 12,
		ram_block3a_67.port_a_data_out_clear = "none",
		ram_block3a_67.port_a_data_out_clock = "clock0",
		ram_block3a_67.port_a_data_width = 1,
		ram_block3a_67.port_a_first_address = 16384,
		ram_block3a_67.port_a_first_bit_number = 19,
		ram_block3a_67.port_a_last_address = 19199,
		ram_block3a_67.port_a_logical_ram_depth = 19200,
		ram_block3a_67.port_a_logical_ram_width = 24,
		ram_block3a_67.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_67.port_b_address_clock = "clock1",
		ram_block3a_67.port_b_address_width = 12,
		ram_block3a_67.port_b_data_in_clock = "clock1",
		ram_block3a_67.port_b_data_out_clear = "none",
		ram_block3a_67.port_b_data_width = 1,
		ram_block3a_67.port_b_first_address = 16384,
		ram_block3a_67.port_b_first_bit_number = 19,
		ram_block3a_67.port_b_last_address = 19199,
		ram_block3a_67.port_b_logical_ram_depth = 19200,
		ram_block3a_67.port_b_logical_ram_width = 24,
		ram_block3a_67.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_67.port_b_read_enable_clock = "clock1",
		ram_block3a_67.port_b_write_enable_clock = "clock1",
		ram_block3a_67.ram_block_type = "AUTO",
		ram_block3a_67.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_68
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[20]}),
	.portadataout(wire_ram_block3a_68portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[20]}),
	.portbdataout(wire_ram_block3a_68portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_68.clk0_core_clock_enable = "ena0",
		ram_block3a_68.clk0_input_clock_enable = "none",
		ram_block3a_68.clk0_output_clock_enable = "none",
		ram_block3a_68.clk1_core_clock_enable = "ena1",
		ram_block3a_68.clk1_input_clock_enable = "none",
		ram_block3a_68.connectivity_checking = "OFF",
		ram_block3a_68.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_68.init_file_layout = "port_a",
		ram_block3a_68.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_68.mem_init0 = 2048'hF0043955B7FF7DFFFFD76EF8FBB040080061DF6F2FFF7EB9B7F00440806020303C8140204118FF200417C1E06EFFFE705921FE37F78091000017F780003FBE6CF5FDFBFFF047DF8F3F7E0000128FDF8200FFFEADEFBF086FEC1D07ECFF000BE00CDECBC08083DDECEF7EE7AF6C3765FC8F012C580C1901E0073E5FCEEEFC9407506403D81202C9954811F8B007DE1ECCE7DDFD3B68D001FB3E808DD3B877FF708A407BD87BE2FFDFA92800B9AC015FFFDD4E1F505BC02104EFF6BFEFE3BB8061BA093BFCFB5F4B281B84D000EFDFFFE1E38061A1A107605F67DF3FEC7B5D5405E7DF4B738B0A9044D10261CF2E9ADE602717E80C67EFBDD5E125F8604F0252A7,
		ram_block3a_68.mem_init1 = 768'h0C80621FFEFFFD7DF03F0004008000FFFC01F8F110903FFFD7FE000B1F7FF7FFBBFF37FFFD7F60B226FFF796D7E8C1FFFFFFF3DFFFFFE9F7F7FF9FE95C880024040000001088010400100C08F7813F6899800D60204484003D64331BAD7B0B2F,
		ram_block3a_68.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_68.operation_mode = "bidir_dual_port",
		ram_block3a_68.port_a_address_width = 12,
		ram_block3a_68.port_a_data_out_clear = "none",
		ram_block3a_68.port_a_data_out_clock = "clock0",
		ram_block3a_68.port_a_data_width = 1,
		ram_block3a_68.port_a_first_address = 16384,
		ram_block3a_68.port_a_first_bit_number = 20,
		ram_block3a_68.port_a_last_address = 19199,
		ram_block3a_68.port_a_logical_ram_depth = 19200,
		ram_block3a_68.port_a_logical_ram_width = 24,
		ram_block3a_68.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_68.port_b_address_clock = "clock1",
		ram_block3a_68.port_b_address_width = 12,
		ram_block3a_68.port_b_data_in_clock = "clock1",
		ram_block3a_68.port_b_data_out_clear = "none",
		ram_block3a_68.port_b_data_width = 1,
		ram_block3a_68.port_b_first_address = 16384,
		ram_block3a_68.port_b_first_bit_number = 20,
		ram_block3a_68.port_b_last_address = 19199,
		ram_block3a_68.port_b_logical_ram_depth = 19200,
		ram_block3a_68.port_b_logical_ram_width = 24,
		ram_block3a_68.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_68.port_b_read_enable_clock = "clock1",
		ram_block3a_68.port_b_write_enable_clock = "clock1",
		ram_block3a_68.ram_block_type = "AUTO",
		ram_block3a_68.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_69
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[21]}),
	.portadataout(wire_ram_block3a_69portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[21]}),
	.portbdataout(wire_ram_block3a_69portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_69.clk0_core_clock_enable = "ena0",
		ram_block3a_69.clk0_input_clock_enable = "none",
		ram_block3a_69.clk0_output_clock_enable = "none",
		ram_block3a_69.clk1_core_clock_enable = "ena1",
		ram_block3a_69.clk1_input_clock_enable = "none",
		ram_block3a_69.connectivity_checking = "OFF",
		ram_block3a_69.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_69.init_file_layout = "port_a",
		ram_block3a_69.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_69.mem_init0 = 2048'h67FF64C787FF7DFFFFD76EF8FBB040080061DF6F2FFF7E9683F00440806020303C8140204118FF200417C1E646FFFE705921FE37F78091000017F780003FBE6F9DFDFBFFF047DF8F3F7E0000128FDF8200FFFEA38FBFDEEFEC1FFFECFF000BE00CDEFBC080FFDDE38F7FC3EF6C3F67FCFF013DF80C1F8FE0074FDFC38EFC8037507C03D85202E81D481898B007C03EC387DD001B68F001FB0280E407B86011F08F7F8BD31BE0024FA92000B98101C015DD6010505C37C9078FF0008FE3EB806183099000FB6008A81C7B28008FD80409E3800121210700406781250C78207403A7D658078B0A0044D80300022E88400028E0700B07E11805E184E0204A020200,
		ram_block3a_69.mem_init1 = 768'h08806200040000760F85EFDFF7FEFFFFFC01FA2F0090020800040008000004080084201230009F82200000020000008450000000100000010800897948800024040000001088010400100C00806FBF1981FFF0DFFFDFFFFFD10433FFAFFB0B02,
		ram_block3a_69.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_69.operation_mode = "bidir_dual_port",
		ram_block3a_69.port_a_address_width = 12,
		ram_block3a_69.port_a_data_out_clear = "none",
		ram_block3a_69.port_a_data_out_clock = "clock0",
		ram_block3a_69.port_a_data_width = 1,
		ram_block3a_69.port_a_first_address = 16384,
		ram_block3a_69.port_a_first_bit_number = 21,
		ram_block3a_69.port_a_last_address = 19199,
		ram_block3a_69.port_a_logical_ram_depth = 19200,
		ram_block3a_69.port_a_logical_ram_width = 24,
		ram_block3a_69.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_69.port_b_address_clock = "clock1",
		ram_block3a_69.port_b_address_width = 12,
		ram_block3a_69.port_b_data_in_clock = "clock1",
		ram_block3a_69.port_b_data_out_clear = "none",
		ram_block3a_69.port_b_data_width = 1,
		ram_block3a_69.port_b_first_address = 16384,
		ram_block3a_69.port_b_first_bit_number = 21,
		ram_block3a_69.port_b_last_address = 19199,
		ram_block3a_69.port_b_logical_ram_depth = 19200,
		ram_block3a_69.port_b_logical_ram_width = 24,
		ram_block3a_69.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_69.port_b_read_enable_clock = "clock1",
		ram_block3a_69.port_b_write_enable_clock = "clock1",
		ram_block3a_69.ram_block_type = "AUTO",
		ram_block3a_69.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_70
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[22]}),
	.portadataout(wire_ram_block3a_70portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[22]}),
	.portbdataout(wire_ram_block3a_70portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_70.clk0_core_clock_enable = "ena0",
		ram_block3a_70.clk0_input_clock_enable = "none",
		ram_block3a_70.clk0_output_clock_enable = "none",
		ram_block3a_70.clk1_core_clock_enable = "ena1",
		ram_block3a_70.clk1_input_clock_enable = "none",
		ram_block3a_70.connectivity_checking = "OFF",
		ram_block3a_70.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_70.init_file_layout = "port_a",
		ram_block3a_70.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_70.mem_init0 = 2048'hF7FF7D848610004240380602105FDFFFBDFE040000870060840FFFBEFFFEFBC3C6BFFEAFF5EF407FDFE33E50C800020D37FF034A08F7FFFFFF18445F7FC01014180000188FF80170C2FFFFFFFD64007FFF0800190880000293E1001F81FDF117F720003FFE0100A80806810017C7304B00F7C1D7B3F1041FD91300FA0800800007800283D2FF8006C7C4981FDAC04028800500380F500053833704040780118FF2400078180002541020000600FF40161380104FC000066C088000881C2B805E02EE10000480081FE00007908D3804041C40011EA0B500409C012536C80057F920364000918A005FD3B800024AC86016C00C63E800211C071C04C01F67F40380,
		ram_block3a_70.mem_init1 = 768'h0480620004000074000500040080008003FE00101090020800040008000004080084201230000082200000020000008450000000100000010000896848800024040000001088010400100C008001100800FFFDFFFFDFFFFFFDFC4C0A0042FCEF,
		ram_block3a_70.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_70.operation_mode = "bidir_dual_port",
		ram_block3a_70.port_a_address_width = 12,
		ram_block3a_70.port_a_data_out_clear = "none",
		ram_block3a_70.port_a_data_out_clock = "clock0",
		ram_block3a_70.port_a_data_width = 1,
		ram_block3a_70.port_a_first_address = 16384,
		ram_block3a_70.port_a_first_bit_number = 22,
		ram_block3a_70.port_a_last_address = 19199,
		ram_block3a_70.port_a_logical_ram_depth = 19200,
		ram_block3a_70.port_a_logical_ram_width = 24,
		ram_block3a_70.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_70.port_b_address_clock = "clock1",
		ram_block3a_70.port_b_address_width = 12,
		ram_block3a_70.port_b_data_in_clock = "clock1",
		ram_block3a_70.port_b_data_out_clear = "none",
		ram_block3a_70.port_b_data_width = 1,
		ram_block3a_70.port_b_first_address = 16384,
		ram_block3a_70.port_b_first_bit_number = 22,
		ram_block3a_70.port_b_last_address = 19199,
		ram_block3a_70.port_b_logical_ram_depth = 19200,
		ram_block3a_70.port_b_logical_ram_width = 24,
		ram_block3a_70.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_70.port_b_read_enable_clock = "clock1",
		ram_block3a_70.port_b_write_enable_clock = "clock1",
		ram_block3a_70.ram_block_type = "AUTO",
		ram_block3a_70.lpm_type = "cyclonev_ram_block";
	cyclonev_ram_block   ram_block3a_71
	( 
	.clk0(clock0),
	.clk1(clock1),
	.dftout(),
	.eccstatus(),
	.ena0(wire_rden_decode_a_eq[2]),
	.ena1(wire_rden_decode_b_eq[2]),
	.portaaddr({address_a_wire[11:0]}),
	.portadatain({data_a[23]}),
	.portadataout(wire_ram_block3a_71portadataout[0:0]),
	.portare(1'b1),
	.portawe(wire_decode4_eq[2]),
	.portbaddr({address_b_wire[11:0]}),
	.portbdatain({data_b[23]}),
	.portbdataout(wire_ram_block3a_71portbdataout[0:0]),
	.portbre(1'b1),
	.portbwe(wire_decode5_eq[2])
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clr0(1'b0),
	.clr1(1'b0),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}})
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1),
	.nerror(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block3a_71.clk0_core_clock_enable = "ena0",
		ram_block3a_71.clk0_input_clock_enable = "none",
		ram_block3a_71.clk0_output_clock_enable = "none",
		ram_block3a_71.clk1_core_clock_enable = "ena1",
		ram_block3a_71.clk1_input_clock_enable = "none",
		ram_block3a_71.connectivity_checking = "OFF",
		ram_block3a_71.init_file = "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif",
		ram_block3a_71.init_file_layout = "port_a",
		ram_block3a_71.logical_ram_name = "ALTSYNCRAM",
		ram_block3a_71.mem_init0 = 2048'hF7FF7DC487FF7DFFFFFF6EFAFBFFDFFFBDFFDF6F2FFF7EE087FFFFFEFFFEFBF3FEBFFEAFF5FFFF7FDFF7FFF046FFFE7D7FFFFF7FFFF7FFFFFF1FF7DF7FFFBE7415FDFBFFFFFFDFFFFFFFFFFFFFEFDFFFFFFFFEB107BFDEEFFFFFFFFFFFFDFBF7FFFEFBFFFEFFDDE00F7F00EF7FFF27FFFFF7FE3FBFFF03FFDF62DFF206FE807757F801DB90FFF00FCFD899BFDF403EE087D9001B6FE000FB83B7C403BFF0117FFE401BF013E0024FB900003F81FFC015DFE0105FDC000F6407F0008FFFEB803F83EF1001FFC0083FF800079087E80405FF80013FA1B60040FFC1251EF00053F12FF640079B8A005FD1BA00026E884016E00063E80FE13C07FD84E01F6FF60300,
		ram_block3a_71.mem_init1 = 768'h008062000400007400050004008000800000000F0090020800040008000004080084201230000086000000020000008450000000100000010000896B08800024040000001088010400100C008001100901FFFDFFFFDFFFFFFDFC7FFFAFFBFFEF,
		ram_block3a_71.mixed_port_feed_through_mode = "dont_care",
		ram_block3a_71.operation_mode = "bidir_dual_port",
		ram_block3a_71.port_a_address_width = 12,
		ram_block3a_71.port_a_data_out_clear = "none",
		ram_block3a_71.port_a_data_out_clock = "clock0",
		ram_block3a_71.port_a_data_width = 1,
		ram_block3a_71.port_a_first_address = 16384,
		ram_block3a_71.port_a_first_bit_number = 23,
		ram_block3a_71.port_a_last_address = 19199,
		ram_block3a_71.port_a_logical_ram_depth = 19200,
		ram_block3a_71.port_a_logical_ram_width = 24,
		ram_block3a_71.port_a_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_71.port_b_address_clock = "clock1",
		ram_block3a_71.port_b_address_width = 12,
		ram_block3a_71.port_b_data_in_clock = "clock1",
		ram_block3a_71.port_b_data_out_clear = "none",
		ram_block3a_71.port_b_data_width = 1,
		ram_block3a_71.port_b_first_address = 16384,
		ram_block3a_71.port_b_first_bit_number = 23,
		ram_block3a_71.port_b_last_address = 19199,
		ram_block3a_71.port_b_logical_ram_depth = 19200,
		ram_block3a_71.port_b_logical_ram_width = 24,
		ram_block3a_71.port_b_read_during_write_mode = "new_data_no_nbe_read",
		ram_block3a_71.port_b_read_enable_clock = "clock1",
		ram_block3a_71.port_b_write_enable_clock = "clock1",
		ram_block3a_71.ram_block_type = "AUTO",
		ram_block3a_71.lpm_type = "cyclonev_ram_block";
	assign
		address_a_sel = address_a[14:13],
		address_a_wire = address_a,
		address_b_sel = address_b[14:13],
		address_b_wire = address_b,
		q_a = wire_mux6_result,
		q_b = wire_mux7_result,
		w_addr_val_b4w = address_b_wire[14:13],
		w_addr_val_b8w = wren_decode_addr_sel_b,
		wren_decode_addr_sel_a = address_a_wire[14:13],
		wren_decode_addr_sel_b = address_b_wire[14:13];
endmodule //image_02_altsyncram1

//synthesis_resources = lut 112 M10K 60 reg 6 sld_mod_ram_rom 1 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  image_02_altsyncram
	( 
	address_a,
	clock0,
	data_a,
	q_a,
	wren_a) /* synthesis synthesis_clearbox=1 */;
	input   [14:0]  address_a;
	input   clock0;
	input   [23:0]  data_a;
	output   [23:0]  q_a;
	input   wren_a;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri1   clock0;
	tri1   [23:0]  data_a;
	tri0   wren_a;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [23:0]   wire_altsyncram1_q_a;
	wire  [23:0]   wire_altsyncram1_q_b;
	wire  [14:0]   wire_mgl_prim2_address;
	wire  [23:0]   wire_mgl_prim2_data_write;
	wire  wire_mgl_prim2_enable_write;
	wire  wire_mgl_prim2_tck_usr;

	image_02_altsyncram1   altsyncram1
	( 
	.address_a(address_a),
	.address_b(wire_mgl_prim2_address),
	.clock0(clock0),
	.clock1(wire_mgl_prim2_tck_usr),
	.data_a(data_a),
	.data_b(wire_mgl_prim2_data_write),
	.q_a(wire_altsyncram1_q_a),
	.q_b(wire_altsyncram1_q_b),
	.wren_a(wren_a),
	.wren_b(wire_mgl_prim2_enable_write));
	sld_mod_ram_rom   mgl_prim2
	( 
	.address(wire_mgl_prim2_address),
	.data_read(wire_altsyncram1_q_b),
	.data_write(wire_mgl_prim2_data_write),
	.enable_write(wire_mgl_prim2_enable_write),
	.tck_usr(wire_mgl_prim2_tck_usr));
	defparam
		mgl_prim2.cvalue = 24'b000000000000000000000000,
		mgl_prim2.is_data_in_ram = 1,
		mgl_prim2.is_readable = 1,
		mgl_prim2.node_name = 1768777522,
		mgl_prim2.numwords = 19200,
		mgl_prim2.shift_count_bits = 5,
		mgl_prim2.width_word = 24,
		mgl_prim2.widthad = 15;
	assign
		q_a = wire_altsyncram1_q_a;
endmodule //image_02_altsyncram
//VALID FILE


// synopsys translate_off
`timescale 1 ps / 1 ps
// synopsys translate_on
module image_02 (
	address,
	clock,
	data,
	wren,
	q)/* synthesis synthesis_clearbox = 1 */;

	input	[14:0]  address;
	input	  clock;
	input	[23:0]  data;
	input	  wren;
	output	[23:0]  q;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri1	  clock;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire [23:0] sub_wire0;
	wire [23:0] q = sub_wire0[23:0];

	image_02_altsyncram	image_02_altsyncram_component (
				.address_a (address),
				.clock0 (clock),
				.data_a (data),
				.wren_a (wren),
				.q_a (sub_wire0));

endmodule

// ============================================================
// CNX file retrieval info
// ============================================================
// Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "0"
// Retrieval info: PRIVATE: AclrAddr NUMERIC "0"
// Retrieval info: PRIVATE: AclrByte NUMERIC "0"
// Retrieval info: PRIVATE: AclrData NUMERIC "0"
// Retrieval info: PRIVATE: AclrOutput NUMERIC "0"
// Retrieval info: PRIVATE: BYTE_ENABLE NUMERIC "0"
// Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "8"
// Retrieval info: PRIVATE: BlankMemory NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "0"
// Retrieval info: PRIVATE: Clken NUMERIC "0"
// Retrieval info: PRIVATE: DataBusSeparated NUMERIC "1"
// Retrieval info: PRIVATE: IMPLEMENT_IN_LES NUMERIC "0"
// Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_A"
// Retrieval info: PRIVATE: INIT_TO_SIM_X NUMERIC "0"
// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone V"
// Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "1"
// Retrieval info: PRIVATE: JTAG_ID STRING "img2"
// Retrieval info: PRIVATE: MAXIMUM_DEPTH NUMERIC "0"
// Retrieval info: PRIVATE: MIFfilename STRING "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif"
// Retrieval info: PRIVATE: NUMWORDS_A NUMERIC "19200"
// Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "0"
// Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_PORT_A NUMERIC "3"
// Retrieval info: PRIVATE: RegAddr NUMERIC "1"
// Retrieval info: PRIVATE: RegData NUMERIC "1"
// Retrieval info: PRIVATE: RegOutput NUMERIC "1"
// Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "1"
// Retrieval info: PRIVATE: SingleClock NUMERIC "1"
// Retrieval info: PRIVATE: UseDQRAM NUMERIC "1"
// Retrieval info: PRIVATE: WRCONTROL_ACLR_A NUMERIC "0"
// Retrieval info: PRIVATE: WidthAddr NUMERIC "15"
// Retrieval info: PRIVATE: WidthData NUMERIC "24"
// Retrieval info: PRIVATE: rden NUMERIC "0"
// Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
// Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_A STRING "BYPASS"
// Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_A STRING "BYPASS"
// Retrieval info: CONSTANT: INIT_FILE STRING "./mif_files/[random]_single_image_p_04_02_01_mif/image_02.mif"
// Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone V"
// Retrieval info: CONSTANT: LPM_HINT STRING "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=img2"
// Retrieval info: CONSTANT: LPM_TYPE STRING "altsyncram"
// Retrieval info: CONSTANT: NUMWORDS_A NUMERIC "19200"
// Retrieval info: CONSTANT: OPERATION_MODE STRING "SINGLE_PORT"
// Retrieval info: CONSTANT: OUTDATA_ACLR_A STRING "NONE"
// Retrieval info: CONSTANT: OUTDATA_REG_A STRING "CLOCK0"
// Retrieval info: CONSTANT: POWER_UP_UNINITIALIZED STRING "FALSE"
// Retrieval info: CONSTANT: READ_DURING_WRITE_MODE_PORT_A STRING "NEW_DATA_NO_NBE_READ"
// Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "15"
// Retrieval info: CONSTANT: WIDTH_A NUMERIC "24"
// Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "1"
// Retrieval info: USED_PORT: address 0 0 15 0 INPUT NODEFVAL "address[14..0]"
// Retrieval info: USED_PORT: clock 0 0 0 0 INPUT VCC "clock"
// Retrieval info: USED_PORT: data 0 0 24 0 INPUT NODEFVAL "data[23..0]"
// Retrieval info: USED_PORT: q 0 0 24 0 OUTPUT NODEFVAL "q[23..0]"
// Retrieval info: USED_PORT: wren 0 0 0 0 INPUT NODEFVAL "wren"
// Retrieval info: CONNECT: @address_a 0 0 15 0 address 0 0 15 0
// Retrieval info: CONNECT: @clock0 0 0 0 0 clock 0 0 0 0
// Retrieval info: CONNECT: @data_a 0 0 24 0 data 0 0 24 0
// Retrieval info: CONNECT: @wren_a 0 0 0 0 wren 0 0 0 0
// Retrieval info: CONNECT: q 0 0 24 0 @q_a 0 0 24 0
// Retrieval info: GEN_FILE: TYPE_NORMAL image_02.v TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL image_02.inc FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL image_02.cmp FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL image_02.bsf FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL image_02_inst.v FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL image_02_bb.v TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL image_02_syn.v TRUE
// Retrieval info: LIB_FILE: altera_mf
