
---------- Begin Simulation Statistics ----------
final_tick                                 1186764800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 174153                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406824                       # Number of bytes of host memory used
host_op_rate                                   306493                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    13.44                       # Real time elapsed on the host
host_tick_rate                               88298760                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2340656                       # Number of instructions simulated
sim_ops                                       4119367                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001187                       # Number of seconds simulated
sim_ticks                                  1186764800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               491569                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             26223                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            518620                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             266936                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          491569                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           224633                       # Number of indirect misses.
system.cpu.branchPred.lookups                  553799                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   15772                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        13315                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2673617                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2115310                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             26351                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     401544                       # Number of branches committed
system.cpu.commit.bw_lim_events                679256                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             742                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          929719                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2340656                       # Number of instructions committed
system.cpu.commit.committedOps                4119367                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2550812                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.614924                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.723445                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1188338     46.59%     46.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       224271      8.79%     55.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       198769      7.79%     63.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       260178     10.20%     73.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       679256     26.63%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2550812                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      92493                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                13714                       # Number of function calls committed.
system.cpu.commit.int_insts                   4048396                       # Number of committed integer instructions.
system.cpu.commit.loads                        554408                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        22516      0.55%      0.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3231812     78.45%     79.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            4368      0.11%     79.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37707      0.92%     80.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3657      0.09%     80.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1216      0.03%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6262      0.15%     80.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           14333      0.35%     80.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           15282      0.37%     81.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          13478      0.33%     81.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1186      0.03%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.37% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          533096     12.94%     94.31% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         200519      4.87%     99.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        21312      0.52%     99.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12623      0.31%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4119367                       # Class of committed instruction
system.cpu.commit.refs                         767550                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2340656                       # Number of Instructions Simulated
system.cpu.committedOps                       4119367                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.267556                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.267556                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8039                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33745                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        48884                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4608                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1034358                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                5282309                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   348002                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1304373                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  26423                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 91536                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      641464                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1974                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      234429                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           159                       # TLB misses on write requests
system.cpu.fetch.Branches                      553799                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    291447                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2393916                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4847                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        3144170                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  176                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           865                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   52846                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.186658                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             383306                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             282708                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.059745                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2804692                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.984104                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.926371                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1287320     45.90%     45.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    95242      3.40%     49.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    66244      2.36%     51.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    86472      3.08%     54.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1269414     45.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2804692                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    154346                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    83992                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    245509600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    245509600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    245509600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    245509600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    245509600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    245509600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      9209600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      9208800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       654400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       654400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       654400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       654000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      5866800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      5935200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      5976400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      5811200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     89198400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     89217600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     89223600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     89191200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1874513600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          162221                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                31112                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   433671                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.576589                       # Inst execution rate
system.cpu.iew.exec_refs                       877533                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     234311                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  699991                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                676375                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                936                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               535                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               246839                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             5049036                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                643222                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             37716                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4677603                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3270                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8907                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  26423                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 14996                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           641                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            44375                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          266                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           83                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           48                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       121965                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        33696                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             83                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        22425                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8687                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   6401021                       # num instructions consuming a value
system.cpu.iew.wb_count                       4654179                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.572805                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3666538                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.568694                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4661409                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  7213021                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3980171                       # number of integer regfile writes
system.cpu.ipc                               0.788920                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.788920                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             29035      0.62%      0.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3682645     78.10%     78.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 4405      0.09%     78.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41641      0.88%     79.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                5279      0.11%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1264      0.03%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6954      0.15%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                18338      0.39%     80.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                17218      0.37%     80.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               14092      0.30%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2372      0.05%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               626923     13.30%     94.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              223315      4.74%     99.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           27780      0.59%     99.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          14061      0.30%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4715322                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  110718                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              222776                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       106937                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             154625                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4575569                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           12032017                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4547242                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5824152                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    5047916                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4715322                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1120                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          929658                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             19460                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            378                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1380028                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2804692                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.681226                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.664549                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1202095     42.86%     42.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              206468      7.36%     50.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              341825     12.19%     62.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              392012     13.98%     76.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              662292     23.61%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2804692                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.589302                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      291596                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           400                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              8992                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2618                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               676375                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              246839                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1784748                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    684                       # number of misc regfile writes
system.cpu.numCycles                          2966913                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     57                       # Number of system calls
system.cpu.rename.BlockCycles                  846013                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5530087                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               17                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  48681                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   400427                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  14278                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4524                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              13546305                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                5202005                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6980169                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1334693                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  77650                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  26423                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                177344                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1450059                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            191768                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          8204109                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19792                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                880                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    210391                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            934                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6920642                       # The number of ROB reads
system.cpu.rob.rob_writes                    10353097                       # The number of ROB writes
system.cpu.timesIdled                            1614                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18666                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          428                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38610                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              428                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          675                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            675                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              105                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9516                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23155                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1186764800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12191                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1344                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8172                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1448                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1448                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12191                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36794                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36794                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36794                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       958912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       958912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  958912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13639                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13639    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13639                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11438919                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29563281                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.5                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1186764800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17739                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4157                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24102                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                963                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2206                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2206                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17739                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8369                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        50183                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   58552                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       183872                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1272448                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1456320                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10560                       # Total snoops (count)
system.l2bus.snoopTraffic                       86208                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30502                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014425                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.119238                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    30062     98.56%     98.56% # Request fanout histogram
system.l2bus.snoop_fanout::1                      440      1.44%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30502                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20483997                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.7                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19123903                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3451998                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1186764800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1186764800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       287842                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           287842                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       287842                       # number of overall hits
system.cpu.icache.overall_hits::total          287842                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3604                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3604                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3604                       # number of overall misses
system.cpu.icache.overall_misses::total          3604                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    177843200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    177843200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    177843200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    177843200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       291446                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       291446                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       291446                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       291446                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.012366                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012366                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.012366                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012366                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49346.059933                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49346.059933                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49346.059933                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49346.059933                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          226                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    45.200000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          728                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          728                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          728                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          728                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2876                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2876                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2876                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2876                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    143373200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    143373200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    143373200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    143373200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009868                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009868                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009868                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009868                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49851.599444                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49851.599444                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49851.599444                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49851.599444                       # average overall mshr miss latency
system.cpu.icache.replacements                   2620                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       287842                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          287842                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3604                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3604                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    177843200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    177843200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       291446                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       291446                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.012366                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012366                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49346.059933                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49346.059933                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          728                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          728                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2876                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2876                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    143373200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    143373200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009868                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009868                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49851.599444                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49851.599444                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1186764800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1186764800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.699633                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              251504                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2620                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             95.993893                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.699633                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991014                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991014                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          162                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            585768                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           585768                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1186764800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1186764800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1186764800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       773864                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           773864                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       773864                       # number of overall hits
system.cpu.dcache.overall_hits::total          773864                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35353                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35353                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35353                       # number of overall misses
system.cpu.dcache.overall_misses::total         35353                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1715667599                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1715667599                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1715667599                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1715667599                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       809217                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       809217                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       809217                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       809217                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.043688                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.043688                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.043688                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.043688                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48529.618392                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48529.618392                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48529.618392                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48529.618392                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29478                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               801                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.801498                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1833                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2813                       # number of writebacks
system.cpu.dcache.writebacks::total              2813                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22647                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22647                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22647                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22647                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12706                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12706                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12706                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4363                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17069                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    587735599                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    587735599                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    587735599                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    247314583                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    835050182                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015702                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015702                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015702                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021093                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46256.540139                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46256.540139                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46256.540139                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56684.525097                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48922.033042                       # average overall mshr miss latency
system.cpu.dcache.replacements                  16045                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       562846                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          562846                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        33114                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         33114                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1603072000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1603072000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       595960                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       595960                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.055564                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.055564                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48410.702422                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48410.702422                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22613                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22613                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10501                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10501                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    478359600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    478359600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.017620                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017620                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45553.718693                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45553.718693                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       211018                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         211018                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2239                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2239                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    112595599                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    112595599                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       213257                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       213257                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010499                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010499                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50288.342564                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50288.342564                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           34                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           34                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2205                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2205                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    109375999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    109375999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010340                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010340                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49603.627664                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49603.627664                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4363                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4363                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    247314583                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    247314583                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56684.525097                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 56684.525097                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1186764800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1186764800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           980.945176                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              639225                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             16045                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.839514                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   749.243438                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   231.701738                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.731683                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.226271                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.957954                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          176                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          848                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          174                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          701                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.171875                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1635503                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1635503                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1186764800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             926                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4976                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          941                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6843                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            926                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4976                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          941                       # number of overall hits
system.l2cache.overall_hits::total               6843                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1947                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7730                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3422                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13099                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1947                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7730                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3422                       # number of overall misses
system.l2cache.overall_misses::total            13099                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    132110000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    530356800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    236974488                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    899441288                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    132110000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    530356800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    236974488                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    899441288                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2873                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12706                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4363                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19942                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2873                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12706                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4363                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19942                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.677689                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.608374                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.784323                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.656855                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.677689                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.608374                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.784323                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.656855                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67853.107345                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68610.194049                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69250.288720                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68664.881899                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67853.107345                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68610.194049                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69250.288720                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68664.881899                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    6                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1344                       # number of writebacks
system.l2cache.writebacks::total                 1344                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            8                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           19                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             27                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            8                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           19                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            27                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1947                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7722                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3403                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13072                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1947                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7722                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3403                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          567                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13639                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    116534000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    468335600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    208811706                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    793681306                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    116534000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    468335600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    208811706                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     33663066                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    827344372                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.677689                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.607744                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.779968                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.655501                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.677689                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.607744                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.779968                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.683933                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59853.107345                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60649.520850                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61361.065530                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60716.134180                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59853.107345                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60649.520850                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61361.065530                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59370.486772                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60660.192976                       # average overall mshr miss latency
system.l2cache.replacements                      9594                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2813                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2813                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2813                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2813                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          350                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          350                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          567                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          567                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     33663066                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     33663066                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59370.486772                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59370.486772                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          757                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              757                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1449                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1449                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    100348400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    100348400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2206                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2206                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.656845                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.656845                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69253.554175                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69253.554175                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1448                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1448                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     88754400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     88754400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.656392                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.656392                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61294.475138                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61294.475138                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          926                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4219                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          941                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6086                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1947                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6281                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3422                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11650                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    132110000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    430008400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    236974488                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    799092888                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2873                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10500                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4363                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17736                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.677689                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.598190                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.784323                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.656856                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67853.107345                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68461.773603                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69250.288720                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68591.664206                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           19                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           26                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1947                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6274                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3403                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11624                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    116534000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    379581200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    208811706                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    704926906                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.677689                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.597524                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.779968                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.655390                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59853.107345                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60500.669429                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61361.065530                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60644.090330                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1186764800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1186764800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3742.781577                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26507                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9594                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.762873                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    13.646544                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   338.454793                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2316.562181                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   932.123764                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   141.994295                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003332                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.082631                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.565567                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.227569                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.034667                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.913765                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1085                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3011                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1080                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           92                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2771                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           85                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.264893                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.735107                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               322474                       # Number of tag accesses
system.l2cache.tags.data_accesses              322474                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1186764800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          124608                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          494208                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       217792                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        36288                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              872896                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       124608                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         124608                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86016                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86016                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1947                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7722                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3403                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          567                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13639                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1344                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1344                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          104998059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          416432978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    183517408                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     30577247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              735525691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     104998059                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         104998059                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        72479399                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              72479399                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        72479399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         104998059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         416432978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    183517408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     30577247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             808005091                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1306865600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1796892                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406824                       # Number of bytes of host memory used
host_op_rate                                  3084812                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.52                       # Real time elapsed on the host
host_tick_rate                               78853001                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2736691                       # Number of instructions simulated
sim_ops                                       4698426                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000120                       # Number of seconds simulated
sim_ticks                                   120100800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                58113                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4236                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             76173                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              56249                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           58113                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1864                       # Number of indirect misses.
system.cpu.branchPred.lookups                   76820                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     267                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          337                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    351351                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   251745                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              4236                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      65917                       # Number of branches committed
system.cpu.commit.bw_lim_events                 94642                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           57766                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               396035                       # Number of instructions committed
system.cpu.commit.committedOps                 579059                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       282431                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.050267                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.714749                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        91093     32.25%     32.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        40561     14.36%     46.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         8475      3.00%     49.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        47660     16.87%     66.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        94642     33.51%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       282431                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        418                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   25                       # Number of function calls committed.
system.cpu.commit.int_insts                    578563                       # Number of committed integer instructions.
system.cpu.commit.loads                         65928                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          335      0.06%      0.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           479118     82.74%     82.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     82.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.01%     82.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             22      0.00%     82.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     82.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.01%     82.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     82.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     82.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     82.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     82.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     82.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.00%     82.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     82.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              39      0.01%     82.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     82.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.01%     82.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.00%     82.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            25      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           65806     11.36%     94.21% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          33335      5.76%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          122      0.02%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            579059                       # Class of committed instruction
system.cpu.commit.refs                          99335                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      396035                       # Number of Instructions Simulated
system.cpu.committedOps                        579059                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.758145                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.758145                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified            4                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 13450                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 667207                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    76009                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    199772                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   4237                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  4566                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       68950                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            13                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       37430                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                       76820                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     77864                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        214806                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1502                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         463108                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    8474                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.255852                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              78991                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              56516                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.542398                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             298034                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.284954                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.758168                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    85473     28.68%     28.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    36947     12.40%     41.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    19699      6.61%     47.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    19011      6.38%     54.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   136904     45.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               298034                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       941                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      567                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     34693200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     34693200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     34693200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     34693200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     34693200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     34693200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        10800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        11200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         8400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         8400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         8400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        35600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        36800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        35600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        35200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     10836400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     10838000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     10834400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     10836000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      251702400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            2218                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 4595                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    70062                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.069322                       # Inst execution rate
system.cpu.iew.exec_refs                       106376                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      37430                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   12451                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 72780                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 4                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                37590                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              636825                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 68946                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              8353                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                621318                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      5                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   4237                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    13                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            16880                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           84                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         6852                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         4184                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              2                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2547                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           2048                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    563820                       # num instructions consuming a value
system.cpu.iew.wb_count                        619009                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.717287                       # average fanout of values written-back
system.cpu.iew.wb_producers                    404421                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.061632                       # insts written-back per cycle
system.cpu.iew.wb_sent                         619156                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   950218                       # number of integer regfile reads
system.cpu.int_regfile_writes                  510834                       # number of integer regfile writes
system.cpu.ipc                               1.319009                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.319009                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               415      0.07%      0.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                520399     82.65%     82.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     82.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    55      0.01%     82.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  51      0.01%     82.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.01%     82.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   48      0.01%     82.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  102      0.02%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  109      0.02%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  45      0.01%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 54      0.01%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                70621     11.22%     94.01% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               37419      5.94%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             243      0.04%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             78      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 629671                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     766                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1546                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          711                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1560                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 628490                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1556026                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       618298                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            693033                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     636804                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    629671                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           57766                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               196                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        36304                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        298034                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.112749                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.161756                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               34883     11.70%     11.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               39038     13.10%     24.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              124236     41.69%     66.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               57347     19.24%     85.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               42530     14.27%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          298034                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.097142                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       77864                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                70                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               17                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                72780                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               37590                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  246705                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                           300252                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                   12707                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                711221                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     55                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    80059                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    168                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   138                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1632005                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 651598                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              799475                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    198204                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    137                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   4237                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  2482                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    88253                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1581                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          1004884                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            345                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      8640                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       824614                       # The number of ROB reads
system.cpu.rob.rob_writes                     1289262                       # The number of ROB writes
system.cpu.timesIdled                              18                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           58                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            3                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            117                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                3                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           30                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            62                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    120100800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 31                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            4                       # Transaction distribution
system.membus.trans_dist::CleanEvict               26                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            32                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port           93                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total           93                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     93                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                32                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      32    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  32                       # Request fanout histogram
system.membus.reqLayer2.occupancy               31200                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              67500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    120100800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  58                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            18                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                73                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             59                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           82                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side           93                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     175                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1728                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2880                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     4608                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                33                       # Total snoops (count)
system.l2bus.snoopTraffic                         256                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                 92                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.032609                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.178583                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                       89     96.74%     96.74% # Request fanout histogram
system.l2bus.snoop_fanout::1                        3      3.26%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                   92                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               37200                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                58000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               32400                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       120100800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    120100800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        77834                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            77834                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        77834                       # number of overall hits
system.cpu.icache.overall_hits::total           77834                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           30                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             30                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           30                       # number of overall misses
system.cpu.icache.overall_misses::total            30                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1350400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1350400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1350400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1350400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        77864                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        77864                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        77864                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        77864                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000385                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000385                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000385                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000385                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 45013.333333                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 45013.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 45013.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 45013.333333                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            2                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           28                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           28                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1322400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1322400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1322400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1322400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000360                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000360                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000360                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000360                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 47228.571429                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 47228.571429                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 47228.571429                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 47228.571429                       # average overall mshr miss latency
system.cpu.icache.replacements                     27                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        77834                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           77834                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           30                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            30                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1350400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1350400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        77864                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        77864                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000385                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000385                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 45013.333333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 45013.333333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           28                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1322400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1322400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000360                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000360                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 47228.571429                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47228.571429                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    120100800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    120100800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                2425                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                27                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             89.814815                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          253                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            155755                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           155755                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    120100800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    120100800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    120100800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        85408                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            85408                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        85408                       # number of overall hits
system.cpu.dcache.overall_hits::total           85408                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           65                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             65                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           65                       # number of overall misses
system.cpu.dcache.overall_misses::total            65                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2823200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2823200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2823200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2823200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        85473                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        85473                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        85473                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        85473                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000760                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000760                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000760                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000760                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 43433.846154                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43433.846154                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 43433.846154                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43433.846154                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 1                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           14                       # number of writebacks
system.cpu.dcache.writebacks::total                14                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           34                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           34                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           34                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           34                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           31                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           31                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1218000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1218000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1218000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1218000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000363                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000363                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000363                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000363                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 39290.322581                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39290.322581                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 39290.322581                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 39290.322581                       # average overall mshr miss latency
system.cpu.dcache.replacements                     31                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        52001                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           52001                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           65                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            65                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2823200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2823200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        52066                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        52066                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001248                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001248                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43433.846154                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43433.846154                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           34                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           34                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           31                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1218000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1218000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000595                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000595                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39290.322581                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39290.322581                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        33407                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          33407                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data        33407                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        33407                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    120100800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    120100800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                4459                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                31                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            143.838710                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   853.936060                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   170.063940                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.833922                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.166078                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          170                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          854                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          170                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          854                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.166016                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.833984                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            170977                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           170977                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    120100800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              12                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              15                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  27                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             12                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             15                       # number of overall hits
system.l2cache.overall_hits::total                 27                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            16                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            16                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                32                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           16                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           16                       # number of overall misses
system.l2cache.overall_misses::total               32                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1189200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1054800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2244000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1189200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1054800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2244000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           28                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           31                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              59                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           28                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           31                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             59                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.571429                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.516129                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.542373                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.571429                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.516129                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.542373                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst        74325                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data        65925                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total        70125                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst        74325                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data        65925                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total        70125                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              4                       # number of writebacks
system.l2cache.writebacks::total                    4                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           16                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           16                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           32                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           16                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           16                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           32                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1069200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       926800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      1996000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1069200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       926800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      1996000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.571429                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.516129                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.542373                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.571429                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.516129                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.542373                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst        66825                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data        57925                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total        62375                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst        66825                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data        57925                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total        62375                       # average overall mshr miss latency
system.l2cache.replacements                        33                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           14                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           14                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           14                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           14                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadSharedReq_hits::.cpu.inst           12                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           15                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           27                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           16                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           16                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           32                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1189200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1054800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2244000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           28                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           31                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           59                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.571429                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.516129                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.542373                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst        74325                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data        65925                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total        70125                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           16                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           16                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           32                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1069200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       926800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      1996000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.571429                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.516129                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.542373                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst        66825                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        57925                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total        62375                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    120100800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    120100800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                     93                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   33                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.818182                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    34.027210                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1033.728921                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1951.158244                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   934.085625                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          143                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008307                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.252375                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.476357                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.228048                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.034912                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1079                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3017                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1035                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           44                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2820                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          197                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.263428                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.736572                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                  969                       # Number of tag accesses
system.l2cache.tags.data_accesses                 969                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    120100800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst             960                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1024                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                1984                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst          960                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total            960                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          256                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              256                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               15                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               16                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   31                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             4                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   4                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            7993286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            8526171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               16519457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       7993286                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           7993286                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         2131543                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               2131543                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         2131543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           7993286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           8526171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              18651000                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1428708800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1795452                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412968                       # Number of bytes of host memory used
host_op_rate                                  3119969                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.70                       # Real time elapsed on the host
host_tick_rate                               71850475                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3044566                       # Number of instructions simulated
sim_ops                                       5290761                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000122                       # Number of seconds simulated
sim_ticks                                   121843200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                63800                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2316                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             62827                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              29943                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           63800                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            33857                       # Number of indirect misses.
system.cpu.branchPred.lookups                   72746                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    4793                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1969                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    346609                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   201874                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2353                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      62996                       # Number of branches committed
system.cpu.commit.bw_lim_events                 95707                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             130                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           44719                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               307875                       # Number of instructions committed
system.cpu.commit.committedOps                 592335                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       267914                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.210915                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.608427                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        60245     22.49%     22.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        47814     17.85%     40.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        30751     11.48%     51.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        33397     12.47%     64.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        95707     35.72%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       267914                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      21457                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 4574                       # Number of function calls committed.
system.cpu.commit.int_insts                    575230                       # Number of committed integer instructions.
system.cpu.commit.loads                         72205                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         2383      0.40%      0.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           452781     76.44%     76.84% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            3107      0.52%     77.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              234      0.04%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            916      0.15%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.04%     77.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.02%     77.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            3279      0.55%     78.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     78.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            3360      0.57%     78.74% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           7148      1.21%     79.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           116      0.02%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           69322     11.70%     91.67% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          45406      7.67%     99.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         2883      0.49%     99.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         1068      0.18%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            592335                       # Class of committed instruction
system.cpu.commit.refs                         118679                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      307875                       # Number of Instructions Simulated
system.cpu.committedOps                        592335                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.989389                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.989389                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           57                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          168                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          289                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             7                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 27804                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 653405                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    66179                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    181116                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2372                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  3474                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       76010                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            87                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       48649                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             4                       # TLB misses on write requests
system.cpu.fetch.Branches                       72746                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     53783                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        213044                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   458                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         342629                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   42                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           247                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    4744                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.238818                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              65234                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              34736                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.124819                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             280945                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.370112                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.843396                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    90885     32.35%     32.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    22813      8.12%     40.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     7806      2.78%     43.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    10318      3.67%     46.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   149123     53.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               280945                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     36004                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    19082                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     31690400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     31690400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     31690400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     31690400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     31690400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     31690400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       678800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       678400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       126400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       126400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       126400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       126000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      1464000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      1465600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      1467200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      1366800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     12612000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     12604800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     12608800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     12598800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      248192800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           23663                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2746                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    65103                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.034605                       # Inst execution rate
system.cpu.iew.exec_refs                       124524                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      48526                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   16821                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 78521                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                207                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                41                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                50813                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              637044                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 75998                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              4241                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                619757                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     34                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   581                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2372                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   638                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             5                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             5019                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           16                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         6318                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         4339                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             22                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2522                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            224                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    700843                       # num instructions consuming a value
system.cpu.iew.wb_count                        618161                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.620971                       # average fanout of values written-back
system.cpu.iew.wb_producers                    435203                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.029366                       # insts written-back per cycle
system.cpu.iew.wb_sent                         618590                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   928533                       # number of integer regfile reads
system.cpu.int_regfile_writes                  486895                       # number of integer regfile writes
system.cpu.ipc                               1.010725                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.010725                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              3516      0.56%      0.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                475354     76.18%     76.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 3108      0.50%     77.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   285      0.05%     77.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1017      0.16%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 246      0.04%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  134      0.02%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 3425      0.55%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 3445      0.55%     78.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7180      1.15%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                225      0.04%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                73896     11.84%     91.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               47842      7.67%     99.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            3148      0.50%     99.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           1174      0.19%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 623995                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   22360                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               44763                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        22190                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              24165                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 598119                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1485769                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       595971                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            657620                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     636720                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    623995                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 324                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           44719                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1594                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            194                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        53325                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        280945                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.221058                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.522295                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               61214     21.79%     21.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               35852     12.76%     34.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               45339     16.14%     50.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               56695     20.18%     70.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               81845     29.13%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          280945                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.048518                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       53825                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            73                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              2394                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              634                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                78521                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               50813                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  258432                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                           304608                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      4                       # Number of system calls
system.cpu.rename.BlockCycles                   19394                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                682509                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   1107                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    67999                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    696                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    73                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1647482                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 648947                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              737708                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    182215                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   3559                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   2372                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  6546                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    55223                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             37349                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           973268                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2419                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                146                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      6037                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            159                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       809261                       # The number of ROB reads
system.cpu.rob.rob_writes                     1287276                       # The number of ROB writes
system.cpu.timesIdled                             307                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          921                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           43                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1842                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               43                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          444                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           909                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    121843200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                418                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           32                       # Transaction distribution
system.membus.trans_dist::CleanEvict              412                       # Transaction distribution
system.membus.trans_dist::ReadExReq                48                       # Transaction distribution
system.membus.trans_dist::ReadExResp               48                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           417                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1375                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1375                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1375                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        31872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        31872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   31872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               465                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     465    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 465                       # Request fanout histogram
system.membus.reqLayer2.occupancy              414830                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1005170                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.8                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    121843200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 826                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           186                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1210                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 95                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                95                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            826                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1611                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1152                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2763                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        34368                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        34432                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    68800                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               475                       # Total snoops (count)
system.l2bus.snoopTraffic                        2048                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1396                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.030802                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.172844                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1353     96.92%     96.92% # Request fanout histogram
system.l2bus.snoop_fanout::1                       43      3.08%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1396                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              460800                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               871961                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              644799                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.5                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       121843200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    121843200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        53128                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            53128                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        53128                       # number of overall hits
system.cpu.icache.overall_hits::total           53128                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          655                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            655                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          655                       # number of overall misses
system.cpu.icache.overall_misses::total           655                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     25884400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     25884400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     25884400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     25884400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        53783                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        53783                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        53783                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        53783                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.012179                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012179                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.012179                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012179                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 39518.167939                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39518.167939                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 39518.167939                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39518.167939                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           37                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    18.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          118                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          118                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          118                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          118                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          537                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          537                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          537                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          537                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     20281600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     20281600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     20281600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     20281600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009985                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009985                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009985                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009985                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 37768.342644                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37768.342644                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 37768.342644                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37768.342644                       # average overall mshr miss latency
system.cpu.icache.replacements                    537                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        53128                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           53128                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          655                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           655                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     25884400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     25884400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        53783                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        53783                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.012179                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012179                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 39518.167939                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39518.167939                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          118                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          118                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          537                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          537                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     20281600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     20281600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009985                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009985                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 37768.342644                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37768.342644                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    121843200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    121843200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              168315                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               793                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            212.250946                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           69                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           65                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            108103                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           108103                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    121843200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    121843200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    121843200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       116971                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           116971                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       116971                       # number of overall hits
system.cpu.dcache.overall_hits::total          116971                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          566                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            566                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          566                       # number of overall misses
system.cpu.dcache.overall_misses::total           566                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     23838400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     23838400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     23838400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     23838400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       117537                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       117537                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       117537                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       117537                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004816                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004816                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004816                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004816                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42117.314488                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42117.314488                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42117.314488                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42117.314488                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          156                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           26                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                33                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          154                       # number of writebacks
system.cpu.dcache.writebacks::total               154                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          222                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          222                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          222                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          222                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          344                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          344                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          344                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           40                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          384                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     13513200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     13513200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     13513200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2400759                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     15913959                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002927                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002927                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002927                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003267                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 39282.558140                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39282.558140                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 39282.558140                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60018.975000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 41442.601562                       # average overall mshr miss latency
system.cpu.dcache.replacements                    384                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        70471                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           70471                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          471                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           471                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19909200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19909200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        70942                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        70942                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006639                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006639                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42270.063694                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42270.063694                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          222                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          222                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          249                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          249                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9660000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9660000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003510                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003510                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38795.180723                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38795.180723                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        46500                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          46500                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           95                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           95                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      3929200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      3929200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        46595                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        46595                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002039                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002039                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        41360                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        41360                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           95                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           95                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      3853200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3853200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002039                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002039                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        40560                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        40560                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           40                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           40                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2400759                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2400759                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60018.975000                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 60018.975000                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    121843200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    121843200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              350043                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1408                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            248.610085                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   864.755962                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   159.244038                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.844488                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.155512                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          129                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          895                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          119                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          707                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.125977                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.874023                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            235458                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           235458                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    121843200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             275                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             174                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            6                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 455                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            275                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            174                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            6                       # number of overall hits
system.l2cache.overall_hits::total                455                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           262                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           170                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           34                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               466                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          262                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          170                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           34                       # number of overall misses
system.l2cache.overall_misses::total              466                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     17320800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     11610400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2329969                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     31261169                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     17320800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     11610400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2329969                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     31261169                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          537                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          344                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           40                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             921                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          537                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          344                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           40                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            921                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.487896                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.494186                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.850000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.505972                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.487896                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.494186                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.850000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.505972                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 66109.923664                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68296.470588                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 68528.500000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67084.053648                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 66109.923664                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68296.470588                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 68528.500000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67084.053648                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             32                       # number of writebacks
system.l2cache.writebacks::total                   32                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          262                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          170                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           34                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          466                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          262                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          170                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           34                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          466                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     15224800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     10250400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2057969                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     27533169                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     15224800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     10250400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2057969                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     27533169                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.487896                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.494186                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.850000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.505972                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.487896                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.494186                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.850000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.505972                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 58109.923664                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60296.470588                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60528.500000                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59084.053648                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 58109.923664                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60296.470588                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60528.500000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59084.053648                       # average overall mshr miss latency
system.l2cache.replacements                       475                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          154                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          154                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          154                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          154                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           12                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           12                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data           47                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               47                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           48                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             48                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      3323200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      3323200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           95                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           95                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.505263                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.505263                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69233.333333                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69233.333333                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           48                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           48                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      2939200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      2939200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.505263                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.505263                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61233.333333                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61233.333333                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          275                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          127                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            6                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          408                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          262                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          122                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           34                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          418                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     17320800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      8287200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2329969                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     27937969                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          537                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          249                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           40                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          826                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.487896                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.489960                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.850000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.506053                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 66109.923664                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67927.868852                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 68528.500000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 66837.246411                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          262                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          122                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           34                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          418                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     15224800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      7311200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2057969                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     24593969                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.487896                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.489960                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.850000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.506053                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 58109.923664                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59927.868852                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60528.500000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58837.246411                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    121843200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    121843200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  14134                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4571                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.092102                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    39.757813                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1101.433424                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1933.503033                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   882.377018                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   138.928712                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009706                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.268905                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.472047                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.215424                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.033918                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          930                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3166                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          877                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           47                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          168                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          134                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2674                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          190                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.227051                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.772949                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                15211                       # Number of tag accesses
system.l2cache.tags.data_accesses               15211                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    121843200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           16768                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           10880                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2176                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               29824                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        16768                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          16768                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         2048                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             2048                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              262                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              170                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           34                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  466                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            32                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  32                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          137619498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           89295094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     17859019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              244773611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     137619498                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         137619498                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        16808488                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              16808488                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        16808488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         137619498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          89295094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     17859019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             261582099                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
