(edif nexus_vliw
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2015 3 20 22 24 17)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure nexus_vliw.ngc nexus_vliw.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library nexus_vliw_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell front_end
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clock
              (direction INPUT)
            )
            (port reset
              (direction INPUT)
            )
          )
      )
    )
    (cell back_end
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clock
              (direction INPUT)
            )
            (port reset
              (direction INPUT)
            )
          )
      )
    )
    (cell nexus_vliw
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clock
              (direction INPUT)
            )
            (port reset
              (direction INPUT)
            )
            (designator "xc7k70tlfbg484-2L")
            (property TYPE (string "nexus_vliw") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "-1") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "Yes") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "nexus_vliw_nexus_vliw") (owner "Xilinx"))
          )
          (contents
            (instance f0
              (viewRef view_1 (cellRef front_end (libraryRef nexus_vliw_lib)))
            )
            (instance b0
              (viewRef view_1 (cellRef back_end (libraryRef nexus_vliw_lib)))
            )
            (instance (rename clock_IBUF_renamed_0 "clock_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename reset_IBUF_renamed_1 "reset_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net clock_IBUF
              (joined
                (portRef clock (instanceRef f0))
                (portRef clock (instanceRef b0))
                (portRef O (instanceRef clock_IBUF_renamed_0))
              )
            )
            (net reset_IBUF
              (joined
                (portRef reset (instanceRef f0))
                (portRef reset (instanceRef b0))
                (portRef O (instanceRef reset_IBUF_renamed_1))
              )
            )
            (net clock
              (joined
                (portRef clock)
                (portRef I (instanceRef clock_IBUF_renamed_0))
              )
            )
            (net reset
              (joined
                (portRef reset)
                (portRef I (instanceRef reset_IBUF_renamed_1))
              )
            )
          )
      )
    )
  )

  (design nexus_vliw
    (cellRef nexus_vliw
      (libraryRef nexus_vliw_lib)
    )
    (property PART (string "xc7k70tlfbg484-2L") (owner "Xilinx"))
  )
)

