This project is about how to build a 16-bit RISC CPU in VIvado. I used Verilog to code this project. All the code is follow the diagram below here:
