Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Mar  1 15:24:52 2024
| Host         : DESKTOP-M1PCUD5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RF_top_timing_summary_routed.rpt -pb RF_top_timing_summary_routed.pb -rpx RF_top_timing_summary_routed.rpx -warn_on_violation
| Design       : RF_top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     95.683        0.000                      0                  215        0.116        0.000                      0                  215        3.000        0.000                       0                   131  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk_wiz_dut/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0      {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0      {0.000 25.000}       50.000          20.000          
sys_clk_pin               {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wiz_dut/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0           95.683        0.000                      0                  215        0.116        0.000                      0                  215       13.360        0.000                       0                   127  
  clkfbout_clk_wiz_0                                                                                                                                                       47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)              sys_clk_pin                             
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz_dut/inst/clk_in1
  To Clock:  clk_wiz_dut/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz_dut/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_dut/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       95.683ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.683ns  (required time - arrival time)
  Source:                 RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/FSM_sequential_curr_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        3.986ns  (logic 1.067ns (26.766%)  route 2.919ns (73.234%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.870ns = ( 197.130 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.333ns = ( 97.667 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         1.637    97.667    RF_0/CLK
    SLICE_X3Y42          FDCE                                         r  RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.459    98.126 f  RF_0/ready_q_reg/Q
                         net (fo=11, routed)          1.639    99.766    RF_state/ready
    SLICE_X3Y36          LUT5 (Prop_lut5_I0_O)        0.152    99.918 f  RF_state/FSM_sequential_curr_state[3]_i_23/O
                         net (fo=5, routed)           0.641   100.558    RF_state/FSM_sequential_curr_state[3]_i_23_n_0
    SLICE_X5Y36          LUT5 (Prop_lut5_I0_O)        0.332   100.890 r  RF_state/FSM_sequential_curr_state[0]_i_4/O
                         net (fo=1, routed)           0.639   101.529    RF_state/FSM_sequential_curr_state[0]_i_4_n_0
    SLICE_X5Y37          LUT6 (Prop_lut6_I3_O)        0.124   101.653 r  RF_state/FSM_sequential_curr_state[0]_i_1/O
                         net (fo=1, routed)           0.000   101.653    RF_state/next_state__0[0]
    SLICE_X5Y37          FDCE                                         r  RF_state/FSM_sequential_curr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162   201.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   193.944 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   195.525    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   195.617 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         1.513   197.130    RF_state/clk_out1
    SLICE_X5Y37          FDCE                                         r  RF_state/FSM_sequential_curr_state_reg[0]/C
                         clock pessimism              0.493   197.623    
                         clock uncertainty           -0.318   197.305    
    SLICE_X5Y37          FDCE (Setup_fdce_C_D)        0.031   197.336    RF_state/FSM_sequential_curr_state_reg[0]
  -------------------------------------------------------------------
                         required time                        197.336    
                         arrival time                        -101.653    
  -------------------------------------------------------------------
                         slack                                 95.683    

Slack (MET) :             95.818ns  (required time - arrival time)
  Source:                 RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/FSM_sequential_curr_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        3.849ns  (logic 1.263ns (32.812%)  route 2.586ns (67.188%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.870ns = ( 197.130 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.333ns = ( 97.667 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         1.637    97.667    RF_0/CLK
    SLICE_X3Y42          FDCE                                         r  RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.459    98.126 r  RF_0/ready_q_reg/Q
                         net (fo=11, routed)          1.639    99.766    RF_state/ready
    SLICE_X3Y36          LUT5 (Prop_lut5_I0_O)        0.152    99.918 r  RF_state/FSM_sequential_curr_state[3]_i_23/O
                         net (fo=5, routed)           0.641   100.558    RF_state/FSM_sequential_curr_state[3]_i_23_n_0
    SLICE_X5Y36          LUT4 (Prop_lut4_I2_O)        0.326   100.884 f  RF_state/FSM_sequential_curr_state[2]_i_2/O
                         net (fo=1, routed)           0.306   101.190    RF_state/FSM_sequential_curr_state[2]_i_2_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I0_O)        0.326   101.516 r  RF_state/FSM_sequential_curr_state[2]_i_1/O
                         net (fo=1, routed)           0.000   101.516    RF_state/next_state__0[2]
    SLICE_X4Y37          FDCE                                         r  RF_state/FSM_sequential_curr_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162   201.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   193.944 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   195.525    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   195.617 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         1.513   197.130    RF_state/clk_out1
    SLICE_X4Y37          FDCE                                         r  RF_state/FSM_sequential_curr_state_reg[2]/C
                         clock pessimism              0.493   197.623    
                         clock uncertainty           -0.318   197.305    
    SLICE_X4Y37          FDCE (Setup_fdce_C_D)        0.029   197.334    RF_state/FSM_sequential_curr_state_reg[2]
  -------------------------------------------------------------------
                         required time                        197.334    
                         arrival time                        -101.516    
  -------------------------------------------------------------------
                         slack                                 95.818    

Slack (MET) :             96.118ns  (required time - arrival time)
  Source:                 RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/inc_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        3.599ns  (logic 1.067ns (29.650%)  route 2.532ns (70.350%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.871ns = ( 197.129 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.333ns = ( 97.667 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         1.637    97.667    RF_0/CLK
    SLICE_X3Y42          FDCE                                         r  RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.459    98.126 r  RF_0/ready_q_reg/Q
                         net (fo=11, routed)          1.639    99.766    RF_state/ready
    SLICE_X3Y36          LUT5 (Prop_lut5_I0_O)        0.152    99.918 r  RF_state/FSM_sequential_curr_state[3]_i_23/O
                         net (fo=5, routed)           0.462   100.380    RF_state/FSM_sequential_curr_state[3]_i_23_n_0
    SLICE_X5Y37          LUT6 (Prop_lut6_I4_O)        0.332   100.712 r  RF_state/inc_q_i_2/O
                         net (fo=1, routed)           0.430   101.142    RF_state/inc_d
    SLICE_X6Y36          LUT6 (Prop_lut6_I0_O)        0.124   101.266 r  RF_state/inc_q_i_1/O
                         net (fo=1, routed)           0.000   101.266    RF_state/inc_q_i_1_n_0
    SLICE_X6Y36          FDCE                                         r  RF_state/inc_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162   201.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   193.944 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   195.525    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   195.617 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         1.512   197.129    RF_state/clk_out1
    SLICE_X6Y36          FDCE                                         r  RF_state/inc_q_reg/C
                         clock pessimism              0.493   197.622    
                         clock uncertainty           -0.318   197.304    
    SLICE_X6Y36          FDCE (Setup_fdce_C_D)        0.079   197.383    RF_state/inc_q_reg
  -------------------------------------------------------------------
                         required time                        197.383    
                         arrival time                        -101.266    
  -------------------------------------------------------------------
                         slack                                 96.118    

Slack (MET) :             96.195ns  (required time - arrival time)
  Source:                 RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/FSM_sequential_curr_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        3.475ns  (logic 1.067ns (30.708%)  route 2.408ns (69.292%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.870ns = ( 197.130 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.333ns = ( 97.667 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         1.637    97.667    RF_0/CLK
    SLICE_X3Y42          FDCE                                         r  RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.459    98.126 r  RF_0/ready_q_reg/Q
                         net (fo=11, routed)          1.639    99.766    RF_state/ready
    SLICE_X3Y36          LUT5 (Prop_lut5_I0_O)        0.152    99.918 r  RF_state/FSM_sequential_curr_state[3]_i_23/O
                         net (fo=5, routed)           0.348   100.266    RF_state/FSM_sequential_curr_state[3]_i_23_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I0_O)        0.332   100.598 r  RF_state/FSM_sequential_curr_state[3]_i_10/O
                         net (fo=1, routed)           0.420   101.018    RF_state/FSM_sequential_curr_state[3]_i_10_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I5_O)        0.124   101.142 r  RF_state/FSM_sequential_curr_state[3]_i_2/O
                         net (fo=1, routed)           0.000   101.142    RF_state/next_state__0[3]
    SLICE_X4Y37          FDCE                                         r  RF_state/FSM_sequential_curr_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162   201.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   193.944 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   195.525    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   195.617 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         1.513   197.130    RF_state/clk_out1
    SLICE_X4Y37          FDCE                                         r  RF_state/FSM_sequential_curr_state_reg[3]/C
                         clock pessimism              0.493   197.623    
                         clock uncertainty           -0.318   197.305    
    SLICE_X4Y37          FDCE (Setup_fdce_C_D)        0.031   197.336    RF_state/FSM_sequential_curr_state_reg[3]
  -------------------------------------------------------------------
                         required time                        197.336    
                         arrival time                        -101.142    
  -------------------------------------------------------------------
                         slack                                 96.195    

Slack (MET) :             96.341ns  (required time - arrival time)
  Source:                 RF_state/cs_out_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_0/addr_index_q_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.933ns (30.879%)  route 2.088ns (69.121%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.865ns = ( 97.135 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.338ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         1.632    -2.338    RF_state/clk_out1
    SLICE_X5Y38          FDCE                                         r  RF_state/cs_out_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDCE (Prop_fdce_C_Q)         0.456    -1.882 r  RF_state/cs_out_q_reg/Q
                         net (fo=11, routed)          1.151    -0.731    RF_state/cs_out
    SLICE_X2Y41          LUT3 (Prop_lut3_I2_O)        0.153    -0.578 r  RF_state/addr_index_q[2]_i_2/O
                         net (fo=2, routed)           0.555    -0.023    RF_0/wait_index_q_reg[2]_0
    SLICE_X3Y41          LUT5 (Prop_lut5_I4_O)        0.324     0.301 r  RF_0/addr_index_q[2]_i_1/O
                         net (fo=1, routed)           0.382     0.684    RF_0/addr_index_q[2]_i_1_n_0
    SLICE_X3Y41          FDCE                                         r  RF_0/addr_index_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         1.518    97.135    RF_0/CLK
    SLICE_X3Y41          FDCE                                         r  RF_0/addr_index_q_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.493    97.628    
                         clock uncertainty           -0.318    97.310    
    SLICE_X3Y41          FDCE (Setup_fdce_C_D)       -0.286    97.024    RF_0/addr_index_q_reg[2]
  -------------------------------------------------------------------
                         required time                         97.024    
                         arrival time                          -0.684    
  -------------------------------------------------------------------
                         slack                                 96.341    

Slack (MET) :             96.580ns  (required time - arrival time)
  Source:                 RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/Rx_counter_q_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        2.856ns  (logic 0.707ns (24.757%)  route 2.149ns (75.243%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.868ns = ( 197.132 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.333ns = ( 97.667 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         1.637    97.667    RF_0/CLK
    SLICE_X3Y42          FDCE                                         r  RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.459    98.126 r  RF_0/ready_q_reg/Q
                         net (fo=11, routed)          1.148    99.274    RF_state/ready
    SLICE_X4Y38          LUT5 (Prop_lut5_I1_O)        0.124    99.398 r  RF_state/Rx_counter_q[3]_i_3/O
                         net (fo=1, routed)           0.670   100.068    RF_state/Rx_counter_q[3]_i_3_n_0
    SLICE_X4Y38          LUT6 (Prop_lut6_I3_O)        0.124   100.192 r  RF_state/Rx_counter_q[3]_i_1/O
                         net (fo=4, routed)           0.331   100.523    RF_state/Rx_counter_q[3]_i_1_n_0
    SLICE_X5Y39          FDCE                                         r  RF_state/Rx_counter_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162   201.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   193.944 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   195.525    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   195.617 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         1.515   197.132    RF_state/clk_out1
    SLICE_X5Y39          FDCE                                         r  RF_state/Rx_counter_q_reg[0]/C
                         clock pessimism              0.493   197.625    
                         clock uncertainty           -0.318   197.307    
    SLICE_X5Y39          FDCE (Setup_fdce_C_CE)      -0.205   197.102    RF_state/Rx_counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                        197.102    
                         arrival time                        -100.523    
  -------------------------------------------------------------------
                         slack                                 96.580    

Slack (MET) :             96.580ns  (required time - arrival time)
  Source:                 RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/Rx_counter_q_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        2.856ns  (logic 0.707ns (24.757%)  route 2.149ns (75.243%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.868ns = ( 197.132 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.333ns = ( 97.667 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         1.637    97.667    RF_0/CLK
    SLICE_X3Y42          FDCE                                         r  RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.459    98.126 r  RF_0/ready_q_reg/Q
                         net (fo=11, routed)          1.148    99.274    RF_state/ready
    SLICE_X4Y38          LUT5 (Prop_lut5_I1_O)        0.124    99.398 r  RF_state/Rx_counter_q[3]_i_3/O
                         net (fo=1, routed)           0.670   100.068    RF_state/Rx_counter_q[3]_i_3_n_0
    SLICE_X4Y38          LUT6 (Prop_lut6_I3_O)        0.124   100.192 r  RF_state/Rx_counter_q[3]_i_1/O
                         net (fo=4, routed)           0.331   100.523    RF_state/Rx_counter_q[3]_i_1_n_0
    SLICE_X5Y39          FDCE                                         r  RF_state/Rx_counter_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162   201.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   193.944 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   195.525    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   195.617 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         1.515   197.132    RF_state/clk_out1
    SLICE_X5Y39          FDCE                                         r  RF_state/Rx_counter_q_reg[1]/C
                         clock pessimism              0.493   197.625    
                         clock uncertainty           -0.318   197.307    
    SLICE_X5Y39          FDCE (Setup_fdce_C_CE)      -0.205   197.102    RF_state/Rx_counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                        197.102    
                         arrival time                        -100.523    
  -------------------------------------------------------------------
                         slack                                 96.580    

Slack (MET) :             96.580ns  (required time - arrival time)
  Source:                 RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/Rx_counter_q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        2.856ns  (logic 0.707ns (24.757%)  route 2.149ns (75.243%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.868ns = ( 197.132 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.333ns = ( 97.667 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         1.637    97.667    RF_0/CLK
    SLICE_X3Y42          FDCE                                         r  RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.459    98.126 r  RF_0/ready_q_reg/Q
                         net (fo=11, routed)          1.148    99.274    RF_state/ready
    SLICE_X4Y38          LUT5 (Prop_lut5_I1_O)        0.124    99.398 r  RF_state/Rx_counter_q[3]_i_3/O
                         net (fo=1, routed)           0.670   100.068    RF_state/Rx_counter_q[3]_i_3_n_0
    SLICE_X4Y38          LUT6 (Prop_lut6_I3_O)        0.124   100.192 r  RF_state/Rx_counter_q[3]_i_1/O
                         net (fo=4, routed)           0.331   100.523    RF_state/Rx_counter_q[3]_i_1_n_0
    SLICE_X5Y39          FDCE                                         r  RF_state/Rx_counter_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162   201.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   193.944 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   195.525    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   195.617 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         1.515   197.132    RF_state/clk_out1
    SLICE_X5Y39          FDCE                                         r  RF_state/Rx_counter_q_reg[2]/C
                         clock pessimism              0.493   197.625    
                         clock uncertainty           -0.318   197.307    
    SLICE_X5Y39          FDCE (Setup_fdce_C_CE)      -0.205   197.102    RF_state/Rx_counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                        197.102    
                         arrival time                        -100.523    
  -------------------------------------------------------------------
                         slack                                 96.580    

Slack (MET) :             96.580ns  (required time - arrival time)
  Source:                 RF_0/ready_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_state/Rx_counter_q_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        2.856ns  (logic 0.707ns (24.757%)  route 2.149ns (75.243%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.868ns = ( 197.132 - 200.000 ) 
    Source Clock Delay      (SCD):    -2.333ns = ( 97.667 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         1.637    97.667    RF_0/CLK
    SLICE_X3Y42          FDCE                                         r  RF_0/ready_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.459    98.126 r  RF_0/ready_q_reg/Q
                         net (fo=11, routed)          1.148    99.274    RF_state/ready
    SLICE_X4Y38          LUT5 (Prop_lut5_I1_O)        0.124    99.398 r  RF_state/Rx_counter_q[3]_i_3/O
                         net (fo=1, routed)           0.670   100.068    RF_state/Rx_counter_q[3]_i_3_n_0
    SLICE_X4Y38          LUT6 (Prop_lut6_I3_O)        0.124   100.192 r  RF_state/Rx_counter_q[3]_i_1/O
                         net (fo=4, routed)           0.331   100.523    RF_state/Rx_counter_q[3]_i_1_n_0
    SLICE_X5Y39          FDCE                                         r  RF_state/Rx_counter_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                   IBUF                         0.000   200.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162   201.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   193.944 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   195.525    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   195.617 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         1.515   197.132    RF_state/clk_out1
    SLICE_X5Y39          FDCE                                         r  RF_state/Rx_counter_q_reg[3]/C
                         clock pessimism              0.493   197.625    
                         clock uncertainty           -0.318   197.307    
    SLICE_X5Y39          FDCE (Setup_fdce_C_CE)      -0.205   197.102    RF_state/Rx_counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                        197.102    
                         arrival time                        -100.523    
  -------------------------------------------------------------------
                         slack                                 96.580    

Slack (MET) :             96.670ns  (required time - arrival time)
  Source:                 RF_state/addr_out_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_0/sdi_q_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.966ns (31.974%)  route 2.055ns (68.026%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.866ns = ( 97.134 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233     1.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         1.634    -2.336    RF_state/clk_out1
    SLICE_X3Y37          FDCE                                         r  RF_state/addr_out_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.419    -1.917 r  RF_state/addr_out_q_reg[5]/Q
                         net (fo=2, routed)           0.814    -1.103    RF_state/addr_out[5]
    SLICE_X3Y39          LUT6 (Prop_lut6_I4_O)        0.299    -0.804 r  RF_state/sdi_q_i_8/O
                         net (fo=1, routed)           0.808     0.004    RF_0/sdi_q_reg_2
    SLICE_X3Y40          LUT6 (Prop_lut6_I0_O)        0.124     0.128 f  RF_0/sdi_q_i_3/O
                         net (fo=1, routed)           0.433     0.561    RF_0/sdi_q_i_3_n_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I1_O)        0.124     0.685 r  RF_0/sdi_q_i_1/O
                         net (fo=1, routed)           0.000     0.685    RF_0/sdi_d
    SLICE_X3Y40          FDCE                                         r  RF_0/sdi_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    93.944 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    95.526    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.617 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         1.517    97.134    RF_0/CLK
    SLICE_X3Y40          FDCE                                         r  RF_0/sdi_q_reg/C  (IS_INVERTED)
                         clock pessimism              0.507    97.641    
                         clock uncertainty           -0.318    97.323    
    SLICE_X3Y40          FDCE (Setup_fdce_C_D)        0.032    97.355    RF_0/sdi_q_reg
  -------------------------------------------------------------------
                         required time                         97.355    
                         arrival time                          -0.685    
  -------------------------------------------------------------------
                         slack                                 96.670    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 pc_dut_0/addrout_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.903%)  route 0.177ns (58.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.227ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         0.562    -0.846    pc_dut_0/clk_out1
    SLICE_X9Y35          FDCE                                         r  pc_dut_0/addrout_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDCE (Prop_fdce_C_Q)         0.128    -0.718 r  pc_dut_0/addrout_q_reg[2]/Q
                         net (fo=7, routed)           0.177    -0.540    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y14         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         0.876    -1.227    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y14         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.442    -0.785    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.129    -0.656    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                          -0.540    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 pc_dut_0/addrout_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.118%)  route 0.176ns (57.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.230ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         0.562    -0.846    pc_dut_0/clk_out1
    SLICE_X9Y35          FDCE                                         r  pc_dut_0/addrout_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDCE (Prop_fdce_C_Q)         0.128    -0.718 r  pc_dut_0/addrout_q_reg[2]/Q
                         net (fo=7, routed)           0.176    -0.542    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y14         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         0.873    -1.230    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y14         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.442    -0.788    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.129    -0.659    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                          -0.542    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 pc_dut_0/addrout_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.992%)  route 0.251ns (64.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.227ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         0.562    -0.846    pc_dut_0/clk_out1
    SLICE_X9Y35          FDCE                                         r  pc_dut_0/addrout_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDCE (Prop_fdce_C_Q)         0.141    -0.705 r  pc_dut_0/addrout_q_reg[3]/Q
                         net (fo=6, routed)           0.251    -0.454    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y14         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         0.876    -1.227    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y14         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.442    -0.785    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.602    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.454    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 pc_dut_0/addrout_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.028%)  route 0.262ns (64.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.227ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         0.562    -0.846    pc_dut_0/clk_out1
    SLICE_X9Y35          FDCE                                         r  pc_dut_0/addrout_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDCE (Prop_fdce_C_Q)         0.141    -0.705 r  pc_dut_0/addrout_q_reg[1]/Q
                         net (fo=8, routed)           0.262    -0.443    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y14         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         0.876    -1.227    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y14         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.442    -0.785    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.602    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.443    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 serial_dut_0/mode_q_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            serial_dut_0/mode_reg_q_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.294ns  (logic 0.191ns (64.928%)  route 0.103ns (35.072%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns = ( 98.762 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.814ns = ( 99.186 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    98.081 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    98.567    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.593 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         0.594    99.186    serial_dut_0/clk_out1
    SLICE_X1Y42          FDCE                                         r  serial_dut_0/mode_q_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDCE (Prop_fdce_C_Q)         0.146    99.332 r  serial_dut_0/mode_q_reg[1]/Q
                         net (fo=1, routed)           0.103    99.435    serial_dut_0/mode_q[1]
    SLICE_X1Y43          LUT4 (Prop_lut4_I0_O)        0.045    99.480 r  serial_dut_0/mode_reg_q[1]_i_1/O
                         net (fo=1, routed)           0.000    99.480    serial_dut_0/mode_reg_q[1]_i_1_n_0
    SLICE_X1Y43          FDCE                                         r  serial_dut_0/mode_reg_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480   100.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    97.338 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    97.868    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    97.897 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         0.866    98.762    serial_dut_0/clk_out1
    SLICE_X1Y43          FDCE                                         r  serial_dut_0/mode_reg_q_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.441    99.203    
    SLICE_X1Y43          FDCE (Hold_fdce_C_D)         0.099    99.302    serial_dut_0/mode_reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                        -99.302    
                         arrival time                          99.480    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 pc_dut_0/addrout_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.494%)  route 0.293ns (67.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.227ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         0.562    -0.846    pc_dut_0/clk_out1
    SLICE_X9Y35          FDCE                                         r  pc_dut_0/addrout_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDCE (Prop_fdce_C_Q)         0.141    -0.705 r  pc_dut_0/addrout_q_reg[5]/Q
                         net (fo=4, routed)           0.293    -0.412    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y14         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         0.876    -1.227    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y14         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.442    -0.785    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.602    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 pc_dut_0/addrout_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.494%)  route 0.293ns (67.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.230ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         0.562    -0.846    pc_dut_0/clk_out1
    SLICE_X9Y35          FDCE                                         r  pc_dut_0/addrout_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDCE (Prop_fdce_C_Q)         0.141    -0.705 r  pc_dut_0/addrout_q_reg[5]/Q
                         net (fo=4, routed)           0.293    -0.412    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y14         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         0.873    -1.230    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y14         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.442    -0.788    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.605    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 RF_0/c_en_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_0/mode_q_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.321ns  (logic 0.249ns (77.688%)  route 0.072ns (22.312%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 98.761 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.814ns = ( 99.186 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    98.081 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    98.567    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.593 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         0.594    99.186    RF_0/CLK
    SLICE_X2Y40          FDCE                                         r  RF_0/c_en_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDCE (Prop_fdce_C_Q)         0.151    99.337 r  RF_0/c_en_q_reg/Q
                         net (fo=2, routed)           0.072    99.409    RF_0/c_en_q
    SLICE_X2Y40          LUT4 (Prop_lut4_I2_O)        0.098    99.507 r  RF_0/mode_q[0]_i_1/O
                         net (fo=1, routed)           0.000    99.507    RF_0/mode_q[0]_i_1_n_0
    SLICE_X2Y40          FDCE                                         r  RF_0/mode_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480   100.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    97.338 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    97.868    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    97.897 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         0.865    98.761    RF_0/CLK
    SLICE_X2Y40          FDCE                                         r  RF_0/mode_q_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.425    99.186    
    SLICE_X2Y40          FDCE (Hold_fdce_C_D)         0.125    99.311    RF_0/mode_q_reg[0]
  -------------------------------------------------------------------
                         required time                        -99.311    
                         arrival time                          99.507    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 pc_dut_0/addrout_q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.148ns (38.301%)  route 0.238ns (61.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.227ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         0.562    -0.846    pc_dut_0/clk_out1
    SLICE_X8Y34          FDCE                                         r  pc_dut_0/addrout_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDCE (Prop_fdce_C_Q)         0.148    -0.698 r  pc_dut_0/addrout_q_reg[7]/Q
                         net (fo=3, routed)           0.238    -0.459    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y14         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         0.876    -1.227    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y14         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.442    -0.785    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.130    -0.655    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.655    
                         arrival time                          -0.459    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 RF_0/c_en_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            RF_0/mode_q_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.323ns  (logic 0.249ns (77.207%)  route 0.074ns (22.794%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 98.761 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.814ns = ( 99.186 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    98.081 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    98.567    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.593 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         0.594    99.186    RF_0/CLK
    SLICE_X2Y40          FDCE                                         r  RF_0/c_en_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDCE (Prop_fdce_C_Q)         0.151    99.337 r  RF_0/c_en_q_reg/Q
                         net (fo=2, routed)           0.074    99.411    RF_0/c_en_q
    SLICE_X2Y40          LUT4 (Prop_lut4_I2_O)        0.098    99.509 r  RF_0/mode_q[1]_i_1/O
                         net (fo=1, routed)           0.000    99.509    RF_0/mode_q[1]_i_1_n_0
    SLICE_X2Y40          FDCE                                         r  RF_0/mode_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480   100.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    97.338 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    97.868    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    97.897 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         0.865    98.761    RF_0/CLK
    SLICE_X2Y40          FDCE                                         r  RF_0/mode_q_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.425    99.186    
    SLICE_X2Y40          FDCE (Hold_fdce_C_D)         0.124    99.310    RF_0/mode_q_reg[1]
  -------------------------------------------------------------------
                         required time                        -99.310    
                         arrival time                          99.509    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB18_X0Y14     mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         200.000     197.424    RAMB18_X0Y14     mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    clk_wiz_dut/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X2Y42      RF_0/FSM_onehot_curr_s_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y42      RF_0/FSM_onehot_curr_s_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y42      RF_0/FSM_onehot_curr_s_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y42      RF_0/FSM_onehot_curr_s_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y42      RF_0/FSM_onehot_curr_s_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y41      RF_0/addr_index_q_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X2Y42      RF_0/FSM_onehot_curr_s_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X2Y42      RF_0/FSM_onehot_curr_s_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y42      RF_0/FSM_onehot_curr_s_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y42      RF_0/FSM_onehot_curr_s_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y42      RF_0/FSM_onehot_curr_s_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y42      RF_0/FSM_onehot_curr_s_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y42      RF_0/FSM_onehot_curr_s_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y42      RF_0/FSM_onehot_curr_s_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y42      RF_0/FSM_onehot_curr_s_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y42      RF_0/FSM_onehot_curr_s_reg[4]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X2Y42      RF_0/FSM_onehot_curr_s_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X2Y42      RF_0/FSM_onehot_curr_s_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y42      RF_0/FSM_onehot_curr_s_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y42      RF_0/FSM_onehot_curr_s_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y42      RF_0/FSM_onehot_curr_s_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y42      RF_0/FSM_onehot_curr_s_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y42      RF_0/FSM_onehot_curr_s_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y42      RF_0/FSM_onehot_curr_s_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y42      RF_0/FSM_onehot_curr_s_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X2Y42      RF_0/FSM_onehot_curr_s_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_wiz_dut/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clk_wiz_dut/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clk_wiz_dut/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 intr_in
                            (input port)
  Destination:            intr_out_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.106ns  (logic 4.977ns (61.404%)  route 3.129ns (38.596%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  intr_in (IN)
                         net (fo=0)                   0.000     0.000    intr_in
    U16                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  intr_in_IBUF_inst/O
                         net (fo=2, routed)           3.129     4.583    intr_out_2_OBUF
    E18                  OBUF (Prop_obuf_I_O)         3.523     8.106 r  intr_out_2_OBUF_inst/O
                         net (fo=0)                   0.000     8.106    intr_out_2
    E18                                                               r  intr_out_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 intr_in
                            (input port)
  Destination:            intr_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.315ns  (logic 4.960ns (67.812%)  route 2.355ns (32.188%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  intr_in (IN)
                         net (fo=0)                   0.000     0.000    intr_in
    U16                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  intr_in_IBUF_inst/O
                         net (fo=2, routed)           2.355     3.809    intr_out_2_OBUF
    V13                  OBUF (Prop_obuf_I_O)         3.506     7.315 r  intr_out_OBUF_inst/O
                         net (fo=0)                   0.000     7.315    intr_out
    V13                                                               r  intr_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 intr_in
                            (input port)
  Destination:            intr_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.978ns  (logic 1.430ns (72.270%)  route 0.549ns (27.730%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  intr_in (IN)
                         net (fo=0)                   0.000     0.000    intr_in
    U16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  intr_in_IBUF_inst/O
                         net (fo=2, routed)           0.549     0.771    intr_out_2_OBUF
    V13                  OBUF (Prop_obuf_I_O)         1.207     1.978 r  intr_out_OBUF_inst/O
                         net (fo=0)                   0.000     1.978    intr_out
    V13                                                               r  intr_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 intr_in
                            (input port)
  Destination:            intr_out_2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.267ns  (logic 1.446ns (63.804%)  route 0.821ns (36.196%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  intr_in (IN)
                         net (fo=0)                   0.000     0.000    intr_in
    U16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  intr_in_IBUF_inst/O
                         net (fo=2, routed)           0.821     1.043    intr_out_2_OBUF
    E18                  OBUF (Prop_obuf_I_O)         1.224     2.267 r  intr_out_2_OBUF_inst/O
                         net (fo=0)                   0.000     2.267    intr_out_2
    E18                                                               r  intr_out_2 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RF_0/data_out_q_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            data_out_s
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.699ns  (logic 3.969ns (59.244%)  route 2.730ns (40.756%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         1.636    97.666    RF_0/CLK
    SLICE_X0Y40          FDRE                                         r  RF_0/data_out_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.459    98.125 r  RF_0/data_out_q_reg/Q
                         net (fo=1, routed)           2.730   100.855    data_out_s_OBUF
    U12                  OBUF (Prop_obuf_I_O)         3.510   104.365 r  data_out_s_OBUF_inst/O
                         net (fo=0)                   0.000   104.365    data_out_s
    U12                                                               r  data_out_s (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF_0/cs_q_reg_lopt_replica/C
                            (falling edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.627ns  (logic 4.104ns (61.923%)  route 2.523ns (38.077%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         1.635    97.665    RF_0/CLK
    SLICE_X1Y38          FDPE                                         r  RF_0/cs_q_reg_lopt_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDPE (Prop_fdpe_C_Q)         0.422    98.087 r  RF_0/cs_q_reg_lopt_replica/Q
                         net (fo=1, routed)           2.523   100.611    lopt
    U15                  OBUF (Prop_obuf_I_O)         3.682   104.292 r  cs_OBUF_inst/O
                         net (fo=0)                   0.000   104.292    cs
    U15                                                               r  cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF_0/sdi_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sdi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.537ns  (logic 3.968ns (60.708%)  route 2.568ns (39.292%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         1.636    97.666    RF_0/CLK
    SLICE_X3Y40          FDCE                                         r  RF_0/sdi_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDCE (Prop_fdce_C_Q)         0.459    98.125 r  RF_0/sdi_q_reg/Q
                         net (fo=1, routed)           2.568   100.694    sdi_OBUF
    V16                  OBUF (Prop_obuf_I_O)         3.509   104.203 r  sdi_OBUF_inst/O
                         net (fo=0)                   0.000   104.203    sdi
    V16                                                               r  sdi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_dut_0/enable_q_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Rx_valid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.426ns  (logic 3.984ns (61.994%)  route 2.442ns (38.006%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         1.638    97.668    serial_dut_0/clk_out1
    SLICE_X1Y43          FDCE                                         r  serial_dut_0/enable_q_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDCE (Prop_fdce_C_Q)         0.459    98.127 r  serial_dut_0/enable_q_reg/Q
                         net (fo=1, routed)           2.442   100.569    Rx_valid_OBUF
    F13                  OBUF (Prop_obuf_I_O)         3.525   104.094 r  Rx_valid_OBUF_inst/O
                         net (fo=0)                   0.000   104.094    Rx_valid
    F13                                                               r  Rx_valid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_dut_0/data_out_q_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Rx_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.902ns  (logic 4.031ns (68.301%)  route 1.871ns (31.699%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         1.635    97.665    serial_dut_0/clk_out1
    SLICE_X2Y38          FDCE                                         r  serial_dut_0/data_out_q_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDCE (Prop_fdce_C_Q)         0.524    98.189 r  serial_dut_0/data_out_q_reg[6]/Q
                         net (fo=1, routed)           1.871   100.060    Rx_data_OBUF[6]
    M18                  OBUF (Prop_obuf_I_O)         3.507   103.568 r  Rx_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000   103.568    Rx_data[6]
    M18                                                               r  Rx_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_dut_0/data_out_q_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Rx_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.789ns  (logic 3.969ns (68.554%)  route 1.820ns (31.446%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         1.635    97.665    serial_dut_0/clk_out1
    SLICE_X0Y38          FDCE                                         r  serial_dut_0/data_out_q_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDCE (Prop_fdce_C_Q)         0.459    98.124 r  serial_dut_0/data_out_q_reg[4]/Q
                         net (fo=1, routed)           1.820    99.945    Rx_data_OBUF[4]
    M16                  OBUF (Prop_obuf_I_O)         3.510   103.454 r  Rx_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000   103.454    Rx_data[4]
    M16                                                               r  Rx_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_dut_0/data_out_q_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Rx_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.695ns  (logic 3.965ns (69.636%)  route 1.729ns (30.364%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         1.633    97.663    serial_dut_0/clk_out1
    SLICE_X0Y36          FDCE                                         r  serial_dut_0/data_out_q_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDCE (Prop_fdce_C_Q)         0.459    98.122 r  serial_dut_0/data_out_q_reg[7]/Q
                         net (fo=1, routed)           1.729    99.851    Rx_data_OBUF[7]
    N18                  OBUF (Prop_obuf_I_O)         3.506   103.358 r  Rx_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000   103.358    Rx_data[7]
    N18                                                               r  Rx_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_dut_0/data_out_q_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Rx_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.649ns  (logic 3.972ns (70.308%)  route 1.677ns (29.692%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         1.634    97.664    serial_dut_0/clk_out1
    SLICE_X0Y37          FDCE                                         r  serial_dut_0/data_out_q_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDCE (Prop_fdce_C_Q)         0.459    98.123 r  serial_dut_0/data_out_q_reg[5]/Q
                         net (fo=1, routed)           1.677    99.800    Rx_data_OBUF[5]
    M17                  OBUF (Prop_obuf_I_O)         3.513   103.313 r  Rx_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000   103.313    Rx_data[5]
    M17                                                               r  Rx_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_dut_0/data_out_q_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Rx_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.646ns  (logic 3.974ns (70.384%)  route 1.672ns (29.616%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         1.636    97.666    serial_dut_0/clk_out1
    SLICE_X1Y40          FDCE                                         r  serial_dut_0/data_out_q_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.459    98.125 r  serial_dut_0/data_out_q_reg[0]/Q
                         net (fo=1, routed)           1.672    99.797    Rx_data_OBUF[0]
    L17                  OBUF (Prop_obuf_I_O)         3.515   103.312 r  Rx_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000   103.312    Rx_data[0]
    L17                                                               r  Rx_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_dut_0/data_out_q_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Rx_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.629ns  (logic 3.957ns (70.296%)  route 1.672ns (29.704%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.233   101.233    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    94.272 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    95.934    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    96.030 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         1.636    97.666    serial_dut_0/clk_out1
    SLICE_X0Y39          FDCE                                         r  serial_dut_0/data_out_q_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDCE (Prop_fdce_C_Q)         0.459    98.125 r  serial_dut_0/data_out_q_reg[2]/Q
                         net (fo=1, routed)           1.672    99.797    Rx_data_OBUF[2]
    M14                  OBUF (Prop_obuf_I_O)         3.498   103.295 r  Rx_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000   103.295    Rx_data[2]
    M14                                                               r  Rx_data[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sck
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.461ns  (logic 1.234ns (50.136%)  route 1.227ns (49.864%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_dut/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         0.741    -0.666    sck_OBUF
    U18                  OBUF (Prop_obuf_I_O)         1.208     0.542 r  sck_OBUF_inst/O
                         net (fo=0)                   0.000     0.542    sck
    U18                                                               r  sck (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF_state/Tx_ready_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Tx_ready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.975ns  (logic 1.362ns (68.961%)  route 0.613ns (31.039%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         0.595    -0.813    RF_state/clk_out1
    SLICE_X0Y46          FDCE                                         r  RF_state/Tx_ready_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDCE (Prop_fdce_C_Q)         0.141    -0.672 r  RF_state/Tx_ready_q_reg/Q
                         net (fo=1, routed)           0.613    -0.059    Tx_ready_OBUF
    G17                  OBUF (Prop_obuf_I_O)         1.221     1.163 r  Tx_ready_OBUF_inst/O
                         net (fo=0)                   0.000     1.163    Tx_ready
    G17                                                               r  Tx_ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RF_state/rst_n_q_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            n_rst
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.276ns  (logic 1.344ns (59.044%)  route 0.932ns (40.956%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         0.565    -0.843    RF_state/clk_out1
    SLICE_X9Y41          FDPE                                         r  RF_state/rst_n_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDPE (Prop_fdpe_C_Q)         0.141    -0.702 r  RF_state/rst_n_q_reg/Q
                         net (fo=1, routed)           0.932     0.230    n_rst_OBUF
    P13                  OBUF (Prop_obuf_I_O)         1.203     1.433 r  n_rst_OBUF_inst/O
                         net (fo=0)                   0.000     1.433    n_rst
    P13                                                               r  n_rst (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_dut_0/data_out_q_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Rx_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.632ns  (logic 1.349ns (82.684%)  route 0.283ns (17.316%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    98.081 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    98.567    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.593 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         0.593    99.185    serial_dut_0/clk_out1
    SLICE_X1Y39          FDCE                                         r  serial_dut_0/data_out_q_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.146    99.331 r  serial_dut_0/data_out_q_reg[3]/Q
                         net (fo=1, routed)           0.283    99.614    Rx_data_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.203   100.817 r  Rx_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000   100.817    Rx_data[3]
    N14                                                               r  Rx_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_dut_0/data_out_q_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Rx_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.639ns  (logic 1.356ns (82.759%)  route 0.283ns (17.240%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    98.081 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    98.567    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.593 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         0.594    99.186    serial_dut_0/clk_out1
    SLICE_X1Y41          FDCE                                         r  serial_dut_0/data_out_q_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDCE (Prop_fdce_C_Q)         0.146    99.332 r  serial_dut_0/data_out_q_reg[1]/Q
                         net (fo=1, routed)           0.283    99.615    Rx_data_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.210   100.825 r  Rx_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000   100.825    Rx_data[1]
    L18                                                               r  Rx_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_dut_0/data_out_q_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Rx_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.668ns  (logic 1.345ns (80.636%)  route 0.323ns (19.364%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    98.081 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    98.567    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.593 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         0.593    99.185    serial_dut_0/clk_out1
    SLICE_X0Y39          FDCE                                         r  serial_dut_0/data_out_q_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDCE (Prop_fdce_C_Q)         0.146    99.331 r  serial_dut_0/data_out_q_reg[2]/Q
                         net (fo=1, routed)           0.323    99.654    Rx_data_OBUF[2]
    M14                  OBUF (Prop_obuf_I_O)         1.199   100.853 r  Rx_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000   100.853    Rx_data[2]
    M14                                                               r  Rx_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_dut_0/data_out_q_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Rx_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.706ns  (logic 1.360ns (79.702%)  route 0.346ns (20.298%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    98.081 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    98.567    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.593 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         0.592    99.184    serial_dut_0/clk_out1
    SLICE_X0Y37          FDCE                                         r  serial_dut_0/data_out_q_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDCE (Prop_fdce_C_Q)         0.146    99.330 r  serial_dut_0/data_out_q_reg[5]/Q
                         net (fo=1, routed)           0.346    99.676    Rx_data_OBUF[5]
    M17                  OBUF (Prop_obuf_I_O)         1.214   100.890 r  Rx_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000   100.890    Rx_data[5]
    M17                                                               r  Rx_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_dut_0/data_out_q_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Rx_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.705ns  (logic 1.362ns (79.878%)  route 0.343ns (20.122%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    98.081 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    98.567    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.593 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         0.594    99.186    serial_dut_0/clk_out1
    SLICE_X1Y40          FDCE                                         r  serial_dut_0/data_out_q_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDCE (Prop_fdce_C_Q)         0.146    99.332 r  serial_dut_0/data_out_q_reg[0]/Q
                         net (fo=1, routed)           0.343    99.675    Rx_data_OBUF[0]
    L17                  OBUF (Prop_obuf_I_O)         1.216   100.891 r  Rx_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000   100.891    Rx_data[0]
    L17                                                               r  Rx_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_dut_0/data_out_q_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Rx_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.710ns  (logic 1.354ns (79.171%)  route 0.356ns (20.828%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    98.081 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    98.567    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.593 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         0.591    99.183    serial_dut_0/clk_out1
    SLICE_X0Y36          FDCE                                         r  serial_dut_0/data_out_q_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDCE (Prop_fdce_C_Q)         0.146    99.329 r  serial_dut_0/data_out_q_reg[7]/Q
                         net (fo=1, routed)           0.356    99.685    Rx_data_OBUF[7]
    N18                  OBUF (Prop_obuf_I_O)         1.208   100.893 r  Rx_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000   100.893    Rx_data[7]
    N18                                                               r  Rx_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_dut_0/data_out_q_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Rx_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.741ns  (logic 1.357ns (77.921%)  route 0.384ns (22.079%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    98.081 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    98.567    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.593 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         0.593    99.185    serial_dut_0/clk_out1
    SLICE_X0Y38          FDCE                                         r  serial_dut_0/data_out_q_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDCE (Prop_fdce_C_Q)         0.146    99.331 r  serial_dut_0/data_out_q_reg[4]/Q
                         net (fo=1, routed)           0.384    99.716    Rx_data_OBUF[4]
    M16                  OBUF (Prop_obuf_I_O)         1.211   100.927 r  Rx_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000   100.927    Rx_data[4]
    M16                                                               r  Rx_data[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_dut/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_wiz_dut/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    R2                   IBUF                         0.000    25.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    clk_wiz_dut/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    22.338 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    22.868    clk_wiz_dut/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    22.896 f  clk_wiz_dut/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    23.713    clk_wiz_dut/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_wiz_dut/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_dut/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_wiz_dut/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.130ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_dut/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -6.056 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -4.474    clk_wiz_dut/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  clk_wiz_dut/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -2.926    clk_wiz_dut/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_wiz_dut/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK100MHZ
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.898ns  (logic 4.361ns (49.008%)  route 4.537ns (50.992%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    R2                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.854     5.854 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           4.537    10.391    CLK100MHZ_IBUF
    V15                  OBUF (Prop_obuf_I_O)         3.506    13.898 f  clk_out_OBUF_inst/O
                         net (fo=0)                   0.000    13.898    clk_out
    V15                                                               f  clk_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK100MHZ
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.279ns  (logic 1.527ns (46.565%)  route 1.752ns (53.435%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.752     2.072    CLK100MHZ_IBUF
    V15                  OBUF (Prop_obuf_I_O)         1.207     3.279 r  clk_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.279    clk_out
    V15                                                               r  clk_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           135 Endpoints
Min Delay           135 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.321ns  (logic 1.618ns (25.592%)  route 4.703ns (74.408%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  rst_IBUF_inst/O
                         net (fo=123, routed)         4.177     5.643    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_1
    SLICE_X9Y37          LUT2 (Prop_lut2_I0_O)        0.152     5.795 r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENBWREN_cooolgate_en_gate_4/O
                         net (fo=1, routed)           0.526     6.321    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENBWREN_cooolgate_en_sig_3
    RAMB18_X0Y14         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         1.482    -2.902    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y14         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.099ns  (logic 1.590ns (26.065%)  route 4.509ns (73.935%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  rst_IBUF_inst/O
                         net (fo=123, routed)         4.177     5.643    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_1
    SLICE_X9Y37          LUT2 (Prop_lut2_I0_O)        0.124     5.767 r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_gate_2/O
                         net (fo=1, routed)           0.332     6.099    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_2
    RAMB18_X0Y14         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         1.485    -2.899    mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y14         RAMB18E1                                     r  mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RF_state/counter_q_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.793ns  (logic 1.466ns (25.301%)  route 4.327ns (74.699%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=123, routed)         4.327     5.793    RF_state/AR[0]
    SLICE_X11Y38         FDCE                                         f  RF_state/counter_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         1.448    -2.935    RF_state/clk_out1
    SLICE_X11Y38         FDCE                                         r  RF_state/counter_q_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RF_state/counter_q_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.793ns  (logic 1.466ns (25.301%)  route 4.327ns (74.699%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=123, routed)         4.327     5.793    RF_state/AR[0]
    SLICE_X11Y38         FDCE                                         f  RF_state/counter_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         1.448    -2.935    RF_state/clk_out1
    SLICE_X11Y38         FDCE                                         r  RF_state/counter_q_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RF_state/counter_q_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.654ns  (logic 1.466ns (25.920%)  route 4.189ns (74.080%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=123, routed)         4.189     5.654    RF_state/AR[0]
    SLICE_X11Y37         FDCE                                         f  RF_state/counter_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         1.447    -2.936    RF_state/clk_out1
    SLICE_X11Y37         FDCE                                         r  RF_state/counter_q_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RF_state/counter_q_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.470ns  (logic 1.466ns (26.792%)  route 4.005ns (73.208%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=123, routed)         4.005     5.470    RF_state/AR[0]
    SLICE_X9Y38          FDCE                                         f  RF_state/counter_q_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         1.447    -2.936    RF_state/clk_out1
    SLICE_X9Y38          FDCE                                         r  RF_state/counter_q_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            pc_dut_0/addrout_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.465ns  (logic 1.466ns (26.816%)  route 4.000ns (73.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=123, routed)         4.000     5.465    pc_dut_0/AR[0]
    SLICE_X8Y34          FDCE                                         f  pc_dut_0/addrout_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         1.444    -2.939    pc_dut_0/clk_out1
    SLICE_X8Y34          FDCE                                         r  pc_dut_0/addrout_q_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            pc_dut_0/addrout_q_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.465ns  (logic 1.466ns (26.816%)  route 4.000ns (73.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=123, routed)         4.000     5.465    pc_dut_0/AR[0]
    SLICE_X8Y34          FDCE                                         f  pc_dut_0/addrout_q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         1.444    -2.939    pc_dut_0/clk_out1
    SLICE_X8Y34          FDCE                                         r  pc_dut_0/addrout_q_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            pc_dut_0/addrout_q_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.465ns  (logic 1.466ns (26.816%)  route 4.000ns (73.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=123, routed)         4.000     5.465    pc_dut_0/AR[0]
    SLICE_X8Y34          FDCE                                         f  pc_dut_0/addrout_q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         1.444    -2.939    pc_dut_0/clk_out1
    SLICE_X8Y34          FDCE                                         r  pc_dut_0/addrout_q_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RF_state/data_in_q_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.342ns  (logic 1.466ns (27.436%)  route 3.876ns (72.564%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=123, routed)         3.876     5.342    RF_state/AR[0]
    SLICE_X8Y35          FDCE                                         f  RF_state/data_in_q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -6.056 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.474    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.383 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         1.445    -2.938    RF_state/clk_out1
    SLICE_X8Y35          FDCE                                         r  RF_state/data_in_q_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            RF_state/Tx_ready_q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.864ns  (logic 0.234ns (27.034%)  route 0.630ns (72.966%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=123, routed)         0.630     0.864    RF_state/AR[0]
    SLICE_X0Y46          FDCE                                         f  RF_state/Tx_ready_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         0.866    -1.238    RF_state/clk_out1
    SLICE_X0Y46          FDCE                                         r  RF_state/Tx_ready_q_reg/C

Slack:                    inf
  Source:                 Rx_ready
                            (input port)
  Destination:            RF_state/Tx_ready_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.919ns  (logic 0.255ns (27.750%)  route 0.664ns (72.250%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 f  Rx_ready (IN)
                         net (fo=0)                   0.000     0.000    Rx_ready
    K16                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  Rx_ready_IBUF_inst/O
                         net (fo=3, routed)           0.664     0.874    RF_state/Rx_ready_IBUF
    SLICE_X0Y46          LUT1 (Prop_lut1_I0_O)        0.045     0.919 r  RF_state/Tx_ready_q_i_2/O
                         net (fo=1, routed)           0.000     0.919    RF_state/Tx_ready_q_i_2_n_0
    SLICE_X0Y46          FDCE                                         r  RF_state/Tx_ready_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                   IBUF                         0.000     0.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         0.866    -1.238    RF_state/clk_out1
    SLICE_X0Y46          FDCE                                         r  RF_state/Tx_ready_q_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            serial_dut_0/counter_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.004ns  (logic 0.234ns (23.265%)  route 0.770ns (76.735%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns = ( 98.762 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=123, routed)         0.770     1.004    serial_dut_0/AR[0]
    SLICE_X1Y43          FDCE                                         f  serial_dut_0/counter_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480   100.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    97.338 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    97.868    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    97.897 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         0.866    98.762    serial_dut_0/clk_out1
    SLICE_X1Y43          FDCE                                         r  serial_dut_0/counter_q_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            serial_dut_0/enable_q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.004ns  (logic 0.234ns (23.265%)  route 0.770ns (76.735%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns = ( 98.762 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=123, routed)         0.770     1.004    serial_dut_0/AR[0]
    SLICE_X1Y43          FDCE                                         f  serial_dut_0/enable_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480   100.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    97.338 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    97.868    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    97.897 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         0.866    98.762    serial_dut_0/clk_out1
    SLICE_X1Y43          FDCE                                         r  serial_dut_0/enable_q_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            serial_dut_0/mode_reg_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.004ns  (logic 0.234ns (23.265%)  route 0.770ns (76.735%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns = ( 98.762 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=123, routed)         0.770     1.004    serial_dut_0/AR[0]
    SLICE_X1Y43          FDCE                                         f  serial_dut_0/mode_reg_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480   100.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    97.338 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    97.868    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    97.897 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         0.866    98.762    serial_dut_0/clk_out1
    SLICE_X1Y43          FDCE                                         r  serial_dut_0/mode_reg_q_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            serial_dut_0/mode_reg_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.004ns  (logic 0.234ns (23.265%)  route 0.770ns (76.735%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns = ( 98.762 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=123, routed)         0.770     1.004    serial_dut_0/AR[0]
    SLICE_X1Y43          FDCE                                         f  serial_dut_0/mode_reg_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480   100.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    97.338 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    97.868    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    97.897 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         0.866    98.762    serial_dut_0/clk_out1
    SLICE_X1Y43          FDCE                                         r  serial_dut_0/mode_reg_q_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            serial_dut_0/counter_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.008ns  (logic 0.234ns (23.164%)  route 0.775ns (76.836%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns = ( 98.762 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=123, routed)         0.775     1.008    serial_dut_0/AR[0]
    SLICE_X0Y43          FDCE                                         f  serial_dut_0/counter_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480   100.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    97.338 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    97.868    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    97.897 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         0.866    98.762    serial_dut_0/clk_out1
    SLICE_X0Y43          FDCE                                         r  serial_dut_0/counter_q_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            serial_dut_0/counter_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.008ns  (logic 0.234ns (23.164%)  route 0.775ns (76.836%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns = ( 98.762 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=123, routed)         0.775     1.008    serial_dut_0/AR[0]
    SLICE_X0Y43          FDCE                                         f  serial_dut_0/counter_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480   100.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    97.338 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    97.868    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    97.897 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         0.866    98.762    serial_dut_0/clk_out1
    SLICE_X0Y43          FDCE                                         r  serial_dut_0/counter_q_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            serial_dut_0/counter_q_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.008ns  (logic 0.234ns (23.164%)  route 0.775ns (76.836%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns = ( 98.762 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=123, routed)         0.775     1.008    serial_dut_0/AR[0]
    SLICE_X0Y43          FDCE                                         f  serial_dut_0/counter_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480   100.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    97.338 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    97.868    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    97.897 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         0.866    98.762    serial_dut_0/clk_out1
    SLICE_X0Y43          FDCE                                         r  serial_dut_0/counter_q_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            serial_dut_0/counter_q_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.008ns  (logic 0.234ns (23.164%)  route 0.775ns (76.836%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns = ( 98.762 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=123, routed)         0.775     1.008    serial_dut_0/AR[0]
    SLICE_X0Y43          FDCE                                         f  serial_dut_0/counter_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    R2                   IBUF                         0.000   100.000 f  CLK100MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.480   100.480    clk_wiz_dut/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    97.338 f  clk_wiz_dut/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    97.868    clk_wiz_dut/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    97.897 f  clk_wiz_dut/inst/clkout1_buf/O
                         net (fo=126, routed)         0.866    98.762    serial_dut_0/clk_out1
    SLICE_X0Y43          FDCE                                         r  serial_dut_0/counter_q_reg[4]/C  (IS_INVERTED)





