// Seed: 1306003521
module module_0 ();
endmodule
module module_1 (
    input  tri  id_0,
    input  tri1 id_1,
    output wand id_2
);
  wire id_4;
  module_0 modCall_1 ();
  assign id_2 = -1;
  assign id_2 = 1;
endmodule
module module_2 #(
    parameter id_1 = 32'd38,
    parameter id_5 = 32'd59,
    parameter id_7 = 32'd51
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    _id_5
);
  inout wire _id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire _id_1;
  logic [-1 : 1] id_6;
  ;
  always_latch @(*);
  wire _id_7;
  module_0 modCall_1 ();
  wire id_8;
  wire [~  -1 : id_1] id_9;
  wire id_10;
  wire [1 : id_5] id_11;
  logic [-1 : -1  -  id_1] id_12;
  ;
  assign id_6 = id_2;
  wire [id_7 : id_5] id_13;
endmodule
