$date
	Sat Oct 22 18:41:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#512605
b11101 !
1"
#512606
b11101 &
b11101 %
1$
#512607
0"
#512610
b1011000 &
b1011000 %
#512614
b101100 &
b101100 %
#512618
b10110 &
b10110 %
#512622
b1011 &
b1011 %
#512626
b100010 &
b100010 %
#512630
b10001 &
b10001 %
#512634
b110100 &
b110100 %
#512638
b11010 &
b11010 %
#512642
b1101 &
b1101 %
#512646
b101000 &
b101000 %
#512650
b10100 &
b10100 %
#512654
b1010 &
b1010 %
#512658
b101 &
b101 %
#512662
b10000 &
b10000 %
#512666
b1000 &
b1000 %
#512670
b100 &
b100 %
#512674
b10 &
b10 %
#512678
b1 &
1#
b1 %
#512682
b0 &
b0 %
0#
0$
#1544934
b1001 &
b1001 %
1$
b1001 !
1"
#1544935
0"
#1544938
b11100 &
b11100 %
#1544942
b1110 &
b1110 %
#1544946
b111 &
b111 %
#1544950
b10110 &
b10110 %
#1544954
b1011 &
b1011 %
#1544958
b100010 &
b100010 %
#1544962
b10001 &
b10001 %
#1544966
b110100 &
b110100 %
#1544970
b11010 &
b11010 %
#1544974
b1101 &
b1101 %
#1544978
b101000 &
b101000 %
#1544982
b10100 &
b10100 %
#1544986
b1010 &
b1010 %
#1544990
b101 &
b101 %
#1544994
b10000 &
b10000 %
#1544998
b1000 &
b1000 %
#1545002
b100 &
b100 %
#1545006
b10 &
b10 %
#1545010
b1 &
b1 %
1#
#1545014
b0 &
0#
b0 %
0$
#2580518
b10010 &
b10010 %
1$
b10010 !
1"
#2580519
0"
#2580522
b1001 &
b1001 %
#2580526
b11100 &
b11100 %
#2580530
b1110 &
b1110 %
#2580534
b111 &
b111 %
#2580538
b10110 &
b10110 %
#2580542
b1011 &
b1011 %
#2580546
b100010 &
b100010 %
#2580550
b10001 &
b10001 %
#2580554
b110100 &
b110100 %
#2580558
b11010 &
b11010 %
#2580562
b1101 &
b1101 %
#2580566
b101000 &
b101000 %
#2580570
b10100 &
b10100 %
#2580574
b1010 &
b1010 %
#2580578
b101 &
b101 %
#2580582
b10000 &
b10000 %
#2580586
b1000 &
b1000 %
#2580590
b100 &
b100 %
#2580594
b10 &
b10 %
#2580598
b1 &
1#
b1 %
#2580602
b0 &
b0 %
0#
0$
#4500012
