Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Mon Jan 15 06:12:28 2018
| Host         : travis-job-rohitk-singh-litex-buildenv-328919981.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_control_sets -verbose -file top_control_sets.rpt
| Design       : top
| Device       : xc7a35t
-----------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   141 |
| Unused register locations in slices containing registers |   247 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              96 |           50 |
| No           | No                    | Yes                    |               4 |            2 |
| No           | Yes                   | No                     |             558 |          229 |
| Yes          | No                    | No                     |             198 |           60 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1761 |          577 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+-----------------------------------------------------------------------------------------------+---------------------------------------------------+------------------+----------------+
| Clock Signal |                                         Enable Signal                                         |                  Set/Reset Signal                 | Slice Load Count | Bel Load Count |
+--------------+-----------------------------------------------------------------------------------------------+---------------------------------------------------+------------------+----------------+
|  clk200_clk  |                                                                                               |                                                   |                1 |              1 |
|  sys_clk     | serial_tx_i_1_n_0                                                                             | sys_rst                                           |                1 |              1 |
|  sys_clk     | i_i_1_n_0                                                                                     | sys_rst                                           |                1 |              1 |
|  clk200_clk  |                                                                                               | xilinxasyncresetsynchronizerimpl0                 |                1 |              2 |
|  sys_clk     |                                                                                               | xilinxasyncresetsynchronizerimpl0                 |                1 |              2 |
|  sys_clk     | lm32_cpu/instruction_unit/icache/refill_offset[3]_i_1_n_0                                     | sys_rst                                           |                1 |              2 |
|  sys_clk     | lm32_cpu/instruction_unit/icache/state[3]_i_1_n_0                                             | sys_rst                                           |                2 |              4 |
|  sys_clk     | basesoc_uart_phy_rx_bitcount                                                                  | basesoc_uart_phy_rx_bitcount[3]_i_1_n_0           |                1 |              4 |
|  sys_clk     | basesoc_uart_tx_fifo_do_read                                                                  | sys_rst                                           |                1 |              4 |
|  sys_clk     | lm32_cpu/load_store_unit/sdram_bankmachine0_level_reg[3][0]                                   | sys_rst                                           |                1 |              4 |
|  sys_clk     | basesoc_uart_tx_fifo_wrport_we                                                                | sys_rst                                           |                1 |              4 |
|  sys_clk     | lm32_cpu/load_store_unit/sdram_bankmachine1_level_reg[3][0]                                   | sys_rst                                           |                1 |              4 |
|  sys_clk     | basesoc_uart_rx_fifo_wrport_we                                                                | sys_rst                                           |                1 |              4 |
|  sys_clk     | lm32_cpu/instruction_unit/sdram_bankmachine7_level_reg[0]_0[0]                                | sys_rst                                           |                1 |              4 |
|  sys_clk     | sdram_time1[3]_i_1_n_0                                                                        | sys_rst                                           |                2 |              4 |
|  sys_clk     | lm32_cpu/load_store_unit/sdram_bankmachine4_level_reg[3][0]                                   | sys_rst                                           |                2 |              4 |
|  sys_clk     | basesoc_uart_rx_fifo_do_read                                                                  | sys_rst                                           |                1 |              4 |
|  sys_clk     | lm32_cpu/load_store_unit/sdram_bankmachine6_level_reg[3][0]                                   | sys_rst                                           |                2 |              4 |
|  sys_clk     | basesoc_uart_phy_sink_ready1213_out                                                           | basesoc_uart_phy_tx_bitcount[3]_i_1_n_0           |                2 |              4 |
|  sys_clk     | lm32_cpu/load_store_unit/sdram_bankmachine5_level_reg[3]_0[0]                                 | sys_rst                                           |                3 |              4 |
|  sys_clk     | lm32_cpu/load_store_unit/sdram_bankmachine2_level_reg[3][0]                                   | sys_rst                                           |                2 |              4 |
|  sys_clk     | basesoc_csrbank3_bitbang0_re                                                                  | sys_rst                                           |                1 |              4 |
|  clk200_clk  | reset_counter[3]_i_1_n_0                                                                      | clk200_rst                                        |                1 |              4 |
|  sys_clk     | lm32_cpu/load_store_unit/sdram_bankmachine3_level_reg[3][0]                                   | sys_rst                                           |                1 |              4 |
|  sys_clk     |                                                                                               | basesoc_interface3_bank_bus_dat_r[3]_i_1_n_0      |                1 |              4 |
|  sys_clk     | multiplexer_next_state                                                                        | sys_rst                                           |                1 |              4 |
|  sys_clk     | sdram_counter[4]_i_1_n_0                                                                      | sys_rst                                           |                1 |              5 |
|  sys_clk     | basesoc_uart_rx_fifo_level[4]_i_1_n_0                                                         | sys_rst                                           |                2 |              5 |
|  sys_clk     | basesoc_uart_tx_fifo_level[4]_i_1_n_0                                                         | sys_rst                                           |                1 |              5 |
|  sys_clk     | sdram_time0[4]_i_1_n_0                                                                        | sys_rst                                           |                2 |              5 |
|  sys_clk     | sdram_phaseinjector3_command_storage_full[5]_i_1_n_0                                          | sys_rst                                           |                2 |              6 |
|  sys_clk     | sdram_phaseinjector3_address_storage_full[13]_i_1_n_0                                         | sys_rst                                           |                1 |              6 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/byte_enable_m_reg[0] | lm32_cpu/load_store_unit/dcache/SR[0]             |                4 |              6 |
|  sys_clk     | sdram_phaseinjector2_address_storage_full[13]_i_1_n_0                                         | sys_rst                                           |                3 |              6 |
|  sys_clk     | sdram_phaseinjector2_command_storage_full[5]_i_1_n_0                                          | sys_rst                                           |                1 |              6 |
|  sys_clk     | sdram_storage_full[3]_i_1_n_0                                                                 | sys_rst                                           |                2 |              6 |
|  sys_clk     | sdram_phaseinjector0_command_storage_full[5]_i_1_n_0                                          | sys_rst                                           |                4 |              6 |
|  sys_clk     | sdram_phaseinjector1_address_storage_full[13]_i_1_n_0                                         | sys_rst                                           |                1 |              6 |
|  sys_clk     | sdram_phaseinjector0_address_storage_full[13]_i_1_n_0                                         | sys_rst                                           |                1 |              6 |
|  sys_clk     | sdram_phaseinjector1_command_storage_full[5]_i_1_n_0                                          | sys_rst                                           |                2 |              6 |
|  sys_clk     | dna_cnt[6]_i_1_n_0                                                                            | sys_rst                                           |                2 |              7 |
|  sys_clk     | sdram_phaseinjector2_wrdata_storage_full[23]_i_1_n_0                                          | sys_rst                                           |                5 |              8 |
|  sys_clk     | basesoc_uart_phy_source_payload_data[7]_i_1_n_0                                               |                                                   |                2 |              8 |
|  sys_clk     | sdram_phaseinjector1_address_storage_full[7]_i_1_n_0                                          | sys_rst                                           |                2 |              8 |
|  sys_clk     | sdram_phaseinjector1_wrdata_storage_full[23]_i_1_n_0                                          | sys_rst                                           |                2 |              8 |
|  sys_clk     | sdram_phaseinjector1_wrdata_storage_full[31]_i_1_n_0                                          | sys_rst                                           |                4 |              8 |
|  sys_clk     |                                                                                               | basesoc_interface1_bank_bus_dat_r[7]_i_1_n_0      |                7 |              8 |
|  sys_clk     |                                                                                               | basesoc_interface6_bank_bus_dat_r[7]_i_1_n_0      |                4 |              8 |
|  sys_clk     | p_4_out[23]                                                                                   | sys_rst                                           |                1 |              8 |
|  sys_clk     | p_4_out[7]                                                                                    | sys_rst                                           |                2 |              8 |
|  sys_clk     | p_4_out[15]                                                                                   | sys_rst                                           |                2 |              8 |
|  sys_clk     | p_4_out[31]                                                                                   | sys_rst                                           |                2 |              8 |
|  sys_clk     | sdram_phaseinjector3_wrdata_storage_full[7]_i_1_n_0                                           | sys_rst                                           |                3 |              8 |
|  sys_clk     | sdram_phaseinjector0_address_storage_full[7]_i_1_n_0                                          | sys_rst                                           |                2 |              8 |
|  sys_clk     | sdram_phaseinjector3_wrdata_storage_full[31]_i_1_n_0                                          | sys_rst                                           |                5 |              8 |
|  sys_clk     | sdram_phaseinjector3_wrdata_storage_full[23]_i_1_n_0                                          | sys_rst                                           |                1 |              8 |
|  sys_clk     | sdram_phaseinjector0_wrdata_storage_full[23]_i_1_n_0                                          | sys_rst                                           |                1 |              8 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/flush_set[7]_i_1__0_n_0                                       | sys_rst                                           |                3 |              8 |
|  sys_clk     | lm32_cpu/load_store_unit/E[0]                                                                 | sys_rst                                           |                3 |              8 |
|  sys_clk     | lm32_cpu/instruction_unit/icache/flush_set[7]_i_1_n_0                                         | sys_rst                                           |                3 |              8 |
|  sys_clk     | sdram_phaseinjector1_wrdata_storage_full[7]_i_1_n_0                                           | sys_rst                                           |                2 |              8 |
|  sys_clk     | basesoc_timer0_load_storage_full[15]_i_1_n_0                                                  | sys_rst                                           |                2 |              8 |
|  sys_clk     | basesoc_timer0_load_storage_full[31]_i_1_n_0                                                  | sys_rst                                           |                2 |              8 |
|  sys_clk     | i                                                                                             | sys_rst                                           |                3 |              8 |
|  sys_clk     | sdram_phaseinjector1_wrdata_storage_full[15]_i_1_n_0                                          | sys_rst                                           |                2 |              8 |
|  sys_clk     |                                                                                               | basesoc_interface4_bank_bus_dat_r[7]_i_1_n_0      |                7 |              8 |
|  sys_clk     | basesoc_uart_phy_rx_reg                                                                       | sys_rst                                           |                2 |              8 |
|  sys_clk     | sdram_phaseinjector3_address_storage_full[7]_i_1_n_0                                          | sys_rst                                           |                2 |              8 |
|  sys_clk     | sdram_phaseinjector2_wrdata_storage_full[7]_i_1_n_0                                           | sys_rst                                           |                1 |              8 |
|  sys_clk     |                                                                                               | basesoc_interface5_bank_bus_dat_r[7]_i_1_n_0      |                3 |              8 |
|  sys_clk     | sdram_phaseinjector0_wrdata_storage_full[31]_i_1_n_0                                          | sys_rst                                           |                4 |              8 |
|  sys_clk     | basesoc_timer0_load_storage_full[23]_i_1_n_0                                                  | sys_rst                                           |                1 |              8 |
|  sys_clk     | basesoc_timer0_reload_storage_full[15]_i_1_n_0                                                | sys_rst                                           |                4 |              8 |
|  sys_clk     | basesoc_uart_phy_tx_reg[7]_i_1_n_0                                                            | sys_rst                                           |                1 |              8 |
|  sys_clk     | basesoc_timer0_reload_storage_full[7]_i_1_n_0                                                 | sys_rst                                           |                2 |              8 |
|  sys_clk     | sdram_phaseinjector0_wrdata_storage_full[15]_i_1_n_0                                          | sys_rst                                           |                3 |              8 |
|  sys_clk     | basesoc_timer0_reload_storage_full[31]_i_1_n_0                                                | sys_rst                                           |                3 |              8 |
|  sys_clk     | sdram_phaseinjector2_wrdata_storage_full[31]_i_1_n_0                                          | sys_rst                                           |                1 |              8 |
|  sys_clk     | sdram_phaseinjector3_wrdata_storage_full[15]_i_1_n_0                                          | sys_rst                                           |                4 |              8 |
|  sys_clk     |                                                                                               | basesoc_interface2_bank_bus_dat_r[7]_i_1_n_0      |                7 |              8 |
|  sys_clk     | basesoc_timer0_reload_storage_full[23]_i_1_n_0                                                | sys_rst                                           |                1 |              8 |
|  sys_clk     | basesoc_timer0_load_storage_full[7]_i_1_n_0                                                   | sys_rst                                           |                1 |              8 |
|  sys_clk     | sdram_phaseinjector2_address_storage_full[7]_i_1_n_0                                          | sys_rst                                           |                1 |              8 |
|  sys_clk     | sdram_phaseinjector2_wrdata_storage_full[15]_i_1_n_0                                          | sys_rst                                           |                3 |              8 |
|  sys_clk     | sdram_phaseinjector0_wrdata_storage_full[7]_i_1_n_0                                           | sys_rst                                           |                4 |              8 |
|  sys_clk     | sdram_count[9]_i_2_n_0                                                                        | sdram_count[9]_i_1_n_0                            |                4 |             10 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg_0            |                                                   |                5 |             10 |
|  sys_clk     | lm32_cpu/instruction_unit/pc_f_reg[2]_0[0]                                                    |                                                   |                3 |             10 |
|  sys_clk     | temperature_status                                                                            | sys_rst                                           |                3 |             12 |
|  sys_clk     | vccint_status                                                                                 | sys_rst                                           |                5 |             12 |
|  sys_clk     | vccbram_status                                                                                | sys_rst                                           |                4 |             12 |
|  sys_clk     | vccaux_status                                                                                 | sys_rst                                           |                6 |             12 |
|  sys_clk     | sdram_bankmachine2_sel_row_adr                                                                |                                                   |                4 |             14 |
|  sys_clk     | sdram_bankmachine5_sel_row_adr                                                                |                                                   |                6 |             14 |
|  sys_clk     | sdram_bankmachine3_openrow[13]_i_1_n_0                                                        |                                                   |                4 |             14 |
|  sys_clk     | sdram_bankmachine6_sel_row_adr                                                                |                                                   |                4 |             14 |
|  sys_clk     | sdram_bankmachine0_openrow[13]_i_1_n_0                                                        |                                                   |                4 |             14 |
|  sys_clk     | sdram_bankmachine4_sel_row_adr                                                                |                                                   |                3 |             14 |
|  sys_clk     |                                                                                               | sdram_dfi_p1_address[13]_i_1_n_0                  |                8 |             14 |
|  sys_clk     | sdram_bankmachine1_openrow[13]_i_1_n_0                                                        |                                                   |                5 |             14 |
|  sys_clk     |                                                                                               | sdram_dfi_p2_address[13]_i_1_n_0                  |                8 |             14 |
|  sys_clk     | sdram_bankmachine7_openrow[13]_i_1_n_0                                                        |                                                   |                3 |             14 |
|  sys_clk     | basesoc_uart_rx_fifo_wrport_we                                                                |                                                   |                2 |             16 |
|  sys_clk     | basesoc_uart_tx_fifo_wrport_we                                                                |                                                   |                2 |             16 |
|  sys_clk     | sr[31]_i_1_n_0                                                                                | sys_rst                                           |                9 |             22 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/eba_reg[9]_0[0]                                               | sys_rst                                           |               11 |             23 |
|  sys_clk     | sdram_bandwidth_nwrites[0]_i_1_n_0                                                            | sdram_bandwidth_nwrites                           |                6 |             24 |
|  sys_clk     | sdram_bandwidth_nreads                                                                        | sdram_bandwidth_nwrites                           |                6 |             24 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/refill_address[31]_i_1_n_0                                    |                                                   |                9 |             28 |
|  sys_clk     | lm32_cpu/instruction_unit/icache/i_adr_o_reg[30]                                              | sys_rst                                           |                8 |             28 |
|  sys_clk     | lm32_cpu/instruction_unit/icache/refill_address[31]_i_1__0_n_0                                |                                                   |                8 |             30 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/restart_address_reg[31][0]                                    | sys_rst                                           |                9 |             30 |
|  sys_clk     |                                                                                               | basesoc_uart_phy_phase_accumulator_rx[30]_i_1_n_0 |                8 |             31 |
|  sys_clk     |                                                                                               | basesoc_uart_phy_phase_accumulator_tx[31]_i_1_n_0 |                8 |             32 |
|  sys_clk     | lm32_cpu/instruction_unit/E[0]                                                                | sys_rst                                           |               11 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/wb_load_complete                                                     | sys_rst                                           |               10 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/icache_refill_data_reg[31]                                           | sys_rst                                           |               11 |             32 |
|  sys_clk     | lm32_cpu/mc_arithmetic/result_x_reg[0]_0                                                      | sys_rst                                           |                7 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/sdram_bankmachine2_openrow_reg[11]                                   |                                                   |                4 |             32 |
|  sys_clk     | basesoc_timer0_update_value_re                                                                | sys_rst                                           |               10 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/im_reg[31]_0[0]                                               | sys_rst                                           |               24 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/sdram_bankmachine6_openrow_reg[1]                                    |                                                   |                4 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/d_cyc_o116_out                                                | sys_rst                                           |                7 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/sdram_bankmachine4_openrow_reg[1]                                    |                                                   |                4 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/sdram_bankmachine3_openrow_reg[1]                                    |                                                   |                4 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/sdram_bankmachine7_openrow_reg[1]_0                                  |                                                   |                4 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/sdram_bankmachine0_openrow_reg[1]                                    |                                                   |                4 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/sdram_bankmachine5_level_reg[3]                                      |                                                   |                4 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/sdram_bankmachine1_openrow_reg[1]                                    |                                                   |                4 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/d_cyc_o6_out                                                  | sys_rst                                           |               10 |             32 |
|  sys_clk     | sdram_bandwidth_period                                                                        | sys_rst                                           |                9 |             48 |
|  sys_clk     | sdram_bandwidth_update_re                                                                     | sys_rst                                           |               13 |             48 |
|  sys_clk     | dna_status                                                                                    | sys_rst                                           |               14 |             57 |
|  sys_clk     | lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0                                                      | sys_rst                                           |               24 |             70 |
|  sys_clk     | lm32_cpu/instruction_unit/pc_f_reg[2]_0[0]                                                    | sys_rst                                           |               26 |             92 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/reg_write_enable_q_w                                          |                                                   |               12 |             96 |
|  sys_clk     |                                                                                               |                                                   |               50 |             97 |
|  sys_clk     | sdram_inti_p0_rddata_valid                                                                    | sys_rst                                           |               56 |            128 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/byte_enable_m_reg[0] | sys_rst                                           |               53 |            161 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg_0            | sys_rst                                           |               72 |            221 |
|  sys_clk     |                                                                                               | sys_rst                                           |              168 |            423 |
+--------------+-----------------------------------------------------------------------------------------------+---------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 2      |                     3 |
| 4      |                    20 |
| 5      |                     4 |
| 6      |                    10 |
| 7      |                     1 |
| 8      |                    44 |
| 10     |                     3 |
| 12     |                     4 |
| 14     |                    10 |
| 16+    |                    39 |
+--------+-----------------------+


