[1] AMD: Southern Islands series instruction set architecture (2012)

[2] Cederman, D., Tsigas, P., Chaudhry, M.T.: Towards a software transactional memory for graphics processors. In: 10th Eurographics Conference on Parallel Graphics

and Visualization (EG PGV 2010), pp. 121–129 (2010)

[3] Chen, S., Peng, L.: Eﬃcient GPU hardware transactional memory through early

conﬂict resolution. In: 22nd International Symposium on High Performance Computer Architecture (HPCA 2016) (2016)

[4] Fung, W.W.L., Aamodt, T.M.: Energy eﬃcient GPU transactional memory via

space-time optimizations. In: 46th Annual IEEE/ACM International Symposium

on Microarchitecture (MICRO 2013), pp. 408–420 (2013)

[5] Fung, W.W.L., Singh, I., Brownsword, A., Aamodt, T.M.: Hardware transactional

memory for GPU architectures. In: 44th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2011), pp. 296–307 (2011)

[6] Harris, T., Larus, J., Rajwar, R.: Transactional Memory, 2nd edn. Morgan & Claypool Publishers, San Rafael (2010)

[7] Herlihy, M., Moss, J.E.B.: Transactional memory: architectural support for lockfree data structures. In: 20th Annual International Symposium on Computer Architecture (ISCA 1993), pp. 289–300 (1993)

[8] Holey, A., Zhai, A.: Lightweight software transactions on GPUs. In: 43rd International Conference on Parallel Processing (ICPP 2014), pp. 461–470 (2014)

[9] Minh, C.C., Chung, J., Kozyrakis, C., Olukotun, K.: STAMP: Stanford transactional applications for multi-processing. In: IEEE International Symposium on

Workload Characterization (IISWC 2008), pp. 35–46 (Sept 2008)

[10]  Shen, Q., Sharp, C., Blewitt, W., Ushaw, G., Morgan, G.: PR-STM: priority rule

based software transactions for the GPU. In: Träﬀ, J.L., Hunold, S., Versaci, F.

(eds.) Euro-Par 2015. LNCS, vol. 9233, pp. 361–372. Springer, Heidelberg (2015).

doi:10.1007/978-3-662-48096-0 28

[11]  Ubal, R., Jang, B., Mistry, P., Schaa, D., Kaeli, D.: Multi2Sim: a simulation framework for CPU-GPU computing. In: 21st International Conference on Parallel Architectures and Compilation Techniques (PACT 2012) (2012)

[12]  Xu, Y., Wang, R., Goswami, N., Li, T., Gao, L., Qian, D.: Software transactional

memory for GPU architectures. In: Annual IEEE/ACM International Symposium

on Code Generation and Optimization (CGO 2014), pp. 1:1–1:10 (2014)
