
Door_Locker_Security_System_MC2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001f30  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000016  00800060  00001f30  00001fc4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000003  00800076  00800076  00001fda  2**0
                  ALLOC
  3 .stab         000029c4  00000000  00000000  00001fdc  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00003041  00000000  00000000  000049a0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  000079e1  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  00007b21  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  00007c91  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  000098da  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  0000a7c5  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  0000b574  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  0000b6d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  0000b961  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000c12f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 00 07 	jmp	0xe00	; 0xe00 <__vector_7>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 cd 06 	jmp	0xd9a	; 0xd9a <__vector_9>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e0 e3       	ldi	r30, 0x30	; 48
      68:	ff e1       	ldi	r31, 0x1F	; 31
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a6 37       	cpi	r26, 0x76	; 118
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	a6 e7       	ldi	r26, 0x76	; 118
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a9 37       	cpi	r26, 0x79	; 121
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 6e 0d 	call	0x1adc	; 0x1adc <main>
      8a:	0c 94 96 0f 	jmp	0x1f2c	; 0x1f2c <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 5f 0f 	jmp	0x1ebe	; 0x1ebe <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 7b 0f 	jmp	0x1ef6	; 0x1ef6 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 6b 0f 	jmp	0x1ed6	; 0x1ed6 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 87 0f 	jmp	0x1f0e	; 0x1f0e <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 6b 0f 	jmp	0x1ed6	; 0x1ed6 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 87 0f 	jmp	0x1f0e	; 0x1f0e <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 5f 0f 	jmp	0x1ebe	; 0x1ebe <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 7b 0f 	jmp	0x1ef6	; 0x1ef6 <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 6b 0f 	jmp	0x1ed6	; 0x1ed6 <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 87 0f 	jmp	0x1f0e	; 0x1f0e <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 6b 0f 	jmp	0x1ed6	; 0x1ed6 <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 87 0f 	jmp	0x1f0e	; 0x1f0e <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 6b 0f 	jmp	0x1ed6	; 0x1ed6 <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 87 0f 	jmp	0x1f0e	; 0x1f0e <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 6f 0f 	jmp	0x1ede	; 0x1ede <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 8b 0f 	jmp	0x1f16	; 0x1f16 <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__stack+0x113>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__stack+0x10d>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__stack+0x117>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__stack+0xaf>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__stack+0x11>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__stack+0x65>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__stack+0x21>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__stack+0x19>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__stack+0x37>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__stack+0x2f>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__stack+0x89>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__stack+0x91>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__stack+0x91>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__stack+0xa9>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__stack+0xfd>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__stack+0x10d>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__stack+0xdf>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__stack+0xef>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0xe7>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__stack+0xfd>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__stack+0xff>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__stack+0x117>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <UART_init>:
 * 1. Setup the Frame format like number of data bits, parity bit type and number of stop bits.
 * 2. Enable the UART.
 * 3. Setup the UART baud rate.
 */
void UART_init(const UART_ConfigType *Config_Ptr)
{
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	00 d0       	rcall	.+0      	; 0xb4c <UART_init+0x6>
     b4c:	00 d0       	rcall	.+0      	; 0xb4e <UART_init+0x8>
     b4e:	cd b7       	in	r28, 0x3d	; 61
     b50:	de b7       	in	r29, 0x3e	; 62
     b52:	9c 83       	std	Y+4, r25	; 0x04
     b54:	8b 83       	std	Y+3, r24	; 0x03
	uint16 ubrr_value = 0;
     b56:	1a 82       	std	Y+2, r1	; 0x02
     b58:	19 82       	std	Y+1, r1	; 0x01
	/* U2X = 1 for double transmission speed */
	UCSRA_REG.Bits.U2X_Bit = 1;
     b5a:	eb e2       	ldi	r30, 0x2B	; 43
     b5c:	f0 e0       	ldi	r31, 0x00	; 0
     b5e:	80 81       	ld	r24, Z
     b60:	82 60       	ori	r24, 0x02	; 2
     b62:	80 83       	st	Z, r24
	 * RXEN  = 1 Receiver Enable
	 * RXEN  = 1 Transmitter Enable
	 * UCSZ2 = 0 For 8-bit data mode
	 * RXB8 & TXB8 not used for 8-bit data mode
	 ***********************************************************************/
	UCSRB_REG.Bits.TXEN_Bit = 1;
     b64:	ea e2       	ldi	r30, 0x2A	; 42
     b66:	f0 e0       	ldi	r31, 0x00	; 0
     b68:	80 81       	ld	r24, Z
     b6a:	88 60       	ori	r24, 0x08	; 8
     b6c:	80 83       	st	Z, r24
	UCSRB_REG.Bits.RXEN_Bit = 1;
     b6e:	ea e2       	ldi	r30, 0x2A	; 42
     b70:	f0 e0       	ldi	r31, 0x00	; 0
     b72:	80 81       	ld	r24, Z
     b74:	80 61       	ori	r24, 0x10	; 16
     b76:	80 83       	st	Z, r24

	/************************** UCSRC Description **************************
	 * URSEL   = 1 The URSEL must be one when writing the UCSRC
	 * UCPOL   = 0 Used with the Synchronous operation only
	 ***********************************************************************/
	UCSRC_REG.Bits.URSEL_Bit = 1;
     b78:	e0 e4       	ldi	r30, 0x40	; 64
     b7a:	f0 e0       	ldi	r31, 0x00	; 0
     b7c:	80 81       	ld	r24, Z
     b7e:	80 68       	ori	r24, 0x80	; 128
     b80:	80 83       	st	Z, r24
	UCSRC_REG.Bits.UCPOL_Bit = 0;
     b82:	e0 e4       	ldi	r30, 0x40	; 64
     b84:	f0 e0       	ldi	r31, 0x00	; 0
     b86:	80 81       	ld	r24, Z
     b88:	8e 7f       	andi	r24, 0xFE	; 254
     b8a:	80 83       	st	Z, r24

	/*
	 * insert the required mode in UMSEL bit of UCSRC Register
	 */
	UCSRC_REG.Bits.UMSEL_Bit = Config_Ptr->mode;
     b8c:	a0 e4       	ldi	r26, 0x40	; 64
     b8e:	b0 e0       	ldi	r27, 0x00	; 0
     b90:	eb 81       	ldd	r30, Y+3	; 0x03
     b92:	fc 81       	ldd	r31, Y+4	; 0x04
     b94:	80 81       	ld	r24, Z
     b96:	81 70       	andi	r24, 0x01	; 1
     b98:	81 70       	andi	r24, 0x01	; 1
     b9a:	98 2f       	mov	r25, r24
     b9c:	92 95       	swap	r25
     b9e:	99 0f       	add	r25, r25
     ba0:	99 0f       	add	r25, r25
     ba2:	90 7c       	andi	r25, 0xC0	; 192
     ba4:	8c 91       	ld	r24, X
     ba6:	8f 7b       	andi	r24, 0xBF	; 191
     ba8:	89 2b       	or	r24, r25
     baa:	8c 93       	st	X, r24

	/*
	 * insert the required parity mode in UPM1 bit (UPM0 and UPM1) of UCSRC Register
	 */
	UCSRC_REG.Byte = (UCSRC_REG.Byte & 0xCF) | ((Config_Ptr->parity) << 4);
     bac:	a0 e4       	ldi	r26, 0x40	; 64
     bae:	b0 e0       	ldi	r27, 0x00	; 0
     bb0:	e0 e4       	ldi	r30, 0x40	; 64
     bb2:	f0 e0       	ldi	r31, 0x00	; 0
     bb4:	80 81       	ld	r24, Z
     bb6:	28 2f       	mov	r18, r24
     bb8:	2f 7c       	andi	r18, 0xCF	; 207
     bba:	eb 81       	ldd	r30, Y+3	; 0x03
     bbc:	fc 81       	ldd	r31, Y+4	; 0x04
     bbe:	81 81       	ldd	r24, Z+1	; 0x01
     bc0:	88 2f       	mov	r24, r24
     bc2:	90 e0       	ldi	r25, 0x00	; 0
     bc4:	82 95       	swap	r24
     bc6:	92 95       	swap	r25
     bc8:	90 7f       	andi	r25, 0xF0	; 240
     bca:	98 27       	eor	r25, r24
     bcc:	80 7f       	andi	r24, 0xF0	; 240
     bce:	98 27       	eor	r25, r24
     bd0:	82 2b       	or	r24, r18
     bd2:	8c 93       	st	X, r24

	/*
	 * insert the required stop bit in USBS bit of UCSRC Register
	 */
	UCSRC_REG.Bits.USBS_Bit = Config_Ptr->stopBit;
     bd4:	a0 e4       	ldi	r26, 0x40	; 64
     bd6:	b0 e0       	ldi	r27, 0x00	; 0
     bd8:	eb 81       	ldd	r30, Y+3	; 0x03
     bda:	fc 81       	ldd	r31, Y+4	; 0x04
     bdc:	82 81       	ldd	r24, Z+2	; 0x02
     bde:	81 70       	andi	r24, 0x01	; 1
     be0:	81 70       	andi	r24, 0x01	; 1
     be2:	98 2f       	mov	r25, r24
     be4:	99 0f       	add	r25, r25
     be6:	99 0f       	add	r25, r25
     be8:	99 0f       	add	r25, r25
     bea:	8c 91       	ld	r24, X
     bec:	87 7f       	andi	r24, 0xF7	; 247
     bee:	89 2b       	or	r24, r25
     bf0:	8c 93       	st	X, r24

	/*
	 * insert the required character size in UCSZ bits(UCSZ0, UCSZ1 and UCSZ2) of UCSRC and UCSRB Register
	 */
	UCSRC_REG.Byte = (UCSRC_REG.Byte & 0xF9)
     bf2:	a0 e4       	ldi	r26, 0x40	; 64
     bf4:	b0 e0       	ldi	r27, 0x00	; 0
     bf6:	e0 e4       	ldi	r30, 0x40	; 64
     bf8:	f0 e0       	ldi	r31, 0x00	; 0
     bfa:	80 81       	ld	r24, Z
     bfc:	28 2f       	mov	r18, r24
     bfe:	29 7f       	andi	r18, 0xF9	; 249
     c00:	eb 81       	ldd	r30, Y+3	; 0x03
     c02:	fc 81       	ldd	r31, Y+4	; 0x04
     c04:	83 81       	ldd	r24, Z+3	; 0x03
     c06:	88 2f       	mov	r24, r24
     c08:	90 e0       	ldi	r25, 0x00	; 0
     c0a:	88 0f       	add	r24, r24
     c0c:	99 1f       	adc	r25, r25
     c0e:	86 70       	andi	r24, 0x06	; 6
     c10:	82 2b       	or	r24, r18
     c12:	8c 93       	st	X, r24
			| (((Config_Ptr->characterSize) << 1) & 0x06);

	/* Calculate the UBRR register value */
	ubrr_value = (uint16) (((F_CPU / ((Config_Ptr->baudRate) * 8UL))) - 1);
     c14:	eb 81       	ldd	r30, Y+3	; 0x03
     c16:	fc 81       	ldd	r31, Y+4	; 0x04
     c18:	84 81       	ldd	r24, Z+4	; 0x04
     c1a:	95 81       	ldd	r25, Z+5	; 0x05
     c1c:	a6 81       	ldd	r26, Z+6	; 0x06
     c1e:	b7 81       	ldd	r27, Z+7	; 0x07
     c20:	88 0f       	add	r24, r24
     c22:	99 1f       	adc	r25, r25
     c24:	aa 1f       	adc	r26, r26
     c26:	bb 1f       	adc	r27, r27
     c28:	88 0f       	add	r24, r24
     c2a:	99 1f       	adc	r25, r25
     c2c:	aa 1f       	adc	r26, r26
     c2e:	bb 1f       	adc	r27, r27
     c30:	88 0f       	add	r24, r24
     c32:	99 1f       	adc	r25, r25
     c34:	aa 1f       	adc	r26, r26
     c36:	bb 1f       	adc	r27, r27
     c38:	9c 01       	movw	r18, r24
     c3a:	ad 01       	movw	r20, r26
     c3c:	80 e0       	ldi	r24, 0x00	; 0
     c3e:	92 e1       	ldi	r25, 0x12	; 18
     c40:	aa e7       	ldi	r26, 0x7A	; 122
     c42:	b0 e0       	ldi	r27, 0x00	; 0
     c44:	bc 01       	movw	r22, r24
     c46:	cd 01       	movw	r24, r26
     c48:	0e 94 3d 0f 	call	0x1e7a	; 0x1e7a <__udivmodsi4>
     c4c:	da 01       	movw	r26, r20
     c4e:	c9 01       	movw	r24, r18
     c50:	01 97       	sbiw	r24, 0x01	; 1
     c52:	9a 83       	std	Y+2, r25	; 0x02
     c54:	89 83       	std	Y+1, r24	; 0x01

	/* First 8 bits from the BAUD_PRESCALE inside UBRRL and last 4 bits in UBRRH*/
	UBRRH_REG = ubrr_value >> 8;
     c56:	e0 e4       	ldi	r30, 0x40	; 64
     c58:	f0 e0       	ldi	r31, 0x00	; 0
     c5a:	89 81       	ldd	r24, Y+1	; 0x01
     c5c:	9a 81       	ldd	r25, Y+2	; 0x02
     c5e:	89 2f       	mov	r24, r25
     c60:	99 27       	eor	r25, r25
     c62:	80 83       	st	Z, r24
	UBRRL_REG = ubrr_value;
     c64:	e9 e2       	ldi	r30, 0x29	; 41
     c66:	f0 e0       	ldi	r31, 0x00	; 0
     c68:	89 81       	ldd	r24, Y+1	; 0x01
     c6a:	80 83       	st	Z, r24
}
     c6c:	0f 90       	pop	r0
     c6e:	0f 90       	pop	r0
     c70:	0f 90       	pop	r0
     c72:	0f 90       	pop	r0
     c74:	cf 91       	pop	r28
     c76:	df 91       	pop	r29
     c78:	08 95       	ret

00000c7a <UART_sendByte>:
/*
 * Description :
 * Functional responsible for send byte to another UART device.
 */
void UART_sendByte(const uint8 data)
{
     c7a:	df 93       	push	r29
     c7c:	cf 93       	push	r28
     c7e:	0f 92       	push	r0
     c80:	cd b7       	in	r28, 0x3d	; 61
     c82:	de b7       	in	r29, 0x3e	; 62
     c84:	89 83       	std	Y+1, r24	; 0x01
	/*
	 * UDRE flag is set when the Tx buffer (UDR) is empty and ready for
	 * transmitting a new byte so wait until this flag is set to one
	 */
	while (UCSRA_REG.Bits.UDRE_Bit == 0)
     c86:	eb e2       	ldi	r30, 0x2B	; 43
     c88:	f0 e0       	ldi	r31, 0x00	; 0
     c8a:	80 81       	ld	r24, Z
     c8c:	80 72       	andi	r24, 0x20	; 32
     c8e:	88 23       	and	r24, r24
     c90:	d1 f3       	breq	.-12     	; 0xc86 <UART_sendByte+0xc>

	/*
	 * Put the required data in the UDR register and it also clear the UDRE flag as
	 * the UDR register is not empty now
	 */
	UDR_REG = data;
     c92:	ec e2       	ldi	r30, 0x2C	; 44
     c94:	f0 e0       	ldi	r31, 0x00	; 0
     c96:	89 81       	ldd	r24, Y+1	; 0x01
     c98:	80 83       	st	Z, r24
}
     c9a:	0f 90       	pop	r0
     c9c:	cf 91       	pop	r28
     c9e:	df 91       	pop	r29
     ca0:	08 95       	ret

00000ca2 <UART_recieveByte>:
/*
 * Description :
 * Functional responsible for receive byte from another UART device.
 */
uint8 UART_recieveByte(void)
{
     ca2:	df 93       	push	r29
     ca4:	cf 93       	push	r28
     ca6:	cd b7       	in	r28, 0x3d	; 61
     ca8:	de b7       	in	r29, 0x3e	; 62
	/* RXC flag is set when the UART receive data so wait until this flag is set to one */
	while (UCSRA_REG.Bits.RXC_Bit == 0)
     caa:	eb e2       	ldi	r30, 0x2B	; 43
     cac:	f0 e0       	ldi	r31, 0x00	; 0
     cae:	80 81       	ld	r24, Z
     cb0:	80 78       	andi	r24, 0x80	; 128
     cb2:	88 23       	and	r24, r24
     cb4:	d1 f3       	breq	.-12     	; 0xcaa <UART_recieveByte+0x8>

	/*
	 * Read the received data from the Rx buffer (UDR)
	 * The RXC flag will be cleared after read the data
	 */
	return UDR_REG;
     cb6:	ec e2       	ldi	r30, 0x2C	; 44
     cb8:	f0 e0       	ldi	r31, 0x00	; 0
     cba:	80 81       	ld	r24, Z
}
     cbc:	cf 91       	pop	r28
     cbe:	df 91       	pop	r29
     cc0:	08 95       	ret

00000cc2 <UART_sendString>:
/*
 * Description :
 * Send the required string through UART to the other UART device.
 */
void UART_sendString(const uint8 *Str)
{
     cc2:	df 93       	push	r29
     cc4:	cf 93       	push	r28
     cc6:	00 d0       	rcall	.+0      	; 0xcc8 <UART_sendString+0x6>
     cc8:	0f 92       	push	r0
     cca:	cd b7       	in	r28, 0x3d	; 61
     ccc:	de b7       	in	r29, 0x3e	; 62
     cce:	9b 83       	std	Y+3, r25	; 0x03
     cd0:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
     cd2:	19 82       	std	Y+1, r1	; 0x01
     cd4:	0e c0       	rjmp	.+28     	; 0xcf2 <UART_sendString+0x30>

	/* Send the whole string */
	while (Str[i] != '\0')
	{
		UART_sendByte(Str[i]);
     cd6:	89 81       	ldd	r24, Y+1	; 0x01
     cd8:	28 2f       	mov	r18, r24
     cda:	30 e0       	ldi	r19, 0x00	; 0
     cdc:	8a 81       	ldd	r24, Y+2	; 0x02
     cde:	9b 81       	ldd	r25, Y+3	; 0x03
     ce0:	fc 01       	movw	r30, r24
     ce2:	e2 0f       	add	r30, r18
     ce4:	f3 1f       	adc	r31, r19
     ce6:	80 81       	ld	r24, Z
     ce8:	0e 94 3d 06 	call	0xc7a	; 0xc7a <UART_sendByte>
		i++;
     cec:	89 81       	ldd	r24, Y+1	; 0x01
     cee:	8f 5f       	subi	r24, 0xFF	; 255
     cf0:	89 83       	std	Y+1, r24	; 0x01
void UART_sendString(const uint8 *Str)
{
	uint8 i = 0;

	/* Send the whole string */
	while (Str[i] != '\0')
     cf2:	89 81       	ldd	r24, Y+1	; 0x01
     cf4:	28 2f       	mov	r18, r24
     cf6:	30 e0       	ldi	r19, 0x00	; 0
     cf8:	8a 81       	ldd	r24, Y+2	; 0x02
     cfa:	9b 81       	ldd	r25, Y+3	; 0x03
     cfc:	fc 01       	movw	r30, r24
     cfe:	e2 0f       	add	r30, r18
     d00:	f3 1f       	adc	r31, r19
     d02:	80 81       	ld	r24, Z
     d04:	88 23       	and	r24, r24
     d06:	39 f7       	brne	.-50     	; 0xcd6 <UART_sendString+0x14>
	{
		UART_sendByte(Str[i]);
		i++;
	}
}
     d08:	0f 90       	pop	r0
     d0a:	0f 90       	pop	r0
     d0c:	0f 90       	pop	r0
     d0e:	cf 91       	pop	r28
     d10:	df 91       	pop	r29
     d12:	08 95       	ret

00000d14 <UART_receiveString>:
/*
 * Description :
 * Receive the required string until the '#' symbol through UART from the other UART device.
 */
void UART_receiveString(uint8 *Str)
{
     d14:	0f 93       	push	r16
     d16:	1f 93       	push	r17
     d18:	df 93       	push	r29
     d1a:	cf 93       	push	r28
     d1c:	00 d0       	rcall	.+0      	; 0xd1e <UART_receiveString+0xa>
     d1e:	0f 92       	push	r0
     d20:	cd b7       	in	r28, 0x3d	; 61
     d22:	de b7       	in	r29, 0x3e	; 62
     d24:	9b 83       	std	Y+3, r25	; 0x03
     d26:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
     d28:	19 82       	std	Y+1, r1	; 0x01

	/* Receive the first byte */
	Str[i] = UART_recieveByte();
     d2a:	89 81       	ldd	r24, Y+1	; 0x01
     d2c:	28 2f       	mov	r18, r24
     d2e:	30 e0       	ldi	r19, 0x00	; 0
     d30:	8a 81       	ldd	r24, Y+2	; 0x02
     d32:	9b 81       	ldd	r25, Y+3	; 0x03
     d34:	8c 01       	movw	r16, r24
     d36:	02 0f       	add	r16, r18
     d38:	13 1f       	adc	r17, r19
     d3a:	0e 94 51 06 	call	0xca2	; 0xca2 <UART_recieveByte>
     d3e:	f8 01       	movw	r30, r16
     d40:	80 83       	st	Z, r24
     d42:	0f c0       	rjmp	.+30     	; 0xd62 <UART_receiveString+0x4e>

	/* Receive the whole string until the '#' */
	while (Str[i] != '#')
	{
		i++;
     d44:	89 81       	ldd	r24, Y+1	; 0x01
     d46:	8f 5f       	subi	r24, 0xFF	; 255
     d48:	89 83       	std	Y+1, r24	; 0x01
		Str[i] = UART_recieveByte();
     d4a:	89 81       	ldd	r24, Y+1	; 0x01
     d4c:	28 2f       	mov	r18, r24
     d4e:	30 e0       	ldi	r19, 0x00	; 0
     d50:	8a 81       	ldd	r24, Y+2	; 0x02
     d52:	9b 81       	ldd	r25, Y+3	; 0x03
     d54:	8c 01       	movw	r16, r24
     d56:	02 0f       	add	r16, r18
     d58:	13 1f       	adc	r17, r19
     d5a:	0e 94 51 06 	call	0xca2	; 0xca2 <UART_recieveByte>
     d5e:	f8 01       	movw	r30, r16
     d60:	80 83       	st	Z, r24

	/* Receive the first byte */
	Str[i] = UART_recieveByte();

	/* Receive the whole string until the '#' */
	while (Str[i] != '#')
     d62:	89 81       	ldd	r24, Y+1	; 0x01
     d64:	28 2f       	mov	r18, r24
     d66:	30 e0       	ldi	r19, 0x00	; 0
     d68:	8a 81       	ldd	r24, Y+2	; 0x02
     d6a:	9b 81       	ldd	r25, Y+3	; 0x03
     d6c:	fc 01       	movw	r30, r24
     d6e:	e2 0f       	add	r30, r18
     d70:	f3 1f       	adc	r31, r19
     d72:	80 81       	ld	r24, Z
     d74:	83 32       	cpi	r24, 0x23	; 35
     d76:	31 f7       	brne	.-52     	; 0xd44 <UART_receiveString+0x30>
		i++;
		Str[i] = UART_recieveByte();
	}

	/* After receiving the whole string plus the '#', replace the '#' with '\0' */
	Str[i] = '\0';
     d78:	89 81       	ldd	r24, Y+1	; 0x01
     d7a:	28 2f       	mov	r18, r24
     d7c:	30 e0       	ldi	r19, 0x00	; 0
     d7e:	8a 81       	ldd	r24, Y+2	; 0x02
     d80:	9b 81       	ldd	r25, Y+3	; 0x03
     d82:	fc 01       	movw	r30, r24
     d84:	e2 0f       	add	r30, r18
     d86:	f3 1f       	adc	r31, r19
     d88:	10 82       	st	Z, r1
}
     d8a:	0f 90       	pop	r0
     d8c:	0f 90       	pop	r0
     d8e:	0f 90       	pop	r0
     d90:	cf 91       	pop	r28
     d92:	df 91       	pop	r29
     d94:	1f 91       	pop	r17
     d96:	0f 91       	pop	r16
     d98:	08 95       	ret

00000d9a <__vector_9>:
/*******************************************************************************
 *                       Interrupt Service Routines                            *
 *******************************************************************************/

ISR(TIMER1_OVF_vect)
{
     d9a:	1f 92       	push	r1
     d9c:	0f 92       	push	r0
     d9e:	0f b6       	in	r0, 0x3f	; 63
     da0:	0f 92       	push	r0
     da2:	11 24       	eor	r1, r1
     da4:	2f 93       	push	r18
     da6:	3f 93       	push	r19
     da8:	4f 93       	push	r20
     daa:	5f 93       	push	r21
     dac:	6f 93       	push	r22
     dae:	7f 93       	push	r23
     db0:	8f 93       	push	r24
     db2:	9f 93       	push	r25
     db4:	af 93       	push	r26
     db6:	bf 93       	push	r27
     db8:	ef 93       	push	r30
     dba:	ff 93       	push	r31
     dbc:	df 93       	push	r29
     dbe:	cf 93       	push	r28
     dc0:	cd b7       	in	r28, 0x3d	; 61
     dc2:	de b7       	in	r29, 0x3e	; 62
	if (g_callBackPtr != NULL_PTR)
     dc4:	80 91 76 00 	lds	r24, 0x0076
     dc8:	90 91 77 00 	lds	r25, 0x0077
     dcc:	00 97       	sbiw	r24, 0x00	; 0
     dce:	29 f0       	breq	.+10     	; 0xdda <__vector_9+0x40>
	{
		/* Call the Call Back function in the application after the edge is detected */
		(*g_callBackPtr)();
     dd0:	e0 91 76 00 	lds	r30, 0x0076
     dd4:	f0 91 77 00 	lds	r31, 0x0077
     dd8:	09 95       	icall
	}
}
     dda:	cf 91       	pop	r28
     ddc:	df 91       	pop	r29
     dde:	ff 91       	pop	r31
     de0:	ef 91       	pop	r30
     de2:	bf 91       	pop	r27
     de4:	af 91       	pop	r26
     de6:	9f 91       	pop	r25
     de8:	8f 91       	pop	r24
     dea:	7f 91       	pop	r23
     dec:	6f 91       	pop	r22
     dee:	5f 91       	pop	r21
     df0:	4f 91       	pop	r20
     df2:	3f 91       	pop	r19
     df4:	2f 91       	pop	r18
     df6:	0f 90       	pop	r0
     df8:	0f be       	out	0x3f, r0	; 63
     dfa:	0f 90       	pop	r0
     dfc:	1f 90       	pop	r1
     dfe:	18 95       	reti

00000e00 <__vector_7>:

ISR(TIMER1_COMPA_vect)
{
     e00:	1f 92       	push	r1
     e02:	0f 92       	push	r0
     e04:	0f b6       	in	r0, 0x3f	; 63
     e06:	0f 92       	push	r0
     e08:	11 24       	eor	r1, r1
     e0a:	2f 93       	push	r18
     e0c:	3f 93       	push	r19
     e0e:	4f 93       	push	r20
     e10:	5f 93       	push	r21
     e12:	6f 93       	push	r22
     e14:	7f 93       	push	r23
     e16:	8f 93       	push	r24
     e18:	9f 93       	push	r25
     e1a:	af 93       	push	r26
     e1c:	bf 93       	push	r27
     e1e:	ef 93       	push	r30
     e20:	ff 93       	push	r31
     e22:	df 93       	push	r29
     e24:	cf 93       	push	r28
     e26:	cd b7       	in	r28, 0x3d	; 61
     e28:	de b7       	in	r29, 0x3e	; 62
	if (g_callBackPtr != NULL_PTR)
     e2a:	80 91 76 00 	lds	r24, 0x0076
     e2e:	90 91 77 00 	lds	r25, 0x0077
     e32:	00 97       	sbiw	r24, 0x00	; 0
     e34:	29 f0       	breq	.+10     	; 0xe40 <__vector_7+0x40>
	{
		/* Call the Call Back function in the application after the edge is detected */
		(*g_callBackPtr)();
     e36:	e0 91 76 00 	lds	r30, 0x0076
     e3a:	f0 91 77 00 	lds	r31, 0x0077
     e3e:	09 95       	icall
	}
}
     e40:	cf 91       	pop	r28
     e42:	df 91       	pop	r29
     e44:	ff 91       	pop	r31
     e46:	ef 91       	pop	r30
     e48:	bf 91       	pop	r27
     e4a:	af 91       	pop	r26
     e4c:	9f 91       	pop	r25
     e4e:	8f 91       	pop	r24
     e50:	7f 91       	pop	r23
     e52:	6f 91       	pop	r22
     e54:	5f 91       	pop	r21
     e56:	4f 91       	pop	r20
     e58:	3f 91       	pop	r19
     e5a:	2f 91       	pop	r18
     e5c:	0f 90       	pop	r0
     e5e:	0f be       	out	0x3f, r0	; 63
     e60:	0f 90       	pop	r0
     e62:	1f 90       	pop	r1
     e64:	18 95       	reti

00000e66 <Timer1_init>:
/*
 * Description :
 * Function to initialize the Timer driver.
 */
void Timer1_init(const TIMER1_ConfigType *Config_Ptr)
{
     e66:	df 93       	push	r29
     e68:	cf 93       	push	r28
     e6a:	00 d0       	rcall	.+0      	; 0xe6c <Timer1_init+0x6>
     e6c:	cd b7       	in	r28, 0x3d	; 61
     e6e:	de b7       	in	r29, 0x3e	; 62
     e70:	9a 83       	std	Y+2, r25	; 0x02
     e72:	89 83       	std	Y+1, r24	; 0x01
	 * FOC1A    = 1   Force Output Compare for Compare unit A (non-PWM mode)
	 * FOC1B    = 1   Force Output Compare for Compare unit B (non-PWM mode)
	 * WGM11:0        Waveform Generation Mode, selected in configuration
	 ***********************************************************************/

	TCCR1A_REG.Bits.FOC1A_Bit = 1;
     e74:	ef e4       	ldi	r30, 0x4F	; 79
     e76:	f0 e0       	ldi	r31, 0x00	; 0
     e78:	80 81       	ld	r24, Z
     e7a:	88 60       	ori	r24, 0x08	; 8
     e7c:	80 83       	st	Z, r24
	TCCR1A_REG.Bits.FOC1B_Bit = 1;
     e7e:	ef e4       	ldi	r30, 0x4F	; 79
     e80:	f0 e0       	ldi	r31, 0x00	; 0
     e82:	80 81       	ld	r24, Z
     e84:	84 60       	ori	r24, 0x04	; 4
     e86:	80 83       	st	Z, r24

	/*
	 * insert the required mode in WGM bits (WGM10 and WGM11) of TCCR1A Register
	 * and (WGM12 and WGM13) of TCCR1B Register
	 */
	if (Config_Ptr->mode == NORMAL_MODE)
     e88:	e9 81       	ldd	r30, Y+1	; 0x01
     e8a:	fa 81       	ldd	r31, Y+2	; 0x02
     e8c:	84 81       	ldd	r24, Z+4	; 0x04
     e8e:	88 23       	and	r24, r24
     e90:	a9 f4       	brne	.+42     	; 0xebc <Timer1_init+0x56>
	{
		TCCR1A_REG.Bits.WGM10_Bit = 0;
     e92:	ef e4       	ldi	r30, 0x4F	; 79
     e94:	f0 e0       	ldi	r31, 0x00	; 0
     e96:	80 81       	ld	r24, Z
     e98:	8e 7f       	andi	r24, 0xFE	; 254
     e9a:	80 83       	st	Z, r24
		TCCR1A_REG.Bits.WGM11_Bit = 0;
     e9c:	ef e4       	ldi	r30, 0x4F	; 79
     e9e:	f0 e0       	ldi	r31, 0x00	; 0
     ea0:	80 81       	ld	r24, Z
     ea2:	8d 7f       	andi	r24, 0xFD	; 253
     ea4:	80 83       	st	Z, r24
		TCCR1B_REG.Bits.WGM12_Bit = 0;
     ea6:	ee e4       	ldi	r30, 0x4E	; 78
     ea8:	f0 e0       	ldi	r31, 0x00	; 0
     eaa:	80 81       	ld	r24, Z
     eac:	87 7f       	andi	r24, 0xF7	; 247
     eae:	80 83       	st	Z, r24
		TCCR1B_REG.Bits.WGM13_Bit = 0;
     eb0:	ee e4       	ldi	r30, 0x4E	; 78
     eb2:	f0 e0       	ldi	r31, 0x00	; 0
     eb4:	80 81       	ld	r24, Z
     eb6:	8f 7e       	andi	r24, 0xEF	; 239
     eb8:	80 83       	st	Z, r24
     eba:	19 c0       	rjmp	.+50     	; 0xeee <Timer1_init+0x88>
	}
	else if (Config_Ptr->mode == CTC_MODE)
     ebc:	e9 81       	ldd	r30, Y+1	; 0x01
     ebe:	fa 81       	ldd	r31, Y+2	; 0x02
     ec0:	84 81       	ldd	r24, Z+4	; 0x04
     ec2:	84 30       	cpi	r24, 0x04	; 4
     ec4:	a1 f4       	brne	.+40     	; 0xeee <Timer1_init+0x88>
	{
		TCCR1A_REG.Bits.WGM10_Bit = 0;
     ec6:	ef e4       	ldi	r30, 0x4F	; 79
     ec8:	f0 e0       	ldi	r31, 0x00	; 0
     eca:	80 81       	ld	r24, Z
     ecc:	8e 7f       	andi	r24, 0xFE	; 254
     ece:	80 83       	st	Z, r24
		TCCR1A_REG.Bits.WGM11_Bit = 0;
     ed0:	ef e4       	ldi	r30, 0x4F	; 79
     ed2:	f0 e0       	ldi	r31, 0x00	; 0
     ed4:	80 81       	ld	r24, Z
     ed6:	8d 7f       	andi	r24, 0xFD	; 253
     ed8:	80 83       	st	Z, r24
		TCCR1B_REG.Bits.WGM12_Bit = 1;
     eda:	ee e4       	ldi	r30, 0x4E	; 78
     edc:	f0 e0       	ldi	r31, 0x00	; 0
     ede:	80 81       	ld	r24, Z
     ee0:	88 60       	ori	r24, 0x08	; 8
     ee2:	80 83       	st	Z, r24
		TCCR1B_REG.Bits.WGM13_Bit = 0;
     ee4:	ee e4       	ldi	r30, 0x4E	; 78
     ee6:	f0 e0       	ldi	r31, 0x00	; 0
     ee8:	80 81       	ld	r24, Z
     eea:	8f 7e       	andi	r24, 0xEF	; 239
     eec:	80 83       	st	Z, r24
	 * ICNC1    = 0   Input Capture Noise Canceller
	 * ICES1    = 0   Input Capture Edge Select
	 * WGM13:2        Waveform Generation Mode, selected in configuration
	 * CS12:0   = 0   Clock Select, selected in configuration
	 ***********************************************************************/
	TCCR1B_REG.Byte = (TCCR1B_REG.Byte & 0xF8) | (Config_Ptr->prescaler);
     eee:	ae e4       	ldi	r26, 0x4E	; 78
     ef0:	b0 e0       	ldi	r27, 0x00	; 0
     ef2:	ee e4       	ldi	r30, 0x4E	; 78
     ef4:	f0 e0       	ldi	r31, 0x00	; 0
     ef6:	80 81       	ld	r24, Z
     ef8:	98 2f       	mov	r25, r24
     efa:	98 7f       	andi	r25, 0xF8	; 248
     efc:	e9 81       	ldd	r30, Y+1	; 0x01
     efe:	fa 81       	ldd	r31, Y+2	; 0x02
     f00:	85 81       	ldd	r24, Z+5	; 0x05
     f02:	89 2b       	or	r24, r25
     f04:	8c 93       	st	X, r24

	TCNT1_REG = Config_Ptr->initial_value;
     f06:	ac e4       	ldi	r26, 0x4C	; 76
     f08:	b0 e0       	ldi	r27, 0x00	; 0
     f0a:	e9 81       	ldd	r30, Y+1	; 0x01
     f0c:	fa 81       	ldd	r31, Y+2	; 0x02
     f0e:	80 81       	ld	r24, Z
     f10:	91 81       	ldd	r25, Z+1	; 0x01
     f12:	11 96       	adiw	r26, 0x01	; 1
     f14:	9c 93       	st	X, r25
     f16:	8e 93       	st	-X, r24

	OCR1A_REG = Config_Ptr->compare_value;
     f18:	aa e4       	ldi	r26, 0x4A	; 74
     f1a:	b0 e0       	ldi	r27, 0x00	; 0
     f1c:	e9 81       	ldd	r30, Y+1	; 0x01
     f1e:	fa 81       	ldd	r31, Y+2	; 0x02
     f20:	82 81       	ldd	r24, Z+2	; 0x02
     f22:	93 81       	ldd	r25, Z+3	; 0x03
     f24:	11 96       	adiw	r26, 0x01	; 1
     f26:	9c 93       	st	X, r25
     f28:	8e 93       	st	-X, r24

	/* Enable Timer/Counter1 Output Compare A match interrupt */
	TIMSK_REG.Bits.OCIE1A_Bit = 1;
     f2a:	e9 e5       	ldi	r30, 0x59	; 89
     f2c:	f0 e0       	ldi	r31, 0x00	; 0
     f2e:	80 81       	ld	r24, Z
     f30:	80 61       	ori	r24, 0x10	; 16
     f32:	80 83       	st	Z, r24

	/* Enable Timer/Counter1 Overflow Interrupt */
	TIMSK_REG.Bits.TOIE1_Bit = 1;
     f34:	e9 e5       	ldi	r30, 0x59	; 89
     f36:	f0 e0       	ldi	r31, 0x00	; 0
     f38:	80 81       	ld	r24, Z
     f3a:	84 60       	ori	r24, 0x04	; 4
     f3c:	80 83       	st	Z, r24
}
     f3e:	0f 90       	pop	r0
     f40:	0f 90       	pop	r0
     f42:	cf 91       	pop	r28
     f44:	df 91       	pop	r29
     f46:	08 95       	ret

00000f48 <Timer1_deInit>:
/*
 * Description :
 * Function to disable the Timer1.
 */
void Timer1_deInit(void)
{
     f48:	df 93       	push	r29
     f4a:	cf 93       	push	r28
     f4c:	cd b7       	in	r28, 0x3d	; 61
     f4e:	de b7       	in	r29, 0x3e	; 62
	/* Clear All Timer1 Registers */
	TCCR1A_REG.Byte = 0;
     f50:	ef e4       	ldi	r30, 0x4F	; 79
     f52:	f0 e0       	ldi	r31, 0x00	; 0
     f54:	10 82       	st	Z, r1
	TCCR1B_REG.Byte = 0;
     f56:	ee e4       	ldi	r30, 0x4E	; 78
     f58:	f0 e0       	ldi	r31, 0x00	; 0
     f5a:	10 82       	st	Z, r1
	TCNT1_REG = 0;
     f5c:	ec e4       	ldi	r30, 0x4C	; 76
     f5e:	f0 e0       	ldi	r31, 0x00	; 0
     f60:	11 82       	std	Z+1, r1	; 0x01
     f62:	10 82       	st	Z, r1
	OCR1A_REG = 0;
     f64:	ea e4       	ldi	r30, 0x4A	; 74
     f66:	f0 e0       	ldi	r31, 0x00	; 0
     f68:	11 82       	std	Z+1, r1	; 0x01
     f6a:	10 82       	st	Z, r1

	/* Disable the Output Compare A match and Overflow interrupt */
	TIMSK_REG.Bits.OCIE1A_Bit = 1;
     f6c:	e9 e5       	ldi	r30, 0x59	; 89
     f6e:	f0 e0       	ldi	r31, 0x00	; 0
     f70:	80 81       	ld	r24, Z
     f72:	80 61       	ori	r24, 0x10	; 16
     f74:	80 83       	st	Z, r24
	TIMSK_REG.Bits.TOIE1_Bit = 1;
     f76:	e9 e5       	ldi	r30, 0x59	; 89
     f78:	f0 e0       	ldi	r31, 0x00	; 0
     f7a:	80 81       	ld	r24, Z
     f7c:	84 60       	ori	r24, 0x04	; 4
     f7e:	80 83       	st	Z, r24

	/* Reset the global pointer value */
	g_callBackPtr = NULL_PTR;
     f80:	10 92 77 00 	sts	0x0077, r1
     f84:	10 92 76 00 	sts	0x0076, r1
}
     f88:	cf 91       	pop	r28
     f8a:	df 91       	pop	r29
     f8c:	08 95       	ret

00000f8e <Timer1_setCallBack>:
/*
 * Description :
 * Function to set the Call Back function address.
 */
void Timer1_setCallBack(void (*a_ptr)(void))
{
     f8e:	df 93       	push	r29
     f90:	cf 93       	push	r28
     f92:	00 d0       	rcall	.+0      	; 0xf94 <Timer1_setCallBack+0x6>
     f94:	cd b7       	in	r28, 0x3d	; 61
     f96:	de b7       	in	r29, 0x3e	; 62
     f98:	9a 83       	std	Y+2, r25	; 0x02
     f9a:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the Call back function in a global variable */
	g_callBackPtr = a_ptr;
     f9c:	89 81       	ldd	r24, Y+1	; 0x01
     f9e:	9a 81       	ldd	r25, Y+2	; 0x02
     fa0:	90 93 77 00 	sts	0x0077, r25
     fa4:	80 93 76 00 	sts	0x0076, r24
}
     fa8:	0f 90       	pop	r0
     faa:	0f 90       	pop	r0
     fac:	cf 91       	pop	r28
     fae:	df 91       	pop	r29
     fb0:	08 95       	ret

00000fb2 <PWM_Timer0_init>:
/*
 * Description :
 * Function responsible for initialize the PWM driver.
 */
void PWM_Timer0_init(void)
{
     fb2:	df 93       	push	r29
     fb4:	cf 93       	push	r28
     fb6:	cd b7       	in	r28, 0x3d	; 61
     fb8:	de b7       	in	r29, 0x3e	; 62
	/* Set OC0 pin direction as output */
	GPIO_setupPinDirection(OC0_PORTID, OC0_PINID, PIN_OUTPUT);
     fba:	81 e0       	ldi	r24, 0x01	; 1
     fbc:	63 e0       	ldi	r22, 0x03	; 3
     fbe:	41 e0       	ldi	r20, 0x01	; 1
     fc0:	0e 94 04 09 	call	0x1208	; 0x1208 <GPIO_setupPinDirection>
	 * COM01:0  = 10  non-inverting fast PWM mode
	 * CS02:0   = 010 pre-scaler 8 => F_CPU/8
	 */

	/* Fast PWM mode */
	TCCR0_REG.Bits.WGM00_Bit = 1;
     fc4:	e3 e5       	ldi	r30, 0x53	; 83
     fc6:	f0 e0       	ldi	r31, 0x00	; 0
     fc8:	80 81       	ld	r24, Z
     fca:	80 64       	ori	r24, 0x40	; 64
     fcc:	80 83       	st	Z, r24
	TCCR0_REG.Bits.WGM01_Bit = 1;
     fce:	e3 e5       	ldi	r30, 0x53	; 83
     fd0:	f0 e0       	ldi	r31, 0x00	; 0
     fd2:	80 81       	ld	r24, Z
     fd4:	88 60       	ori	r24, 0x08	; 8
     fd6:	80 83       	st	Z, r24
	/* non inverting fast PWM */
	TCCR0_REG.Bits.COM01_Bit = 1;
     fd8:	e3 e5       	ldi	r30, 0x53	; 83
     fda:	f0 e0       	ldi	r31, 0x00	; 0
     fdc:	80 81       	ld	r24, Z
     fde:	80 62       	ori	r24, 0x20	; 32
     fe0:	80 83       	st	Z, r24
	/* pre-scaler 8 */
	TCCR0_REG.Bits.CS01_Bit = 1;
     fe2:	e3 e5       	ldi	r30, 0x53	; 83
     fe4:	f0 e0       	ldi	r31, 0x00	; 0
     fe6:	80 81       	ld	r24, Z
     fe8:	82 60       	ori	r24, 0x02	; 2
     fea:	80 83       	st	Z, r24
	/* OCR0 value is 0 as initial */
	OCR0_REG = 0;
     fec:	ec e5       	ldi	r30, 0x5C	; 92
     fee:	f0 e0       	ldi	r31, 0x00	; 0
     ff0:	10 82       	st	Z, r1
}
     ff2:	cf 91       	pop	r28
     ff4:	df 91       	pop	r29
     ff6:	08 95       	ret

00000ff8 <PWM_Timer0_Start>:
 * 4. Setup the compare value based on the required input duty cycle
 * 5. Setup the direction for OC0 as output pin through the GPIO driver.
 * 6. The generated PWM signal frequency will be 500Hz to control the DC Motor speed.
 */
void PWM_Timer0_Start(uint8 a_dutyCycle)
{
     ff8:	df 93       	push	r29
     ffa:	cf 93       	push	r28
     ffc:	0f 92       	push	r0
     ffe:	cd b7       	in	r28, 0x3d	; 61
    1000:	de b7       	in	r29, 0x3e	; 62
    1002:	89 83       	std	Y+1, r24	; 0x01
	/* If the input duty cycle greater than 100, then set it to 100 */
	if (a_dutyCycle > 100)
    1004:	89 81       	ldd	r24, Y+1	; 0x01
    1006:	85 36       	cpi	r24, 0x65	; 101
    1008:	10 f0       	brcs	.+4      	; 0x100e <PWM_Timer0_Start+0x16>
	{
		a_dutyCycle = 100;
    100a:	84 e6       	ldi	r24, 0x64	; 100
    100c:	89 83       	std	Y+1, r24	; 0x01
	/* If the input duty cycle less than 0, then set it to 0 */
	if (a_dutyCycle < 0)
	{
		a_dutyCycle = 0;
	}
	OCR0_REG = (uint8) ((uint16) a_dutyCycle * OC0_MAX_VALUE / 100);
    100e:	ec e5       	ldi	r30, 0x5C	; 92
    1010:	f0 e0       	ldi	r31, 0x00	; 0
    1012:	89 81       	ldd	r24, Y+1	; 0x01
    1014:	48 2f       	mov	r20, r24
    1016:	50 e0       	ldi	r21, 0x00	; 0
    1018:	ca 01       	movw	r24, r20
    101a:	9c 01       	movw	r18, r24
    101c:	22 0f       	add	r18, r18
    101e:	33 1f       	adc	r19, r19
    1020:	c9 01       	movw	r24, r18
    1022:	96 95       	lsr	r25
    1024:	98 2f       	mov	r25, r24
    1026:	88 27       	eor	r24, r24
    1028:	97 95       	ror	r25
    102a:	87 95       	ror	r24
    102c:	82 1b       	sub	r24, r18
    102e:	93 0b       	sbc	r25, r19
    1030:	84 0f       	add	r24, r20
    1032:	95 1f       	adc	r25, r21
    1034:	24 e6       	ldi	r18, 0x64	; 100
    1036:	30 e0       	ldi	r19, 0x00	; 0
    1038:	b9 01       	movw	r22, r18
    103a:	0e 94 29 0f 	call	0x1e52	; 0x1e52 <__udivmodhi4>
    103e:	cb 01       	movw	r24, r22
    1040:	80 83       	st	Z, r24
}
    1042:	0f 90       	pop	r0
    1044:	cf 91       	pop	r28
    1046:	df 91       	pop	r29
    1048:	08 95       	ret

0000104a <TWI_init>:
 * 	2. Set the required Prescaler.
 * 	3. Set the required Prescaler bit_rate.
 * 	4. Enable TWI.
 */
void TWI_init(const TWI_ConfigType *Config_Ptr)
{
    104a:	df 93       	push	r29
    104c:	cf 93       	push	r28
    104e:	00 d0       	rcall	.+0      	; 0x1050 <TWI_init+0x6>
    1050:	00 d0       	rcall	.+0      	; 0x1052 <TWI_init+0x8>
    1052:	cd b7       	in	r28, 0x3d	; 61
    1054:	de b7       	in	r29, 0x3e	; 62
    1056:	9a 83       	std	Y+2, r25	; 0x02
    1058:	89 83       	std	Y+1, r24	; 0x01
	/*
	 * Bit Rate: 400.000 kbps and F_CPU=8Mhz
	 * Insert the prescaler in (TWPS0 and TWPS1) Bits in TWSR register.
	 */
	switch (Config_Ptr->Prescaler)
    105a:	e9 81       	ldd	r30, Y+1	; 0x01
    105c:	fa 81       	ldd	r31, Y+2	; 0x02
    105e:	81 81       	ldd	r24, Z+1	; 0x01
    1060:	28 2f       	mov	r18, r24
    1062:	30 e0       	ldi	r19, 0x00	; 0
    1064:	3c 83       	std	Y+4, r19	; 0x04
    1066:	2b 83       	std	Y+3, r18	; 0x03
    1068:	8b 81       	ldd	r24, Y+3	; 0x03
    106a:	9c 81       	ldd	r25, Y+4	; 0x04
    106c:	81 30       	cpi	r24, 0x01	; 1
    106e:	91 05       	cpc	r25, r1
    1070:	21 f1       	breq	.+72     	; 0x10ba <TWI_init+0x70>
    1072:	2b 81       	ldd	r18, Y+3	; 0x03
    1074:	3c 81       	ldd	r19, Y+4	; 0x04
    1076:	22 30       	cpi	r18, 0x02	; 2
    1078:	31 05       	cpc	r19, r1
    107a:	2c f4       	brge	.+10     	; 0x1086 <TWI_init+0x3c>
    107c:	8b 81       	ldd	r24, Y+3	; 0x03
    107e:	9c 81       	ldd	r25, Y+4	; 0x04
    1080:	00 97       	sbiw	r24, 0x00	; 0
    1082:	61 f0       	breq	.+24     	; 0x109c <TWI_init+0x52>
    1084:	43 c0       	rjmp	.+134    	; 0x110c <TWI_init+0xc2>
    1086:	2b 81       	ldd	r18, Y+3	; 0x03
    1088:	3c 81       	ldd	r19, Y+4	; 0x04
    108a:	22 30       	cpi	r18, 0x02	; 2
    108c:	31 05       	cpc	r19, r1
    108e:	19 f1       	breq	.+70     	; 0x10d6 <TWI_init+0x8c>
    1090:	8b 81       	ldd	r24, Y+3	; 0x03
    1092:	9c 81       	ldd	r25, Y+4	; 0x04
    1094:	83 30       	cpi	r24, 0x03	; 3
    1096:	91 05       	cpc	r25, r1
    1098:	61 f1       	breq	.+88     	; 0x10f2 <TWI_init+0xa8>
    109a:	38 c0       	rjmp	.+112    	; 0x110c <TWI_init+0xc2>
	{
	case TWI_PRESCALER_1:
		TWBR_REG.Byte = 0x02;
    109c:	e0 e2       	ldi	r30, 0x20	; 32
    109e:	f0 e0       	ldi	r31, 0x00	; 0
    10a0:	82 e0       	ldi	r24, 0x02	; 2
    10a2:	80 83       	st	Z, r24
		TWSR_REG.Bits.TWPS0_Bit = 0;
    10a4:	e1 e2       	ldi	r30, 0x21	; 33
    10a6:	f0 e0       	ldi	r31, 0x00	; 0
    10a8:	80 81       	ld	r24, Z
    10aa:	8e 7f       	andi	r24, 0xFE	; 254
    10ac:	80 83       	st	Z, r24
		TWSR_REG.Bits.TWPS1_Bit = 0;
    10ae:	e1 e2       	ldi	r30, 0x21	; 33
    10b0:	f0 e0       	ldi	r31, 0x00	; 0
    10b2:	80 81       	ld	r24, Z
    10b4:	8d 7f       	andi	r24, 0xFD	; 253
    10b6:	80 83       	st	Z, r24
    10b8:	29 c0       	rjmp	.+82     	; 0x110c <TWI_init+0xc2>
		break;
	case TWI_PRESCALER_4:
		TWBR_REG.Byte = 0x00;
    10ba:	e0 e2       	ldi	r30, 0x20	; 32
    10bc:	f0 e0       	ldi	r31, 0x00	; 0
    10be:	10 82       	st	Z, r1
		TWSR_REG.Bits.TWPS0_Bit = 1;
    10c0:	e1 e2       	ldi	r30, 0x21	; 33
    10c2:	f0 e0       	ldi	r31, 0x00	; 0
    10c4:	80 81       	ld	r24, Z
    10c6:	81 60       	ori	r24, 0x01	; 1
    10c8:	80 83       	st	Z, r24
		TWSR_REG.Bits.TWPS1_Bit = 0;
    10ca:	e1 e2       	ldi	r30, 0x21	; 33
    10cc:	f0 e0       	ldi	r31, 0x00	; 0
    10ce:	80 81       	ld	r24, Z
    10d0:	8d 7f       	andi	r24, 0xFD	; 253
    10d2:	80 83       	st	Z, r24
    10d4:	1b c0       	rjmp	.+54     	; 0x110c <TWI_init+0xc2>
		break;
	case TWI_PRESCALER_16:
		TWBR_REG.Byte = 0x00;
    10d6:	e0 e2       	ldi	r30, 0x20	; 32
    10d8:	f0 e0       	ldi	r31, 0x00	; 0
    10da:	10 82       	st	Z, r1
		TWSR_REG.Bits.TWPS0_Bit = 0;
    10dc:	e1 e2       	ldi	r30, 0x21	; 33
    10de:	f0 e0       	ldi	r31, 0x00	; 0
    10e0:	80 81       	ld	r24, Z
    10e2:	8e 7f       	andi	r24, 0xFE	; 254
    10e4:	80 83       	st	Z, r24
		TWSR_REG.Bits.TWPS1_Bit = 1;
    10e6:	e1 e2       	ldi	r30, 0x21	; 33
    10e8:	f0 e0       	ldi	r31, 0x00	; 0
    10ea:	80 81       	ld	r24, Z
    10ec:	82 60       	ori	r24, 0x02	; 2
    10ee:	80 83       	st	Z, r24
    10f0:	0d c0       	rjmp	.+26     	; 0x110c <TWI_init+0xc2>
		break;
	case TWI_PRESCALER_64:
		TWBR_REG.Byte = 0x00;
    10f2:	e0 e2       	ldi	r30, 0x20	; 32
    10f4:	f0 e0       	ldi	r31, 0x00	; 0
    10f6:	10 82       	st	Z, r1
		TWSR_REG.Bits.TWPS0_Bit = 1;
    10f8:	e1 e2       	ldi	r30, 0x21	; 33
    10fa:	f0 e0       	ldi	r31, 0x00	; 0
    10fc:	80 81       	ld	r24, Z
    10fe:	81 60       	ori	r24, 0x01	; 1
    1100:	80 83       	st	Z, r24
		TWSR_REG.Bits.TWPS1_Bit = 1;
    1102:	e1 e2       	ldi	r30, 0x21	; 33
    1104:	f0 e0       	ldi	r31, 0x00	; 0
    1106:	80 81       	ld	r24, Z
    1108:	82 60       	ori	r24, 0x02	; 2
    110a:	80 83       	st	Z, r24
		break;
	}

	/* Insert the required address in TWAR salve address register */
	TWAR_REG.Byte = ((Config_Ptr->address) << 1);
    110c:	a2 e2       	ldi	r26, 0x22	; 34
    110e:	b0 e0       	ldi	r27, 0x00	; 0
    1110:	e9 81       	ldd	r30, Y+1	; 0x01
    1112:	fa 81       	ldd	r31, Y+2	; 0x02
    1114:	80 81       	ld	r24, Z
    1116:	88 0f       	add	r24, r24
    1118:	8c 93       	st	X, r24

	/* Enable TWI */
	TWCR_REG.Bits.TWEN_Bit = 1;
    111a:	e6 e5       	ldi	r30, 0x56	; 86
    111c:	f0 e0       	ldi	r31, 0x00	; 0
    111e:	80 81       	ld	r24, Z
    1120:	84 60       	ori	r24, 0x04	; 4
    1122:	80 83       	st	Z, r24
}
    1124:	0f 90       	pop	r0
    1126:	0f 90       	pop	r0
    1128:	0f 90       	pop	r0
    112a:	0f 90       	pop	r0
    112c:	cf 91       	pop	r28
    112e:	df 91       	pop	r29
    1130:	08 95       	ret

00001132 <TWI_start>:

/*
 * Description : Function to send start bit to the frame.
 */
void TWI_start(void)
{
    1132:	df 93       	push	r29
    1134:	cf 93       	push	r28
    1136:	cd b7       	in	r28, 0x3d	; 61
    1138:	de b7       	in	r29, 0x3e	; 62
	 * TWSTO  = 0 We don't need to generate stop condition in generate start condition mode
	 * TWSTA  = 1 generating start condition
	 * TWEA   = 0 We don't need to generate acknowledge pulse in generate start condition mode
	 * TWINT  = 1 Clear the TWINT flag before reading the data
	 ***********************************************************************/
	TWCR_REG.Byte = 0xA4;
    113a:	e6 e5       	ldi	r30, 0x56	; 86
    113c:	f0 e0       	ldi	r31, 0x00	; 0
    113e:	84 ea       	ldi	r24, 0xA4	; 164
    1140:	80 83       	st	Z, r24

	/* Wait for TWINT flag set in TWCR Register (start bit is send successfully) */
	while (TWCR_REG.Bits.TWINT_Bit == 0)
    1142:	e6 e5       	ldi	r30, 0x56	; 86
    1144:	f0 e0       	ldi	r31, 0x00	; 0
    1146:	80 81       	ld	r24, Z
    1148:	80 78       	andi	r24, 0x80	; 128
    114a:	88 23       	and	r24, r24
    114c:	d1 f3       	breq	.-12     	; 0x1142 <TWI_start+0x10>
		;
}
    114e:	cf 91       	pop	r28
    1150:	df 91       	pop	r29
    1152:	08 95       	ret

00001154 <TWI_stop>:

/*
 * Description : Function to send stop bit to the frame.
 */
void TWI_stop(void)
{
    1154:	df 93       	push	r29
    1156:	cf 93       	push	r28
    1158:	cd b7       	in	r28, 0x3d	; 61
    115a:	de b7       	in	r29, 0x3e	; 62
	 * TWSTO  = 1 generating stop condition
	 * TWSTA  = 0 We don't need to generate start condition in generate stop condition mode
	 * TWEA   = 0 We don't need to generate acknowledge pulse in generate stop condition mode
	 * TWINT  = 1 Clear the TWINT flag before reading the data
	 ***********************************************************************/
	TWCR_REG.Byte = 0x94;
    115c:	e6 e5       	ldi	r30, 0x56	; 86
    115e:	f0 e0       	ldi	r31, 0x00	; 0
    1160:	84 e9       	ldi	r24, 0x94	; 148
    1162:	80 83       	st	Z, r24
}
    1164:	cf 91       	pop	r28
    1166:	df 91       	pop	r29
    1168:	08 95       	ret

0000116a <TWI_writeByte>:

/*
 * Description : Function to write a data on TWI data Register and send it.
 */
void TWI_writeByte(uint8 data)
{
    116a:	df 93       	push	r29
    116c:	cf 93       	push	r28
    116e:	0f 92       	push	r0
    1170:	cd b7       	in	r28, 0x3d	; 61
    1172:	de b7       	in	r29, 0x3e	; 62
    1174:	89 83       	std	Y+1, r24	; 0x01
	/* Put data On TWI data Register */
	TWDR_REG.Byte = data;
    1176:	e3 e2       	ldi	r30, 0x23	; 35
    1178:	f0 e0       	ldi	r31, 0x00	; 0
    117a:	89 81       	ldd	r24, Y+1	; 0x01
    117c:	80 83       	st	Z, r24
	 * TWSTO  = 0 We don't need to generate stop condition in send data mode
	 * TWSTA  = 0 We don't need to generate start condition in send data mode
	 * TWEA   = 0 We don't need to generate acknowledge pulse in send data mode
	 * TWINT  = 1 Clear the TWINT flag before reading the data
	 ***********************************************************************/
	TWCR_REG.Byte = 0x84;
    117e:	e6 e5       	ldi	r30, 0x56	; 86
    1180:	f0 e0       	ldi	r31, 0x00	; 0
    1182:	84 e8       	ldi	r24, 0x84	; 132
    1184:	80 83       	st	Z, r24

	/* Wait for TWINT flag set in TWCR Register(data is send successfully) */
	while (TWCR_REG.Bits.TWINT_Bit == 0)
    1186:	e6 e5       	ldi	r30, 0x56	; 86
    1188:	f0 e0       	ldi	r31, 0x00	; 0
    118a:	80 81       	ld	r24, Z
    118c:	80 78       	andi	r24, 0x80	; 128
    118e:	88 23       	and	r24, r24
    1190:	d1 f3       	breq	.-12     	; 0x1186 <TWI_writeByte+0x1c>
		;
}
    1192:	0f 90       	pop	r0
    1194:	cf 91       	pop	r28
    1196:	df 91       	pop	r29
    1198:	08 95       	ret

0000119a <TWI_readByteWithACK>:

/*
 * Description : Function to read a data and send ACK after reading.
 */
uint8 TWI_readByteWithACK(void)
{
    119a:	df 93       	push	r29
    119c:	cf 93       	push	r28
    119e:	cd b7       	in	r28, 0x3d	; 61
    11a0:	de b7       	in	r29, 0x3e	; 62
	 * TWSTO  = 0 We don't need to generate stop condition in receive mode
	 * TWSTA  = 0 We don't need to generate start condition in receive mode
	 * TWEA   = 1 generating acknowledge pulse
	 * TWINT  = 1 Clear the TWINT flag before reading the data
	 ***********************************************************************/
	TWCR_REG.Byte = 0XC4;
    11a2:	e6 e5       	ldi	r30, 0x56	; 86
    11a4:	f0 e0       	ldi	r31, 0x00	; 0
    11a6:	84 ec       	ldi	r24, 0xC4	; 196
    11a8:	80 83       	st	Z, r24

	/* Wait for TWINT flag set in TWCR Register (data received successfully) */
	while (TWCR_REG.Bits.TWINT_Bit == 0)
    11aa:	e6 e5       	ldi	r30, 0x56	; 86
    11ac:	f0 e0       	ldi	r31, 0x00	; 0
    11ae:	80 81       	ld	r24, Z
    11b0:	80 78       	andi	r24, 0x80	; 128
    11b2:	88 23       	and	r24, r24
    11b4:	d1 f3       	breq	.-12     	; 0x11aa <TWI_readByteWithACK+0x10>
		;
	/* Read Data */
	return (TWDR_REG.Byte);
    11b6:	e3 e2       	ldi	r30, 0x23	; 35
    11b8:	f0 e0       	ldi	r31, 0x00	; 0
    11ba:	80 81       	ld	r24, Z
}
    11bc:	cf 91       	pop	r28
    11be:	df 91       	pop	r29
    11c0:	08 95       	ret

000011c2 <TWI_readByteWithNACK>:

/*
 * Description : Function to read a data and send NACK after reading.
 */
uint8 TWI_readByteWithNACK(void)
{
    11c2:	df 93       	push	r29
    11c4:	cf 93       	push	r28
    11c6:	cd b7       	in	r28, 0x3d	; 61
    11c8:	de b7       	in	r29, 0x3e	; 62
	 * TWSTO  = 0 We don't need to generate stop condition in receive mode
	 * TWSTA  = 0 We don't need to generate start condition in receive mode
	 * TWEA   = 0 We don't need to generate acknowledge pulse as we are in receive mode with NACK
	 * TWINT  = 1 Clear the TWINT flag before reading the data
	 ***********************************************************************/
	TWCR_REG.Byte = 0x84;
    11ca:	e6 e5       	ldi	r30, 0x56	; 86
    11cc:	f0 e0       	ldi	r31, 0x00	; 0
    11ce:	84 e8       	ldi	r24, 0x84	; 132
    11d0:	80 83       	st	Z, r24

	/* Wait for TWINT flag set in TWCR Register (data received successfully) */
	while (TWCR_REG.Bits.TWINT_Bit == 0)
    11d2:	e6 e5       	ldi	r30, 0x56	; 86
    11d4:	f0 e0       	ldi	r31, 0x00	; 0
    11d6:	80 81       	ld	r24, Z
    11d8:	80 78       	andi	r24, 0x80	; 128
    11da:	88 23       	and	r24, r24
    11dc:	d1 f3       	breq	.-12     	; 0x11d2 <TWI_readByteWithNACK+0x10>
		;
	/* Read Data */
	return (TWDR_REG.Byte);
    11de:	e3 e2       	ldi	r30, 0x23	; 35
    11e0:	f0 e0       	ldi	r31, 0x00	; 0
    11e2:	80 81       	ld	r24, Z
}
    11e4:	cf 91       	pop	r28
    11e6:	df 91       	pop	r29
    11e8:	08 95       	ret

000011ea <TWI_getStatus>:

/*
 * Description : Function to get the TWSR register value(status).
 */
uint8 TWI_getStatus(void)
{
    11ea:	df 93       	push	r29
    11ec:	cf 93       	push	r28
    11ee:	0f 92       	push	r0
    11f0:	cd b7       	in	r28, 0x3d	; 61
    11f2:	de b7       	in	r29, 0x3e	; 62
	uint8 status;
	/* masking to eliminate first 3 bits and get the last 5 bits (status bits) */
	status = (TWSR_REG.Byte) & 0xF8;
    11f4:	e1 e2       	ldi	r30, 0x21	; 33
    11f6:	f0 e0       	ldi	r31, 0x00	; 0
    11f8:	80 81       	ld	r24, Z
    11fa:	88 7f       	andi	r24, 0xF8	; 248
    11fc:	89 83       	std	Y+1, r24	; 0x01
	return status;
    11fe:	89 81       	ldd	r24, Y+1	; 0x01
}
    1200:	0f 90       	pop	r0
    1202:	cf 91       	pop	r28
    1204:	df 91       	pop	r29
    1206:	08 95       	ret

00001208 <GPIO_setupPinDirection>:
 * Setup the direction of the required pin input/output.
 * If the input port number or pin number are not correct, The function will not handle the request.
 */
void GPIO_setupPinDirection(uint8 port_num, uint8 pin_num,
		GPIO_PinDirectionType direction)
{
    1208:	df 93       	push	r29
    120a:	cf 93       	push	r28
    120c:	00 d0       	rcall	.+0      	; 0x120e <GPIO_setupPinDirection+0x6>
    120e:	00 d0       	rcall	.+0      	; 0x1210 <GPIO_setupPinDirection+0x8>
    1210:	0f 92       	push	r0
    1212:	cd b7       	in	r28, 0x3d	; 61
    1214:	de b7       	in	r29, 0x3e	; 62
    1216:	89 83       	std	Y+1, r24	; 0x01
    1218:	6a 83       	std	Y+2, r22	; 0x02
    121a:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if ((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    121c:	8a 81       	ldd	r24, Y+2	; 0x02
    121e:	88 30       	cpi	r24, 0x08	; 8
    1220:	08 f0       	brcs	.+2      	; 0x1224 <GPIO_setupPinDirection+0x1c>
    1222:	d5 c0       	rjmp	.+426    	; 0x13ce <GPIO_setupPinDirection+0x1c6>
    1224:	89 81       	ldd	r24, Y+1	; 0x01
    1226:	84 30       	cpi	r24, 0x04	; 4
    1228:	08 f0       	brcs	.+2      	; 0x122c <GPIO_setupPinDirection+0x24>
    122a:	d1 c0       	rjmp	.+418    	; 0x13ce <GPIO_setupPinDirection+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Setup the pin direction as required */
		switch (port_num)
    122c:	89 81       	ldd	r24, Y+1	; 0x01
    122e:	28 2f       	mov	r18, r24
    1230:	30 e0       	ldi	r19, 0x00	; 0
    1232:	3d 83       	std	Y+5, r19	; 0x05
    1234:	2c 83       	std	Y+4, r18	; 0x04
    1236:	8c 81       	ldd	r24, Y+4	; 0x04
    1238:	9d 81       	ldd	r25, Y+5	; 0x05
    123a:	81 30       	cpi	r24, 0x01	; 1
    123c:	91 05       	cpc	r25, r1
    123e:	09 f4       	brne	.+2      	; 0x1242 <GPIO_setupPinDirection+0x3a>
    1240:	43 c0       	rjmp	.+134    	; 0x12c8 <GPIO_setupPinDirection+0xc0>
    1242:	2c 81       	ldd	r18, Y+4	; 0x04
    1244:	3d 81       	ldd	r19, Y+5	; 0x05
    1246:	22 30       	cpi	r18, 0x02	; 2
    1248:	31 05       	cpc	r19, r1
    124a:	2c f4       	brge	.+10     	; 0x1256 <GPIO_setupPinDirection+0x4e>
    124c:	8c 81       	ldd	r24, Y+4	; 0x04
    124e:	9d 81       	ldd	r25, Y+5	; 0x05
    1250:	00 97       	sbiw	r24, 0x00	; 0
    1252:	71 f0       	breq	.+28     	; 0x1270 <GPIO_setupPinDirection+0x68>
    1254:	bc c0       	rjmp	.+376    	; 0x13ce <GPIO_setupPinDirection+0x1c6>
    1256:	2c 81       	ldd	r18, Y+4	; 0x04
    1258:	3d 81       	ldd	r19, Y+5	; 0x05
    125a:	22 30       	cpi	r18, 0x02	; 2
    125c:	31 05       	cpc	r19, r1
    125e:	09 f4       	brne	.+2      	; 0x1262 <GPIO_setupPinDirection+0x5a>
    1260:	5f c0       	rjmp	.+190    	; 0x1320 <GPIO_setupPinDirection+0x118>
    1262:	8c 81       	ldd	r24, Y+4	; 0x04
    1264:	9d 81       	ldd	r25, Y+5	; 0x05
    1266:	83 30       	cpi	r24, 0x03	; 3
    1268:	91 05       	cpc	r25, r1
    126a:	09 f4       	brne	.+2      	; 0x126e <GPIO_setupPinDirection+0x66>
    126c:	85 c0       	rjmp	.+266    	; 0x1378 <GPIO_setupPinDirection+0x170>
    126e:	af c0       	rjmp	.+350    	; 0x13ce <GPIO_setupPinDirection+0x1c6>
		{
		case PORTA_ID:
			if (direction == PIN_OUTPUT)
    1270:	8b 81       	ldd	r24, Y+3	; 0x03
    1272:	81 30       	cpi	r24, 0x01	; 1
    1274:	a1 f4       	brne	.+40     	; 0x129e <GPIO_setupPinDirection+0x96>
			{
				SET_BIT(DDRA_REG.Byte, pin_num);
    1276:	aa e3       	ldi	r26, 0x3A	; 58
    1278:	b0 e0       	ldi	r27, 0x00	; 0
    127a:	ea e3       	ldi	r30, 0x3A	; 58
    127c:	f0 e0       	ldi	r31, 0x00	; 0
    127e:	80 81       	ld	r24, Z
    1280:	48 2f       	mov	r20, r24
    1282:	8a 81       	ldd	r24, Y+2	; 0x02
    1284:	28 2f       	mov	r18, r24
    1286:	30 e0       	ldi	r19, 0x00	; 0
    1288:	81 e0       	ldi	r24, 0x01	; 1
    128a:	90 e0       	ldi	r25, 0x00	; 0
    128c:	02 2e       	mov	r0, r18
    128e:	02 c0       	rjmp	.+4      	; 0x1294 <GPIO_setupPinDirection+0x8c>
    1290:	88 0f       	add	r24, r24
    1292:	99 1f       	adc	r25, r25
    1294:	0a 94       	dec	r0
    1296:	e2 f7       	brpl	.-8      	; 0x1290 <GPIO_setupPinDirection+0x88>
    1298:	84 2b       	or	r24, r20
    129a:	8c 93       	st	X, r24
    129c:	98 c0       	rjmp	.+304    	; 0x13ce <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRA_REG.Byte, pin_num);
    129e:	aa e3       	ldi	r26, 0x3A	; 58
    12a0:	b0 e0       	ldi	r27, 0x00	; 0
    12a2:	ea e3       	ldi	r30, 0x3A	; 58
    12a4:	f0 e0       	ldi	r31, 0x00	; 0
    12a6:	80 81       	ld	r24, Z
    12a8:	48 2f       	mov	r20, r24
    12aa:	8a 81       	ldd	r24, Y+2	; 0x02
    12ac:	28 2f       	mov	r18, r24
    12ae:	30 e0       	ldi	r19, 0x00	; 0
    12b0:	81 e0       	ldi	r24, 0x01	; 1
    12b2:	90 e0       	ldi	r25, 0x00	; 0
    12b4:	02 2e       	mov	r0, r18
    12b6:	02 c0       	rjmp	.+4      	; 0x12bc <GPIO_setupPinDirection+0xb4>
    12b8:	88 0f       	add	r24, r24
    12ba:	99 1f       	adc	r25, r25
    12bc:	0a 94       	dec	r0
    12be:	e2 f7       	brpl	.-8      	; 0x12b8 <GPIO_setupPinDirection+0xb0>
    12c0:	80 95       	com	r24
    12c2:	84 23       	and	r24, r20
    12c4:	8c 93       	st	X, r24
    12c6:	83 c0       	rjmp	.+262    	; 0x13ce <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTB_ID:
			if (direction == PIN_OUTPUT)
    12c8:	8b 81       	ldd	r24, Y+3	; 0x03
    12ca:	81 30       	cpi	r24, 0x01	; 1
    12cc:	a1 f4       	brne	.+40     	; 0x12f6 <GPIO_setupPinDirection+0xee>
			{
				SET_BIT(DDRB_REG.Byte, pin_num);
    12ce:	a7 e3       	ldi	r26, 0x37	; 55
    12d0:	b0 e0       	ldi	r27, 0x00	; 0
    12d2:	e7 e3       	ldi	r30, 0x37	; 55
    12d4:	f0 e0       	ldi	r31, 0x00	; 0
    12d6:	80 81       	ld	r24, Z
    12d8:	48 2f       	mov	r20, r24
    12da:	8a 81       	ldd	r24, Y+2	; 0x02
    12dc:	28 2f       	mov	r18, r24
    12de:	30 e0       	ldi	r19, 0x00	; 0
    12e0:	81 e0       	ldi	r24, 0x01	; 1
    12e2:	90 e0       	ldi	r25, 0x00	; 0
    12e4:	02 2e       	mov	r0, r18
    12e6:	02 c0       	rjmp	.+4      	; 0x12ec <GPIO_setupPinDirection+0xe4>
    12e8:	88 0f       	add	r24, r24
    12ea:	99 1f       	adc	r25, r25
    12ec:	0a 94       	dec	r0
    12ee:	e2 f7       	brpl	.-8      	; 0x12e8 <GPIO_setupPinDirection+0xe0>
    12f0:	84 2b       	or	r24, r20
    12f2:	8c 93       	st	X, r24
    12f4:	6c c0       	rjmp	.+216    	; 0x13ce <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRB_REG.Byte, pin_num);
    12f6:	a7 e3       	ldi	r26, 0x37	; 55
    12f8:	b0 e0       	ldi	r27, 0x00	; 0
    12fa:	e7 e3       	ldi	r30, 0x37	; 55
    12fc:	f0 e0       	ldi	r31, 0x00	; 0
    12fe:	80 81       	ld	r24, Z
    1300:	48 2f       	mov	r20, r24
    1302:	8a 81       	ldd	r24, Y+2	; 0x02
    1304:	28 2f       	mov	r18, r24
    1306:	30 e0       	ldi	r19, 0x00	; 0
    1308:	81 e0       	ldi	r24, 0x01	; 1
    130a:	90 e0       	ldi	r25, 0x00	; 0
    130c:	02 2e       	mov	r0, r18
    130e:	02 c0       	rjmp	.+4      	; 0x1314 <GPIO_setupPinDirection+0x10c>
    1310:	88 0f       	add	r24, r24
    1312:	99 1f       	adc	r25, r25
    1314:	0a 94       	dec	r0
    1316:	e2 f7       	brpl	.-8      	; 0x1310 <GPIO_setupPinDirection+0x108>
    1318:	80 95       	com	r24
    131a:	84 23       	and	r24, r20
    131c:	8c 93       	st	X, r24
    131e:	57 c0       	rjmp	.+174    	; 0x13ce <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTC_ID:
			if (direction == PIN_OUTPUT)
    1320:	8b 81       	ldd	r24, Y+3	; 0x03
    1322:	81 30       	cpi	r24, 0x01	; 1
    1324:	a1 f4       	brne	.+40     	; 0x134e <GPIO_setupPinDirection+0x146>
			{
				SET_BIT(DDRC_REG.Byte, pin_num);
    1326:	a4 e3       	ldi	r26, 0x34	; 52
    1328:	b0 e0       	ldi	r27, 0x00	; 0
    132a:	e4 e3       	ldi	r30, 0x34	; 52
    132c:	f0 e0       	ldi	r31, 0x00	; 0
    132e:	80 81       	ld	r24, Z
    1330:	48 2f       	mov	r20, r24
    1332:	8a 81       	ldd	r24, Y+2	; 0x02
    1334:	28 2f       	mov	r18, r24
    1336:	30 e0       	ldi	r19, 0x00	; 0
    1338:	81 e0       	ldi	r24, 0x01	; 1
    133a:	90 e0       	ldi	r25, 0x00	; 0
    133c:	02 2e       	mov	r0, r18
    133e:	02 c0       	rjmp	.+4      	; 0x1344 <GPIO_setupPinDirection+0x13c>
    1340:	88 0f       	add	r24, r24
    1342:	99 1f       	adc	r25, r25
    1344:	0a 94       	dec	r0
    1346:	e2 f7       	brpl	.-8      	; 0x1340 <GPIO_setupPinDirection+0x138>
    1348:	84 2b       	or	r24, r20
    134a:	8c 93       	st	X, r24
    134c:	40 c0       	rjmp	.+128    	; 0x13ce <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRC_REG.Byte, pin_num);
    134e:	a4 e3       	ldi	r26, 0x34	; 52
    1350:	b0 e0       	ldi	r27, 0x00	; 0
    1352:	e4 e3       	ldi	r30, 0x34	; 52
    1354:	f0 e0       	ldi	r31, 0x00	; 0
    1356:	80 81       	ld	r24, Z
    1358:	48 2f       	mov	r20, r24
    135a:	8a 81       	ldd	r24, Y+2	; 0x02
    135c:	28 2f       	mov	r18, r24
    135e:	30 e0       	ldi	r19, 0x00	; 0
    1360:	81 e0       	ldi	r24, 0x01	; 1
    1362:	90 e0       	ldi	r25, 0x00	; 0
    1364:	02 2e       	mov	r0, r18
    1366:	02 c0       	rjmp	.+4      	; 0x136c <GPIO_setupPinDirection+0x164>
    1368:	88 0f       	add	r24, r24
    136a:	99 1f       	adc	r25, r25
    136c:	0a 94       	dec	r0
    136e:	e2 f7       	brpl	.-8      	; 0x1368 <GPIO_setupPinDirection+0x160>
    1370:	80 95       	com	r24
    1372:	84 23       	and	r24, r20
    1374:	8c 93       	st	X, r24
    1376:	2b c0       	rjmp	.+86     	; 0x13ce <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTD_ID:
			if (direction == PIN_OUTPUT)
    1378:	8b 81       	ldd	r24, Y+3	; 0x03
    137a:	81 30       	cpi	r24, 0x01	; 1
    137c:	a1 f4       	brne	.+40     	; 0x13a6 <GPIO_setupPinDirection+0x19e>
			{
				SET_BIT(DDRD_REG.Byte, pin_num);
    137e:	a1 e3       	ldi	r26, 0x31	; 49
    1380:	b0 e0       	ldi	r27, 0x00	; 0
    1382:	e1 e3       	ldi	r30, 0x31	; 49
    1384:	f0 e0       	ldi	r31, 0x00	; 0
    1386:	80 81       	ld	r24, Z
    1388:	48 2f       	mov	r20, r24
    138a:	8a 81       	ldd	r24, Y+2	; 0x02
    138c:	28 2f       	mov	r18, r24
    138e:	30 e0       	ldi	r19, 0x00	; 0
    1390:	81 e0       	ldi	r24, 0x01	; 1
    1392:	90 e0       	ldi	r25, 0x00	; 0
    1394:	02 2e       	mov	r0, r18
    1396:	02 c0       	rjmp	.+4      	; 0x139c <GPIO_setupPinDirection+0x194>
    1398:	88 0f       	add	r24, r24
    139a:	99 1f       	adc	r25, r25
    139c:	0a 94       	dec	r0
    139e:	e2 f7       	brpl	.-8      	; 0x1398 <GPIO_setupPinDirection+0x190>
    13a0:	84 2b       	or	r24, r20
    13a2:	8c 93       	st	X, r24
    13a4:	14 c0       	rjmp	.+40     	; 0x13ce <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRD_REG.Byte, pin_num);
    13a6:	a1 e3       	ldi	r26, 0x31	; 49
    13a8:	b0 e0       	ldi	r27, 0x00	; 0
    13aa:	e1 e3       	ldi	r30, 0x31	; 49
    13ac:	f0 e0       	ldi	r31, 0x00	; 0
    13ae:	80 81       	ld	r24, Z
    13b0:	48 2f       	mov	r20, r24
    13b2:	8a 81       	ldd	r24, Y+2	; 0x02
    13b4:	28 2f       	mov	r18, r24
    13b6:	30 e0       	ldi	r19, 0x00	; 0
    13b8:	81 e0       	ldi	r24, 0x01	; 1
    13ba:	90 e0       	ldi	r25, 0x00	; 0
    13bc:	02 2e       	mov	r0, r18
    13be:	02 c0       	rjmp	.+4      	; 0x13c4 <GPIO_setupPinDirection+0x1bc>
    13c0:	88 0f       	add	r24, r24
    13c2:	99 1f       	adc	r25, r25
    13c4:	0a 94       	dec	r0
    13c6:	e2 f7       	brpl	.-8      	; 0x13c0 <GPIO_setupPinDirection+0x1b8>
    13c8:	80 95       	com	r24
    13ca:	84 23       	and	r24, r20
    13cc:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    13ce:	0f 90       	pop	r0
    13d0:	0f 90       	pop	r0
    13d2:	0f 90       	pop	r0
    13d4:	0f 90       	pop	r0
    13d6:	0f 90       	pop	r0
    13d8:	cf 91       	pop	r28
    13da:	df 91       	pop	r29
    13dc:	08 95       	ret

000013de <GPIO_writePin>:
 * Write the value Logic High or Logic Low on the required pin.
 * If the input port number or pin number are not correct, The function will not handle the request.
 * If the pin is input, this function will enable/disable the internal pull-up resistor.
 */
void GPIO_writePin(uint8 port_num, uint8 pin_num, uint8 value)
{
    13de:	df 93       	push	r29
    13e0:	cf 93       	push	r28
    13e2:	00 d0       	rcall	.+0      	; 0x13e4 <GPIO_writePin+0x6>
    13e4:	00 d0       	rcall	.+0      	; 0x13e6 <GPIO_writePin+0x8>
    13e6:	0f 92       	push	r0
    13e8:	cd b7       	in	r28, 0x3d	; 61
    13ea:	de b7       	in	r29, 0x3e	; 62
    13ec:	89 83       	std	Y+1, r24	; 0x01
    13ee:	6a 83       	std	Y+2, r22	; 0x02
    13f0:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if ((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    13f2:	8a 81       	ldd	r24, Y+2	; 0x02
    13f4:	88 30       	cpi	r24, 0x08	; 8
    13f6:	08 f0       	brcs	.+2      	; 0x13fa <GPIO_writePin+0x1c>
    13f8:	d5 c0       	rjmp	.+426    	; 0x15a4 <GPIO_writePin+0x1c6>
    13fa:	89 81       	ldd	r24, Y+1	; 0x01
    13fc:	84 30       	cpi	r24, 0x04	; 4
    13fe:	08 f0       	brcs	.+2      	; 0x1402 <GPIO_writePin+0x24>
    1400:	d1 c0       	rjmp	.+418    	; 0x15a4 <GPIO_writePin+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Setup the pin value as required */
		switch (port_num)
    1402:	89 81       	ldd	r24, Y+1	; 0x01
    1404:	28 2f       	mov	r18, r24
    1406:	30 e0       	ldi	r19, 0x00	; 0
    1408:	3d 83       	std	Y+5, r19	; 0x05
    140a:	2c 83       	std	Y+4, r18	; 0x04
    140c:	8c 81       	ldd	r24, Y+4	; 0x04
    140e:	9d 81       	ldd	r25, Y+5	; 0x05
    1410:	81 30       	cpi	r24, 0x01	; 1
    1412:	91 05       	cpc	r25, r1
    1414:	09 f4       	brne	.+2      	; 0x1418 <GPIO_writePin+0x3a>
    1416:	43 c0       	rjmp	.+134    	; 0x149e <GPIO_writePin+0xc0>
    1418:	2c 81       	ldd	r18, Y+4	; 0x04
    141a:	3d 81       	ldd	r19, Y+5	; 0x05
    141c:	22 30       	cpi	r18, 0x02	; 2
    141e:	31 05       	cpc	r19, r1
    1420:	2c f4       	brge	.+10     	; 0x142c <GPIO_writePin+0x4e>
    1422:	8c 81       	ldd	r24, Y+4	; 0x04
    1424:	9d 81       	ldd	r25, Y+5	; 0x05
    1426:	00 97       	sbiw	r24, 0x00	; 0
    1428:	71 f0       	breq	.+28     	; 0x1446 <GPIO_writePin+0x68>
    142a:	bc c0       	rjmp	.+376    	; 0x15a4 <GPIO_writePin+0x1c6>
    142c:	2c 81       	ldd	r18, Y+4	; 0x04
    142e:	3d 81       	ldd	r19, Y+5	; 0x05
    1430:	22 30       	cpi	r18, 0x02	; 2
    1432:	31 05       	cpc	r19, r1
    1434:	09 f4       	brne	.+2      	; 0x1438 <GPIO_writePin+0x5a>
    1436:	5f c0       	rjmp	.+190    	; 0x14f6 <GPIO_writePin+0x118>
    1438:	8c 81       	ldd	r24, Y+4	; 0x04
    143a:	9d 81       	ldd	r25, Y+5	; 0x05
    143c:	83 30       	cpi	r24, 0x03	; 3
    143e:	91 05       	cpc	r25, r1
    1440:	09 f4       	brne	.+2      	; 0x1444 <GPIO_writePin+0x66>
    1442:	85 c0       	rjmp	.+266    	; 0x154e <GPIO_writePin+0x170>
    1444:	af c0       	rjmp	.+350    	; 0x15a4 <GPIO_writePin+0x1c6>
		{
		case PORTA_ID:
			if (value == LOGIC_LOW)
    1446:	8b 81       	ldd	r24, Y+3	; 0x03
    1448:	88 23       	and	r24, r24
    144a:	a9 f4       	brne	.+42     	; 0x1476 <GPIO_writePin+0x98>
			{
				CLEAR_BIT(PORTA_REG.Byte, pin_num);
    144c:	ab e3       	ldi	r26, 0x3B	; 59
    144e:	b0 e0       	ldi	r27, 0x00	; 0
    1450:	eb e3       	ldi	r30, 0x3B	; 59
    1452:	f0 e0       	ldi	r31, 0x00	; 0
    1454:	80 81       	ld	r24, Z
    1456:	48 2f       	mov	r20, r24
    1458:	8a 81       	ldd	r24, Y+2	; 0x02
    145a:	28 2f       	mov	r18, r24
    145c:	30 e0       	ldi	r19, 0x00	; 0
    145e:	81 e0       	ldi	r24, 0x01	; 1
    1460:	90 e0       	ldi	r25, 0x00	; 0
    1462:	02 2e       	mov	r0, r18
    1464:	02 c0       	rjmp	.+4      	; 0x146a <GPIO_writePin+0x8c>
    1466:	88 0f       	add	r24, r24
    1468:	99 1f       	adc	r25, r25
    146a:	0a 94       	dec	r0
    146c:	e2 f7       	brpl	.-8      	; 0x1466 <GPIO_writePin+0x88>
    146e:	80 95       	com	r24
    1470:	84 23       	and	r24, r20
    1472:	8c 93       	st	X, r24
    1474:	97 c0       	rjmp	.+302    	; 0x15a4 <GPIO_writePin+0x1c6>
			}
			else
			{
				SET_BIT(PORTA_REG.Byte, pin_num);
    1476:	ab e3       	ldi	r26, 0x3B	; 59
    1478:	b0 e0       	ldi	r27, 0x00	; 0
    147a:	eb e3       	ldi	r30, 0x3B	; 59
    147c:	f0 e0       	ldi	r31, 0x00	; 0
    147e:	80 81       	ld	r24, Z
    1480:	48 2f       	mov	r20, r24
    1482:	8a 81       	ldd	r24, Y+2	; 0x02
    1484:	28 2f       	mov	r18, r24
    1486:	30 e0       	ldi	r19, 0x00	; 0
    1488:	81 e0       	ldi	r24, 0x01	; 1
    148a:	90 e0       	ldi	r25, 0x00	; 0
    148c:	02 2e       	mov	r0, r18
    148e:	02 c0       	rjmp	.+4      	; 0x1494 <GPIO_writePin+0xb6>
    1490:	88 0f       	add	r24, r24
    1492:	99 1f       	adc	r25, r25
    1494:	0a 94       	dec	r0
    1496:	e2 f7       	brpl	.-8      	; 0x1490 <GPIO_writePin+0xb2>
    1498:	84 2b       	or	r24, r20
    149a:	8c 93       	st	X, r24
    149c:	83 c0       	rjmp	.+262    	; 0x15a4 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTB_ID:
			if (value == LOGIC_LOW)
    149e:	8b 81       	ldd	r24, Y+3	; 0x03
    14a0:	88 23       	and	r24, r24
    14a2:	a9 f4       	brne	.+42     	; 0x14ce <GPIO_writePin+0xf0>
			{
				CLEAR_BIT(PORTB_REG.Byte, pin_num);
    14a4:	a8 e3       	ldi	r26, 0x38	; 56
    14a6:	b0 e0       	ldi	r27, 0x00	; 0
    14a8:	e8 e3       	ldi	r30, 0x38	; 56
    14aa:	f0 e0       	ldi	r31, 0x00	; 0
    14ac:	80 81       	ld	r24, Z
    14ae:	48 2f       	mov	r20, r24
    14b0:	8a 81       	ldd	r24, Y+2	; 0x02
    14b2:	28 2f       	mov	r18, r24
    14b4:	30 e0       	ldi	r19, 0x00	; 0
    14b6:	81 e0       	ldi	r24, 0x01	; 1
    14b8:	90 e0       	ldi	r25, 0x00	; 0
    14ba:	02 2e       	mov	r0, r18
    14bc:	02 c0       	rjmp	.+4      	; 0x14c2 <GPIO_writePin+0xe4>
    14be:	88 0f       	add	r24, r24
    14c0:	99 1f       	adc	r25, r25
    14c2:	0a 94       	dec	r0
    14c4:	e2 f7       	brpl	.-8      	; 0x14be <GPIO_writePin+0xe0>
    14c6:	80 95       	com	r24
    14c8:	84 23       	and	r24, r20
    14ca:	8c 93       	st	X, r24
    14cc:	6b c0       	rjmp	.+214    	; 0x15a4 <GPIO_writePin+0x1c6>
			}
			else
			{
				SET_BIT(PORTB_REG.Byte, pin_num);
    14ce:	a8 e3       	ldi	r26, 0x38	; 56
    14d0:	b0 e0       	ldi	r27, 0x00	; 0
    14d2:	e8 e3       	ldi	r30, 0x38	; 56
    14d4:	f0 e0       	ldi	r31, 0x00	; 0
    14d6:	80 81       	ld	r24, Z
    14d8:	48 2f       	mov	r20, r24
    14da:	8a 81       	ldd	r24, Y+2	; 0x02
    14dc:	28 2f       	mov	r18, r24
    14de:	30 e0       	ldi	r19, 0x00	; 0
    14e0:	81 e0       	ldi	r24, 0x01	; 1
    14e2:	90 e0       	ldi	r25, 0x00	; 0
    14e4:	02 2e       	mov	r0, r18
    14e6:	02 c0       	rjmp	.+4      	; 0x14ec <GPIO_writePin+0x10e>
    14e8:	88 0f       	add	r24, r24
    14ea:	99 1f       	adc	r25, r25
    14ec:	0a 94       	dec	r0
    14ee:	e2 f7       	brpl	.-8      	; 0x14e8 <GPIO_writePin+0x10a>
    14f0:	84 2b       	or	r24, r20
    14f2:	8c 93       	st	X, r24
    14f4:	57 c0       	rjmp	.+174    	; 0x15a4 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTC_ID:
			if (value == LOGIC_LOW)
    14f6:	8b 81       	ldd	r24, Y+3	; 0x03
    14f8:	88 23       	and	r24, r24
    14fa:	a9 f4       	brne	.+42     	; 0x1526 <GPIO_writePin+0x148>
			{
				CLEAR_BIT(PORTC_REG.Byte, pin_num);
    14fc:	a5 e3       	ldi	r26, 0x35	; 53
    14fe:	b0 e0       	ldi	r27, 0x00	; 0
    1500:	e5 e3       	ldi	r30, 0x35	; 53
    1502:	f0 e0       	ldi	r31, 0x00	; 0
    1504:	80 81       	ld	r24, Z
    1506:	48 2f       	mov	r20, r24
    1508:	8a 81       	ldd	r24, Y+2	; 0x02
    150a:	28 2f       	mov	r18, r24
    150c:	30 e0       	ldi	r19, 0x00	; 0
    150e:	81 e0       	ldi	r24, 0x01	; 1
    1510:	90 e0       	ldi	r25, 0x00	; 0
    1512:	02 2e       	mov	r0, r18
    1514:	02 c0       	rjmp	.+4      	; 0x151a <GPIO_writePin+0x13c>
    1516:	88 0f       	add	r24, r24
    1518:	99 1f       	adc	r25, r25
    151a:	0a 94       	dec	r0
    151c:	e2 f7       	brpl	.-8      	; 0x1516 <GPIO_writePin+0x138>
    151e:	80 95       	com	r24
    1520:	84 23       	and	r24, r20
    1522:	8c 93       	st	X, r24
    1524:	3f c0       	rjmp	.+126    	; 0x15a4 <GPIO_writePin+0x1c6>
			}
			else
			{
				SET_BIT(PORTC_REG.Byte, pin_num);
    1526:	a5 e3       	ldi	r26, 0x35	; 53
    1528:	b0 e0       	ldi	r27, 0x00	; 0
    152a:	e5 e3       	ldi	r30, 0x35	; 53
    152c:	f0 e0       	ldi	r31, 0x00	; 0
    152e:	80 81       	ld	r24, Z
    1530:	48 2f       	mov	r20, r24
    1532:	8a 81       	ldd	r24, Y+2	; 0x02
    1534:	28 2f       	mov	r18, r24
    1536:	30 e0       	ldi	r19, 0x00	; 0
    1538:	81 e0       	ldi	r24, 0x01	; 1
    153a:	90 e0       	ldi	r25, 0x00	; 0
    153c:	02 2e       	mov	r0, r18
    153e:	02 c0       	rjmp	.+4      	; 0x1544 <GPIO_writePin+0x166>
    1540:	88 0f       	add	r24, r24
    1542:	99 1f       	adc	r25, r25
    1544:	0a 94       	dec	r0
    1546:	e2 f7       	brpl	.-8      	; 0x1540 <GPIO_writePin+0x162>
    1548:	84 2b       	or	r24, r20
    154a:	8c 93       	st	X, r24
    154c:	2b c0       	rjmp	.+86     	; 0x15a4 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTD_ID:
			if (value == LOGIC_LOW)
    154e:	8b 81       	ldd	r24, Y+3	; 0x03
    1550:	88 23       	and	r24, r24
    1552:	a9 f4       	brne	.+42     	; 0x157e <GPIO_writePin+0x1a0>
			{
				CLEAR_BIT(PORTD_REG.Byte, pin_num);
    1554:	a2 e3       	ldi	r26, 0x32	; 50
    1556:	b0 e0       	ldi	r27, 0x00	; 0
    1558:	e2 e3       	ldi	r30, 0x32	; 50
    155a:	f0 e0       	ldi	r31, 0x00	; 0
    155c:	80 81       	ld	r24, Z
    155e:	48 2f       	mov	r20, r24
    1560:	8a 81       	ldd	r24, Y+2	; 0x02
    1562:	28 2f       	mov	r18, r24
    1564:	30 e0       	ldi	r19, 0x00	; 0
    1566:	81 e0       	ldi	r24, 0x01	; 1
    1568:	90 e0       	ldi	r25, 0x00	; 0
    156a:	02 2e       	mov	r0, r18
    156c:	02 c0       	rjmp	.+4      	; 0x1572 <GPIO_writePin+0x194>
    156e:	88 0f       	add	r24, r24
    1570:	99 1f       	adc	r25, r25
    1572:	0a 94       	dec	r0
    1574:	e2 f7       	brpl	.-8      	; 0x156e <GPIO_writePin+0x190>
    1576:	80 95       	com	r24
    1578:	84 23       	and	r24, r20
    157a:	8c 93       	st	X, r24
    157c:	13 c0       	rjmp	.+38     	; 0x15a4 <GPIO_writePin+0x1c6>
			}
			else
			{
				SET_BIT(PORTD_REG.Byte, pin_num);
    157e:	a2 e3       	ldi	r26, 0x32	; 50
    1580:	b0 e0       	ldi	r27, 0x00	; 0
    1582:	e2 e3       	ldi	r30, 0x32	; 50
    1584:	f0 e0       	ldi	r31, 0x00	; 0
    1586:	80 81       	ld	r24, Z
    1588:	48 2f       	mov	r20, r24
    158a:	8a 81       	ldd	r24, Y+2	; 0x02
    158c:	28 2f       	mov	r18, r24
    158e:	30 e0       	ldi	r19, 0x00	; 0
    1590:	81 e0       	ldi	r24, 0x01	; 1
    1592:	90 e0       	ldi	r25, 0x00	; 0
    1594:	02 2e       	mov	r0, r18
    1596:	02 c0       	rjmp	.+4      	; 0x159c <GPIO_writePin+0x1be>
    1598:	88 0f       	add	r24, r24
    159a:	99 1f       	adc	r25, r25
    159c:	0a 94       	dec	r0
    159e:	e2 f7       	brpl	.-8      	; 0x1598 <GPIO_writePin+0x1ba>
    15a0:	84 2b       	or	r24, r20
    15a2:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    15a4:	0f 90       	pop	r0
    15a6:	0f 90       	pop	r0
    15a8:	0f 90       	pop	r0
    15aa:	0f 90       	pop	r0
    15ac:	0f 90       	pop	r0
    15ae:	cf 91       	pop	r28
    15b0:	df 91       	pop	r29
    15b2:	08 95       	ret

000015b4 <GPIO_readPin>:
 * Description :
 * Read and return the value for the required pin, it should be Logic High or Logic Low.
 * If the input port number or pin number are not correct, The function will return Logic Low.
 */
uint8 GPIO_readPin(uint8 port_num, uint8 pin_num)
{
    15b4:	df 93       	push	r29
    15b6:	cf 93       	push	r28
    15b8:	00 d0       	rcall	.+0      	; 0x15ba <GPIO_readPin+0x6>
    15ba:	00 d0       	rcall	.+0      	; 0x15bc <GPIO_readPin+0x8>
    15bc:	0f 92       	push	r0
    15be:	cd b7       	in	r28, 0x3d	; 61
    15c0:	de b7       	in	r29, 0x3e	; 62
    15c2:	8a 83       	std	Y+2, r24	; 0x02
    15c4:	6b 83       	std	Y+3, r22	; 0x03
	uint8 value = LOGIC_LOW;
    15c6:	19 82       	std	Y+1, r1	; 0x01
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if ((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    15c8:	8b 81       	ldd	r24, Y+3	; 0x03
    15ca:	88 30       	cpi	r24, 0x08	; 8
    15cc:	08 f0       	brcs	.+2      	; 0x15d0 <GPIO_readPin+0x1c>
    15ce:	84 c0       	rjmp	.+264    	; 0x16d8 <GPIO_readPin+0x124>
    15d0:	8a 81       	ldd	r24, Y+2	; 0x02
    15d2:	84 30       	cpi	r24, 0x04	; 4
    15d4:	08 f0       	brcs	.+2      	; 0x15d8 <GPIO_readPin+0x24>
    15d6:	80 c0       	rjmp	.+256    	; 0x16d8 <GPIO_readPin+0x124>
		/* Do Nothing */
	}
	else
	{
		/* Return the pin value */
		switch (port_num)
    15d8:	8a 81       	ldd	r24, Y+2	; 0x02
    15da:	28 2f       	mov	r18, r24
    15dc:	30 e0       	ldi	r19, 0x00	; 0
    15de:	3d 83       	std	Y+5, r19	; 0x05
    15e0:	2c 83       	std	Y+4, r18	; 0x04
    15e2:	4c 81       	ldd	r20, Y+4	; 0x04
    15e4:	5d 81       	ldd	r21, Y+5	; 0x05
    15e6:	41 30       	cpi	r20, 0x01	; 1
    15e8:	51 05       	cpc	r21, r1
    15ea:	79 f1       	breq	.+94     	; 0x164a <GPIO_readPin+0x96>
    15ec:	8c 81       	ldd	r24, Y+4	; 0x04
    15ee:	9d 81       	ldd	r25, Y+5	; 0x05
    15f0:	82 30       	cpi	r24, 0x02	; 2
    15f2:	91 05       	cpc	r25, r1
    15f4:	34 f4       	brge	.+12     	; 0x1602 <GPIO_readPin+0x4e>
    15f6:	2c 81       	ldd	r18, Y+4	; 0x04
    15f8:	3d 81       	ldd	r19, Y+5	; 0x05
    15fa:	21 15       	cp	r18, r1
    15fc:	31 05       	cpc	r19, r1
    15fe:	69 f0       	breq	.+26     	; 0x161a <GPIO_readPin+0x66>
    1600:	6b c0       	rjmp	.+214    	; 0x16d8 <GPIO_readPin+0x124>
    1602:	4c 81       	ldd	r20, Y+4	; 0x04
    1604:	5d 81       	ldd	r21, Y+5	; 0x05
    1606:	42 30       	cpi	r20, 0x02	; 2
    1608:	51 05       	cpc	r21, r1
    160a:	b9 f1       	breq	.+110    	; 0x167a <GPIO_readPin+0xc6>
    160c:	8c 81       	ldd	r24, Y+4	; 0x04
    160e:	9d 81       	ldd	r25, Y+5	; 0x05
    1610:	83 30       	cpi	r24, 0x03	; 3
    1612:	91 05       	cpc	r25, r1
    1614:	09 f4       	brne	.+2      	; 0x1618 <GPIO_readPin+0x64>
    1616:	49 c0       	rjmp	.+146    	; 0x16aa <GPIO_readPin+0xf6>
    1618:	5f c0       	rjmp	.+190    	; 0x16d8 <GPIO_readPin+0x124>
		{
		case PORTA_ID:
			if (BIT_IS_SET(PINA_REG.Byte, pin_num))
    161a:	e9 e3       	ldi	r30, 0x39	; 57
    161c:	f0 e0       	ldi	r31, 0x00	; 0
    161e:	80 81       	ld	r24, Z
    1620:	28 2f       	mov	r18, r24
    1622:	30 e0       	ldi	r19, 0x00	; 0
    1624:	8b 81       	ldd	r24, Y+3	; 0x03
    1626:	88 2f       	mov	r24, r24
    1628:	90 e0       	ldi	r25, 0x00	; 0
    162a:	a9 01       	movw	r20, r18
    162c:	02 c0       	rjmp	.+4      	; 0x1632 <GPIO_readPin+0x7e>
    162e:	55 95       	asr	r21
    1630:	47 95       	ror	r20
    1632:	8a 95       	dec	r24
    1634:	e2 f7       	brpl	.-8      	; 0x162e <GPIO_readPin+0x7a>
    1636:	ca 01       	movw	r24, r20
    1638:	81 70       	andi	r24, 0x01	; 1
    163a:	90 70       	andi	r25, 0x00	; 0
    163c:	88 23       	and	r24, r24
    163e:	19 f0       	breq	.+6      	; 0x1646 <GPIO_readPin+0x92>
			{
				value = LOGIC_HIGH;
    1640:	81 e0       	ldi	r24, 0x01	; 1
    1642:	89 83       	std	Y+1, r24	; 0x01
    1644:	49 c0       	rjmp	.+146    	; 0x16d8 <GPIO_readPin+0x124>
			}
			else
			{
				value = LOGIC_LOW;
    1646:	19 82       	std	Y+1, r1	; 0x01
    1648:	47 c0       	rjmp	.+142    	; 0x16d8 <GPIO_readPin+0x124>
			}
			break;
		case PORTB_ID:
			if (BIT_IS_SET(PINB_REG.Byte, pin_num))
    164a:	e6 e3       	ldi	r30, 0x36	; 54
    164c:	f0 e0       	ldi	r31, 0x00	; 0
    164e:	80 81       	ld	r24, Z
    1650:	28 2f       	mov	r18, r24
    1652:	30 e0       	ldi	r19, 0x00	; 0
    1654:	8b 81       	ldd	r24, Y+3	; 0x03
    1656:	88 2f       	mov	r24, r24
    1658:	90 e0       	ldi	r25, 0x00	; 0
    165a:	a9 01       	movw	r20, r18
    165c:	02 c0       	rjmp	.+4      	; 0x1662 <GPIO_readPin+0xae>
    165e:	55 95       	asr	r21
    1660:	47 95       	ror	r20
    1662:	8a 95       	dec	r24
    1664:	e2 f7       	brpl	.-8      	; 0x165e <GPIO_readPin+0xaa>
    1666:	ca 01       	movw	r24, r20
    1668:	81 70       	andi	r24, 0x01	; 1
    166a:	90 70       	andi	r25, 0x00	; 0
    166c:	88 23       	and	r24, r24
    166e:	19 f0       	breq	.+6      	; 0x1676 <GPIO_readPin+0xc2>
			{
				value = LOGIC_HIGH;
    1670:	81 e0       	ldi	r24, 0x01	; 1
    1672:	89 83       	std	Y+1, r24	; 0x01
    1674:	31 c0       	rjmp	.+98     	; 0x16d8 <GPIO_readPin+0x124>
			}
			else
			{
				value = LOGIC_LOW;
    1676:	19 82       	std	Y+1, r1	; 0x01
    1678:	2f c0       	rjmp	.+94     	; 0x16d8 <GPIO_readPin+0x124>
			}
			break;
		case PORTC_ID:
			if (BIT_IS_SET(PINC_REG.Byte, pin_num))
    167a:	e3 e3       	ldi	r30, 0x33	; 51
    167c:	f0 e0       	ldi	r31, 0x00	; 0
    167e:	80 81       	ld	r24, Z
    1680:	28 2f       	mov	r18, r24
    1682:	30 e0       	ldi	r19, 0x00	; 0
    1684:	8b 81       	ldd	r24, Y+3	; 0x03
    1686:	88 2f       	mov	r24, r24
    1688:	90 e0       	ldi	r25, 0x00	; 0
    168a:	a9 01       	movw	r20, r18
    168c:	02 c0       	rjmp	.+4      	; 0x1692 <GPIO_readPin+0xde>
    168e:	55 95       	asr	r21
    1690:	47 95       	ror	r20
    1692:	8a 95       	dec	r24
    1694:	e2 f7       	brpl	.-8      	; 0x168e <GPIO_readPin+0xda>
    1696:	ca 01       	movw	r24, r20
    1698:	81 70       	andi	r24, 0x01	; 1
    169a:	90 70       	andi	r25, 0x00	; 0
    169c:	88 23       	and	r24, r24
    169e:	19 f0       	breq	.+6      	; 0x16a6 <GPIO_readPin+0xf2>
			{
				value = LOGIC_HIGH;
    16a0:	81 e0       	ldi	r24, 0x01	; 1
    16a2:	89 83       	std	Y+1, r24	; 0x01
    16a4:	19 c0       	rjmp	.+50     	; 0x16d8 <GPIO_readPin+0x124>
			}
			else
			{
				value = LOGIC_LOW;
    16a6:	19 82       	std	Y+1, r1	; 0x01
    16a8:	17 c0       	rjmp	.+46     	; 0x16d8 <GPIO_readPin+0x124>
			}
			break;
		case PORTD_ID:
			if (BIT_IS_SET(PIND_REG.Byte, pin_num))
    16aa:	e0 e3       	ldi	r30, 0x30	; 48
    16ac:	f0 e0       	ldi	r31, 0x00	; 0
    16ae:	80 81       	ld	r24, Z
    16b0:	28 2f       	mov	r18, r24
    16b2:	30 e0       	ldi	r19, 0x00	; 0
    16b4:	8b 81       	ldd	r24, Y+3	; 0x03
    16b6:	88 2f       	mov	r24, r24
    16b8:	90 e0       	ldi	r25, 0x00	; 0
    16ba:	a9 01       	movw	r20, r18
    16bc:	02 c0       	rjmp	.+4      	; 0x16c2 <GPIO_readPin+0x10e>
    16be:	55 95       	asr	r21
    16c0:	47 95       	ror	r20
    16c2:	8a 95       	dec	r24
    16c4:	e2 f7       	brpl	.-8      	; 0x16be <GPIO_readPin+0x10a>
    16c6:	ca 01       	movw	r24, r20
    16c8:	81 70       	andi	r24, 0x01	; 1
    16ca:	90 70       	andi	r25, 0x00	; 0
    16cc:	88 23       	and	r24, r24
    16ce:	19 f0       	breq	.+6      	; 0x16d6 <GPIO_readPin+0x122>
			{
				value = LOGIC_HIGH;
    16d0:	81 e0       	ldi	r24, 0x01	; 1
    16d2:	89 83       	std	Y+1, r24	; 0x01
    16d4:	01 c0       	rjmp	.+2      	; 0x16d8 <GPIO_readPin+0x124>
			}
			else
			{
				value = LOGIC_LOW;
    16d6:	19 82       	std	Y+1, r1	; 0x01
			}
			break;
		}
	}
	return value;
    16d8:	89 81       	ldd	r24, Y+1	; 0x01
}
    16da:	0f 90       	pop	r0
    16dc:	0f 90       	pop	r0
    16de:	0f 90       	pop	r0
    16e0:	0f 90       	pop	r0
    16e2:	0f 90       	pop	r0
    16e4:	cf 91       	pop	r28
    16e6:	df 91       	pop	r29
    16e8:	08 95       	ret

000016ea <GPIO_setupPortDirection>:
 * If the direction value is PORT_INPUT all pins in this port should be input pins.
 * If the direction value is PORT_OUTPUT all pins in this port should be output pins.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_setupPortDirection(uint8 port_num, GPIO_PortDirectionType direction)
{
    16ea:	df 93       	push	r29
    16ec:	cf 93       	push	r28
    16ee:	00 d0       	rcall	.+0      	; 0x16f0 <GPIO_setupPortDirection+0x6>
    16f0:	00 d0       	rcall	.+0      	; 0x16f2 <GPIO_setupPortDirection+0x8>
    16f2:	cd b7       	in	r28, 0x3d	; 61
    16f4:	de b7       	in	r29, 0x3e	; 62
    16f6:	89 83       	std	Y+1, r24	; 0x01
    16f8:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if (port_num >= NUM_OF_PORTS)
    16fa:	89 81       	ldd	r24, Y+1	; 0x01
    16fc:	84 30       	cpi	r24, 0x04	; 4
    16fe:	90 f5       	brcc	.+100    	; 0x1764 <GPIO_setupPortDirection+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Setup the port direction as required */
		switch (port_num)
    1700:	89 81       	ldd	r24, Y+1	; 0x01
    1702:	28 2f       	mov	r18, r24
    1704:	30 e0       	ldi	r19, 0x00	; 0
    1706:	3c 83       	std	Y+4, r19	; 0x04
    1708:	2b 83       	std	Y+3, r18	; 0x03
    170a:	8b 81       	ldd	r24, Y+3	; 0x03
    170c:	9c 81       	ldd	r25, Y+4	; 0x04
    170e:	81 30       	cpi	r24, 0x01	; 1
    1710:	91 05       	cpc	r25, r1
    1712:	d1 f0       	breq	.+52     	; 0x1748 <GPIO_setupPortDirection+0x5e>
    1714:	2b 81       	ldd	r18, Y+3	; 0x03
    1716:	3c 81       	ldd	r19, Y+4	; 0x04
    1718:	22 30       	cpi	r18, 0x02	; 2
    171a:	31 05       	cpc	r19, r1
    171c:	2c f4       	brge	.+10     	; 0x1728 <GPIO_setupPortDirection+0x3e>
    171e:	8b 81       	ldd	r24, Y+3	; 0x03
    1720:	9c 81       	ldd	r25, Y+4	; 0x04
    1722:	00 97       	sbiw	r24, 0x00	; 0
    1724:	61 f0       	breq	.+24     	; 0x173e <GPIO_setupPortDirection+0x54>
    1726:	1e c0       	rjmp	.+60     	; 0x1764 <GPIO_setupPortDirection+0x7a>
    1728:	2b 81       	ldd	r18, Y+3	; 0x03
    172a:	3c 81       	ldd	r19, Y+4	; 0x04
    172c:	22 30       	cpi	r18, 0x02	; 2
    172e:	31 05       	cpc	r19, r1
    1730:	81 f0       	breq	.+32     	; 0x1752 <GPIO_setupPortDirection+0x68>
    1732:	8b 81       	ldd	r24, Y+3	; 0x03
    1734:	9c 81       	ldd	r25, Y+4	; 0x04
    1736:	83 30       	cpi	r24, 0x03	; 3
    1738:	91 05       	cpc	r25, r1
    173a:	81 f0       	breq	.+32     	; 0x175c <GPIO_setupPortDirection+0x72>
    173c:	13 c0       	rjmp	.+38     	; 0x1764 <GPIO_setupPortDirection+0x7a>
		{
		case PORTA_ID:
			DDRA_REG.Byte = direction;
    173e:	ea e3       	ldi	r30, 0x3A	; 58
    1740:	f0 e0       	ldi	r31, 0x00	; 0
    1742:	8a 81       	ldd	r24, Y+2	; 0x02
    1744:	80 83       	st	Z, r24
    1746:	0e c0       	rjmp	.+28     	; 0x1764 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTB_ID:
			DDRB_REG.Byte = direction;
    1748:	e7 e3       	ldi	r30, 0x37	; 55
    174a:	f0 e0       	ldi	r31, 0x00	; 0
    174c:	8a 81       	ldd	r24, Y+2	; 0x02
    174e:	80 83       	st	Z, r24
    1750:	09 c0       	rjmp	.+18     	; 0x1764 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTC_ID:
			DDRC_REG.Byte = direction;
    1752:	e4 e3       	ldi	r30, 0x34	; 52
    1754:	f0 e0       	ldi	r31, 0x00	; 0
    1756:	8a 81       	ldd	r24, Y+2	; 0x02
    1758:	80 83       	st	Z, r24
    175a:	04 c0       	rjmp	.+8      	; 0x1764 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTD_ID:
			DDRD_REG.Byte = direction;
    175c:	e1 e3       	ldi	r30, 0x31	; 49
    175e:	f0 e0       	ldi	r31, 0x00	; 0
    1760:	8a 81       	ldd	r24, Y+2	; 0x02
    1762:	80 83       	st	Z, r24
			break;
		}
	}
}
    1764:	0f 90       	pop	r0
    1766:	0f 90       	pop	r0
    1768:	0f 90       	pop	r0
    176a:	0f 90       	pop	r0
    176c:	cf 91       	pop	r28
    176e:	df 91       	pop	r29
    1770:	08 95       	ret

00001772 <GPIO_writePort>:
 * If any pin in the port is output pin the value will be written.
 * If any pin in the port is input pin this will activate/deactivate the internal pull-up resistor.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_writePort(uint8 port_num, uint8 value)
{
    1772:	df 93       	push	r29
    1774:	cf 93       	push	r28
    1776:	00 d0       	rcall	.+0      	; 0x1778 <GPIO_writePort+0x6>
    1778:	00 d0       	rcall	.+0      	; 0x177a <GPIO_writePort+0x8>
    177a:	cd b7       	in	r28, 0x3d	; 61
    177c:	de b7       	in	r29, 0x3e	; 62
    177e:	89 83       	std	Y+1, r24	; 0x01
    1780:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if (port_num >= NUM_OF_PORTS)
    1782:	89 81       	ldd	r24, Y+1	; 0x01
    1784:	84 30       	cpi	r24, 0x04	; 4
    1786:	90 f5       	brcc	.+100    	; 0x17ec <GPIO_writePort+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Setup the port value as required */
		switch (port_num)
    1788:	89 81       	ldd	r24, Y+1	; 0x01
    178a:	28 2f       	mov	r18, r24
    178c:	30 e0       	ldi	r19, 0x00	; 0
    178e:	3c 83       	std	Y+4, r19	; 0x04
    1790:	2b 83       	std	Y+3, r18	; 0x03
    1792:	8b 81       	ldd	r24, Y+3	; 0x03
    1794:	9c 81       	ldd	r25, Y+4	; 0x04
    1796:	81 30       	cpi	r24, 0x01	; 1
    1798:	91 05       	cpc	r25, r1
    179a:	d1 f0       	breq	.+52     	; 0x17d0 <GPIO_writePort+0x5e>
    179c:	2b 81       	ldd	r18, Y+3	; 0x03
    179e:	3c 81       	ldd	r19, Y+4	; 0x04
    17a0:	22 30       	cpi	r18, 0x02	; 2
    17a2:	31 05       	cpc	r19, r1
    17a4:	2c f4       	brge	.+10     	; 0x17b0 <GPIO_writePort+0x3e>
    17a6:	8b 81       	ldd	r24, Y+3	; 0x03
    17a8:	9c 81       	ldd	r25, Y+4	; 0x04
    17aa:	00 97       	sbiw	r24, 0x00	; 0
    17ac:	61 f0       	breq	.+24     	; 0x17c6 <GPIO_writePort+0x54>
    17ae:	1e c0       	rjmp	.+60     	; 0x17ec <GPIO_writePort+0x7a>
    17b0:	2b 81       	ldd	r18, Y+3	; 0x03
    17b2:	3c 81       	ldd	r19, Y+4	; 0x04
    17b4:	22 30       	cpi	r18, 0x02	; 2
    17b6:	31 05       	cpc	r19, r1
    17b8:	81 f0       	breq	.+32     	; 0x17da <GPIO_writePort+0x68>
    17ba:	8b 81       	ldd	r24, Y+3	; 0x03
    17bc:	9c 81       	ldd	r25, Y+4	; 0x04
    17be:	83 30       	cpi	r24, 0x03	; 3
    17c0:	91 05       	cpc	r25, r1
    17c2:	81 f0       	breq	.+32     	; 0x17e4 <GPIO_writePort+0x72>
    17c4:	13 c0       	rjmp	.+38     	; 0x17ec <GPIO_writePort+0x7a>
		{
		case PORTA_ID:
			PORTA_REG.Byte = value;
    17c6:	eb e3       	ldi	r30, 0x3B	; 59
    17c8:	f0 e0       	ldi	r31, 0x00	; 0
    17ca:	8a 81       	ldd	r24, Y+2	; 0x02
    17cc:	80 83       	st	Z, r24
    17ce:	0e c0       	rjmp	.+28     	; 0x17ec <GPIO_writePort+0x7a>
			break;
		case PORTB_ID:
			PORTB_REG.Byte = value;
    17d0:	e8 e3       	ldi	r30, 0x38	; 56
    17d2:	f0 e0       	ldi	r31, 0x00	; 0
    17d4:	8a 81       	ldd	r24, Y+2	; 0x02
    17d6:	80 83       	st	Z, r24
    17d8:	09 c0       	rjmp	.+18     	; 0x17ec <GPIO_writePort+0x7a>
			break;
		case PORTC_ID:
			PORTC_REG.Byte = value;
    17da:	e5 e3       	ldi	r30, 0x35	; 53
    17dc:	f0 e0       	ldi	r31, 0x00	; 0
    17de:	8a 81       	ldd	r24, Y+2	; 0x02
    17e0:	80 83       	st	Z, r24
    17e2:	04 c0       	rjmp	.+8      	; 0x17ec <GPIO_writePort+0x7a>
			break;
		case PORTD_ID:
			PORTD_REG.Byte = value;
    17e4:	e2 e3       	ldi	r30, 0x32	; 50
    17e6:	f0 e0       	ldi	r31, 0x00	; 0
    17e8:	8a 81       	ldd	r24, Y+2	; 0x02
    17ea:	80 83       	st	Z, r24
			break;
		}
	}
}
    17ec:	0f 90       	pop	r0
    17ee:	0f 90       	pop	r0
    17f0:	0f 90       	pop	r0
    17f2:	0f 90       	pop	r0
    17f4:	cf 91       	pop	r28
    17f6:	df 91       	pop	r29
    17f8:	08 95       	ret

000017fa <GPIO_readPort>:
 * Description :
 * Read and return the value of the required port.
 * If the input port number is not correct, The function will return ZERO value.
 */
uint8 GPIO_readPort(uint8 port_num)
{
    17fa:	df 93       	push	r29
    17fc:	cf 93       	push	r28
    17fe:	00 d0       	rcall	.+0      	; 0x1800 <GPIO_readPort+0x6>
    1800:	00 d0       	rcall	.+0      	; 0x1802 <GPIO_readPort+0x8>
    1802:	0f 92       	push	r0
    1804:	cd b7       	in	r28, 0x3d	; 61
    1806:	de b7       	in	r29, 0x3e	; 62
    1808:	8a 83       	std	Y+2, r24	; 0x02
	uint8 value = LOGIC_LOW;
    180a:	19 82       	std	Y+1, r1	; 0x01
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if (port_num >= NUM_OF_PORTS)
    180c:	8a 81       	ldd	r24, Y+2	; 0x02
    180e:	84 30       	cpi	r24, 0x04	; 4
    1810:	10 f0       	brcs	.+4      	; 0x1816 <GPIO_readPort+0x1c>
	{
		return 0;
    1812:	1d 82       	std	Y+5, r1	; 0x05
    1814:	34 c0       	rjmp	.+104    	; 0x187e <GPIO_readPort+0x84>
	}
	else
	{
		/* Return the pin value */
		switch (port_num)
    1816:	8a 81       	ldd	r24, Y+2	; 0x02
    1818:	28 2f       	mov	r18, r24
    181a:	30 e0       	ldi	r19, 0x00	; 0
    181c:	3c 83       	std	Y+4, r19	; 0x04
    181e:	2b 83       	std	Y+3, r18	; 0x03
    1820:	8b 81       	ldd	r24, Y+3	; 0x03
    1822:	9c 81       	ldd	r25, Y+4	; 0x04
    1824:	81 30       	cpi	r24, 0x01	; 1
    1826:	91 05       	cpc	r25, r1
    1828:	d1 f0       	breq	.+52     	; 0x185e <GPIO_readPort+0x64>
    182a:	2b 81       	ldd	r18, Y+3	; 0x03
    182c:	3c 81       	ldd	r19, Y+4	; 0x04
    182e:	22 30       	cpi	r18, 0x02	; 2
    1830:	31 05       	cpc	r19, r1
    1832:	2c f4       	brge	.+10     	; 0x183e <GPIO_readPort+0x44>
    1834:	8b 81       	ldd	r24, Y+3	; 0x03
    1836:	9c 81       	ldd	r25, Y+4	; 0x04
    1838:	00 97       	sbiw	r24, 0x00	; 0
    183a:	61 f0       	breq	.+24     	; 0x1854 <GPIO_readPort+0x5a>
    183c:	1e c0       	rjmp	.+60     	; 0x187a <GPIO_readPort+0x80>
    183e:	2b 81       	ldd	r18, Y+3	; 0x03
    1840:	3c 81       	ldd	r19, Y+4	; 0x04
    1842:	22 30       	cpi	r18, 0x02	; 2
    1844:	31 05       	cpc	r19, r1
    1846:	81 f0       	breq	.+32     	; 0x1868 <GPIO_readPort+0x6e>
    1848:	8b 81       	ldd	r24, Y+3	; 0x03
    184a:	9c 81       	ldd	r25, Y+4	; 0x04
    184c:	83 30       	cpi	r24, 0x03	; 3
    184e:	91 05       	cpc	r25, r1
    1850:	81 f0       	breq	.+32     	; 0x1872 <GPIO_readPort+0x78>
    1852:	13 c0       	rjmp	.+38     	; 0x187a <GPIO_readPort+0x80>
		{
		case PORTA_ID:
			value = PINA_REG.Byte;
    1854:	e9 e3       	ldi	r30, 0x39	; 57
    1856:	f0 e0       	ldi	r31, 0x00	; 0
    1858:	80 81       	ld	r24, Z
    185a:	89 83       	std	Y+1, r24	; 0x01
    185c:	0e c0       	rjmp	.+28     	; 0x187a <GPIO_readPort+0x80>
			break;
		case PORTB_ID:
			value = PINB_REG.Byte;
    185e:	e6 e3       	ldi	r30, 0x36	; 54
    1860:	f0 e0       	ldi	r31, 0x00	; 0
    1862:	80 81       	ld	r24, Z
    1864:	89 83       	std	Y+1, r24	; 0x01
    1866:	09 c0       	rjmp	.+18     	; 0x187a <GPIO_readPort+0x80>
			break;
		case PORTC_ID:
			value = PINC_REG.Byte;
    1868:	e3 e3       	ldi	r30, 0x33	; 51
    186a:	f0 e0       	ldi	r31, 0x00	; 0
    186c:	80 81       	ld	r24, Z
    186e:	89 83       	std	Y+1, r24	; 0x01
    1870:	04 c0       	rjmp	.+8      	; 0x187a <GPIO_readPort+0x80>
			break;
		case PORTD_ID:
			value = PIND_REG.Byte;
    1872:	e0 e3       	ldi	r30, 0x30	; 48
    1874:	f0 e0       	ldi	r31, 0x00	; 0
    1876:	80 81       	ld	r24, Z
    1878:	89 83       	std	Y+1, r24	; 0x01
			break;
		}
	}
	return value;
    187a:	99 81       	ldd	r25, Y+1	; 0x01
    187c:	9d 83       	std	Y+5, r25	; 0x05
    187e:	8d 81       	ldd	r24, Y+5	; 0x05
}
    1880:	0f 90       	pop	r0
    1882:	0f 90       	pop	r0
    1884:	0f 90       	pop	r0
    1886:	0f 90       	pop	r0
    1888:	0f 90       	pop	r0
    188a:	cf 91       	pop	r28
    188c:	df 91       	pop	r29
    188e:	08 95       	ret

00001890 <DcMotor_Init>:
 * Description :
 * 1. The Function responsible for setup the direction for the two motor pins through the GPIO driver.
 * 2. Stop at the DC-Motor at the beginning through the GPIO driver.
 */
void DcMotor_Init(void)
{
    1890:	df 93       	push	r29
    1892:	cf 93       	push	r28
    1894:	cd b7       	in	r28, 0x3d	; 61
    1896:	de b7       	in	r29, 0x3e	; 62
	/* Set IN1 and IN2 pins direction as output */
	GPIO_setupPinDirection(MOTOR_PORT_ID, MOTOR_IN1_PIN_ID, PIN_OUTPUT);
    1898:	81 e0       	ldi	r24, 0x01	; 1
    189a:	60 e0       	ldi	r22, 0x00	; 0
    189c:	41 e0       	ldi	r20, 0x01	; 1
    189e:	0e 94 04 09 	call	0x1208	; 0x1208 <GPIO_setupPinDirection>
	GPIO_setupPinDirection(MOTOR_PORT_ID, MOTOR_IN2_PIN_ID, PIN_OUTPUT);
    18a2:	81 e0       	ldi	r24, 0x01	; 1
    18a4:	61 e0       	ldi	r22, 0x01	; 1
    18a6:	41 e0       	ldi	r20, 0x01	; 1
    18a8:	0e 94 04 09 	call	0x1208	; 0x1208 <GPIO_setupPinDirection>

	/* Stop motor as initial state */
	GPIO_writePin(MOTOR_PORT_ID, MOTOR_IN1_PIN_ID, LOGIC_LOW);
    18ac:	81 e0       	ldi	r24, 0x01	; 1
    18ae:	60 e0       	ldi	r22, 0x00	; 0
    18b0:	40 e0       	ldi	r20, 0x00	; 0
    18b2:	0e 94 ef 09 	call	0x13de	; 0x13de <GPIO_writePin>
	GPIO_writePin(MOTOR_PORT_ID, MOTOR_IN2_PIN_ID, LOGIC_LOW);
    18b6:	81 e0       	ldi	r24, 0x01	; 1
    18b8:	61 e0       	ldi	r22, 0x01	; 1
    18ba:	40 e0       	ldi	r20, 0x00	; 0
    18bc:	0e 94 ef 09 	call	0x13de	; 0x13de <GPIO_writePin>
}
    18c0:	cf 91       	pop	r28
    18c2:	df 91       	pop	r29
    18c4:	08 95       	ret

000018c6 <DcMotor_Rotate>:
 * 1. The function responsible for rotate the DC Motor CW/
 *    or A-CW or stop the motor based on the state input state value.
 * 2. Send the required duty cycle to the PWM driver based on the required speed value.
 */
void DcMotor_Rotate(DcMotor_State a_state, uint8 a_speed)
{
    18c6:	df 93       	push	r29
    18c8:	cf 93       	push	r28
    18ca:	00 d0       	rcall	.+0      	; 0x18cc <DcMotor_Rotate+0x6>
    18cc:	00 d0       	rcall	.+0      	; 0x18ce <DcMotor_Rotate+0x8>
    18ce:	cd b7       	in	r28, 0x3d	; 61
    18d0:	de b7       	in	r29, 0x3e	; 62
    18d2:	89 83       	std	Y+1, r24	; 0x01
    18d4:	6a 83       	std	Y+2, r22	; 0x02
	switch (a_state)
    18d6:	89 81       	ldd	r24, Y+1	; 0x01
    18d8:	28 2f       	mov	r18, r24
    18da:	30 e0       	ldi	r19, 0x00	; 0
    18dc:	3c 83       	std	Y+4, r19	; 0x04
    18de:	2b 83       	std	Y+3, r18	; 0x03
    18e0:	8b 81       	ldd	r24, Y+3	; 0x03
    18e2:	9c 81       	ldd	r25, Y+4	; 0x04
    18e4:	81 30       	cpi	r24, 0x01	; 1
    18e6:	91 05       	cpc	r25, r1
    18e8:	81 f0       	breq	.+32     	; 0x190a <DcMotor_Rotate+0x44>
    18ea:	2b 81       	ldd	r18, Y+3	; 0x03
    18ec:	3c 81       	ldd	r19, Y+4	; 0x04
    18ee:	22 30       	cpi	r18, 0x02	; 2
    18f0:	31 05       	cpc	r19, r1
    18f2:	b1 f4       	brne	.+44     	; 0x1920 <DcMotor_Rotate+0x5a>
	{
	case CLOCK_Wise:
		/* Clock wise mode => (IN1 = 1 and INT2 = 0) */
		GPIO_writePin(MOTOR_PORT_ID, MOTOR_IN1_PIN_ID, LOGIC_HIGH);
    18f4:	81 e0       	ldi	r24, 0x01	; 1
    18f6:	60 e0       	ldi	r22, 0x00	; 0
    18f8:	41 e0       	ldi	r20, 0x01	; 1
    18fa:	0e 94 ef 09 	call	0x13de	; 0x13de <GPIO_writePin>
		GPIO_writePin(MOTOR_PORT_ID, MOTOR_IN2_PIN_ID, LOGIC_LOW);
    18fe:	81 e0       	ldi	r24, 0x01	; 1
    1900:	61 e0       	ldi	r22, 0x01	; 1
    1902:	40 e0       	ldi	r20, 0x00	; 0
    1904:	0e 94 ef 09 	call	0x13de	; 0x13de <GPIO_writePin>
    1908:	15 c0       	rjmp	.+42     	; 0x1934 <DcMotor_Rotate+0x6e>
		break;
	case ANTI_CLOCK_WISE:
		/* Anti clock wise mode => (IN1 = 0 and INT2 = 1) */
		GPIO_writePin(MOTOR_PORT_ID, MOTOR_IN1_PIN_ID, LOGIC_LOW);
    190a:	81 e0       	ldi	r24, 0x01	; 1
    190c:	60 e0       	ldi	r22, 0x00	; 0
    190e:	40 e0       	ldi	r20, 0x00	; 0
    1910:	0e 94 ef 09 	call	0x13de	; 0x13de <GPIO_writePin>
		GPIO_writePin(MOTOR_PORT_ID, MOTOR_IN2_PIN_ID, LOGIC_HIGH);
    1914:	81 e0       	ldi	r24, 0x01	; 1
    1916:	61 e0       	ldi	r22, 0x01	; 1
    1918:	41 e0       	ldi	r20, 0x01	; 1
    191a:	0e 94 ef 09 	call	0x13de	; 0x13de <GPIO_writePin>
    191e:	0a c0       	rjmp	.+20     	; 0x1934 <DcMotor_Rotate+0x6e>
		break;
	default:
		/* Any case else, the motor be in stop mode */
		GPIO_writePin(MOTOR_PORT_ID, MOTOR_IN1_PIN_ID, LOGIC_LOW);
    1920:	81 e0       	ldi	r24, 0x01	; 1
    1922:	60 e0       	ldi	r22, 0x00	; 0
    1924:	40 e0       	ldi	r20, 0x00	; 0
    1926:	0e 94 ef 09 	call	0x13de	; 0x13de <GPIO_writePin>
		GPIO_writePin(MOTOR_PORT_ID, MOTOR_IN2_PIN_ID, LOGIC_LOW);
    192a:	81 e0       	ldi	r24, 0x01	; 1
    192c:	61 e0       	ldi	r22, 0x01	; 1
    192e:	40 e0       	ldi	r20, 0x00	; 0
    1930:	0e 94 ef 09 	call	0x13de	; 0x13de <GPIO_writePin>
		break;
	}
	/* Call the PWM function and give it the speed */
	PWM_Timer0_Start(a_speed);
    1934:	8a 81       	ldd	r24, Y+2	; 0x02
    1936:	0e 94 fc 07 	call	0xff8	; 0xff8 <PWM_Timer0_Start>
}
    193a:	0f 90       	pop	r0
    193c:	0f 90       	pop	r0
    193e:	0f 90       	pop	r0
    1940:	0f 90       	pop	r0
    1942:	cf 91       	pop	r28
    1944:	df 91       	pop	r29
    1946:	08 95       	ret

00001948 <EEPROM_writeByte>:
#include "../EXTERNAL_EEPROM/external_eeprom.h"

#include "../../MCAL/I2C/twi.h"

uint8 EEPROM_writeByte(uint16 u16addr, uint8 u8data)
{
    1948:	df 93       	push	r29
    194a:	cf 93       	push	r28
    194c:	00 d0       	rcall	.+0      	; 0x194e <EEPROM_writeByte+0x6>
    194e:	00 d0       	rcall	.+0      	; 0x1950 <EEPROM_writeByte+0x8>
    1950:	cd b7       	in	r28, 0x3d	; 61
    1952:	de b7       	in	r29, 0x3e	; 62
    1954:	9a 83       	std	Y+2, r25	; 0x02
    1956:	89 83       	std	Y+1, r24	; 0x01
    1958:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
	TWI_start();
    195a:	0e 94 99 08 	call	0x1132	; 0x1132 <TWI_start>
	if (TWI_getStatus() != TWI_START)
    195e:	0e 94 f5 08 	call	0x11ea	; 0x11ea <TWI_getStatus>
    1962:	88 30       	cpi	r24, 0x08	; 8
    1964:	11 f0       	breq	.+4      	; 0x196a <EEPROM_writeByte+0x22>
		return ERROR;
    1966:	1c 82       	std	Y+4, r1	; 0x04
    1968:	28 c0       	rjmp	.+80     	; 0x19ba <EEPROM_writeByte+0x72>

	/* Send the device address, we need to get A8 A9 A10 address bits from the
	 * memory location address and R/W=0 (write) */
	TWI_writeByte((uint8) (0xA0 | ((u16addr & 0x0700) >> 7)));
    196a:	89 81       	ldd	r24, Y+1	; 0x01
    196c:	9a 81       	ldd	r25, Y+2	; 0x02
    196e:	80 70       	andi	r24, 0x00	; 0
    1970:	97 70       	andi	r25, 0x07	; 7
    1972:	88 0f       	add	r24, r24
    1974:	89 2f       	mov	r24, r25
    1976:	88 1f       	adc	r24, r24
    1978:	99 0b       	sbc	r25, r25
    197a:	91 95       	neg	r25
    197c:	80 6a       	ori	r24, 0xA0	; 160
    197e:	0e 94 b5 08 	call	0x116a	; 0x116a <TWI_writeByte>
	if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
    1982:	0e 94 f5 08 	call	0x11ea	; 0x11ea <TWI_getStatus>
    1986:	88 31       	cpi	r24, 0x18	; 24
    1988:	11 f0       	breq	.+4      	; 0x198e <EEPROM_writeByte+0x46>
		return ERROR;
    198a:	1c 82       	std	Y+4, r1	; 0x04
    198c:	16 c0       	rjmp	.+44     	; 0x19ba <EEPROM_writeByte+0x72>

	/* Send the required memory location address */
	TWI_writeByte((uint8) (u16addr));
    198e:	89 81       	ldd	r24, Y+1	; 0x01
    1990:	0e 94 b5 08 	call	0x116a	; 0x116a <TWI_writeByte>
	if (TWI_getStatus() != TWI_MT_DATA_ACK)
    1994:	0e 94 f5 08 	call	0x11ea	; 0x11ea <TWI_getStatus>
    1998:	88 32       	cpi	r24, 0x28	; 40
    199a:	11 f0       	breq	.+4      	; 0x19a0 <EEPROM_writeByte+0x58>
		return ERROR;
    199c:	1c 82       	std	Y+4, r1	; 0x04
    199e:	0d c0       	rjmp	.+26     	; 0x19ba <EEPROM_writeByte+0x72>

	/* write byte to EEPROM */
	TWI_writeByte(u8data);
    19a0:	8b 81       	ldd	r24, Y+3	; 0x03
    19a2:	0e 94 b5 08 	call	0x116a	; 0x116a <TWI_writeByte>
	if (TWI_getStatus() != TWI_MT_DATA_ACK)
    19a6:	0e 94 f5 08 	call	0x11ea	; 0x11ea <TWI_getStatus>
    19aa:	88 32       	cpi	r24, 0x28	; 40
    19ac:	11 f0       	breq	.+4      	; 0x19b2 <EEPROM_writeByte+0x6a>
		return ERROR;
    19ae:	1c 82       	std	Y+4, r1	; 0x04
    19b0:	04 c0       	rjmp	.+8      	; 0x19ba <EEPROM_writeByte+0x72>

	/* Send the Stop Bit */
	TWI_stop();
    19b2:	0e 94 aa 08 	call	0x1154	; 0x1154 <TWI_stop>

	return SUCCESS;
    19b6:	81 e0       	ldi	r24, 0x01	; 1
    19b8:	8c 83       	std	Y+4, r24	; 0x04
    19ba:	8c 81       	ldd	r24, Y+4	; 0x04
}
    19bc:	0f 90       	pop	r0
    19be:	0f 90       	pop	r0
    19c0:	0f 90       	pop	r0
    19c2:	0f 90       	pop	r0
    19c4:	cf 91       	pop	r28
    19c6:	df 91       	pop	r29
    19c8:	08 95       	ret

000019ca <EEPROM_readByte>:

uint8 EEPROM_readByte(uint16 u16addr, uint8 *u8data)
{
    19ca:	df 93       	push	r29
    19cc:	cf 93       	push	r28
    19ce:	00 d0       	rcall	.+0      	; 0x19d0 <EEPROM_readByte+0x6>
    19d0:	00 d0       	rcall	.+0      	; 0x19d2 <EEPROM_readByte+0x8>
    19d2:	0f 92       	push	r0
    19d4:	cd b7       	in	r28, 0x3d	; 61
    19d6:	de b7       	in	r29, 0x3e	; 62
    19d8:	9a 83       	std	Y+2, r25	; 0x02
    19da:	89 83       	std	Y+1, r24	; 0x01
    19dc:	7c 83       	std	Y+4, r23	; 0x04
    19de:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
	TWI_start();
    19e0:	0e 94 99 08 	call	0x1132	; 0x1132 <TWI_start>
	if (TWI_getStatus() != TWI_START)
    19e4:	0e 94 f5 08 	call	0x11ea	; 0x11ea <TWI_getStatus>
    19e8:	88 30       	cpi	r24, 0x08	; 8
    19ea:	11 f0       	breq	.+4      	; 0x19f0 <EEPROM_readByte+0x26>
		return ERROR;
    19ec:	1d 82       	std	Y+5, r1	; 0x05
    19ee:	44 c0       	rjmp	.+136    	; 0x1a78 <EEPROM_readByte+0xae>

	/* Send the device address, we need to get A8 A9 A10 address bits from the
	 * memory location address and R/W=0 (write) */
	TWI_writeByte((uint8) ((0xA0) | ((u16addr & 0x0700) >> 7)));
    19f0:	89 81       	ldd	r24, Y+1	; 0x01
    19f2:	9a 81       	ldd	r25, Y+2	; 0x02
    19f4:	80 70       	andi	r24, 0x00	; 0
    19f6:	97 70       	andi	r25, 0x07	; 7
    19f8:	88 0f       	add	r24, r24
    19fa:	89 2f       	mov	r24, r25
    19fc:	88 1f       	adc	r24, r24
    19fe:	99 0b       	sbc	r25, r25
    1a00:	91 95       	neg	r25
    1a02:	80 6a       	ori	r24, 0xA0	; 160
    1a04:	0e 94 b5 08 	call	0x116a	; 0x116a <TWI_writeByte>
	if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
    1a08:	0e 94 f5 08 	call	0x11ea	; 0x11ea <TWI_getStatus>
    1a0c:	88 31       	cpi	r24, 0x18	; 24
    1a0e:	11 f0       	breq	.+4      	; 0x1a14 <EEPROM_readByte+0x4a>
		return ERROR;
    1a10:	1d 82       	std	Y+5, r1	; 0x05
    1a12:	32 c0       	rjmp	.+100    	; 0x1a78 <EEPROM_readByte+0xae>

	/* Send the required memory location address */
	TWI_writeByte((uint8) (u16addr));
    1a14:	89 81       	ldd	r24, Y+1	; 0x01
    1a16:	0e 94 b5 08 	call	0x116a	; 0x116a <TWI_writeByte>
	if (TWI_getStatus() != TWI_MT_DATA_ACK)
    1a1a:	0e 94 f5 08 	call	0x11ea	; 0x11ea <TWI_getStatus>
    1a1e:	88 32       	cpi	r24, 0x28	; 40
    1a20:	11 f0       	breq	.+4      	; 0x1a26 <EEPROM_readByte+0x5c>
		return ERROR;
    1a22:	1d 82       	std	Y+5, r1	; 0x05
    1a24:	29 c0       	rjmp	.+82     	; 0x1a78 <EEPROM_readByte+0xae>

	/* Send the Repeated Start Bit */
	TWI_start();
    1a26:	0e 94 99 08 	call	0x1132	; 0x1132 <TWI_start>
	if (TWI_getStatus() != TWI_REP_START)
    1a2a:	0e 94 f5 08 	call	0x11ea	; 0x11ea <TWI_getStatus>
    1a2e:	80 31       	cpi	r24, 0x10	; 16
    1a30:	11 f0       	breq	.+4      	; 0x1a36 <EEPROM_readByte+0x6c>
		return ERROR;
    1a32:	1d 82       	std	Y+5, r1	; 0x05
    1a34:	21 c0       	rjmp	.+66     	; 0x1a78 <EEPROM_readByte+0xae>

	/* Send the device address, we need to get A8 A9 A10 address bits from the
	 * memory location address and R/W=1 (Read) */
	TWI_writeByte((uint8) ((0xA0) | ((u16addr & 0x0700) >> 7) | 1));
    1a36:	89 81       	ldd	r24, Y+1	; 0x01
    1a38:	9a 81       	ldd	r25, Y+2	; 0x02
    1a3a:	80 70       	andi	r24, 0x00	; 0
    1a3c:	97 70       	andi	r25, 0x07	; 7
    1a3e:	88 0f       	add	r24, r24
    1a40:	89 2f       	mov	r24, r25
    1a42:	88 1f       	adc	r24, r24
    1a44:	99 0b       	sbc	r25, r25
    1a46:	91 95       	neg	r25
    1a48:	81 6a       	ori	r24, 0xA1	; 161
    1a4a:	0e 94 b5 08 	call	0x116a	; 0x116a <TWI_writeByte>
	if (TWI_getStatus() != TWI_MT_SLA_R_ACK)
    1a4e:	0e 94 f5 08 	call	0x11ea	; 0x11ea <TWI_getStatus>
    1a52:	80 34       	cpi	r24, 0x40	; 64
    1a54:	11 f0       	breq	.+4      	; 0x1a5a <EEPROM_readByte+0x90>
		return ERROR;
    1a56:	1d 82       	std	Y+5, r1	; 0x05
    1a58:	0f c0       	rjmp	.+30     	; 0x1a78 <EEPROM_readByte+0xae>

	/* Read Byte from Memory without send ACK */
	*u8data = TWI_readByteWithNACK();
    1a5a:	0e 94 e1 08 	call	0x11c2	; 0x11c2 <TWI_readByteWithNACK>
    1a5e:	eb 81       	ldd	r30, Y+3	; 0x03
    1a60:	fc 81       	ldd	r31, Y+4	; 0x04
    1a62:	80 83       	st	Z, r24
	if (TWI_getStatus() != TWI_MR_DATA_NACK)
    1a64:	0e 94 f5 08 	call	0x11ea	; 0x11ea <TWI_getStatus>
    1a68:	88 35       	cpi	r24, 0x58	; 88
    1a6a:	11 f0       	breq	.+4      	; 0x1a70 <EEPROM_readByte+0xa6>
		return ERROR;
    1a6c:	1d 82       	std	Y+5, r1	; 0x05
    1a6e:	04 c0       	rjmp	.+8      	; 0x1a78 <EEPROM_readByte+0xae>

	/* Send the Stop Bit */
	TWI_stop();
    1a70:	0e 94 aa 08 	call	0x1154	; 0x1154 <TWI_stop>

	return SUCCESS;
    1a74:	81 e0       	ldi	r24, 0x01	; 1
    1a76:	8d 83       	std	Y+5, r24	; 0x05
    1a78:	8d 81       	ldd	r24, Y+5	; 0x05
}
    1a7a:	0f 90       	pop	r0
    1a7c:	0f 90       	pop	r0
    1a7e:	0f 90       	pop	r0
    1a80:	0f 90       	pop	r0
    1a82:	0f 90       	pop	r0
    1a84:	cf 91       	pop	r28
    1a86:	df 91       	pop	r29
    1a88:	08 95       	ret

00001a8a <Buzzer_init>:
 * Description :
 * 1. Setup the direction for the buzzer pin as output pin through the GPIO driver.
 * 2. Turn off the buzzer through the GPIO.
 */
void Buzzer_init()
{
    1a8a:	df 93       	push	r29
    1a8c:	cf 93       	push	r28
    1a8e:	cd b7       	in	r28, 0x3d	; 61
    1a90:	de b7       	in	r29, 0x3e	; 62
	/* Setup the direction for the buzzer pin as output */
	GPIO_setupPinDirection(BUZZER_PORT_ID, BUZZER_PIN_ID, PIN_OUTPUT);
    1a92:	82 e0       	ldi	r24, 0x02	; 2
    1a94:	62 e0       	ldi	r22, 0x02	; 2
    1a96:	41 e0       	ldi	r20, 0x01	; 1
    1a98:	0e 94 04 09 	call	0x1208	; 0x1208 <GPIO_setupPinDirection>

	/* Turn off the buzzer */
	GPIO_writePin(BUZZER_PORT_ID, BUZZER_PIN_ID, LOGIC_LOW);
    1a9c:	82 e0       	ldi	r24, 0x02	; 2
    1a9e:	62 e0       	ldi	r22, 0x02	; 2
    1aa0:	40 e0       	ldi	r20, 0x00	; 0
    1aa2:	0e 94 ef 09 	call	0x13de	; 0x13de <GPIO_writePin>
}
    1aa6:	cf 91       	pop	r28
    1aa8:	df 91       	pop	r29
    1aaa:	08 95       	ret

00001aac <Buzzer_on>:
/*
 * Description :
 * Function to enable the Buzzer through the GPIO
 */
void Buzzer_on(void)
{
    1aac:	df 93       	push	r29
    1aae:	cf 93       	push	r28
    1ab0:	cd b7       	in	r28, 0x3d	; 61
    1ab2:	de b7       	in	r29, 0x3e	; 62
	/* Turn on the buzzer */
	GPIO_writePin(BUZZER_PORT_ID, BUZZER_PIN_ID, LOGIC_HIGH);
    1ab4:	82 e0       	ldi	r24, 0x02	; 2
    1ab6:	62 e0       	ldi	r22, 0x02	; 2
    1ab8:	41 e0       	ldi	r20, 0x01	; 1
    1aba:	0e 94 ef 09 	call	0x13de	; 0x13de <GPIO_writePin>
}
    1abe:	cf 91       	pop	r28
    1ac0:	df 91       	pop	r29
    1ac2:	08 95       	ret

00001ac4 <Buzzer_off>:
/*
 * Description :
 * Function to disable the Buzzer through the GPIO.
 */
void Buzzer_off(void)
{
    1ac4:	df 93       	push	r29
    1ac6:	cf 93       	push	r28
    1ac8:	cd b7       	in	r28, 0x3d	; 61
    1aca:	de b7       	in	r29, 0x3e	; 62
	/* Turn off the buzzer */
	GPIO_writePin(BUZZER_PORT_ID, BUZZER_PIN_ID, LOGIC_LOW);
    1acc:	82 e0       	ldi	r24, 0x02	; 2
    1ace:	62 e0       	ldi	r22, 0x02	; 2
    1ad0:	40 e0       	ldi	r20, 0x00	; 0
    1ad2:	0e 94 ef 09 	call	0x13de	; 0x13de <GPIO_writePin>
}
    1ad6:	cf 91       	pop	r28
    1ad8:	df 91       	pop	r29
    1ada:	08 95       	ret

00001adc <main>:
 * Function output: void.
 */
void countOneSecond(void);

int main(void)
{
    1adc:	df 93       	push	r29
    1ade:	cf 93       	push	r28
    1ae0:	cd b7       	in	r28, 0x3d	; 61
    1ae2:	de b7       	in	r29, 0x3e	; 62
    1ae4:	62 97       	sbiw	r28, 0x12	; 18
    1ae6:	0f b6       	in	r0, 0x3f	; 63
    1ae8:	f8 94       	cli
    1aea:	de bf       	out	0x3e, r29	; 62
    1aec:	0f be       	out	0x3f, r0	; 63
    1aee:	cd bf       	out	0x3d, r28	; 61
	/* Configuration and initialization functions */
	/* enable global interrupt */
	SREG_REG.Bits.I_Bit = 1;
    1af0:	ef e5       	ldi	r30, 0x5F	; 95
    1af2:	f0 e0       	ldi	r31, 0x00	; 0
    1af4:	80 81       	ld	r24, Z
    1af6:	80 68       	ori	r24, 0x80	; 128
    1af8:	80 83       	st	Z, r24
	uint8 flag, action, mode;
	/* select the configuration of UART */
	UART_ConfigType UART_config =
	{ ASYNCHRONOUS, DISABLED_PARITY, STOP_1_BIT, DATA_8_BIT, BAUD_RATE_9600 };
    1afa:	ce 01       	movw	r24, r28
    1afc:	04 96       	adiw	r24, 0x04	; 4
    1afe:	9f 87       	std	Y+15, r25	; 0x0f
    1b00:	8e 87       	std	Y+14, r24	; 0x0e
    1b02:	e8 e6       	ldi	r30, 0x68	; 104
    1b04:	f0 e0       	ldi	r31, 0x00	; 0
    1b06:	f9 8b       	std	Y+17, r31	; 0x11
    1b08:	e8 8b       	std	Y+16, r30	; 0x10
    1b0a:	f8 e0       	ldi	r31, 0x08	; 8
    1b0c:	fa 8b       	std	Y+18, r31	; 0x12
    1b0e:	e8 89       	ldd	r30, Y+16	; 0x10
    1b10:	f9 89       	ldd	r31, Y+17	; 0x11
    1b12:	00 80       	ld	r0, Z
    1b14:	88 89       	ldd	r24, Y+16	; 0x10
    1b16:	99 89       	ldd	r25, Y+17	; 0x11
    1b18:	01 96       	adiw	r24, 0x01	; 1
    1b1a:	99 8b       	std	Y+17, r25	; 0x11
    1b1c:	88 8b       	std	Y+16, r24	; 0x10
    1b1e:	ee 85       	ldd	r30, Y+14	; 0x0e
    1b20:	ff 85       	ldd	r31, Y+15	; 0x0f
    1b22:	00 82       	st	Z, r0
    1b24:	8e 85       	ldd	r24, Y+14	; 0x0e
    1b26:	9f 85       	ldd	r25, Y+15	; 0x0f
    1b28:	01 96       	adiw	r24, 0x01	; 1
    1b2a:	9f 87       	std	Y+15, r25	; 0x0f
    1b2c:	8e 87       	std	Y+14, r24	; 0x0e
    1b2e:	9a 89       	ldd	r25, Y+18	; 0x12
    1b30:	91 50       	subi	r25, 0x01	; 1
    1b32:	9a 8b       	std	Y+18, r25	; 0x12
    1b34:	ea 89       	ldd	r30, Y+18	; 0x12
    1b36:	ee 23       	and	r30, r30
    1b38:	51 f7       	brne	.-44     	; 0x1b0e <main+0x32>

	/* select the configuration of TWI */
	TWI_ConfigType TWI_config =
	{ MC_ADDRESS, TWI_PRESCALER_1 };
    1b3a:	81 e0       	ldi	r24, 0x01	; 1
    1b3c:	8c 87       	std	Y+12, r24	; 0x0c
    1b3e:	1d 86       	std	Y+13, r1	; 0x0d

	/* passing the configuration to initialization function of TWI */
	TWI_init(&TWI_config);
    1b40:	ce 01       	movw	r24, r28
    1b42:	0c 96       	adiw	r24, 0x0c	; 12
    1b44:	0e 94 25 08 	call	0x104a	; 0x104a <TWI_init>
	/* passing the configuration to initialization function of UART */
	UART_init(&UART_config);
    1b48:	ce 01       	movw	r24, r28
    1b4a:	04 96       	adiw	r24, 0x04	; 4
    1b4c:	0e 94 a3 05 	call	0xb46	; 0xb46 <UART_init>
	/* call the initialization function of PWM TIMER0 */
	PWM_Timer0_init();
    1b50:	0e 94 d9 07 	call	0xfb2	; 0xfb2 <PWM_Timer0_init>
	/* call the initialization function of BUZZER */
	Buzzer_init();
    1b54:	0e 94 45 0d 	call	0x1a8a	; 0x1a8a <Buzzer_init>
	/* call the initialization function of DC-MOTOR */
	DcMotor_Init();
    1b58:	0e 94 48 0c 	call	0x1890	; 0x1890 <DcMotor_Init>
	while (1)
	{
		/* receive the action from HMI ECU through UART */
		action = UART_recieveByte();
    1b5c:	0e 94 51 06 	call	0xca2	; 0xca2 <UART_recieveByte>
    1b60:	8a 83       	std	Y+2, r24	; 0x02
		/* if the action is create password, then receive and save it */
		if (action == CRETAE_PASSWORD_ACTION)
    1b62:	8a 81       	ldd	r24, Y+2	; 0x02
    1b64:	8c 3c       	cpi	r24, 0xCC	; 204
    1b66:	11 f4       	brne	.+4      	; 0x1b6c <main+0x90>
		{
			savePasswordToEEPROM();
    1b68:	0e 94 10 0e 	call	0x1c20	; 0x1c20 <savePasswordToEEPROM>
		}
		if (action == CHECK_PASSWORD_ACTION)
    1b6c:	8a 81       	ldd	r24, Y+2	; 0x02
    1b6e:	8d 3d       	cpi	r24, 0xDD	; 221
    1b70:	a9 f7       	brne	.-22     	; 0x1b5c <main+0x80>
		{
			/* the action is check password */
			/* receive the mode from HMI ECU through UART */
			mode = UART_recieveByte();
    1b72:	0e 94 51 06 	call	0xca2	; 0xca2 <UART_recieveByte>
    1b76:	89 83       	std	Y+1, r24	; 0x01
			if (mode == OPEN_DOOR_MODE)
    1b78:	89 81       	ldd	r24, Y+1	; 0x01
    1b7a:	8f 3f       	cpi	r24, 0xFF	; 255
    1b7c:	91 f5       	brne	.+100    	; 0x1be2 <main+0x106>
			{
				/* mode is open door mode */
				while (1)
				{
					/* receive the password and check if equal to the one in EEPROM */
					flag = recivePasswordAndCheck();
    1b7e:	0e 94 ab 0e 	call	0x1d56	; 0x1d56 <recivePasswordAndCheck>
    1b82:	8b 83       	std	Y+3, r24	; 0x03
					if (flag == TRUE)
    1b84:	8b 81       	ldd	r24, Y+3	; 0x03
    1b86:	81 30       	cpi	r24, 0x01	; 1
    1b88:	e9 f4       	brne	.+58     	; 0x1bc4 <main+0xe8>
					{
						/* the password is correct and send to HMI that password is correct */
						UART_sendByte(PASSWORD_CORRECT);
    1b8a:	8a ea       	ldi	r24, 0xAA	; 170
    1b8c:	0e 94 3d 06 	call	0xc7a	; 0xc7a <UART_sendByte>
						/* turn on motor at max speed with clock wise direction */
						DcMotor_Rotate(CLOCK_Wise, MOTOR_MAX_SPEED);
    1b90:	82 e0       	ldi	r24, 0x02	; 2
    1b92:	64 e6       	ldi	r22, 0x64	; 100
    1b94:	0e 94 63 0c 	call	0x18c6	; 0x18c6 <DcMotor_Rotate>
						/* waiting for 15 seconds until the door is unlocking */
						timer1DelaySecond(DOOR_UNLOKING_PERIOD);
    1b98:	8f e0       	ldi	r24, 0x0F	; 15
    1b9a:	0e 94 d8 0e 	call	0x1db0	; 0x1db0 <timer1DelaySecond>
						/* hold the motor */
						DcMotor_Rotate(STOP, MOTOR_MAX_SPEED);
    1b9e:	80 e0       	ldi	r24, 0x00	; 0
    1ba0:	64 e6       	ldi	r22, 0x64	; 100
    1ba2:	0e 94 63 0c 	call	0x18c6	; 0x18c6 <DcMotor_Rotate>
						/* waiting for 3 seconds the hold period of the door */
						timer1DelaySecond(DOOR_HOLD_PERIOD);
    1ba6:	83 e0       	ldi	r24, 0x03	; 3
    1ba8:	0e 94 d8 0e 	call	0x1db0	; 0x1db0 <timer1DelaySecond>
						/* turn on motor at max speed with anti clock wise direction */
						DcMotor_Rotate(ANTI_CLOCK_WISE, MOTOR_MAX_SPEED);
    1bac:	81 e0       	ldi	r24, 0x01	; 1
    1bae:	64 e6       	ldi	r22, 0x64	; 100
    1bb0:	0e 94 63 0c 	call	0x18c6	; 0x18c6 <DcMotor_Rotate>
						/* waiting for 15 seconds until the door is locking  */
						timer1DelaySecond(DOOR_LOKING_PERIOD);
    1bb4:	8f e0       	ldi	r24, 0x0F	; 15
    1bb6:	0e 94 d8 0e 	call	0x1db0	; 0x1db0 <timer1DelaySecond>
						/* stop the dc motor */
						DcMotor_Rotate(STOP, 0);
    1bba:	80 e0       	ldi	r24, 0x00	; 0
    1bbc:	60 e0       	ldi	r22, 0x00	; 0
    1bbe:	0e 94 63 0c 	call	0x18c6	; 0x18c6 <DcMotor_Rotate>
    1bc2:	cc cf       	rjmp	.-104    	; 0x1b5c <main+0x80>
						break;
					}
					else
					{
						/* the password is incorrect and send to HMI that password is incorrect */
						UART_sendByte(PASSWORD_INCORRECT);
    1bc4:	8b eb       	ldi	r24, 0xBB	; 187
    1bc6:	0e 94 3d 06 	call	0xc7a	; 0xc7a <UART_sendByte>
						/* wait for replay from HMI ECU to take an action of incorrect password */
						if (UART_recieveByte() == BUZZER_ON)
    1bca:	0e 94 51 06 	call	0xca2	; 0xca2 <UART_recieveByte>
    1bce:	88 36       	cpi	r24, 0x68	; 104
    1bd0:	b1 f6       	brne	.-84     	; 0x1b7e <main+0xa2>
						{
							/* if receiving buzzer on byte, that mean the 3 tries is made */
							/* turn on the buzzer */
							Buzzer_on();
    1bd2:	0e 94 56 0d 	call	0x1aac	; 0x1aac <Buzzer_on>
							/* waiting for 1 minute */
							timer1DelaySecond(BUZZER_ACTIVE_PERIOD);
    1bd6:	8c e3       	ldi	r24, 0x3C	; 60
    1bd8:	0e 94 d8 0e 	call	0x1db0	; 0x1db0 <timer1DelaySecond>
							/* turn off the buzzer */
							Buzzer_off();
    1bdc:	0e 94 62 0d 	call	0x1ac4	; 0x1ac4 <Buzzer_off>
    1be0:	bd cf       	rjmp	.-134    	; 0x1b5c <main+0x80>
							continue;
						}
					}
				}
			}
			else if (mode == CHANGE_PASSWORD_MODE)
    1be2:	89 81       	ldd	r24, Y+1	; 0x01
    1be4:	8e 3e       	cpi	r24, 0xEE	; 238
    1be6:	09 f0       	breq	.+2      	; 0x1bea <main+0x10e>
    1be8:	b9 cf       	rjmp	.-142    	; 0x1b5c <main+0x80>
			{
				/* mode is change password mode */
				while (1)
				{
					/* receive the password and check if equal to the one in EEPROM */
					flag = recivePasswordAndCheck();
    1bea:	0e 94 ab 0e 	call	0x1d56	; 0x1d56 <recivePasswordAndCheck>
    1bee:	8b 83       	std	Y+3, r24	; 0x03

					if (flag == TRUE)
    1bf0:	8b 81       	ldd	r24, Y+3	; 0x03
    1bf2:	81 30       	cpi	r24, 0x01	; 1
    1bf4:	31 f4       	brne	.+12     	; 0x1c02 <main+0x126>
					{
						/* the password is correct and send to HMI that password is correct */
						UART_sendByte(PASSWORD_CORRECT);
    1bf6:	8a ea       	ldi	r24, 0xAA	; 170
    1bf8:	0e 94 3d 06 	call	0xc7a	; 0xc7a <UART_sendByte>
						/* start the action of change password */
						savePasswordToEEPROM();
    1bfc:	0e 94 10 0e 	call	0x1c20	; 0x1c20 <savePasswordToEEPROM>
    1c00:	ad cf       	rjmp	.-166    	; 0x1b5c <main+0x80>
						break;
					}
					else
					{
						/* the password is incorrect and send to HMI that password is incorrect */
						UART_sendByte(PASSWORD_INCORRECT);
    1c02:	8b eb       	ldi	r24, 0xBB	; 187
    1c04:	0e 94 3d 06 	call	0xc7a	; 0xc7a <UART_sendByte>
						if (UART_recieveByte() == BUZZER_ON)
    1c08:	0e 94 51 06 	call	0xca2	; 0xca2 <UART_recieveByte>
    1c0c:	88 36       	cpi	r24, 0x68	; 104
    1c0e:	69 f7       	brne	.-38     	; 0x1bea <main+0x10e>
						{
							/* if receiving buzzer on byte, that mean the 3 tries is made */
							/* turn on the buzzer */
							Buzzer_on();
    1c10:	0e 94 56 0d 	call	0x1aac	; 0x1aac <Buzzer_on>
							/* waiting for 1 minute */
							timer1DelaySecond(BUZZER_ACTIVE_PERIOD);
    1c14:	8c e3       	ldi	r24, 0x3C	; 60
    1c16:	0e 94 d8 0e 	call	0x1db0	; 0x1db0 <timer1DelaySecond>
							/* turn off the buzzer */
							Buzzer_off();
    1c1a:	0e 94 62 0d 	call	0x1ac4	; 0x1ac4 <Buzzer_off>
    1c1e:	9e cf       	rjmp	.-196    	; 0x1b5c <main+0x80>

00001c20 <savePasswordToEEPROM>:
 * Function to save the received password through UART to EEPROM.
 * Function input:  void.
 * Function output: void.
 */
void savePasswordToEEPROM(void)
{
    1c20:	df 93       	push	r29
    1c22:	cf 93       	push	r28
    1c24:	cd b7       	in	r28, 0x3d	; 61
    1c26:	de b7       	in	r29, 0x3e	; 62
    1c28:	60 97       	sbiw	r28, 0x10	; 16
    1c2a:	0f b6       	in	r0, 0x3f	; 63
    1c2c:	f8 94       	cli
    1c2e:	de bf       	out	0x3e, r29	; 62
    1c30:	0f be       	out	0x3f, r0	; 63
    1c32:	cd bf       	out	0x3d, r28	; 61
	uint8 i, temp;
	i = 0;
    1c34:	18 8a       	std	Y+16, r1	; 0x10
    1c36:	82 c0       	rjmp	.+260    	; 0x1d3c <savePasswordToEEPROM+0x11c>
	while (i < PASSWORD_LENGTH)
	{
		/* revive password byte by byte through the UART */
		temp = UART_recieveByte();
    1c38:	0e 94 51 06 	call	0xca2	; 0xca2 <UART_recieveByte>
    1c3c:	8f 87       	std	Y+15, r24	; 0x0f
		/* write byte by byte to the EEPROM */
		EEPROM_writeByte(EEPROM_FIRST_ADDRESS_VALUE + i, temp);
    1c3e:	88 89       	ldd	r24, Y+16	; 0x10
    1c40:	88 2f       	mov	r24, r24
    1c42:	90 e0       	ldi	r25, 0x00	; 0
    1c44:	45 96       	adiw	r24, 0x15	; 21
    1c46:	6f 85       	ldd	r22, Y+15	; 0x0f
    1c48:	0e 94 a4 0c 	call	0x1948	; 0x1948 <EEPROM_writeByte>
    1c4c:	80 e0       	ldi	r24, 0x00	; 0
    1c4e:	90 e0       	ldi	r25, 0x00	; 0
    1c50:	a0 e2       	ldi	r26, 0x20	; 32
    1c52:	b1 e4       	ldi	r27, 0x41	; 65
    1c54:	8b 87       	std	Y+11, r24	; 0x0b
    1c56:	9c 87       	std	Y+12, r25	; 0x0c
    1c58:	ad 87       	std	Y+13, r26	; 0x0d
    1c5a:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1c5c:	6b 85       	ldd	r22, Y+11	; 0x0b
    1c5e:	7c 85       	ldd	r23, Y+12	; 0x0c
    1c60:	8d 85       	ldd	r24, Y+13	; 0x0d
    1c62:	9e 85       	ldd	r25, Y+14	; 0x0e
    1c64:	20 e0       	ldi	r18, 0x00	; 0
    1c66:	30 e0       	ldi	r19, 0x00	; 0
    1c68:	4a ef       	ldi	r20, 0xFA	; 250
    1c6a:	54 e4       	ldi	r21, 0x44	; 68
    1c6c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1c70:	dc 01       	movw	r26, r24
    1c72:	cb 01       	movw	r24, r22
    1c74:	8f 83       	std	Y+7, r24	; 0x07
    1c76:	98 87       	std	Y+8, r25	; 0x08
    1c78:	a9 87       	std	Y+9, r26	; 0x09
    1c7a:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1c7c:	6f 81       	ldd	r22, Y+7	; 0x07
    1c7e:	78 85       	ldd	r23, Y+8	; 0x08
    1c80:	89 85       	ldd	r24, Y+9	; 0x09
    1c82:	9a 85       	ldd	r25, Y+10	; 0x0a
    1c84:	20 e0       	ldi	r18, 0x00	; 0
    1c86:	30 e0       	ldi	r19, 0x00	; 0
    1c88:	40 e8       	ldi	r20, 0x80	; 128
    1c8a:	5f e3       	ldi	r21, 0x3F	; 63
    1c8c:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1c90:	88 23       	and	r24, r24
    1c92:	2c f4       	brge	.+10     	; 0x1c9e <savePasswordToEEPROM+0x7e>
		__ticks = 1;
    1c94:	81 e0       	ldi	r24, 0x01	; 1
    1c96:	90 e0       	ldi	r25, 0x00	; 0
    1c98:	9e 83       	std	Y+6, r25	; 0x06
    1c9a:	8d 83       	std	Y+5, r24	; 0x05
    1c9c:	3f c0       	rjmp	.+126    	; 0x1d1c <savePasswordToEEPROM+0xfc>
	else if (__tmp > 65535)
    1c9e:	6f 81       	ldd	r22, Y+7	; 0x07
    1ca0:	78 85       	ldd	r23, Y+8	; 0x08
    1ca2:	89 85       	ldd	r24, Y+9	; 0x09
    1ca4:	9a 85       	ldd	r25, Y+10	; 0x0a
    1ca6:	20 e0       	ldi	r18, 0x00	; 0
    1ca8:	3f ef       	ldi	r19, 0xFF	; 255
    1caa:	4f e7       	ldi	r20, 0x7F	; 127
    1cac:	57 e4       	ldi	r21, 0x47	; 71
    1cae:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1cb2:	18 16       	cp	r1, r24
    1cb4:	4c f5       	brge	.+82     	; 0x1d08 <savePasswordToEEPROM+0xe8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1cb6:	6b 85       	ldd	r22, Y+11	; 0x0b
    1cb8:	7c 85       	ldd	r23, Y+12	; 0x0c
    1cba:	8d 85       	ldd	r24, Y+13	; 0x0d
    1cbc:	9e 85       	ldd	r25, Y+14	; 0x0e
    1cbe:	20 e0       	ldi	r18, 0x00	; 0
    1cc0:	30 e0       	ldi	r19, 0x00	; 0
    1cc2:	40 e2       	ldi	r20, 0x20	; 32
    1cc4:	51 e4       	ldi	r21, 0x41	; 65
    1cc6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1cca:	dc 01       	movw	r26, r24
    1ccc:	cb 01       	movw	r24, r22
    1cce:	bc 01       	movw	r22, r24
    1cd0:	cd 01       	movw	r24, r26
    1cd2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1cd6:	dc 01       	movw	r26, r24
    1cd8:	cb 01       	movw	r24, r22
    1cda:	9e 83       	std	Y+6, r25	; 0x06
    1cdc:	8d 83       	std	Y+5, r24	; 0x05
    1cde:	0f c0       	rjmp	.+30     	; 0x1cfe <savePasswordToEEPROM+0xde>
    1ce0:	88 ec       	ldi	r24, 0xC8	; 200
    1ce2:	90 e0       	ldi	r25, 0x00	; 0
    1ce4:	9c 83       	std	Y+4, r25	; 0x04
    1ce6:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1ce8:	8b 81       	ldd	r24, Y+3	; 0x03
    1cea:	9c 81       	ldd	r25, Y+4	; 0x04
    1cec:	01 97       	sbiw	r24, 0x01	; 1
    1cee:	f1 f7       	brne	.-4      	; 0x1cec <savePasswordToEEPROM+0xcc>
    1cf0:	9c 83       	std	Y+4, r25	; 0x04
    1cf2:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1cf4:	8d 81       	ldd	r24, Y+5	; 0x05
    1cf6:	9e 81       	ldd	r25, Y+6	; 0x06
    1cf8:	01 97       	sbiw	r24, 0x01	; 1
    1cfa:	9e 83       	std	Y+6, r25	; 0x06
    1cfc:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1cfe:	8d 81       	ldd	r24, Y+5	; 0x05
    1d00:	9e 81       	ldd	r25, Y+6	; 0x06
    1d02:	00 97       	sbiw	r24, 0x00	; 0
    1d04:	69 f7       	brne	.-38     	; 0x1ce0 <savePasswordToEEPROM+0xc0>
    1d06:	14 c0       	rjmp	.+40     	; 0x1d30 <savePasswordToEEPROM+0x110>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1d08:	6f 81       	ldd	r22, Y+7	; 0x07
    1d0a:	78 85       	ldd	r23, Y+8	; 0x08
    1d0c:	89 85       	ldd	r24, Y+9	; 0x09
    1d0e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1d10:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d14:	dc 01       	movw	r26, r24
    1d16:	cb 01       	movw	r24, r22
    1d18:	9e 83       	std	Y+6, r25	; 0x06
    1d1a:	8d 83       	std	Y+5, r24	; 0x05
    1d1c:	8d 81       	ldd	r24, Y+5	; 0x05
    1d1e:	9e 81       	ldd	r25, Y+6	; 0x06
    1d20:	9a 83       	std	Y+2, r25	; 0x02
    1d22:	89 83       	std	Y+1, r24	; 0x01
    1d24:	89 81       	ldd	r24, Y+1	; 0x01
    1d26:	9a 81       	ldd	r25, Y+2	; 0x02
    1d28:	01 97       	sbiw	r24, 0x01	; 1
    1d2a:	f1 f7       	brne	.-4      	; 0x1d28 <savePasswordToEEPROM+0x108>
    1d2c:	9a 83       	std	Y+2, r25	; 0x02
    1d2e:	89 83       	std	Y+1, r24	; 0x01
		_delay_ms(10);
		i++;
    1d30:	88 89       	ldd	r24, Y+16	; 0x10
    1d32:	8f 5f       	subi	r24, 0xFF	; 255
    1d34:	88 8b       	std	Y+16, r24	; 0x10
		/* send to HMI ECU that the control ECU is ready to receive the next byte */
		UART_sendByte(START_COMMNUCATION);
    1d36:	85 e1       	ldi	r24, 0x15	; 21
    1d38:	0e 94 3d 06 	call	0xc7a	; 0xc7a <UART_sendByte>
 */
void savePasswordToEEPROM(void)
{
	uint8 i, temp;
	i = 0;
	while (i < PASSWORD_LENGTH)
    1d3c:	88 89       	ldd	r24, Y+16	; 0x10
    1d3e:	85 30       	cpi	r24, 0x05	; 5
    1d40:	08 f4       	brcc	.+2      	; 0x1d44 <savePasswordToEEPROM+0x124>
    1d42:	7a cf       	rjmp	.-268    	; 0x1c38 <savePasswordToEEPROM+0x18>
		_delay_ms(10);
		i++;
		/* send to HMI ECU that the control ECU is ready to receive the next byte */
		UART_sendByte(START_COMMNUCATION);
	}
}
    1d44:	60 96       	adiw	r28, 0x10	; 16
    1d46:	0f b6       	in	r0, 0x3f	; 63
    1d48:	f8 94       	cli
    1d4a:	de bf       	out	0x3e, r29	; 62
    1d4c:	0f be       	out	0x3f, r0	; 63
    1d4e:	cd bf       	out	0x3d, r28	; 61
    1d50:	cf 91       	pop	r28
    1d52:	df 91       	pop	r29
    1d54:	08 95       	ret

00001d56 <recivePasswordAndCheck>:
 * it with the one in EEPROM .
 * Function input:  void.
 * Function output: uint8 flag which indicate password correct.
 */
uint8 recivePasswordAndCheck()
{
    1d56:	df 93       	push	r29
    1d58:	cf 93       	push	r28
    1d5a:	00 d0       	rcall	.+0      	; 0x1d5c <recivePasswordAndCheck+0x6>
    1d5c:	00 d0       	rcall	.+0      	; 0x1d5e <recivePasswordAndCheck+0x8>
    1d5e:	cd b7       	in	r28, 0x3d	; 61
    1d60:	de b7       	in	r29, 0x3e	; 62
	uint8 i, temp, temp2, flag;
	i = 0;
    1d62:	1b 82       	std	Y+3, r1	; 0x03
	/* we suppose at first the password is correct */
	flag = TRUE;
    1d64:	81 e0       	ldi	r24, 0x01	; 1
    1d66:	89 83       	std	Y+1, r24	; 0x01
    1d68:	18 c0       	rjmp	.+48     	; 0x1d9a <recivePasswordAndCheck+0x44>
	while (i < PASSWORD_LENGTH)
	{
		/* revive password byte by byte through the UART */
		temp = UART_recieveByte();
    1d6a:	0e 94 51 06 	call	0xca2	; 0xca2 <UART_recieveByte>
    1d6e:	8a 83       	std	Y+2, r24	; 0x02
		/* read byte by byte from the EEPROM */
		EEPROM_readByte(EEPROM_FIRST_ADDRESS_VALUE + i, &temp2);
    1d70:	8b 81       	ldd	r24, Y+3	; 0x03
    1d72:	88 2f       	mov	r24, r24
    1d74:	90 e0       	ldi	r25, 0x00	; 0
    1d76:	45 96       	adiw	r24, 0x15	; 21
    1d78:	9e 01       	movw	r18, r28
    1d7a:	2c 5f       	subi	r18, 0xFC	; 252
    1d7c:	3f 4f       	sbci	r19, 0xFF	; 255
    1d7e:	b9 01       	movw	r22, r18
    1d80:	0e 94 e5 0c 	call	0x19ca	; 0x19ca <EEPROM_readByte>
		/* compare the received byte with the byte in EEPROM */
		if (temp != temp2)
    1d84:	9c 81       	ldd	r25, Y+4	; 0x04
    1d86:	8a 81       	ldd	r24, Y+2	; 0x02
    1d88:	89 17       	cp	r24, r25
    1d8a:	09 f0       	breq	.+2      	; 0x1d8e <recivePasswordAndCheck+0x38>
		{
			/* if not equal then two passwords are not equal and flag become false */
			flag = FALSE;
    1d8c:	19 82       	std	Y+1, r1	; 0x01
		}
		i++;
    1d8e:	8b 81       	ldd	r24, Y+3	; 0x03
    1d90:	8f 5f       	subi	r24, 0xFF	; 255
    1d92:	8b 83       	std	Y+3, r24	; 0x03
		/* send to HMI ECU that the control ECU is ready to receive the next byte */
		UART_sendByte(START_COMMNUCATION);
    1d94:	85 e1       	ldi	r24, 0x15	; 21
    1d96:	0e 94 3d 06 	call	0xc7a	; 0xc7a <UART_sendByte>
{
	uint8 i, temp, temp2, flag;
	i = 0;
	/* we suppose at first the password is correct */
	flag = TRUE;
	while (i < PASSWORD_LENGTH)
    1d9a:	8b 81       	ldd	r24, Y+3	; 0x03
    1d9c:	85 30       	cpi	r24, 0x05	; 5
    1d9e:	28 f3       	brcs	.-54     	; 0x1d6a <recivePasswordAndCheck+0x14>
		}
		i++;
		/* send to HMI ECU that the control ECU is ready to receive the next byte */
		UART_sendByte(START_COMMNUCATION);
	}
	return flag;
    1da0:	89 81       	ldd	r24, Y+1	; 0x01
}
    1da2:	0f 90       	pop	r0
    1da4:	0f 90       	pop	r0
    1da6:	0f 90       	pop	r0
    1da8:	0f 90       	pop	r0
    1daa:	cf 91       	pop	r28
    1dac:	df 91       	pop	r29
    1dae:	08 95       	ret

00001db0 <timer1DelaySecond>:
 * Function to count a number of seconds which passed to it.
 * Function input:  number of seconds.
 * Function output: void.
 */
void timer1DelaySecond(uint8 n)
{
    1db0:	df 93       	push	r29
    1db2:	cf 93       	push	r28
    1db4:	cd b7       	in	r28, 0x3d	; 61
    1db6:	de b7       	in	r29, 0x3e	; 62
    1db8:	2c 97       	sbiw	r28, 0x0c	; 12
    1dba:	0f b6       	in	r0, 0x3f	; 63
    1dbc:	f8 94       	cli
    1dbe:	de bf       	out	0x3e, r29	; 62
    1dc0:	0f be       	out	0x3f, r0	; 63
    1dc2:	cd bf       	out	0x3d, r28	; 61
    1dc4:	8f 83       	std	Y+7, r24	; 0x07
	/* select the configuration of TIMER1 */
	TIMER1_ConfigType TIMER1_config =
	{ CTC_INITIAL_VALUE, CTC_VALUE_FOR_ONE_SECOND, CTC_MODE,
			TIMER1_PRESCALER_256 };
    1dc6:	ce 01       	movw	r24, r28
    1dc8:	01 96       	adiw	r24, 0x01	; 1
    1dca:	99 87       	std	Y+9, r25	; 0x09
    1dcc:	88 87       	std	Y+8, r24	; 0x08
    1dce:	e0 e7       	ldi	r30, 0x70	; 112
    1dd0:	f0 e0       	ldi	r31, 0x00	; 0
    1dd2:	fb 87       	std	Y+11, r31	; 0x0b
    1dd4:	ea 87       	std	Y+10, r30	; 0x0a
    1dd6:	f6 e0       	ldi	r31, 0x06	; 6
    1dd8:	fc 87       	std	Y+12, r31	; 0x0c
    1dda:	ea 85       	ldd	r30, Y+10	; 0x0a
    1ddc:	fb 85       	ldd	r31, Y+11	; 0x0b
    1dde:	00 80       	ld	r0, Z
    1de0:	8a 85       	ldd	r24, Y+10	; 0x0a
    1de2:	9b 85       	ldd	r25, Y+11	; 0x0b
    1de4:	01 96       	adiw	r24, 0x01	; 1
    1de6:	9b 87       	std	Y+11, r25	; 0x0b
    1de8:	8a 87       	std	Y+10, r24	; 0x0a
    1dea:	e8 85       	ldd	r30, Y+8	; 0x08
    1dec:	f9 85       	ldd	r31, Y+9	; 0x09
    1dee:	00 82       	st	Z, r0
    1df0:	88 85       	ldd	r24, Y+8	; 0x08
    1df2:	99 85       	ldd	r25, Y+9	; 0x09
    1df4:	01 96       	adiw	r24, 0x01	; 1
    1df6:	99 87       	std	Y+9, r25	; 0x09
    1df8:	88 87       	std	Y+8, r24	; 0x08
    1dfa:	9c 85       	ldd	r25, Y+12	; 0x0c
    1dfc:	91 50       	subi	r25, 0x01	; 1
    1dfe:	9c 87       	std	Y+12, r25	; 0x0c
    1e00:	ec 85       	ldd	r30, Y+12	; 0x0c
    1e02:	ee 23       	and	r30, r30
    1e04:	51 f7       	brne	.-44     	; 0x1dda <timer1DelaySecond+0x2a>
	/* setup the call back function */
	Timer1_setCallBack(countOneSecond);
    1e06:	8d e1       	ldi	r24, 0x1D	; 29
    1e08:	9f e0       	ldi	r25, 0x0F	; 15
    1e0a:	0e 94 c7 07 	call	0xf8e	; 0xf8e <Timer1_setCallBack>
	/* passing the configuration to initialization function of TIMER1 */
	Timer1_init(&TIMER1_config);
    1e0e:	ce 01       	movw	r24, r28
    1e10:	01 96       	adiw	r24, 0x01	; 1
    1e12:	0e 94 33 07 	call	0xe66	; 0xe66 <Timer1_init>
	/* waiting for 15 seconds until the door is unlocking */
	while (g_ticks < n)
    1e16:	90 91 78 00 	lds	r25, 0x0078
    1e1a:	8f 81       	ldd	r24, Y+7	; 0x07
    1e1c:	98 17       	cp	r25, r24
    1e1e:	d8 f3       	brcs	.-10     	; 0x1e16 <timer1DelaySecond+0x66>
		;
	/* reset the global variable of ticks */
	g_ticks = 0;
    1e20:	10 92 78 00 	sts	0x0078, r1
	/* stop the timer1 */
	Timer1_deInit();
    1e24:	0e 94 a4 07 	call	0xf48	; 0xf48 <Timer1_deInit>
}
    1e28:	2c 96       	adiw	r28, 0x0c	; 12
    1e2a:	0f b6       	in	r0, 0x3f	; 63
    1e2c:	f8 94       	cli
    1e2e:	de bf       	out	0x3e, r29	; 62
    1e30:	0f be       	out	0x3f, r0	; 63
    1e32:	cd bf       	out	0x3d, r28	; 61
    1e34:	cf 91       	pop	r28
    1e36:	df 91       	pop	r29
    1e38:	08 95       	ret

00001e3a <countOneSecond>:
 * This is the call back function which will be executed each interrupt in timer1.
 * Function input:  void.
 * Function output: void.
 */
void countOneSecond()
{
    1e3a:	df 93       	push	r29
    1e3c:	cf 93       	push	r28
    1e3e:	cd b7       	in	r28, 0x3d	; 61
    1e40:	de b7       	in	r29, 0x3e	; 62
	/* this function is executed each 1 second as the configuration that passed to timer1*/
	g_ticks++;
    1e42:	80 91 78 00 	lds	r24, 0x0078
    1e46:	8f 5f       	subi	r24, 0xFF	; 255
    1e48:	80 93 78 00 	sts	0x0078, r24
}
    1e4c:	cf 91       	pop	r28
    1e4e:	df 91       	pop	r29
    1e50:	08 95       	ret

00001e52 <__udivmodhi4>:
    1e52:	aa 1b       	sub	r26, r26
    1e54:	bb 1b       	sub	r27, r27
    1e56:	51 e1       	ldi	r21, 0x11	; 17
    1e58:	07 c0       	rjmp	.+14     	; 0x1e68 <__udivmodhi4_ep>

00001e5a <__udivmodhi4_loop>:
    1e5a:	aa 1f       	adc	r26, r26
    1e5c:	bb 1f       	adc	r27, r27
    1e5e:	a6 17       	cp	r26, r22
    1e60:	b7 07       	cpc	r27, r23
    1e62:	10 f0       	brcs	.+4      	; 0x1e68 <__udivmodhi4_ep>
    1e64:	a6 1b       	sub	r26, r22
    1e66:	b7 0b       	sbc	r27, r23

00001e68 <__udivmodhi4_ep>:
    1e68:	88 1f       	adc	r24, r24
    1e6a:	99 1f       	adc	r25, r25
    1e6c:	5a 95       	dec	r21
    1e6e:	a9 f7       	brne	.-22     	; 0x1e5a <__udivmodhi4_loop>
    1e70:	80 95       	com	r24
    1e72:	90 95       	com	r25
    1e74:	bc 01       	movw	r22, r24
    1e76:	cd 01       	movw	r24, r26
    1e78:	08 95       	ret

00001e7a <__udivmodsi4>:
    1e7a:	a1 e2       	ldi	r26, 0x21	; 33
    1e7c:	1a 2e       	mov	r1, r26
    1e7e:	aa 1b       	sub	r26, r26
    1e80:	bb 1b       	sub	r27, r27
    1e82:	fd 01       	movw	r30, r26
    1e84:	0d c0       	rjmp	.+26     	; 0x1ea0 <__udivmodsi4_ep>

00001e86 <__udivmodsi4_loop>:
    1e86:	aa 1f       	adc	r26, r26
    1e88:	bb 1f       	adc	r27, r27
    1e8a:	ee 1f       	adc	r30, r30
    1e8c:	ff 1f       	adc	r31, r31
    1e8e:	a2 17       	cp	r26, r18
    1e90:	b3 07       	cpc	r27, r19
    1e92:	e4 07       	cpc	r30, r20
    1e94:	f5 07       	cpc	r31, r21
    1e96:	20 f0       	brcs	.+8      	; 0x1ea0 <__udivmodsi4_ep>
    1e98:	a2 1b       	sub	r26, r18
    1e9a:	b3 0b       	sbc	r27, r19
    1e9c:	e4 0b       	sbc	r30, r20
    1e9e:	f5 0b       	sbc	r31, r21

00001ea0 <__udivmodsi4_ep>:
    1ea0:	66 1f       	adc	r22, r22
    1ea2:	77 1f       	adc	r23, r23
    1ea4:	88 1f       	adc	r24, r24
    1ea6:	99 1f       	adc	r25, r25
    1ea8:	1a 94       	dec	r1
    1eaa:	69 f7       	brne	.-38     	; 0x1e86 <__udivmodsi4_loop>
    1eac:	60 95       	com	r22
    1eae:	70 95       	com	r23
    1eb0:	80 95       	com	r24
    1eb2:	90 95       	com	r25
    1eb4:	9b 01       	movw	r18, r22
    1eb6:	ac 01       	movw	r20, r24
    1eb8:	bd 01       	movw	r22, r26
    1eba:	cf 01       	movw	r24, r30
    1ebc:	08 95       	ret

00001ebe <__prologue_saves__>:
    1ebe:	2f 92       	push	r2
    1ec0:	3f 92       	push	r3
    1ec2:	4f 92       	push	r4
    1ec4:	5f 92       	push	r5
    1ec6:	6f 92       	push	r6
    1ec8:	7f 92       	push	r7
    1eca:	8f 92       	push	r8
    1ecc:	9f 92       	push	r9
    1ece:	af 92       	push	r10
    1ed0:	bf 92       	push	r11
    1ed2:	cf 92       	push	r12
    1ed4:	df 92       	push	r13
    1ed6:	ef 92       	push	r14
    1ed8:	ff 92       	push	r15
    1eda:	0f 93       	push	r16
    1edc:	1f 93       	push	r17
    1ede:	cf 93       	push	r28
    1ee0:	df 93       	push	r29
    1ee2:	cd b7       	in	r28, 0x3d	; 61
    1ee4:	de b7       	in	r29, 0x3e	; 62
    1ee6:	ca 1b       	sub	r28, r26
    1ee8:	db 0b       	sbc	r29, r27
    1eea:	0f b6       	in	r0, 0x3f	; 63
    1eec:	f8 94       	cli
    1eee:	de bf       	out	0x3e, r29	; 62
    1ef0:	0f be       	out	0x3f, r0	; 63
    1ef2:	cd bf       	out	0x3d, r28	; 61
    1ef4:	09 94       	ijmp

00001ef6 <__epilogue_restores__>:
    1ef6:	2a 88       	ldd	r2, Y+18	; 0x12
    1ef8:	39 88       	ldd	r3, Y+17	; 0x11
    1efa:	48 88       	ldd	r4, Y+16	; 0x10
    1efc:	5f 84       	ldd	r5, Y+15	; 0x0f
    1efe:	6e 84       	ldd	r6, Y+14	; 0x0e
    1f00:	7d 84       	ldd	r7, Y+13	; 0x0d
    1f02:	8c 84       	ldd	r8, Y+12	; 0x0c
    1f04:	9b 84       	ldd	r9, Y+11	; 0x0b
    1f06:	aa 84       	ldd	r10, Y+10	; 0x0a
    1f08:	b9 84       	ldd	r11, Y+9	; 0x09
    1f0a:	c8 84       	ldd	r12, Y+8	; 0x08
    1f0c:	df 80       	ldd	r13, Y+7	; 0x07
    1f0e:	ee 80       	ldd	r14, Y+6	; 0x06
    1f10:	fd 80       	ldd	r15, Y+5	; 0x05
    1f12:	0c 81       	ldd	r16, Y+4	; 0x04
    1f14:	1b 81       	ldd	r17, Y+3	; 0x03
    1f16:	aa 81       	ldd	r26, Y+2	; 0x02
    1f18:	b9 81       	ldd	r27, Y+1	; 0x01
    1f1a:	ce 0f       	add	r28, r30
    1f1c:	d1 1d       	adc	r29, r1
    1f1e:	0f b6       	in	r0, 0x3f	; 63
    1f20:	f8 94       	cli
    1f22:	de bf       	out	0x3e, r29	; 62
    1f24:	0f be       	out	0x3f, r0	; 63
    1f26:	cd bf       	out	0x3d, r28	; 61
    1f28:	ed 01       	movw	r28, r26
    1f2a:	08 95       	ret

00001f2c <_exit>:
    1f2c:	f8 94       	cli

00001f2e <__stop_program>:
    1f2e:	ff cf       	rjmp	.-2      	; 0x1f2e <__stop_program>
