Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Fri Dec 30 11:31:40 2016
| Host         : Shana-Laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Main_control_sets_placed.rpt
| Design       : Main
| Device       : xc7k160t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             184 |           94 |
| No           | No                    | Yes                    |              70 |           28 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              19 |            9 |
| Yes          | No                    | Yes                    |              66 |           20 |
| Yes          | Yes                   | No                     |              29 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------+--------------------------------------------------+----------------------------------+------------------+----------------+
|      Clock Signal     |                   Enable Signal                  |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+-----------------------+--------------------------------------------------+----------------------------------+------------------+----------------+
|  M4/push              | M4/n0001_inv                                     |                                  |                1 |              3 |
|  clk_100mhz_IBUF_BUFG | M6/LED_P2S/_n0075_inv_cepot                      | M2/rst                           |                3 |              4 |
|  clk_100mhz_IBUF_BUFG | nolabel_line168/nolabel_line44/i[4]_i_1__0_n_0   | M2/rst                           |                2 |              5 |
|  clk_100mhz_IBUF_BUFG | nolabel_line168/nolabel_line52/i[4]_i_1_n_0      | M2/rst                           |                1 |              5 |
|  M2/clk1_BUFG         | M2/_n0225_inv1_cepot                             |                                  |                5 |              6 |
|  M2/clk1_BUFG         |                                                  |                                  |                5 |              7 |
|  clk_100mhz_IBUF_BUFG | nolabel_line168/nolabel_line52/oData[7]          | M2/rst                           |                3 |              8 |
|  clk_100mhz_IBUF_BUFG | nolabel_line168/nolabel_line52/oData[23]         | M2/rst                           |                2 |              8 |
|  clk_100mhz_IBUF_BUFG | M2/counter1[31]_GND_1_o_LessThan_102_o           | M2/RSTN_temp_sw_temp[15]_OR_54_o |                3 |              8 |
| ~clk_100mhz_IBUF_BUFG |                                                  | M2/rst                           |                5 |              8 |
|  clk_100mhz_IBUF_BUFG | M2/_n0243_inv1_cepot_cepot                       |                                  |                3 |             10 |
|  clk_100mhz_IBUF_BUFG | nolabel_line168/nolabel_line44/count[13]_i_1_n_0 | M2/rst                           |                3 |             14 |
|  M2/clk1_BUFG         | M2/counter[31]_GND_1_o_LessThan_5_o              | M2/btn_temp[3]_scan_AND_1_o      |                6 |             21 |
|  clk_100mhz_IBUF_BUFG | nolabel_line168/nolabel_line52/E[0]              | M2/rst                           |                6 |             22 |
|  clk_100mhz_IBUF_BUFG |                                                  | M2/rst                           |               23 |             62 |
|  clk_100mhz_IBUF_BUFG |                                                  |                                  |               89 |            177 |
+-----------------------+--------------------------------------------------+----------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 3      |                     1 |
| 4      |                     1 |
| 5      |                     2 |
| 6      |                     1 |
| 7      |                     1 |
| 8      |                     4 |
| 10     |                     1 |
| 14     |                     1 |
| 16+    |                     4 |
+--------+-----------------------+


