INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hao/Desktop/vivado/final_cpu/final_cpu.srcs/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hao/Desktop/vivado/final_cpu/final_cpu.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hao/Desktop/vivado/final_cpu/lab9_code_template/MIPS_core/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hao/Desktop/vivado/final_cpu/lab9_code_template/MIPS_core/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hao/Desktop/vivado/final_cpu/lab9_code_template/MIPS_core/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hao/Desktop/vivado/final_cpu/final_cpu.srcs/sources_1/imports/controller_reretry2/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hao/Desktop/vivado/final_cpu/lab9_code_template/MIPS_core/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hao/Desktop/vivado/final_cpu/lab9_code_template/MIPS_core/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hao/Desktop/vivado/final_cpu/lab9_code_template/MIPS_core/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hao/Desktop/vivado/final_cpu/lab9_code_template/MIPS_core/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hao/Desktop/vivado/final_cpu/lab9_code_template/MIPS_core/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hao/Desktop/vivado/final_cpu/lab9_code_template/MIPS_core/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hao/Desktop/vivado/final_cpu/lab9_code_template/MIPS_core/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hao/Desktop/vivado/final_cpu/lab9_code_template/MIPS_core/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hao/Desktop/vivado/final_cpu/lab9_code_template/MIPS_core/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hao/Desktop/vivado/final_cpu/lab9_code_template/MIPS_core/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Hao/Desktop/vivado/final_cpu/lab9_code_template/MIPS_core/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
