

================================================================
== Vivado HLS Report for 'FullSubtractor'
================================================================
* Date:           Wed May 14 21:16:48 2025

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        full_subtractor
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.48|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+----------------------------+-----+-----+-----+-----+---------+
        |                                         |                            |  Latency  |  Interval | Pipeline|
        |                 Instance                |           Module           | min | max | min | max |   Type  |
        +-----------------------------------------+----------------------------+-----+-----+-----+-----+---------+
        |stg_10_FullSubtractor_process_sub_fu_44  |FullSubtractor_process_sub  |    0|    0|    0|    0|   none  |
        +-----------------------------------------+----------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       0|      8|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      8|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------------------+----------------------------+---------+-------+---+----+
    |                 Instance                |           Module           | BRAM_18K| DSP48E| FF| LUT|
    +-----------------------------------------+----------------------------+---------+-------+---+----+
    |stg_10_FullSubtractor_process_sub_fu_44  |FullSubtractor_process_sub  |        0|      0|  0|   8|
    +-----------------------------------------+----------------------------+---------+-------+---+----+
    |Total                                    |                            |        0|      0|  0|   8|
    +-----------------------------------------+----------------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+---------+--------------+---------+
| RTL Ports| Dir | Bits| Protocol| Source Object|  C Type |
+----------+-----+-----+---------+--------------+---------+
|A         |  in |    1| ap_none |       A      | pointer |
|B         |  in |    1| ap_none |       B      | pointer |
|Bin       |  in |    1| ap_none |      Bin     | pointer |
|D         | out |    1|  ap_vld |       D      | pointer |
|Bout      | out |    1|  ap_vld |     Bout     | pointer |
+----------+-----+-----+---------+--------------+---------+

