{"vcs1":{"timestamp_begin":1745159706.984704713, "rt":8.79, "ut":8.78, "st":0.53}}
{"vcselab":{"timestamp_begin":1745159715.857857381, "rt":0.30, "ut":0.19, "st":0.11}}
{"link":{"timestamp_begin":1745159716.222364837, "rt":0.34, "ut":0.15, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745159706.370152723}
{"VCS_COMP_START_TIME": 1745159706.370152723}
{"VCS_COMP_END_TIME": 1745159716.710634478}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -o simv"}
{"vcs1": {"peak_mem": 475832}}
{"vcselab": {"peak_mem": 166728}}
