# simple_sv
Simple systemverilog exercises
This repository is a test to hold some simple systemverilog exercises.
