\doxysection{LTDC\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_l_t_d_c___type_def}{}\label{struct_l_t_d_c___type_def}\index{LTDC\_TypeDef@{LTDC\_TypeDef}}


LCD-\/\+TFT Display Controller.  




{\ttfamily \#include $<$stm32f429xx.\+h$>$}



Collaboration diagram for LTDC\+\_\+\+Type\+Def\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=159pt]{struct_l_t_d_c___type_def__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___type_def_af2c92c7cb13569aaff6b4f5a25de5056}{RESERVED0}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___type_def_a3aa8cb3b286c630b9fa126616a1f6498}{SSCR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___type_def_ab954c16d70935a24b62aad461a664878}{BPCR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___type_def_a2277d6936f88a3bbb0b7fd1481b2c2c5}{AWCR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___type_def_ace97ea64f6db802fc5488601bb8558ab}{TWCR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___type_def_aae092d9d07574afe1fbc79c8bf7f7c19}{GCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___type_def_a3c50f8698052818ea3024b4b52d65886}{RESERVED1}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___type_def_a92af0fef30467bfce8d1408f81cfda6d}{SRCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___type_def_aa4de71b2a578cce3a67229dde3c6b52d}{RESERVED2}} \mbox{[}1\mbox{]}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___type_def_a7a7c554d0c2d78d8b044a699602e37e1}{BCCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___type_def_a41add28c14461ad6ca03e7311db7640a}{RESERVED3}} \mbox{[}1\mbox{]}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{ICR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___type_def_a7d311d182e9cb4a5acd25f6bb3e1422d}{LIPCR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___type_def_a140588a82bafbf0bf0c983111aadb351}{CPSR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_l_t_d_c___type_def_a5e235993884b3f8d42db5f51d9bd1942}{CDSR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
LCD-\/\+TFT Display Controller. 

Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l00634}{634}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.



\label{doc-variable-members}
\Hypertarget{struct_l_t_d_c___type_def_doc-variable-members}
\doxysubsection{Field Documentation}
\Hypertarget{struct_l_t_d_c___type_def_a2277d6936f88a3bbb0b7fd1481b2c2c5}\index{LTDC\_TypeDef@{LTDC\_TypeDef}!AWCR@{AWCR}}
\index{AWCR@{AWCR}!LTDC\_TypeDef@{LTDC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AWCR}{AWCR}}
{\footnotesize\ttfamily \label{struct_l_t_d_c___type_def_a2277d6936f88a3bbb0b7fd1481b2c2c5} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t AWCR}

LTDC Active Width Configuration Register, Address offset\+: 0x10 

Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l00639}{639}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{struct_l_t_d_c___type_def_a7a7c554d0c2d78d8b044a699602e37e1}\index{LTDC\_TypeDef@{LTDC\_TypeDef}!BCCR@{BCCR}}
\index{BCCR@{BCCR}!LTDC\_TypeDef@{LTDC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BCCR}{BCCR}}
{\footnotesize\ttfamily \label{struct_l_t_d_c___type_def_a7a7c554d0c2d78d8b044a699602e37e1} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BCCR}

LTDC Background Color Configuration Register, Address offset\+: 0x2C 

Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l00645}{645}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{struct_l_t_d_c___type_def_ab954c16d70935a24b62aad461a664878}\index{LTDC\_TypeDef@{LTDC\_TypeDef}!BPCR@{BPCR}}
\index{BPCR@{BPCR}!LTDC\_TypeDef@{LTDC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BPCR}{BPCR}}
{\footnotesize\ttfamily \label{struct_l_t_d_c___type_def_ab954c16d70935a24b62aad461a664878} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t BPCR}

LTDC Back Porch Configuration Register, Address offset\+: 0x0C 

Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l00638}{638}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{struct_l_t_d_c___type_def_a5e235993884b3f8d42db5f51d9bd1942}\index{LTDC\_TypeDef@{LTDC\_TypeDef}!CDSR@{CDSR}}
\index{CDSR@{CDSR}!LTDC\_TypeDef@{LTDC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CDSR}{CDSR}}
{\footnotesize\ttfamily \label{struct_l_t_d_c___type_def_a5e235993884b3f8d42db5f51d9bd1942} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CDSR}

LTDC Current Display Status Register, Address offset\+: 0x48 

Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l00652}{652}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{struct_l_t_d_c___type_def_a140588a82bafbf0bf0c983111aadb351}\index{LTDC\_TypeDef@{LTDC\_TypeDef}!CPSR@{CPSR}}
\index{CPSR@{CPSR}!LTDC\_TypeDef@{LTDC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CPSR}{CPSR}}
{\footnotesize\ttfamily \label{struct_l_t_d_c___type_def_a140588a82bafbf0bf0c983111aadb351} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CPSR}

LTDC Current Position Status Register, Address offset\+: 0x44 

Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l00651}{651}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{struct_l_t_d_c___type_def_aae092d9d07574afe1fbc79c8bf7f7c19}\index{LTDC\_TypeDef@{LTDC\_TypeDef}!GCR@{GCR}}
\index{GCR@{GCR}!LTDC\_TypeDef@{LTDC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{GCR}{GCR}}
{\footnotesize\ttfamily \label{struct_l_t_d_c___type_def_aae092d9d07574afe1fbc79c8bf7f7c19} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GCR}

LTDC Global Control Register, Address offset\+: 0x18 

Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l00641}{641}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{struct_l_t_d_c___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}\index{LTDC\_TypeDef@{LTDC\_TypeDef}!ICR@{ICR}}
\index{ICR@{ICR}!LTDC\_TypeDef@{LTDC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ICR}{ICR}}
{\footnotesize\ttfamily \label{struct_l_t_d_c___type_def_a0a8c8230846fd8ff154b9fde8dfa0399} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ICR}

LTDC Interrupt Clear Register, Address offset\+: 0x3C 

Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l00649}{649}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{struct_l_t_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}\index{LTDC\_TypeDef@{LTDC\_TypeDef}!IER@{IER}}
\index{IER@{IER}!LTDC\_TypeDef@{LTDC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IER}{IER}}
{\footnotesize\ttfamily \label{struct_l_t_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IER}

LTDC Interrupt Enable Register, Address offset\+: 0x34 

Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l00647}{647}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{struct_l_t_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}\index{LTDC\_TypeDef@{LTDC\_TypeDef}!ISR@{ISR}}
\index{ISR@{ISR}!LTDC\_TypeDef@{LTDC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ISR}{ISR}}
{\footnotesize\ttfamily \label{struct_l_t_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ISR}

LTDC Interrupt Status Register, Address offset\+: 0x38 

Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l00648}{648}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{struct_l_t_d_c___type_def_a7d311d182e9cb4a5acd25f6bb3e1422d}\index{LTDC\_TypeDef@{LTDC\_TypeDef}!LIPCR@{LIPCR}}
\index{LIPCR@{LIPCR}!LTDC\_TypeDef@{LTDC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{LIPCR}{LIPCR}}
{\footnotesize\ttfamily \label{struct_l_t_d_c___type_def_a7d311d182e9cb4a5acd25f6bb3e1422d} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t LIPCR}

LTDC Line Interrupt Position Configuration Register, Address offset\+: 0x40 

Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l00650}{650}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{struct_l_t_d_c___type_def_af2c92c7cb13569aaff6b4f5a25de5056}\index{LTDC\_TypeDef@{LTDC\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!LTDC\_TypeDef@{LTDC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily \label{struct_l_t_d_c___type_def_af2c92c7cb13569aaff6b4f5a25de5056} 
uint32\+\_\+t RESERVED0}

Reserved, 0x00-\/0x04 

Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l00636}{636}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{struct_l_t_d_c___type_def_a3c50f8698052818ea3024b4b52d65886}\index{LTDC\_TypeDef@{LTDC\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!LTDC\_TypeDef@{LTDC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily \label{struct_l_t_d_c___type_def_a3c50f8698052818ea3024b4b52d65886} 
uint32\+\_\+t RESERVED1}

Reserved, 0x1\+C-\/0x20 

Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l00642}{642}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{struct_l_t_d_c___type_def_aa4de71b2a578cce3a67229dde3c6b52d}\index{LTDC\_TypeDef@{LTDC\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!LTDC\_TypeDef@{LTDC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily \label{struct_l_t_d_c___type_def_aa4de71b2a578cce3a67229dde3c6b52d} 
uint32\+\_\+t RESERVED2}

Reserved, 0x28 

Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l00644}{644}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{struct_l_t_d_c___type_def_a41add28c14461ad6ca03e7311db7640a}\index{LTDC\_TypeDef@{LTDC\_TypeDef}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!LTDC\_TypeDef@{LTDC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}}
{\footnotesize\ttfamily \label{struct_l_t_d_c___type_def_a41add28c14461ad6ca03e7311db7640a} 
uint32\+\_\+t RESERVED3}

Reserved, 0x30 

Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l00646}{646}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{struct_l_t_d_c___type_def_a92af0fef30467bfce8d1408f81cfda6d}\index{LTDC\_TypeDef@{LTDC\_TypeDef}!SRCR@{SRCR}}
\index{SRCR@{SRCR}!LTDC\_TypeDef@{LTDC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SRCR}{SRCR}}
{\footnotesize\ttfamily \label{struct_l_t_d_c___type_def_a92af0fef30467bfce8d1408f81cfda6d} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SRCR}

LTDC Shadow Reload Configuration Register, Address offset\+: 0x24 

Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l00643}{643}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{struct_l_t_d_c___type_def_a3aa8cb3b286c630b9fa126616a1f6498}\index{LTDC\_TypeDef@{LTDC\_TypeDef}!SSCR@{SSCR}}
\index{SSCR@{SSCR}!LTDC\_TypeDef@{LTDC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SSCR}{SSCR}}
{\footnotesize\ttfamily \label{struct_l_t_d_c___type_def_a3aa8cb3b286c630b9fa126616a1f6498} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SSCR}

LTDC Synchronization Size Configuration Register, Address offset\+: 0x08 

Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l00637}{637}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.

\Hypertarget{struct_l_t_d_c___type_def_ace97ea64f6db802fc5488601bb8558ab}\index{LTDC\_TypeDef@{LTDC\_TypeDef}!TWCR@{TWCR}}
\index{TWCR@{TWCR}!LTDC\_TypeDef@{LTDC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TWCR}{TWCR}}
{\footnotesize\ttfamily \label{struct_l_t_d_c___type_def_ace97ea64f6db802fc5488601bb8558ab} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TWCR}

LTDC Total Width Configuration Register, Address offset\+: 0x14 

Definition at line \mbox{\hyperlink{stm32f429xx_8h_source_l00640}{640}} of file \mbox{\hyperlink{stm32f429xx_8h_source}{stm32f429xx.\+h}}.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f429xx_8h}{stm32f429xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f439xx_8h}{stm32f439xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f469xx_8h}{stm32f469xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f479xx_8h}{stm32f479xx.\+h}}\end{DoxyCompactItemize}
