CAPI=1
[main]
description = "Wishbone to ICAPE2 interface conversion"

[verilog]
src_files = rtl/wbicapetwo.v

[provider]
name=github
user=ZipCPU
repo=wbicapetwo
version = master
cachable = true
