<dec f='llvm/build/lib/Target/X86/X86GenInstrInfo.inc' l='4342' type='4327'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='11965'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='26540'/>
<use f='llvm/build/lib/Target/X86/X86GenEVEX2VEXTables.inc' l='94'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='273816' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='273816' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='273887' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='273887' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrFoldTables.cpp' l='1724'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='5059' c='_ZL17hasUndefRegUpdatejjb'/>
