library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity decod is
  port (binario : in std_logic_vector(3 downto 0);
        siete_seg : out std_logic_vector(6 downto 0));
  end decod


architecture Behavioral of decod is

  signal salida, p_salida: unsigned(3 downto 0);

  begin

    case objeto is
      when 0 =>
        led="0000001";
      when 1 =>
        led="1001111";
      when 2 =>
        led="0010010";
      when 3 =>
        led="0000110";
      when 4 =>
        led="1001100";
      when 5=>
        led="0100100";
      when 6=>
        led="0100000";
      when 7=>
        led="0001111";
      when 8=>
        led="0000000";
      when 9=>
        led="0000100";
      when a =>
        led="0001000";
      when b =>
        led="1100000";
      when c =>
        led="0110001";
      when d =>
        led="1000010";
      when e =>
        led="0110000";
      when f =>
        led="0111000";
        
      

  -- cuenta <= std_logic_vector(salida);

  -- comb: process(salida)
  -- begin
  --     p_salida <= salida + 1;
  -- end process;

  -- sinc: process(rst, clk)
  -- begin
  --   if (rst = '1') then
  --     salida <= "0000";
  --   elsif (rising_edge(clk)) then
  --     salida <= p_salida;
  --   end if;
  --   if (salida="1001") then
  --     sat <= '1';
  --     salida <= "0000";
  --   else
  --     sat <='0';
  --     end if;
  -- end process;

end Behavioral;

