
*** Running vivado
    with args -log sistema_entero.vds -m64 -mode batch -messageDb vivado.pb -notrace -source sistema_entero.tcl


****** Vivado v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source sistema_entero.tcl -notrace
Command: synth_design -top sistema_entero -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 263.367 ; gain = 92.090
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port enable is neither a static name nor a globally static expression [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/selec_16_salidas_con_reg_y_mem_esc_lect.vhd:123]
WARNING: [Synth 8-1565] actual for formal port input is neither a static name nor a globally static expression [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/selec_16_salidas_con_reg_y_mem_esc_lect.vhd:123]
WARNING: [Synth 8-1565] actual for formal port ce is neither a static name nor a globally static expression [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/Practica5/pratica5.xpr/pratica5/pratica5.srcs/sources_1/new/sistema_entero.vhd:368]
WARNING: [Synth 8-1565] actual for formal port ce is neither a static name nor a globally static expression [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/Practica5/pratica5.xpr/pratica5/pratica5.srcs/sources_1/new/sistema_entero.vhd:377]
WARNING: [Synth 8-1565] actual for formal port ce is neither a static name nor a globally static expression [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/Practica5/pratica5.xpr/pratica5/pratica5.srcs/sources_1/new/sistema_entero.vhd:386]
WARNING: [Synth 8-1565] actual for formal port ce is neither a static name nor a globally static expression [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/Practica5/pratica5.xpr/pratica5/pratica5.srcs/sources_1/new/sistema_entero.vhd:395]
WARNING: [Synth 8-1565] actual for formal port ce is neither a static name nor a globally static expression [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/Practica5/pratica5.xpr/pratica5/pratica5.srcs/sources_1/new/sistema_entero.vhd:405]
INFO: [Synth 8-638] synthesizing module 'sistema_entero' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/Practica5/pratica5.xpr/pratica5/pratica5.srcs/sources_1/new/sistema_entero.vhd:56]
INFO: [Synth 8-3491] module 'picoblaze3_empotrado_s7' declared at 'C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/picoblaze3_empotrado_s7.vhd:21' bound to instance 'picoblaze3_empotrado_s7_inst' of component 'picoblaze3_empotrado_s7' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/Practica5/pratica5.xpr/pratica5/pratica5.srcs/sources_1/new/sistema_entero.vhd:225]
INFO: [Synth 8-638] synthesizing module 'picoblaze3_empotrado_s7' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/picoblaze3_empotrado_s7.vhd:35]
INFO: [Synth 8-3491] module 'kcpsm3' declared at 'C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:126' bound to instance 'picoblaze3' of component 'kcpsm3' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/picoblaze3_empotrado_s7.vhd:81]
INFO: [Synth 8-638] synthesizing module 'kcpsm3' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:144]
	Parameter INIT bound to: 4'b0001 
INFO: [Synth 8-113] binding component instance 't_state_lut' to cell 'LUT2' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:390]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'toggle_flop' to cell 'FD' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:396]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_flop1' to cell 'FDS' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:401]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_flop2' to cell 'FDS' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:407]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'int_capture_flop' to cell 'FDR' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:425]
	Parameter INIT bound to: 16'b0000000010000000 
INFO: [Synth 8-113] binding component instance 'int_pulse_lut' to cell 'LUT4' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:431]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'int_flop' to cell 'FDR' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:439]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'ack_flop' to cell 'FD' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:445]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'shadow_carry_flop' to cell 'FDE' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:454]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'shadow_zero_flop' to cell 'FDE' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:460]
	Parameter INIT bound to: 16'b1110101010101010 
INFO: [Synth 8-113] binding component instance 'int_update_lut' to cell 'LUT4' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:468]
	Parameter INIT bound to: 8'b00000100 
INFO: [Synth 8-113] binding component instance 'int_value_lut' to cell 'LUT3' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:476]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'int_enable_flop' to cell 'FDRE' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:483]
	Parameter INIT bound to: 16'b0111010000000000 
INFO: [Synth 8-113] binding component instance 'move_group_lut' to cell 'LUT4' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:496]
	Parameter INIT bound to: 16'b0101101000111100 
INFO: [Synth 8-113] binding component instance 'condition_met_lut' to cell 'LUT4' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:504]
	Parameter INIT bound to: 8'b00101111 
INFO: [Synth 8-113] binding component instance 'normal_count_lut' to cell 'LUT3' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:512]
	Parameter INIT bound to: 16'b0001000000000000 
INFO: [Synth 8-113] binding component instance 'call_type_lut' to cell 'LUT4' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:519]
	Parameter INIT bound to: 16'b0101010000000000 
INFO: [Synth 8-113] binding component instance 'push_pop_lut' to cell 'LUT4' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:527]
	Parameter INIT bound to: 4'b1101 
INFO: [Synth 8-113] binding component instance 'valid_move_lut' to cell 'LUT2' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:535]
	Parameter INIT bound to: 16'b0100000111111100 
INFO: [Synth 8-113] binding component instance 'flag_type_lut' to cell 'LUT4' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:549]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'flag_write_flop' to cell 'FD' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:557]
	Parameter INIT bound to: 4'b1000 
INFO: [Synth 8-113] binding component instance 'flag_enable_lut' to cell 'LUT2' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:562]
	Parameter INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-113] binding component instance 'low_zero_lut' to cell 'LUT4' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:570]
	Parameter INIT bound to: 16'b0000000000000001 
INFO: [Synth 8-113] binding component instance 'high_zero_lut' to cell 'LUT4' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:578]
INFO: [Synth 8-113] binding component instance 'low_zero_muxcy' to cell 'MUXCY' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:586]
INFO: [Synth 8-113] binding component instance 'high_zero_cymux' to cell 'MUXCY' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:592]
	Parameter INIT bound to: 8'b00111111 
INFO: [Synth 8-113] binding component instance 'sel_shadow_zero_lut' to cell 'LUT3' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:598]
INFO: [Synth 8-113] binding component instance 'zero_cymux' to cell 'MUXCY' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:605]
INFO: [Synth 8-113] binding component instance 'zero_xor' to cell 'XORCY' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:611]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'zero_flag_flop' to cell 'FDRE' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:616]
	Parameter INIT bound to: 16'b0110100110010110 
INFO: [Synth 8-113] binding component instance 'low_parity_lut' to cell 'LUT4' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:625]
	Parameter INIT bound to: 16'b0110100110010110 
INFO: [Synth 8-113] binding component instance 'high_parity_lut' to cell 'LUT4' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:633]
INFO: [Synth 8-113] binding component instance 'parity_muxcy' to cell 'MUXCY' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:641]
INFO: [Synth 8-113] binding component instance 'parity_xor' to cell 'XORCY' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:647]
	Parameter INIT bound to: 16'b1111001111111111 
INFO: [Synth 8-113] binding component instance 'sel_parity_lut' to cell 'LUT4' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:654]
	Parameter INIT bound to: 8'b11110011 
INFO: [Synth 8-113] binding component instance 'sel_arith_carry_lut' to cell 'LUT3' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:662]
	Parameter INIT bound to: 4'b1100 
INFO: [Synth 8-113] binding component instance 'sel_shift_carry_lut' to cell 'LUT2' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:669]
	Parameter INIT bound to: 4'b0011 
INFO: [Synth 8-113] binding component instance 'sel_shadow_carry_lut' to cell 'LUT2' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:675]
INFO: [Synth 8-113] binding component instance 'sel_shadow_muxcy' to cell 'MUXCY' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:681]
INFO: [Synth 8-113] binding component instance 'sel_shift_muxcy' to cell 'MUXCY' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:687]
INFO: [Synth 8-113] binding component instance 'sel_arith_muxcy' to cell 'MUXCY' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:693]
INFO: [Synth 8-113] binding component instance 'sel_parity_muxcy' to cell 'MUXCY' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:699]
INFO: [Synth 8-113] binding component instance 'carry_xor' to cell 'XORCY' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:705]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'carry_flag_flop' to cell 'FDRE' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:710]
INFO: [Synth 8-113] binding component instance 'invert_enable' to cell 'INV' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:726]
	Parameter INIT bound to: 8'b11100100 
INFO: [Synth 8-113] binding component instance 'vector_select_mux' to cell 'LUT3' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:733]
	Parameter INIT bound to: 8'b11100100 
INFO: [Synth 8-113] binding component instance 'value_select_mux' to cell 'LUT3' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:740]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'register_bit' to cell 'FDRSE' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:747]
INFO: [Synth 8-113] binding component instance 'pc_vector_muxcy' to cell 'MUXCY' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:758]
INFO: [Synth 8-113] binding component instance 'pc_vector_xor' to cell 'XORCY' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:764]
INFO: [Synth 8-113] binding component instance 'pc_value_muxcy' to cell 'MUXCY' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:769]
INFO: [Synth 8-113] binding component instance 'pc_value_xor' to cell 'XORCY' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:775]
	Parameter INIT bound to: 8'b11100100 
INFO: [Synth 8-113] binding component instance 'vector_select_mux' to cell 'LUT3' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:733]
	Parameter INIT bound to: 8'b11100100 
INFO: [Synth 8-113] binding component instance 'value_select_mux' to cell 'LUT3' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:740]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'register_bit' to cell 'FDRSE' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:747]
INFO: [Synth 8-113] binding component instance 'pc_vector_muxcy' to cell 'MUXCY' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:785]
INFO: [Synth 8-113] binding component instance 'pc_vector_xor' to cell 'XORCY' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:791]
INFO: [Synth 8-113] binding component instance 'pc_value_muxcy' to cell 'MUXCY' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:796]
INFO: [Synth 8-113] binding component instance 'pc_value_xor' to cell 'XORCY' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:802]
	Parameter INIT bound to: 8'b11100100 
INFO: [Synth 8-113] binding component instance 'vector_select_mux' to cell 'LUT3' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:733]
	Parameter INIT bound to: 8'b11100100 
INFO: [Synth 8-113] binding component instance 'value_select_mux' to cell 'LUT3' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:740]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'register_bit' to cell 'FDRSE' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:747]
INFO: [Synth 8-113] binding component instance 'pc_vector_muxcy' to cell 'MUXCY' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:785]
INFO: [Synth 8-113] binding component instance 'pc_vector_xor' to cell 'XORCY' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:791]
INFO: [Synth 8-113] binding component instance 'pc_value_muxcy' to cell 'MUXCY' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:796]
INFO: [Synth 8-113] binding component instance 'pc_value_xor' to cell 'XORCY' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:802]
	Parameter INIT bound to: 8'b11100100 
INFO: [Synth 8-113] binding component instance 'vector_select_mux' to cell 'LUT3' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:733]
	Parameter INIT bound to: 8'b11100100 
INFO: [Synth 8-113] binding component instance 'value_select_mux' to cell 'LUT3' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:740]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'register_bit' to cell 'FDRSE' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:747]
INFO: [Synth 8-113] binding component instance 'pc_vector_muxcy' to cell 'MUXCY' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:785]
INFO: [Synth 8-113] binding component instance 'pc_vector_xor' to cell 'XORCY' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:791]
INFO: [Synth 8-113] binding component instance 'pc_value_muxcy' to cell 'MUXCY' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:796]
INFO: [Synth 8-113] binding component instance 'pc_value_xor' to cell 'XORCY' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:802]
	Parameter INIT bound to: 8'b11100100 
INFO: [Synth 8-113] binding component instance 'vector_select_mux' to cell 'LUT3' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:733]
	Parameter INIT bound to: 8'b11100100 
INFO: [Synth 8-113] binding component instance 'value_select_mux' to cell 'LUT3' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:740]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'register_bit' to cell 'FDRSE' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:747]
INFO: [Synth 8-113] binding component instance 'pc_vector_muxcy' to cell 'MUXCY' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:785]
INFO: [Synth 8-113] binding component instance 'pc_vector_xor' to cell 'XORCY' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:791]
INFO: [Synth 8-113] binding component instance 'pc_value_muxcy' to cell 'MUXCY' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:796]
INFO: [Synth 8-113] binding component instance 'pc_value_xor' to cell 'XORCY' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:802]
	Parameter INIT bound to: 8'b11100100 
INFO: [Synth 8-113] binding component instance 'vector_select_mux' to cell 'LUT3' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:733]
	Parameter INIT bound to: 8'b11100100 
INFO: [Synth 8-113] binding component instance 'value_select_mux' to cell 'LUT3' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:740]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'register_bit' to cell 'FDRSE' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:747]
INFO: [Synth 8-113] binding component instance 'pc_vector_muxcy' to cell 'MUXCY' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:785]
INFO: [Synth 8-113] binding component instance 'pc_vector_xor' to cell 'XORCY' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:791]
INFO: [Synth 8-113] binding component instance 'pc_value_muxcy' to cell 'MUXCY' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:796]
INFO: [Synth 8-113] binding component instance 'pc_value_xor' to cell 'XORCY' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:802]
	Parameter INIT bound to: 8'b11100100 
INFO: [Synth 8-113] binding component instance 'vector_select_mux' to cell 'LUT3' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:733]
	Parameter INIT bound to: 8'b11100100 
INFO: [Synth 8-113] binding component instance 'value_select_mux' to cell 'LUT3' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:740]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'register_bit' to cell 'FDRSE' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:747]
INFO: [Synth 8-113] binding component instance 'pc_vector_muxcy' to cell 'MUXCY' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:785]
INFO: [Synth 8-113] binding component instance 'pc_vector_xor' to cell 'XORCY' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:791]
INFO: [Synth 8-113] binding component instance 'pc_value_muxcy' to cell 'MUXCY' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:796]
INFO: [Synth 8-113] binding component instance 'pc_value_xor' to cell 'XORCY' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:802]
	Parameter INIT bound to: 8'b11100100 
INFO: [Synth 8-113] binding component instance 'vector_select_mux' to cell 'LUT3' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:733]
	Parameter INIT bound to: 8'b11100100 
INFO: [Synth 8-113] binding component instance 'value_select_mux' to cell 'LUT3' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:740]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'register_bit' to cell 'FDRSE' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:747]
INFO: [Synth 8-113] binding component instance 'pc_vector_muxcy' to cell 'MUXCY' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:785]
INFO: [Synth 8-113] binding component instance 'pc_vector_xor' to cell 'XORCY' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:791]
INFO: [Synth 8-113] binding component instance 'pc_value_muxcy' to cell 'MUXCY' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:796]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000101000101 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 4'b1000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 16'b0000010000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 16'b1000000000000000 
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 16'b1111111111100010 
	Parameter INIT bound to: 16'b0110111010001010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 16'b0110111010001010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 16'b0110111010001010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 16'b0110111010001010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 16'b0110111010001010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 16'b0110111010001010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 16'b0110111010001010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 16'b0110111010001010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 8'b00011111 
	Parameter INIT bound to: 8'b01101100 
	Parameter INIT bound to: 8'b10010110 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 8'b10010110 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 8'b10010110 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 8'b10010110 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 8'b10010110 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 8'b10010110 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 8'b10010110 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 4'b0010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 8'b10010110 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 8'b11111110 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11111110 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11111110 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11111110 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11111110 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11111110 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11111110 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 8'b11111110 
	Parameter INIT bound to: 8'b11100100 
	Parameter INIT bound to: 16'b0000000000010000 
	Parameter INIT bound to: 16'b0100000000000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000100000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 16'b0110010101010101 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 16'b1010100110011001 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 16'b1010100110011001 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 16'b1010100110011001 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 16'b1010100110011001 
INFO: [Synth 8-256] done synthesizing module 'kcpsm3' (1#1) [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/kcpsm3.vhd:144]
INFO: [Synth 8-3491] module 'picocode_s7' declared at 'C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Picocode/picocode_s7.vhd:68' bound to instance 'memoria_de_programa' of component 'picocode_s7' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/picoblaze3_empotrado_s7.vhd:97]
INFO: [Synth 8-638] synthesizing module 'picocode_s7' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Picocode/picocode_s7.vhd:75]
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 0 - type: integer 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110110010011100010100010101101101011010001110000101001110111011010011101110110100111011101101001110111011101000000001010101000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b1000011100101000010100000001001001000111111110000101000000010010001000010000000101010000001001110101000100100000010000010000000000010010000100000000011110000000000001100000000011000000000000111100000000000100110000000000001011000000000000010000000000000000 
	Parameter INIT_01 bound to: 256'b1100011100000000110001100000000010000110000000010101000000100000010001100000010001010000001000000010000100000100110001110000000011000110000000001100011000000001010100000001100101000110000000000101000000011001001000010000001011000111000000001100011000000000 
	Parameter INIT_02 bound to: 256'b0000010100000000000001000000011001010000001100100100100100000000000110010110000010000011000000010000000000111010000001010000000001000100000000011100011100000000110001100000000011000111001010000101000000100111010001110000100001010000001001110010000100001000 
	Parameter INIT_03 bound to: 256'b0000000000000000010000000011101111001000000000011011000000000000010010000000000000011000011100000100000000000111110010100000001100001010000000001100001100000001110010100000001100001010000000011100010100000100110001000000001001000000001011001100100100000001 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 18'b000000000000000000 
	Parameter INIT_B bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RAM_MODE bound to: TDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
	Parameter READ_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_WIDTH_B bound to: 18 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'picocode_s7' (2#1) [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Picocode/picocode_s7.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'picoblaze3_empotrado_s7' (3#1) [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/picoblaze3_empotrado_s7.vhd:35]
INFO: [Synth 8-3491] module 'selec_16_salidas_con_reg_y_mem_esc_lect' declared at 'C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/selec_16_salidas_con_reg_y_mem_esc_lect.vhd:34' bound to instance 'selec_16_salidas_con_reg_y_mem_esc_lect_inst' of component 'selec_16_salidas_con_reg_y_mem_esc_lect' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/Practica5/pratica5.xpr/pratica5/pratica5.srcs/sources_1/new/sistema_entero.vhd:240]
INFO: [Synth 8-638] synthesizing module 'selec_16_salidas_con_reg_y_mem_esc_lect' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/selec_16_salidas_con_reg_y_mem_esc_lect.vhd:69]
INFO: [Synth 8-3491] module 'biestable_D_8_bits' declared at 'C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/biestable_D.vhd:34' bound to instance 'reg_puerto_salida' of component 'biestable_D_8_bits' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/selec_16_salidas_con_reg_y_mem_esc_lect.vhd:118]
INFO: [Synth 8-638] synthesizing module 'biestable_D_8_bits' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/biestable_D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'biestable_D_8_bits' (4#1) [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/biestable_D.vhd:41]
INFO: [Synth 8-3491] module 'bin_to_hex' declared at 'C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/bin_to_hex.vhd:34' bound to instance 'codificador_puertos' of component 'bin_to_hex' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/selec_16_salidas_con_reg_y_mem_esc_lect.vhd:122]
INFO: [Synth 8-638] synthesizing module 'bin_to_hex' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/bin_to_hex.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'bin_to_hex' (5#1) [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/bin_to_hex.vhd:56]
INFO: [Synth 8-3491] module 'biestable_D_1_bit' declared at 'C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/biestable_D_1_bit.vhd:34' bound to instance 'reg_mem_habilitada' of component 'biestable_D_1_bit' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/selec_16_salidas_con_reg_y_mem_esc_lect.vhd:132]
INFO: [Synth 8-638] synthesizing module 'biestable_D_1_bit' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/biestable_D_1_bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'biestable_D_1_bit' (6#1) [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/biestable_D_1_bit.vhd:41]
INFO: [Synth 8-3491] module 'biestable_D_1_bit' declared at 'C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/biestable_D_1_bit.vhd:34' bound to instance 'pipeline_0' of component 'biestable_D_1_bit' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/selec_16_salidas_con_reg_y_mem_esc_lect.vhd:137]
INFO: [Synth 8-3491] module 'biestable_D_1_bit' declared at 'C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/biestable_D_1_bit.vhd:34' bound to instance 'pipeline_1' of component 'biestable_D_1_bit' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/selec_16_salidas_con_reg_y_mem_esc_lect.vhd:141]
INFO: [Synth 8-3491] module 'biestable_D_1_bit' declared at 'C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/biestable_D_1_bit.vhd:34' bound to instance 'pipeline_2' of component 'biestable_D_1_bit' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/selec_16_salidas_con_reg_y_mem_esc_lect.vhd:145]
INFO: [Synth 8-3491] module 'biestable_D_1_bit' declared at 'C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/biestable_D_1_bit.vhd:34' bound to instance 'pipeline_3' of component 'biestable_D_1_bit' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/selec_16_salidas_con_reg_y_mem_esc_lect.vhd:149]
INFO: [Synth 8-3491] module 'biestable_D_1_bit' declared at 'C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/biestable_D_1_bit.vhd:34' bound to instance 'pipeline_4' of component 'biestable_D_1_bit' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/selec_16_salidas_con_reg_y_mem_esc_lect.vhd:153]
INFO: [Synth 8-3491] module 'biestable_D_1_bit' declared at 'C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/biestable_D_1_bit.vhd:34' bound to instance 'pipeline_5' of component 'biestable_D_1_bit' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/selec_16_salidas_con_reg_y_mem_esc_lect.vhd:157]
INFO: [Synth 8-3491] module 'biestable_D_1_bit' declared at 'C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/biestable_D_1_bit.vhd:34' bound to instance 'pipeline_6' of component 'biestable_D_1_bit' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/selec_16_salidas_con_reg_y_mem_esc_lect.vhd:161]
INFO: [Synth 8-3491] module 'biestable_D_1_bit' declared at 'C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/biestable_D_1_bit.vhd:34' bound to instance 'pipeline_7' of component 'biestable_D_1_bit' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/selec_16_salidas_con_reg_y_mem_esc_lect.vhd:165]
INFO: [Synth 8-3491] module 'biestable_D_1_bit' declared at 'C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/biestable_D_1_bit.vhd:34' bound to instance 'pipeline_8' of component 'biestable_D_1_bit' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/selec_16_salidas_con_reg_y_mem_esc_lect.vhd:169]
INFO: [Synth 8-3491] module 'biestable_D_1_bit' declared at 'C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/biestable_D_1_bit.vhd:34' bound to instance 'pipeline_9' of component 'biestable_D_1_bit' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/selec_16_salidas_con_reg_y_mem_esc_lect.vhd:173]
INFO: [Synth 8-3491] module 'biestable_D_1_bit' declared at 'C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/biestable_D_1_bit.vhd:34' bound to instance 'pipeline_A' of component 'biestable_D_1_bit' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/selec_16_salidas_con_reg_y_mem_esc_lect.vhd:177]
INFO: [Synth 8-3491] module 'biestable_D_1_bit' declared at 'C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/biestable_D_1_bit.vhd:34' bound to instance 'pipeline_B' of component 'biestable_D_1_bit' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/selec_16_salidas_con_reg_y_mem_esc_lect.vhd:181]
INFO: [Synth 8-3491] module 'biestable_D_1_bit' declared at 'C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/biestable_D_1_bit.vhd:34' bound to instance 'pipeline_C' of component 'biestable_D_1_bit' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/selec_16_salidas_con_reg_y_mem_esc_lect.vhd:185]
INFO: [Synth 8-3491] module 'biestable_D_1_bit' declared at 'C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/biestable_D_1_bit.vhd:34' bound to instance 'pipeline_D' of component 'biestable_D_1_bit' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/selec_16_salidas_con_reg_y_mem_esc_lect.vhd:189]
INFO: [Synth 8-3491] module 'biestable_D_1_bit' declared at 'C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/biestable_D_1_bit.vhd:34' bound to instance 'pipeline_E' of component 'biestable_D_1_bit' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/selec_16_salidas_con_reg_y_mem_esc_lect.vhd:193]
INFO: [Synth 8-3491] module 'biestable_D_1_bit' declared at 'C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/biestable_D_1_bit.vhd:34' bound to instance 'pipeline_F' of component 'biestable_D_1_bit' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/selec_16_salidas_con_reg_y_mem_esc_lect.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'selec_16_salidas_con_reg_y_mem_esc_lect' (7#1) [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/selec_16_salidas_con_reg_y_mem_esc_lect.vhd:69]
INFO: [Synth 8-3491] module 'selec_16_entradas_con_reg_y_bypass' declared at 'C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/selec_16_entradas_con_reg_y_bypass.vhd:34' bound to instance 'selec_16_entradas_con_reg_y_bypass_inst' of component 'selec_16_entradas_con_reg_y_bypass' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/Practica5/pratica5.xpr/pratica5/pratica5.srcs/sources_1/new/sistema_entero.vhd:269]
INFO: [Synth 8-638] synthesizing module 'selec_16_entradas_con_reg_y_bypass' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/selec_16_entradas_con_reg_y_bypass.vhd:67]
INFO: [Synth 8-3491] module 'mux_16_entradas' declared at 'C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/mux_16_entradas.vhd:34' bound to instance 'mux_puertos_entrada' of component 'mux_16_entradas' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/selec_16_entradas_con_reg_y_bypass.vhd:126]
INFO: [Synth 8-638] synthesizing module 'mux_16_entradas' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/mux_16_entradas.vhd:55]
INFO: [Synth 8-226] default block is never used [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/mux_16_entradas.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'mux_16_entradas' (8#1) [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/mux_16_entradas.vhd:55]
INFO: [Synth 8-3491] module 'biestable_D_8_bits' declared at 'C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/biestable_D.vhd:34' bound to instance 'registro_puertos' of component 'biestable_D_8_bits' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/selec_16_entradas_con_reg_y_bypass.vhd:132]
INFO: [Synth 8-3491] module 'biestable_D_1_bit' declared at 'C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/biestable_D_1_bit.vhd:34' bound to instance 'registro_ram_o_puertos' of component 'biestable_D_1_bit' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/selec_16_entradas_con_reg_y_bypass.vhd:135]
INFO: [Synth 8-3491] module 'mux_2_entradas' declared at 'C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/mux_2_entradas.vhd:34' bound to instance 'multiplexor_salida' of component 'mux_2_entradas' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/selec_16_entradas_con_reg_y_bypass.vhd:138]
INFO: [Synth 8-638] synthesizing module 'mux_2_entradas' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/mux_2_entradas.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/mux_2_entradas.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mux_2_entradas' (9#1) [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/mux_2_entradas.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'selec_16_entradas_con_reg_y_bypass' (10#1) [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/selec_16_entradas_con_reg_y_bypass.vhd:67]
INFO: [Synth 8-3491] module 'sin_lut' declared at 'C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Downloads/dual_port_dedicated_bram_sync_read.vhd:34' bound to instance 'lut' of component 'sin_lut' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/Practica5/pratica5.xpr/pratica5/pratica5.srcs/sources_1/new/sistema_entero.vhd:295]
INFO: [Synth 8-638] synthesizing module 'sin_lut' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Downloads/dual_port_dedicated_bram_sync_read.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'sin_lut' (11#1) [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Downloads/dual_port_dedicated_bram_sync_read.vhd:40]
INFO: [Synth 8-3491] module 'transmisor_spi' declared at 'C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/periferico_complejo.vhd:34' bound to instance 'transmisor_spi_inst' of component 'transmisor_spi' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/Practica5/pratica5.xpr/pratica5/pratica5.srcs/sources_1/new/sistema_entero.vhd:305]
INFO: [Synth 8-638] synthesizing module 'transmisor_spi' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/periferico_complejo.vhd:48]
INFO: [Synth 8-3491] module 'unidad_operativa' declared at 'C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/unidad_operativa.vhd:34' bound to instance 'unidad_operativa_inst' of component 'unidad_operativa' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/periferico_complejo.vhd:108]
INFO: [Synth 8-638] synthesizing module 'unidad_operativa' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/unidad_operativa.vhd:60]
INFO: [Synth 8-3491] module 'registro_srl' declared at 'C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/registro_srl.vhd:34' bound to instance 'registro_srl_inst_0' of component 'registro_srl' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/unidad_operativa.vhd:124]
INFO: [Synth 8-638] synthesizing module 'registro_srl' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/registro_srl.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'registro_srl' (12#1) [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/registro_srl.vhd:44]
INFO: [Synth 8-3491] module 'registro_srl' declared at 'C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/registro_srl.vhd:34' bound to instance 'registro_srl_inst_1' of component 'registro_srl' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/unidad_operativa.vhd:136]
INFO: [Synth 8-3491] module 'contador_8_bits' declared at 'C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/contador_8_bits.vhd:34' bound to instance 'contador_8_bits_inst' of component 'contador_8_bits' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/unidad_operativa.vhd:149]
INFO: [Synth 8-638] synthesizing module 'contador_8_bits' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/contador_8_bits.vhd:44]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/contador_8_bits.vhd:49]
WARNING: [Synth 8-614] signal 'ce' is read in the process but is not in the sensitivity list [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/contador_8_bits.vhd:49]
WARNING: [Synth 8-614] signal 'load' is read in the process but is not in the sensitivity list [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/contador_8_bits.vhd:49]
WARNING: [Synth 8-614] signal 'din' is read in the process but is not in the sensitivity list [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/contador_8_bits.vhd:49]
WARNING: [Synth 8-614] signal 'temp' is read in the process but is not in the sensitivity list [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/contador_8_bits.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'contador_8_bits' (13#1) [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/contador_8_bits.vhd:44]
INFO: [Synth 8-3491] module 'medio_periodo' declared at 'C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/half_period.vhd:34' bound to instance 'half_period_inst' of component 'medio_periodo' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/unidad_operativa.vhd:162]
INFO: [Synth 8-638] synthesizing module 'medio_periodo' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/half_period.vhd:42]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/half_period.vhd:45]
WARNING: [Synth 8-614] signal 'ce' is read in the process but is not in the sensitivity list [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/half_period.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'medio_periodo' (14#1) [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/half_period.vhd:42]
INFO: [Synth 8-3491] module 'detector_flancos' declared at 'C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/detector_flancos.vhd:10' bound to instance 'detector_flancos_inst_0' of component 'detector_flancos' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/unidad_operativa.vhd:173]
INFO: [Synth 8-638] synthesizing module 'detector_flancos' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/detector_flancos.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'detector_flancos' (15#1) [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/detector_flancos.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'unidad_operativa' (16#1) [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/unidad_operativa.vhd:60]
INFO: [Synth 8-3491] module 'unidad_control' declared at 'C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/unidad_control.vhd:34' bound to instance 'unidad_control_inst' of component 'unidad_control' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/periferico_complejo.vhd:127]
INFO: [Synth 8-638] synthesizing module 'unidad_control' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/unidad_control.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'unidad_control' (17#1) [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/unidad_control.vhd:63]
INFO: [Synth 8-3491] module 'detector_flancos' declared at 'C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/detector_flancos.vhd:10' bound to instance 'detector_flancos_inst' of component 'detector_flancos' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/periferico_complejo.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'transmisor_spi' (18#1) [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/periferico_complejo.vhd:48]
INFO: [Synth 8-3491] module 'uart_tx' declared at 'C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/UART/uart_tx.vhd:101' bound to instance 'uart_tx_inst' of component 'uart_tx' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/Practica5/pratica5.xpr/pratica5/pratica5.srcs/sources_1/new/sistema_entero.vhd:322]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/UART/uart_tx.vhd:116]
INFO: [Synth 8-3491] module 'kcuart_tx' declared at 'C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/UART/kcuart_tx.vhd:104' bound to instance 'kcuart' of component 'kcuart_tx' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/UART/uart_tx.vhd:167]
INFO: [Synth 8-638] synthesizing module 'kcuart_tx' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/UART/kcuart_tx.vhd:117]
	Parameter INIT bound to: 16'b1110010011111111 
	Parameter INIT bound to: 16'b1110010011111111 
	Parameter INIT bound to: 16'b1110010011111111 
	Parameter INIT bound to: 16'b1110010011111111 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 4'b1000 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 4'b1000 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 4'b1000 
	Parameter INIT bound to: 8'b00010000 
	Parameter INIT bound to: 16'b0000000110010000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 16'b0001010101000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 8'b10010100 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000110000000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 4'b1000 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'kcuart_tx' (19#1) [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/UART/kcuart_tx.vhd:117]
INFO: [Synth 8-3491] module 'bbfifo_16x8' declared at 'C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/UART/bbfifo_16x8.vhd:101' bound to instance 'buf' of component 'bbfifo_16x8' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/UART/uart_tx.vhd:175]
INFO: [Synth 8-638] synthesizing module 'bbfifo_16x8' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/UART/bbfifo_16x8.vhd:117]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 16'b0110011000000110 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 16'b0110011000000110 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 16'b0110011000000110 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 16'b0110011000000110 
	Parameter INIT bound to: 16'b0000000000000001 
	Parameter INIT bound to: 16'b1000000000000000 
	Parameter INIT bound to: 16'b1011111110100000 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 8'b11000100 
INFO: [Synth 8-256] done synthesizing module 'bbfifo_16x8' (20#1) [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/UART/bbfifo_16x8.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (21#1) [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/UART/uart_tx.vhd:116]
INFO: [Synth 8-3491] module 'generador_baudios' declared at 'C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/UART/generador_baudios.vhd:33' bound to instance 'generador_baudios_inst' of component 'generador_baudios' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/Practica5/pratica5.xpr/pratica5/pratica5.srcs/sources_1/new/sistema_entero.vhd:334]
INFO: [Synth 8-638] synthesizing module 'generador_baudios' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/UART/generador_baudios.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'generador_baudios' (22#1) [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/UART/generador_baudios.vhd:39]
INFO: [Synth 8-3491] module 'FD8C3' declared at 'C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/Practica5/pratica5.xpr/pratica5/pratica5.srcs/sources_1/new/FD8C3.vhd:34' bound to instance 'FD8C3_btn' of component 'FD8C3' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/Practica5/pratica5.xpr/pratica5/pratica5.srcs/sources_1/new/sistema_entero.vhd:343]
INFO: [Synth 8-638] synthesizing module 'FD8C3' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/Practica5/pratica5.xpr/pratica5/pratica5.srcs/sources_1/new/FD8C3.vhd:42]
WARNING: [Synth 8-614] signal 'ce' is read in the process but is not in the sensitivity list [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/Practica5/pratica5.xpr/pratica5/pratica5.srcs/sources_1/new/FD8C3.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'FD8C3' (23#1) [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/Practica5/pratica5.xpr/pratica5/pratica5.srcs/sources_1/new/FD8C3.vhd:42]
INFO: [Synth 8-3491] module 'FD8C3' declared at 'C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/Practica5/pratica5.xpr/pratica5/pratica5.srcs/sources_1/new/FD8C3.vhd:34' bound to instance 'FD8C3_lut_out' of component 'FD8C3' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/Practica5/pratica5.xpr/pratica5/pratica5.srcs/sources_1/new/sistema_entero.vhd:356]
INFO: [Synth 8-3491] module 'FD8C3' declared at 'C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/Practica5/pratica5.xpr/pratica5/pratica5.srcs/sources_1/new/FD8C3.vhd:34' bound to instance 'FD8C3_uart' of component 'FD8C3' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/Practica5/pratica5.xpr/pratica5/pratica5.srcs/sources_1/new/sistema_entero.vhd:366]
INFO: [Synth 8-3491] module 'FD8C3' declared at 'C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/Practica5/pratica5.xpr/pratica5/pratica5.srcs/sources_1/new/FD8C3.vhd:34' bound to instance 'FD8C3_lut_in' of component 'FD8C3' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/Practica5/pratica5.xpr/pratica5/pratica5.srcs/sources_1/new/sistema_entero.vhd:375]
INFO: [Synth 8-3491] module 'FD8C3' declared at 'C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/Practica5/pratica5.xpr/pratica5/pratica5.srcs/sources_1/new/FD8C3.vhd:34' bound to instance 'FD8C3_spi1' of component 'FD8C3' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/Practica5/pratica5.xpr/pratica5/pratica5.srcs/sources_1/new/sistema_entero.vhd:384]
INFO: [Synth 8-3491] module 'FD8C3' declared at 'C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/Practica5/pratica5.xpr/pratica5/pratica5.srcs/sources_1/new/FD8C3.vhd:34' bound to instance 'FD8C3_start_conv' of component 'FD8C3' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/Practica5/pratica5.xpr/pratica5/pratica5.srcs/sources_1/new/sistema_entero.vhd:393]
INFO: [Synth 8-3491] module 'FD8C3' declared at 'C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/Practica5/pratica5.xpr/pratica5/pratica5.srcs/sources_1/new/FD8C3.vhd:34' bound to instance 'FD8C3_spi2' of component 'FD8C3' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/Practica5/pratica5.xpr/pratica5/pratica5.srcs/sources_1/new/sistema_entero.vhd:403]
INFO: [Synth 8-3491] module 'Generador_CE_1KHz' declared at 'C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/Generador_CE_1KHz.vhd:12' bound to instance 'Generador_CE_1KHz_inst' of component 'Generador_CE_1KHz' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/Practica5/pratica5.xpr/pratica5/pratica5.srcs/sources_1/new/sistema_entero.vhd:414]
INFO: [Synth 8-638] synthesizing module 'Generador_CE_1KHz' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/Generador_CE_1KHz.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Generador_CE_1KHz' (24#1) [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/Generador_CE_1KHz.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'sistema_entero' (25#1) [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/Practica5/pratica5.xpr/pratica5/pratica5.srcs/sources_1/new/sistema_entero.vhd:56]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 300.582 ; gain = 129.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 300.582 ; gain = 129.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 300.582 ; gain = 129.305
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [Synth 8-327] inferring latch for variable 'temp_reg' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/new/contador_8_bits.vhd:53]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 343.809 ; gain = 172.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 10    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 26    
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   4 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module biestable_D_8_bits 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module bin_to_hex 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module biestable_D_1_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux_2_entradas 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module sin_lut 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module registro_srl 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module contador_8_bits 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module medio_periodo 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module detector_flancos 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module unidad_control 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 8     
Module generador_baudios 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module FD8C3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Generador_CE_1KHz 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 436.785 ; gain = 265.508
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'selec_16_entradas_con_reg_y_bypass_inst/registro_ram_o_puertos/q_interna_reg' into 'selec_16_salidas_con_reg_y_mem_esc_lect_inst/reg_mem_habilitada/q_interna_reg' [C:/Users/guill/Desktop/Practica7.xpr/Practica7/Practica7.srcs/sources_1/imports/Martes12/caca/biestable_D_1_bit.vhd:46]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 438.066 ; gain = 266.789
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 438.066 ; gain = 266.789

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------+------------+---------------+----------------+
|Module Name    | RTL Object | Depth x Width | Implemented As | 
+---------------+------------+---------------+----------------+
|sin_lut        | extrom     | 256x8         | Block RAM      | 
|sistema_entero | extrom     | 256x8         | Block RAM      | 
+---------------+------------+---------------+----------------+


Distributed RAM: 
+------------+-----------------------------------------------------------------------+--------------+----------------------+--------------+-------------------+
|Module Name | RTL Object                                                            | Inference    | Size (Depth x Width) | Primitives   | Hierarchical Name | 
+------------+-----------------------------------------------------------------------+--------------+----------------------+--------------+-------------------+
|            | \picoblaze3_empotrado_s7_inst/picoblaze3/reg_loop[0].register_bit     | Instantiated | -                    | RAM16X1D x 1 | ->sistema_entero  | 
|            | \picoblaze3_empotrado_s7_inst/picoblaze3/reg_loop[1].register_bit     | Instantiated | -                    | RAM16X1D x 1 | ->sistema_entero  | 
|            | \picoblaze3_empotrado_s7_inst/picoblaze3/reg_loop[2].register_bit     | Instantiated | -                    | RAM16X1D x 1 | ->sistema_entero  | 
|            | \picoblaze3_empotrado_s7_inst/picoblaze3/reg_loop[3].register_bit     | Instantiated | -                    | RAM16X1D x 1 | ->sistema_entero  | 
|            | \picoblaze3_empotrado_s7_inst/picoblaze3/reg_loop[4].register_bit     | Instantiated | -                    | RAM16X1D x 1 | ->sistema_entero  | 
|            | \picoblaze3_empotrado_s7_inst/picoblaze3/reg_loop[5].register_bit     | Instantiated | -                    | RAM16X1D x 1 | ->sistema_entero  | 
|            | \picoblaze3_empotrado_s7_inst/picoblaze3/reg_loop[6].register_bit     | Instantiated | -                    | RAM16X1D x 1 | ->sistema_entero  | 
|            | \picoblaze3_empotrado_s7_inst/picoblaze3/reg_loop[7].register_bit     | Instantiated | -                    | RAM16X1D x 1 | ->sistema_entero  | 
|            | \picoblaze3_empotrado_s7_inst/picoblaze3/store_loop[0].memory_bit     | Instantiated | -                    | RAM64X1S x 1 | ->sistema_entero  | 
|            | \picoblaze3_empotrado_s7_inst/picoblaze3/store_loop[1].memory_bit     | Instantiated | -                    | RAM64X1S x 1 | ->sistema_entero  | 
|            | \picoblaze3_empotrado_s7_inst/picoblaze3/store_loop[2].memory_bit     | Instantiated | -                    | RAM64X1S x 1 | ->sistema_entero  | 
|            | \picoblaze3_empotrado_s7_inst/picoblaze3/store_loop[3].memory_bit     | Instantiated | -                    | RAM64X1S x 1 | ->sistema_entero  | 
|            | \picoblaze3_empotrado_s7_inst/picoblaze3/store_loop[4].memory_bit     | Instantiated | -                    | RAM64X1S x 1 | ->sistema_entero  | 
|            | \picoblaze3_empotrado_s7_inst/picoblaze3/store_loop[5].memory_bit     | Instantiated | -                    | RAM64X1S x 1 | ->sistema_entero  | 
|            | \picoblaze3_empotrado_s7_inst/picoblaze3/store_loop[6].memory_bit     | Instantiated | -                    | RAM64X1S x 1 | ->sistema_entero  | 
|            | \picoblaze3_empotrado_s7_inst/picoblaze3/store_loop[7].memory_bit     | Instantiated | -                    | RAM64X1S x 1 | ->sistema_entero  | 
|            | \picoblaze3_empotrado_s7_inst/picoblaze3/stack_ram_loop[0].stack_bit  | Instantiated | -                    | RAM32X1S x 1 | ->sistema_entero  | 
|            | \picoblaze3_empotrado_s7_inst/picoblaze3/stack_ram_loop[1].stack_bit  | Instantiated | -                    | RAM32X1S x 1 | ->sistema_entero  | 
|            | \picoblaze3_empotrado_s7_inst/picoblaze3/stack_ram_loop[2].stack_bit  | Instantiated | -                    | RAM32X1S x 1 | ->sistema_entero  | 
|            | \picoblaze3_empotrado_s7_inst/picoblaze3/stack_ram_loop[3].stack_bit  | Instantiated | -                    | RAM32X1S x 1 | ->sistema_entero  | 
|            | \picoblaze3_empotrado_s7_inst/picoblaze3/stack_ram_loop[4].stack_bit  | Instantiated | -                    | RAM32X1S x 1 | ->sistema_entero  | 
|            | \picoblaze3_empotrado_s7_inst/picoblaze3/stack_ram_loop[5].stack_bit  | Instantiated | -                    | RAM32X1S x 1 | ->sistema_entero  | 
|            | \picoblaze3_empotrado_s7_inst/picoblaze3/stack_ram_loop[6].stack_bit  | Instantiated | -                    | RAM32X1S x 1 | ->sistema_entero  | 
|            | \picoblaze3_empotrado_s7_inst/picoblaze3/stack_ram_loop[7].stack_bit  | Instantiated | -                    | RAM32X1S x 1 | ->sistema_entero  | 
|            | \picoblaze3_empotrado_s7_inst/picoblaze3/stack_ram_loop[8].stack_bit  | Instantiated | -                    | RAM32X1S x 1 | ->sistema_entero  | 
|            | \picoblaze3_empotrado_s7_inst/picoblaze3/stack_ram_loop[9].stack_bit  | Instantiated | -                    | RAM32X1S x 1 | ->sistema_entero  | 
+------------+-----------------------------------------------------------------------+--------------+----------------------+--------------+-------------------+

Note: The table above shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the Distributed RAM name as it appears in the hierarchical module and only part of it is displayed.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\transmisor_spi_inst/unidad_operativa_inst/registro_srl_inst_1/aux_reg[0] )
INFO: [Synth 8-3886] merging instance '\FD8C3_btn/q_interna_reg[6] ' (FDC) to '\FD8C3_btn/q_interna_reg[4] '
INFO: [Synth 8-3886] merging instance '\FD8C3_btn/q_interna_reg[5] ' (FDC) to '\FD8C3_btn/q_interna_reg[4] '
INFO: [Synth 8-3886] merging instance '\FD8C3_btn/q_interna_reg[4] ' (FDC) to '\FD8C3_btn/q_interna_reg[7] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FD8C3_btn/q_interna_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\picoblaze3_empotrado_s7_inst/picoblaze3/int_capture_flop )
WARNING: [Synth 8-3332] Sequential element (\picoblaze3_empotrado_s7_inst/picoblaze3/int_capture_flop ) is unused and will be removed from module sistema_entero.
WARNING: [Synth 8-3332] Sequential element (\picoblaze3_empotrado_s7_inst/picoblaze3/read_strobe_flop ) is unused and will be removed from module sistema_entero.
WARNING: [Synth 8-3332] Sequential element (\selec_16_salidas_con_reg_y_mem_esc_lect_inst/pipeline_5/q_interna_reg ) is unused and will be removed from module sistema_entero.
WARNING: [Synth 8-3332] Sequential element (\selec_16_salidas_con_reg_y_mem_esc_lect_inst/pipeline_6/q_interna_reg ) is unused and will be removed from module sistema_entero.
WARNING: [Synth 8-3332] Sequential element (\selec_16_salidas_con_reg_y_mem_esc_lect_inst/pipeline_7/q_interna_reg ) is unused and will be removed from module sistema_entero.
WARNING: [Synth 8-3332] Sequential element (\selec_16_salidas_con_reg_y_mem_esc_lect_inst/pipeline_8/q_interna_reg ) is unused and will be removed from module sistema_entero.
WARNING: [Synth 8-3332] Sequential element (\selec_16_salidas_con_reg_y_mem_esc_lect_inst/pipeline_9/q_interna_reg ) is unused and will be removed from module sistema_entero.
WARNING: [Synth 8-3332] Sequential element (\selec_16_salidas_con_reg_y_mem_esc_lect_inst/pipeline_A/q_interna_reg ) is unused and will be removed from module sistema_entero.
WARNING: [Synth 8-3332] Sequential element (\selec_16_salidas_con_reg_y_mem_esc_lect_inst/pipeline_B/q_interna_reg ) is unused and will be removed from module sistema_entero.
WARNING: [Synth 8-3332] Sequential element (\selec_16_salidas_con_reg_y_mem_esc_lect_inst/pipeline_C/q_interna_reg ) is unused and will be removed from module sistema_entero.
WARNING: [Synth 8-3332] Sequential element (\selec_16_salidas_con_reg_y_mem_esc_lect_inst/pipeline_D/q_interna_reg ) is unused and will be removed from module sistema_entero.
WARNING: [Synth 8-3332] Sequential element (\selec_16_salidas_con_reg_y_mem_esc_lect_inst/pipeline_E/q_interna_reg ) is unused and will be removed from module sistema_entero.
WARNING: [Synth 8-3332] Sequential element (\selec_16_salidas_con_reg_y_mem_esc_lect_inst/pipeline_F/q_interna_reg ) is unused and will be removed from module sistema_entero.
WARNING: [Synth 8-3332] Sequential element (\FD8C3_spi2/q_interna_reg[7] ) is unused and will be removed from module sistema_entero.
WARNING: [Synth 8-3332] Sequential element (\FD8C3_spi2/q_interna_reg[6] ) is unused and will be removed from module sistema_entero.
WARNING: [Synth 8-3332] Sequential element (\FD8C3_spi2/q_interna_reg[5] ) is unused and will be removed from module sistema_entero.
WARNING: [Synth 8-3332] Sequential element (\FD8C3_spi2/q_interna_reg[4] ) is unused and will be removed from module sistema_entero.
WARNING: [Synth 8-3332] Sequential element (\transmisor_spi_inst/unidad_operativa_inst/registro_srl_inst_1/aux_reg[15] ) is unused and will be removed from module sistema_entero.
WARNING: [Synth 8-3332] Sequential element (\transmisor_spi_inst/unidad_operativa_inst/registro_srl_inst_1/aux_reg[14] ) is unused and will be removed from module sistema_entero.
WARNING: [Synth 8-3332] Sequential element (\transmisor_spi_inst/unidad_operativa_inst/registro_srl_inst_1/aux_reg[13] ) is unused and will be removed from module sistema_entero.
WARNING: [Synth 8-3332] Sequential element (\transmisor_spi_inst/unidad_operativa_inst/registro_srl_inst_1/aux_reg[12] ) is unused and will be removed from module sistema_entero.
WARNING: [Synth 8-3332] Sequential element (\transmisor_spi_inst/unidad_operativa_inst/registro_srl_inst_1/aux_reg[11] ) is unused and will be removed from module sistema_entero.
WARNING: [Synth 8-3332] Sequential element (\transmisor_spi_inst/unidad_operativa_inst/registro_srl_inst_1/aux_reg[10] ) is unused and will be removed from module sistema_entero.
WARNING: [Synth 8-3332] Sequential element (\transmisor_spi_inst/unidad_operativa_inst/registro_srl_inst_1/aux_reg[9] ) is unused and will be removed from module sistema_entero.
WARNING: [Synth 8-3332] Sequential element (\transmisor_spi_inst/unidad_operativa_inst/registro_srl_inst_1/aux_reg[8] ) is unused and will be removed from module sistema_entero.
WARNING: [Synth 8-3332] Sequential element (\transmisor_spi_inst/unidad_operativa_inst/registro_srl_inst_1/aux_reg[7] ) is unused and will be removed from module sistema_entero.
WARNING: [Synth 8-3332] Sequential element (\transmisor_spi_inst/unidad_operativa_inst/registro_srl_inst_1/aux_reg[6] ) is unused and will be removed from module sistema_entero.
WARNING: [Synth 8-3332] Sequential element (\transmisor_spi_inst/unidad_operativa_inst/registro_srl_inst_1/aux_reg[5] ) is unused and will be removed from module sistema_entero.
WARNING: [Synth 8-3332] Sequential element (\transmisor_spi_inst/unidad_operativa_inst/registro_srl_inst_1/aux_reg[4] ) is unused and will be removed from module sistema_entero.
WARNING: [Synth 8-3332] Sequential element (\transmisor_spi_inst/unidad_operativa_inst/registro_srl_inst_1/aux_reg[3] ) is unused and will be removed from module sistema_entero.
WARNING: [Synth 8-3332] Sequential element (\transmisor_spi_inst/unidad_operativa_inst/registro_srl_inst_1/aux_reg[2] ) is unused and will be removed from module sistema_entero.
WARNING: [Synth 8-3332] Sequential element (\transmisor_spi_inst/unidad_operativa_inst/registro_srl_inst_1/aux_reg[1] ) is unused and will be removed from module sistema_entero.
WARNING: [Synth 8-3332] Sequential element (\transmisor_spi_inst/unidad_operativa_inst/registro_srl_inst_1/aux_reg[0] ) is unused and will be removed from module sistema_entero.
WARNING: [Synth 8-3332] Sequential element (\FD8C3_start_conv/q_interna_reg[7] ) is unused and will be removed from module sistema_entero.
WARNING: [Synth 8-3332] Sequential element (\FD8C3_start_conv/q_interna_reg[6] ) is unused and will be removed from module sistema_entero.
WARNING: [Synth 8-3332] Sequential element (\FD8C3_start_conv/q_interna_reg[5] ) is unused and will be removed from module sistema_entero.
WARNING: [Synth 8-3332] Sequential element (\FD8C3_start_conv/q_interna_reg[4] ) is unused and will be removed from module sistema_entero.
WARNING: [Synth 8-3332] Sequential element (\FD8C3_start_conv/q_interna_reg[3] ) is unused and will be removed from module sistema_entero.
WARNING: [Synth 8-3332] Sequential element (\FD8C3_start_conv/q_interna_reg[2] ) is unused and will be removed from module sistema_entero.
WARNING: [Synth 8-3332] Sequential element (\FD8C3_start_conv/q_interna_reg[1] ) is unused and will be removed from module sistema_entero.
WARNING: [Synth 8-3332] Sequential element (\FD8C3_btn/q_interna_reg[7] ) is unused and will be removed from module sistema_entero.
WARNING: [Synth 8-3332] Sequential element (\FD8C3_btn/q_interna_reg[6] ) is unused and will be removed from module sistema_entero.
WARNING: [Synth 8-3332] Sequential element (\FD8C3_btn/q_interna_reg[5] ) is unused and will be removed from module sistema_entero.
WARNING: [Synth 8-3332] Sequential element (\FD8C3_btn/q_interna_reg[4] ) is unused and will be removed from module sistema_entero.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 456.648 ; gain = 285.371
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 456.648 ; gain = 285.371

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 456.648 ; gain = 285.371
---------------------------------------------------------------------------------
Finished Parallel Timing Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 456.648 ; gain = 285.371

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 456.648 ; gain = 285.371
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\transmisor_spi_inst/unidad_operativa_inst/contador_8_bits_inst/temp_reg[7] ) is unused and will be removed from module sistema_entero.
WARNING: [Synth 8-3332] Sequential element (\transmisor_spi_inst/unidad_operativa_inst/contador_8_bits_inst/temp_reg[6] ) is unused and will be removed from module sistema_entero.
WARNING: [Synth 8-3332] Sequential element (\transmisor_spi_inst/unidad_operativa_inst/contador_8_bits_inst/temp_reg[5] ) is unused and will be removed from module sistema_entero.
INFO: [Synth 8-4480] The timing for the instance \lut/dout_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 456.777 ; gain = 285.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 456.777 ; gain = 285.500
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 456.777 ; gain = 285.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 456.777 ; gain = 285.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 456.777 ; gain = 285.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 456.777 ; gain = 285.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 456.777 ; gain = 285.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |LUT1     |     6|
|3     |LUT2     |    29|
|4     |LUT3     |    78|
|5     |LUT4     |    64|
|6     |LUT5     |    25|
|7     |LUT6     |    21|
|8     |MULT_AND |     3|
|9     |MUXCY    |    45|
|10    |MUXF5    |    11|
|11    |MUXF6    |     1|
|12    |RAM16X1D |     8|
|13    |RAM32X1S |    10|
|14    |RAM64X1S |     8|
|15    |RAMB18E1 |     2|
|16    |SRL16E   |     9|
|17    |XORCY    |    44|
|18    |FD       |    26|
|19    |FDCE     |    86|
|20    |FDE      |     7|
|21    |FDR      |    28|
|22    |FDRE     |    42|
|23    |FDS      |     2|
|24    |LD       |     5|
|25    |IBUF     |     6|
|26    |OBUF     |     7|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------------------------------+----------------------------------------+------+
|      |Instance                                       |Module                                  |Cells |
+------+-----------------------------------------------+----------------------------------------+------+
|1     |top                                            |                                        |   574|
|2     |  FD8C3_btn                                    |FD8C3                                   |     4|
|3     |  FD8C3_lut_in                                 |FD8C3_0                                 |     8|
|4     |  FD8C3_lut_out                                |FD8C3_1                                 |     8|
|5     |  FD8C3_spi1                                   |FD8C3_2                                 |     8|
|6     |  FD8C3_spi2                                   |FD8C3_3                                 |     4|
|7     |  FD8C3_start_conv                             |FD8C3_4                                 |     1|
|8     |  FD8C3_uart                                   |FD8C3_5                                 |     8|
|9     |  generador_baudios_inst                       |generador_baudios                       |    27|
|10    |  lut                                          |sin_lut                                 |     1|
|11    |  picoblaze3_empotrado_s7_inst                 |picoblaze3_empotrado_s7                 |   320|
|12    |    memoria_de_programa                        |picocode_s7                             |    11|
|13    |    picoblaze3                                 |kcpsm3                                  |   309|
|14    |  selec_16_entradas_con_reg_y_bypass_inst      |selec_16_entradas_con_reg_y_bypass      |    20|
|15    |    multiplexor_salida                         |mux_2_entradas                          |     8|
|16    |    mux_puertos_entrada                        |mux_16_entradas                         |     4|
|17    |    registro_puertos                           |biestable_D_8_bits_12                   |     8|
|18    |  selec_16_salidas_con_reg_y_mem_esc_lect_inst |selec_16_salidas_con_reg_y_mem_esc_lect |    16|
|19    |    pipeline_0                                 |biestable_D_1_bit                       |     1|
|20    |    pipeline_1                                 |biestable_D_1_bit_7                     |     1|
|21    |    pipeline_2                                 |biestable_D_1_bit_8                     |     1|
|22    |    pipeline_3                                 |biestable_D_1_bit_9                     |     1|
|23    |    pipeline_4                                 |biestable_D_1_bit_10                    |     1|
|24    |    reg_mem_habilitada                         |biestable_D_1_bit_11                    |     1|
|25    |    reg_puerto_salida                          |biestable_D_8_bits                      |    10|
|26    |  transmisor_spi_inst                          |transmisor_spi                          |    70|
|27    |    detector_flancos_inst                      |detector_flancos                        |     3|
|28    |    unidad_control_inst                        |unidad_control                          |    30|
|29    |    unidad_operativa_inst                      |unidad_operativa                        |    37|
|30    |      contador_8_bits_inst                     |contador_8_bits                         |    11|
|31    |      detector_flancos_inst_0                  |detector_flancos_6                      |     3|
|32    |      half_period_inst                         |medio_periodo                           |     7|
|33    |      registro_srl_inst_0                      |registro_srl                            |    16|
|34    |  uart_tx_inst                                 |uart_tx                                 |    65|
|35    |    \buf                                       |bbfifo_16x8                             |    28|
|36    |    kcuart                                     |kcuart_tx                               |    37|
+------+-----------------------------------------------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 456.777 ; gain = 285.500
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 63 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 456.777 ; gain = 266.656
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 456.777 ; gain = 285.500
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 206 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 126 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 17 instances
  FD => FDRE: 26 instances
  FDE => FDRE: 7 instances
  FDR => FDRE: 28 instances
  FDS => FDSE: 2 instances
  LD => LDCE: 5 instances
  MULT_AND => LUT2: 3 instances
  MUXF5 => LUT3: 11 instances
  MUXF6 => LUT3: 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 8 instances
  RAM32X1S => RAM32X1S (RAMS32): 10 instances
  RAM64X1S => RAM64X1S (RAMS64E): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
220 Infos, 63 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 514.188 ; gain = 326.207
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 514.188 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Dec 15 14:25:01 2018...
