
javiFOC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000067a0  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08006978  08006978  00007978  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080069b8  080069b8  0000881c  2**0
                  CONTENTS
  4 .ARM          00000000  080069b8  080069b8  0000881c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080069b8  080069b8  0000881c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080069b8  080069b8  000079b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080069bc  080069bc  000079bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000081c  20000000  080069c0  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000038c  2000081c  080071dc  0000881c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000ba8  080071dc  00008ba8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000881c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015539  00000000  00000000  0000884c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003574  00000000  00000000  0001dd85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013c0  00000000  00000000  00021300  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f01  00000000  00000000  000226c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020a51  00000000  00000000  000235c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018536  00000000  00000000  00044012  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d720d  00000000  00000000  0005c548  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00133755  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005104  00000000  00000000  00133798  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  0013889c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000081c 	.word	0x2000081c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08006960 	.word	0x08006960

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000820 	.word	0x20000820
 8000214:	08006960 	.word	0x08006960

08000218 <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc1;
DMA_HandleTypeDef hdma_adc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000218:	b580      	push	{r7, lr}
 800021a:	b08c      	sub	sp, #48	@ 0x30
 800021c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800021e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000222:	2200      	movs	r2, #0
 8000224:	601a      	str	r2, [r3, #0]
 8000226:	605a      	str	r2, [r3, #4]
 8000228:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800022a:	1d3b      	adds	r3, r7, #4
 800022c:	2220      	movs	r2, #32
 800022e:	2100      	movs	r1, #0
 8000230:	4618      	mov	r0, r3
 8000232:	f006 fb69 	bl	8006908 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000236:	4b4f      	ldr	r3, [pc, #316]	@ (8000374 <MX_ADC1_Init+0x15c>)
 8000238:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800023c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800023e:	4b4d      	ldr	r3, [pc, #308]	@ (8000374 <MX_ADC1_Init+0x15c>)
 8000240:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000244:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000246:	4b4b      	ldr	r3, [pc, #300]	@ (8000374 <MX_ADC1_Init+0x15c>)
 8000248:	2200      	movs	r2, #0
 800024a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800024c:	4b49      	ldr	r3, [pc, #292]	@ (8000374 <MX_ADC1_Init+0x15c>)
 800024e:	2200      	movs	r2, #0
 8000250:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000252:	4b48      	ldr	r3, [pc, #288]	@ (8000374 <MX_ADC1_Init+0x15c>)
 8000254:	2200      	movs	r2, #0
 8000256:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000258:	4b46      	ldr	r3, [pc, #280]	@ (8000374 <MX_ADC1_Init+0x15c>)
 800025a:	2201      	movs	r2, #1
 800025c:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800025e:	4b45      	ldr	r3, [pc, #276]	@ (8000374 <MX_ADC1_Init+0x15c>)
 8000260:	2208      	movs	r2, #8
 8000262:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000264:	4b43      	ldr	r3, [pc, #268]	@ (8000374 <MX_ADC1_Init+0x15c>)
 8000266:	2200      	movs	r2, #0
 8000268:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800026a:	4b42      	ldr	r3, [pc, #264]	@ (8000374 <MX_ADC1_Init+0x15c>)
 800026c:	2200      	movs	r2, #0
 800026e:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 5;
 8000270:	4b40      	ldr	r3, [pc, #256]	@ (8000374 <MX_ADC1_Init+0x15c>)
 8000272:	2205      	movs	r2, #5
 8000274:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000276:	4b3f      	ldr	r3, [pc, #252]	@ (8000374 <MX_ADC1_Init+0x15c>)
 8000278:	2200      	movs	r2, #0
 800027a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T15_TRGO;
 800027e:	4b3d      	ldr	r3, [pc, #244]	@ (8000374 <MX_ADC1_Init+0x15c>)
 8000280:	f44f 62b8 	mov.w	r2, #1472	@ 0x5c0
 8000284:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000286:	4b3b      	ldr	r3, [pc, #236]	@ (8000374 <MX_ADC1_Init+0x15c>)
 8000288:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800028c:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800028e:	4b39      	ldr	r3, [pc, #228]	@ (8000374 <MX_ADC1_Init+0x15c>)
 8000290:	2201      	movs	r2, #1
 8000292:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000296:	4b37      	ldr	r3, [pc, #220]	@ (8000374 <MX_ADC1_Init+0x15c>)
 8000298:	2200      	movs	r2, #0
 800029a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 800029c:	4b35      	ldr	r3, [pc, #212]	@ (8000374 <MX_ADC1_Init+0x15c>)
 800029e:	2200      	movs	r2, #0
 80002a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80002a4:	4833      	ldr	r0, [pc, #204]	@ (8000374 <MX_ADC1_Init+0x15c>)
 80002a6:	f001 f9db 	bl	8001660 <HAL_ADC_Init>
 80002aa:	4603      	mov	r3, r0
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d001      	beq.n	80002b4 <MX_ADC1_Init+0x9c>
  {
    Error_Handler();
 80002b0:	f000 fb3f 	bl	8000932 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80002b4:	2300      	movs	r3, #0
 80002b6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80002b8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80002bc:	4619      	mov	r1, r3
 80002be:	482d      	ldr	r0, [pc, #180]	@ (8000374 <MX_ADC1_Init+0x15c>)
 80002c0:	f002 fa38 	bl	8002734 <HAL_ADCEx_MultiModeConfigChannel>
 80002c4:	4603      	mov	r3, r0
 80002c6:	2b00      	cmp	r3, #0
 80002c8:	d001      	beq.n	80002ce <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 80002ca:	f000 fb32 	bl	8000932 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80002ce:	4b2a      	ldr	r3, [pc, #168]	@ (8000378 <MX_ADC1_Init+0x160>)
 80002d0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80002d2:	2306      	movs	r3, #6
 80002d4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_24CYCLES_5;
 80002d6:	2303      	movs	r3, #3
 80002d8:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80002da:	237f      	movs	r3, #127	@ 0x7f
 80002dc:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80002de:	2304      	movs	r3, #4
 80002e0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80002e2:	2300      	movs	r3, #0
 80002e4:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80002e6:	1d3b      	adds	r3, r7, #4
 80002e8:	4619      	mov	r1, r3
 80002ea:	4822      	ldr	r0, [pc, #136]	@ (8000374 <MX_ADC1_Init+0x15c>)
 80002ec:	f001 fc04 	bl	8001af8 <HAL_ADC_ConfigChannel>
 80002f0:	4603      	mov	r3, r0
 80002f2:	2b00      	cmp	r3, #0
 80002f4:	d001      	beq.n	80002fa <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 80002f6:	f000 fb1c 	bl	8000932 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80002fa:	4b20      	ldr	r3, [pc, #128]	@ (800037c <MX_ADC1_Init+0x164>)
 80002fc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80002fe:	230c      	movs	r3, #12
 8000300:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000302:	1d3b      	adds	r3, r7, #4
 8000304:	4619      	mov	r1, r3
 8000306:	481b      	ldr	r0, [pc, #108]	@ (8000374 <MX_ADC1_Init+0x15c>)
 8000308:	f001 fbf6 	bl	8001af8 <HAL_ADC_ConfigChannel>
 800030c:	4603      	mov	r3, r0
 800030e:	2b00      	cmp	r3, #0
 8000310:	d001      	beq.n	8000316 <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 8000312:	f000 fb0e 	bl	8000932 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000316:	4b1a      	ldr	r3, [pc, #104]	@ (8000380 <MX_ADC1_Init+0x168>)
 8000318:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800031a:	2312      	movs	r3, #18
 800031c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800031e:	1d3b      	adds	r3, r7, #4
 8000320:	4619      	mov	r1, r3
 8000322:	4814      	ldr	r0, [pc, #80]	@ (8000374 <MX_ADC1_Init+0x15c>)
 8000324:	f001 fbe8 	bl	8001af8 <HAL_ADC_ConfigChannel>
 8000328:	4603      	mov	r3, r0
 800032a:	2b00      	cmp	r3, #0
 800032c:	d001      	beq.n	8000332 <MX_ADC1_Init+0x11a>
  {
    Error_Handler();
 800032e:	f000 fb00 	bl	8000932 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR_ADC1;
 8000332:	4b14      	ldr	r3, [pc, #80]	@ (8000384 <MX_ADC1_Init+0x16c>)
 8000334:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000336:	2318      	movs	r3, #24
 8000338:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800033a:	1d3b      	adds	r3, r7, #4
 800033c:	4619      	mov	r1, r3
 800033e:	480d      	ldr	r0, [pc, #52]	@ (8000374 <MX_ADC1_Init+0x15c>)
 8000340:	f001 fbda 	bl	8001af8 <HAL_ADC_ConfigChannel>
 8000344:	4603      	mov	r3, r0
 8000346:	2b00      	cmp	r3, #0
 8000348:	d001      	beq.n	800034e <MX_ADC1_Init+0x136>
  {
    Error_Handler();
 800034a:	f000 faf2 	bl	8000932 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 800034e:	4b0e      	ldr	r3, [pc, #56]	@ (8000388 <MX_ADC1_Init+0x170>)
 8000350:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000352:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000356:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000358:	1d3b      	adds	r3, r7, #4
 800035a:	4619      	mov	r1, r3
 800035c:	4805      	ldr	r0, [pc, #20]	@ (8000374 <MX_ADC1_Init+0x15c>)
 800035e:	f001 fbcb 	bl	8001af8 <HAL_ADC_ConfigChannel>
 8000362:	4603      	mov	r3, r0
 8000364:	2b00      	cmp	r3, #0
 8000366:	d001      	beq.n	800036c <MX_ADC1_Init+0x154>
  {
    Error_Handler();
 8000368:	f000 fae3 	bl	8000932 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800036c:	bf00      	nop
 800036e:	3730      	adds	r7, #48	@ 0x30
 8000370:	46bd      	mov	sp, r7
 8000372:	bd80      	pop	{r7, pc}
 8000374:	20000838 	.word	0x20000838
 8000378:	04300002 	.word	0x04300002
 800037c:	14f00020 	.word	0x14f00020
 8000380:	2e300800 	.word	0x2e300800
 8000384:	c3210000 	.word	0xc3210000
 8000388:	cb840000 	.word	0xcb840000

0800038c <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 800038c:	b580      	push	{r7, lr}
 800038e:	b088      	sub	sp, #32
 8000390:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000392:	463b      	mov	r3, r7
 8000394:	2220      	movs	r2, #32
 8000396:	2100      	movs	r1, #0
 8000398:	4618      	mov	r0, r3
 800039a:	f006 fab5 	bl	8006908 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800039e:	4b33      	ldr	r3, [pc, #204]	@ (800046c <MX_ADC2_Init+0xe0>)
 80003a0:	4a33      	ldr	r2, [pc, #204]	@ (8000470 <MX_ADC2_Init+0xe4>)
 80003a2:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80003a4:	4b31      	ldr	r3, [pc, #196]	@ (800046c <MX_ADC2_Init+0xe0>)
 80003a6:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80003aa:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80003ac:	4b2f      	ldr	r3, [pc, #188]	@ (800046c <MX_ADC2_Init+0xe0>)
 80003ae:	2200      	movs	r2, #0
 80003b0:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80003b2:	4b2e      	ldr	r3, [pc, #184]	@ (800046c <MX_ADC2_Init+0xe0>)
 80003b4:	2200      	movs	r2, #0
 80003b6:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 80003b8:	4b2c      	ldr	r3, [pc, #176]	@ (800046c <MX_ADC2_Init+0xe0>)
 80003ba:	2200      	movs	r2, #0
 80003bc:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80003be:	4b2b      	ldr	r3, [pc, #172]	@ (800046c <MX_ADC2_Init+0xe0>)
 80003c0:	2201      	movs	r2, #1
 80003c2:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80003c4:	4b29      	ldr	r3, [pc, #164]	@ (800046c <MX_ADC2_Init+0xe0>)
 80003c6:	2204      	movs	r2, #4
 80003c8:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80003ca:	4b28      	ldr	r3, [pc, #160]	@ (800046c <MX_ADC2_Init+0xe0>)
 80003cc:	2200      	movs	r2, #0
 80003ce:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80003d0:	4b26      	ldr	r3, [pc, #152]	@ (800046c <MX_ADC2_Init+0xe0>)
 80003d2:	2200      	movs	r2, #0
 80003d4:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 2;
 80003d6:	4b25      	ldr	r3, [pc, #148]	@ (800046c <MX_ADC2_Init+0xe0>)
 80003d8:	2202      	movs	r2, #2
 80003da:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80003dc:	4b23      	ldr	r3, [pc, #140]	@ (800046c <MX_ADC2_Init+0xe0>)
 80003de:	2200      	movs	r2, #0
 80003e0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T1_TRGO;
 80003e4:	4b21      	ldr	r3, [pc, #132]	@ (800046c <MX_ADC2_Init+0xe0>)
 80003e6:	f44f 62a4 	mov.w	r2, #1312	@ 0x520
 80003ea:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80003ec:	4b1f      	ldr	r3, [pc, #124]	@ (800046c <MX_ADC2_Init+0xe0>)
 80003ee:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80003f2:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = ENABLE;
 80003f4:	4b1d      	ldr	r3, [pc, #116]	@ (800046c <MX_ADC2_Init+0xe0>)
 80003f6:	2201      	movs	r2, #1
 80003f8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80003fc:	4b1b      	ldr	r3, [pc, #108]	@ (800046c <MX_ADC2_Init+0xe0>)
 80003fe:	2200      	movs	r2, #0
 8000400:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8000402:	4b1a      	ldr	r3, [pc, #104]	@ (800046c <MX_ADC2_Init+0xe0>)
 8000404:	2200      	movs	r2, #0
 8000406:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800040a:	4818      	ldr	r0, [pc, #96]	@ (800046c <MX_ADC2_Init+0xe0>)
 800040c:	f001 f928 	bl	8001660 <HAL_ADC_Init>
 8000410:	4603      	mov	r3, r0
 8000412:	2b00      	cmp	r3, #0
 8000414:	d001      	beq.n	800041a <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 8000416:	f000 fa8c 	bl	8000932 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VOPAMP2;
 800041a:	4b16      	ldr	r3, [pc, #88]	@ (8000474 <MX_ADC2_Init+0xe8>)
 800041c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800041e:	2306      	movs	r3, #6
 8000420:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_24CYCLES_5;
 8000422:	2303      	movs	r3, #3
 8000424:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000426:	237f      	movs	r3, #127	@ 0x7f
 8000428:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800042a:	2304      	movs	r3, #4
 800042c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800042e:	2300      	movs	r3, #0
 8000430:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000432:	463b      	mov	r3, r7
 8000434:	4619      	mov	r1, r3
 8000436:	480d      	ldr	r0, [pc, #52]	@ (800046c <MX_ADC2_Init+0xe0>)
 8000438:	f001 fb5e 	bl	8001af8 <HAL_ADC_ConfigChannel>
 800043c:	4603      	mov	r3, r0
 800043e:	2b00      	cmp	r3, #0
 8000440:	d001      	beq.n	8000446 <MX_ADC2_Init+0xba>
  {
    Error_Handler();
 8000442:	f000 fa76 	bl	8000932 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VOPAMP3_ADC2;
 8000446:	4b0c      	ldr	r3, [pc, #48]	@ (8000478 <MX_ADC2_Init+0xec>)
 8000448:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800044a:	230c      	movs	r3, #12
 800044c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800044e:	463b      	mov	r3, r7
 8000450:	4619      	mov	r1, r3
 8000452:	4806      	ldr	r0, [pc, #24]	@ (800046c <MX_ADC2_Init+0xe0>)
 8000454:	f001 fb50 	bl	8001af8 <HAL_ADC_ConfigChannel>
 8000458:	4603      	mov	r3, r0
 800045a:	2b00      	cmp	r3, #0
 800045c:	d001      	beq.n	8000462 <MX_ADC2_Init+0xd6>
  {
    Error_Handler();
 800045e:	f000 fa68 	bl	8000932 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000462:	bf00      	nop
 8000464:	3720      	adds	r7, #32
 8000466:	46bd      	mov	sp, r7
 8000468:	bd80      	pop	{r7, pc}
 800046a:	bf00      	nop
 800046c:	200008a4 	.word	0x200008a4
 8000470:	50000100 	.word	0x50000100
 8000474:	c3290000 	.word	0xc3290000
 8000478:	cb8c0000 	.word	0xcb8c0000

0800047c <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800047c:	b580      	push	{r7, lr}
 800047e:	b09c      	sub	sp, #112	@ 0x70
 8000480:	af00      	add	r7, sp, #0
 8000482:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000484:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000488:	2200      	movs	r2, #0
 800048a:	601a      	str	r2, [r3, #0]
 800048c:	605a      	str	r2, [r3, #4]
 800048e:	609a      	str	r2, [r3, #8]
 8000490:	60da      	str	r2, [r3, #12]
 8000492:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000494:	f107 0318 	add.w	r3, r7, #24
 8000498:	2244      	movs	r2, #68	@ 0x44
 800049a:	2100      	movs	r1, #0
 800049c:	4618      	mov	r0, r3
 800049e:	f006 fa33 	bl	8006908 <memset>
  if(adcHandle->Instance==ADC1)
 80004a2:	687b      	ldr	r3, [r7, #4]
 80004a4:	681b      	ldr	r3, [r3, #0]
 80004a6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80004aa:	f040 8083 	bne.w	80005b4 <HAL_ADC_MspInit+0x138>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80004ae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80004b2:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80004b4:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80004b8:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80004ba:	f107 0318 	add.w	r3, r7, #24
 80004be:	4618      	mov	r0, r3
 80004c0:	f003 fec8 	bl	8004254 <HAL_RCCEx_PeriphCLKConfig>
 80004c4:	4603      	mov	r3, r0
 80004c6:	2b00      	cmp	r3, #0
 80004c8:	d001      	beq.n	80004ce <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 80004ca:	f000 fa32 	bl	8000932 <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 80004ce:	4b66      	ldr	r3, [pc, #408]	@ (8000668 <HAL_ADC_MspInit+0x1ec>)
 80004d0:	681b      	ldr	r3, [r3, #0]
 80004d2:	3301      	adds	r3, #1
 80004d4:	4a64      	ldr	r2, [pc, #400]	@ (8000668 <HAL_ADC_MspInit+0x1ec>)
 80004d6:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80004d8:	4b63      	ldr	r3, [pc, #396]	@ (8000668 <HAL_ADC_MspInit+0x1ec>)
 80004da:	681b      	ldr	r3, [r3, #0]
 80004dc:	2b01      	cmp	r3, #1
 80004de:	d10b      	bne.n	80004f8 <HAL_ADC_MspInit+0x7c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80004e0:	4b62      	ldr	r3, [pc, #392]	@ (800066c <HAL_ADC_MspInit+0x1f0>)
 80004e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004e4:	4a61      	ldr	r2, [pc, #388]	@ (800066c <HAL_ADC_MspInit+0x1f0>)
 80004e6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80004ea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80004ec:	4b5f      	ldr	r3, [pc, #380]	@ (800066c <HAL_ADC_MspInit+0x1f0>)
 80004ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004f0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80004f4:	617b      	str	r3, [r7, #20]
 80004f6:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80004f8:	4b5c      	ldr	r3, [pc, #368]	@ (800066c <HAL_ADC_MspInit+0x1f0>)
 80004fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004fc:	4a5b      	ldr	r2, [pc, #364]	@ (800066c <HAL_ADC_MspInit+0x1f0>)
 80004fe:	f043 0301 	orr.w	r3, r3, #1
 8000502:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000504:	4b59      	ldr	r3, [pc, #356]	@ (800066c <HAL_ADC_MspInit+0x1f0>)
 8000506:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000508:	f003 0301 	and.w	r3, r3, #1
 800050c:	613b      	str	r3, [r7, #16]
 800050e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000510:	4b56      	ldr	r3, [pc, #344]	@ (800066c <HAL_ADC_MspInit+0x1f0>)
 8000512:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000514:	4a55      	ldr	r2, [pc, #340]	@ (800066c <HAL_ADC_MspInit+0x1f0>)
 8000516:	f043 0302 	orr.w	r3, r3, #2
 800051a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800051c:	4b53      	ldr	r3, [pc, #332]	@ (800066c <HAL_ADC_MspInit+0x1f0>)
 800051e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000520:	f003 0302 	and.w	r3, r3, #2
 8000524:	60fb      	str	r3, [r7, #12]
 8000526:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PB12     ------> ADC1_IN11
    PB14     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = ADC_VBUS_Pin;
 8000528:	2301      	movs	r3, #1
 800052a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800052c:	2303      	movs	r3, #3
 800052e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000530:	2300      	movs	r3, #0
 8000532:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(ADC_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000534:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000538:	4619      	mov	r1, r3
 800053a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800053e:	f002 fd1f 	bl	8002f80 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ADC_BLUE_POTENTIOMETER_Pin|ADC_TEMPERATURE_FEEDBACK_Pin;
 8000542:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 8000546:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000548:	2303      	movs	r3, #3
 800054a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800054c:	2300      	movs	r3, #0
 800054e:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000550:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000554:	4619      	mov	r1, r3
 8000556:	4846      	ldr	r0, [pc, #280]	@ (8000670 <HAL_ADC_MspInit+0x1f4>)
 8000558:	f002 fd12 	bl	8002f80 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800055c:	4b45      	ldr	r3, [pc, #276]	@ (8000674 <HAL_ADC_MspInit+0x1f8>)
 800055e:	4a46      	ldr	r2, [pc, #280]	@ (8000678 <HAL_ADC_MspInit+0x1fc>)
 8000560:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000562:	4b44      	ldr	r3, [pc, #272]	@ (8000674 <HAL_ADC_MspInit+0x1f8>)
 8000564:	2205      	movs	r2, #5
 8000566:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000568:	4b42      	ldr	r3, [pc, #264]	@ (8000674 <HAL_ADC_MspInit+0x1f8>)
 800056a:	2200      	movs	r2, #0
 800056c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800056e:	4b41      	ldr	r3, [pc, #260]	@ (8000674 <HAL_ADC_MspInit+0x1f8>)
 8000570:	2200      	movs	r2, #0
 8000572:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000574:	4b3f      	ldr	r3, [pc, #252]	@ (8000674 <HAL_ADC_MspInit+0x1f8>)
 8000576:	2280      	movs	r2, #128	@ 0x80
 8000578:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800057a:	4b3e      	ldr	r3, [pc, #248]	@ (8000674 <HAL_ADC_MspInit+0x1f8>)
 800057c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000580:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000582:	4b3c      	ldr	r3, [pc, #240]	@ (8000674 <HAL_ADC_MspInit+0x1f8>)
 8000584:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000588:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800058a:	4b3a      	ldr	r3, [pc, #232]	@ (8000674 <HAL_ADC_MspInit+0x1f8>)
 800058c:	2220      	movs	r2, #32
 800058e:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000590:	4b38      	ldr	r3, [pc, #224]	@ (8000674 <HAL_ADC_MspInit+0x1f8>)
 8000592:	2200      	movs	r2, #0
 8000594:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000596:	4837      	ldr	r0, [pc, #220]	@ (8000674 <HAL_ADC_MspInit+0x1f8>)
 8000598:	f002 fa80 	bl	8002a9c <HAL_DMA_Init>
 800059c:	4603      	mov	r3, r0
 800059e:	2b00      	cmp	r3, #0
 80005a0:	d001      	beq.n	80005a6 <HAL_ADC_MspInit+0x12a>
    {
      Error_Handler();
 80005a2:	f000 f9c6 	bl	8000932 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	4a32      	ldr	r2, [pc, #200]	@ (8000674 <HAL_ADC_MspInit+0x1f8>)
 80005aa:	655a      	str	r2, [r3, #84]	@ 0x54
 80005ac:	4a31      	ldr	r2, [pc, #196]	@ (8000674 <HAL_ADC_MspInit+0x1f8>)
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 80005b2:	e054      	b.n	800065e <HAL_ADC_MspInit+0x1e2>
  else if(adcHandle->Instance==ADC2)
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	4a30      	ldr	r2, [pc, #192]	@ (800067c <HAL_ADC_MspInit+0x200>)
 80005ba:	4293      	cmp	r3, r2
 80005bc:	d14f      	bne.n	800065e <HAL_ADC_MspInit+0x1e2>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80005be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80005c2:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80005c4:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80005c8:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80005ca:	f107 0318 	add.w	r3, r7, #24
 80005ce:	4618      	mov	r0, r3
 80005d0:	f003 fe40 	bl	8004254 <HAL_RCCEx_PeriphCLKConfig>
 80005d4:	4603      	mov	r3, r0
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d001      	beq.n	80005de <HAL_ADC_MspInit+0x162>
      Error_Handler();
 80005da:	f000 f9aa 	bl	8000932 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 80005de:	4b22      	ldr	r3, [pc, #136]	@ (8000668 <HAL_ADC_MspInit+0x1ec>)
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	3301      	adds	r3, #1
 80005e4:	4a20      	ldr	r2, [pc, #128]	@ (8000668 <HAL_ADC_MspInit+0x1ec>)
 80005e6:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80005e8:	4b1f      	ldr	r3, [pc, #124]	@ (8000668 <HAL_ADC_MspInit+0x1ec>)
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	2b01      	cmp	r3, #1
 80005ee:	d10b      	bne.n	8000608 <HAL_ADC_MspInit+0x18c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80005f0:	4b1e      	ldr	r3, [pc, #120]	@ (800066c <HAL_ADC_MspInit+0x1f0>)
 80005f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005f4:	4a1d      	ldr	r2, [pc, #116]	@ (800066c <HAL_ADC_MspInit+0x1f0>)
 80005f6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80005fa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005fc:	4b1b      	ldr	r3, [pc, #108]	@ (800066c <HAL_ADC_MspInit+0x1f0>)
 80005fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000600:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000604:	60bb      	str	r3, [r7, #8]
 8000606:	68bb      	ldr	r3, [r7, #8]
    hdma_adc2.Instance = DMA1_Channel2;
 8000608:	4b1d      	ldr	r3, [pc, #116]	@ (8000680 <HAL_ADC_MspInit+0x204>)
 800060a:	4a1e      	ldr	r2, [pc, #120]	@ (8000684 <HAL_ADC_MspInit+0x208>)
 800060c:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 800060e:	4b1c      	ldr	r3, [pc, #112]	@ (8000680 <HAL_ADC_MspInit+0x204>)
 8000610:	2224      	movs	r2, #36	@ 0x24
 8000612:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000614:	4b1a      	ldr	r3, [pc, #104]	@ (8000680 <HAL_ADC_MspInit+0x204>)
 8000616:	2200      	movs	r2, #0
 8000618:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800061a:	4b19      	ldr	r3, [pc, #100]	@ (8000680 <HAL_ADC_MspInit+0x204>)
 800061c:	2200      	movs	r2, #0
 800061e:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8000620:	4b17      	ldr	r3, [pc, #92]	@ (8000680 <HAL_ADC_MspInit+0x204>)
 8000622:	2280      	movs	r2, #128	@ 0x80
 8000624:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000626:	4b16      	ldr	r3, [pc, #88]	@ (8000680 <HAL_ADC_MspInit+0x204>)
 8000628:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800062c:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800062e:	4b14      	ldr	r3, [pc, #80]	@ (8000680 <HAL_ADC_MspInit+0x204>)
 8000630:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000634:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8000636:	4b12      	ldr	r3, [pc, #72]	@ (8000680 <HAL_ADC_MspInit+0x204>)
 8000638:	2220      	movs	r2, #32
 800063a:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 800063c:	4b10      	ldr	r3, [pc, #64]	@ (8000680 <HAL_ADC_MspInit+0x204>)
 800063e:	2200      	movs	r2, #0
 8000640:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8000642:	480f      	ldr	r0, [pc, #60]	@ (8000680 <HAL_ADC_MspInit+0x204>)
 8000644:	f002 fa2a 	bl	8002a9c <HAL_DMA_Init>
 8000648:	4603      	mov	r3, r0
 800064a:	2b00      	cmp	r3, #0
 800064c:	d001      	beq.n	8000652 <HAL_ADC_MspInit+0x1d6>
      Error_Handler();
 800064e:	f000 f970 	bl	8000932 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	4a0a      	ldr	r2, [pc, #40]	@ (8000680 <HAL_ADC_MspInit+0x204>)
 8000656:	655a      	str	r2, [r3, #84]	@ 0x54
 8000658:	4a09      	ldr	r2, [pc, #36]	@ (8000680 <HAL_ADC_MspInit+0x204>)
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	6293      	str	r3, [r2, #40]	@ 0x28
}
 800065e:	bf00      	nop
 8000660:	3770      	adds	r7, #112	@ 0x70
 8000662:	46bd      	mov	sp, r7
 8000664:	bd80      	pop	{r7, pc}
 8000666:	bf00      	nop
 8000668:	200009d0 	.word	0x200009d0
 800066c:	40021000 	.word	0x40021000
 8000670:	48000400 	.word	0x48000400
 8000674:	20000910 	.word	0x20000910
 8000678:	40020008 	.word	0x40020008
 800067c:	50000100 	.word	0x50000100
 8000680:	20000970 	.word	0x20000970
 8000684:	4002001c 	.word	0x4002001c

08000688 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b082      	sub	sp, #8
 800068c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800068e:	4b16      	ldr	r3, [pc, #88]	@ (80006e8 <MX_DMA_Init+0x60>)
 8000690:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000692:	4a15      	ldr	r2, [pc, #84]	@ (80006e8 <MX_DMA_Init+0x60>)
 8000694:	f043 0304 	orr.w	r3, r3, #4
 8000698:	6493      	str	r3, [r2, #72]	@ 0x48
 800069a:	4b13      	ldr	r3, [pc, #76]	@ (80006e8 <MX_DMA_Init+0x60>)
 800069c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800069e:	f003 0304 	and.w	r3, r3, #4
 80006a2:	607b      	str	r3, [r7, #4]
 80006a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80006a6:	4b10      	ldr	r3, [pc, #64]	@ (80006e8 <MX_DMA_Init+0x60>)
 80006a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80006aa:	4a0f      	ldr	r2, [pc, #60]	@ (80006e8 <MX_DMA_Init+0x60>)
 80006ac:	f043 0301 	orr.w	r3, r3, #1
 80006b0:	6493      	str	r3, [r2, #72]	@ 0x48
 80006b2:	4b0d      	ldr	r3, [pc, #52]	@ (80006e8 <MX_DMA_Init+0x60>)
 80006b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80006b6:	f003 0301 	and.w	r3, r3, #1
 80006ba:	603b      	str	r3, [r7, #0]
 80006bc:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80006be:	2200      	movs	r2, #0
 80006c0:	2100      	movs	r1, #0
 80006c2:	200b      	movs	r0, #11
 80006c4:	f002 f9b5 	bl	8002a32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80006c8:	200b      	movs	r0, #11
 80006ca:	f002 f9cc 	bl	8002a66 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80006ce:	2200      	movs	r2, #0
 80006d0:	2100      	movs	r1, #0
 80006d2:	200c      	movs	r0, #12
 80006d4:	f002 f9ad 	bl	8002a32 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80006d8:	200c      	movs	r0, #12
 80006da:	f002 f9c4 	bl	8002a66 <HAL_NVIC_EnableIRQ>

}
 80006de:	bf00      	nop
 80006e0:	3708      	adds	r7, #8
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bd80      	pop	{r7, pc}
 80006e6:	bf00      	nop
 80006e8:	40021000 	.word	0x40021000

080006ec <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b08a      	sub	sp, #40	@ 0x28
 80006f0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006f2:	f107 0314 	add.w	r3, r7, #20
 80006f6:	2200      	movs	r2, #0
 80006f8:	601a      	str	r2, [r3, #0]
 80006fa:	605a      	str	r2, [r3, #4]
 80006fc:	609a      	str	r2, [r3, #8]
 80006fe:	60da      	str	r2, [r3, #12]
 8000700:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000702:	4b23      	ldr	r3, [pc, #140]	@ (8000790 <MX_GPIO_Init+0xa4>)
 8000704:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000706:	4a22      	ldr	r2, [pc, #136]	@ (8000790 <MX_GPIO_Init+0xa4>)
 8000708:	f043 0304 	orr.w	r3, r3, #4
 800070c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800070e:	4b20      	ldr	r3, [pc, #128]	@ (8000790 <MX_GPIO_Init+0xa4>)
 8000710:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000712:	f003 0304 	and.w	r3, r3, #4
 8000716:	613b      	str	r3, [r7, #16]
 8000718:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800071a:	4b1d      	ldr	r3, [pc, #116]	@ (8000790 <MX_GPIO_Init+0xa4>)
 800071c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800071e:	4a1c      	ldr	r2, [pc, #112]	@ (8000790 <MX_GPIO_Init+0xa4>)
 8000720:	f043 0320 	orr.w	r3, r3, #32
 8000724:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000726:	4b1a      	ldr	r3, [pc, #104]	@ (8000790 <MX_GPIO_Init+0xa4>)
 8000728:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800072a:	f003 0320 	and.w	r3, r3, #32
 800072e:	60fb      	str	r3, [r7, #12]
 8000730:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000732:	4b17      	ldr	r3, [pc, #92]	@ (8000790 <MX_GPIO_Init+0xa4>)
 8000734:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000736:	4a16      	ldr	r2, [pc, #88]	@ (8000790 <MX_GPIO_Init+0xa4>)
 8000738:	f043 0301 	orr.w	r3, r3, #1
 800073c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800073e:	4b14      	ldr	r3, [pc, #80]	@ (8000790 <MX_GPIO_Init+0xa4>)
 8000740:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000742:	f003 0301 	and.w	r3, r3, #1
 8000746:	60bb      	str	r3, [r7, #8]
 8000748:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800074a:	4b11      	ldr	r3, [pc, #68]	@ (8000790 <MX_GPIO_Init+0xa4>)
 800074c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800074e:	4a10      	ldr	r2, [pc, #64]	@ (8000790 <MX_GPIO_Init+0xa4>)
 8000750:	f043 0302 	orr.w	r3, r3, #2
 8000754:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000756:	4b0e      	ldr	r3, [pc, #56]	@ (8000790 <MX_GPIO_Init+0xa4>)
 8000758:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800075a:	f003 0302 	and.w	r3, r3, #2
 800075e:	607b      	str	r3, [r7, #4]
 8000760:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(STATUS_REDLED_GPIO_Port, STATUS_REDLED_Pin, GPIO_PIN_RESET);
 8000762:	2200      	movs	r2, #0
 8000764:	2140      	movs	r1, #64	@ 0x40
 8000766:	480b      	ldr	r0, [pc, #44]	@ (8000794 <MX_GPIO_Init+0xa8>)
 8000768:	f002 fd8c 	bl	8003284 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : STATUS_REDLED_Pin */
  GPIO_InitStruct.Pin = STATUS_REDLED_Pin;
 800076c:	2340      	movs	r3, #64	@ 0x40
 800076e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000770:	2301      	movs	r3, #1
 8000772:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000774:	2302      	movs	r3, #2
 8000776:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000778:	2300      	movs	r3, #0
 800077a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(STATUS_REDLED_GPIO_Port, &GPIO_InitStruct);
 800077c:	f107 0314 	add.w	r3, r7, #20
 8000780:	4619      	mov	r1, r3
 8000782:	4804      	ldr	r0, [pc, #16]	@ (8000794 <MX_GPIO_Init+0xa8>)
 8000784:	f002 fbfc 	bl	8002f80 <HAL_GPIO_Init>

}
 8000788:	bf00      	nop
 800078a:	3728      	adds	r7, #40	@ 0x28
 800078c:	46bd      	mov	sp, r7
 800078e:	bd80      	pop	{r7, pc}
 8000790:	40021000 	.word	0x40021000
 8000794:	48000800 	.word	0x48000800

08000798 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b082      	sub	sp, #8
 800079c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800079e:	f000 fc88 	bl	80010b2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007a2:	f000 f87d 	bl	80008a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007a6:	f7ff ffa1 	bl	80006ec <MX_GPIO_Init>
  MX_DMA_Init();
 80007aa:	f7ff ff6d 	bl	8000688 <MX_DMA_Init>
  MX_TIM1_Init();
 80007ae:	f000 fa8d 	bl	8000ccc <MX_TIM1_Init>
  MX_ADC1_Init();
 80007b2:	f7ff fd31 	bl	8000218 <MX_ADC1_Init>
  MX_TIM15_Init();
 80007b6:	f000 fb51 	bl	8000e5c <MX_TIM15_Init>
  MX_ADC2_Init();
 80007ba:	f7ff fde7 	bl	800038c <MX_ADC2_Init>
  MX_OPAMP1_Init();
 80007be:	f000 f8bf 	bl	8000940 <MX_OPAMP1_Init>
  MX_OPAMP2_Init();
 80007c2:	f000 f8e9 	bl	8000998 <MX_OPAMP2_Init>
  MX_OPAMP3_Init();
 80007c6:	f000 f913 	bl	80009f0 <MX_OPAMP3_Init>
  /* USER CODE BEGIN 2 */

  configure_vabc_to_duty_modulator();
 80007ca:	f005 fcff 	bl	80061cc <configure_vabc_to_duty_modulator>
  configureHardwareOpAmp(&hopamp1, &hopamp2, &hopamp3);
 80007ce:	4a28      	ldr	r2, [pc, #160]	@ (8000870 <main+0xd8>)
 80007d0:	4928      	ldr	r1, [pc, #160]	@ (8000874 <main+0xdc>)
 80007d2:	4829      	ldr	r0, [pc, #164]	@ (8000878 <main+0xe0>)
 80007d4:	f005 ffb6 	bl	8006744 <configureHardwareOpAmp>
  configureSlowHardwareADC(&hadc1,&htim15);
 80007d8:	4928      	ldr	r1, [pc, #160]	@ (800087c <main+0xe4>)
 80007da:	4829      	ldr	r0, [pc, #164]	@ (8000880 <main+0xe8>)
 80007dc:	f005 fdf4 	bl	80063c8 <configureSlowHardwareADC>
  configureFastHardwareADC(&hadc2);
 80007e0:	4828      	ldr	r0, [pc, #160]	@ (8000884 <main+0xec>)
 80007e2:	f005 fe19 	bl	8006418 <configureFastHardwareADC>
  configureHardwarePWM(&htim1,TIM_CHANNEL_1,TIM_CHANNEL_2,TIM_CHANNEL_3);
 80007e6:	2308      	movs	r3, #8
 80007e8:	2204      	movs	r2, #4
 80007ea:	2100      	movs	r1, #0
 80007ec:	4826      	ldr	r0, [pc, #152]	@ (8000888 <main+0xf0>)
 80007ee:	f005 ffc5 	bl	800677c <configureHardwarePWM>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
  {
	  HAL_Delay(superloop_delay_ms);
 80007f2:	4b26      	ldr	r3, [pc, #152]	@ (800088c <main+0xf4>)
 80007f4:	681b      	ldr	r3, [r3, #0]
 80007f6:	4618      	mov	r0, r3
 80007f8:	f000 fccc 	bl	8001194 <HAL_Delay>

		 sin_index+=20*adc_variables.bluepotentiometer;
 80007fc:	4b24      	ldr	r3, [pc, #144]	@ (8000890 <main+0xf8>)
 80007fe:	781b      	ldrb	r3, [r3, #0]
 8000800:	ee07 3a90 	vmov	s15, r3
 8000804:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000808:	4b22      	ldr	r3, [pc, #136]	@ (8000894 <main+0xfc>)
 800080a:	edd3 7a02 	vldr	s15, [r3, #8]
 800080e:	eef3 6a04 	vmov.f32	s13, #52	@ 0x41a00000  20.0
 8000812:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000816:	ee77 7a27 	vadd.f32	s15, s14, s15
 800081a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800081e:	edc7 7a01 	vstr	s15, [r7, #4]
 8000822:	793b      	ldrb	r3, [r7, #4]
 8000824:	b2da      	uxtb	r2, r3
 8000826:	4b1a      	ldr	r3, [pc, #104]	@ (8000890 <main+0xf8>)
 8000828:	701a      	strb	r2, [r3, #0]
		 cos_index+=20*adc_variables.bluepotentiometer;
 800082a:	4b1b      	ldr	r3, [pc, #108]	@ (8000898 <main+0x100>)
 800082c:	781b      	ldrb	r3, [r3, #0]
 800082e:	ee07 3a90 	vmov	s15, r3
 8000832:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000836:	4b17      	ldr	r3, [pc, #92]	@ (8000894 <main+0xfc>)
 8000838:	edd3 7a02 	vldr	s15, [r3, #8]
 800083c:	eef3 6a04 	vmov.f32	s13, #52	@ 0x41a00000  20.0
 8000840:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000844:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000848:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800084c:	edc7 7a01 	vstr	s15, [r7, #4]
 8000850:	793b      	ldrb	r3, [r7, #4]
 8000852:	b2da      	uxtb	r2, r3
 8000854:	4b10      	ldr	r3, [pc, #64]	@ (8000898 <main+0x100>)
 8000856:	701a      	strb	r2, [r3, #0]

		 sector=Calculate_SVPWM_sector_from_index(sin_index);
 8000858:	4b0d      	ldr	r3, [pc, #52]	@ (8000890 <main+0xf8>)
 800085a:	781b      	ldrb	r3, [r3, #0]
 800085c:	4618      	mov	r0, r3
 800085e:	f005 fb80 	bl	8005f62 <Calculate_SVPWM_sector_from_index>
 8000862:	4603      	mov	r3, r0
 8000864:	461a      	mov	r2, r3
 8000866:	4b0d      	ldr	r3, [pc, #52]	@ (800089c <main+0x104>)
 8000868:	701a      	strb	r2, [r3, #0]
	  HAL_Delay(superloop_delay_ms);
 800086a:	bf00      	nop
 800086c:	e7c1      	b.n	80007f2 <main+0x5a>
 800086e:	bf00      	nop
 8000870:	20000a4c 	.word	0x20000a4c
 8000874:	20000a10 	.word	0x20000a10
 8000878:	200009d4 	.word	0x200009d4
 800087c:	20000aec 	.word	0x20000aec
 8000880:	20000838 	.word	0x20000838
 8000884:	200008a4 	.word	0x200008a4
 8000888:	20000aa0 	.word	0x20000aa0
 800088c:	20000000 	.word	0x20000000
 8000890:	20000b3c 	.word	0x20000b3c
 8000894:	20000b74 	.word	0x20000b74
 8000898:	20000b3d 	.word	0x20000b3d
 800089c:	20000b3e 	.word	0x20000b3e

080008a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b094      	sub	sp, #80	@ 0x50
 80008a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008a6:	f107 0318 	add.w	r3, r7, #24
 80008aa:	2238      	movs	r2, #56	@ 0x38
 80008ac:	2100      	movs	r1, #0
 80008ae:	4618      	mov	r0, r3
 80008b0:	f006 f82a 	bl	8006908 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008b4:	1d3b      	adds	r3, r7, #4
 80008b6:	2200      	movs	r2, #0
 80008b8:	601a      	str	r2, [r3, #0]
 80008ba:	605a      	str	r2, [r3, #4]
 80008bc:	609a      	str	r2, [r3, #8]
 80008be:	60da      	str	r2, [r3, #12]
 80008c0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80008c2:	2000      	movs	r0, #0
 80008c4:	f002 ff1c 	bl	8003700 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80008c8:	2301      	movs	r3, #1
 80008ca:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80008cc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80008d0:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008d2:	2302      	movs	r3, #2
 80008d4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80008d6:	2303      	movs	r3, #3
 80008d8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 80008da:	2302      	movs	r3, #2
 80008dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80008de:	2355      	movs	r3, #85	@ 0x55
 80008e0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80008e2:	2302      	movs	r3, #2
 80008e4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80008e6:	2302      	movs	r3, #2
 80008e8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80008ea:	2302      	movs	r3, #2
 80008ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008ee:	f107 0318 	add.w	r3, r7, #24
 80008f2:	4618      	mov	r0, r3
 80008f4:	f002 ffb8 	bl	8003868 <HAL_RCC_OscConfig>
 80008f8:	4603      	mov	r3, r0
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d001      	beq.n	8000902 <SystemClock_Config+0x62>
  {
    Error_Handler();
 80008fe:	f000 f818 	bl	8000932 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000902:	230f      	movs	r3, #15
 8000904:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000906:	2303      	movs	r3, #3
 8000908:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800090a:	2300      	movs	r3, #0
 800090c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800090e:	2300      	movs	r3, #0
 8000910:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000912:	2300      	movs	r3, #0
 8000914:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000916:	1d3b      	adds	r3, r7, #4
 8000918:	2104      	movs	r1, #4
 800091a:	4618      	mov	r0, r3
 800091c:	f003 fab6 	bl	8003e8c <HAL_RCC_ClockConfig>
 8000920:	4603      	mov	r3, r0
 8000922:	2b00      	cmp	r3, #0
 8000924:	d001      	beq.n	800092a <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000926:	f000 f804 	bl	8000932 <Error_Handler>
  }
}
 800092a:	bf00      	nop
 800092c:	3750      	adds	r7, #80	@ 0x50
 800092e:	46bd      	mov	sp, r7
 8000930:	bd80      	pop	{r7, pc}

08000932 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000932:	b480      	push	{r7}
 8000934:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000936:	b672      	cpsid	i
}
 8000938:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800093a:	bf00      	nop
 800093c:	e7fd      	b.n	800093a <Error_Handler+0x8>
	...

08000940 <MX_OPAMP1_Init>:
OPAMP_HandleTypeDef hopamp2;
OPAMP_HandleTypeDef hopamp3;

/* OPAMP1 init function */
void MX_OPAMP1_Init(void)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP1_Init 0 */

  /* USER CODE BEGIN OPAMP1_Init 1 */

  /* USER CODE END OPAMP1_Init 1 */
  hopamp1.Instance = OPAMP1;
 8000944:	4b12      	ldr	r3, [pc, #72]	@ (8000990 <MX_OPAMP1_Init+0x50>)
 8000946:	4a13      	ldr	r2, [pc, #76]	@ (8000994 <MX_OPAMP1_Init+0x54>)
 8000948:	601a      	str	r2, [r3, #0]
  hopamp1.Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 800094a:	4b11      	ldr	r3, [pc, #68]	@ (8000990 <MX_OPAMP1_Init+0x50>)
 800094c:	2200      	movs	r2, #0
 800094e:	605a      	str	r2, [r3, #4]
  hopamp1.Init.Mode = OPAMP_PGA_MODE;
 8000950:	4b0f      	ldr	r3, [pc, #60]	@ (8000990 <MX_OPAMP1_Init+0x50>)
 8000952:	2240      	movs	r2, #64	@ 0x40
 8000954:	609a      	str	r2, [r3, #8]
  hopamp1.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8000956:	4b0e      	ldr	r3, [pc, #56]	@ (8000990 <MX_OPAMP1_Init+0x50>)
 8000958:	2200      	movs	r2, #0
 800095a:	611a      	str	r2, [r3, #16]
  hopamp1.Init.InternalOutput = ENABLE;
 800095c:	4b0c      	ldr	r3, [pc, #48]	@ (8000990 <MX_OPAMP1_Init+0x50>)
 800095e:	2201      	movs	r2, #1
 8000960:	751a      	strb	r2, [r3, #20]
  hopamp1.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8000962:	4b0b      	ldr	r3, [pc, #44]	@ (8000990 <MX_OPAMP1_Init+0x50>)
 8000964:	2200      	movs	r2, #0
 8000966:	619a      	str	r2, [r3, #24]
  hopamp1.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_NO;
 8000968:	4b09      	ldr	r3, [pc, #36]	@ (8000990 <MX_OPAMP1_Init+0x50>)
 800096a:	2200      	movs	r2, #0
 800096c:	625a      	str	r2, [r3, #36]	@ 0x24
  hopamp1.Init.PgaGain = OPAMP_PGA_GAIN_8_OR_MINUS_7;
 800096e:	4b08      	ldr	r3, [pc, #32]	@ (8000990 <MX_OPAMP1_Init+0x50>)
 8000970:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000974:	629a      	str	r2, [r3, #40]	@ 0x28
  hopamp1.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8000976:	4b06      	ldr	r3, [pc, #24]	@ (8000990 <MX_OPAMP1_Init+0x50>)
 8000978:	2200      	movs	r2, #0
 800097a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_OPAMP_Init(&hopamp1) != HAL_OK)
 800097c:	4804      	ldr	r0, [pc, #16]	@ (8000990 <MX_OPAMP1_Init+0x50>)
 800097e:	f002 fc99 	bl	80032b4 <HAL_OPAMP_Init>
 8000982:	4603      	mov	r3, r0
 8000984:	2b00      	cmp	r3, #0
 8000986:	d001      	beq.n	800098c <MX_OPAMP1_Init+0x4c>
  {
    Error_Handler();
 8000988:	f7ff ffd3 	bl	8000932 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP1_Init 2 */

  /* USER CODE END OPAMP1_Init 2 */

}
 800098c:	bf00      	nop
 800098e:	bd80      	pop	{r7, pc}
 8000990:	200009d4 	.word	0x200009d4
 8000994:	40010300 	.word	0x40010300

08000998 <MX_OPAMP2_Init>:
/* OPAMP2 init function */
void MX_OPAMP2_Init(void)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP2_Init 0 */

  /* USER CODE BEGIN OPAMP2_Init 1 */

  /* USER CODE END OPAMP2_Init 1 */
  hopamp2.Instance = OPAMP2;
 800099c:	4b12      	ldr	r3, [pc, #72]	@ (80009e8 <MX_OPAMP2_Init+0x50>)
 800099e:	4a13      	ldr	r2, [pc, #76]	@ (80009ec <MX_OPAMP2_Init+0x54>)
 80009a0:	601a      	str	r2, [r3, #0]
  hopamp2.Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 80009a2:	4b11      	ldr	r3, [pc, #68]	@ (80009e8 <MX_OPAMP2_Init+0x50>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	605a      	str	r2, [r3, #4]
  hopamp2.Init.Mode = OPAMP_PGA_MODE;
 80009a8:	4b0f      	ldr	r3, [pc, #60]	@ (80009e8 <MX_OPAMP2_Init+0x50>)
 80009aa:	2240      	movs	r2, #64	@ 0x40
 80009ac:	609a      	str	r2, [r3, #8]
  hopamp2.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 80009ae:	4b0e      	ldr	r3, [pc, #56]	@ (80009e8 <MX_OPAMP2_Init+0x50>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	611a      	str	r2, [r3, #16]
  hopamp2.Init.InternalOutput = ENABLE;
 80009b4:	4b0c      	ldr	r3, [pc, #48]	@ (80009e8 <MX_OPAMP2_Init+0x50>)
 80009b6:	2201      	movs	r2, #1
 80009b8:	751a      	strb	r2, [r3, #20]
  hopamp2.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 80009ba:	4b0b      	ldr	r3, [pc, #44]	@ (80009e8 <MX_OPAMP2_Init+0x50>)
 80009bc:	2200      	movs	r2, #0
 80009be:	619a      	str	r2, [r3, #24]
  hopamp2.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_NO;
 80009c0:	4b09      	ldr	r3, [pc, #36]	@ (80009e8 <MX_OPAMP2_Init+0x50>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	625a      	str	r2, [r3, #36]	@ 0x24
  hopamp2.Init.PgaGain = OPAMP_PGA_GAIN_8_OR_MINUS_7;
 80009c6:	4b08      	ldr	r3, [pc, #32]	@ (80009e8 <MX_OPAMP2_Init+0x50>)
 80009c8:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80009cc:	629a      	str	r2, [r3, #40]	@ 0x28
  hopamp2.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 80009ce:	4b06      	ldr	r3, [pc, #24]	@ (80009e8 <MX_OPAMP2_Init+0x50>)
 80009d0:	2200      	movs	r2, #0
 80009d2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_OPAMP_Init(&hopamp2) != HAL_OK)
 80009d4:	4804      	ldr	r0, [pc, #16]	@ (80009e8 <MX_OPAMP2_Init+0x50>)
 80009d6:	f002 fc6d 	bl	80032b4 <HAL_OPAMP_Init>
 80009da:	4603      	mov	r3, r0
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d001      	beq.n	80009e4 <MX_OPAMP2_Init+0x4c>
  {
    Error_Handler();
 80009e0:	f7ff ffa7 	bl	8000932 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP2_Init 2 */

  /* USER CODE END OPAMP2_Init 2 */

}
 80009e4:	bf00      	nop
 80009e6:	bd80      	pop	{r7, pc}
 80009e8:	20000a10 	.word	0x20000a10
 80009ec:	40010304 	.word	0x40010304

080009f0 <MX_OPAMP3_Init>:
/* OPAMP3 init function */
void MX_OPAMP3_Init(void)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP3_Init 0 */

  /* USER CODE BEGIN OPAMP3_Init 1 */

  /* USER CODE END OPAMP3_Init 1 */
  hopamp3.Instance = OPAMP3;
 80009f4:	4b12      	ldr	r3, [pc, #72]	@ (8000a40 <MX_OPAMP3_Init+0x50>)
 80009f6:	4a13      	ldr	r2, [pc, #76]	@ (8000a44 <MX_OPAMP3_Init+0x54>)
 80009f8:	601a      	str	r2, [r3, #0]
  hopamp3.Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 80009fa:	4b11      	ldr	r3, [pc, #68]	@ (8000a40 <MX_OPAMP3_Init+0x50>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	605a      	str	r2, [r3, #4]
  hopamp3.Init.Mode = OPAMP_PGA_MODE;
 8000a00:	4b0f      	ldr	r3, [pc, #60]	@ (8000a40 <MX_OPAMP3_Init+0x50>)
 8000a02:	2240      	movs	r2, #64	@ 0x40
 8000a04:	609a      	str	r2, [r3, #8]
  hopamp3.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8000a06:	4b0e      	ldr	r3, [pc, #56]	@ (8000a40 <MX_OPAMP3_Init+0x50>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	611a      	str	r2, [r3, #16]
  hopamp3.Init.InternalOutput = ENABLE;
 8000a0c:	4b0c      	ldr	r3, [pc, #48]	@ (8000a40 <MX_OPAMP3_Init+0x50>)
 8000a0e:	2201      	movs	r2, #1
 8000a10:	751a      	strb	r2, [r3, #20]
  hopamp3.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8000a12:	4b0b      	ldr	r3, [pc, #44]	@ (8000a40 <MX_OPAMP3_Init+0x50>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	619a      	str	r2, [r3, #24]
  hopamp3.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_NO;
 8000a18:	4b09      	ldr	r3, [pc, #36]	@ (8000a40 <MX_OPAMP3_Init+0x50>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	625a      	str	r2, [r3, #36]	@ 0x24
  hopamp3.Init.PgaGain = OPAMP_PGA_GAIN_8_OR_MINUS_7;
 8000a1e:	4b08      	ldr	r3, [pc, #32]	@ (8000a40 <MX_OPAMP3_Init+0x50>)
 8000a20:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000a24:	629a      	str	r2, [r3, #40]	@ 0x28
  hopamp3.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8000a26:	4b06      	ldr	r3, [pc, #24]	@ (8000a40 <MX_OPAMP3_Init+0x50>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_OPAMP_Init(&hopamp3) != HAL_OK)
 8000a2c:	4804      	ldr	r0, [pc, #16]	@ (8000a40 <MX_OPAMP3_Init+0x50>)
 8000a2e:	f002 fc41 	bl	80032b4 <HAL_OPAMP_Init>
 8000a32:	4603      	mov	r3, r0
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d001      	beq.n	8000a3c <MX_OPAMP3_Init+0x4c>
  {
    Error_Handler();
 8000a38:	f7ff ff7b 	bl	8000932 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP3_Init 2 */

  /* USER CODE END OPAMP3_Init 2 */

}
 8000a3c:	bf00      	nop
 8000a3e:	bd80      	pop	{r7, pc}
 8000a40:	20000a4c 	.word	0x20000a4c
 8000a44:	40010308 	.word	0x40010308

08000a48 <HAL_OPAMP_MspInit>:

void HAL_OPAMP_MspInit(OPAMP_HandleTypeDef* opampHandle)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b08a      	sub	sp, #40	@ 0x28
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a50:	f107 0314 	add.w	r3, r7, #20
 8000a54:	2200      	movs	r2, #0
 8000a56:	601a      	str	r2, [r3, #0]
 8000a58:	605a      	str	r2, [r3, #4]
 8000a5a:	609a      	str	r2, [r3, #8]
 8000a5c:	60da      	str	r2, [r3, #12]
 8000a5e:	611a      	str	r2, [r3, #16]
  if(opampHandle->Instance==OPAMP1)
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	4a2e      	ldr	r2, [pc, #184]	@ (8000b20 <HAL_OPAMP_MspInit+0xd8>)
 8000a66:	4293      	cmp	r3, r2
 8000a68:	d119      	bne.n	8000a9e <HAL_OPAMP_MspInit+0x56>
  {
  /* USER CODE BEGIN OPAMP1_MspInit 0 */

  /* USER CODE END OPAMP1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a6a:	4b2e      	ldr	r3, [pc, #184]	@ (8000b24 <HAL_OPAMP_MspInit+0xdc>)
 8000a6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a6e:	4a2d      	ldr	r2, [pc, #180]	@ (8000b24 <HAL_OPAMP_MspInit+0xdc>)
 8000a70:	f043 0301 	orr.w	r3, r3, #1
 8000a74:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a76:	4b2b      	ldr	r3, [pc, #172]	@ (8000b24 <HAL_OPAMP_MspInit+0xdc>)
 8000a78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a7a:	f003 0301 	and.w	r3, r3, #1
 8000a7e:	613b      	str	r3, [r7, #16]
 8000a80:	693b      	ldr	r3, [r7, #16]
    /**OPAMP1 GPIO Configuration
    PA1     ------> OPAMP1_VINP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000a82:	2302      	movs	r3, #2
 8000a84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a86:	2303      	movs	r3, #3
 8000a88:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a8e:	f107 0314 	add.w	r3, r7, #20
 8000a92:	4619      	mov	r1, r3
 8000a94:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a98:	f002 fa72 	bl	8002f80 <HAL_GPIO_Init>

  /* USER CODE BEGIN OPAMP3_MspInit 1 */

  /* USER CODE END OPAMP3_MspInit 1 */
  }
}
 8000a9c:	e03b      	b.n	8000b16 <HAL_OPAMP_MspInit+0xce>
  else if(opampHandle->Instance==OPAMP2)
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	4a21      	ldr	r2, [pc, #132]	@ (8000b28 <HAL_OPAMP_MspInit+0xe0>)
 8000aa4:	4293      	cmp	r3, r2
 8000aa6:	d119      	bne.n	8000adc <HAL_OPAMP_MspInit+0x94>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aa8:	4b1e      	ldr	r3, [pc, #120]	@ (8000b24 <HAL_OPAMP_MspInit+0xdc>)
 8000aaa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aac:	4a1d      	ldr	r2, [pc, #116]	@ (8000b24 <HAL_OPAMP_MspInit+0xdc>)
 8000aae:	f043 0301 	orr.w	r3, r3, #1
 8000ab2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ab4:	4b1b      	ldr	r3, [pc, #108]	@ (8000b24 <HAL_OPAMP_MspInit+0xdc>)
 8000ab6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ab8:	f003 0301 	and.w	r3, r3, #1
 8000abc:	60fb      	str	r3, [r7, #12]
 8000abe:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000ac0:	2380      	movs	r3, #128	@ 0x80
 8000ac2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ac4:	2303      	movs	r3, #3
 8000ac6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000acc:	f107 0314 	add.w	r3, r7, #20
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ad6:	f002 fa53 	bl	8002f80 <HAL_GPIO_Init>
}
 8000ada:	e01c      	b.n	8000b16 <HAL_OPAMP_MspInit+0xce>
  else if(opampHandle->Instance==OPAMP3)
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	4a12      	ldr	r2, [pc, #72]	@ (8000b2c <HAL_OPAMP_MspInit+0xe4>)
 8000ae2:	4293      	cmp	r3, r2
 8000ae4:	d117      	bne.n	8000b16 <HAL_OPAMP_MspInit+0xce>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ae6:	4b0f      	ldr	r3, [pc, #60]	@ (8000b24 <HAL_OPAMP_MspInit+0xdc>)
 8000ae8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aea:	4a0e      	ldr	r2, [pc, #56]	@ (8000b24 <HAL_OPAMP_MspInit+0xdc>)
 8000aec:	f043 0302 	orr.w	r3, r3, #2
 8000af0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000af2:	4b0c      	ldr	r3, [pc, #48]	@ (8000b24 <HAL_OPAMP_MspInit+0xdc>)
 8000af4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000af6:	f003 0302 	and.w	r3, r3, #2
 8000afa:	60bb      	str	r3, [r7, #8]
 8000afc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000afe:	2301      	movs	r3, #1
 8000b00:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b02:	2303      	movs	r3, #3
 8000b04:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b06:	2300      	movs	r3, #0
 8000b08:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b0a:	f107 0314 	add.w	r3, r7, #20
 8000b0e:	4619      	mov	r1, r3
 8000b10:	4807      	ldr	r0, [pc, #28]	@ (8000b30 <HAL_OPAMP_MspInit+0xe8>)
 8000b12:	f002 fa35 	bl	8002f80 <HAL_GPIO_Init>
}
 8000b16:	bf00      	nop
 8000b18:	3728      	adds	r7, #40	@ 0x28
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bd80      	pop	{r7, pc}
 8000b1e:	bf00      	nop
 8000b20:	40010300 	.word	0x40010300
 8000b24:	40021000 	.word	0x40021000
 8000b28:	40010304 	.word	0x40010304
 8000b2c:	40010308 	.word	0x40010308
 8000b30:	48000400 	.word	0x48000400

08000b34 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b082      	sub	sp, #8
 8000b38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b3a:	4b0f      	ldr	r3, [pc, #60]	@ (8000b78 <HAL_MspInit+0x44>)
 8000b3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b3e:	4a0e      	ldr	r2, [pc, #56]	@ (8000b78 <HAL_MspInit+0x44>)
 8000b40:	f043 0301 	orr.w	r3, r3, #1
 8000b44:	6613      	str	r3, [r2, #96]	@ 0x60
 8000b46:	4b0c      	ldr	r3, [pc, #48]	@ (8000b78 <HAL_MspInit+0x44>)
 8000b48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000b4a:	f003 0301 	and.w	r3, r3, #1
 8000b4e:	607b      	str	r3, [r7, #4]
 8000b50:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b52:	4b09      	ldr	r3, [pc, #36]	@ (8000b78 <HAL_MspInit+0x44>)
 8000b54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b56:	4a08      	ldr	r2, [pc, #32]	@ (8000b78 <HAL_MspInit+0x44>)
 8000b58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b5c:	6593      	str	r3, [r2, #88]	@ 0x58
 8000b5e:	4b06      	ldr	r3, [pc, #24]	@ (8000b78 <HAL_MspInit+0x44>)
 8000b60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b66:	603b      	str	r3, [r7, #0]
 8000b68:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000b6a:	f002 fe6d 	bl	8003848 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b6e:	bf00      	nop
 8000b70:	3708      	adds	r7, #8
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	bf00      	nop
 8000b78:	40021000 	.word	0x40021000

08000b7c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b80:	bf00      	nop
 8000b82:	e7fd      	b.n	8000b80 <NMI_Handler+0x4>

08000b84 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b84:	b480      	push	{r7}
 8000b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b88:	bf00      	nop
 8000b8a:	e7fd      	b.n	8000b88 <HardFault_Handler+0x4>

08000b8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b90:	bf00      	nop
 8000b92:	e7fd      	b.n	8000b90 <MemManage_Handler+0x4>

08000b94 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b94:	b480      	push	{r7}
 8000b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b98:	bf00      	nop
 8000b9a:	e7fd      	b.n	8000b98 <BusFault_Handler+0x4>

08000b9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ba0:	bf00      	nop
 8000ba2:	e7fd      	b.n	8000ba0 <UsageFault_Handler+0x4>

08000ba4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ba8:	bf00      	nop
 8000baa:	46bd      	mov	sp, r7
 8000bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb0:	4770      	bx	lr

08000bb2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bb2:	b480      	push	{r7}
 8000bb4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bb6:	bf00      	nop
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bbe:	4770      	bx	lr

08000bc0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bc4:	bf00      	nop
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bcc:	4770      	bx	lr

08000bce <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bce:	b580      	push	{r7, lr}
 8000bd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bd2:	f000 fac1 	bl	8001158 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bd6:	bf00      	nop
 8000bd8:	bd80      	pop	{r7, pc}
	...

08000bdc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000be0:	4802      	ldr	r0, [pc, #8]	@ (8000bec <DMA1_Channel1_IRQHandler+0x10>)
 8000be2:	f002 f87e 	bl	8002ce2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000be6:	bf00      	nop
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	bf00      	nop
 8000bec:	20000910 	.word	0x20000910

08000bf0 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8000bf4:	4802      	ldr	r0, [pc, #8]	@ (8000c00 <DMA1_Channel2_IRQHandler+0x10>)
 8000bf6:	f002 f874 	bl	8002ce2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8000bfa:	bf00      	nop
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	20000970 	.word	0x20000970

08000c04 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */
	decodeSlowHardwareADC();
 8000c08:	f005 fcde 	bl	80065c8 <decodeSlowHardwareADC>
	park_inverse(&vdq0, cosineWave[cos_index], sineWave[sin_index], &valphabeta);
 8000c0c:	4b1a      	ldr	r3, [pc, #104]	@ (8000c78 <TIM1_UP_TIM16_IRQHandler+0x74>)
 8000c0e:	781b      	ldrb	r3, [r3, #0]
 8000c10:	4a1a      	ldr	r2, [pc, #104]	@ (8000c7c <TIM1_UP_TIM16_IRQHandler+0x78>)
 8000c12:	009b      	lsls	r3, r3, #2
 8000c14:	4413      	add	r3, r2
 8000c16:	edd3 7a00 	vldr	s15, [r3]
 8000c1a:	4b19      	ldr	r3, [pc, #100]	@ (8000c80 <TIM1_UP_TIM16_IRQHandler+0x7c>)
 8000c1c:	781b      	ldrb	r3, [r3, #0]
 8000c1e:	4a19      	ldr	r2, [pc, #100]	@ (8000c84 <TIM1_UP_TIM16_IRQHandler+0x80>)
 8000c20:	009b      	lsls	r3, r3, #2
 8000c22:	4413      	add	r3, r2
 8000c24:	ed93 7a00 	vldr	s14, [r3]
 8000c28:	4917      	ldr	r1, [pc, #92]	@ (8000c88 <TIM1_UP_TIM16_IRQHandler+0x84>)
 8000c2a:	eef0 0a47 	vmov.f32	s1, s14
 8000c2e:	eeb0 0a67 	vmov.f32	s0, s15
 8000c32:	4816      	ldr	r0, [pc, #88]	@ (8000c8c <TIM1_UP_TIM16_IRQHandler+0x88>)
 8000c34:	f005 fa13 	bl	800605e <park_inverse>
	clarke_inverse(&valphabeta, &vabc);
 8000c38:	4915      	ldr	r1, [pc, #84]	@ (8000c90 <TIM1_UP_TIM16_IRQHandler+0x8c>)
 8000c3a:	4813      	ldr	r0, [pc, #76]	@ (8000c88 <TIM1_UP_TIM16_IRQHandler+0x84>)
 8000c3c:	f005 f9c4 	bl	8005fc8 <clarke_inverse>
	run_vabc_to_duty_modulator(adc_variables.vdc/12.0f, &vabc, &pwm_duty_cycles);
 8000c40:	4b14      	ldr	r3, [pc, #80]	@ (8000c94 <TIM1_UP_TIM16_IRQHandler+0x90>)
 8000c42:	edd3 7a00 	vldr	s15, [r3]
 8000c46:	eef2 6a08 	vmov.f32	s13, #40	@ 0x41400000  12.0
 8000c4a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000c4e:	4912      	ldr	r1, [pc, #72]	@ (8000c98 <TIM1_UP_TIM16_IRQHandler+0x94>)
 8000c50:	480f      	ldr	r0, [pc, #60]	@ (8000c90 <TIM1_UP_TIM16_IRQHandler+0x8c>)
 8000c52:	eeb0 0a47 	vmov.f32	s0, s14
 8000c56:	f005 fad1 	bl	80061fc <run_vabc_to_duty_modulator>
	runHardwarePWM(&pwm_duty_cycles, &pwm_registers);
 8000c5a:	4910      	ldr	r1, [pc, #64]	@ (8000c9c <TIM1_UP_TIM16_IRQHandler+0x98>)
 8000c5c:	480e      	ldr	r0, [pc, #56]	@ (8000c98 <TIM1_UP_TIM16_IRQHandler+0x94>)
 8000c5e:	f005 fde7 	bl	8006830 <runHardwarePWM>
	HAL_GPIO_WritePin(STATUS_REDLED_GPIO_Port, STATUS_REDLED_Pin,GPIO_PIN_RESET );
 8000c62:	2200      	movs	r2, #0
 8000c64:	2140      	movs	r1, #64	@ 0x40
 8000c66:	480e      	ldr	r0, [pc, #56]	@ (8000ca0 <TIM1_UP_TIM16_IRQHandler+0x9c>)
 8000c68:	f002 fb0c 	bl	8003284 <HAL_GPIO_WritePin>

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000c6c:	480d      	ldr	r0, [pc, #52]	@ (8000ca4 <TIM1_UP_TIM16_IRQHandler+0xa0>)
 8000c6e:	f003 ff67 	bl	8004b40 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8000c72:	bf00      	nop
 8000c74:	bd80      	pop	{r7, pc}
 8000c76:	bf00      	nop
 8000c78:	20000b3d 	.word	0x20000b3d
 8000c7c:	2000041c 	.word	0x2000041c
 8000c80:	20000b3c 	.word	0x20000b3c
 8000c84:	2000001c 	.word	0x2000001c
 8000c88:	20000a94 	.word	0x20000a94
 8000c8c:	20000004 	.word	0x20000004
 8000c90:	20000a88 	.word	0x20000a88
 8000c94:	20000b74 	.word	0x20000b74
 8000c98:	20000b90 	.word	0x20000b90
 8000c9c:	20000b9c 	.word	0x20000b9c
 8000ca0:	48000800 	.word	0x48000800
 8000ca4:	20000aa0 	.word	0x20000aa0

08000ca8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000cac:	4b06      	ldr	r3, [pc, #24]	@ (8000cc8 <SystemInit+0x20>)
 8000cae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000cb2:	4a05      	ldr	r2, [pc, #20]	@ (8000cc8 <SystemInit+0x20>)
 8000cb4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000cb8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000cbc:	bf00      	nop
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop
 8000cc8:	e000ed00 	.word	0xe000ed00

08000ccc <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim15;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b09c      	sub	sp, #112	@ 0x70
 8000cd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000cd2:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	601a      	str	r2, [r3, #0]
 8000cda:	605a      	str	r2, [r3, #4]
 8000cdc:	609a      	str	r2, [r3, #8]
 8000cde:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ce0:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	601a      	str	r2, [r3, #0]
 8000ce8:	605a      	str	r2, [r3, #4]
 8000cea:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000cec:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	601a      	str	r2, [r3, #0]
 8000cf4:	605a      	str	r2, [r3, #4]
 8000cf6:	609a      	str	r2, [r3, #8]
 8000cf8:	60da      	str	r2, [r3, #12]
 8000cfa:	611a      	str	r2, [r3, #16]
 8000cfc:	615a      	str	r2, [r3, #20]
 8000cfe:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000d00:	1d3b      	adds	r3, r7, #4
 8000d02:	2234      	movs	r2, #52	@ 0x34
 8000d04:	2100      	movs	r1, #0
 8000d06:	4618      	mov	r0, r3
 8000d08:	f005 fdfe 	bl	8006908 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000d0c:	4b51      	ldr	r3, [pc, #324]	@ (8000e54 <MX_TIM1_Init+0x188>)
 8000d0e:	4a52      	ldr	r2, [pc, #328]	@ (8000e58 <MX_TIM1_Init+0x18c>)
 8000d10:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = PWM_PREESCALER;
 8000d12:	4b50      	ldr	r3, [pc, #320]	@ (8000e54 <MX_TIM1_Init+0x188>)
 8000d14:	2210      	movs	r2, #16
 8000d16:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8000d18:	4b4e      	ldr	r3, [pc, #312]	@ (8000e54 <MX_TIM1_Init+0x188>)
 8000d1a:	2220      	movs	r2, #32
 8000d1c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 249;
 8000d1e:	4b4d      	ldr	r3, [pc, #308]	@ (8000e54 <MX_TIM1_Init+0x188>)
 8000d20:	22f9      	movs	r2, #249	@ 0xf9
 8000d22:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d24:	4b4b      	ldr	r3, [pc, #300]	@ (8000e54 <MX_TIM1_Init+0x188>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000d2a:	4b4a      	ldr	r3, [pc, #296]	@ (8000e54 <MX_TIM1_Init+0x188>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d30:	4b48      	ldr	r3, [pc, #288]	@ (8000e54 <MX_TIM1_Init+0x188>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000d36:	4847      	ldr	r0, [pc, #284]	@ (8000e54 <MX_TIM1_Init+0x188>)
 8000d38:	f003 fc7c 	bl	8004634 <HAL_TIM_Base_Init>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d001      	beq.n	8000d46 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8000d42:	f7ff fdf6 	bl	8000932 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d46:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d4a:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000d4c:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8000d50:	4619      	mov	r1, r3
 8000d52:	4840      	ldr	r0, [pc, #256]	@ (8000e54 <MX_TIM1_Init+0x188>)
 8000d54:	f004 f958 	bl	8005008 <HAL_TIM_ConfigClockSource>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d001      	beq.n	8000d62 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8000d5e:	f7ff fde8 	bl	8000932 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000d62:	483c      	ldr	r0, [pc, #240]	@ (8000e54 <MX_TIM1_Init+0x188>)
 8000d64:	f003 fd8a 	bl	800487c <HAL_TIM_PWM_Init>
 8000d68:	4603      	mov	r3, r0
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d001      	beq.n	8000d72 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8000d6e:	f7ff fde0 	bl	8000932 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000d72:	2320      	movs	r3, #32
 8000d74:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000d76:	2300      	movs	r3, #0
 8000d78:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000d7e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000d82:	4619      	mov	r1, r3
 8000d84:	4833      	ldr	r0, [pc, #204]	@ (8000e54 <MX_TIM1_Init+0x188>)
 8000d86:	f004 ff73 	bl	8005c70 <HAL_TIMEx_MasterConfigSynchronization>
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d001      	beq.n	8000d94 <MX_TIM1_Init+0xc8>
  {
    Error_Handler();
 8000d90:	f7ff fdcf 	bl	8000932 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d94:	2360      	movs	r3, #96	@ 0x60
 8000d96:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000da0:	2300      	movs	r3, #0
 8000da2:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000da4:	2300      	movs	r3, #0
 8000da6:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000da8:	2300      	movs	r3, #0
 8000daa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000dac:	2300      	movs	r3, #0
 8000dae:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000db0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000db4:	2200      	movs	r2, #0
 8000db6:	4619      	mov	r1, r3
 8000db8:	4826      	ldr	r0, [pc, #152]	@ (8000e54 <MX_TIM1_Init+0x188>)
 8000dba:	f004 f811 	bl	8004de0 <HAL_TIM_PWM_ConfigChannel>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d001      	beq.n	8000dc8 <MX_TIM1_Init+0xfc>
  {
    Error_Handler();
 8000dc4:	f7ff fdb5 	bl	8000932 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000dc8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000dcc:	2204      	movs	r2, #4
 8000dce:	4619      	mov	r1, r3
 8000dd0:	4820      	ldr	r0, [pc, #128]	@ (8000e54 <MX_TIM1_Init+0x188>)
 8000dd2:	f004 f805 	bl	8004de0 <HAL_TIM_PWM_ConfigChannel>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d001      	beq.n	8000de0 <MX_TIM1_Init+0x114>
  {
    Error_Handler();
 8000ddc:	f7ff fda9 	bl	8000932 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000de0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000de4:	2208      	movs	r2, #8
 8000de6:	4619      	mov	r1, r3
 8000de8:	481a      	ldr	r0, [pc, #104]	@ (8000e54 <MX_TIM1_Init+0x188>)
 8000dea:	f003 fff9 	bl	8004de0 <HAL_TIM_PWM_ConfigChannel>
 8000dee:	4603      	mov	r3, r0
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d001      	beq.n	8000df8 <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
 8000df4:	f7ff fd9d 	bl	8000932 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000df8:	2300      	movs	r3, #0
 8000dfa:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000e00:	2300      	movs	r3, #0
 8000e02:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = PWM_DEADTIME;
 8000e04:	2325      	movs	r3, #37	@ 0x25
 8000e06:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000e0c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000e10:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000e12:	2300      	movs	r3, #0
 8000e14:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8000e16:	2300      	movs	r3, #0
 8000e18:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000e1e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000e22:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000e24:	2300      	movs	r3, #0
 8000e26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8000e28:	2300      	movs	r3, #0
 8000e2a:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000e30:	1d3b      	adds	r3, r7, #4
 8000e32:	4619      	mov	r1, r3
 8000e34:	4807      	ldr	r0, [pc, #28]	@ (8000e54 <MX_TIM1_Init+0x188>)
 8000e36:	f004 ff9d 	bl	8005d74 <HAL_TIMEx_ConfigBreakDeadTime>
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d001      	beq.n	8000e44 <MX_TIM1_Init+0x178>
  {
    Error_Handler();
 8000e40:	f7ff fd77 	bl	8000932 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000e44:	4803      	ldr	r0, [pc, #12]	@ (8000e54 <MX_TIM1_Init+0x188>)
 8000e46:	f000 f895 	bl	8000f74 <HAL_TIM_MspPostInit>

}
 8000e4a:	bf00      	nop
 8000e4c:	3770      	adds	r7, #112	@ 0x70
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bd80      	pop	{r7, pc}
 8000e52:	bf00      	nop
 8000e54:	20000aa0 	.word	0x20000aa0
 8000e58:	40012c00 	.word	0x40012c00

08000e5c <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b088      	sub	sp, #32
 8000e60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e62:	f107 0310 	add.w	r3, r7, #16
 8000e66:	2200      	movs	r2, #0
 8000e68:	601a      	str	r2, [r3, #0]
 8000e6a:	605a      	str	r2, [r3, #4]
 8000e6c:	609a      	str	r2, [r3, #8]
 8000e6e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e70:	1d3b      	adds	r3, r7, #4
 8000e72:	2200      	movs	r2, #0
 8000e74:	601a      	str	r2, [r3, #0]
 8000e76:	605a      	str	r2, [r3, #4]
 8000e78:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8000e7a:	4b1f      	ldr	r3, [pc, #124]	@ (8000ef8 <MX_TIM15_Init+0x9c>)
 8000e7c:	4a1f      	ldr	r2, [pc, #124]	@ (8000efc <MX_TIM15_Init+0xa0>)
 8000e7e:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = SLOW_ADC_PREESCALER;
 8000e80:	4b1d      	ldr	r3, [pc, #116]	@ (8000ef8 <MX_TIM15_Init+0x9c>)
 8000e82:	f244 2267 	movw	r2, #16999	@ 0x4267
 8000e86:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e88:	4b1b      	ldr	r3, [pc, #108]	@ (8000ef8 <MX_TIM15_Init+0x9c>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 99;
 8000e8e:	4b1a      	ldr	r3, [pc, #104]	@ (8000ef8 <MX_TIM15_Init+0x9c>)
 8000e90:	2263      	movs	r2, #99	@ 0x63
 8000e92:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e94:	4b18      	ldr	r3, [pc, #96]	@ (8000ef8 <MX_TIM15_Init+0x9c>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8000e9a:	4b17      	ldr	r3, [pc, #92]	@ (8000ef8 <MX_TIM15_Init+0x9c>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ea0:	4b15      	ldr	r3, [pc, #84]	@ (8000ef8 <MX_TIM15_Init+0x9c>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8000ea6:	4814      	ldr	r0, [pc, #80]	@ (8000ef8 <MX_TIM15_Init+0x9c>)
 8000ea8:	f003 fbc4 	bl	8004634 <HAL_TIM_Base_Init>
 8000eac:	4603      	mov	r3, r0
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d001      	beq.n	8000eb6 <MX_TIM15_Init+0x5a>
  {
    Error_Handler();
 8000eb2:	f7ff fd3e 	bl	8000932 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000eb6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000eba:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8000ebc:	f107 0310 	add.w	r3, r7, #16
 8000ec0:	4619      	mov	r1, r3
 8000ec2:	480d      	ldr	r0, [pc, #52]	@ (8000ef8 <MX_TIM15_Init+0x9c>)
 8000ec4:	f004 f8a0 	bl	8005008 <HAL_TIM_ConfigClockSource>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d001      	beq.n	8000ed2 <MX_TIM15_Init+0x76>
  {
    Error_Handler();
 8000ece:	f7ff fd30 	bl	8000932 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000ed2:	2320      	movs	r3, #32
 8000ed4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8000eda:	1d3b      	adds	r3, r7, #4
 8000edc:	4619      	mov	r1, r3
 8000ede:	4806      	ldr	r0, [pc, #24]	@ (8000ef8 <MX_TIM15_Init+0x9c>)
 8000ee0:	f004 fec6 	bl	8005c70 <HAL_TIMEx_MasterConfigSynchronization>
 8000ee4:	4603      	mov	r3, r0
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d001      	beq.n	8000eee <MX_TIM15_Init+0x92>
  {
    Error_Handler();
 8000eea:	f7ff fd22 	bl	8000932 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 8000eee:	bf00      	nop
 8000ef0:	3720      	adds	r7, #32
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	bd80      	pop	{r7, pc}
 8000ef6:	bf00      	nop
 8000ef8:	20000aec 	.word	0x20000aec
 8000efc:	40014000 	.word	0x40014000

08000f00 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b084      	sub	sp, #16
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	4a16      	ldr	r2, [pc, #88]	@ (8000f68 <HAL_TIM_Base_MspInit+0x68>)
 8000f0e:	4293      	cmp	r3, r2
 8000f10:	d114      	bne.n	8000f3c <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000f12:	4b16      	ldr	r3, [pc, #88]	@ (8000f6c <HAL_TIM_Base_MspInit+0x6c>)
 8000f14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f16:	4a15      	ldr	r2, [pc, #84]	@ (8000f6c <HAL_TIM_Base_MspInit+0x6c>)
 8000f18:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000f1c:	6613      	str	r3, [r2, #96]	@ 0x60
 8000f1e:	4b13      	ldr	r3, [pc, #76]	@ (8000f6c <HAL_TIM_Base_MspInit+0x6c>)
 8000f20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f22:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000f26:	60fb      	str	r3, [r7, #12]
 8000f28:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	2100      	movs	r1, #0
 8000f2e:	2019      	movs	r0, #25
 8000f30:	f001 fd7f 	bl	8002a32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8000f34:	2019      	movs	r0, #25
 8000f36:	f001 fd96 	bl	8002a66 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM15_CLK_ENABLE();
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 8000f3a:	e010      	b.n	8000f5e <HAL_TIM_Base_MspInit+0x5e>
  else if(tim_baseHandle->Instance==TIM15)
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	4a0b      	ldr	r2, [pc, #44]	@ (8000f70 <HAL_TIM_Base_MspInit+0x70>)
 8000f42:	4293      	cmp	r3, r2
 8000f44:	d10b      	bne.n	8000f5e <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8000f46:	4b09      	ldr	r3, [pc, #36]	@ (8000f6c <HAL_TIM_Base_MspInit+0x6c>)
 8000f48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f4a:	4a08      	ldr	r2, [pc, #32]	@ (8000f6c <HAL_TIM_Base_MspInit+0x6c>)
 8000f4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000f50:	6613      	str	r3, [r2, #96]	@ 0x60
 8000f52:	4b06      	ldr	r3, [pc, #24]	@ (8000f6c <HAL_TIM_Base_MspInit+0x6c>)
 8000f54:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f56:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000f5a:	60bb      	str	r3, [r7, #8]
 8000f5c:	68bb      	ldr	r3, [r7, #8]
}
 8000f5e:	bf00      	nop
 8000f60:	3710      	adds	r7, #16
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	40012c00 	.word	0x40012c00
 8000f6c:	40021000 	.word	0x40021000
 8000f70:	40014000 	.word	0x40014000

08000f74 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b08a      	sub	sp, #40	@ 0x28
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f7c:	f107 0314 	add.w	r3, r7, #20
 8000f80:	2200      	movs	r2, #0
 8000f82:	601a      	str	r2, [r3, #0]
 8000f84:	605a      	str	r2, [r3, #4]
 8000f86:	609a      	str	r2, [r3, #8]
 8000f88:	60da      	str	r2, [r3, #12]
 8000f8a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	4a2f      	ldr	r2, [pc, #188]	@ (8001050 <HAL_TIM_MspPostInit+0xdc>)
 8000f92:	4293      	cmp	r3, r2
 8000f94:	d157      	bne.n	8001046 <HAL_TIM_MspPostInit+0xd2>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f96:	4b2f      	ldr	r3, [pc, #188]	@ (8001054 <HAL_TIM_MspPostInit+0xe0>)
 8000f98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f9a:	4a2e      	ldr	r2, [pc, #184]	@ (8001054 <HAL_TIM_MspPostInit+0xe0>)
 8000f9c:	f043 0304 	orr.w	r3, r3, #4
 8000fa0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fa2:	4b2c      	ldr	r3, [pc, #176]	@ (8001054 <HAL_TIM_MspPostInit+0xe0>)
 8000fa4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fa6:	f003 0304 	and.w	r3, r3, #4
 8000faa:	613b      	str	r3, [r7, #16]
 8000fac:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fae:	4b29      	ldr	r3, [pc, #164]	@ (8001054 <HAL_TIM_MspPostInit+0xe0>)
 8000fb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fb2:	4a28      	ldr	r2, [pc, #160]	@ (8001054 <HAL_TIM_MspPostInit+0xe0>)
 8000fb4:	f043 0302 	orr.w	r3, r3, #2
 8000fb8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fba:	4b26      	ldr	r3, [pc, #152]	@ (8001054 <HAL_TIM_MspPostInit+0xe0>)
 8000fbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fbe:	f003 0302 	and.w	r3, r3, #2
 8000fc2:	60fb      	str	r3, [r7, #12]
 8000fc4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fc6:	4b23      	ldr	r3, [pc, #140]	@ (8001054 <HAL_TIM_MspPostInit+0xe0>)
 8000fc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fca:	4a22      	ldr	r2, [pc, #136]	@ (8001054 <HAL_TIM_MspPostInit+0xe0>)
 8000fcc:	f043 0301 	orr.w	r3, r3, #1
 8000fd0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fd2:	4b20      	ldr	r3, [pc, #128]	@ (8001054 <HAL_TIM_MspPostInit+0xe0>)
 8000fd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fd6:	f003 0301 	and.w	r3, r3, #1
 8000fda:	60bb      	str	r3, [r7, #8]
 8000fdc:	68bb      	ldr	r3, [r7, #8]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA12     ------> TIM1_CH2N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000fde:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000fe2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fe4:	2302      	movs	r3, #2
 8000fe6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fec:	2300      	movs	r3, #0
 8000fee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8000ff0:	2304      	movs	r3, #4
 8000ff2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ff4:	f107 0314 	add.w	r3, r7, #20
 8000ff8:	4619      	mov	r1, r3
 8000ffa:	4817      	ldr	r0, [pc, #92]	@ (8001058 <HAL_TIM_MspPostInit+0xe4>)
 8000ffc:	f001 ffc0 	bl	8002f80 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001000:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001004:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001006:	2302      	movs	r3, #2
 8001008:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100a:	2300      	movs	r3, #0
 800100c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800100e:	2300      	movs	r3, #0
 8001010:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8001012:	2304      	movs	r3, #4
 8001014:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001016:	f107 0314 	add.w	r3, r7, #20
 800101a:	4619      	mov	r1, r3
 800101c:	480f      	ldr	r0, [pc, #60]	@ (800105c <HAL_TIM_MspPostInit+0xe8>)
 800101e:	f001 ffaf 	bl	8002f80 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_12;
 8001022:	f44f 53b8 	mov.w	r3, #5888	@ 0x1700
 8001026:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001028:	2302      	movs	r3, #2
 800102a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800102c:	2300      	movs	r3, #0
 800102e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001030:	2300      	movs	r3, #0
 8001032:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001034:	2306      	movs	r3, #6
 8001036:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001038:	f107 0314 	add.w	r3, r7, #20
 800103c:	4619      	mov	r1, r3
 800103e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001042:	f001 ff9d 	bl	8002f80 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001046:	bf00      	nop
 8001048:	3728      	adds	r7, #40	@ 0x28
 800104a:	46bd      	mov	sp, r7
 800104c:	bd80      	pop	{r7, pc}
 800104e:	bf00      	nop
 8001050:	40012c00 	.word	0x40012c00
 8001054:	40021000 	.word	0x40021000
 8001058:	48000800 	.word	0x48000800
 800105c:	48000400 	.word	0x48000400

08001060 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001060:	480d      	ldr	r0, [pc, #52]	@ (8001098 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001062:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001064:	f7ff fe20 	bl	8000ca8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001068:	480c      	ldr	r0, [pc, #48]	@ (800109c <LoopForever+0x6>)
  ldr r1, =_edata
 800106a:	490d      	ldr	r1, [pc, #52]	@ (80010a0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800106c:	4a0d      	ldr	r2, [pc, #52]	@ (80010a4 <LoopForever+0xe>)
  movs r3, #0
 800106e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001070:	e002      	b.n	8001078 <LoopCopyDataInit>

08001072 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001072:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001074:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001076:	3304      	adds	r3, #4

08001078 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001078:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800107a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800107c:	d3f9      	bcc.n	8001072 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800107e:	4a0a      	ldr	r2, [pc, #40]	@ (80010a8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001080:	4c0a      	ldr	r4, [pc, #40]	@ (80010ac <LoopForever+0x16>)
  movs r3, #0
 8001082:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001084:	e001      	b.n	800108a <LoopFillZerobss>

08001086 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001086:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001088:	3204      	adds	r2, #4

0800108a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800108a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800108c:	d3fb      	bcc.n	8001086 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 800108e:	f005 fc43 	bl	8006918 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001092:	f7ff fb81 	bl	8000798 <main>

08001096 <LoopForever>:

LoopForever:
    b LoopForever
 8001096:	e7fe      	b.n	8001096 <LoopForever>
  ldr   r0, =_estack
 8001098:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 800109c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010a0:	2000081c 	.word	0x2000081c
  ldr r2, =_sidata
 80010a4:	080069c0 	.word	0x080069c0
  ldr r2, =_sbss
 80010a8:	2000081c 	.word	0x2000081c
  ldr r4, =_ebss
 80010ac:	20000ba8 	.word	0x20000ba8

080010b0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80010b0:	e7fe      	b.n	80010b0 <ADC1_2_IRQHandler>

080010b2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010b2:	b580      	push	{r7, lr}
 80010b4:	b082      	sub	sp, #8
 80010b6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80010b8:	2300      	movs	r3, #0
 80010ba:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010bc:	2003      	movs	r0, #3
 80010be:	f001 fcad 	bl	8002a1c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80010c2:	200f      	movs	r0, #15
 80010c4:	f000 f80e 	bl	80010e4 <HAL_InitTick>
 80010c8:	4603      	mov	r3, r0
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d002      	beq.n	80010d4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80010ce:	2301      	movs	r3, #1
 80010d0:	71fb      	strb	r3, [r7, #7]
 80010d2:	e001      	b.n	80010d8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80010d4:	f7ff fd2e 	bl	8000b34 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80010d8:	79fb      	ldrb	r3, [r7, #7]

}
 80010da:	4618      	mov	r0, r3
 80010dc:	3708      	adds	r7, #8
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}
	...

080010e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b084      	sub	sp, #16
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80010ec:	2300      	movs	r3, #0
 80010ee:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80010f0:	4b16      	ldr	r3, [pc, #88]	@ (800114c <HAL_InitTick+0x68>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d022      	beq.n	800113e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80010f8:	4b15      	ldr	r3, [pc, #84]	@ (8001150 <HAL_InitTick+0x6c>)
 80010fa:	681a      	ldr	r2, [r3, #0]
 80010fc:	4b13      	ldr	r3, [pc, #76]	@ (800114c <HAL_InitTick+0x68>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001104:	fbb1 f3f3 	udiv	r3, r1, r3
 8001108:	fbb2 f3f3 	udiv	r3, r2, r3
 800110c:	4618      	mov	r0, r3
 800110e:	f001 fcb8 	bl	8002a82 <HAL_SYSTICK_Config>
 8001112:	4603      	mov	r3, r0
 8001114:	2b00      	cmp	r3, #0
 8001116:	d10f      	bne.n	8001138 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	2b0f      	cmp	r3, #15
 800111c:	d809      	bhi.n	8001132 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800111e:	2200      	movs	r2, #0
 8001120:	6879      	ldr	r1, [r7, #4]
 8001122:	f04f 30ff 	mov.w	r0, #4294967295
 8001126:	f001 fc84 	bl	8002a32 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800112a:	4a0a      	ldr	r2, [pc, #40]	@ (8001154 <HAL_InitTick+0x70>)
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	6013      	str	r3, [r2, #0]
 8001130:	e007      	b.n	8001142 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001132:	2301      	movs	r3, #1
 8001134:	73fb      	strb	r3, [r7, #15]
 8001136:	e004      	b.n	8001142 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001138:	2301      	movs	r3, #1
 800113a:	73fb      	strb	r3, [r7, #15]
 800113c:	e001      	b.n	8001142 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800113e:	2301      	movs	r3, #1
 8001140:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001142:	7bfb      	ldrb	r3, [r7, #15]
}
 8001144:	4618      	mov	r0, r3
 8001146:	3710      	adds	r7, #16
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}
 800114c:	20000018 	.word	0x20000018
 8001150:	20000010 	.word	0x20000010
 8001154:	20000014 	.word	0x20000014

08001158 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001158:	b480      	push	{r7}
 800115a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800115c:	4b05      	ldr	r3, [pc, #20]	@ (8001174 <HAL_IncTick+0x1c>)
 800115e:	681a      	ldr	r2, [r3, #0]
 8001160:	4b05      	ldr	r3, [pc, #20]	@ (8001178 <HAL_IncTick+0x20>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	4413      	add	r3, r2
 8001166:	4a03      	ldr	r2, [pc, #12]	@ (8001174 <HAL_IncTick+0x1c>)
 8001168:	6013      	str	r3, [r2, #0]
}
 800116a:	bf00      	nop
 800116c:	46bd      	mov	sp, r7
 800116e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001172:	4770      	bx	lr
 8001174:	20000b38 	.word	0x20000b38
 8001178:	20000018 	.word	0x20000018

0800117c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800117c:	b480      	push	{r7}
 800117e:	af00      	add	r7, sp, #0
  return uwTick;
 8001180:	4b03      	ldr	r3, [pc, #12]	@ (8001190 <HAL_GetTick+0x14>)
 8001182:	681b      	ldr	r3, [r3, #0]
}
 8001184:	4618      	mov	r0, r3
 8001186:	46bd      	mov	sp, r7
 8001188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118c:	4770      	bx	lr
 800118e:	bf00      	nop
 8001190:	20000b38 	.word	0x20000b38

08001194 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b084      	sub	sp, #16
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800119c:	f7ff ffee 	bl	800117c <HAL_GetTick>
 80011a0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80011ac:	d004      	beq.n	80011b8 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80011ae:	4b09      	ldr	r3, [pc, #36]	@ (80011d4 <HAL_Delay+0x40>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	68fa      	ldr	r2, [r7, #12]
 80011b4:	4413      	add	r3, r2
 80011b6:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80011b8:	bf00      	nop
 80011ba:	f7ff ffdf 	bl	800117c <HAL_GetTick>
 80011be:	4602      	mov	r2, r0
 80011c0:	68bb      	ldr	r3, [r7, #8]
 80011c2:	1ad3      	subs	r3, r2, r3
 80011c4:	68fa      	ldr	r2, [r7, #12]
 80011c6:	429a      	cmp	r2, r3
 80011c8:	d8f7      	bhi.n	80011ba <HAL_Delay+0x26>
  {
  }
}
 80011ca:	bf00      	nop
 80011cc:	bf00      	nop
 80011ce:	3710      	adds	r7, #16
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}
 80011d4:	20000018 	.word	0x20000018

080011d8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80011d8:	b480      	push	{r7}
 80011da:	b083      	sub	sp, #12
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
 80011e0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	689b      	ldr	r3, [r3, #8]
 80011e6:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80011ea:	683b      	ldr	r3, [r7, #0]
 80011ec:	431a      	orrs	r2, r3
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	609a      	str	r2, [r3, #8]
}
 80011f2:	bf00      	nop
 80011f4:	370c      	adds	r7, #12
 80011f6:	46bd      	mov	sp, r7
 80011f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fc:	4770      	bx	lr

080011fe <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80011fe:	b480      	push	{r7}
 8001200:	b083      	sub	sp, #12
 8001202:	af00      	add	r7, sp, #0
 8001204:	6078      	str	r0, [r7, #4]
 8001206:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	689b      	ldr	r3, [r3, #8]
 800120c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001210:	683b      	ldr	r3, [r7, #0]
 8001212:	431a      	orrs	r2, r3
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	609a      	str	r2, [r3, #8]
}
 8001218:	bf00      	nop
 800121a:	370c      	adds	r7, #12
 800121c:	46bd      	mov	sp, r7
 800121e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001222:	4770      	bx	lr

08001224 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001224:	b480      	push	{r7}
 8001226:	b083      	sub	sp, #12
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	689b      	ldr	r3, [r3, #8]
 8001230:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001234:	4618      	mov	r0, r3
 8001236:	370c      	adds	r7, #12
 8001238:	46bd      	mov	sp, r7
 800123a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123e:	4770      	bx	lr

08001240 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001240:	b480      	push	{r7}
 8001242:	b087      	sub	sp, #28
 8001244:	af00      	add	r7, sp, #0
 8001246:	60f8      	str	r0, [r7, #12]
 8001248:	60b9      	str	r1, [r7, #8]
 800124a:	607a      	str	r2, [r7, #4]
 800124c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	3360      	adds	r3, #96	@ 0x60
 8001252:	461a      	mov	r2, r3
 8001254:	68bb      	ldr	r3, [r7, #8]
 8001256:	009b      	lsls	r3, r3, #2
 8001258:	4413      	add	r3, r2
 800125a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800125c:	697b      	ldr	r3, [r7, #20]
 800125e:	681a      	ldr	r2, [r3, #0]
 8001260:	4b08      	ldr	r3, [pc, #32]	@ (8001284 <LL_ADC_SetOffset+0x44>)
 8001262:	4013      	ands	r3, r2
 8001264:	687a      	ldr	r2, [r7, #4]
 8001266:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800126a:	683a      	ldr	r2, [r7, #0]
 800126c:	430a      	orrs	r2, r1
 800126e:	4313      	orrs	r3, r2
 8001270:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001274:	697b      	ldr	r3, [r7, #20]
 8001276:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001278:	bf00      	nop
 800127a:	371c      	adds	r7, #28
 800127c:	46bd      	mov	sp, r7
 800127e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001282:	4770      	bx	lr
 8001284:	03fff000 	.word	0x03fff000

08001288 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001288:	b480      	push	{r7}
 800128a:	b085      	sub	sp, #20
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
 8001290:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	3360      	adds	r3, #96	@ 0x60
 8001296:	461a      	mov	r2, r3
 8001298:	683b      	ldr	r3, [r7, #0]
 800129a:	009b      	lsls	r3, r3, #2
 800129c:	4413      	add	r3, r2
 800129e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80012a8:	4618      	mov	r0, r3
 80012aa:	3714      	adds	r7, #20
 80012ac:	46bd      	mov	sp, r7
 80012ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b2:	4770      	bx	lr

080012b4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80012b4:	b480      	push	{r7}
 80012b6:	b087      	sub	sp, #28
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	60f8      	str	r0, [r7, #12]
 80012bc:	60b9      	str	r1, [r7, #8]
 80012be:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	3360      	adds	r3, #96	@ 0x60
 80012c4:	461a      	mov	r2, r3
 80012c6:	68bb      	ldr	r3, [r7, #8]
 80012c8:	009b      	lsls	r3, r3, #2
 80012ca:	4413      	add	r3, r2
 80012cc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80012ce:	697b      	ldr	r3, [r7, #20]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	431a      	orrs	r2, r3
 80012da:	697b      	ldr	r3, [r7, #20]
 80012dc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80012de:	bf00      	nop
 80012e0:	371c      	adds	r7, #28
 80012e2:	46bd      	mov	sp, r7
 80012e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e8:	4770      	bx	lr

080012ea <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80012ea:	b480      	push	{r7}
 80012ec:	b087      	sub	sp, #28
 80012ee:	af00      	add	r7, sp, #0
 80012f0:	60f8      	str	r0, [r7, #12]
 80012f2:	60b9      	str	r1, [r7, #8]
 80012f4:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	3360      	adds	r3, #96	@ 0x60
 80012fa:	461a      	mov	r2, r3
 80012fc:	68bb      	ldr	r3, [r7, #8]
 80012fe:	009b      	lsls	r3, r3, #2
 8001300:	4413      	add	r3, r2
 8001302:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001304:	697b      	ldr	r3, [r7, #20]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	431a      	orrs	r2, r3
 8001310:	697b      	ldr	r3, [r7, #20]
 8001312:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8001314:	bf00      	nop
 8001316:	371c      	adds	r7, #28
 8001318:	46bd      	mov	sp, r7
 800131a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131e:	4770      	bx	lr

08001320 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8001320:	b480      	push	{r7}
 8001322:	b087      	sub	sp, #28
 8001324:	af00      	add	r7, sp, #0
 8001326:	60f8      	str	r0, [r7, #12]
 8001328:	60b9      	str	r1, [r7, #8]
 800132a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	3360      	adds	r3, #96	@ 0x60
 8001330:	461a      	mov	r2, r3
 8001332:	68bb      	ldr	r3, [r7, #8]
 8001334:	009b      	lsls	r3, r3, #2
 8001336:	4413      	add	r3, r2
 8001338:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800133a:	697b      	ldr	r3, [r7, #20]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	431a      	orrs	r2, r3
 8001346:	697b      	ldr	r3, [r7, #20]
 8001348:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800134a:	bf00      	nop
 800134c:	371c      	adds	r7, #28
 800134e:	46bd      	mov	sp, r7
 8001350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001354:	4770      	bx	lr

08001356 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001356:	b480      	push	{r7}
 8001358:	b083      	sub	sp, #12
 800135a:	af00      	add	r7, sp, #0
 800135c:	6078      	str	r0, [r7, #4]
 800135e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	695b      	ldr	r3, [r3, #20]
 8001364:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	431a      	orrs	r2, r3
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	615a      	str	r2, [r3, #20]
}
 8001370:	bf00      	nop
 8001372:	370c      	adds	r7, #12
 8001374:	46bd      	mov	sp, r7
 8001376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137a:	4770      	bx	lr

0800137c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800137c:	b480      	push	{r7}
 800137e:	b083      	sub	sp, #12
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	68db      	ldr	r3, [r3, #12]
 8001388:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800138c:	2b00      	cmp	r3, #0
 800138e:	d101      	bne.n	8001394 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001390:	2301      	movs	r3, #1
 8001392:	e000      	b.n	8001396 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001394:	2300      	movs	r3, #0
}
 8001396:	4618      	mov	r0, r3
 8001398:	370c      	adds	r7, #12
 800139a:	46bd      	mov	sp, r7
 800139c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a0:	4770      	bx	lr

080013a2 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80013a2:	b480      	push	{r7}
 80013a4:	b087      	sub	sp, #28
 80013a6:	af00      	add	r7, sp, #0
 80013a8:	60f8      	str	r0, [r7, #12]
 80013aa:	60b9      	str	r1, [r7, #8]
 80013ac:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	3330      	adds	r3, #48	@ 0x30
 80013b2:	461a      	mov	r2, r3
 80013b4:	68bb      	ldr	r3, [r7, #8]
 80013b6:	0a1b      	lsrs	r3, r3, #8
 80013b8:	009b      	lsls	r3, r3, #2
 80013ba:	f003 030c 	and.w	r3, r3, #12
 80013be:	4413      	add	r3, r2
 80013c0:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80013c2:	697b      	ldr	r3, [r7, #20]
 80013c4:	681a      	ldr	r2, [r3, #0]
 80013c6:	68bb      	ldr	r3, [r7, #8]
 80013c8:	f003 031f 	and.w	r3, r3, #31
 80013cc:	211f      	movs	r1, #31
 80013ce:	fa01 f303 	lsl.w	r3, r1, r3
 80013d2:	43db      	mvns	r3, r3
 80013d4:	401a      	ands	r2, r3
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	0e9b      	lsrs	r3, r3, #26
 80013da:	f003 011f 	and.w	r1, r3, #31
 80013de:	68bb      	ldr	r3, [r7, #8]
 80013e0:	f003 031f 	and.w	r3, r3, #31
 80013e4:	fa01 f303 	lsl.w	r3, r1, r3
 80013e8:	431a      	orrs	r2, r3
 80013ea:	697b      	ldr	r3, [r7, #20]
 80013ec:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80013ee:	bf00      	nop
 80013f0:	371c      	adds	r7, #28
 80013f2:	46bd      	mov	sp, r7
 80013f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f8:	4770      	bx	lr

080013fa <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80013fa:	b480      	push	{r7}
 80013fc:	b087      	sub	sp, #28
 80013fe:	af00      	add	r7, sp, #0
 8001400:	60f8      	str	r0, [r7, #12]
 8001402:	60b9      	str	r1, [r7, #8]
 8001404:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	3314      	adds	r3, #20
 800140a:	461a      	mov	r2, r3
 800140c:	68bb      	ldr	r3, [r7, #8]
 800140e:	0e5b      	lsrs	r3, r3, #25
 8001410:	009b      	lsls	r3, r3, #2
 8001412:	f003 0304 	and.w	r3, r3, #4
 8001416:	4413      	add	r3, r2
 8001418:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800141a:	697b      	ldr	r3, [r7, #20]
 800141c:	681a      	ldr	r2, [r3, #0]
 800141e:	68bb      	ldr	r3, [r7, #8]
 8001420:	0d1b      	lsrs	r3, r3, #20
 8001422:	f003 031f 	and.w	r3, r3, #31
 8001426:	2107      	movs	r1, #7
 8001428:	fa01 f303 	lsl.w	r3, r1, r3
 800142c:	43db      	mvns	r3, r3
 800142e:	401a      	ands	r2, r3
 8001430:	68bb      	ldr	r3, [r7, #8]
 8001432:	0d1b      	lsrs	r3, r3, #20
 8001434:	f003 031f 	and.w	r3, r3, #31
 8001438:	6879      	ldr	r1, [r7, #4]
 800143a:	fa01 f303 	lsl.w	r3, r1, r3
 800143e:	431a      	orrs	r2, r3
 8001440:	697b      	ldr	r3, [r7, #20]
 8001442:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001444:	bf00      	nop
 8001446:	371c      	adds	r7, #28
 8001448:	46bd      	mov	sp, r7
 800144a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144e:	4770      	bx	lr

08001450 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001450:	b480      	push	{r7}
 8001452:	b085      	sub	sp, #20
 8001454:	af00      	add	r7, sp, #0
 8001456:	60f8      	str	r0, [r7, #12]
 8001458:	60b9      	str	r1, [r7, #8]
 800145a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001462:	68bb      	ldr	r3, [r7, #8]
 8001464:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001468:	43db      	mvns	r3, r3
 800146a:	401a      	ands	r2, r3
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	f003 0318 	and.w	r3, r3, #24
 8001472:	4908      	ldr	r1, [pc, #32]	@ (8001494 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001474:	40d9      	lsrs	r1, r3
 8001476:	68bb      	ldr	r3, [r7, #8]
 8001478:	400b      	ands	r3, r1
 800147a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800147e:	431a      	orrs	r2, r3
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001486:	bf00      	nop
 8001488:	3714      	adds	r7, #20
 800148a:	46bd      	mov	sp, r7
 800148c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001490:	4770      	bx	lr
 8001492:	bf00      	nop
 8001494:	0007ffff 	.word	0x0007ffff

08001498 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001498:	b480      	push	{r7}
 800149a:	b083      	sub	sp, #12
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	689b      	ldr	r3, [r3, #8]
 80014a4:	f003 031f 	and.w	r3, r3, #31
}
 80014a8:	4618      	mov	r0, r3
 80014aa:	370c      	adds	r7, #12
 80014ac:	46bd      	mov	sp, r7
 80014ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b2:	4770      	bx	lr

080014b4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80014b4:	b480      	push	{r7}
 80014b6:	b083      	sub	sp, #12
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	689b      	ldr	r3, [r3, #8]
 80014c0:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80014c4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80014c8:	687a      	ldr	r2, [r7, #4]
 80014ca:	6093      	str	r3, [r2, #8]
}
 80014cc:	bf00      	nop
 80014ce:	370c      	adds	r7, #12
 80014d0:	46bd      	mov	sp, r7
 80014d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d6:	4770      	bx	lr

080014d8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80014d8:	b480      	push	{r7}
 80014da:	b083      	sub	sp, #12
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	689b      	ldr	r3, [r3, #8]
 80014e4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80014e8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80014ec:	d101      	bne.n	80014f2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80014ee:	2301      	movs	r3, #1
 80014f0:	e000      	b.n	80014f4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80014f2:	2300      	movs	r3, #0
}
 80014f4:	4618      	mov	r0, r3
 80014f6:	370c      	adds	r7, #12
 80014f8:	46bd      	mov	sp, r7
 80014fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fe:	4770      	bx	lr

08001500 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001500:	b480      	push	{r7}
 8001502:	b083      	sub	sp, #12
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	689b      	ldr	r3, [r3, #8]
 800150c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001510:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001514:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800151c:	bf00      	nop
 800151e:	370c      	adds	r7, #12
 8001520:	46bd      	mov	sp, r7
 8001522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001526:	4770      	bx	lr

08001528 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001528:	b480      	push	{r7}
 800152a:	b083      	sub	sp, #12
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	689b      	ldr	r3, [r3, #8]
 8001534:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001538:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800153c:	d101      	bne.n	8001542 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800153e:	2301      	movs	r3, #1
 8001540:	e000      	b.n	8001544 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001542:	2300      	movs	r3, #0
}
 8001544:	4618      	mov	r0, r3
 8001546:	370c      	adds	r7, #12
 8001548:	46bd      	mov	sp, r7
 800154a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154e:	4770      	bx	lr

08001550 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001550:	b480      	push	{r7}
 8001552:	b083      	sub	sp, #12
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	689b      	ldr	r3, [r3, #8]
 800155c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001560:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001564:	f043 0201 	orr.w	r2, r3, #1
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800156c:	bf00      	nop
 800156e:	370c      	adds	r7, #12
 8001570:	46bd      	mov	sp, r7
 8001572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001576:	4770      	bx	lr

08001578 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001578:	b480      	push	{r7}
 800157a:	b083      	sub	sp, #12
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	689b      	ldr	r3, [r3, #8]
 8001584:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001588:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800158c:	f043 0202 	orr.w	r2, r3, #2
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001594:	bf00      	nop
 8001596:	370c      	adds	r7, #12
 8001598:	46bd      	mov	sp, r7
 800159a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159e:	4770      	bx	lr

080015a0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80015a0:	b480      	push	{r7}
 80015a2:	b083      	sub	sp, #12
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	689b      	ldr	r3, [r3, #8]
 80015ac:	f003 0301 	and.w	r3, r3, #1
 80015b0:	2b01      	cmp	r3, #1
 80015b2:	d101      	bne.n	80015b8 <LL_ADC_IsEnabled+0x18>
 80015b4:	2301      	movs	r3, #1
 80015b6:	e000      	b.n	80015ba <LL_ADC_IsEnabled+0x1a>
 80015b8:	2300      	movs	r3, #0
}
 80015ba:	4618      	mov	r0, r3
 80015bc:	370c      	adds	r7, #12
 80015be:	46bd      	mov	sp, r7
 80015c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c4:	4770      	bx	lr

080015c6 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80015c6:	b480      	push	{r7}
 80015c8:	b083      	sub	sp, #12
 80015ca:	af00      	add	r7, sp, #0
 80015cc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	689b      	ldr	r3, [r3, #8]
 80015d2:	f003 0302 	and.w	r3, r3, #2
 80015d6:	2b02      	cmp	r3, #2
 80015d8:	d101      	bne.n	80015de <LL_ADC_IsDisableOngoing+0x18>
 80015da:	2301      	movs	r3, #1
 80015dc:	e000      	b.n	80015e0 <LL_ADC_IsDisableOngoing+0x1a>
 80015de:	2300      	movs	r3, #0
}
 80015e0:	4618      	mov	r0, r3
 80015e2:	370c      	adds	r7, #12
 80015e4:	46bd      	mov	sp, r7
 80015e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ea:	4770      	bx	lr

080015ec <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80015ec:	b480      	push	{r7}
 80015ee:	b083      	sub	sp, #12
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	689b      	ldr	r3, [r3, #8]
 80015f8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80015fc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001600:	f043 0204 	orr.w	r2, r3, #4
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001608:	bf00      	nop
 800160a:	370c      	adds	r7, #12
 800160c:	46bd      	mov	sp, r7
 800160e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001612:	4770      	bx	lr

08001614 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001614:	b480      	push	{r7}
 8001616:	b083      	sub	sp, #12
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	689b      	ldr	r3, [r3, #8]
 8001620:	f003 0304 	and.w	r3, r3, #4
 8001624:	2b04      	cmp	r3, #4
 8001626:	d101      	bne.n	800162c <LL_ADC_REG_IsConversionOngoing+0x18>
 8001628:	2301      	movs	r3, #1
 800162a:	e000      	b.n	800162e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800162c:	2300      	movs	r3, #0
}
 800162e:	4618      	mov	r0, r3
 8001630:	370c      	adds	r7, #12
 8001632:	46bd      	mov	sp, r7
 8001634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001638:	4770      	bx	lr

0800163a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800163a:	b480      	push	{r7}
 800163c:	b083      	sub	sp, #12
 800163e:	af00      	add	r7, sp, #0
 8001640:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	689b      	ldr	r3, [r3, #8]
 8001646:	f003 0308 	and.w	r3, r3, #8
 800164a:	2b08      	cmp	r3, #8
 800164c:	d101      	bne.n	8001652 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800164e:	2301      	movs	r3, #1
 8001650:	e000      	b.n	8001654 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001652:	2300      	movs	r3, #0
}
 8001654:	4618      	mov	r0, r3
 8001656:	370c      	adds	r7, #12
 8001658:	46bd      	mov	sp, r7
 800165a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165e:	4770      	bx	lr

08001660 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001660:	b590      	push	{r4, r7, lr}
 8001662:	b089      	sub	sp, #36	@ 0x24
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001668:	2300      	movs	r3, #0
 800166a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 800166c:	2300      	movs	r3, #0
 800166e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	2b00      	cmp	r3, #0
 8001674:	d101      	bne.n	800167a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001676:	2301      	movs	r3, #1
 8001678:	e167      	b.n	800194a <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	695b      	ldr	r3, [r3, #20]
 800167e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001684:	2b00      	cmp	r3, #0
 8001686:	d109      	bne.n	800169c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001688:	6878      	ldr	r0, [r7, #4]
 800168a:	f7fe fef7 	bl	800047c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	2200      	movs	r2, #0
 8001692:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	2200      	movs	r2, #0
 8001698:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	4618      	mov	r0, r3
 80016a2:	f7ff ff19 	bl	80014d8 <LL_ADC_IsDeepPowerDownEnabled>
 80016a6:	4603      	mov	r3, r0
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d004      	beq.n	80016b6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	4618      	mov	r0, r3
 80016b2:	f7ff feff 	bl	80014b4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	4618      	mov	r0, r3
 80016bc:	f7ff ff34 	bl	8001528 <LL_ADC_IsInternalRegulatorEnabled>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d115      	bne.n	80016f2 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	4618      	mov	r0, r3
 80016cc:	f7ff ff18 	bl	8001500 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80016d0:	4ba0      	ldr	r3, [pc, #640]	@ (8001954 <HAL_ADC_Init+0x2f4>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	099b      	lsrs	r3, r3, #6
 80016d6:	4aa0      	ldr	r2, [pc, #640]	@ (8001958 <HAL_ADC_Init+0x2f8>)
 80016d8:	fba2 2303 	umull	r2, r3, r2, r3
 80016dc:	099b      	lsrs	r3, r3, #6
 80016de:	3301      	adds	r3, #1
 80016e0:	005b      	lsls	r3, r3, #1
 80016e2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80016e4:	e002      	b.n	80016ec <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	3b01      	subs	r3, #1
 80016ea:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d1f9      	bne.n	80016e6 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	4618      	mov	r0, r3
 80016f8:	f7ff ff16 	bl	8001528 <LL_ADC_IsInternalRegulatorEnabled>
 80016fc:	4603      	mov	r3, r0
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d10d      	bne.n	800171e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001706:	f043 0210 	orr.w	r2, r3, #16
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001712:	f043 0201 	orr.w	r2, r3, #1
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800171a:	2301      	movs	r3, #1
 800171c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	4618      	mov	r0, r3
 8001724:	f7ff ff76 	bl	8001614 <LL_ADC_REG_IsConversionOngoing>
 8001728:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800172e:	f003 0310 	and.w	r3, r3, #16
 8001732:	2b00      	cmp	r3, #0
 8001734:	f040 8100 	bne.w	8001938 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001738:	697b      	ldr	r3, [r7, #20]
 800173a:	2b00      	cmp	r3, #0
 800173c:	f040 80fc 	bne.w	8001938 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001744:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001748:	f043 0202 	orr.w	r2, r3, #2
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	4618      	mov	r0, r3
 8001756:	f7ff ff23 	bl	80015a0 <LL_ADC_IsEnabled>
 800175a:	4603      	mov	r3, r0
 800175c:	2b00      	cmp	r3, #0
 800175e:	d111      	bne.n	8001784 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001760:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8001764:	f7ff ff1c 	bl	80015a0 <LL_ADC_IsEnabled>
 8001768:	4604      	mov	r4, r0
 800176a:	487c      	ldr	r0, [pc, #496]	@ (800195c <HAL_ADC_Init+0x2fc>)
 800176c:	f7ff ff18 	bl	80015a0 <LL_ADC_IsEnabled>
 8001770:	4603      	mov	r3, r0
 8001772:	4323      	orrs	r3, r4
 8001774:	2b00      	cmp	r3, #0
 8001776:	d105      	bne.n	8001784 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	685b      	ldr	r3, [r3, #4]
 800177c:	4619      	mov	r1, r3
 800177e:	4878      	ldr	r0, [pc, #480]	@ (8001960 <HAL_ADC_Init+0x300>)
 8001780:	f7ff fd2a 	bl	80011d8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	7f5b      	ldrb	r3, [r3, #29]
 8001788:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800178e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001794:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800179a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80017a2:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80017a4:	4313      	orrs	r3, r2
 80017a6:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80017ae:	2b01      	cmp	r3, #1
 80017b0:	d106      	bne.n	80017c0 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017b6:	3b01      	subs	r3, #1
 80017b8:	045b      	lsls	r3, r3, #17
 80017ba:	69ba      	ldr	r2, [r7, #24]
 80017bc:	4313      	orrs	r3, r2
 80017be:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d009      	beq.n	80017dc <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017cc:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017d4:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80017d6:	69ba      	ldr	r2, [r7, #24]
 80017d8:	4313      	orrs	r3, r2
 80017da:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	68da      	ldr	r2, [r3, #12]
 80017e2:	4b60      	ldr	r3, [pc, #384]	@ (8001964 <HAL_ADC_Init+0x304>)
 80017e4:	4013      	ands	r3, r2
 80017e6:	687a      	ldr	r2, [r7, #4]
 80017e8:	6812      	ldr	r2, [r2, #0]
 80017ea:	69b9      	ldr	r1, [r7, #24]
 80017ec:	430b      	orrs	r3, r1
 80017ee:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	691b      	ldr	r3, [r3, #16]
 80017f6:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	430a      	orrs	r2, r1
 8001804:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	4618      	mov	r0, r3
 800180c:	f7ff ff15 	bl	800163a <LL_ADC_INJ_IsConversionOngoing>
 8001810:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001812:	697b      	ldr	r3, [r7, #20]
 8001814:	2b00      	cmp	r3, #0
 8001816:	d16d      	bne.n	80018f4 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001818:	693b      	ldr	r3, [r7, #16]
 800181a:	2b00      	cmp	r3, #0
 800181c:	d16a      	bne.n	80018f4 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001822:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800182a:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800182c:	4313      	orrs	r3, r2
 800182e:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	68db      	ldr	r3, [r3, #12]
 8001836:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800183a:	f023 0302 	bic.w	r3, r3, #2
 800183e:	687a      	ldr	r2, [r7, #4]
 8001840:	6812      	ldr	r2, [r2, #0]
 8001842:	69b9      	ldr	r1, [r7, #24]
 8001844:	430b      	orrs	r3, r1
 8001846:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	691b      	ldr	r3, [r3, #16]
 800184c:	2b00      	cmp	r3, #0
 800184e:	d017      	beq.n	8001880 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	691a      	ldr	r2, [r3, #16]
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800185e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8001868:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800186c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001870:	687a      	ldr	r2, [r7, #4]
 8001872:	6911      	ldr	r1, [r2, #16]
 8001874:	687a      	ldr	r2, [r7, #4]
 8001876:	6812      	ldr	r2, [r2, #0]
 8001878:	430b      	orrs	r3, r1
 800187a:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800187e:	e013      	b.n	80018a8 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	691a      	ldr	r2, [r3, #16]
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800188e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8001898:	687a      	ldr	r2, [r7, #4]
 800189a:	6812      	ldr	r2, [r2, #0]
 800189c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80018a0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80018a4:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80018ae:	2b01      	cmp	r3, #1
 80018b0:	d118      	bne.n	80018e4 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	691b      	ldr	r3, [r3, #16]
 80018b8:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80018bc:	f023 0304 	bic.w	r3, r3, #4
 80018c0:	687a      	ldr	r2, [r7, #4]
 80018c2:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80018c4:	687a      	ldr	r2, [r7, #4]
 80018c6:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80018c8:	4311      	orrs	r1, r2
 80018ca:	687a      	ldr	r2, [r7, #4]
 80018cc:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80018ce:	4311      	orrs	r1, r2
 80018d0:	687a      	ldr	r2, [r7, #4]
 80018d2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80018d4:	430a      	orrs	r2, r1
 80018d6:	431a      	orrs	r2, r3
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f042 0201 	orr.w	r2, r2, #1
 80018e0:	611a      	str	r2, [r3, #16]
 80018e2:	e007      	b.n	80018f4 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	691a      	ldr	r2, [r3, #16]
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	f022 0201 	bic.w	r2, r2, #1
 80018f2:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	695b      	ldr	r3, [r3, #20]
 80018f8:	2b01      	cmp	r3, #1
 80018fa:	d10c      	bne.n	8001916 <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001902:	f023 010f 	bic.w	r1, r3, #15
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	6a1b      	ldr	r3, [r3, #32]
 800190a:	1e5a      	subs	r2, r3, #1
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	430a      	orrs	r2, r1
 8001912:	631a      	str	r2, [r3, #48]	@ 0x30
 8001914:	e007      	b.n	8001926 <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f022 020f 	bic.w	r2, r2, #15
 8001924:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800192a:	f023 0303 	bic.w	r3, r3, #3
 800192e:	f043 0201 	orr.w	r2, r3, #1
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001936:	e007      	b.n	8001948 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800193c:	f043 0210 	orr.w	r2, r3, #16
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001944:	2301      	movs	r3, #1
 8001946:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001948:	7ffb      	ldrb	r3, [r7, #31]
}
 800194a:	4618      	mov	r0, r3
 800194c:	3724      	adds	r7, #36	@ 0x24
 800194e:	46bd      	mov	sp, r7
 8001950:	bd90      	pop	{r4, r7, pc}
 8001952:	bf00      	nop
 8001954:	20000010 	.word	0x20000010
 8001958:	053e2d63 	.word	0x053e2d63
 800195c:	50000100 	.word	0x50000100
 8001960:	50000300 	.word	0x50000300
 8001964:	fff04007 	.word	0xfff04007

08001968 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b086      	sub	sp, #24
 800196c:	af00      	add	r7, sp, #0
 800196e:	60f8      	str	r0, [r7, #12]
 8001970:	60b9      	str	r1, [r7, #8]
 8001972:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001974:	4851      	ldr	r0, [pc, #324]	@ (8001abc <HAL_ADC_Start_DMA+0x154>)
 8001976:	f7ff fd8f 	bl	8001498 <LL_ADC_GetMultimode>
 800197a:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	4618      	mov	r0, r3
 8001982:	f7ff fe47 	bl	8001614 <LL_ADC_REG_IsConversionOngoing>
 8001986:	4603      	mov	r3, r0
 8001988:	2b00      	cmp	r3, #0
 800198a:	f040 808f 	bne.w	8001aac <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8001994:	2b01      	cmp	r3, #1
 8001996:	d101      	bne.n	800199c <HAL_ADC_Start_DMA+0x34>
 8001998:	2302      	movs	r3, #2
 800199a:	e08a      	b.n	8001ab2 <HAL_ADC_Start_DMA+0x14a>
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	2201      	movs	r2, #1
 80019a0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 80019a4:	693b      	ldr	r3, [r7, #16]
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d005      	beq.n	80019b6 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80019aa:	693b      	ldr	r3, [r7, #16]
 80019ac:	2b05      	cmp	r3, #5
 80019ae:	d002      	beq.n	80019b6 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80019b0:	693b      	ldr	r3, [r7, #16]
 80019b2:	2b09      	cmp	r3, #9
 80019b4:	d173      	bne.n	8001a9e <HAL_ADC_Start_DMA+0x136>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80019b6:	68f8      	ldr	r0, [r7, #12]
 80019b8:	f000 fc8e 	bl	80022d8 <ADC_Enable>
 80019bc:	4603      	mov	r3, r0
 80019be:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80019c0:	7dfb      	ldrb	r3, [r7, #23]
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d166      	bne.n	8001a94 <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80019ca:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80019ce:	f023 0301 	bic.w	r3, r3, #1
 80019d2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	4a38      	ldr	r2, [pc, #224]	@ (8001ac0 <HAL_ADC_Start_DMA+0x158>)
 80019e0:	4293      	cmp	r3, r2
 80019e2:	d002      	beq.n	80019ea <HAL_ADC_Start_DMA+0x82>
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	e001      	b.n	80019ee <HAL_ADC_Start_DMA+0x86>
 80019ea:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80019ee:	68fa      	ldr	r2, [r7, #12]
 80019f0:	6812      	ldr	r2, [r2, #0]
 80019f2:	4293      	cmp	r3, r2
 80019f4:	d002      	beq.n	80019fc <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80019f6:	693b      	ldr	r3, [r7, #16]
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d105      	bne.n	8001a08 <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a00:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a0c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d006      	beq.n	8001a22 <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a18:	f023 0206 	bic.w	r2, r3, #6
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	661a      	str	r2, [r3, #96]	@ 0x60
 8001a20:	e002      	b.n	8001a28 <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	2200      	movs	r2, #0
 8001a26:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a2c:	4a25      	ldr	r2, [pc, #148]	@ (8001ac4 <HAL_ADC_Start_DMA+0x15c>)
 8001a2e:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a34:	4a24      	ldr	r2, [pc, #144]	@ (8001ac8 <HAL_ADC_Start_DMA+0x160>)
 8001a36:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a3c:	4a23      	ldr	r2, [pc, #140]	@ (8001acc <HAL_ADC_Start_DMA+0x164>)
 8001a3e:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	221c      	movs	r2, #28
 8001a46:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	685a      	ldr	r2, [r3, #4]
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f042 0210 	orr.w	r2, r2, #16
 8001a5e:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	68da      	ldr	r2, [r3, #12]
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f042 0201 	orr.w	r2, r2, #1
 8001a6e:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	3340      	adds	r3, #64	@ 0x40
 8001a7a:	4619      	mov	r1, r3
 8001a7c:	68ba      	ldr	r2, [r7, #8]
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	f001 f8b4 	bl	8002bec <HAL_DMA_Start_IT>
 8001a84:	4603      	mov	r3, r0
 8001a86:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	f7ff fdad 	bl	80015ec <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8001a92:	e00d      	b.n	8001ab0 <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	2200      	movs	r2, #0
 8001a98:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8001a9c:	e008      	b.n	8001ab0 <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8001a9e:	2301      	movs	r3, #1
 8001aa0:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8001aaa:	e001      	b.n	8001ab0 <HAL_ADC_Start_DMA+0x148>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001aac:	2302      	movs	r3, #2
 8001aae:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001ab0:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	3718      	adds	r7, #24
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}
 8001aba:	bf00      	nop
 8001abc:	50000300 	.word	0x50000300
 8001ac0:	50000100 	.word	0x50000100
 8001ac4:	080024a3 	.word	0x080024a3
 8001ac8:	0800257b 	.word	0x0800257b
 8001acc:	08002597 	.word	0x08002597

08001ad0 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	b083      	sub	sp, #12
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001ad8:	bf00      	nop
 8001ada:	370c      	adds	r7, #12
 8001adc:	46bd      	mov	sp, r7
 8001ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae2:	4770      	bx	lr

08001ae4 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	b083      	sub	sp, #12
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001aec:	bf00      	nop
 8001aee:	370c      	adds	r7, #12
 8001af0:	46bd      	mov	sp, r7
 8001af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af6:	4770      	bx	lr

08001af8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b0b6      	sub	sp, #216	@ 0xd8
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
 8001b00:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b02:	2300      	movs	r3, #0
 8001b04:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8001b12:	2b01      	cmp	r3, #1
 8001b14:	d101      	bne.n	8001b1a <HAL_ADC_ConfigChannel+0x22>
 8001b16:	2302      	movs	r3, #2
 8001b18:	e3c8      	b.n	80022ac <HAL_ADC_ConfigChannel+0x7b4>
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	2201      	movs	r2, #1
 8001b1e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	4618      	mov	r0, r3
 8001b28:	f7ff fd74 	bl	8001614 <LL_ADC_REG_IsConversionOngoing>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	f040 83ad 	bne.w	800228e <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	6818      	ldr	r0, [r3, #0]
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	6859      	ldr	r1, [r3, #4]
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	461a      	mov	r2, r3
 8001b42:	f7ff fc2e 	bl	80013a2 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	f7ff fd62 	bl	8001614 <LL_ADC_REG_IsConversionOngoing>
 8001b50:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	4618      	mov	r0, r3
 8001b5a:	f7ff fd6e 	bl	800163a <LL_ADC_INJ_IsConversionOngoing>
 8001b5e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001b62:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	f040 81d9 	bne.w	8001f1e <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001b6c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	f040 81d4 	bne.w	8001f1e <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8001b76:	683b      	ldr	r3, [r7, #0]
 8001b78:	689b      	ldr	r3, [r3, #8]
 8001b7a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001b7e:	d10f      	bne.n	8001ba0 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	6818      	ldr	r0, [r3, #0]
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	2200      	movs	r2, #0
 8001b8a:	4619      	mov	r1, r3
 8001b8c:	f7ff fc35 	bl	80013fa <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8001b98:	4618      	mov	r0, r3
 8001b9a:	f7ff fbdc 	bl	8001356 <LL_ADC_SetSamplingTimeCommonConfig>
 8001b9e:	e00e      	b.n	8001bbe <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	6818      	ldr	r0, [r3, #0]
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	6819      	ldr	r1, [r3, #0]
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	689b      	ldr	r3, [r3, #8]
 8001bac:	461a      	mov	r2, r3
 8001bae:	f7ff fc24 	bl	80013fa <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	2100      	movs	r1, #0
 8001bb8:	4618      	mov	r0, r3
 8001bba:	f7ff fbcc 	bl	8001356 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	695a      	ldr	r2, [r3, #20]
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	68db      	ldr	r3, [r3, #12]
 8001bc8:	08db      	lsrs	r3, r3, #3
 8001bca:	f003 0303 	and.w	r3, r3, #3
 8001bce:	005b      	lsls	r3, r3, #1
 8001bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	691b      	ldr	r3, [r3, #16]
 8001bdc:	2b04      	cmp	r3, #4
 8001bde:	d022      	beq.n	8001c26 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	6818      	ldr	r0, [r3, #0]
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	6919      	ldr	r1, [r3, #16]
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	681a      	ldr	r2, [r3, #0]
 8001bec:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8001bf0:	f7ff fb26 	bl	8001240 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	6818      	ldr	r0, [r3, #0]
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	6919      	ldr	r1, [r3, #16]
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	699b      	ldr	r3, [r3, #24]
 8001c00:	461a      	mov	r2, r3
 8001c02:	f7ff fb72 	bl	80012ea <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	6818      	ldr	r0, [r3, #0]
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8001c0e:	683b      	ldr	r3, [r7, #0]
 8001c10:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8001c12:	2b01      	cmp	r3, #1
 8001c14:	d102      	bne.n	8001c1c <HAL_ADC_ConfigChannel+0x124>
 8001c16:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001c1a:	e000      	b.n	8001c1e <HAL_ADC_ConfigChannel+0x126>
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	461a      	mov	r2, r3
 8001c20:	f7ff fb7e 	bl	8001320 <LL_ADC_SetOffsetSaturation>
 8001c24:	e17b      	b.n	8001f1e <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	2100      	movs	r1, #0
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	f7ff fb2b 	bl	8001288 <LL_ADC_GetOffsetChannel>
 8001c32:	4603      	mov	r3, r0
 8001c34:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d10a      	bne.n	8001c52 <HAL_ADC_ConfigChannel+0x15a>
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	2100      	movs	r1, #0
 8001c42:	4618      	mov	r0, r3
 8001c44:	f7ff fb20 	bl	8001288 <LL_ADC_GetOffsetChannel>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	0e9b      	lsrs	r3, r3, #26
 8001c4c:	f003 021f 	and.w	r2, r3, #31
 8001c50:	e01e      	b.n	8001c90 <HAL_ADC_ConfigChannel+0x198>
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	2100      	movs	r1, #0
 8001c58:	4618      	mov	r0, r3
 8001c5a:	f7ff fb15 	bl	8001288 <LL_ADC_GetOffsetChannel>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c64:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001c68:	fa93 f3a3 	rbit	r3, r3
 8001c6c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001c70:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001c74:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001c78:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d101      	bne.n	8001c84 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8001c80:	2320      	movs	r3, #32
 8001c82:	e004      	b.n	8001c8e <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8001c84:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001c88:	fab3 f383 	clz	r3, r3
 8001c8c:	b2db      	uxtb	r3, r3
 8001c8e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d105      	bne.n	8001ca8 <HAL_ADC_ConfigChannel+0x1b0>
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	0e9b      	lsrs	r3, r3, #26
 8001ca2:	f003 031f 	and.w	r3, r3, #31
 8001ca6:	e018      	b.n	8001cda <HAL_ADC_ConfigChannel+0x1e2>
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cb0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001cb4:	fa93 f3a3 	rbit	r3, r3
 8001cb8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8001cbc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001cc0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8001cc4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d101      	bne.n	8001cd0 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8001ccc:	2320      	movs	r3, #32
 8001cce:	e004      	b.n	8001cda <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8001cd0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001cd4:	fab3 f383 	clz	r3, r3
 8001cd8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001cda:	429a      	cmp	r2, r3
 8001cdc:	d106      	bne.n	8001cec <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	2100      	movs	r1, #0
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	f7ff fae4 	bl	80012b4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	2101      	movs	r1, #1
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	f7ff fac8 	bl	8001288 <LL_ADC_GetOffsetChannel>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d10a      	bne.n	8001d18 <HAL_ADC_ConfigChannel+0x220>
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	2101      	movs	r1, #1
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f7ff fabd 	bl	8001288 <LL_ADC_GetOffsetChannel>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	0e9b      	lsrs	r3, r3, #26
 8001d12:	f003 021f 	and.w	r2, r3, #31
 8001d16:	e01e      	b.n	8001d56 <HAL_ADC_ConfigChannel+0x25e>
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	2101      	movs	r1, #1
 8001d1e:	4618      	mov	r0, r3
 8001d20:	f7ff fab2 	bl	8001288 <LL_ADC_GetOffsetChannel>
 8001d24:	4603      	mov	r3, r0
 8001d26:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d2a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001d2e:	fa93 f3a3 	rbit	r3, r3
 8001d32:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8001d36:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001d3a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8001d3e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d101      	bne.n	8001d4a <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8001d46:	2320      	movs	r3, #32
 8001d48:	e004      	b.n	8001d54 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8001d4a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001d4e:	fab3 f383 	clz	r3, r3
 8001d52:	b2db      	uxtb	r3, r3
 8001d54:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d105      	bne.n	8001d6e <HAL_ADC_ConfigChannel+0x276>
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	0e9b      	lsrs	r3, r3, #26
 8001d68:	f003 031f 	and.w	r3, r3, #31
 8001d6c:	e018      	b.n	8001da0 <HAL_ADC_ConfigChannel+0x2a8>
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d76:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001d7a:	fa93 f3a3 	rbit	r3, r3
 8001d7e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8001d82:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001d86:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8001d8a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d101      	bne.n	8001d96 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8001d92:	2320      	movs	r3, #32
 8001d94:	e004      	b.n	8001da0 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8001d96:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001d9a:	fab3 f383 	clz	r3, r3
 8001d9e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001da0:	429a      	cmp	r2, r3
 8001da2:	d106      	bne.n	8001db2 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	2200      	movs	r2, #0
 8001daa:	2101      	movs	r1, #1
 8001dac:	4618      	mov	r0, r3
 8001dae:	f7ff fa81 	bl	80012b4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	2102      	movs	r1, #2
 8001db8:	4618      	mov	r0, r3
 8001dba:	f7ff fa65 	bl	8001288 <LL_ADC_GetOffsetChannel>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d10a      	bne.n	8001dde <HAL_ADC_ConfigChannel+0x2e6>
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	2102      	movs	r1, #2
 8001dce:	4618      	mov	r0, r3
 8001dd0:	f7ff fa5a 	bl	8001288 <LL_ADC_GetOffsetChannel>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	0e9b      	lsrs	r3, r3, #26
 8001dd8:	f003 021f 	and.w	r2, r3, #31
 8001ddc:	e01e      	b.n	8001e1c <HAL_ADC_ConfigChannel+0x324>
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	2102      	movs	r1, #2
 8001de4:	4618      	mov	r0, r3
 8001de6:	f7ff fa4f 	bl	8001288 <LL_ADC_GetOffsetChannel>
 8001dea:	4603      	mov	r3, r0
 8001dec:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001df0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001df4:	fa93 f3a3 	rbit	r3, r3
 8001df8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8001dfc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001e00:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8001e04:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d101      	bne.n	8001e10 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8001e0c:	2320      	movs	r3, #32
 8001e0e:	e004      	b.n	8001e1a <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8001e10:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001e14:	fab3 f383 	clz	r3, r3
 8001e18:	b2db      	uxtb	r3, r3
 8001e1a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d105      	bne.n	8001e34 <HAL_ADC_ConfigChannel+0x33c>
 8001e28:	683b      	ldr	r3, [r7, #0]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	0e9b      	lsrs	r3, r3, #26
 8001e2e:	f003 031f 	and.w	r3, r3, #31
 8001e32:	e016      	b.n	8001e62 <HAL_ADC_ConfigChannel+0x36a>
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e3c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001e40:	fa93 f3a3 	rbit	r3, r3
 8001e44:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8001e46:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001e48:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8001e4c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d101      	bne.n	8001e58 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8001e54:	2320      	movs	r3, #32
 8001e56:	e004      	b.n	8001e62 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8001e58:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001e5c:	fab3 f383 	clz	r3, r3
 8001e60:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001e62:	429a      	cmp	r2, r3
 8001e64:	d106      	bne.n	8001e74 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	2102      	movs	r1, #2
 8001e6e:	4618      	mov	r0, r3
 8001e70:	f7ff fa20 	bl	80012b4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	2103      	movs	r1, #3
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	f7ff fa04 	bl	8001288 <LL_ADC_GetOffsetChannel>
 8001e80:	4603      	mov	r3, r0
 8001e82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d10a      	bne.n	8001ea0 <HAL_ADC_ConfigChannel+0x3a8>
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	2103      	movs	r1, #3
 8001e90:	4618      	mov	r0, r3
 8001e92:	f7ff f9f9 	bl	8001288 <LL_ADC_GetOffsetChannel>
 8001e96:	4603      	mov	r3, r0
 8001e98:	0e9b      	lsrs	r3, r3, #26
 8001e9a:	f003 021f 	and.w	r2, r3, #31
 8001e9e:	e017      	b.n	8001ed0 <HAL_ADC_ConfigChannel+0x3d8>
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	2103      	movs	r1, #3
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	f7ff f9ee 	bl	8001288 <LL_ADC_GetOffsetChannel>
 8001eac:	4603      	mov	r3, r0
 8001eae:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eb0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001eb2:	fa93 f3a3 	rbit	r3, r3
 8001eb6:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8001eb8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001eba:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8001ebc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d101      	bne.n	8001ec6 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8001ec2:	2320      	movs	r3, #32
 8001ec4:	e003      	b.n	8001ece <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8001ec6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001ec8:	fab3 f383 	clz	r3, r3
 8001ecc:	b2db      	uxtb	r3, r3
 8001ece:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d105      	bne.n	8001ee8 <HAL_ADC_ConfigChannel+0x3f0>
 8001edc:	683b      	ldr	r3, [r7, #0]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	0e9b      	lsrs	r3, r3, #26
 8001ee2:	f003 031f 	and.w	r3, r3, #31
 8001ee6:	e011      	b.n	8001f0c <HAL_ADC_ConfigChannel+0x414>
 8001ee8:	683b      	ldr	r3, [r7, #0]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eee:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001ef0:	fa93 f3a3 	rbit	r3, r3
 8001ef4:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8001ef6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001ef8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8001efa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d101      	bne.n	8001f04 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8001f00:	2320      	movs	r3, #32
 8001f02:	e003      	b.n	8001f0c <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8001f04:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001f06:	fab3 f383 	clz	r3, r3
 8001f0a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001f0c:	429a      	cmp	r2, r3
 8001f0e:	d106      	bne.n	8001f1e <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	2200      	movs	r2, #0
 8001f16:	2103      	movs	r1, #3
 8001f18:	4618      	mov	r0, r3
 8001f1a:	f7ff f9cb 	bl	80012b4 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	4618      	mov	r0, r3
 8001f24:	f7ff fb3c 	bl	80015a0 <LL_ADC_IsEnabled>
 8001f28:	4603      	mov	r3, r0
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	f040 8140 	bne.w	80021b0 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	6818      	ldr	r0, [r3, #0]
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	6819      	ldr	r1, [r3, #0]
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	68db      	ldr	r3, [r3, #12]
 8001f3c:	461a      	mov	r2, r3
 8001f3e:	f7ff fa87 	bl	8001450 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	68db      	ldr	r3, [r3, #12]
 8001f46:	4a8f      	ldr	r2, [pc, #572]	@ (8002184 <HAL_ADC_ConfigChannel+0x68c>)
 8001f48:	4293      	cmp	r3, r2
 8001f4a:	f040 8131 	bne.w	80021b0 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d10b      	bne.n	8001f76 <HAL_ADC_ConfigChannel+0x47e>
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	0e9b      	lsrs	r3, r3, #26
 8001f64:	3301      	adds	r3, #1
 8001f66:	f003 031f 	and.w	r3, r3, #31
 8001f6a:	2b09      	cmp	r3, #9
 8001f6c:	bf94      	ite	ls
 8001f6e:	2301      	movls	r3, #1
 8001f70:	2300      	movhi	r3, #0
 8001f72:	b2db      	uxtb	r3, r3
 8001f74:	e019      	b.n	8001faa <HAL_ADC_ConfigChannel+0x4b2>
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f7c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001f7e:	fa93 f3a3 	rbit	r3, r3
 8001f82:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8001f84:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001f86:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8001f88:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d101      	bne.n	8001f92 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8001f8e:	2320      	movs	r3, #32
 8001f90:	e003      	b.n	8001f9a <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8001f92:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001f94:	fab3 f383 	clz	r3, r3
 8001f98:	b2db      	uxtb	r3, r3
 8001f9a:	3301      	adds	r3, #1
 8001f9c:	f003 031f 	and.w	r3, r3, #31
 8001fa0:	2b09      	cmp	r3, #9
 8001fa2:	bf94      	ite	ls
 8001fa4:	2301      	movls	r3, #1
 8001fa6:	2300      	movhi	r3, #0
 8001fa8:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d079      	beq.n	80020a2 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d107      	bne.n	8001fca <HAL_ADC_ConfigChannel+0x4d2>
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	0e9b      	lsrs	r3, r3, #26
 8001fc0:	3301      	adds	r3, #1
 8001fc2:	069b      	lsls	r3, r3, #26
 8001fc4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001fc8:	e015      	b.n	8001ff6 <HAL_ADC_ConfigChannel+0x4fe>
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fd0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001fd2:	fa93 f3a3 	rbit	r3, r3
 8001fd6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8001fd8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001fda:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8001fdc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d101      	bne.n	8001fe6 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8001fe2:	2320      	movs	r3, #32
 8001fe4:	e003      	b.n	8001fee <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8001fe6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001fe8:	fab3 f383 	clz	r3, r3
 8001fec:	b2db      	uxtb	r3, r3
 8001fee:	3301      	adds	r3, #1
 8001ff0:	069b      	lsls	r3, r3, #26
 8001ff2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d109      	bne.n	8002016 <HAL_ADC_ConfigChannel+0x51e>
 8002002:	683b      	ldr	r3, [r7, #0]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	0e9b      	lsrs	r3, r3, #26
 8002008:	3301      	adds	r3, #1
 800200a:	f003 031f 	and.w	r3, r3, #31
 800200e:	2101      	movs	r1, #1
 8002010:	fa01 f303 	lsl.w	r3, r1, r3
 8002014:	e017      	b.n	8002046 <HAL_ADC_ConfigChannel+0x54e>
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800201c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800201e:	fa93 f3a3 	rbit	r3, r3
 8002022:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8002024:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002026:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8002028:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800202a:	2b00      	cmp	r3, #0
 800202c:	d101      	bne.n	8002032 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 800202e:	2320      	movs	r3, #32
 8002030:	e003      	b.n	800203a <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8002032:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002034:	fab3 f383 	clz	r3, r3
 8002038:	b2db      	uxtb	r3, r3
 800203a:	3301      	adds	r3, #1
 800203c:	f003 031f 	and.w	r3, r3, #31
 8002040:	2101      	movs	r1, #1
 8002042:	fa01 f303 	lsl.w	r3, r1, r3
 8002046:	ea42 0103 	orr.w	r1, r2, r3
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002052:	2b00      	cmp	r3, #0
 8002054:	d10a      	bne.n	800206c <HAL_ADC_ConfigChannel+0x574>
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	0e9b      	lsrs	r3, r3, #26
 800205c:	3301      	adds	r3, #1
 800205e:	f003 021f 	and.w	r2, r3, #31
 8002062:	4613      	mov	r3, r2
 8002064:	005b      	lsls	r3, r3, #1
 8002066:	4413      	add	r3, r2
 8002068:	051b      	lsls	r3, r3, #20
 800206a:	e018      	b.n	800209e <HAL_ADC_ConfigChannel+0x5a6>
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002072:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002074:	fa93 f3a3 	rbit	r3, r3
 8002078:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800207a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800207c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 800207e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002080:	2b00      	cmp	r3, #0
 8002082:	d101      	bne.n	8002088 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8002084:	2320      	movs	r3, #32
 8002086:	e003      	b.n	8002090 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8002088:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800208a:	fab3 f383 	clz	r3, r3
 800208e:	b2db      	uxtb	r3, r3
 8002090:	3301      	adds	r3, #1
 8002092:	f003 021f 	and.w	r2, r3, #31
 8002096:	4613      	mov	r3, r2
 8002098:	005b      	lsls	r3, r3, #1
 800209a:	4413      	add	r3, r2
 800209c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800209e:	430b      	orrs	r3, r1
 80020a0:	e081      	b.n	80021a6 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d107      	bne.n	80020be <HAL_ADC_ConfigChannel+0x5c6>
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	0e9b      	lsrs	r3, r3, #26
 80020b4:	3301      	adds	r3, #1
 80020b6:	069b      	lsls	r3, r3, #26
 80020b8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80020bc:	e015      	b.n	80020ea <HAL_ADC_ConfigChannel+0x5f2>
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80020c6:	fa93 f3a3 	rbit	r3, r3
 80020ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80020cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020ce:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80020d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d101      	bne.n	80020da <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 80020d6:	2320      	movs	r3, #32
 80020d8:	e003      	b.n	80020e2 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 80020da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80020dc:	fab3 f383 	clz	r3, r3
 80020e0:	b2db      	uxtb	r3, r3
 80020e2:	3301      	adds	r3, #1
 80020e4:	069b      	lsls	r3, r3, #26
 80020e6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d109      	bne.n	800210a <HAL_ADC_ConfigChannel+0x612>
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	0e9b      	lsrs	r3, r3, #26
 80020fc:	3301      	adds	r3, #1
 80020fe:	f003 031f 	and.w	r3, r3, #31
 8002102:	2101      	movs	r1, #1
 8002104:	fa01 f303 	lsl.w	r3, r1, r3
 8002108:	e017      	b.n	800213a <HAL_ADC_ConfigChannel+0x642>
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002110:	6a3b      	ldr	r3, [r7, #32]
 8002112:	fa93 f3a3 	rbit	r3, r3
 8002116:	61fb      	str	r3, [r7, #28]
  return result;
 8002118:	69fb      	ldr	r3, [r7, #28]
 800211a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800211c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800211e:	2b00      	cmp	r3, #0
 8002120:	d101      	bne.n	8002126 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8002122:	2320      	movs	r3, #32
 8002124:	e003      	b.n	800212e <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8002126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002128:	fab3 f383 	clz	r3, r3
 800212c:	b2db      	uxtb	r3, r3
 800212e:	3301      	adds	r3, #1
 8002130:	f003 031f 	and.w	r3, r3, #31
 8002134:	2101      	movs	r1, #1
 8002136:	fa01 f303 	lsl.w	r3, r1, r3
 800213a:	ea42 0103 	orr.w	r1, r2, r3
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002146:	2b00      	cmp	r3, #0
 8002148:	d10d      	bne.n	8002166 <HAL_ADC_ConfigChannel+0x66e>
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	0e9b      	lsrs	r3, r3, #26
 8002150:	3301      	adds	r3, #1
 8002152:	f003 021f 	and.w	r2, r3, #31
 8002156:	4613      	mov	r3, r2
 8002158:	005b      	lsls	r3, r3, #1
 800215a:	4413      	add	r3, r2
 800215c:	3b1e      	subs	r3, #30
 800215e:	051b      	lsls	r3, r3, #20
 8002160:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002164:	e01e      	b.n	80021a4 <HAL_ADC_ConfigChannel+0x6ac>
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800216c:	697b      	ldr	r3, [r7, #20]
 800216e:	fa93 f3a3 	rbit	r3, r3
 8002172:	613b      	str	r3, [r7, #16]
  return result;
 8002174:	693b      	ldr	r3, [r7, #16]
 8002176:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002178:	69bb      	ldr	r3, [r7, #24]
 800217a:	2b00      	cmp	r3, #0
 800217c:	d104      	bne.n	8002188 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 800217e:	2320      	movs	r3, #32
 8002180:	e006      	b.n	8002190 <HAL_ADC_ConfigChannel+0x698>
 8002182:	bf00      	nop
 8002184:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002188:	69bb      	ldr	r3, [r7, #24]
 800218a:	fab3 f383 	clz	r3, r3
 800218e:	b2db      	uxtb	r3, r3
 8002190:	3301      	adds	r3, #1
 8002192:	f003 021f 	and.w	r2, r3, #31
 8002196:	4613      	mov	r3, r2
 8002198:	005b      	lsls	r3, r3, #1
 800219a:	4413      	add	r3, r2
 800219c:	3b1e      	subs	r3, #30
 800219e:	051b      	lsls	r3, r3, #20
 80021a0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80021a4:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80021a6:	683a      	ldr	r2, [r7, #0]
 80021a8:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80021aa:	4619      	mov	r1, r3
 80021ac:	f7ff f925 	bl	80013fa <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	681a      	ldr	r2, [r3, #0]
 80021b4:	4b3f      	ldr	r3, [pc, #252]	@ (80022b4 <HAL_ADC_ConfigChannel+0x7bc>)
 80021b6:	4013      	ands	r3, r2
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d071      	beq.n	80022a0 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80021bc:	483e      	ldr	r0, [pc, #248]	@ (80022b8 <HAL_ADC_ConfigChannel+0x7c0>)
 80021be:	f7ff f831 	bl	8001224 <LL_ADC_GetCommonPathInternalCh>
 80021c2:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	4a3c      	ldr	r2, [pc, #240]	@ (80022bc <HAL_ADC_ConfigChannel+0x7c4>)
 80021cc:	4293      	cmp	r3, r2
 80021ce:	d004      	beq.n	80021da <HAL_ADC_ConfigChannel+0x6e2>
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	4a3a      	ldr	r2, [pc, #232]	@ (80022c0 <HAL_ADC_ConfigChannel+0x7c8>)
 80021d6:	4293      	cmp	r3, r2
 80021d8:	d127      	bne.n	800222a <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80021da:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80021de:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d121      	bne.n	800222a <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80021ee:	d157      	bne.n	80022a0 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80021f0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80021f4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80021f8:	4619      	mov	r1, r3
 80021fa:	482f      	ldr	r0, [pc, #188]	@ (80022b8 <HAL_ADC_ConfigChannel+0x7c0>)
 80021fc:	f7fe ffff 	bl	80011fe <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002200:	4b30      	ldr	r3, [pc, #192]	@ (80022c4 <HAL_ADC_ConfigChannel+0x7cc>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	099b      	lsrs	r3, r3, #6
 8002206:	4a30      	ldr	r2, [pc, #192]	@ (80022c8 <HAL_ADC_ConfigChannel+0x7d0>)
 8002208:	fba2 2303 	umull	r2, r3, r2, r3
 800220c:	099b      	lsrs	r3, r3, #6
 800220e:	1c5a      	adds	r2, r3, #1
 8002210:	4613      	mov	r3, r2
 8002212:	005b      	lsls	r3, r3, #1
 8002214:	4413      	add	r3, r2
 8002216:	009b      	lsls	r3, r3, #2
 8002218:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800221a:	e002      	b.n	8002222 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	3b01      	subs	r3, #1
 8002220:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	2b00      	cmp	r3, #0
 8002226:	d1f9      	bne.n	800221c <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002228:	e03a      	b.n	80022a0 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	4a27      	ldr	r2, [pc, #156]	@ (80022cc <HAL_ADC_ConfigChannel+0x7d4>)
 8002230:	4293      	cmp	r3, r2
 8002232:	d113      	bne.n	800225c <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002234:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002238:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800223c:	2b00      	cmp	r3, #0
 800223e:	d10d      	bne.n	800225c <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	4a22      	ldr	r2, [pc, #136]	@ (80022d0 <HAL_ADC_ConfigChannel+0x7d8>)
 8002246:	4293      	cmp	r3, r2
 8002248:	d02a      	beq.n	80022a0 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800224a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800224e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002252:	4619      	mov	r1, r3
 8002254:	4818      	ldr	r0, [pc, #96]	@ (80022b8 <HAL_ADC_ConfigChannel+0x7c0>)
 8002256:	f7fe ffd2 	bl	80011fe <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800225a:	e021      	b.n	80022a0 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	4a1c      	ldr	r2, [pc, #112]	@ (80022d4 <HAL_ADC_ConfigChannel+0x7dc>)
 8002262:	4293      	cmp	r3, r2
 8002264:	d11c      	bne.n	80022a0 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002266:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800226a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800226e:	2b00      	cmp	r3, #0
 8002270:	d116      	bne.n	80022a0 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	4a16      	ldr	r2, [pc, #88]	@ (80022d0 <HAL_ADC_ConfigChannel+0x7d8>)
 8002278:	4293      	cmp	r3, r2
 800227a:	d011      	beq.n	80022a0 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800227c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002280:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002284:	4619      	mov	r1, r3
 8002286:	480c      	ldr	r0, [pc, #48]	@ (80022b8 <HAL_ADC_ConfigChannel+0x7c0>)
 8002288:	f7fe ffb9 	bl	80011fe <LL_ADC_SetCommonPathInternalCh>
 800228c:	e008      	b.n	80022a0 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002292:	f043 0220 	orr.w	r2, r3, #32
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800229a:	2301      	movs	r3, #1
 800229c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	2200      	movs	r2, #0
 80022a4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80022a8:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80022ac:	4618      	mov	r0, r3
 80022ae:	37d8      	adds	r7, #216	@ 0xd8
 80022b0:	46bd      	mov	sp, r7
 80022b2:	bd80      	pop	{r7, pc}
 80022b4:	80080000 	.word	0x80080000
 80022b8:	50000300 	.word	0x50000300
 80022bc:	c3210000 	.word	0xc3210000
 80022c0:	90c00010 	.word	0x90c00010
 80022c4:	20000010 	.word	0x20000010
 80022c8:	053e2d63 	.word	0x053e2d63
 80022cc:	c7520000 	.word	0xc7520000
 80022d0:	50000100 	.word	0x50000100
 80022d4:	cb840000 	.word	0xcb840000

080022d8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b084      	sub	sp, #16
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80022e0:	2300      	movs	r3, #0
 80022e2:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	4618      	mov	r0, r3
 80022ea:	f7ff f959 	bl	80015a0 <LL_ADC_IsEnabled>
 80022ee:	4603      	mov	r3, r0
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d169      	bne.n	80023c8 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	689a      	ldr	r2, [r3, #8]
 80022fa:	4b36      	ldr	r3, [pc, #216]	@ (80023d4 <ADC_Enable+0xfc>)
 80022fc:	4013      	ands	r3, r2
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d00d      	beq.n	800231e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002306:	f043 0210 	orr.w	r2, r3, #16
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002312:	f043 0201 	orr.w	r2, r3, #1
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800231a:	2301      	movs	r3, #1
 800231c:	e055      	b.n	80023ca <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	4618      	mov	r0, r3
 8002324:	f7ff f914 	bl	8001550 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002328:	482b      	ldr	r0, [pc, #172]	@ (80023d8 <ADC_Enable+0x100>)
 800232a:	f7fe ff7b 	bl	8001224 <LL_ADC_GetCommonPathInternalCh>
 800232e:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002330:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002334:	2b00      	cmp	r3, #0
 8002336:	d013      	beq.n	8002360 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002338:	4b28      	ldr	r3, [pc, #160]	@ (80023dc <ADC_Enable+0x104>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	099b      	lsrs	r3, r3, #6
 800233e:	4a28      	ldr	r2, [pc, #160]	@ (80023e0 <ADC_Enable+0x108>)
 8002340:	fba2 2303 	umull	r2, r3, r2, r3
 8002344:	099b      	lsrs	r3, r3, #6
 8002346:	1c5a      	adds	r2, r3, #1
 8002348:	4613      	mov	r3, r2
 800234a:	005b      	lsls	r3, r3, #1
 800234c:	4413      	add	r3, r2
 800234e:	009b      	lsls	r3, r3, #2
 8002350:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002352:	e002      	b.n	800235a <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002354:	68bb      	ldr	r3, [r7, #8]
 8002356:	3b01      	subs	r3, #1
 8002358:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800235a:	68bb      	ldr	r3, [r7, #8]
 800235c:	2b00      	cmp	r3, #0
 800235e:	d1f9      	bne.n	8002354 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002360:	f7fe ff0c 	bl	800117c <HAL_GetTick>
 8002364:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002366:	e028      	b.n	80023ba <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	4618      	mov	r0, r3
 800236e:	f7ff f917 	bl	80015a0 <LL_ADC_IsEnabled>
 8002372:	4603      	mov	r3, r0
 8002374:	2b00      	cmp	r3, #0
 8002376:	d104      	bne.n	8002382 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	4618      	mov	r0, r3
 800237e:	f7ff f8e7 	bl	8001550 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002382:	f7fe fefb 	bl	800117c <HAL_GetTick>
 8002386:	4602      	mov	r2, r0
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	1ad3      	subs	r3, r2, r3
 800238c:	2b02      	cmp	r3, #2
 800238e:	d914      	bls.n	80023ba <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f003 0301 	and.w	r3, r3, #1
 800239a:	2b01      	cmp	r3, #1
 800239c:	d00d      	beq.n	80023ba <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023a2:	f043 0210 	orr.w	r2, r3, #16
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80023ae:	f043 0201 	orr.w	r2, r3, #1
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80023b6:	2301      	movs	r3, #1
 80023b8:	e007      	b.n	80023ca <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f003 0301 	and.w	r3, r3, #1
 80023c4:	2b01      	cmp	r3, #1
 80023c6:	d1cf      	bne.n	8002368 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80023c8:	2300      	movs	r3, #0
}
 80023ca:	4618      	mov	r0, r3
 80023cc:	3710      	adds	r7, #16
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}
 80023d2:	bf00      	nop
 80023d4:	8000003f 	.word	0x8000003f
 80023d8:	50000300 	.word	0x50000300
 80023dc:	20000010 	.word	0x20000010
 80023e0:	053e2d63 	.word	0x053e2d63

080023e4 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b084      	sub	sp, #16
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	4618      	mov	r0, r3
 80023f2:	f7ff f8e8 	bl	80015c6 <LL_ADC_IsDisableOngoing>
 80023f6:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	4618      	mov	r0, r3
 80023fe:	f7ff f8cf 	bl	80015a0 <LL_ADC_IsEnabled>
 8002402:	4603      	mov	r3, r0
 8002404:	2b00      	cmp	r3, #0
 8002406:	d047      	beq.n	8002498 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	2b00      	cmp	r3, #0
 800240c:	d144      	bne.n	8002498 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	689b      	ldr	r3, [r3, #8]
 8002414:	f003 030d 	and.w	r3, r3, #13
 8002418:	2b01      	cmp	r3, #1
 800241a:	d10c      	bne.n	8002436 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	4618      	mov	r0, r3
 8002422:	f7ff f8a9 	bl	8001578 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	2203      	movs	r2, #3
 800242c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800242e:	f7fe fea5 	bl	800117c <HAL_GetTick>
 8002432:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002434:	e029      	b.n	800248a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800243a:	f043 0210 	orr.w	r2, r3, #16
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002446:	f043 0201 	orr.w	r2, r3, #1
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 800244e:	2301      	movs	r3, #1
 8002450:	e023      	b.n	800249a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002452:	f7fe fe93 	bl	800117c <HAL_GetTick>
 8002456:	4602      	mov	r2, r0
 8002458:	68bb      	ldr	r3, [r7, #8]
 800245a:	1ad3      	subs	r3, r2, r3
 800245c:	2b02      	cmp	r3, #2
 800245e:	d914      	bls.n	800248a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	689b      	ldr	r3, [r3, #8]
 8002466:	f003 0301 	and.w	r3, r3, #1
 800246a:	2b00      	cmp	r3, #0
 800246c:	d00d      	beq.n	800248a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002472:	f043 0210 	orr.w	r2, r3, #16
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800247e:	f043 0201 	orr.w	r2, r3, #1
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8002486:	2301      	movs	r3, #1
 8002488:	e007      	b.n	800249a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	689b      	ldr	r3, [r3, #8]
 8002490:	f003 0301 	and.w	r3, r3, #1
 8002494:	2b00      	cmp	r3, #0
 8002496:	d1dc      	bne.n	8002452 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002498:	2300      	movs	r3, #0
}
 800249a:	4618      	mov	r0, r3
 800249c:	3710      	adds	r7, #16
 800249e:	46bd      	mov	sp, r7
 80024a0:	bd80      	pop	{r7, pc}

080024a2 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80024a2:	b580      	push	{r7, lr}
 80024a4:	b084      	sub	sp, #16
 80024a6:	af00      	add	r7, sp, #0
 80024a8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024ae:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024b4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d14b      	bne.n	8002554 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024c0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f003 0308 	and.w	r3, r3, #8
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d021      	beq.n	800251a <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	4618      	mov	r0, r3
 80024dc:	f7fe ff4e 	bl	800137c <LL_ADC_REG_IsTriggerSourceSWStart>
 80024e0:	4603      	mov	r3, r0
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d032      	beq.n	800254c <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	68db      	ldr	r3, [r3, #12]
 80024ec:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d12b      	bne.n	800254c <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024f8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002504:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002508:	2b00      	cmp	r3, #0
 800250a:	d11f      	bne.n	800254c <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002510:	f043 0201 	orr.w	r2, r3, #1
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002518:	e018      	b.n	800254c <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	68db      	ldr	r3, [r3, #12]
 8002520:	f003 0302 	and.w	r3, r3, #2
 8002524:	2b00      	cmp	r3, #0
 8002526:	d111      	bne.n	800254c <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800252c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002538:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800253c:	2b00      	cmp	r3, #0
 800253e:	d105      	bne.n	800254c <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002544:	f043 0201 	orr.w	r2, r3, #1
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800254c:	68f8      	ldr	r0, [r7, #12]
 800254e:	f004 f8e3 	bl	8006718 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002552:	e00e      	b.n	8002572 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002558:	f003 0310 	and.w	r3, r3, #16
 800255c:	2b00      	cmp	r3, #0
 800255e:	d003      	beq.n	8002568 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8002560:	68f8      	ldr	r0, [r7, #12]
 8002562:	f7ff fabf 	bl	8001ae4 <HAL_ADC_ErrorCallback>
}
 8002566:	e004      	b.n	8002572 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800256c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800256e:	6878      	ldr	r0, [r7, #4]
 8002570:	4798      	blx	r3
}
 8002572:	bf00      	nop
 8002574:	3710      	adds	r7, #16
 8002576:	46bd      	mov	sp, r7
 8002578:	bd80      	pop	{r7, pc}

0800257a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800257a:	b580      	push	{r7, lr}
 800257c:	b084      	sub	sp, #16
 800257e:	af00      	add	r7, sp, #0
 8002580:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002586:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002588:	68f8      	ldr	r0, [r7, #12]
 800258a:	f7ff faa1 	bl	8001ad0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800258e:	bf00      	nop
 8002590:	3710      	adds	r7, #16
 8002592:	46bd      	mov	sp, r7
 8002594:	bd80      	pop	{r7, pc}

08002596 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002596:	b580      	push	{r7, lr}
 8002598:	b084      	sub	sp, #16
 800259a:	af00      	add	r7, sp, #0
 800259c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025a2:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025a8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025b4:	f043 0204 	orr.w	r2, r3, #4
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80025bc:	68f8      	ldr	r0, [r7, #12]
 80025be:	f7ff fa91 	bl	8001ae4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80025c2:	bf00      	nop
 80025c4:	3710      	adds	r7, #16
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}

080025ca <LL_ADC_IsEnabled>:
{
 80025ca:	b480      	push	{r7}
 80025cc:	b083      	sub	sp, #12
 80025ce:	af00      	add	r7, sp, #0
 80025d0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	689b      	ldr	r3, [r3, #8]
 80025d6:	f003 0301 	and.w	r3, r3, #1
 80025da:	2b01      	cmp	r3, #1
 80025dc:	d101      	bne.n	80025e2 <LL_ADC_IsEnabled+0x18>
 80025de:	2301      	movs	r3, #1
 80025e0:	e000      	b.n	80025e4 <LL_ADC_IsEnabled+0x1a>
 80025e2:	2300      	movs	r3, #0
}
 80025e4:	4618      	mov	r0, r3
 80025e6:	370c      	adds	r7, #12
 80025e8:	46bd      	mov	sp, r7
 80025ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ee:	4770      	bx	lr

080025f0 <LL_ADC_StartCalibration>:
{
 80025f0:	b480      	push	{r7}
 80025f2:	b083      	sub	sp, #12
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
 80025f8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	689b      	ldr	r3, [r3, #8]
 80025fe:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8002602:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002606:	683a      	ldr	r2, [r7, #0]
 8002608:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800260c:	4313      	orrs	r3, r2
 800260e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	609a      	str	r2, [r3, #8]
}
 8002616:	bf00      	nop
 8002618:	370c      	adds	r7, #12
 800261a:	46bd      	mov	sp, r7
 800261c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002620:	4770      	bx	lr

08002622 <LL_ADC_IsCalibrationOnGoing>:
{
 8002622:	b480      	push	{r7}
 8002624:	b083      	sub	sp, #12
 8002626:	af00      	add	r7, sp, #0
 8002628:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	689b      	ldr	r3, [r3, #8]
 800262e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002632:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002636:	d101      	bne.n	800263c <LL_ADC_IsCalibrationOnGoing+0x1a>
 8002638:	2301      	movs	r3, #1
 800263a:	e000      	b.n	800263e <LL_ADC_IsCalibrationOnGoing+0x1c>
 800263c:	2300      	movs	r3, #0
}
 800263e:	4618      	mov	r0, r3
 8002640:	370c      	adds	r7, #12
 8002642:	46bd      	mov	sp, r7
 8002644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002648:	4770      	bx	lr

0800264a <LL_ADC_REG_IsConversionOngoing>:
{
 800264a:	b480      	push	{r7}
 800264c:	b083      	sub	sp, #12
 800264e:	af00      	add	r7, sp, #0
 8002650:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	689b      	ldr	r3, [r3, #8]
 8002656:	f003 0304 	and.w	r3, r3, #4
 800265a:	2b04      	cmp	r3, #4
 800265c:	d101      	bne.n	8002662 <LL_ADC_REG_IsConversionOngoing+0x18>
 800265e:	2301      	movs	r3, #1
 8002660:	e000      	b.n	8002664 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002662:	2300      	movs	r3, #0
}
 8002664:	4618      	mov	r0, r3
 8002666:	370c      	adds	r7, #12
 8002668:	46bd      	mov	sp, r7
 800266a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266e:	4770      	bx	lr

08002670 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b084      	sub	sp, #16
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
 8002678:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800267a:	2300      	movs	r3, #0
 800267c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002684:	2b01      	cmp	r3, #1
 8002686:	d101      	bne.n	800268c <HAL_ADCEx_Calibration_Start+0x1c>
 8002688:	2302      	movs	r3, #2
 800268a:	e04d      	b.n	8002728 <HAL_ADCEx_Calibration_Start+0xb8>
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2201      	movs	r2, #1
 8002690:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002694:	6878      	ldr	r0, [r7, #4]
 8002696:	f7ff fea5 	bl	80023e4 <ADC_Disable>
 800269a:	4603      	mov	r3, r0
 800269c:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800269e:	7bfb      	ldrb	r3, [r7, #15]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d136      	bne.n	8002712 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026a8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80026ac:	f023 0302 	bic.w	r3, r3, #2
 80026b0:	f043 0202 	orr.w	r2, r3, #2
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	6839      	ldr	r1, [r7, #0]
 80026be:	4618      	mov	r0, r3
 80026c0:	f7ff ff96 	bl	80025f0 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80026c4:	e014      	b.n	80026f0 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 80026c6:	68bb      	ldr	r3, [r7, #8]
 80026c8:	3301      	adds	r3, #1
 80026ca:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80026cc:	68bb      	ldr	r3, [r7, #8]
 80026ce:	4a18      	ldr	r2, [pc, #96]	@ (8002730 <HAL_ADCEx_Calibration_Start+0xc0>)
 80026d0:	4293      	cmp	r3, r2
 80026d2:	d90d      	bls.n	80026f0 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026d8:	f023 0312 	bic.w	r3, r3, #18
 80026dc:	f043 0210 	orr.w	r2, r3, #16
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	2200      	movs	r2, #0
 80026e8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 80026ec:	2301      	movs	r3, #1
 80026ee:	e01b      	b.n	8002728 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4618      	mov	r0, r3
 80026f6:	f7ff ff94 	bl	8002622 <LL_ADC_IsCalibrationOnGoing>
 80026fa:	4603      	mov	r3, r0
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d1e2      	bne.n	80026c6 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002704:	f023 0303 	bic.w	r3, r3, #3
 8002708:	f043 0201 	orr.w	r2, r3, #1
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002710:	e005      	b.n	800271e <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002716:	f043 0210 	orr.w	r2, r3, #16
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	2200      	movs	r2, #0
 8002722:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8002726:	7bfb      	ldrb	r3, [r7, #15]
}
 8002728:	4618      	mov	r0, r3
 800272a:	3710      	adds	r7, #16
 800272c:	46bd      	mov	sp, r7
 800272e:	bd80      	pop	{r7, pc}
 8002730:	0004de01 	.word	0x0004de01

08002734 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8002734:	b590      	push	{r4, r7, lr}
 8002736:	b0a1      	sub	sp, #132	@ 0x84
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
 800273c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800273e:	2300      	movs	r3, #0
 8002740:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800274a:	2b01      	cmp	r3, #1
 800274c:	d101      	bne.n	8002752 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800274e:	2302      	movs	r3, #2
 8002750:	e08b      	b.n	800286a <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	2201      	movs	r2, #1
 8002756:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800275a:	2300      	movs	r3, #0
 800275c:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800275e:	2300      	movs	r3, #0
 8002760:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800276a:	d102      	bne.n	8002772 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800276c:	4b41      	ldr	r3, [pc, #260]	@ (8002874 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800276e:	60bb      	str	r3, [r7, #8]
 8002770:	e001      	b.n	8002776 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002772:	2300      	movs	r3, #0
 8002774:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8002776:	68bb      	ldr	r3, [r7, #8]
 8002778:	2b00      	cmp	r3, #0
 800277a:	d10b      	bne.n	8002794 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002780:	f043 0220 	orr.w	r2, r3, #32
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2200      	movs	r2, #0
 800278c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8002790:	2301      	movs	r3, #1
 8002792:	e06a      	b.n	800286a <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8002794:	68bb      	ldr	r3, [r7, #8]
 8002796:	4618      	mov	r0, r3
 8002798:	f7ff ff57 	bl	800264a <LL_ADC_REG_IsConversionOngoing>
 800279c:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	4618      	mov	r0, r3
 80027a4:	f7ff ff51 	bl	800264a <LL_ADC_REG_IsConversionOngoing>
 80027a8:	4603      	mov	r3, r0
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d14c      	bne.n	8002848 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80027ae:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d149      	bne.n	8002848 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80027b4:	4b30      	ldr	r3, [pc, #192]	@ (8002878 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 80027b6:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d028      	beq.n	8002812 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80027c0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80027c2:	689b      	ldr	r3, [r3, #8]
 80027c4:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	6859      	ldr	r1, [r3, #4]
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80027d2:	035b      	lsls	r3, r3, #13
 80027d4:	430b      	orrs	r3, r1
 80027d6:	431a      	orrs	r2, r3
 80027d8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80027da:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80027dc:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80027e0:	f7ff fef3 	bl	80025ca <LL_ADC_IsEnabled>
 80027e4:	4604      	mov	r4, r0
 80027e6:	4823      	ldr	r0, [pc, #140]	@ (8002874 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80027e8:	f7ff feef 	bl	80025ca <LL_ADC_IsEnabled>
 80027ec:	4603      	mov	r3, r0
 80027ee:	4323      	orrs	r3, r4
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d133      	bne.n	800285c <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80027f4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80027f6:	689b      	ldr	r3, [r3, #8]
 80027f8:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80027fc:	f023 030f 	bic.w	r3, r3, #15
 8002800:	683a      	ldr	r2, [r7, #0]
 8002802:	6811      	ldr	r1, [r2, #0]
 8002804:	683a      	ldr	r2, [r7, #0]
 8002806:	6892      	ldr	r2, [r2, #8]
 8002808:	430a      	orrs	r2, r1
 800280a:	431a      	orrs	r2, r3
 800280c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800280e:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002810:	e024      	b.n	800285c <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002812:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002814:	689b      	ldr	r3, [r3, #8]
 8002816:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800281a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800281c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800281e:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002822:	f7ff fed2 	bl	80025ca <LL_ADC_IsEnabled>
 8002826:	4604      	mov	r4, r0
 8002828:	4812      	ldr	r0, [pc, #72]	@ (8002874 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800282a:	f7ff fece 	bl	80025ca <LL_ADC_IsEnabled>
 800282e:	4603      	mov	r3, r0
 8002830:	4323      	orrs	r3, r4
 8002832:	2b00      	cmp	r3, #0
 8002834:	d112      	bne.n	800285c <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002836:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002838:	689b      	ldr	r3, [r3, #8]
 800283a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800283e:	f023 030f 	bic.w	r3, r3, #15
 8002842:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8002844:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002846:	e009      	b.n	800285c <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800284c:	f043 0220 	orr.w	r2, r3, #32
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002854:	2301      	movs	r3, #1
 8002856:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800285a:	e000      	b.n	800285e <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800285c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	2200      	movs	r2, #0
 8002862:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8002866:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800286a:	4618      	mov	r0, r3
 800286c:	3784      	adds	r7, #132	@ 0x84
 800286e:	46bd      	mov	sp, r7
 8002870:	bd90      	pop	{r4, r7, pc}
 8002872:	bf00      	nop
 8002874:	50000100 	.word	0x50000100
 8002878:	50000300 	.word	0x50000300

0800287c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800287c:	b480      	push	{r7}
 800287e:	b085      	sub	sp, #20
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	f003 0307 	and.w	r3, r3, #7
 800288a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800288c:	4b0c      	ldr	r3, [pc, #48]	@ (80028c0 <__NVIC_SetPriorityGrouping+0x44>)
 800288e:	68db      	ldr	r3, [r3, #12]
 8002890:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002892:	68ba      	ldr	r2, [r7, #8]
 8002894:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002898:	4013      	ands	r3, r2
 800289a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80028a0:	68bb      	ldr	r3, [r7, #8]
 80028a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80028a4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80028a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80028ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80028ae:	4a04      	ldr	r2, [pc, #16]	@ (80028c0 <__NVIC_SetPriorityGrouping+0x44>)
 80028b0:	68bb      	ldr	r3, [r7, #8]
 80028b2:	60d3      	str	r3, [r2, #12]
}
 80028b4:	bf00      	nop
 80028b6:	3714      	adds	r7, #20
 80028b8:	46bd      	mov	sp, r7
 80028ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028be:	4770      	bx	lr
 80028c0:	e000ed00 	.word	0xe000ed00

080028c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80028c4:	b480      	push	{r7}
 80028c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80028c8:	4b04      	ldr	r3, [pc, #16]	@ (80028dc <__NVIC_GetPriorityGrouping+0x18>)
 80028ca:	68db      	ldr	r3, [r3, #12]
 80028cc:	0a1b      	lsrs	r3, r3, #8
 80028ce:	f003 0307 	and.w	r3, r3, #7
}
 80028d2:	4618      	mov	r0, r3
 80028d4:	46bd      	mov	sp, r7
 80028d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028da:	4770      	bx	lr
 80028dc:	e000ed00 	.word	0xe000ed00

080028e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028e0:	b480      	push	{r7}
 80028e2:	b083      	sub	sp, #12
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	4603      	mov	r3, r0
 80028e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	db0b      	blt.n	800290a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028f2:	79fb      	ldrb	r3, [r7, #7]
 80028f4:	f003 021f 	and.w	r2, r3, #31
 80028f8:	4907      	ldr	r1, [pc, #28]	@ (8002918 <__NVIC_EnableIRQ+0x38>)
 80028fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028fe:	095b      	lsrs	r3, r3, #5
 8002900:	2001      	movs	r0, #1
 8002902:	fa00 f202 	lsl.w	r2, r0, r2
 8002906:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800290a:	bf00      	nop
 800290c:	370c      	adds	r7, #12
 800290e:	46bd      	mov	sp, r7
 8002910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002914:	4770      	bx	lr
 8002916:	bf00      	nop
 8002918:	e000e100 	.word	0xe000e100

0800291c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800291c:	b480      	push	{r7}
 800291e:	b083      	sub	sp, #12
 8002920:	af00      	add	r7, sp, #0
 8002922:	4603      	mov	r3, r0
 8002924:	6039      	str	r1, [r7, #0]
 8002926:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002928:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800292c:	2b00      	cmp	r3, #0
 800292e:	db0a      	blt.n	8002946 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	b2da      	uxtb	r2, r3
 8002934:	490c      	ldr	r1, [pc, #48]	@ (8002968 <__NVIC_SetPriority+0x4c>)
 8002936:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800293a:	0112      	lsls	r2, r2, #4
 800293c:	b2d2      	uxtb	r2, r2
 800293e:	440b      	add	r3, r1
 8002940:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002944:	e00a      	b.n	800295c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	b2da      	uxtb	r2, r3
 800294a:	4908      	ldr	r1, [pc, #32]	@ (800296c <__NVIC_SetPriority+0x50>)
 800294c:	79fb      	ldrb	r3, [r7, #7]
 800294e:	f003 030f 	and.w	r3, r3, #15
 8002952:	3b04      	subs	r3, #4
 8002954:	0112      	lsls	r2, r2, #4
 8002956:	b2d2      	uxtb	r2, r2
 8002958:	440b      	add	r3, r1
 800295a:	761a      	strb	r2, [r3, #24]
}
 800295c:	bf00      	nop
 800295e:	370c      	adds	r7, #12
 8002960:	46bd      	mov	sp, r7
 8002962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002966:	4770      	bx	lr
 8002968:	e000e100 	.word	0xe000e100
 800296c:	e000ed00 	.word	0xe000ed00

08002970 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002970:	b480      	push	{r7}
 8002972:	b089      	sub	sp, #36	@ 0x24
 8002974:	af00      	add	r7, sp, #0
 8002976:	60f8      	str	r0, [r7, #12]
 8002978:	60b9      	str	r1, [r7, #8]
 800297a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	f003 0307 	and.w	r3, r3, #7
 8002982:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002984:	69fb      	ldr	r3, [r7, #28]
 8002986:	f1c3 0307 	rsb	r3, r3, #7
 800298a:	2b04      	cmp	r3, #4
 800298c:	bf28      	it	cs
 800298e:	2304      	movcs	r3, #4
 8002990:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002992:	69fb      	ldr	r3, [r7, #28]
 8002994:	3304      	adds	r3, #4
 8002996:	2b06      	cmp	r3, #6
 8002998:	d902      	bls.n	80029a0 <NVIC_EncodePriority+0x30>
 800299a:	69fb      	ldr	r3, [r7, #28]
 800299c:	3b03      	subs	r3, #3
 800299e:	e000      	b.n	80029a2 <NVIC_EncodePriority+0x32>
 80029a0:	2300      	movs	r3, #0
 80029a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029a4:	f04f 32ff 	mov.w	r2, #4294967295
 80029a8:	69bb      	ldr	r3, [r7, #24]
 80029aa:	fa02 f303 	lsl.w	r3, r2, r3
 80029ae:	43da      	mvns	r2, r3
 80029b0:	68bb      	ldr	r3, [r7, #8]
 80029b2:	401a      	ands	r2, r3
 80029b4:	697b      	ldr	r3, [r7, #20]
 80029b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80029b8:	f04f 31ff 	mov.w	r1, #4294967295
 80029bc:	697b      	ldr	r3, [r7, #20]
 80029be:	fa01 f303 	lsl.w	r3, r1, r3
 80029c2:	43d9      	mvns	r1, r3
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029c8:	4313      	orrs	r3, r2
         );
}
 80029ca:	4618      	mov	r0, r3
 80029cc:	3724      	adds	r7, #36	@ 0x24
 80029ce:	46bd      	mov	sp, r7
 80029d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d4:	4770      	bx	lr
	...

080029d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b082      	sub	sp, #8
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	3b01      	subs	r3, #1
 80029e4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80029e8:	d301      	bcc.n	80029ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80029ea:	2301      	movs	r3, #1
 80029ec:	e00f      	b.n	8002a0e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80029ee:	4a0a      	ldr	r2, [pc, #40]	@ (8002a18 <SysTick_Config+0x40>)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	3b01      	subs	r3, #1
 80029f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80029f6:	210f      	movs	r1, #15
 80029f8:	f04f 30ff 	mov.w	r0, #4294967295
 80029fc:	f7ff ff8e 	bl	800291c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a00:	4b05      	ldr	r3, [pc, #20]	@ (8002a18 <SysTick_Config+0x40>)
 8002a02:	2200      	movs	r2, #0
 8002a04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a06:	4b04      	ldr	r3, [pc, #16]	@ (8002a18 <SysTick_Config+0x40>)
 8002a08:	2207      	movs	r2, #7
 8002a0a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a0c:	2300      	movs	r3, #0
}
 8002a0e:	4618      	mov	r0, r3
 8002a10:	3708      	adds	r7, #8
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bd80      	pop	{r7, pc}
 8002a16:	bf00      	nop
 8002a18:	e000e010 	.word	0xe000e010

08002a1c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b082      	sub	sp, #8
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a24:	6878      	ldr	r0, [r7, #4]
 8002a26:	f7ff ff29 	bl	800287c <__NVIC_SetPriorityGrouping>
}
 8002a2a:	bf00      	nop
 8002a2c:	3708      	adds	r7, #8
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bd80      	pop	{r7, pc}

08002a32 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a32:	b580      	push	{r7, lr}
 8002a34:	b086      	sub	sp, #24
 8002a36:	af00      	add	r7, sp, #0
 8002a38:	4603      	mov	r3, r0
 8002a3a:	60b9      	str	r1, [r7, #8]
 8002a3c:	607a      	str	r2, [r7, #4]
 8002a3e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002a40:	f7ff ff40 	bl	80028c4 <__NVIC_GetPriorityGrouping>
 8002a44:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a46:	687a      	ldr	r2, [r7, #4]
 8002a48:	68b9      	ldr	r1, [r7, #8]
 8002a4a:	6978      	ldr	r0, [r7, #20]
 8002a4c:	f7ff ff90 	bl	8002970 <NVIC_EncodePriority>
 8002a50:	4602      	mov	r2, r0
 8002a52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a56:	4611      	mov	r1, r2
 8002a58:	4618      	mov	r0, r3
 8002a5a:	f7ff ff5f 	bl	800291c <__NVIC_SetPriority>
}
 8002a5e:	bf00      	nop
 8002a60:	3718      	adds	r7, #24
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bd80      	pop	{r7, pc}

08002a66 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a66:	b580      	push	{r7, lr}
 8002a68:	b082      	sub	sp, #8
 8002a6a:	af00      	add	r7, sp, #0
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a74:	4618      	mov	r0, r3
 8002a76:	f7ff ff33 	bl	80028e0 <__NVIC_EnableIRQ>
}
 8002a7a:	bf00      	nop
 8002a7c:	3708      	adds	r7, #8
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd80      	pop	{r7, pc}

08002a82 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a82:	b580      	push	{r7, lr}
 8002a84:	b082      	sub	sp, #8
 8002a86:	af00      	add	r7, sp, #0
 8002a88:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a8a:	6878      	ldr	r0, [r7, #4]
 8002a8c:	f7ff ffa4 	bl	80029d8 <SysTick_Config>
 8002a90:	4603      	mov	r3, r0
}
 8002a92:	4618      	mov	r0, r3
 8002a94:	3708      	adds	r7, #8
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bd80      	pop	{r7, pc}
	...

08002a9c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b084      	sub	sp, #16
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d101      	bne.n	8002aae <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002aaa:	2301      	movs	r3, #1
 8002aac:	e08d      	b.n	8002bca <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	461a      	mov	r2, r3
 8002ab4:	4b47      	ldr	r3, [pc, #284]	@ (8002bd4 <HAL_DMA_Init+0x138>)
 8002ab6:	429a      	cmp	r2, r3
 8002ab8:	d80f      	bhi.n	8002ada <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	461a      	mov	r2, r3
 8002ac0:	4b45      	ldr	r3, [pc, #276]	@ (8002bd8 <HAL_DMA_Init+0x13c>)
 8002ac2:	4413      	add	r3, r2
 8002ac4:	4a45      	ldr	r2, [pc, #276]	@ (8002bdc <HAL_DMA_Init+0x140>)
 8002ac6:	fba2 2303 	umull	r2, r3, r2, r3
 8002aca:	091b      	lsrs	r3, r3, #4
 8002acc:	009a      	lsls	r2, r3, #2
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	4a42      	ldr	r2, [pc, #264]	@ (8002be0 <HAL_DMA_Init+0x144>)
 8002ad6:	641a      	str	r2, [r3, #64]	@ 0x40
 8002ad8:	e00e      	b.n	8002af8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	461a      	mov	r2, r3
 8002ae0:	4b40      	ldr	r3, [pc, #256]	@ (8002be4 <HAL_DMA_Init+0x148>)
 8002ae2:	4413      	add	r3, r2
 8002ae4:	4a3d      	ldr	r2, [pc, #244]	@ (8002bdc <HAL_DMA_Init+0x140>)
 8002ae6:	fba2 2303 	umull	r2, r3, r2, r3
 8002aea:	091b      	lsrs	r3, r3, #4
 8002aec:	009a      	lsls	r2, r3, #2
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	4a3c      	ldr	r2, [pc, #240]	@ (8002be8 <HAL_DMA_Init+0x14c>)
 8002af6:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2202      	movs	r2, #2
 8002afc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8002b0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002b12:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002b1c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	691b      	ldr	r3, [r3, #16]
 8002b22:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b28:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	699b      	ldr	r3, [r3, #24]
 8002b2e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b34:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6a1b      	ldr	r3, [r3, #32]
 8002b3a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002b3c:	68fa      	ldr	r2, [r7, #12]
 8002b3e:	4313      	orrs	r3, r2
 8002b40:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	68fa      	ldr	r2, [r7, #12]
 8002b48:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002b4a:	6878      	ldr	r0, [r7, #4]
 8002b4c:	f000 f9b6 	bl	8002ebc <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	689b      	ldr	r3, [r3, #8]
 8002b54:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002b58:	d102      	bne.n	8002b60 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	685a      	ldr	r2, [r3, #4]
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b68:	b2d2      	uxtb	r2, r2
 8002b6a:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b70:	687a      	ldr	r2, [r7, #4]
 8002b72:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002b74:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d010      	beq.n	8002ba0 <HAL_DMA_Init+0x104>
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	685b      	ldr	r3, [r3, #4]
 8002b82:	2b04      	cmp	r3, #4
 8002b84:	d80c      	bhi.n	8002ba0 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002b86:	6878      	ldr	r0, [r7, #4]
 8002b88:	f000 f9d6 	bl	8002f38 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b90:	2200      	movs	r2, #0
 8002b92:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b98:	687a      	ldr	r2, [r7, #4]
 8002b9a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002b9c:	605a      	str	r2, [r3, #4]
 8002b9e:	e008      	b.n	8002bb2 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	2200      	movs	r2, #0
 8002baa:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2200      	movs	r2, #0
 8002bb0:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	2201      	movs	r2, #1
 8002bbc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002bc8:	2300      	movs	r3, #0
}
 8002bca:	4618      	mov	r0, r3
 8002bcc:	3710      	adds	r7, #16
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bd80      	pop	{r7, pc}
 8002bd2:	bf00      	nop
 8002bd4:	40020407 	.word	0x40020407
 8002bd8:	bffdfff8 	.word	0xbffdfff8
 8002bdc:	cccccccd 	.word	0xcccccccd
 8002be0:	40020000 	.word	0x40020000
 8002be4:	bffdfbf8 	.word	0xbffdfbf8
 8002be8:	40020400 	.word	0x40020400

08002bec <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b086      	sub	sp, #24
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	60f8      	str	r0, [r7, #12]
 8002bf4:	60b9      	str	r1, [r7, #8]
 8002bf6:	607a      	str	r2, [r7, #4]
 8002bf8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002c04:	2b01      	cmp	r3, #1
 8002c06:	d101      	bne.n	8002c0c <HAL_DMA_Start_IT+0x20>
 8002c08:	2302      	movs	r3, #2
 8002c0a:	e066      	b.n	8002cda <HAL_DMA_Start_IT+0xee>
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	2201      	movs	r2, #1
 8002c10:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002c1a:	b2db      	uxtb	r3, r3
 8002c1c:	2b01      	cmp	r3, #1
 8002c1e:	d155      	bne.n	8002ccc <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	2202      	movs	r2, #2
 8002c24:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	681a      	ldr	r2, [r3, #0]
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f022 0201 	bic.w	r2, r2, #1
 8002c3c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	687a      	ldr	r2, [r7, #4]
 8002c42:	68b9      	ldr	r1, [r7, #8]
 8002c44:	68f8      	ldr	r0, [r7, #12]
 8002c46:	f000 f8fb 	bl	8002e40 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d008      	beq.n	8002c64 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	681a      	ldr	r2, [r3, #0]
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f042 020e 	orr.w	r2, r2, #14
 8002c60:	601a      	str	r2, [r3, #0]
 8002c62:	e00f      	b.n	8002c84 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	681a      	ldr	r2, [r3, #0]
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f022 0204 	bic.w	r2, r2, #4
 8002c72:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	681a      	ldr	r2, [r3, #0]
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f042 020a 	orr.w	r2, r2, #10
 8002c82:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d007      	beq.n	8002ca2 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c96:	681a      	ldr	r2, [r3, #0]
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c9c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002ca0:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d007      	beq.n	8002cba <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cae:	681a      	ldr	r2, [r3, #0]
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cb4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002cb8:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	681a      	ldr	r2, [r3, #0]
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f042 0201 	orr.w	r2, r2, #1
 8002cc8:	601a      	str	r2, [r3, #0]
 8002cca:	e005      	b.n	8002cd8 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	2200      	movs	r2, #0
 8002cd0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002cd4:	2302      	movs	r3, #2
 8002cd6:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002cd8:	7dfb      	ldrb	r3, [r7, #23]
}
 8002cda:	4618      	mov	r0, r3
 8002cdc:	3718      	adds	r7, #24
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	bd80      	pop	{r7, pc}

08002ce2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002ce2:	b580      	push	{r7, lr}
 8002ce4:	b084      	sub	sp, #16
 8002ce6:	af00      	add	r7, sp, #0
 8002ce8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cfe:	f003 031f 	and.w	r3, r3, #31
 8002d02:	2204      	movs	r2, #4
 8002d04:	409a      	lsls	r2, r3
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	4013      	ands	r3, r2
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d026      	beq.n	8002d5c <HAL_DMA_IRQHandler+0x7a>
 8002d0e:	68bb      	ldr	r3, [r7, #8]
 8002d10:	f003 0304 	and.w	r3, r3, #4
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d021      	beq.n	8002d5c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f003 0320 	and.w	r3, r3, #32
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d107      	bne.n	8002d36 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	681a      	ldr	r2, [r3, #0]
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f022 0204 	bic.w	r2, r2, #4
 8002d34:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d3a:	f003 021f 	and.w	r2, r3, #31
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d42:	2104      	movs	r1, #4
 8002d44:	fa01 f202 	lsl.w	r2, r1, r2
 8002d48:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d071      	beq.n	8002e36 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d56:	6878      	ldr	r0, [r7, #4]
 8002d58:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002d5a:	e06c      	b.n	8002e36 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d60:	f003 031f 	and.w	r3, r3, #31
 8002d64:	2202      	movs	r2, #2
 8002d66:	409a      	lsls	r2, r3
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	4013      	ands	r3, r2
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d02e      	beq.n	8002dce <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8002d70:	68bb      	ldr	r3, [r7, #8]
 8002d72:	f003 0302 	and.w	r3, r3, #2
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d029      	beq.n	8002dce <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f003 0320 	and.w	r3, r3, #32
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d10b      	bne.n	8002da0 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	681a      	ldr	r2, [r3, #0]
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f022 020a 	bic.w	r2, r2, #10
 8002d96:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	2201      	movs	r2, #1
 8002d9c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002da4:	f003 021f 	and.w	r2, r3, #31
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dac:	2102      	movs	r1, #2
 8002dae:	fa01 f202 	lsl.w	r2, r1, r2
 8002db2:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2200      	movs	r2, #0
 8002db8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d038      	beq.n	8002e36 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dc8:	6878      	ldr	r0, [r7, #4]
 8002dca:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002dcc:	e033      	b.n	8002e36 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dd2:	f003 031f 	and.w	r3, r3, #31
 8002dd6:	2208      	movs	r2, #8
 8002dd8:	409a      	lsls	r2, r3
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	4013      	ands	r3, r2
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d02a      	beq.n	8002e38 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8002de2:	68bb      	ldr	r3, [r7, #8]
 8002de4:	f003 0308 	and.w	r3, r3, #8
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d025      	beq.n	8002e38 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	681a      	ldr	r2, [r3, #0]
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f022 020e 	bic.w	r2, r2, #14
 8002dfa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e00:	f003 021f 	and.w	r2, r3, #31
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e08:	2101      	movs	r1, #1
 8002e0a:	fa01 f202 	lsl.w	r2, r1, r2
 8002e0e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2201      	movs	r2, #1
 8002e14:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2201      	movs	r2, #1
 8002e1a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2200      	movs	r2, #0
 8002e22:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d004      	beq.n	8002e38 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e32:	6878      	ldr	r0, [r7, #4]
 8002e34:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002e36:	bf00      	nop
 8002e38:	bf00      	nop
}
 8002e3a:	3710      	adds	r7, #16
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	bd80      	pop	{r7, pc}

08002e40 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e40:	b480      	push	{r7}
 8002e42:	b085      	sub	sp, #20
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	60f8      	str	r0, [r7, #12]
 8002e48:	60b9      	str	r1, [r7, #8]
 8002e4a:	607a      	str	r2, [r7, #4]
 8002e4c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e52:	68fa      	ldr	r2, [r7, #12]
 8002e54:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002e56:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d004      	beq.n	8002e6a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e64:	68fa      	ldr	r2, [r7, #12]
 8002e66:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002e68:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e6e:	f003 021f 	and.w	r2, r3, #31
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e76:	2101      	movs	r1, #1
 8002e78:	fa01 f202 	lsl.w	r2, r1, r2
 8002e7c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	683a      	ldr	r2, [r7, #0]
 8002e84:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	689b      	ldr	r3, [r3, #8]
 8002e8a:	2b10      	cmp	r3, #16
 8002e8c:	d108      	bne.n	8002ea0 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	687a      	ldr	r2, [r7, #4]
 8002e94:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	68ba      	ldr	r2, [r7, #8]
 8002e9c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002e9e:	e007      	b.n	8002eb0 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	68ba      	ldr	r2, [r7, #8]
 8002ea6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	687a      	ldr	r2, [r7, #4]
 8002eae:	60da      	str	r2, [r3, #12]
}
 8002eb0:	bf00      	nop
 8002eb2:	3714      	adds	r7, #20
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eba:	4770      	bx	lr

08002ebc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	b087      	sub	sp, #28
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	461a      	mov	r2, r3
 8002eca:	4b16      	ldr	r3, [pc, #88]	@ (8002f24 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8002ecc:	429a      	cmp	r2, r3
 8002ece:	d802      	bhi.n	8002ed6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8002ed0:	4b15      	ldr	r3, [pc, #84]	@ (8002f28 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8002ed2:	617b      	str	r3, [r7, #20]
 8002ed4:	e001      	b.n	8002eda <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8002ed6:	4b15      	ldr	r3, [pc, #84]	@ (8002f2c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8002ed8:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8002eda:	697b      	ldr	r3, [r7, #20]
 8002edc:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	b2db      	uxtb	r3, r3
 8002ee4:	3b08      	subs	r3, #8
 8002ee6:	4a12      	ldr	r2, [pc, #72]	@ (8002f30 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8002ee8:	fba2 2303 	umull	r2, r3, r2, r3
 8002eec:	091b      	lsrs	r3, r3, #4
 8002eee:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ef4:	089b      	lsrs	r3, r3, #2
 8002ef6:	009a      	lsls	r2, r3, #2
 8002ef8:	693b      	ldr	r3, [r7, #16]
 8002efa:	4413      	add	r3, r2
 8002efc:	461a      	mov	r2, r3
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	4a0b      	ldr	r2, [pc, #44]	@ (8002f34 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8002f06:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	f003 031f 	and.w	r3, r3, #31
 8002f0e:	2201      	movs	r2, #1
 8002f10:	409a      	lsls	r2, r3
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8002f16:	bf00      	nop
 8002f18:	371c      	adds	r7, #28
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f20:	4770      	bx	lr
 8002f22:	bf00      	nop
 8002f24:	40020407 	.word	0x40020407
 8002f28:	40020800 	.word	0x40020800
 8002f2c:	40020820 	.word	0x40020820
 8002f30:	cccccccd 	.word	0xcccccccd
 8002f34:	40020880 	.word	0x40020880

08002f38 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	b085      	sub	sp, #20
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	b2db      	uxtb	r3, r3
 8002f46:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002f48:	68fa      	ldr	r2, [r7, #12]
 8002f4a:	4b0b      	ldr	r3, [pc, #44]	@ (8002f78 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002f4c:	4413      	add	r3, r2
 8002f4e:	009b      	lsls	r3, r3, #2
 8002f50:	461a      	mov	r2, r3
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	4a08      	ldr	r2, [pc, #32]	@ (8002f7c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8002f5a:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	3b01      	subs	r3, #1
 8002f60:	f003 031f 	and.w	r3, r3, #31
 8002f64:	2201      	movs	r2, #1
 8002f66:	409a      	lsls	r2, r3
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8002f6c:	bf00      	nop
 8002f6e:	3714      	adds	r7, #20
 8002f70:	46bd      	mov	sp, r7
 8002f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f76:	4770      	bx	lr
 8002f78:	1000823f 	.word	0x1000823f
 8002f7c:	40020940 	.word	0x40020940

08002f80 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f80:	b480      	push	{r7}
 8002f82:	b087      	sub	sp, #28
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
 8002f88:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002f8e:	e15a      	b.n	8003246 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	681a      	ldr	r2, [r3, #0]
 8002f94:	2101      	movs	r1, #1
 8002f96:	697b      	ldr	r3, [r7, #20]
 8002f98:	fa01 f303 	lsl.w	r3, r1, r3
 8002f9c:	4013      	ands	r3, r2
 8002f9e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	f000 814c 	beq.w	8003240 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	685b      	ldr	r3, [r3, #4]
 8002fac:	f003 0303 	and.w	r3, r3, #3
 8002fb0:	2b01      	cmp	r3, #1
 8002fb2:	d005      	beq.n	8002fc0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	685b      	ldr	r3, [r3, #4]
 8002fb8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002fbc:	2b02      	cmp	r3, #2
 8002fbe:	d130      	bne.n	8003022 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	689b      	ldr	r3, [r3, #8]
 8002fc4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002fc6:	697b      	ldr	r3, [r7, #20]
 8002fc8:	005b      	lsls	r3, r3, #1
 8002fca:	2203      	movs	r2, #3
 8002fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8002fd0:	43db      	mvns	r3, r3
 8002fd2:	693a      	ldr	r2, [r7, #16]
 8002fd4:	4013      	ands	r3, r2
 8002fd6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	68da      	ldr	r2, [r3, #12]
 8002fdc:	697b      	ldr	r3, [r7, #20]
 8002fde:	005b      	lsls	r3, r3, #1
 8002fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe4:	693a      	ldr	r2, [r7, #16]
 8002fe6:	4313      	orrs	r3, r2
 8002fe8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	693a      	ldr	r2, [r7, #16]
 8002fee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	685b      	ldr	r3, [r3, #4]
 8002ff4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002ff6:	2201      	movs	r2, #1
 8002ff8:	697b      	ldr	r3, [r7, #20]
 8002ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8002ffe:	43db      	mvns	r3, r3
 8003000:	693a      	ldr	r2, [r7, #16]
 8003002:	4013      	ands	r3, r2
 8003004:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	685b      	ldr	r3, [r3, #4]
 800300a:	091b      	lsrs	r3, r3, #4
 800300c:	f003 0201 	and.w	r2, r3, #1
 8003010:	697b      	ldr	r3, [r7, #20]
 8003012:	fa02 f303 	lsl.w	r3, r2, r3
 8003016:	693a      	ldr	r2, [r7, #16]
 8003018:	4313      	orrs	r3, r2
 800301a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	693a      	ldr	r2, [r7, #16]
 8003020:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	685b      	ldr	r3, [r3, #4]
 8003026:	f003 0303 	and.w	r3, r3, #3
 800302a:	2b03      	cmp	r3, #3
 800302c:	d017      	beq.n	800305e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	68db      	ldr	r3, [r3, #12]
 8003032:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003034:	697b      	ldr	r3, [r7, #20]
 8003036:	005b      	lsls	r3, r3, #1
 8003038:	2203      	movs	r2, #3
 800303a:	fa02 f303 	lsl.w	r3, r2, r3
 800303e:	43db      	mvns	r3, r3
 8003040:	693a      	ldr	r2, [r7, #16]
 8003042:	4013      	ands	r3, r2
 8003044:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	689a      	ldr	r2, [r3, #8]
 800304a:	697b      	ldr	r3, [r7, #20]
 800304c:	005b      	lsls	r3, r3, #1
 800304e:	fa02 f303 	lsl.w	r3, r2, r3
 8003052:	693a      	ldr	r2, [r7, #16]
 8003054:	4313      	orrs	r3, r2
 8003056:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	693a      	ldr	r2, [r7, #16]
 800305c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	f003 0303 	and.w	r3, r3, #3
 8003066:	2b02      	cmp	r3, #2
 8003068:	d123      	bne.n	80030b2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800306a:	697b      	ldr	r3, [r7, #20]
 800306c:	08da      	lsrs	r2, r3, #3
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	3208      	adds	r2, #8
 8003072:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003076:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003078:	697b      	ldr	r3, [r7, #20]
 800307a:	f003 0307 	and.w	r3, r3, #7
 800307e:	009b      	lsls	r3, r3, #2
 8003080:	220f      	movs	r2, #15
 8003082:	fa02 f303 	lsl.w	r3, r2, r3
 8003086:	43db      	mvns	r3, r3
 8003088:	693a      	ldr	r2, [r7, #16]
 800308a:	4013      	ands	r3, r2
 800308c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	691a      	ldr	r2, [r3, #16]
 8003092:	697b      	ldr	r3, [r7, #20]
 8003094:	f003 0307 	and.w	r3, r3, #7
 8003098:	009b      	lsls	r3, r3, #2
 800309a:	fa02 f303 	lsl.w	r3, r2, r3
 800309e:	693a      	ldr	r2, [r7, #16]
 80030a0:	4313      	orrs	r3, r2
 80030a2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80030a4:	697b      	ldr	r3, [r7, #20]
 80030a6:	08da      	lsrs	r2, r3, #3
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	3208      	adds	r2, #8
 80030ac:	6939      	ldr	r1, [r7, #16]
 80030ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80030b8:	697b      	ldr	r3, [r7, #20]
 80030ba:	005b      	lsls	r3, r3, #1
 80030bc:	2203      	movs	r2, #3
 80030be:	fa02 f303 	lsl.w	r3, r2, r3
 80030c2:	43db      	mvns	r3, r3
 80030c4:	693a      	ldr	r2, [r7, #16]
 80030c6:	4013      	ands	r3, r2
 80030c8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	685b      	ldr	r3, [r3, #4]
 80030ce:	f003 0203 	and.w	r2, r3, #3
 80030d2:	697b      	ldr	r3, [r7, #20]
 80030d4:	005b      	lsls	r3, r3, #1
 80030d6:	fa02 f303 	lsl.w	r3, r2, r3
 80030da:	693a      	ldr	r2, [r7, #16]
 80030dc:	4313      	orrs	r3, r2
 80030de:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	693a      	ldr	r2, [r7, #16]
 80030e4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	685b      	ldr	r3, [r3, #4]
 80030ea:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	f000 80a6 	beq.w	8003240 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030f4:	4b5b      	ldr	r3, [pc, #364]	@ (8003264 <HAL_GPIO_Init+0x2e4>)
 80030f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80030f8:	4a5a      	ldr	r2, [pc, #360]	@ (8003264 <HAL_GPIO_Init+0x2e4>)
 80030fa:	f043 0301 	orr.w	r3, r3, #1
 80030fe:	6613      	str	r3, [r2, #96]	@ 0x60
 8003100:	4b58      	ldr	r3, [pc, #352]	@ (8003264 <HAL_GPIO_Init+0x2e4>)
 8003102:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003104:	f003 0301 	and.w	r3, r3, #1
 8003108:	60bb      	str	r3, [r7, #8]
 800310a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800310c:	4a56      	ldr	r2, [pc, #344]	@ (8003268 <HAL_GPIO_Init+0x2e8>)
 800310e:	697b      	ldr	r3, [r7, #20]
 8003110:	089b      	lsrs	r3, r3, #2
 8003112:	3302      	adds	r3, #2
 8003114:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003118:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800311a:	697b      	ldr	r3, [r7, #20]
 800311c:	f003 0303 	and.w	r3, r3, #3
 8003120:	009b      	lsls	r3, r3, #2
 8003122:	220f      	movs	r2, #15
 8003124:	fa02 f303 	lsl.w	r3, r2, r3
 8003128:	43db      	mvns	r3, r3
 800312a:	693a      	ldr	r2, [r7, #16]
 800312c:	4013      	ands	r3, r2
 800312e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003136:	d01f      	beq.n	8003178 <HAL_GPIO_Init+0x1f8>
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	4a4c      	ldr	r2, [pc, #304]	@ (800326c <HAL_GPIO_Init+0x2ec>)
 800313c:	4293      	cmp	r3, r2
 800313e:	d019      	beq.n	8003174 <HAL_GPIO_Init+0x1f4>
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	4a4b      	ldr	r2, [pc, #300]	@ (8003270 <HAL_GPIO_Init+0x2f0>)
 8003144:	4293      	cmp	r3, r2
 8003146:	d013      	beq.n	8003170 <HAL_GPIO_Init+0x1f0>
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	4a4a      	ldr	r2, [pc, #296]	@ (8003274 <HAL_GPIO_Init+0x2f4>)
 800314c:	4293      	cmp	r3, r2
 800314e:	d00d      	beq.n	800316c <HAL_GPIO_Init+0x1ec>
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	4a49      	ldr	r2, [pc, #292]	@ (8003278 <HAL_GPIO_Init+0x2f8>)
 8003154:	4293      	cmp	r3, r2
 8003156:	d007      	beq.n	8003168 <HAL_GPIO_Init+0x1e8>
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	4a48      	ldr	r2, [pc, #288]	@ (800327c <HAL_GPIO_Init+0x2fc>)
 800315c:	4293      	cmp	r3, r2
 800315e:	d101      	bne.n	8003164 <HAL_GPIO_Init+0x1e4>
 8003160:	2305      	movs	r3, #5
 8003162:	e00a      	b.n	800317a <HAL_GPIO_Init+0x1fa>
 8003164:	2306      	movs	r3, #6
 8003166:	e008      	b.n	800317a <HAL_GPIO_Init+0x1fa>
 8003168:	2304      	movs	r3, #4
 800316a:	e006      	b.n	800317a <HAL_GPIO_Init+0x1fa>
 800316c:	2303      	movs	r3, #3
 800316e:	e004      	b.n	800317a <HAL_GPIO_Init+0x1fa>
 8003170:	2302      	movs	r3, #2
 8003172:	e002      	b.n	800317a <HAL_GPIO_Init+0x1fa>
 8003174:	2301      	movs	r3, #1
 8003176:	e000      	b.n	800317a <HAL_GPIO_Init+0x1fa>
 8003178:	2300      	movs	r3, #0
 800317a:	697a      	ldr	r2, [r7, #20]
 800317c:	f002 0203 	and.w	r2, r2, #3
 8003180:	0092      	lsls	r2, r2, #2
 8003182:	4093      	lsls	r3, r2
 8003184:	693a      	ldr	r2, [r7, #16]
 8003186:	4313      	orrs	r3, r2
 8003188:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800318a:	4937      	ldr	r1, [pc, #220]	@ (8003268 <HAL_GPIO_Init+0x2e8>)
 800318c:	697b      	ldr	r3, [r7, #20]
 800318e:	089b      	lsrs	r3, r3, #2
 8003190:	3302      	adds	r3, #2
 8003192:	693a      	ldr	r2, [r7, #16]
 8003194:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003198:	4b39      	ldr	r3, [pc, #228]	@ (8003280 <HAL_GPIO_Init+0x300>)
 800319a:	689b      	ldr	r3, [r3, #8]
 800319c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	43db      	mvns	r3, r3
 80031a2:	693a      	ldr	r2, [r7, #16]
 80031a4:	4013      	ands	r3, r2
 80031a6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80031a8:	683b      	ldr	r3, [r7, #0]
 80031aa:	685b      	ldr	r3, [r3, #4]
 80031ac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d003      	beq.n	80031bc <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80031b4:	693a      	ldr	r2, [r7, #16]
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	4313      	orrs	r3, r2
 80031ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80031bc:	4a30      	ldr	r2, [pc, #192]	@ (8003280 <HAL_GPIO_Init+0x300>)
 80031be:	693b      	ldr	r3, [r7, #16]
 80031c0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80031c2:	4b2f      	ldr	r3, [pc, #188]	@ (8003280 <HAL_GPIO_Init+0x300>)
 80031c4:	68db      	ldr	r3, [r3, #12]
 80031c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	43db      	mvns	r3, r3
 80031cc:	693a      	ldr	r2, [r7, #16]
 80031ce:	4013      	ands	r3, r2
 80031d0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80031d2:	683b      	ldr	r3, [r7, #0]
 80031d4:	685b      	ldr	r3, [r3, #4]
 80031d6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d003      	beq.n	80031e6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80031de:	693a      	ldr	r2, [r7, #16]
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	4313      	orrs	r3, r2
 80031e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80031e6:	4a26      	ldr	r2, [pc, #152]	@ (8003280 <HAL_GPIO_Init+0x300>)
 80031e8:	693b      	ldr	r3, [r7, #16]
 80031ea:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80031ec:	4b24      	ldr	r3, [pc, #144]	@ (8003280 <HAL_GPIO_Init+0x300>)
 80031ee:	685b      	ldr	r3, [r3, #4]
 80031f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	43db      	mvns	r3, r3
 80031f6:	693a      	ldr	r2, [r7, #16]
 80031f8:	4013      	ands	r3, r2
 80031fa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80031fc:	683b      	ldr	r3, [r7, #0]
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003204:	2b00      	cmp	r3, #0
 8003206:	d003      	beq.n	8003210 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003208:	693a      	ldr	r2, [r7, #16]
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	4313      	orrs	r3, r2
 800320e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003210:	4a1b      	ldr	r2, [pc, #108]	@ (8003280 <HAL_GPIO_Init+0x300>)
 8003212:	693b      	ldr	r3, [r7, #16]
 8003214:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003216:	4b1a      	ldr	r3, [pc, #104]	@ (8003280 <HAL_GPIO_Init+0x300>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	43db      	mvns	r3, r3
 8003220:	693a      	ldr	r2, [r7, #16]
 8003222:	4013      	ands	r3, r2
 8003224:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	685b      	ldr	r3, [r3, #4]
 800322a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800322e:	2b00      	cmp	r3, #0
 8003230:	d003      	beq.n	800323a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8003232:	693a      	ldr	r2, [r7, #16]
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	4313      	orrs	r3, r2
 8003238:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800323a:	4a11      	ldr	r2, [pc, #68]	@ (8003280 <HAL_GPIO_Init+0x300>)
 800323c:	693b      	ldr	r3, [r7, #16]
 800323e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003240:	697b      	ldr	r3, [r7, #20]
 8003242:	3301      	adds	r3, #1
 8003244:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003246:	683b      	ldr	r3, [r7, #0]
 8003248:	681a      	ldr	r2, [r3, #0]
 800324a:	697b      	ldr	r3, [r7, #20]
 800324c:	fa22 f303 	lsr.w	r3, r2, r3
 8003250:	2b00      	cmp	r3, #0
 8003252:	f47f ae9d 	bne.w	8002f90 <HAL_GPIO_Init+0x10>
  }
}
 8003256:	bf00      	nop
 8003258:	bf00      	nop
 800325a:	371c      	adds	r7, #28
 800325c:	46bd      	mov	sp, r7
 800325e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003262:	4770      	bx	lr
 8003264:	40021000 	.word	0x40021000
 8003268:	40010000 	.word	0x40010000
 800326c:	48000400 	.word	0x48000400
 8003270:	48000800 	.word	0x48000800
 8003274:	48000c00 	.word	0x48000c00
 8003278:	48001000 	.word	0x48001000
 800327c:	48001400 	.word	0x48001400
 8003280:	40010400 	.word	0x40010400

08003284 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003284:	b480      	push	{r7}
 8003286:	b083      	sub	sp, #12
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
 800328c:	460b      	mov	r3, r1
 800328e:	807b      	strh	r3, [r7, #2]
 8003290:	4613      	mov	r3, r2
 8003292:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003294:	787b      	ldrb	r3, [r7, #1]
 8003296:	2b00      	cmp	r3, #0
 8003298:	d003      	beq.n	80032a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800329a:	887a      	ldrh	r2, [r7, #2]
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80032a0:	e002      	b.n	80032a8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80032a2:	887a      	ldrh	r2, [r7, #2]
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80032a8:	bf00      	nop
 80032aa:	370c      	adds	r7, #12
 80032ac:	46bd      	mov	sp, r7
 80032ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b2:	4770      	bx	lr

080032b4 <HAL_OPAMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OPAMP_Init(OPAMP_HandleTypeDef *hopamp)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b084      	sub	sp, #16
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80032bc:	2300      	movs	r3, #0
 80032be:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation and lock status */
  /* Init not allowed if calibration is ongoing */
  if (hopamp == NULL)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d101      	bne.n	80032ca <HAL_OPAMP_Init+0x16>
  {
    return HAL_ERROR;
 80032c6:	2301      	movs	r3, #1
 80032c8:	e0bb      	b.n	8003442 <HAL_OPAMP_Init+0x18e>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 80032d0:	b2db      	uxtb	r3, r3
 80032d2:	2b05      	cmp	r3, #5
 80032d4:	d101      	bne.n	80032da <HAL_OPAMP_Init+0x26>
  {
    return HAL_ERROR;
 80032d6:	2301      	movs	r3, #1
 80032d8:	e0b3      	b.n	8003442 <HAL_OPAMP_Init+0x18e>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_CALIBBUSY)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 80032e0:	b2db      	uxtb	r3, r3
 80032e2:	2b02      	cmp	r3, #2
 80032e4:	d101      	bne.n	80032ea <HAL_OPAMP_Init+0x36>
  {
    return HAL_ERROR;
 80032e6:	2301      	movs	r3, #1
 80032e8:	e0ab      	b.n	8003442 <HAL_OPAMP_Init+0x18e>
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueP));
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueN));
    }

    /* Init SYSCFG and the low level hardware to access opamp */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 80032ea:	4b58      	ldr	r3, [pc, #352]	@ (800344c <HAL_OPAMP_Init+0x198>)
 80032ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032ee:	4a57      	ldr	r2, [pc, #348]	@ (800344c <HAL_OPAMP_Init+0x198>)
 80032f0:	f043 0301 	orr.w	r3, r3, #1
 80032f4:	6613      	str	r3, [r2, #96]	@ 0x60
 80032f6:	4b55      	ldr	r3, [pc, #340]	@ (800344c <HAL_OPAMP_Init+0x198>)
 80032f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032fa:	f003 0301 	and.w	r3, r3, #1
 80032fe:	60bb      	str	r3, [r7, #8]
 8003300:	68bb      	ldr	r3, [r7, #8]

    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8003308:	b2db      	uxtb	r3, r3
 800330a:	2b00      	cmp	r3, #0
 800330c:	d103      	bne.n	8003316 <HAL_OPAMP_Init+0x62>
    {
      /* Allocate lock resource and initialize it */
      hopamp->Lock = HAL_UNLOCKED;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	2200      	movs	r2, #0
 8003312:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

#if (USE_HAL_OPAMP_REGISTER_CALLBACKS == 1)
    hopamp->MspInitCallback(hopamp);
#else
    /* Call MSP init function */
    HAL_OPAMP_MspInit(hopamp);
 8003316:	6878      	ldr	r0, [r7, #4]
 8003318:	f7fd fb96 	bl	8000a48 <HAL_OPAMP_MspInit>

    /* check if OPAMP_PGA_MODE & in Follower mode */
    /*   - InvertingInput                         */
    /* is Not Applicable                          */

    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	689b      	ldr	r3, [r3, #8]
 8003320:	2b40      	cmp	r3, #64	@ 0x40
 8003322:	d003      	beq.n	800332c <HAL_OPAMP_Init+0x78>
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	689b      	ldr	r3, [r3, #8]
 8003328:	2b60      	cmp	r3, #96	@ 0x60
 800332a:	d133      	bne.n	8003394 <HAL_OPAMP_Init+0xe0>
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f023 0110 	bic.w	r1, r3, #16
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	430a      	orrs	r2, r1
 8003340:	601a      	str	r2, [r3, #0]
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	681a      	ldr	r2, [r3, #0]
 8003348:	4b41      	ldr	r3, [pc, #260]	@ (8003450 <HAL_OPAMP_Init+0x19c>)
 800334a:	4013      	ands	r3, r2
 800334c:	687a      	ldr	r2, [r7, #4]
 800334e:	6851      	ldr	r1, [r2, #4]
 8003350:	687a      	ldr	r2, [r7, #4]
 8003352:	6892      	ldr	r2, [r2, #8]
 8003354:	4311      	orrs	r1, r2
 8003356:	687a      	ldr	r2, [r7, #4]
 8003358:	6912      	ldr	r2, [r2, #16]
 800335a:	430a      	orrs	r2, r1
 800335c:	6879      	ldr	r1, [r7, #4]
 800335e:	7d09      	ldrb	r1, [r1, #20]
 8003360:	2901      	cmp	r1, #1
 8003362:	d102      	bne.n	800336a <HAL_OPAMP_Init+0xb6>
 8003364:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003368:	e000      	b.n	800336c <HAL_OPAMP_Init+0xb8>
 800336a:	2100      	movs	r1, #0
 800336c:	4311      	orrs	r1, r2
 800336e:	687a      	ldr	r2, [r7, #4]
 8003370:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003372:	4311      	orrs	r1, r2
 8003374:	687a      	ldr	r2, [r7, #4]
 8003376:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8003378:	4311      	orrs	r1, r2
 800337a:	687a      	ldr	r2, [r7, #4]
 800337c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800337e:	04d2      	lsls	r2, r2, #19
 8003380:	4311      	orrs	r1, r2
 8003382:	687a      	ldr	r2, [r7, #4]
 8003384:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003386:	0612      	lsls	r2, r2, #24
 8003388:	4311      	orrs	r1, r2
 800338a:	687a      	ldr	r2, [r7, #4]
 800338c:	6812      	ldr	r2, [r2, #0]
 800338e:	430b      	orrs	r3, r1
 8003390:	6013      	str	r3, [r2, #0]
 8003392:	e035      	b.n	8003400 <HAL_OPAMP_Init+0x14c>
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }
    else /* OPAMP_STANDALONE_MODE */
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f023 0110 	bic.w	r1, r3, #16
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	430a      	orrs	r2, r1
 80033a8:	601a      	str	r2, [r3, #0]
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	681a      	ldr	r2, [r3, #0]
 80033b0:	4b27      	ldr	r3, [pc, #156]	@ (8003450 <HAL_OPAMP_Init+0x19c>)
 80033b2:	4013      	ands	r3, r2
 80033b4:	687a      	ldr	r2, [r7, #4]
 80033b6:	6851      	ldr	r1, [r2, #4]
 80033b8:	687a      	ldr	r2, [r7, #4]
 80033ba:	6892      	ldr	r2, [r2, #8]
 80033bc:	4311      	orrs	r1, r2
 80033be:	687a      	ldr	r2, [r7, #4]
 80033c0:	68d2      	ldr	r2, [r2, #12]
 80033c2:	4311      	orrs	r1, r2
 80033c4:	687a      	ldr	r2, [r7, #4]
 80033c6:	6912      	ldr	r2, [r2, #16]
 80033c8:	430a      	orrs	r2, r1
 80033ca:	6879      	ldr	r1, [r7, #4]
 80033cc:	7d09      	ldrb	r1, [r1, #20]
 80033ce:	2901      	cmp	r1, #1
 80033d0:	d102      	bne.n	80033d8 <HAL_OPAMP_Init+0x124>
 80033d2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80033d6:	e000      	b.n	80033da <HAL_OPAMP_Init+0x126>
 80033d8:	2100      	movs	r1, #0
 80033da:	4311      	orrs	r1, r2
 80033dc:	687a      	ldr	r2, [r7, #4]
 80033de:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80033e0:	4311      	orrs	r1, r2
 80033e2:	687a      	ldr	r2, [r7, #4]
 80033e4:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80033e6:	4311      	orrs	r1, r2
 80033e8:	687a      	ldr	r2, [r7, #4]
 80033ea:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80033ec:	04d2      	lsls	r2, r2, #19
 80033ee:	4311      	orrs	r1, r2
 80033f0:	687a      	ldr	r2, [r7, #4]
 80033f2:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80033f4:	0612      	lsls	r2, r2, #24
 80033f6:	4311      	orrs	r1, r2
 80033f8:	687a      	ldr	r2, [r7, #4]
 80033fa:	6812      	ldr	r2, [r2, #0]
 80033fc:	430b      	orrs	r3, r1
 80033fe:	6013      	str	r3, [r2, #0]
                 hopamp->Init.PgaGain |
                 (hopamp->Init.TrimmingValueP << OPAMP_INPUT_NONINVERTING) |
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }

    if ((READ_BIT(hopamp->Instance->TCMR, OPAMP_TCMR_LOCK)) == 0UL)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	699b      	ldr	r3, [r3, #24]
 8003406:	2b00      	cmp	r3, #0
 8003408:	db10      	blt.n	800342c <HAL_OPAMP_Init+0x178>
    {
      MODIFY_REG(hopamp->Instance->TCMR,
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	699b      	ldr	r3, [r3, #24]
 8003410:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	699a      	ldr	r2, [r3, #24]
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	69db      	ldr	r3, [r3, #28]
 800341c:	431a      	orrs	r2, r3
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6a1b      	ldr	r3, [r3, #32]
 8003422:	431a      	orrs	r2, r3
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	430a      	orrs	r2, r1
 800342a:	619a      	str	r2, [r3, #24]
                 hopamp->Init.InvertingInputSecondary  |
                 hopamp->Init.NonInvertingInputSecondary);
    }

    /* Update the OPAMP state*/
    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8003432:	b2db      	uxtb	r3, r3
 8003434:	2b00      	cmp	r3, #0
 8003436:	d103      	bne.n	8003440 <HAL_OPAMP_Init+0x18c>
    {
      /* From RESET state to READY State */
      hopamp->State = HAL_OPAMP_STATE_READY;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2201      	movs	r2, #1
 800343c:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
    }
    /* else: remain in READY or BUSY state (no update) */

    return status;
 8003440:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8003442:	4618      	mov	r0, r3
 8003444:	3710      	adds	r7, #16
 8003446:	46bd      	mov	sp, r7
 8003448:	bd80      	pop	{r7, pc}
 800344a:	bf00      	nop
 800344c:	40021000 	.word	0x40021000
 8003450:	e0003e11 	.word	0xe0003e11

08003454 <HAL_OPAMP_Start>:
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_OPAMP_Start(OPAMP_HandleTypeDef *hopamp)
{
 8003454:	b480      	push	{r7}
 8003456:	b085      	sub	sp, #20
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800345c:	2300      	movs	r3, #0
 800345e:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation */
  /* Check if OPAMP locked */
  if (hopamp == NULL)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2b00      	cmp	r3, #0
 8003464:	d102      	bne.n	800346c <HAL_OPAMP_Start+0x18>
  {
    status = HAL_ERROR;
 8003466:	2301      	movs	r3, #1
 8003468:	73fb      	strb	r3, [r7, #15]
 800346a:	e01d      	b.n	80034a8 <HAL_OPAMP_Start+0x54>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8003472:	b2db      	uxtb	r3, r3
 8003474:	2b05      	cmp	r3, #5
 8003476:	d102      	bne.n	800347e <HAL_OPAMP_Start+0x2a>
  {
    status = HAL_ERROR;
 8003478:	2301      	movs	r3, #1
 800347a:	73fb      	strb	r3, [r7, #15]
 800347c:	e014      	b.n	80034a8 <HAL_OPAMP_Start+0x54>
  else
  {
    /* Check the parameter */
    assert_param(IS_OPAMP_ALL_INSTANCE(hopamp->Instance));

    if (hopamp->State == HAL_OPAMP_STATE_READY)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8003484:	b2db      	uxtb	r3, r3
 8003486:	2b01      	cmp	r3, #1
 8003488:	d10c      	bne.n	80034a4 <HAL_OPAMP_Start+0x50>
    {
      /* Enable the selected opamp */
      SET_BIT(hopamp->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	681a      	ldr	r2, [r3, #0]
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f042 0201 	orr.w	r2, r2, #1
 8003498:	601a      	str	r2, [r3, #0]

      /* Update the OPAMP state*/
      /* From HAL_OPAMP_STATE_READY to HAL_OPAMP_STATE_BUSY */
      hopamp->State = HAL_OPAMP_STATE_BUSY;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	2204      	movs	r2, #4
 800349e:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
 80034a2:	e001      	b.n	80034a8 <HAL_OPAMP_Start+0x54>
    }
    else
    {
      status = HAL_ERROR;
 80034a4:	2301      	movs	r3, #1
 80034a6:	73fb      	strb	r3, [r7, #15]
    }


  }
  return status;
 80034a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80034aa:	4618      	mov	r0, r3
 80034ac:	3714      	adds	r7, #20
 80034ae:	46bd      	mov	sp, r7
 80034b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b4:	4770      	bx	lr

080034b6 <HAL_OPAMP_SelfCalibrate>:
  * @retval HAL status
  * @note   Calibration runs about 25 ms.
  */

HAL_StatusTypeDef HAL_OPAMP_SelfCalibrate(OPAMP_HandleTypeDef *hopamp)
{
 80034b6:	b580      	push	{r7, lr}
 80034b8:	b086      	sub	sp, #24
 80034ba:	af00      	add	r7, sp, #0
 80034bc:	6078      	str	r0, [r7, #4]

  HAL_StatusTypeDef status = HAL_OK;
 80034be:	2300      	movs	r3, #0
 80034c0:	75fb      	strb	r3, [r7, #23]
  uint32_t trimmingvaluep;
  uint32_t delta;

  /* Check the OPAMP handle allocation */
  /* Check if OPAMP locked */
  if (hopamp == NULL)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d102      	bne.n	80034ce <HAL_OPAMP_SelfCalibrate+0x18>
  {
    status = HAL_ERROR;
 80034c8:	2301      	movs	r3, #1
 80034ca:	75fb      	strb	r3, [r7, #23]
 80034cc:	e113      	b.n	80036f6 <HAL_OPAMP_SelfCalibrate+0x240>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 80034d4:	b2db      	uxtb	r3, r3
 80034d6:	2b05      	cmp	r3, #5
 80034d8:	d102      	bne.n	80034e0 <HAL_OPAMP_SelfCalibrate+0x2a>
  {
    status = HAL_ERROR;
 80034da:	2301      	movs	r3, #1
 80034dc:	75fb      	strb	r3, [r7, #23]
 80034de:	e10a      	b.n	80036f6 <HAL_OPAMP_SelfCalibrate+0x240>
  }
  else
  {

    /* Check if OPAMP in calibration mode and calibration not yet enable */
    if (hopamp->State ==  HAL_OPAMP_STATE_READY)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 80034e6:	b2db      	uxtb	r3, r3
 80034e8:	2b01      	cmp	r3, #1
 80034ea:	f040 8102 	bne.w	80036f2 <HAL_OPAMP_SelfCalibrate+0x23c>
      /* Check the parameter */
      assert_param(IS_OPAMP_ALL_INSTANCE(hopamp->Instance));

      /* Set Calibration mode */
      /* Non-inverting input connected to calibration reference voltage. */
      SET_BIT(hopamp->Instance->CSR, OPAMP_CSR_FORCEVP);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	681a      	ldr	r2, [r3, #0]
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f042 0202 	orr.w	r2, r2, #2
 80034fc:	601a      	str	r2, [r3, #0]

      /*  user trimming values are used for offset calibration */
      SET_BIT(hopamp->Instance->CSR, OPAMP_CSR_USERTRIM);
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	681a      	ldr	r2, [r3, #0]
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f042 0210 	orr.w	r2, r2, #16
 800350c:	601a      	str	r2, [r3, #0]

      /* Enable calibration */
      SET_BIT(hopamp->Instance->CSR, OPAMP_CSR_CALON);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	681a      	ldr	r2, [r3, #0]
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800351c:	601a      	str	r2, [r3, #0]

      /* 1st calibration - N */
      /* Select 90% VREF */
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_CALSEL, OPAMP_VREF_90VDDA);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	681a      	ldr	r2, [r3, #0]
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f442 5240 	orr.w	r2, r2, #12288	@ 0x3000
 800352c:	601a      	str	r2, [r3, #0]

      /* Enable the selected opamp */
      SET_BIT(hopamp->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	681a      	ldr	r2, [r3, #0]
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f042 0201 	orr.w	r2, r2, #1
 800353c:	601a      	str	r2, [r3, #0]

      /* Init trimming counter */
      /* Medium value */
      trimmingvaluen = 16UL;
 800353e:	2310      	movs	r3, #16
 8003540:	613b      	str	r3, [r7, #16]
      delta = 8UL;
 8003542:	2308      	movs	r3, #8
 8003544:	60bb      	str	r3, [r7, #8]

      while (delta != 0UL)
 8003546:	e020      	b.n	800358a <HAL_OPAMP_SelfCalibrate+0xd4>
      {
        /* Set candidate trimming */
        MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen << OPAMP_INPUT_INVERTING);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f023 51f8 	bic.w	r1, r3, #520093696	@ 0x1f000000
 8003552:	693b      	ldr	r3, [r7, #16]
 8003554:	061a      	lsls	r2, r3, #24
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	430a      	orrs	r2, r1
 800355c:	601a      	str	r2, [r3, #0]

        /* OFFTRIMmax delay 2 ms as per datasheet (electrical characteristics */
        /* Offset trim time: during calibration, minimum time needed between */
        /* two steps to have 1 mV accuracy */
        HAL_Delay(2);
 800355e:	2002      	movs	r0, #2
 8003560:	f7fd fe18 	bl	8001194 <HAL_Delay>

        if ((hopamp->Instance->CSR & OPAMP_CSR_OUTCAL) != 0UL)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800356e:	2b00      	cmp	r3, #0
 8003570:	d004      	beq.n	800357c <HAL_OPAMP_SelfCalibrate+0xc6>
        {
          /* OPAMP_CSR_OUTCAL is HIGH try higher trimming */
          trimmingvaluen += delta;
 8003572:	693a      	ldr	r2, [r7, #16]
 8003574:	68bb      	ldr	r3, [r7, #8]
 8003576:	4413      	add	r3, r2
 8003578:	613b      	str	r3, [r7, #16]
 800357a:	e003      	b.n	8003584 <HAL_OPAMP_SelfCalibrate+0xce>
        }
        else
        {
          /* OPAMP_CSR_OUTCAL is LOW try lower trimming */
          trimmingvaluen -= delta;
 800357c:	693a      	ldr	r2, [r7, #16]
 800357e:	68bb      	ldr	r3, [r7, #8]
 8003580:	1ad3      	subs	r3, r2, r3
 8003582:	613b      	str	r3, [r7, #16]
        }

        delta >>= 1;
 8003584:	68bb      	ldr	r3, [r7, #8]
 8003586:	085b      	lsrs	r3, r3, #1
 8003588:	60bb      	str	r3, [r7, #8]
      while (delta != 0UL)
 800358a:	68bb      	ldr	r3, [r7, #8]
 800358c:	2b00      	cmp	r3, #0
 800358e:	d1db      	bne.n	8003548 <HAL_OPAMP_SelfCalibrate+0x92>
      }

      /* Still need to check if righ calibration is current value or un step below */
      /* Indeed the first value that causes the OUTCAL bit to change from 1 to 0  */
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen << OPAMP_INPUT_INVERTING);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f023 51f8 	bic.w	r1, r3, #520093696	@ 0x1f000000
 800359a:	693b      	ldr	r3, [r7, #16]
 800359c:	061a      	lsls	r2, r3, #24
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	430a      	orrs	r2, r1
 80035a4:	601a      	str	r2, [r3, #0]

      /* OFFTRIMmax delay 2 ms as per datasheet (electrical characteristics */
      /* Offset trim time: during calibration, minimum time needed between */
      /* two steps to have 1 mV accuracy */
      HAL_Delay(2);
 80035a6:	2002      	movs	r0, #2
 80035a8:	f7fd fdf4 	bl	8001194 <HAL_Delay>

      if ((hopamp->Instance->CSR & OPAMP_CSR_OUTCAL) != 0UL)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d00d      	beq.n	80035d6 <HAL_OPAMP_SelfCalibrate+0x120>
      {
        /* OPAMP_CSR_OUTCAL is actually one value more */
        trimmingvaluen++;
 80035ba:	693b      	ldr	r3, [r7, #16]
 80035bc:	3301      	adds	r3, #1
 80035be:	613b      	str	r3, [r7, #16]
        /* Set right trimming */
        MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen << OPAMP_INPUT_INVERTING);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f023 51f8 	bic.w	r1, r3, #520093696	@ 0x1f000000
 80035ca:	693b      	ldr	r3, [r7, #16]
 80035cc:	061a      	lsls	r2, r3, #24
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	430a      	orrs	r2, r1
 80035d4:	601a      	str	r2, [r3, #0]
      }

      /* 2nd calibration - P */
      /* Select 10% VREF */
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_CALSEL, OPAMP_VREF_10VDDA);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80035e8:	601a      	str	r2, [r3, #0]

      /* Init trimming counter */
      /* Medium value */
      trimmingvaluep = 16UL;
 80035ea:	2310      	movs	r3, #16
 80035ec:	60fb      	str	r3, [r7, #12]
      delta = 8UL;
 80035ee:	2308      	movs	r3, #8
 80035f0:	60bb      	str	r3, [r7, #8]

      while (delta != 0UL)
 80035f2:	e020      	b.n	8003636 <HAL_OPAMP_SelfCalibrate+0x180>
      {
        /* Set candidate trimming */
        MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep << OPAMP_INPUT_NONINVERTING);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f423 0178 	bic.w	r1, r3, #16252928	@ 0xf80000
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	04da      	lsls	r2, r3, #19
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	430a      	orrs	r2, r1
 8003608:	601a      	str	r2, [r3, #0]

        /* OFFTRIMmax delay 2 ms as per datasheet (electrical characteristics */
        /* Offset trim time: during calibration, minimum time needed between */
        /* two steps to have 1 mV accuracy */
        HAL_Delay(2);
 800360a:	2002      	movs	r0, #2
 800360c:	f7fd fdc2 	bl	8001194 <HAL_Delay>

        if ((hopamp->Instance->CSR & OPAMP_CSR_OUTCAL) != 0UL)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800361a:	2b00      	cmp	r3, #0
 800361c:	d004      	beq.n	8003628 <HAL_OPAMP_SelfCalibrate+0x172>
        {
          /* OPAMP_CSR_OUTCAL is HIGH try higher trimming */
          trimmingvaluep += delta;
 800361e:	68fa      	ldr	r2, [r7, #12]
 8003620:	68bb      	ldr	r3, [r7, #8]
 8003622:	4413      	add	r3, r2
 8003624:	60fb      	str	r3, [r7, #12]
 8003626:	e003      	b.n	8003630 <HAL_OPAMP_SelfCalibrate+0x17a>
        }
        else
        {
          trimmingvaluep -= delta;
 8003628:	68fa      	ldr	r2, [r7, #12]
 800362a:	68bb      	ldr	r3, [r7, #8]
 800362c:	1ad3      	subs	r3, r2, r3
 800362e:	60fb      	str	r3, [r7, #12]
        }

        delta >>= 1;
 8003630:	68bb      	ldr	r3, [r7, #8]
 8003632:	085b      	lsrs	r3, r3, #1
 8003634:	60bb      	str	r3, [r7, #8]
      while (delta != 0UL)
 8003636:	68bb      	ldr	r3, [r7, #8]
 8003638:	2b00      	cmp	r3, #0
 800363a:	d1db      	bne.n	80035f4 <HAL_OPAMP_SelfCalibrate+0x13e>
      }

      /* Still need to check if righ calibration is current value or un step below */
      /* Indeed the first value that causes the OUTCAL bit to change from 1 to 0U */
      /* Set candidate trimming */
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep << OPAMP_INPUT_NONINVERTING);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f423 0178 	bic.w	r1, r3, #16252928	@ 0xf80000
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	04da      	lsls	r2, r3, #19
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	430a      	orrs	r2, r1
 8003650:	601a      	str	r2, [r3, #0]

      /* OFFTRIMmax delay 2 ms as per datasheet (electrical characteristics */
      /* Offset trim time: during calibration, minimum time needed between */
      /* two steps to have 1 mV accuracy */
      HAL_Delay(2);
 8003652:	2002      	movs	r0, #2
 8003654:	f7fd fd9e 	bl	8001194 <HAL_Delay>

      if ((hopamp->Instance->CSR & OPAMP_CSR_OUTCAL) != 0UL)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8003662:	2b00      	cmp	r3, #0
 8003664:	d00d      	beq.n	8003682 <HAL_OPAMP_SelfCalibrate+0x1cc>
      {
        /* OPAMP_CSR_OUTCAL is actually one value more */
        trimmingvaluep++;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	3301      	adds	r3, #1
 800366a:	60fb      	str	r3, [r7, #12]
        /* Set right trimming */
        MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep << OPAMP_INPUT_NONINVERTING);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f423 0178 	bic.w	r1, r3, #16252928	@ 0xf80000
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	04da      	lsls	r2, r3, #19
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	430a      	orrs	r2, r1
 8003680:	601a      	str	r2, [r3, #0]
      }

      /* Disable calibration */
      CLEAR_BIT(hopamp->Instance->CSR, OPAMP_CSR_CALON);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	681a      	ldr	r2, [r3, #0]
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003690:	601a      	str	r2, [r3, #0]

      /* Disable the OPAMP */
      CLEAR_BIT(hopamp->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	681a      	ldr	r2, [r3, #0]
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f022 0201 	bic.w	r2, r2, #1
 80036a0:	601a      	str	r2, [r3, #0]

      /* Set operating mode  */
      /* Non-inverting input connected to calibration reference voltage. */
      CLEAR_BIT(hopamp->Instance->CSR, OPAMP_CSR_FORCEVP);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	681a      	ldr	r2, [r3, #0]
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f022 0202 	bic.w	r2, r2, #2
 80036b0:	601a      	str	r2, [r3, #0]

      /* Self calibration is successful  */
      /* Store calibration(user timing) results in init structure. */

      /* Write calibration result N */
      hopamp->Init.TrimmingValueN = trimmingvaluen;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	693a      	ldr	r2, [r7, #16]
 80036b6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Write calibration result P */
      hopamp->Init.TrimmingValueP = trimmingvaluep;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	68fa      	ldr	r2, [r7, #12]
 80036bc:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Select user timing mode */
      /* And updated with calibrated settings */
      hopamp->Init.UserTrimming = OPAMP_TRIMMING_USER;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	2210      	movs	r2, #16
 80036c2:	62da      	str	r2, [r3, #44]	@ 0x2c
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep << OPAMP_INPUT_NONINVERTING);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f423 0178 	bic.w	r1, r3, #16252928	@ 0xf80000
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	04da      	lsls	r2, r3, #19
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	430a      	orrs	r2, r1
 80036d8:	601a      	str	r2, [r3, #0]
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen << OPAMP_INPUT_INVERTING);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f023 51f8 	bic.w	r1, r3, #520093696	@ 0x1f000000
 80036e4:	693b      	ldr	r3, [r7, #16]
 80036e6:	061a      	lsls	r2, r3, #24
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	430a      	orrs	r2, r1
 80036ee:	601a      	str	r2, [r3, #0]
 80036f0:	e001      	b.n	80036f6 <HAL_OPAMP_SelfCalibrate+0x240>
    }

    else
    {
      /* OPAMP can not be calibrated from this mode */
      status = HAL_ERROR;
 80036f2:	2301      	movs	r3, #1
 80036f4:	75fb      	strb	r3, [r7, #23]
    }
  }
  return status;
 80036f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80036f8:	4618      	mov	r0, r3
 80036fa:	3718      	adds	r7, #24
 80036fc:	46bd      	mov	sp, r7
 80036fe:	bd80      	pop	{r7, pc}

08003700 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003700:	b480      	push	{r7}
 8003702:	b085      	sub	sp, #20
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d141      	bne.n	8003792 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800370e:	4b4b      	ldr	r3, [pc, #300]	@ (800383c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003716:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800371a:	d131      	bne.n	8003780 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800371c:	4b47      	ldr	r3, [pc, #284]	@ (800383c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800371e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003722:	4a46      	ldr	r2, [pc, #280]	@ (800383c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003724:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003728:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800372c:	4b43      	ldr	r3, [pc, #268]	@ (800383c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003734:	4a41      	ldr	r2, [pc, #260]	@ (800383c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003736:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800373a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800373c:	4b40      	ldr	r3, [pc, #256]	@ (8003840 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	2232      	movs	r2, #50	@ 0x32
 8003742:	fb02 f303 	mul.w	r3, r2, r3
 8003746:	4a3f      	ldr	r2, [pc, #252]	@ (8003844 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003748:	fba2 2303 	umull	r2, r3, r2, r3
 800374c:	0c9b      	lsrs	r3, r3, #18
 800374e:	3301      	adds	r3, #1
 8003750:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003752:	e002      	b.n	800375a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	3b01      	subs	r3, #1
 8003758:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800375a:	4b38      	ldr	r3, [pc, #224]	@ (800383c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800375c:	695b      	ldr	r3, [r3, #20]
 800375e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003762:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003766:	d102      	bne.n	800376e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	2b00      	cmp	r3, #0
 800376c:	d1f2      	bne.n	8003754 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800376e:	4b33      	ldr	r3, [pc, #204]	@ (800383c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003770:	695b      	ldr	r3, [r3, #20]
 8003772:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003776:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800377a:	d158      	bne.n	800382e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800377c:	2303      	movs	r3, #3
 800377e:	e057      	b.n	8003830 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003780:	4b2e      	ldr	r3, [pc, #184]	@ (800383c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003782:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003786:	4a2d      	ldr	r2, [pc, #180]	@ (800383c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003788:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800378c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003790:	e04d      	b.n	800382e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003798:	d141      	bne.n	800381e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800379a:	4b28      	ldr	r3, [pc, #160]	@ (800383c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80037a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037a6:	d131      	bne.n	800380c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80037a8:	4b24      	ldr	r3, [pc, #144]	@ (800383c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80037ae:	4a23      	ldr	r2, [pc, #140]	@ (800383c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80037b4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80037b8:	4b20      	ldr	r3, [pc, #128]	@ (800383c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80037c0:	4a1e      	ldr	r2, [pc, #120]	@ (800383c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037c2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80037c6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80037c8:	4b1d      	ldr	r3, [pc, #116]	@ (8003840 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	2232      	movs	r2, #50	@ 0x32
 80037ce:	fb02 f303 	mul.w	r3, r2, r3
 80037d2:	4a1c      	ldr	r2, [pc, #112]	@ (8003844 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80037d4:	fba2 2303 	umull	r2, r3, r2, r3
 80037d8:	0c9b      	lsrs	r3, r3, #18
 80037da:	3301      	adds	r3, #1
 80037dc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80037de:	e002      	b.n	80037e6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	3b01      	subs	r3, #1
 80037e4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80037e6:	4b15      	ldr	r3, [pc, #84]	@ (800383c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037e8:	695b      	ldr	r3, [r3, #20]
 80037ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037f2:	d102      	bne.n	80037fa <HAL_PWREx_ControlVoltageScaling+0xfa>
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d1f2      	bne.n	80037e0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80037fa:	4b10      	ldr	r3, [pc, #64]	@ (800383c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037fc:	695b      	ldr	r3, [r3, #20]
 80037fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003802:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003806:	d112      	bne.n	800382e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003808:	2303      	movs	r3, #3
 800380a:	e011      	b.n	8003830 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800380c:	4b0b      	ldr	r3, [pc, #44]	@ (800383c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800380e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003812:	4a0a      	ldr	r2, [pc, #40]	@ (800383c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003814:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003818:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800381c:	e007      	b.n	800382e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800381e:	4b07      	ldr	r3, [pc, #28]	@ (800383c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003826:	4a05      	ldr	r2, [pc, #20]	@ (800383c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003828:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800382c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800382e:	2300      	movs	r3, #0
}
 8003830:	4618      	mov	r0, r3
 8003832:	3714      	adds	r7, #20
 8003834:	46bd      	mov	sp, r7
 8003836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383a:	4770      	bx	lr
 800383c:	40007000 	.word	0x40007000
 8003840:	20000010 	.word	0x20000010
 8003844:	431bde83 	.word	0x431bde83

08003848 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003848:	b480      	push	{r7}
 800384a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800384c:	4b05      	ldr	r3, [pc, #20]	@ (8003864 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800384e:	689b      	ldr	r3, [r3, #8]
 8003850:	4a04      	ldr	r2, [pc, #16]	@ (8003864 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003852:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003856:	6093      	str	r3, [r2, #8]
}
 8003858:	bf00      	nop
 800385a:	46bd      	mov	sp, r7
 800385c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003860:	4770      	bx	lr
 8003862:	bf00      	nop
 8003864:	40007000 	.word	0x40007000

08003868 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	b088      	sub	sp, #32
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2b00      	cmp	r3, #0
 8003874:	d101      	bne.n	800387a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003876:	2301      	movs	r3, #1
 8003878:	e2fe      	b.n	8003e78 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f003 0301 	and.w	r3, r3, #1
 8003882:	2b00      	cmp	r3, #0
 8003884:	d075      	beq.n	8003972 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003886:	4b97      	ldr	r3, [pc, #604]	@ (8003ae4 <HAL_RCC_OscConfig+0x27c>)
 8003888:	689b      	ldr	r3, [r3, #8]
 800388a:	f003 030c 	and.w	r3, r3, #12
 800388e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003890:	4b94      	ldr	r3, [pc, #592]	@ (8003ae4 <HAL_RCC_OscConfig+0x27c>)
 8003892:	68db      	ldr	r3, [r3, #12]
 8003894:	f003 0303 	and.w	r3, r3, #3
 8003898:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800389a:	69bb      	ldr	r3, [r7, #24]
 800389c:	2b0c      	cmp	r3, #12
 800389e:	d102      	bne.n	80038a6 <HAL_RCC_OscConfig+0x3e>
 80038a0:	697b      	ldr	r3, [r7, #20]
 80038a2:	2b03      	cmp	r3, #3
 80038a4:	d002      	beq.n	80038ac <HAL_RCC_OscConfig+0x44>
 80038a6:	69bb      	ldr	r3, [r7, #24]
 80038a8:	2b08      	cmp	r3, #8
 80038aa:	d10b      	bne.n	80038c4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038ac:	4b8d      	ldr	r3, [pc, #564]	@ (8003ae4 <HAL_RCC_OscConfig+0x27c>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d05b      	beq.n	8003970 <HAL_RCC_OscConfig+0x108>
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	685b      	ldr	r3, [r3, #4]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d157      	bne.n	8003970 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80038c0:	2301      	movs	r3, #1
 80038c2:	e2d9      	b.n	8003e78 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	685b      	ldr	r3, [r3, #4]
 80038c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80038cc:	d106      	bne.n	80038dc <HAL_RCC_OscConfig+0x74>
 80038ce:	4b85      	ldr	r3, [pc, #532]	@ (8003ae4 <HAL_RCC_OscConfig+0x27c>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	4a84      	ldr	r2, [pc, #528]	@ (8003ae4 <HAL_RCC_OscConfig+0x27c>)
 80038d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038d8:	6013      	str	r3, [r2, #0]
 80038da:	e01d      	b.n	8003918 <HAL_RCC_OscConfig+0xb0>
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80038e4:	d10c      	bne.n	8003900 <HAL_RCC_OscConfig+0x98>
 80038e6:	4b7f      	ldr	r3, [pc, #508]	@ (8003ae4 <HAL_RCC_OscConfig+0x27c>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	4a7e      	ldr	r2, [pc, #504]	@ (8003ae4 <HAL_RCC_OscConfig+0x27c>)
 80038ec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80038f0:	6013      	str	r3, [r2, #0]
 80038f2:	4b7c      	ldr	r3, [pc, #496]	@ (8003ae4 <HAL_RCC_OscConfig+0x27c>)
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	4a7b      	ldr	r2, [pc, #492]	@ (8003ae4 <HAL_RCC_OscConfig+0x27c>)
 80038f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038fc:	6013      	str	r3, [r2, #0]
 80038fe:	e00b      	b.n	8003918 <HAL_RCC_OscConfig+0xb0>
 8003900:	4b78      	ldr	r3, [pc, #480]	@ (8003ae4 <HAL_RCC_OscConfig+0x27c>)
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	4a77      	ldr	r2, [pc, #476]	@ (8003ae4 <HAL_RCC_OscConfig+0x27c>)
 8003906:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800390a:	6013      	str	r3, [r2, #0]
 800390c:	4b75      	ldr	r3, [pc, #468]	@ (8003ae4 <HAL_RCC_OscConfig+0x27c>)
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4a74      	ldr	r2, [pc, #464]	@ (8003ae4 <HAL_RCC_OscConfig+0x27c>)
 8003912:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003916:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	2b00      	cmp	r3, #0
 800391e:	d013      	beq.n	8003948 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003920:	f7fd fc2c 	bl	800117c <HAL_GetTick>
 8003924:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003926:	e008      	b.n	800393a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003928:	f7fd fc28 	bl	800117c <HAL_GetTick>
 800392c:	4602      	mov	r2, r0
 800392e:	693b      	ldr	r3, [r7, #16]
 8003930:	1ad3      	subs	r3, r2, r3
 8003932:	2b64      	cmp	r3, #100	@ 0x64
 8003934:	d901      	bls.n	800393a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003936:	2303      	movs	r3, #3
 8003938:	e29e      	b.n	8003e78 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800393a:	4b6a      	ldr	r3, [pc, #424]	@ (8003ae4 <HAL_RCC_OscConfig+0x27c>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003942:	2b00      	cmp	r3, #0
 8003944:	d0f0      	beq.n	8003928 <HAL_RCC_OscConfig+0xc0>
 8003946:	e014      	b.n	8003972 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003948:	f7fd fc18 	bl	800117c <HAL_GetTick>
 800394c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800394e:	e008      	b.n	8003962 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003950:	f7fd fc14 	bl	800117c <HAL_GetTick>
 8003954:	4602      	mov	r2, r0
 8003956:	693b      	ldr	r3, [r7, #16]
 8003958:	1ad3      	subs	r3, r2, r3
 800395a:	2b64      	cmp	r3, #100	@ 0x64
 800395c:	d901      	bls.n	8003962 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800395e:	2303      	movs	r3, #3
 8003960:	e28a      	b.n	8003e78 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003962:	4b60      	ldr	r3, [pc, #384]	@ (8003ae4 <HAL_RCC_OscConfig+0x27c>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800396a:	2b00      	cmp	r3, #0
 800396c:	d1f0      	bne.n	8003950 <HAL_RCC_OscConfig+0xe8>
 800396e:	e000      	b.n	8003972 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003970:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f003 0302 	and.w	r3, r3, #2
 800397a:	2b00      	cmp	r3, #0
 800397c:	d075      	beq.n	8003a6a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800397e:	4b59      	ldr	r3, [pc, #356]	@ (8003ae4 <HAL_RCC_OscConfig+0x27c>)
 8003980:	689b      	ldr	r3, [r3, #8]
 8003982:	f003 030c 	and.w	r3, r3, #12
 8003986:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003988:	4b56      	ldr	r3, [pc, #344]	@ (8003ae4 <HAL_RCC_OscConfig+0x27c>)
 800398a:	68db      	ldr	r3, [r3, #12]
 800398c:	f003 0303 	and.w	r3, r3, #3
 8003990:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003992:	69bb      	ldr	r3, [r7, #24]
 8003994:	2b0c      	cmp	r3, #12
 8003996:	d102      	bne.n	800399e <HAL_RCC_OscConfig+0x136>
 8003998:	697b      	ldr	r3, [r7, #20]
 800399a:	2b02      	cmp	r3, #2
 800399c:	d002      	beq.n	80039a4 <HAL_RCC_OscConfig+0x13c>
 800399e:	69bb      	ldr	r3, [r7, #24]
 80039a0:	2b04      	cmp	r3, #4
 80039a2:	d11f      	bne.n	80039e4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80039a4:	4b4f      	ldr	r3, [pc, #316]	@ (8003ae4 <HAL_RCC_OscConfig+0x27c>)
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d005      	beq.n	80039bc <HAL_RCC_OscConfig+0x154>
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	68db      	ldr	r3, [r3, #12]
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d101      	bne.n	80039bc <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80039b8:	2301      	movs	r3, #1
 80039ba:	e25d      	b.n	8003e78 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039bc:	4b49      	ldr	r3, [pc, #292]	@ (8003ae4 <HAL_RCC_OscConfig+0x27c>)
 80039be:	685b      	ldr	r3, [r3, #4]
 80039c0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	691b      	ldr	r3, [r3, #16]
 80039c8:	061b      	lsls	r3, r3, #24
 80039ca:	4946      	ldr	r1, [pc, #280]	@ (8003ae4 <HAL_RCC_OscConfig+0x27c>)
 80039cc:	4313      	orrs	r3, r2
 80039ce:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80039d0:	4b45      	ldr	r3, [pc, #276]	@ (8003ae8 <HAL_RCC_OscConfig+0x280>)
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	4618      	mov	r0, r3
 80039d6:	f7fd fb85 	bl	80010e4 <HAL_InitTick>
 80039da:	4603      	mov	r3, r0
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d043      	beq.n	8003a68 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80039e0:	2301      	movs	r3, #1
 80039e2:	e249      	b.n	8003e78 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	68db      	ldr	r3, [r3, #12]
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d023      	beq.n	8003a34 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80039ec:	4b3d      	ldr	r3, [pc, #244]	@ (8003ae4 <HAL_RCC_OscConfig+0x27c>)
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	4a3c      	ldr	r2, [pc, #240]	@ (8003ae4 <HAL_RCC_OscConfig+0x27c>)
 80039f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039f8:	f7fd fbc0 	bl	800117c <HAL_GetTick>
 80039fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80039fe:	e008      	b.n	8003a12 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a00:	f7fd fbbc 	bl	800117c <HAL_GetTick>
 8003a04:	4602      	mov	r2, r0
 8003a06:	693b      	ldr	r3, [r7, #16]
 8003a08:	1ad3      	subs	r3, r2, r3
 8003a0a:	2b02      	cmp	r3, #2
 8003a0c:	d901      	bls.n	8003a12 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003a0e:	2303      	movs	r3, #3
 8003a10:	e232      	b.n	8003e78 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003a12:	4b34      	ldr	r3, [pc, #208]	@ (8003ae4 <HAL_RCC_OscConfig+0x27c>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d0f0      	beq.n	8003a00 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a1e:	4b31      	ldr	r3, [pc, #196]	@ (8003ae4 <HAL_RCC_OscConfig+0x27c>)
 8003a20:	685b      	ldr	r3, [r3, #4]
 8003a22:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	691b      	ldr	r3, [r3, #16]
 8003a2a:	061b      	lsls	r3, r3, #24
 8003a2c:	492d      	ldr	r1, [pc, #180]	@ (8003ae4 <HAL_RCC_OscConfig+0x27c>)
 8003a2e:	4313      	orrs	r3, r2
 8003a30:	604b      	str	r3, [r1, #4]
 8003a32:	e01a      	b.n	8003a6a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a34:	4b2b      	ldr	r3, [pc, #172]	@ (8003ae4 <HAL_RCC_OscConfig+0x27c>)
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	4a2a      	ldr	r2, [pc, #168]	@ (8003ae4 <HAL_RCC_OscConfig+0x27c>)
 8003a3a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003a3e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a40:	f7fd fb9c 	bl	800117c <HAL_GetTick>
 8003a44:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003a46:	e008      	b.n	8003a5a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a48:	f7fd fb98 	bl	800117c <HAL_GetTick>
 8003a4c:	4602      	mov	r2, r0
 8003a4e:	693b      	ldr	r3, [r7, #16]
 8003a50:	1ad3      	subs	r3, r2, r3
 8003a52:	2b02      	cmp	r3, #2
 8003a54:	d901      	bls.n	8003a5a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003a56:	2303      	movs	r3, #3
 8003a58:	e20e      	b.n	8003e78 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003a5a:	4b22      	ldr	r3, [pc, #136]	@ (8003ae4 <HAL_RCC_OscConfig+0x27c>)
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d1f0      	bne.n	8003a48 <HAL_RCC_OscConfig+0x1e0>
 8003a66:	e000      	b.n	8003a6a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003a68:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f003 0308 	and.w	r3, r3, #8
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d041      	beq.n	8003afa <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	695b      	ldr	r3, [r3, #20]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d01c      	beq.n	8003ab8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a7e:	4b19      	ldr	r3, [pc, #100]	@ (8003ae4 <HAL_RCC_OscConfig+0x27c>)
 8003a80:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a84:	4a17      	ldr	r2, [pc, #92]	@ (8003ae4 <HAL_RCC_OscConfig+0x27c>)
 8003a86:	f043 0301 	orr.w	r3, r3, #1
 8003a8a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a8e:	f7fd fb75 	bl	800117c <HAL_GetTick>
 8003a92:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003a94:	e008      	b.n	8003aa8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a96:	f7fd fb71 	bl	800117c <HAL_GetTick>
 8003a9a:	4602      	mov	r2, r0
 8003a9c:	693b      	ldr	r3, [r7, #16]
 8003a9e:	1ad3      	subs	r3, r2, r3
 8003aa0:	2b02      	cmp	r3, #2
 8003aa2:	d901      	bls.n	8003aa8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003aa4:	2303      	movs	r3, #3
 8003aa6:	e1e7      	b.n	8003e78 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003aa8:	4b0e      	ldr	r3, [pc, #56]	@ (8003ae4 <HAL_RCC_OscConfig+0x27c>)
 8003aaa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003aae:	f003 0302 	and.w	r3, r3, #2
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d0ef      	beq.n	8003a96 <HAL_RCC_OscConfig+0x22e>
 8003ab6:	e020      	b.n	8003afa <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ab8:	4b0a      	ldr	r3, [pc, #40]	@ (8003ae4 <HAL_RCC_OscConfig+0x27c>)
 8003aba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003abe:	4a09      	ldr	r2, [pc, #36]	@ (8003ae4 <HAL_RCC_OscConfig+0x27c>)
 8003ac0:	f023 0301 	bic.w	r3, r3, #1
 8003ac4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ac8:	f7fd fb58 	bl	800117c <HAL_GetTick>
 8003acc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003ace:	e00d      	b.n	8003aec <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ad0:	f7fd fb54 	bl	800117c <HAL_GetTick>
 8003ad4:	4602      	mov	r2, r0
 8003ad6:	693b      	ldr	r3, [r7, #16]
 8003ad8:	1ad3      	subs	r3, r2, r3
 8003ada:	2b02      	cmp	r3, #2
 8003adc:	d906      	bls.n	8003aec <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003ade:	2303      	movs	r3, #3
 8003ae0:	e1ca      	b.n	8003e78 <HAL_RCC_OscConfig+0x610>
 8003ae2:	bf00      	nop
 8003ae4:	40021000 	.word	0x40021000
 8003ae8:	20000014 	.word	0x20000014
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003aec:	4b8c      	ldr	r3, [pc, #560]	@ (8003d20 <HAL_RCC_OscConfig+0x4b8>)
 8003aee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003af2:	f003 0302 	and.w	r3, r3, #2
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d1ea      	bne.n	8003ad0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f003 0304 	and.w	r3, r3, #4
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	f000 80a6 	beq.w	8003c54 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b08:	2300      	movs	r3, #0
 8003b0a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003b0c:	4b84      	ldr	r3, [pc, #528]	@ (8003d20 <HAL_RCC_OscConfig+0x4b8>)
 8003b0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b10:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d101      	bne.n	8003b1c <HAL_RCC_OscConfig+0x2b4>
 8003b18:	2301      	movs	r3, #1
 8003b1a:	e000      	b.n	8003b1e <HAL_RCC_OscConfig+0x2b6>
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d00d      	beq.n	8003b3e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b22:	4b7f      	ldr	r3, [pc, #508]	@ (8003d20 <HAL_RCC_OscConfig+0x4b8>)
 8003b24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b26:	4a7e      	ldr	r2, [pc, #504]	@ (8003d20 <HAL_RCC_OscConfig+0x4b8>)
 8003b28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b2c:	6593      	str	r3, [r2, #88]	@ 0x58
 8003b2e:	4b7c      	ldr	r3, [pc, #496]	@ (8003d20 <HAL_RCC_OscConfig+0x4b8>)
 8003b30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b36:	60fb      	str	r3, [r7, #12]
 8003b38:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003b3a:	2301      	movs	r3, #1
 8003b3c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b3e:	4b79      	ldr	r3, [pc, #484]	@ (8003d24 <HAL_RCC_OscConfig+0x4bc>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d118      	bne.n	8003b7c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003b4a:	4b76      	ldr	r3, [pc, #472]	@ (8003d24 <HAL_RCC_OscConfig+0x4bc>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	4a75      	ldr	r2, [pc, #468]	@ (8003d24 <HAL_RCC_OscConfig+0x4bc>)
 8003b50:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b54:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b56:	f7fd fb11 	bl	800117c <HAL_GetTick>
 8003b5a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b5c:	e008      	b.n	8003b70 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b5e:	f7fd fb0d 	bl	800117c <HAL_GetTick>
 8003b62:	4602      	mov	r2, r0
 8003b64:	693b      	ldr	r3, [r7, #16]
 8003b66:	1ad3      	subs	r3, r2, r3
 8003b68:	2b02      	cmp	r3, #2
 8003b6a:	d901      	bls.n	8003b70 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003b6c:	2303      	movs	r3, #3
 8003b6e:	e183      	b.n	8003e78 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b70:	4b6c      	ldr	r3, [pc, #432]	@ (8003d24 <HAL_RCC_OscConfig+0x4bc>)
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d0f0      	beq.n	8003b5e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	689b      	ldr	r3, [r3, #8]
 8003b80:	2b01      	cmp	r3, #1
 8003b82:	d108      	bne.n	8003b96 <HAL_RCC_OscConfig+0x32e>
 8003b84:	4b66      	ldr	r3, [pc, #408]	@ (8003d20 <HAL_RCC_OscConfig+0x4b8>)
 8003b86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b8a:	4a65      	ldr	r2, [pc, #404]	@ (8003d20 <HAL_RCC_OscConfig+0x4b8>)
 8003b8c:	f043 0301 	orr.w	r3, r3, #1
 8003b90:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003b94:	e024      	b.n	8003be0 <HAL_RCC_OscConfig+0x378>
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	689b      	ldr	r3, [r3, #8]
 8003b9a:	2b05      	cmp	r3, #5
 8003b9c:	d110      	bne.n	8003bc0 <HAL_RCC_OscConfig+0x358>
 8003b9e:	4b60      	ldr	r3, [pc, #384]	@ (8003d20 <HAL_RCC_OscConfig+0x4b8>)
 8003ba0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ba4:	4a5e      	ldr	r2, [pc, #376]	@ (8003d20 <HAL_RCC_OscConfig+0x4b8>)
 8003ba6:	f043 0304 	orr.w	r3, r3, #4
 8003baa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003bae:	4b5c      	ldr	r3, [pc, #368]	@ (8003d20 <HAL_RCC_OscConfig+0x4b8>)
 8003bb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bb4:	4a5a      	ldr	r2, [pc, #360]	@ (8003d20 <HAL_RCC_OscConfig+0x4b8>)
 8003bb6:	f043 0301 	orr.w	r3, r3, #1
 8003bba:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003bbe:	e00f      	b.n	8003be0 <HAL_RCC_OscConfig+0x378>
 8003bc0:	4b57      	ldr	r3, [pc, #348]	@ (8003d20 <HAL_RCC_OscConfig+0x4b8>)
 8003bc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bc6:	4a56      	ldr	r2, [pc, #344]	@ (8003d20 <HAL_RCC_OscConfig+0x4b8>)
 8003bc8:	f023 0301 	bic.w	r3, r3, #1
 8003bcc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003bd0:	4b53      	ldr	r3, [pc, #332]	@ (8003d20 <HAL_RCC_OscConfig+0x4b8>)
 8003bd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bd6:	4a52      	ldr	r2, [pc, #328]	@ (8003d20 <HAL_RCC_OscConfig+0x4b8>)
 8003bd8:	f023 0304 	bic.w	r3, r3, #4
 8003bdc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	689b      	ldr	r3, [r3, #8]
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d016      	beq.n	8003c16 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003be8:	f7fd fac8 	bl	800117c <HAL_GetTick>
 8003bec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003bee:	e00a      	b.n	8003c06 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bf0:	f7fd fac4 	bl	800117c <HAL_GetTick>
 8003bf4:	4602      	mov	r2, r0
 8003bf6:	693b      	ldr	r3, [r7, #16]
 8003bf8:	1ad3      	subs	r3, r2, r3
 8003bfa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bfe:	4293      	cmp	r3, r2
 8003c00:	d901      	bls.n	8003c06 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003c02:	2303      	movs	r3, #3
 8003c04:	e138      	b.n	8003e78 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c06:	4b46      	ldr	r3, [pc, #280]	@ (8003d20 <HAL_RCC_OscConfig+0x4b8>)
 8003c08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c0c:	f003 0302 	and.w	r3, r3, #2
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d0ed      	beq.n	8003bf0 <HAL_RCC_OscConfig+0x388>
 8003c14:	e015      	b.n	8003c42 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c16:	f7fd fab1 	bl	800117c <HAL_GetTick>
 8003c1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003c1c:	e00a      	b.n	8003c34 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c1e:	f7fd faad 	bl	800117c <HAL_GetTick>
 8003c22:	4602      	mov	r2, r0
 8003c24:	693b      	ldr	r3, [r7, #16]
 8003c26:	1ad3      	subs	r3, r2, r3
 8003c28:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c2c:	4293      	cmp	r3, r2
 8003c2e:	d901      	bls.n	8003c34 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003c30:	2303      	movs	r3, #3
 8003c32:	e121      	b.n	8003e78 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003c34:	4b3a      	ldr	r3, [pc, #232]	@ (8003d20 <HAL_RCC_OscConfig+0x4b8>)
 8003c36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c3a:	f003 0302 	and.w	r3, r3, #2
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d1ed      	bne.n	8003c1e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003c42:	7ffb      	ldrb	r3, [r7, #31]
 8003c44:	2b01      	cmp	r3, #1
 8003c46:	d105      	bne.n	8003c54 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c48:	4b35      	ldr	r3, [pc, #212]	@ (8003d20 <HAL_RCC_OscConfig+0x4b8>)
 8003c4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c4c:	4a34      	ldr	r2, [pc, #208]	@ (8003d20 <HAL_RCC_OscConfig+0x4b8>)
 8003c4e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c52:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f003 0320 	and.w	r3, r3, #32
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d03c      	beq.n	8003cda <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	699b      	ldr	r3, [r3, #24]
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d01c      	beq.n	8003ca2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003c68:	4b2d      	ldr	r3, [pc, #180]	@ (8003d20 <HAL_RCC_OscConfig+0x4b8>)
 8003c6a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003c6e:	4a2c      	ldr	r2, [pc, #176]	@ (8003d20 <HAL_RCC_OscConfig+0x4b8>)
 8003c70:	f043 0301 	orr.w	r3, r3, #1
 8003c74:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c78:	f7fd fa80 	bl	800117c <HAL_GetTick>
 8003c7c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003c7e:	e008      	b.n	8003c92 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003c80:	f7fd fa7c 	bl	800117c <HAL_GetTick>
 8003c84:	4602      	mov	r2, r0
 8003c86:	693b      	ldr	r3, [r7, #16]
 8003c88:	1ad3      	subs	r3, r2, r3
 8003c8a:	2b02      	cmp	r3, #2
 8003c8c:	d901      	bls.n	8003c92 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003c8e:	2303      	movs	r3, #3
 8003c90:	e0f2      	b.n	8003e78 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003c92:	4b23      	ldr	r3, [pc, #140]	@ (8003d20 <HAL_RCC_OscConfig+0x4b8>)
 8003c94:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003c98:	f003 0302 	and.w	r3, r3, #2
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d0ef      	beq.n	8003c80 <HAL_RCC_OscConfig+0x418>
 8003ca0:	e01b      	b.n	8003cda <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003ca2:	4b1f      	ldr	r3, [pc, #124]	@ (8003d20 <HAL_RCC_OscConfig+0x4b8>)
 8003ca4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003ca8:	4a1d      	ldr	r2, [pc, #116]	@ (8003d20 <HAL_RCC_OscConfig+0x4b8>)
 8003caa:	f023 0301 	bic.w	r3, r3, #1
 8003cae:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cb2:	f7fd fa63 	bl	800117c <HAL_GetTick>
 8003cb6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003cb8:	e008      	b.n	8003ccc <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003cba:	f7fd fa5f 	bl	800117c <HAL_GetTick>
 8003cbe:	4602      	mov	r2, r0
 8003cc0:	693b      	ldr	r3, [r7, #16]
 8003cc2:	1ad3      	subs	r3, r2, r3
 8003cc4:	2b02      	cmp	r3, #2
 8003cc6:	d901      	bls.n	8003ccc <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003cc8:	2303      	movs	r3, #3
 8003cca:	e0d5      	b.n	8003e78 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003ccc:	4b14      	ldr	r3, [pc, #80]	@ (8003d20 <HAL_RCC_OscConfig+0x4b8>)
 8003cce:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003cd2:	f003 0302 	and.w	r3, r3, #2
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d1ef      	bne.n	8003cba <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	69db      	ldr	r3, [r3, #28]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	f000 80c9 	beq.w	8003e76 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003ce4:	4b0e      	ldr	r3, [pc, #56]	@ (8003d20 <HAL_RCC_OscConfig+0x4b8>)
 8003ce6:	689b      	ldr	r3, [r3, #8]
 8003ce8:	f003 030c 	and.w	r3, r3, #12
 8003cec:	2b0c      	cmp	r3, #12
 8003cee:	f000 8083 	beq.w	8003df8 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	69db      	ldr	r3, [r3, #28]
 8003cf6:	2b02      	cmp	r3, #2
 8003cf8:	d15e      	bne.n	8003db8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003cfa:	4b09      	ldr	r3, [pc, #36]	@ (8003d20 <HAL_RCC_OscConfig+0x4b8>)
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	4a08      	ldr	r2, [pc, #32]	@ (8003d20 <HAL_RCC_OscConfig+0x4b8>)
 8003d00:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003d04:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d06:	f7fd fa39 	bl	800117c <HAL_GetTick>
 8003d0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d0c:	e00c      	b.n	8003d28 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d0e:	f7fd fa35 	bl	800117c <HAL_GetTick>
 8003d12:	4602      	mov	r2, r0
 8003d14:	693b      	ldr	r3, [r7, #16]
 8003d16:	1ad3      	subs	r3, r2, r3
 8003d18:	2b02      	cmp	r3, #2
 8003d1a:	d905      	bls.n	8003d28 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003d1c:	2303      	movs	r3, #3
 8003d1e:	e0ab      	b.n	8003e78 <HAL_RCC_OscConfig+0x610>
 8003d20:	40021000 	.word	0x40021000
 8003d24:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d28:	4b55      	ldr	r3, [pc, #340]	@ (8003e80 <HAL_RCC_OscConfig+0x618>)
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d1ec      	bne.n	8003d0e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003d34:	4b52      	ldr	r3, [pc, #328]	@ (8003e80 <HAL_RCC_OscConfig+0x618>)
 8003d36:	68da      	ldr	r2, [r3, #12]
 8003d38:	4b52      	ldr	r3, [pc, #328]	@ (8003e84 <HAL_RCC_OscConfig+0x61c>)
 8003d3a:	4013      	ands	r3, r2
 8003d3c:	687a      	ldr	r2, [r7, #4]
 8003d3e:	6a11      	ldr	r1, [r2, #32]
 8003d40:	687a      	ldr	r2, [r7, #4]
 8003d42:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003d44:	3a01      	subs	r2, #1
 8003d46:	0112      	lsls	r2, r2, #4
 8003d48:	4311      	orrs	r1, r2
 8003d4a:	687a      	ldr	r2, [r7, #4]
 8003d4c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8003d4e:	0212      	lsls	r2, r2, #8
 8003d50:	4311      	orrs	r1, r2
 8003d52:	687a      	ldr	r2, [r7, #4]
 8003d54:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003d56:	0852      	lsrs	r2, r2, #1
 8003d58:	3a01      	subs	r2, #1
 8003d5a:	0552      	lsls	r2, r2, #21
 8003d5c:	4311      	orrs	r1, r2
 8003d5e:	687a      	ldr	r2, [r7, #4]
 8003d60:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003d62:	0852      	lsrs	r2, r2, #1
 8003d64:	3a01      	subs	r2, #1
 8003d66:	0652      	lsls	r2, r2, #25
 8003d68:	4311      	orrs	r1, r2
 8003d6a:	687a      	ldr	r2, [r7, #4]
 8003d6c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003d6e:	06d2      	lsls	r2, r2, #27
 8003d70:	430a      	orrs	r2, r1
 8003d72:	4943      	ldr	r1, [pc, #268]	@ (8003e80 <HAL_RCC_OscConfig+0x618>)
 8003d74:	4313      	orrs	r3, r2
 8003d76:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003d78:	4b41      	ldr	r3, [pc, #260]	@ (8003e80 <HAL_RCC_OscConfig+0x618>)
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	4a40      	ldr	r2, [pc, #256]	@ (8003e80 <HAL_RCC_OscConfig+0x618>)
 8003d7e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d82:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003d84:	4b3e      	ldr	r3, [pc, #248]	@ (8003e80 <HAL_RCC_OscConfig+0x618>)
 8003d86:	68db      	ldr	r3, [r3, #12]
 8003d88:	4a3d      	ldr	r2, [pc, #244]	@ (8003e80 <HAL_RCC_OscConfig+0x618>)
 8003d8a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d8e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d90:	f7fd f9f4 	bl	800117c <HAL_GetTick>
 8003d94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d96:	e008      	b.n	8003daa <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d98:	f7fd f9f0 	bl	800117c <HAL_GetTick>
 8003d9c:	4602      	mov	r2, r0
 8003d9e:	693b      	ldr	r3, [r7, #16]
 8003da0:	1ad3      	subs	r3, r2, r3
 8003da2:	2b02      	cmp	r3, #2
 8003da4:	d901      	bls.n	8003daa <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8003da6:	2303      	movs	r3, #3
 8003da8:	e066      	b.n	8003e78 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003daa:	4b35      	ldr	r3, [pc, #212]	@ (8003e80 <HAL_RCC_OscConfig+0x618>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d0f0      	beq.n	8003d98 <HAL_RCC_OscConfig+0x530>
 8003db6:	e05e      	b.n	8003e76 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003db8:	4b31      	ldr	r3, [pc, #196]	@ (8003e80 <HAL_RCC_OscConfig+0x618>)
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	4a30      	ldr	r2, [pc, #192]	@ (8003e80 <HAL_RCC_OscConfig+0x618>)
 8003dbe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003dc2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dc4:	f7fd f9da 	bl	800117c <HAL_GetTick>
 8003dc8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003dca:	e008      	b.n	8003dde <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003dcc:	f7fd f9d6 	bl	800117c <HAL_GetTick>
 8003dd0:	4602      	mov	r2, r0
 8003dd2:	693b      	ldr	r3, [r7, #16]
 8003dd4:	1ad3      	subs	r3, r2, r3
 8003dd6:	2b02      	cmp	r3, #2
 8003dd8:	d901      	bls.n	8003dde <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8003dda:	2303      	movs	r3, #3
 8003ddc:	e04c      	b.n	8003e78 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003dde:	4b28      	ldr	r3, [pc, #160]	@ (8003e80 <HAL_RCC_OscConfig+0x618>)
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d1f0      	bne.n	8003dcc <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003dea:	4b25      	ldr	r3, [pc, #148]	@ (8003e80 <HAL_RCC_OscConfig+0x618>)
 8003dec:	68da      	ldr	r2, [r3, #12]
 8003dee:	4924      	ldr	r1, [pc, #144]	@ (8003e80 <HAL_RCC_OscConfig+0x618>)
 8003df0:	4b25      	ldr	r3, [pc, #148]	@ (8003e88 <HAL_RCC_OscConfig+0x620>)
 8003df2:	4013      	ands	r3, r2
 8003df4:	60cb      	str	r3, [r1, #12]
 8003df6:	e03e      	b.n	8003e76 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	69db      	ldr	r3, [r3, #28]
 8003dfc:	2b01      	cmp	r3, #1
 8003dfe:	d101      	bne.n	8003e04 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8003e00:	2301      	movs	r3, #1
 8003e02:	e039      	b.n	8003e78 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003e04:	4b1e      	ldr	r3, [pc, #120]	@ (8003e80 <HAL_RCC_OscConfig+0x618>)
 8003e06:	68db      	ldr	r3, [r3, #12]
 8003e08:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e0a:	697b      	ldr	r3, [r7, #20]
 8003e0c:	f003 0203 	and.w	r2, r3, #3
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6a1b      	ldr	r3, [r3, #32]
 8003e14:	429a      	cmp	r2, r3
 8003e16:	d12c      	bne.n	8003e72 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003e18:	697b      	ldr	r3, [r7, #20]
 8003e1a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e22:	3b01      	subs	r3, #1
 8003e24:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e26:	429a      	cmp	r2, r3
 8003e28:	d123      	bne.n	8003e72 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003e2a:	697b      	ldr	r3, [r7, #20]
 8003e2c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e34:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003e36:	429a      	cmp	r2, r3
 8003e38:	d11b      	bne.n	8003e72 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003e3a:	697b      	ldr	r3, [r7, #20]
 8003e3c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e44:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003e46:	429a      	cmp	r2, r3
 8003e48:	d113      	bne.n	8003e72 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003e4a:	697b      	ldr	r3, [r7, #20]
 8003e4c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e54:	085b      	lsrs	r3, r3, #1
 8003e56:	3b01      	subs	r3, #1
 8003e58:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003e5a:	429a      	cmp	r2, r3
 8003e5c:	d109      	bne.n	8003e72 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003e5e:	697b      	ldr	r3, [r7, #20]
 8003e60:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e68:	085b      	lsrs	r3, r3, #1
 8003e6a:	3b01      	subs	r3, #1
 8003e6c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003e6e:	429a      	cmp	r2, r3
 8003e70:	d001      	beq.n	8003e76 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8003e72:	2301      	movs	r3, #1
 8003e74:	e000      	b.n	8003e78 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8003e76:	2300      	movs	r3, #0
}
 8003e78:	4618      	mov	r0, r3
 8003e7a:	3720      	adds	r7, #32
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	bd80      	pop	{r7, pc}
 8003e80:	40021000 	.word	0x40021000
 8003e84:	019f800c 	.word	0x019f800c
 8003e88:	feeefffc 	.word	0xfeeefffc

08003e8c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	b086      	sub	sp, #24
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
 8003e94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003e96:	2300      	movs	r3, #0
 8003e98:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d101      	bne.n	8003ea4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	e11e      	b.n	80040e2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003ea4:	4b91      	ldr	r3, [pc, #580]	@ (80040ec <HAL_RCC_ClockConfig+0x260>)
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f003 030f 	and.w	r3, r3, #15
 8003eac:	683a      	ldr	r2, [r7, #0]
 8003eae:	429a      	cmp	r2, r3
 8003eb0:	d910      	bls.n	8003ed4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003eb2:	4b8e      	ldr	r3, [pc, #568]	@ (80040ec <HAL_RCC_ClockConfig+0x260>)
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f023 020f 	bic.w	r2, r3, #15
 8003eba:	498c      	ldr	r1, [pc, #560]	@ (80040ec <HAL_RCC_ClockConfig+0x260>)
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	4313      	orrs	r3, r2
 8003ec0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ec2:	4b8a      	ldr	r3, [pc, #552]	@ (80040ec <HAL_RCC_ClockConfig+0x260>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f003 030f 	and.w	r3, r3, #15
 8003eca:	683a      	ldr	r2, [r7, #0]
 8003ecc:	429a      	cmp	r2, r3
 8003ece:	d001      	beq.n	8003ed4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003ed0:	2301      	movs	r3, #1
 8003ed2:	e106      	b.n	80040e2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f003 0301 	and.w	r3, r3, #1
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d073      	beq.n	8003fc8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	2b03      	cmp	r3, #3
 8003ee6:	d129      	bne.n	8003f3c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ee8:	4b81      	ldr	r3, [pc, #516]	@ (80040f0 <HAL_RCC_ClockConfig+0x264>)
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d101      	bne.n	8003ef8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	e0f4      	b.n	80040e2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003ef8:	f000 f966 	bl	80041c8 <RCC_GetSysClockFreqFromPLLSource>
 8003efc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003efe:	693b      	ldr	r3, [r7, #16]
 8003f00:	4a7c      	ldr	r2, [pc, #496]	@ (80040f4 <HAL_RCC_ClockConfig+0x268>)
 8003f02:	4293      	cmp	r3, r2
 8003f04:	d93f      	bls.n	8003f86 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003f06:	4b7a      	ldr	r3, [pc, #488]	@ (80040f0 <HAL_RCC_ClockConfig+0x264>)
 8003f08:	689b      	ldr	r3, [r3, #8]
 8003f0a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d009      	beq.n	8003f26 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d033      	beq.n	8003f86 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d12f      	bne.n	8003f86 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003f26:	4b72      	ldr	r3, [pc, #456]	@ (80040f0 <HAL_RCC_ClockConfig+0x264>)
 8003f28:	689b      	ldr	r3, [r3, #8]
 8003f2a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003f2e:	4a70      	ldr	r2, [pc, #448]	@ (80040f0 <HAL_RCC_ClockConfig+0x264>)
 8003f30:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f34:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003f36:	2380      	movs	r3, #128	@ 0x80
 8003f38:	617b      	str	r3, [r7, #20]
 8003f3a:	e024      	b.n	8003f86 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	685b      	ldr	r3, [r3, #4]
 8003f40:	2b02      	cmp	r3, #2
 8003f42:	d107      	bne.n	8003f54 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003f44:	4b6a      	ldr	r3, [pc, #424]	@ (80040f0 <HAL_RCC_ClockConfig+0x264>)
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d109      	bne.n	8003f64 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003f50:	2301      	movs	r3, #1
 8003f52:	e0c6      	b.n	80040e2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003f54:	4b66      	ldr	r3, [pc, #408]	@ (80040f0 <HAL_RCC_ClockConfig+0x264>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d101      	bne.n	8003f64 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003f60:	2301      	movs	r3, #1
 8003f62:	e0be      	b.n	80040e2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003f64:	f000 f8ce 	bl	8004104 <HAL_RCC_GetSysClockFreq>
 8003f68:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003f6a:	693b      	ldr	r3, [r7, #16]
 8003f6c:	4a61      	ldr	r2, [pc, #388]	@ (80040f4 <HAL_RCC_ClockConfig+0x268>)
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d909      	bls.n	8003f86 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003f72:	4b5f      	ldr	r3, [pc, #380]	@ (80040f0 <HAL_RCC_ClockConfig+0x264>)
 8003f74:	689b      	ldr	r3, [r3, #8]
 8003f76:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003f7a:	4a5d      	ldr	r2, [pc, #372]	@ (80040f0 <HAL_RCC_ClockConfig+0x264>)
 8003f7c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f80:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003f82:	2380      	movs	r3, #128	@ 0x80
 8003f84:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003f86:	4b5a      	ldr	r3, [pc, #360]	@ (80040f0 <HAL_RCC_ClockConfig+0x264>)
 8003f88:	689b      	ldr	r3, [r3, #8]
 8003f8a:	f023 0203 	bic.w	r2, r3, #3
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	685b      	ldr	r3, [r3, #4]
 8003f92:	4957      	ldr	r1, [pc, #348]	@ (80040f0 <HAL_RCC_ClockConfig+0x264>)
 8003f94:	4313      	orrs	r3, r2
 8003f96:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f98:	f7fd f8f0 	bl	800117c <HAL_GetTick>
 8003f9c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f9e:	e00a      	b.n	8003fb6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003fa0:	f7fd f8ec 	bl	800117c <HAL_GetTick>
 8003fa4:	4602      	mov	r2, r0
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	1ad3      	subs	r3, r2, r3
 8003faa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	d901      	bls.n	8003fb6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003fb2:	2303      	movs	r3, #3
 8003fb4:	e095      	b.n	80040e2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fb6:	4b4e      	ldr	r3, [pc, #312]	@ (80040f0 <HAL_RCC_ClockConfig+0x264>)
 8003fb8:	689b      	ldr	r3, [r3, #8]
 8003fba:	f003 020c 	and.w	r2, r3, #12
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	685b      	ldr	r3, [r3, #4]
 8003fc2:	009b      	lsls	r3, r3, #2
 8003fc4:	429a      	cmp	r2, r3
 8003fc6:	d1eb      	bne.n	8003fa0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f003 0302 	and.w	r3, r3, #2
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d023      	beq.n	800401c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f003 0304 	and.w	r3, r3, #4
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d005      	beq.n	8003fec <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003fe0:	4b43      	ldr	r3, [pc, #268]	@ (80040f0 <HAL_RCC_ClockConfig+0x264>)
 8003fe2:	689b      	ldr	r3, [r3, #8]
 8003fe4:	4a42      	ldr	r2, [pc, #264]	@ (80040f0 <HAL_RCC_ClockConfig+0x264>)
 8003fe6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003fea:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f003 0308 	and.w	r3, r3, #8
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d007      	beq.n	8004008 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003ff8:	4b3d      	ldr	r3, [pc, #244]	@ (80040f0 <HAL_RCC_ClockConfig+0x264>)
 8003ffa:	689b      	ldr	r3, [r3, #8]
 8003ffc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004000:	4a3b      	ldr	r2, [pc, #236]	@ (80040f0 <HAL_RCC_ClockConfig+0x264>)
 8004002:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004006:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004008:	4b39      	ldr	r3, [pc, #228]	@ (80040f0 <HAL_RCC_ClockConfig+0x264>)
 800400a:	689b      	ldr	r3, [r3, #8]
 800400c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	689b      	ldr	r3, [r3, #8]
 8004014:	4936      	ldr	r1, [pc, #216]	@ (80040f0 <HAL_RCC_ClockConfig+0x264>)
 8004016:	4313      	orrs	r3, r2
 8004018:	608b      	str	r3, [r1, #8]
 800401a:	e008      	b.n	800402e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800401c:	697b      	ldr	r3, [r7, #20]
 800401e:	2b80      	cmp	r3, #128	@ 0x80
 8004020:	d105      	bne.n	800402e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004022:	4b33      	ldr	r3, [pc, #204]	@ (80040f0 <HAL_RCC_ClockConfig+0x264>)
 8004024:	689b      	ldr	r3, [r3, #8]
 8004026:	4a32      	ldr	r2, [pc, #200]	@ (80040f0 <HAL_RCC_ClockConfig+0x264>)
 8004028:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800402c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800402e:	4b2f      	ldr	r3, [pc, #188]	@ (80040ec <HAL_RCC_ClockConfig+0x260>)
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f003 030f 	and.w	r3, r3, #15
 8004036:	683a      	ldr	r2, [r7, #0]
 8004038:	429a      	cmp	r2, r3
 800403a:	d21d      	bcs.n	8004078 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800403c:	4b2b      	ldr	r3, [pc, #172]	@ (80040ec <HAL_RCC_ClockConfig+0x260>)
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f023 020f 	bic.w	r2, r3, #15
 8004044:	4929      	ldr	r1, [pc, #164]	@ (80040ec <HAL_RCC_ClockConfig+0x260>)
 8004046:	683b      	ldr	r3, [r7, #0]
 8004048:	4313      	orrs	r3, r2
 800404a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800404c:	f7fd f896 	bl	800117c <HAL_GetTick>
 8004050:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004052:	e00a      	b.n	800406a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004054:	f7fd f892 	bl	800117c <HAL_GetTick>
 8004058:	4602      	mov	r2, r0
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	1ad3      	subs	r3, r2, r3
 800405e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004062:	4293      	cmp	r3, r2
 8004064:	d901      	bls.n	800406a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8004066:	2303      	movs	r3, #3
 8004068:	e03b      	b.n	80040e2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800406a:	4b20      	ldr	r3, [pc, #128]	@ (80040ec <HAL_RCC_ClockConfig+0x260>)
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f003 030f 	and.w	r3, r3, #15
 8004072:	683a      	ldr	r2, [r7, #0]
 8004074:	429a      	cmp	r2, r3
 8004076:	d1ed      	bne.n	8004054 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f003 0304 	and.w	r3, r3, #4
 8004080:	2b00      	cmp	r3, #0
 8004082:	d008      	beq.n	8004096 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004084:	4b1a      	ldr	r3, [pc, #104]	@ (80040f0 <HAL_RCC_ClockConfig+0x264>)
 8004086:	689b      	ldr	r3, [r3, #8]
 8004088:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	68db      	ldr	r3, [r3, #12]
 8004090:	4917      	ldr	r1, [pc, #92]	@ (80040f0 <HAL_RCC_ClockConfig+0x264>)
 8004092:	4313      	orrs	r3, r2
 8004094:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f003 0308 	and.w	r3, r3, #8
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d009      	beq.n	80040b6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80040a2:	4b13      	ldr	r3, [pc, #76]	@ (80040f0 <HAL_RCC_ClockConfig+0x264>)
 80040a4:	689b      	ldr	r3, [r3, #8]
 80040a6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	691b      	ldr	r3, [r3, #16]
 80040ae:	00db      	lsls	r3, r3, #3
 80040b0:	490f      	ldr	r1, [pc, #60]	@ (80040f0 <HAL_RCC_ClockConfig+0x264>)
 80040b2:	4313      	orrs	r3, r2
 80040b4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80040b6:	f000 f825 	bl	8004104 <HAL_RCC_GetSysClockFreq>
 80040ba:	4602      	mov	r2, r0
 80040bc:	4b0c      	ldr	r3, [pc, #48]	@ (80040f0 <HAL_RCC_ClockConfig+0x264>)
 80040be:	689b      	ldr	r3, [r3, #8]
 80040c0:	091b      	lsrs	r3, r3, #4
 80040c2:	f003 030f 	and.w	r3, r3, #15
 80040c6:	490c      	ldr	r1, [pc, #48]	@ (80040f8 <HAL_RCC_ClockConfig+0x26c>)
 80040c8:	5ccb      	ldrb	r3, [r1, r3]
 80040ca:	f003 031f 	and.w	r3, r3, #31
 80040ce:	fa22 f303 	lsr.w	r3, r2, r3
 80040d2:	4a0a      	ldr	r2, [pc, #40]	@ (80040fc <HAL_RCC_ClockConfig+0x270>)
 80040d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80040d6:	4b0a      	ldr	r3, [pc, #40]	@ (8004100 <HAL_RCC_ClockConfig+0x274>)
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	4618      	mov	r0, r3
 80040dc:	f7fd f802 	bl	80010e4 <HAL_InitTick>
 80040e0:	4603      	mov	r3, r0
}
 80040e2:	4618      	mov	r0, r3
 80040e4:	3718      	adds	r7, #24
 80040e6:	46bd      	mov	sp, r7
 80040e8:	bd80      	pop	{r7, pc}
 80040ea:	bf00      	nop
 80040ec:	40022000 	.word	0x40022000
 80040f0:	40021000 	.word	0x40021000
 80040f4:	04c4b400 	.word	0x04c4b400
 80040f8:	08006978 	.word	0x08006978
 80040fc:	20000010 	.word	0x20000010
 8004100:	20000014 	.word	0x20000014

08004104 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004104:	b480      	push	{r7}
 8004106:	b087      	sub	sp, #28
 8004108:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800410a:	4b2c      	ldr	r3, [pc, #176]	@ (80041bc <HAL_RCC_GetSysClockFreq+0xb8>)
 800410c:	689b      	ldr	r3, [r3, #8]
 800410e:	f003 030c 	and.w	r3, r3, #12
 8004112:	2b04      	cmp	r3, #4
 8004114:	d102      	bne.n	800411c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004116:	4b2a      	ldr	r3, [pc, #168]	@ (80041c0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004118:	613b      	str	r3, [r7, #16]
 800411a:	e047      	b.n	80041ac <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800411c:	4b27      	ldr	r3, [pc, #156]	@ (80041bc <HAL_RCC_GetSysClockFreq+0xb8>)
 800411e:	689b      	ldr	r3, [r3, #8]
 8004120:	f003 030c 	and.w	r3, r3, #12
 8004124:	2b08      	cmp	r3, #8
 8004126:	d102      	bne.n	800412e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004128:	4b26      	ldr	r3, [pc, #152]	@ (80041c4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800412a:	613b      	str	r3, [r7, #16]
 800412c:	e03e      	b.n	80041ac <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800412e:	4b23      	ldr	r3, [pc, #140]	@ (80041bc <HAL_RCC_GetSysClockFreq+0xb8>)
 8004130:	689b      	ldr	r3, [r3, #8]
 8004132:	f003 030c 	and.w	r3, r3, #12
 8004136:	2b0c      	cmp	r3, #12
 8004138:	d136      	bne.n	80041a8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800413a:	4b20      	ldr	r3, [pc, #128]	@ (80041bc <HAL_RCC_GetSysClockFreq+0xb8>)
 800413c:	68db      	ldr	r3, [r3, #12]
 800413e:	f003 0303 	and.w	r3, r3, #3
 8004142:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004144:	4b1d      	ldr	r3, [pc, #116]	@ (80041bc <HAL_RCC_GetSysClockFreq+0xb8>)
 8004146:	68db      	ldr	r3, [r3, #12]
 8004148:	091b      	lsrs	r3, r3, #4
 800414a:	f003 030f 	and.w	r3, r3, #15
 800414e:	3301      	adds	r3, #1
 8004150:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	2b03      	cmp	r3, #3
 8004156:	d10c      	bne.n	8004172 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004158:	4a1a      	ldr	r2, [pc, #104]	@ (80041c4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800415a:	68bb      	ldr	r3, [r7, #8]
 800415c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004160:	4a16      	ldr	r2, [pc, #88]	@ (80041bc <HAL_RCC_GetSysClockFreq+0xb8>)
 8004162:	68d2      	ldr	r2, [r2, #12]
 8004164:	0a12      	lsrs	r2, r2, #8
 8004166:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800416a:	fb02 f303 	mul.w	r3, r2, r3
 800416e:	617b      	str	r3, [r7, #20]
      break;
 8004170:	e00c      	b.n	800418c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004172:	4a13      	ldr	r2, [pc, #76]	@ (80041c0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004174:	68bb      	ldr	r3, [r7, #8]
 8004176:	fbb2 f3f3 	udiv	r3, r2, r3
 800417a:	4a10      	ldr	r2, [pc, #64]	@ (80041bc <HAL_RCC_GetSysClockFreq+0xb8>)
 800417c:	68d2      	ldr	r2, [r2, #12]
 800417e:	0a12      	lsrs	r2, r2, #8
 8004180:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004184:	fb02 f303 	mul.w	r3, r2, r3
 8004188:	617b      	str	r3, [r7, #20]
      break;
 800418a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800418c:	4b0b      	ldr	r3, [pc, #44]	@ (80041bc <HAL_RCC_GetSysClockFreq+0xb8>)
 800418e:	68db      	ldr	r3, [r3, #12]
 8004190:	0e5b      	lsrs	r3, r3, #25
 8004192:	f003 0303 	and.w	r3, r3, #3
 8004196:	3301      	adds	r3, #1
 8004198:	005b      	lsls	r3, r3, #1
 800419a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800419c:	697a      	ldr	r2, [r7, #20]
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80041a4:	613b      	str	r3, [r7, #16]
 80041a6:	e001      	b.n	80041ac <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80041a8:	2300      	movs	r3, #0
 80041aa:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80041ac:	693b      	ldr	r3, [r7, #16]
}
 80041ae:	4618      	mov	r0, r3
 80041b0:	371c      	adds	r7, #28
 80041b2:	46bd      	mov	sp, r7
 80041b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b8:	4770      	bx	lr
 80041ba:	bf00      	nop
 80041bc:	40021000 	.word	0x40021000
 80041c0:	00f42400 	.word	0x00f42400
 80041c4:	007a1200 	.word	0x007a1200

080041c8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80041c8:	b480      	push	{r7}
 80041ca:	b087      	sub	sp, #28
 80041cc:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80041ce:	4b1e      	ldr	r3, [pc, #120]	@ (8004248 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80041d0:	68db      	ldr	r3, [r3, #12]
 80041d2:	f003 0303 	and.w	r3, r3, #3
 80041d6:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80041d8:	4b1b      	ldr	r3, [pc, #108]	@ (8004248 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80041da:	68db      	ldr	r3, [r3, #12]
 80041dc:	091b      	lsrs	r3, r3, #4
 80041de:	f003 030f 	and.w	r3, r3, #15
 80041e2:	3301      	adds	r3, #1
 80041e4:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80041e6:	693b      	ldr	r3, [r7, #16]
 80041e8:	2b03      	cmp	r3, #3
 80041ea:	d10c      	bne.n	8004206 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80041ec:	4a17      	ldr	r2, [pc, #92]	@ (800424c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80041f4:	4a14      	ldr	r2, [pc, #80]	@ (8004248 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80041f6:	68d2      	ldr	r2, [r2, #12]
 80041f8:	0a12      	lsrs	r2, r2, #8
 80041fa:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80041fe:	fb02 f303 	mul.w	r3, r2, r3
 8004202:	617b      	str	r3, [r7, #20]
    break;
 8004204:	e00c      	b.n	8004220 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004206:	4a12      	ldr	r2, [pc, #72]	@ (8004250 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	fbb2 f3f3 	udiv	r3, r2, r3
 800420e:	4a0e      	ldr	r2, [pc, #56]	@ (8004248 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004210:	68d2      	ldr	r2, [r2, #12]
 8004212:	0a12      	lsrs	r2, r2, #8
 8004214:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004218:	fb02 f303 	mul.w	r3, r2, r3
 800421c:	617b      	str	r3, [r7, #20]
    break;
 800421e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004220:	4b09      	ldr	r3, [pc, #36]	@ (8004248 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004222:	68db      	ldr	r3, [r3, #12]
 8004224:	0e5b      	lsrs	r3, r3, #25
 8004226:	f003 0303 	and.w	r3, r3, #3
 800422a:	3301      	adds	r3, #1
 800422c:	005b      	lsls	r3, r3, #1
 800422e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004230:	697a      	ldr	r2, [r7, #20]
 8004232:	68bb      	ldr	r3, [r7, #8]
 8004234:	fbb2 f3f3 	udiv	r3, r2, r3
 8004238:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800423a:	687b      	ldr	r3, [r7, #4]
}
 800423c:	4618      	mov	r0, r3
 800423e:	371c      	adds	r7, #28
 8004240:	46bd      	mov	sp, r7
 8004242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004246:	4770      	bx	lr
 8004248:	40021000 	.word	0x40021000
 800424c:	007a1200 	.word	0x007a1200
 8004250:	00f42400 	.word	0x00f42400

08004254 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004254:	b580      	push	{r7, lr}
 8004256:	b086      	sub	sp, #24
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800425c:	2300      	movs	r3, #0
 800425e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004260:	2300      	movs	r3, #0
 8004262:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800426c:	2b00      	cmp	r3, #0
 800426e:	f000 8098 	beq.w	80043a2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004272:	2300      	movs	r3, #0
 8004274:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004276:	4b43      	ldr	r3, [pc, #268]	@ (8004384 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004278:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800427a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800427e:	2b00      	cmp	r3, #0
 8004280:	d10d      	bne.n	800429e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004282:	4b40      	ldr	r3, [pc, #256]	@ (8004384 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004284:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004286:	4a3f      	ldr	r2, [pc, #252]	@ (8004384 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004288:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800428c:	6593      	str	r3, [r2, #88]	@ 0x58
 800428e:	4b3d      	ldr	r3, [pc, #244]	@ (8004384 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004290:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004292:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004296:	60bb      	str	r3, [r7, #8]
 8004298:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800429a:	2301      	movs	r3, #1
 800429c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800429e:	4b3a      	ldr	r3, [pc, #232]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	4a39      	ldr	r2, [pc, #228]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80042a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80042a8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80042aa:	f7fc ff67 	bl	800117c <HAL_GetTick>
 80042ae:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80042b0:	e009      	b.n	80042c6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042b2:	f7fc ff63 	bl	800117c <HAL_GetTick>
 80042b6:	4602      	mov	r2, r0
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	1ad3      	subs	r3, r2, r3
 80042bc:	2b02      	cmp	r3, #2
 80042be:	d902      	bls.n	80042c6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80042c0:	2303      	movs	r3, #3
 80042c2:	74fb      	strb	r3, [r7, #19]
        break;
 80042c4:	e005      	b.n	80042d2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80042c6:	4b30      	ldr	r3, [pc, #192]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d0ef      	beq.n	80042b2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80042d2:	7cfb      	ldrb	r3, [r7, #19]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d159      	bne.n	800438c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80042d8:	4b2a      	ldr	r3, [pc, #168]	@ (8004384 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80042da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80042e2:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80042e4:	697b      	ldr	r3, [r7, #20]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d01e      	beq.n	8004328 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042ee:	697a      	ldr	r2, [r7, #20]
 80042f0:	429a      	cmp	r2, r3
 80042f2:	d019      	beq.n	8004328 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80042f4:	4b23      	ldr	r3, [pc, #140]	@ (8004384 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80042f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80042fe:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004300:	4b20      	ldr	r3, [pc, #128]	@ (8004384 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004302:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004306:	4a1f      	ldr	r2, [pc, #124]	@ (8004384 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004308:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800430c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004310:	4b1c      	ldr	r3, [pc, #112]	@ (8004384 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004312:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004316:	4a1b      	ldr	r2, [pc, #108]	@ (8004384 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004318:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800431c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004320:	4a18      	ldr	r2, [pc, #96]	@ (8004384 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004322:	697b      	ldr	r3, [r7, #20]
 8004324:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004328:	697b      	ldr	r3, [r7, #20]
 800432a:	f003 0301 	and.w	r3, r3, #1
 800432e:	2b00      	cmp	r3, #0
 8004330:	d016      	beq.n	8004360 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004332:	f7fc ff23 	bl	800117c <HAL_GetTick>
 8004336:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004338:	e00b      	b.n	8004352 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800433a:	f7fc ff1f 	bl	800117c <HAL_GetTick>
 800433e:	4602      	mov	r2, r0
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	1ad3      	subs	r3, r2, r3
 8004344:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004348:	4293      	cmp	r3, r2
 800434a:	d902      	bls.n	8004352 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800434c:	2303      	movs	r3, #3
 800434e:	74fb      	strb	r3, [r7, #19]
            break;
 8004350:	e006      	b.n	8004360 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004352:	4b0c      	ldr	r3, [pc, #48]	@ (8004384 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004354:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004358:	f003 0302 	and.w	r3, r3, #2
 800435c:	2b00      	cmp	r3, #0
 800435e:	d0ec      	beq.n	800433a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004360:	7cfb      	ldrb	r3, [r7, #19]
 8004362:	2b00      	cmp	r3, #0
 8004364:	d10b      	bne.n	800437e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004366:	4b07      	ldr	r3, [pc, #28]	@ (8004384 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004368:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800436c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004374:	4903      	ldr	r1, [pc, #12]	@ (8004384 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004376:	4313      	orrs	r3, r2
 8004378:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800437c:	e008      	b.n	8004390 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800437e:	7cfb      	ldrb	r3, [r7, #19]
 8004380:	74bb      	strb	r3, [r7, #18]
 8004382:	e005      	b.n	8004390 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004384:	40021000 	.word	0x40021000
 8004388:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800438c:	7cfb      	ldrb	r3, [r7, #19]
 800438e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004390:	7c7b      	ldrb	r3, [r7, #17]
 8004392:	2b01      	cmp	r3, #1
 8004394:	d105      	bne.n	80043a2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004396:	4ba6      	ldr	r3, [pc, #664]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004398:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800439a:	4aa5      	ldr	r2, [pc, #660]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800439c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80043a0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f003 0301 	and.w	r3, r3, #1
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d00a      	beq.n	80043c4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80043ae:	4ba0      	ldr	r3, [pc, #640]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80043b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043b4:	f023 0203 	bic.w	r2, r3, #3
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	685b      	ldr	r3, [r3, #4]
 80043bc:	499c      	ldr	r1, [pc, #624]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80043be:	4313      	orrs	r3, r2
 80043c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f003 0302 	and.w	r3, r3, #2
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d00a      	beq.n	80043e6 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80043d0:	4b97      	ldr	r3, [pc, #604]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80043d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043d6:	f023 020c 	bic.w	r2, r3, #12
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	689b      	ldr	r3, [r3, #8]
 80043de:	4994      	ldr	r1, [pc, #592]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80043e0:	4313      	orrs	r3, r2
 80043e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f003 0304 	and.w	r3, r3, #4
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d00a      	beq.n	8004408 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80043f2:	4b8f      	ldr	r3, [pc, #572]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80043f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043f8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	68db      	ldr	r3, [r3, #12]
 8004400:	498b      	ldr	r1, [pc, #556]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004402:	4313      	orrs	r3, r2
 8004404:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f003 0308 	and.w	r3, r3, #8
 8004410:	2b00      	cmp	r3, #0
 8004412:	d00a      	beq.n	800442a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004414:	4b86      	ldr	r3, [pc, #536]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004416:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800441a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	691b      	ldr	r3, [r3, #16]
 8004422:	4983      	ldr	r1, [pc, #524]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004424:	4313      	orrs	r3, r2
 8004426:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f003 0320 	and.w	r3, r3, #32
 8004432:	2b00      	cmp	r3, #0
 8004434:	d00a      	beq.n	800444c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004436:	4b7e      	ldr	r3, [pc, #504]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004438:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800443c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	695b      	ldr	r3, [r3, #20]
 8004444:	497a      	ldr	r1, [pc, #488]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004446:	4313      	orrs	r3, r2
 8004448:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004454:	2b00      	cmp	r3, #0
 8004456:	d00a      	beq.n	800446e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004458:	4b75      	ldr	r3, [pc, #468]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800445a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800445e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	699b      	ldr	r3, [r3, #24]
 8004466:	4972      	ldr	r1, [pc, #456]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004468:	4313      	orrs	r3, r2
 800446a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004476:	2b00      	cmp	r3, #0
 8004478:	d00a      	beq.n	8004490 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800447a:	4b6d      	ldr	r3, [pc, #436]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800447c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004480:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	69db      	ldr	r3, [r3, #28]
 8004488:	4969      	ldr	r1, [pc, #420]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800448a:	4313      	orrs	r3, r2
 800448c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004498:	2b00      	cmp	r3, #0
 800449a:	d00a      	beq.n	80044b2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800449c:	4b64      	ldr	r3, [pc, #400]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800449e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044a2:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6a1b      	ldr	r3, [r3, #32]
 80044aa:	4961      	ldr	r1, [pc, #388]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80044ac:	4313      	orrs	r3, r2
 80044ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d00a      	beq.n	80044d4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80044be:	4b5c      	ldr	r3, [pc, #368]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80044c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044c4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044cc:	4958      	ldr	r1, [pc, #352]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80044ce:	4313      	orrs	r3, r2
 80044d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d015      	beq.n	800450c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80044e0:	4b53      	ldr	r3, [pc, #332]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80044e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044e6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044ee:	4950      	ldr	r1, [pc, #320]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80044f0:	4313      	orrs	r3, r2
 80044f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044fa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80044fe:	d105      	bne.n	800450c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004500:	4b4b      	ldr	r3, [pc, #300]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004502:	68db      	ldr	r3, [r3, #12]
 8004504:	4a4a      	ldr	r2, [pc, #296]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004506:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800450a:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004514:	2b00      	cmp	r3, #0
 8004516:	d015      	beq.n	8004544 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004518:	4b45      	ldr	r3, [pc, #276]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800451a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800451e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004526:	4942      	ldr	r1, [pc, #264]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004528:	4313      	orrs	r3, r2
 800452a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004532:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004536:	d105      	bne.n	8004544 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004538:	4b3d      	ldr	r3, [pc, #244]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800453a:	68db      	ldr	r3, [r3, #12]
 800453c:	4a3c      	ldr	r2, [pc, #240]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800453e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004542:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800454c:	2b00      	cmp	r3, #0
 800454e:	d015      	beq.n	800457c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004550:	4b37      	ldr	r3, [pc, #220]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004552:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004556:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800455e:	4934      	ldr	r1, [pc, #208]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004560:	4313      	orrs	r3, r2
 8004562:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800456a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800456e:	d105      	bne.n	800457c <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004570:	4b2f      	ldr	r3, [pc, #188]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004572:	68db      	ldr	r3, [r3, #12]
 8004574:	4a2e      	ldr	r2, [pc, #184]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004576:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800457a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004584:	2b00      	cmp	r3, #0
 8004586:	d015      	beq.n	80045b4 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004588:	4b29      	ldr	r3, [pc, #164]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800458a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800458e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004596:	4926      	ldr	r1, [pc, #152]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004598:	4313      	orrs	r3, r2
 800459a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045a2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80045a6:	d105      	bne.n	80045b4 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80045a8:	4b21      	ldr	r3, [pc, #132]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80045aa:	68db      	ldr	r3, [r3, #12]
 80045ac:	4a20      	ldr	r2, [pc, #128]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80045ae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80045b2:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d015      	beq.n	80045ec <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80045c0:	4b1b      	ldr	r3, [pc, #108]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80045c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045c6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045ce:	4918      	ldr	r1, [pc, #96]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80045d0:	4313      	orrs	r3, r2
 80045d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045da:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80045de:	d105      	bne.n	80045ec <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80045e0:	4b13      	ldr	r3, [pc, #76]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80045e2:	68db      	ldr	r3, [r3, #12]
 80045e4:	4a12      	ldr	r2, [pc, #72]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80045e6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80045ea:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d015      	beq.n	8004624 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80045f8:	4b0d      	ldr	r3, [pc, #52]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80045fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045fe:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004606:	490a      	ldr	r1, [pc, #40]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004608:	4313      	orrs	r3, r2
 800460a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004612:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004616:	d105      	bne.n	8004624 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004618:	4b05      	ldr	r3, [pc, #20]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800461a:	68db      	ldr	r3, [r3, #12]
 800461c:	4a04      	ldr	r2, [pc, #16]	@ (8004630 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800461e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004622:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004624:	7cbb      	ldrb	r3, [r7, #18]
}
 8004626:	4618      	mov	r0, r3
 8004628:	3718      	adds	r7, #24
 800462a:	46bd      	mov	sp, r7
 800462c:	bd80      	pop	{r7, pc}
 800462e:	bf00      	nop
 8004630:	40021000 	.word	0x40021000

08004634 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004634:	b580      	push	{r7, lr}
 8004636:	b082      	sub	sp, #8
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2b00      	cmp	r3, #0
 8004640:	d101      	bne.n	8004646 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004642:	2301      	movs	r3, #1
 8004644:	e049      	b.n	80046da <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800464c:	b2db      	uxtb	r3, r3
 800464e:	2b00      	cmp	r3, #0
 8004650:	d106      	bne.n	8004660 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2200      	movs	r2, #0
 8004656:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800465a:	6878      	ldr	r0, [r7, #4]
 800465c:	f7fc fc50 	bl	8000f00 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2202      	movs	r2, #2
 8004664:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681a      	ldr	r2, [r3, #0]
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	3304      	adds	r3, #4
 8004670:	4619      	mov	r1, r3
 8004672:	4610      	mov	r0, r2
 8004674:	f000 fdf4 	bl	8005260 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2201      	movs	r2, #1
 800467c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2201      	movs	r2, #1
 8004684:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2201      	movs	r2, #1
 800468c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2201      	movs	r2, #1
 8004694:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2201      	movs	r2, #1
 800469c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2201      	movs	r2, #1
 80046a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2201      	movs	r2, #1
 80046ac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2201      	movs	r2, #1
 80046b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2201      	movs	r2, #1
 80046bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2201      	movs	r2, #1
 80046c4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2201      	movs	r2, #1
 80046cc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2201      	movs	r2, #1
 80046d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80046d8:	2300      	movs	r3, #0
}
 80046da:	4618      	mov	r0, r3
 80046dc:	3708      	adds	r7, #8
 80046de:	46bd      	mov	sp, r7
 80046e0:	bd80      	pop	{r7, pc}
	...

080046e4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80046e4:	b480      	push	{r7}
 80046e6:	b085      	sub	sp, #20
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80046f2:	b2db      	uxtb	r3, r3
 80046f4:	2b01      	cmp	r3, #1
 80046f6:	d001      	beq.n	80046fc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80046f8:	2301      	movs	r3, #1
 80046fa:	e042      	b.n	8004782 <HAL_TIM_Base_Start+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2202      	movs	r2, #2
 8004700:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	4a21      	ldr	r2, [pc, #132]	@ (8004790 <HAL_TIM_Base_Start+0xac>)
 800470a:	4293      	cmp	r3, r2
 800470c:	d018      	beq.n	8004740 <HAL_TIM_Base_Start+0x5c>
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004716:	d013      	beq.n	8004740 <HAL_TIM_Base_Start+0x5c>
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	4a1d      	ldr	r2, [pc, #116]	@ (8004794 <HAL_TIM_Base_Start+0xb0>)
 800471e:	4293      	cmp	r3, r2
 8004720:	d00e      	beq.n	8004740 <HAL_TIM_Base_Start+0x5c>
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	4a1c      	ldr	r2, [pc, #112]	@ (8004798 <HAL_TIM_Base_Start+0xb4>)
 8004728:	4293      	cmp	r3, r2
 800472a:	d009      	beq.n	8004740 <HAL_TIM_Base_Start+0x5c>
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	4a1a      	ldr	r2, [pc, #104]	@ (800479c <HAL_TIM_Base_Start+0xb8>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d004      	beq.n	8004740 <HAL_TIM_Base_Start+0x5c>
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	4a19      	ldr	r2, [pc, #100]	@ (80047a0 <HAL_TIM_Base_Start+0xbc>)
 800473c:	4293      	cmp	r3, r2
 800473e:	d115      	bne.n	800476c <HAL_TIM_Base_Start+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	689a      	ldr	r2, [r3, #8]
 8004746:	4b17      	ldr	r3, [pc, #92]	@ (80047a4 <HAL_TIM_Base_Start+0xc0>)
 8004748:	4013      	ands	r3, r2
 800474a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	2b06      	cmp	r3, #6
 8004750:	d015      	beq.n	800477e <HAL_TIM_Base_Start+0x9a>
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004758:	d011      	beq.n	800477e <HAL_TIM_Base_Start+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	681a      	ldr	r2, [r3, #0]
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f042 0201 	orr.w	r2, r2, #1
 8004768:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800476a:	e008      	b.n	800477e <HAL_TIM_Base_Start+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	681a      	ldr	r2, [r3, #0]
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f042 0201 	orr.w	r2, r2, #1
 800477a:	601a      	str	r2, [r3, #0]
 800477c:	e000      	b.n	8004780 <HAL_TIM_Base_Start+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800477e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004780:	2300      	movs	r3, #0
}
 8004782:	4618      	mov	r0, r3
 8004784:	3714      	adds	r7, #20
 8004786:	46bd      	mov	sp, r7
 8004788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478c:	4770      	bx	lr
 800478e:	bf00      	nop
 8004790:	40012c00 	.word	0x40012c00
 8004794:	40000400 	.word	0x40000400
 8004798:	40000800 	.word	0x40000800
 800479c:	40013400 	.word	0x40013400
 80047a0:	40014000 	.word	0x40014000
 80047a4:	00010007 	.word	0x00010007

080047a8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80047a8:	b480      	push	{r7}
 80047aa:	b085      	sub	sp, #20
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80047b6:	b2db      	uxtb	r3, r3
 80047b8:	2b01      	cmp	r3, #1
 80047ba:	d001      	beq.n	80047c0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80047bc:	2301      	movs	r3, #1
 80047be:	e04a      	b.n	8004856 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2202      	movs	r2, #2
 80047c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	68da      	ldr	r2, [r3, #12]
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f042 0201 	orr.w	r2, r2, #1
 80047d6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	4a21      	ldr	r2, [pc, #132]	@ (8004864 <HAL_TIM_Base_Start_IT+0xbc>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	d018      	beq.n	8004814 <HAL_TIM_Base_Start_IT+0x6c>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80047ea:	d013      	beq.n	8004814 <HAL_TIM_Base_Start_IT+0x6c>
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	4a1d      	ldr	r2, [pc, #116]	@ (8004868 <HAL_TIM_Base_Start_IT+0xc0>)
 80047f2:	4293      	cmp	r3, r2
 80047f4:	d00e      	beq.n	8004814 <HAL_TIM_Base_Start_IT+0x6c>
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	4a1c      	ldr	r2, [pc, #112]	@ (800486c <HAL_TIM_Base_Start_IT+0xc4>)
 80047fc:	4293      	cmp	r3, r2
 80047fe:	d009      	beq.n	8004814 <HAL_TIM_Base_Start_IT+0x6c>
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	4a1a      	ldr	r2, [pc, #104]	@ (8004870 <HAL_TIM_Base_Start_IT+0xc8>)
 8004806:	4293      	cmp	r3, r2
 8004808:	d004      	beq.n	8004814 <HAL_TIM_Base_Start_IT+0x6c>
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	4a19      	ldr	r2, [pc, #100]	@ (8004874 <HAL_TIM_Base_Start_IT+0xcc>)
 8004810:	4293      	cmp	r3, r2
 8004812:	d115      	bne.n	8004840 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	689a      	ldr	r2, [r3, #8]
 800481a:	4b17      	ldr	r3, [pc, #92]	@ (8004878 <HAL_TIM_Base_Start_IT+0xd0>)
 800481c:	4013      	ands	r3, r2
 800481e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	2b06      	cmp	r3, #6
 8004824:	d015      	beq.n	8004852 <HAL_TIM_Base_Start_IT+0xaa>
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800482c:	d011      	beq.n	8004852 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	681a      	ldr	r2, [r3, #0]
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f042 0201 	orr.w	r2, r2, #1
 800483c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800483e:	e008      	b.n	8004852 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	681a      	ldr	r2, [r3, #0]
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f042 0201 	orr.w	r2, r2, #1
 800484e:	601a      	str	r2, [r3, #0]
 8004850:	e000      	b.n	8004854 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004852:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004854:	2300      	movs	r3, #0
}
 8004856:	4618      	mov	r0, r3
 8004858:	3714      	adds	r7, #20
 800485a:	46bd      	mov	sp, r7
 800485c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004860:	4770      	bx	lr
 8004862:	bf00      	nop
 8004864:	40012c00 	.word	0x40012c00
 8004868:	40000400 	.word	0x40000400
 800486c:	40000800 	.word	0x40000800
 8004870:	40013400 	.word	0x40013400
 8004874:	40014000 	.word	0x40014000
 8004878:	00010007 	.word	0x00010007

0800487c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b082      	sub	sp, #8
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2b00      	cmp	r3, #0
 8004888:	d101      	bne.n	800488e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800488a:	2301      	movs	r3, #1
 800488c:	e049      	b.n	8004922 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004894:	b2db      	uxtb	r3, r3
 8004896:	2b00      	cmp	r3, #0
 8004898:	d106      	bne.n	80048a8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2200      	movs	r2, #0
 800489e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80048a2:	6878      	ldr	r0, [r7, #4]
 80048a4:	f000 f841 	bl	800492a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2202      	movs	r2, #2
 80048ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681a      	ldr	r2, [r3, #0]
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	3304      	adds	r3, #4
 80048b8:	4619      	mov	r1, r3
 80048ba:	4610      	mov	r0, r2
 80048bc:	f000 fcd0 	bl	8005260 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2201      	movs	r2, #1
 80048c4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2201      	movs	r2, #1
 80048cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2201      	movs	r2, #1
 80048d4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2201      	movs	r2, #1
 80048dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2201      	movs	r2, #1
 80048e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2201      	movs	r2, #1
 80048ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2201      	movs	r2, #1
 80048f4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2201      	movs	r2, #1
 80048fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2201      	movs	r2, #1
 8004904:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2201      	movs	r2, #1
 800490c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2201      	movs	r2, #1
 8004914:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2201      	movs	r2, #1
 800491c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004920:	2300      	movs	r3, #0
}
 8004922:	4618      	mov	r0, r3
 8004924:	3708      	adds	r7, #8
 8004926:	46bd      	mov	sp, r7
 8004928:	bd80      	pop	{r7, pc}

0800492a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800492a:	b480      	push	{r7}
 800492c:	b083      	sub	sp, #12
 800492e:	af00      	add	r7, sp, #0
 8004930:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004932:	bf00      	nop
 8004934:	370c      	adds	r7, #12
 8004936:	46bd      	mov	sp, r7
 8004938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493c:	4770      	bx	lr
	...

08004940 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004940:	b580      	push	{r7, lr}
 8004942:	b084      	sub	sp, #16
 8004944:	af00      	add	r7, sp, #0
 8004946:	6078      	str	r0, [r7, #4]
 8004948:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800494a:	683b      	ldr	r3, [r7, #0]
 800494c:	2b00      	cmp	r3, #0
 800494e:	d109      	bne.n	8004964 <HAL_TIM_PWM_Start+0x24>
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004956:	b2db      	uxtb	r3, r3
 8004958:	2b01      	cmp	r3, #1
 800495a:	bf14      	ite	ne
 800495c:	2301      	movne	r3, #1
 800495e:	2300      	moveq	r3, #0
 8004960:	b2db      	uxtb	r3, r3
 8004962:	e03c      	b.n	80049de <HAL_TIM_PWM_Start+0x9e>
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	2b04      	cmp	r3, #4
 8004968:	d109      	bne.n	800497e <HAL_TIM_PWM_Start+0x3e>
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004970:	b2db      	uxtb	r3, r3
 8004972:	2b01      	cmp	r3, #1
 8004974:	bf14      	ite	ne
 8004976:	2301      	movne	r3, #1
 8004978:	2300      	moveq	r3, #0
 800497a:	b2db      	uxtb	r3, r3
 800497c:	e02f      	b.n	80049de <HAL_TIM_PWM_Start+0x9e>
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	2b08      	cmp	r3, #8
 8004982:	d109      	bne.n	8004998 <HAL_TIM_PWM_Start+0x58>
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800498a:	b2db      	uxtb	r3, r3
 800498c:	2b01      	cmp	r3, #1
 800498e:	bf14      	ite	ne
 8004990:	2301      	movne	r3, #1
 8004992:	2300      	moveq	r3, #0
 8004994:	b2db      	uxtb	r3, r3
 8004996:	e022      	b.n	80049de <HAL_TIM_PWM_Start+0x9e>
 8004998:	683b      	ldr	r3, [r7, #0]
 800499a:	2b0c      	cmp	r3, #12
 800499c:	d109      	bne.n	80049b2 <HAL_TIM_PWM_Start+0x72>
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80049a4:	b2db      	uxtb	r3, r3
 80049a6:	2b01      	cmp	r3, #1
 80049a8:	bf14      	ite	ne
 80049aa:	2301      	movne	r3, #1
 80049ac:	2300      	moveq	r3, #0
 80049ae:	b2db      	uxtb	r3, r3
 80049b0:	e015      	b.n	80049de <HAL_TIM_PWM_Start+0x9e>
 80049b2:	683b      	ldr	r3, [r7, #0]
 80049b4:	2b10      	cmp	r3, #16
 80049b6:	d109      	bne.n	80049cc <HAL_TIM_PWM_Start+0x8c>
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80049be:	b2db      	uxtb	r3, r3
 80049c0:	2b01      	cmp	r3, #1
 80049c2:	bf14      	ite	ne
 80049c4:	2301      	movne	r3, #1
 80049c6:	2300      	moveq	r3, #0
 80049c8:	b2db      	uxtb	r3, r3
 80049ca:	e008      	b.n	80049de <HAL_TIM_PWM_Start+0x9e>
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80049d2:	b2db      	uxtb	r3, r3
 80049d4:	2b01      	cmp	r3, #1
 80049d6:	bf14      	ite	ne
 80049d8:	2301      	movne	r3, #1
 80049da:	2300      	moveq	r3, #0
 80049dc:	b2db      	uxtb	r3, r3
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d001      	beq.n	80049e6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80049e2:	2301      	movs	r3, #1
 80049e4:	e097      	b.n	8004b16 <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d104      	bne.n	80049f6 <HAL_TIM_PWM_Start+0xb6>
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2202      	movs	r2, #2
 80049f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80049f4:	e023      	b.n	8004a3e <HAL_TIM_PWM_Start+0xfe>
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	2b04      	cmp	r3, #4
 80049fa:	d104      	bne.n	8004a06 <HAL_TIM_PWM_Start+0xc6>
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2202      	movs	r2, #2
 8004a00:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004a04:	e01b      	b.n	8004a3e <HAL_TIM_PWM_Start+0xfe>
 8004a06:	683b      	ldr	r3, [r7, #0]
 8004a08:	2b08      	cmp	r3, #8
 8004a0a:	d104      	bne.n	8004a16 <HAL_TIM_PWM_Start+0xd6>
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2202      	movs	r2, #2
 8004a10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004a14:	e013      	b.n	8004a3e <HAL_TIM_PWM_Start+0xfe>
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	2b0c      	cmp	r3, #12
 8004a1a:	d104      	bne.n	8004a26 <HAL_TIM_PWM_Start+0xe6>
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2202      	movs	r2, #2
 8004a20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004a24:	e00b      	b.n	8004a3e <HAL_TIM_PWM_Start+0xfe>
 8004a26:	683b      	ldr	r3, [r7, #0]
 8004a28:	2b10      	cmp	r3, #16
 8004a2a:	d104      	bne.n	8004a36 <HAL_TIM_PWM_Start+0xf6>
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2202      	movs	r2, #2
 8004a30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004a34:	e003      	b.n	8004a3e <HAL_TIM_PWM_Start+0xfe>
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	2202      	movs	r2, #2
 8004a3a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	2201      	movs	r2, #1
 8004a44:	6839      	ldr	r1, [r7, #0]
 8004a46:	4618      	mov	r0, r3
 8004a48:	f001 f838 	bl	8005abc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4a33      	ldr	r2, [pc, #204]	@ (8004b20 <HAL_TIM_PWM_Start+0x1e0>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d013      	beq.n	8004a7e <HAL_TIM_PWM_Start+0x13e>
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	4a32      	ldr	r2, [pc, #200]	@ (8004b24 <HAL_TIM_PWM_Start+0x1e4>)
 8004a5c:	4293      	cmp	r3, r2
 8004a5e:	d00e      	beq.n	8004a7e <HAL_TIM_PWM_Start+0x13e>
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	4a30      	ldr	r2, [pc, #192]	@ (8004b28 <HAL_TIM_PWM_Start+0x1e8>)
 8004a66:	4293      	cmp	r3, r2
 8004a68:	d009      	beq.n	8004a7e <HAL_TIM_PWM_Start+0x13e>
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	4a2f      	ldr	r2, [pc, #188]	@ (8004b2c <HAL_TIM_PWM_Start+0x1ec>)
 8004a70:	4293      	cmp	r3, r2
 8004a72:	d004      	beq.n	8004a7e <HAL_TIM_PWM_Start+0x13e>
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	4a2d      	ldr	r2, [pc, #180]	@ (8004b30 <HAL_TIM_PWM_Start+0x1f0>)
 8004a7a:	4293      	cmp	r3, r2
 8004a7c:	d101      	bne.n	8004a82 <HAL_TIM_PWM_Start+0x142>
 8004a7e:	2301      	movs	r3, #1
 8004a80:	e000      	b.n	8004a84 <HAL_TIM_PWM_Start+0x144>
 8004a82:	2300      	movs	r3, #0
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d007      	beq.n	8004a98 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004a96:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	4a20      	ldr	r2, [pc, #128]	@ (8004b20 <HAL_TIM_PWM_Start+0x1e0>)
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d018      	beq.n	8004ad4 <HAL_TIM_PWM_Start+0x194>
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004aaa:	d013      	beq.n	8004ad4 <HAL_TIM_PWM_Start+0x194>
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	4a20      	ldr	r2, [pc, #128]	@ (8004b34 <HAL_TIM_PWM_Start+0x1f4>)
 8004ab2:	4293      	cmp	r3, r2
 8004ab4:	d00e      	beq.n	8004ad4 <HAL_TIM_PWM_Start+0x194>
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	4a1f      	ldr	r2, [pc, #124]	@ (8004b38 <HAL_TIM_PWM_Start+0x1f8>)
 8004abc:	4293      	cmp	r3, r2
 8004abe:	d009      	beq.n	8004ad4 <HAL_TIM_PWM_Start+0x194>
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	4a17      	ldr	r2, [pc, #92]	@ (8004b24 <HAL_TIM_PWM_Start+0x1e4>)
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d004      	beq.n	8004ad4 <HAL_TIM_PWM_Start+0x194>
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	4a16      	ldr	r2, [pc, #88]	@ (8004b28 <HAL_TIM_PWM_Start+0x1e8>)
 8004ad0:	4293      	cmp	r3, r2
 8004ad2:	d115      	bne.n	8004b00 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	689a      	ldr	r2, [r3, #8]
 8004ada:	4b18      	ldr	r3, [pc, #96]	@ (8004b3c <HAL_TIM_PWM_Start+0x1fc>)
 8004adc:	4013      	ands	r3, r2
 8004ade:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	2b06      	cmp	r3, #6
 8004ae4:	d015      	beq.n	8004b12 <HAL_TIM_PWM_Start+0x1d2>
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004aec:	d011      	beq.n	8004b12 <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	681a      	ldr	r2, [r3, #0]
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f042 0201 	orr.w	r2, r2, #1
 8004afc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004afe:	e008      	b.n	8004b12 <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	681a      	ldr	r2, [r3, #0]
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f042 0201 	orr.w	r2, r2, #1
 8004b0e:	601a      	str	r2, [r3, #0]
 8004b10:	e000      	b.n	8004b14 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b12:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004b14:	2300      	movs	r3, #0
}
 8004b16:	4618      	mov	r0, r3
 8004b18:	3710      	adds	r7, #16
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	bd80      	pop	{r7, pc}
 8004b1e:	bf00      	nop
 8004b20:	40012c00 	.word	0x40012c00
 8004b24:	40013400 	.word	0x40013400
 8004b28:	40014000 	.word	0x40014000
 8004b2c:	40014400 	.word	0x40014400
 8004b30:	40014800 	.word	0x40014800
 8004b34:	40000400 	.word	0x40000400
 8004b38:	40000800 	.word	0x40000800
 8004b3c:	00010007 	.word	0x00010007

08004b40 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004b40:	b580      	push	{r7, lr}
 8004b42:	b084      	sub	sp, #16
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	68db      	ldr	r3, [r3, #12]
 8004b4e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	691b      	ldr	r3, [r3, #16]
 8004b56:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004b58:	68bb      	ldr	r3, [r7, #8]
 8004b5a:	f003 0302 	and.w	r3, r3, #2
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d020      	beq.n	8004ba4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	f003 0302 	and.w	r3, r3, #2
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d01b      	beq.n	8004ba4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f06f 0202 	mvn.w	r2, #2
 8004b74:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	2201      	movs	r2, #1
 8004b7a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	699b      	ldr	r3, [r3, #24]
 8004b82:	f003 0303 	and.w	r3, r3, #3
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d003      	beq.n	8004b92 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004b8a:	6878      	ldr	r0, [r7, #4]
 8004b8c:	f000 fb4a 	bl	8005224 <HAL_TIM_IC_CaptureCallback>
 8004b90:	e005      	b.n	8004b9e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b92:	6878      	ldr	r0, [r7, #4]
 8004b94:	f000 fb3c 	bl	8005210 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b98:	6878      	ldr	r0, [r7, #4]
 8004b9a:	f000 fb4d 	bl	8005238 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004ba4:	68bb      	ldr	r3, [r7, #8]
 8004ba6:	f003 0304 	and.w	r3, r3, #4
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d020      	beq.n	8004bf0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	f003 0304 	and.w	r3, r3, #4
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d01b      	beq.n	8004bf0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f06f 0204 	mvn.w	r2, #4
 8004bc0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	2202      	movs	r2, #2
 8004bc6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	699b      	ldr	r3, [r3, #24]
 8004bce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d003      	beq.n	8004bde <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004bd6:	6878      	ldr	r0, [r7, #4]
 8004bd8:	f000 fb24 	bl	8005224 <HAL_TIM_IC_CaptureCallback>
 8004bdc:	e005      	b.n	8004bea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004bde:	6878      	ldr	r0, [r7, #4]
 8004be0:	f000 fb16 	bl	8005210 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004be4:	6878      	ldr	r0, [r7, #4]
 8004be6:	f000 fb27 	bl	8005238 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	2200      	movs	r2, #0
 8004bee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004bf0:	68bb      	ldr	r3, [r7, #8]
 8004bf2:	f003 0308 	and.w	r3, r3, #8
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d020      	beq.n	8004c3c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	f003 0308 	and.w	r3, r3, #8
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d01b      	beq.n	8004c3c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f06f 0208 	mvn.w	r2, #8
 8004c0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	2204      	movs	r2, #4
 8004c12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	69db      	ldr	r3, [r3, #28]
 8004c1a:	f003 0303 	and.w	r3, r3, #3
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d003      	beq.n	8004c2a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c22:	6878      	ldr	r0, [r7, #4]
 8004c24:	f000 fafe 	bl	8005224 <HAL_TIM_IC_CaptureCallback>
 8004c28:	e005      	b.n	8004c36 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c2a:	6878      	ldr	r0, [r7, #4]
 8004c2c:	f000 faf0 	bl	8005210 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c30:	6878      	ldr	r0, [r7, #4]
 8004c32:	f000 fb01 	bl	8005238 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	2200      	movs	r2, #0
 8004c3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004c3c:	68bb      	ldr	r3, [r7, #8]
 8004c3e:	f003 0310 	and.w	r3, r3, #16
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d020      	beq.n	8004c88 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	f003 0310 	and.w	r3, r3, #16
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d01b      	beq.n	8004c88 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	f06f 0210 	mvn.w	r2, #16
 8004c58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	2208      	movs	r2, #8
 8004c5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	69db      	ldr	r3, [r3, #28]
 8004c66:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d003      	beq.n	8004c76 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c6e:	6878      	ldr	r0, [r7, #4]
 8004c70:	f000 fad8 	bl	8005224 <HAL_TIM_IC_CaptureCallback>
 8004c74:	e005      	b.n	8004c82 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c76:	6878      	ldr	r0, [r7, #4]
 8004c78:	f000 faca 	bl	8005210 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c7c:	6878      	ldr	r0, [r7, #4]
 8004c7e:	f000 fadb 	bl	8005238 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	2200      	movs	r2, #0
 8004c86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004c88:	68bb      	ldr	r3, [r7, #8]
 8004c8a:	f003 0301 	and.w	r3, r3, #1
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d00c      	beq.n	8004cac <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	f003 0301 	and.w	r3, r3, #1
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d007      	beq.n	8004cac <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f06f 0201 	mvn.w	r2, #1
 8004ca4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004ca6:	6878      	ldr	r0, [r7, #4]
 8004ca8:	f000 faa8 	bl	80051fc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004cac:	68bb      	ldr	r3, [r7, #8]
 8004cae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d104      	bne.n	8004cc0 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004cb6:	68bb      	ldr	r3, [r7, #8]
 8004cb8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d00c      	beq.n	8004cda <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d007      	beq.n	8004cda <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004cd2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004cd4:	6878      	ldr	r0, [r7, #4]
 8004cd6:	f001 f8e3 	bl	8005ea0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004cda:	68bb      	ldr	r3, [r7, #8]
 8004cdc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d00c      	beq.n	8004cfe <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d007      	beq.n	8004cfe <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004cf6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004cf8:	6878      	ldr	r0, [r7, #4]
 8004cfa:	f001 f8db 	bl	8005eb4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004cfe:	68bb      	ldr	r3, [r7, #8]
 8004d00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d00c      	beq.n	8004d22 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d007      	beq.n	8004d22 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004d1a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004d1c:	6878      	ldr	r0, [r7, #4]
 8004d1e:	f000 fa95 	bl	800524c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004d22:	68bb      	ldr	r3, [r7, #8]
 8004d24:	f003 0320 	and.w	r3, r3, #32
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d00c      	beq.n	8004d46 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	f003 0320 	and.w	r3, r3, #32
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d007      	beq.n	8004d46 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f06f 0220 	mvn.w	r2, #32
 8004d3e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004d40:	6878      	ldr	r0, [r7, #4]
 8004d42:	f001 f8a3 	bl	8005e8c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8004d46:	68bb      	ldr	r3, [r7, #8]
 8004d48:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d00c      	beq.n	8004d6a <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d007      	beq.n	8004d6a <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8004d62:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8004d64:	6878      	ldr	r0, [r7, #4]
 8004d66:	f001 f8af 	bl	8005ec8 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8004d6a:	68bb      	ldr	r3, [r7, #8]
 8004d6c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d00c      	beq.n	8004d8e <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d007      	beq.n	8004d8e <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8004d86:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8004d88:	6878      	ldr	r0, [r7, #4]
 8004d8a:	f001 f8a7 	bl	8005edc <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8004d8e:	68bb      	ldr	r3, [r7, #8]
 8004d90:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d00c      	beq.n	8004db2 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d007      	beq.n	8004db2 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8004daa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8004dac:	6878      	ldr	r0, [r7, #4]
 8004dae:	f001 f89f 	bl	8005ef0 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8004db2:	68bb      	ldr	r3, [r7, #8]
 8004db4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d00c      	beq.n	8004dd6 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d007      	beq.n	8004dd6 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8004dce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8004dd0:	6878      	ldr	r0, [r7, #4]
 8004dd2:	f001 f897 	bl	8005f04 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004dd6:	bf00      	nop
 8004dd8:	3710      	adds	r7, #16
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	bd80      	pop	{r7, pc}
	...

08004de0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b086      	sub	sp, #24
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	60f8      	str	r0, [r7, #12]
 8004de8:	60b9      	str	r1, [r7, #8]
 8004dea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004dec:	2300      	movs	r3, #0
 8004dee:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004df6:	2b01      	cmp	r3, #1
 8004df8:	d101      	bne.n	8004dfe <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004dfa:	2302      	movs	r3, #2
 8004dfc:	e0ff      	b.n	8004ffe <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	2201      	movs	r2, #1
 8004e02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	2b14      	cmp	r3, #20
 8004e0a:	f200 80f0 	bhi.w	8004fee <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004e0e:	a201      	add	r2, pc, #4	@ (adr r2, 8004e14 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004e10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e14:	08004e69 	.word	0x08004e69
 8004e18:	08004fef 	.word	0x08004fef
 8004e1c:	08004fef 	.word	0x08004fef
 8004e20:	08004fef 	.word	0x08004fef
 8004e24:	08004ea9 	.word	0x08004ea9
 8004e28:	08004fef 	.word	0x08004fef
 8004e2c:	08004fef 	.word	0x08004fef
 8004e30:	08004fef 	.word	0x08004fef
 8004e34:	08004eeb 	.word	0x08004eeb
 8004e38:	08004fef 	.word	0x08004fef
 8004e3c:	08004fef 	.word	0x08004fef
 8004e40:	08004fef 	.word	0x08004fef
 8004e44:	08004f2b 	.word	0x08004f2b
 8004e48:	08004fef 	.word	0x08004fef
 8004e4c:	08004fef 	.word	0x08004fef
 8004e50:	08004fef 	.word	0x08004fef
 8004e54:	08004f6d 	.word	0x08004f6d
 8004e58:	08004fef 	.word	0x08004fef
 8004e5c:	08004fef 	.word	0x08004fef
 8004e60:	08004fef 	.word	0x08004fef
 8004e64:	08004fad 	.word	0x08004fad
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	68b9      	ldr	r1, [r7, #8]
 8004e6e:	4618      	mov	r0, r3
 8004e70:	f000 fa92 	bl	8005398 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	699a      	ldr	r2, [r3, #24]
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f042 0208 	orr.w	r2, r2, #8
 8004e82:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	699a      	ldr	r2, [r3, #24]
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f022 0204 	bic.w	r2, r2, #4
 8004e92:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	6999      	ldr	r1, [r3, #24]
 8004e9a:	68bb      	ldr	r3, [r7, #8]
 8004e9c:	691a      	ldr	r2, [r3, #16]
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	430a      	orrs	r2, r1
 8004ea4:	619a      	str	r2, [r3, #24]
      break;
 8004ea6:	e0a5      	b.n	8004ff4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	68b9      	ldr	r1, [r7, #8]
 8004eae:	4618      	mov	r0, r3
 8004eb0:	f000 fb02 	bl	80054b8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	699a      	ldr	r2, [r3, #24]
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004ec2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	699a      	ldr	r2, [r3, #24]
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ed2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	6999      	ldr	r1, [r3, #24]
 8004eda:	68bb      	ldr	r3, [r7, #8]
 8004edc:	691b      	ldr	r3, [r3, #16]
 8004ede:	021a      	lsls	r2, r3, #8
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	430a      	orrs	r2, r1
 8004ee6:	619a      	str	r2, [r3, #24]
      break;
 8004ee8:	e084      	b.n	8004ff4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	68b9      	ldr	r1, [r7, #8]
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	f000 fb6b 	bl	80055cc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	69da      	ldr	r2, [r3, #28]
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	f042 0208 	orr.w	r2, r2, #8
 8004f04:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	69da      	ldr	r2, [r3, #28]
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f022 0204 	bic.w	r2, r2, #4
 8004f14:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	69d9      	ldr	r1, [r3, #28]
 8004f1c:	68bb      	ldr	r3, [r7, #8]
 8004f1e:	691a      	ldr	r2, [r3, #16]
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	430a      	orrs	r2, r1
 8004f26:	61da      	str	r2, [r3, #28]
      break;
 8004f28:	e064      	b.n	8004ff4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	68b9      	ldr	r1, [r7, #8]
 8004f30:	4618      	mov	r0, r3
 8004f32:	f000 fbd3 	bl	80056dc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	69da      	ldr	r2, [r3, #28]
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004f44:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	69da      	ldr	r2, [r3, #28]
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f54:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	69d9      	ldr	r1, [r3, #28]
 8004f5c:	68bb      	ldr	r3, [r7, #8]
 8004f5e:	691b      	ldr	r3, [r3, #16]
 8004f60:	021a      	lsls	r2, r3, #8
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	430a      	orrs	r2, r1
 8004f68:	61da      	str	r2, [r3, #28]
      break;
 8004f6a:	e043      	b.n	8004ff4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	68b9      	ldr	r1, [r7, #8]
 8004f72:	4618      	mov	r0, r3
 8004f74:	f000 fc3c 	bl	80057f0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f042 0208 	orr.w	r2, r2, #8
 8004f86:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f022 0204 	bic.w	r2, r2, #4
 8004f96:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8004f9e:	68bb      	ldr	r3, [r7, #8]
 8004fa0:	691a      	ldr	r2, [r3, #16]
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	430a      	orrs	r2, r1
 8004fa8:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8004faa:	e023      	b.n	8004ff4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	68b9      	ldr	r1, [r7, #8]
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	f000 fc80 	bl	80058b8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004fc6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004fd6:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8004fde:	68bb      	ldr	r3, [r7, #8]
 8004fe0:	691b      	ldr	r3, [r3, #16]
 8004fe2:	021a      	lsls	r2, r3, #8
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	430a      	orrs	r2, r1
 8004fea:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8004fec:	e002      	b.n	8004ff4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8004fee:	2301      	movs	r3, #1
 8004ff0:	75fb      	strb	r3, [r7, #23]
      break;
 8004ff2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	2200      	movs	r2, #0
 8004ff8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004ffc:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ffe:	4618      	mov	r0, r3
 8005000:	3718      	adds	r7, #24
 8005002:	46bd      	mov	sp, r7
 8005004:	bd80      	pop	{r7, pc}
 8005006:	bf00      	nop

08005008 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005008:	b580      	push	{r7, lr}
 800500a:	b084      	sub	sp, #16
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
 8005010:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005012:	2300      	movs	r3, #0
 8005014:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800501c:	2b01      	cmp	r3, #1
 800501e:	d101      	bne.n	8005024 <HAL_TIM_ConfigClockSource+0x1c>
 8005020:	2302      	movs	r3, #2
 8005022:	e0de      	b.n	80051e2 <HAL_TIM_ConfigClockSource+0x1da>
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2201      	movs	r2, #1
 8005028:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2202      	movs	r2, #2
 8005030:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	689b      	ldr	r3, [r3, #8]
 800503a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800503c:	68bb      	ldr	r3, [r7, #8]
 800503e:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8005042:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005046:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005048:	68bb      	ldr	r3, [r7, #8]
 800504a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800504e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	68ba      	ldr	r2, [r7, #8]
 8005056:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005058:	683b      	ldr	r3, [r7, #0]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	4a63      	ldr	r2, [pc, #396]	@ (80051ec <HAL_TIM_ConfigClockSource+0x1e4>)
 800505e:	4293      	cmp	r3, r2
 8005060:	f000 80a9 	beq.w	80051b6 <HAL_TIM_ConfigClockSource+0x1ae>
 8005064:	4a61      	ldr	r2, [pc, #388]	@ (80051ec <HAL_TIM_ConfigClockSource+0x1e4>)
 8005066:	4293      	cmp	r3, r2
 8005068:	f200 80ae 	bhi.w	80051c8 <HAL_TIM_ConfigClockSource+0x1c0>
 800506c:	4a60      	ldr	r2, [pc, #384]	@ (80051f0 <HAL_TIM_ConfigClockSource+0x1e8>)
 800506e:	4293      	cmp	r3, r2
 8005070:	f000 80a1 	beq.w	80051b6 <HAL_TIM_ConfigClockSource+0x1ae>
 8005074:	4a5e      	ldr	r2, [pc, #376]	@ (80051f0 <HAL_TIM_ConfigClockSource+0x1e8>)
 8005076:	4293      	cmp	r3, r2
 8005078:	f200 80a6 	bhi.w	80051c8 <HAL_TIM_ConfigClockSource+0x1c0>
 800507c:	4a5d      	ldr	r2, [pc, #372]	@ (80051f4 <HAL_TIM_ConfigClockSource+0x1ec>)
 800507e:	4293      	cmp	r3, r2
 8005080:	f000 8099 	beq.w	80051b6 <HAL_TIM_ConfigClockSource+0x1ae>
 8005084:	4a5b      	ldr	r2, [pc, #364]	@ (80051f4 <HAL_TIM_ConfigClockSource+0x1ec>)
 8005086:	4293      	cmp	r3, r2
 8005088:	f200 809e 	bhi.w	80051c8 <HAL_TIM_ConfigClockSource+0x1c0>
 800508c:	4a5a      	ldr	r2, [pc, #360]	@ (80051f8 <HAL_TIM_ConfigClockSource+0x1f0>)
 800508e:	4293      	cmp	r3, r2
 8005090:	f000 8091 	beq.w	80051b6 <HAL_TIM_ConfigClockSource+0x1ae>
 8005094:	4a58      	ldr	r2, [pc, #352]	@ (80051f8 <HAL_TIM_ConfigClockSource+0x1f0>)
 8005096:	4293      	cmp	r3, r2
 8005098:	f200 8096 	bhi.w	80051c8 <HAL_TIM_ConfigClockSource+0x1c0>
 800509c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80050a0:	f000 8089 	beq.w	80051b6 <HAL_TIM_ConfigClockSource+0x1ae>
 80050a4:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80050a8:	f200 808e 	bhi.w	80051c8 <HAL_TIM_ConfigClockSource+0x1c0>
 80050ac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80050b0:	d03e      	beq.n	8005130 <HAL_TIM_ConfigClockSource+0x128>
 80050b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80050b6:	f200 8087 	bhi.w	80051c8 <HAL_TIM_ConfigClockSource+0x1c0>
 80050ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80050be:	f000 8086 	beq.w	80051ce <HAL_TIM_ConfigClockSource+0x1c6>
 80050c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80050c6:	d87f      	bhi.n	80051c8 <HAL_TIM_ConfigClockSource+0x1c0>
 80050c8:	2b70      	cmp	r3, #112	@ 0x70
 80050ca:	d01a      	beq.n	8005102 <HAL_TIM_ConfigClockSource+0xfa>
 80050cc:	2b70      	cmp	r3, #112	@ 0x70
 80050ce:	d87b      	bhi.n	80051c8 <HAL_TIM_ConfigClockSource+0x1c0>
 80050d0:	2b60      	cmp	r3, #96	@ 0x60
 80050d2:	d050      	beq.n	8005176 <HAL_TIM_ConfigClockSource+0x16e>
 80050d4:	2b60      	cmp	r3, #96	@ 0x60
 80050d6:	d877      	bhi.n	80051c8 <HAL_TIM_ConfigClockSource+0x1c0>
 80050d8:	2b50      	cmp	r3, #80	@ 0x50
 80050da:	d03c      	beq.n	8005156 <HAL_TIM_ConfigClockSource+0x14e>
 80050dc:	2b50      	cmp	r3, #80	@ 0x50
 80050de:	d873      	bhi.n	80051c8 <HAL_TIM_ConfigClockSource+0x1c0>
 80050e0:	2b40      	cmp	r3, #64	@ 0x40
 80050e2:	d058      	beq.n	8005196 <HAL_TIM_ConfigClockSource+0x18e>
 80050e4:	2b40      	cmp	r3, #64	@ 0x40
 80050e6:	d86f      	bhi.n	80051c8 <HAL_TIM_ConfigClockSource+0x1c0>
 80050e8:	2b30      	cmp	r3, #48	@ 0x30
 80050ea:	d064      	beq.n	80051b6 <HAL_TIM_ConfigClockSource+0x1ae>
 80050ec:	2b30      	cmp	r3, #48	@ 0x30
 80050ee:	d86b      	bhi.n	80051c8 <HAL_TIM_ConfigClockSource+0x1c0>
 80050f0:	2b20      	cmp	r3, #32
 80050f2:	d060      	beq.n	80051b6 <HAL_TIM_ConfigClockSource+0x1ae>
 80050f4:	2b20      	cmp	r3, #32
 80050f6:	d867      	bhi.n	80051c8 <HAL_TIM_ConfigClockSource+0x1c0>
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d05c      	beq.n	80051b6 <HAL_TIM_ConfigClockSource+0x1ae>
 80050fc:	2b10      	cmp	r3, #16
 80050fe:	d05a      	beq.n	80051b6 <HAL_TIM_ConfigClockSource+0x1ae>
 8005100:	e062      	b.n	80051c8 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800510a:	683b      	ldr	r3, [r7, #0]
 800510c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800510e:	683b      	ldr	r3, [r7, #0]
 8005110:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005112:	f000 fcb3 	bl	8005a7c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	689b      	ldr	r3, [r3, #8]
 800511c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800511e:	68bb      	ldr	r3, [r7, #8]
 8005120:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005124:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	68ba      	ldr	r2, [r7, #8]
 800512c:	609a      	str	r2, [r3, #8]
      break;
 800512e:	e04f      	b.n	80051d0 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005134:	683b      	ldr	r3, [r7, #0]
 8005136:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005138:	683b      	ldr	r3, [r7, #0]
 800513a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005140:	f000 fc9c 	bl	8005a7c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	689a      	ldr	r2, [r3, #8]
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005152:	609a      	str	r2, [r3, #8]
      break;
 8005154:	e03c      	b.n	80051d0 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005162:	461a      	mov	r2, r3
 8005164:	f000 fc0e 	bl	8005984 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	2150      	movs	r1, #80	@ 0x50
 800516e:	4618      	mov	r0, r3
 8005170:	f000 fc67 	bl	8005a42 <TIM_ITRx_SetConfig>
      break;
 8005174:	e02c      	b.n	80051d0 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800517e:	683b      	ldr	r3, [r7, #0]
 8005180:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005182:	461a      	mov	r2, r3
 8005184:	f000 fc2d 	bl	80059e2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	2160      	movs	r1, #96	@ 0x60
 800518e:	4618      	mov	r0, r3
 8005190:	f000 fc57 	bl	8005a42 <TIM_ITRx_SetConfig>
      break;
 8005194:	e01c      	b.n	80051d0 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800519a:	683b      	ldr	r3, [r7, #0]
 800519c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800519e:	683b      	ldr	r3, [r7, #0]
 80051a0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80051a2:	461a      	mov	r2, r3
 80051a4:	f000 fbee 	bl	8005984 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	2140      	movs	r1, #64	@ 0x40
 80051ae:	4618      	mov	r0, r3
 80051b0:	f000 fc47 	bl	8005a42 <TIM_ITRx_SetConfig>
      break;
 80051b4:	e00c      	b.n	80051d0 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681a      	ldr	r2, [r3, #0]
 80051ba:	683b      	ldr	r3, [r7, #0]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	4619      	mov	r1, r3
 80051c0:	4610      	mov	r0, r2
 80051c2:	f000 fc3e 	bl	8005a42 <TIM_ITRx_SetConfig>
      break;
 80051c6:	e003      	b.n	80051d0 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 80051c8:	2301      	movs	r3, #1
 80051ca:	73fb      	strb	r3, [r7, #15]
      break;
 80051cc:	e000      	b.n	80051d0 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 80051ce:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2201      	movs	r2, #1
 80051d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2200      	movs	r2, #0
 80051dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80051e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80051e2:	4618      	mov	r0, r3
 80051e4:	3710      	adds	r7, #16
 80051e6:	46bd      	mov	sp, r7
 80051e8:	bd80      	pop	{r7, pc}
 80051ea:	bf00      	nop
 80051ec:	00100070 	.word	0x00100070
 80051f0:	00100040 	.word	0x00100040
 80051f4:	00100030 	.word	0x00100030
 80051f8:	00100020 	.word	0x00100020

080051fc <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80051fc:	b480      	push	{r7}
 80051fe:	b083      	sub	sp, #12
 8005200:	af00      	add	r7, sp, #0
 8005202:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005204:	bf00      	nop
 8005206:	370c      	adds	r7, #12
 8005208:	46bd      	mov	sp, r7
 800520a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800520e:	4770      	bx	lr

08005210 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005210:	b480      	push	{r7}
 8005212:	b083      	sub	sp, #12
 8005214:	af00      	add	r7, sp, #0
 8005216:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005218:	bf00      	nop
 800521a:	370c      	adds	r7, #12
 800521c:	46bd      	mov	sp, r7
 800521e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005222:	4770      	bx	lr

08005224 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005224:	b480      	push	{r7}
 8005226:	b083      	sub	sp, #12
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800522c:	bf00      	nop
 800522e:	370c      	adds	r7, #12
 8005230:	46bd      	mov	sp, r7
 8005232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005236:	4770      	bx	lr

08005238 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005238:	b480      	push	{r7}
 800523a:	b083      	sub	sp, #12
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005240:	bf00      	nop
 8005242:	370c      	adds	r7, #12
 8005244:	46bd      	mov	sp, r7
 8005246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524a:	4770      	bx	lr

0800524c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800524c:	b480      	push	{r7}
 800524e:	b083      	sub	sp, #12
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005254:	bf00      	nop
 8005256:	370c      	adds	r7, #12
 8005258:	46bd      	mov	sp, r7
 800525a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525e:	4770      	bx	lr

08005260 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005260:	b480      	push	{r7}
 8005262:	b085      	sub	sp, #20
 8005264:	af00      	add	r7, sp, #0
 8005266:	6078      	str	r0, [r7, #4]
 8005268:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	4a42      	ldr	r2, [pc, #264]	@ (800537c <TIM_Base_SetConfig+0x11c>)
 8005274:	4293      	cmp	r3, r2
 8005276:	d00f      	beq.n	8005298 <TIM_Base_SetConfig+0x38>
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800527e:	d00b      	beq.n	8005298 <TIM_Base_SetConfig+0x38>
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	4a3f      	ldr	r2, [pc, #252]	@ (8005380 <TIM_Base_SetConfig+0x120>)
 8005284:	4293      	cmp	r3, r2
 8005286:	d007      	beq.n	8005298 <TIM_Base_SetConfig+0x38>
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	4a3e      	ldr	r2, [pc, #248]	@ (8005384 <TIM_Base_SetConfig+0x124>)
 800528c:	4293      	cmp	r3, r2
 800528e:	d003      	beq.n	8005298 <TIM_Base_SetConfig+0x38>
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	4a3d      	ldr	r2, [pc, #244]	@ (8005388 <TIM_Base_SetConfig+0x128>)
 8005294:	4293      	cmp	r3, r2
 8005296:	d108      	bne.n	80052aa <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800529e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80052a0:	683b      	ldr	r3, [r7, #0]
 80052a2:	685b      	ldr	r3, [r3, #4]
 80052a4:	68fa      	ldr	r2, [r7, #12]
 80052a6:	4313      	orrs	r3, r2
 80052a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	4a33      	ldr	r2, [pc, #204]	@ (800537c <TIM_Base_SetConfig+0x11c>)
 80052ae:	4293      	cmp	r3, r2
 80052b0:	d01b      	beq.n	80052ea <TIM_Base_SetConfig+0x8a>
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052b8:	d017      	beq.n	80052ea <TIM_Base_SetConfig+0x8a>
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	4a30      	ldr	r2, [pc, #192]	@ (8005380 <TIM_Base_SetConfig+0x120>)
 80052be:	4293      	cmp	r3, r2
 80052c0:	d013      	beq.n	80052ea <TIM_Base_SetConfig+0x8a>
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	4a2f      	ldr	r2, [pc, #188]	@ (8005384 <TIM_Base_SetConfig+0x124>)
 80052c6:	4293      	cmp	r3, r2
 80052c8:	d00f      	beq.n	80052ea <TIM_Base_SetConfig+0x8a>
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	4a2e      	ldr	r2, [pc, #184]	@ (8005388 <TIM_Base_SetConfig+0x128>)
 80052ce:	4293      	cmp	r3, r2
 80052d0:	d00b      	beq.n	80052ea <TIM_Base_SetConfig+0x8a>
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	4a2d      	ldr	r2, [pc, #180]	@ (800538c <TIM_Base_SetConfig+0x12c>)
 80052d6:	4293      	cmp	r3, r2
 80052d8:	d007      	beq.n	80052ea <TIM_Base_SetConfig+0x8a>
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	4a2c      	ldr	r2, [pc, #176]	@ (8005390 <TIM_Base_SetConfig+0x130>)
 80052de:	4293      	cmp	r3, r2
 80052e0:	d003      	beq.n	80052ea <TIM_Base_SetConfig+0x8a>
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	4a2b      	ldr	r2, [pc, #172]	@ (8005394 <TIM_Base_SetConfig+0x134>)
 80052e6:	4293      	cmp	r3, r2
 80052e8:	d108      	bne.n	80052fc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80052f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80052f2:	683b      	ldr	r3, [r7, #0]
 80052f4:	68db      	ldr	r3, [r3, #12]
 80052f6:	68fa      	ldr	r2, [r7, #12]
 80052f8:	4313      	orrs	r3, r2
 80052fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005302:	683b      	ldr	r3, [r7, #0]
 8005304:	695b      	ldr	r3, [r3, #20]
 8005306:	4313      	orrs	r3, r2
 8005308:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	68fa      	ldr	r2, [r7, #12]
 800530e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005310:	683b      	ldr	r3, [r7, #0]
 8005312:	689a      	ldr	r2, [r3, #8]
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005318:	683b      	ldr	r3, [r7, #0]
 800531a:	681a      	ldr	r2, [r3, #0]
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	4a16      	ldr	r2, [pc, #88]	@ (800537c <TIM_Base_SetConfig+0x11c>)
 8005324:	4293      	cmp	r3, r2
 8005326:	d00f      	beq.n	8005348 <TIM_Base_SetConfig+0xe8>
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	4a17      	ldr	r2, [pc, #92]	@ (8005388 <TIM_Base_SetConfig+0x128>)
 800532c:	4293      	cmp	r3, r2
 800532e:	d00b      	beq.n	8005348 <TIM_Base_SetConfig+0xe8>
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	4a16      	ldr	r2, [pc, #88]	@ (800538c <TIM_Base_SetConfig+0x12c>)
 8005334:	4293      	cmp	r3, r2
 8005336:	d007      	beq.n	8005348 <TIM_Base_SetConfig+0xe8>
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	4a15      	ldr	r2, [pc, #84]	@ (8005390 <TIM_Base_SetConfig+0x130>)
 800533c:	4293      	cmp	r3, r2
 800533e:	d003      	beq.n	8005348 <TIM_Base_SetConfig+0xe8>
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	4a14      	ldr	r2, [pc, #80]	@ (8005394 <TIM_Base_SetConfig+0x134>)
 8005344:	4293      	cmp	r3, r2
 8005346:	d103      	bne.n	8005350 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	691a      	ldr	r2, [r3, #16]
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2201      	movs	r2, #1
 8005354:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	691b      	ldr	r3, [r3, #16]
 800535a:	f003 0301 	and.w	r3, r3, #1
 800535e:	2b01      	cmp	r3, #1
 8005360:	d105      	bne.n	800536e <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	691b      	ldr	r3, [r3, #16]
 8005366:	f023 0201 	bic.w	r2, r3, #1
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	611a      	str	r2, [r3, #16]
  }
}
 800536e:	bf00      	nop
 8005370:	3714      	adds	r7, #20
 8005372:	46bd      	mov	sp, r7
 8005374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005378:	4770      	bx	lr
 800537a:	bf00      	nop
 800537c:	40012c00 	.word	0x40012c00
 8005380:	40000400 	.word	0x40000400
 8005384:	40000800 	.word	0x40000800
 8005388:	40013400 	.word	0x40013400
 800538c:	40014000 	.word	0x40014000
 8005390:	40014400 	.word	0x40014400
 8005394:	40014800 	.word	0x40014800

08005398 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005398:	b480      	push	{r7}
 800539a:	b087      	sub	sp, #28
 800539c:	af00      	add	r7, sp, #0
 800539e:	6078      	str	r0, [r7, #4]
 80053a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	6a1b      	ldr	r3, [r3, #32]
 80053a6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6a1b      	ldr	r3, [r3, #32]
 80053ac:	f023 0201 	bic.w	r2, r3, #1
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	685b      	ldr	r3, [r3, #4]
 80053b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	699b      	ldr	r3, [r3, #24]
 80053be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80053c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80053ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	f023 0303 	bic.w	r3, r3, #3
 80053d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80053d4:	683b      	ldr	r3, [r7, #0]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	68fa      	ldr	r2, [r7, #12]
 80053da:	4313      	orrs	r3, r2
 80053dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80053de:	697b      	ldr	r3, [r7, #20]
 80053e0:	f023 0302 	bic.w	r3, r3, #2
 80053e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80053e6:	683b      	ldr	r3, [r7, #0]
 80053e8:	689b      	ldr	r3, [r3, #8]
 80053ea:	697a      	ldr	r2, [r7, #20]
 80053ec:	4313      	orrs	r3, r2
 80053ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	4a2c      	ldr	r2, [pc, #176]	@ (80054a4 <TIM_OC1_SetConfig+0x10c>)
 80053f4:	4293      	cmp	r3, r2
 80053f6:	d00f      	beq.n	8005418 <TIM_OC1_SetConfig+0x80>
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	4a2b      	ldr	r2, [pc, #172]	@ (80054a8 <TIM_OC1_SetConfig+0x110>)
 80053fc:	4293      	cmp	r3, r2
 80053fe:	d00b      	beq.n	8005418 <TIM_OC1_SetConfig+0x80>
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	4a2a      	ldr	r2, [pc, #168]	@ (80054ac <TIM_OC1_SetConfig+0x114>)
 8005404:	4293      	cmp	r3, r2
 8005406:	d007      	beq.n	8005418 <TIM_OC1_SetConfig+0x80>
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	4a29      	ldr	r2, [pc, #164]	@ (80054b0 <TIM_OC1_SetConfig+0x118>)
 800540c:	4293      	cmp	r3, r2
 800540e:	d003      	beq.n	8005418 <TIM_OC1_SetConfig+0x80>
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	4a28      	ldr	r2, [pc, #160]	@ (80054b4 <TIM_OC1_SetConfig+0x11c>)
 8005414:	4293      	cmp	r3, r2
 8005416:	d10c      	bne.n	8005432 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005418:	697b      	ldr	r3, [r7, #20]
 800541a:	f023 0308 	bic.w	r3, r3, #8
 800541e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005420:	683b      	ldr	r3, [r7, #0]
 8005422:	68db      	ldr	r3, [r3, #12]
 8005424:	697a      	ldr	r2, [r7, #20]
 8005426:	4313      	orrs	r3, r2
 8005428:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800542a:	697b      	ldr	r3, [r7, #20]
 800542c:	f023 0304 	bic.w	r3, r3, #4
 8005430:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	4a1b      	ldr	r2, [pc, #108]	@ (80054a4 <TIM_OC1_SetConfig+0x10c>)
 8005436:	4293      	cmp	r3, r2
 8005438:	d00f      	beq.n	800545a <TIM_OC1_SetConfig+0xc2>
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	4a1a      	ldr	r2, [pc, #104]	@ (80054a8 <TIM_OC1_SetConfig+0x110>)
 800543e:	4293      	cmp	r3, r2
 8005440:	d00b      	beq.n	800545a <TIM_OC1_SetConfig+0xc2>
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	4a19      	ldr	r2, [pc, #100]	@ (80054ac <TIM_OC1_SetConfig+0x114>)
 8005446:	4293      	cmp	r3, r2
 8005448:	d007      	beq.n	800545a <TIM_OC1_SetConfig+0xc2>
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	4a18      	ldr	r2, [pc, #96]	@ (80054b0 <TIM_OC1_SetConfig+0x118>)
 800544e:	4293      	cmp	r3, r2
 8005450:	d003      	beq.n	800545a <TIM_OC1_SetConfig+0xc2>
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	4a17      	ldr	r2, [pc, #92]	@ (80054b4 <TIM_OC1_SetConfig+0x11c>)
 8005456:	4293      	cmp	r3, r2
 8005458:	d111      	bne.n	800547e <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800545a:	693b      	ldr	r3, [r7, #16]
 800545c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005460:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005462:	693b      	ldr	r3, [r7, #16]
 8005464:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005468:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800546a:	683b      	ldr	r3, [r7, #0]
 800546c:	695b      	ldr	r3, [r3, #20]
 800546e:	693a      	ldr	r2, [r7, #16]
 8005470:	4313      	orrs	r3, r2
 8005472:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005474:	683b      	ldr	r3, [r7, #0]
 8005476:	699b      	ldr	r3, [r3, #24]
 8005478:	693a      	ldr	r2, [r7, #16]
 800547a:	4313      	orrs	r3, r2
 800547c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	693a      	ldr	r2, [r7, #16]
 8005482:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	68fa      	ldr	r2, [r7, #12]
 8005488:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800548a:	683b      	ldr	r3, [r7, #0]
 800548c:	685a      	ldr	r2, [r3, #4]
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	697a      	ldr	r2, [r7, #20]
 8005496:	621a      	str	r2, [r3, #32]
}
 8005498:	bf00      	nop
 800549a:	371c      	adds	r7, #28
 800549c:	46bd      	mov	sp, r7
 800549e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a2:	4770      	bx	lr
 80054a4:	40012c00 	.word	0x40012c00
 80054a8:	40013400 	.word	0x40013400
 80054ac:	40014000 	.word	0x40014000
 80054b0:	40014400 	.word	0x40014400
 80054b4:	40014800 	.word	0x40014800

080054b8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80054b8:	b480      	push	{r7}
 80054ba:	b087      	sub	sp, #28
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
 80054c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6a1b      	ldr	r3, [r3, #32]
 80054c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	6a1b      	ldr	r3, [r3, #32]
 80054cc:	f023 0210 	bic.w	r2, r3, #16
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	685b      	ldr	r3, [r3, #4]
 80054d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	699b      	ldr	r3, [r3, #24]
 80054de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80054e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80054ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80054f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	021b      	lsls	r3, r3, #8
 80054fa:	68fa      	ldr	r2, [r7, #12]
 80054fc:	4313      	orrs	r3, r2
 80054fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005500:	697b      	ldr	r3, [r7, #20]
 8005502:	f023 0320 	bic.w	r3, r3, #32
 8005506:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005508:	683b      	ldr	r3, [r7, #0]
 800550a:	689b      	ldr	r3, [r3, #8]
 800550c:	011b      	lsls	r3, r3, #4
 800550e:	697a      	ldr	r2, [r7, #20]
 8005510:	4313      	orrs	r3, r2
 8005512:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	4a28      	ldr	r2, [pc, #160]	@ (80055b8 <TIM_OC2_SetConfig+0x100>)
 8005518:	4293      	cmp	r3, r2
 800551a:	d003      	beq.n	8005524 <TIM_OC2_SetConfig+0x6c>
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	4a27      	ldr	r2, [pc, #156]	@ (80055bc <TIM_OC2_SetConfig+0x104>)
 8005520:	4293      	cmp	r3, r2
 8005522:	d10d      	bne.n	8005540 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005524:	697b      	ldr	r3, [r7, #20]
 8005526:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800552a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800552c:	683b      	ldr	r3, [r7, #0]
 800552e:	68db      	ldr	r3, [r3, #12]
 8005530:	011b      	lsls	r3, r3, #4
 8005532:	697a      	ldr	r2, [r7, #20]
 8005534:	4313      	orrs	r3, r2
 8005536:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005538:	697b      	ldr	r3, [r7, #20]
 800553a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800553e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	4a1d      	ldr	r2, [pc, #116]	@ (80055b8 <TIM_OC2_SetConfig+0x100>)
 8005544:	4293      	cmp	r3, r2
 8005546:	d00f      	beq.n	8005568 <TIM_OC2_SetConfig+0xb0>
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	4a1c      	ldr	r2, [pc, #112]	@ (80055bc <TIM_OC2_SetConfig+0x104>)
 800554c:	4293      	cmp	r3, r2
 800554e:	d00b      	beq.n	8005568 <TIM_OC2_SetConfig+0xb0>
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	4a1b      	ldr	r2, [pc, #108]	@ (80055c0 <TIM_OC2_SetConfig+0x108>)
 8005554:	4293      	cmp	r3, r2
 8005556:	d007      	beq.n	8005568 <TIM_OC2_SetConfig+0xb0>
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	4a1a      	ldr	r2, [pc, #104]	@ (80055c4 <TIM_OC2_SetConfig+0x10c>)
 800555c:	4293      	cmp	r3, r2
 800555e:	d003      	beq.n	8005568 <TIM_OC2_SetConfig+0xb0>
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	4a19      	ldr	r2, [pc, #100]	@ (80055c8 <TIM_OC2_SetConfig+0x110>)
 8005564:	4293      	cmp	r3, r2
 8005566:	d113      	bne.n	8005590 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005568:	693b      	ldr	r3, [r7, #16]
 800556a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800556e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005570:	693b      	ldr	r3, [r7, #16]
 8005572:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005576:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005578:	683b      	ldr	r3, [r7, #0]
 800557a:	695b      	ldr	r3, [r3, #20]
 800557c:	009b      	lsls	r3, r3, #2
 800557e:	693a      	ldr	r2, [r7, #16]
 8005580:	4313      	orrs	r3, r2
 8005582:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005584:	683b      	ldr	r3, [r7, #0]
 8005586:	699b      	ldr	r3, [r3, #24]
 8005588:	009b      	lsls	r3, r3, #2
 800558a:	693a      	ldr	r2, [r7, #16]
 800558c:	4313      	orrs	r3, r2
 800558e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	693a      	ldr	r2, [r7, #16]
 8005594:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	68fa      	ldr	r2, [r7, #12]
 800559a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800559c:	683b      	ldr	r3, [r7, #0]
 800559e:	685a      	ldr	r2, [r3, #4]
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	697a      	ldr	r2, [r7, #20]
 80055a8:	621a      	str	r2, [r3, #32]
}
 80055aa:	bf00      	nop
 80055ac:	371c      	adds	r7, #28
 80055ae:	46bd      	mov	sp, r7
 80055b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b4:	4770      	bx	lr
 80055b6:	bf00      	nop
 80055b8:	40012c00 	.word	0x40012c00
 80055bc:	40013400 	.word	0x40013400
 80055c0:	40014000 	.word	0x40014000
 80055c4:	40014400 	.word	0x40014400
 80055c8:	40014800 	.word	0x40014800

080055cc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80055cc:	b480      	push	{r7}
 80055ce:	b087      	sub	sp, #28
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	6078      	str	r0, [r7, #4]
 80055d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	6a1b      	ldr	r3, [r3, #32]
 80055da:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	6a1b      	ldr	r3, [r3, #32]
 80055e0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	685b      	ldr	r3, [r3, #4]
 80055ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	69db      	ldr	r3, [r3, #28]
 80055f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80055fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	f023 0303 	bic.w	r3, r3, #3
 8005606:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005608:	683b      	ldr	r3, [r7, #0]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	68fa      	ldr	r2, [r7, #12]
 800560e:	4313      	orrs	r3, r2
 8005610:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005612:	697b      	ldr	r3, [r7, #20]
 8005614:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005618:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800561a:	683b      	ldr	r3, [r7, #0]
 800561c:	689b      	ldr	r3, [r3, #8]
 800561e:	021b      	lsls	r3, r3, #8
 8005620:	697a      	ldr	r2, [r7, #20]
 8005622:	4313      	orrs	r3, r2
 8005624:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	4a27      	ldr	r2, [pc, #156]	@ (80056c8 <TIM_OC3_SetConfig+0xfc>)
 800562a:	4293      	cmp	r3, r2
 800562c:	d003      	beq.n	8005636 <TIM_OC3_SetConfig+0x6a>
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	4a26      	ldr	r2, [pc, #152]	@ (80056cc <TIM_OC3_SetConfig+0x100>)
 8005632:	4293      	cmp	r3, r2
 8005634:	d10d      	bne.n	8005652 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005636:	697b      	ldr	r3, [r7, #20]
 8005638:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800563c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800563e:	683b      	ldr	r3, [r7, #0]
 8005640:	68db      	ldr	r3, [r3, #12]
 8005642:	021b      	lsls	r3, r3, #8
 8005644:	697a      	ldr	r2, [r7, #20]
 8005646:	4313      	orrs	r3, r2
 8005648:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800564a:	697b      	ldr	r3, [r7, #20]
 800564c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005650:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	4a1c      	ldr	r2, [pc, #112]	@ (80056c8 <TIM_OC3_SetConfig+0xfc>)
 8005656:	4293      	cmp	r3, r2
 8005658:	d00f      	beq.n	800567a <TIM_OC3_SetConfig+0xae>
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	4a1b      	ldr	r2, [pc, #108]	@ (80056cc <TIM_OC3_SetConfig+0x100>)
 800565e:	4293      	cmp	r3, r2
 8005660:	d00b      	beq.n	800567a <TIM_OC3_SetConfig+0xae>
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	4a1a      	ldr	r2, [pc, #104]	@ (80056d0 <TIM_OC3_SetConfig+0x104>)
 8005666:	4293      	cmp	r3, r2
 8005668:	d007      	beq.n	800567a <TIM_OC3_SetConfig+0xae>
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	4a19      	ldr	r2, [pc, #100]	@ (80056d4 <TIM_OC3_SetConfig+0x108>)
 800566e:	4293      	cmp	r3, r2
 8005670:	d003      	beq.n	800567a <TIM_OC3_SetConfig+0xae>
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	4a18      	ldr	r2, [pc, #96]	@ (80056d8 <TIM_OC3_SetConfig+0x10c>)
 8005676:	4293      	cmp	r3, r2
 8005678:	d113      	bne.n	80056a2 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800567a:	693b      	ldr	r3, [r7, #16]
 800567c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005680:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005682:	693b      	ldr	r3, [r7, #16]
 8005684:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005688:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800568a:	683b      	ldr	r3, [r7, #0]
 800568c:	695b      	ldr	r3, [r3, #20]
 800568e:	011b      	lsls	r3, r3, #4
 8005690:	693a      	ldr	r2, [r7, #16]
 8005692:	4313      	orrs	r3, r2
 8005694:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005696:	683b      	ldr	r3, [r7, #0]
 8005698:	699b      	ldr	r3, [r3, #24]
 800569a:	011b      	lsls	r3, r3, #4
 800569c:	693a      	ldr	r2, [r7, #16]
 800569e:	4313      	orrs	r3, r2
 80056a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	693a      	ldr	r2, [r7, #16]
 80056a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	68fa      	ldr	r2, [r7, #12]
 80056ac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80056ae:	683b      	ldr	r3, [r7, #0]
 80056b0:	685a      	ldr	r2, [r3, #4]
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	697a      	ldr	r2, [r7, #20]
 80056ba:	621a      	str	r2, [r3, #32]
}
 80056bc:	bf00      	nop
 80056be:	371c      	adds	r7, #28
 80056c0:	46bd      	mov	sp, r7
 80056c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c6:	4770      	bx	lr
 80056c8:	40012c00 	.word	0x40012c00
 80056cc:	40013400 	.word	0x40013400
 80056d0:	40014000 	.word	0x40014000
 80056d4:	40014400 	.word	0x40014400
 80056d8:	40014800 	.word	0x40014800

080056dc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80056dc:	b480      	push	{r7}
 80056de:	b087      	sub	sp, #28
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	6078      	str	r0, [r7, #4]
 80056e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	6a1b      	ldr	r3, [r3, #32]
 80056ea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	6a1b      	ldr	r3, [r3, #32]
 80056f0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	685b      	ldr	r3, [r3, #4]
 80056fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	69db      	ldr	r3, [r3, #28]
 8005702:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800570a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800570e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005716:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005718:	683b      	ldr	r3, [r7, #0]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	021b      	lsls	r3, r3, #8
 800571e:	68fa      	ldr	r2, [r7, #12]
 8005720:	4313      	orrs	r3, r2
 8005722:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005724:	697b      	ldr	r3, [r7, #20]
 8005726:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800572a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800572c:	683b      	ldr	r3, [r7, #0]
 800572e:	689b      	ldr	r3, [r3, #8]
 8005730:	031b      	lsls	r3, r3, #12
 8005732:	697a      	ldr	r2, [r7, #20]
 8005734:	4313      	orrs	r3, r2
 8005736:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	4a28      	ldr	r2, [pc, #160]	@ (80057dc <TIM_OC4_SetConfig+0x100>)
 800573c:	4293      	cmp	r3, r2
 800573e:	d003      	beq.n	8005748 <TIM_OC4_SetConfig+0x6c>
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	4a27      	ldr	r2, [pc, #156]	@ (80057e0 <TIM_OC4_SetConfig+0x104>)
 8005744:	4293      	cmp	r3, r2
 8005746:	d10d      	bne.n	8005764 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8005748:	697b      	ldr	r3, [r7, #20]
 800574a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800574e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	68db      	ldr	r3, [r3, #12]
 8005754:	031b      	lsls	r3, r3, #12
 8005756:	697a      	ldr	r2, [r7, #20]
 8005758:	4313      	orrs	r3, r2
 800575a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800575c:	697b      	ldr	r3, [r7, #20]
 800575e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005762:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	4a1d      	ldr	r2, [pc, #116]	@ (80057dc <TIM_OC4_SetConfig+0x100>)
 8005768:	4293      	cmp	r3, r2
 800576a:	d00f      	beq.n	800578c <TIM_OC4_SetConfig+0xb0>
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	4a1c      	ldr	r2, [pc, #112]	@ (80057e0 <TIM_OC4_SetConfig+0x104>)
 8005770:	4293      	cmp	r3, r2
 8005772:	d00b      	beq.n	800578c <TIM_OC4_SetConfig+0xb0>
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	4a1b      	ldr	r2, [pc, #108]	@ (80057e4 <TIM_OC4_SetConfig+0x108>)
 8005778:	4293      	cmp	r3, r2
 800577a:	d007      	beq.n	800578c <TIM_OC4_SetConfig+0xb0>
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	4a1a      	ldr	r2, [pc, #104]	@ (80057e8 <TIM_OC4_SetConfig+0x10c>)
 8005780:	4293      	cmp	r3, r2
 8005782:	d003      	beq.n	800578c <TIM_OC4_SetConfig+0xb0>
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	4a19      	ldr	r2, [pc, #100]	@ (80057ec <TIM_OC4_SetConfig+0x110>)
 8005788:	4293      	cmp	r3, r2
 800578a:	d113      	bne.n	80057b4 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800578c:	693b      	ldr	r3, [r7, #16]
 800578e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005792:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8005794:	693b      	ldr	r3, [r7, #16]
 8005796:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800579a:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800579c:	683b      	ldr	r3, [r7, #0]
 800579e:	695b      	ldr	r3, [r3, #20]
 80057a0:	019b      	lsls	r3, r3, #6
 80057a2:	693a      	ldr	r2, [r7, #16]
 80057a4:	4313      	orrs	r3, r2
 80057a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80057a8:	683b      	ldr	r3, [r7, #0]
 80057aa:	699b      	ldr	r3, [r3, #24]
 80057ac:	019b      	lsls	r3, r3, #6
 80057ae:	693a      	ldr	r2, [r7, #16]
 80057b0:	4313      	orrs	r3, r2
 80057b2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	693a      	ldr	r2, [r7, #16]
 80057b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	68fa      	ldr	r2, [r7, #12]
 80057be:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80057c0:	683b      	ldr	r3, [r7, #0]
 80057c2:	685a      	ldr	r2, [r3, #4]
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	697a      	ldr	r2, [r7, #20]
 80057cc:	621a      	str	r2, [r3, #32]
}
 80057ce:	bf00      	nop
 80057d0:	371c      	adds	r7, #28
 80057d2:	46bd      	mov	sp, r7
 80057d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d8:	4770      	bx	lr
 80057da:	bf00      	nop
 80057dc:	40012c00 	.word	0x40012c00
 80057e0:	40013400 	.word	0x40013400
 80057e4:	40014000 	.word	0x40014000
 80057e8:	40014400 	.word	0x40014400
 80057ec:	40014800 	.word	0x40014800

080057f0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80057f0:	b480      	push	{r7}
 80057f2:	b087      	sub	sp, #28
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	6078      	str	r0, [r7, #4]
 80057f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	6a1b      	ldr	r3, [r3, #32]
 80057fe:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	6a1b      	ldr	r3, [r3, #32]
 8005804:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	685b      	ldr	r3, [r3, #4]
 8005810:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005816:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800581e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005822:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005824:	683b      	ldr	r3, [r7, #0]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	68fa      	ldr	r2, [r7, #12]
 800582a:	4313      	orrs	r3, r2
 800582c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800582e:	693b      	ldr	r3, [r7, #16]
 8005830:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005834:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005836:	683b      	ldr	r3, [r7, #0]
 8005838:	689b      	ldr	r3, [r3, #8]
 800583a:	041b      	lsls	r3, r3, #16
 800583c:	693a      	ldr	r2, [r7, #16]
 800583e:	4313      	orrs	r3, r2
 8005840:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	4a17      	ldr	r2, [pc, #92]	@ (80058a4 <TIM_OC5_SetConfig+0xb4>)
 8005846:	4293      	cmp	r3, r2
 8005848:	d00f      	beq.n	800586a <TIM_OC5_SetConfig+0x7a>
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	4a16      	ldr	r2, [pc, #88]	@ (80058a8 <TIM_OC5_SetConfig+0xb8>)
 800584e:	4293      	cmp	r3, r2
 8005850:	d00b      	beq.n	800586a <TIM_OC5_SetConfig+0x7a>
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	4a15      	ldr	r2, [pc, #84]	@ (80058ac <TIM_OC5_SetConfig+0xbc>)
 8005856:	4293      	cmp	r3, r2
 8005858:	d007      	beq.n	800586a <TIM_OC5_SetConfig+0x7a>
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	4a14      	ldr	r2, [pc, #80]	@ (80058b0 <TIM_OC5_SetConfig+0xc0>)
 800585e:	4293      	cmp	r3, r2
 8005860:	d003      	beq.n	800586a <TIM_OC5_SetConfig+0x7a>
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	4a13      	ldr	r2, [pc, #76]	@ (80058b4 <TIM_OC5_SetConfig+0xc4>)
 8005866:	4293      	cmp	r3, r2
 8005868:	d109      	bne.n	800587e <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800586a:	697b      	ldr	r3, [r7, #20]
 800586c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005870:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005872:	683b      	ldr	r3, [r7, #0]
 8005874:	695b      	ldr	r3, [r3, #20]
 8005876:	021b      	lsls	r3, r3, #8
 8005878:	697a      	ldr	r2, [r7, #20]
 800587a:	4313      	orrs	r3, r2
 800587c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	697a      	ldr	r2, [r7, #20]
 8005882:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	68fa      	ldr	r2, [r7, #12]
 8005888:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800588a:	683b      	ldr	r3, [r7, #0]
 800588c:	685a      	ldr	r2, [r3, #4]
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	693a      	ldr	r2, [r7, #16]
 8005896:	621a      	str	r2, [r3, #32]
}
 8005898:	bf00      	nop
 800589a:	371c      	adds	r7, #28
 800589c:	46bd      	mov	sp, r7
 800589e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a2:	4770      	bx	lr
 80058a4:	40012c00 	.word	0x40012c00
 80058a8:	40013400 	.word	0x40013400
 80058ac:	40014000 	.word	0x40014000
 80058b0:	40014400 	.word	0x40014400
 80058b4:	40014800 	.word	0x40014800

080058b8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80058b8:	b480      	push	{r7}
 80058ba:	b087      	sub	sp, #28
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
 80058c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	6a1b      	ldr	r3, [r3, #32]
 80058c6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	6a1b      	ldr	r3, [r3, #32]
 80058cc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	685b      	ldr	r3, [r3, #4]
 80058d8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80058de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80058e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80058ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80058ec:	683b      	ldr	r3, [r7, #0]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	021b      	lsls	r3, r3, #8
 80058f2:	68fa      	ldr	r2, [r7, #12]
 80058f4:	4313      	orrs	r3, r2
 80058f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80058f8:	693b      	ldr	r3, [r7, #16]
 80058fa:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80058fe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	689b      	ldr	r3, [r3, #8]
 8005904:	051b      	lsls	r3, r3, #20
 8005906:	693a      	ldr	r2, [r7, #16]
 8005908:	4313      	orrs	r3, r2
 800590a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	4a18      	ldr	r2, [pc, #96]	@ (8005970 <TIM_OC6_SetConfig+0xb8>)
 8005910:	4293      	cmp	r3, r2
 8005912:	d00f      	beq.n	8005934 <TIM_OC6_SetConfig+0x7c>
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	4a17      	ldr	r2, [pc, #92]	@ (8005974 <TIM_OC6_SetConfig+0xbc>)
 8005918:	4293      	cmp	r3, r2
 800591a:	d00b      	beq.n	8005934 <TIM_OC6_SetConfig+0x7c>
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	4a16      	ldr	r2, [pc, #88]	@ (8005978 <TIM_OC6_SetConfig+0xc0>)
 8005920:	4293      	cmp	r3, r2
 8005922:	d007      	beq.n	8005934 <TIM_OC6_SetConfig+0x7c>
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	4a15      	ldr	r2, [pc, #84]	@ (800597c <TIM_OC6_SetConfig+0xc4>)
 8005928:	4293      	cmp	r3, r2
 800592a:	d003      	beq.n	8005934 <TIM_OC6_SetConfig+0x7c>
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	4a14      	ldr	r2, [pc, #80]	@ (8005980 <TIM_OC6_SetConfig+0xc8>)
 8005930:	4293      	cmp	r3, r2
 8005932:	d109      	bne.n	8005948 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005934:	697b      	ldr	r3, [r7, #20]
 8005936:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800593a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	695b      	ldr	r3, [r3, #20]
 8005940:	029b      	lsls	r3, r3, #10
 8005942:	697a      	ldr	r2, [r7, #20]
 8005944:	4313      	orrs	r3, r2
 8005946:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	697a      	ldr	r2, [r7, #20]
 800594c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	68fa      	ldr	r2, [r7, #12]
 8005952:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005954:	683b      	ldr	r3, [r7, #0]
 8005956:	685a      	ldr	r2, [r3, #4]
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	693a      	ldr	r2, [r7, #16]
 8005960:	621a      	str	r2, [r3, #32]
}
 8005962:	bf00      	nop
 8005964:	371c      	adds	r7, #28
 8005966:	46bd      	mov	sp, r7
 8005968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800596c:	4770      	bx	lr
 800596e:	bf00      	nop
 8005970:	40012c00 	.word	0x40012c00
 8005974:	40013400 	.word	0x40013400
 8005978:	40014000 	.word	0x40014000
 800597c:	40014400 	.word	0x40014400
 8005980:	40014800 	.word	0x40014800

08005984 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005984:	b480      	push	{r7}
 8005986:	b087      	sub	sp, #28
 8005988:	af00      	add	r7, sp, #0
 800598a:	60f8      	str	r0, [r7, #12]
 800598c:	60b9      	str	r1, [r7, #8]
 800598e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	6a1b      	ldr	r3, [r3, #32]
 8005994:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	6a1b      	ldr	r3, [r3, #32]
 800599a:	f023 0201 	bic.w	r2, r3, #1
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	699b      	ldr	r3, [r3, #24]
 80059a6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80059a8:	693b      	ldr	r3, [r7, #16]
 80059aa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80059ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	011b      	lsls	r3, r3, #4
 80059b4:	693a      	ldr	r2, [r7, #16]
 80059b6:	4313      	orrs	r3, r2
 80059b8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80059ba:	697b      	ldr	r3, [r7, #20]
 80059bc:	f023 030a 	bic.w	r3, r3, #10
 80059c0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80059c2:	697a      	ldr	r2, [r7, #20]
 80059c4:	68bb      	ldr	r3, [r7, #8]
 80059c6:	4313      	orrs	r3, r2
 80059c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	693a      	ldr	r2, [r7, #16]
 80059ce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	697a      	ldr	r2, [r7, #20]
 80059d4:	621a      	str	r2, [r3, #32]
}
 80059d6:	bf00      	nop
 80059d8:	371c      	adds	r7, #28
 80059da:	46bd      	mov	sp, r7
 80059dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e0:	4770      	bx	lr

080059e2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80059e2:	b480      	push	{r7}
 80059e4:	b087      	sub	sp, #28
 80059e6:	af00      	add	r7, sp, #0
 80059e8:	60f8      	str	r0, [r7, #12]
 80059ea:	60b9      	str	r1, [r7, #8]
 80059ec:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	6a1b      	ldr	r3, [r3, #32]
 80059f2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	6a1b      	ldr	r3, [r3, #32]
 80059f8:	f023 0210 	bic.w	r2, r3, #16
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	699b      	ldr	r3, [r3, #24]
 8005a04:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005a06:	693b      	ldr	r3, [r7, #16]
 8005a08:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005a0c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	031b      	lsls	r3, r3, #12
 8005a12:	693a      	ldr	r2, [r7, #16]
 8005a14:	4313      	orrs	r3, r2
 8005a16:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005a18:	697b      	ldr	r3, [r7, #20]
 8005a1a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005a1e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005a20:	68bb      	ldr	r3, [r7, #8]
 8005a22:	011b      	lsls	r3, r3, #4
 8005a24:	697a      	ldr	r2, [r7, #20]
 8005a26:	4313      	orrs	r3, r2
 8005a28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	693a      	ldr	r2, [r7, #16]
 8005a2e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	697a      	ldr	r2, [r7, #20]
 8005a34:	621a      	str	r2, [r3, #32]
}
 8005a36:	bf00      	nop
 8005a38:	371c      	adds	r7, #28
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a40:	4770      	bx	lr

08005a42 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005a42:	b480      	push	{r7}
 8005a44:	b085      	sub	sp, #20
 8005a46:	af00      	add	r7, sp, #0
 8005a48:	6078      	str	r0, [r7, #4]
 8005a4a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	689b      	ldr	r3, [r3, #8]
 8005a50:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8005a58:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a5c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005a5e:	683a      	ldr	r2, [r7, #0]
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	4313      	orrs	r3, r2
 8005a64:	f043 0307 	orr.w	r3, r3, #7
 8005a68:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	68fa      	ldr	r2, [r7, #12]
 8005a6e:	609a      	str	r2, [r3, #8]
}
 8005a70:	bf00      	nop
 8005a72:	3714      	adds	r7, #20
 8005a74:	46bd      	mov	sp, r7
 8005a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7a:	4770      	bx	lr

08005a7c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005a7c:	b480      	push	{r7}
 8005a7e:	b087      	sub	sp, #28
 8005a80:	af00      	add	r7, sp, #0
 8005a82:	60f8      	str	r0, [r7, #12]
 8005a84:	60b9      	str	r1, [r7, #8]
 8005a86:	607a      	str	r2, [r7, #4]
 8005a88:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	689b      	ldr	r3, [r3, #8]
 8005a8e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a90:	697b      	ldr	r3, [r7, #20]
 8005a92:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005a96:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005a98:	683b      	ldr	r3, [r7, #0]
 8005a9a:	021a      	lsls	r2, r3, #8
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	431a      	orrs	r2, r3
 8005aa0:	68bb      	ldr	r3, [r7, #8]
 8005aa2:	4313      	orrs	r3, r2
 8005aa4:	697a      	ldr	r2, [r7, #20]
 8005aa6:	4313      	orrs	r3, r2
 8005aa8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	697a      	ldr	r2, [r7, #20]
 8005aae:	609a      	str	r2, [r3, #8]
}
 8005ab0:	bf00      	nop
 8005ab2:	371c      	adds	r7, #28
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aba:	4770      	bx	lr

08005abc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005abc:	b480      	push	{r7}
 8005abe:	b087      	sub	sp, #28
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	60f8      	str	r0, [r7, #12]
 8005ac4:	60b9      	str	r1, [r7, #8]
 8005ac6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005ac8:	68bb      	ldr	r3, [r7, #8]
 8005aca:	f003 031f 	and.w	r3, r3, #31
 8005ace:	2201      	movs	r2, #1
 8005ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8005ad4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	6a1a      	ldr	r2, [r3, #32]
 8005ada:	697b      	ldr	r3, [r7, #20]
 8005adc:	43db      	mvns	r3, r3
 8005ade:	401a      	ands	r2, r3
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	6a1a      	ldr	r2, [r3, #32]
 8005ae8:	68bb      	ldr	r3, [r7, #8]
 8005aea:	f003 031f 	and.w	r3, r3, #31
 8005aee:	6879      	ldr	r1, [r7, #4]
 8005af0:	fa01 f303 	lsl.w	r3, r1, r3
 8005af4:	431a      	orrs	r2, r3
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	621a      	str	r2, [r3, #32]
}
 8005afa:	bf00      	nop
 8005afc:	371c      	adds	r7, #28
 8005afe:	46bd      	mov	sp, r7
 8005b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b04:	4770      	bx	lr
	...

08005b08 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005b08:	b580      	push	{r7, lr}
 8005b0a:	b084      	sub	sp, #16
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	6078      	str	r0, [r7, #4]
 8005b10:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005b12:	683b      	ldr	r3, [r7, #0]
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d109      	bne.n	8005b2c <HAL_TIMEx_PWMN_Start+0x24>
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005b1e:	b2db      	uxtb	r3, r3
 8005b20:	2b01      	cmp	r3, #1
 8005b22:	bf14      	ite	ne
 8005b24:	2301      	movne	r3, #1
 8005b26:	2300      	moveq	r3, #0
 8005b28:	b2db      	uxtb	r3, r3
 8005b2a:	e022      	b.n	8005b72 <HAL_TIMEx_PWMN_Start+0x6a>
 8005b2c:	683b      	ldr	r3, [r7, #0]
 8005b2e:	2b04      	cmp	r3, #4
 8005b30:	d109      	bne.n	8005b46 <HAL_TIMEx_PWMN_Start+0x3e>
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005b38:	b2db      	uxtb	r3, r3
 8005b3a:	2b01      	cmp	r3, #1
 8005b3c:	bf14      	ite	ne
 8005b3e:	2301      	movne	r3, #1
 8005b40:	2300      	moveq	r3, #0
 8005b42:	b2db      	uxtb	r3, r3
 8005b44:	e015      	b.n	8005b72 <HAL_TIMEx_PWMN_Start+0x6a>
 8005b46:	683b      	ldr	r3, [r7, #0]
 8005b48:	2b08      	cmp	r3, #8
 8005b4a:	d109      	bne.n	8005b60 <HAL_TIMEx_PWMN_Start+0x58>
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8005b52:	b2db      	uxtb	r3, r3
 8005b54:	2b01      	cmp	r3, #1
 8005b56:	bf14      	ite	ne
 8005b58:	2301      	movne	r3, #1
 8005b5a:	2300      	moveq	r3, #0
 8005b5c:	b2db      	uxtb	r3, r3
 8005b5e:	e008      	b.n	8005b72 <HAL_TIMEx_PWMN_Start+0x6a>
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8005b66:	b2db      	uxtb	r3, r3
 8005b68:	2b01      	cmp	r3, #1
 8005b6a:	bf14      	ite	ne
 8005b6c:	2301      	movne	r3, #1
 8005b6e:	2300      	moveq	r3, #0
 8005b70:	b2db      	uxtb	r3, r3
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d001      	beq.n	8005b7a <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8005b76:	2301      	movs	r3, #1
 8005b78:	e069      	b.n	8005c4e <HAL_TIMEx_PWMN_Start+0x146>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d104      	bne.n	8005b8a <HAL_TIMEx_PWMN_Start+0x82>
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2202      	movs	r2, #2
 8005b84:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005b88:	e013      	b.n	8005bb2 <HAL_TIMEx_PWMN_Start+0xaa>
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	2b04      	cmp	r3, #4
 8005b8e:	d104      	bne.n	8005b9a <HAL_TIMEx_PWMN_Start+0x92>
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	2202      	movs	r2, #2
 8005b94:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005b98:	e00b      	b.n	8005bb2 <HAL_TIMEx_PWMN_Start+0xaa>
 8005b9a:	683b      	ldr	r3, [r7, #0]
 8005b9c:	2b08      	cmp	r3, #8
 8005b9e:	d104      	bne.n	8005baa <HAL_TIMEx_PWMN_Start+0xa2>
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2202      	movs	r2, #2
 8005ba4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005ba8:	e003      	b.n	8005bb2 <HAL_TIMEx_PWMN_Start+0xaa>
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	2202      	movs	r2, #2
 8005bae:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	2204      	movs	r2, #4
 8005bb8:	6839      	ldr	r1, [r7, #0]
 8005bba:	4618      	mov	r0, r3
 8005bbc:	f000 f9ac 	bl	8005f18 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005bce:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	4a20      	ldr	r2, [pc, #128]	@ (8005c58 <HAL_TIMEx_PWMN_Start+0x150>)
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d018      	beq.n	8005c0c <HAL_TIMEx_PWMN_Start+0x104>
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005be2:	d013      	beq.n	8005c0c <HAL_TIMEx_PWMN_Start+0x104>
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	4a1c      	ldr	r2, [pc, #112]	@ (8005c5c <HAL_TIMEx_PWMN_Start+0x154>)
 8005bea:	4293      	cmp	r3, r2
 8005bec:	d00e      	beq.n	8005c0c <HAL_TIMEx_PWMN_Start+0x104>
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	4a1b      	ldr	r2, [pc, #108]	@ (8005c60 <HAL_TIMEx_PWMN_Start+0x158>)
 8005bf4:	4293      	cmp	r3, r2
 8005bf6:	d009      	beq.n	8005c0c <HAL_TIMEx_PWMN_Start+0x104>
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	4a19      	ldr	r2, [pc, #100]	@ (8005c64 <HAL_TIMEx_PWMN_Start+0x15c>)
 8005bfe:	4293      	cmp	r3, r2
 8005c00:	d004      	beq.n	8005c0c <HAL_TIMEx_PWMN_Start+0x104>
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	4a18      	ldr	r2, [pc, #96]	@ (8005c68 <HAL_TIMEx_PWMN_Start+0x160>)
 8005c08:	4293      	cmp	r3, r2
 8005c0a:	d115      	bne.n	8005c38 <HAL_TIMEx_PWMN_Start+0x130>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	689a      	ldr	r2, [r3, #8]
 8005c12:	4b16      	ldr	r3, [pc, #88]	@ (8005c6c <HAL_TIMEx_PWMN_Start+0x164>)
 8005c14:	4013      	ands	r3, r2
 8005c16:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	2b06      	cmp	r3, #6
 8005c1c:	d015      	beq.n	8005c4a <HAL_TIMEx_PWMN_Start+0x142>
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c24:	d011      	beq.n	8005c4a <HAL_TIMEx_PWMN_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	681a      	ldr	r2, [r3, #0]
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f042 0201 	orr.w	r2, r2, #1
 8005c34:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c36:	e008      	b.n	8005c4a <HAL_TIMEx_PWMN_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	681a      	ldr	r2, [r3, #0]
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f042 0201 	orr.w	r2, r2, #1
 8005c46:	601a      	str	r2, [r3, #0]
 8005c48:	e000      	b.n	8005c4c <HAL_TIMEx_PWMN_Start+0x144>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c4a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005c4c:	2300      	movs	r3, #0
}
 8005c4e:	4618      	mov	r0, r3
 8005c50:	3710      	adds	r7, #16
 8005c52:	46bd      	mov	sp, r7
 8005c54:	bd80      	pop	{r7, pc}
 8005c56:	bf00      	nop
 8005c58:	40012c00 	.word	0x40012c00
 8005c5c:	40000400 	.word	0x40000400
 8005c60:	40000800 	.word	0x40000800
 8005c64:	40013400 	.word	0x40013400
 8005c68:	40014000 	.word	0x40014000
 8005c6c:	00010007 	.word	0x00010007

08005c70 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005c70:	b480      	push	{r7}
 8005c72:	b085      	sub	sp, #20
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	6078      	str	r0, [r7, #4]
 8005c78:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005c80:	2b01      	cmp	r3, #1
 8005c82:	d101      	bne.n	8005c88 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005c84:	2302      	movs	r3, #2
 8005c86:	e065      	b.n	8005d54 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2201      	movs	r2, #1
 8005c8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2202      	movs	r2, #2
 8005c94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	685b      	ldr	r3, [r3, #4]
 8005c9e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	689b      	ldr	r3, [r3, #8]
 8005ca6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	4a2c      	ldr	r2, [pc, #176]	@ (8005d60 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005cae:	4293      	cmp	r3, r2
 8005cb0:	d004      	beq.n	8005cbc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	4a2b      	ldr	r2, [pc, #172]	@ (8005d64 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005cb8:	4293      	cmp	r3, r2
 8005cba:	d108      	bne.n	8005cce <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005cc2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005cc4:	683b      	ldr	r3, [r7, #0]
 8005cc6:	685b      	ldr	r3, [r3, #4]
 8005cc8:	68fa      	ldr	r2, [r7, #12]
 8005cca:	4313      	orrs	r3, r2
 8005ccc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8005cd4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005cd8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	68fa      	ldr	r2, [r7, #12]
 8005ce0:	4313      	orrs	r3, r2
 8005ce2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	68fa      	ldr	r2, [r7, #12]
 8005cea:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	4a1b      	ldr	r2, [pc, #108]	@ (8005d60 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005cf2:	4293      	cmp	r3, r2
 8005cf4:	d018      	beq.n	8005d28 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005cfe:	d013      	beq.n	8005d28 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	4a18      	ldr	r2, [pc, #96]	@ (8005d68 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005d06:	4293      	cmp	r3, r2
 8005d08:	d00e      	beq.n	8005d28 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	4a17      	ldr	r2, [pc, #92]	@ (8005d6c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005d10:	4293      	cmp	r3, r2
 8005d12:	d009      	beq.n	8005d28 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	4a12      	ldr	r2, [pc, #72]	@ (8005d64 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005d1a:	4293      	cmp	r3, r2
 8005d1c:	d004      	beq.n	8005d28 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	4a13      	ldr	r2, [pc, #76]	@ (8005d70 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005d24:	4293      	cmp	r3, r2
 8005d26:	d10c      	bne.n	8005d42 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005d28:	68bb      	ldr	r3, [r7, #8]
 8005d2a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005d2e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005d30:	683b      	ldr	r3, [r7, #0]
 8005d32:	689b      	ldr	r3, [r3, #8]
 8005d34:	68ba      	ldr	r2, [r7, #8]
 8005d36:	4313      	orrs	r3, r2
 8005d38:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	68ba      	ldr	r2, [r7, #8]
 8005d40:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	2201      	movs	r2, #1
 8005d46:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	2200      	movs	r2, #0
 8005d4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005d52:	2300      	movs	r3, #0
}
 8005d54:	4618      	mov	r0, r3
 8005d56:	3714      	adds	r7, #20
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5e:	4770      	bx	lr
 8005d60:	40012c00 	.word	0x40012c00
 8005d64:	40013400 	.word	0x40013400
 8005d68:	40000400 	.word	0x40000400
 8005d6c:	40000800 	.word	0x40000800
 8005d70:	40014000 	.word	0x40014000

08005d74 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005d74:	b480      	push	{r7}
 8005d76:	b085      	sub	sp, #20
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
 8005d7c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005d7e:	2300      	movs	r3, #0
 8005d80:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005d88:	2b01      	cmp	r3, #1
 8005d8a:	d101      	bne.n	8005d90 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005d8c:	2302      	movs	r3, #2
 8005d8e:	e073      	b.n	8005e78 <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2201      	movs	r2, #1
 8005d94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005d9e:	683b      	ldr	r3, [r7, #0]
 8005da0:	68db      	ldr	r3, [r3, #12]
 8005da2:	4313      	orrs	r3, r2
 8005da4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005dac:	683b      	ldr	r3, [r7, #0]
 8005dae:	689b      	ldr	r3, [r3, #8]
 8005db0:	4313      	orrs	r3, r2
 8005db2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005dba:	683b      	ldr	r3, [r7, #0]
 8005dbc:	685b      	ldr	r3, [r3, #4]
 8005dbe:	4313      	orrs	r3, r2
 8005dc0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005dc8:	683b      	ldr	r3, [r7, #0]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	4313      	orrs	r3, r2
 8005dce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005dd6:	683b      	ldr	r3, [r7, #0]
 8005dd8:	691b      	ldr	r3, [r3, #16]
 8005dda:	4313      	orrs	r3, r2
 8005ddc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005de4:	683b      	ldr	r3, [r7, #0]
 8005de6:	695b      	ldr	r3, [r3, #20]
 8005de8:	4313      	orrs	r3, r2
 8005dea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005df2:	683b      	ldr	r3, [r7, #0]
 8005df4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005df6:	4313      	orrs	r3, r2
 8005df8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8005e00:	683b      	ldr	r3, [r7, #0]
 8005e02:	699b      	ldr	r3, [r3, #24]
 8005e04:	041b      	lsls	r3, r3, #16
 8005e06:	4313      	orrs	r3, r2
 8005e08:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8005e10:	683b      	ldr	r3, [r7, #0]
 8005e12:	69db      	ldr	r3, [r3, #28]
 8005e14:	4313      	orrs	r3, r2
 8005e16:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	4a19      	ldr	r2, [pc, #100]	@ (8005e84 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 8005e1e:	4293      	cmp	r3, r2
 8005e20:	d004      	beq.n	8005e2c <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	4a18      	ldr	r2, [pc, #96]	@ (8005e88 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 8005e28:	4293      	cmp	r3, r2
 8005e2a:	d11c      	bne.n	8005e66 <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8005e32:	683b      	ldr	r3, [r7, #0]
 8005e34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e36:	051b      	lsls	r3, r3, #20
 8005e38:	4313      	orrs	r3, r2
 8005e3a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8005e42:	683b      	ldr	r3, [r7, #0]
 8005e44:	6a1b      	ldr	r3, [r3, #32]
 8005e46:	4313      	orrs	r3, r2
 8005e48:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8005e50:	683b      	ldr	r3, [r7, #0]
 8005e52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e54:	4313      	orrs	r3, r2
 8005e56:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e62:	4313      	orrs	r3, r2
 8005e64:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	68fa      	ldr	r2, [r7, #12]
 8005e6c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	2200      	movs	r2, #0
 8005e72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005e76:	2300      	movs	r3, #0
}
 8005e78:	4618      	mov	r0, r3
 8005e7a:	3714      	adds	r7, #20
 8005e7c:	46bd      	mov	sp, r7
 8005e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e82:	4770      	bx	lr
 8005e84:	40012c00 	.word	0x40012c00
 8005e88:	40013400 	.word	0x40013400

08005e8c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005e8c:	b480      	push	{r7}
 8005e8e:	b083      	sub	sp, #12
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005e94:	bf00      	nop
 8005e96:	370c      	adds	r7, #12
 8005e98:	46bd      	mov	sp, r7
 8005e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e9e:	4770      	bx	lr

08005ea0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005ea0:	b480      	push	{r7}
 8005ea2:	b083      	sub	sp, #12
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005ea8:	bf00      	nop
 8005eaa:	370c      	adds	r7, #12
 8005eac:	46bd      	mov	sp, r7
 8005eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb2:	4770      	bx	lr

08005eb4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005eb4:	b480      	push	{r7}
 8005eb6:	b083      	sub	sp, #12
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005ebc:	bf00      	nop
 8005ebe:	370c      	adds	r7, #12
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec6:	4770      	bx	lr

08005ec8 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8005ec8:	b480      	push	{r7}
 8005eca:	b083      	sub	sp, #12
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8005ed0:	bf00      	nop
 8005ed2:	370c      	adds	r7, #12
 8005ed4:	46bd      	mov	sp, r7
 8005ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eda:	4770      	bx	lr

08005edc <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8005edc:	b480      	push	{r7}
 8005ede:	b083      	sub	sp, #12
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8005ee4:	bf00      	nop
 8005ee6:	370c      	adds	r7, #12
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eee:	4770      	bx	lr

08005ef0 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8005ef0:	b480      	push	{r7}
 8005ef2:	b083      	sub	sp, #12
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8005ef8:	bf00      	nop
 8005efa:	370c      	adds	r7, #12
 8005efc:	46bd      	mov	sp, r7
 8005efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f02:	4770      	bx	lr

08005f04 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8005f04:	b480      	push	{r7}
 8005f06:	b083      	sub	sp, #12
 8005f08:	af00      	add	r7, sp, #0
 8005f0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8005f0c:	bf00      	nop
 8005f0e:	370c      	adds	r7, #12
 8005f10:	46bd      	mov	sp, r7
 8005f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f16:	4770      	bx	lr

08005f18 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8005f18:	b480      	push	{r7}
 8005f1a:	b087      	sub	sp, #28
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	60f8      	str	r0, [r7, #12]
 8005f20:	60b9      	str	r1, [r7, #8]
 8005f22:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 8005f24:	68bb      	ldr	r3, [r7, #8]
 8005f26:	f003 030f 	and.w	r3, r3, #15
 8005f2a:	2204      	movs	r2, #4
 8005f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8005f30:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	6a1a      	ldr	r2, [r3, #32]
 8005f36:	697b      	ldr	r3, [r7, #20]
 8005f38:	43db      	mvns	r3, r3
 8005f3a:	401a      	ands	r2, r3
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	6a1a      	ldr	r2, [r3, #32]
 8005f44:	68bb      	ldr	r3, [r7, #8]
 8005f46:	f003 030f 	and.w	r3, r3, #15
 8005f4a:	6879      	ldr	r1, [r7, #4]
 8005f4c:	fa01 f303 	lsl.w	r3, r1, r3
 8005f50:	431a      	orrs	r2, r3
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	621a      	str	r2, [r3, #32]
}
 8005f56:	bf00      	nop
 8005f58:	371c      	adds	r7, #28
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f60:	4770      	bx	lr

08005f62 <Calculate_SVPWM_sector_from_index>:
    0.989177, 0.992480, 0.995185, 0.997290, 0.998795, 0.999699
};


uint8_t Calculate_SVPWM_sector_from_index(uint8_t index)
{
 8005f62:	b480      	push	{r7}
 8005f64:	b083      	sub	sp, #12
 8005f66:	af00      	add	r7, sp, #0
 8005f68:	4603      	mov	r3, r0
 8005f6a:	71fb      	strb	r3, [r7, #7]
    // 256 samples, 6 sectors  42 each + 4 extra distributed
    // Sector sizes: 43,43,43,43,42,42

    if (index < 43)          return 1;   // 042
 8005f6c:	79fb      	ldrb	r3, [r7, #7]
 8005f6e:	2b2a      	cmp	r3, #42	@ 0x2a
 8005f70:	d801      	bhi.n	8005f76 <Calculate_SVPWM_sector_from_index+0x14>
 8005f72:	2301      	movs	r3, #1
 8005f74:	e014      	b.n	8005fa0 <Calculate_SVPWM_sector_from_index+0x3e>
    else if (index < 86)     return 2;   // 4385
 8005f76:	79fb      	ldrb	r3, [r7, #7]
 8005f78:	2b55      	cmp	r3, #85	@ 0x55
 8005f7a:	d801      	bhi.n	8005f80 <Calculate_SVPWM_sector_from_index+0x1e>
 8005f7c:	2302      	movs	r3, #2
 8005f7e:	e00f      	b.n	8005fa0 <Calculate_SVPWM_sector_from_index+0x3e>
    else if (index < 129)    return 3;   // 86128
 8005f80:	79fb      	ldrb	r3, [r7, #7]
 8005f82:	2b80      	cmp	r3, #128	@ 0x80
 8005f84:	d801      	bhi.n	8005f8a <Calculate_SVPWM_sector_from_index+0x28>
 8005f86:	2303      	movs	r3, #3
 8005f88:	e00a      	b.n	8005fa0 <Calculate_SVPWM_sector_from_index+0x3e>
    else if (index < 172)    return 4;   // 129171
 8005f8a:	79fb      	ldrb	r3, [r7, #7]
 8005f8c:	2bab      	cmp	r3, #171	@ 0xab
 8005f8e:	d801      	bhi.n	8005f94 <Calculate_SVPWM_sector_from_index+0x32>
 8005f90:	2304      	movs	r3, #4
 8005f92:	e005      	b.n	8005fa0 <Calculate_SVPWM_sector_from_index+0x3e>
    else if (index < 214)    return 5;   // 172213
 8005f94:	79fb      	ldrb	r3, [r7, #7]
 8005f96:	2bd5      	cmp	r3, #213	@ 0xd5
 8005f98:	d801      	bhi.n	8005f9e <Calculate_SVPWM_sector_from_index+0x3c>
 8005f9a:	2305      	movs	r3, #5
 8005f9c:	e000      	b.n	8005fa0 <Calculate_SVPWM_sector_from_index+0x3e>
    else                     return 6;   // 214255
 8005f9e:	2306      	movs	r3, #6
}
 8005fa0:	4618      	mov	r0, r3
 8005fa2:	370c      	adds	r7, #12
 8005fa4:	46bd      	mov	sp, r7
 8005fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005faa:	4770      	bx	lr

08005fac <_sqrt3_over_2>:


/* ---------- Constants for Clarke ---------- */
static inline float _two_thirds(void) 	{ return 0.6666666666666666f; }//{ return 2.0f / 3.0f; }
static inline float _one_third(void)  	{ return 0.3333333333333333f; }//{ return 1.0f / 3.0f; }
static inline float _sqrt3_over_2(void) { return 0.8660254037844386f; } // 3/2
 8005fac:	b480      	push	{r7}
 8005fae:	af00      	add	r7, sp, #0
 8005fb0:	4b04      	ldr	r3, [pc, #16]	@ (8005fc4 <_sqrt3_over_2+0x18>)
 8005fb2:	ee07 3a90 	vmov	s15, r3
 8005fb6:	eeb0 0a67 	vmov.f32	s0, s15
 8005fba:	46bd      	mov	sp, r7
 8005fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc0:	4770      	bx	lr
 8005fc2:	bf00      	nop
 8005fc4:	3f5db3d7 	.word	0x3f5db3d7

08005fc8 <clarke_inverse>:
}

/* Inverse Clarke: 0 -> abc (power-invariant) */
void clarke_inverse(const struct_alphabeta_pu *in_ab0,
                                  struct_abc_pu *out_abc)
{
 8005fc8:	b580      	push	{r7, lr}
 8005fca:	b086      	sub	sp, #24
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	6078      	str	r0, [r7, #4]
 8005fd0:	6039      	str	r1, [r7, #0]
    const float a0 = in_ab0->alpha;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	617b      	str	r3, [r7, #20]
    const float b0 = in_ab0->beta;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	685b      	ldr	r3, [r3, #4]
 8005fdc:	613b      	str	r3, [r7, #16]
    const float z0 = in_ab0->zero;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	689b      	ldr	r3, [r3, #8]
 8005fe2:	60fb      	str	r3, [r7, #12]
    const float k  = _sqrt3_over_2();
 8005fe4:	f7ff ffe2 	bl	8005fac <_sqrt3_over_2>
 8005fe8:	ed87 0a02 	vstr	s0, [r7, #8]

    out_abc->a = a0 + z0;
 8005fec:	ed97 7a05 	vldr	s14, [r7, #20]
 8005ff0:	edd7 7a03 	vldr	s15, [r7, #12]
 8005ff4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005ff8:	683b      	ldr	r3, [r7, #0]
 8005ffa:	edc3 7a00 	vstr	s15, [r3]
    out_abc->b = (-0.5f * a0) + ( k * b0) + z0;
 8005ffe:	edd7 7a05 	vldr	s15, [r7, #20]
 8006002:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8006006:	ee27 7a87 	vmul.f32	s14, s15, s14
 800600a:	edd7 6a02 	vldr	s13, [r7, #8]
 800600e:	edd7 7a04 	vldr	s15, [r7, #16]
 8006012:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006016:	ee37 7a27 	vadd.f32	s14, s14, s15
 800601a:	edd7 7a03 	vldr	s15, [r7, #12]
 800601e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006022:	683b      	ldr	r3, [r7, #0]
 8006024:	edc3 7a01 	vstr	s15, [r3, #4]
    out_abc->c = (-0.5f * a0) + (-k * b0) + z0;
 8006028:	edd7 7a05 	vldr	s15, [r7, #20]
 800602c:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8006030:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006034:	edd7 7a02 	vldr	s15, [r7, #8]
 8006038:	eef1 6a67 	vneg.f32	s13, s15
 800603c:	edd7 7a04 	vldr	s15, [r7, #16]
 8006040:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006044:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006048:	edd7 7a03 	vldr	s15, [r7, #12]
 800604c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006050:	683b      	ldr	r3, [r7, #0]
 8006052:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8006056:	bf00      	nop
 8006058:	3718      	adds	r7, #24
 800605a:	46bd      	mov	sp, r7
 800605c:	bd80      	pop	{r7, pc}

0800605e <park_inverse>:

/* Inverse Park: dq0 -> 0 */
void park_inverse(const struct_dq0_pu *in_dq0,
                                float cos_theta, float sin_theta,
                                struct_alphabeta_pu *out_ab0)
{
 800605e:	b480      	push	{r7}
 8006060:	b087      	sub	sp, #28
 8006062:	af00      	add	r7, sp, #0
 8006064:	60f8      	str	r0, [r7, #12]
 8006066:	ed87 0a02 	vstr	s0, [r7, #8]
 800606a:	edc7 0a01 	vstr	s1, [r7, #4]
 800606e:	6039      	str	r1, [r7, #0]
    const float d = in_dq0->d;
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	617b      	str	r3, [r7, #20]
    const float q = in_dq0->q;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	685b      	ldr	r3, [r3, #4]
 800607a:	613b      	str	r3, [r7, #16]

    out_ab0->alpha =  cos_theta * d - sin_theta * q;
 800607c:	ed97 7a02 	vldr	s14, [r7, #8]
 8006080:	edd7 7a05 	vldr	s15, [r7, #20]
 8006084:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006088:	edd7 6a01 	vldr	s13, [r7, #4]
 800608c:	edd7 7a04 	vldr	s15, [r7, #16]
 8006090:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006094:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006098:	683b      	ldr	r3, [r7, #0]
 800609a:	edc3 7a00 	vstr	s15, [r3]
    out_ab0->beta  =  sin_theta * d + cos_theta * q;
 800609e:	ed97 7a01 	vldr	s14, [r7, #4]
 80060a2:	edd7 7a05 	vldr	s15, [r7, #20]
 80060a6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80060aa:	edd7 6a02 	vldr	s13, [r7, #8]
 80060ae:	edd7 7a04 	vldr	s15, [r7, #16]
 80060b2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80060b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80060ba:	683b      	ldr	r3, [r7, #0]
 80060bc:	edc3 7a01 	vstr	s15, [r3, #4]
    out_ab0->zero  = in_dq0->zero;
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	689a      	ldr	r2, [r3, #8]
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	609a      	str	r2, [r3, #8]
}
 80060c8:	bf00      	nop
 80060ca:	371c      	adds	r7, #28
 80060cc:	46bd      	mov	sp, r7
 80060ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d2:	4770      	bx	lr

080060d4 <fabsf_fast>:
    float   duty_max;              // Maximum |duty| (headroom under 1.0).
} struct_vabc2duty_config;

static struct_vabc2duty_config s_cfg;

static inline float fabsf_fast(float x) { return x < 0.0f ? -x : x; }
 80060d4:	b480      	push	{r7}
 80060d6:	b083      	sub	sp, #12
 80060d8:	af00      	add	r7, sp, #0
 80060da:	ed87 0a01 	vstr	s0, [r7, #4]
 80060de:	edd7 7a01 	vldr	s15, [r7, #4]
 80060e2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80060e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80060ea:	d504      	bpl.n	80060f6 <fabsf_fast+0x22>
 80060ec:	edd7 7a01 	vldr	s15, [r7, #4]
 80060f0:	eef1 7a67 	vneg.f32	s15, s15
 80060f4:	e001      	b.n	80060fa <fabsf_fast+0x26>
 80060f6:	edd7 7a01 	vldr	s15, [r7, #4]
 80060fa:	eeb0 0a67 	vmov.f32	s0, s15
 80060fe:	370c      	adds	r7, #12
 8006100:	46bd      	mov	sp, r7
 8006102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006106:	4770      	bx	lr

08006108 <apply_min_magnitude>:

// Push magnitude up to >= duty_min (keeping sign), unless it's exactly zero
static inline float apply_min_magnitude(float x, float duty_min)
{
 8006108:	b580      	push	{r7, lr}
 800610a:	b084      	sub	sp, #16
 800610c:	af00      	add	r7, sp, #0
 800610e:	ed87 0a01 	vstr	s0, [r7, #4]
 8006112:	edc7 0a00 	vstr	s1, [r7]
    float ax = fabsf_fast(x);
 8006116:	ed97 0a01 	vldr	s0, [r7, #4]
 800611a:	f7ff ffdb 	bl	80060d4 <fabsf_fast>
 800611e:	ed87 0a03 	vstr	s0, [r7, #12]
    if (ax == 0.0f) return 0.0f;           // true zero stays zero
 8006122:	edd7 7a03 	vldr	s15, [r7, #12]
 8006126:	eef5 7a40 	vcmp.f32	s15, #0.0
 800612a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800612e:	d102      	bne.n	8006136 <apply_min_magnitude+0x2e>
 8006130:	eddf 7a10 	vldr	s15, [pc, #64]	@ 8006174 <apply_min_magnitude+0x6c>
 8006134:	e019      	b.n	800616a <apply_min_magnitude+0x62>
    if (ax >= duty_min) return x;          // already large enough
 8006136:	ed97 7a03 	vldr	s14, [r7, #12]
 800613a:	edd7 7a00 	vldr	s15, [r7]
 800613e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006142:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006146:	db02      	blt.n	800614e <apply_min_magnitude+0x46>
 8006148:	edd7 7a01 	vldr	s15, [r7, #4]
 800614c:	e00d      	b.n	800616a <apply_min_magnitude+0x62>
    return (x > 0.0f) ? duty_min : -duty_min;
 800614e:	edd7 7a01 	vldr	s15, [r7, #4]
 8006152:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006156:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800615a:	dd02      	ble.n	8006162 <apply_min_magnitude+0x5a>
 800615c:	edd7 7a00 	vldr	s15, [r7]
 8006160:	e003      	b.n	800616a <apply_min_magnitude+0x62>
 8006162:	edd7 7a00 	vldr	s15, [r7]
 8006166:	eef1 7a67 	vneg.f32	s15, s15
}
 800616a:	eeb0 0a67 	vmov.f32	s0, s15
 800616e:	3710      	adds	r7, #16
 8006170:	46bd      	mov	sp, r7
 8006172:	bd80      	pop	{r7, pc}
 8006174:	00000000 	.word	0x00000000

08006178 <clampf>:

// Clamp helper
static inline float clampf(float x, float lo, float hi)
{
 8006178:	b480      	push	{r7}
 800617a:	b085      	sub	sp, #20
 800617c:	af00      	add	r7, sp, #0
 800617e:	ed87 0a03 	vstr	s0, [r7, #12]
 8006182:	edc7 0a02 	vstr	s1, [r7, #8]
 8006186:	ed87 1a01 	vstr	s2, [r7, #4]
    return (x < lo) ? lo : (x > hi) ? hi : x;
 800618a:	ed97 7a03 	vldr	s14, [r7, #12]
 800618e:	edd7 7a02 	vldr	s15, [r7, #8]
 8006192:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006196:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800619a:	d501      	bpl.n	80061a0 <clampf+0x28>
 800619c:	68bb      	ldr	r3, [r7, #8]
 800619e:	e00b      	b.n	80061b8 <clampf+0x40>
 80061a0:	ed97 7a03 	vldr	s14, [r7, #12]
 80061a4:	edd7 7a01 	vldr	s15, [r7, #4]
 80061a8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80061ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80061b0:	dd01      	ble.n	80061b6 <clampf+0x3e>
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	e000      	b.n	80061b8 <clampf+0x40>
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	ee07 3a90 	vmov	s15, r3
}
 80061bc:	eeb0 0a67 	vmov.f32	s0, s15
 80061c0:	3714      	adds	r7, #20
 80061c2:	46bd      	mov	sp, r7
 80061c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c8:	4770      	bx	lr
	...

080061cc <configure_vabc_to_duty_modulator>:

// Public API  tweak defaults if you like (kept no params to match your header)
void configure_vabc_to_duty_modulator(void)
{
 80061cc:	b480      	push	{r7}
 80061ce:	af00      	add	r7, sp, #0
     s_cfg.duty_min = 0.02f;
 80061d0:	4b06      	ldr	r3, [pc, #24]	@ (80061ec <configure_vabc_to_duty_modulator+0x20>)
 80061d2:	4a07      	ldr	r2, [pc, #28]	@ (80061f0 <configure_vabc_to_duty_modulator+0x24>)
 80061d4:	605a      	str	r2, [r3, #4]
     s_cfg.duty_max = 0.98f;
 80061d6:	4b05      	ldr	r3, [pc, #20]	@ (80061ec <configure_vabc_to_duty_modulator+0x20>)
 80061d8:	4a06      	ldr	r2, [pc, #24]	@ (80061f4 <configure_vabc_to_duty_modulator+0x28>)
 80061da:	609a      	str	r2, [r3, #8]
     s_cfg.vdc_min_pu = 0.10f;
 80061dc:	4b03      	ldr	r3, [pc, #12]	@ (80061ec <configure_vabc_to_duty_modulator+0x20>)
 80061de:	4a06      	ldr	r2, [pc, #24]	@ (80061f8 <configure_vabc_to_duty_modulator+0x2c>)
 80061e0:	601a      	str	r2, [r3, #0]
}
 80061e2:	bf00      	nop
 80061e4:	46bd      	mov	sp, r7
 80061e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ea:	4770      	bx	lr
 80061ec:	20000b40 	.word	0x20000b40
 80061f0:	3ca3d70a 	.word	0x3ca3d70a
 80061f4:	3f7ae148 	.word	0x3f7ae148
 80061f8:	3dcccccd 	.word	0x3dcccccd

080061fc <run_vabc_to_duty_modulator>:
 * input_vdc_pu: measured Vdc in per-unit (Vdc_real / VDC_MAX)
 */
void run_vabc_to_duty_modulator(float input_vdc_pu,
								struct_abc_pu *input_vabc,
                                struct_duty_cycles_pu *output_duty)
{
 80061fc:	b580      	push	{r7, lr}
 80061fe:	b088      	sub	sp, #32
 8006200:	af00      	add	r7, sp, #0
 8006202:	ed87 0a03 	vstr	s0, [r7, #12]
 8006206:	60b8      	str	r0, [r7, #8]
 8006208:	6079      	str	r1, [r7, #4]
    if (!input_vabc || !output_duty) return;
 800620a:	68bb      	ldr	r3, [r7, #8]
 800620c:	2b00      	cmp	r3, #0
 800620e:	f000 80d5 	beq.w	80063bc <run_vabc_to_duty_modulator+0x1c0>
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	2b00      	cmp	r3, #0
 8006216:	f000 80d1 	beq.w	80063bc <run_vabc_to_duty_modulator+0x1c0>

    // Fail-safe: too little bus  no modulation
    if (input_vdc_pu < s_cfg.vdc_min_pu) {
 800621a:	4b6a      	ldr	r3, [pc, #424]	@ (80063c4 <run_vabc_to_duty_modulator+0x1c8>)
 800621c:	edd3 7a00 	vldr	s15, [r3]
 8006220:	ed97 7a03 	vldr	s14, [r7, #12]
 8006224:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006228:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800622c:	d50c      	bpl.n	8006248 <run_vabc_to_duty_modulator+0x4c>
        output_duty->dutyA = 0.0f;
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	f04f 0200 	mov.w	r2, #0
 8006234:	601a      	str	r2, [r3, #0]
        output_duty->dutyB = 0.0f;
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	f04f 0200 	mov.w	r2, #0
 800623c:	605a      	str	r2, [r3, #4]
        output_duty->dutyC = 0.0f;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	f04f 0200 	mov.w	r2, #0
 8006244:	609a      	str	r2, [r3, #8]
        return;
 8006246:	e0ba      	b.n	80063be <run_vabc_to_duty_modulator+0x1c2>
    }

    //V_phase_pu / Vdc_pu
    float inv_vdc = 1.0f / input_vdc_pu;
 8006248:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800624c:	ed97 7a03 	vldr	s14, [r7, #12]
 8006250:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006254:	edc7 7a07 	vstr	s15, [r7, #28]
    float mA =  input_vabc->a * inv_vdc;
 8006258:	68bb      	ldr	r3, [r7, #8]
 800625a:	edd3 7a00 	vldr	s15, [r3]
 800625e:	ed97 7a07 	vldr	s14, [r7, #28]
 8006262:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006266:	edc7 7a06 	vstr	s15, [r7, #24]
    float mB =  input_vabc->b * inv_vdc;
 800626a:	68bb      	ldr	r3, [r7, #8]
 800626c:	edd3 7a01 	vldr	s15, [r3, #4]
 8006270:	ed97 7a07 	vldr	s14, [r7, #28]
 8006274:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006278:	edc7 7a05 	vstr	s15, [r7, #20]
    float mC =  input_vabc->c * inv_vdc;
 800627c:	68bb      	ldr	r3, [r7, #8]
 800627e:	edd3 7a02 	vldr	s15, [r3, #8]
 8006282:	ed97 7a07 	vldr	s14, [r7, #28]
 8006286:	ee67 7a27 	vmul.f32	s15, s14, s15
 800628a:	edc7 7a04 	vstr	s15, [r7, #16]


	mA = clampf(mA, -s_cfg.duty_max, +s_cfg.duty_max);
 800628e:	4b4d      	ldr	r3, [pc, #308]	@ (80063c4 <run_vabc_to_duty_modulator+0x1c8>)
 8006290:	edd3 7a02 	vldr	s15, [r3, #8]
 8006294:	eef1 7a67 	vneg.f32	s15, s15
 8006298:	4b4a      	ldr	r3, [pc, #296]	@ (80063c4 <run_vabc_to_duty_modulator+0x1c8>)
 800629a:	ed93 7a02 	vldr	s14, [r3, #8]
 800629e:	eeb0 1a47 	vmov.f32	s2, s14
 80062a2:	eef0 0a67 	vmov.f32	s1, s15
 80062a6:	ed97 0a06 	vldr	s0, [r7, #24]
 80062aa:	f7ff ff65 	bl	8006178 <clampf>
 80062ae:	ed87 0a06 	vstr	s0, [r7, #24]
	mB = clampf(mB, -s_cfg.duty_max, +s_cfg.duty_max);
 80062b2:	4b44      	ldr	r3, [pc, #272]	@ (80063c4 <run_vabc_to_duty_modulator+0x1c8>)
 80062b4:	edd3 7a02 	vldr	s15, [r3, #8]
 80062b8:	eef1 7a67 	vneg.f32	s15, s15
 80062bc:	4b41      	ldr	r3, [pc, #260]	@ (80063c4 <run_vabc_to_duty_modulator+0x1c8>)
 80062be:	ed93 7a02 	vldr	s14, [r3, #8]
 80062c2:	eeb0 1a47 	vmov.f32	s2, s14
 80062c6:	eef0 0a67 	vmov.f32	s1, s15
 80062ca:	ed97 0a05 	vldr	s0, [r7, #20]
 80062ce:	f7ff ff53 	bl	8006178 <clampf>
 80062d2:	ed87 0a05 	vstr	s0, [r7, #20]
	mC = clampf(mC, -s_cfg.duty_max, +s_cfg.duty_max);
 80062d6:	4b3b      	ldr	r3, [pc, #236]	@ (80063c4 <run_vabc_to_duty_modulator+0x1c8>)
 80062d8:	edd3 7a02 	vldr	s15, [r3, #8]
 80062dc:	eef1 7a67 	vneg.f32	s15, s15
 80062e0:	4b38      	ldr	r3, [pc, #224]	@ (80063c4 <run_vabc_to_duty_modulator+0x1c8>)
 80062e2:	ed93 7a02 	vldr	s14, [r3, #8]
 80062e6:	eeb0 1a47 	vmov.f32	s2, s14
 80062ea:	eef0 0a67 	vmov.f32	s1, s15
 80062ee:	ed97 0a04 	vldr	s0, [r7, #16]
 80062f2:	f7ff ff41 	bl	8006178 <clampf>
 80062f6:	ed87 0a04 	vstr	s0, [r7, #16]

    // Enforce minimum magnitude for ADC trigger, but keep exact zero as zero
    mA = apply_min_magnitude(mA, s_cfg.duty_min);
 80062fa:	4b32      	ldr	r3, [pc, #200]	@ (80063c4 <run_vabc_to_duty_modulator+0x1c8>)
 80062fc:	edd3 7a01 	vldr	s15, [r3, #4]
 8006300:	eef0 0a67 	vmov.f32	s1, s15
 8006304:	ed97 0a06 	vldr	s0, [r7, #24]
 8006308:	f7ff fefe 	bl	8006108 <apply_min_magnitude>
 800630c:	ed87 0a06 	vstr	s0, [r7, #24]
    mB = apply_min_magnitude(mB, s_cfg.duty_min);
 8006310:	4b2c      	ldr	r3, [pc, #176]	@ (80063c4 <run_vabc_to_duty_modulator+0x1c8>)
 8006312:	edd3 7a01 	vldr	s15, [r3, #4]
 8006316:	eef0 0a67 	vmov.f32	s1, s15
 800631a:	ed97 0a05 	vldr	s0, [r7, #20]
 800631e:	f7ff fef3 	bl	8006108 <apply_min_magnitude>
 8006322:	ed87 0a05 	vstr	s0, [r7, #20]
    mC = apply_min_magnitude(mC, s_cfg.duty_min);
 8006326:	4b27      	ldr	r3, [pc, #156]	@ (80063c4 <run_vabc_to_duty_modulator+0x1c8>)
 8006328:	edd3 7a01 	vldr	s15, [r3, #4]
 800632c:	eef0 0a67 	vmov.f32	s1, s15
 8006330:	ed97 0a04 	vldr	s0, [r7, #16]
 8006334:	f7ff fee8 	bl	8006108 <apply_min_magnitude>
 8006338:	ed87 0a04 	vstr	s0, [r7, #16]

    // Final clamp to be extra safe
    output_duty->dutyA = clampf(mA, -s_cfg.duty_max, +s_cfg.duty_max);
 800633c:	4b21      	ldr	r3, [pc, #132]	@ (80063c4 <run_vabc_to_duty_modulator+0x1c8>)
 800633e:	edd3 7a02 	vldr	s15, [r3, #8]
 8006342:	eef1 7a67 	vneg.f32	s15, s15
 8006346:	4b1f      	ldr	r3, [pc, #124]	@ (80063c4 <run_vabc_to_duty_modulator+0x1c8>)
 8006348:	ed93 7a02 	vldr	s14, [r3, #8]
 800634c:	eeb0 1a47 	vmov.f32	s2, s14
 8006350:	eef0 0a67 	vmov.f32	s1, s15
 8006354:	ed97 0a06 	vldr	s0, [r7, #24]
 8006358:	f7ff ff0e 	bl	8006178 <clampf>
 800635c:	eef0 7a40 	vmov.f32	s15, s0
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	edc3 7a00 	vstr	s15, [r3]
    output_duty->dutyB = clampf(mB, -s_cfg.duty_max, +s_cfg.duty_max);
 8006366:	4b17      	ldr	r3, [pc, #92]	@ (80063c4 <run_vabc_to_duty_modulator+0x1c8>)
 8006368:	edd3 7a02 	vldr	s15, [r3, #8]
 800636c:	eef1 7a67 	vneg.f32	s15, s15
 8006370:	4b14      	ldr	r3, [pc, #80]	@ (80063c4 <run_vabc_to_duty_modulator+0x1c8>)
 8006372:	ed93 7a02 	vldr	s14, [r3, #8]
 8006376:	eeb0 1a47 	vmov.f32	s2, s14
 800637a:	eef0 0a67 	vmov.f32	s1, s15
 800637e:	ed97 0a05 	vldr	s0, [r7, #20]
 8006382:	f7ff fef9 	bl	8006178 <clampf>
 8006386:	eef0 7a40 	vmov.f32	s15, s0
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	edc3 7a01 	vstr	s15, [r3, #4]
    output_duty->dutyC = clampf(mC, -s_cfg.duty_max, +s_cfg.duty_max);
 8006390:	4b0c      	ldr	r3, [pc, #48]	@ (80063c4 <run_vabc_to_duty_modulator+0x1c8>)
 8006392:	edd3 7a02 	vldr	s15, [r3, #8]
 8006396:	eef1 7a67 	vneg.f32	s15, s15
 800639a:	4b0a      	ldr	r3, [pc, #40]	@ (80063c4 <run_vabc_to_duty_modulator+0x1c8>)
 800639c:	ed93 7a02 	vldr	s14, [r3, #8]
 80063a0:	eeb0 1a47 	vmov.f32	s2, s14
 80063a4:	eef0 0a67 	vmov.f32	s1, s15
 80063a8:	ed97 0a04 	vldr	s0, [r7, #16]
 80063ac:	f7ff fee4 	bl	8006178 <clampf>
 80063b0:	eef0 7a40 	vmov.f32	s15, s0
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	edc3 7a02 	vstr	s15, [r3, #8]
 80063ba:	e000      	b.n	80063be <run_vabc_to_duty_modulator+0x1c2>
    if (!input_vabc || !output_duty) return;
 80063bc:	bf00      	nop
}
 80063be:	3720      	adds	r7, #32
 80063c0:	46bd      	mov	sp, r7
 80063c2:	bd80      	pop	{r7, pc}
 80063c4:	20000b40 	.word	0x20000b40

080063c8 <configureSlowHardwareADC>:
uint32_t slow_adc_buffer[SLOW_ADC_BUFFER_LENGTH];
uint32_t fastadc_buffer[FAST_ADC_BUFFER_LENGTH];

struct_decoded_adc_variables adc_variables;

void configureSlowHardwareADC(ADC_HandleTypeDef *slow_hadc,TIM_HandleTypeDef *slow_adc_trigger_htim){
 80063c8:	b580      	push	{r7, lr}
 80063ca:	b082      	sub	sp, #8
 80063cc:	af00      	add	r7, sp, #0
 80063ce:	6078      	str	r0, [r7, #4]
 80063d0:	6039      	str	r1, [r7, #0]
	_slow_hadc=slow_hadc;
 80063d2:	4a0e      	ldr	r2, [pc, #56]	@ (800640c <configureSlowHardwareADC+0x44>)
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	6013      	str	r3, [r2, #0]
	_slow_adc_trigger_htim=slow_adc_trigger_htim;
 80063d8:	4a0d      	ldr	r2, [pc, #52]	@ (8006410 <configureSlowHardwareADC+0x48>)
 80063da:	683b      	ldr	r3, [r7, #0]
 80063dc:	6013      	str	r3, [r2, #0]

	HAL_ADCEx_Calibration_Start(_slow_hadc, ADC_SINGLE_ENDED);
 80063de:	4b0b      	ldr	r3, [pc, #44]	@ (800640c <configureSlowHardwareADC+0x44>)
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	217f      	movs	r1, #127	@ 0x7f
 80063e4:	4618      	mov	r0, r3
 80063e6:	f7fc f943 	bl	8002670 <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start_DMA(_slow_hadc, slow_adc_buffer, SLOW_ADC_BUFFER_LENGTH);
 80063ea:	4b08      	ldr	r3, [pc, #32]	@ (800640c <configureSlowHardwareADC+0x44>)
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	2205      	movs	r2, #5
 80063f0:	4908      	ldr	r1, [pc, #32]	@ (8006414 <configureSlowHardwareADC+0x4c>)
 80063f2:	4618      	mov	r0, r3
 80063f4:	f7fb fab8 	bl	8001968 <HAL_ADC_Start_DMA>
	HAL_TIM_Base_Start(_slow_adc_trigger_htim);
 80063f8:	4b05      	ldr	r3, [pc, #20]	@ (8006410 <configureSlowHardwareADC+0x48>)
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	4618      	mov	r0, r3
 80063fe:	f7fe f971 	bl	80046e4 <HAL_TIM_Base_Start>
}
 8006402:	bf00      	nop
 8006404:	3708      	adds	r7, #8
 8006406:	46bd      	mov	sp, r7
 8006408:	bd80      	pop	{r7, pc}
 800640a:	bf00      	nop
 800640c:	20000b4c 	.word	0x20000b4c
 8006410:	20000b50 	.word	0x20000b50
 8006414:	20000b58 	.word	0x20000b58

08006418 <configureFastHardwareADC>:

void configureFastHardwareADC(ADC_HandleTypeDef *fast_hadc){
 8006418:	b580      	push	{r7, lr}
 800641a:	b082      	sub	sp, #8
 800641c:	af00      	add	r7, sp, #0
 800641e:	6078      	str	r0, [r7, #4]
	_fast_hadc=fast_hadc;
 8006420:	4a09      	ldr	r2, [pc, #36]	@ (8006448 <configureFastHardwareADC+0x30>)
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	6013      	str	r3, [r2, #0]

	HAL_ADCEx_Calibration_Start(_fast_hadc, ADC_SINGLE_ENDED);
 8006426:	4b08      	ldr	r3, [pc, #32]	@ (8006448 <configureFastHardwareADC+0x30>)
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	217f      	movs	r1, #127	@ 0x7f
 800642c:	4618      	mov	r0, r3
 800642e:	f7fc f91f 	bl	8002670 <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start_DMA(_fast_hadc, fastadc_buffer, FAST_ADC_BUFFER_LENGTH);
 8006432:	4b05      	ldr	r3, [pc, #20]	@ (8006448 <configureFastHardwareADC+0x30>)
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	2202      	movs	r2, #2
 8006438:	4904      	ldr	r1, [pc, #16]	@ (800644c <configureFastHardwareADC+0x34>)
 800643a:	4618      	mov	r0, r3
 800643c:	f7fb fa94 	bl	8001968 <HAL_ADC_Start_DMA>

}
 8006440:	bf00      	nop
 8006442:	3708      	adds	r7, #8
 8006444:	46bd      	mov	sp, r7
 8006446:	bd80      	pop	{r7, pc}
 8006448:	20000b54 	.word	0x20000b54
 800644c:	20000b6c 	.word	0x20000b6c

08006450 <ntc_temp>:
 *
 * @param adc  Raw ADC conversion (0..4095 for 12-bit)
 * @param vdda   Measured VDDA in volts
 * @return float    Temperature in degrees Celsius
 */
float ntc_temp(uint16_t adc, float vdda) {
 8006450:	b480      	push	{r7}
 8006452:	b08b      	sub	sp, #44	@ 0x2c
 8006454:	af00      	add	r7, sp, #0
 8006456:	4603      	mov	r3, r0
 8006458:	ed87 0a00 	vstr	s0, [r7]
 800645c:	80fb      	strh	r3, [r7, #6]
    static const int8_t temp_lut[] = {
        -20, -10,   0,  10,  20,  30,  40,  50,
         60,  70,  80,  90, 100, 110, 120, 130
    };

    const int N = sizeof(adc_lut) / sizeof(adc_lut[0]);
 800645e:	2310      	movs	r3, #16
 8006460:	623b      	str	r3, [r7, #32]

    // Optional: normalize ADC to 3.3V reference if vdda != 3.3
    float x = adc * (3.3f / vdda);   // effective 3.3V-based ADC count
 8006462:	88fb      	ldrh	r3, [r7, #6]
 8006464:	ee07 3a90 	vmov	s15, r3
 8006468:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800646c:	ed9f 6a53 	vldr	s12, [pc, #332]	@ 80065bc <ntc_temp+0x16c>
 8006470:	edd7 6a00 	vldr	s13, [r7]
 8006474:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8006478:	ee67 7a27 	vmul.f32	s15, s14, s15
 800647c:	edc7 7a07 	vstr	s15, [r7, #28]

    if (x <= adc_lut[0])     return (float)temp_lut[0];
 8006480:	4b4f      	ldr	r3, [pc, #316]	@ (80065c0 <ntc_temp+0x170>)
 8006482:	881b      	ldrh	r3, [r3, #0]
 8006484:	ee07 3a90 	vmov	s15, r3
 8006488:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800648c:	ed97 7a07 	vldr	s14, [r7, #28]
 8006490:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006494:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006498:	d807      	bhi.n	80064aa <ntc_temp+0x5a>
 800649a:	4b4a      	ldr	r3, [pc, #296]	@ (80065c4 <ntc_temp+0x174>)
 800649c:	f993 3000 	ldrsb.w	r3, [r3]
 80064a0:	ee07 3a90 	vmov	s15, r3
 80064a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80064a8:	e080      	b.n	80065ac <ntc_temp+0x15c>
    if (x >= adc_lut[N - 1]) return (float)temp_lut[N - 1];
 80064aa:	6a3b      	ldr	r3, [r7, #32]
 80064ac:	3b01      	subs	r3, #1
 80064ae:	4a44      	ldr	r2, [pc, #272]	@ (80065c0 <ntc_temp+0x170>)
 80064b0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80064b4:	ee07 3a90 	vmov	s15, r3
 80064b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80064bc:	ed97 7a07 	vldr	s14, [r7, #28]
 80064c0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80064c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80064c8:	db08      	blt.n	80064dc <ntc_temp+0x8c>
 80064ca:	6a3b      	ldr	r3, [r7, #32]
 80064cc:	3b01      	subs	r3, #1
 80064ce:	4a3d      	ldr	r2, [pc, #244]	@ (80065c4 <ntc_temp+0x174>)
 80064d0:	56d3      	ldrsb	r3, [r2, r3]
 80064d2:	ee07 3a90 	vmov	s15, r3
 80064d6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80064da:	e067      	b.n	80065ac <ntc_temp+0x15c>

    for (int i = 0; i < N - 1; ++i) {
 80064dc:	2300      	movs	r3, #0
 80064de:	627b      	str	r3, [r7, #36]	@ 0x24
 80064e0:	e057      	b.n	8006592 <ntc_temp+0x142>
        if (x <= adc_lut[i + 1]) {
 80064e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064e4:	3301      	adds	r3, #1
 80064e6:	4a36      	ldr	r2, [pc, #216]	@ (80065c0 <ntc_temp+0x170>)
 80064e8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80064ec:	ee07 3a90 	vmov	s15, r3
 80064f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80064f4:	ed97 7a07 	vldr	s14, [r7, #28]
 80064f8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80064fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006500:	d844      	bhi.n	800658c <ntc_temp+0x13c>
            float a0 = (float)adc_lut[i];
 8006502:	4a2f      	ldr	r2, [pc, #188]	@ (80065c0 <ntc_temp+0x170>)
 8006504:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006506:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800650a:	ee07 3a90 	vmov	s15, r3
 800650e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006512:	edc7 7a06 	vstr	s15, [r7, #24]
            float a1 = (float)adc_lut[i + 1];
 8006516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006518:	3301      	adds	r3, #1
 800651a:	4a29      	ldr	r2, [pc, #164]	@ (80065c0 <ntc_temp+0x170>)
 800651c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006520:	ee07 3a90 	vmov	s15, r3
 8006524:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006528:	edc7 7a05 	vstr	s15, [r7, #20]
            float t0 = (float)temp_lut[i];
 800652c:	4a25      	ldr	r2, [pc, #148]	@ (80065c4 <ntc_temp+0x174>)
 800652e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006530:	4413      	add	r3, r2
 8006532:	f993 3000 	ldrsb.w	r3, [r3]
 8006536:	ee07 3a90 	vmov	s15, r3
 800653a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800653e:	edc7 7a04 	vstr	s15, [r7, #16]
            float t1 = (float)temp_lut[i + 1];
 8006542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006544:	3301      	adds	r3, #1
 8006546:	4a1f      	ldr	r2, [pc, #124]	@ (80065c4 <ntc_temp+0x174>)
 8006548:	56d3      	ldrsb	r3, [r2, r3]
 800654a:	ee07 3a90 	vmov	s15, r3
 800654e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006552:	edc7 7a03 	vstr	s15, [r7, #12]
            return t0 + (t1 - t0) * (x - a0) / (a1 - a0);
 8006556:	ed97 7a03 	vldr	s14, [r7, #12]
 800655a:	edd7 7a04 	vldr	s15, [r7, #16]
 800655e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006562:	edd7 6a07 	vldr	s13, [r7, #28]
 8006566:	edd7 7a06 	vldr	s15, [r7, #24]
 800656a:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800656e:	ee67 6a27 	vmul.f32	s13, s14, s15
 8006572:	ed97 7a05 	vldr	s14, [r7, #20]
 8006576:	edd7 7a06 	vldr	s15, [r7, #24]
 800657a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800657e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006582:	edd7 7a04 	vldr	s15, [r7, #16]
 8006586:	ee77 7a27 	vadd.f32	s15, s14, s15
 800658a:	e00f      	b.n	80065ac <ntc_temp+0x15c>
    for (int i = 0; i < N - 1; ++i) {
 800658c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800658e:	3301      	adds	r3, #1
 8006590:	627b      	str	r3, [r7, #36]	@ 0x24
 8006592:	6a3b      	ldr	r3, [r7, #32]
 8006594:	3b01      	subs	r3, #1
 8006596:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006598:	429a      	cmp	r2, r3
 800659a:	dba2      	blt.n	80064e2 <ntc_temp+0x92>
        }
    }

    return (float)temp_lut[N - 1]; // fallback (should not hit)
 800659c:	6a3b      	ldr	r3, [r7, #32]
 800659e:	3b01      	subs	r3, #1
 80065a0:	4a08      	ldr	r2, [pc, #32]	@ (80065c4 <ntc_temp+0x174>)
 80065a2:	56d3      	ldrsb	r3, [r2, r3]
 80065a4:	ee07 3a90 	vmov	s15, r3
 80065a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 80065ac:	eeb0 0a67 	vmov.f32	s0, s15
 80065b0:	372c      	adds	r7, #44	@ 0x2c
 80065b2:	46bd      	mov	sp, r7
 80065b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b8:	4770      	bx	lr
 80065ba:	bf00      	nop
 80065bc:	40533333 	.word	0x40533333
 80065c0:	08006988 	.word	0x08006988
 80065c4:	080069a8 	.word	0x080069a8

080065c8 <decodeSlowHardwareADC>:


void decodeSlowHardwareADC(){
 80065c8:	b580      	push	{r7, lr}
 80065ca:	b084      	sub	sp, #16
 80065cc:	af00      	add	r7, sp, #0
	uint16_t vref_raw 					= slow_adc_buffer[INTERNAL_STM32_VREF_ADC_BUFFER_INDEX];
 80065ce:	4b48      	ldr	r3, [pc, #288]	@ (80066f0 <decodeSlowHardwareADC+0x128>)
 80065d0:	691b      	ldr	r3, [r3, #16]
 80065d2:	81fb      	strh	r3, [r7, #14]
	uint16_t temp_raw 					= slow_adc_buffer[INTERNAL_STM32_TEMP_ADC_BUFFER_INDEX];
 80065d4:	4b46      	ldr	r3, [pc, #280]	@ (80066f0 <decodeSlowHardwareADC+0x128>)
 80065d6:	68db      	ldr	r3, [r3, #12]
 80065d8:	81bb      	strh	r3, [r7, #12]
	uint16_t bluepote_raw 				= slow_adc_buffer[BLUEPOTENTIOMETER_ADC_BUFFER_INDEX];
 80065da:	4b45      	ldr	r3, [pc, #276]	@ (80066f0 <decodeSlowHardwareADC+0x128>)
 80065dc:	689b      	ldr	r3, [r3, #8]
 80065de:	817b      	strh	r3, [r7, #10]
	uint16_t temperaturefeedback_raw 	= slow_adc_buffer[TEMPERATUREFEEDBACK_ADC_BUFFER_INDEX];
 80065e0:	4b43      	ldr	r3, [pc, #268]	@ (80066f0 <decodeSlowHardwareADC+0x128>)
 80065e2:	685b      	ldr	r3, [r3, #4]
 80065e4:	813b      	strh	r3, [r7, #8]
	uint16_t vbus_raw 					= slow_adc_buffer[VBUS_ADC_BUFFER_INDEX];
 80065e6:	4b42      	ldr	r3, [pc, #264]	@ (80066f0 <decodeSlowHardwareADC+0x128>)
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	80fb      	strh	r3, [r7, #6]
	// Prevent crash if ADC hasn't filled buffer yet
	if (vref_raw == 0 || temp_raw == 0) {
 80065ec:	89fb      	ldrh	r3, [r7, #14]
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d079      	beq.n	80066e6 <decodeSlowHardwareADC+0x11e>
 80065f2:	89bb      	ldrh	r3, [r7, #12]
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d076      	beq.n	80066e6 <decodeSlowHardwareADC+0x11e>
	    return;
	}

	// 1. Compute VDDA in millivolts
	uint32_t vdda_mV =__HAL_ADC_CALC_VREFANALOG_VOLTAGE(vref_raw, ADC_RESOLUTION_12B);
 80065f8:	4b3e      	ldr	r3, [pc, #248]	@ (80066f4 <decodeSlowHardwareADC+0x12c>)
 80065fa:	881b      	ldrh	r3, [r3, #0]
 80065fc:	461a      	mov	r2, r3
 80065fe:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8006602:	fb03 f202 	mul.w	r2, r3, r2
 8006606:	89fb      	ldrh	r3, [r7, #14]
 8006608:	fbb2 f3f3 	udiv	r3, r2, r3
 800660c:	603b      	str	r3, [r7, #0]
	adc_variables.internal_stm32_vref =vdda_mV/1000.0f;
 800660e:	683b      	ldr	r3, [r7, #0]
 8006610:	ee07 3a90 	vmov	s15, r3
 8006614:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006618:	eddf 6a37 	vldr	s13, [pc, #220]	@ 80066f8 <decodeSlowHardwareADC+0x130>
 800661c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006620:	4b36      	ldr	r3, [pc, #216]	@ (80066fc <decodeSlowHardwareADC+0x134>)
 8006622:	edc3 7a04 	vstr	s15, [r3, #16]

	// 2. Compute internal temperature in C
	adc_variables.internal_stm32_temperature =
	    __HAL_ADC_CALC_TEMPERATURE(vdda_mV, temp_raw, ADC_RESOLUTION_12B);
 8006626:	4b36      	ldr	r3, [pc, #216]	@ (8006700 <decodeSlowHardwareADC+0x138>)
 8006628:	881a      	ldrh	r2, [r3, #0]
 800662a:	4b36      	ldr	r3, [pc, #216]	@ (8006704 <decodeSlowHardwareADC+0x13c>)
 800662c:	881b      	ldrh	r3, [r3, #0]
	adc_variables.internal_stm32_temperature =
 800662e:	429a      	cmp	r2, r3
 8006630:	d01e      	beq.n	8006670 <decodeSlowHardwareADC+0xa8>
	    __HAL_ADC_CALC_TEMPERATURE(vdda_mV, temp_raw, ADC_RESOLUTION_12B);
 8006632:	89bb      	ldrh	r3, [r7, #12]
 8006634:	683a      	ldr	r2, [r7, #0]
 8006636:	fb02 f303 	mul.w	r3, r2, r3
 800663a:	4a33      	ldr	r2, [pc, #204]	@ (8006708 <decodeSlowHardwareADC+0x140>)
 800663c:	fba2 2303 	umull	r2, r3, r2, r3
 8006640:	099b      	lsrs	r3, r3, #6
 8006642:	461a      	mov	r2, r3
 8006644:	4b2f      	ldr	r3, [pc, #188]	@ (8006704 <decodeSlowHardwareADC+0x13c>)
 8006646:	881b      	ldrh	r3, [r3, #0]
 8006648:	1ad2      	subs	r2, r2, r3
 800664a:	4613      	mov	r3, r2
 800664c:	009b      	lsls	r3, r3, #2
 800664e:	4413      	add	r3, r2
 8006650:	011b      	lsls	r3, r3, #4
 8006652:	461a      	mov	r2, r3
 8006654:	4b2a      	ldr	r3, [pc, #168]	@ (8006700 <decodeSlowHardwareADC+0x138>)
 8006656:	881b      	ldrh	r3, [r3, #0]
 8006658:	4619      	mov	r1, r3
 800665a:	4b2a      	ldr	r3, [pc, #168]	@ (8006704 <decodeSlowHardwareADC+0x13c>)
 800665c:	881b      	ldrh	r3, [r3, #0]
 800665e:	1acb      	subs	r3, r1, r3
 8006660:	fb92 f3f3 	sdiv	r3, r2, r3
 8006664:	331e      	adds	r3, #30
	adc_variables.internal_stm32_temperature =
 8006666:	ee07 3a90 	vmov	s15, r3
 800666a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800666e:	e001      	b.n	8006674 <decodeSlowHardwareADC+0xac>
 8006670:	eddf 7a26 	vldr	s15, [pc, #152]	@ 800670c <decodeSlowHardwareADC+0x144>
 8006674:	4b21      	ldr	r3, [pc, #132]	@ (80066fc <decodeSlowHardwareADC+0x134>)
 8006676:	edc3 7a03 	vstr	s15, [r3, #12]

	//Blue potentiometer p.u.
	adc_variables.bluepotentiometer= (bluepote_raw * vdda_mV) / (4095.0f * 1000.0f)/adc_variables.internal_stm32_vref;
 800667a:	897b      	ldrh	r3, [r7, #10]
 800667c:	683a      	ldr	r2, [r7, #0]
 800667e:	fb02 f303 	mul.w	r3, r2, r3
 8006682:	ee07 3a90 	vmov	s15, r3
 8006686:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800668a:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8006710 <decodeSlowHardwareADC+0x148>
 800668e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8006692:	4b1a      	ldr	r3, [pc, #104]	@ (80066fc <decodeSlowHardwareADC+0x134>)
 8006694:	ed93 7a04 	vldr	s14, [r3, #16]
 8006698:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800669c:	4b17      	ldr	r3, [pc, #92]	@ (80066fc <decodeSlowHardwareADC+0x134>)
 800669e:	edc3 7a02 	vstr	s15, [r3, #8]

	//external temperature
	adc_variables.temperature_feedback= ntc_temp(temperaturefeedback_raw, adc_variables.internal_stm32_vref);
 80066a2:	4b16      	ldr	r3, [pc, #88]	@ (80066fc <decodeSlowHardwareADC+0x134>)
 80066a4:	edd3 7a04 	vldr	s15, [r3, #16]
 80066a8:	893b      	ldrh	r3, [r7, #8]
 80066aa:	eeb0 0a67 	vmov.f32	s0, s15
 80066ae:	4618      	mov	r0, r3
 80066b0:	f7ff fece 	bl	8006450 <ntc_temp>
 80066b4:	eef0 7a40 	vmov.f32	s15, s0
 80066b8:	4b10      	ldr	r3, [pc, #64]	@ (80066fc <decodeSlowHardwareADC+0x134>)
 80066ba:	edc3 7a01 	vstr	s15, [r3, #4]

	//vbus
	adc_variables.vdc= ((vbus_raw * vdda_mV) / (4095.0f * 1000.0f))*10.387096774f;//(18 / (18 + 169)) resistor divider
 80066be:	88fb      	ldrh	r3, [r7, #6]
 80066c0:	683a      	ldr	r2, [r7, #0]
 80066c2:	fb02 f303 	mul.w	r3, r2, r3
 80066c6:	ee07 3a90 	vmov	s15, r3
 80066ca:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80066ce:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8006710 <decodeSlowHardwareADC+0x148>
 80066d2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80066d6:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8006714 <decodeSlowHardwareADC+0x14c>
 80066da:	ee67 7a87 	vmul.f32	s15, s15, s14
 80066de:	4b07      	ldr	r3, [pc, #28]	@ (80066fc <decodeSlowHardwareADC+0x134>)
 80066e0:	edc3 7a00 	vstr	s15, [r3]
 80066e4:	e000      	b.n	80066e8 <decodeSlowHardwareADC+0x120>
	    return;
 80066e6:	bf00      	nop

}
 80066e8:	3710      	adds	r7, #16
 80066ea:	46bd      	mov	sp, r7
 80066ec:	bd80      	pop	{r7, pc}
 80066ee:	bf00      	nop
 80066f0:	20000b58 	.word	0x20000b58
 80066f4:	1fff75aa 	.word	0x1fff75aa
 80066f8:	447a0000 	.word	0x447a0000
 80066fc:	20000b74 	.word	0x20000b74
 8006700:	1fff75ca 	.word	0x1fff75ca
 8006704:	1fff75a8 	.word	0x1fff75a8
 8006708:	057619f1 	.word	0x057619f1
 800670c:	46fffe00 	.word	0x46fffe00
 8006710:	4a79f060 	.word	0x4a79f060
 8006714:	4126318c 	.word	0x4126318c

08006718 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8006718:	b580      	push	{r7, lr}
 800671a:	b082      	sub	sp, #8
 800671c:	af00      	add	r7, sp, #0
 800671e:	6078      	str	r0, [r7, #4]
    // Full buffer is ready here (called repeatedly in circular mode)
    // Process or signal a task
	HAL_GPIO_WritePin(STATUS_REDLED_GPIO_Port, STATUS_REDLED_Pin,GPIO_PIN_SET );
 8006720:	2201      	movs	r2, #1
 8006722:	2140      	movs	r1, #64	@ 0x40
 8006724:	4806      	ldr	r0, [pc, #24]	@ (8006740 <HAL_ADC_ConvCpltCallback+0x28>)
 8006726:	f7fc fdad 	bl	8003284 <HAL_GPIO_WritePin>
	decodeSlowHardwareADC();
 800672a:	f7ff ff4d 	bl	80065c8 <decodeSlowHardwareADC>
	HAL_GPIO_WritePin(STATUS_REDLED_GPIO_Port, STATUS_REDLED_Pin,GPIO_PIN_RESET );
 800672e:	2200      	movs	r2, #0
 8006730:	2140      	movs	r1, #64	@ 0x40
 8006732:	4803      	ldr	r0, [pc, #12]	@ (8006740 <HAL_ADC_ConvCpltCallback+0x28>)
 8006734:	f7fc fda6 	bl	8003284 <HAL_GPIO_WritePin>
}
 8006738:	bf00      	nop
 800673a:	3708      	adds	r7, #8
 800673c:	46bd      	mov	sp, r7
 800673e:	bd80      	pop	{r7, pc}
 8006740:	48000800 	.word	0x48000800

08006744 <configureHardwareOpAmp>:
 *      Author: JavierMunozSaez
 */

#include "hardware_opamp.h"

void configureHardwareOpAmp(OPAMP_HandleTypeDef * opamp1, OPAMP_HandleTypeDef * opamp2, OPAMP_HandleTypeDef * opamp3){
 8006744:	b580      	push	{r7, lr}
 8006746:	b084      	sub	sp, #16
 8006748:	af00      	add	r7, sp, #0
 800674a:	60f8      	str	r0, [r7, #12]
 800674c:	60b9      	str	r1, [r7, #8]
 800674e:	607a      	str	r2, [r7, #4]
	  HAL_OPAMP_SelfCalibrate(opamp1);
 8006750:	68f8      	ldr	r0, [r7, #12]
 8006752:	f7fc feb0 	bl	80034b6 <HAL_OPAMP_SelfCalibrate>
	  HAL_OPAMP_SelfCalibrate(opamp2);
 8006756:	68b8      	ldr	r0, [r7, #8]
 8006758:	f7fc fead 	bl	80034b6 <HAL_OPAMP_SelfCalibrate>
	  HAL_OPAMP_SelfCalibrate(opamp3);
 800675c:	6878      	ldr	r0, [r7, #4]
 800675e:	f7fc feaa 	bl	80034b6 <HAL_OPAMP_SelfCalibrate>

	  HAL_OPAMP_Start(opamp1);
 8006762:	68f8      	ldr	r0, [r7, #12]
 8006764:	f7fc fe76 	bl	8003454 <HAL_OPAMP_Start>
	  HAL_OPAMP_Start(opamp2);
 8006768:	68b8      	ldr	r0, [r7, #8]
 800676a:	f7fc fe73 	bl	8003454 <HAL_OPAMP_Start>
	  HAL_OPAMP_Start(opamp3);
 800676e:	6878      	ldr	r0, [r7, #4]
 8006770:	f7fc fe70 	bl	8003454 <HAL_OPAMP_Start>
}
 8006774:	bf00      	nop
 8006776:	3710      	adds	r7, #16
 8006778:	46bd      	mov	sp, r7
 800677a:	bd80      	pop	{r7, pc}

0800677c <configureHardwarePWM>:
struct_raw_timer_register_values  pwm_registers;

void configureHardwarePWM(TIM_HandleTypeDef *pwm_htim,
		HAL_TIM_ActiveChannel channel1,
		HAL_TIM_ActiveChannel channel2,
		HAL_TIM_ActiveChannel channel3){
 800677c:	b580      	push	{r7, lr}
 800677e:	b082      	sub	sp, #8
 8006780:	af00      	add	r7, sp, #0
 8006782:	6078      	str	r0, [r7, #4]
 8006784:	4608      	mov	r0, r1
 8006786:	4611      	mov	r1, r2
 8006788:	461a      	mov	r2, r3
 800678a:	4603      	mov	r3, r0
 800678c:	70fb      	strb	r3, [r7, #3]
 800678e:	460b      	mov	r3, r1
 8006790:	70bb      	strb	r3, [r7, #2]
 8006792:	4613      	mov	r3, r2
 8006794:	707b      	strb	r3, [r7, #1]
	_pwm_htim=pwm_htim;
 8006796:	4a22      	ldr	r2, [pc, #136]	@ (8006820 <configureHardwarePWM+0xa4>)
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	6013      	str	r3, [r2, #0]
	_channel1=channel1;
 800679c:	4a21      	ldr	r2, [pc, #132]	@ (8006824 <configureHardwarePWM+0xa8>)
 800679e:	78fb      	ldrb	r3, [r7, #3]
 80067a0:	7013      	strb	r3, [r2, #0]
	_channel2=channel2;
 80067a2:	4a21      	ldr	r2, [pc, #132]	@ (8006828 <configureHardwarePWM+0xac>)
 80067a4:	78bb      	ldrb	r3, [r7, #2]
 80067a6:	7013      	strb	r3, [r2, #0]
	_channel3=channel3;
 80067a8:	4a20      	ldr	r2, [pc, #128]	@ (800682c <configureHardwarePWM+0xb0>)
 80067aa:	787b      	ldrb	r3, [r7, #1]
 80067ac:	7013      	strb	r3, [r2, #0]
	HAL_TIM_Base_Start_IT(_pwm_htim);
 80067ae:	4b1c      	ldr	r3, [pc, #112]	@ (8006820 <configureHardwarePWM+0xa4>)
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	4618      	mov	r0, r3
 80067b4:	f7fd fff8 	bl	80047a8 <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start	(_pwm_htim, _channel1);
 80067b8:	4b19      	ldr	r3, [pc, #100]	@ (8006820 <configureHardwarePWM+0xa4>)
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	4a19      	ldr	r2, [pc, #100]	@ (8006824 <configureHardwarePWM+0xa8>)
 80067be:	7812      	ldrb	r2, [r2, #0]
 80067c0:	4611      	mov	r1, r2
 80067c2:	4618      	mov	r0, r3
 80067c4:	f7fe f8bc 	bl	8004940 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start	(_pwm_htim, _channel1);
 80067c8:	4b15      	ldr	r3, [pc, #84]	@ (8006820 <configureHardwarePWM+0xa4>)
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	4a15      	ldr	r2, [pc, #84]	@ (8006824 <configureHardwarePWM+0xa8>)
 80067ce:	7812      	ldrb	r2, [r2, #0]
 80067d0:	4611      	mov	r1, r2
 80067d2:	4618      	mov	r0, r3
 80067d4:	f7ff f998 	bl	8005b08 <HAL_TIMEx_PWMN_Start>
	HAL_TIM_PWM_Start	(_pwm_htim, _channel2);
 80067d8:	4b11      	ldr	r3, [pc, #68]	@ (8006820 <configureHardwarePWM+0xa4>)
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	4a12      	ldr	r2, [pc, #72]	@ (8006828 <configureHardwarePWM+0xac>)
 80067de:	7812      	ldrb	r2, [r2, #0]
 80067e0:	4611      	mov	r1, r2
 80067e2:	4618      	mov	r0, r3
 80067e4:	f7fe f8ac 	bl	8004940 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start	(_pwm_htim, _channel2);
 80067e8:	4b0d      	ldr	r3, [pc, #52]	@ (8006820 <configureHardwarePWM+0xa4>)
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	4a0e      	ldr	r2, [pc, #56]	@ (8006828 <configureHardwarePWM+0xac>)
 80067ee:	7812      	ldrb	r2, [r2, #0]
 80067f0:	4611      	mov	r1, r2
 80067f2:	4618      	mov	r0, r3
 80067f4:	f7ff f988 	bl	8005b08 <HAL_TIMEx_PWMN_Start>
	HAL_TIM_PWM_Start	(_pwm_htim, _channel3);
 80067f8:	4b09      	ldr	r3, [pc, #36]	@ (8006820 <configureHardwarePWM+0xa4>)
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	4a0b      	ldr	r2, [pc, #44]	@ (800682c <configureHardwarePWM+0xb0>)
 80067fe:	7812      	ldrb	r2, [r2, #0]
 8006800:	4611      	mov	r1, r2
 8006802:	4618      	mov	r0, r3
 8006804:	f7fe f89c 	bl	8004940 <HAL_TIM_PWM_Start>
	HAL_TIMEx_PWMN_Start	(_pwm_htim, _channel3);
 8006808:	4b05      	ldr	r3, [pc, #20]	@ (8006820 <configureHardwarePWM+0xa4>)
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	4a07      	ldr	r2, [pc, #28]	@ (800682c <configureHardwarePWM+0xb0>)
 800680e:	7812      	ldrb	r2, [r2, #0]
 8006810:	4611      	mov	r1, r2
 8006812:	4618      	mov	r0, r3
 8006814:	f7ff f978 	bl	8005b08 <HAL_TIMEx_PWMN_Start>
}
 8006818:	bf00      	nop
 800681a:	3708      	adds	r7, #8
 800681c:	46bd      	mov	sp, r7
 800681e:	bd80      	pop	{r7, pc}
 8006820:	20000b88 	.word	0x20000b88
 8006824:	20000b8c 	.word	0x20000b8c
 8006828:	20000b8d 	.word	0x20000b8d
 800682c:	20000b8e 	.word	0x20000b8e

08006830 <runHardwarePWM>:

void runHardwarePWM(struct_duty_cycles_pu *d, struct_raw_timer_register_values *reg)
{
 8006830:	b480      	push	{r7}
 8006832:	b083      	sub	sp, #12
 8006834:	af00      	add	r7, sp, #0
 8006836:	6078      	str	r0, [r7, #4]
 8006838:	6039      	str	r1, [r7, #0]
    // Convert normalized duty cycle (-1.0 to +1.0) to raw timer register values
	reg->pwmregisterA = (uint32_t)(((d->dutyA + 1.0f) * PWM_COUNTER) / 2.0f);
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	edd3 7a00 	vldr	s15, [r3]
 8006840:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006844:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006848:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8006900 <runHardwarePWM+0xd0>
 800684c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006850:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006854:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8006858:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800685c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006860:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006864:	ee17 2a90 	vmov	r2, s15
 8006868:	683b      	ldr	r3, [r7, #0]
 800686a:	601a      	str	r2, [r3, #0]
	reg->pwmregisterB = (uint32_t)(((d->dutyB + 1.0f) * PWM_COUNTER) / 2.0f);
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	edd3 7a01 	vldr	s15, [r3, #4]
 8006872:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006876:	ee77 7a87 	vadd.f32	s15, s15, s14
 800687a:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8006900 <runHardwarePWM+0xd0>
 800687e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006882:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006886:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800688a:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800688e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006892:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006896:	ee17 2a90 	vmov	r2, s15
 800689a:	683b      	ldr	r3, [r7, #0]
 800689c:	605a      	str	r2, [r3, #4]
	reg->pwmregisterC = (uint32_t)(((d->dutyC + 1.0f) * PWM_COUNTER) / 2.0f);
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	edd3 7a02 	vldr	s15, [r3, #8]
 80068a4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80068a8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80068ac:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8006900 <runHardwarePWM+0xd0>
 80068b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80068b4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80068b8:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80068bc:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80068c0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80068c4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80068c8:	ee17 2a90 	vmov	r2, s15
 80068cc:	683b      	ldr	r3, [r7, #0]
 80068ce:	609a      	str	r2, [r3, #8]

    // Write the computed values to the hardware timer compare registers
    _pwm_htim->Instance->CCR1 = reg->pwmregisterA;
 80068d0:	4b0c      	ldr	r3, [pc, #48]	@ (8006904 <runHardwarePWM+0xd4>)
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	683a      	ldr	r2, [r7, #0]
 80068d8:	6812      	ldr	r2, [r2, #0]
 80068da:	635a      	str	r2, [r3, #52]	@ 0x34
    _pwm_htim->Instance->CCR2 = reg->pwmregisterB;
 80068dc:	4b09      	ldr	r3, [pc, #36]	@ (8006904 <runHardwarePWM+0xd4>)
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	683a      	ldr	r2, [r7, #0]
 80068e4:	6852      	ldr	r2, [r2, #4]
 80068e6:	639a      	str	r2, [r3, #56]	@ 0x38
    _pwm_htim->Instance->CCR3 = reg->pwmregisterC;
 80068e8:	4b06      	ldr	r3, [pc, #24]	@ (8006904 <runHardwarePWM+0xd4>)
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	683a      	ldr	r2, [r7, #0]
 80068f0:	6892      	ldr	r2, [r2, #8]
 80068f2:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80068f4:	bf00      	nop
 80068f6:	370c      	adds	r7, #12
 80068f8:	46bd      	mov	sp, r7
 80068fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068fe:	4770      	bx	lr
 8006900:	437a0000 	.word	0x437a0000
 8006904:	20000b88 	.word	0x20000b88

08006908 <memset>:
 8006908:	4402      	add	r2, r0
 800690a:	4603      	mov	r3, r0
 800690c:	4293      	cmp	r3, r2
 800690e:	d100      	bne.n	8006912 <memset+0xa>
 8006910:	4770      	bx	lr
 8006912:	f803 1b01 	strb.w	r1, [r3], #1
 8006916:	e7f9      	b.n	800690c <memset+0x4>

08006918 <__libc_init_array>:
 8006918:	b570      	push	{r4, r5, r6, lr}
 800691a:	4d0d      	ldr	r5, [pc, #52]	@ (8006950 <__libc_init_array+0x38>)
 800691c:	4c0d      	ldr	r4, [pc, #52]	@ (8006954 <__libc_init_array+0x3c>)
 800691e:	1b64      	subs	r4, r4, r5
 8006920:	10a4      	asrs	r4, r4, #2
 8006922:	2600      	movs	r6, #0
 8006924:	42a6      	cmp	r6, r4
 8006926:	d109      	bne.n	800693c <__libc_init_array+0x24>
 8006928:	4d0b      	ldr	r5, [pc, #44]	@ (8006958 <__libc_init_array+0x40>)
 800692a:	4c0c      	ldr	r4, [pc, #48]	@ (800695c <__libc_init_array+0x44>)
 800692c:	f000 f818 	bl	8006960 <_init>
 8006930:	1b64      	subs	r4, r4, r5
 8006932:	10a4      	asrs	r4, r4, #2
 8006934:	2600      	movs	r6, #0
 8006936:	42a6      	cmp	r6, r4
 8006938:	d105      	bne.n	8006946 <__libc_init_array+0x2e>
 800693a:	bd70      	pop	{r4, r5, r6, pc}
 800693c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006940:	4798      	blx	r3
 8006942:	3601      	adds	r6, #1
 8006944:	e7ee      	b.n	8006924 <__libc_init_array+0xc>
 8006946:	f855 3b04 	ldr.w	r3, [r5], #4
 800694a:	4798      	blx	r3
 800694c:	3601      	adds	r6, #1
 800694e:	e7f2      	b.n	8006936 <__libc_init_array+0x1e>
 8006950:	080069b8 	.word	0x080069b8
 8006954:	080069b8 	.word	0x080069b8
 8006958:	080069b8 	.word	0x080069b8
 800695c:	080069bc 	.word	0x080069bc

08006960 <_init>:
 8006960:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006962:	bf00      	nop
 8006964:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006966:	bc08      	pop	{r3}
 8006968:	469e      	mov	lr, r3
 800696a:	4770      	bx	lr

0800696c <_fini>:
 800696c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800696e:	bf00      	nop
 8006970:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006972:	bc08      	pop	{r3}
 8006974:	469e      	mov	lr, r3
 8006976:	4770      	bx	lr
