
---------- Begin Simulation Statistics ----------
final_tick                                  804760500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 194017                       # Simulator instruction rate (inst/s)
host_mem_usage                                 737348                       # Number of bytes of host memory used
host_op_rate                                   194229                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.47                       # Real time elapsed on the host
host_tick_rate                              325426875                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      479763                       # Number of instructions simulated
sim_ops                                        480311                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000805                       # Number of seconds simulated
sim_ticks                                   804760500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            70.310264                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                  56019                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups               79674                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect             9640                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted            86609                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              9766                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          13114                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            3348                       # Number of indirect misses.
system.cpu0.branchPred.lookups                 118713                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         2825                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           205                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts             6564                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                    103838                       # Number of branches committed
system.cpu0.commit.bw_lim_events                15976                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           1014                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts          33374                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts              456987                       # Number of instructions committed
system.cpu0.commit.committedOps                457168                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples       875711                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.522054                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.351803                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0       658941     75.25%     75.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       136682     15.61%     90.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2        28127      3.21%     94.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3        21375      2.44%     96.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         6777      0.77%     97.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5         3978      0.45%     97.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6         1684      0.19%     97.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7         2171      0.25%     98.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8        15976      1.82%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total       875711                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               15349                       # Number of function calls committed.
system.cpu0.commit.int_insts                   445839                       # Number of committed integer instructions.
system.cpu0.commit.loads                       131008                       # Number of loads committed
system.cpu0.commit.membars                        485                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass          485      0.11%      0.11% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu          253787     55.51%     55.62% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           1403      0.31%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             810      0.18%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.10% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead         131213     28.70%     84.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         69454     15.19%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total           457168                       # Class of committed instruction
system.cpu0.commit.refs                        200683                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                     456987                       # Number of Instructions Simulated
system.cpu0.committedOps                       457168                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.519413                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.519413                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles                40800                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 3168                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved               55505                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts                505925                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                  489219                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                   347116                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                  6703                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 5482                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles                  936                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                     118713                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                    82338                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                       377097                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                 4394                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           64                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                        521919                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                  19560                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.073812                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles            497819                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches             65785                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.324511                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples            884774                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.590230                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.953741                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                  524222     59.25%     59.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                  270982     30.63%     89.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                   48536      5.49%     95.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   25374      2.87%     98.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                    8924      1.01%     99.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                    2844      0.32%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                     847      0.10%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    1314      0.15%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1731      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total              884774                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       16                       # number of floating regfile reads
system.cpu0.idleCycles                         723552                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts                6781                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                  108335                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.299644                       # Inst execution rate
system.cpu0.iew.exec_refs                      210083                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                     71684                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                   5260                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts               137749                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts               626                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts             3875                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts               73066                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts             490526                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts               138399                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             5193                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts               481926                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                    11                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents                 3220                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                  6703                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles                 3252                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked          364                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            7505                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           43                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation           56                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         1604                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads         6738                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores         3391                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents            56                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect         3351                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect          3430                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                   193738                       # num instructions consuming a value
system.cpu0.iew.wb_count                       476962                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.847402                       # average fanout of values written-back
system.cpu0.iew.wb_producers                   164174                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.296558                       # insts written-back per cycle
system.cpu0.iew.wb_sent                        477295                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                  580111                       # number of integer regfile reads
system.cpu0.int_regfile_writes                 305434                       # number of integer regfile writes
system.cpu0.ipc                              0.284138                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.284138                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass              577      0.12%      0.12% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu               272490     55.94%     56.06% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1442      0.30%     56.35% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  815      0.17%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.52% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead              139891     28.72%     85.24% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              71890     14.76%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                487121                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     18                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 34                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                       1448                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002973                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                    140      9.67%      9.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      9.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      9.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      9.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      9.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      9.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      9.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      9.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      9.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      9.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      9.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      9.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      9.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      9.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      9.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      9.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      9.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      9.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      9.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      9.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      9.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      9.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      9.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      9.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      9.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      9.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      9.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      9.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      9.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      9.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      9.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      9.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      9.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      9.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      9.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      9.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      9.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      9.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      9.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      9.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      9.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      9.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      9.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                   591     40.81%     50.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  715     49.38%     99.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%     99.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.14%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses                487974                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads           1860815                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses       476946                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes           523913                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                    489327                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                   487121                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               1199                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined          33348                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued              387                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           185                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined        13504                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples       884774                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.550560                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.843072                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             536247     60.61%     60.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1             252838     28.58%     89.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2              68029      7.69%     96.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3              18202      2.06%     98.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4               5579      0.63%     99.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5               2411      0.27%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6               1118      0.13%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                260      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                 90      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total         884774                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.302875                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads             3152                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            1446                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads              137749                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              73066                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                     91                       # number of misc regfile reads
system.cpu0.numCycles                         1608326                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                        1196                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles                   8707                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps               290968                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                   120                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                  495784                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                  5468                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                    6                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups               601802                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts                499735                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands             321008                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                   341384                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                  6548                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                  6703                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles                12462                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                   30030                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups          601786                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         19734                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts               423                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                     3109                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts           423                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                     1349081                       # The number of ROB reads
system.cpu0.rob.rob_writes                     990166                       # The number of ROB writes
system.cpu0.timesIdled                          18544                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                   91                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            44.343891                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                   1078                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                2431                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect              335                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted             1697                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits               326                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups            471                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses             145                       # Number of indirect misses.
system.cpu1.branchPred.lookups                   2872                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           92                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                            97                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts              258                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                      1812                       # Number of branches committed
system.cpu1.commit.bw_lim_events                  109                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls            429                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts           1436                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts                7840                       # Number of instructions committed
system.cpu1.commit.committedOps                  7975                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples        22080                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.361187                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.061293                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0        18067     81.83%     81.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1         2481     11.24%     93.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2          643      2.91%     95.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3          338      1.53%     97.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4          138      0.62%     98.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5          114      0.52%     98.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          130      0.59%     99.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7           60      0.27%     99.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8          109      0.49%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        22080                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                 570                       # Number of function calls committed.
system.cpu1.commit.int_insts                     7616                       # Number of committed integer instructions.
system.cpu1.commit.loads                         1497                       # Number of loads committed
system.cpu1.commit.membars                        186                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass          186      2.33%      2.33% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu            4986     62.52%     64.85% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult              9      0.11%     64.97% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              18      0.23%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     65.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead           1594     19.99%     85.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite          1170     14.67%     99.85% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%     99.85% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.15%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total             7975                       # Class of committed instruction
system.cpu1.commit.refs                          2776                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                       7840                       # Number of Instructions Simulated
system.cpu1.committedOps                         7975                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.991582                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.991582                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles                 5489                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                   77                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved                 918                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts                 10318                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                   10063                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                     6509                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                   322                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                  126                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles                   96                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                       2872                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                     1902                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                        10317                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                  152                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                         12196                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                    798                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.073389                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles             11762                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches              1404                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.311647                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples             22479                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.558121                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.922956                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                   13704     60.96%     60.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                    6632     29.50%     90.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                    1297      5.77%     96.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                     423      1.88%     98.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                     204      0.91%     99.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     161      0.72%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                      16      0.07%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       2      0.01%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                      40      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               22479                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                          16655                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts                 263                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                    1935                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.225814                       # Inst execution rate
system.cpu1.iew.exec_refs                        3100                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                      1364                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                     77                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts                 1936                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts               300                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts              172                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts                1474                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts               9412                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts                 1736                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              169                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts                 8837                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                    5                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                   322                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles                    5                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads              55                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            5                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads          439                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores          195                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             5                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect          209                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect            54                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                     3075                       # num instructions consuming a value
system.cpu1.iew.wb_count                         8659                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.779837                       # average fanout of values written-back
system.cpu1.iew.wb_producers                     2398                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.221265                       # insts written-back per cycle
system.cpu1.iew.wb_sent                          8719                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                   10316                       # number of integer regfile reads
system.cpu1.int_regfile_writes                   5849                       # number of integer regfile writes
system.cpu1.ipc                              0.200337                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.200337                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass              245      2.72%      2.72% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                 5548     61.60%     64.32% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  10      0.11%     64.43% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   18      0.20%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.63% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                1901     21.11%     85.74% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite               1272     14.12%     99.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%     99.87% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.13%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                  9006                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                         98                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.010882                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                     13     13.27%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     13.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                    52     53.06%     66.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   31     31.63%     97.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%     97.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      2.04%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses                  8845                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads             40569                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses         8647                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes            10841                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                      8903                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                     9006                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded                509                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined           1436                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued                6                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved            80                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined          652                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples        22479                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.400641                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.819610                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0              16171     71.94%     71.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1               4766     21.20%     93.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2                963      4.28%     97.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3                270      1.20%     98.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4                163      0.73%     99.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                 54      0.24%     99.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                 62      0.28%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                 30      0.13%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            7                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          22479                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.230132                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads              362                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             123                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads                1936                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               1474                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     59                       # number of misc regfile reads
system.cpu1.numCycles                           39134                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                     1353293                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles                     82                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps                 5174                       # Number of HB maps that are committed
system.cpu1.rename.IdleCycles                   10412                       # Number of cycles rename is idle
system.cpu1.rename.RenameLookups                10607                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts                  9791                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands               6458                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                     6256                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                  1071                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                   322                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles                 1158                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                    1284                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups           10595                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles          4249                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               194                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                      582                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           194                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                       31083                       # The number of ROB reads
system.cpu1.rob.rob_writes                      19221                       # The number of ROB writes
system.cpu1.timesIdled                            355                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            36.579457                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                    755                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                2064                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect              225                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted             1222                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits               280                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups            387                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses             107                       # Number of indirect misses.
system.cpu2.branchPred.lookups                   2174                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted           77                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                            67                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts              168                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                      1592                       # Number of branches committed
system.cpu2.commit.bw_lim_events                  183                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls            343                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts            968                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts                7081                       # Number of instructions committed
system.cpu2.commit.committedOps                  7187                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples        19837                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.362303                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.150220                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0        16524     83.30%     83.30% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1         2039     10.28%     93.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2          415      2.09%     95.67% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3          324      1.63%     97.30% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4          117      0.59%     97.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5           68      0.34%     98.24% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6           95      0.48%     98.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7           72      0.36%     99.08% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8          183      0.92%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total        19837                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                 524                       # Number of function calls committed.
system.cpu2.commit.int_insts                     6907                       # Number of committed integer instructions.
system.cpu2.commit.loads                         1412                       # Number of loads committed
system.cpu2.commit.membars                        157                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass          157      2.18%      2.18% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu            4352     60.55%     62.74% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              9      0.13%     62.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              18      0.25%     63.11% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.11% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.11% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.11% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.11% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.11% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.11% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.11% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.11% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.11% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead           1479     20.58%     83.69% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite          1160     16.14%     99.83% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%     99.83% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.17%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total             7187                       # Class of committed instruction
system.cpu2.commit.refs                          2651                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                       7081                       # Number of Instructions Simulated
system.cpu2.committedOps                         7187                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.909335                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.909335                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles                 6667                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                   57                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved                 702                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts                  8650                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                    8189                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                     4935                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                   207                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                   92                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles                   99                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                       2174                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                     1537                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                         9492                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                  121                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                          9803                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                    528                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.051955                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles             10340                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches              1035                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.234275                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples             20097                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.497039                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.891230                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                   12991     64.64%     64.64% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                    5563     27.68%     92.32% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                     907      4.51%     96.84% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                     256      1.27%     98.11% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                     176      0.88%     98.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                     150      0.75%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                      20      0.10%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       2      0.01%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                      32      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total               20097                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                          21747                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts                 170                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                    1682                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.187721                       # Inst execution rate
system.cpu2.iew.exec_refs                        2931                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                      1301                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                    262                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                 1706                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts               219                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts               85                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                1344                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts               8156                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                 1630                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts               96                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                 7855                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     1                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    3                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                   207                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    7                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            5                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads              59                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads          294                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores          105                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect          132                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect            38                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                     3091                       # num instructions consuming a value
system.cpu2.iew.wb_count                         7705                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.742155                       # average fanout of values written-back
system.cpu2.iew.wb_producers                     2294                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.184136                       # insts written-back per cycle
system.cpu2.iew.wb_sent                          7745                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                    9175                       # number of integer regfile reads
system.cpu2.int_regfile_writes                   5133                       # number of integer regfile writes
system.cpu2.ipc                              0.169224                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.169224                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass              194      2.44%      2.44% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                 4751     59.75%     62.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   9      0.11%     62.31% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   18      0.23%     62.53% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     62.53% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     62.53% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     62.53% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     62.53% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     62.53% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     62.53% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     62.53% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     62.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     62.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     62.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     62.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     62.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     62.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     62.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     62.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     62.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     62.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     62.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     62.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     62.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     62.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     62.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     62.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     62.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     62.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     62.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     62.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     62.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     62.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     62.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     62.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     62.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     62.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     62.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     62.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     62.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     62.53% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     62.53% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                1737     21.85%     84.38% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite               1230     15.47%     99.85% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%     99.85% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.15%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                  7951                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                        125                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.015721                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                     11      8.80%      8.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      8.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      8.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%      8.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      8.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%      8.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%      8.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      8.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%      8.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%      8.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%      8.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%      8.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%      8.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%      8.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%      8.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%      8.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%      8.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%      8.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%      8.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%      8.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%      8.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%      8.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%      8.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%      8.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%      8.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%      8.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%      8.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%      8.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%      8.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%      8.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%      8.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%      8.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%      8.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%      8.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%      8.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%      8.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%      8.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%      8.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%      8.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%      8.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%      8.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%      8.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%      8.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%      8.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%      8.80% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                    52     41.60%     50.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   60     48.00%     98.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%     98.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      1.60%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                  7868                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads             36099                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses         7693                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes             9114                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                      7748                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                     7951                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded                408                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined            968                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued                1                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved            65                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined          341                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples        20097                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.395631                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.861339                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0              14830     73.79%     73.79% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1               3826     19.04%     92.83% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                856      4.26%     97.09% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                233      1.16%     98.25% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                166      0.83%     99.07% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                103      0.51%     99.59% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                 50      0.25%     99.84% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                 29      0.14%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  4      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total          20097                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.190015                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads              219                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores              42                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                1706                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores               1344                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                     37                       # number of misc regfile reads
system.cpu2.numCycles                           41844                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                     1350913                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles                    312                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps                 4614                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                    25                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                    8437                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                    36                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.RenameLookups                 9208                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts                  8353                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands               5459                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                     4785                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                  1281                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                   207                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles                 1417                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                     845                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups            9196                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles          4939                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               140                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                      530                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           140                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                       27627                       # The number of ROB reads
system.cpu2.rob.rob_writes                      16570                       # The number of ROB writes
system.cpu2.timesIdled                            291                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            47.842968                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                   1109                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                2318                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect              374                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted             1792                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits               270                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups            462                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses             192                       # Number of indirect misses.
system.cpu3.branchPred.lookups                   2978                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          119                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                            94                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts              292                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                      1817                       # Number of branches committed
system.cpu3.commit.bw_lim_events                  129                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls            419                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts           1461                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts                7855                       # Number of instructions committed
system.cpu3.commit.committedOps                  7981                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples        22489                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.354885                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.058009                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0        18435     81.97%     81.97% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1         2551     11.34%     93.32% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2          632      2.81%     96.13% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3          348      1.55%     97.67% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4          123      0.55%     98.22% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5           89      0.40%     98.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6          121      0.54%     99.16% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7           61      0.27%     99.43% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8          129      0.57%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total        22489                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                 566                       # Number of function calls committed.
system.cpu3.commit.int_insts                     7638                       # Number of committed integer instructions.
system.cpu3.commit.loads                         1498                       # Number of loads committed
system.cpu3.commit.membars                        176                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass          176      2.21%      2.21% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu            5008     62.75%     64.95% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              9      0.11%     65.07% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              18      0.23%     65.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     65.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     65.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     65.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     65.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     65.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     65.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     65.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     65.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     65.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     65.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     65.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     65.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     65.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     65.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     65.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     65.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     65.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     65.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     65.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     65.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     65.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     65.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     65.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     65.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     65.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     65.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     65.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     65.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     65.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     65.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     65.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     65.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     65.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     65.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     65.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     65.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     65.29% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead           1592     19.95%     85.24% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite          1166     14.61%     99.85% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%     99.85% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.15%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total             7981                       # Class of committed instruction
system.cpu3.commit.refs                          2770                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                       7855                       # Number of Instructions Simulated
system.cpu3.committedOps                         7981                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.674984                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.674984                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles                 5733                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                   83                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved                 942                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts                 10476                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                   10311                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                     6425                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                   351                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                  128                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles                   99                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                       2978                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                     1910                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                        10287                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                  165                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                         12376                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                    866                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.081096                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles             12198                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches              1379                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.337019                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples             22919                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.555871                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.941203                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                   14143     61.71%     61.71% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                    6564     28.64%     90.35% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                    1325      5.78%     96.13% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                     440      1.92%     98.05% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                     202      0.88%     98.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                     173      0.75%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                      20      0.09%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       3      0.01%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                      49      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total               22919                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                          13803                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts                 296                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                    1956                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.240837                       # Inst execution rate
system.cpu3.iew.exec_refs                        3051                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                      1335                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                    151                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                 1924                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts               306                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts              192                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                1436                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts               9443                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                 1716                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts              182                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                 8844                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    2                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                   351                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    4                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads              55                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads          426                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores          164                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect          249                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect            47                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                     3086                       # num instructions consuming a value
system.cpu3.iew.wb_count                         8679                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.776734                       # average fanout of values written-back
system.cpu3.iew.wb_producers                     2397                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.236343                       # insts written-back per cycle
system.cpu3.iew.wb_sent                          8740                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                   10320                       # number of integer regfile reads
system.cpu3.int_regfile_writes                   5900                       # number of integer regfile writes
system.cpu3.ipc                              0.213904                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.213904                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass              235      2.60%      2.60% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                 5629     62.36%     64.97% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   9      0.10%     65.07% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   20      0.22%     65.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     65.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     65.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     65.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     65.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     65.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     65.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     65.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     65.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     65.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     65.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     65.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     65.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     65.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     65.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     65.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     65.29% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                1871     20.73%     86.02% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite               1250     13.85%     99.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%     99.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.13%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                  9026                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                         96                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.010636                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                     12     12.50%     12.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     12.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     12.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     12.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     12.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     12.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     12.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     12.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     12.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     12.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     12.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     12.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     12.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     12.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     12.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     12.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     12.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     12.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     12.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     12.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     12.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     12.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     12.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     12.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     12.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     12.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     12.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     12.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     12.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     12.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     12.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     12.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     12.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     12.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     12.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     12.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     12.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     12.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     12.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     12.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     12.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     12.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     12.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                    37     38.54%     51.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   45     46.88%     97.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%     97.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      2.08%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                  8873                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads             41050                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses         8667                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes            10892                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                      8942                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                     9026                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded                501                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined           1461                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued                9                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved            82                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined          643                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples        22919                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.393822                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.815874                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0              16594     72.40%     72.40% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1               4802     20.95%     93.35% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                941      4.11%     97.46% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                255      1.11%     98.57% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                173      0.75%     99.33% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                 71      0.31%     99.64% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                 52      0.23%     99.86% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                 30      0.13%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  1      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total          22919                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.245793                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads              319                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores              61                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                1924                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores               1436                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                     59                       # number of misc regfile reads
system.cpu3.numCycles                           36722                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                     1355708                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles                    177                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps                 5193                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                   599                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                   10689                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                     1                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.RenameLookups                10697                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts                  9853                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands               6535                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                     6145                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                  1218                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                   351                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles                 1317                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                    1342                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups           10685                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles          4240                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               207                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                      687                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           207                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                       31464                       # The number of ROB reads
system.cpu3.rob.rob_writes                      19314                       # The number of ROB writes
system.cpu3.timesIdled                            342                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        10103                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         19415                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         4051                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          799                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        38360                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         7912                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        79042                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           8711                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    804760500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               8634                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1673                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7480                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              253                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            129                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1235                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1224                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8634                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            11                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        29273                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  29273                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       737984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  737984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              361                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             10262                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   10262    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               10262                       # Request fanout histogram
system.membus.respLayer1.occupancy           52312250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            28220000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                 45                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           23                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    17919304.347826                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   31943864.935134                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           23    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        55000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    109356500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             23                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON      392616500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED    412144000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED    804760500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst         1154                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total            1154                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst         1154                       # number of overall hits
system.cpu2.icache.overall_hits::total           1154                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst          383                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           383                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst          383                       # number of overall misses
system.cpu2.icache.overall_misses::total          383                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst     20170500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     20170500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst     20170500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     20170500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst         1537                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         1537                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst         1537                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         1537                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.249187                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.249187                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.249187                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.249187                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 52664.490862                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 52664.490862                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 52664.490862                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 52664.490862                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          154                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    51.333333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks          337                       # number of writebacks
system.cpu2.icache.writebacks::total              337                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst           14                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst           14                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst          369                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          369                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst          369                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          369                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst     18971000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     18971000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst     18971000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     18971000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.240078                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.240078                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.240078                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.240078                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 51411.924119                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 51411.924119                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 51411.924119                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 51411.924119                       # average overall mshr miss latency
system.cpu2.icache.replacements                   337                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst         1154                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total           1154                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst          383                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          383                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst     20170500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     20170500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst         1537                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         1537                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.249187                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.249187                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 52664.490862                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 52664.490862                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst           14                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst          369                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          369                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst     18971000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     18971000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.240078                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.240078                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 51411.924119                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 51411.924119                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED    804760500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           17.142903                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs               1523                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              369                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs             4.127371                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        371720000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    17.142903                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.535716                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.535716                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             3443                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            3443                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED    804760500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data         1639                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            1639                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data         1639                       # number of overall hits
system.cpu2.dcache.overall_hits::total           1639                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data          896                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           896                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data          896                       # number of overall misses
system.cpu2.dcache.overall_misses::total          896                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data     47809998                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     47809998                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data     47809998                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     47809998                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data         2535                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         2535                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data         2535                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         2535                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.353452                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.353452                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.353452                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.353452                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 53359.372768                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 53359.372768                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 53359.372768                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 53359.372768                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs          190                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs           38                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks           47                       # number of writebacks
system.cpu2.dcache.writebacks::total               47                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data          589                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          589                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data          589                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          589                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data          307                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          307                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data          307                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          307                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data      9311000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      9311000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data      9311000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      9311000                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.121105                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.121105                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.121105                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.121105                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 30328.990228                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 30328.990228                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 30328.990228                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 30328.990228                       # average overall mshr miss latency
system.cpu2.dcache.replacements                    47                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data          916                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total            916                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data          529                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          529                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data     18385500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     18385500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data         1445                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         1445                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.366090                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.366090                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 34755.198488                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 34755.198488                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data          311                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          311                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data          218                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          218                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data      5393000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      5393000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.150865                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.150865                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 24738.532110                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 24738.532110                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data          723                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           723                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data          367                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          367                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data     29424498                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     29424498                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data         1090                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total         1090                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.336697                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.336697                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 80175.743869                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 80175.743869                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data          278                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          278                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data           89                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           89                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data      3918000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      3918000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.081651                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.081651                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 44022.471910                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 44022.471910                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data           59                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           59                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data           39                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           39                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data       717000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       717000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data           98                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           98                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.397959                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.397959                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 18384.615385                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 18384.615385                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           36                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           36                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data            3                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data        10500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        10500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.030612                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.030612                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data         3500                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3500                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           49                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           49                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data           32                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           32                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       230500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       230500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data           81                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           81                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.395062                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.395062                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7203.125000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7203.125000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data           32                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           32                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       198500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       198500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.395062                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.395062                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6203.125000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6203.125000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data           29                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total             29                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data           38                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total           38                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data       193000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total       193000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data           67                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total           67                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.567164                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.567164                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data  5078.947368                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total  5078.947368                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data           38                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total           38                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data       155000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total       155000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.567164                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.567164                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  4078.947368                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  4078.947368                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED    804760500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           11.013494                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs               2195                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs              280                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             7.839286                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        371731500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    11.013494                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.344172                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.344172                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses             5842                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses            5842                       # Number of data accesses
system.cpu3.numPwrStateTransitions                 65                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           33                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    12356727.272727                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   27853619.450927                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           33    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        47500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    109403000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             33                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON      396988500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED    407772000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED    804760500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst         1392                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total            1392                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst         1392                       # number of overall hits
system.cpu3.icache.overall_hits::total           1392                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst          518                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           518                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst          518                       # number of overall misses
system.cpu3.icache.overall_misses::total          518                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst     17623000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     17623000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst     17623000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     17623000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst         1910                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total         1910                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst         1910                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total         1910                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.271204                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.271204                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.271204                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.271204                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 34021.235521                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 34021.235521                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 34021.235521                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 34021.235521                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          122                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           61                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks          466                       # number of writebacks
system.cpu3.icache.writebacks::total              466                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst           20                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst           20                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst          498                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          498                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst          498                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          498                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst     16247000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     16247000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst     16247000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     16247000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.260733                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.260733                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.260733                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.260733                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 32624.497992                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 32624.497992                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 32624.497992                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 32624.497992                       # average overall mshr miss latency
system.cpu3.icache.replacements                   466                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst         1392                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total           1392                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst          518                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          518                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst     17623000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     17623000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst         1910                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total         1910                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.271204                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.271204                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 34021.235521                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 34021.235521                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst           20                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst          498                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          498                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst     16247000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     16247000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.260733                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.260733                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 32624.497992                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 32624.497992                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED    804760500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           16.900460                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs               1890                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              498                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs             3.795181                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        378658000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    16.900460                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.528139                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.528139                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses             4318                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses            4318                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED    804760500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data         1748                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            1748                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data         1748                       # number of overall hits
system.cpu3.dcache.overall_hits::total           1748                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data          869                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           869                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data          869                       # number of overall misses
system.cpu3.dcache.overall_misses::total          869                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data     40138998                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total     40138998                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data     40138998                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total     40138998                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data         2617                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         2617                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data         2617                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         2617                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.332060                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.332060                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.332060                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.332060                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 46189.871116                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 46189.871116                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 46189.871116                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 46189.871116                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs          102                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    25.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks           62                       # number of writebacks
system.cpu3.dcache.writebacks::total               62                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data          550                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          550                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data          550                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          550                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data          319                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          319                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data          319                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          319                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data      6364000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total      6364000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data      6364000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total      6364000                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.121895                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.121895                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.121895                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.121895                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 19949.843260                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 19949.843260                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 19949.843260                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 19949.843260                       # average overall mshr miss latency
system.cpu3.dcache.replacements                    62                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data         1001                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           1001                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data          528                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          528                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data     22229000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     22229000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data         1529                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         1529                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.345324                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.345324                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 42100.378788                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 42100.378788                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data          295                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          295                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data          233                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          233                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data      3778000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total      3778000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.152387                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.152387                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 16214.592275                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 16214.592275                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data          747                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total           747                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data          341                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          341                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data     17909998                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     17909998                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data         1088                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         1088                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.313419                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.313419                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 52521.988270                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 52521.988270                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data          255                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          255                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data           86                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           86                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data      2586000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      2586000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.079044                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.079044                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 30069.767442                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 30069.767442                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data           93                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           93                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data           37                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           37                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data       178500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total       178500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          130                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          130                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.284615                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.284615                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data  4824.324324                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  4824.324324                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           23                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           23                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           14                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data        70000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        70000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.107692                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.107692                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data         5000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data           51                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data           31                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           31                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       162500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       162500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.378049                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.378049                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  5241.935484                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5241.935484                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data           31                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           31                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       136500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       136500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.378049                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.378049                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  4403.225806                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  4403.225806                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data        69000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        69000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data        64000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        64000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data           27                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total             27                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data           67                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total           67                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data       290500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total       290500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data           94                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total           94                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.712766                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.712766                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data  4335.820896                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total  4335.820896                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data           67                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total           67                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data       223500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total       223500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.712766                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.712766                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  3335.820896                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  3335.820896                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED    804760500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           10.408213                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               2382                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              332                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             7.174699                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        378669500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    10.408213                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.325257                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.325257                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           22                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses             6178                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses            6178                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean          598500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       598500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value       598500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON      804162000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED       598500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED    804760500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst        59984                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           59984                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst        59984                       # number of overall hits
system.cpu0.icache.overall_hits::total          59984                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        22354                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         22354                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        22354                       # number of overall misses
system.cpu0.icache.overall_misses::total        22354                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    733443499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    733443499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    733443499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    733443499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst        82338                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        82338                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst        82338                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        82338                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.271491                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.271491                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.271491                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.271491                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 32810.391831                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 32810.391831                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 32810.391831                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 32810.391831                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1896                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               49                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    38.693878                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        20792                       # number of writebacks
system.cpu0.icache.writebacks::total            20792                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1530                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1530                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1530                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1530                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        20824                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        20824                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        20824                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        20824                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    667011000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    667011000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    667011000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    667011000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.252909                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.252909                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.252909                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.252909                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 32030.877833                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 32030.877833                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 32030.877833                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 32030.877833                       # average overall mshr miss latency
system.cpu0.icache.replacements                 20792                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst        59984                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          59984                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        22354                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        22354                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    733443499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    733443499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst        82338                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        82338                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.271491                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.271491                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 32810.391831                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 32810.391831                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1530                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1530                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        20824                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        20824                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    667011000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    667011000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.252909                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.252909                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 32030.877833                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 32030.877833                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED    804760500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.929542                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              80808                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            20824                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             3.880522                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.929542                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.997798                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.997798                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           185500                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          185500                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED    804760500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data       171153                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          171153                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data       171153                       # number of overall hits
system.cpu0.dcache.overall_hits::total         171153                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data        25859                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         25859                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data        25859                       # number of overall misses
system.cpu0.dcache.overall_misses::total        25859                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data    809343324                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    809343324                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data    809343324                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    809343324                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data       197012                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       197012                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data       197012                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       197012                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.131256                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.131256                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.131256                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.131256                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 31298.322596                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31298.322596                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 31298.322596                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31298.322596                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        16363                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          313                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              426                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    38.410798                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   156.500000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        16586                       # number of writebacks
system.cpu0.dcache.writebacks::total            16586                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data         9100                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         9100                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data         9100                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         9100                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data        16759                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        16759                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data        16759                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        16759                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data    437762940                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    437762940                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data    437762940                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    437762940                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.085066                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.085066                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.085066                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.085066                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 26121.065696                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 26121.065696                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 26121.065696                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 26121.065696                       # average overall mshr miss latency
system.cpu0.dcache.replacements                 16586                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       108422                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         108422                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data        19353                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        19353                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    511249500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    511249500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       127775                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       127775                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.151462                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.151462                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 26417.067121                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26417.067121                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         5336                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         5336                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data        14017                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        14017                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    329896500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    329896500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.109701                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.109701                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 23535.456945                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 23535.456945                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data        62731                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         62731                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data         6506                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         6506                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data    298093824                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    298093824                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data        69237                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        69237                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.093967                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.093967                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 45818.294497                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 45818.294497                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         3764                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         3764                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data         2742                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         2742                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data    107866440                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    107866440                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039603                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039603                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 39338.599562                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 39338.599562                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          203                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          203                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           56                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           56                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      1221000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1221000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          259                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          259                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.216216                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.216216                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 21803.571429                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 21803.571429                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data           38                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           38                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       746500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       746500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.069498                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.069498                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 41472.222222                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41472.222222                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          158                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          158                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data           74                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           74                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       430000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       430000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          232                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          232                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.318966                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.318966                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5810.810811                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5810.810811                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data           72                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           72                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       359000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       359000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.310345                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.310345                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4986.111111                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4986.111111                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         6000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          199                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            199                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data            6                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total            6                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       130500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       130500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          205                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          205                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.029268                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.029268                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data        21750                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total        21750                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data            6                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total            6                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       124500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       124500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.029268                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.029268                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data        20750                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total        20750                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED    804760500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.854295                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             188578                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            16722                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.277240                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.854295                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.995447                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995447                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           412138                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          412138                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED    804760500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               14936                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               13171                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 306                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                  50                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                 160                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data                  42                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                 351                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data                  36                       # number of demand (read+write) hits
system.l2.demand_hits::total                    29052                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              14936                       # number of overall hits
system.l2.overall_hits::.cpu0.data              13171                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                306                       # number of overall hits
system.l2.overall_hits::.cpu1.data                 50                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                160                       # number of overall hits
system.l2.overall_hits::.cpu2.data                 42                       # number of overall hits
system.l2.overall_hits::.cpu3.inst                351                       # number of overall hits
system.l2.overall_hits::.cpu3.data                 36                       # number of overall hits
system.l2.overall_hits::total                   29052                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              5888                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data              3341                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst               166                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data                72                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst               209                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data               105                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst               147                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data                62                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9990                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             5888                       # number of overall misses
system.l2.overall_misses::.cpu0.data             3341                       # number of overall misses
system.l2.overall_misses::.cpu1.inst              166                       # number of overall misses
system.l2.overall_misses::.cpu1.data               72                       # number of overall misses
system.l2.overall_misses::.cpu2.inst              209                       # number of overall misses
system.l2.overall_misses::.cpu2.data              105                       # number of overall misses
system.l2.overall_misses::.cpu3.inst              147                       # number of overall misses
system.l2.overall_misses::.cpu3.data               62                       # number of overall misses
system.l2.overall_misses::total                  9990                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    475978500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data    265617500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst     13375000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data      6000000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst     16544500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data      7807500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst     11376500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data      4871500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        801571000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    475978500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data    265617500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst     13375000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data      6000000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst     16544500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data      7807500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst     11376500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data      4871500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       801571000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           20824                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data           16512                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst             472                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data             122                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst             369                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data             147                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst             498                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data              98                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                39042                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          20824                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data          16512                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst            472                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data            122                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst            369                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data            147                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst            498                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data             98                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               39042                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.282751                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.202338                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.351695                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.590164                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.566396                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.714286                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.295181                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.632653                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.255878                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.282751                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.202338                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.351695                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.590164                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.566396                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.714286                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.295181                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.632653                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.255878                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80838.739810                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 79502.394493                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80572.289157                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 83333.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 79160.287081                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 74357.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 77391.156463                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 78572.580645                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80237.337337                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80838.739810                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 79502.394493                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80572.289157                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 83333.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 79160.287081                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 74357.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 77391.156463                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 78572.580645                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80237.337337                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1673                       # number of writebacks
system.l2.writebacks::total                      1673                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             43                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst             18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst             42                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 132                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            43                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst            18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst            42                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                132                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst         5882                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data         3339                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst          123                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data           62                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst          191                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data          102                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          105                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data           54                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9858                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         5882                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data         3339                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst          123                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data           62                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst          191                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data          102                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          105                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data           54                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9858                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    416525500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data    232141500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst      9674000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data      4926000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst     13653000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data      6690000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst      7606000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data      3957000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    695173000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    416525500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data    232141500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst      9674000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data      4926000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst     13653000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data      6690000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst      7606000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data      3957000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    695173000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.282463                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.202217                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.260593                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.508197                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.517615                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.693878                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.210843                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.551020                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.252497                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.282463                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.202217                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.260593                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.508197                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.517615                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.693878                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.210843                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.551020                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.252497                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70813.583815                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 69524.258760                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78650.406504                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 79451.612903                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 71481.675393                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 65588.235294                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 72438.095238                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 73277.777778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70518.665044                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70813.583815                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 69524.258760                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78650.406504                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 79451.612903                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 71481.675393                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 65588.235294                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 72438.095238                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 73277.777778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70518.665044                       # average overall mshr miss latency
system.l2.replacements                          17746                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         3706                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             3706                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         3706                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         3706                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        33705                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            33705                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        33705                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        33705                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu1.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   25                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 28                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       450500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       450500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               53                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.285714                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.528302                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 17326.923077                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 16089.285714                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           26                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            28                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       523000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        41000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       564000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.285714                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.528302                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20115.384615                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20142.857143                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 21                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.083333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.160000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data        29500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total         7375                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        19500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        19500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        79000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.083333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.160000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        19750                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             1469                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data                4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data                6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data                4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1483                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           1140                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data             30                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data             30                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data             24                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1224                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data     84734000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data      3338000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data      3349000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data      2173500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      93594500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data         2609                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data           34                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data           36                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data           28                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2707                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.436949                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.882353                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.833333                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.857143                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.452161                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 74328.070175                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 111266.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 111633.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 90562.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76466.094771                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         1140                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data           30                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data           30                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data           24                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1224                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data     73334000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data      3038000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data      3049000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data      1933500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     81354500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.436949                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.882353                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.833333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.857143                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.452161                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 64328.070175                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 101266.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 101633.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 80562.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66466.094771                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         14936                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           306                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst           160                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst           351                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              15753                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         5888                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst          166                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst          209                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst          147                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6410                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    475978500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst     13375000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst     16544500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst     11376500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    517274500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        20824                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst          472                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst          369                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst          498                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          22163                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.282751                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.351695                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.566396                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.295181                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.289221                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80838.739810                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80572.289157                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 79160.287081                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 77391.156463                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80698.049922                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           43                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst           18                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst           42                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           109                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         5882                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst          123                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst          191                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          105                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         6301                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    416525500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst      9674000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst     13653000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst      7606000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    447458500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.282463                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.260593                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.517615                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.210843                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.284303                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70813.583815                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78650.406504                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 71481.675393                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 72438.095238                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71013.886685                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        11702                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data           46                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data           36                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data           32                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             11816                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         2201                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data           42                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data           75                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data           38                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2356                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    180883500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data      2662000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data      4458500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data      2698000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    190702000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data        13903                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data           88                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data          111                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data           70                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         14172                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.158311                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.477273                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.675676                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.542857                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.166243                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 82182.417083                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 63380.952381                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 59446.666667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data        71000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80943.123939                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           23                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         2199                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data           32                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data           72                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data           30                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2333                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    158807500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data      1888000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data      3641000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data      2023500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    166360000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.158167                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.363636                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.648649                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.428571                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.164620                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 72218.053661                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data        59000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 50569.444444                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data        67450                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71307.329619                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            6                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 6                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              11                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           13                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            17                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.538462                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.647059                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           11                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       136000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        39500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       214500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.538462                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.647059                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19428.571429                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19750                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19500                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED    804760500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.897514                       # Cycle average of tags in use
system.l2.tags.total_refs                       76389                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     17816                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.287663                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.855333                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       21.434891                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       13.690822                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.194866                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.070102                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.282964                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.131254                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.171732                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.065549                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.435240                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.334920                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.213919                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003045                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.001095                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.004421                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.002051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.002683                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.001024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998399                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    630200                       # Number of tag accesses
system.l2.tags.data_accesses                   630200                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    804760500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        376448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data        213696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst          7872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data          3968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         12224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data          6528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst          6720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data          3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             630912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       376448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst         7872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        12224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst         6720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        403264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       107072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          107072                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           5882                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data           3339                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst            123                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data             62                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst            191                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data            102                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            105                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data             54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9858                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1673                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1673                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        467776438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        265539872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          9781792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data          4930659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst         15189612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data          8111730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          8350310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data          4294445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             783974860                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    467776438                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      9781792                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst     15189612                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      8350310                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        501098153                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      133048280                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            133048280                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      133048280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       467776438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       265539872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         9781792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data         4930659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst        15189612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data         8111730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         8350310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data         4294445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            917023139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1450.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      5881.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples      2714.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples       123.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples        44.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples       191.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples        64.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       105.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples        40.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000231436250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           86                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           86                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               19491                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1334                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        9858                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1673                       # Number of write requests accepted
system.mem_ctrls.readBursts                      9858                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1673                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    696                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   223                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                74                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                30                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                85                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               25                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.47                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    122710500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   45810000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               294498000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13393.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32143.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     6700                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1256                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.62                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9858                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1673                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2283                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     816                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      79                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2625                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    257.974857                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   162.839361                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   274.765001                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          993     37.83%     37.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          733     27.92%     65.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          302     11.50%     77.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          160      6.10%     83.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          104      3.96%     87.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           88      3.35%     90.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           42      1.60%     92.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           50      1.90%     94.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          153      5.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2625                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           86                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     105.813953                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     89.829135                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     76.101250                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31              1      1.16%      1.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            21     24.42%     25.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            29     33.72%     59.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           17     19.77%     79.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            8      9.30%     88.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            1      1.16%     89.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            3      3.49%     93.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            3      3.49%     96.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      1.16%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      1.16%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      1.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            86                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           86                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.511628                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.485194                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.967035                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               66     76.74%     76.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               17     19.77%     96.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      2.33%     98.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      1.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            86                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 586368                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   44544                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   90880                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  630912                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               107072                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       728.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       112.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    783.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    133.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     803412500                       # Total gap between requests
system.mem_ctrls.avgGap                      69674.14                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       376384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data       173696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst         7872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data         2816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        12224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data         4096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst         6720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data         2560                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        90880                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 467696911.068572580814                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 215835643.026714146137                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 9781792.222655063495                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 3499177.705665225629                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 15189612.313228594139                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 5089713.026422146708                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 8350310.433973833919                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 3181070.641513841692                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 112928007.773741379380                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         5882                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data         3339                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst          123                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data           62                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst          191                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data          102                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          105                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data           54                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1673                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    174002000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data     99883750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst      4554750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data      2537000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst      5643750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data      2821250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst      3210250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data      1845250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  16691856000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29582.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     29914.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37030.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     40919.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     29548.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     27659.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     30573.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     34171.30                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9977200.24                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              6554520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3483810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            25075680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            2787480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     63307920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        258510390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         91335360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          451055160                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        560.483722                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    235304750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     26780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    542675750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             12195120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              6478065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            40341000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            4624920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     63307920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        336445920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         25705440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          489098385                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        607.756451                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     63890500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     26780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    714090000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                 71                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           36                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    11677236.111111                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   26792102.363646                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           36    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        72000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    109443500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             36                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON      384380000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED    420380500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED    804760500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst         1403                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            1403                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst         1403                       # number of overall hits
system.cpu1.icache.overall_hits::total           1403                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          499                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           499                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          499                       # number of overall misses
system.cpu1.icache.overall_misses::total          499                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst     19295500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     19295500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst     19295500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     19295500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst         1902                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         1902                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst         1902                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         1902                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.262355                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.262355                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.262355                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.262355                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 38668.336673                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 38668.336673                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 38668.336673                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 38668.336673                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          153                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          153                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          440                       # number of writebacks
system.cpu1.icache.writebacks::total              440                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst           27                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           27                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst           27                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           27                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst          472                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          472                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst          472                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          472                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst     17688000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     17688000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst     17688000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     17688000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.248160                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.248160                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.248160                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.248160                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 37474.576271                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 37474.576271                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 37474.576271                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 37474.576271                       # average overall mshr miss latency
system.cpu1.icache.replacements                   440                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst         1403                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           1403                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          499                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          499                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst     19295500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     19295500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst         1902                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         1902                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.262355                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.262355                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 38668.336673                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 38668.336673                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst           27                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst          472                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          472                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst     17688000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     17688000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.248160                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.248160                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 37474.576271                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 37474.576271                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED    804760500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           17.385663                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs               1875                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              472                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             3.972458                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        364845000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    17.385663                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.543302                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.543302                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             4276                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            4276                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED    804760500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data         1885                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            1885                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data         1885                       # number of overall hits
system.cpu1.dcache.overall_hits::total           1885                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data          763                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           763                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data          763                       # number of overall misses
system.cpu1.dcache.overall_misses::total          763                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data     36420999                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     36420999                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data     36420999                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     36420999                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data         2648                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         2648                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data         2648                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         2648                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.288142                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.288142                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.288142                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.288142                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 47733.943644                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 47733.943644                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 47733.943644                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 47733.943644                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           12                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks           56                       # number of writebacks
system.cpu1.dcache.writebacks::total               56                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data          451                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          451                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data          451                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          451                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data          312                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          312                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data          312                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          312                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data      7641000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      7641000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data      7641000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      7641000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.117825                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.117825                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.117825                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.117825                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 24490.384615                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 24490.384615                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 24490.384615                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 24490.384615                       # average overall mshr miss latency
system.cpu1.dcache.replacements                    56                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data         1132                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           1132                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data          421                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          421                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data      8277000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      8277000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data         1553                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         1553                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.271088                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.271088                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 19660.332542                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 19660.332542                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          189                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          189                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data          232                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          232                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data      3892000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      3892000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.149388                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.149388                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 16775.862069                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 16775.862069                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data          753                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           753                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data          342                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          342                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data     28143999                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     28143999                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data         1095                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         1095                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.312329                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.312329                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 82292.394737                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 82292.394737                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data          262                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          262                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data           80                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           80                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data      3749000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      3749000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.073059                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.073059                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 46862.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 46862.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data           80                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           80                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           42                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           42                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data       220500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       220500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          122                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          122                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.344262                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.344262                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data         5250                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total         5250                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           23                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           23                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           19                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           19                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       101500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       101500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.155738                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.155738                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  5342.105263                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5342.105263                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data           51                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           22                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           22                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       112000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       112000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data           73                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           73                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.301370                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.301370                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5090.909091                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5090.909091                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           22                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           22                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data        91000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        91000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.301370                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.301370                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4136.363636                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4136.363636                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        16000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        16000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        15000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        15000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data           25                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total             25                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data           72                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total           72                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       345500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       345500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data           97                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total           97                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.742268                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.742268                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  4798.611111                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  4798.611111                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data           72                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total           72                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       273500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       273500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.742268                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.742268                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  3798.611111                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  3798.611111                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED    804760500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           10.214393                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               2496                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              331                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             7.540785                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        364856500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    10.214393                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.319200                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.319200                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses             6211                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses            6211                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED    804760500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             36917                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         5379                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        35080                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           16073                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             278                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           150                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            428                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            7                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2887                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2887                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         22163                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        14754                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           17                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           17                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        62440                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        50004                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         1384                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          612                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         1075                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          603                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         1462                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side          599                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                118179                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2663424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      2118272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        58368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side        11392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        45184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side        12416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side        61696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        10240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4980992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           18865                       # Total snoops (count)
system.tol2bus.snoopTraffic                    156288                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            58002                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.274387                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.618894                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  45683     78.76%     78.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  10176     17.54%     96.31% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    975      1.68%     97.99% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    883      1.52%     99.51% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    285      0.49%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              58002                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           78310493                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            473489                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            564476                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy            552987                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy            769448                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          25141491                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          31243983                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy            550480                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy            730447                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
