Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.91 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.92 secs
 
--> Reading design: SPI_Master.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SPI_Master.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SPI_Master"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : SPI_Master
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "E:\FileProject\ISE Project\SPI_Test\SPI_one.vhd" into library work
Parsing entity <SPI_Master>.
Parsing architecture <Behavioral> of entity <spi_master>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <SPI_Master> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:92 - "E:\FileProject\ISE Project\SPI_Test\SPI_one.vhd" Line 40: r_valid_reseive should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\FileProject\ISE Project\SPI_Test\SPI_one.vhd" Line 42: r_conter_bit_reseive should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\FileProject\ISE Project\SPI_Test\SPI_one.vhd" Line 43: i_miso should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\FileProject\ISE Project\SPI_Test\SPI_one.vhd" Line 44: r_conter_bit_reseive should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\FileProject\ISE Project\SPI_Test\SPI_one.vhd" Line 46: r_parallel_reseive should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\FileProject\ISE Project\SPI_Test\SPI_one.vhd" Line 54: r_valid_transmit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\FileProject\ISE Project\SPI_Test\SPI_one.vhd" Line 56: r_conter_bit_transmit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\FileProject\ISE Project\SPI_Test\SPI_one.vhd" Line 57: r_parallel_transmit should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\FileProject\ISE Project\SPI_Test\SPI_one.vhd" Line 58: r_conter_bit_transmit should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <SPI_Master>.
    Related source file is "E:\FileProject\ISE Project\SPI_Test\SPI_one.vhd".
        g_number_bit = 7
    Found 3-bit adder for signal <r_conter_bit_reseive[2]_GND_4_o_add_1_OUT> created at line 42.
    Found 3-bit adder for signal <r_conter_bit_transmit[2]_GND_4_o_add_9_OUT> created at line 56.
    Found 1-bit 8-to-1 multiplexer for signal <r_conter_bit_transmit[2]_r_parallel_transmit[7]_Mux_10_o> created at line 57.
WARNING:Xst:737 - Found 1-bit latch for signal <r_conter_bit_reseive<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r_conter_bit_reseive<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r_conter_bit_reseive<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r_parallel_reseive<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r_parallel_reseive<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r_parallel_reseive<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r_parallel_reseive<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r_parallel_reseive<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r_parallel_reseive<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r_parallel_reseive<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r_parallel_reseive<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <o_parallel_reseive<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <o_parallel_reseive<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <o_parallel_reseive<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <o_parallel_reseive<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <o_parallel_reseive<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <o_parallel_reseive<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <o_parallel_reseive<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <o_parallel_reseive<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r_valid_transmit>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r_conter_bit_transmit<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r_conter_bit_transmit<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r_conter_bit_transmit<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <o_mosi>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <r_valid_reseive>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  25 Latch(s).
	inferred   5 Multiplexer(s).
Unit <SPI_Master> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 3-bit adder                                           : 2
# Latches                                              : 25
 1-bit latch                                           : 25
# Multiplexers                                         : 5
 1-bit 2-to-1 multiplexer                              : 2
 1-bit 8-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 3-bit adder                                           : 2
# Multiplexers                                         : 5
 1-bit 2-to-1 multiplexer                              : 2
 1-bit 8-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set or reset and opposite initialization value:
    r_valid_reseive in unit <SPI_Master>


Optimizing unit <SPI_Master> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SPI_Master, actual ratio is 0.

Final Macro Processing ...

Processing Unit <SPI_Master> :
	Found 2-bit shift register for signal <o_parallel_reseive_7>.
Unit <SPI_Master> processed.

=========================================================================
Final Register Report

Macro Statistics
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : SPI_Master.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 22
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 4
#      LUT3                        : 10
#      LUT5                        : 1
#      LUT6                        : 3
#      MUXF7                       : 1
# FlipFlops/Latches                : 24
#      FDE                         : 1
#      LD                          : 2
#      LDE                         : 17
#      LDE_1                       : 4
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 22
#      IBUF                        : 12
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              24  out of  11440     0%  
 Number of Slice LUTs:                   21  out of   5720     0%  
    Number used as Logic:                20  out of   5720     0%  
    Number used as Memory:                1  out of   1440     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     35
   Number with an unused Flip Flop:      11  out of     35    31%  
   Number with an unused LUT:            14  out of     35    40%  
   Number of fully used LUT-FF pairs:    10  out of     35    28%  
   Number of unique control sets:        13

IO Utilization: 
 Number of IOs:                          22
 Number of bonded IOBs:                  22  out of    102    21%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------+------------------------------+-------+
Clock Signal                                                                 | Clock buffer(FF name)        | Load  |
-----------------------------------------------------------------------------+------------------------------+-------+
i_clk_r_valid_reseive_AND_1_o(i_clk_r_valid_reseive_AND_1_o1:O)              | NONE(*)(r_parallel_reseive_6)| 16    |
i_clk                                                                        | IBUF+BUFG                    | 7     |
i_start_transmit_PWR_4_o_MUX_70_o(Mmux_i_start_transmit_PWR_4_o_MUX_70_o11:O)| NONE(*)(r_valid_transmit)    | 1     |
i_start_reseive                                                              | IBUF+BUFG                    | 1     |
-----------------------------------------------------------------------------+------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.591ns (Maximum Frequency: 385.951MHz)
   Minimum input arrival time before clock: 2.930ns
   Maximum output required time after clock: 5.338ns
   Maximum combinational path delay: 6.083ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_clk'
  Clock period: 2.591ns (frequency: 385.951MHz)
  Total number of paths / destination ports: 17 / 7
-------------------------------------------------------------------------
Delay:               2.591ns (Levels of Logic = 1)
  Source:            r_conter_bit_reseive_0 (LATCH)
  Destination:       r_conter_bit_reseive_0 (LATCH)
  Source Clock:      i_clk falling
  Destination Clock: i_clk falling

  Data Path: r_conter_bit_reseive_0 to r_conter_bit_reseive_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q             11   0.581   1.038  r_conter_bit_reseive_0 (r_conter_bit_reseive_0)
     INV:I->O              1   0.255   0.681  Mmux_r_conter_bit_reseive[2]_GND_4_o_mux_4_OUT11_INV_0 (r_conter_bit_reseive[2]_GND_4_o_mux_4_OUT<0>)
     LDE:D                     0.036          r_conter_bit_reseive_0
    ----------------------------------------
    Total                      2.591ns (0.872ns logic, 1.719ns route)
                                       (33.7% logic, 66.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_clk_r_valid_reseive_AND_1_o'
  Clock period: 1.820ns (frequency: 549.451MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               1.820ns (Levels of Logic = 0)
  Source:            Mshreg_o_parallel_reseive_7 (FF)
  Destination:       o_parallel_reseive_7 (FF)
  Source Clock:      i_clk_r_valid_reseive_AND_1_o rising
  Destination Clock: i_clk_r_valid_reseive_AND_1_o rising

  Data Path: Mshreg_o_parallel_reseive_7 to o_parallel_reseive_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRLC16E:CLK->Q        1   1.746   0.000  Mshreg_o_parallel_reseive_7 (Mshreg_o_parallel_reseive_7)
     FDE:D                     0.074          o_parallel_reseive_7
    ----------------------------------------
    Total                      1.820ns (1.820ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_start_transmit_PWR_4_o_MUX_70_o'
  Clock period: 1.781ns (frequency: 561.482MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.781ns (Levels of Logic = 1)
  Source:            r_valid_transmit (LATCH)
  Destination:       r_valid_transmit (LATCH)
  Source Clock:      i_start_transmit_PWR_4_o_MUX_70_o falling
  Destination Clock: i_start_transmit_PWR_4_o_MUX_70_o falling

  Data Path: r_valid_transmit to r_valid_transmit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               7   0.581   0.910  r_valid_transmit (r_valid_transmit)
     LUT5:I4->O            1   0.254   0.000  Mmux_r_valid_transmit_r_valid_transmit_MUX_68_o11 (r_valid_transmit_r_valid_transmit_MUX_68_o)
     LD:D                      0.036          r_valid_transmit
    ----------------------------------------
    Total                      1.781ns (0.871ns logic, 0.910ns route)
                                       (48.9% logic, 51.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_clk_r_valid_reseive_AND_1_o'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.307ns (Levels of Logic = 1)
  Source:            i_miso (PAD)
  Destination:       r_parallel_reseive_6 (LATCH)
  Destination Clock: i_clk_r_valid_reseive_AND_1_o falling

  Data Path: i_miso to r_parallel_reseive_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.328   0.943  i_miso_IBUF (i_miso_IBUF)
     LDE:D                     0.036          r_parallel_reseive_6
    ----------------------------------------
    Total                      2.307ns (1.364ns logic, 0.943ns route)
                                       (59.1% logic, 40.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_start_transmit_PWR_4_o_MUX_70_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.631ns (Levels of Logic = 2)
  Source:            i_clk (PAD)
  Destination:       r_valid_transmit (LATCH)
  Destination Clock: i_start_transmit_PWR_4_o_MUX_70_o falling

  Data Path: i_clk to r_valid_transmit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.328   1.032  i_clk_IBUF (i_clk_IBUF)
     LUT5:I2->O            1   0.235   0.000  Mmux_r_valid_transmit_r_valid_transmit_MUX_68_o11 (r_valid_transmit_r_valid_transmit_MUX_68_o)
     LD:D                      0.036          r_valid_transmit
    ----------------------------------------
    Total                      2.631ns (1.599ns logic, 1.032ns route)
                                       (60.8% logic, 39.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_clk'
  Total number of paths / destination ports: 8 / 1
-------------------------------------------------------------------------
Offset:              2.930ns (Levels of Logic = 3)
  Source:            i_parallel_transmit<4> (PAD)
  Destination:       o_mosi (LATCH)
  Destination Clock: i_clk rising

  Data Path: i_parallel_transmit<4> to o_mosi
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   1.137  i_parallel_transmit_4_IBUF (i_parallel_transmit_4_IBUF)
     LUT6:I0->O            1   0.254   0.000  Mmux_r_conter_bit_transmit[2]_r_parallel_transmit[7]_Mux_10_o_3 (Mmux_r_conter_bit_transmit[2]_r_parallel_transmit[7]_Mux_10_o_3)
     MUXF7:I1->O           1   0.175   0.000  Mmux_r_conter_bit_transmit[2]_r_parallel_transmit[7]_Mux_10_o_2_f7 (r_conter_bit_transmit[2]_r_parallel_transmit[7]_Mux_10_o)
     LDE_1:D                   0.036          o_mosi
    ----------------------------------------
    Total                      2.930ns (1.793ns logic, 1.137ns route)
                                       (61.2% logic, 38.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_start_reseive'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.045ns (Levels of Logic = 1)
  Source:            i_start_reseive (PAD)
  Destination:       r_valid_reseive (LATCH)
  Destination Clock: i_start_reseive falling

  Data Path: i_start_reseive to r_valid_reseive
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  i_start_reseive_IBUF (i_start_reseive_IBUF)
     LD:D                      0.036          r_valid_reseive
    ----------------------------------------
    Total                      2.045ns (1.364ns logic, 0.681ns route)
                                       (66.7% logic, 33.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_clk_r_valid_reseive_AND_1_o'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.174ns (Levels of Logic = 1)
  Source:            o_parallel_reseive_6 (LATCH)
  Destination:       o_parallel_reseive<6> (PAD)
  Source Clock:      i_clk_r_valid_reseive_AND_1_o falling

  Data Path: o_parallel_reseive_6 to o_parallel_reseive<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              1   0.581   0.681  o_parallel_reseive_6 (o_parallel_reseive_6)
     OBUF:I->O                 2.912          o_parallel_reseive_6_OBUF (o_parallel_reseive<6>)
    ----------------------------------------
    Total                      4.174ns (3.493ns logic, 0.681ns route)
                                       (83.7% logic, 16.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_start_transmit_PWR_4_o_MUX_70_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.338ns (Levels of Logic = 2)
  Source:            r_valid_transmit (LATCH)
  Destination:       o_sclk (PAD)
  Source Clock:      i_start_transmit_PWR_4_o_MUX_70_o falling

  Data Path: r_valid_transmit to o_sclk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               7   0.581   0.910  r_valid_transmit (r_valid_transmit)
     LUT2:I1->O            1   0.254   0.681  r_sclk1 (o_sclk_OBUF)
     OBUF:I->O                 2.912          o_sclk_OBUF (o_sclk)
    ----------------------------------------
    Total                      5.338ns (3.747ns logic, 1.591ns route)
                                       (70.2% logic, 29.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.174ns (Levels of Logic = 1)
  Source:            o_mosi (LATCH)
  Destination:       o_mosi (PAD)
  Source Clock:      i_clk rising

  Data Path: o_mosi to o_mosi
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE_1:G->Q            1   0.581   0.681  o_mosi (o_mosi_OBUF)
     OBUF:I->O                 2.912          o_mosi_OBUF (o_mosi)
    ----------------------------------------
    Total                      4.174ns (3.493ns logic, 0.681ns route)
                                       (83.7% logic, 16.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               6.083ns (Levels of Logic = 3)
  Source:            i_clk (PAD)
  Destination:       o_sclk (PAD)

  Data Path: i_clk to o_sclk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.328   0.912  i_clk_IBUF (i_clk_IBUF)
     LUT2:I0->O            1   0.250   0.681  r_sclk1 (o_sclk_OBUF)
     OBUF:I->O                 2.912          o_sclk_OBUF (o_sclk)
    ----------------------------------------
    Total                      6.083ns (4.490ns logic, 1.593ns route)
                                       (73.8% logic, 26.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock i_clk
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
i_clk                            |    2.462|         |    2.591|         |
i_start_reseive                  |         |         |    1.686|         |
i_start_transmit_PWR_4_o_MUX_70_o|         |    1.792|         |         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_clk_r_valid_reseive_AND_1_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
i_clk                        |         |    3.297|    3.297|         |
i_clk_r_valid_reseive_AND_1_o|    1.820|         |    1.298|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock i_start_transmit_PWR_4_o_MUX_70_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
i_clk                            |         |         |    2.105|         |
i_start_transmit_PWR_4_o_MUX_70_o|         |         |    1.781|         |
---------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 33.00 secs
Total CPU time to Xst completion: 33.32 secs
 
--> 

Total memory usage is 4516812 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   35 (   0 filtered)
Number of infos    :    1 (   0 filtered)

