# Reading C:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do RAMCore2_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMdevice_8.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAMdevice_8
# -- Compiling architecture SYN of ramdevice_8
# vcom -93 -work work {C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMdevice_32.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAMdevice_32
# -- Compiling architecture SYN of ramdevice_32
# vcom -93 -work work {C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMdevice_16.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAMdevice_16
# -- Compiling architecture SYN of ramdevice_16
# vcom -93 -work work {C:/Users/matez/OneDrive/Documentos/my-works/5to año/Taller de Sistemas Digitales/Repositorio/BandTBS/Procesador/procesor parts/RAMCore2/RAMs_drive.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RAMs_drive
# -- Compiling architecture shape of RAMs_drive
# 
vsim work.rams_drive
# vsim work.rams_drive 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.rams_drive(shape)
# Loading altera_mf.altera_mf_components
# Loading work.ramdevice_32(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.ramdevice_16(syn)
# Loading work.ramdevice_8(syn)
wave create -driver freeze -pattern constant -value 1 -starttime 0us -endtime 1us sim:/rams_drive/enable
wave create -driver freeze -pattern constant -value 0 -starttime 0us -endtime 1us sim:/rams_drive/reset
wave create -driver freeze -pattern clock -initialvalue 0 -period 20ps -dutycycle 50 -starttime 0us -endtime 1us sim:/rams_drive/clkWrite
wave create -driver freeze -pattern clock -initialvalue 0 -period 8ps -dutycycle 50 -starttime 0us -endtime 1us sim:/rams_drive/clkRead
wave create -driver freeze -pattern random -initialvalue 0000 -period 20ps -random_type Uniform -seed 5 -range 3 0 -starttime 0us -endtime 1us sim:/rams_drive/D_in
add wave -position end  sim:/rams_drive/Q_out_32
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: matez  Hostname: PCMAT  ProcessID: 5192
# 
#           Attempting to use alternate WLF file "./wlftt0jx8j".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftt0jx8j
# 
add wave -position end  sim:/rams_drive/Q_out_16
add wave -position end  sim:/rams_drive/Q_out_8
add wave -position end  sim:/rams_drive/ReadEna
add wave -position end  sim:/rams_drive/Parity_register
add wave -position end  sim:/rams_drive/h_count_read
add wave -position end  sim:/rams_drive/h_count_read_aux
add wave -position 10  sim:/rams_drive/parity_check
add wave -position end  sim:/rams_drive/readDir_32
add wave -position end  sim:/rams_drive/readDir_16
add wave -position end  sim:/rams_drive/readDir_8
add wave -position end  sim:/rams_drive/v_count_read
add wave -position end  sim:/rams_drive/v_count_write
add wave -position end  sim:/rams_drive/D_out
add wave -position 18 -format Logic -height 17 -editable 2 Edit:/rams_drive/clkRead
run -all
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /rams_drive/RAMdev_8/altsyncram_component
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /rams_drive/RAMdev_16/altsyncram_component
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /rams_drive/RAMdev_32/altsyncram_component
